ARM GAS  /tmp/ccPQBhoI.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"adc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "src/drivers/adc.c"
  18              		.align	1
  19              		.global	adc_init_cont
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.type	adc_init_cont, %function
  24              	adc_init_cont:
  25              	.LFB63:
   1:src/drivers/adc.c **** /**
   2:src/drivers/adc.c ****  * @file    adc.c
   3:src/drivers/adc.c ****  * @brief   ADC driver implementation for STM32F103
   4:src/drivers/adc.c ****  * @author  Umesh Puri
   5:src/drivers/adc.c ****  * @date    2025-06-02
   6:src/drivers/adc.c ****  * @version 1.0
   7:src/drivers/adc.c ****  *
   8:src/drivers/adc.c ****  * This file implements analog-to-digital conversion using the STM32 ADC peripheral.
   9:src/drivers/adc.c ****  * It includes functions to initialize the ADC, read values, and manage channels.
  10:src/drivers/adc.c ****  *
  11:src/drivers/adc.c ****  * @license MIT License
  12:src/drivers/adc.c ****  * Copyright (c) 2025 Umesh
  13:src/drivers/adc.c ****  */
  14:src/drivers/adc.c **** 
  15:src/drivers/adc.c **** 
  16:src/drivers/adc.c **** 
  17:src/drivers/adc.c **** #include "stm32f1xx.h"
  18:src/drivers/adc.c **** #include "uart.h"
  19:src/drivers/adc.c **** #include "adc.h"
  20:src/drivers/adc.c **** #include "delay.h"
  21:src/drivers/adc.c **** 
  22:src/drivers/adc.c **** volatile int16_t adc_buffer[ADC_BUFFER];
  23:src/drivers/adc.c **** volatile int16_t adc_val = 0;
  24:src/drivers/adc.c **** 
  25:src/drivers/adc.c **** bool ACC_COMP = false;
  26:src/drivers/adc.c **** 
  27:src/drivers/adc.c **** #define ADC_Channels 0x01
  28:src/drivers/adc.c **** 
  29:src/drivers/adc.c **** #define ADC_CH0 0x00 // PA0
  30:src/drivers/adc.c **** 
  31:src/drivers/adc.c **** void adc_init_cont(void)
  32:src/drivers/adc.c **** {
ARM GAS  /tmp/ccPQBhoI.s 			page 2


  26              		.loc 1 32 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  33:src/drivers/adc.c **** 
  34:src/drivers/adc.c **** 	NVIC_SetPriority(DMA1_Channel1_IRQn, 1);
  30              		.loc 1 34 2 view .LVU1
  31              	.LVL0:
  32              	.LBB7:
  33              	.LBI7:
  34              		.file 2 "common/cmsis/core_cm3.h"
   1:common/cmsis/core_cm3.h **** /**************************************************************************//**
   2:common/cmsis/core_cm3.h ****  * @file     core_cm3.h
   3:common/cmsis/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:common/cmsis/core_cm3.h ****  * @version  V4.30
   5:common/cmsis/core_cm3.h ****  * @date     20. October 2015
   6:common/cmsis/core_cm3.h ****  ******************************************************************************/
   7:common/cmsis/core_cm3.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:common/cmsis/core_cm3.h **** 
   9:common/cmsis/core_cm3.h ****    All rights reserved.
  10:common/cmsis/core_cm3.h ****    Redistribution and use in source and binary forms, with or without
  11:common/cmsis/core_cm3.h ****    modification, are permitted provided that the following conditions are met:
  12:common/cmsis/core_cm3.h ****    - Redistributions of source code must retain the above copyright
  13:common/cmsis/core_cm3.h ****      notice, this list of conditions and the following disclaimer.
  14:common/cmsis/core_cm3.h ****    - Redistributions in binary form must reproduce the above copyright
  15:common/cmsis/core_cm3.h ****      notice, this list of conditions and the following disclaimer in the
  16:common/cmsis/core_cm3.h ****      documentation and/or other materials provided with the distribution.
  17:common/cmsis/core_cm3.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:common/cmsis/core_cm3.h ****      to endorse or promote products derived from this software without
  19:common/cmsis/core_cm3.h ****      specific prior written permission.
  20:common/cmsis/core_cm3.h ****    *
  21:common/cmsis/core_cm3.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:common/cmsis/core_cm3.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:common/cmsis/core_cm3.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:common/cmsis/core_cm3.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:common/cmsis/core_cm3.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:common/cmsis/core_cm3.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:common/cmsis/core_cm3.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:common/cmsis/core_cm3.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:common/cmsis/core_cm3.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:common/cmsis/core_cm3.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:common/cmsis/core_cm3.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:common/cmsis/core_cm3.h ****    ---------------------------------------------------------------------------*/
  33:common/cmsis/core_cm3.h **** 
  34:common/cmsis/core_cm3.h **** 
  35:common/cmsis/core_cm3.h **** #if   defined ( __ICCARM__ )
  36:common/cmsis/core_cm3.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:common/cmsis/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:common/cmsis/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  39:common/cmsis/core_cm3.h **** #endif
  40:common/cmsis/core_cm3.h **** 
  41:common/cmsis/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  42:common/cmsis/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  43:common/cmsis/core_cm3.h **** 
  44:common/cmsis/core_cm3.h **** #include <stdint.h>
  45:common/cmsis/core_cm3.h **** 
  46:common/cmsis/core_cm3.h **** #ifdef __cplusplus
ARM GAS  /tmp/ccPQBhoI.s 			page 3


  47:common/cmsis/core_cm3.h ****  extern "C" {
  48:common/cmsis/core_cm3.h **** #endif
  49:common/cmsis/core_cm3.h **** 
  50:common/cmsis/core_cm3.h **** /**
  51:common/cmsis/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:common/cmsis/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:common/cmsis/core_cm3.h **** 
  54:common/cmsis/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:common/cmsis/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  56:common/cmsis/core_cm3.h **** 
  57:common/cmsis/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:common/cmsis/core_cm3.h ****      Unions are used for effective representation of core registers.
  59:common/cmsis/core_cm3.h **** 
  60:common/cmsis/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:common/cmsis/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  62:common/cmsis/core_cm3.h ****  */
  63:common/cmsis/core_cm3.h **** 
  64:common/cmsis/core_cm3.h **** 
  65:common/cmsis/core_cm3.h **** /*******************************************************************************
  66:common/cmsis/core_cm3.h ****  *                 CMSIS definitions
  67:common/cmsis/core_cm3.h ****  ******************************************************************************/
  68:common/cmsis/core_cm3.h **** /**
  69:common/cmsis/core_cm3.h ****   \ingroup Cortex_M3
  70:common/cmsis/core_cm3.h ****   @{
  71:common/cmsis/core_cm3.h ****  */
  72:common/cmsis/core_cm3.h **** 
  73:common/cmsis/core_cm3.h **** /*  CMSIS CM3 definitions */
  74:common/cmsis/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:common/cmsis/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:common/cmsis/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  77:common/cmsis/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:common/cmsis/core_cm3.h **** 
  79:common/cmsis/core_cm3.h **** #define __CORTEX_M                (0x03U)                                      /*!< Cortex-M Core *
  80:common/cmsis/core_cm3.h **** 
  81:common/cmsis/core_cm3.h **** 
  82:common/cmsis/core_cm3.h **** #if   defined ( __CC_ARM )
  83:common/cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:common/cmsis/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:common/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  86:common/cmsis/core_cm3.h **** 
  87:common/cmsis/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:common/cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:common/cmsis/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:common/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  91:common/cmsis/core_cm3.h **** 
  92:common/cmsis/core_cm3.h **** #elif defined ( __GNUC__ )
  93:common/cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:common/cmsis/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:common/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static inline
  96:common/cmsis/core_cm3.h **** 
  97:common/cmsis/core_cm3.h **** #elif defined ( __ICCARM__ )
  98:common/cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:common/cmsis/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:common/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static inline
 101:common/cmsis/core_cm3.h **** 
 102:common/cmsis/core_cm3.h **** #elif defined ( __TMS470__ )
 103:common/cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
ARM GAS  /tmp/ccPQBhoI.s 			page 4


 104:common/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static inline
 105:common/cmsis/core_cm3.h **** 
 106:common/cmsis/core_cm3.h **** #elif defined ( __TASKING__ )
 107:common/cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:common/cmsis/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:common/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static inline
 110:common/cmsis/core_cm3.h **** 
 111:common/cmsis/core_cm3.h **** #elif defined ( __CSMC__ )
 112:common/cmsis/core_cm3.h ****   #define __packed
 113:common/cmsis/core_cm3.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:common/cmsis/core_cm3.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:common/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static inline
 116:common/cmsis/core_cm3.h **** 
 117:common/cmsis/core_cm3.h **** #else
 118:common/cmsis/core_cm3.h ****   #error Unknown compiler
 119:common/cmsis/core_cm3.h **** #endif
 120:common/cmsis/core_cm3.h **** 
 121:common/cmsis/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:common/cmsis/core_cm3.h ****     This core does not support an FPU at all
 123:common/cmsis/core_cm3.h **** */
 124:common/cmsis/core_cm3.h **** #define __FPU_USED       0U
 125:common/cmsis/core_cm3.h **** 
 126:common/cmsis/core_cm3.h **** #if defined ( __CC_ARM )
 127:common/cmsis/core_cm3.h ****   #if defined __TARGET_FPU_VFP
 128:common/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 129:common/cmsis/core_cm3.h ****   #endif
 130:common/cmsis/core_cm3.h **** 
 131:common/cmsis/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 132:common/cmsis/core_cm3.h ****   #if defined __ARM_PCS_VFP
 133:common/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 134:common/cmsis/core_cm3.h ****   #endif
 135:common/cmsis/core_cm3.h **** 
 136:common/cmsis/core_cm3.h **** #elif defined ( __GNUC__ )
 137:common/cmsis/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 138:common/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 139:common/cmsis/core_cm3.h ****   #endif
 140:common/cmsis/core_cm3.h **** 
 141:common/cmsis/core_cm3.h **** #elif defined ( __ICCARM__ )
 142:common/cmsis/core_cm3.h ****   #if defined __ARMVFP__
 143:common/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 144:common/cmsis/core_cm3.h ****   #endif
 145:common/cmsis/core_cm3.h **** 
 146:common/cmsis/core_cm3.h **** #elif defined ( __TMS470__ )
 147:common/cmsis/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 148:common/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 149:common/cmsis/core_cm3.h ****   #endif
 150:common/cmsis/core_cm3.h **** 
 151:common/cmsis/core_cm3.h **** #elif defined ( __TASKING__ )
 152:common/cmsis/core_cm3.h ****   #if defined __FPU_VFP__
 153:common/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 154:common/cmsis/core_cm3.h ****   #endif
 155:common/cmsis/core_cm3.h **** 
 156:common/cmsis/core_cm3.h **** #elif defined ( __CSMC__ )
 157:common/cmsis/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 158:common/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 159:common/cmsis/core_cm3.h ****   #endif
 160:common/cmsis/core_cm3.h **** 
ARM GAS  /tmp/ccPQBhoI.s 			page 5


 161:common/cmsis/core_cm3.h **** #endif
 162:common/cmsis/core_cm3.h **** 
 163:common/cmsis/core_cm3.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 164:common/cmsis/core_cm3.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 165:common/cmsis/core_cm3.h **** 
 166:common/cmsis/core_cm3.h **** #ifdef __cplusplus
 167:common/cmsis/core_cm3.h **** }
 168:common/cmsis/core_cm3.h **** #endif
 169:common/cmsis/core_cm3.h **** 
 170:common/cmsis/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 171:common/cmsis/core_cm3.h **** 
 172:common/cmsis/core_cm3.h **** #ifndef __CMSIS_GENERIC
 173:common/cmsis/core_cm3.h **** 
 174:common/cmsis/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 175:common/cmsis/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 176:common/cmsis/core_cm3.h **** 
 177:common/cmsis/core_cm3.h **** #ifdef __cplusplus
 178:common/cmsis/core_cm3.h ****  extern "C" {
 179:common/cmsis/core_cm3.h **** #endif
 180:common/cmsis/core_cm3.h **** 
 181:common/cmsis/core_cm3.h **** /* check device defines and use defaults */
 182:common/cmsis/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 183:common/cmsis/core_cm3.h ****   #ifndef __CM3_REV
 184:common/cmsis/core_cm3.h ****     #define __CM3_REV               0x0200U
 185:common/cmsis/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 186:common/cmsis/core_cm3.h ****   #endif
 187:common/cmsis/core_cm3.h **** 
 188:common/cmsis/core_cm3.h ****   #ifndef __MPU_PRESENT
 189:common/cmsis/core_cm3.h ****     #define __MPU_PRESENT             0U
 190:common/cmsis/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 191:common/cmsis/core_cm3.h ****   #endif
 192:common/cmsis/core_cm3.h **** 
 193:common/cmsis/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 194:common/cmsis/core_cm3.h ****     #define __NVIC_PRIO_BITS          4U
 195:common/cmsis/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 196:common/cmsis/core_cm3.h ****   #endif
 197:common/cmsis/core_cm3.h **** 
 198:common/cmsis/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 199:common/cmsis/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 200:common/cmsis/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 201:common/cmsis/core_cm3.h ****   #endif
 202:common/cmsis/core_cm3.h **** #endif
 203:common/cmsis/core_cm3.h **** 
 204:common/cmsis/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 205:common/cmsis/core_cm3.h **** /**
 206:common/cmsis/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 207:common/cmsis/core_cm3.h **** 
 208:common/cmsis/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 209:common/cmsis/core_cm3.h ****     \li to specify the access to peripheral variables.
 210:common/cmsis/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 211:common/cmsis/core_cm3.h **** */
 212:common/cmsis/core_cm3.h **** #ifdef __cplusplus
 213:common/cmsis/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 214:common/cmsis/core_cm3.h **** #else
 215:common/cmsis/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 216:common/cmsis/core_cm3.h **** #endif
 217:common/cmsis/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
ARM GAS  /tmp/ccPQBhoI.s 			page 6


 218:common/cmsis/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 219:common/cmsis/core_cm3.h **** 
 220:common/cmsis/core_cm3.h **** /* following defines should be used for structure members */
 221:common/cmsis/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 222:common/cmsis/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 223:common/cmsis/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 224:common/cmsis/core_cm3.h **** 
 225:common/cmsis/core_cm3.h **** /*@} end of group Cortex_M3 */
 226:common/cmsis/core_cm3.h **** 
 227:common/cmsis/core_cm3.h **** 
 228:common/cmsis/core_cm3.h **** 
 229:common/cmsis/core_cm3.h **** /*******************************************************************************
 230:common/cmsis/core_cm3.h ****  *                 Register Abstraction
 231:common/cmsis/core_cm3.h ****   Core Register contain:
 232:common/cmsis/core_cm3.h ****   - Core Register
 233:common/cmsis/core_cm3.h ****   - Core NVIC Register
 234:common/cmsis/core_cm3.h ****   - Core SCB Register
 235:common/cmsis/core_cm3.h ****   - Core SysTick Register
 236:common/cmsis/core_cm3.h ****   - Core Debug Register
 237:common/cmsis/core_cm3.h ****   - Core MPU Register
 238:common/cmsis/core_cm3.h ****  ******************************************************************************/
 239:common/cmsis/core_cm3.h **** /**
 240:common/cmsis/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 241:common/cmsis/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 242:common/cmsis/core_cm3.h **** */
 243:common/cmsis/core_cm3.h **** 
 244:common/cmsis/core_cm3.h **** /**
 245:common/cmsis/core_cm3.h ****   \ingroup    CMSIS_core_register
 246:common/cmsis/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 247:common/cmsis/core_cm3.h ****   \brief      Core Register type definitions.
 248:common/cmsis/core_cm3.h ****   @{
 249:common/cmsis/core_cm3.h ****  */
 250:common/cmsis/core_cm3.h **** 
 251:common/cmsis/core_cm3.h **** /**
 252:common/cmsis/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 253:common/cmsis/core_cm3.h ****  */
 254:common/cmsis/core_cm3.h **** typedef union
 255:common/cmsis/core_cm3.h **** {
 256:common/cmsis/core_cm3.h ****   struct
 257:common/cmsis/core_cm3.h ****   {
 258:common/cmsis/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 259:common/cmsis/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 260:common/cmsis/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 261:common/cmsis/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 262:common/cmsis/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 263:common/cmsis/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 264:common/cmsis/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 265:common/cmsis/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 266:common/cmsis/core_cm3.h **** } APSR_Type;
 267:common/cmsis/core_cm3.h **** 
 268:common/cmsis/core_cm3.h **** /* APSR Register Definitions */
 269:common/cmsis/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 270:common/cmsis/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 271:common/cmsis/core_cm3.h **** 
 272:common/cmsis/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 273:common/cmsis/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 274:common/cmsis/core_cm3.h **** 
ARM GAS  /tmp/ccPQBhoI.s 			page 7


 275:common/cmsis/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 276:common/cmsis/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 277:common/cmsis/core_cm3.h **** 
 278:common/cmsis/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 279:common/cmsis/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 280:common/cmsis/core_cm3.h **** 
 281:common/cmsis/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 282:common/cmsis/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 283:common/cmsis/core_cm3.h **** 
 284:common/cmsis/core_cm3.h **** 
 285:common/cmsis/core_cm3.h **** /**
 286:common/cmsis/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 287:common/cmsis/core_cm3.h ****  */
 288:common/cmsis/core_cm3.h **** typedef union
 289:common/cmsis/core_cm3.h **** {
 290:common/cmsis/core_cm3.h ****   struct
 291:common/cmsis/core_cm3.h ****   {
 292:common/cmsis/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 293:common/cmsis/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 294:common/cmsis/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 295:common/cmsis/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 296:common/cmsis/core_cm3.h **** } IPSR_Type;
 297:common/cmsis/core_cm3.h **** 
 298:common/cmsis/core_cm3.h **** /* IPSR Register Definitions */
 299:common/cmsis/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 300:common/cmsis/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 301:common/cmsis/core_cm3.h **** 
 302:common/cmsis/core_cm3.h **** 
 303:common/cmsis/core_cm3.h **** /**
 304:common/cmsis/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 305:common/cmsis/core_cm3.h ****  */
 306:common/cmsis/core_cm3.h **** typedef union
 307:common/cmsis/core_cm3.h **** {
 308:common/cmsis/core_cm3.h ****   struct
 309:common/cmsis/core_cm3.h ****   {
 310:common/cmsis/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 311:common/cmsis/core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 312:common/cmsis/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 313:common/cmsis/core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 314:common/cmsis/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 315:common/cmsis/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 316:common/cmsis/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 317:common/cmsis/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 318:common/cmsis/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 319:common/cmsis/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 320:common/cmsis/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 321:common/cmsis/core_cm3.h **** } xPSR_Type;
 322:common/cmsis/core_cm3.h **** 
 323:common/cmsis/core_cm3.h **** /* xPSR Register Definitions */
 324:common/cmsis/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 325:common/cmsis/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 326:common/cmsis/core_cm3.h **** 
 327:common/cmsis/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 328:common/cmsis/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 329:common/cmsis/core_cm3.h **** 
 330:common/cmsis/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 331:common/cmsis/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
ARM GAS  /tmp/ccPQBhoI.s 			page 8


 332:common/cmsis/core_cm3.h **** 
 333:common/cmsis/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 334:common/cmsis/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 335:common/cmsis/core_cm3.h **** 
 336:common/cmsis/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 337:common/cmsis/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 338:common/cmsis/core_cm3.h **** 
 339:common/cmsis/core_cm3.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 340:common/cmsis/core_cm3.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 341:common/cmsis/core_cm3.h **** 
 342:common/cmsis/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 343:common/cmsis/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 344:common/cmsis/core_cm3.h **** 
 345:common/cmsis/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 346:common/cmsis/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 347:common/cmsis/core_cm3.h **** 
 348:common/cmsis/core_cm3.h **** 
 349:common/cmsis/core_cm3.h **** /**
 350:common/cmsis/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 351:common/cmsis/core_cm3.h ****  */
 352:common/cmsis/core_cm3.h **** typedef union
 353:common/cmsis/core_cm3.h **** {
 354:common/cmsis/core_cm3.h ****   struct
 355:common/cmsis/core_cm3.h ****   {
 356:common/cmsis/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 357:common/cmsis/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 358:common/cmsis/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 359:common/cmsis/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 360:common/cmsis/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 361:common/cmsis/core_cm3.h **** } CONTROL_Type;
 362:common/cmsis/core_cm3.h **** 
 363:common/cmsis/core_cm3.h **** /* CONTROL Register Definitions */
 364:common/cmsis/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 365:common/cmsis/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 366:common/cmsis/core_cm3.h **** 
 367:common/cmsis/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 368:common/cmsis/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 369:common/cmsis/core_cm3.h **** 
 370:common/cmsis/core_cm3.h **** /*@} end of group CMSIS_CORE */
 371:common/cmsis/core_cm3.h **** 
 372:common/cmsis/core_cm3.h **** 
 373:common/cmsis/core_cm3.h **** /**
 374:common/cmsis/core_cm3.h ****   \ingroup    CMSIS_core_register
 375:common/cmsis/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 376:common/cmsis/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 377:common/cmsis/core_cm3.h ****   @{
 378:common/cmsis/core_cm3.h ****  */
 379:common/cmsis/core_cm3.h **** 
 380:common/cmsis/core_cm3.h **** /**
 381:common/cmsis/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 382:common/cmsis/core_cm3.h ****  */
 383:common/cmsis/core_cm3.h **** typedef struct
 384:common/cmsis/core_cm3.h **** {
 385:common/cmsis/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 386:common/cmsis/core_cm3.h ****         uint32_t RESERVED0[24U];
 387:common/cmsis/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 388:common/cmsis/core_cm3.h ****         uint32_t RSERVED1[24U];
ARM GAS  /tmp/ccPQBhoI.s 			page 9


 389:common/cmsis/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 390:common/cmsis/core_cm3.h ****         uint32_t RESERVED2[24U];
 391:common/cmsis/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 392:common/cmsis/core_cm3.h ****         uint32_t RESERVED3[24U];
 393:common/cmsis/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 394:common/cmsis/core_cm3.h ****         uint32_t RESERVED4[56U];
 395:common/cmsis/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 396:common/cmsis/core_cm3.h ****         uint32_t RESERVED5[644U];
 397:common/cmsis/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 398:common/cmsis/core_cm3.h **** }  NVIC_Type;
 399:common/cmsis/core_cm3.h **** 
 400:common/cmsis/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 401:common/cmsis/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 402:common/cmsis/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 403:common/cmsis/core_cm3.h **** 
 404:common/cmsis/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 405:common/cmsis/core_cm3.h **** 
 406:common/cmsis/core_cm3.h **** 
 407:common/cmsis/core_cm3.h **** /**
 408:common/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
 409:common/cmsis/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 410:common/cmsis/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 411:common/cmsis/core_cm3.h ****   @{
 412:common/cmsis/core_cm3.h ****  */
 413:common/cmsis/core_cm3.h **** 
 414:common/cmsis/core_cm3.h **** /**
 415:common/cmsis/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 416:common/cmsis/core_cm3.h ****  */
 417:common/cmsis/core_cm3.h **** typedef struct
 418:common/cmsis/core_cm3.h **** {
 419:common/cmsis/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 420:common/cmsis/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 421:common/cmsis/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 422:common/cmsis/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 423:common/cmsis/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 424:common/cmsis/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 425:common/cmsis/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 426:common/cmsis/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 427:common/cmsis/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 428:common/cmsis/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 429:common/cmsis/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 430:common/cmsis/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 431:common/cmsis/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 432:common/cmsis/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 433:common/cmsis/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 434:common/cmsis/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 435:common/cmsis/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 436:common/cmsis/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 437:common/cmsis/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 438:common/cmsis/core_cm3.h ****         uint32_t RESERVED0[5U];
 439:common/cmsis/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 440:common/cmsis/core_cm3.h **** } SCB_Type;
 441:common/cmsis/core_cm3.h **** 
 442:common/cmsis/core_cm3.h **** /* SCB CPUID Register Definitions */
 443:common/cmsis/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 444:common/cmsis/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 445:common/cmsis/core_cm3.h **** 
ARM GAS  /tmp/ccPQBhoI.s 			page 10


 446:common/cmsis/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 447:common/cmsis/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 448:common/cmsis/core_cm3.h **** 
 449:common/cmsis/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 450:common/cmsis/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 451:common/cmsis/core_cm3.h **** 
 452:common/cmsis/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 453:common/cmsis/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 454:common/cmsis/core_cm3.h **** 
 455:common/cmsis/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 456:common/cmsis/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 457:common/cmsis/core_cm3.h **** 
 458:common/cmsis/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 459:common/cmsis/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 460:common/cmsis/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 461:common/cmsis/core_cm3.h **** 
 462:common/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 463:common/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 464:common/cmsis/core_cm3.h **** 
 465:common/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 466:common/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 467:common/cmsis/core_cm3.h **** 
 468:common/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 469:common/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 470:common/cmsis/core_cm3.h **** 
 471:common/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 472:common/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 473:common/cmsis/core_cm3.h **** 
 474:common/cmsis/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 475:common/cmsis/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 476:common/cmsis/core_cm3.h **** 
 477:common/cmsis/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 478:common/cmsis/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 479:common/cmsis/core_cm3.h **** 
 480:common/cmsis/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 481:common/cmsis/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 482:common/cmsis/core_cm3.h **** 
 483:common/cmsis/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 484:common/cmsis/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 485:common/cmsis/core_cm3.h **** 
 486:common/cmsis/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 487:common/cmsis/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 488:common/cmsis/core_cm3.h **** 
 489:common/cmsis/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 490:common/cmsis/core_cm3.h **** #if (__CM3_REV < 0x0201U)                   /* core r2p1 */
 491:common/cmsis/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 492:common/cmsis/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 493:common/cmsis/core_cm3.h **** 
 494:common/cmsis/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 495:common/cmsis/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 496:common/cmsis/core_cm3.h **** #else
 497:common/cmsis/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 498:common/cmsis/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 499:common/cmsis/core_cm3.h **** #endif
 500:common/cmsis/core_cm3.h **** 
 501:common/cmsis/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 502:common/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
ARM GAS  /tmp/ccPQBhoI.s 			page 11


 503:common/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 504:common/cmsis/core_cm3.h **** 
 505:common/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 506:common/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 507:common/cmsis/core_cm3.h **** 
 508:common/cmsis/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 509:common/cmsis/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 510:common/cmsis/core_cm3.h **** 
 511:common/cmsis/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 512:common/cmsis/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 513:common/cmsis/core_cm3.h **** 
 514:common/cmsis/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 515:common/cmsis/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 516:common/cmsis/core_cm3.h **** 
 517:common/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 518:common/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 519:common/cmsis/core_cm3.h **** 
 520:common/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 521:common/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 522:common/cmsis/core_cm3.h **** 
 523:common/cmsis/core_cm3.h **** /* SCB System Control Register Definitions */
 524:common/cmsis/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 525:common/cmsis/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 526:common/cmsis/core_cm3.h **** 
 527:common/cmsis/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 528:common/cmsis/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 529:common/cmsis/core_cm3.h **** 
 530:common/cmsis/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 531:common/cmsis/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 532:common/cmsis/core_cm3.h **** 
 533:common/cmsis/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 534:common/cmsis/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 535:common/cmsis/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 536:common/cmsis/core_cm3.h **** 
 537:common/cmsis/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 538:common/cmsis/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 539:common/cmsis/core_cm3.h **** 
 540:common/cmsis/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 541:common/cmsis/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 542:common/cmsis/core_cm3.h **** 
 543:common/cmsis/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 544:common/cmsis/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 545:common/cmsis/core_cm3.h **** 
 546:common/cmsis/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 547:common/cmsis/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 548:common/cmsis/core_cm3.h **** 
 549:common/cmsis/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 550:common/cmsis/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 551:common/cmsis/core_cm3.h **** 
 552:common/cmsis/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 553:common/cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 554:common/cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 555:common/cmsis/core_cm3.h **** 
 556:common/cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 557:common/cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 558:common/cmsis/core_cm3.h **** 
 559:common/cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
ARM GAS  /tmp/ccPQBhoI.s 			page 12


 560:common/cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 561:common/cmsis/core_cm3.h **** 
 562:common/cmsis/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 563:common/cmsis/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 564:common/cmsis/core_cm3.h **** 
 565:common/cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 566:common/cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 567:common/cmsis/core_cm3.h **** 
 568:common/cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 569:common/cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 570:common/cmsis/core_cm3.h **** 
 571:common/cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 572:common/cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 573:common/cmsis/core_cm3.h **** 
 574:common/cmsis/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 575:common/cmsis/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 576:common/cmsis/core_cm3.h **** 
 577:common/cmsis/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 578:common/cmsis/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 579:common/cmsis/core_cm3.h **** 
 580:common/cmsis/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 581:common/cmsis/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 582:common/cmsis/core_cm3.h **** 
 583:common/cmsis/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 584:common/cmsis/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 585:common/cmsis/core_cm3.h **** 
 586:common/cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 587:common/cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 588:common/cmsis/core_cm3.h **** 
 589:common/cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 590:common/cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 591:common/cmsis/core_cm3.h **** 
 592:common/cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 593:common/cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 594:common/cmsis/core_cm3.h **** 
 595:common/cmsis/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 596:common/cmsis/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 597:common/cmsis/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 598:common/cmsis/core_cm3.h **** 
 599:common/cmsis/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 600:common/cmsis/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 601:common/cmsis/core_cm3.h **** 
 602:common/cmsis/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 603:common/cmsis/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 604:common/cmsis/core_cm3.h **** 
 605:common/cmsis/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 606:common/cmsis/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 607:common/cmsis/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 608:common/cmsis/core_cm3.h **** 
 609:common/cmsis/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 610:common/cmsis/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 611:common/cmsis/core_cm3.h **** 
 612:common/cmsis/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 613:common/cmsis/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 614:common/cmsis/core_cm3.h **** 
 615:common/cmsis/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 616:common/cmsis/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
ARM GAS  /tmp/ccPQBhoI.s 			page 13


 617:common/cmsis/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 618:common/cmsis/core_cm3.h **** 
 619:common/cmsis/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 620:common/cmsis/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 621:common/cmsis/core_cm3.h **** 
 622:common/cmsis/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 623:common/cmsis/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 624:common/cmsis/core_cm3.h **** 
 625:common/cmsis/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 626:common/cmsis/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 627:common/cmsis/core_cm3.h **** 
 628:common/cmsis/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 629:common/cmsis/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 630:common/cmsis/core_cm3.h **** 
 631:common/cmsis/core_cm3.h **** /*@} end of group CMSIS_SCB */
 632:common/cmsis/core_cm3.h **** 
 633:common/cmsis/core_cm3.h **** 
 634:common/cmsis/core_cm3.h **** /**
 635:common/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
 636:common/cmsis/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 637:common/cmsis/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 638:common/cmsis/core_cm3.h ****   @{
 639:common/cmsis/core_cm3.h ****  */
 640:common/cmsis/core_cm3.h **** 
 641:common/cmsis/core_cm3.h **** /**
 642:common/cmsis/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 643:common/cmsis/core_cm3.h ****  */
 644:common/cmsis/core_cm3.h **** typedef struct
 645:common/cmsis/core_cm3.h **** {
 646:common/cmsis/core_cm3.h ****         uint32_t RESERVED0[1U];
 647:common/cmsis/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 648:common/cmsis/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200U))
 649:common/cmsis/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 650:common/cmsis/core_cm3.h **** #else
 651:common/cmsis/core_cm3.h ****         uint32_t RESERVED1[1U];
 652:common/cmsis/core_cm3.h **** #endif
 653:common/cmsis/core_cm3.h **** } SCnSCB_Type;
 654:common/cmsis/core_cm3.h **** 
 655:common/cmsis/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 656:common/cmsis/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 657:common/cmsis/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 658:common/cmsis/core_cm3.h **** 
 659:common/cmsis/core_cm3.h **** /* Auxiliary Control Register Definitions */
 660:common/cmsis/core_cm3.h **** 
 661:common/cmsis/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 662:common/cmsis/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 663:common/cmsis/core_cm3.h **** 
 664:common/cmsis/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 665:common/cmsis/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 666:common/cmsis/core_cm3.h **** 
 667:common/cmsis/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 668:common/cmsis/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 669:common/cmsis/core_cm3.h **** 
 670:common/cmsis/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 671:common/cmsis/core_cm3.h **** 
 672:common/cmsis/core_cm3.h **** 
 673:common/cmsis/core_cm3.h **** /**
ARM GAS  /tmp/ccPQBhoI.s 			page 14


 674:common/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
 675:common/cmsis/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 676:common/cmsis/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 677:common/cmsis/core_cm3.h ****   @{
 678:common/cmsis/core_cm3.h ****  */
 679:common/cmsis/core_cm3.h **** 
 680:common/cmsis/core_cm3.h **** /**
 681:common/cmsis/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 682:common/cmsis/core_cm3.h ****  */
 683:common/cmsis/core_cm3.h **** typedef struct
 684:common/cmsis/core_cm3.h **** {
 685:common/cmsis/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 686:common/cmsis/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 687:common/cmsis/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 688:common/cmsis/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 689:common/cmsis/core_cm3.h **** } SysTick_Type;
 690:common/cmsis/core_cm3.h **** 
 691:common/cmsis/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 692:common/cmsis/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 693:common/cmsis/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 694:common/cmsis/core_cm3.h **** 
 695:common/cmsis/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 696:common/cmsis/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 697:common/cmsis/core_cm3.h **** 
 698:common/cmsis/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 699:common/cmsis/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 700:common/cmsis/core_cm3.h **** 
 701:common/cmsis/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 702:common/cmsis/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 703:common/cmsis/core_cm3.h **** 
 704:common/cmsis/core_cm3.h **** /* SysTick Reload Register Definitions */
 705:common/cmsis/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 706:common/cmsis/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 707:common/cmsis/core_cm3.h **** 
 708:common/cmsis/core_cm3.h **** /* SysTick Current Register Definitions */
 709:common/cmsis/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 710:common/cmsis/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 711:common/cmsis/core_cm3.h **** 
 712:common/cmsis/core_cm3.h **** /* SysTick Calibration Register Definitions */
 713:common/cmsis/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 714:common/cmsis/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 715:common/cmsis/core_cm3.h **** 
 716:common/cmsis/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 717:common/cmsis/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 718:common/cmsis/core_cm3.h **** 
 719:common/cmsis/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 720:common/cmsis/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 721:common/cmsis/core_cm3.h **** 
 722:common/cmsis/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 723:common/cmsis/core_cm3.h **** 
 724:common/cmsis/core_cm3.h **** 
 725:common/cmsis/core_cm3.h **** /**
 726:common/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
 727:common/cmsis/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 728:common/cmsis/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 729:common/cmsis/core_cm3.h ****   @{
 730:common/cmsis/core_cm3.h ****  */
ARM GAS  /tmp/ccPQBhoI.s 			page 15


 731:common/cmsis/core_cm3.h **** 
 732:common/cmsis/core_cm3.h **** /**
 733:common/cmsis/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 734:common/cmsis/core_cm3.h ****  */
 735:common/cmsis/core_cm3.h **** typedef struct
 736:common/cmsis/core_cm3.h **** {
 737:common/cmsis/core_cm3.h ****   __OM  union
 738:common/cmsis/core_cm3.h ****   {
 739:common/cmsis/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 740:common/cmsis/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 741:common/cmsis/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 742:common/cmsis/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 743:common/cmsis/core_cm3.h ****         uint32_t RESERVED0[864U];
 744:common/cmsis/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 745:common/cmsis/core_cm3.h ****         uint32_t RESERVED1[15U];
 746:common/cmsis/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 747:common/cmsis/core_cm3.h ****         uint32_t RESERVED2[15U];
 748:common/cmsis/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 749:common/cmsis/core_cm3.h ****         uint32_t RESERVED3[29U];
 750:common/cmsis/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 751:common/cmsis/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 752:common/cmsis/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 753:common/cmsis/core_cm3.h ****         uint32_t RESERVED4[43U];
 754:common/cmsis/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 755:common/cmsis/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 756:common/cmsis/core_cm3.h ****         uint32_t RESERVED5[6U];
 757:common/cmsis/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 758:common/cmsis/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 759:common/cmsis/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 760:common/cmsis/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 761:common/cmsis/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 762:common/cmsis/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 763:common/cmsis/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 764:common/cmsis/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 765:common/cmsis/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 766:common/cmsis/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 767:common/cmsis/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 768:common/cmsis/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 769:common/cmsis/core_cm3.h **** } ITM_Type;
 770:common/cmsis/core_cm3.h **** 
 771:common/cmsis/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 772:common/cmsis/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 773:common/cmsis/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 774:common/cmsis/core_cm3.h **** 
 775:common/cmsis/core_cm3.h **** /* ITM Trace Control Register Definitions */
 776:common/cmsis/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 777:common/cmsis/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 778:common/cmsis/core_cm3.h **** 
 779:common/cmsis/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 780:common/cmsis/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 781:common/cmsis/core_cm3.h **** 
 782:common/cmsis/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 783:common/cmsis/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 784:common/cmsis/core_cm3.h **** 
 785:common/cmsis/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 786:common/cmsis/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 787:common/cmsis/core_cm3.h **** 
ARM GAS  /tmp/ccPQBhoI.s 			page 16


 788:common/cmsis/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 789:common/cmsis/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 790:common/cmsis/core_cm3.h **** 
 791:common/cmsis/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 792:common/cmsis/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 793:common/cmsis/core_cm3.h **** 
 794:common/cmsis/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 795:common/cmsis/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 796:common/cmsis/core_cm3.h **** 
 797:common/cmsis/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 798:common/cmsis/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 799:common/cmsis/core_cm3.h **** 
 800:common/cmsis/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 801:common/cmsis/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 802:common/cmsis/core_cm3.h **** 
 803:common/cmsis/core_cm3.h **** /* ITM Integration Write Register Definitions */
 804:common/cmsis/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 805:common/cmsis/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 806:common/cmsis/core_cm3.h **** 
 807:common/cmsis/core_cm3.h **** /* ITM Integration Read Register Definitions */
 808:common/cmsis/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 809:common/cmsis/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 810:common/cmsis/core_cm3.h **** 
 811:common/cmsis/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 812:common/cmsis/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 813:common/cmsis/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 814:common/cmsis/core_cm3.h **** 
 815:common/cmsis/core_cm3.h **** /* ITM Lock Status Register Definitions */
 816:common/cmsis/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 817:common/cmsis/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 818:common/cmsis/core_cm3.h **** 
 819:common/cmsis/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 820:common/cmsis/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 821:common/cmsis/core_cm3.h **** 
 822:common/cmsis/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 823:common/cmsis/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 824:common/cmsis/core_cm3.h **** 
 825:common/cmsis/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 826:common/cmsis/core_cm3.h **** 
 827:common/cmsis/core_cm3.h **** 
 828:common/cmsis/core_cm3.h **** /**
 829:common/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
 830:common/cmsis/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 831:common/cmsis/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 832:common/cmsis/core_cm3.h ****   @{
 833:common/cmsis/core_cm3.h ****  */
 834:common/cmsis/core_cm3.h **** 
 835:common/cmsis/core_cm3.h **** /**
 836:common/cmsis/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 837:common/cmsis/core_cm3.h ****  */
 838:common/cmsis/core_cm3.h **** typedef struct
 839:common/cmsis/core_cm3.h **** {
 840:common/cmsis/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 841:common/cmsis/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 842:common/cmsis/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 843:common/cmsis/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 844:common/cmsis/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
ARM GAS  /tmp/ccPQBhoI.s 			page 17


 845:common/cmsis/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 846:common/cmsis/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 847:common/cmsis/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 848:common/cmsis/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 849:common/cmsis/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 850:common/cmsis/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 851:common/cmsis/core_cm3.h ****         uint32_t RESERVED0[1U];
 852:common/cmsis/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 853:common/cmsis/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 854:common/cmsis/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 855:common/cmsis/core_cm3.h ****         uint32_t RESERVED1[1U];
 856:common/cmsis/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 857:common/cmsis/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 858:common/cmsis/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 859:common/cmsis/core_cm3.h ****         uint32_t RESERVED2[1U];
 860:common/cmsis/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 861:common/cmsis/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 862:common/cmsis/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 863:common/cmsis/core_cm3.h **** } DWT_Type;
 864:common/cmsis/core_cm3.h **** 
 865:common/cmsis/core_cm3.h **** /* DWT Control Register Definitions */
 866:common/cmsis/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 867:common/cmsis/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 868:common/cmsis/core_cm3.h **** 
 869:common/cmsis/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 870:common/cmsis/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 871:common/cmsis/core_cm3.h **** 
 872:common/cmsis/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 873:common/cmsis/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 874:common/cmsis/core_cm3.h **** 
 875:common/cmsis/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 876:common/cmsis/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 877:common/cmsis/core_cm3.h **** 
 878:common/cmsis/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 879:common/cmsis/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 880:common/cmsis/core_cm3.h **** 
 881:common/cmsis/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 882:common/cmsis/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 883:common/cmsis/core_cm3.h **** 
 884:common/cmsis/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 885:common/cmsis/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 886:common/cmsis/core_cm3.h **** 
 887:common/cmsis/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 888:common/cmsis/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 889:common/cmsis/core_cm3.h **** 
 890:common/cmsis/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 891:common/cmsis/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 892:common/cmsis/core_cm3.h **** 
 893:common/cmsis/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 894:common/cmsis/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 895:common/cmsis/core_cm3.h **** 
 896:common/cmsis/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 897:common/cmsis/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 898:common/cmsis/core_cm3.h **** 
 899:common/cmsis/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 900:common/cmsis/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 901:common/cmsis/core_cm3.h **** 
ARM GAS  /tmp/ccPQBhoI.s 			page 18


 902:common/cmsis/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 903:common/cmsis/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 904:common/cmsis/core_cm3.h **** 
 905:common/cmsis/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 906:common/cmsis/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 907:common/cmsis/core_cm3.h **** 
 908:common/cmsis/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 909:common/cmsis/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 910:common/cmsis/core_cm3.h **** 
 911:common/cmsis/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 912:common/cmsis/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 913:common/cmsis/core_cm3.h **** 
 914:common/cmsis/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 915:common/cmsis/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 916:common/cmsis/core_cm3.h **** 
 917:common/cmsis/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 918:common/cmsis/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 919:common/cmsis/core_cm3.h **** 
 920:common/cmsis/core_cm3.h **** /* DWT CPI Count Register Definitions */
 921:common/cmsis/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 922:common/cmsis/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 923:common/cmsis/core_cm3.h **** 
 924:common/cmsis/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 925:common/cmsis/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 926:common/cmsis/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 927:common/cmsis/core_cm3.h **** 
 928:common/cmsis/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 929:common/cmsis/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 930:common/cmsis/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 931:common/cmsis/core_cm3.h **** 
 932:common/cmsis/core_cm3.h **** /* DWT LSU Count Register Definitions */
 933:common/cmsis/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 934:common/cmsis/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 935:common/cmsis/core_cm3.h **** 
 936:common/cmsis/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 937:common/cmsis/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 938:common/cmsis/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 939:common/cmsis/core_cm3.h **** 
 940:common/cmsis/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 941:common/cmsis/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 942:common/cmsis/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 943:common/cmsis/core_cm3.h **** 
 944:common/cmsis/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 945:common/cmsis/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 946:common/cmsis/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 947:common/cmsis/core_cm3.h **** 
 948:common/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 949:common/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 950:common/cmsis/core_cm3.h **** 
 951:common/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 952:common/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 953:common/cmsis/core_cm3.h **** 
 954:common/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 955:common/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 956:common/cmsis/core_cm3.h **** 
 957:common/cmsis/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 958:common/cmsis/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
ARM GAS  /tmp/ccPQBhoI.s 			page 19


 959:common/cmsis/core_cm3.h **** 
 960:common/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 961:common/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 962:common/cmsis/core_cm3.h **** 
 963:common/cmsis/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 964:common/cmsis/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 965:common/cmsis/core_cm3.h **** 
 966:common/cmsis/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 967:common/cmsis/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 968:common/cmsis/core_cm3.h **** 
 969:common/cmsis/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 970:common/cmsis/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 971:common/cmsis/core_cm3.h **** 
 972:common/cmsis/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 973:common/cmsis/core_cm3.h **** 
 974:common/cmsis/core_cm3.h **** 
 975:common/cmsis/core_cm3.h **** /**
 976:common/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
 977:common/cmsis/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 978:common/cmsis/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 979:common/cmsis/core_cm3.h ****   @{
 980:common/cmsis/core_cm3.h ****  */
 981:common/cmsis/core_cm3.h **** 
 982:common/cmsis/core_cm3.h **** /**
 983:common/cmsis/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 984:common/cmsis/core_cm3.h ****  */
 985:common/cmsis/core_cm3.h **** typedef struct
 986:common/cmsis/core_cm3.h **** {
 987:common/cmsis/core_cm3.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 988:common/cmsis/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 989:common/cmsis/core_cm3.h ****         uint32_t RESERVED0[2U];
 990:common/cmsis/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 991:common/cmsis/core_cm3.h ****         uint32_t RESERVED1[55U];
 992:common/cmsis/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 993:common/cmsis/core_cm3.h ****         uint32_t RESERVED2[131U];
 994:common/cmsis/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 995:common/cmsis/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 996:common/cmsis/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 997:common/cmsis/core_cm3.h ****         uint32_t RESERVED3[759U];
 998:common/cmsis/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 999:common/cmsis/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1000:common/cmsis/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1001:common/cmsis/core_cm3.h ****         uint32_t RESERVED4[1U];
1002:common/cmsis/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1003:common/cmsis/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1004:common/cmsis/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1005:common/cmsis/core_cm3.h ****         uint32_t RESERVED5[39U];
1006:common/cmsis/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1007:common/cmsis/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1008:common/cmsis/core_cm3.h ****         uint32_t RESERVED7[8U];
1009:common/cmsis/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1010:common/cmsis/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1011:common/cmsis/core_cm3.h **** } TPI_Type;
1012:common/cmsis/core_cm3.h **** 
1013:common/cmsis/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1014:common/cmsis/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1015:common/cmsis/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
ARM GAS  /tmp/ccPQBhoI.s 			page 20


1016:common/cmsis/core_cm3.h **** 
1017:common/cmsis/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1018:common/cmsis/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1019:common/cmsis/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1020:common/cmsis/core_cm3.h **** 
1021:common/cmsis/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1022:common/cmsis/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1023:common/cmsis/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1024:common/cmsis/core_cm3.h **** 
1025:common/cmsis/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1026:common/cmsis/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1027:common/cmsis/core_cm3.h **** 
1028:common/cmsis/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1029:common/cmsis/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1030:common/cmsis/core_cm3.h **** 
1031:common/cmsis/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1032:common/cmsis/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1033:common/cmsis/core_cm3.h **** 
1034:common/cmsis/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1035:common/cmsis/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1036:common/cmsis/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1037:common/cmsis/core_cm3.h **** 
1038:common/cmsis/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1039:common/cmsis/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1040:common/cmsis/core_cm3.h **** 
1041:common/cmsis/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1042:common/cmsis/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1043:common/cmsis/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1044:common/cmsis/core_cm3.h **** 
1045:common/cmsis/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1046:common/cmsis/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1047:common/cmsis/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1048:common/cmsis/core_cm3.h **** 
1049:common/cmsis/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1050:common/cmsis/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1051:common/cmsis/core_cm3.h **** 
1052:common/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1053:common/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1054:common/cmsis/core_cm3.h **** 
1055:common/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1056:common/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1057:common/cmsis/core_cm3.h **** 
1058:common/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1059:common/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1060:common/cmsis/core_cm3.h **** 
1061:common/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1062:common/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1063:common/cmsis/core_cm3.h **** 
1064:common/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1065:common/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1066:common/cmsis/core_cm3.h **** 
1067:common/cmsis/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1068:common/cmsis/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1069:common/cmsis/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1070:common/cmsis/core_cm3.h **** 
1071:common/cmsis/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1072:common/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
ARM GAS  /tmp/ccPQBhoI.s 			page 21


1073:common/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1074:common/cmsis/core_cm3.h **** 
1075:common/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1076:common/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1077:common/cmsis/core_cm3.h **** 
1078:common/cmsis/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1079:common/cmsis/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1080:common/cmsis/core_cm3.h **** 
1081:common/cmsis/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1082:common/cmsis/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1083:common/cmsis/core_cm3.h **** 
1084:common/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1085:common/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1086:common/cmsis/core_cm3.h **** 
1087:common/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1088:common/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1089:common/cmsis/core_cm3.h **** 
1090:common/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1091:common/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1092:common/cmsis/core_cm3.h **** 
1093:common/cmsis/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1094:common/cmsis/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1095:common/cmsis/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1096:common/cmsis/core_cm3.h **** 
1097:common/cmsis/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1098:common/cmsis/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1099:common/cmsis/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1100:common/cmsis/core_cm3.h **** 
1101:common/cmsis/core_cm3.h **** /* TPI DEVID Register Definitions */
1102:common/cmsis/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1103:common/cmsis/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1104:common/cmsis/core_cm3.h **** 
1105:common/cmsis/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1106:common/cmsis/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1107:common/cmsis/core_cm3.h **** 
1108:common/cmsis/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1109:common/cmsis/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1110:common/cmsis/core_cm3.h **** 
1111:common/cmsis/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1112:common/cmsis/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1113:common/cmsis/core_cm3.h **** 
1114:common/cmsis/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1115:common/cmsis/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1116:common/cmsis/core_cm3.h **** 
1117:common/cmsis/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1118:common/cmsis/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1119:common/cmsis/core_cm3.h **** 
1120:common/cmsis/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1121:common/cmsis/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1122:common/cmsis/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1123:common/cmsis/core_cm3.h **** 
1124:common/cmsis/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1125:common/cmsis/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1126:common/cmsis/core_cm3.h **** 
1127:common/cmsis/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1128:common/cmsis/core_cm3.h **** 
1129:common/cmsis/core_cm3.h **** 
ARM GAS  /tmp/ccPQBhoI.s 			page 22


1130:common/cmsis/core_cm3.h **** #if (__MPU_PRESENT == 1U)
1131:common/cmsis/core_cm3.h **** /**
1132:common/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
1133:common/cmsis/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1134:common/cmsis/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1135:common/cmsis/core_cm3.h ****   @{
1136:common/cmsis/core_cm3.h ****  */
1137:common/cmsis/core_cm3.h **** 
1138:common/cmsis/core_cm3.h **** /**
1139:common/cmsis/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1140:common/cmsis/core_cm3.h ****  */
1141:common/cmsis/core_cm3.h **** typedef struct
1142:common/cmsis/core_cm3.h **** {
1143:common/cmsis/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1144:common/cmsis/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1145:common/cmsis/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1146:common/cmsis/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1147:common/cmsis/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1148:common/cmsis/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1149:common/cmsis/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1150:common/cmsis/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1151:common/cmsis/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1152:common/cmsis/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1153:common/cmsis/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1154:common/cmsis/core_cm3.h **** } MPU_Type;
1155:common/cmsis/core_cm3.h **** 
1156:common/cmsis/core_cm3.h **** /* MPU Type Register Definitions */
1157:common/cmsis/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1158:common/cmsis/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1159:common/cmsis/core_cm3.h **** 
1160:common/cmsis/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1161:common/cmsis/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1162:common/cmsis/core_cm3.h **** 
1163:common/cmsis/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1164:common/cmsis/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1165:common/cmsis/core_cm3.h **** 
1166:common/cmsis/core_cm3.h **** /* MPU Control Register Definitions */
1167:common/cmsis/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1168:common/cmsis/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1169:common/cmsis/core_cm3.h **** 
1170:common/cmsis/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1171:common/cmsis/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1172:common/cmsis/core_cm3.h **** 
1173:common/cmsis/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1174:common/cmsis/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1175:common/cmsis/core_cm3.h **** 
1176:common/cmsis/core_cm3.h **** /* MPU Region Number Register Definitions */
1177:common/cmsis/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1178:common/cmsis/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1179:common/cmsis/core_cm3.h **** 
1180:common/cmsis/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1181:common/cmsis/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1182:common/cmsis/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1183:common/cmsis/core_cm3.h **** 
1184:common/cmsis/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1185:common/cmsis/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1186:common/cmsis/core_cm3.h **** 
ARM GAS  /tmp/ccPQBhoI.s 			page 23


1187:common/cmsis/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1188:common/cmsis/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1189:common/cmsis/core_cm3.h **** 
1190:common/cmsis/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1191:common/cmsis/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1192:common/cmsis/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1193:common/cmsis/core_cm3.h **** 
1194:common/cmsis/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1195:common/cmsis/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1196:common/cmsis/core_cm3.h **** 
1197:common/cmsis/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1198:common/cmsis/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1199:common/cmsis/core_cm3.h **** 
1200:common/cmsis/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1201:common/cmsis/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1202:common/cmsis/core_cm3.h **** 
1203:common/cmsis/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1204:common/cmsis/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1205:common/cmsis/core_cm3.h **** 
1206:common/cmsis/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1207:common/cmsis/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1208:common/cmsis/core_cm3.h **** 
1209:common/cmsis/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1210:common/cmsis/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1211:common/cmsis/core_cm3.h **** 
1212:common/cmsis/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1213:common/cmsis/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1214:common/cmsis/core_cm3.h **** 
1215:common/cmsis/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1216:common/cmsis/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1217:common/cmsis/core_cm3.h **** 
1218:common/cmsis/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1219:common/cmsis/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1220:common/cmsis/core_cm3.h **** 
1221:common/cmsis/core_cm3.h **** /*@} end of group CMSIS_MPU */
1222:common/cmsis/core_cm3.h **** #endif
1223:common/cmsis/core_cm3.h **** 
1224:common/cmsis/core_cm3.h **** 
1225:common/cmsis/core_cm3.h **** /**
1226:common/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
1227:common/cmsis/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1228:common/cmsis/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1229:common/cmsis/core_cm3.h ****   @{
1230:common/cmsis/core_cm3.h ****  */
1231:common/cmsis/core_cm3.h **** 
1232:common/cmsis/core_cm3.h **** /**
1233:common/cmsis/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1234:common/cmsis/core_cm3.h ****  */
1235:common/cmsis/core_cm3.h **** typedef struct
1236:common/cmsis/core_cm3.h **** {
1237:common/cmsis/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1238:common/cmsis/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1239:common/cmsis/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1240:common/cmsis/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1241:common/cmsis/core_cm3.h **** } CoreDebug_Type;
1242:common/cmsis/core_cm3.h **** 
1243:common/cmsis/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
ARM GAS  /tmp/ccPQBhoI.s 			page 24


1244:common/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1245:common/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1246:common/cmsis/core_cm3.h **** 
1247:common/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1248:common/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1249:common/cmsis/core_cm3.h **** 
1250:common/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1251:common/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1252:common/cmsis/core_cm3.h **** 
1253:common/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1254:common/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1255:common/cmsis/core_cm3.h **** 
1256:common/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1257:common/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1258:common/cmsis/core_cm3.h **** 
1259:common/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1260:common/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1261:common/cmsis/core_cm3.h **** 
1262:common/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1263:common/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1264:common/cmsis/core_cm3.h **** 
1265:common/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1266:common/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1267:common/cmsis/core_cm3.h **** 
1268:common/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1269:common/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1270:common/cmsis/core_cm3.h **** 
1271:common/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1272:common/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1273:common/cmsis/core_cm3.h **** 
1274:common/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1275:common/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1276:common/cmsis/core_cm3.h **** 
1277:common/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1278:common/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1279:common/cmsis/core_cm3.h **** 
1280:common/cmsis/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1281:common/cmsis/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1282:common/cmsis/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1283:common/cmsis/core_cm3.h **** 
1284:common/cmsis/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1285:common/cmsis/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1286:common/cmsis/core_cm3.h **** 
1287:common/cmsis/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1288:common/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1289:common/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1290:common/cmsis/core_cm3.h **** 
1291:common/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1292:common/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1293:common/cmsis/core_cm3.h **** 
1294:common/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1295:common/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1296:common/cmsis/core_cm3.h **** 
1297:common/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1298:common/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1299:common/cmsis/core_cm3.h **** 
1300:common/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
ARM GAS  /tmp/ccPQBhoI.s 			page 25


1301:common/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1302:common/cmsis/core_cm3.h **** 
1303:common/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1304:common/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1305:common/cmsis/core_cm3.h **** 
1306:common/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1307:common/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1308:common/cmsis/core_cm3.h **** 
1309:common/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1310:common/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1311:common/cmsis/core_cm3.h **** 
1312:common/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1313:common/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1314:common/cmsis/core_cm3.h **** 
1315:common/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1316:common/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1317:common/cmsis/core_cm3.h **** 
1318:common/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1319:common/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1320:common/cmsis/core_cm3.h **** 
1321:common/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1322:common/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1323:common/cmsis/core_cm3.h **** 
1324:common/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1325:common/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1326:common/cmsis/core_cm3.h **** 
1327:common/cmsis/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1328:common/cmsis/core_cm3.h **** 
1329:common/cmsis/core_cm3.h **** 
1330:common/cmsis/core_cm3.h **** /**
1331:common/cmsis/core_cm3.h ****   \ingroup    CMSIS_core_register
1332:common/cmsis/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1333:common/cmsis/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1334:common/cmsis/core_cm3.h ****   @{
1335:common/cmsis/core_cm3.h ****  */
1336:common/cmsis/core_cm3.h **** 
1337:common/cmsis/core_cm3.h **** /**
1338:common/cmsis/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1339:common/cmsis/core_cm3.h ****   \param[in] field  Name of the register bit field.
1340:common/cmsis/core_cm3.h ****   \param[in] value  Value of the bit field.
1341:common/cmsis/core_cm3.h ****   \return           Masked and shifted value.
1342:common/cmsis/core_cm3.h **** */
1343:common/cmsis/core_cm3.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1344:common/cmsis/core_cm3.h **** 
1345:common/cmsis/core_cm3.h **** /**
1346:common/cmsis/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1347:common/cmsis/core_cm3.h ****   \param[in] field  Name of the register bit field.
1348:common/cmsis/core_cm3.h ****   \param[in] value  Value of register.
1349:common/cmsis/core_cm3.h ****   \return           Masked and shifted bit field value.
1350:common/cmsis/core_cm3.h **** */
1351:common/cmsis/core_cm3.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1352:common/cmsis/core_cm3.h **** 
1353:common/cmsis/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1354:common/cmsis/core_cm3.h **** 
1355:common/cmsis/core_cm3.h **** 
1356:common/cmsis/core_cm3.h **** /**
1357:common/cmsis/core_cm3.h ****   \ingroup    CMSIS_core_register
ARM GAS  /tmp/ccPQBhoI.s 			page 26


1358:common/cmsis/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1359:common/cmsis/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1360:common/cmsis/core_cm3.h ****   @{
1361:common/cmsis/core_cm3.h ****  */
1362:common/cmsis/core_cm3.h **** 
1363:common/cmsis/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1364:common/cmsis/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1365:common/cmsis/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1366:common/cmsis/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1367:common/cmsis/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1368:common/cmsis/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1369:common/cmsis/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1370:common/cmsis/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1371:common/cmsis/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1372:common/cmsis/core_cm3.h **** 
1373:common/cmsis/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1374:common/cmsis/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1375:common/cmsis/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1376:common/cmsis/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1377:common/cmsis/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1378:common/cmsis/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1379:common/cmsis/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1380:common/cmsis/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1381:common/cmsis/core_cm3.h **** 
1382:common/cmsis/core_cm3.h **** #if (__MPU_PRESENT == 1U)
1383:common/cmsis/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1384:common/cmsis/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1385:common/cmsis/core_cm3.h **** #endif
1386:common/cmsis/core_cm3.h **** 
1387:common/cmsis/core_cm3.h **** /*@} */
1388:common/cmsis/core_cm3.h **** 
1389:common/cmsis/core_cm3.h **** 
1390:common/cmsis/core_cm3.h **** 
1391:common/cmsis/core_cm3.h **** /*******************************************************************************
1392:common/cmsis/core_cm3.h ****  *                Hardware Abstraction Layer
1393:common/cmsis/core_cm3.h ****   Core Function Interface contains:
1394:common/cmsis/core_cm3.h ****   - Core NVIC Functions
1395:common/cmsis/core_cm3.h ****   - Core SysTick Functions
1396:common/cmsis/core_cm3.h ****   - Core Debug Functions
1397:common/cmsis/core_cm3.h ****   - Core Register Access Functions
1398:common/cmsis/core_cm3.h ****  ******************************************************************************/
1399:common/cmsis/core_cm3.h **** /**
1400:common/cmsis/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1401:common/cmsis/core_cm3.h **** */
1402:common/cmsis/core_cm3.h **** 
1403:common/cmsis/core_cm3.h **** 
1404:common/cmsis/core_cm3.h **** 
1405:common/cmsis/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1406:common/cmsis/core_cm3.h **** /**
1407:common/cmsis/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1408:common/cmsis/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1409:common/cmsis/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1410:common/cmsis/core_cm3.h ****   @{
1411:common/cmsis/core_cm3.h ****  */
1412:common/cmsis/core_cm3.h **** 
1413:common/cmsis/core_cm3.h **** /**
1414:common/cmsis/core_cm3.h ****   \brief   Set Priority Grouping
ARM GAS  /tmp/ccPQBhoI.s 			page 27


1415:common/cmsis/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1416:common/cmsis/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1417:common/cmsis/core_cm3.h ****            Only values from 0..7 are used.
1418:common/cmsis/core_cm3.h ****            In case of a conflict between priority grouping and available
1419:common/cmsis/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1420:common/cmsis/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1421:common/cmsis/core_cm3.h ****  */
1422:common/cmsis/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1423:common/cmsis/core_cm3.h **** {
1424:common/cmsis/core_cm3.h ****   uint32_t reg_value;
1425:common/cmsis/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1426:common/cmsis/core_cm3.h **** 
1427:common/cmsis/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1428:common/cmsis/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1429:common/cmsis/core_cm3.h ****   reg_value  =  (reg_value                                   |
1430:common/cmsis/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1431:common/cmsis/core_cm3.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1432:common/cmsis/core_cm3.h ****   SCB->AIRCR =  reg_value;
1433:common/cmsis/core_cm3.h **** }
1434:common/cmsis/core_cm3.h **** 
1435:common/cmsis/core_cm3.h **** 
1436:common/cmsis/core_cm3.h **** /**
1437:common/cmsis/core_cm3.h ****   \brief   Get Priority Grouping
1438:common/cmsis/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1439:common/cmsis/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1440:common/cmsis/core_cm3.h ****  */
1441:common/cmsis/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1442:common/cmsis/core_cm3.h **** {
1443:common/cmsis/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1444:common/cmsis/core_cm3.h **** }
1445:common/cmsis/core_cm3.h **** 
1446:common/cmsis/core_cm3.h **** 
1447:common/cmsis/core_cm3.h **** /**
1448:common/cmsis/core_cm3.h ****   \brief   Enable External Interrupt
1449:common/cmsis/core_cm3.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1450:common/cmsis/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1451:common/cmsis/core_cm3.h ****  */
1452:common/cmsis/core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1453:common/cmsis/core_cm3.h **** {
1454:common/cmsis/core_cm3.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1455:common/cmsis/core_cm3.h **** }
1456:common/cmsis/core_cm3.h **** 
1457:common/cmsis/core_cm3.h **** 
1458:common/cmsis/core_cm3.h **** /**
1459:common/cmsis/core_cm3.h ****   \brief   Disable External Interrupt
1460:common/cmsis/core_cm3.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1461:common/cmsis/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1462:common/cmsis/core_cm3.h ****  */
1463:common/cmsis/core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1464:common/cmsis/core_cm3.h **** {
1465:common/cmsis/core_cm3.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1466:common/cmsis/core_cm3.h **** }
1467:common/cmsis/core_cm3.h **** 
1468:common/cmsis/core_cm3.h **** 
1469:common/cmsis/core_cm3.h **** /**
1470:common/cmsis/core_cm3.h ****   \brief   Get Pending Interrupt
1471:common/cmsis/core_cm3.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
ARM GAS  /tmp/ccPQBhoI.s 			page 28


1472:common/cmsis/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1473:common/cmsis/core_cm3.h ****   \return             0  Interrupt status is not pending.
1474:common/cmsis/core_cm3.h ****   \return             1  Interrupt status is pending.
1475:common/cmsis/core_cm3.h ****  */
1476:common/cmsis/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1477:common/cmsis/core_cm3.h **** {
1478:common/cmsis/core_cm3.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1479:common/cmsis/core_cm3.h **** }
1480:common/cmsis/core_cm3.h **** 
1481:common/cmsis/core_cm3.h **** 
1482:common/cmsis/core_cm3.h **** /**
1483:common/cmsis/core_cm3.h ****   \brief   Set Pending Interrupt
1484:common/cmsis/core_cm3.h ****   \details Sets the pending bit of an external interrupt.
1485:common/cmsis/core_cm3.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1486:common/cmsis/core_cm3.h ****  */
1487:common/cmsis/core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1488:common/cmsis/core_cm3.h **** {
1489:common/cmsis/core_cm3.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1490:common/cmsis/core_cm3.h **** }
1491:common/cmsis/core_cm3.h **** 
1492:common/cmsis/core_cm3.h **** 
1493:common/cmsis/core_cm3.h **** /**
1494:common/cmsis/core_cm3.h ****   \brief   Clear Pending Interrupt
1495:common/cmsis/core_cm3.h ****   \details Clears the pending bit of an external interrupt.
1496:common/cmsis/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1497:common/cmsis/core_cm3.h ****  */
1498:common/cmsis/core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1499:common/cmsis/core_cm3.h **** {
1500:common/cmsis/core_cm3.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1501:common/cmsis/core_cm3.h **** }
1502:common/cmsis/core_cm3.h **** 
1503:common/cmsis/core_cm3.h **** 
1504:common/cmsis/core_cm3.h **** /**
1505:common/cmsis/core_cm3.h ****   \brief   Get Active Interrupt
1506:common/cmsis/core_cm3.h ****   \details Reads the active register in NVIC and returns the active bit.
1507:common/cmsis/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1508:common/cmsis/core_cm3.h ****   \return             0  Interrupt status is not active.
1509:common/cmsis/core_cm3.h ****   \return             1  Interrupt status is active.
1510:common/cmsis/core_cm3.h ****  */
1511:common/cmsis/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1512:common/cmsis/core_cm3.h **** {
1513:common/cmsis/core_cm3.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1514:common/cmsis/core_cm3.h **** }
1515:common/cmsis/core_cm3.h **** 
1516:common/cmsis/core_cm3.h **** 
1517:common/cmsis/core_cm3.h **** /**
1518:common/cmsis/core_cm3.h ****   \brief   Set Interrupt Priority
1519:common/cmsis/core_cm3.h ****   \details Sets the priority of an interrupt.
1520:common/cmsis/core_cm3.h ****   \note    The priority cannot be set for every core interrupt.
1521:common/cmsis/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1522:common/cmsis/core_cm3.h ****   \param [in]  priority  Priority to set.
1523:common/cmsis/core_cm3.h ****  */
1524:common/cmsis/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
  35              		.loc 2 1524 22 view .LVU2
  36              	.LBB8:
1525:common/cmsis/core_cm3.h **** {
1526:common/cmsis/core_cm3.h ****   if ((int32_t)(IRQn) < 0)
ARM GAS  /tmp/ccPQBhoI.s 			page 29


  37              		.loc 2 1526 3 view .LVU3
1527:common/cmsis/core_cm3.h ****   {
1528:common/cmsis/core_cm3.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1529:common/cmsis/core_cm3.h ****   }
1530:common/cmsis/core_cm3.h ****   else
1531:common/cmsis/core_cm3.h ****   {
1532:common/cmsis/core_cm3.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
  38              		.loc 2 1532 5 view .LVU4
  39              		.loc 2 1532 55 is_stmt 0 view .LVU5
  40 0000 1023     		movs	r3, #16
  41              	.LBE8:
  42              	.LBE7:
  32:src/drivers/adc.c **** 
  43              		.loc 1 32 1 view .LVU6
  44 0002 13B5     		push	{r0, r1, r4, lr}
  45              		.cfi_def_cfa_offset 16
  46              		.cfi_offset 4, -8
  47              		.cfi_offset 14, -4
  48              	.LBB11:
  49              	.LBB9:
  50              		.loc 2 1532 55 view .LVU7
  51 0004 3F4C     		ldr	r4, .L4
  52              	.LBE9:
  53              	.LBE11:
  35:src/drivers/adc.c **** 	
  36:src/drivers/adc.c **** 	//  Enable Clocks
  37:src/drivers/adc.c **** 	RCC->APB2ENR |= RCC_APB2ENR_IOPAEN; // GPIOA
  38:src/drivers/adc.c **** 	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN; // ADC1
  39:src/drivers/adc.c **** 	RCC->AHBENR |= RCC_AHBENR_DMA1EN;	// DMA1
  40:src/drivers/adc.c **** 	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN; // TIM3
  41:src/drivers/adc.c **** 
  42:src/drivers/adc.c **** 	//  Set PA0 to Analog Mode (ADC CH0)
  43:src/drivers/adc.c **** 	GPIOA->CRL &= ~GPIO_CRL_CNF0;
  44:src/drivers/adc.c **** 	GPIOA->CRL &= ~GPIO_CRL_MODE0;
  45:src/drivers/adc.c **** 
  46:src/drivers/adc.c **** 	//  ADC Configuration
  47:src/drivers/adc.c **** 	ADC1->CR2 &= ~ADC_CR2_CONT; // Disable continuous mode
  48:src/drivers/adc.c **** 	ADC1->CR1 &= ~ADC_CR1_SCAN; // No scan (single channel)
  49:src/drivers/adc.c **** 
  50:src/drivers/adc.c **** 	ADC1->CR2 &= ~ADC_CR2_SWSTART; // disable software trigger
  51:src/drivers/adc.c **** 
  52:src/drivers/adc.c **** 	ADC1->CR2 &= ~ADC_CR2_EXTSEL;
  53:src/drivers/adc.c **** 	ADC1->CR2 |= (4 << ADC_CR2_EXTSEL_Pos); // 0b100 = TIM3_TRGO
  54:src/drivers/adc.c **** 	ADC1->CR2 |= ADC_CR2_EXTTRIG;
  55:src/drivers/adc.c **** 
  56:src/drivers/adc.c **** 	ADC1->CR2 |= ADC_CR2_DMA;
  57:src/drivers/adc.c **** 	; // Enable DMA
  58:src/drivers/adc.c **** 
  59:src/drivers/adc.c **** 	ADC1->SQR1 = 0; // Only 1 conversion
  54              		.loc 1 59 13 view .LVU8
  55 0006 0020     		movs	r0, #0
  56              	.LBB12:
  57              	.LBB10:
  58              		.loc 2 1532 55 view .LVU9
  59 0008 84F80B33 		strb	r3, [r4, #779]
  60              	.LVL1:
  61              		.loc 2 1532 55 view .LVU10
ARM GAS  /tmp/ccPQBhoI.s 			page 30


  62              	.LBE10:
  63              	.LBE12:
  37:src/drivers/adc.c **** 	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN; // ADC1
  64              		.loc 1 37 2 is_stmt 1 view .LVU11
  37:src/drivers/adc.c **** 	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN; // ADC1
  65              		.loc 1 37 5 is_stmt 0 view .LVU12
  66 000c 3E4B     		ldr	r3, .L4+4
  67 000e 9A69     		ldr	r2, [r3, #24]
  37:src/drivers/adc.c **** 	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN; // ADC1
  68              		.loc 1 37 15 view .LVU13
  69 0010 42F00402 		orr	r2, r2, #4
  70 0014 9A61     		str	r2, [r3, #24]
  38:src/drivers/adc.c **** 	RCC->AHBENR |= RCC_AHBENR_DMA1EN;	// DMA1
  71              		.loc 1 38 2 is_stmt 1 view .LVU14
  38:src/drivers/adc.c **** 	RCC->AHBENR |= RCC_AHBENR_DMA1EN;	// DMA1
  72              		.loc 1 38 5 is_stmt 0 view .LVU15
  73 0016 9A69     		ldr	r2, [r3, #24]
  38:src/drivers/adc.c **** 	RCC->AHBENR |= RCC_AHBENR_DMA1EN;	// DMA1
  74              		.loc 1 38 15 view .LVU16
  75 0018 42F40072 		orr	r2, r2, #512
  76 001c 9A61     		str	r2, [r3, #24]
  39:src/drivers/adc.c **** 	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN; // TIM3
  77              		.loc 1 39 2 is_stmt 1 view .LVU17
  39:src/drivers/adc.c **** 	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN; // TIM3
  78              		.loc 1 39 5 is_stmt 0 view .LVU18
  79 001e 5A69     		ldr	r2, [r3, #20]
  39:src/drivers/adc.c **** 	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN; // TIM3
  80              		.loc 1 39 14 view .LVU19
  81 0020 42F00102 		orr	r2, r2, #1
  82 0024 5A61     		str	r2, [r3, #20]
  40:src/drivers/adc.c **** 
  83              		.loc 1 40 2 is_stmt 1 view .LVU20
  40:src/drivers/adc.c **** 
  84              		.loc 1 40 5 is_stmt 0 view .LVU21
  85 0026 DA69     		ldr	r2, [r3, #28]
  40:src/drivers/adc.c **** 
  86              		.loc 1 40 15 view .LVU22
  87 0028 42F00202 		orr	r2, r2, #2
  88 002c DA61     		str	r2, [r3, #28]
  43:src/drivers/adc.c **** 	GPIOA->CRL &= ~GPIO_CRL_MODE0;
  89              		.loc 1 43 2 is_stmt 1 view .LVU23
  43:src/drivers/adc.c **** 	GPIOA->CRL &= ~GPIO_CRL_MODE0;
  90              		.loc 1 43 7 is_stmt 0 view .LVU24
  91 002e A3F58433 		sub	r3, r3, #67584
  92 0032 1A68     		ldr	r2, [r3]
  43:src/drivers/adc.c **** 	GPIOA->CRL &= ~GPIO_CRL_MODE0;
  93              		.loc 1 43 13 view .LVU25
  94 0034 22F00C02 		bic	r2, r2, #12
  95 0038 1A60     		str	r2, [r3]
  44:src/drivers/adc.c **** 
  96              		.loc 1 44 2 is_stmt 1 view .LVU26
  44:src/drivers/adc.c **** 
  97              		.loc 1 44 7 is_stmt 0 view .LVU27
  98 003a 1A68     		ldr	r2, [r3]
  44:src/drivers/adc.c **** 
  99              		.loc 1 44 13 view .LVU28
 100 003c 22F00302 		bic	r2, r2, #3
ARM GAS  /tmp/ccPQBhoI.s 			page 31


 101 0040 1A60     		str	r2, [r3]
  47:src/drivers/adc.c **** 	ADC1->CR1 &= ~ADC_CR1_SCAN; // No scan (single channel)
 102              		.loc 1 47 2 is_stmt 1 view .LVU29
  47:src/drivers/adc.c **** 	ADC1->CR1 &= ~ADC_CR1_SCAN; // No scan (single channel)
 103              		.loc 1 47 6 is_stmt 0 view .LVU30
 104 0042 03F5E053 		add	r3, r3, #7168
 105 0046 9A68     		ldr	r2, [r3, #8]
  47:src/drivers/adc.c **** 	ADC1->CR1 &= ~ADC_CR1_SCAN; // No scan (single channel)
 106              		.loc 1 47 12 view .LVU31
 107 0048 22F00202 		bic	r2, r2, #2
 108 004c 9A60     		str	r2, [r3, #8]
  48:src/drivers/adc.c **** 
 109              		.loc 1 48 2 is_stmt 1 view .LVU32
  48:src/drivers/adc.c **** 
 110              		.loc 1 48 6 is_stmt 0 view .LVU33
 111 004e 5A68     		ldr	r2, [r3, #4]
  48:src/drivers/adc.c **** 
 112              		.loc 1 48 12 view .LVU34
 113 0050 22F48072 		bic	r2, r2, #256
 114 0054 5A60     		str	r2, [r3, #4]
  50:src/drivers/adc.c **** 
 115              		.loc 1 50 2 is_stmt 1 view .LVU35
  50:src/drivers/adc.c **** 
 116              		.loc 1 50 6 is_stmt 0 view .LVU36
 117 0056 9A68     		ldr	r2, [r3, #8]
  50:src/drivers/adc.c **** 
 118              		.loc 1 50 12 view .LVU37
 119 0058 22F48002 		bic	r2, r2, #4194304
 120 005c 9A60     		str	r2, [r3, #8]
  52:src/drivers/adc.c **** 	ADC1->CR2 |= (4 << ADC_CR2_EXTSEL_Pos); // 0b100 = TIM3_TRGO
 121              		.loc 1 52 2 is_stmt 1 view .LVU38
  52:src/drivers/adc.c **** 	ADC1->CR2 |= (4 << ADC_CR2_EXTSEL_Pos); // 0b100 = TIM3_TRGO
 122              		.loc 1 52 6 is_stmt 0 view .LVU39
 123 005e 9A68     		ldr	r2, [r3, #8]
  52:src/drivers/adc.c **** 	ADC1->CR2 |= (4 << ADC_CR2_EXTSEL_Pos); // 0b100 = TIM3_TRGO
 124              		.loc 1 52 12 view .LVU40
 125 0060 22F46022 		bic	r2, r2, #917504
 126 0064 9A60     		str	r2, [r3, #8]
  53:src/drivers/adc.c **** 	ADC1->CR2 |= ADC_CR2_EXTTRIG;
 127              		.loc 1 53 2 is_stmt 1 view .LVU41
  53:src/drivers/adc.c **** 	ADC1->CR2 |= ADC_CR2_EXTTRIG;
 128              		.loc 1 53 6 is_stmt 0 view .LVU42
 129 0066 9A68     		ldr	r2, [r3, #8]
  53:src/drivers/adc.c **** 	ADC1->CR2 |= ADC_CR2_EXTTRIG;
 130              		.loc 1 53 12 view .LVU43
 131 0068 42F40022 		orr	r2, r2, #524288
 132 006c 9A60     		str	r2, [r3, #8]
  54:src/drivers/adc.c **** 
 133              		.loc 1 54 2 is_stmt 1 view .LVU44
  54:src/drivers/adc.c **** 
 134              		.loc 1 54 6 is_stmt 0 view .LVU45
 135 006e 9A68     		ldr	r2, [r3, #8]
  54:src/drivers/adc.c **** 
 136              		.loc 1 54 12 view .LVU46
 137 0070 42F48012 		orr	r2, r2, #1048576
 138 0074 9A60     		str	r2, [r3, #8]
  56:src/drivers/adc.c **** 	; // Enable DMA
ARM GAS  /tmp/ccPQBhoI.s 			page 32


 139              		.loc 1 56 2 is_stmt 1 view .LVU47
  56:src/drivers/adc.c **** 	; // Enable DMA
 140              		.loc 1 56 6 is_stmt 0 view .LVU48
 141 0076 9A68     		ldr	r2, [r3, #8]
  56:src/drivers/adc.c **** 	; // Enable DMA
 142              		.loc 1 56 12 view .LVU49
 143 0078 42F48072 		orr	r2, r2, #256
 144 007c 9A60     		str	r2, [r3, #8]
  57:src/drivers/adc.c **** 
 145              		.loc 1 57 2 is_stmt 1 view .LVU50
 146              		.loc 1 59 2 view .LVU51
  60:src/drivers/adc.c **** 	ADC1->SQR3 = 0; // CH0 as first conversion
  61:src/drivers/adc.c **** 
  62:src/drivers/adc.c **** 	// DMA Setup for ADC1
  63:src/drivers/adc.c **** 	DMA1_Channel1->CCR = 0; // Clear all first
 147              		.loc 1 63 21 is_stmt 0 view .LVU52
 148 007e 234A     		ldr	r2, .L4+8
  59:src/drivers/adc.c **** 	ADC1->SQR3 = 0; // CH0 as first conversion
 149              		.loc 1 59 13 view .LVU53
 150 0080 D862     		str	r0, [r3, #44]
  60:src/drivers/adc.c **** 	ADC1->SQR3 = 0; // CH0 as first conversion
 151              		.loc 1 60 2 is_stmt 1 view .LVU54
  60:src/drivers/adc.c **** 	ADC1->SQR3 = 0; // CH0 as first conversion
 152              		.loc 1 60 13 is_stmt 0 view .LVU55
 153 0082 5863     		str	r0, [r3, #52]
 154              		.loc 1 63 2 is_stmt 1 view .LVU56
 155              		.loc 1 63 21 is_stmt 0 view .LVU57
 156 0084 9060     		str	r0, [r2, #8]
  64:src/drivers/adc.c **** 	DMA1->IFCR |= DMA_IFCR_CTCIF1 | DMA_IFCR_CHTIF1 | DMA_IFCR_CTEIF1;
 157              		.loc 1 64 2 is_stmt 1 view .LVU58
 158              		.loc 1 64 6 is_stmt 0 view .LVU59
 159 0086 5168     		ldr	r1, [r2, #4]
 160              		.loc 1 64 13 view .LVU60
 161 0088 41F00E01 		orr	r1, r1, #14
 162 008c 5160     		str	r1, [r2, #4]
  65:src/drivers/adc.c **** 
  66:src/drivers/adc.c **** 	DMA1_Channel1->CCR |= DMA_CCR_PSIZE_0	// Peripheral size = 16-bit
 163              		.loc 1 66 2 is_stmt 1 view .LVU61
 164              		.loc 1 66 15 is_stmt 0 view .LVU62
 165 008e 9168     		ldr	r1, [r2, #8]
 166              		.loc 1 66 21 view .LVU63
 167 0090 41F4A461 		orr	r1, r1, #1312
 168 0094 41F00201 		orr	r1, r1, #2
 169 0098 9160     		str	r1, [r2, #8]
  67:src/drivers/adc.c **** 						  | DMA_CCR_MSIZE_0 // Memory size = 16-bit
  68:src/drivers/adc.c **** 						  | DMA_CCR_TCIE	// Transfer complete interrupt
  69:src/drivers/adc.c **** 						  | DMA_CCR_CIRC;	// Circular mode
  70:src/drivers/adc.c **** 	// No circular mode
  71:src/drivers/adc.c **** 	DMA1_Channel1->CNDTR = 1; // Count exactly one transfer
 170              		.loc 1 71 2 is_stmt 1 view .LVU64
 171              		.loc 1 71 23 is_stmt 0 view .LVU65
 172 009a 0121     		movs	r1, #1
 173 009c D160     		str	r1, [r2, #12]
  72:src/drivers/adc.c **** 	DMA1_Channel1->CPAR = (uint32_t)&ADC1->DR;
 174              		.loc 1 72 2 is_stmt 1 view .LVU66
 175              		.loc 1 72 22 is_stmt 0 view .LVU67
 176 009e 1C49     		ldr	r1, .L4+12
ARM GAS  /tmp/ccPQBhoI.s 			page 33


 177 00a0 1161     		str	r1, [r2, #16]
  73:src/drivers/adc.c **** 	DMA1_Channel1->CMAR = (uint32_t)&adc_val;
 178              		.loc 1 73 2 is_stmt 1 view .LVU68
 179              		.loc 1 73 24 is_stmt 0 view .LVU69
 180 00a2 1C49     		ldr	r1, .L4+16
 181              		.loc 1 73 22 view .LVU70
 182 00a4 5161     		str	r1, [r2, #20]
  74:src/drivers/adc.c **** 
  75:src/drivers/adc.c **** 	NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 183              		.loc 1 75 2 is_stmt 1 view .LVU71
 184              	.LVL2:
 185              	.LBB13:
 186              	.LBI13:
1452:common/cmsis/core_cm3.h **** {
 187              		.loc 2 1452 22 view .LVU72
 188              	.LBB14:
1454:common/cmsis/core_cm3.h **** }
 189              		.loc 2 1454 3 view .LVU73
1454:common/cmsis/core_cm3.h **** }
 190              		.loc 2 1454 50 is_stmt 0 view .LVU74
 191 00a6 4FF40062 		mov	r2, #2048
 192              	.LBE14:
 193              	.LBE13:
  76:src/drivers/adc.c **** 
  77:src/drivers/adc.c **** 	// TIM3 Setup for ADC Trigger
  78:src/drivers/adc.c **** 	TIM3->PSC = 36000 - 1; // 0.5 ms tick
 194              		.loc 1 78 12 view .LVU75
 195 00aa 48F69F41 		movw	r1, #35999
 196              	.LBB16:
 197              	.LBB15:
1454:common/cmsis/core_cm3.h **** }
 198              		.loc 2 1454 50 view .LVU76
 199 00ae 2260     		str	r2, [r4]
 200              	.LVL3:
1454:common/cmsis/core_cm3.h **** }
 201              		.loc 2 1454 50 view .LVU77
 202              	.LBE15:
 203              	.LBE16:
 204              		.loc 1 78 2 is_stmt 1 view .LVU78
 205              		.loc 1 78 12 is_stmt 0 view .LVU79
 206 00b0 194A     		ldr	r2, .L4+20
 207 00b2 9162     		str	r1, [r2, #40]
  79:src/drivers/adc.c **** 	TIM3->ARR = 12 - 1;	   // 12 x 0.5 = 6ms
 208              		.loc 1 79 2 is_stmt 1 view .LVU80
 209              		.loc 1 79 12 is_stmt 0 view .LVU81
 210 00b4 0B21     		movs	r1, #11
 211 00b6 D162     		str	r1, [r2, #44]
  80:src/drivers/adc.c **** 
  81:src/drivers/adc.c **** 	TIM3->CR2 &= ~TIM_CR2_MMS;
 212              		.loc 1 81 2 is_stmt 1 view .LVU82
 213              		.loc 1 81 6 is_stmt 0 view .LVU83
 214 00b8 5168     		ldr	r1, [r2, #4]
 215              		.loc 1 81 12 view .LVU84
 216 00ba 21F07001 		bic	r1, r1, #112
 217 00be 5160     		str	r1, [r2, #4]
  82:src/drivers/adc.c **** 	TIM3->CR2 |= TIM_CR2_MMS_1; // MMS = 010: UEV as TRGO
 218              		.loc 1 82 2 is_stmt 1 view .LVU85
ARM GAS  /tmp/ccPQBhoI.s 			page 34


 219              		.loc 1 82 6 is_stmt 0 view .LVU86
 220 00c0 5168     		ldr	r1, [r2, #4]
 221              		.loc 1 82 12 view .LVU87
 222 00c2 41F02001 		orr	r1, r1, #32
 223 00c6 5160     		str	r1, [r2, #4]
  83:src/drivers/adc.c **** 
  84:src/drivers/adc.c **** 	
  85:src/drivers/adc.c **** 
  86:src/drivers/adc.c **** 	//  Power up ADC
  87:src/drivers/adc.c **** 	ADC1->CR2 |= ADC_CR2_ADON; // Power up
 224              		.loc 1 87 2 is_stmt 1 view .LVU88
 225              		.loc 1 87 6 is_stmt 0 view .LVU89
 226 00c8 9A68     		ldr	r2, [r3, #8]
 227              		.loc 1 87 12 view .LVU90
 228 00ca 42F00102 		orr	r2, r2, #1
 229 00ce 9A60     		str	r2, [r3, #8]
  88:src/drivers/adc.c **** 	for (volatile int i = 0; i < 1000; i++)
 230              		.loc 1 88 2 is_stmt 1 view .LVU91
 231              	.LBB17:
 232              		.loc 1 88 7 view .LVU92
 233              		.loc 1 88 20 is_stmt 0 view .LVU93
 234 00d0 0190     		str	r0, [sp, #4]
 235              	.L2:
 236              		.loc 1 88 29 is_stmt 1 discriminator 1 view .LVU94
 237 00d2 019A     		ldr	r2, [sp, #4]
 238 00d4 B2F57A7F 		cmp	r2, #1000
 239 00d8 10DB     		blt	.L3
 240              	.LBE17:
  89:src/drivers/adc.c **** 		;					   // Wait
  90:src/drivers/adc.c **** 	ADC1->CR2 |= ADC_CR2_ADON; // Start conversion / enable
 241              		.loc 1 90 2 view .LVU95
 242              		.loc 1 90 6 is_stmt 0 view .LVU96
 243 00da 9A68     		ldr	r2, [r3, #8]
 244              		.loc 1 90 12 view .LVU97
 245 00dc 42F00102 		orr	r2, r2, #1
 246 00e0 9A60     		str	r2, [r3, #8]
  91:src/drivers/adc.c **** 
  92:src/drivers/adc.c **** 	// Enable Everything
  93:src/drivers/adc.c **** 	DMA1_Channel1->CCR |= DMA_CCR_EN;
 247              		.loc 1 93 2 is_stmt 1 view .LVU98
 248              		.loc 1 93 15 is_stmt 0 view .LVU99
 249 00e2 0A4A     		ldr	r2, .L4+8
 250 00e4 9368     		ldr	r3, [r2, #8]
 251              		.loc 1 93 21 view .LVU100
 252 00e6 43F00103 		orr	r3, r3, #1
 253 00ea 9360     		str	r3, [r2, #8]
  94:src/drivers/adc.c **** 	TIM3->CR1 |= TIM_CR1_CEN;
 254              		.loc 1 94 2 is_stmt 1 view .LVU101
 255              		.loc 1 94 6 is_stmt 0 view .LVU102
 256 00ec A2F5FE32 		sub	r2, r2, #130048
 257 00f0 1368     		ldr	r3, [r2]
 258              		.loc 1 94 12 view .LVU103
 259 00f2 43F00103 		orr	r3, r3, #1
 260 00f6 1360     		str	r3, [r2]
  95:src/drivers/adc.c **** }
 261              		.loc 1 95 1 view .LVU104
 262 00f8 02B0     		add	sp, sp, #8
ARM GAS  /tmp/ccPQBhoI.s 			page 35


 263              		.cfi_remember_state
 264              		.cfi_def_cfa_offset 8
 265              		@ sp needed
 266 00fa 10BD     		pop	{r4, pc}
 267              	.L3:
 268              		.cfi_restore_state
 269              	.LBB18:
  88:src/drivers/adc.c **** 		;					   // Wait
 270              		.loc 1 88 38 is_stmt 1 discriminator 3 view .LVU105
 271 00fc 019A     		ldr	r2, [sp, #4]
 272 00fe 0132     		adds	r2, r2, #1
 273 0100 0192     		str	r2, [sp, #4]
 274 0102 E6E7     		b	.L2
 275              	.L5:
 276              		.align	2
 277              	.L4:
 278 0104 00E100E0 		.word	-536813312
 279 0108 00100240 		.word	1073876992
 280 010c 00000240 		.word	1073872896
 281 0110 4C240140 		.word	1073816652
 282 0114 00000000 		.word	.LANCHOR0
 283 0118 00040040 		.word	1073742848
 284              	.LBE18:
 285              		.cfi_endproc
 286              	.LFE63:
 287              		.size	adc_init_cont, .-adc_init_cont
 288              		.align	1
 289              		.global	stop_process
 290              		.syntax unified
 291              		.thumb
 292              		.thumb_func
 293              		.type	stop_process, %function
 294              	stop_process:
 295              	.LFB64:
  96:src/drivers/adc.c **** 
  97:src/drivers/adc.c **** void stop_process(void)
  98:src/drivers/adc.c **** {
 296              		.loc 1 98 1 view -0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 0
 299              		@ frame_needed = 0, uses_anonymous_args = 0
 300              		@ link register save eliminated.
  99:src/drivers/adc.c **** 	// Stop Timer
 100:src/drivers/adc.c **** 	TIM3->CR1 &= ~TIM_CR1_CEN;
 301              		.loc 1 100 2 view .LVU107
 302              		.loc 1 100 6 is_stmt 0 view .LVU108
 303 011c 084A     		ldr	r2, .L7
 304 011e 1368     		ldr	r3, [r2]
 305              		.loc 1 100 12 view .LVU109
 306 0120 23F00103 		bic	r3, r3, #1
 307 0124 1360     		str	r3, [r2]
 101:src/drivers/adc.c **** 	// Stop ADC
 102:src/drivers/adc.c **** 	ADC1->CR2 &= ~ADC_CR2_ADON; // Start calibration / enable
 308              		.loc 1 102 2 is_stmt 1 view .LVU110
 309              		.loc 1 102 6 is_stmt 0 view .LVU111
 310 0126 02F59032 		add	r2, r2, #73728
 311 012a 9368     		ldr	r3, [r2, #8]
ARM GAS  /tmp/ccPQBhoI.s 			page 36


 312              		.loc 1 102 12 view .LVU112
 313 012c 23F00103 		bic	r3, r3, #1
 314 0130 9360     		str	r3, [r2, #8]
 103:src/drivers/adc.c **** 	// Stop DMA
 104:src/drivers/adc.c **** 	DMA1_Channel1->CCR &= ~DMA_CCR_EN;
 315              		.loc 1 104 2 is_stmt 1 view .LVU113
 316              		.loc 1 104 15 is_stmt 0 view .LVU114
 317 0132 02F55C42 		add	r2, r2, #56320
 318 0136 9368     		ldr	r3, [r2, #8]
 319              		.loc 1 104 21 view .LVU115
 320 0138 23F00103 		bic	r3, r3, #1
 321 013c 9360     		str	r3, [r2, #8]
 105:src/drivers/adc.c **** }
 322              		.loc 1 105 1 view .LVU116
 323 013e 7047     		bx	lr
 324              	.L8:
 325              		.align	2
 326              	.L7:
 327 0140 00040040 		.word	1073742848
 328              		.cfi_endproc
 329              	.LFE64:
 330              		.size	stop_process, .-stop_process
 331              		.align	1
 332              		.global	start_process
 333              		.syntax unified
 334              		.thumb
 335              		.thumb_func
 336              		.type	start_process, %function
 337              	start_process:
 338              	.LFB65:
 106:src/drivers/adc.c **** 
 107:src/drivers/adc.c **** void start_process(void)
 108:src/drivers/adc.c **** {
 339              		.loc 1 108 1 is_stmt 1 view -0
 340              		.cfi_startproc
 341              		@ args = 0, pretend = 0, frame = 8
 342              		@ frame_needed = 0, uses_anonymous_args = 0
 343              		@ link register save eliminated.
 109:src/drivers/adc.c **** 
 110:src/drivers/adc.c **** 	ADC1->CR2 |= ADC_CR2_ADON; // Power up ADC
 344              		.loc 1 110 2 view .LVU118
 345              		.loc 1 110 6 is_stmt 0 view .LVU119
 346 0144 0F4B     		ldr	r3, .L13
 108:src/drivers/adc.c **** 
 347              		.loc 1 108 1 view .LVU120
 348 0146 82B0     		sub	sp, sp, #8
 349              		.cfi_def_cfa_offset 8
 350              		.loc 1 110 6 view .LVU121
 351 0148 9A68     		ldr	r2, [r3, #8]
 352              		.loc 1 110 12 view .LVU122
 353 014a 42F00102 		orr	r2, r2, #1
 354 014e 9A60     		str	r2, [r3, #8]
 111:src/drivers/adc.c **** 	for (volatile int i = 0; i < 1000; i++)
 355              		.loc 1 111 2 is_stmt 1 view .LVU123
 356              	.LBB19:
 357              		.loc 1 111 7 view .LVU124
 358              		.loc 1 111 20 is_stmt 0 view .LVU125
ARM GAS  /tmp/ccPQBhoI.s 			page 37


 359 0150 0022     		movs	r2, #0
 360              	.L12:
 361              		.loc 1 111 38 discriminator 3 view .LVU126
 362 0152 0192     		str	r2, [sp, #4]
 363              		.loc 1 111 29 is_stmt 1 discriminator 1 view .LVU127
 364 0154 019A     		ldr	r2, [sp, #4]
 365 0156 B2F57A7F 		cmp	r2, #1000
 366 015a 10DB     		blt	.L11
 367              	.LBE19:
 112:src/drivers/adc.c **** 		;					   // delay
 113:src/drivers/adc.c **** 	ADC1->CR2 |= ADC_CR2_ADON; // Start conversion
 368              		.loc 1 113 2 view .LVU128
 369              		.loc 1 113 6 is_stmt 0 view .LVU129
 370 015c 9A68     		ldr	r2, [r3, #8]
 371              		.loc 1 113 12 view .LVU130
 372 015e 42F00102 		orr	r2, r2, #1
 373 0162 9A60     		str	r2, [r3, #8]
 114:src/drivers/adc.c **** 
 115:src/drivers/adc.c **** 	// Start DMA
 116:src/drivers/adc.c **** 	DMA1_Channel1->CCR |= DMA_CCR_EN;
 374              		.loc 1 116 2 is_stmt 1 view .LVU131
 375              		.loc 1 116 15 is_stmt 0 view .LVU132
 376 0164 084A     		ldr	r2, .L13+4
 377 0166 9368     		ldr	r3, [r2, #8]
 378              		.loc 1 116 21 view .LVU133
 379 0168 43F00103 		orr	r3, r3, #1
 380 016c 9360     		str	r3, [r2, #8]
 117:src/drivers/adc.c **** 
 118:src/drivers/adc.c **** 	// Start Timer
 119:src/drivers/adc.c **** 	TIM3->CR1 |= TIM_CR1_CEN;
 381              		.loc 1 119 2 is_stmt 1 view .LVU134
 382              		.loc 1 119 6 is_stmt 0 view .LVU135
 383 016e A2F5FE32 		sub	r2, r2, #130048
 384 0172 1368     		ldr	r3, [r2]
 385              		.loc 1 119 12 view .LVU136
 386 0174 43F00103 		orr	r3, r3, #1
 387 0178 1360     		str	r3, [r2]
 120:src/drivers/adc.c **** }
 388              		.loc 1 120 1 view .LVU137
 389 017a 02B0     		add	sp, sp, #8
 390              		.cfi_remember_state
 391              		.cfi_def_cfa_offset 0
 392              		@ sp needed
 393 017c 7047     		bx	lr
 394              	.L11:
 395              		.cfi_restore_state
 396              	.LBB20:
 111:src/drivers/adc.c **** 		;					   // delay
 397              		.loc 1 111 38 is_stmt 1 discriminator 3 view .LVU138
 398 017e 019A     		ldr	r2, [sp, #4]
 399 0180 0132     		adds	r2, r2, #1
 400 0182 E6E7     		b	.L12
 401              	.L14:
 402              		.align	2
 403              	.L13:
 404 0184 00240140 		.word	1073816576
 405 0188 00000240 		.word	1073872896
ARM GAS  /tmp/ccPQBhoI.s 			page 38


 406              	.LBE20:
 407              		.cfi_endproc
 408              	.LFE65:
 409              		.size	start_process, .-start_process
 410              		.global	ACC_COMP
 411              		.global	adc_val
 412              		.global	adc_buffer
 413              		.bss
 414              		.align	1
 415              		.set	.LANCHOR0,. + 0
 416              		.type	adc_val, %object
 417              		.size	adc_val, 2
 418              	adc_val:
 419 0000 0000     		.space	2
 420              		.type	ACC_COMP, %object
 421              		.size	ACC_COMP, 1
 422              	ACC_COMP:
 423 0002 00       		.space	1
 424 0003 00       		.space	1
 425              		.type	adc_buffer, %object
 426              		.size	adc_buffer, 1536
 427              	adc_buffer:
 428 0004 00000000 		.space	1536
 428      00000000 
 428      00000000 
 428      00000000 
 428      00000000 
 429              		.text
 430              	.Letext0:
 431              		.file 3 "common/include/stm32f103xb.h"
 432              		.file 4 "/opt/arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 433              		.file 5 "/opt/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 434              		.file 6 "src/drivers/adc.h"
 435              		.section	.debug_info,"",%progbits
 436              	.Ldebug_info0:
 437 0000 230A0000 		.4byte	0xa23
 438 0004 0500     		.2byte	0x5
 439 0006 01       		.byte	0x1
 440 0007 04       		.byte	0x4
 441 0008 00000000 		.4byte	.Ldebug_abbrev0
 442 000c 17       		.uleb128 0x17
 443 000d 9F030000 		.4byte	.LASF150
 444 0011 1D       		.byte	0x1d
 445 0012 0A020000 		.4byte	.LASF151
 446 0016 D7020000 		.4byte	.LASF152
 447 001a 00000000 		.4byte	.Ltext0
 448 001e 8C010000 		.4byte	.Letext0-.Ltext0
 449 0022 00000000 		.4byte	.Ldebug_line0
 450 0026 18       		.uleb128 0x18
 451 0027 05       		.byte	0x5
 452 0028 01       		.byte	0x1
 453 0029 6D010000 		.4byte	0x16d
 454 002d 03       		.byte	0x3
 455 002e 46       		.byte	0x46
 456 002f 01       		.byte	0x1
 457 0030 6D010000 		.4byte	0x16d
 458 0034 09       		.uleb128 0x9
ARM GAS  /tmp/ccPQBhoI.s 			page 39


 459 0035 9D040000 		.4byte	.LASF0
 460 0039 72       		.sleb128 -14
 461 003a 09       		.uleb128 0x9
 462 003b 2B060000 		.4byte	.LASF1
 463 003f 73       		.sleb128 -13
 464 0040 09       		.uleb128 0x9
 465 0041 27010000 		.4byte	.LASF2
 466 0045 74       		.sleb128 -12
 467 0046 09       		.uleb128 0x9
 468 0047 2D030000 		.4byte	.LASF3
 469 004b 75       		.sleb128 -11
 470 004c 09       		.uleb128 0x9
 471 004d 7D050000 		.4byte	.LASF4
 472 0051 76       		.sleb128 -10
 473 0052 09       		.uleb128 0x9
 474 0053 B3050000 		.4byte	.LASF5
 475 0057 7B       		.sleb128 -5
 476 0058 09       		.uleb128 0x9
 477 0059 6B050000 		.4byte	.LASF6
 478 005d 7C       		.sleb128 -4
 479 005e 09       		.uleb128 0x9
 480 005f 0C010000 		.4byte	.LASF7
 481 0063 7E       		.sleb128 -2
 482 0064 09       		.uleb128 0x9
 483 0065 35050000 		.4byte	.LASF8
 484 0069 7F       		.sleb128 -1
 485 006a 01       		.uleb128 0x1
 486 006b 03030000 		.4byte	.LASF9
 487 006f 00       		.byte	0
 488 0070 01       		.uleb128 0x1
 489 0071 52030000 		.4byte	.LASF10
 490 0075 01       		.byte	0x1
 491 0076 01       		.uleb128 0x1
 492 0077 82060000 		.4byte	.LASF11
 493 007b 02       		.byte	0x2
 494 007c 01       		.uleb128 0x1
 495 007d 25040000 		.4byte	.LASF12
 496 0081 03       		.byte	0x3
 497 0082 01       		.uleb128 0x1
 498 0083 D3000000 		.4byte	.LASF13
 499 0087 04       		.byte	0x4
 500 0088 01       		.uleb128 0x1
 501 0089 1E010000 		.4byte	.LASF14
 502 008d 05       		.byte	0x5
 503 008e 01       		.uleb128 0x1
 504 008f DE000000 		.4byte	.LASF15
 505 0093 06       		.byte	0x6
 506 0094 01       		.uleb128 0x1
 507 0095 E1040000 		.4byte	.LASF16
 508 0099 07       		.byte	0x7
 509 009a 01       		.uleb128 0x1
 510 009b 4E020000 		.4byte	.LASF17
 511 009f 08       		.byte	0x8
 512 00a0 01       		.uleb128 0x1
 513 00a1 1B060000 		.4byte	.LASF18
 514 00a5 09       		.byte	0x9
 515 00a6 01       		.uleb128 0x1
ARM GAS  /tmp/ccPQBhoI.s 			page 40


 516 00a7 47030000 		.4byte	.LASF19
 517 00ab 0A       		.byte	0xa
 518 00ac 01       		.uleb128 0x1
 519 00ad 9C020000 		.4byte	.LASF20
 520 00b1 0B       		.byte	0xb
 521 00b2 01       		.uleb128 0x1
 522 00b3 8E000000 		.4byte	.LASF21
 523 00b7 0C       		.byte	0xc
 524 00b8 01       		.uleb128 0x1
 525 00b9 73030000 		.4byte	.LASF22
 526 00bd 0D       		.byte	0xd
 527 00be 01       		.uleb128 0x1
 528 00bf A5010000 		.4byte	.LASF23
 529 00c3 0E       		.byte	0xe
 530 00c4 01       		.uleb128 0x1
 531 00c5 DF050000 		.4byte	.LASF24
 532 00c9 0F       		.byte	0xf
 533 00ca 01       		.uleb128 0x1
 534 00cb 79020000 		.4byte	.LASF25
 535 00cf 10       		.byte	0x10
 536 00d0 01       		.uleb128 0x1
 537 00d1 5B000000 		.4byte	.LASF26
 538 00d5 11       		.byte	0x11
 539 00d6 01       		.uleb128 0x1
 540 00d7 57060000 		.4byte	.LASF27
 541 00db 12       		.byte	0x12
 542 00dc 01       		.uleb128 0x1
 543 00dd F6010000 		.4byte	.LASF28
 544 00e1 13       		.byte	0x13
 545 00e2 01       		.uleb128 0x1
 546 00e3 00000000 		.4byte	.LASF29
 547 00e7 14       		.byte	0x14
 548 00e8 01       		.uleb128 0x1
 549 00e9 E3010000 		.4byte	.LASF30
 550 00ed 15       		.byte	0x15
 551 00ee 01       		.uleb128 0x1
 552 00ef 4D000000 		.4byte	.LASF31
 553 00f3 16       		.byte	0x16
 554 00f4 01       		.uleb128 0x1
 555 00f5 A6050000 		.4byte	.LASF32
 556 00f9 17       		.byte	0x17
 557 00fa 01       		.uleb128 0x1
 558 00fb 61010000 		.4byte	.LASF33
 559 00ff 18       		.byte	0x18
 560 0100 01       		.uleb128 0x1
 561 0101 C7040000 		.4byte	.LASF34
 562 0105 19       		.byte	0x19
 563 0106 01       		.uleb128 0x1
 564 0107 04050000 		.4byte	.LASF35
 565 010b 1A       		.byte	0x1a
 566 010c 01       		.uleb128 0x1
 567 010d BA040000 		.4byte	.LASF36
 568 0111 1B       		.byte	0x1b
 569 0112 01       		.uleb128 0x1
 570 0113 59050000 		.4byte	.LASF37
 571 0117 1C       		.byte	0x1c
 572 0118 01       		.uleb128 0x1
ARM GAS  /tmp/ccPQBhoI.s 			page 41


 573 0119 92020000 		.4byte	.LASF38
 574 011d 1D       		.byte	0x1d
 575 011e 01       		.uleb128 0x1
 576 011f 84000000 		.4byte	.LASF39
 577 0123 1E       		.byte	0x1e
 578 0124 01       		.uleb128 0x1
 579 0125 92030000 		.4byte	.LASF40
 580 0129 1F       		.byte	0x1f
 581 012a 01       		.uleb128 0x1
 582 012b 28050000 		.4byte	.LASF41
 583 012f 20       		.byte	0x20
 584 0130 01       		.uleb128 0x1
 585 0131 62020000 		.4byte	.LASF42
 586 0135 21       		.byte	0x21
 587 0136 01       		.uleb128 0x1
 588 0137 6E000000 		.4byte	.LASF43
 589 013b 22       		.byte	0x22
 590 013c 01       		.uleb128 0x1
 591 013d 93010000 		.4byte	.LASF44
 592 0141 23       		.byte	0x23
 593 0142 01       		.uleb128 0x1
 594 0143 C4050000 		.4byte	.LASF45
 595 0147 24       		.byte	0x24
 596 0148 01       		.uleb128 0x1
 597 0149 87040000 		.4byte	.LASF46
 598 014d 25       		.byte	0x25
 599 014e 01       		.uleb128 0x1
 600 014f 26020000 		.4byte	.LASF47
 601 0153 26       		.byte	0x26
 602 0154 01       		.uleb128 0x1
 603 0155 76060000 		.4byte	.LASF48
 604 0159 27       		.byte	0x27
 605 015a 01       		.uleb128 0x1
 606 015b FD000000 		.4byte	.LASF49
 607 015f 28       		.byte	0x28
 608 0160 01       		.uleb128 0x1
 609 0161 16040000 		.4byte	.LASF50
 610 0165 29       		.byte	0x29
 611 0166 01       		.uleb128 0x1
 612 0167 C8020000 		.4byte	.LASF51
 613 016b 2A       		.byte	0x2a
 614 016c 00       		.byte	0
 615 016d 07       		.uleb128 0x7
 616 016e 01       		.byte	0x1
 617 016f 06       		.byte	0x6
 618 0170 FC050000 		.4byte	.LASF54
 619 0174 08       		.uleb128 0x8
 620 0175 1C020000 		.4byte	.LASF52
 621 0179 03       		.byte	0x3
 622 017a 7E       		.byte	0x7e
 623 017b 03       		.byte	0x3
 624 017c 26000000 		.4byte	0x26
 625 0180 08       		.uleb128 0x8
 626 0181 F2050000 		.4byte	.LASF53
 627 0185 04       		.byte	0x4
 628 0186 2B       		.byte	0x2b
 629 0187 18       		.byte	0x18
ARM GAS  /tmp/ccPQBhoI.s 			page 42


 630 0188 8C010000 		.4byte	0x18c
 631 018c 07       		.uleb128 0x7
 632 018d 01       		.byte	0x1
 633 018e 08       		.byte	0x8
 634 018f 8D050000 		.4byte	.LASF55
 635 0193 08       		.uleb128 0x8
 636 0194 23030000 		.4byte	.LASF56
 637 0198 04       		.byte	0x4
 638 0199 37       		.byte	0x37
 639 019a 18       		.byte	0x18
 640 019b 9F010000 		.4byte	0x19f
 641 019f 07       		.uleb128 0x7
 642 01a0 02       		.byte	0x2
 643 01a1 05       		.byte	0x5
 644 01a2 74040000 		.4byte	.LASF57
 645 01a6 07       		.uleb128 0x7
 646 01a7 02       		.byte	0x2
 647 01a8 07       		.byte	0x7
 648 01a9 08060000 		.4byte	.LASF58
 649 01ad 08       		.uleb128 0x8
 650 01ae C9000000 		.4byte	.LASF59
 651 01b2 04       		.byte	0x4
 652 01b3 4D       		.byte	0x4d
 653 01b4 18       		.byte	0x18
 654 01b5 B9010000 		.4byte	0x1b9
 655 01b9 07       		.uleb128 0x7
 656 01ba 04       		.byte	0x4
 657 01bb 05       		.byte	0x5
 658 01bc 7E040000 		.4byte	.LASF60
 659 01c0 08       		.uleb128 0x8
 660 01c1 9B050000 		.4byte	.LASF61
 661 01c5 04       		.byte	0x4
 662 01c6 4F       		.byte	0x4f
 663 01c7 19       		.byte	0x19
 664 01c8 CC010000 		.4byte	0x1cc
 665 01cc 07       		.uleb128 0x7
 666 01cd 04       		.byte	0x4
 667 01ce 07       		.byte	0x7
 668 01cf 47050000 		.4byte	.LASF62
 669 01d3 07       		.uleb128 0x7
 670 01d4 08       		.byte	0x8
 671 01d5 05       		.byte	0x5
 672 01d6 F5020000 		.4byte	.LASF63
 673 01da 07       		.uleb128 0x7
 674 01db 08       		.byte	0x8
 675 01dc 07       		.byte	0x7
 676 01dd C7010000 		.4byte	.LASF64
 677 01e1 19       		.uleb128 0x19
 678 01e2 04       		.byte	0x4
 679 01e3 05       		.byte	0x5
 680 01e4 696E7400 		.ascii	"int\000"
 681 01e8 05       		.uleb128 0x5
 682 01e9 E1010000 		.4byte	0x1e1
 683 01ed 07       		.uleb128 0x7
 684 01ee 04       		.byte	0x4
 685 01ef 07       		.byte	0x7
 686 01f0 B2000000 		.4byte	.LASF65
ARM GAS  /tmp/ccPQBhoI.s 			page 43


 687 01f4 08       		.uleb128 0x8
 688 01f5 B6020000 		.4byte	.LASF66
 689 01f9 05       		.byte	0x5
 690 01fa 18       		.byte	0x18
 691 01fb 13       		.byte	0x13
 692 01fc 80010000 		.4byte	0x180
 693 0200 05       		.uleb128 0x5
 694 0201 F4010000 		.4byte	0x1f4
 695 0205 08       		.uleb128 0x8
 696 0206 9D010000 		.4byte	.LASF67
 697 020a 05       		.byte	0x5
 698 020b 20       		.byte	0x20
 699 020c 13       		.byte	0x13
 700 020d 93010000 		.4byte	0x193
 701 0211 05       		.uleb128 0x5
 702 0212 05020000 		.4byte	0x205
 703 0216 08       		.uleb128 0x8
 704 0217 63050000 		.4byte	.LASF68
 705 021b 05       		.byte	0x5
 706 021c 2C       		.byte	0x2c
 707 021d 13       		.byte	0x13
 708 021e AD010000 		.4byte	0x1ad
 709 0222 08       		.uleb128 0x8
 710 0223 49010000 		.4byte	.LASF69
 711 0227 05       		.byte	0x5
 712 0228 30       		.byte	0x30
 713 0229 14       		.byte	0x14
 714 022a C0010000 		.4byte	0x1c0
 715 022e 05       		.uleb128 0x5
 716 022f 22020000 		.4byte	0x222
 717 0233 0F       		.uleb128 0xf
 718 0234 2E020000 		.4byte	0x22e
 719 0238 1A       		.uleb128 0x1a
 720 0239 040E     		.2byte	0xe04
 721 023b 02       		.byte	0x2
 722 023c 7F01     		.2byte	0x17f
 723 023e 09       		.byte	0x9
 724 023f F2020000 		.4byte	0x2f2
 725 0243 02       		.uleb128 0x2
 726 0244 5C010000 		.4byte	.LASF70
 727 0248 02       		.byte	0x2
 728 0249 8101     		.2byte	0x181
 729 024b 12       		.byte	0x12
 730 024c 02030000 		.4byte	0x302
 731 0250 00       		.byte	0
 732 0251 02       		.uleb128 0x2
 733 0252 42040000 		.4byte	.LASF71
 734 0256 02       		.byte	0x2
 735 0257 8201     		.2byte	0x182
 736 0259 12       		.byte	0x12
 737 025a 07030000 		.4byte	0x307
 738 025e 20       		.byte	0x20
 739 025f 02       		.uleb128 0x2
 740 0260 BF050000 		.4byte	.LASF72
 741 0264 02       		.byte	0x2
 742 0265 8301     		.2byte	0x183
 743 0267 12       		.byte	0x12
ARM GAS  /tmp/ccPQBhoI.s 			page 44


 744 0268 02030000 		.4byte	0x302
 745 026c 80       		.byte	0x80
 746 026d 02       		.uleb128 0x2
 747 026e 7E010000 		.4byte	.LASF73
 748 0272 02       		.byte	0x2
 749 0273 8401     		.2byte	0x184
 750 0275 12       		.byte	0x12
 751 0276 07030000 		.4byte	0x307
 752 027a A0       		.byte	0xa0
 753 027b 0B       		.uleb128 0xb
 754 027c 3A060000 		.4byte	.LASF74
 755 0280 8501     		.2byte	0x185
 756 0282 02030000 		.4byte	0x302
 757 0286 0001     		.2byte	0x100
 758 0288 0B       		.uleb128 0xb
 759 0289 4C040000 		.4byte	.LASF75
 760 028d 8601     		.2byte	0x186
 761 028f 07030000 		.4byte	0x307
 762 0293 2001     		.2byte	0x120
 763 0295 0B       		.uleb128 0xb
 764 0296 60030000 		.4byte	.LASF76
 765 029a 8701     		.2byte	0x187
 766 029c 02030000 		.4byte	0x302
 767 02a0 8001     		.2byte	0x180
 768 02a2 0B       		.uleb128 0xb
 769 02a3 56040000 		.4byte	.LASF77
 770 02a7 8801     		.2byte	0x188
 771 02a9 07030000 		.4byte	0x307
 772 02ad A001     		.2byte	0x1a0
 773 02af 0B       		.uleb128 0xb
 774 02b0 CE050000 		.4byte	.LASF78
 775 02b4 8901     		.2byte	0x189
 776 02b6 02030000 		.4byte	0x302
 777 02ba 0002     		.2byte	0x200
 778 02bc 0B       		.uleb128 0xb
 779 02bd 60040000 		.4byte	.LASF79
 780 02c1 8A01     		.2byte	0x18a
 781 02c3 17030000 		.4byte	0x317
 782 02c7 2002     		.2byte	0x220
 783 02c9 1B       		.uleb128 0x1b
 784 02ca 495000   		.ascii	"IP\000"
 785 02cd 02       		.byte	0x2
 786 02ce 8B01     		.2byte	0x18b
 787 02d0 12       		.byte	0x12
 788 02d1 37030000 		.4byte	0x337
 789 02d5 0003     		.2byte	0x300
 790 02d7 0B       		.uleb128 0xb
 791 02d8 6A040000 		.4byte	.LASF80
 792 02dc 8C01     		.2byte	0x18c
 793 02de 3C030000 		.4byte	0x33c
 794 02e2 F003     		.2byte	0x3f0
 795 02e4 0B       		.uleb128 0xb
 796 02e5 0B040000 		.4byte	.LASF81
 797 02e9 8D01     		.2byte	0x18d
 798 02eb 2E020000 		.4byte	0x22e
 799 02ef 000E     		.2byte	0xe00
 800 02f1 00       		.byte	0
ARM GAS  /tmp/ccPQBhoI.s 			page 45


 801 02f2 06       		.uleb128 0x6
 802 02f3 2E020000 		.4byte	0x22e
 803 02f7 02030000 		.4byte	0x302
 804 02fb 0A       		.uleb128 0xa
 805 02fc ED010000 		.4byte	0x1ed
 806 0300 07       		.byte	0x7
 807 0301 00       		.byte	0
 808 0302 05       		.uleb128 0x5
 809 0303 F2020000 		.4byte	0x2f2
 810 0307 06       		.uleb128 0x6
 811 0308 22020000 		.4byte	0x222
 812 030c 17030000 		.4byte	0x317
 813 0310 0A       		.uleb128 0xa
 814 0311 ED010000 		.4byte	0x1ed
 815 0315 17       		.byte	0x17
 816 0316 00       		.byte	0
 817 0317 06       		.uleb128 0x6
 818 0318 22020000 		.4byte	0x222
 819 031c 27030000 		.4byte	0x327
 820 0320 0A       		.uleb128 0xa
 821 0321 ED010000 		.4byte	0x1ed
 822 0325 37       		.byte	0x37
 823 0326 00       		.byte	0
 824 0327 06       		.uleb128 0x6
 825 0328 00020000 		.4byte	0x200
 826 032c 37030000 		.4byte	0x337
 827 0330 0A       		.uleb128 0xa
 828 0331 ED010000 		.4byte	0x1ed
 829 0335 EF       		.byte	0xef
 830 0336 00       		.byte	0
 831 0337 05       		.uleb128 0x5
 832 0338 27030000 		.4byte	0x327
 833 033c 06       		.uleb128 0x6
 834 033d 22020000 		.4byte	0x222
 835 0341 4D030000 		.4byte	0x34d
 836 0345 14       		.uleb128 0x14
 837 0346 ED010000 		.4byte	0x1ed
 838 034a 8302     		.2byte	0x283
 839 034c 00       		.byte	0
 840 034d 0C       		.uleb128 0xc
 841 034e EC040000 		.4byte	.LASF82
 842 0352 02       		.byte	0x2
 843 0353 8E01     		.2byte	0x18e
 844 0355 04       		.byte	0x4
 845 0356 38020000 		.4byte	0x238
 846 035a 0D       		.uleb128 0xd
 847 035b 8C       		.byte	0x8c
 848 035c 02       		.byte	0x2
 849 035d A101     		.2byte	0x1a1
 850 035f 8A040000 		.4byte	0x48a
 851 0363 02       		.uleb128 0x2
 852 0364 32020000 		.4byte	.LASF83
 853 0368 02       		.byte	0x2
 854 0369 A301     		.2byte	0x1a3
 855 036b 12       		.byte	0x12
 856 036c 33020000 		.4byte	0x233
 857 0370 00       		.byte	0
ARM GAS  /tmp/ccPQBhoI.s 			page 46


 858 0371 02       		.uleb128 0x2
 859 0372 42050000 		.4byte	.LASF84
 860 0376 02       		.byte	0x2
 861 0377 A401     		.2byte	0x1a4
 862 0379 12       		.byte	0x12
 863 037a 2E020000 		.4byte	0x22e
 864 037e 04       		.byte	0x4
 865 037f 02       		.uleb128 0x2
 866 0380 23050000 		.4byte	.LASF85
 867 0384 02       		.byte	0x2
 868 0385 A501     		.2byte	0x1a5
 869 0387 12       		.byte	0x12
 870 0388 2E020000 		.4byte	0x22e
 871 038c 08       		.byte	0x8
 872 038d 02       		.uleb128 0x2
 873 038e 8C020000 		.4byte	.LASF86
 874 0392 02       		.byte	0x2
 875 0393 A601     		.2byte	0x1a6
 876 0395 12       		.byte	0x12
 877 0396 2E020000 		.4byte	0x22e
 878 039a 0C       		.byte	0xc
 879 039b 03       		.uleb128 0x3
 880 039c 53435200 		.ascii	"SCR\000"
 881 03a0 02       		.byte	0x2
 882 03a1 A701     		.2byte	0x1a7
 883 03a3 12       		.byte	0x12
 884 03a4 2E020000 		.4byte	0x22e
 885 03a8 10       		.byte	0x10
 886 03a9 03       		.uleb128 0x3
 887 03aa 43435200 		.ascii	"CCR\000"
 888 03ae 02       		.byte	0x2
 889 03af A801     		.2byte	0x1a8
 890 03b1 12       		.byte	0x12
 891 03b2 2E020000 		.4byte	0x22e
 892 03b6 14       		.byte	0x14
 893 03b7 03       		.uleb128 0x3
 894 03b8 53485000 		.ascii	"SHP\000"
 895 03bc 02       		.byte	0x2
 896 03bd A901     		.2byte	0x1a9
 897 03bf 12       		.byte	0x12
 898 03c0 9A040000 		.4byte	0x49a
 899 03c4 18       		.byte	0x18
 900 03c5 02       		.uleb128 0x2
 901 03c6 0D030000 		.4byte	.LASF87
 902 03ca 02       		.byte	0x2
 903 03cb AA01     		.2byte	0x1aa
 904 03cd 12       		.byte	0x12
 905 03ce 2E020000 		.4byte	0x22e
 906 03d2 24       		.byte	0x24
 907 03d3 02       		.uleb128 0x2
 908 03d4 1E030000 		.4byte	.LASF88
 909 03d8 02       		.byte	0x2
 910 03d9 AB01     		.2byte	0x1ab
 911 03db 12       		.byte	0x12
 912 03dc 2E020000 		.4byte	0x22e
 913 03e0 28       		.byte	0x28
 914 03e1 02       		.uleb128 0x2
ARM GAS  /tmp/ccPQBhoI.s 			page 47


 915 03e2 6F020000 		.4byte	.LASF89
 916 03e6 02       		.byte	0x2
 917 03e7 AC01     		.2byte	0x1ac
 918 03e9 12       		.byte	0x12
 919 03ea 2E020000 		.4byte	0x22e
 920 03ee 2C       		.byte	0x2c
 921 03ef 02       		.uleb128 0x2
 922 03f0 BF000000 		.4byte	.LASF90
 923 03f4 02       		.byte	0x2
 924 03f5 AD01     		.2byte	0x1ad
 925 03f7 12       		.byte	0x12
 926 03f8 2E020000 		.4byte	0x22e
 927 03fc 30       		.byte	0x30
 928 03fd 02       		.uleb128 0x2
 929 03fe 10040000 		.4byte	.LASF91
 930 0402 02       		.byte	0x2
 931 0403 AE01     		.2byte	0x1ae
 932 0405 12       		.byte	0x12
 933 0406 2E020000 		.4byte	0x22e
 934 040a 34       		.byte	0x34
 935 040b 02       		.uleb128 0x2
 936 040c FF040000 		.4byte	.LASF92
 937 0410 02       		.byte	0x2
 938 0411 AF01     		.2byte	0x1af
 939 0413 12       		.byte	0x12
 940 0414 2E020000 		.4byte	0x22e
 941 0418 38       		.byte	0x38
 942 0419 02       		.uleb128 0x2
 943 041a 44020000 		.4byte	.LASF93
 944 041e 02       		.byte	0x2
 945 041f B001     		.2byte	0x1b0
 946 0421 12       		.byte	0x12
 947 0422 2E020000 		.4byte	0x22e
 948 0426 3C       		.byte	0x3c
 949 0427 03       		.uleb128 0x3
 950 0428 50465200 		.ascii	"PFR\000"
 951 042c 02       		.byte	0x2
 952 042d B101     		.2byte	0x1b1
 953 042f 12       		.byte	0x12
 954 0430 B4040000 		.4byte	0x4b4
 955 0434 40       		.byte	0x40
 956 0435 03       		.uleb128 0x3
 957 0436 44465200 		.ascii	"DFR\000"
 958 043a 02       		.byte	0x2
 959 043b B201     		.2byte	0x1b2
 960 043d 12       		.byte	0x12
 961 043e 33020000 		.4byte	0x233
 962 0442 48       		.byte	0x48
 963 0443 03       		.uleb128 0x3
 964 0444 41445200 		.ascii	"ADR\000"
 965 0448 02       		.byte	0x2
 966 0449 B301     		.2byte	0x1b3
 967 044b 12       		.byte	0x12
 968 044c 33020000 		.4byte	0x233
 969 0450 4C       		.byte	0x4c
 970 0451 02       		.uleb128 0x2
 971 0452 52010000 		.4byte	.LASF94
ARM GAS  /tmp/ccPQBhoI.s 			page 48


 972 0456 02       		.byte	0x2
 973 0457 B401     		.2byte	0x1b4
 974 0459 12       		.byte	0x12
 975 045a CE040000 		.4byte	0x4ce
 976 045e 50       		.byte	0x50
 977 045f 02       		.uleb128 0x2
 978 0460 63060000 		.4byte	.LASF95
 979 0464 02       		.byte	0x2
 980 0465 B501     		.2byte	0x1b5
 981 0467 12       		.byte	0x12
 982 0468 E8040000 		.4byte	0x4e8
 983 046c 60       		.byte	0x60
 984 046d 02       		.uleb128 0x2
 985 046e 42040000 		.4byte	.LASF71
 986 0472 02       		.byte	0x2
 987 0473 B601     		.2byte	0x1b6
 988 0475 12       		.byte	0x12
 989 0476 ED040000 		.4byte	0x4ed
 990 047a 74       		.byte	0x74
 991 047b 02       		.uleb128 0x2
 992 047c 2C000000 		.4byte	.LASF96
 993 0480 02       		.byte	0x2
 994 0481 B701     		.2byte	0x1b7
 995 0483 12       		.byte	0x12
 996 0484 2E020000 		.4byte	0x22e
 997 0488 88       		.byte	0x88
 998 0489 00       		.byte	0
 999 048a 06       		.uleb128 0x6
 1000 048b 00020000 		.4byte	0x200
 1001 048f 9A040000 		.4byte	0x49a
 1002 0493 0A       		.uleb128 0xa
 1003 0494 ED010000 		.4byte	0x1ed
 1004 0498 0B       		.byte	0xb
 1005 0499 00       		.byte	0
 1006 049a 05       		.uleb128 0x5
 1007 049b 8A040000 		.4byte	0x48a
 1008 049f 06       		.uleb128 0x6
 1009 04a0 33020000 		.4byte	0x233
 1010 04a4 AF040000 		.4byte	0x4af
 1011 04a8 0A       		.uleb128 0xa
 1012 04a9 ED010000 		.4byte	0x1ed
 1013 04ad 01       		.byte	0x1
 1014 04ae 00       		.byte	0
 1015 04af 0F       		.uleb128 0xf
 1016 04b0 9F040000 		.4byte	0x49f
 1017 04b4 05       		.uleb128 0x5
 1018 04b5 AF040000 		.4byte	0x4af
 1019 04b9 06       		.uleb128 0x6
 1020 04ba 33020000 		.4byte	0x233
 1021 04be C9040000 		.4byte	0x4c9
 1022 04c2 0A       		.uleb128 0xa
 1023 04c3 ED010000 		.4byte	0x1ed
 1024 04c7 03       		.byte	0x3
 1025 04c8 00       		.byte	0
 1026 04c9 0F       		.uleb128 0xf
 1027 04ca B9040000 		.4byte	0x4b9
 1028 04ce 05       		.uleb128 0x5
ARM GAS  /tmp/ccPQBhoI.s 			page 49


 1029 04cf C9040000 		.4byte	0x4c9
 1030 04d3 06       		.uleb128 0x6
 1031 04d4 33020000 		.4byte	0x233
 1032 04d8 E3040000 		.4byte	0x4e3
 1033 04dc 0A       		.uleb128 0xa
 1034 04dd ED010000 		.4byte	0x1ed
 1035 04e1 04       		.byte	0x4
 1036 04e2 00       		.byte	0
 1037 04e3 0F       		.uleb128 0xf
 1038 04e4 D3040000 		.4byte	0x4d3
 1039 04e8 05       		.uleb128 0x5
 1040 04e9 E3040000 		.4byte	0x4e3
 1041 04ed 06       		.uleb128 0x6
 1042 04ee 22020000 		.4byte	0x222
 1043 04f2 FD040000 		.4byte	0x4fd
 1044 04f6 0A       		.uleb128 0xa
 1045 04f7 ED010000 		.4byte	0x1ed
 1046 04fb 04       		.byte	0x4
 1047 04fc 00       		.byte	0
 1048 04fd 0C       		.uleb128 0xc
 1049 04fe F6040000 		.4byte	.LASF97
 1050 0502 02       		.byte	0x2
 1051 0503 B801     		.2byte	0x1b8
 1052 0505 03       		.byte	0x3
 1053 0506 5A030000 		.4byte	0x35a
 1054 050a 1C       		.uleb128 0x1c
 1055 050b 50       		.byte	0x50
 1056 050c 03       		.byte	0x3
 1057 050d 90       		.byte	0x90
 1058 050e 09       		.byte	0x9
 1059 050f EE050000 		.4byte	0x5ee
 1060 0513 0E       		.uleb128 0xe
 1061 0514 535200   		.ascii	"SR\000"
 1062 0517 92       		.byte	0x92
 1063 0518 2E020000 		.4byte	0x22e
 1064 051c 00       		.byte	0
 1065 051d 0E       		.uleb128 0xe
 1066 051e 43523100 		.ascii	"CR1\000"
 1067 0522 93       		.byte	0x93
 1068 0523 2E020000 		.4byte	0x22e
 1069 0527 04       		.byte	0x4
 1070 0528 0E       		.uleb128 0xe
 1071 0529 43523200 		.ascii	"CR2\000"
 1072 052d 94       		.byte	0x94
 1073 052e 2E020000 		.4byte	0x22e
 1074 0532 08       		.byte	0x8
 1075 0533 04       		.uleb128 0x4
 1076 0534 86030000 		.4byte	.LASF98
 1077 0538 95       		.byte	0x95
 1078 0539 2E020000 		.4byte	0x22e
 1079 053d 0C       		.byte	0xc
 1080 053e 04       		.uleb128 0x4
 1081 053f 8C030000 		.4byte	.LASF99
 1082 0543 96       		.byte	0x96
 1083 0544 2E020000 		.4byte	0x22e
 1084 0548 10       		.byte	0x10
 1085 0549 04       		.uleb128 0x4
ARM GAS  /tmp/ccPQBhoI.s 			page 50


 1086 054a 3F060000 		.4byte	.LASF100
 1087 054e 97       		.byte	0x97
 1088 054f 2E020000 		.4byte	0x22e
 1089 0553 14       		.byte	0x14
 1090 0554 04       		.uleb128 0x4
 1091 0555 45060000 		.4byte	.LASF101
 1092 0559 98       		.byte	0x98
 1093 055a 2E020000 		.4byte	0x22e
 1094 055e 18       		.byte	0x18
 1095 055f 04       		.uleb128 0x4
 1096 0560 4B060000 		.4byte	.LASF102
 1097 0564 99       		.byte	0x99
 1098 0565 2E020000 		.4byte	0x22e
 1099 0569 1C       		.byte	0x1c
 1100 056a 04       		.uleb128 0x4
 1101 056b 51060000 		.4byte	.LASF103
 1102 056f 9A       		.byte	0x9a
 1103 0570 2E020000 		.4byte	0x22e
 1104 0574 20       		.byte	0x20
 1105 0575 0E       		.uleb128 0xe
 1106 0576 48545200 		.ascii	"HTR\000"
 1107 057a 9B       		.byte	0x9b
 1108 057b 2E020000 		.4byte	0x22e
 1109 057f 24       		.byte	0x24
 1110 0580 0E       		.uleb128 0xe
 1111 0581 4C545200 		.ascii	"LTR\000"
 1112 0585 9C       		.byte	0x9c
 1113 0586 2E020000 		.4byte	0x22e
 1114 058a 28       		.byte	0x28
 1115 058b 04       		.uleb128 0x4
 1116 058c 15000000 		.4byte	.LASF104
 1117 0590 9D       		.byte	0x9d
 1118 0591 2E020000 		.4byte	0x22e
 1119 0595 2C       		.byte	0x2c
 1120 0596 04       		.uleb128 0x4
 1121 0597 1A000000 		.4byte	.LASF105
 1122 059b 9E       		.byte	0x9e
 1123 059c 2E020000 		.4byte	0x22e
 1124 05a0 30       		.byte	0x30
 1125 05a1 04       		.uleb128 0x4
 1126 05a2 1F000000 		.4byte	.LASF106
 1127 05a6 9F       		.byte	0x9f
 1128 05a7 2E020000 		.4byte	0x22e
 1129 05ab 34       		.byte	0x34
 1130 05ac 04       		.uleb128 0x4
 1131 05ad 5B030000 		.4byte	.LASF107
 1132 05b1 A0       		.byte	0xa0
 1133 05b2 2E020000 		.4byte	0x22e
 1134 05b6 38       		.byte	0x38
 1135 05b7 04       		.uleb128 0x4
 1136 05b8 2E040000 		.4byte	.LASF108
 1137 05bc A1       		.byte	0xa1
 1138 05bd 2E020000 		.4byte	0x22e
 1139 05c1 3C       		.byte	0x3c
 1140 05c2 04       		.uleb128 0x4
 1141 05c3 33040000 		.4byte	.LASF109
 1142 05c7 A2       		.byte	0xa2
ARM GAS  /tmp/ccPQBhoI.s 			page 51


 1143 05c8 2E020000 		.4byte	0x22e
 1144 05cc 40       		.byte	0x40
 1145 05cd 04       		.uleb128 0x4
 1146 05ce 38040000 		.4byte	.LASF110
 1147 05d2 A3       		.byte	0xa3
 1148 05d3 2E020000 		.4byte	0x22e
 1149 05d7 44       		.byte	0x44
 1150 05d8 04       		.uleb128 0x4
 1151 05d9 3D040000 		.4byte	.LASF111
 1152 05dd A4       		.byte	0xa4
 1153 05de 2E020000 		.4byte	0x22e
 1154 05e2 48       		.byte	0x48
 1155 05e3 0E       		.uleb128 0xe
 1156 05e4 445200   		.ascii	"DR\000"
 1157 05e7 A5       		.byte	0xa5
 1158 05e8 2E020000 		.4byte	0x22e
 1159 05ec 4C       		.byte	0x4c
 1160 05ed 00       		.byte	0
 1161 05ee 08       		.uleb128 0x8
 1162 05ef D3050000 		.4byte	.LASF112
 1163 05f3 03       		.byte	0x3
 1164 05f4 A6       		.byte	0xa6
 1165 05f5 03       		.byte	0x3
 1166 05f6 0A050000 		.4byte	0x50a
 1167 05fa 0D       		.uleb128 0xd
 1168 05fb 10       		.byte	0x10
 1169 05fc 03       		.byte	0x3
 1170 05fd 2301     		.2byte	0x123
 1171 05ff 3C060000 		.4byte	0x63c
 1172 0603 03       		.uleb128 0x3
 1173 0604 43435200 		.ascii	"CCR\000"
 1174 0608 03       		.byte	0x3
 1175 0609 2501     		.2byte	0x125
 1176 060b 11       		.byte	0x11
 1177 060c 2E020000 		.4byte	0x22e
 1178 0610 00       		.byte	0
 1179 0611 02       		.uleb128 0x2
 1180 0612 18010000 		.4byte	.LASF113
 1181 0616 03       		.byte	0x3
 1182 0617 2601     		.2byte	0x126
 1183 0619 11       		.byte	0x11
 1184 061a 2E020000 		.4byte	0x22e
 1185 061e 04       		.byte	0x4
 1186 061f 02       		.uleb128 0x2
 1187 0620 F1010000 		.4byte	.LASF114
 1188 0624 03       		.byte	0x3
 1189 0625 2701     		.2byte	0x127
 1190 0627 11       		.byte	0x11
 1191 0628 2E020000 		.4byte	0x22e
 1192 062c 08       		.byte	0x8
 1193 062d 02       		.uleb128 0x2
 1194 062e 98040000 		.4byte	.LASF115
 1195 0632 03       		.byte	0x3
 1196 0633 2801     		.2byte	0x128
 1197 0635 11       		.byte	0x11
 1198 0636 2E020000 		.4byte	0x22e
 1199 063a 0C       		.byte	0xc
ARM GAS  /tmp/ccPQBhoI.s 			page 52


 1200 063b 00       		.byte	0
 1201 063c 0C       		.uleb128 0xc
 1202 063d E9000000 		.4byte	.LASF116
 1203 0641 03       		.byte	0x3
 1204 0642 2901     		.2byte	0x129
 1205 0644 03       		.byte	0x3
 1206 0645 FA050000 		.4byte	0x5fa
 1207 0649 0D       		.uleb128 0xd
 1208 064a 08       		.byte	0x8
 1209 064b 03       		.byte	0x3
 1210 064c 2B01     		.2byte	0x12b
 1211 064e 6F060000 		.4byte	0x66f
 1212 0652 03       		.uleb128 0x3
 1213 0653 49535200 		.ascii	"ISR\000"
 1214 0657 03       		.byte	0x3
 1215 0658 2D01     		.2byte	0x12d
 1216 065a 11       		.byte	0x11
 1217 065b 2E020000 		.4byte	0x22e
 1218 065f 00       		.byte	0
 1219 0660 02       		.uleb128 0x2
 1220 0661 26060000 		.4byte	.LASF117
 1221 0665 03       		.byte	0x3
 1222 0666 2E01     		.2byte	0x12e
 1223 0668 11       		.byte	0x11
 1224 0669 2E020000 		.4byte	0x22e
 1225 066d 04       		.byte	0x4
 1226 066e 00       		.byte	0
 1227 066f 0C       		.uleb128 0xc
 1228 0670 3B030000 		.4byte	.LASF118
 1229 0674 03       		.byte	0x3
 1230 0675 2F01     		.2byte	0x12f
 1231 0677 03       		.byte	0x3
 1232 0678 49060000 		.4byte	0x649
 1233 067c 0D       		.uleb128 0xd
 1234 067d 1C       		.byte	0x1c
 1235 067e 03       		.byte	0x3
 1236 067f 6601     		.2byte	0x166
 1237 0681 E8060000 		.4byte	0x6e8
 1238 0685 03       		.uleb128 0x3
 1239 0686 43524C00 		.ascii	"CRL\000"
 1240 068a 03       		.byte	0x3
 1241 068b 6801     		.2byte	0x168
 1242 068d 11       		.byte	0x11
 1243 068e 2E020000 		.4byte	0x22e
 1244 0692 00       		.byte	0
 1245 0693 03       		.uleb128 0x3
 1246 0694 43524800 		.ascii	"CRH\000"
 1247 0698 03       		.byte	0x3
 1248 0699 6901     		.2byte	0x169
 1249 069b 11       		.byte	0x11
 1250 069c 2E020000 		.4byte	0x22e
 1251 06a0 04       		.byte	0x4
 1252 06a1 03       		.uleb128 0x3
 1253 06a2 49445200 		.ascii	"IDR\000"
 1254 06a6 03       		.byte	0x3
 1255 06a7 6A01     		.2byte	0x16a
 1256 06a9 11       		.byte	0x11
ARM GAS  /tmp/ccPQBhoI.s 			page 53


 1257 06aa 2E020000 		.4byte	0x22e
 1258 06ae 08       		.byte	0x8
 1259 06af 03       		.uleb128 0x3
 1260 06b0 4F445200 		.ascii	"ODR\000"
 1261 06b4 03       		.byte	0x3
 1262 06b5 6B01     		.2byte	0x16b
 1263 06b7 11       		.byte	0x11
 1264 06b8 2E020000 		.4byte	0x22e
 1265 06bc 0C       		.byte	0xc
 1266 06bd 02       		.uleb128 0x2
 1267 06be 3F000000 		.4byte	.LASF119
 1268 06c2 03       		.byte	0x3
 1269 06c3 6C01     		.2byte	0x16c
 1270 06c5 11       		.byte	0x11
 1271 06c6 2E020000 		.4byte	0x22e
 1272 06ca 10       		.byte	0x10
 1273 06cb 03       		.uleb128 0x3
 1274 06cc 42525200 		.ascii	"BRR\000"
 1275 06d0 03       		.byte	0x3
 1276 06d1 6D01     		.2byte	0x16d
 1277 06d3 11       		.byte	0x11
 1278 06d4 2E020000 		.4byte	0x22e
 1279 06d8 14       		.byte	0x14
 1280 06d9 02       		.uleb128 0x2
 1281 06da 9C060000 		.4byte	.LASF120
 1282 06de 03       		.byte	0x3
 1283 06df 6E01     		.2byte	0x16e
 1284 06e1 11       		.byte	0x11
 1285 06e2 2E020000 		.4byte	0x22e
 1286 06e6 18       		.byte	0x18
 1287 06e7 00       		.byte	0
 1288 06e8 0C       		.uleb128 0xc
 1289 06e9 16050000 		.4byte	.LASF121
 1290 06ed 03       		.byte	0x3
 1291 06ee 6F01     		.2byte	0x16f
 1292 06f0 03       		.byte	0x3
 1293 06f1 7C060000 		.4byte	0x67c
 1294 06f5 0D       		.uleb128 0xd
 1295 06f6 28       		.byte	0x28
 1296 06f7 03       		.byte	0x3
 1297 06f8 A801     		.2byte	0x1a8
 1298 06fa 8A070000 		.4byte	0x78a
 1299 06fe 03       		.uleb128 0x3
 1300 06ff 435200   		.ascii	"CR\000"
 1301 0702 03       		.byte	0x3
 1302 0703 AA01     		.2byte	0x1aa
 1303 0705 11       		.byte	0x11
 1304 0706 2E020000 		.4byte	0x22e
 1305 070a 00       		.byte	0
 1306 070b 02       		.uleb128 0x2
 1307 070c D4040000 		.4byte	.LASF122
 1308 0710 03       		.byte	0x3
 1309 0711 AB01     		.2byte	0x1ab
 1310 0713 11       		.byte	0x11
 1311 0714 2E020000 		.4byte	0x22e
 1312 0718 04       		.byte	0x4
 1313 0719 03       		.uleb128 0x3
ARM GAS  /tmp/ccPQBhoI.s 			page 54


 1314 071a 43495200 		.ascii	"CIR\000"
 1315 071e 03       		.byte	0x3
 1316 071f AC01     		.2byte	0x1ac
 1317 0721 11       		.byte	0x11
 1318 0722 2E020000 		.4byte	0x22e
 1319 0726 08       		.byte	0x8
 1320 0727 02       		.uleb128 0x2
 1321 0728 44000000 		.4byte	.LASF123
 1322 072c 03       		.byte	0x3
 1323 072d AD01     		.2byte	0x1ad
 1324 072f 11       		.byte	0x11
 1325 0730 2E020000 		.4byte	0x22e
 1326 0734 0C       		.byte	0xc
 1327 0735 02       		.uleb128 0x2
 1328 0736 59020000 		.4byte	.LASF124
 1329 073a 03       		.byte	0x3
 1330 073b AE01     		.2byte	0x1ae
 1331 073d 11       		.byte	0x11
 1332 073e 2E020000 		.4byte	0x22e
 1333 0742 10       		.byte	0x10
 1334 0743 02       		.uleb128 0x2
 1335 0744 AF020000 		.4byte	.LASF125
 1336 0748 03       		.byte	0x3
 1337 0749 AF01     		.2byte	0x1af
 1338 074b 11       		.byte	0x11
 1339 074c 2E020000 		.4byte	0x22e
 1340 0750 14       		.byte	0x14
 1341 0751 02       		.uleb128 0x2
 1342 0752 65030000 		.4byte	.LASF126
 1343 0756 03       		.byte	0x3
 1344 0757 B001     		.2byte	0x1b0
 1345 0759 11       		.byte	0x11
 1346 075a 2E020000 		.4byte	0x22e
 1347 075e 18       		.byte	0x18
 1348 075f 02       		.uleb128 0x2
 1349 0760 24000000 		.4byte	.LASF127
 1350 0764 03       		.byte	0x3
 1351 0765 B101     		.2byte	0x1b1
 1352 0767 11       		.byte	0x11
 1353 0768 2E020000 		.4byte	0x22e
 1354 076c 1C       		.byte	0x1c
 1355 076d 02       		.uleb128 0x2
 1356 076e C4000000 		.4byte	.LASF128
 1357 0772 03       		.byte	0x3
 1358 0773 B201     		.2byte	0x1b2
 1359 0775 11       		.byte	0x11
 1360 0776 2E020000 		.4byte	0x22e
 1361 077a 20       		.byte	0x20
 1362 077b 03       		.uleb128 0x3
 1363 077c 43535200 		.ascii	"CSR\000"
 1364 0780 03       		.byte	0x3
 1365 0781 B301     		.2byte	0x1b3
 1366 0783 11       		.byte	0x11
 1367 0784 2E020000 		.4byte	0x22e
 1368 0788 24       		.byte	0x24
 1369 0789 00       		.byte	0
 1370 078a 0C       		.uleb128 0xc
ARM GAS  /tmp/ccPQBhoI.s 			page 55


 1371 078b 38020000 		.4byte	.LASF129
 1372 078f 03       		.byte	0x3
 1373 0790 B601     		.2byte	0x1b6
 1374 0792 03       		.byte	0x3
 1375 0793 F5060000 		.4byte	0x6f5
 1376 0797 0D       		.uleb128 0xd
 1377 0798 54       		.byte	0x54
 1378 0799 03       		.byte	0x3
 1379 079a DD01     		.2byte	0x1dd
 1380 079c C5080000 		.4byte	0x8c5
 1381 07a0 03       		.uleb128 0x3
 1382 07a1 43523100 		.ascii	"CR1\000"
 1383 07a5 03       		.byte	0x3
 1384 07a6 DF01     		.2byte	0x1df
 1385 07a8 11       		.byte	0x11
 1386 07a9 2E020000 		.4byte	0x22e
 1387 07ad 00       		.byte	0
 1388 07ae 03       		.uleb128 0x3
 1389 07af 43523200 		.ascii	"CR2\000"
 1390 07b3 03       		.byte	0x3
 1391 07b4 E001     		.2byte	0x1e0
 1392 07b6 11       		.byte	0x11
 1393 07b7 2E020000 		.4byte	0x22e
 1394 07bb 04       		.byte	0x4
 1395 07bc 02       		.uleb128 0x2
 1396 07bd C3020000 		.4byte	.LASF130
 1397 07c1 03       		.byte	0x3
 1398 07c2 E101     		.2byte	0x1e1
 1399 07c4 11       		.byte	0x11
 1400 07c5 2E020000 		.4byte	0x22e
 1401 07c9 08       		.byte	0x8
 1402 07ca 02       		.uleb128 0x2
 1403 07cb 49020000 		.4byte	.LASF131
 1404 07cf 03       		.byte	0x3
 1405 07d0 E201     		.2byte	0x1e2
 1406 07d2 11       		.byte	0x11
 1407 07d3 2E020000 		.4byte	0x22e
 1408 07d7 0C       		.byte	0xc
 1409 07d8 03       		.uleb128 0x3
 1410 07d9 535200   		.ascii	"SR\000"
 1411 07dc 03       		.byte	0x3
 1412 07dd E301     		.2byte	0x1e3
 1413 07df 11       		.byte	0x11
 1414 07e0 2E020000 		.4byte	0x22e
 1415 07e4 10       		.byte	0x10
 1416 07e5 03       		.uleb128 0x3
 1417 07e6 45475200 		.ascii	"EGR\000"
 1418 07ea 03       		.byte	0x3
 1419 07eb E401     		.2byte	0x1e4
 1420 07ed 11       		.byte	0x11
 1421 07ee 2E020000 		.4byte	0x22e
 1422 07f2 14       		.byte	0x14
 1423 07f3 02       		.uleb128 0x2
 1424 07f4 87010000 		.4byte	.LASF132
 1425 07f8 03       		.byte	0x3
 1426 07f9 E501     		.2byte	0x1e5
 1427 07fb 11       		.byte	0x11
ARM GAS  /tmp/ccPQBhoI.s 			page 56


 1428 07fc 2E020000 		.4byte	0x22e
 1429 0800 18       		.byte	0x18
 1430 0801 02       		.uleb128 0x2
 1431 0802 8D010000 		.4byte	.LASF133
 1432 0806 03       		.byte	0x3
 1433 0807 E601     		.2byte	0x1e6
 1434 0809 11       		.byte	0x11
 1435 080a 2E020000 		.4byte	0x22e
 1436 080e 1C       		.byte	0x1c
 1437 080f 02       		.uleb128 0x2
 1438 0810 74020000 		.4byte	.LASF134
 1439 0814 03       		.byte	0x3
 1440 0815 E701     		.2byte	0x1e7
 1441 0817 11       		.byte	0x11
 1442 0818 2E020000 		.4byte	0x22e
 1443 081c 20       		.byte	0x20
 1444 081d 03       		.uleb128 0x3
 1445 081e 434E5400 		.ascii	"CNT\000"
 1446 0822 03       		.byte	0x3
 1447 0823 E801     		.2byte	0x1e8
 1448 0825 11       		.byte	0x11
 1449 0826 2E020000 		.4byte	0x22e
 1450 082a 24       		.byte	0x24
 1451 082b 03       		.uleb128 0x3
 1452 082c 50534300 		.ascii	"PSC\000"
 1453 0830 03       		.byte	0x3
 1454 0831 E901     		.2byte	0x1e9
 1455 0833 11       		.byte	0x11
 1456 0834 2E020000 		.4byte	0x22e
 1457 0838 28       		.byte	0x28
 1458 0839 03       		.uleb128 0x3
 1459 083a 41525200 		.ascii	"ARR\000"
 1460 083e 03       		.byte	0x3
 1461 083f EA01     		.2byte	0x1ea
 1462 0841 11       		.byte	0x11
 1463 0842 2E020000 		.4byte	0x22e
 1464 0846 2C       		.byte	0x2c
 1465 0847 03       		.uleb128 0x3
 1466 0848 52435200 		.ascii	"RCR\000"
 1467 084c 03       		.byte	0x3
 1468 084d EB01     		.2byte	0x1eb
 1469 084f 11       		.byte	0x11
 1470 0850 2E020000 		.4byte	0x22e
 1471 0854 30       		.byte	0x30
 1472 0855 02       		.uleb128 0x2
 1473 0856 6F010000 		.4byte	.LASF135
 1474 085a 03       		.byte	0x3
 1475 085b EC01     		.2byte	0x1ec
 1476 085d 11       		.byte	0x11
 1477 085e 2E020000 		.4byte	0x22e
 1478 0862 34       		.byte	0x34
 1479 0863 02       		.uleb128 0x2
 1480 0864 74010000 		.4byte	.LASF136
 1481 0868 03       		.byte	0x3
 1482 0869 ED01     		.2byte	0x1ed
 1483 086b 11       		.byte	0x11
 1484 086c 2E020000 		.4byte	0x22e
ARM GAS  /tmp/ccPQBhoI.s 			page 57


 1485 0870 38       		.byte	0x38
 1486 0871 02       		.uleb128 0x2
 1487 0872 79010000 		.4byte	.LASF137
 1488 0876 03       		.byte	0x3
 1489 0877 EE01     		.2byte	0x1ee
 1490 0879 11       		.byte	0x11
 1491 087a 2E020000 		.4byte	0x22e
 1492 087e 3C       		.byte	0x3c
 1493 087f 02       		.uleb128 0x2
 1494 0880 BE020000 		.4byte	.LASF138
 1495 0884 03       		.byte	0x3
 1496 0885 EF01     		.2byte	0x1ef
 1497 0887 11       		.byte	0x11
 1498 0888 2E020000 		.4byte	0x22e
 1499 088c 40       		.byte	0x40
 1500 088d 02       		.uleb128 0x2
 1501 088e 57010000 		.4byte	.LASF139
 1502 0892 03       		.byte	0x3
 1503 0893 F001     		.2byte	0x1f0
 1504 0895 11       		.byte	0x11
 1505 0896 2E020000 		.4byte	0x22e
 1506 089a 44       		.byte	0x44
 1507 089b 03       		.uleb128 0x3
 1508 089c 44435200 		.ascii	"DCR\000"
 1509 08a0 03       		.byte	0x3
 1510 08a1 F101     		.2byte	0x1f1
 1511 08a3 11       		.byte	0x11
 1512 08a4 2E020000 		.4byte	0x22e
 1513 08a8 48       		.byte	0x48
 1514 08a9 02       		.uleb128 0x2
 1515 08aa 93040000 		.4byte	.LASF140
 1516 08ae 03       		.byte	0x3
 1517 08af F201     		.2byte	0x1f2
 1518 08b1 11       		.byte	0x11
 1519 08b2 2E020000 		.4byte	0x22e
 1520 08b6 4C       		.byte	0x4c
 1521 08b7 03       		.uleb128 0x3
 1522 08b8 4F5200   		.ascii	"OR\000"
 1523 08bb 03       		.byte	0x3
 1524 08bc F301     		.2byte	0x1f3
 1525 08be 11       		.byte	0x11
 1526 08bf 2E020000 		.4byte	0x22e
 1527 08c3 50       		.byte	0x50
 1528 08c4 00       		.byte	0
 1529 08c5 0C       		.uleb128 0xc
 1530 08c6 3D010000 		.4byte	.LASF141
 1531 08ca 03       		.byte	0x3
 1532 08cb F401     		.2byte	0x1f4
 1533 08cd 02       		.byte	0x2
 1534 08ce 97070000 		.4byte	0x797
 1535 08d2 06       		.uleb128 0x6
 1536 08d3 11020000 		.4byte	0x211
 1537 08d7 E3080000 		.4byte	0x8e3
 1538 08db 14       		.uleb128 0x14
 1539 08dc ED010000 		.4byte	0x1ed
 1540 08e0 FF02     		.2byte	0x2ff
 1541 08e2 00       		.byte	0
ARM GAS  /tmp/ccPQBhoI.s 			page 58


 1542 08e3 05       		.uleb128 0x5
 1543 08e4 D2080000 		.4byte	0x8d2
 1544 08e8 10       		.uleb128 0x10
 1545 08e9 13030000 		.4byte	.LASF142
 1546 08ed 18       		.byte	0x18
 1547 08ee 19       		.byte	0x19
 1548 08ef E3080000 		.4byte	0x8e3
 1549 08f3 10       		.uleb128 0x10
 1550 08f4 D9040000 		.4byte	.LASF143
 1551 08f8 19       		.byte	0x19
 1552 08f9 19       		.byte	0x19
 1553 08fa 11020000 		.4byte	0x211
 1554 08fe 10       		.uleb128 0x10
 1555 08ff 7B000000 		.4byte	.LASF144
 1556 0903 1A       		.byte	0x1a
 1557 0904 0D       		.byte	0xd
 1558 0905 09090000 		.4byte	0x909
 1559 0909 07       		.uleb128 0x7
 1560 090a 01       		.byte	0x1
 1561 090b 02       		.byte	0x2
 1562 090c 6D030000 		.4byte	.LASF145
 1563 0910 11       		.uleb128 0x11
 1564 0911 E8080000 		.4byte	0x8e8
 1565 0915 16       		.byte	0x16
 1566 0916 12       		.byte	0x12
 1567 0917 05       		.uleb128 0x5
 1568 0918 03       		.byte	0x3
 1569 0919 00000000 		.4byte	adc_buffer
 1570 091d 11       		.uleb128 0x11
 1571 091e F3080000 		.4byte	0x8f3
 1572 0922 17       		.byte	0x17
 1573 0923 12       		.byte	0x12
 1574 0924 05       		.uleb128 0x5
 1575 0925 03       		.byte	0x3
 1576 0926 00000000 		.4byte	adc_val
 1577 092a 11       		.uleb128 0x11
 1578 092b FE080000 		.4byte	0x8fe
 1579 092f 19       		.byte	0x19
 1580 0930 06       		.byte	0x6
 1581 0931 05       		.uleb128 0x5
 1582 0932 03       		.byte	0x3
 1583 0933 00000000 		.4byte	ACC_COMP
 1584 0937 15       		.uleb128 0x15
 1585 0938 8E060000 		.4byte	.LASF146
 1586 093c 6B       		.byte	0x6b
 1587 093d 44010000 		.4byte	.LFB65
 1588 0941 48000000 		.4byte	.LFE65-.LFB65
 1589 0945 01       		.uleb128 0x1
 1590 0946 9C       		.byte	0x9c
 1591 0947 5D090000 		.4byte	0x95d
 1592 094b 1D       		.uleb128 0x1d
 1593 094c 2C000000 		.4byte	.LLRL6
 1594 0950 16       		.uleb128 0x16
 1595 0951 6900     		.ascii	"i\000"
 1596 0953 6F       		.byte	0x6f
 1597 0954 E8010000 		.4byte	0x1e8
 1598 0958 02       		.uleb128 0x2
ARM GAS  /tmp/ccPQBhoI.s 			page 59


 1599 0959 91       		.byte	0x91
 1600 095a 7C       		.sleb128 -4
 1601 095b 00       		.byte	0
 1602 095c 00       		.byte	0
 1603 095d 1E       		.uleb128 0x1e
 1604 095e 32000000 		.4byte	.LASF153
 1605 0962 01       		.byte	0x1
 1606 0963 61       		.byte	0x61
 1607 0964 06       		.byte	0x6
 1608 0965 1C010000 		.4byte	.LFB64
 1609 0969 28000000 		.4byte	.LFE64-.LFB64
 1610 096d 01       		.uleb128 0x1
 1611 096e 9C       		.byte	0x9c
 1612 096f 15       		.uleb128 0x15
 1613 0970 68060000 		.4byte	.LASF147
 1614 0974 1F       		.byte	0x1f
 1615 0975 00000000 		.4byte	.LFB63
 1616 0979 1C010000 		.4byte	.LFE63-.LFB63
 1617 097d 01       		.uleb128 0x1
 1618 097e 9C       		.byte	0x9c
 1619 097f E8090000 		.4byte	0x9e8
 1620 0983 1F       		.uleb128 0x1f
 1621 0984 21000000 		.4byte	.LLRL5
 1622 0988 98090000 		.4byte	0x998
 1623 098c 16       		.uleb128 0x16
 1624 098d 6900     		.ascii	"i\000"
 1625 098f 58       		.byte	0x58
 1626 0990 E8010000 		.4byte	0x1e8
 1627 0994 02       		.uleb128 0x2
 1628 0995 91       		.byte	0x91
 1629 0996 74       		.sleb128 -12
 1630 0997 00       		.byte	0
 1631 0998 20       		.uleb128 0x20
 1632 0999 E8090000 		.4byte	0x9e8
 1633 099d 00000000 		.4byte	.LBI7
 1634 09a1 02       		.byte	.LVU2
 1635 09a2 0C000000 		.4byte	.LLRL0
 1636 09a6 01       		.byte	0x1
 1637 09a7 22       		.byte	0x22
 1638 09a8 02       		.byte	0x2
 1639 09a9 C8090000 		.4byte	0x9c8
 1640 09ad 12       		.uleb128 0x12
 1641 09ae 020A0000 		.4byte	0xa02
 1642 09b2 0E000000 		.4byte	.LLST1
 1643 09b6 0C000000 		.4byte	.LVUS1
 1644 09ba 12       		.uleb128 0x12
 1645 09bb F6090000 		.4byte	0x9f6
 1646 09bf 17000000 		.4byte	.LLST2
 1647 09c3 15000000 		.4byte	.LVUS2
 1648 09c7 00       		.byte	0
 1649 09c8 21       		.uleb128 0x21
 1650 09c9 0F0A0000 		.4byte	0xa0f
 1651 09cd A6000000 		.4byte	.LBI13
 1652 09d1 01       		.byte	.LVU72
 1653 09d2 16000000 		.4byte	.LLRL3
 1654 09d6 01       		.byte	0x1
 1655 09d7 4B       		.byte	0x4b
ARM GAS  /tmp/ccPQBhoI.s 			page 60


 1656 09d8 02       		.byte	0x2
 1657 09d9 12       		.uleb128 0x12
 1658 09da 190A0000 		.4byte	0xa19
 1659 09de 20000000 		.4byte	.LLST4
 1660 09e2 1E000000 		.4byte	.LVUS4
 1661 09e6 00       		.byte	0
 1662 09e7 00       		.byte	0
 1663 09e8 22       		.uleb128 0x22
 1664 09e9 A1000000 		.4byte	.LASF154
 1665 09ed 02       		.byte	0x2
 1666 09ee F405     		.2byte	0x5f4
 1667 09f0 16       		.byte	0x16
 1668 09f1 03       		.byte	0x3
 1669 09f2 0F0A0000 		.4byte	0xa0f
 1670 09f6 13       		.uleb128 0x13
 1671 09f7 DE010000 		.4byte	.LASF148
 1672 09fb F405     		.2byte	0x5f4
 1673 09fd 31       		.byte	0x31
 1674 09fe 74010000 		.4byte	0x174
 1675 0a02 13       		.uleb128 0x13
 1676 0a03 B1040000 		.4byte	.LASF149
 1677 0a07 F405     		.2byte	0x5f4
 1678 0a09 40       		.byte	0x40
 1679 0a0a 22020000 		.4byte	0x222
 1680 0a0e 00       		.byte	0
 1681 0a0f 23       		.uleb128 0x23
 1682 0a10 B8010000 		.4byte	.LASF155
 1683 0a14 02       		.byte	0x2
 1684 0a15 AC05     		.2byte	0x5ac
 1685 0a17 16       		.byte	0x16
 1686 0a18 03       		.byte	0x3
 1687 0a19 13       		.uleb128 0x13
 1688 0a1a DE010000 		.4byte	.LASF148
 1689 0a1e AC05     		.2byte	0x5ac
 1690 0a20 2F       		.byte	0x2f
 1691 0a21 74010000 		.4byte	0x174
 1692 0a25 00       		.byte	0
 1693 0a26 00       		.byte	0
 1694              		.section	.debug_abbrev,"",%progbits
 1695              	.Ldebug_abbrev0:
 1696 0000 01       		.uleb128 0x1
 1697 0001 28       		.uleb128 0x28
 1698 0002 00       		.byte	0
 1699 0003 03       		.uleb128 0x3
 1700 0004 0E       		.uleb128 0xe
 1701 0005 1C       		.uleb128 0x1c
 1702 0006 0B       		.uleb128 0xb
 1703 0007 00       		.byte	0
 1704 0008 00       		.byte	0
 1705 0009 02       		.uleb128 0x2
 1706 000a 0D       		.uleb128 0xd
 1707 000b 00       		.byte	0
 1708 000c 03       		.uleb128 0x3
 1709 000d 0E       		.uleb128 0xe
 1710 000e 3A       		.uleb128 0x3a
 1711 000f 0B       		.uleb128 0xb
 1712 0010 3B       		.uleb128 0x3b
ARM GAS  /tmp/ccPQBhoI.s 			page 61


 1713 0011 05       		.uleb128 0x5
 1714 0012 39       		.uleb128 0x39
 1715 0013 0B       		.uleb128 0xb
 1716 0014 49       		.uleb128 0x49
 1717 0015 13       		.uleb128 0x13
 1718 0016 38       		.uleb128 0x38
 1719 0017 0B       		.uleb128 0xb
 1720 0018 00       		.byte	0
 1721 0019 00       		.byte	0
 1722 001a 03       		.uleb128 0x3
 1723 001b 0D       		.uleb128 0xd
 1724 001c 00       		.byte	0
 1725 001d 03       		.uleb128 0x3
 1726 001e 08       		.uleb128 0x8
 1727 001f 3A       		.uleb128 0x3a
 1728 0020 0B       		.uleb128 0xb
 1729 0021 3B       		.uleb128 0x3b
 1730 0022 05       		.uleb128 0x5
 1731 0023 39       		.uleb128 0x39
 1732 0024 0B       		.uleb128 0xb
 1733 0025 49       		.uleb128 0x49
 1734 0026 13       		.uleb128 0x13
 1735 0027 38       		.uleb128 0x38
 1736 0028 0B       		.uleb128 0xb
 1737 0029 00       		.byte	0
 1738 002a 00       		.byte	0
 1739 002b 04       		.uleb128 0x4
 1740 002c 0D       		.uleb128 0xd
 1741 002d 00       		.byte	0
 1742 002e 03       		.uleb128 0x3
 1743 002f 0E       		.uleb128 0xe
 1744 0030 3A       		.uleb128 0x3a
 1745 0031 21       		.uleb128 0x21
 1746 0032 03       		.sleb128 3
 1747 0033 3B       		.uleb128 0x3b
 1748 0034 0B       		.uleb128 0xb
 1749 0035 39       		.uleb128 0x39
 1750 0036 21       		.uleb128 0x21
 1751 0037 11       		.sleb128 17
 1752 0038 49       		.uleb128 0x49
 1753 0039 13       		.uleb128 0x13
 1754 003a 38       		.uleb128 0x38
 1755 003b 0B       		.uleb128 0xb
 1756 003c 00       		.byte	0
 1757 003d 00       		.byte	0
 1758 003e 05       		.uleb128 0x5
 1759 003f 35       		.uleb128 0x35
 1760 0040 00       		.byte	0
 1761 0041 49       		.uleb128 0x49
 1762 0042 13       		.uleb128 0x13
 1763 0043 00       		.byte	0
 1764 0044 00       		.byte	0
 1765 0045 06       		.uleb128 0x6
 1766 0046 01       		.uleb128 0x1
 1767 0047 01       		.byte	0x1
 1768 0048 49       		.uleb128 0x49
 1769 0049 13       		.uleb128 0x13
ARM GAS  /tmp/ccPQBhoI.s 			page 62


 1770 004a 01       		.uleb128 0x1
 1771 004b 13       		.uleb128 0x13
 1772 004c 00       		.byte	0
 1773 004d 00       		.byte	0
 1774 004e 07       		.uleb128 0x7
 1775 004f 24       		.uleb128 0x24
 1776 0050 00       		.byte	0
 1777 0051 0B       		.uleb128 0xb
 1778 0052 0B       		.uleb128 0xb
 1779 0053 3E       		.uleb128 0x3e
 1780 0054 0B       		.uleb128 0xb
 1781 0055 03       		.uleb128 0x3
 1782 0056 0E       		.uleb128 0xe
 1783 0057 00       		.byte	0
 1784 0058 00       		.byte	0
 1785 0059 08       		.uleb128 0x8
 1786 005a 16       		.uleb128 0x16
 1787 005b 00       		.byte	0
 1788 005c 03       		.uleb128 0x3
 1789 005d 0E       		.uleb128 0xe
 1790 005e 3A       		.uleb128 0x3a
 1791 005f 0B       		.uleb128 0xb
 1792 0060 3B       		.uleb128 0x3b
 1793 0061 0B       		.uleb128 0xb
 1794 0062 39       		.uleb128 0x39
 1795 0063 0B       		.uleb128 0xb
 1796 0064 49       		.uleb128 0x49
 1797 0065 13       		.uleb128 0x13
 1798 0066 00       		.byte	0
 1799 0067 00       		.byte	0
 1800 0068 09       		.uleb128 0x9
 1801 0069 28       		.uleb128 0x28
 1802 006a 00       		.byte	0
 1803 006b 03       		.uleb128 0x3
 1804 006c 0E       		.uleb128 0xe
 1805 006d 1C       		.uleb128 0x1c
 1806 006e 0D       		.uleb128 0xd
 1807 006f 00       		.byte	0
 1808 0070 00       		.byte	0
 1809 0071 0A       		.uleb128 0xa
 1810 0072 21       		.uleb128 0x21
 1811 0073 00       		.byte	0
 1812 0074 49       		.uleb128 0x49
 1813 0075 13       		.uleb128 0x13
 1814 0076 2F       		.uleb128 0x2f
 1815 0077 0B       		.uleb128 0xb
 1816 0078 00       		.byte	0
 1817 0079 00       		.byte	0
 1818 007a 0B       		.uleb128 0xb
 1819 007b 0D       		.uleb128 0xd
 1820 007c 00       		.byte	0
 1821 007d 03       		.uleb128 0x3
 1822 007e 0E       		.uleb128 0xe
 1823 007f 3A       		.uleb128 0x3a
 1824 0080 21       		.uleb128 0x21
 1825 0081 02       		.sleb128 2
 1826 0082 3B       		.uleb128 0x3b
ARM GAS  /tmp/ccPQBhoI.s 			page 63


 1827 0083 05       		.uleb128 0x5
 1828 0084 39       		.uleb128 0x39
 1829 0085 21       		.uleb128 0x21
 1830 0086 12       		.sleb128 18
 1831 0087 49       		.uleb128 0x49
 1832 0088 13       		.uleb128 0x13
 1833 0089 38       		.uleb128 0x38
 1834 008a 05       		.uleb128 0x5
 1835 008b 00       		.byte	0
 1836 008c 00       		.byte	0
 1837 008d 0C       		.uleb128 0xc
 1838 008e 16       		.uleb128 0x16
 1839 008f 00       		.byte	0
 1840 0090 03       		.uleb128 0x3
 1841 0091 0E       		.uleb128 0xe
 1842 0092 3A       		.uleb128 0x3a
 1843 0093 0B       		.uleb128 0xb
 1844 0094 3B       		.uleb128 0x3b
 1845 0095 05       		.uleb128 0x5
 1846 0096 39       		.uleb128 0x39
 1847 0097 0B       		.uleb128 0xb
 1848 0098 49       		.uleb128 0x49
 1849 0099 13       		.uleb128 0x13
 1850 009a 00       		.byte	0
 1851 009b 00       		.byte	0
 1852 009c 0D       		.uleb128 0xd
 1853 009d 13       		.uleb128 0x13
 1854 009e 01       		.byte	0x1
 1855 009f 0B       		.uleb128 0xb
 1856 00a0 0B       		.uleb128 0xb
 1857 00a1 3A       		.uleb128 0x3a
 1858 00a2 0B       		.uleb128 0xb
 1859 00a3 3B       		.uleb128 0x3b
 1860 00a4 05       		.uleb128 0x5
 1861 00a5 39       		.uleb128 0x39
 1862 00a6 21       		.uleb128 0x21
 1863 00a7 09       		.sleb128 9
 1864 00a8 01       		.uleb128 0x1
 1865 00a9 13       		.uleb128 0x13
 1866 00aa 00       		.byte	0
 1867 00ab 00       		.byte	0
 1868 00ac 0E       		.uleb128 0xe
 1869 00ad 0D       		.uleb128 0xd
 1870 00ae 00       		.byte	0
 1871 00af 03       		.uleb128 0x3
 1872 00b0 08       		.uleb128 0x8
 1873 00b1 3A       		.uleb128 0x3a
 1874 00b2 21       		.uleb128 0x21
 1875 00b3 03       		.sleb128 3
 1876 00b4 3B       		.uleb128 0x3b
 1877 00b5 0B       		.uleb128 0xb
 1878 00b6 39       		.uleb128 0x39
 1879 00b7 21       		.uleb128 0x21
 1880 00b8 11       		.sleb128 17
 1881 00b9 49       		.uleb128 0x49
 1882 00ba 13       		.uleb128 0x13
 1883 00bb 38       		.uleb128 0x38
ARM GAS  /tmp/ccPQBhoI.s 			page 64


 1884 00bc 0B       		.uleb128 0xb
 1885 00bd 00       		.byte	0
 1886 00be 00       		.byte	0
 1887 00bf 0F       		.uleb128 0xf
 1888 00c0 26       		.uleb128 0x26
 1889 00c1 00       		.byte	0
 1890 00c2 49       		.uleb128 0x49
 1891 00c3 13       		.uleb128 0x13
 1892 00c4 00       		.byte	0
 1893 00c5 00       		.byte	0
 1894 00c6 10       		.uleb128 0x10
 1895 00c7 34       		.uleb128 0x34
 1896 00c8 00       		.byte	0
 1897 00c9 03       		.uleb128 0x3
 1898 00ca 0E       		.uleb128 0xe
 1899 00cb 3A       		.uleb128 0x3a
 1900 00cc 21       		.uleb128 0x21
 1901 00cd 06       		.sleb128 6
 1902 00ce 3B       		.uleb128 0x3b
 1903 00cf 0B       		.uleb128 0xb
 1904 00d0 39       		.uleb128 0x39
 1905 00d1 0B       		.uleb128 0xb
 1906 00d2 49       		.uleb128 0x49
 1907 00d3 13       		.uleb128 0x13
 1908 00d4 3F       		.uleb128 0x3f
 1909 00d5 19       		.uleb128 0x19
 1910 00d6 3C       		.uleb128 0x3c
 1911 00d7 19       		.uleb128 0x19
 1912 00d8 00       		.byte	0
 1913 00d9 00       		.byte	0
 1914 00da 11       		.uleb128 0x11
 1915 00db 34       		.uleb128 0x34
 1916 00dc 00       		.byte	0
 1917 00dd 47       		.uleb128 0x47
 1918 00de 13       		.uleb128 0x13
 1919 00df 3A       		.uleb128 0x3a
 1920 00e0 21       		.uleb128 0x21
 1921 00e1 01       		.sleb128 1
 1922 00e2 3B       		.uleb128 0x3b
 1923 00e3 0B       		.uleb128 0xb
 1924 00e4 39       		.uleb128 0x39
 1925 00e5 0B       		.uleb128 0xb
 1926 00e6 02       		.uleb128 0x2
 1927 00e7 18       		.uleb128 0x18
 1928 00e8 00       		.byte	0
 1929 00e9 00       		.byte	0
 1930 00ea 12       		.uleb128 0x12
 1931 00eb 05       		.uleb128 0x5
 1932 00ec 00       		.byte	0
 1933 00ed 31       		.uleb128 0x31
 1934 00ee 13       		.uleb128 0x13
 1935 00ef 02       		.uleb128 0x2
 1936 00f0 17       		.uleb128 0x17
 1937 00f1 B742     		.uleb128 0x2137
 1938 00f3 17       		.uleb128 0x17
 1939 00f4 00       		.byte	0
 1940 00f5 00       		.byte	0
ARM GAS  /tmp/ccPQBhoI.s 			page 65


 1941 00f6 13       		.uleb128 0x13
 1942 00f7 05       		.uleb128 0x5
 1943 00f8 00       		.byte	0
 1944 00f9 03       		.uleb128 0x3
 1945 00fa 0E       		.uleb128 0xe
 1946 00fb 3A       		.uleb128 0x3a
 1947 00fc 21       		.uleb128 0x21
 1948 00fd 02       		.sleb128 2
 1949 00fe 3B       		.uleb128 0x3b
 1950 00ff 05       		.uleb128 0x5
 1951 0100 39       		.uleb128 0x39
 1952 0101 0B       		.uleb128 0xb
 1953 0102 49       		.uleb128 0x49
 1954 0103 13       		.uleb128 0x13
 1955 0104 00       		.byte	0
 1956 0105 00       		.byte	0
 1957 0106 14       		.uleb128 0x14
 1958 0107 21       		.uleb128 0x21
 1959 0108 00       		.byte	0
 1960 0109 49       		.uleb128 0x49
 1961 010a 13       		.uleb128 0x13
 1962 010b 2F       		.uleb128 0x2f
 1963 010c 05       		.uleb128 0x5
 1964 010d 00       		.byte	0
 1965 010e 00       		.byte	0
 1966 010f 15       		.uleb128 0x15
 1967 0110 2E       		.uleb128 0x2e
 1968 0111 01       		.byte	0x1
 1969 0112 3F       		.uleb128 0x3f
 1970 0113 19       		.uleb128 0x19
 1971 0114 03       		.uleb128 0x3
 1972 0115 0E       		.uleb128 0xe
 1973 0116 3A       		.uleb128 0x3a
 1974 0117 21       		.uleb128 0x21
 1975 0118 01       		.sleb128 1
 1976 0119 3B       		.uleb128 0x3b
 1977 011a 0B       		.uleb128 0xb
 1978 011b 39       		.uleb128 0x39
 1979 011c 21       		.uleb128 0x21
 1980 011d 06       		.sleb128 6
 1981 011e 27       		.uleb128 0x27
 1982 011f 19       		.uleb128 0x19
 1983 0120 11       		.uleb128 0x11
 1984 0121 01       		.uleb128 0x1
 1985 0122 12       		.uleb128 0x12
 1986 0123 06       		.uleb128 0x6
 1987 0124 40       		.uleb128 0x40
 1988 0125 18       		.uleb128 0x18
 1989 0126 7A       		.uleb128 0x7a
 1990 0127 19       		.uleb128 0x19
 1991 0128 01       		.uleb128 0x1
 1992 0129 13       		.uleb128 0x13
 1993 012a 00       		.byte	0
 1994 012b 00       		.byte	0
 1995 012c 16       		.uleb128 0x16
 1996 012d 34       		.uleb128 0x34
 1997 012e 00       		.byte	0
ARM GAS  /tmp/ccPQBhoI.s 			page 66


 1998 012f 03       		.uleb128 0x3
 1999 0130 08       		.uleb128 0x8
 2000 0131 3A       		.uleb128 0x3a
 2001 0132 21       		.uleb128 0x21
 2002 0133 01       		.sleb128 1
 2003 0134 3B       		.uleb128 0x3b
 2004 0135 0B       		.uleb128 0xb
 2005 0136 39       		.uleb128 0x39
 2006 0137 21       		.uleb128 0x21
 2007 0138 14       		.sleb128 20
 2008 0139 49       		.uleb128 0x49
 2009 013a 13       		.uleb128 0x13
 2010 013b 02       		.uleb128 0x2
 2011 013c 18       		.uleb128 0x18
 2012 013d 00       		.byte	0
 2013 013e 00       		.byte	0
 2014 013f 17       		.uleb128 0x17
 2015 0140 11       		.uleb128 0x11
 2016 0141 01       		.byte	0x1
 2017 0142 25       		.uleb128 0x25
 2018 0143 0E       		.uleb128 0xe
 2019 0144 13       		.uleb128 0x13
 2020 0145 0B       		.uleb128 0xb
 2021 0146 03       		.uleb128 0x3
 2022 0147 0E       		.uleb128 0xe
 2023 0148 1B       		.uleb128 0x1b
 2024 0149 0E       		.uleb128 0xe
 2025 014a 11       		.uleb128 0x11
 2026 014b 01       		.uleb128 0x1
 2027 014c 12       		.uleb128 0x12
 2028 014d 06       		.uleb128 0x6
 2029 014e 10       		.uleb128 0x10
 2030 014f 17       		.uleb128 0x17
 2031 0150 00       		.byte	0
 2032 0151 00       		.byte	0
 2033 0152 18       		.uleb128 0x18
 2034 0153 04       		.uleb128 0x4
 2035 0154 01       		.byte	0x1
 2036 0155 3E       		.uleb128 0x3e
 2037 0156 0B       		.uleb128 0xb
 2038 0157 0B       		.uleb128 0xb
 2039 0158 0B       		.uleb128 0xb
 2040 0159 49       		.uleb128 0x49
 2041 015a 13       		.uleb128 0x13
 2042 015b 3A       		.uleb128 0x3a
 2043 015c 0B       		.uleb128 0xb
 2044 015d 3B       		.uleb128 0x3b
 2045 015e 0B       		.uleb128 0xb
 2046 015f 39       		.uleb128 0x39
 2047 0160 0B       		.uleb128 0xb
 2048 0161 01       		.uleb128 0x1
 2049 0162 13       		.uleb128 0x13
 2050 0163 00       		.byte	0
 2051 0164 00       		.byte	0
 2052 0165 19       		.uleb128 0x19
 2053 0166 24       		.uleb128 0x24
 2054 0167 00       		.byte	0
ARM GAS  /tmp/ccPQBhoI.s 			page 67


 2055 0168 0B       		.uleb128 0xb
 2056 0169 0B       		.uleb128 0xb
 2057 016a 3E       		.uleb128 0x3e
 2058 016b 0B       		.uleb128 0xb
 2059 016c 03       		.uleb128 0x3
 2060 016d 08       		.uleb128 0x8
 2061 016e 00       		.byte	0
 2062 016f 00       		.byte	0
 2063 0170 1A       		.uleb128 0x1a
 2064 0171 13       		.uleb128 0x13
 2065 0172 01       		.byte	0x1
 2066 0173 0B       		.uleb128 0xb
 2067 0174 05       		.uleb128 0x5
 2068 0175 3A       		.uleb128 0x3a
 2069 0176 0B       		.uleb128 0xb
 2070 0177 3B       		.uleb128 0x3b
 2071 0178 05       		.uleb128 0x5
 2072 0179 39       		.uleb128 0x39
 2073 017a 0B       		.uleb128 0xb
 2074 017b 01       		.uleb128 0x1
 2075 017c 13       		.uleb128 0x13
 2076 017d 00       		.byte	0
 2077 017e 00       		.byte	0
 2078 017f 1B       		.uleb128 0x1b
 2079 0180 0D       		.uleb128 0xd
 2080 0181 00       		.byte	0
 2081 0182 03       		.uleb128 0x3
 2082 0183 08       		.uleb128 0x8
 2083 0184 3A       		.uleb128 0x3a
 2084 0185 0B       		.uleb128 0xb
 2085 0186 3B       		.uleb128 0x3b
 2086 0187 05       		.uleb128 0x5
 2087 0188 39       		.uleb128 0x39
 2088 0189 0B       		.uleb128 0xb
 2089 018a 49       		.uleb128 0x49
 2090 018b 13       		.uleb128 0x13
 2091 018c 38       		.uleb128 0x38
 2092 018d 05       		.uleb128 0x5
 2093 018e 00       		.byte	0
 2094 018f 00       		.byte	0
 2095 0190 1C       		.uleb128 0x1c
 2096 0191 13       		.uleb128 0x13
 2097 0192 01       		.byte	0x1
 2098 0193 0B       		.uleb128 0xb
 2099 0194 0B       		.uleb128 0xb
 2100 0195 3A       		.uleb128 0x3a
 2101 0196 0B       		.uleb128 0xb
 2102 0197 3B       		.uleb128 0x3b
 2103 0198 0B       		.uleb128 0xb
 2104 0199 39       		.uleb128 0x39
 2105 019a 0B       		.uleb128 0xb
 2106 019b 01       		.uleb128 0x1
 2107 019c 13       		.uleb128 0x13
 2108 019d 00       		.byte	0
 2109 019e 00       		.byte	0
 2110 019f 1D       		.uleb128 0x1d
 2111 01a0 0B       		.uleb128 0xb
ARM GAS  /tmp/ccPQBhoI.s 			page 68


 2112 01a1 01       		.byte	0x1
 2113 01a2 55       		.uleb128 0x55
 2114 01a3 17       		.uleb128 0x17
 2115 01a4 00       		.byte	0
 2116 01a5 00       		.byte	0
 2117 01a6 1E       		.uleb128 0x1e
 2118 01a7 2E       		.uleb128 0x2e
 2119 01a8 00       		.byte	0
 2120 01a9 3F       		.uleb128 0x3f
 2121 01aa 19       		.uleb128 0x19
 2122 01ab 03       		.uleb128 0x3
 2123 01ac 0E       		.uleb128 0xe
 2124 01ad 3A       		.uleb128 0x3a
 2125 01ae 0B       		.uleb128 0xb
 2126 01af 3B       		.uleb128 0x3b
 2127 01b0 0B       		.uleb128 0xb
 2128 01b1 39       		.uleb128 0x39
 2129 01b2 0B       		.uleb128 0xb
 2130 01b3 27       		.uleb128 0x27
 2131 01b4 19       		.uleb128 0x19
 2132 01b5 11       		.uleb128 0x11
 2133 01b6 01       		.uleb128 0x1
 2134 01b7 12       		.uleb128 0x12
 2135 01b8 06       		.uleb128 0x6
 2136 01b9 40       		.uleb128 0x40
 2137 01ba 18       		.uleb128 0x18
 2138 01bb 7A       		.uleb128 0x7a
 2139 01bc 19       		.uleb128 0x19
 2140 01bd 00       		.byte	0
 2141 01be 00       		.byte	0
 2142 01bf 1F       		.uleb128 0x1f
 2143 01c0 0B       		.uleb128 0xb
 2144 01c1 01       		.byte	0x1
 2145 01c2 55       		.uleb128 0x55
 2146 01c3 17       		.uleb128 0x17
 2147 01c4 01       		.uleb128 0x1
 2148 01c5 13       		.uleb128 0x13
 2149 01c6 00       		.byte	0
 2150 01c7 00       		.byte	0
 2151 01c8 20       		.uleb128 0x20
 2152 01c9 1D       		.uleb128 0x1d
 2153 01ca 01       		.byte	0x1
 2154 01cb 31       		.uleb128 0x31
 2155 01cc 13       		.uleb128 0x13
 2156 01cd 52       		.uleb128 0x52
 2157 01ce 01       		.uleb128 0x1
 2158 01cf B842     		.uleb128 0x2138
 2159 01d1 0B       		.uleb128 0xb
 2160 01d2 55       		.uleb128 0x55
 2161 01d3 17       		.uleb128 0x17
 2162 01d4 58       		.uleb128 0x58
 2163 01d5 0B       		.uleb128 0xb
 2164 01d6 59       		.uleb128 0x59
 2165 01d7 0B       		.uleb128 0xb
 2166 01d8 57       		.uleb128 0x57
 2167 01d9 0B       		.uleb128 0xb
 2168 01da 01       		.uleb128 0x1
ARM GAS  /tmp/ccPQBhoI.s 			page 69


 2169 01db 13       		.uleb128 0x13
 2170 01dc 00       		.byte	0
 2171 01dd 00       		.byte	0
 2172 01de 21       		.uleb128 0x21
 2173 01df 1D       		.uleb128 0x1d
 2174 01e0 01       		.byte	0x1
 2175 01e1 31       		.uleb128 0x31
 2176 01e2 13       		.uleb128 0x13
 2177 01e3 52       		.uleb128 0x52
 2178 01e4 01       		.uleb128 0x1
 2179 01e5 B842     		.uleb128 0x2138
 2180 01e7 0B       		.uleb128 0xb
 2181 01e8 55       		.uleb128 0x55
 2182 01e9 17       		.uleb128 0x17
 2183 01ea 58       		.uleb128 0x58
 2184 01eb 0B       		.uleb128 0xb
 2185 01ec 59       		.uleb128 0x59
 2186 01ed 0B       		.uleb128 0xb
 2187 01ee 57       		.uleb128 0x57
 2188 01ef 0B       		.uleb128 0xb
 2189 01f0 00       		.byte	0
 2190 01f1 00       		.byte	0
 2191 01f2 22       		.uleb128 0x22
 2192 01f3 2E       		.uleb128 0x2e
 2193 01f4 01       		.byte	0x1
 2194 01f5 03       		.uleb128 0x3
 2195 01f6 0E       		.uleb128 0xe
 2196 01f7 3A       		.uleb128 0x3a
 2197 01f8 0B       		.uleb128 0xb
 2198 01f9 3B       		.uleb128 0x3b
 2199 01fa 05       		.uleb128 0x5
 2200 01fb 39       		.uleb128 0x39
 2201 01fc 0B       		.uleb128 0xb
 2202 01fd 27       		.uleb128 0x27
 2203 01fe 19       		.uleb128 0x19
 2204 01ff 20       		.uleb128 0x20
 2205 0200 0B       		.uleb128 0xb
 2206 0201 01       		.uleb128 0x1
 2207 0202 13       		.uleb128 0x13
 2208 0203 00       		.byte	0
 2209 0204 00       		.byte	0
 2210 0205 23       		.uleb128 0x23
 2211 0206 2E       		.uleb128 0x2e
 2212 0207 01       		.byte	0x1
 2213 0208 03       		.uleb128 0x3
 2214 0209 0E       		.uleb128 0xe
 2215 020a 3A       		.uleb128 0x3a
 2216 020b 0B       		.uleb128 0xb
 2217 020c 3B       		.uleb128 0x3b
 2218 020d 05       		.uleb128 0x5
 2219 020e 39       		.uleb128 0x39
 2220 020f 0B       		.uleb128 0xb
 2221 0210 27       		.uleb128 0x27
 2222 0211 19       		.uleb128 0x19
 2223 0212 20       		.uleb128 0x20
 2224 0213 0B       		.uleb128 0xb
 2225 0214 00       		.byte	0
ARM GAS  /tmp/ccPQBhoI.s 			page 70


 2226 0215 00       		.byte	0
 2227 0216 00       		.byte	0
 2228              		.section	.debug_loclists,"",%progbits
 2229 0000 25000000 		.4byte	.Ldebug_loc3-.Ldebug_loc2
 2230              	.Ldebug_loc2:
 2231 0004 0500     		.2byte	0x5
 2232 0006 04       		.byte	0x4
 2233 0007 00       		.byte	0
 2234 0008 00000000 		.4byte	0
 2235              	.Ldebug_loc0:
 2236              	.LVUS1:
 2237 000c 02       		.uleb128 .LVU2
 2238 000d 00       		.uleb128 .LVU10
 2239              	.LLST1:
 2240 000e 04       		.byte	0x4
 2241 000f 00       		.uleb128 .LVL0-.Ltext0
 2242 0010 0C       		.uleb128 .LVL1-.Ltext0
 2243 0011 02       		.uleb128 0x2
 2244 0012 31       		.byte	0x31
 2245 0013 9F       		.byte	0x9f
 2246 0014 00       		.byte	0
 2247              	.LVUS2:
 2248 0015 02       		.uleb128 .LVU2
 2249 0016 00       		.uleb128 .LVU10
 2250              	.LLST2:
 2251 0017 04       		.byte	0x4
 2252 0018 00       		.uleb128 .LVL0-.Ltext0
 2253 0019 0C       		.uleb128 .LVL1-.Ltext0
 2254 001a 02       		.uleb128 0x2
 2255 001b 3B       		.byte	0x3b
 2256 001c 9F       		.byte	0x9f
 2257 001d 00       		.byte	0
 2258              	.LVUS4:
 2259 001e 01       		.uleb128 .LVU72
 2260 001f 00       		.uleb128 .LVU77
 2261              	.LLST4:
 2262 0020 04       		.byte	0x4
 2263 0021 A601     		.uleb128 .LVL2-.Ltext0
 2264 0023 B001     		.uleb128 .LVL3-.Ltext0
 2265 0025 02       		.uleb128 0x2
 2266 0026 3B       		.byte	0x3b
 2267 0027 9F       		.byte	0x9f
 2268 0028 00       		.byte	0
 2269              	.Ldebug_loc3:
 2270              		.section	.debug_aranges,"",%progbits
 2271 0000 1C000000 		.4byte	0x1c
 2272 0004 0200     		.2byte	0x2
 2273 0006 00000000 		.4byte	.Ldebug_info0
 2274 000a 04       		.byte	0x4
 2275 000b 00       		.byte	0
 2276 000c 0000     		.2byte	0
 2277 000e 0000     		.2byte	0
 2278 0010 00000000 		.4byte	.Ltext0
 2279 0014 8C010000 		.4byte	.Letext0-.Ltext0
 2280 0018 00000000 		.4byte	0
 2281 001c 00000000 		.4byte	0
 2282              		.section	.debug_rnglists,"",%progbits
ARM GAS  /tmp/ccPQBhoI.s 			page 71


 2283              	.Ldebug_ranges0:
 2284 0000 33000000 		.4byte	.Ldebug_ranges3-.Ldebug_ranges2
 2285              	.Ldebug_ranges2:
 2286 0004 0500     		.2byte	0x5
 2287 0006 04       		.byte	0x4
 2288 0007 00       		.byte	0
 2289 0008 00000000 		.4byte	0
 2290              	.LLRL0:
 2291 000c 04       		.byte	0x4
 2292 000d 00       		.uleb128 .LBB7-.Ltext0
 2293 000e 02       		.uleb128 .LBE7-.Ltext0
 2294 000f 04       		.byte	0x4
 2295 0010 04       		.uleb128 .LBB11-.Ltext0
 2296 0011 06       		.uleb128 .LBE11-.Ltext0
 2297 0012 04       		.byte	0x4
 2298 0013 08       		.uleb128 .LBB12-.Ltext0
 2299 0014 0C       		.uleb128 .LBE12-.Ltext0
 2300 0015 00       		.byte	0
 2301              	.LLRL3:
 2302 0016 04       		.byte	0x4
 2303 0017 A601     		.uleb128 .LBB13-.Ltext0
 2304 0019 AA01     		.uleb128 .LBE13-.Ltext0
 2305 001b 04       		.byte	0x4
 2306 001c AE01     		.uleb128 .LBB16-.Ltext0
 2307 001e B001     		.uleb128 .LBE16-.Ltext0
 2308 0020 00       		.byte	0
 2309              	.LLRL5:
 2310 0021 04       		.byte	0x4
 2311 0022 D001     		.uleb128 .LBB17-.Ltext0
 2312 0024 DA01     		.uleb128 .LBE17-.Ltext0
 2313 0026 04       		.byte	0x4
 2314 0027 FC01     		.uleb128 .LBB18-.Ltext0
 2315 0029 9C02     		.uleb128 .LBE18-.Ltext0
 2316 002b 00       		.byte	0
 2317              	.LLRL6:
 2318 002c 04       		.byte	0x4
 2319 002d D002     		.uleb128 .LBB19-.Ltext0
 2320 002f DC02     		.uleb128 .LBE19-.Ltext0
 2321 0031 04       		.byte	0x4
 2322 0032 FE02     		.uleb128 .LBB20-.Ltext0
 2323 0034 8C03     		.uleb128 .LBE20-.Ltext0
 2324 0036 00       		.byte	0
 2325              	.Ldebug_ranges3:
 2326              		.section	.debug_line,"",%progbits
 2327              	.Ldebug_line0:
 2328 0000 42030000 		.section	.debug_str,"MS",%progbits,1
 2328      0300EB00 
 2328      00000201 
 2328      FB0E0D00 
 2328      01010101 
 2329              	.LASF29:
 2330 0000 5553425F 		.ascii	"USB_LP_CAN1_RX0_IRQn\000"
 2330      4C505F43 
 2330      414E315F 
 2330      5258305F 
 2330      4952516E 
 2331              	.LASF104:
ARM GAS  /tmp/ccPQBhoI.s 			page 72


 2332 0015 53515231 		.ascii	"SQR1\000"
 2332      00
 2333              	.LASF105:
 2334 001a 53515232 		.ascii	"SQR2\000"
 2334      00
 2335              	.LASF106:
 2336 001f 53515233 		.ascii	"SQR3\000"
 2336      00
 2337              	.LASF127:
 2338 0024 41504231 		.ascii	"APB1ENR\000"
 2338      454E5200 
 2339              	.LASF96:
 2340 002c 43504143 		.ascii	"CPACR\000"
 2340      5200
 2341              	.LASF153:
 2342 0032 73746F70 		.ascii	"stop_process\000"
 2342      5F70726F 
 2342      63657373 
 2342      00
 2343              	.LASF119:
 2344 003f 42535252 		.ascii	"BSRR\000"
 2344      00
 2345              	.LASF123:
 2346 0044 41504232 		.ascii	"APB2RSTR\000"
 2346      52535452 
 2346      00
 2347              	.LASF31:
 2348 004d 43414E31 		.ascii	"CAN1_SCE_IRQn\000"
 2348      5F534345 
 2348      5F495251 
 2348      6E00
 2349              	.LASF26:
 2350 005b 444D4131 		.ascii	"DMA1_Channel7_IRQn\000"
 2350      5F436861 
 2350      6E6E656C 
 2350      375F4952 
 2350      516E00
 2351              	.LASF43:
 2352 006e 49324332 		.ascii	"I2C2_ER_IRQn\000"
 2352      5F45525F 
 2352      4952516E 
 2352      00
 2353              	.LASF144:
 2354 007b 4143435F 		.ascii	"ACC_COMP\000"
 2354      434F4D50 
 2354      00
 2355              	.LASF39:
 2356 0084 54494D34 		.ascii	"TIM4_IRQn\000"
 2356      5F495251 
 2356      6E00
 2357              	.LASF21:
 2358 008e 444D4131 		.ascii	"DMA1_Channel2_IRQn\000"
 2358      5F436861 
 2358      6E6E656C 
 2358      325F4952 
 2358      516E00
 2359              	.LASF154:
ARM GAS  /tmp/ccPQBhoI.s 			page 73


 2360 00a1 4E564943 		.ascii	"NVIC_SetPriority\000"
 2360      5F536574 
 2360      5072696F 
 2360      72697479 
 2360      00
 2361              	.LASF65:
 2362 00b2 756E7369 		.ascii	"unsigned int\000"
 2362      676E6564 
 2362      20696E74 
 2362      00
 2363              	.LASF90:
 2364 00bf 44465352 		.ascii	"DFSR\000"
 2364      00
 2365              	.LASF128:
 2366 00c4 42444352 		.ascii	"BDCR\000"
 2366      00
 2367              	.LASF59:
 2368 00c9 5F5F696E 		.ascii	"__int32_t\000"
 2368      7433325F 
 2368      7400
 2369              	.LASF13:
 2370 00d3 464C4153 		.ascii	"FLASH_IRQn\000"
 2370      485F4952 
 2370      516E00
 2371              	.LASF15:
 2372 00de 45585449 		.ascii	"EXTI0_IRQn\000"
 2372      305F4952 
 2372      516E00
 2373              	.LASF116:
 2374 00e9 444D415F 		.ascii	"DMA_Channel_TypeDef\000"
 2374      4368616E 
 2374      6E656C5F 
 2374      54797065 
 2374      44656600 
 2375              	.LASF49:
 2376 00fd 45585449 		.ascii	"EXTI15_10_IRQn\000"
 2376      31355F31 
 2376      305F4952 
 2376      516E00
 2377              	.LASF7:
 2378 010c 50656E64 		.ascii	"PendSV_IRQn\000"
 2378      53565F49 
 2378      52516E00 
 2379              	.LASF113:
 2380 0118 434E4454 		.ascii	"CNDTR\000"
 2380      5200
 2381              	.LASF14:
 2382 011e 5243435F 		.ascii	"RCC_IRQn\000"
 2382      4952516E 
 2382      00
 2383              	.LASF2:
 2384 0127 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 2384      72794D61 
 2384      6E616765 
 2384      6D656E74 
 2384      5F495251 
 2385              	.LASF141:
ARM GAS  /tmp/ccPQBhoI.s 			page 74


 2386 013d 54494D5F 		.ascii	"TIM_TypeDef\000"
 2386      54797065 
 2386      44656600 
 2387              	.LASF69:
 2388 0149 75696E74 		.ascii	"uint32_t\000"
 2388      33325F74 
 2388      00
 2389              	.LASF94:
 2390 0152 4D4D4652 		.ascii	"MMFR\000"
 2390      00
 2391              	.LASF139:
 2392 0157 42445452 		.ascii	"BDTR\000"
 2392      00
 2393              	.LASF70:
 2394 015c 49534552 		.ascii	"ISER\000"
 2394      00
 2395              	.LASF33:
 2396 0161 54494D31 		.ascii	"TIM1_BRK_IRQn\000"
 2396      5F42524B 
 2396      5F495251 
 2396      6E00
 2397              	.LASF135:
 2398 016f 43435231 		.ascii	"CCR1\000"
 2398      00
 2399              	.LASF136:
 2400 0174 43435232 		.ascii	"CCR2\000"
 2400      00
 2401              	.LASF137:
 2402 0179 43435233 		.ascii	"CCR3\000"
 2402      00
 2403              	.LASF73:
 2404 017e 52534552 		.ascii	"RSERVED1\000"
 2404      56454431 
 2404      00
 2405              	.LASF132:
 2406 0187 43434D52 		.ascii	"CCMR1\000"
 2406      3100
 2407              	.LASF133:
 2408 018d 43434D52 		.ascii	"CCMR2\000"
 2408      3200
 2409              	.LASF44:
 2410 0193 53504931 		.ascii	"SPI1_IRQn\000"
 2410      5F495251 
 2410      6E00
 2411              	.LASF67:
 2412 019d 696E7431 		.ascii	"int16_t\000"
 2412      365F7400 
 2413              	.LASF23:
 2414 01a5 444D4131 		.ascii	"DMA1_Channel4_IRQn\000"
 2414      5F436861 
 2414      6E6E656C 
 2414      345F4952 
 2414      516E00
 2415              	.LASF155:
 2416 01b8 4E564943 		.ascii	"NVIC_EnableIRQ\000"
 2416      5F456E61 
 2416      626C6549 
ARM GAS  /tmp/ccPQBhoI.s 			page 75


 2416      525100
 2417              	.LASF64:
 2418 01c7 6C6F6E67 		.ascii	"long long unsigned int\000"
 2418      206C6F6E 
 2418      6720756E 
 2418      7369676E 
 2418      65642069 
 2419              	.LASF148:
 2420 01de 4952516E 		.ascii	"IRQn\000"
 2420      00
 2421              	.LASF30:
 2422 01e3 43414E31 		.ascii	"CAN1_RX1_IRQn\000"
 2422      5F525831 
 2422      5F495251 
 2422      6E00
 2423              	.LASF114:
 2424 01f1 43504152 		.ascii	"CPAR\000"
 2424      00
 2425              	.LASF28:
 2426 01f6 5553425F 		.ascii	"USB_HP_CAN1_TX_IRQn\000"
 2426      48505F43 
 2426      414E315F 
 2426      54585F49 
 2426      52516E00 
 2427              	.LASF151:
 2428 020a 7372632F 		.ascii	"src/drivers/adc.c\000"
 2428      64726976 
 2428      6572732F 
 2428      6164632E 
 2428      6300
 2429              	.LASF52:
 2430 021c 4952516E 		.ascii	"IRQn_Type\000"
 2430      5F547970 
 2430      6500
 2431              	.LASF47:
 2432 0226 55534152 		.ascii	"USART2_IRQn\000"
 2432      54325F49 
 2432      52516E00 
 2433              	.LASF83:
 2434 0232 43505549 		.ascii	"CPUID\000"
 2434      4400
 2435              	.LASF129:
 2436 0238 5243435F 		.ascii	"RCC_TypeDef\000"
 2436      54797065 
 2436      44656600 
 2437              	.LASF93:
 2438 0244 41465352 		.ascii	"AFSR\000"
 2438      00
 2439              	.LASF131:
 2440 0249 44494552 		.ascii	"DIER\000"
 2440      00
 2441              	.LASF17:
 2442 024e 45585449 		.ascii	"EXTI2_IRQn\000"
 2442      325F4952 
 2442      516E00
 2443              	.LASF124:
 2444 0259 41504231 		.ascii	"APB1RSTR\000"
ARM GAS  /tmp/ccPQBhoI.s 			page 76


 2444      52535452 
 2444      00
 2445              	.LASF42:
 2446 0262 49324332 		.ascii	"I2C2_EV_IRQn\000"
 2446      5F45565F 
 2446      4952516E 
 2446      00
 2447              	.LASF89:
 2448 026f 48465352 		.ascii	"HFSR\000"
 2448      00
 2449              	.LASF134:
 2450 0274 43434552 		.ascii	"CCER\000"
 2450      00
 2451              	.LASF25:
 2452 0279 444D4131 		.ascii	"DMA1_Channel6_IRQn\000"
 2452      5F436861 
 2452      6E6E656C 
 2452      365F4952 
 2452      516E00
 2453              	.LASF86:
 2454 028c 41495243 		.ascii	"AIRCR\000"
 2454      5200
 2455              	.LASF38:
 2456 0292 54494D33 		.ascii	"TIM3_IRQn\000"
 2456      5F495251 
 2456      6E00
 2457              	.LASF20:
 2458 029c 444D4131 		.ascii	"DMA1_Channel1_IRQn\000"
 2458      5F436861 
 2458      6E6E656C 
 2458      315F4952 
 2458      516E00
 2459              	.LASF125:
 2460 02af 41484245 		.ascii	"AHBENR\000"
 2460      4E5200
 2461              	.LASF66:
 2462 02b6 75696E74 		.ascii	"uint8_t\000"
 2462      385F7400 
 2463              	.LASF138:
 2464 02be 43435234 		.ascii	"CCR4\000"
 2464      00
 2465              	.LASF130:
 2466 02c3 534D4352 		.ascii	"SMCR\000"
 2466      00
 2467              	.LASF51:
 2468 02c8 55534257 		.ascii	"USBWakeUp_IRQn\000"
 2468      616B6555 
 2468      705F4952 
 2468      516E00
 2469              	.LASF152:
 2470 02d7 2F686F6D 		.ascii	"/home/umesh_adwait/sensor_ppg\000"
 2470      652F756D 
 2470      6573685F 
 2470      61647761 
 2470      69742F73 
 2471              	.LASF63:
 2472 02f5 6C6F6E67 		.ascii	"long long int\000"
ARM GAS  /tmp/ccPQBhoI.s 			page 77


 2472      206C6F6E 
 2472      6720696E 
 2472      7400
 2473              	.LASF9:
 2474 0303 57574447 		.ascii	"WWDG_IRQn\000"
 2474      5F495251 
 2474      6E00
 2475              	.LASF87:
 2476 030d 53484353 		.ascii	"SHCSR\000"
 2476      5200
 2477              	.LASF142:
 2478 0313 6164635F 		.ascii	"adc_buffer\000"
 2478      62756666 
 2478      657200
 2479              	.LASF88:
 2480 031e 43465352 		.ascii	"CFSR\000"
 2480      00
 2481              	.LASF56:
 2482 0323 5F5F696E 		.ascii	"__int16_t\000"
 2482      7431365F 
 2482      7400
 2483              	.LASF3:
 2484 032d 42757346 		.ascii	"BusFault_IRQn\000"
 2484      61756C74 
 2484      5F495251 
 2484      6E00
 2485              	.LASF118:
 2486 033b 444D415F 		.ascii	"DMA_TypeDef\000"
 2486      54797065 
 2486      44656600 
 2487              	.LASF19:
 2488 0347 45585449 		.ascii	"EXTI4_IRQn\000"
 2488      345F4952 
 2488      516E00
 2489              	.LASF10:
 2490 0352 5056445F 		.ascii	"PVD_IRQn\000"
 2490      4952516E 
 2490      00
 2491              	.LASF107:
 2492 035b 4A535152 		.ascii	"JSQR\000"
 2492      00
 2493              	.LASF76:
 2494 0360 49435052 		.ascii	"ICPR\000"
 2494      00
 2495              	.LASF126:
 2496 0365 41504232 		.ascii	"APB2ENR\000"
 2496      454E5200 
 2497              	.LASF145:
 2498 036d 5F426F6F 		.ascii	"_Bool\000"
 2498      6C00
 2499              	.LASF22:
 2500 0373 444D4131 		.ascii	"DMA1_Channel3_IRQn\000"
 2500      5F436861 
 2500      6E6E656C 
 2500      335F4952 
 2500      516E00
 2501              	.LASF98:
ARM GAS  /tmp/ccPQBhoI.s 			page 78


 2502 0386 534D5052 		.ascii	"SMPR1\000"
 2502      3100
 2503              	.LASF99:
 2504 038c 534D5052 		.ascii	"SMPR2\000"
 2504      3200
 2505              	.LASF40:
 2506 0392 49324331 		.ascii	"I2C1_EV_IRQn\000"
 2506      5F45565F 
 2506      4952516E 
 2506      00
 2507              	.LASF150:
 2508 039f 474E5520 		.ascii	"GNU C11 13.3.1 20240614 -mthumb -mcpu=cortex-m3 -mf"
 2508      43313120 
 2508      31332E33 
 2508      2E312032 
 2508      30323430 
 2509 03d2 6C6F6174 		.ascii	"loat-abi=soft -march=armv7-m -g -Os -std=c11 -fno-c"
 2509      2D616269 
 2509      3D736F66 
 2509      74202D6D 
 2509      61726368 
 2510 0405 6F6D6D6F 		.ascii	"ommon\000"
 2510      6E00
 2511              	.LASF81:
 2512 040b 53544952 		.ascii	"STIR\000"
 2512      00
 2513              	.LASF91:
 2514 0410 4D4D4641 		.ascii	"MMFAR\000"
 2514      5200
 2515              	.LASF50:
 2516 0416 5254435F 		.ascii	"RTC_Alarm_IRQn\000"
 2516      416C6172 
 2516      6D5F4952 
 2516      516E00
 2517              	.LASF12:
 2518 0425 5254435F 		.ascii	"RTC_IRQn\000"
 2518      4952516E 
 2518      00
 2519              	.LASF108:
 2520 042e 4A445231 		.ascii	"JDR1\000"
 2520      00
 2521              	.LASF109:
 2522 0433 4A445232 		.ascii	"JDR2\000"
 2522      00
 2523              	.LASF110:
 2524 0438 4A445233 		.ascii	"JDR3\000"
 2524      00
 2525              	.LASF111:
 2526 043d 4A445234 		.ascii	"JDR4\000"
 2526      00
 2527              	.LASF71:
 2528 0442 52455345 		.ascii	"RESERVED0\000"
 2528      52564544 
 2528      3000
 2529              	.LASF75:
 2530 044c 52455345 		.ascii	"RESERVED2\000"
 2530      52564544 
ARM GAS  /tmp/ccPQBhoI.s 			page 79


 2530      3200
 2531              	.LASF77:
 2532 0456 52455345 		.ascii	"RESERVED3\000"
 2532      52564544 
 2532      3300
 2533              	.LASF79:
 2534 0460 52455345 		.ascii	"RESERVED4\000"
 2534      52564544 
 2534      3400
 2535              	.LASF80:
 2536 046a 52455345 		.ascii	"RESERVED5\000"
 2536      52564544 
 2536      3500
 2537              	.LASF57:
 2538 0474 73686F72 		.ascii	"short int\000"
 2538      7420696E 
 2538      7400
 2539              	.LASF60:
 2540 047e 6C6F6E67 		.ascii	"long int\000"
 2540      20696E74 
 2540      00
 2541              	.LASF46:
 2542 0487 55534152 		.ascii	"USART1_IRQn\000"
 2542      54315F49 
 2542      52516E00 
 2543              	.LASF140:
 2544 0493 444D4152 		.ascii	"DMAR\000"
 2544      00
 2545              	.LASF115:
 2546 0498 434D4152 		.ascii	"CMAR\000"
 2546      00
 2547              	.LASF0:
 2548 049d 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 2548      61736B61 
 2548      626C6549 
 2548      6E745F49 
 2548      52516E00 
 2549              	.LASF149:
 2550 04b1 7072696F 		.ascii	"priority\000"
 2550      72697479 
 2550      00
 2551              	.LASF36:
 2552 04ba 54494D31 		.ascii	"TIM1_CC_IRQn\000"
 2552      5F43435F 
 2552      4952516E 
 2552      00
 2553              	.LASF34:
 2554 04c7 54494D31 		.ascii	"TIM1_UP_IRQn\000"
 2554      5F55505F 
 2554      4952516E 
 2554      00
 2555              	.LASF122:
 2556 04d4 43464752 		.ascii	"CFGR\000"
 2556      00
 2557              	.LASF143:
 2558 04d9 6164635F 		.ascii	"adc_val\000"
 2558      76616C00 
ARM GAS  /tmp/ccPQBhoI.s 			page 80


 2559              	.LASF16:
 2560 04e1 45585449 		.ascii	"EXTI1_IRQn\000"
 2560      315F4952 
 2560      516E00
 2561              	.LASF82:
 2562 04ec 4E564943 		.ascii	"NVIC_Type\000"
 2562      5F547970 
 2562      6500
 2563              	.LASF97:
 2564 04f6 5343425F 		.ascii	"SCB_Type\000"
 2564      54797065 
 2564      00
 2565              	.LASF92:
 2566 04ff 42464152 		.ascii	"BFAR\000"
 2566      00
 2567              	.LASF35:
 2568 0504 54494D31 		.ascii	"TIM1_TRG_COM_IRQn\000"
 2568      5F545247 
 2568      5F434F4D 
 2568      5F495251 
 2568      6E00
 2569              	.LASF121:
 2570 0516 4750494F 		.ascii	"GPIO_TypeDef\000"
 2570      5F547970 
 2570      65446566 
 2570      00
 2571              	.LASF85:
 2572 0523 56544F52 		.ascii	"VTOR\000"
 2572      00
 2573              	.LASF41:
 2574 0528 49324331 		.ascii	"I2C1_ER_IRQn\000"
 2574      5F45525F 
 2574      4952516E 
 2574      00
 2575              	.LASF8:
 2576 0535 53797354 		.ascii	"SysTick_IRQn\000"
 2576      69636B5F 
 2576      4952516E 
 2576      00
 2577              	.LASF84:
 2578 0542 49435352 		.ascii	"ICSR\000"
 2578      00
 2579              	.LASF62:
 2580 0547 6C6F6E67 		.ascii	"long unsigned int\000"
 2580      20756E73 
 2580      69676E65 
 2580      6420696E 
 2580      7400
 2581              	.LASF37:
 2582 0559 54494D32 		.ascii	"TIM2_IRQn\000"
 2582      5F495251 
 2582      6E00
 2583              	.LASF68:
 2584 0563 696E7433 		.ascii	"int32_t\000"
 2584      325F7400 
 2585              	.LASF6:
 2586 056b 44656275 		.ascii	"DebugMonitor_IRQn\000"
ARM GAS  /tmp/ccPQBhoI.s 			page 81


 2586      674D6F6E 
 2586      69746F72 
 2586      5F495251 
 2586      6E00
 2587              	.LASF4:
 2588 057d 55736167 		.ascii	"UsageFault_IRQn\000"
 2588      65466175 
 2588      6C745F49 
 2588      52516E00 
 2589              	.LASF55:
 2590 058d 756E7369 		.ascii	"unsigned char\000"
 2590      676E6564 
 2590      20636861 
 2590      7200
 2591              	.LASF61:
 2592 059b 5F5F7569 		.ascii	"__uint32_t\000"
 2592      6E743332 
 2592      5F7400
 2593              	.LASF32:
 2594 05a6 45585449 		.ascii	"EXTI9_5_IRQn\000"
 2594      395F355F 
 2594      4952516E 
 2594      00
 2595              	.LASF5:
 2596 05b3 53564361 		.ascii	"SVCall_IRQn\000"
 2596      6C6C5F49 
 2596      52516E00 
 2597              	.LASF72:
 2598 05bf 49434552 		.ascii	"ICER\000"
 2598      00
 2599              	.LASF45:
 2600 05c4 53504932 		.ascii	"SPI2_IRQn\000"
 2600      5F495251 
 2600      6E00
 2601              	.LASF78:
 2602 05ce 49414252 		.ascii	"IABR\000"
 2602      00
 2603              	.LASF112:
 2604 05d3 4144435F 		.ascii	"ADC_TypeDef\000"
 2604      54797065 
 2604      44656600 
 2605              	.LASF24:
 2606 05df 444D4131 		.ascii	"DMA1_Channel5_IRQn\000"
 2606      5F436861 
 2606      6E6E656C 
 2606      355F4952 
 2606      516E00
 2607              	.LASF53:
 2608 05f2 5F5F7569 		.ascii	"__uint8_t\000"
 2608      6E74385F 
 2608      7400
 2609              	.LASF54:
 2610 05fc 7369676E 		.ascii	"signed char\000"
 2610      65642063 
 2610      68617200 
 2611              	.LASF58:
 2612 0608 73686F72 		.ascii	"short unsigned int\000"
ARM GAS  /tmp/ccPQBhoI.s 			page 82


 2612      7420756E 
 2612      7369676E 
 2612      65642069 
 2612      6E7400
 2613              	.LASF18:
 2614 061b 45585449 		.ascii	"EXTI3_IRQn\000"
 2614      335F4952 
 2614      516E00
 2615              	.LASF117:
 2616 0626 49464352 		.ascii	"IFCR\000"
 2616      00
 2617              	.LASF1:
 2618 062b 48617264 		.ascii	"HardFault_IRQn\000"
 2618      4661756C 
 2618      745F4952 
 2618      516E00
 2619              	.LASF74:
 2620 063a 49535052 		.ascii	"ISPR\000"
 2620      00
 2621              	.LASF100:
 2622 063f 4A4F4652 		.ascii	"JOFR1\000"
 2622      3100
 2623              	.LASF101:
 2624 0645 4A4F4652 		.ascii	"JOFR2\000"
 2624      3200
 2625              	.LASF102:
 2626 064b 4A4F4652 		.ascii	"JOFR3\000"
 2626      3300
 2627              	.LASF103:
 2628 0651 4A4F4652 		.ascii	"JOFR4\000"
 2628      3400
 2629              	.LASF27:
 2630 0657 41444331 		.ascii	"ADC1_2_IRQn\000"
 2630      5F325F49 
 2630      52516E00 
 2631              	.LASF95:
 2632 0663 49534152 		.ascii	"ISAR\000"
 2632      00
 2633              	.LASF147:
 2634 0668 6164635F 		.ascii	"adc_init_cont\000"
 2634      696E6974 
 2634      5F636F6E 
 2634      7400
 2635              	.LASF48:
 2636 0676 55534152 		.ascii	"USART3_IRQn\000"
 2636      54335F49 
 2636      52516E00 
 2637              	.LASF11:
 2638 0682 54414D50 		.ascii	"TAMPER_IRQn\000"
 2638      45525F49 
 2638      52516E00 
 2639              	.LASF146:
 2640 068e 73746172 		.ascii	"start_process\000"
 2640      745F7072 
 2640      6F636573 
 2640      7300
 2641              	.LASF120:
ARM GAS  /tmp/ccPQBhoI.s 			page 83


 2642 069c 4C434B52 		.ascii	"LCKR\000"
 2642      00
 2643              		.ident	"GCC: (Arm GNU Toolchain 13.3.Rel1 (Build arm-13.24)) 13.3.1 20240614"
ARM GAS  /tmp/ccPQBhoI.s 			page 84


DEFINED SYMBOLS
                            *ABS*:00000000 adc.c
     /tmp/ccPQBhoI.s:18     .text:00000000 $t
     /tmp/ccPQBhoI.s:24     .text:00000000 adc_init_cont
     /tmp/ccPQBhoI.s:278    .text:00000104 $d
     /tmp/ccPQBhoI.s:288    .text:0000011c $t
     /tmp/ccPQBhoI.s:294    .text:0000011c stop_process
     /tmp/ccPQBhoI.s:327    .text:00000140 $d
     /tmp/ccPQBhoI.s:331    .text:00000144 $t
     /tmp/ccPQBhoI.s:337    .text:00000144 start_process
     /tmp/ccPQBhoI.s:404    .text:00000184 $d
     /tmp/ccPQBhoI.s:422    .bss:00000002 ACC_COMP
     /tmp/ccPQBhoI.s:418    .bss:00000000 adc_val
     /tmp/ccPQBhoI.s:427    .bss:00000004 adc_buffer
     /tmp/ccPQBhoI.s:414    .bss:00000000 $d

NO UNDEFINED SYMBOLS
