<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/  http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><id>8741</id>
	<dc:title xml:lang="en-US">Concrete quantum cryptanalysis of binary elliptic curves</dc:title>
	<dc:creator>Banegas, Gustavo</dc:creator>
	<dc:creator>Bernstein, Daniel J. </dc:creator>
	<dc:creator>van Hoof, Iggy</dc:creator>
	<dc:creator>Lange, Tanja</dc:creator>
	<dc:subject xml:lang="en-US">Quantum cryptanalysis</dc:subject>
	<dc:subject xml:lang="en-US">elliptic curves</dc:subject>
	<dc:subject xml:lang="en-US">quantum resource estimation</dc:subject>
	<dc:subject xml:lang="en-US">quantum gates</dc:subject>
	<dc:subject xml:lang="en-US">Shor’s algorithm</dc:subject>
	<dc:description xml:lang="en-US">This paper analyzes and optimizes quantum circuits for computing discrete logarithms on binary elliptic curves, including reversible circuits for fixed-base-point scalar multiplication and the full stack of relevant subroutines. The main optimization target is the size of the quantum computer, i.e., the number of logical qubits required, as this appears to be the main obstacle to implementing Shor’s polynomial-time discrete-logarithm algorithm. The secondary optimization target is the number of logical Toffoli gates. For an elliptic curve over a field of 2n elements, this paper reduces the number of qubits to 7n + ⌊log2(n)⌋ + 9. At the same time this paper reduces the number of Toffoli gates to 48n3 + 8nlog2(3)+1 + 352n2 log2(n) + 512n2 + O(nlog2(3)) with double-and-add scalar multiplication, and a logarithmic factor smaller with fixed-window scalar multiplication. The number of CNOT gates is also O(n3). Exact gate counts are given for various sizes of elliptic curves currently used for cryptography.</dc:description>
	<dc:publisher xml:lang="en-US">Ruhr-Universität Bochum</dc:publisher>
	<dc:date>2020-12-03</dc:date>
	<dc:type>info:eu-repo/semantics/article</dc:type>
	<dc:type>info:eu-repo/semantics/publishedVersion</dc:type>
	<dc:format>application/pdf</dc:format>
	<dc:identifier>https://tches.iacr.org/index.php/TCHES/article/view/8741</dc:identifier>
	<dc:identifier>10.46586/tches.v2021.i1.451-472</dc:identifier>
	<dc:source xml:lang="en-US">IACR Transactions on Cryptographic Hardware and Embedded Systems; Volume 2021, Issue 1; 451-472</dc:source>
	<dc:source>2569-2925</dc:source>
	<dc:language>eng</dc:language>
	<dc:relation>https://tches.iacr.org/index.php/TCHES/article/view/8741/8341</dc:relation>
	<dc:rights xml:lang="en-US">Copyright (c) 2020 Gustavo Banegas, Daniel J. Bernstein, Iggy van Hoof, Tanja Lange</dc:rights>
	<dc:rights xml:lang="en-US">https://creativecommons.org/licenses/by/4.0/</dc:rights>
</oai_dc:dc>