// Seed: 427332499
`timescale 1 ps / 1ps
module module_0;
  initial begin
    id_0 <= id_0 !== 1'd0;
  end
  logic id_1;
  logic id_2;
  logic id_3 = id_1;
  assign id_3 = id_2;
endmodule
