Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb  3 23:36:58 2021
| Host         : noodle-box running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file us_arm_control_wrapper_timing_summary_routed.rpt -pb us_arm_control_wrapper_timing_summary_routed.pb -rpx us_arm_control_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : us_arm_control_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 65 register/latch pins with no clock driven by root clock pin: us_sensor_i/FSM_sequential_state_ff_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: us_sensor_i/FSM_sequential_state_ff_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.643        0.000                      0                  212        0.268        0.000                      0                  212        4.500        0.000                       0                   213  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.643        0.000                      0                  212        0.268        0.000                      0                  212        4.500        0.000                       0                   213  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 us_sensor_i/delay_ff_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/delay_ff_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 2.321ns (36.686%)  route 4.006ns (63.314%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.560     5.081    us_sensor_i/CLK
    SLICE_X39Y36         FDCE                                         r  us_sensor_i/delay_ff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  us_sensor_i/delay_ff_reg[15]/Q
                         net (fo=4, routed)           0.972     6.472    us_sensor_i/delay_ff[15]
    SLICE_X36Y38         LUT2 (Prop_lut2_I0_O)        0.296     6.768 r  us_sensor_i/delay_nxt1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.768    us_sensor_i/delay_nxt1_carry__0_i_7_n_1
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.318 r  us_sensor_i/delay_nxt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.318    us_sensor_i/delay_nxt1_carry__0_n_1
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  us_sensor_i/delay_nxt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.432    us_sensor_i/delay_nxt1_carry__1_n_1
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  us_sensor_i/delay_nxt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.546    us_sensor_i/delay_nxt1_carry__2_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  us_sensor_i/delay_nxt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.660    us_sensor_i/delay_nxt1_carry__3_n_1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  us_sensor_i/delay_nxt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.774    us_sensor_i/delay_nxt1_carry__4_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  us_sensor_i/delay_nxt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.888    us_sensor_i/delay_nxt1_carry__5_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.045 r  us_sensor_i/delay_nxt1_carry__6/CO[1]
                         net (fo=131, routed)         3.034    11.079    us_sensor_i/p_0_in_0
    SLICE_X39Y34         LUT4 (Prop_lut4_I1_O)        0.329    11.408 r  us_sensor_i/delay_ff[6]_i_1/O
                         net (fo=1, routed)           0.000    11.408    us_sensor_i/delay_nxt[6]
    SLICE_X39Y34         FDCE                                         r  us_sensor_i/delay_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.439    14.780    us_sensor_i/CLK
    SLICE_X39Y34         FDCE                                         r  us_sensor_i/delay_ff_reg[6]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X39Y34         FDCE (Setup_fdce_C_D)        0.031    15.051    us_sensor_i/delay_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -11.408    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 us_sensor_i/delay_ff_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/delay_ff_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.323ns  (logic 2.321ns (36.710%)  route 4.002ns (63.290%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.560     5.081    us_sensor_i/CLK
    SLICE_X39Y36         FDCE                                         r  us_sensor_i/delay_ff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  us_sensor_i/delay_ff_reg[15]/Q
                         net (fo=4, routed)           0.972     6.472    us_sensor_i/delay_ff[15]
    SLICE_X36Y38         LUT2 (Prop_lut2_I0_O)        0.296     6.768 r  us_sensor_i/delay_nxt1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.768    us_sensor_i/delay_nxt1_carry__0_i_7_n_1
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.318 r  us_sensor_i/delay_nxt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.318    us_sensor_i/delay_nxt1_carry__0_n_1
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  us_sensor_i/delay_nxt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.432    us_sensor_i/delay_nxt1_carry__1_n_1
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  us_sensor_i/delay_nxt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.546    us_sensor_i/delay_nxt1_carry__2_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  us_sensor_i/delay_nxt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.660    us_sensor_i/delay_nxt1_carry__3_n_1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  us_sensor_i/delay_nxt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.774    us_sensor_i/delay_nxt1_carry__4_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  us_sensor_i/delay_nxt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.888    us_sensor_i/delay_nxt1_carry__5_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.045 r  us_sensor_i/delay_nxt1_carry__6/CO[1]
                         net (fo=131, routed)         3.030    11.075    us_sensor_i/p_0_in_0
    SLICE_X39Y34         LUT4 (Prop_lut4_I1_O)        0.329    11.404 r  us_sensor_i/delay_ff[4]_i_1/O
                         net (fo=1, routed)           0.000    11.404    us_sensor_i/delay_nxt[4]
    SLICE_X39Y34         FDCE                                         r  us_sensor_i/delay_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.439    14.780    us_sensor_i/CLK
    SLICE_X39Y34         FDCE                                         r  us_sensor_i/delay_ff_reg[4]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X39Y34         FDCE (Setup_fdce_C_D)        0.029    15.049    us_sensor_i/delay_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -11.404    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.692ns  (required time - arrival time)
  Source:                 us_sensor_i/delay_ff_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/delay_ff_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 2.316ns (36.636%)  route 4.006ns (63.364%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.560     5.081    us_sensor_i/CLK
    SLICE_X39Y36         FDCE                                         r  us_sensor_i/delay_ff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  us_sensor_i/delay_ff_reg[15]/Q
                         net (fo=4, routed)           0.972     6.472    us_sensor_i/delay_ff[15]
    SLICE_X36Y38         LUT2 (Prop_lut2_I0_O)        0.296     6.768 r  us_sensor_i/delay_nxt1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.768    us_sensor_i/delay_nxt1_carry__0_i_7_n_1
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.318 r  us_sensor_i/delay_nxt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.318    us_sensor_i/delay_nxt1_carry__0_n_1
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  us_sensor_i/delay_nxt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.432    us_sensor_i/delay_nxt1_carry__1_n_1
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  us_sensor_i/delay_nxt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.546    us_sensor_i/delay_nxt1_carry__2_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  us_sensor_i/delay_nxt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.660    us_sensor_i/delay_nxt1_carry__3_n_1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  us_sensor_i/delay_nxt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.774    us_sensor_i/delay_nxt1_carry__4_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  us_sensor_i/delay_nxt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.888    us_sensor_i/delay_nxt1_carry__5_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.045 r  us_sensor_i/delay_nxt1_carry__6/CO[1]
                         net (fo=131, routed)         3.034    11.079    us_sensor_i/p_0_in_0
    SLICE_X39Y34         LUT4 (Prop_lut4_I1_O)        0.324    11.403 r  us_sensor_i/delay_ff[7]_i_1/O
                         net (fo=1, routed)           0.000    11.403    us_sensor_i/delay_nxt[7]
    SLICE_X39Y34         FDCE                                         r  us_sensor_i/delay_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.439    14.780    us_sensor_i/CLK
    SLICE_X39Y34         FDCE                                         r  us_sensor_i/delay_ff_reg[7]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X39Y34         FDCE (Setup_fdce_C_D)        0.075    15.095    us_sensor_i/delay_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -11.403    
  -------------------------------------------------------------------
                         slack                                  3.692    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 us_sensor_i/delay_ff_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/delay_ff_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 2.315ns (36.650%)  route 4.002ns (63.350%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.560     5.081    us_sensor_i/CLK
    SLICE_X39Y36         FDCE                                         r  us_sensor_i/delay_ff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  us_sensor_i/delay_ff_reg[15]/Q
                         net (fo=4, routed)           0.972     6.472    us_sensor_i/delay_ff[15]
    SLICE_X36Y38         LUT2 (Prop_lut2_I0_O)        0.296     6.768 r  us_sensor_i/delay_nxt1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.768    us_sensor_i/delay_nxt1_carry__0_i_7_n_1
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.318 r  us_sensor_i/delay_nxt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.318    us_sensor_i/delay_nxt1_carry__0_n_1
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  us_sensor_i/delay_nxt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.432    us_sensor_i/delay_nxt1_carry__1_n_1
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  us_sensor_i/delay_nxt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.546    us_sensor_i/delay_nxt1_carry__2_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  us_sensor_i/delay_nxt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.660    us_sensor_i/delay_nxt1_carry__3_n_1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  us_sensor_i/delay_nxt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.774    us_sensor_i/delay_nxt1_carry__4_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  us_sensor_i/delay_nxt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.888    us_sensor_i/delay_nxt1_carry__5_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.045 r  us_sensor_i/delay_nxt1_carry__6/CO[1]
                         net (fo=131, routed)         3.030    11.075    us_sensor_i/p_0_in_0
    SLICE_X39Y34         LUT4 (Prop_lut4_I1_O)        0.323    11.398 r  us_sensor_i/delay_ff[5]_i_1/O
                         net (fo=1, routed)           0.000    11.398    us_sensor_i/delay_nxt[5]
    SLICE_X39Y34         FDCE                                         r  us_sensor_i/delay_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.439    14.780    us_sensor_i/CLK
    SLICE_X39Y34         FDCE                                         r  us_sensor_i/delay_ff_reg[5]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X39Y34         FDCE (Setup_fdce_C_D)        0.075    15.095    us_sensor_i/delay_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -11.398    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 us_sensor_i/delay_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/delay_ff_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 2.282ns (37.903%)  route 3.739ns (62.097%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.558     5.079    us_sensor_i/CLK
    SLICE_X39Y34         FDCE                                         r  us_sensor_i/delay_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  us_sensor_i/delay_ff_reg[4]/Q
                         net (fo=3, routed)           1.030     6.565    us_sensor_i/delay_ff[4]
    SLICE_X36Y37         LUT2 (Prop_lut2_I1_O)        0.124     6.689 r  us_sensor_i/delay_nxt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.689    us_sensor_i/delay_nxt1_carry_i_6_n_1
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.221 r  us_sensor_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.221    us_sensor_i/delay_nxt1_carry_n_1
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  us_sensor_i/delay_nxt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.335    us_sensor_i/delay_nxt1_carry__0_n_1
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  us_sensor_i/delay_nxt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.449    us_sensor_i/delay_nxt1_carry__1_n_1
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  us_sensor_i/delay_nxt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.563    us_sensor_i/delay_nxt1_carry__2_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  us_sensor_i/delay_nxt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.677    us_sensor_i/delay_nxt1_carry__3_n_1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.791 r  us_sensor_i/delay_nxt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.791    us_sensor_i/delay_nxt1_carry__4_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  us_sensor_i/delay_nxt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.905    us_sensor_i/delay_nxt1_carry__5_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.062 r  us_sensor_i/delay_nxt1_carry__6/CO[1]
                         net (fo=131, routed)         2.709    10.771    us_sensor_i/p_0_in_0
    SLICE_X39Y36         LUT4 (Prop_lut4_I1_O)        0.329    11.100 r  us_sensor_i/delay_ff[14]_i_1/O
                         net (fo=1, routed)           0.000    11.100    us_sensor_i/delay_nxt[14]
    SLICE_X39Y36         FDCE                                         r  us_sensor_i/delay_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.440    14.781    us_sensor_i/CLK
    SLICE_X39Y36         FDCE                                         r  us_sensor_i/delay_ff_reg[14]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X39Y36         FDCE (Setup_fdce_C_D)        0.031    15.052    us_sensor_i/delay_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  3.952    

Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 us_sensor_i/delay_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/delay_ff_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 2.282ns (37.928%)  route 3.735ns (62.072%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.558     5.079    us_sensor_i/CLK
    SLICE_X39Y34         FDCE                                         r  us_sensor_i/delay_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  us_sensor_i/delay_ff_reg[4]/Q
                         net (fo=3, routed)           1.030     6.565    us_sensor_i/delay_ff[4]
    SLICE_X36Y37         LUT2 (Prop_lut2_I1_O)        0.124     6.689 r  us_sensor_i/delay_nxt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.689    us_sensor_i/delay_nxt1_carry_i_6_n_1
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.221 r  us_sensor_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.221    us_sensor_i/delay_nxt1_carry_n_1
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  us_sensor_i/delay_nxt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.335    us_sensor_i/delay_nxt1_carry__0_n_1
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  us_sensor_i/delay_nxt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.449    us_sensor_i/delay_nxt1_carry__1_n_1
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  us_sensor_i/delay_nxt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.563    us_sensor_i/delay_nxt1_carry__2_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  us_sensor_i/delay_nxt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.677    us_sensor_i/delay_nxt1_carry__3_n_1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.791 r  us_sensor_i/delay_nxt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.791    us_sensor_i/delay_nxt1_carry__4_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  us_sensor_i/delay_nxt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.905    us_sensor_i/delay_nxt1_carry__5_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.062 r  us_sensor_i/delay_nxt1_carry__6/CO[1]
                         net (fo=131, routed)         2.705    10.767    us_sensor_i/p_0_in_0
    SLICE_X39Y36         LUT4 (Prop_lut4_I1_O)        0.329    11.096 r  us_sensor_i/delay_ff[12]_i_1/O
                         net (fo=1, routed)           0.000    11.096    us_sensor_i/delay_nxt[12]
    SLICE_X39Y36         FDCE                                         r  us_sensor_i/delay_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.440    14.781    us_sensor_i/CLK
    SLICE_X39Y36         FDCE                                         r  us_sensor_i/delay_ff_reg[12]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X39Y36         FDCE (Setup_fdce_C_D)        0.029    15.050    us_sensor_i/delay_ff_reg[12]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 us_sensor_i/delay_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/delay_ff_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 2.277ns (37.851%)  route 3.739ns (62.149%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.558     5.079    us_sensor_i/CLK
    SLICE_X39Y34         FDCE                                         r  us_sensor_i/delay_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  us_sensor_i/delay_ff_reg[4]/Q
                         net (fo=3, routed)           1.030     6.565    us_sensor_i/delay_ff[4]
    SLICE_X36Y37         LUT2 (Prop_lut2_I1_O)        0.124     6.689 r  us_sensor_i/delay_nxt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.689    us_sensor_i/delay_nxt1_carry_i_6_n_1
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.221 r  us_sensor_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.221    us_sensor_i/delay_nxt1_carry_n_1
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  us_sensor_i/delay_nxt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.335    us_sensor_i/delay_nxt1_carry__0_n_1
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  us_sensor_i/delay_nxt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.449    us_sensor_i/delay_nxt1_carry__1_n_1
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  us_sensor_i/delay_nxt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.563    us_sensor_i/delay_nxt1_carry__2_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  us_sensor_i/delay_nxt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.677    us_sensor_i/delay_nxt1_carry__3_n_1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.791 r  us_sensor_i/delay_nxt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.791    us_sensor_i/delay_nxt1_carry__4_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  us_sensor_i/delay_nxt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.905    us_sensor_i/delay_nxt1_carry__5_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.062 r  us_sensor_i/delay_nxt1_carry__6/CO[1]
                         net (fo=131, routed)         2.709    10.771    us_sensor_i/p_0_in_0
    SLICE_X39Y36         LUT4 (Prop_lut4_I1_O)        0.324    11.095 r  us_sensor_i/delay_ff[15]_i_1/O
                         net (fo=1, routed)           0.000    11.095    us_sensor_i/delay_nxt[15]
    SLICE_X39Y36         FDCE                                         r  us_sensor_i/delay_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.440    14.781    us_sensor_i/CLK
    SLICE_X39Y36         FDCE                                         r  us_sensor_i/delay_ff_reg[15]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X39Y36         FDCE (Setup_fdce_C_D)        0.075    15.096    us_sensor_i/delay_ff_reg[15]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -11.095    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 us_sensor_i/delay_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/delay_ff_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 2.276ns (37.866%)  route 3.735ns (62.134%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.558     5.079    us_sensor_i/CLK
    SLICE_X39Y34         FDCE                                         r  us_sensor_i/delay_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  us_sensor_i/delay_ff_reg[4]/Q
                         net (fo=3, routed)           1.030     6.565    us_sensor_i/delay_ff[4]
    SLICE_X36Y37         LUT2 (Prop_lut2_I1_O)        0.124     6.689 r  us_sensor_i/delay_nxt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.689    us_sensor_i/delay_nxt1_carry_i_6_n_1
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.221 r  us_sensor_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.221    us_sensor_i/delay_nxt1_carry_n_1
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  us_sensor_i/delay_nxt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.335    us_sensor_i/delay_nxt1_carry__0_n_1
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  us_sensor_i/delay_nxt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.449    us_sensor_i/delay_nxt1_carry__1_n_1
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  us_sensor_i/delay_nxt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.563    us_sensor_i/delay_nxt1_carry__2_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  us_sensor_i/delay_nxt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.677    us_sensor_i/delay_nxt1_carry__3_n_1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.791 r  us_sensor_i/delay_nxt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.791    us_sensor_i/delay_nxt1_carry__4_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  us_sensor_i/delay_nxt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.905    us_sensor_i/delay_nxt1_carry__5_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.062 r  us_sensor_i/delay_nxt1_carry__6/CO[1]
                         net (fo=131, routed)         2.705    10.767    us_sensor_i/p_0_in_0
    SLICE_X39Y36         LUT4 (Prop_lut4_I1_O)        0.323    11.090 r  us_sensor_i/delay_ff[13]_i_1/O
                         net (fo=1, routed)           0.000    11.090    us_sensor_i/delay_nxt[13]
    SLICE_X39Y36         FDCE                                         r  us_sensor_i/delay_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.440    14.781    us_sensor_i/CLK
    SLICE_X39Y36         FDCE                                         r  us_sensor_i/delay_ff_reg[13]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X39Y36         FDCE (Setup_fdce_C_D)        0.075    15.096    us_sensor_i/delay_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 us_sensor_i/delay_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/delay_ff_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 2.282ns (39.042%)  route 3.563ns (60.958%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.558     5.079    us_sensor_i/CLK
    SLICE_X39Y34         FDCE                                         r  us_sensor_i/delay_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  us_sensor_i/delay_ff_reg[4]/Q
                         net (fo=3, routed)           1.030     6.565    us_sensor_i/delay_ff[4]
    SLICE_X36Y37         LUT2 (Prop_lut2_I1_O)        0.124     6.689 r  us_sensor_i/delay_nxt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.689    us_sensor_i/delay_nxt1_carry_i_6_n_1
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.221 r  us_sensor_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.221    us_sensor_i/delay_nxt1_carry_n_1
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  us_sensor_i/delay_nxt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.335    us_sensor_i/delay_nxt1_carry__0_n_1
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  us_sensor_i/delay_nxt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.449    us_sensor_i/delay_nxt1_carry__1_n_1
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  us_sensor_i/delay_nxt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.563    us_sensor_i/delay_nxt1_carry__2_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  us_sensor_i/delay_nxt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.677    us_sensor_i/delay_nxt1_carry__3_n_1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.791 r  us_sensor_i/delay_nxt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.791    us_sensor_i/delay_nxt1_carry__4_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  us_sensor_i/delay_nxt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.905    us_sensor_i/delay_nxt1_carry__5_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.062 r  us_sensor_i/delay_nxt1_carry__6/CO[1]
                         net (fo=131, routed)         2.533    10.595    us_sensor_i/p_0_in_0
    SLICE_X39Y35         LUT4 (Prop_lut4_I1_O)        0.329    10.924 r  us_sensor_i/delay_ff[10]_i_1/O
                         net (fo=1, routed)           0.000    10.924    us_sensor_i/delay_nxt[10]
    SLICE_X39Y35         FDCE                                         r  us_sensor_i/delay_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.440    14.781    us_sensor_i/CLK
    SLICE_X39Y35         FDCE                                         r  us_sensor_i/delay_ff_reg[10]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X39Y35         FDCE (Setup_fdce_C_D)        0.029    15.050    us_sensor_i/delay_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 us_sensor_i/delay_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/delay_ff_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 2.282ns (39.079%)  route 3.558ns (60.921%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.558     5.079    us_sensor_i/CLK
    SLICE_X39Y34         FDCE                                         r  us_sensor_i/delay_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  us_sensor_i/delay_ff_reg[4]/Q
                         net (fo=3, routed)           1.030     6.565    us_sensor_i/delay_ff[4]
    SLICE_X36Y37         LUT2 (Prop_lut2_I1_O)        0.124     6.689 r  us_sensor_i/delay_nxt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.689    us_sensor_i/delay_nxt1_carry_i_6_n_1
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.221 r  us_sensor_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.221    us_sensor_i/delay_nxt1_carry_n_1
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  us_sensor_i/delay_nxt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.335    us_sensor_i/delay_nxt1_carry__0_n_1
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  us_sensor_i/delay_nxt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.449    us_sensor_i/delay_nxt1_carry__1_n_1
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  us_sensor_i/delay_nxt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.563    us_sensor_i/delay_nxt1_carry__2_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  us_sensor_i/delay_nxt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.677    us_sensor_i/delay_nxt1_carry__3_n_1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.791 r  us_sensor_i/delay_nxt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.791    us_sensor_i/delay_nxt1_carry__4_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  us_sensor_i/delay_nxt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.905    us_sensor_i/delay_nxt1_carry__5_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.062 r  us_sensor_i/delay_nxt1_carry__6/CO[1]
                         net (fo=131, routed)         2.527    10.590    us_sensor_i/p_0_in_0
    SLICE_X39Y33         LUT4 (Prop_lut4_I1_O)        0.329    10.919 r  us_sensor_i/delay_ff[2]_i_1/O
                         net (fo=1, routed)           0.000    10.919    us_sensor_i/delay_nxt[2]
    SLICE_X39Y33         FDCE                                         r  us_sensor_i/delay_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.438    14.779    us_sensor_i/CLK
    SLICE_X39Y33         FDCE                                         r  us_sensor_i/delay_ff_reg[2]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X39Y33         FDCE (Setup_fdce_C_D)        0.031    15.050    us_sensor_i/delay_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                  4.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display/q_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/q_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.559     1.442    display/CLK
    SLICE_X44Y33         FDCE                                         r  display/q_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  display/q_reg_reg[14]/Q
                         net (fo=1, routed)           0.121     1.705    display/q_reg_reg_n_1_[14]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.816 r  display/q_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.816    display/q_reg_reg[12]_i_1_n_6
    SLICE_X44Y33         FDCE                                         r  display/q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.827     1.954    display/CLK
    SLICE_X44Y33         FDCE                                         r  display/q_reg_reg[14]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X44Y33         FDCE (Hold_fdce_C_D)         0.105     1.547    display/q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display/q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.558     1.441    display/CLK
    SLICE_X44Y32         FDCE                                         r  display/q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  display/q_reg_reg[10]/Q
                         net (fo=1, routed)           0.121     1.704    display/q_reg_reg_n_1_[10]
    SLICE_X44Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.815 r  display/q_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.815    display/q_reg_reg[8]_i_1_n_6
    SLICE_X44Y32         FDCE                                         r  display/q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.826     1.953    display/CLK
    SLICE_X44Y32         FDCE                                         r  display/q_reg_reg[10]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X44Y32         FDCE (Hold_fdce_C_D)         0.105     1.546    display/q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.557     1.440    display/CLK
    SLICE_X44Y31         FDCE                                         r  display/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  display/q_reg_reg[6]/Q
                         net (fo=1, routed)           0.121     1.703    display/q_reg_reg_n_1_[6]
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.814 r  display/q_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.814    display/q_reg_reg[4]_i_1_n_6
    SLICE_X44Y31         FDCE                                         r  display/q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.825     1.952    display/CLK
    SLICE_X44Y31         FDCE                                         r  display/q_reg_reg[6]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X44Y31         FDCE (Hold_fdce_C_D)         0.105     1.545    display/q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display/q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.556     1.439    display/CLK
    SLICE_X44Y30         FDCE                                         r  display/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  display/q_reg_reg[2]/Q
                         net (fo=1, routed)           0.121     1.702    display/q_reg_reg_n_1_[2]
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.813 r  display/q_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.813    display/q_reg_reg[0]_i_1_n_6
    SLICE_X44Y30         FDCE                                         r  display/q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.824     1.951    display/CLK
    SLICE_X44Y30         FDCE                                         r  display/q_reg_reg[2]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X44Y30         FDCE (Hold_fdce_C_D)         0.105     1.544    display/q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 us_sensor_i/FSM_sequential_state_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/FSM_sequential_state_ff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.921%)  route 0.200ns (49.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.563     1.446    us_sensor_i/CLK
    SLICE_X42Y45         FDCE                                         r  us_sensor_i/FSM_sequential_state_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  us_sensor_i/FSM_sequential_state_ff_reg[0]/Q
                         net (fo=133, routed)         0.200     1.810    us_sensor_i/FSM_sequential_state_ff_reg_n_1_[0]
    SLICE_X42Y45         LUT5 (Prop_lut5_I1_O)        0.043     1.853 r  us_sensor_i/FSM_sequential_state_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     1.853    us_sensor_i/state_nxt[0]
    SLICE_X42Y45         FDCE                                         r  us_sensor_i/FSM_sequential_state_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.833     1.960    us_sensor_i/CLK
    SLICE_X42Y45         FDCE                                         r  us_sensor_i/FSM_sequential_state_ff_reg[0]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X42Y45         FDCE (Hold_fdce_C_D)         0.133     1.579    us_sensor_i/FSM_sequential_state_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 us_sensor_i/delay_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/delay_ff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.630%)  route 0.181ns (49.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.558     1.441    us_sensor_i/CLK
    SLICE_X39Y33         FDCE                                         r  us_sensor_i/delay_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  us_sensor_i/delay_ff_reg[0]/Q
                         net (fo=3, routed)           0.181     1.763    us_sensor_i/delay_ff[0]
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.045     1.808 r  us_sensor_i/delay_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     1.808    us_sensor_i/delay_nxt[0]
    SLICE_X39Y33         FDCE                                         r  us_sensor_i/delay_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.825     1.952    us_sensor_i/CLK
    SLICE_X39Y33         FDCE                                         r  us_sensor_i/delay_ff_reg[0]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X39Y33         FDCE (Hold_fdce_C_D)         0.091     1.532    us_sensor_i/delay_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 display/q_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/q_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.559     1.442    display/CLK
    SLICE_X44Y33         FDCE                                         r  display/q_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  display/q_reg_reg[14]/Q
                         net (fo=1, routed)           0.121     1.705    display/q_reg_reg_n_1_[14]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.849 r  display/q_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.849    display/q_reg_reg[12]_i_1_n_5
    SLICE_X44Y33         FDCE                                         r  display/q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.827     1.954    display/CLK
    SLICE_X44Y33         FDCE                                         r  display/q_reg_reg[15]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X44Y33         FDCE (Hold_fdce_C_D)         0.105     1.547    display/q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 display/q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.558     1.441    display/CLK
    SLICE_X44Y32         FDCE                                         r  display/q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  display/q_reg_reg[10]/Q
                         net (fo=1, routed)           0.121     1.704    display/q_reg_reg_n_1_[10]
    SLICE_X44Y32         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.848 r  display/q_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    display/q_reg_reg[8]_i_1_n_5
    SLICE_X44Y32         FDCE                                         r  display/q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.826     1.953    display/CLK
    SLICE_X44Y32         FDCE                                         r  display/q_reg_reg[11]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X44Y32         FDCE (Hold_fdce_C_D)         0.105     1.546    display/q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 display/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.557     1.440    display/CLK
    SLICE_X44Y31         FDCE                                         r  display/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  display/q_reg_reg[6]/Q
                         net (fo=1, routed)           0.121     1.703    display/q_reg_reg_n_1_[6]
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.847 r  display/q_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    display/q_reg_reg[4]_i_1_n_5
    SLICE_X44Y31         FDCE                                         r  display/q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.825     1.952    display/CLK
    SLICE_X44Y31         FDCE                                         r  display/q_reg_reg[7]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X44Y31         FDCE (Hold_fdce_C_D)         0.105     1.545    display/q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 display/q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.556     1.439    display/CLK
    SLICE_X44Y30         FDCE                                         r  display/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  display/q_reg_reg[2]/Q
                         net (fo=1, routed)           0.121     1.702    display/q_reg_reg_n_1_[2]
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.846 r  display/q_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    display/q_reg_reg[0]_i_1_n_5
    SLICE_X44Y30         FDCE                                         r  display/q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.824     1.951    display/CLK
    SLICE_X44Y30         FDCE                                         r  display/q_reg_reg[3]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X44Y30         FDCE (Hold_fdce_C_D)         0.105     1.544    display/q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y30   display/q_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y32   display/q_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y32   display/q_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y33   display/q_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y33   display/q_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y33   display/q_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y33   display/q_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y32   display/q_reg_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y45   us_sensor_i/FSM_sequential_state_ff_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y45   us_sensor_i/FSM_sequential_state_ff_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y45   us_sensor_i/FSM_sequential_state_ff_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   us_sensor_i/counter_ff_reg[32]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   us_sensor_i/counter_ff_reg[33]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   us_sensor_i/counter_ff_reg[36]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   us_sensor_i/counter_ff_reg[37]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   us_sensor_i/counter_ff_reg[40]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   us_sensor_i/counter_ff_reg[41]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   us_sensor_i/counter_ff_reg[44]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   us_sensor_i/counter_ff_reg[45]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y32   display/q_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y32   display/q_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y33   display/q_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y33   display/q_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y33   display/q_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y33   display/q_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y32   display/q_reg_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   us_sensor_i/counter_ff_reg[39]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y37   us_sensor_i/counter_ff_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y33   us_sensor_i/delay_ff_reg[2]/C



