void F_1 ( struct V_1 * V_2 , int V_3 )\r\n{\r\nF_2 ( V_2 , V_4 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_5 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_6 , V_3 , 0xffff ) ;\r\nF_2 ( V_2 , V_7 , V_3 , 0xffff ) ;\r\nF_2 ( V_2 , V_8 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_9 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_10 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_11 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_12 , V_3 , 0x10 ) ;\r\nF_2 ( V_2 , V_13 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_14 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_15 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_16 , V_3 , 0x32100000 ) ;\r\nF_2 ( V_2 , V_17 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_18 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_19 , V_3 , 0xffff ) ;\r\nF_2 ( V_2 , V_20 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_21 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_22 , V_3 , 24 ) ;\r\nF_2 ( V_2 , V_23 , V_3 , 24 ) ;\r\nF_2 ( V_2 , V_24 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_25 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_26 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_27 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_28 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_29 , V_3 , 0 ) ;\r\nif ( V_2 -> V_30 ) {\r\nF_2 ( V_2 , 0x4c , V_3 , 0 ) ;\r\nF_2 ( V_2 , 0x4d , V_3 , 0 ) ;\r\nF_2 ( V_2 , 0x4e , V_3 , 0 ) ;\r\nF_2 ( V_2 , 0x4f , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_31 , V_3 , 0x03020100 ) ;\r\nF_2 ( V_2 , V_32 , V_3 , 0x3f3f3f3f ) ;\r\nF_2 ( V_2 , V_33 , V_3 , 0 ) ;\r\n}\r\n}\r\nstatic int F_3 ( struct V_1 * V_2 , int V_34 , int V_35 )\r\n{\r\nunsigned int V_36 ;\r\nint V_3 ;\r\nT_1 V_37 ;\r\nF_4 ( V_38 | V_39 |\r\nV_40 , V_2 -> V_41 + V_42 ) ;\r\nF_2 ( V_2 , V_43 , 0 , V_44 ) ;\r\nF_2 ( V_2 , V_45 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_46 , 0 , V_44 ) ;\r\nF_2 ( V_2 , V_47 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_48 , 0 , V_44 ) ;\r\nF_2 ( V_2 , V_49 , 0 , 0 ) ;\r\nF_4 ( 0 , V_2 -> V_41 + V_50 ) ;\r\nF_2 ( V_2 , V_51 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_52 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_53 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_54 , 0 , 0 ) ;\r\nif ( V_2 -> V_30 ) {\r\nF_2 ( V_2 , V_55 , 0 , V_56 ) ;\r\nF_2 ( V_2 , V_57 , 0 , V_58 |\r\nV_59 ) ;\r\n}\r\nfor ( V_3 = 0 ; V_3 < V_60 ; V_3 ++ )\r\nF_1 ( V_2 , V_3 ) ;\r\nF_2 ( V_2 , V_61 , 0 , V_2 -> V_62 [ 0 ] ) ;\r\nF_2 ( V_2 , V_63 , 0 , V_2 -> V_62 [ 1 ] ) ;\r\nF_2 ( V_2 , V_64 , 0 , V_2 -> V_62 [ 2 ] ) ;\r\nif ( V_2 -> V_65 -> V_66 ) {\r\nV_37 = F_5 ( V_2 , V_67 , 0 ) ;\r\nV_37 &= 0xfffff1ff ;\r\nV_37 |= ( 0x2 << 9 ) ;\r\nF_2 ( V_2 , V_67 , 0 , V_37 ) ;\r\nF_6 ( V_2 , V_68 , 0 , 0x14 ) ;\r\nF_6 ( V_2 , V_69 , 0 , 0xFFFFFFFF ) ;\r\nF_4 ( 0x0201 , V_2 -> V_41 + V_70 ) ;\r\nF_6 ( V_2 , V_71 , 0 , 0x78e4 ) ;\r\n}\r\nif ( V_2 -> V_65 -> V_72 ) {\r\nF_7 ( V_2 -> V_73 -> V_74 , L_1 ) ;\r\nV_37 = F_5 ( V_2 , V_67 , 0 ) ;\r\nV_37 &= 0xfffff1ff ;\r\nV_37 |= ( 0x2 << 9 ) ;\r\nF_2 ( V_2 , V_67 , 0 , V_37 ) ;\r\nF_4 ( 0x600000 , V_2 -> V_41 + 0x20 ) ;\r\nF_4 ( 0x14 , V_2 -> V_41 + 0x24 ) ;\r\nF_4 ( 0x7b0000 , V_2 -> V_41 + 0x20 ) ;\r\nF_4 ( 0xFF000000 , V_2 -> V_41 + 0x24 ) ;\r\nF_4 ( 0x7a0000 , V_2 -> V_41 + 0x20 ) ;\r\nF_4 ( 0xFF000000 , V_2 -> V_41 + 0x24 ) ;\r\nV_37 = F_8 ( V_2 -> V_41 + V_75 ) & ~ 0x8 ;\r\nF_4 ( V_37 , V_2 -> V_41 + V_75 ) ;\r\n}\r\nif ( V_2 -> V_65 -> V_76 ) {\r\nint V_77 , V_78 ;\r\nV_77 = F_9 ( V_79 ) ;\r\nfor ( V_78 = 0 ; V_78 < V_77 ; V_78 ++ )\r\nF_10 ( V_2 , V_79 [ V_78 ] ) ;\r\nF_6 ( V_2 , 0x60 , 0 , 0x10 ) ;\r\nF_4 ( 0x76 , V_2 -> V_41 + V_75 ) ;\r\n}\r\nif ( V_2 -> V_65 -> V_80 ) {\r\nint V_77 , V_78 ;\r\nF_6 ( V_2 , V_81 , 0 , 0x2020205f ) ;\r\nV_37 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nF_4 ( V_37 | 0x4 , V_2 -> V_41 + V_75 ) ;\r\nV_37 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nV_77 = F_9 ( V_82 ) ;\r\nfor ( V_78 = 0 ; V_78 < V_77 ; V_78 ++ )\r\nF_11 ( V_2 , V_82 [ V_78 ] [ 0 ] , V_82 [ V_78 ] [ 1 ] ) ;\r\nfor ( V_78 = 0 ; V_78 < 4 ; V_78 ++ ) {\r\nV_2 -> V_83 [ V_78 ] [ 0 ] = 0xcf ;\r\nV_2 -> V_83 [ V_78 ] [ 1 ] = 0xcf ;\r\n}\r\n}\r\nF_2 ( V_2 , V_84 , 0 , V_2 -> V_85 . V_86 ) ;\r\nF_2 ( V_2 , V_87 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_88 , 0 , 4 ) ;\r\nV_36 = ( V_2 -> V_36 . V_86 << 1 ) | V_89 ;\r\nfor ( V_3 = 0 ; V_3 < V_60 ; V_3 ++ ) {\r\nF_2 ( V_2 , V_90 , V_3 , V_36 ) ;\r\nF_2 ( V_2 , V_91 , V_3 , V_36 ) ;\r\n}\r\nif ( V_2 -> V_65 -> V_92 ) {\r\nF_4 ( V_93 |\r\nV_94 |\r\nV_95 , V_2 -> V_41 + V_42 ) ;\r\n} else if ( V_2 -> V_30 ) {\r\nif ( V_2 -> V_96 == 4 )\r\nF_4 ( V_95 |\r\nV_97 |\r\nV_98 |\r\nV_99 | V_100 , V_2 -> V_41 + V_42 ) ;\r\nelse\r\nF_4 ( V_99 | V_100 , V_2 -> V_41 + V_42 ) ;\r\n} else if ( V_2 -> V_101 == 0x20 ||\r\nV_2 -> V_101 == 0xc400 ||\r\n( V_2 -> V_101 == 0x21 && V_2 -> V_96 < 6 ) )\r\nF_4 ( V_39 | V_99 , V_2 -> V_41 + V_42 ) ;\r\nelse\r\nF_4 ( V_39 | V_99 | V_100 , V_2 -> V_41 + V_42 ) ;\r\nif ( V_34 ) {\r\nif ( V_2 -> V_65 -> V_92 ) {\r\n;\r\n} else if ( V_2 -> V_65 -> V_80 ) {\r\n;\r\n} else if ( V_2 -> V_30 ) {\r\nunsigned int V_102 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nF_4 ( V_102 | V_103 , V_2 -> V_41 + V_75 ) ;\r\nF_12 ( 500 ) ;\r\nF_4 ( V_102 | V_104 | V_103 , V_2 -> V_41 + V_75 ) ;\r\nF_12 ( 100 ) ;\r\nF_4 ( V_102 , V_2 -> V_41 + V_75 ) ;\r\n} else {\r\nunsigned int V_102 = F_8 ( V_2 -> V_41 + V_42 ) ;\r\nF_4 ( V_102 | V_105 , V_2 -> V_41 + V_42 ) ;\r\nF_12 ( 500 ) ;\r\nF_4 ( V_102 | V_106 | V_105 , V_2 -> V_41 + V_42 ) ;\r\nF_12 ( 100 ) ;\r\nF_4 ( V_102 , V_2 -> V_41 + V_42 ) ;\r\n}\r\n}\r\nif ( V_2 -> V_65 -> V_92 ) {\r\n;\r\n} else if ( V_2 -> V_65 -> V_80 ) {\r\n;\r\n} else if ( V_2 -> V_30 ) {\r\nunsigned int V_102 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nF_4 ( V_102 | V_107 , V_2 -> V_41 + V_75 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_13 ( struct V_1 * V_2 )\r\n{\r\nF_4 ( F_8 ( V_2 -> V_41 + V_42 ) | V_95 , V_2 -> V_41 + V_42 ) ;\r\nif ( V_2 -> V_65 -> V_92 ) {\r\n;\r\n} else if ( V_2 -> V_65 -> V_80 ) {\r\n;\r\n} else if ( V_2 -> V_30 ) {\r\nF_4 ( F_8 ( V_2 -> V_41 + V_75 ) & ~ 0x44 , V_2 -> V_41 + V_75 ) ;\r\nif ( V_2 -> V_65 -> V_66 ) {\r\nF_4 ( F_8 ( V_2 -> V_41 + V_75 ) | 0x0040 , V_2 -> V_41 + V_75 ) ;\r\n} else if ( V_2 -> V_65 -> V_72 ) {\r\nF_4 ( F_8 ( V_2 -> V_41 + V_75 ) | 0x0060 , V_2 -> V_41 + V_75 ) ;\r\n} else {\r\nF_4 ( F_8 ( V_2 -> V_41 + V_75 ) | 0x0080 , V_2 -> V_41 + V_75 ) ;\r\n}\r\n}\r\n#if 0\r\n{\r\nunsigned int tmp;\r\nemu->tos_link = 0;\r\ntmp = inl(emu->port + HCFG);\r\nif (tmp & (HCFG_GPINPUT0 | HCFG_GPINPUT1)) {\r\noutl(tmp|0x800, emu->port + HCFG);\r\nudelay(50);\r\nif (tmp != (inl(emu->port + HCFG) & ~0x800)) {\r\nemu->tos_link = 1;\r\noutl(tmp, emu->port + HCFG);\r\n}\r\n}\r\n}\r\n#endif\r\nF_14 ( V_2 , V_108 ) ;\r\n}\r\nint F_15 ( struct V_1 * V_2 )\r\n{\r\nint V_3 ;\r\nF_4 ( 0 , V_2 -> V_41 + V_50 ) ;\r\nfor ( V_3 = 0 ; V_3 < V_60 ; V_3 ++ )\r\nF_2 ( V_2 , V_4 , V_3 , 0 ) ;\r\nfor ( V_3 = 0 ; V_3 < V_60 ; V_3 ++ ) {\r\nF_2 ( V_2 , V_6 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_7 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_8 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_9 , V_3 , 0 ) ;\r\n}\r\nF_2 ( V_2 , V_43 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_45 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_46 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_47 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_109 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_48 , 0 , V_44 ) ;\r\nF_2 ( V_2 , V_49 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_88 , 0 , V_110 ) ;\r\nF_2 ( V_2 , V_87 , 0 , 0 ) ;\r\nif ( V_2 -> V_30 )\r\nF_2 ( V_2 , V_111 , 0 , V_112 ) ;\r\nelse\r\nF_2 ( V_2 , V_113 , 0 , V_114 ) ;\r\nF_2 ( V_2 , V_51 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_52 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_53 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_54 , 0 , 0 ) ;\r\nF_4 ( V_38 | V_39 | V_40 , V_2 -> V_41 + V_42 ) ;\r\nF_2 ( V_2 , V_84 , 0 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_16 ( struct V_1 * V_2 , unsigned int V_115 )\r\n{\r\nunsigned short V_116 ;\r\nunsigned int V_117 ;\r\nunsigned long V_118 ;\r\nunsigned int V_119 ;\r\nV_118 = V_2 -> V_41 + V_42 ;\r\nV_119 = F_8 ( V_118 ) & ~ ( V_120 | V_121 | V_122 ) ;\r\nF_4 ( V_119 , V_118 ) ;\r\nfor ( V_116 = 0 ; V_116 < V_123 ; V_116 ++ ) {\r\nV_117 = ( ( V_115 & 0x1 ) ? V_122 : 0 ) ;\r\nV_115 >>= 1 ;\r\nF_4 ( V_119 | V_117 , V_118 ) ;\r\nF_4 ( V_119 | V_117 | V_121 , V_118 ) ;\r\nF_4 ( V_119 | V_117 , V_118 ) ;\r\n}\r\nF_4 ( V_119 | V_120 , V_118 ) ;\r\nF_4 ( V_119 , V_118 ) ;\r\n}\r\nstatic void F_17 ( struct V_1 * V_2 ,\r\nunsigned short V_124 )\r\n{\r\nunsigned int V_125 ;\r\nF_16 ( V_2 , V_2 -> V_126 & ~ V_127 ) ;\r\nF_16 ( V_2 , V_2 -> V_126 & ~ V_127 ) ;\r\nfor ( V_125 = ( 1 << 15 ) ; V_125 ; V_125 >>= 1 ) {\r\nunsigned int V_115 ;\r\nV_115 = V_2 -> V_126 & ~ ( V_127 | V_128 ) ;\r\nif ( V_124 & V_125 )\r\nV_115 |= V_128 ;\r\nF_16 ( V_2 , V_115 ) ;\r\nF_16 ( V_2 , V_115 | V_129 ) ;\r\nF_16 ( V_2 , V_115 ) ;\r\n}\r\nF_16 ( V_2 , V_2 -> V_126 ) ;\r\n}\r\nstatic int F_18 ( struct V_1 * V_2 )\r\n{\r\nunsigned int V_119 ;\r\nV_2 -> V_126 = V_130 |\r\nF_19 ( V_131 ) |\r\nF_20 ( V_132 ) ;\r\nV_119 = F_8 ( V_2 -> V_41 + V_42 ) ;\r\nF_4 ( V_119 | V_95 | V_133 , V_2 -> V_41 + V_42 ) ;\r\nF_8 ( V_2 -> V_41 + V_42 ) ;\r\nF_16 ( V_2 , V_134 | V_135 | V_127 ) ;\r\nF_16 ( V_2 , V_136 | V_135 | V_127 ) ;\r\nF_21 ( V_2 , 48000 ) ;\r\nF_16 ( V_2 , V_134 | V_135 | V_127 ) ;\r\nF_16 ( V_2 , V_2 -> V_126 ) ;\r\nF_17 ( V_2 , V_137 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_22 ( struct V_1 * V_2 )\r\n{\r\nunsigned long V_138 ;\r\nunsigned int V_115 ;\r\nV_138 = V_2 -> V_41 + 0x38 ;\r\nV_115 = F_8 ( V_138 ) ;\r\nF_4 ( 0x00d00000 , V_138 ) ;\r\nV_115 = F_8 ( V_138 ) ;\r\nF_4 ( 0x00d00001 , V_138 ) ;\r\nV_115 = F_8 ( V_138 ) ;\r\nF_4 ( 0x00d0005f , V_138 ) ;\r\nV_115 = F_8 ( V_138 ) ;\r\nF_4 ( 0x00d0007f , V_138 ) ;\r\nV_115 = F_8 ( V_138 ) ;\r\nF_4 ( 0x0090007f , V_138 ) ;\r\nV_115 = F_8 ( V_138 ) ;\r\nF_6 ( V_2 , V_139 , 0 , 0xfefefefe ) ;\r\nF_23 ( 200 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_24 ( struct V_1 * V_2 ,\r\nconst struct V_140 * V_141 )\r\n{\r\nint V_78 , V_142 ;\r\nint V_102 ;\r\nint V_115 ;\r\nunsigned int V_143 ;\r\nunsigned long V_144 ;\r\nif ( ! V_141 )\r\nreturn - V_145 ;\r\nF_25 ( & V_2 -> V_146 , V_144 ) ;\r\nF_4 ( 0x00 , V_2 -> V_41 + V_75 ) ;\r\nV_143 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nF_12 ( 100 ) ;\r\nF_4 ( 0x80 , V_2 -> V_41 + V_75 ) ;\r\nV_143 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nF_12 ( 100 ) ;\r\nfor ( V_78 = 0 ; V_78 < V_141 -> V_77 ; V_78 ++ ) {\r\nV_115 = V_141 -> V_117 [ V_78 ] ;\r\nfor ( V_142 = 0 ; V_142 < 8 ; V_142 ++ ) {\r\nV_102 = 0x80 ;\r\nif ( V_115 & 0x1 )\r\nV_102 = V_102 | 0x20 ;\r\nV_115 = V_115 >> 1 ;\r\nF_4 ( V_102 , V_2 -> V_41 + V_75 ) ;\r\nV_143 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nF_4 ( V_102 | 0x40 , V_2 -> V_41 + V_75 ) ;\r\nV_143 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\n}\r\n}\r\nF_4 ( 0x10 , V_2 -> V_41 + V_75 ) ;\r\nV_143 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nF_26 ( & V_2 -> V_146 , V_144 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_27 ( void * V_117 )\r\n{\r\nstruct V_1 * V_2 = V_117 ;\r\nT_1 V_37 , V_147 , V_102 ;\r\nint V_148 ;\r\nfor (; ; ) {\r\nF_28 ( 1000 ) ;\r\nif ( F_29 () )\r\nbreak;\r\n#ifdef F_30\r\nif ( V_2 -> V_149 )\r\ncontinue;\r\n#endif\r\nF_31 ( V_2 , V_150 , & V_37 ) ;\r\nF_31 ( V_2 , V_151 , & V_102 ) ;\r\nif ( V_102 & V_152 ) {\r\nF_7 ( V_2 -> V_73 -> V_74 ,\r\nL_2 ) ;\r\nF_32 ( V_2 , V_153 , V_154 ) ;\r\nif ( ! V_2 -> V_155 ) {\r\nconst char * V_156 = NULL ;\r\nswitch ( V_2 -> V_65 -> V_92 ) {\r\ncase V_157 :\r\nV_156 = V_158 ;\r\nbreak;\r\ncase V_159 :\r\nV_156 = V_160 ;\r\nbreak;\r\ncase V_161 :\r\nV_156 = V_160 ;\r\nbreak;\r\n}\r\nif ( V_156 ) {\r\nV_148 = F_33 ( & V_2 -> V_155 ,\r\nV_156 ,\r\n& V_2 -> V_162 -> V_74 ) ;\r\nif ( V_148 )\r\ncontinue;\r\n}\r\n}\r\nif ( V_2 -> V_155 ) {\r\nV_148 = F_24 ( V_2 , V_2 -> V_155 ) ;\r\nif ( V_148 )\r\ncontinue;\r\n}\r\nF_32 ( V_2 , V_153 , 0 ) ;\r\nF_31 ( V_2 , V_150 , & V_102 ) ;\r\nF_7 ( V_2 -> V_73 -> V_74 ,\r\nL_3 ,\r\nV_102 ) ;\r\nF_31 ( V_2 , V_163 , & V_102 ) ;\r\nF_7 ( V_2 -> V_73 -> V_74 ,\r\nL_4 , V_102 ) ;\r\nif ( ( V_102 & 0x1f ) != 0x15 ) {\r\nF_7 ( V_2 -> V_73 -> V_74 ,\r\nL_5 ,\r\nV_102 ) ;\r\ncontinue;\r\n}\r\nF_7 ( V_2 -> V_73 -> V_74 ,\r\nL_6 ) ;\r\nF_31 ( V_2 , V_164 , & V_37 ) ;\r\nF_31 ( V_2 , V_165 , & V_147 ) ;\r\nF_7 ( V_2 -> V_73 -> V_74 , L_7 ,\r\nV_37 , V_147 ) ;\r\nF_23 ( 10 ) ;\r\nF_32 ( V_2 , V_166 , V_167 ) ;\r\n}\r\n}\r\nF_7 ( V_2 -> V_73 -> V_74 , L_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_34 ( struct V_1 * V_2 )\r\n{\r\nunsigned int V_142 ;\r\nT_1 V_37 , V_147 , V_102 ;\r\nint V_148 ;\r\nF_7 ( V_2 -> V_73 -> V_74 , L_9 ) ;\r\nF_4 ( 0x0005a00c , V_2 -> V_41 + V_42 ) ;\r\nF_4 ( 0x0005a004 , V_2 -> V_41 + V_42 ) ;\r\nF_4 ( 0x0005a000 , V_2 -> V_41 + V_42 ) ;\r\nF_4 ( 0x0005a000 , V_2 -> V_41 + V_42 ) ;\r\nF_32 ( V_2 , V_168 , 0 ) ;\r\nF_31 ( V_2 , V_163 , & V_102 ) ;\r\nF_35 ( V_2 -> V_73 -> V_74 , L_10 , V_102 ) ;\r\nif ( ( V_102 & 0x3f ) == 0x15 ) {\r\nF_32 ( V_2 , V_153 , 0x02 ) ;\r\n}\r\nF_31 ( V_2 , V_163 , & V_102 ) ;\r\nF_35 ( V_2 -> V_73 -> V_74 , L_11 , V_102 ) ;\r\nif ( ( V_102 & 0x3f ) == 0x15 ) {\r\nF_7 ( V_2 -> V_73 -> V_74 ,\r\nL_12 ) ;\r\nreturn - V_169 ;\r\n}\r\nF_7 ( V_2 -> V_73 -> V_74 , L_13 , V_102 ) ;\r\nif ( ! V_2 -> V_140 ) {\r\nconst char * V_156 ;\r\nswitch ( V_2 -> V_65 -> V_92 ) {\r\ncase V_157 :\r\nV_156 = V_170 ;\r\nbreak;\r\ncase V_159 :\r\nV_156 = V_171 ;\r\nbreak;\r\ncase V_161 :\r\nV_156 = V_172 ;\r\nbreak;\r\ncase V_173 :\r\nV_156 = V_174 ;\r\nbreak;\r\ndefault:\r\nreturn - V_169 ;\r\n}\r\nV_148 = F_33 ( & V_2 -> V_140 , V_156 , & V_2 -> V_162 -> V_74 ) ;\r\nif ( V_148 != 0 ) {\r\nF_7 ( V_2 -> V_73 -> V_74 ,\r\nL_14 ,\r\nV_156 , V_148 ) ;\r\nreturn V_148 ;\r\n}\r\nF_7 ( V_2 -> V_73 -> V_74 ,\r\nL_15 ,\r\nV_156 , V_2 -> V_140 -> V_77 ) ;\r\n}\r\nV_148 = F_24 ( V_2 , V_2 -> V_140 ) ;\r\nif ( V_148 != 0 ) {\r\nF_7 ( V_2 -> V_73 -> V_74 , L_16 ) ;\r\nreturn V_148 ;\r\n}\r\nF_31 ( V_2 , V_163 , & V_102 ) ;\r\nif ( ( V_102 & 0x3f ) != 0x15 ) {\r\nF_7 ( V_2 -> V_73 -> V_74 ,\r\nL_17 ,\r\nV_102 ) ;\r\nreturn - V_169 ;\r\n}\r\nF_7 ( V_2 -> V_73 -> V_74 , L_18 ) ;\r\nF_31 ( V_2 , V_175 , & V_37 ) ;\r\nF_31 ( V_2 , V_176 , & V_147 ) ;\r\nF_7 ( V_2 -> V_73 -> V_74 , L_19 , V_37 , V_147 ) ;\r\nF_32 ( V_2 , V_168 , V_177 ) ;\r\nF_31 ( V_2 , V_151 , & V_102 ) ;\r\nF_7 ( V_2 -> V_73 -> V_74 , L_20 , V_102 ) ;\r\nF_31 ( V_2 , V_151 , & V_102 ) ;\r\nF_7 ( V_2 -> V_73 -> V_74 , L_20 , V_102 ) ;\r\nF_31 ( V_2 , V_178 , & V_37 ) ;\r\nV_2 -> V_179 . V_180 = 1 ;\r\nV_2 -> V_179 . V_181 = 1 ;\r\nV_37 = 0 ;\r\nV_37 = ( V_2 -> V_179 . V_180 ? V_182 : 0 ) |\r\n( V_2 -> V_179 . V_181 ? V_183 : 0 ) ;\r\nF_32 ( V_2 , V_178 , V_37 ) ;\r\nF_31 ( V_2 , V_184 , & V_37 ) ;\r\nF_32 ( V_2 , V_184 , 0x00 ) ;\r\nV_2 -> V_179 . V_185 = 0x00 ;\r\nF_31 ( V_2 , V_186 , & V_37 ) ;\r\nF_32 ( V_2 , V_186 , 0x30 ) ;\r\nF_32 ( V_2 , V_187 , 0x12 ) ;\r\nF_31 ( V_2 , V_188 , & V_37 ) ;\r\nF_32 ( V_2 , V_188 , 0x0f ) ;\r\nV_2 -> V_179 . V_189 = 0x0f ;\r\nF_31 ( V_2 , V_186 , & V_37 ) ;\r\nF_32 ( V_2 , V_186 , 0x30 ) ;\r\nF_31 ( V_2 , V_190 , & V_37 ) ;\r\nF_32 ( V_2 , V_190 , 0x10 ) ;\r\nF_32 ( V_2 , V_191 , 0x19 ) ;\r\nF_32 ( V_2 , V_192 , 0x0c ) ;\r\nF_32 ( V_2 , V_193 , 0x00 ) ;\r\nF_31 ( V_2 , V_151 , & V_102 ) ;\r\nF_7 ( V_2 -> V_73 -> V_74 , L_21 , V_102 ) ;\r\nF_32 ( V_2 , V_194 , 0x00 ) ;\r\nF_32 ( V_2 , V_195 , V_196 ) ;\r\nF_32 ( V_2 , V_187 , 0x12 ) ;\r\n#if 0\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_0, EMU_SRC_HAMOA_ADC_LEFT1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_1, EMU_SRC_HAMOA_ADC_RIGHT1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_4, EMU_SRC_HAMOA_ADC_LEFT2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_5, EMU_SRC_HAMOA_ADC_RIGHT2);\r\n#endif\r\n#if 0\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_0, EMU_SRC_HAMOA_ADC_LEFT1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_1, EMU_SRC_HAMOA_ADC_RIGHT1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_2, EMU_SRC_HAMOA_ADC_LEFT2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_3, EMU_SRC_HAMOA_ADC_RIGHT2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_4, EMU_SRC_HAMOA_ADC_LEFT3);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_5, EMU_SRC_HAMOA_ADC_RIGHT3);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_6, EMU_SRC_HAMOA_ADC_LEFT4);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_7, EMU_SRC_HAMOA_ADC_RIGHT4);\r\n#endif\r\n#if 1\r\nF_36 ( V_2 ,\r\nV_197 , V_198 ) ;\r\nF_36 ( V_2 ,\r\nV_199 , V_200 ) ;\r\nF_36 ( V_2 ,\r\nV_201 , V_202 ) ;\r\nF_36 ( V_2 ,\r\nV_203 , V_202 ) ;\r\nF_36 ( V_2 ,\r\nV_204 , V_205 ) ;\r\nF_36 ( V_2 ,\r\nV_206 , V_207 ) ;\r\nF_36 ( V_2 ,\r\nV_208 , V_209 ) ;\r\nF_36 ( V_2 ,\r\nV_210 , V_211 ) ;\r\nF_36 ( V_2 ,\r\nV_212 , V_198 ) ;\r\nF_36 ( V_2 ,\r\nV_213 , V_200 ) ;\r\nF_36 ( V_2 ,\r\nV_214 , V_202 ) ;\r\nF_36 ( V_2 ,\r\nV_215 , V_202 ) ;\r\nF_36 ( V_2 ,\r\nV_216 , V_205 ) ;\r\nF_36 ( V_2 ,\r\nV_217 , V_207 ) ;\r\nF_36 ( V_2 ,\r\nV_218 , V_209 ) ;\r\nF_36 ( V_2 ,\r\nV_219 , V_211 ) ;\r\n#endif\r\n#if 0\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_4, EMU_SRC_HANA_ADAT);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_5, EMU_SRC_HANA_ADAT + 1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_6, EMU_SRC_HANA_ADAT + 2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_7, EMU_SRC_HANA_ADAT + 3);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_8, EMU_SRC_HANA_ADAT + 4);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_9, EMU_SRC_HANA_ADAT + 5);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_A, EMU_SRC_HANA_ADAT + 6);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_B, EMU_SRC_HANA_ADAT + 7);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_C, EMU_SRC_DOCK_MIC_A1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_D, EMU_SRC_DOCK_MIC_B1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_E, EMU_SRC_HAMOA_ADC_LEFT2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_F, EMU_SRC_HAMOA_ADC_LEFT2);\r\n#endif\r\nfor ( V_142 = 0 ; V_142 < 0x20 ; V_142 ++ ) {\r\nF_36 ( V_2 , 0x0100 + V_142 , V_220 ) ;\r\n}\r\nfor ( V_142 = 0 ; V_142 < 4 ; V_142 ++ ) {\r\nF_36 ( V_2 , 0x0200 + V_142 , V_220 ) ;\r\n}\r\nfor ( V_142 = 0 ; V_142 < 7 ; V_142 ++ ) {\r\nF_36 ( V_2 , 0x0300 + V_142 , V_220 ) ;\r\n}\r\nfor ( V_142 = 0 ; V_142 < 7 ; V_142 ++ ) {\r\nF_36 ( V_2 , V_221 + V_142 , V_220 ) ;\r\n}\r\nF_36 ( V_2 ,\r\nV_222 , V_205 ) ;\r\nF_36 ( V_2 ,\r\nV_223 , V_207 ) ;\r\nF_36 ( V_2 ,\r\nV_224 , V_209 ) ;\r\nF_36 ( V_2 ,\r\nV_225 , V_211 ) ;\r\nF_36 ( V_2 ,\r\nV_226 , V_227 ) ;\r\nF_36 ( V_2 ,\r\nV_228 , V_229 ) ;\r\nF_32 ( V_2 , V_166 , 0x01 ) ;\r\nF_31 ( V_2 , V_151 , & V_37 ) ;\r\nF_4 ( 0x0000a000 , V_2 -> V_41 + V_42 ) ;\r\nF_4 ( 0x0000a001 , V_2 -> V_41 + V_42 ) ;\r\nF_31 ( V_2 , V_151 , & V_37 ) ;\r\nF_32 ( V_2 , V_191 , 0x19 ) ;\r\nF_32 ( V_2 , V_192 , 0x0c ) ;\r\nF_32 ( V_2 , V_191 , 0x19 ) ;\r\nF_32 ( V_2 , V_192 , 0x0c ) ;\r\nF_31 ( V_2 , V_190 , & V_37 ) ;\r\nF_32 ( V_2 , V_190 , 0x10 ) ;\r\nif ( ! V_2 -> V_179 . V_230 ) {\r\nV_2 -> V_179 . V_230 =\r\nF_37 ( F_27 , V_2 ,\r\nL_22 ) ;\r\nF_38 ( V_2 -> V_179 . V_230 ) ;\r\n}\r\n#if 0\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_HAMOA_DAC_LEFT1, EMU_SRC_ALICE_EMU32B + 2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_HAMOA_DAC_RIGHT1, EMU_SRC_ALICE_EMU32B + 3);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_HANA_SPDIF_LEFT1, EMU_SRC_ALICE_EMU32A + 2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_HANA_SPDIF_RIGHT1, EMU_SRC_ALICE_EMU32A + 3);\r\n#endif\r\nif ( V_2 -> V_65 -> V_92 == V_161 ) {\r\nF_36 ( V_2 ,\r\nV_231 , V_232 + 0 ) ;\r\nV_2 -> V_179 . V_233 [ 0 ] = 17 ;\r\nF_36 ( V_2 ,\r\nV_234 , V_232 + 1 ) ;\r\nV_2 -> V_179 . V_233 [ 1 ] = 18 ;\r\nF_36 ( V_2 ,\r\nV_235 , V_232 + 2 ) ;\r\nV_2 -> V_179 . V_233 [ 2 ] = 19 ;\r\nF_36 ( V_2 ,\r\nV_236 , V_232 + 3 ) ;\r\nV_2 -> V_179 . V_233 [ 3 ] = 20 ;\r\nF_36 ( V_2 ,\r\nV_237 , V_232 + 4 ) ;\r\nV_2 -> V_179 . V_233 [ 4 ] = 21 ;\r\nF_36 ( V_2 ,\r\nV_238 , V_232 + 5 ) ;\r\nV_2 -> V_179 . V_233 [ 5 ] = 22 ;\r\nF_36 ( V_2 ,\r\nV_239 , V_232 + 0 ) ;\r\nV_2 -> V_179 . V_233 [ 16 ] = 17 ;\r\nF_36 ( V_2 ,\r\nV_240 , V_232 + 1 ) ;\r\nV_2 -> V_179 . V_233 [ 17 ] = 18 ;\r\n} else {\r\nF_36 ( V_2 ,\r\nV_231 , V_232 + 0 ) ;\r\nV_2 -> V_179 . V_233 [ 0 ] = 21 ;\r\nF_36 ( V_2 ,\r\nV_234 , V_232 + 1 ) ;\r\nV_2 -> V_179 . V_233 [ 1 ] = 22 ;\r\nF_36 ( V_2 ,\r\nV_235 , V_232 + 2 ) ;\r\nV_2 -> V_179 . V_233 [ 2 ] = 23 ;\r\nF_36 ( V_2 ,\r\nV_236 , V_232 + 3 ) ;\r\nV_2 -> V_179 . V_233 [ 3 ] = 24 ;\r\nF_36 ( V_2 ,\r\nV_237 , V_232 + 4 ) ;\r\nV_2 -> V_179 . V_233 [ 4 ] = 25 ;\r\nF_36 ( V_2 ,\r\nV_238 , V_232 + 5 ) ;\r\nV_2 -> V_179 . V_233 [ 5 ] = 26 ;\r\nF_36 ( V_2 ,\r\nV_241 , V_232 + 6 ) ;\r\nV_2 -> V_179 . V_233 [ 6 ] = 27 ;\r\nF_36 ( V_2 ,\r\nV_242 , V_232 + 7 ) ;\r\nV_2 -> V_179 . V_233 [ 7 ] = 28 ;\r\nF_36 ( V_2 ,\r\nV_243 , V_232 + 0 ) ;\r\nV_2 -> V_179 . V_233 [ 8 ] = 21 ;\r\nF_36 ( V_2 ,\r\nV_244 , V_232 + 1 ) ;\r\nV_2 -> V_179 . V_233 [ 9 ] = 22 ;\r\nF_36 ( V_2 ,\r\nV_245 , V_232 + 0 ) ;\r\nV_2 -> V_179 . V_233 [ 10 ] = 21 ;\r\nF_36 ( V_2 ,\r\nV_246 , V_232 + 1 ) ;\r\nV_2 -> V_179 . V_233 [ 11 ] = 22 ;\r\nF_36 ( V_2 ,\r\nV_247 , V_232 + 0 ) ;\r\nV_2 -> V_179 . V_233 [ 12 ] = 21 ;\r\nF_36 ( V_2 ,\r\nV_248 , V_232 + 1 ) ;\r\nV_2 -> V_179 . V_233 [ 13 ] = 22 ;\r\nF_36 ( V_2 ,\r\nV_249 , V_232 + 0 ) ;\r\nV_2 -> V_179 . V_233 [ 14 ] = 21 ;\r\nF_36 ( V_2 ,\r\nV_250 , V_232 + 1 ) ;\r\nV_2 -> V_179 . V_233 [ 15 ] = 22 ;\r\nF_36 ( V_2 ,\r\nV_221 , V_232 + 0 ) ;\r\nV_2 -> V_179 . V_233 [ 16 ] = 21 ;\r\nF_36 ( V_2 ,\r\nV_221 + 1 , V_232 + 1 ) ;\r\nV_2 -> V_179 . V_233 [ 17 ] = 22 ;\r\nF_36 ( V_2 ,\r\nV_221 + 2 , V_232 + 2 ) ;\r\nV_2 -> V_179 . V_233 [ 18 ] = 23 ;\r\nF_36 ( V_2 ,\r\nV_221 + 3 , V_232 + 3 ) ;\r\nV_2 -> V_179 . V_233 [ 19 ] = 24 ;\r\nF_36 ( V_2 ,\r\nV_221 + 4 , V_232 + 4 ) ;\r\nV_2 -> V_179 . V_233 [ 20 ] = 25 ;\r\nF_36 ( V_2 ,\r\nV_221 + 5 , V_232 + 5 ) ;\r\nV_2 -> V_179 . V_233 [ 21 ] = 26 ;\r\nF_36 ( V_2 ,\r\nV_221 + 6 , V_232 + 6 ) ;\r\nV_2 -> V_179 . V_233 [ 22 ] = 27 ;\r\nF_36 ( V_2 ,\r\nV_221 + 7 , V_232 + 7 ) ;\r\nV_2 -> V_179 . V_233 [ 23 ] = 28 ;\r\n}\r\nF_32 ( V_2 , V_166 , 0x0 ) ;\r\nF_32 ( V_2 , V_194 , 0x0 ) ;\r\nF_32 ( V_2 , V_195 , V_196 ) ;\r\nV_2 -> V_179 . V_251 = 1 ;\r\nF_32 ( V_2 , V_187 , 0x12 ) ;\r\nF_32 ( V_2 , V_166 , 0x1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_39 ( struct V_1 * V_2 )\r\n{\r\nif ( V_2 -> V_41 ) {\r\nF_40 ( V_2 , 0 ) ;\r\nF_15 ( V_2 ) ;\r\nF_41 ( V_2 ) ;\r\n}\r\nif ( V_2 -> V_65 -> V_92 == V_157 ) {\r\nF_32 ( V_2 , V_168 , 0 ) ;\r\n}\r\nif ( V_2 -> V_179 . V_230 )\r\nF_42 ( V_2 -> V_179 . V_230 ) ;\r\nF_43 ( V_2 -> V_140 ) ;\r\nF_43 ( V_2 -> V_155 ) ;\r\nif ( V_2 -> V_252 >= 0 )\r\nF_44 ( V_2 -> V_252 , V_2 ) ;\r\nif ( V_2 -> V_253 ) {\r\nF_45 ( V_2 ,\r\n(struct V_254 * ) V_2 -> V_253 ) ;\r\nV_2 -> V_253 = NULL ;\r\n}\r\nF_46 ( V_2 -> V_255 ) ;\r\nif ( V_2 -> V_36 . V_256 )\r\nF_47 ( & V_2 -> V_36 ) ;\r\nif ( V_2 -> V_85 . V_256 )\r\nF_47 ( & V_2 -> V_85 ) ;\r\nF_48 ( V_2 -> V_257 ) ;\r\nF_48 ( V_2 -> V_258 ) ;\r\n#ifdef F_30\r\nF_49 ( V_2 ) ;\r\n#endif\r\nif ( V_2 -> V_41 )\r\nF_50 ( V_2 -> V_162 ) ;\r\nif ( V_2 -> V_65 -> V_66 )\r\nF_51 ( V_2 ) ;\r\nF_52 ( V_2 -> V_162 ) ;\r\nF_53 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_54 ( struct V_259 * V_260 )\r\n{\r\nstruct V_1 * V_2 = V_260 -> V_261 ;\r\nreturn F_39 ( V_2 ) ;\r\n}\r\nint F_55 ( struct V_262 * V_73 ,\r\nstruct V_263 * V_162 ,\r\nunsigned short V_264 ,\r\nunsigned short V_265 ,\r\nlong V_266 ,\r\nint V_34 ,\r\nT_2 V_267 ,\r\nstruct V_1 * * V_268 )\r\n{\r\nstruct V_1 * V_2 ;\r\nint V_269 , V_148 ;\r\nint V_270 ;\r\nunsigned int V_36 ;\r\nconst struct V_271 * V_272 ;\r\nstatic struct V_273 V_274 = {\r\n. V_275 = F_54 ,\r\n} ;\r\n* V_268 = NULL ;\r\nV_148 = F_56 ( V_162 ) ;\r\nif ( V_148 < 0 )\r\nreturn V_148 ;\r\nV_2 = F_57 ( sizeof( * V_2 ) , V_276 ) ;\r\nif ( V_2 == NULL ) {\r\nF_52 ( V_162 ) ;\r\nreturn - V_277 ;\r\n}\r\nV_2 -> V_73 = V_73 ;\r\nF_58 ( & V_2 -> V_278 ) ;\r\nF_58 ( & V_2 -> V_146 ) ;\r\nF_58 ( & V_2 -> V_279 ) ;\r\nF_58 ( & V_2 -> V_280 ) ;\r\nF_58 ( & V_2 -> V_281 ) ;\r\nF_58 ( & V_2 -> V_282 ) ;\r\nF_58 ( & V_2 -> V_283 ) ;\r\nF_59 ( & V_2 -> V_284 . V_285 ) ;\r\nF_60 ( & V_2 -> V_286 ) ;\r\nF_60 ( & V_2 -> V_287 ) ;\r\nV_2 -> V_162 = V_162 ;\r\nV_2 -> V_252 = - 1 ;\r\nV_2 -> V_288 = NULL ;\r\nV_2 -> V_289 = NULL ;\r\nV_2 -> V_96 = V_162 -> V_96 ;\r\nF_61 ( V_162 , V_290 , & V_2 -> V_291 ) ;\r\nF_62 ( V_162 , V_292 , & V_2 -> V_101 ) ;\r\nF_35 ( V_73 -> V_74 ,\r\nL_23 ,\r\nV_162 -> V_293 , V_162 -> V_260 , V_2 -> V_291 , V_2 -> V_101 ) ;\r\nfor ( V_272 = V_294 ; V_272 -> V_293 ; V_272 ++ ) {\r\nif ( V_272 -> V_293 == V_162 -> V_293 && V_272 -> V_260 == V_162 -> V_260 ) {\r\nif ( V_267 ) {\r\nif ( V_272 -> V_267 && ( V_272 -> V_267 == V_267 ) )\r\nbreak;\r\nelse\r\ncontinue;\r\n} else {\r\nif ( V_272 -> V_267 && ( V_272 -> V_267 != V_2 -> V_291 ) )\r\ncontinue;\r\nif ( V_272 -> V_96 && V_272 -> V_96 != V_2 -> V_96 )\r\ncontinue;\r\n}\r\nbreak;\r\n}\r\n}\r\nif ( V_272 -> V_293 == 0 ) {\r\nF_63 ( V_73 -> V_74 , L_24 ) ;\r\nF_53 ( V_2 ) ;\r\nF_52 ( V_162 ) ;\r\nreturn - V_295 ;\r\n}\r\nV_2 -> V_65 = V_272 ;\r\nif ( V_272 -> V_267 && ! V_267 )\r\nF_35 ( V_73 -> V_74 , L_25 , V_272 -> V_296 ) ;\r\nelse if ( V_267 )\r\nF_35 ( V_73 -> V_74 , L_26\r\nL_27\r\nL_28 , V_272 -> V_296 ,\r\nV_162 -> V_293 , V_162 -> V_260 , V_2 -> V_291 , V_272 -> V_267 ) ;\r\nelse\r\nF_35 ( V_73 -> V_74 , L_26\r\nL_29 ,\r\nV_272 -> V_296 , V_162 -> V_293 , V_162 -> V_260 ,\r\nV_2 -> V_291 ) ;\r\nif ( ! * V_73 -> V_297 && V_272 -> V_297 ) {\r\nint V_142 , V_78 = 0 ;\r\nF_64 ( V_73 -> V_297 , V_272 -> V_297 , sizeof( V_73 -> V_297 ) ) ;\r\nfor (; ; ) {\r\nfor ( V_142 = 0 ; V_142 < V_298 ; V_142 ++ ) {\r\nif ( V_299 [ V_142 ] && ! strcmp ( V_299 [ V_142 ] -> V_297 , V_73 -> V_297 ) )\r\nbreak;\r\n}\r\nif ( V_142 >= V_298 )\r\nbreak;\r\nV_78 ++ ;\r\nif ( V_78 >= V_300 )\r\nbreak;\r\nsnprintf ( V_73 -> V_297 , sizeof( V_73 -> V_297 ) , L_30 , V_272 -> V_297 , V_78 ) ;\r\n}\r\n}\r\nV_270 = V_2 -> V_30 = V_272 -> V_301 ;\r\nV_2 -> V_302 = V_270 ? V_303 : V_304 ;\r\nif ( F_65 ( V_162 , V_2 -> V_302 ) < 0 ||\r\nF_66 ( V_162 , V_2 -> V_302 ) < 0 ) {\r\nF_63 ( V_73 -> V_74 ,\r\nL_31 ,\r\nV_2 -> V_302 ) ;\r\nF_53 ( V_2 ) ;\r\nF_52 ( V_162 ) ;\r\nreturn - V_305 ;\r\n}\r\nif ( V_270 )\r\nV_2 -> V_306 = V_307 ;\r\nelse\r\nV_2 -> V_306 = V_308 ;\r\nV_148 = F_67 ( V_162 , L_32 ) ;\r\nif ( V_148 < 0 ) {\r\nF_53 ( V_2 ) ;\r\nF_52 ( V_162 ) ;\r\nreturn V_148 ;\r\n}\r\nV_2 -> V_41 = F_68 ( V_162 , 0 ) ;\r\nV_2 -> V_309 = V_266 >> V_310 ;\r\nif ( F_69 ( V_311 , F_70 ( V_162 ) ,\r\n32 * 1024 , & V_2 -> V_85 ) < 0 ) {\r\nV_148 = - V_277 ;\r\ngoto error;\r\n}\r\nV_2 -> V_257 = F_71 ( V_2 -> V_309 * sizeof( void * ) ) ;\r\nV_2 -> V_258 = F_71 ( V_2 -> V_309 *\r\nsizeof( unsigned long ) ) ;\r\nif ( V_2 -> V_257 == NULL || V_2 -> V_258 == NULL ) {\r\nV_148 = - V_277 ;\r\ngoto error;\r\n}\r\nif ( F_69 ( V_311 , F_70 ( V_162 ) ,\r\nV_312 , & V_2 -> V_36 ) < 0 ) {\r\nV_148 = - V_277 ;\r\ngoto error;\r\n}\r\nV_2 -> V_255 = F_72 ( V_2 -> V_309 * V_313 ) ;\r\nif ( V_2 -> V_255 == NULL ) {\r\nV_148 = - V_277 ;\r\ngoto error;\r\n}\r\nV_2 -> V_255 -> V_314 = sizeof( struct V_315 ) -\r\nsizeof( struct V_254 ) ;\r\nF_73 ( V_162 ) ;\r\nV_2 -> V_284 . V_316 = 0x303f ;\r\nif ( V_264 == 0 )\r\nV_264 = 0x3fcf ;\r\nif ( V_265 == 0 )\r\nV_265 = 0x7fff ;\r\nV_2 -> V_284 . V_264 = V_264 ;\r\nV_2 -> V_284 . V_265 = V_265 ;\r\nV_2 -> V_34 = V_34 ;\r\nif ( V_2 -> V_65 -> V_317 ) {\r\nV_148 = F_22 ( V_2 ) ;\r\nif ( V_148 < 0 )\r\ngoto error;\r\n}\r\nif ( V_2 -> V_65 -> V_318 ) {\r\nV_148 = F_18 ( V_2 ) ;\r\nif ( V_148 < 0 )\r\ngoto error;\r\n} else if ( V_2 -> V_65 -> V_92 ) {\r\nV_148 = F_34 ( V_2 ) ;\r\nif ( V_148 < 0 ) {\r\nF_39 ( V_2 ) ;\r\nreturn V_148 ;\r\n}\r\n} else {\r\nF_2 ( V_2 , V_57 , 0 ,\r\nV_319 | V_320 ) ;\r\n}\r\nV_2 -> V_284 . V_321 = ( 16 * 1024 ) / 2 ;\r\nV_2 -> V_284 . V_322 . V_256 = NULL ;\r\nV_2 -> V_284 . V_322 . V_323 = 0 ;\r\nif ( F_74 ( V_162 -> V_252 , V_324 , V_325 ,\r\nV_326 , V_2 ) ) {\r\nV_148 = - V_327 ;\r\ngoto error;\r\n}\r\nV_2 -> V_252 = V_162 -> V_252 ;\r\nV_2 -> V_62 [ 0 ] = V_2 -> V_62 [ 1 ] =\r\nV_2 -> V_62 [ 2 ] = V_328 | V_329 |\r\nV_330 | V_331 |\r\nV_332 | 0x00001200 |\r\n0x00000000 | V_333 | V_334 ;\r\nV_2 -> V_253 = (struct V_315 * )\r\nF_75 ( V_2 , 4096 ) ;\r\nif ( V_2 -> V_253 )\r\nV_2 -> V_253 -> V_335 = 1 ;\r\nmemset ( V_2 -> V_36 . V_256 , 0 , V_313 ) ;\r\nV_36 = V_2 -> V_36 . V_86 << 1 ;\r\nfor ( V_269 = 0 ; V_269 < V_336 ; V_269 ++ )\r\n( ( T_1 * ) V_2 -> V_85 . V_256 ) [ V_269 ] = F_76 ( V_36 | V_269 ) ;\r\nfor ( V_269 = 0 ; V_269 < V_60 ; V_269 ++ ) {\r\nV_2 -> V_337 [ V_269 ] . V_2 = V_2 ;\r\nV_2 -> V_337 [ V_269 ] . V_338 = V_269 ;\r\n}\r\nV_148 = F_3 ( V_2 , V_34 , 0 ) ;\r\nif ( V_148 < 0 )\r\ngoto error;\r\n#ifdef F_30\r\nV_148 = F_77 ( V_2 ) ;\r\nif ( V_148 < 0 )\r\ngoto error;\r\n#endif\r\nV_148 = F_78 ( V_2 ) ;\r\nif ( V_148 < 0 )\r\ngoto error;\r\nF_13 ( V_2 ) ;\r\nV_148 = F_79 ( V_73 , V_339 , V_2 , & V_274 ) ;\r\nif ( V_148 < 0 )\r\ngoto error;\r\n#ifdef F_80\r\nF_81 ( V_2 ) ;\r\n#endif\r\n* V_268 = V_2 ;\r\nreturn 0 ;\r\nerror:\r\nF_39 ( V_2 ) ;\r\nreturn V_148 ;\r\n}\r\nstatic int F_77 ( struct V_1 * V_2 )\r\n{\r\nint V_77 ;\r\nV_77 = F_9 ( V_340 ) ;\r\nif ( V_2 -> V_30 )\r\nV_77 += F_9 ( V_341 ) ;\r\nV_2 -> V_342 = F_71 ( 4 * V_60 * V_77 ) ;\r\nif ( ! V_2 -> V_342 )\r\nreturn - V_277 ;\r\nif ( F_82 ( V_2 ) < 0 )\r\nreturn - V_277 ;\r\nif ( V_2 -> V_65 -> V_66 &&\r\nF_83 ( V_2 ) < 0 )\r\nreturn - V_277 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_49 ( struct V_1 * V_2 )\r\n{\r\nF_48 ( V_2 -> V_342 ) ;\r\nF_84 ( V_2 ) ;\r\nif ( V_2 -> V_65 -> V_66 )\r\nF_85 ( V_2 ) ;\r\n}\r\nvoid F_86 ( struct V_1 * V_2 )\r\n{\r\nint V_142 ;\r\nunsigned char * V_102 ;\r\nunsigned int * V_343 ;\r\nV_343 = V_2 -> V_342 ;\r\nfor ( V_102 = V_340 ; * V_102 != 0xff ; V_102 ++ )\r\nfor ( V_142 = 0 ; V_142 < V_60 ; V_142 ++ , V_343 ++ )\r\n* V_343 = F_5 ( V_2 , * V_102 , V_142 ) ;\r\nif ( V_2 -> V_30 ) {\r\nfor ( V_102 = V_341 ; * V_102 != 0xff ; V_102 ++ )\r\nfor ( V_142 = 0 ; V_142 < V_60 ; V_142 ++ , V_343 ++ )\r\n* V_343 = F_5 ( V_2 , * V_102 , V_142 ) ;\r\n}\r\nif ( V_2 -> V_30 )\r\nV_2 -> V_344 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nV_2 -> V_345 = F_8 ( V_2 -> V_41 + V_42 ) ;\r\n}\r\nvoid F_87 ( struct V_1 * V_2 )\r\n{\r\nif ( V_2 -> V_65 -> V_317 )\r\nF_22 ( V_2 ) ;\r\nif ( V_2 -> V_65 -> V_318 )\r\nF_18 ( V_2 ) ;\r\nelse if ( V_2 -> V_65 -> V_92 )\r\nF_34 ( V_2 ) ;\r\nelse\r\nF_2 ( V_2 , V_57 , 0 , V_319 | V_320 ) ;\r\nF_3 ( V_2 , V_2 -> V_34 , 1 ) ;\r\n}\r\nvoid F_88 ( struct V_1 * V_2 )\r\n{\r\nint V_142 ;\r\nunsigned char * V_102 ;\r\nunsigned int * V_343 ;\r\nF_13 ( V_2 ) ;\r\nif ( V_2 -> V_30 )\r\nF_4 ( V_2 -> V_344 , V_2 -> V_41 + V_75 ) ;\r\nF_4 ( V_2 -> V_345 , V_2 -> V_41 + V_42 ) ;\r\nV_343 = V_2 -> V_342 ;\r\nfor ( V_102 = V_340 ; * V_102 != 0xff ; V_102 ++ )\r\nfor ( V_142 = 0 ; V_142 < V_60 ; V_142 ++ , V_343 ++ )\r\nF_2 ( V_2 , * V_102 , V_142 , * V_343 ) ;\r\nif ( V_2 -> V_30 ) {\r\nfor ( V_102 = V_341 ; * V_102 != 0xff ; V_102 ++ )\r\nfor ( V_142 = 0 ; V_142 < V_60 ; V_142 ++ , V_343 ++ )\r\nF_2 ( V_2 , * V_102 , V_142 , * V_343 ) ;\r\n}\r\n}
