 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LCD_CTRL
Version: T-2022.03
Date   : Fri Mar 24 22:33:01 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: c_state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: image_reg[18][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LCD_CTRL           tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  c_state_reg[1]/CK (DFFRX1)               0.00       0.50 r
  c_state_reg[1]/Q (DFFRX1)                0.79       1.29 f
  U6762/Y (NOR2X2)                         0.64       1.93 r
  U3490/Y (INVX1)                          0.43       2.36 f
  U2886/Y (OAI21X4)                        0.31       2.67 r
  U4556/Y (CLKINVX1)                       0.60       3.27 f
  U4436/Y (CLKBUFX3)                       0.91       4.18 f
  U4041/Y (BUFX4)                          0.62       4.80 f
  U4618/Y (NOR2X1)                         0.29       5.10 r
  U4617/Y (CLKBUFX3)                       0.43       5.53 r
  U3692/Y (CLKINVX1)                       0.57       6.10 f
  U4075/Y (CLKBUFX3)                       0.94       7.04 f
  U3876/Y (CLKBUFX3)                       1.04       8.08 f
  U3818/Y (CLKBUFX3)                       0.84       8.92 f
  U3787/Y (CLKBUFX3)                       0.79       9.71 f
  U5475/Y (OAI211X1)                       0.41      10.12 r
  image_reg[18][0]/D (DFFRX1)              0.00      10.12 r
  data arrival time                                  10.12

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  image_reg[18][0]/CK (DFFRX1)             0.00      10.40 r
  library setup time                      -0.28      10.12
  data required time                                 10.12
  -----------------------------------------------------------
  data required time                                 10.12
  data arrival time                                 -10.12
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
