{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522256682843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522256682844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 28 20:04:42 2018 " "Processing started: Wed Mar 28 20:04:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522256682844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522256682844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aTOP_ARCTIUM -c aTOP_ARCTIUM " "Command: quartus_map --read_settings_files=on --write_settings_files=off aTOP_ARCTIUM -c aTOP_ARCTIUM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522256682844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "3 3 " "Parallel compilation is enabled and will use 3 of the 3 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1522256683606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atop_arctium.v 1 1 " "Found 1 design units, including 1 entities, in source file atop_arctium.v" { { "Info" "ISGN_ENTITY_NAME" "1 aTOP_ARCTIUM " "Found entity 1: aTOP_ARCTIUM" {  } { { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtc.v" { { "Info" "ISGN_ENTITY_NAME" "1 RTC " "Found entity 1: RTC" {  } { { "RTC.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/RTC.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/optional/taho_impuls_top.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/optional/taho_impuls_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAHO_IMPULS_TOP " "Found entity 1: TAHO_IMPULS_TOP" {  } { { "FDAU/optional/TAHO_IMPULS_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/optional/TAHO_IMPULS_TOP.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683716 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte GPS.v(50) " "Verilog HDL Declaration warning at GPS.v(50): \"byte\" is SystemVerilog-2005 keyword" {  } { { "GPS.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/GPS.v" 50 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1522256683718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "byte BYTE GPS.v(50) " "Verilog HDL Declaration information at GPS.v(50): object \"byte\" differs only in case from object \"BYTE\" in the same scope" {  } { { "GPS.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/GPS.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522256683720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "speed SPEED GPS.v(152) " "Verilog HDL Declaration information at GPS.v(152): object \"speed\" differs only in case from object \"SPEED\" in the same scope" {  } { { "GPS.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/GPS.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522256683720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "course COURSE GPS.v(153) " "Verilog HDL Declaration information at GPS.v(153): object \"course\" differs only in case from object \"COURSE\" in the same scope" {  } { { "GPS.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/GPS.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522256683720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "altitude ALTITUDE GPS.v(132) " "Verilog HDL Declaration information at GPS.v(132): object \"altitude\" differs only in case from object \"ALTITUDE\" in the same scope" {  } { { "GPS.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/GPS.v" 132 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522256683720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gps.v 1 1 " "Found 1 design units, including 1 entities, in source file gps.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPS " "Found entity 1: GPS" {  } { { "GPS.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/GPS.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/rz/rz_line_top.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/rz/rz_line_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 RZ_LINE_TOP " "Found entity 1: RZ_LINE_TOP" {  } { { "FDAU/RZ/RZ_LINE_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/RZ_LINE_TOP.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_cc_lpc/get_all_and_trans_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sound_cc_lpc/get_all_and_trans_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Get_All_and_Trans_TOP " "Found entity 1: Get_All_and_Trans_TOP" {  } { { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683726 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit sound_store4.v(48) " "Verilog HDL Declaration warning at sound_store4.v(48): \"bit\" is SystemVerilog-2005 keyword" {  } { { "sound_CC_LPC/sound_store4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store4.v" 48 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1522256683729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_cc_lpc/sound_store4.v 1 1 " "Found 1 design units, including 1 entities, in source file sound_cc_lpc/sound_store4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sound_store4 " "Found entity 1: sound_store4" {  } { { "sound_CC_LPC/sound_store4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store4.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683730 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit sound_store2.v(48) " "Verilog HDL Declaration warning at sound_store2.v(48): \"bit\" is SystemVerilog-2005 keyword" {  } { { "sound_CC_LPC/sound_store2.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store2.v" 48 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1522256683732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_cc_lpc/sound_store2.v 1 1 " "Found 1 design units, including 1 entities, in source file sound_cc_lpc/sound_store2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sound_store2 " "Found entity 1: sound_store2" {  } { { "sound_CC_LPC/sound_store2.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store2.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_cc_lpc/s_buff4.v 1 1 " "Found 1 design units, including 1 entities, in source file sound_cc_lpc/s_buff4.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_Buff4 " "Found entity 1: s_Buff4" {  } { { "sound_CC_LPC/s_Buff4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_cc_lpc/s_buff2.v 1 1 " "Found 1 design units, including 1 entities, in source file sound_cc_lpc/s_buff2.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_Buff2 " "Found entity 1: s_Buff2" {  } { { "sound_CC_LPC/s_Buff2.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "delay Delay LPC_tx.v(53) " "Verilog HDL Declaration information at LPC_tx.v(53): object \"delay\" differs only in case from object \"Delay\" in the same scope" {  } { { "sound_CC_LPC/LPC_tx.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/LPC_tx.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522256683742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_cc_lpc/lpc_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file sound_cc_lpc/lpc_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_tx " "Found entity 1: LPC_tx" {  } { { "sound_CC_LPC/LPC_tx.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/LPC_tx.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_cc_lpc/lpc_all_buff.v 1 1 " "Found 1 design units, including 1 entities, in source file sound_cc_lpc/lpc_all_buff.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_all_buff " "Found entity 1: LPC_all_buff" {  } { { "sound_CC_LPC/LPC_all_buff.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/LPC_all_buff.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "delay Delay CC_transmit.v(52) " "Verilog HDL Declaration information at CC_transmit.v(52): object \"delay\" differs only in case from object \"Delay\" in the same scope" {  } { { "sound_CC_LPC/CC_transmit.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/CC_transmit.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522256683748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_cc_lpc/cc_transmit.v 1 1 " "Found 1 design units, including 1 entities, in source file sound_cc_lpc/cc_transmit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_transmit " "Found entity 1: CC_transmit" {  } { { "sound_CC_LPC/CC_transmit.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/CC_transmit.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_cc_lpc/cc_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file sound_cc_lpc/cc_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_ram " "Found entity 1: CC_ram" {  } { { "sound_CC_LPC/CC_ram.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/CC_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/rz/rz_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/rz/rz_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 rz_ram " "Found entity 1: rz_ram" {  } { { "FDAU/RZ/rz_ram.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/rz_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/rz/arinc_429.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/rz/arinc_429.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARINC_429 " "Found entity 1: ARINC_429" {  } { { "FDAU/RZ/ARINC_429.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/ARINC_429.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/optional/taho.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/optional/taho.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAHO " "Found entity 1: TAHO" {  } { { "FDAU/optional/TAHO.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/optional/TAHO.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/optional/impuls.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/optional/impuls.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMPULS " "Found entity 1: IMPULS" {  } { { "FDAU/optional/IMPULS.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/optional/IMPULS.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "delay DELAY UARTx.v(93) " "Verilog HDL Declaration information at UARTx.v(93): object \"delay\" differs only in case from object \"DELAY\" in the same scope" {  } { { "FDAU/UARTx.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/UARTx.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522256683767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/uartx.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/uartx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTx " "Found entity 1: UARTx" {  } { { "FDAU/UARTx.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/UARTx.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/fdau_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/fdau_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdau_ram " "Found entity 1: fdau_ram" {  } { { "FDAU/fdau_ram.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/fdau_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START ADC.v(49) " "Verilog HDL Declaration information at ADC.v(49): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "FDAU/ADC.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADC.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522256683773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/adc.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "FDAU/ADC.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADC.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/adau_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/adau_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 adau_ram " "Found entity 1: adau_ram" {  } { { "FDAU/adau_ram.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/adau_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/adau.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/adau.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADAU " "Found entity 1: ADAU" {  } { { "FDAU/ADAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_input.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sync_input " "Found entity 1: Sync_input" {  } { { "Sync_input.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/Sync_input.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.v 1 1 " "Found 1 design units, including 1 entities, in source file clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK " "Found entity 1: CLK" {  } { { "CLK.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/CLK.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cnt CNT SUBFRAME_FORMER.v(72) " "Verilog HDL Declaration information at SUBFRAME_FORMER.v(72): object \"cnt\" differs only in case from object \"CNT\" in the same scope" {  } { { "FDAU/SUBFRAME_FORMER.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/SUBFRAME_FORMER.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522256683790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "subframe SUBFRAME SUBFRAME_FORMER.v(75) " "Verilog HDL Declaration information at SUBFRAME_FORMER.v(75): object \"subframe\" differs only in case from object \"SUBFRAME\" in the same scope" {  } { { "FDAU/SUBFRAME_FORMER.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/SUBFRAME_FORMER.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522256683790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/subframe_former.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/subframe_former.v" { { "Info" "ISGN_ENTITY_NAME" "1 SUBFRAME_FORMER " "Found entity 1: SUBFRAME_FORMER" {  } { { "FDAU/SUBFRAME_FORMER.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/SUBFRAME_FORMER.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/fdau.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/fdau.v" { { "Info" "ISGN_ENTITY_NAME" "1 FDAU " "Found entity 1: FDAU" {  } { { "FDAU/FDAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/FDAU.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/subframe_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/subframe_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 subframe_ram " "Found entity 1: subframe_ram" {  } { { "FDAU/subframe_ram.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/subframe_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/frame.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/frame.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame " "Found entity 1: frame" {  } { { "FDAU/frame.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/frame.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256683802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256683802 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "I2C_DATA aTOP_ARCTIUM.v(220) " "Verilog HDL Implicit Net warning at aTOP_ARCTIUM.v(220): created implicit net for \"I2C_DATA\"" {  } { { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 220 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256683802 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aTOP_ARCTIUM " "Elaborating entity \"aTOP_ARCTIUM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1522256686061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTC RTC:RTCUnit " "Elaborating entity \"RTC\" for hierarchy \"RTC:RTCUnit\"" {  } { { "aTOP_ARCTIUM.v" "RTCUnit" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK RTC:RTCUnit\|CLK:CLOCK " "Elaborating entity \"CLK\" for hierarchy \"RTC:RTCUnit\|CLK:CLOCK\"" {  } { { "RTC.v" "CLOCK" { Text "D:/Altera/LUCH ALL/FDR/Universal/RTC.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\"" {  } { { "CLK.v" "altpll_component" { Text "D:/Altera/LUCH ALL/FDR/Universal/CLK.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component " "Elaborated megafunction instantiation \"RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\"" {  } { { "CLK.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/CLK.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256686145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component " "Instantiated megafunction \"RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 125 " "Parameter \"clk3_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=CLK " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=CLK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686147 ""}  } { { "CLK.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/CLK.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522256686147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_altpll " "Found entity 1: CLK_altpll" {  } { { "db/clk_altpll.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256686280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256686280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_altpll RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated " "Elaborating entity \"CLK_altpll\" for hierarchy \"RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPS GPS:GPS_Unit " "Elaborating entity \"GPS\" for hierarchy \"GPS:GPS_Unit\"" {  } { { "aTOP_ARCTIUM.v" "GPS_Unit" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sync_input GPS:GPS_Unit\|Sync_input:Sync_GPS " "Elaborating entity \"Sync_input\" for hierarchy \"GPS:GPS_Unit\|Sync_input:Sync_GPS\"" {  } { { "GPS.v" "Sync_GPS" { Text "D:/Altera/LUCH ALL/FDR/Universal/GPS.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FDAU FDAU:FDAU " "Elaborating entity \"FDAU\" for hierarchy \"FDAU:FDAU\"" {  } { { "aTOP_ARCTIUM.v" "FDAU" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADAU FDAU:FDAU\|ADAU:ADAU_FRAME " "Elaborating entity \"ADAU\" for hierarchy \"FDAU:FDAU\|ADAU:ADAU_FRAME\"" {  } { { "FDAU/FDAU.v" "ADAU_FRAME" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/FDAU.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686404 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ADAU.v(186) " "Verilog HDL assignment warning at ADAU.v(186): truncated value with size 32 to match size of target (7)" {  } { { "FDAU/ADAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522256686408 "|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame FDAU:FDAU\|ADAU:ADAU_FRAME\|frame:RAM_with_FRAME " "Elaborating entity \"frame\" for hierarchy \"FDAU:FDAU\|ADAU:ADAU_FRAME\|frame:RAM_with_FRAME\"" {  } { { "FDAU/ADAU.v" "RAM_with_FRAME" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FDAU:FDAU\|ADAU:ADAU_FRAME\|frame:RAM_with_FRAME\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FDAU:FDAU\|ADAU:ADAU_FRAME\|frame:RAM_with_FRAME\|altsyncram:altsyncram_component\"" {  } { { "FDAU/frame.v" "altsyncram_component" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/frame.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FDAU:FDAU\|ADAU:ADAU_FRAME\|frame:RAM_with_FRAME\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FDAU:FDAU\|ADAU:ADAU_FRAME\|frame:RAM_with_FRAME\|altsyncram:altsyncram_component\"" {  } { { "FDAU/frame.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/frame.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256686479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FDAU:FDAU\|ADAU:ADAU_FRAME\|frame:RAM_with_FRAME\|altsyncram:altsyncram_component " "Instantiated megafunction \"FDAU:FDAU\|ADAU:ADAU_FRAME\|frame:RAM_with_FRAME\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./FDAU/all_frame.mif " "Parameter \"init_file\" = \"./FDAU/all_frame.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686479 ""}  } { { "FDAU/frame.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/frame.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522256686479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qtq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qtq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qtq1 " "Found entity 1: altsyncram_qtq1" {  } { { "db/altsyncram_qtq1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_qtq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256686606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256686606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qtq1 FDAU:FDAU\|ADAU:ADAU_FRAME\|frame:RAM_with_FRAME\|altsyncram:altsyncram_component\|altsyncram_qtq1:auto_generated " "Elaborating entity \"altsyncram_qtq1\" for hierarchy \"FDAU:FDAU\|ADAU:ADAU_FRAME\|frame:RAM_with_FRAME\|altsyncram:altsyncram_component\|altsyncram_qtq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC FDAU:FDAU\|ADAU:ADAU_FRAME\|ADC:AD7983 " "Elaborating entity \"ADC\" for hierarchy \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ADC:AD7983\"" {  } { { "FDAU/ADAU.v" "AD7983" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTx FDAU:FDAU\|ADAU:ADAU_FRAME\|UARTx:DATA_STREAM " "Elaborating entity \"UARTx\" for hierarchy \"FDAU:FDAU\|ADAU:ADAU_FRAME\|UARTx:DATA_STREAM\"" {  } { { "FDAU/ADAU.v" "DATA_STREAM" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAHO_IMPULS_TOP FDAU:FDAU\|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit " "Elaborating entity \"TAHO_IMPULS_TOP\" for hierarchy \"FDAU:FDAU\|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit\"" {  } { { "FDAU/FDAU.v" "TAHO_IMPULS_TOPUnit" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/FDAU.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAHO FDAU:FDAU\|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit\|TAHO:TAHO_Unit1 " "Elaborating entity \"TAHO\" for hierarchy \"FDAU:FDAU\|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit\|TAHO:TAHO_Unit1\"" {  } { { "FDAU/optional/TAHO_IMPULS_TOP.v" "TAHO_Unit1" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/optional/TAHO_IMPULS_TOP.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMPULS FDAU:FDAU\|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit\|IMPULS:IMPULS_Unit " "Elaborating entity \"IMPULS\" for hierarchy \"FDAU:FDAU\|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit\|IMPULS:IMPULS_Unit\"" {  } { { "FDAU/optional/TAHO_IMPULS_TOP.v" "IMPULS_Unit" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/optional/TAHO_IMPULS_TOP.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RZ_LINE_TOP FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit " "Elaborating entity \"RZ_LINE_TOP\" for hierarchy \"FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\"" {  } { { "FDAU/FDAU.v" "RZ_LINE_TOP_Unit" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/FDAU.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARINC_429 FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1 " "Elaborating entity \"ARINC_429\" for hierarchy \"FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\"" {  } { { "FDAU/RZ/RZ_LINE_TOP.v" "ARINC_429_1" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/RZ_LINE_TOP.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rz_ram FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|rz_ram:rz_ram_unit " "Elaborating entity \"rz_ram\" for hierarchy \"FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|rz_ram:rz_ram_unit\"" {  } { { "FDAU/RZ/ARINC_429.v" "rz_ram_unit" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/ARINC_429.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|rz_ram:rz_ram_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|rz_ram:rz_ram_unit\|altsyncram:altsyncram_component\"" {  } { { "FDAU/RZ/rz_ram.v" "altsyncram_component" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/rz_ram.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|rz_ram:rz_ram_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|rz_ram:rz_ram_unit\|altsyncram:altsyncram_component\"" {  } { { "FDAU/RZ/rz_ram.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/rz_ram.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256686666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|rz_ram:rz_ram_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|rz_ram:rz_ram_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686666 ""}  } { { "FDAU/RZ/rz_ram.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/rz_ram.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522256686666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_04k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_04k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_04k1 " "Found entity 1: altsyncram_04k1" {  } { { "db/altsyncram_04k1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_04k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256686793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256686793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_04k1 FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|rz_ram:rz_ram_unit\|altsyncram:altsyncram_component\|altsyncram_04k1:auto_generated " "Elaborating entity \"altsyncram_04k1\" for hierarchy \"FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|rz_ram:rz_ram_unit\|altsyncram:altsyncram_component\|altsyncram_04k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdau_ram FDAU:FDAU\|fdau_ram:fdau_ram_UNIT " "Elaborating entity \"fdau_ram\" for hierarchy \"FDAU:FDAU\|fdau_ram:fdau_ram_UNIT\"" {  } { { "FDAU/FDAU.v" "fdau_ram_UNIT" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/FDAU.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FDAU:FDAU\|fdau_ram:fdau_ram_UNIT\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FDAU:FDAU\|fdau_ram:fdau_ram_UNIT\|altsyncram:altsyncram_component\"" {  } { { "FDAU/fdau_ram.v" "altsyncram_component" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/fdau_ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FDAU:FDAU\|fdau_ram:fdau_ram_UNIT\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FDAU:FDAU\|fdau_ram:fdau_ram_UNIT\|altsyncram:altsyncram_component\"" {  } { { "FDAU/fdau_ram.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/fdau_ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256686918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FDAU:FDAU\|fdau_ram:fdau_ram_UNIT\|altsyncram:altsyncram_component " "Instantiated megafunction \"FDAU:FDAU\|fdau_ram:fdau_ram_UNIT\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256686919 ""}  } { { "FDAU/fdau_ram.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/fdau_ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522256686919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_08o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_08o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_08o1 " "Found entity 1: altsyncram_08o1" {  } { { "db/altsyncram_08o1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_08o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256687048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256687048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_08o1 FDAU:FDAU\|fdau_ram:fdau_ram_UNIT\|altsyncram:altsyncram_component\|altsyncram_08o1:auto_generated " "Elaborating entity \"altsyncram_08o1\" for hierarchy \"FDAU:FDAU\|fdau_ram:fdau_ram_UNIT\|altsyncram:altsyncram_component\|altsyncram_08o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUBFRAME_FORMER SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT " "Elaborating entity \"SUBFRAME_FORMER\" for hierarchy \"SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT\"" {  } { { "aTOP_ARCTIUM.v" "SUBFRAME_FORMER_UNIT" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subframe_ram SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT\|subframe_ram:subframe_ram_Unit " "Elaborating entity \"subframe_ram\" for hierarchy \"SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT\|subframe_ram:subframe_ram_Unit\"" {  } { { "FDAU/SUBFRAME_FORMER.v" "subframe_ram_Unit" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/SUBFRAME_FORMER.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT\|subframe_ram:subframe_ram_Unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT\|subframe_ram:subframe_ram_Unit\|altsyncram:altsyncram_component\"" {  } { { "FDAU/subframe_ram.v" "altsyncram_component" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/subframe_ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT\|subframe_ram:subframe_ram_Unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT\|subframe_ram:subframe_ram_Unit\|altsyncram:altsyncram_component\"" {  } { { "FDAU/subframe_ram.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/subframe_ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256687090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT\|subframe_ram:subframe_ram_Unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT\|subframe_ram:subframe_ram_Unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687091 ""}  } { { "FDAU/subframe_ram.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/subframe_ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522256687091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_28o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_28o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_28o1 " "Found entity 1: altsyncram_28o1" {  } { { "db/altsyncram_28o1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_28o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256687218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256687218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_28o1 SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT\|subframe_ram:subframe_ram_Unit\|altsyncram:altsyncram_component\|altsyncram_28o1:auto_generated " "Elaborating entity \"altsyncram_28o1\" for hierarchy \"SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT\|subframe_ram:subframe_ram_Unit\|altsyncram:altsyncram_component\|altsyncram_28o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Get_All_and_Trans_TOP Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT " "Elaborating entity \"Get_All_and_Trans_TOP\" for hierarchy \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\"" {  } { { "aTOP_ARCTIUM.v" "Get_All_and_Trans_TOP_UNIT" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687225 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sound Get_All_and_Trans_TOP.v(155) " "Verilog HDL or VHDL warning at Get_All_and_Trans_TOP.v(155): object \"sound\" assigned a value but never read" {  } { { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1522256687229 "|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_store4 Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit " "Elaborating entity \"sound_store4\" for hierarchy \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\"" {  } { { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "sound_storeUnit" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_Buff4 Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit " "Elaborating entity \"s_Buff4\" for hierarchy \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\"" {  } { { "sound_CC_LPC/sound_store4.v" "s_BuffUnit" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store4.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\"" {  } { { "sound_CC_LPC/s_Buff4.v" "altsyncram_component" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff4.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\"" {  } { { "sound_CC_LPC/s_Buff4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff4.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256687256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component " "Instantiated megafunction \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687256 ""}  } { { "sound_CC_LPC/s_Buff4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff4.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522256687256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lao1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lao1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lao1 " "Found entity 1: altsyncram_lao1" {  } { { "db/altsyncram_lao1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_lao1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256687385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256687385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lao1 Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated " "Elaborating entity \"altsyncram_lao1\" for hierarchy \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_ram Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_ram:CC_ramUnit " "Elaborating entity \"CC_ram\" for hierarchy \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_ram:CC_ramUnit\"" {  } { { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "CC_ramUnit" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_ram:CC_ramUnit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_ram:CC_ramUnit\|altsyncram:altsyncram_component\"" {  } { { "sound_CC_LPC/CC_ram.v" "altsyncram_component" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/CC_ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_ram:CC_ramUnit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_ram:CC_ramUnit\|altsyncram:altsyncram_component\"" {  } { { "sound_CC_LPC/CC_ram.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/CC_ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256687413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_ram:CC_ramUnit\|altsyncram:altsyncram_component " "Instantiated megafunction \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_ram:CC_ramUnit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687413 ""}  } { { "sound_CC_LPC/CC_ram.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/CC_ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522256687413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k8o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k8o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k8o1 " "Found entity 1: altsyncram_k8o1" {  } { { "db/altsyncram_k8o1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_k8o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256687537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256687537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k8o1 Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_ram:CC_ramUnit\|altsyncram:altsyncram_component\|altsyncram_k8o1:auto_generated " "Elaborating entity \"altsyncram_k8o1\" for hierarchy \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_ram:CC_ramUnit\|altsyncram:altsyncram_component\|altsyncram_k8o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_transmit Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_transmit:CC_transmitUnit " "Elaborating entity \"CC_transmit\" for hierarchy \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_transmit:CC_transmitUnit\"" {  } { { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "CC_transmitUnit" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522256687543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nv14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nv14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nv14 " "Found entity 1: altsyncram_nv14" {  } { { "db/altsyncram_nv14.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_nv14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256690275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256690275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_grc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_grc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_grc " "Found entity 1: mux_grc" {  } { { "db/mux_grc.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/mux_grc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256690561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256690561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/decode_4uf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256690721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256690721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7fi " "Found entity 1: cntr_7fi" {  } { { "db/cntr_7fi.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/cntr_7fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256691067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256691067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jfc " "Found entity 1: cmpr_jfc" {  } { { "db/cmpr_jfc.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/cmpr_jfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256691191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256691191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v7j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v7j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v7j " "Found entity 1: cntr_v7j" {  } { { "db/cntr_v7j.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/cntr_v7j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256691476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256691476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3fi " "Found entity 1: cntr_3fi" {  } { { "db/cntr_3fi.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/cntr_3fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256691779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256691779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256691912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256691912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/cntr_p1j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256692203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256692203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/cmpr_efc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256692326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256692326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dt14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dt14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dt14 " "Found entity 1: altsyncram_dt14" {  } { { "db/altsyncram_dt14.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_dt14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256692899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256692899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nrc " "Found entity 1: mux_nrc" {  } { { "db/mux_nrc.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/mux_nrc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256693136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256693136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bfi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bfi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bfi " "Found entity 1: cntr_bfi" {  } { { "db/cntr_bfi.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/cntr_bfi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256693438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256693438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_85j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_85j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_85j " "Found entity 1: cntr_85j" {  } { { "db/cntr_85j.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/cntr_85j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256693728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256693728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_afi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_afi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_afi " "Found entity 1: cntr_afi" {  } { { "db/cntr_afi.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/cntr_afi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256694044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256694044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_at14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_at14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_at14 " "Found entity 1: altsyncram_at14" {  } { { "db/altsyncram_at14.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_at14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256694459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256694459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jrc " "Found entity 1: mux_jrc" {  } { { "db/mux_jrc.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/mux_jrc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256694685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256694685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cfi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cfi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cfi " "Found entity 1: cntr_cfi" {  } { { "db/cntr_cfi.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/cntr_cfi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256694988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256694988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_95j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_95j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_95j " "Found entity 1: cntr_95j" {  } { { "db/cntr_95j.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/cntr_95j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256695292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256695292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5fi " "Found entity 1: cntr_5fi" {  } { { "db/cntr_5fi.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/cntr_5fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256695594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256695594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hfc " "Found entity 1: cmpr_hfc" {  } { { "db/cmpr_hfc.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/cmpr_hfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256695719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256695719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9t14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9t14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9t14 " "Found entity 1: altsyncram_9t14" {  } { { "db/altsyncram_9t14.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_9t14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256696254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256696254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lrc " "Found entity 1: mux_lrc" {  } { { "db/mux_lrc.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/mux_lrc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256696486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256696486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9fi " "Found entity 1: cntr_9fi" {  } { { "db/cntr_9fi.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/cntr_9fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256696788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256696788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c5j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c5j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c5j " "Found entity 1: cntr_c5j" {  } { { "db/cntr_c5j.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/cntr_c5j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256697076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256697076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8fi " "Found entity 1: cntr_8fi" {  } { { "db/cntr_8fi.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/cntr_8fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256697385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256697385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tv14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tv14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tv14 " "Found entity 1: altsyncram_tv14" {  } { { "db/altsyncram_tv14.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_tv14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256697986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256697986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dfi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dfi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dfi " "Found entity 1: cntr_dfi" {  } { { "db/cntr_dfi.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/cntr_dfi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522256698321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522256698321 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_4 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_4\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256698908 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "fdau_debug " "Analysis and Synthesis generated SignalTap II or debug node instance \"fdau_debug\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256698911 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "impuls_dbg " "Analysis and Synthesis generated SignalTap II or debug node instance \"impuls_dbg\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256698914 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "subfarame_dbg " "Analysis and Synthesis generated SignalTap II or debug node instance \"subfarame_dbg\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256698918 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "taho_dbg " "Analysis and Synthesis generated SignalTap II or debug node instance \"taho_dbg\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256698923 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[0\] " "Synthesized away node \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_lao1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_lao1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sound_CC_LPC/s_Buff4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff4.v" 88 0 0 } } { "sound_CC_LPC/sound_store4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store4.v" 198 0 0 } } { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 153 0 0 } } { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256700643 "|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|s_Buff4:s_BuffUnit|altsyncram:altsyncram_component|altsyncram_lao1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[1\] " "Synthesized away node \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_lao1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_lao1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sound_CC_LPC/s_Buff4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff4.v" 88 0 0 } } { "sound_CC_LPC/sound_store4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store4.v" 198 0 0 } } { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 153 0 0 } } { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256700643 "|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|s_Buff4:s_BuffUnit|altsyncram:altsyncram_component|altsyncram_lao1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[2\] " "Synthesized away node \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_lao1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_lao1.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sound_CC_LPC/s_Buff4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff4.v" 88 0 0 } } { "sound_CC_LPC/sound_store4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store4.v" 198 0 0 } } { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 153 0 0 } } { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256700643 "|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|s_Buff4:s_BuffUnit|altsyncram:altsyncram_component|altsyncram_lao1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[3\] " "Synthesized away node \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_lao1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_lao1.tdf" 136 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sound_CC_LPC/s_Buff4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff4.v" 88 0 0 } } { "sound_CC_LPC/sound_store4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store4.v" 198 0 0 } } { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 153 0 0 } } { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256700643 "|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|s_Buff4:s_BuffUnit|altsyncram:altsyncram_component|altsyncram_lao1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[4\] " "Synthesized away node \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_lao1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_lao1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sound_CC_LPC/s_Buff4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff4.v" 88 0 0 } } { "sound_CC_LPC/sound_store4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store4.v" 198 0 0 } } { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 153 0 0 } } { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256700643 "|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|s_Buff4:s_BuffUnit|altsyncram:altsyncram_component|altsyncram_lao1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[5\] " "Synthesized away node \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_lao1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_lao1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sound_CC_LPC/s_Buff4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff4.v" 88 0 0 } } { "sound_CC_LPC/sound_store4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store4.v" 198 0 0 } } { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 153 0 0 } } { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256700643 "|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|s_Buff4:s_BuffUnit|altsyncram:altsyncram_component|altsyncram_lao1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[6\] " "Synthesized away node \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_lao1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_lao1.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sound_CC_LPC/s_Buff4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff4.v" 88 0 0 } } { "sound_CC_LPC/sound_store4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store4.v" 198 0 0 } } { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 153 0 0 } } { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256700643 "|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|s_Buff4:s_BuffUnit|altsyncram:altsyncram_component|altsyncram_lao1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[7\] " "Synthesized away node \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_lao1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_lao1.tdf" 268 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sound_CC_LPC/s_Buff4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff4.v" 88 0 0 } } { "sound_CC_LPC/sound_store4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store4.v" 198 0 0 } } { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 153 0 0 } } { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256700643 "|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|s_Buff4:s_BuffUnit|altsyncram:altsyncram_component|altsyncram_lao1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[8\] " "Synthesized away node \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_lao1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_lao1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sound_CC_LPC/s_Buff4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff4.v" 88 0 0 } } { "sound_CC_LPC/sound_store4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store4.v" 198 0 0 } } { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 153 0 0 } } { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256700643 "|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|s_Buff4:s_BuffUnit|altsyncram:altsyncram_component|altsyncram_lao1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[9\] " "Synthesized away node \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_lao1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_lao1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sound_CC_LPC/s_Buff4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff4.v" 88 0 0 } } { "sound_CC_LPC/sound_store4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store4.v" 198 0 0 } } { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 153 0 0 } } { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256700643 "|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|s_Buff4:s_BuffUnit|altsyncram:altsyncram_component|altsyncram_lao1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[10\] " "Synthesized away node \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_lao1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_lao1.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sound_CC_LPC/s_Buff4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff4.v" 88 0 0 } } { "sound_CC_LPC/sound_store4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store4.v" 198 0 0 } } { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 153 0 0 } } { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256700643 "|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|s_Buff4:s_BuffUnit|altsyncram:altsyncram_component|altsyncram_lao1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[11\] " "Synthesized away node \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_lao1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_lao1.tdf" 400 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sound_CC_LPC/s_Buff4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff4.v" 88 0 0 } } { "sound_CC_LPC/sound_store4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store4.v" 198 0 0 } } { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 153 0 0 } } { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256700643 "|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|s_Buff4:s_BuffUnit|altsyncram:altsyncram_component|altsyncram_lao1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[12\] " "Synthesized away node \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_lao1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_lao1.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sound_CC_LPC/s_Buff4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff4.v" 88 0 0 } } { "sound_CC_LPC/sound_store4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store4.v" 198 0 0 } } { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 153 0 0 } } { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256700643 "|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|s_Buff4:s_BuffUnit|altsyncram:altsyncram_component|altsyncram_lao1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[13\] " "Synthesized away node \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_lao1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_lao1.tdf" 466 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sound_CC_LPC/s_Buff4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff4.v" 88 0 0 } } { "sound_CC_LPC/sound_store4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store4.v" 198 0 0 } } { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 153 0 0 } } { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256700643 "|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|s_Buff4:s_BuffUnit|altsyncram:altsyncram_component|altsyncram_lao1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[14\] " "Synthesized away node \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_lao1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_lao1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sound_CC_LPC/s_Buff4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff4.v" 88 0 0 } } { "sound_CC_LPC/sound_store4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store4.v" 198 0 0 } } { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 153 0 0 } } { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256700643 "|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|s_Buff4:s_BuffUnit|altsyncram:altsyncram_component|altsyncram_lao1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[15\] " "Synthesized away node \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_lao1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_lao1.tdf" 532 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sound_CC_LPC/s_Buff4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff4.v" 88 0 0 } } { "sound_CC_LPC/sound_store4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store4.v" 198 0 0 } } { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 153 0 0 } } { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256700643 "|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|s_Buff4:s_BuffUnit|altsyncram:altsyncram_component|altsyncram_lao1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1522256700643 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1522256700643 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "19 " "Ignored 19 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "19 " "Ignored 19 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1522256701765 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1522256701765 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|aTOP_ARCTIUM\|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|state " "State machine \"\|aTOP_ARCTIUM\|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|state\" will be implemented as a safe state machine." {  } { { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 218 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1522256705280 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|aTOP_ARCTIUM\|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_transmit:CC_transmitUnit\|state " "State machine \"\|aTOP_ARCTIUM\|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_transmit:CC_transmitUnit\|state\" will be implemented as a safe state machine." {  } { { "sound_CC_LPC/CC_transmit.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/CC_transmit.v" 55 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1522256705282 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|aTOP_ARCTIUM\|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|state " "State machine \"\|aTOP_ARCTIUM\|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|state\" will be implemented as a safe state machine." {  } { { "sound_CC_LPC/sound_store4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store4.v" 55 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1522256705283 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|aTOP_ARCTIUM\|FDAU:FDAU\|st_m " "State machine \"\|aTOP_ARCTIUM\|FDAU:FDAU\|st_m\" will be implemented as a safe state machine." {  } { { "FDAU/FDAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/FDAU.v" 256 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1522256705287 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|aTOP_ARCTIUM\|FDAU:FDAU\|ADAU:ADAU_FRAME\|state " "State machine \"\|aTOP_ARCTIUM\|FDAU:FDAU\|ADAU:ADAU_FRAME\|state\" will be implemented as a safe state machine." {  } { { "FDAU/ADAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 95 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1522256705291 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|aTOP_ARCTIUM\|FDAU:FDAU\|ADAU:ADAU_FRAME\|UARTx:DATA_STREAM\|state " "State machine \"\|aTOP_ARCTIUM\|FDAU:FDAU\|ADAU:ADAU_FRAME\|UARTx:DATA_STREAM\|state\" will be implemented as a safe state machine." {  } { { "FDAU/UARTx.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/UARTx.v" 97 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1522256705292 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|aTOP_ARCTIUM\|FDAU:FDAU\|ADAU:ADAU_FRAME\|ADC:AD7983\|state " "State machine \"\|aTOP_ARCTIUM\|FDAU:FDAU\|ADAU:ADAU_FRAME\|ADC:AD7983\|state\" will be implemented as a safe state machine." {  } { { "FDAU/ADC.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADC.v" 69 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1522256705294 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|aTOP_ARCTIUM\|GPS:GPS_Unit\|fstate " "State machine \"\|aTOP_ARCTIUM\|GPS:GPS_Unit\|fstate\" will be implemented as a safe state machine." {  } { { "GPS.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/GPS.v" 159 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1522256705299 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1522256708102 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FDAU/UARTx.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/UARTx.v" 50 -1 0 } } { "sound_CC_LPC/CC_transmit.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/CC_transmit.v" 39 -1 0 } } { "RTC.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/RTC.v" 185 -1 0 } } { "FDAU/ADAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 132 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1522256708445 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1522256708445 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[0\] FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[0\]~_emulated FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[0\]~1 " "Register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[0\]\" is converted into an equivalent circuit using register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[0\]~_emulated\" and latch \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[0\]~1\"" {  } { { "FDAU/ADAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 132 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1522256708447 "|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|ADDR[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[1\] FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[1\]~_emulated FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[1\]~5 " "Register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[1\]\" is converted into an equivalent circuit using register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[1\]~_emulated\" and latch \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[1\]~5\"" {  } { { "FDAU/ADAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 132 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1522256708447 "|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|ADDR[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[2\] FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[2\]~_emulated FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[2\]~9 " "Register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[2\]\" is converted into an equivalent circuit using register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[2\]~_emulated\" and latch \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[2\]~9\"" {  } { { "FDAU/ADAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 132 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1522256708447 "|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|ADDR[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[3\] FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[3\]~_emulated FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[3\]~13 " "Register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[3\]\" is converted into an equivalent circuit using register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[3\]~_emulated\" and latch \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[3\]~13\"" {  } { { "FDAU/ADAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 132 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1522256708447 "|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|ADDR[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[0\] FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[0\]~_emulated FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[0\]~1 " "Register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[0\]\" is converted into an equivalent circuit using register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[0\]~_emulated\" and latch \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[0\]~1\"" {  } { { "FDAU/ADAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 132 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1522256708447 "|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|ENA[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[1\] FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[1\]~_emulated FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[1\]~5 " "Register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[1\]\" is converted into an equivalent circuit using register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[1\]~_emulated\" and latch \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[1\]~5\"" {  } { { "FDAU/ADAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 132 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1522256708447 "|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|ENA[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[2\] FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[2\]~_emulated FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[2\]~9 " "Register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[2\]\" is converted into an equivalent circuit using register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[2\]~_emulated\" and latch \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[2\]~9\"" {  } { { "FDAU/ADAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 132 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1522256708447 "|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|ENA[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[3\] FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[3\]~_emulated FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[3\]~13 " "Register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[3\]\" is converted into an equivalent circuit using register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[3\]~_emulated\" and latch \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[3\]~13\"" {  } { { "FDAU/ADAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 132 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1522256708447 "|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|ENA[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1522256708447 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "div VCC " "Pin \"div\" is stuck at VCC" {  } { { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522256713111 "|aTOP_ARCTIUM|div"} { "Warning" "WMLS_MLS_STUCK_PIN" "mul GND " "Pin \"mul\" is stuck at GND" {  } { { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522256713111 "|aTOP_ARCTIUM|mul"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1522256713111 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256713976 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "99 " "99 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1522256717798 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1522256718018 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1522256718018 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522256718293 "|aTOP_ARCTIUM|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1522256718293 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256718687 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Altera/LUCH ALL/FDR/Universal/output_files/aTOP_ARCTIUM.map.smsg " "Generated suppressed messages file D:/Altera/LUCH ALL/FDR/Universal/output_files/aTOP_ARCTIUM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1522256719741 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "fdau_debug 109 " "Succesfully connected in-system debug instance \"fdau_debug\" to all 109 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1522256722319 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "subfarame_dbg 107 " "Succesfully connected in-system debug instance \"subfarame_dbg\" to all 107 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1522256722335 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "impuls_dbg 55 " "Succesfully connected in-system debug instance \"impuls_dbg\" to all 55 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1522256722349 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "taho_dbg 125 127 0 0 2 " "Partially connected in-system debug instance \"taho_dbg\" to 125 of its 127 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1522256722372 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_4 121 " "Succesfully connected in-system debug instance \"auto_signaltap_4\" to all 121 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1522256722393 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1522256722841 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256722841 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/clk_altpll.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "CLK.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/CLK.v" 102 0 0 } } { "RTC.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/RTC.v" 95 0 0 } } { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 137 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1522256724008 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD1 " "No output dependent on input pin \"AUD1\"" {  } { { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522256725426 "|aTOP_ARCTIUM|AUD1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1522256725426 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8926 " "Implemented 8926 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1522256725429 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1522256725429 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8484 " "Implemented 8484 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1522256725429 ""} { "Info" "ICUT_CUT_TM_RAMS" "401 " "Implemented 401 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1522256725429 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1522256725429 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1522256725429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "652 " "Peak virtual memory: 652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522256725572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 28 20:05:25 2018 " "Processing ended: Wed Mar 28 20:05:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522256725572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522256725572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522256725572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522256725572 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522256728129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522256728131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 28 20:05:27 2018 " "Processing started: Wed Mar 28 20:05:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522256728131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1522256728131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off aTOP_ARCTIUM -c aTOP_ARCTIUM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off aTOP_ARCTIUM -c aTOP_ARCTIUM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1522256728132 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1522256728236 ""}
{ "Info" "0" "" "Project  = aTOP_ARCTIUM" {  } {  } 0 0 "Project  = aTOP_ARCTIUM" 0 0 "Fitter" 0 0 1522256728237 ""}
{ "Info" "0" "" "Revision = aTOP_ARCTIUM" {  } {  } 0 0 "Revision = aTOP_ARCTIUM" 0 0 "Fitter" 0 0 1522256728237 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "3 3 " "Parallel compilation is enabled and will use 3 of the 3 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1522256728869 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "aTOP_ARCTIUM EP3C10E144C8 " "Selected device EP3C10E144C8 for design \"aTOP_ARCTIUM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1522256729087 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522256729187 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522256729188 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522256729188 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\|wire_pll1_clk\[0\] 1 10 0 0 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_altpll.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 0 { 0 ""} 0 2725 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1522256729306 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\|wire_pll1_clk\[1\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clk_altpll.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 0 { 0 ""} 0 2726 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1522256729306 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\|wire_pll1_clk\[3\] 1 125 0 0 " "Implementing clock multiplication of 1, clock division of 125, and phase shift of 0 degrees (0 ps) for RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/clk_altpll.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 0 { 0 ""} 0 2728 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1522256729306 ""}  } { { "db/clk_altpll.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 0 { 0 ""} 0 2725 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1522256729306 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1522256729855 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1522256729879 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144C8 " "Device EP3C5E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522256730310 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Device EP3C16E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522256730310 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Device EP3C25E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522256730310 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1522256730310 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 0 { 0 ""} 0 25545 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522256730356 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 0 { 0 ""} 0 25547 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522256730356 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 0 { 0 ""} 0 25549 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522256730356 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 0 { 0 ""} 0 25551 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522256730356 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 0 { 0 ""} 0 25553 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522256730356 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1522256730356 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1522256730363 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1522256730421 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1522256733473 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522256733504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522256733504 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522256733504 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1522256733504 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "aTOP_ARCTIUM.sdc " "Synopsys Design Constraints File file not found: 'aTOP_ARCTIUM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1522256733635 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inp_clk " "Node: inp_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1522256733690 "|aTOP_ARCTIUM|inp_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RTC:RTCUnit\|sec " "Node: RTC:RTCUnit\|sec was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1522256733690 "|aTOP_ARCTIUM|RTC:RTCUnit|sec"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_6\|Sync_input:Sync_input_line_A\|sync\[1\] " "Node: FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_6\|Sync_input:Sync_input_line_A\|sync\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1522256733690 "|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_6|Sync_input:Sync_input_line_A|sync[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_5\|Sync_input:Sync_input_line_A\|sync\[1\] " "Node: FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_5\|Sync_input:Sync_input_line_A\|sync\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1522256733690 "|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_5|Sync_input:Sync_input_line_A|sync[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_4\|Sync_input:Sync_input_line_A\|sync\[1\] " "Node: FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_4\|Sync_input:Sync_input_line_A\|sync\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1522256733691 "|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_4|Sync_input:Sync_input_line_A|sync[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_3\|Sync_input:Sync_input_line_A\|sync\[1\] " "Node: FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_3\|Sync_input:Sync_input_line_A\|sync\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1522256733691 "|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_3|Sync_input:Sync_input_line_A|sync[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_2\|Sync_input:Sync_input_line_A\|sync\[1\] " "Node: FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_2\|Sync_input:Sync_input_line_A\|sync\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1522256733691 "|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_2|Sync_input:Sync_input_line_A|sync[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|Sync_input:Sync_input_line_A\|sync\[1\] " "Node: FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|Sync_input:Sync_input_line_A\|sync\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1522256733691 "|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_1|Sync_input:Sync_input_line_A|sync[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPS:GPS_Unit\|TIC " "Node: GPS:GPS_Unit\|TIC was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1522256733691 "|aTOP_ARCTIUM|GPS:GPS_Unit|TIC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RTC:RTCUnit\|msec " "Node: RTC:RTCUnit\|msec was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1522256733692 "|aTOP_ARCTIUM|RTC:RTCUnit|msec"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RTC:RTCUnit\|reset " "Node: RTC:RTCUnit\|reset was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1522256733692 "|aTOP_ARCTIUM|RTC:RTCUnit|reset"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: RTCUnit\|CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: RTCUnit\|CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522256733871 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: RTCUnit\|CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: RTCUnit\|CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522256733871 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: RTCUnit\|CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: RTCUnit\|CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522256733871 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1522256733871 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1522256733873 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1522256733873 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1522256733873 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1522256733874 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522256733875 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522256733875 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522256733875 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1522256733875 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inp_clk~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Automatically promoted node inp_clk~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522256734644 ""}  } { { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inp_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 0 { 0 ""} 0 25510 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522256734644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522256734645 ""}  } { { "db/clk_altpll.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/clk_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RTC:RTCUnit|CLK:CLOCK|altpll:altpll_component|CLK_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 0 { 0 ""} 0 2725 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522256734645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522256734645 ""}  } { { "db/clk_altpll.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/clk_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RTC:RTCUnit|CLK:CLOCK|altpll:altpll_component|CLK_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 0 { 0 ""} 0 2725 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522256734645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_2) " "Automatically promoted node RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522256734645 ""}  } { { "db/clk_altpll.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/clk_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RTC:RTCUnit|CLK:CLOCK|altpll:altpll_component|CLK_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 0 { 0 ""} 0 2725 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522256734645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522256734646 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 0 { 0 ""} 0 9005 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522256734646 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPS:GPS_Unit\|TIC  " "Automatically promoted node GPS:GPS_Unit\|TIC " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522256734646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPS:GPS_Unit\|Selector15~0 " "Destination node GPS:GPS_Unit\|Selector15~0" {  } { { "GPS.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/GPS.v" 76 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPS:GPS_Unit|Selector15~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 0 { 0 ""} 0 5857 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522256734646 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1522256734646 ""}  } { { "GPS.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/GPS.v" 52 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPS:GPS_Unit|TIC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 0 { 0 ""} 0 2581 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522256734646 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|digi_clk  " "Automatically promoted node FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|digi_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522256734646 ""}  } { { "FDAU/RZ/ARINC_429.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/ARINC_429.v" 50 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_1|digi_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 0 { 0 ""} 0 1833 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522256734646 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_2\|digi_clk  " "Automatically promoted node FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_2\|digi_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522256734647 ""}  } { { "FDAU/RZ/ARINC_429.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/ARINC_429.v" 50 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_2|digi_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 0 { 0 ""} 0 3539 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522256734647 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_3\|digi_clk  " "Automatically promoted node FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_3\|digi_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522256734647 ""}  } { { "FDAU/RZ/ARINC_429.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/ARINC_429.v" 50 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_3|digi_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 0 { 0 ""} 0 3386 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522256734647 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_4\|digi_clk  " "Automatically promoted node FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_4\|digi_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522256734647 ""}  } { { "FDAU/RZ/ARINC_429.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/ARINC_429.v" 50 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_4|digi_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 0 { 0 ""} 0 3233 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522256734647 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1522256737314 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522256737357 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522256737360 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522256737408 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522256737473 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1522256737514 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1522256737515 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1522256737556 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1522256739947 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 EC " "Packed 32 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1522256739992 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1522256739992 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CC_tx " "Node \"CC_tx\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CC_tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1522256740886 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "taho2 " "Node \"taho2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "taho2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1522256740886 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1522256740886 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522256740888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1522256743691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522256749774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1522256749915 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1522256757415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522256757415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1522256760487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1522256768000 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1522256768000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522256769633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1522256769643 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1522256769643 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1522256769643 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "6.97 " "Total time spent on timing analysis during the Fitter is 6.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1522256770325 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522256770425 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522256772377 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522256772456 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522256775098 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522256778753 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Altera/LUCH ALL/FDR/Universal/output_files/aTOP_ARCTIUM.fit.smsg " "Generated suppressed messages file D:/Altera/LUCH ALL/FDR/Universal/output_files/aTOP_ARCTIUM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1522256782376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1193 " "Peak virtual memory: 1193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522256786453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 28 20:06:26 2018 " "Processing ended: Wed Mar 28 20:06:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522256786453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522256786453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522256786453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1522256786453 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1522256789000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522256789000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 28 20:06:28 2018 " "Processing started: Wed Mar 28 20:06:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522256789000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1522256789000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off aTOP_ARCTIUM -c aTOP_ARCTIUM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off aTOP_ARCTIUM -c aTOP_ARCTIUM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1522256789001 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1522256791620 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1522256791662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522256792523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 28 20:06:32 2018 " "Processing ended: Wed Mar 28 20:06:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522256792523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522256792523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522256792523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1522256792523 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1522256793276 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1522256794915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522256794917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 28 20:06:34 2018 " "Processing started: Wed Mar 28 20:06:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522256794917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522256794917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta aTOP_ARCTIUM -c aTOP_ARCTIUM " "Command: quartus_sta aTOP_ARCTIUM -c aTOP_ARCTIUM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522256794918 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1522256795029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "3 3 " "Parallel compilation is enabled and will use 3 of the 3 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1522256795908 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1522256795909 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1522256796019 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1522256796019 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1522256797323 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522256797568 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522256797568 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522256797568 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1522256797568 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "aTOP_ARCTIUM.sdc " "Synopsys Design Constraints File file not found: 'aTOP_ARCTIUM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1522256797695 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inp_clk " "Node: inp_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256797743 "|aTOP_ARCTIUM|inp_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RTC:RTCUnit\|sec " "Node: RTC:RTCUnit\|sec was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256797743 "|aTOP_ARCTIUM|RTC:RTCUnit|sec"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_6\|Sync_input:Sync_input_line_A\|sync\[1\] " "Node: FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_6\|Sync_input:Sync_input_line_A\|sync\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256797743 "|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_6|Sync_input:Sync_input_line_A|sync[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_5\|Sync_input:Sync_input_line_A\|sync\[1\] " "Node: FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_5\|Sync_input:Sync_input_line_A\|sync\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256797744 "|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_5|Sync_input:Sync_input_line_A|sync[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_4\|Sync_input:Sync_input_line_A\|sync\[1\] " "Node: FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_4\|Sync_input:Sync_input_line_A\|sync\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256797744 "|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_4|Sync_input:Sync_input_line_A|sync[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_3\|Sync_input:Sync_input_line_A\|sync\[1\] " "Node: FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_3\|Sync_input:Sync_input_line_A\|sync\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256797744 "|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_3|Sync_input:Sync_input_line_A|sync[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_2\|Sync_input:Sync_input_line_A\|sync\[1\] " "Node: FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_2\|Sync_input:Sync_input_line_A\|sync\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256797744 "|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_2|Sync_input:Sync_input_line_A|sync[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|Sync_input:Sync_input_line_A\|sync\[1\] " "Node: FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|Sync_input:Sync_input_line_A\|sync\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256797744 "|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_1|Sync_input:Sync_input_line_A|sync[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPS:GPS_Unit\|TIC " "Node: GPS:GPS_Unit\|TIC was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256797745 "|aTOP_ARCTIUM|GPS:GPS_Unit|TIC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RTC:RTCUnit\|msec " "Node: RTC:RTCUnit\|msec was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256797745 "|aTOP_ARCTIUM|RTC:RTCUnit|msec"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RTC:RTCUnit\|reset " "Node: RTC:RTCUnit\|reset was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256797745 "|aTOP_ARCTIUM|RTC:RTCUnit|reset"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: RTCUnit\|CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: RTCUnit\|CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522256798001 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: RTCUnit\|CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: RTCUnit\|CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522256798001 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: RTCUnit\|CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: RTCUnit\|CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522256798001 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522256798001 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1522256798003 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1522256798003 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1522256798003 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1522256798006 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1522256798035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 39.485 " "Worst-case setup slack is 39.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256798226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256798226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.485               0.000 altera_reserved_tck  " "   39.485               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256798226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522256798226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256798259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256798259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256798259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522256798259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.492 " "Worst-case recovery slack is 48.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256798275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256798275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.492               0.000 altera_reserved_tck  " "   48.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256798275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522256798275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.127 " "Worst-case removal slack is 1.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256798295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256798295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.127               0.000 altera_reserved_tck  " "    1.127               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256798295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522256798295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.440 " "Worst-case minimum pulse width slack is 49.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256798303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256798303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.440               0.000 altera_reserved_tck  " "   49.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256798303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522256798303 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1522256798808 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1522256798908 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1522256801826 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inp_clk " "Node: inp_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256802776 "|aTOP_ARCTIUM|inp_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RTC:RTCUnit\|sec " "Node: RTC:RTCUnit\|sec was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256802776 "|aTOP_ARCTIUM|RTC:RTCUnit|sec"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_6\|Sync_input:Sync_input_line_A\|sync\[1\] " "Node: FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_6\|Sync_input:Sync_input_line_A\|sync\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256802777 "|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_6|Sync_input:Sync_input_line_A|sync[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_5\|Sync_input:Sync_input_line_A\|sync\[1\] " "Node: FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_5\|Sync_input:Sync_input_line_A\|sync\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256802777 "|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_5|Sync_input:Sync_input_line_A|sync[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_4\|Sync_input:Sync_input_line_A\|sync\[1\] " "Node: FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_4\|Sync_input:Sync_input_line_A\|sync\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256802777 "|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_4|Sync_input:Sync_input_line_A|sync[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_3\|Sync_input:Sync_input_line_A\|sync\[1\] " "Node: FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_3\|Sync_input:Sync_input_line_A\|sync\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256802777 "|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_3|Sync_input:Sync_input_line_A|sync[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_2\|Sync_input:Sync_input_line_A\|sync\[1\] " "Node: FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_2\|Sync_input:Sync_input_line_A\|sync\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256802777 "|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_2|Sync_input:Sync_input_line_A|sync[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|Sync_input:Sync_input_line_A\|sync\[1\] " "Node: FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|Sync_input:Sync_input_line_A\|sync\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256802778 "|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_1|Sync_input:Sync_input_line_A|sync[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPS:GPS_Unit\|TIC " "Node: GPS:GPS_Unit\|TIC was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256802778 "|aTOP_ARCTIUM|GPS:GPS_Unit|TIC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RTC:RTCUnit\|msec " "Node: RTC:RTCUnit\|msec was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256802778 "|aTOP_ARCTIUM|RTC:RTCUnit|msec"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RTC:RTCUnit\|reset " "Node: RTC:RTCUnit\|reset was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256802778 "|aTOP_ARCTIUM|RTC:RTCUnit|reset"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: RTCUnit\|CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: RTCUnit\|CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522256802826 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: RTCUnit\|CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: RTCUnit\|CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522256802826 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: RTCUnit\|CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: RTCUnit\|CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522256802826 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522256802826 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1522256802827 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1522256802827 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1522256802827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 40.064 " "Worst-case setup slack is 40.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256802927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256802927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.064               0.000 altera_reserved_tck  " "   40.064               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256802927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522256802927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256802960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256802960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256802960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522256802960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.802 " "Worst-case recovery slack is 48.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256802978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256802978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.802               0.000 altera_reserved_tck  " "   48.802               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256802978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522256802978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.029 " "Worst-case removal slack is 1.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256802995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256802995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.029               0.000 altera_reserved_tck  " "    1.029               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256802995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522256802995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.284 " "Worst-case minimum pulse width slack is 49.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256803005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256803005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.284               0.000 altera_reserved_tck  " "   49.284               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256803005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522256803005 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1522256803381 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inp_clk " "Node: inp_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256804069 "|aTOP_ARCTIUM|inp_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RTC:RTCUnit\|sec " "Node: RTC:RTCUnit\|sec was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256804069 "|aTOP_ARCTIUM|RTC:RTCUnit|sec"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_6\|Sync_input:Sync_input_line_A\|sync\[1\] " "Node: FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_6\|Sync_input:Sync_input_line_A\|sync\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256804070 "|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_6|Sync_input:Sync_input_line_A|sync[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_5\|Sync_input:Sync_input_line_A\|sync\[1\] " "Node: FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_5\|Sync_input:Sync_input_line_A\|sync\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256804070 "|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_5|Sync_input:Sync_input_line_A|sync[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_4\|Sync_input:Sync_input_line_A\|sync\[1\] " "Node: FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_4\|Sync_input:Sync_input_line_A\|sync\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256804070 "|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_4|Sync_input:Sync_input_line_A|sync[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_3\|Sync_input:Sync_input_line_A\|sync\[1\] " "Node: FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_3\|Sync_input:Sync_input_line_A\|sync\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256804070 "|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_3|Sync_input:Sync_input_line_A|sync[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_2\|Sync_input:Sync_input_line_A\|sync\[1\] " "Node: FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_2\|Sync_input:Sync_input_line_A\|sync\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256804070 "|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_2|Sync_input:Sync_input_line_A|sync[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|Sync_input:Sync_input_line_A\|sync\[1\] " "Node: FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|Sync_input:Sync_input_line_A\|sync\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256804070 "|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_1|Sync_input:Sync_input_line_A|sync[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPS:GPS_Unit\|TIC " "Node: GPS:GPS_Unit\|TIC was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256804071 "|aTOP_ARCTIUM|GPS:GPS_Unit|TIC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RTC:RTCUnit\|msec " "Node: RTC:RTCUnit\|msec was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256804071 "|aTOP_ARCTIUM|RTC:RTCUnit|msec"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RTC:RTCUnit\|reset " "Node: RTC:RTCUnit\|reset was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522256804071 "|aTOP_ARCTIUM|RTC:RTCUnit|reset"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: RTCUnit\|CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: RTCUnit\|CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522256804117 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: RTCUnit\|CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: RTCUnit\|CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522256804117 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: RTCUnit\|CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: RTCUnit\|CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522256804117 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522256804117 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1522256804117 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1522256804117 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1522256804117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.480 " "Worst-case setup slack is 45.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256804158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256804158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.480               0.000 altera_reserved_tck  " "   45.480               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256804158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522256804158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256804194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256804194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256804194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522256804194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.537 " "Worst-case recovery slack is 49.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256804214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256804214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.537               0.000 altera_reserved_tck  " "   49.537               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256804214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522256804214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.493 " "Worst-case removal slack is 0.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256804236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256804236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 altera_reserved_tck  " "    0.493               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256804236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522256804236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.438 " "Worst-case minimum pulse width slack is 49.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256804247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256804247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.438               0.000 altera_reserved_tck  " "   49.438               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522256804247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522256804247 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1522256805048 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1522256805050 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 56 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "611 " "Peak virtual memory: 611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522256805498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 28 20:06:45 2018 " "Processing ended: Wed Mar 28 20:06:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522256805498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522256805498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522256805498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522256805498 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 124 s " "Quartus II Full Compilation was successful. 0 errors, 124 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522256806457 ""}
