Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (win64) Build 3286242 Wed Jul 28 13:10:47 MDT 2021
| Date         : Tue Dec 14 10:30:14 2021
| Host         : DESKTOP-UO8LOIU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGAInterface_control_sets_placed.rpt
| Design       : VGAInterface
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              94 |           37 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              68 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+--------------------------------+----------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |          Enable Signal         |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+--------------------------------+----------------------------------------+------------------+----------------+--------------+
|  clockingwizard_invoegen/inst/PixelClk |                                | VGATiming_invoegen/HCounter_reg[31]_0  |                3 |             12 |         4.00 |
|  clockingwizard_invoegen/inst/PixelClk |                                |                                        |                6 |             14 |         2.33 |
|  Clk100MHz_IBUF_BUFG                   |                                |                                        |               16 |             16 |         1.00 |
|  Clk100MHz_IBUF_BUFG                   | Enable                         | LFSR_invoegen/CurrentState[17]_i_1_n_0 |                4 |             17 |         4.25 |
|  clockingwizard_invoegen/inst/PixelClk | VGATiming_invoegen/VideoActive | VGATiming_invoegen/s_addrb             |                5 |             19 |         3.80 |
|  Clk100MHz_IBUF_BUFG                   |                                | VGATiming_invoegen/SR[0]               |               12 |             19 |         1.58 |
|  Clk100MHz_IBUF_BUFG                   |                                | counter_klokdeler[31]_i_1_n_0          |                8 |             31 |         3.88 |
|  clockingwizard_invoegen/inst/PixelClk |                                | VGATiming_invoegen/SR[0]               |               14 |             32 |         2.29 |
|  clockingwizard_invoegen/inst/PixelClk | VGATiming_invoegen/VCounter_1  | VGATiming_invoegen/SR[0]               |               13 |             32 |         2.46 |
+----------------------------------------+--------------------------------+----------------------------------------+------------------+----------------+--------------+


