@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MF179 :"c:\users\fhcy\desktop\study\signal\j3123009048_comb\hdl\lzy_comb.v":66:11:66:16|Found 4 by 4 bit less-than operator ('<') QS55 (in view: work.lzy_74HC85(verilog))
@N: MF179 :"c:\users\fhcy\desktop\study\signal\j3123009048_comb\hdl\lzy_comb.v":66:11:67:21|Found 4 by 4 bit less-than operator ('<') QS56 (in view: work.lzy_74HC85(verilog))
@N: MF238 :"c:\users\fhcy\desktop\study\signal\j3123009048_comb\hdl\lzy_comb.v":126:16:126:36|Found 4-bit incrementor, 'Y_1[3:0]'
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
