synthesis:  version Radiant Software (64-bit) 2025.1.0.39.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor Corporation,  All rights reserved.
Wed Nov  5 10:01:20 2025


Command Line:  C:\lscc\radiant\2025.1\ispfpga\bin\nt64\synthesis.exe -f C:/Users/mayut/source/e155/e155-lab3-2/impl_1/test_impl_1_lattice.synproj -logfile test_impl_1_lattice.srp -gui -msgset C:/Users/mayut/source/e155/e155-lab3-2/promote.xml 

INFO <35002000> - synthesis: Lattice Synthesis Engine launched.

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.

###################### Device Information ######################
----------------------------------------------------------------
Lattice Family        | iCE40UP
----------------------------------------------------------------
Device                | iCE40UP5K
----------------------------------------------------------------
Package               | SG48
----------------------------------------------------------------
Performance Grade     | High-Performance_1.2V
----------------------------------------------------------------
################################################################

####################### Device Resources #######################
----------------------------------------------------------------
Logic Cells           | 5280
----------------------------------------------------------------
RAM Blocks            | 30
----------------------------------------------------------------
DSP Blocks            | 8
----------------------------------------------------------------
PLLs                  | 1
----------------------------------------------------------------
I/O Pins              | 56
----------------------------------------------------------------
################################################################

Resolving user-selected strategy settings...

INFO <35001797> - synthesis: Use DCC Insertion disabled by default.

###################### Strategy Settings #######################
----------------------------------------------------------------
Optimization Goal     | Area
----------------------------------------------------------------
Top-level Module Name | lab3_mt
----------------------------------------------------------------
Target Frequency      | 200.000 MHz
----------------------------------------------------------------
Maximum Fanout        | 1000
----------------------------------------------------------------
Timing Path Count     | 3
----------------------------------------------------------------
RAM Read/Write Check  | False
----------------------------------------------------------------
BRAM Utilization      | 100.0%
----------------------------------------------------------------
DSP Usage             | True
----------------------------------------------------------------
DSP Utilization       | 100.0%
----------------------------------------------------------------
FSM Encoding Style    | Auto
----------------------------------------------------------------
Resolve Mixed Drivers | False
----------------------------------------------------------------
Fix Gated Clocks      | True
----------------------------------------------------------------
Mux Style             | Auto
----------------------------------------------------------------
Use Carry Chain       | True
----------------------------------------------------------------
Carry Chain Length    | Infinite
----------------------------------------------------------------
Loop Limit            | 1950
----------------------------------------------------------------
Use I/O Insertion     | True
----------------------------------------------------------------
Use I/O Registers     | True
----------------------------------------------------------------
Resource Sharing      | True
----------------------------------------------------------------
Propagate Constants   | True
----------------------------------------------------------------
Remove Duplicate Reg  | True
----------------------------------------------------------------
Force GSR             | False
----------------------------------------------------------------
ROM Style             | Auto
----------------------------------------------------------------
RAM Style             | Auto
----------------------------------------------------------------
Remove LOC Properties | False
----------------------------------------------------------------
Partition Flow        | False
----------------------------------------------------------------
Use DCC Insertion     | None
----------------------------------------------------------------
################################################################


The -comp option is FALSE.
The -syn option is FALSE.

Output HDL filename: test_impl_1.vm
-path C:/Users/mayut/source/e155/e155-lab3-2 (searchpath added)
-path C:/Users/mayut/source/e155/e155-lab3-2/impl_1 (searchpath added)
-path C:/Users/mayut/source/e155/e155-lab3-2/source/impl_1 (searchpath added)
-path C:/lscc/radiant/2025.1/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file: C:/lscc/radiant/2025.1/ip/pmi/pmi_iCE40UP.v
Verilog design file: C:/Users/mayut/source/e155/e155-lab3-2/source/impl_1/clk_gen.sv
Verilog design file: C:/Users/mayut/source/e155/e155-lab3-2/source/impl_1/keypad_storage.sv
Verilog design file: C:/Users/mayut/source/e155/e155-lab3-2/source/impl_1/lab3_mt.sv
Verilog design file: C:/Users/mayut/source/e155/e155-lab3-2/source/impl_1/sev_seg.sv
Verilog design file: C:/Users/mayut/source/e155/e155-lab3-2/source/impl_1/sev_seg_sel.sv
Verilog design file: C:/Users/mayut/source/e155/e155-lab3-2/source/impl_1/synchronizer.sv
Verilog design file: C:/Users/mayut/source/e155/e155-lab3-2/source/impl_1/keypad_decoder.sv
Verilog design file: C:/Users/mayut/source/e155/e155-lab3-2/source/impl_1/keypad_scan.sv
VHDL library: pmi
VHDL design file: C:/lscc/radiant/2025.1/ip/pmi/pmi_iCE40UP.vhd
WARNING <35935050> - synthesis: input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port I is not connected on this instance. VDB-5050

Compiling design...

Analyzing Verilog file c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp.v(49): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq.v(46): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../LFMXO4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp_be.v(50): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq_be.v(46): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../LFMXO4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/users/mayut/source/e155/e155-lab3-2/source/impl_1/clk_gen.sv. VERI-1482
Analyzing Verilog file c:/users/mayut/source/e155/e155-lab3-2/source/impl_1/keypad_storage.sv. VERI-1482
Analyzing Verilog file c:/users/mayut/source/e155/e155-lab3-2/source/impl_1/lab3_mt.sv. VERI-1482
Analyzing Verilog file c:/users/mayut/source/e155/e155-lab3-2/source/impl_1/sev_seg.sv. VERI-1482
Analyzing Verilog file c:/users/mayut/source/e155/e155-lab3-2/source/impl_1/sev_seg_sel.sv. VERI-1482
Analyzing Verilog file c:/users/mayut/source/e155/e155-lab3-2/source/impl_1/synchronizer.sv. VERI-1482
Analyzing Verilog file c:/users/mayut/source/e155/e155-lab3-2/source/impl_1/keypad_decoder.sv. VERI-1482
Analyzing Verilog file c:/users/mayut/source/e155/e155-lab3-2/source/impl_1/keypad_scan.sv. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
INFO <35921504> - synthesis: The default VHDL library search path is now "C:/Users/mayut/source/e155/e155-lab3-2/impl_1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): lab3_mt
INFO <35901018> - synthesis: c:/users/mayut/source/e155/e155-lab3-2/source/impl_1/lab3_mt.sv(10): compiling module lab3_mt. VERI-1018
INFO <35901018> - synthesis: c:/users/mayut/source/e155/e155-lab3-2/source/impl_1/clk_gen.sv(10): compiling module clk_gen. VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2025.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(756): compiling module HSOSC. VERI-1018
INFO <35901018> - synthesis: c:/users/mayut/source/e155/e155-lab3-2/source/impl_1/synchronizer.sv(9): compiling module synchronizer. VERI-1018
INFO <35901018> - synthesis: c:/users/mayut/source/e155/e155-lab3-2/source/impl_1/keypad_scan.sv(10): compiling module keypad_scan. VERI-1018
WARNING <35901330> - synthesis: c:/users/mayut/source/e155/e155-lab3-2/source/impl_1/lab3_mt.sv(34): actual bit length 1 differs from formal bit length 4 for port rows. VERI-1330
WARNING <35901330> - synthesis: c:/users/mayut/source/e155/e155-lab3-2/source/impl_1/lab3_mt.sv(34): actual bit length 4 differs from formal bit length 1 for port num_new. VERI-1330
INFO <35901018> - synthesis: c:/users/mayut/source/e155/e155-lab3-2/source/impl_1/keypad_decoder.sv(8): compiling module keypad_decoder. VERI-1018
INFO <35901018> - synthesis: c:/users/mayut/source/e155/e155-lab3-2/source/impl_1/keypad_storage.sv(9): compiling module keypad_storage. VERI-1018
INFO <35901018> - synthesis: c:/users/mayut/source/e155/e155-lab3-2/source/impl_1/sev_seg_sel.sv(12): compiling module sev_seg_sel. VERI-1018
WARNING <35901330> - synthesis: c:/users/mayut/source/e155/e155-lab3-2/source/impl_1/lab3_mt.sv(41): actual bit length 4 differs from formal bit length 1 for port seg1en. VERI-1330
WARNING <35901330> - synthesis: c:/users/mayut/source/e155/e155-lab3-2/source/impl_1/lab3_mt.sv(41): actual bit length 1 differs from formal bit length 4 for port sw. VERI-1330
INFO <35901018> - synthesis: c:/users/mayut/source/e155/e155-lab3-2/source/impl_1/sev_seg.sv(10): compiling module sev_seg. VERI-1018
[Parameter Setting Section Start]

	[Parameter Settings for Instance(s): scan]
	(Module: keypad_scan)
		SCAN_DELAY                2
		DEBOUNCE                  15
		HOLD_TIME                 300

	[Parameter Settings for Instance(s): hf_osc]
	(Module: HSOSC)
		CLKHF_DIV                 "0b00"

[Parameter Setting Section End]
INFO <35001774> - synthesis: Extracted state machine for register '\scan/state' with one-hot encoding
State machine has 12 reachable states with original encodings of:

 0000 

 0001 

 0010 

 0011 

 0100 

 0101 

 0110 

 0111 

 1000 

 1001 

 1010 

 1011 

original encoding -> new encoding (one-hot encoding)

 0000 -> 000000000001

 0001 -> 000000000010

 0010 -> 000000000100

 0011 -> 000000001000

 0100 -> 000000010000

 0101 -> 000000100000

 0110 -> 000001000000

 0111 -> 000010000000

 1000 -> 000100000000

 1001 -> 001000000000

 1010 -> 010000000000

 1011 -> 100000000000




CRITICAL <35001747> - synthesis: Bit(s) of register \scan/state_FSM stuck at '0': 15, 14, 13, 12

################### Begin Area Report (lab3_mt)######################
Number of register bits => 122 of 5280 (2 % )
CCU2 => 51
FD1P3XZ => 122
HSOSC_CORE => 1
IB => 5
LUT4 => 69
OB => 13
################### End Area Report ##################
Number of odd-length carry chains : 0
Number of even-length carry chains : 3

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clock/clk_10khz, loads : 1
  Net : clock/clk_100hz, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : clock/clk_48mhz, loads : 66
  Net : clock/n784, loads : 43
  Net : clock/n785, loads : 40
  Net : n819, loads : 37
  Net : scan/clear, loads : 32
  Net : storage/num_new_N_107, loads : 24
  Net : scan/n158, loads : 18
  Net : scan/n960, loads : 18
  Net : scan/n167[31], loads : 18
  Net : clock/n993, loads : 18
################### End Clock Report ##################

################### Begin Constraint Report ######################
Constraint Summary:
  Total number of constraints: 0
  Total number of constraints dropped: 0
###################  End Constraint Report  ######################

Peak Memory Usage: 97 MB

--------------------------------------------------------------
Total CPU Time: 5 secs 
Total REAL Time: 13 secs 
--------------------------------------------------------------
Checksum -- synthesis -- netlist: 5ca0030082447dc97785288fb64c871930660ac0
