# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../final_project.srcs/sources_1/new/alu_16_bit_adder.vhd" \
"../../../../final_project.srcs/sources_1/imports/src/alu_unit.vhd" \
"../../../../final_project.srcs/sources_1/imports/src/full_adder.vhd" \
"../../../../final_project.srcs/sources_1/imports/src/logic_circuit_a_b.vhd" \
"../../../../final_project.srcs/sources_1/imports/src/logic_circuit_b.vhd" \
"../../../../final_project.srcs/sources_1/imports/src/mux1bit_selector.vhd" \
"../../../../final_project.srcs/sources_1/imports/src/mux2_to_1.vhd" \
"../../../../final_project.srcs/sources_1/imports/src/mux4_to_1.vhd" \
"../../../../final_project.srcs/sim_1/new/alu_unit_tb.vhd" \

# Do not sort compile order
nosort
