# cpu-debug-environment
Wrapper for Verilog CPUs with a UART interface
