# Power_Management_Verification
This project's aim is to verify a low-power digital circuit using Unified Power Format (UPF) by finishing RTL modules.  I aim to simulate the power management features of the design, including power domains and power gating, by utilizing the UPF specifications.
