
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity main_arquitecture is
    Port ( registerA : in STD_LOGIC_VECTOR (31 downto 0);
           registerB : in STD_LOGIC_VECTOR (31 downto 0);
           aluOP : in STD_LOGIC_VECTOR (2 downto 0);
           main_out : in STD_LOGIC_VECTOR (31 downto 0));
end main_arquitecture;

architecture MAIN of main_arquitecture is

begin


end MAIN;
