

================================================================
== Synthesis Summary Report of 'gemm_kernel'
================================================================
+ General Information: 
    * Date:           Wed Dec 25 16:20:52 2024
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        gemm_vitis
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+-----------+-------------+-------------+-----+
    |                         Modules                         | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |           |             |             |     |
    |                         & Loops                         | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP    |      FF     |     LUT     | URAM|
    +---------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+-----------+-------------+-------------+-----+
    |+ gemm_kernel                                            |     -|  0.00|   272057|  2.721e+06|         -|   272058|     -|        no|  71 (25%)|  160 (72%)|  39308 (36%)|  36966 (69%)|    -|
    | o SWEEP_B_BLOCKS                                        |     -|  7.30|   272056|  2.721e+06|     34007|        -|     8|        no|         -|          -|            -|            -|    -|
    |  + gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_36_1          |     -|  0.00|     2061|  2.061e+04|         -|     2061|     -|        no|         -|          -|    367 (~0%)|    412 (~0%)|    -|
    |   o LOAD_B_VITIS_LOOP_36_1                              |     -|  7.30|     2059|  2.059e+04|        13|        1|  2048|       yes|         -|          -|            -|            -|    -|
    |  o SWEEP_A_BLOCKS                                       |     -|  7.30|    31936|  3.194e+05|      3992|        -|     8|        no|         -|          -|            -|            -|    -|
    |   + gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_48_2         |     -|  0.00|     2051|  2.051e+04|         -|     2051|     -|        no|         -|          -|     71 (~0%)|    150 (~0%)|    -|
    |    o LOAD_A_VITIS_LOOP_48_2                             |     -|  7.30|     2049|  2.049e+04|         3|        1|  2048|       yes|         -|          -|            -|            -|    -|
    |   + gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_57_3  |     -|  0.04|     1669|  1.669e+04|         -|     1669|     -|        no|         -|  160 (72%)|  36102 (33%)|  31883 (59%)|    -|
    |    o COMPUTE_BLOCK_VITIS_LOOP_57_3                      |     -|  7.30|     1667|  1.667e+04|       648|        4|   256|       yes|         -|          -|            -|            -|    -|
    |   + gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_70_4   |     -|  0.00|      266|  2.660e+03|         -|      266|     -|        no|         -|          -|    219 (~0%)|    372 (~0%)|    -|
    |    o WRITE_RESULT_VITIS_LOOP_70_4                       |     -|  7.30|      264|  2.640e+03|        10|        1|   256|       yes|         -|          -|            -|            -|    -|
    +---------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+-----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem0 | READ_ONLY  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem1 | READ_ONLY  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem2 | WRITE_ONLY | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | A_1      | 0x10   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control | A_2      | 0x14   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control | B_1      | 0x1c   | 32    | W      | Data signal of B                 |                                                                      |
| s_axi_control | B_2      | 0x20   | 32    | W      | Data signal of B                 |                                                                      |
| s_axi_control | C_1      | 0x28   | 32    | W      | Data signal of C                 |                                                                      |
| s_axi_control | C_2      | 0x2c   | 32    | W      | Data signal of C                 |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | float*   |
| B        | in        | float*   |
| C        | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                       |
+----------+---------------+-----------+----------+-------------------------------+
| A        | m_axi_gmem0   | interface |          | channel=0                     |
| A        | s_axi_control | register  | offset   | name=A_1 offset=0x10 range=32 |
| A        | s_axi_control | register  | offset   | name=A_2 offset=0x14 range=32 |
| B        | m_axi_gmem1   | interface |          | channel=0                     |
| B        | s_axi_control | register  | offset   | name=B_1 offset=0x1c range=32 |
| B        | s_axi_control | register  | offset   | name=B_2 offset=0x20 range=32 |
| C        | m_axi_gmem2   | interface |          | channel=0                     |
| C        | s_axi_control | register  | offset   | name=C_1 offset=0x28 range=32 |
| C        | s_axi_control | register  | offset   | name=C_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+----------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location  |
+--------------+-----------+--------+-------+-----------------+----------------+
| m_axi_gmem0  | read      | 16384  | 32    | SWEEP_A_BLOCKS  | gemm.cpp:44:9  |
| m_axi_gmem1  | read      | 16     | 32    | VITIS_LOOP_36_1 | gemm.cpp:36:30 |
| m_axi_gmem2  | write     | 16     | 32    | VITIS_LOOP_70_4 | gemm.cpp:70:34 |
+--------------+-----------+--------+-------+-----------------+----------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+-----------------+----------------+------------+---------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop            | Loop Location  | Resolution | Problem                                                                                                 |
+--------------+----------+-----------------+-----------+--------------+--------+-----------------+----------------+------------+---------------------------------------------------------------------------------------------------------+
| m_axi_gmem0  | A        | gemm.cpp:50:18  | read      | Widen Fail   |        | VITIS_LOOP_48_2 | gemm.cpp:48:34 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem0  | A        | gemm.cpp:50:18  | read      | Fail         |        | SWEEP_B_BLOCKS  | gemm.cpp:32:5  | 214-229    | Could not analyze pattern                                                                               |
| m_axi_gmem0  | A        | gemm.cpp:50:18  | read      | Inferred     | 16384  | SWEEP_A_BLOCKS  | gemm.cpp:44:9  |            |                                                                                                         |
| m_axi_gmem1  | B        | gemm.cpp:38:18  | read      | Widen Fail   |        | VITIS_LOOP_36_1 | gemm.cpp:36:30 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem1  | B        | gemm.cpp:38:18  | read      | Fail         |        | LOAD_B          | gemm.cpp:35:9  | 214-230    | Stride is incompatible                                                                                  |
| m_axi_gmem1  | B        | gemm.cpp:38:18  | read      | Inferred     | 16     | VITIS_LOOP_36_1 | gemm.cpp:36:30 |            |                                                                                                         |
| m_axi_gmem2  | C        | gemm.cpp:74:33  | write     | Widen Fail   |        | VITIS_LOOP_70_4 | gemm.cpp:70:34 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem2  | C        | gemm.cpp:74:33  | write     | Fail         |        | WRITE_RESULT    | gemm.cpp:69:13 | 214-230    | Stride is incompatible                                                                                  |
| m_axi_gmem2  | C        | gemm.cpp:74:33  | write     | Inferred     | 16     | VITIS_LOOP_70_4 | gemm.cpp:70:34 |            |                                                                                                         |
+--------------+----------+-----------------+-----------+--------------+--------+-----------------+----------------+------------+---------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------------------------+-----+--------+---------------+--------+----------+---------+
| Name                                                  | DSP | Pragma | Variable      | Op     | Impl     | Latency |
+-------------------------------------------------------+-----+--------+---------------+--------+----------+---------+
| + gemm_kernel                                         | 160 |        |               |        |          |         |
|   icmp_ln32_fu_392_p2                                 |     |        | icmp_ln32     | seteq  | auto     | 0       |
|   add_ln32_fu_398_p2                                  |     |        | add_ln32      | add    | fabric   | 0       |
|   icmp_ln44_fu_417_p2                                 |     |        | icmp_ln44     | seteq  | auto     | 0       |
|   add_ln44_fu_423_p2                                  |     |        | add_ln44      | add    | fabric   | 0       |
|  + gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_36_1        | 0   |        |               |        |          |         |
|    icmp_ln35_fu_412_p2                                |     |        | icmp_ln35     | seteq  | auto     | 0       |
|    add_ln35_3_fu_418_p2                               |     |        | add_ln35_3    | add    | fabric   | 0       |
|    add_ln35_2_fu_435_p2                               |     |        | add_ln35_2    | add    | fabric   | 0       |
|    icmp_ln36_fu_441_p2                                |     |        | icmp_ln36     | seteq  | auto     | 0       |
|    select_ln35_fu_447_p3                              |     |        | select_ln35   | select | auto_sel | 0       |
|    select_ln35_1_fu_455_p3                            |     |        | select_ln35_1 | select | auto_sel | 0       |
|    first_iter_0_fu_463_p2                             |     |        | first_iter_0  | seteq  | auto     | 0       |
|    add_ln38_fu_499_p2                                 |     |        | add_ln38      | add    | fabric   | 0       |
|    add_ln36_fu_505_p2                                 |     |        | add_ln36      | add    | fabric   | 0       |
|  + gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_48_2        | 0   |        |               |        |          |         |
|    icmp_ln47_fu_381_p2                                |     |        | icmp_ln47     | seteq  | auto     | 0       |
|    add_ln47_1_fu_387_p2                               |     |        | add_ln47_1    | add    | fabric   | 0       |
|    add_ln47_fu_449_p2                                 |     |        | add_ln47      | add    | fabric   | 0       |
|    icmp_ln48_fu_407_p2                                |     |        | icmp_ln48     | seteq  | auto     | 0       |
|    select_ln47_fu_413_p3                              |     |        | select_ln47   | select | auto_sel | 0       |
|    select_ln47_1_fu_455_p3                            |     |        | select_ln47_1 | select | auto_sel | 0       |
|    add_ln48_fu_435_p2                                 |     |        | add_ln48      | add    | fabric   | 0       |
|  + gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_57_3 | 160 |        |               |        |          |         |
|    icmp_ln56_fu_2776_p2                               |     |        | icmp_ln56     | seteq  | auto     | 0       |
|    add_ln56_1_fu_2782_p2                              |     |        | add_ln56_1    | add    | fabric   | 0       |
|    add_ln56_fu_2805_p2                                |     |        | add_ln56      | add    | fabric   | 0       |
|    icmp_ln57_fu_2791_p2                               |     |        | icmp_ln57     | seteq  | auto     | 0       |
|    select_ln56_fu_2811_p3                             |     |        | select_ln56   | select | auto_sel | 0       |
|    select_ln56_1_fu_2817_p3                           |     |        | select_ln56_1 | select | auto_sel | 0       |
|    add_ln61_fu_2908_p2                                |     |        | add_ln61      | add    | fabric   | 0       |
|    add_ln61_1_fu_3046_p2                              |     |        | add_ln61_1    | add    | fabric   | 0       |
|    add_ln61_2_fu_3153_p2                              |     |        | add_ln61_2    | add    | fabric   | 0       |
|    xor_ln61_fu_3265_p2                                |     |        | xor_ln61      | xor    | auto     | 0       |
|    add_ln63_fu_3301_p2                                |     |        | add_ln63      | add    | fabric   | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U70                  | 3   |        | mul           | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U38                 | 2   |        | sum           | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U71                  | 3   |        | mul70_1       | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U38                 | 2   |        | sum_1         | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U72                  | 3   |        | mul70_2       | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U38                 | 2   |        | sum_2         | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U73                  | 3   |        | mul70_3       | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U38                 | 2   |        | sum_3         | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U74                  | 3   |        | mul70_4       | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U39                 | 2   |        | sum_4         | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U75                  | 3   |        | mul70_5       | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U39                 | 2   |        | sum_5         | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U76                  | 3   |        | mul70_6       | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U39                 | 2   |        | sum_6         | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U77                  | 3   |        | mul70_7       | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U39                 | 2   |        | sum_7         | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U78                  | 3   |        | mul70_8       | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U40                 | 2   |        | sum_8         | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U79                  | 3   |        | mul70_9       | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U40                 | 2   |        | sum_9         | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U80                  | 3   |        | mul70_s       | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U40                 | 2   |        | sum_10        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U81                  | 3   |        | mul70_10      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U40                 | 2   |        | sum_11        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U82                  | 3   |        | mul70_11      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U41                 | 2   |        | sum_12        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U83                  | 3   |        | mul70_12      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U41                 | 2   |        | sum_13        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U84                  | 3   |        | mul70_13      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U41                 | 2   |        | sum_14        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U85                  | 3   |        | mul70_14      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U41                 | 2   |        | sum_15        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U86                  | 3   |        | mul70_15      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U42                 | 2   |        | sum_16        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U87                  | 3   |        | mul70_16      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U42                 | 2   |        | sum_17        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U88                  | 3   |        | mul70_17      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U42                 | 2   |        | sum_18        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U89                  | 3   |        | mul70_18      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U42                 | 2   |        | sum_19        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U90                  | 3   |        | mul70_19      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U43                 | 2   |        | sum_20        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U91                  | 3   |        | mul70_20      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U43                 | 2   |        | sum_21        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U92                  | 3   |        | mul70_21      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U43                 | 2   |        | sum_22        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U93                  | 3   |        | mul70_22      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U43                 | 2   |        | sum_23        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U94                  | 3   |        | mul70_23      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U44                 | 2   |        | sum_24        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U95                  | 3   |        | mul70_24      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U44                 | 2   |        | sum_25        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U96                  | 3   |        | mul70_25      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U44                 | 2   |        | sum_26        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U97                  | 3   |        | mul70_26      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U44                 | 2   |        | sum_27        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U98                  | 3   |        | mul70_27      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U45                 | 2   |        | sum_28        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U99                  | 3   |        | mul70_28      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U45                 | 2   |        | sum_29        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U100                 | 3   |        | mul70_29      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U45                 | 2   |        | sum_30        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U101                 | 3   |        | mul70_30      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U45                 | 2   |        | sum_31        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U70                  | 3   |        | mul70_31      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U46                 | 2   |        | sum_32        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U71                  | 3   |        | mul70_32      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U46                 | 2   |        | sum_33        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U72                  | 3   |        | mul70_33      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U46                 | 2   |        | sum_34        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U73                  | 3   |        | mul70_34      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U46                 | 2   |        | sum_35        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U74                  | 3   |        | mul70_35      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U47                 | 2   |        | sum_36        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U75                  | 3   |        | mul70_36      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U47                 | 2   |        | sum_37        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U76                  | 3   |        | mul70_37      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U47                 | 2   |        | sum_38        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U77                  | 3   |        | mul70_38      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U47                 | 2   |        | sum_39        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U78                  | 3   |        | mul70_39      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U48                 | 2   |        | sum_40        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U79                  | 3   |        | mul70_40      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U48                 | 2   |        | sum_41        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U80                  | 3   |        | mul70_41      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U48                 | 2   |        | sum_42        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U81                  | 3   |        | mul70_42      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U48                 | 2   |        | sum_43        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U82                  | 3   |        | mul70_43      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U49                 | 2   |        | sum_44        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U83                  | 3   |        | mul70_44      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U49                 | 2   |        | sum_45        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U84                  | 3   |        | mul70_45      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U49                 | 2   |        | sum_46        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U85                  | 3   |        | mul70_46      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U49                 | 2   |        | sum_47        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U86                  | 3   |        | mul70_47      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U50                 | 2   |        | sum_48        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U87                  | 3   |        | mul70_48      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U50                 | 2   |        | sum_49        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U88                  | 3   |        | mul70_49      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U50                 | 2   |        | sum_50        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U89                  | 3   |        | mul70_50      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U50                 | 2   |        | sum_51        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U90                  | 3   |        | mul70_51      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U51                 | 2   |        | sum_52        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U91                  | 3   |        | mul70_52      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U51                 | 2   |        | sum_53        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U92                  | 3   |        | mul70_53      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U51                 | 2   |        | sum_54        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U93                  | 3   |        | mul70_54      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U51                 | 2   |        | sum_55        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U94                  | 3   |        | mul70_55      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U52                 | 2   |        | sum_56        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U95                  | 3   |        | mul70_56      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U52                 | 2   |        | sum_57        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U96                  | 3   |        | mul70_57      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U52                 | 2   |        | sum_58        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U97                  | 3   |        | mul70_58      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U52                 | 2   |        | sum_59        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U98                  | 3   |        | mul70_59      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U53                 | 2   |        | sum_60        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U99                  | 3   |        | mul70_60      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U53                 | 2   |        | sum_61        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U100                 | 3   |        | mul70_61      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U53                 | 2   |        | sum_62        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U101                 | 3   |        | mul70_62      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U53                 | 2   |        | sum_63        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U70                  | 3   |        | mul70_63      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U54                 | 2   |        | sum_64        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U71                  | 3   |        | mul70_64      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U54                 | 2   |        | sum_65        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U72                  | 3   |        | mul70_65      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U54                 | 2   |        | sum_66        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U73                  | 3   |        | mul70_66      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U54                 | 2   |        | sum_67        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U74                  | 3   |        | mul70_67      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U55                 | 2   |        | sum_68        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U75                  | 3   |        | mul70_68      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U55                 | 2   |        | sum_69        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U76                  | 3   |        | mul70_69      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U55                 | 2   |        | sum_70        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U77                  | 3   |        | mul70_70      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U55                 | 2   |        | sum_71        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U78                  | 3   |        | mul70_71      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U56                 | 2   |        | sum_72        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U79                  | 3   |        | mul70_72      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U56                 | 2   |        | sum_73        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U80                  | 3   |        | mul70_73      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U56                 | 2   |        | sum_74        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U81                  | 3   |        | mul70_74      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U56                 | 2   |        | sum_75        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U82                  | 3   |        | mul70_75      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U57                 | 2   |        | sum_76        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U83                  | 3   |        | mul70_76      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U57                 | 2   |        | sum_77        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U84                  | 3   |        | mul70_77      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U57                 | 2   |        | sum_78        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U85                  | 3   |        | mul70_78      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U57                 | 2   |        | sum_79        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U86                  | 3   |        | mul70_79      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U58                 | 2   |        | sum_80        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U87                  | 3   |        | mul70_80      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U58                 | 2   |        | sum_81        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U88                  | 3   |        | mul70_81      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U58                 | 2   |        | sum_82        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U89                  | 3   |        | mul70_82      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U58                 | 2   |        | sum_83        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U90                  | 3   |        | mul70_83      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U59                 | 2   |        | sum_84        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U91                  | 3   |        | mul70_84      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U59                 | 2   |        | sum_85        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U92                  | 3   |        | mul70_85      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U59                 | 2   |        | sum_86        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U93                  | 3   |        | mul70_86      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U59                 | 2   |        | sum_87        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U94                  | 3   |        | mul70_87      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U60                 | 2   |        | sum_88        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U95                  | 3   |        | mul70_88      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U60                 | 2   |        | sum_89        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U96                  | 3   |        | mul70_89      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U60                 | 2   |        | sum_90        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U97                  | 3   |        | mul70_90      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U60                 | 2   |        | sum_91        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U98                  | 3   |        | mul70_91      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U61                 | 2   |        | sum_92        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U99                  | 3   |        | mul70_92      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U61                 | 2   |        | sum_93        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U100                 | 3   |        | mul70_93      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U61                 | 2   |        | sum_94        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U101                 | 3   |        | mul70_94      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U61                 | 2   |        | sum_95        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U70                  | 3   |        | mul70_95      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U62                 | 2   |        | sum_96        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U71                  | 3   |        | mul70_96      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U62                 | 2   |        | sum_97        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U72                  | 3   |        | mul70_97      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U62                 | 2   |        | sum_98        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U73                  | 3   |        | mul70_98      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U62                 | 2   |        | sum_99        | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U74                  | 3   |        | mul70_99      | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U63                 | 2   |        | sum_100       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U75                  | 3   |        | mul70_100     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U63                 | 2   |        | sum_101       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U76                  | 3   |        | mul70_101     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U63                 | 2   |        | sum_102       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U77                  | 3   |        | mul70_102     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U63                 | 2   |        | sum_103       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U78                  | 3   |        | mul70_103     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U64                 | 2   |        | sum_104       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U79                  | 3   |        | mul70_104     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U64                 | 2   |        | sum_105       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U80                  | 3   |        | mul70_105     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U64                 | 2   |        | sum_106       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U81                  | 3   |        | mul70_106     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U64                 | 2   |        | sum_107       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U82                  | 3   |        | mul70_107     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U65                 | 2   |        | sum_108       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U83                  | 3   |        | mul70_108     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U65                 | 2   |        | sum_109       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U84                  | 3   |        | mul70_109     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U65                 | 2   |        | sum_110       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U85                  | 3   |        | mul70_110     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U65                 | 2   |        | sum_111       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U86                  | 3   |        | mul70_111     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U66                 | 2   |        | sum_112       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U87                  | 3   |        | mul70_112     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U66                 | 2   |        | sum_113       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U88                  | 3   |        | mul70_113     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U66                 | 2   |        | sum_114       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U89                  | 3   |        | mul70_114     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U66                 | 2   |        | sum_115       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U90                  | 3   |        | mul70_115     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U67                 | 2   |        | sum_116       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U91                  | 3   |        | mul70_116     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U67                 | 2   |        | sum_117       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U92                  | 3   |        | mul70_117     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U67                 | 2   |        | sum_118       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U93                  | 3   |        | mul70_118     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U67                 | 2   |        | sum_119       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U94                  | 3   |        | mul70_119     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U68                 | 2   |        | sum_120       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U95                  | 3   |        | mul70_120     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U68                 | 2   |        | sum_121       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U96                  | 3   |        | mul70_121     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U68                 | 2   |        | sum_122       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U97                  | 3   |        | mul70_122     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U68                 | 2   |        | sum_123       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U98                  | 3   |        | mul70_123     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U69                 | 2   |        | sum_124       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U99                  | 3   |        | mul70_124     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U69                 | 2   |        | sum_125       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U100                 | 3   |        | mul70_125     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U69                 | 2   |        | sum_126       | fadd   | fulldsp  | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U101                 | 3   |        | mul70_126     | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U69                 | 2   |        | sum_127       | fadd   | fulldsp  | 4       |
|    add_ln57_fu_2946_p2                                |     |        | add_ln57      | add    | fabric   | 0       |
|  + gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_70_4  | 0   |        |               |        |          |         |
|    icmp_ln69_fu_165_p2                                |     |        | icmp_ln69     | seteq  | auto     | 0       |
|    add_ln69_1_fu_171_p2                               |     |        | add_ln69_1    | add    | fabric   | 0       |
|    add_ln69_fu_188_p2                                 |     |        | add_ln69      | add    | fabric   | 0       |
|    icmp_ln70_fu_194_p2                                |     |        | icmp_ln70     | seteq  | auto     | 0       |
|    select_ln69_fu_200_p3                              |     |        | select_ln69   | select | auto_sel | 0       |
|    select_ln69_1_fu_208_p3                            |     |        | select_ln69_1 | select | auto_sel | 0       |
|    first_iter_3_fu_220_p2                             |     |        | first_iter_3  | seteq  | auto     | 0       |
|    add_ln74_fu_300_p2                                 |     |        | add_ln74      | add    | fabric   | 0       |
|    add_ln70_fu_226_p2                                 |     |        | add_ln70      | add    | fabric   | 0       |
|    icmp_ln70_1_fu_232_p2                              |     |        | icmp_ln70_1   | seteq  | auto     | 0       |
+-------------------------------------------------------+-----+--------+---------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+--------------+-----------+------+------+--------+------------+------+---------+------------------+
| Name              | Usage        | Type      | BRAM | URAM | Pragma | Variable   | Impl | Latency | Bitwidth, Depth, |
|                   |              |           |      |      |        |            |      |         | Banks            |
+-------------------+--------------+-----------+------+------+--------+------------+------+---------+------------------+
| + gemm_kernel     |              |           | 71   | 0    |        |            |      |         |                  |
|   control_s_axi_U | interface    | s_axilite |      |      |        |            |      |         |                  |
|   gmem0_m_axi_U   | interface    | m_axi     | 2    |      |        |            |      |         |                  |
|   gmem1_m_axi_U   | interface    | m_axi     | 2    |      |        |            |      |         |                  |
|   gmem2_m_axi_U   | interface    | m_axi     | 2    |      |        |            |      |         |                  |
|   A_block_U       | rom_np array |           | 2    |      |        | A_block    | auto | 1       | 32, 128, 1       |
|   A_block_1_U     | rom_np array |           | 2    |      |        | A_block_1  | auto | 1       | 32, 128, 1       |
|   A_block_2_U     | rom_np array |           | 2    |      |        | A_block_2  | auto | 1       | 32, 128, 1       |
|   A_block_3_U     | rom_np array |           | 2    |      |        | A_block_3  | auto | 1       | 32, 128, 1       |
|   A_block_4_U     | rom_np array |           | 2    |      |        | A_block_4  | auto | 1       | 32, 128, 1       |
|   A_block_5_U     | rom_np array |           | 2    |      |        | A_block_5  | auto | 1       | 32, 128, 1       |
|   A_block_6_U     | rom_np array |           | 2    |      |        | A_block_6  | auto | 1       | 32, 128, 1       |
|   A_block_7_U     | rom_np array |           | 2    |      |        | A_block_7  | auto | 1       | 32, 128, 1       |
|   A_block_8_U     | rom_np array |           | 2    |      |        | A_block_8  | auto | 1       | 32, 128, 1       |
|   A_block_9_U     | rom_np array |           | 2    |      |        | A_block_9  | auto | 1       | 32, 128, 1       |
|   A_block_10_U    | rom_np array |           | 2    |      |        | A_block_10 | auto | 1       | 32, 128, 1       |
|   A_block_11_U    | rom_np array |           | 2    |      |        | A_block_11 | auto | 1       | 32, 128, 1       |
|   A_block_12_U    | rom_np array |           | 2    |      |        | A_block_12 | auto | 1       | 32, 128, 1       |
|   A_block_13_U    | rom_np array |           | 2    |      |        | A_block_13 | auto | 1       | 32, 128, 1       |
|   A_block_14_U    | rom_np array |           | 2    |      |        | A_block_14 | auto | 1       | 32, 128, 1       |
|   A_block_15_U    | rom_np array |           | 2    |      |        | A_block_15 | auto | 1       | 32, 128, 1       |
|   B_block_U       | rom_np array |           | 2    |      |        | B_block    | auto | 1       | 32, 128, 1       |
|   B_block_1_U     | rom_np array |           | 2    |      |        | B_block_1  | auto | 1       | 32, 128, 1       |
|   B_block_2_U     | rom_np array |           | 2    |      |        | B_block_2  | auto | 1       | 32, 128, 1       |
|   B_block_3_U     | rom_np array |           | 2    |      |        | B_block_3  | auto | 1       | 32, 128, 1       |
|   B_block_4_U     | rom_np array |           | 2    |      |        | B_block_4  | auto | 1       | 32, 128, 1       |
|   B_block_5_U     | rom_np array |           | 2    |      |        | B_block_5  | auto | 1       | 32, 128, 1       |
|   B_block_6_U     | rom_np array |           | 2    |      |        | B_block_6  | auto | 1       | 32, 128, 1       |
|   B_block_7_U     | rom_np array |           | 2    |      |        | B_block_7  | auto | 1       | 32, 128, 1       |
|   B_block_8_U     | rom_np array |           | 2    |      |        | B_block_8  | auto | 1       | 32, 128, 1       |
|   B_block_9_U     | rom_np array |           | 2    |      |        | B_block_9  | auto | 1       | 32, 128, 1       |
|   B_block_10_U    | rom_np array |           | 2    |      |        | B_block_10 | auto | 1       | 32, 128, 1       |
|   B_block_11_U    | rom_np array |           | 2    |      |        | B_block_11 | auto | 1       | 32, 128, 1       |
|   B_block_12_U    | rom_np array |           | 2    |      |        | B_block_12 | auto | 1       | 32, 128, 1       |
|   B_block_13_U    | rom_np array |           | 2    |      |        | B_block_13 | auto | 1       | 32, 128, 1       |
|   B_block_14_U    | rom_np array |           | 2    |      |        | B_block_14 | auto | 1       | 32, 128, 1       |
|   B_block_15_U    | rom_np array |           | 2    |      |        | B_block_15 | auto | 1       | 32, 128, 1       |
|   C_block_U       | ram_1p array |           | 2    |      |        | C_block    | auto | 1       | 32, 256, 1       |
+-------------------+--------------+-----------+------+------+--------+------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------------+-------------------------------------+
| Type            | Options                                 | Location                            |
+-----------------+-----------------------------------------+-------------------------------------+
| interface       | m_axi depth=16384 port=A bundle=gmem0   | gemm.cpp:16 in gemm_kernel, A       |
| interface       | m_axi depth=16384 port=B bundle=gmem1   | gemm.cpp:17 in gemm_kernel, B       |
| interface       | m_axi depth=16384 port=C bundle=gmem2   | gemm.cpp:18 in gemm_kernel, C       |
| interface       | s_axilite port=return bundle=control    | gemm.cpp:19 in gemm_kernel, return  |
| array_partition | variable=A_block cyclic factor=16 dim=2 | gemm.cpp:27 in gemm_kernel, A_block |
| array_partition | variable=B_block cyclic factor=16 dim=1 | gemm.cpp:28 in gemm_kernel, B_block |
| pipeline        | II=1                                    | gemm.cpp:37 in gemm_kernel          |
| pipeline        | II=1                                    | gemm.cpp:49 in gemm_kernel          |
| pipeline        | II=4                                    | gemm.cpp:59 in gemm_kernel          |
| pipeline        | II=1                                    | gemm.cpp:71 in gemm_kernel          |
+-----------------+-----------------------------------------+-------------------------------------+


