<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub SystemVerilog Weekly Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2022-07-31T02:26:17Z</updated>
  <subtitle>Weekly Trending of SystemVerilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>pulp-platform/common_verification</title>
    <updated>2022-07-31T02:26:17Z</updated>
    <id>tag:github.com,2022-07-31:/pulp-platform/common_verification</id>
    <link href="https://github.com/pulp-platform/common_verification" rel="alternate"></link>
    <summary type="html">&lt;p&gt;SystemVerilog modules and classes commonly used for verification&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>pulp-platform/register_interface</title>
    <updated>2022-07-31T02:26:17Z</updated>
    <id>tag:github.com,2022-07-31:/pulp-platform/register_interface</id>
    <link href="https://github.com/pulp-platform/register_interface" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Generic Register Interface (contains various adatpers)&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>pulp-platform/axi_mem_if</title>
    <updated>2022-07-31T02:26:17Z</updated>
    <id>tag:github.com,2022-07-31:/pulp-platform/axi_mem_if</id>
    <link href="https://github.com/pulp-platform/axi_mem_if" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Simple single-port AXI memory interface&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>