verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../hardware.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../hardware.gen/sources_1/bd/system/ipshared/da1e/hdl" --include "../../../../hardware.gen/sources_1/bd/system/ipshared/d0f7" \
"../../../bd/system/ip/system_zynq_ps_0_1/sim/system_zynq_ps_0_vip_wrapper.v" \
"../../../bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0.v" \
"../../../bd/system/ip/system_stepper_div_0_1/sim/system_stepper_div_0.v" \
"../../../bd/system/ip/system_stepper_0_1/sim/system_stepper_0.v" \
"../../../bd/system/ip/system_latch_bit_0_1/sim/system_latch_bit_0.v" \
"../../../bd/system/ip/system_cmd_bit_0_1/sim/system_cmd_bit_0.v" \
"../../../bd/system/ip/system_fce_ena_bit_0_1/sim/system_fce_ena_bit_0.v" \
"../../../bd/system/ip/system_stepper_state_0_1/sim/system_stepper_state_0.v" \
"../../../bd/system/ip/system_divider_0_0/sim/system_divider_0_0.v" \
"../../../bd/system/ip/system_pwm_0_0/sim/system_pwm_0_0.v" \
"../../../bd/system/ip/system_temp2pwm_0_0/sim/system_temp2pwm_0_0.v" \
"../../../bd/system/ip/system_system_management_wiz_0_0/system_system_management_wiz_0_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_s00_mmu_0/sim/system_s00_mmu_0.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
