strict digraph "" {
	node [label="\N"];
	"226:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7efef253bd50>",
		fillcolor=firebrick,
		label="226:NS
location_reg <= #TP location_reg;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7efef253bd50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_220:AL"	 [def_var="['location_reg']",
		label="Leaf_220:AL"];
	"226:NS" -> "Leaf_220:AL"	 [cond="[]",
		lineno=None];
	"221:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7efef2542190>",
		fillcolor=springgreen,
		label="221:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"223:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7efef2542210>",
		fillcolor=springgreen,
		label="223:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"221:IF" -> "223:IF"	 [cond="['reset']",
		label="!(reset)",
		lineno=221];
	"222:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7efef2542550>",
		fillcolor=firebrick,
		label="222:NS
location_reg <= #TP 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7efef2542550>]",
		style=filled,
		typ=NonblockingSubstitution];
	"221:IF" -> "222:NS"	 [cond="['reset']",
		label=reset,
		lineno=221];
	"220:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7efef2542750>",
		clk_sens=True,
		fillcolor=gold,
		label="220:AL",
		sens="['rxclk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'get_terminator', 'terminator_location', 'location_reg']"];
	"220:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7efef25428d0>",
		fillcolor=turquoise,
		label="220:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"220:AL" -> "220:BL"	 [cond="[]",
		lineno=None];
	"220:BL" -> "221:IF"	 [cond="[]",
		lineno=None];
	"223:IF" -> "226:NS"	 [cond="['get_terminator']",
		label="!(get_terminator)",
		lineno=223];
	"224:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7efef2542290>",
		fillcolor=firebrick,
		label="224:NS
location_reg <= #TP terminator_location;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7efef2542290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"223:IF" -> "224:NS"	 [cond="['get_terminator']",
		label=get_terminator,
		lineno=223];
	"224:NS" -> "Leaf_220:AL"	 [cond="[]",
		lineno=None];
	"222:NS" -> "Leaf_220:AL"	 [cond="[]",
		lineno=None];
}
