
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.411163                       # Number of seconds simulated
sim_ticks                                411162992500                       # Number of ticks simulated
final_tick                               411162992500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  13081                       # Simulator instruction rate (inst/s)
host_op_rate                                    26500                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                8129430                       # Simulator tick rate (ticks/s)
host_mem_usage                                 651016                       # Number of bytes of host memory used
host_seconds                                 50577.10                       # Real time elapsed on the host
sim_insts                                   661623002                       # Number of instructions simulated
sim_ops                                    1340304989                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 411162992500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            46016                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            17472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               63488                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        46016                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          46016                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               719                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data               273                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  992                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst              111917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data               42494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 154411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst         111917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            111917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst             111917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data              42494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                154411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                          992                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        992                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   63488                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    63488                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 94                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                107                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 64                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 31                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  1                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 93                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 96                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 50                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                105                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                98                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                78                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                26                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                38                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                37                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                64                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                   411162915500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    992                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      542                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      315                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      102                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       25                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          209                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     297.952153                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    187.786369                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    295.465502                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            71     33.97%     33.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           45     21.53%     55.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           34     16.27%     71.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           15      7.18%     78.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           13      6.22%     85.17% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            4      1.91%     87.08% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            5      2.39%     89.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            9      4.31%     93.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           13      6.22%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           209                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      16657250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 35257250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     4960000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      16791.58                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 35541.58                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          0.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       0.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.00                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.00                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        2.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       776                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  78.23                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                   414478745.46                       # Average gap between requests
system.mem_ctrl.pageHitRate                     78.23                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    778260                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    402270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  3541440                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               6658170                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                267360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         19541880                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          6285120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy       98662337880                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             98706653940                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             240.066970                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime          411147295000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        587500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        2872000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF  411088293250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     16366500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       12013500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     42859750                       # Time in different power states
system.mem_ctrl_1.actEnergy                    763980                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    390885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3541440                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6345240                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                266400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         23324400                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          3273120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy       98661842640                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             98705894505                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             240.065123                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime          411148337750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        397500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        2606000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF  411088710250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      8523500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       11604500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     51150750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 411162992500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               478689638                       # Number of BP lookups
system.cpu.branchPred.condPredicted         478689638                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          40507571                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            380659275                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6243546                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 64                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups       380659275                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits          360190884                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         20468391                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      1794308                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 411162992500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   199891812                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    97845333                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           133                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            88                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 411162992500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 411162992500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    54519681                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           151                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    411162992500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        822325986                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           57689711                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     1877572492                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   478689638                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          366434430                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     724081341                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                81015316                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   90                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           573                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          134                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  54519583                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1755127                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          822279520                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.533652                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.250871                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                113650698     13.82%     13.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                176529688     21.47%     35.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 28328272      3.45%     38.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1704929      0.21%     38.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 14447923      1.76%     40.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                146807003     17.85%     58.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1489313      0.18%     58.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 25707640      3.13%     61.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                313614054     38.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            822279520                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.582117                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.283246                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 94031484                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             147318907                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 488050354                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              52371117                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               40507658                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             3409548822                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles               40507658                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                132992572                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               147338478                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1546                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 471705391                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              29733875                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             3175284020                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    25                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    119                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   9876                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands          4085319444                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            7295928782                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       4141298852                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              1602                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            1673520501                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps               2411798943                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             30                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 215378359                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            245750525                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           130305729                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                57                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              115                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 2685331510                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 186                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                2369451467                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued          23321541                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined      1345026706                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined   1369872185                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            174                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     822279520                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.881564                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.841145                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           353752766     43.02%     43.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            27717444      3.37%     46.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            17249371      2.10%     48.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            60859017      7.40%     55.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            27009603      3.28%     59.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5           112713402     13.71%     72.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6           130894878     15.92%     88.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            68980772      8.39%     97.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8            23102267      2.81%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       822279520                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                86591030     98.99%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    10      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17458      0.02%     99.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                865844      0.99%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 4      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               18      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          22715374      0.96%      0.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            2021738327     85.33%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   21      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    46      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 388      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            219010690      9.24%     95.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           105986077      4.47%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              90      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            454      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             2369451467                       # Type of FU issued
system.cpu.iq.rate                           2.881402                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    87474364                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.036918                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         5671976371                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        4030356972                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   2195900433                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                1988                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               1450                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          919                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             2434209454                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    1003                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           276363                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads    113278238                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     64781488                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               40507658                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               147898715                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1633                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          2685331696                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           2213160                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             245750525                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            130305729                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 81                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1613                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             24                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect       32016121                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect     20823996                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             52840117                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            2228928035                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             199891804                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts         140523432                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    297737135                       # number of memory reference insts executed
system.cpu.iew.exec_branches                241858775                       # Number of branches executed
system.cpu.iew.exec_stores                   97845331                       # Number of stores executed
system.cpu.iew.exec_rate                     2.710516                       # Inst execution rate
system.cpu.iew.wb_sent                     2212883747                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    2195901352                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                1621696202                       # num instructions producing a value
system.cpu.iew.wb_consumers                2123887023                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.670354                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.763551                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts      1345026709                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              12                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          40507645                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    633874598                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.114464                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.771242                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    299474870     47.25%     47.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     73134763     11.54%     58.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     49083858      7.74%     66.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     70105289     11.06%     77.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     23002302      3.63%     81.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     10581121      1.67%     82.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     19030252      3.00%     85.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7     16106826      2.54%     88.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     73355317     11.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    633874598                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            661623002                       # Number of instructions committed
system.cpu.commit.committedOps             1340304989                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      197996528                       # Number of memory references committed
system.cpu.commit.loads                     132472287                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                  168839638                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                        830                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                1331089088                       # Number of committed integer instructions.
system.cpu.commit.function_calls              4675050                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      9215598      0.69%      0.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       1133092459     84.54%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              18      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               42      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            344      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       132472233      9.88%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       65523843      4.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           54      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          398      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        1340304989                       # Class of committed instruction
system.cpu.commit.bw_lim_events              73355317                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   3245850979                       # The number of ROB reads
system.cpu.rob.rob_writes                  5560164855                       # The number of ROB writes
system.cpu.timesIdled                             412                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           46466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   661623002                       # Number of Instructions Simulated
system.cpu.committedOps                    1340304989                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.242892                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.242892                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.804575                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.804575                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               2813830680                       # number of integer regfile reads
system.cpu.int_regfile_writes              1851557656                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      1232                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      415                       # number of floating regfile writes
system.cpu.cc_regfile_reads                1119113336                       # number of cc regfile reads
system.cpu.cc_regfile_writes                978679739                       # number of cc regfile writes
system.cpu.misc_regfile_reads               859264870                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 411162992500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 1                       # number of replacements
system.cpu.dcache.tags.tagsinuse           256.987756                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           265139165                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               276                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          960649.148551                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            165500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   256.987756                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.250965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.250965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          275                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          257                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.268555                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         530279420                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        530279420                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 411162992500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    199615075                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       199615075                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     65524089                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       65524089                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     265139164                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        265139164                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    265139164                       # number of overall hits
system.cpu.dcache.overall_hits::total       265139164                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          255                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           255                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          153                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          153                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          408                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            408                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          408                       # number of overall misses
system.cpu.dcache.overall_misses::total           408                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     21026000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21026000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     12038999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12038999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     33064999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     33064999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     33064999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     33064999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    199615330                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    199615330                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     65524242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     65524242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    265139572                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    265139572                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    265139572                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    265139572                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000002                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000002                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 82454.901961                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82454.901961                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 78686.267974                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78686.267974                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 81041.664216                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81041.664216                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 81041.664216                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81041.664216                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          156                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          128                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          128                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          131                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          131                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          131                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          131                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          127                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          127                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          150                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          150                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          277                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          277                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     11675500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11675500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     11729999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11729999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     23405499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     23405499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     23405499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     23405499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 91933.070866                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91933.070866                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 78199.993333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78199.993333                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 84496.386282                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84496.386282                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 84496.386282                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84496.386282                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 411162992500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               594                       # number of replacements
system.cpu.icache.tags.tagsinuse           253.993007                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            54518449                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               848                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          64290.623821                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   253.993007                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.992160                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992160                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         109040015                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        109040015                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 411162992500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     54518449                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        54518449                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      54518449                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         54518449                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     54518449                       # number of overall hits
system.cpu.icache.overall_hits::total        54518449                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1134                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1134                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1134                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1134                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1134                       # number of overall misses
system.cpu.icache.overall_misses::total          1134                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     76664497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     76664497                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     76664497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     76664497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     76664497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     76664497                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     54519583                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     54519583                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     54519583                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     54519583                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     54519583                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     54519583                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000021                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000021                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 67605.376543                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67605.376543                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 67605.376543                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67605.376543                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 67605.376543                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67605.376543                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1145                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          284                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          284                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          284                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          284                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          284                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          284                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          850                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          850                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          850                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          850                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          850                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          850                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     60365997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60365997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     60365997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60365997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     60365997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60365997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 71018.820000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71018.820000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 71018.820000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71018.820000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 71018.820000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71018.820000                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests           1722                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          598                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 411162992500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 976                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             1                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               594                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                149                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               149                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            977                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2292                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          555                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2847                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        54272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        17728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    72000                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 1                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1127                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.007098                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.083990                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1119     99.29%     99.29% # Request fanout histogram
system.l2bus.snoop_fanout::1                        8      0.71%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1127                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               862000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1273999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              414999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 411162992500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse              932.952092                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    723                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  992                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.728831                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                71500                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   677.964148                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data   254.987945                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.165519                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.062253                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.227772                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          992                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          933                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.242188                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                14728                       # Number of tag accesses
system.l2cache.tags.data_accesses               14728                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 411162992500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst          129                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          131                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst              129                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data                2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 131                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst             129                       # number of overall hits
system.l2cache.overall_hits::cpu.data               2                       # number of overall hits
system.l2cache.overall_hits::total                131                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data          149                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            149                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          720                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          125                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          845                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            720                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            274                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               994                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           720                       # number of overall misses
system.l2cache.overall_misses::cpu.data           274                       # number of overall misses
system.l2cache.overall_misses::total              994                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     11492500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     11492500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     57729000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     11457000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     69186000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     57729000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     22949500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     80678500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     57729000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     22949500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     80678500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data          149                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          149                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          849                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data          127                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          976                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          849                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data          276                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1125                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          849                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data          276                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1125                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.848057                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.984252                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.865779                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.848057                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.992754                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.883556                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.848057                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.992754                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.883556                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 77130.872483                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 77130.872483                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 80179.166667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data        91656                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 81876.923077                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 80179.166667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 83757.299270                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 81165.492958                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 80179.166667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 83757.299270                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 81165.492958                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadSharedReq_mshr_hits::cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.demand_mshr_hits::cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.ReadExReq_mshr_misses::cpu.data          149                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          149                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          720                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          124                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          844                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          720                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          273                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          993                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          720                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          273                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          993                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     10002500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     10002500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     50539000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     10149000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     60688000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     50539000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     20151500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     70690500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     50539000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     20151500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     70690500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.848057                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.976378                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.864754                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.848057                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.989130                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.882667                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.848057                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.989130                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.882667                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 67130.872483                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67130.872483                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 70193.055556                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81846.774194                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71905.213270                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 70193.055556                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 73815.018315                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 71188.821752                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 70193.055556                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 73815.018315                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 71188.821752                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           992                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 411162992500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                843                       # Transaction distribution
system.membus.trans_dist::ReadExReq               149                       # Transaction distribution
system.membus.trans_dist::ReadExResp              149                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           843                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        63488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        63488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   63488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               992                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     992    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 992                       # Request fanout histogram
system.membus.reqLayer2.occupancy              496000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2697250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
