#--------------------------------------------------------------
# CACE circuit characterization file
#--------------------------------------------------------------

name:           amplifier_core_simplified
description:    Fully-differential amplifier core for bio-signal amplifier, without switched-capacitor networks (simplified)
PDK:            ihp-sg13g2 # (for IIC-OSIC-Tools version 2025.01 or newer)
# PDK:            sg13g2 # ihp-sg13g2 (for IIC-OSIC-Tools version 2024.12 or older)

cace_format:    5.2

authorship:
  designer:         Simon Dorrer
  company:          Johannes Kepler University
  creation_date:    January 18, 2025
  license:          Apache 2.0

paths:
  root:             ..
  schematic:        xschem/bio_amplifier/amplifier_core
  netlist:          cace/netlist
  documentation:    cace/_docs
  runs:             cace/_runs

pins:
  VDD:
    description: Positive analog power supply
    type: power
    direction: inout
    Vmin: 1.4
    Vmax: 1.6
  VSS:
    description: Analog ground
    type: ground
    direction: inout
  Vcm:
    description: Common-mode voltage
    type: power
    direction: inout
  di_amp_core_en:
    description: Enable input
    type: enable
    direction: input  
  vinp:
    description: Voltage positive input
    type: signal
    direction: input
  vinn:
    description: Voltage negative input
    type: signal
    direction: input
  voutp:
    description: Voltage positive output
    type: signal
    direction: output
  voutn:
    description: Voltage negative output
    type: signal
    direction: output 

default_conditions:
  vdd:
    description: Analog power supply voltage
    display: VDD
    unit: V
    typical: 1.5
  vcm:
    description: Input common-mode voltage
    display: Vcm
    unit: V
    typical: 0.75
  corner:
    description: Process corner
    display: Corner
    typical: tt
  temp:
    description: Ambient temperature
    display: Temperature
    unit: °C
    typical: 27
  cload:
    description: Load capacitance
    display: Cload
    unit: pF
    typical: 3.49
    
parameters:
  ac_params:
    spec:
      Adc_ol_dB:
        display: Open-loop dc gain
        description: Small-signal open-loop gain at 1Hz
        unit: dB
        minimum:
          value: 70
        typical:
          value: any
        maximum:
          value: any
      fc:
        display: -3dB cut-off frequency
        description: -3dB cut-off frequency
        unit: Hz
        minimum:
          value: 500
        typical:
          value: any
        maximum:
          value: any
      UGB:
        display: Unity Gain Bandwidth
        description: Unity Gain Bandwidth
        unit: Hz
        minimum:
          value: 50e3
        typical:
          value: any
        maximum:
          value: any  
      PM:
        display: Phase Margin
        description: Phase Margin at UGB
        unit: °
        minimum:
          value: 60
        typical:
          value: any
        maximum:
          value: any
      CMRR_dc_dB:
        display: Common-mode Rejection Ratio
        description: Small-signal CMRR at 10Hz
        unit: dB
        minimum:
          value: 70
        typical:
          value: any
        maximum:
          value: any
      # PSRR_dc_dB:
        # display: Power-Supply Rejection Ratio
        # description: Small-signal PSRR at 10Hz
        # unit: dB
        # minimum:
          # value: 70
        # typical:
          # value: any
        # maximum:
          # value: any
      Zin_dc_dm:
        display: Differential-mode Input Impedance
        description: Small-signal DM Input Impedance at 10Hz
        unit: Ohm
        minimum:
          value: 100e6
        typical:
          value: any
        maximum:
          value: any
      Zin_dc_cm:
        display: Common-mode Input Impedance
        description: Small-signal CM Input Impedance at 10Hz
        unit: Ohm
        minimum:
          value: 100e6
        typical:
          value: any
        maximum:
          value: any
    tool:
      ngspice:
        template: amplifier_core_simplified_tb_ac.sch
        format: ascii
        suffix: .data
        # variables: [Adc_ol_dB, fc, UGB, PM, CMRR_dc_dB, PSRR_dc_dB, Zin_dc_dm, Zin_dc_cm]
        variables: [Adc_ol_dB, fc, UGB, PM, CMRR_dc_dB, Zin_dc_dm, Zin_dc_cm]
    plot:
      Adc_ol_dB_vs_vdd:
        type: xyplot
        xaxis: vdd
        yaxis: Adc_ol_dB
        limits: auto
      Adc_ol_dB_vs_vcm:
        type: xyplot
        xaxis: vcm
        yaxis: Adc_ol_dB
        limits: auto
      Adc_ol_dB_vs_corner:
        type: xyplot
        xaxis: corner
        yaxis: Adc_ol_dB
        limits: auto
      Adc_ol_dB_vs_temp:
        type: xyplot
        xaxis: temp
        yaxis: Adc_ol_dB
        limits: auto
      Adc_ol_dB_vs_cload:
        type: xyplot
        xaxis: cload
        yaxis: Adc_ol_dB
        limits: auto
      fc_vs_vdd:
        type: xyplot
        xaxis: vdd
        yaxis: fc
        limits: auto
      fc_vs_vcm:
        type: xyplot
        xaxis: vcm
        yaxis: fc
        limits: auto
      fc_vs_corner:
        type: xyplot
        xaxis: corner
        yaxis: fc
        limits: auto
      fc_vs_temp:
        type: xyplot
        xaxis: temp
        yaxis: fc
        limits: auto
      fc_vs_cload:
        type: xyplot
        xaxis: cload
        yaxis: fc
        limits: auto
      UGB_vs_vdd:
        type: xyplot
        xaxis: vdd
        yaxis: UGB
        limits: auto
      UGB_vs_vcm:
        type: xyplot
        xaxis: vcm
        yaxis: UGB
        limits: auto
      UGB_vs_corner:
        type: xyplot
        xaxis: corner
        yaxis: UGB
        limits: auto
      UGB_vs_temp:
        type: xyplot
        xaxis: temp
        yaxis: UGB
        limits: auto
      UGB_vs_cload:
        type: xyplot
        xaxis: cload
        yaxis: UGB
        limits: auto
      PM_vs_vdd:
        type: xyplot
        xaxis: vdd
        yaxis: PM
        limits: auto
      PM_vs_vcm:
        type: xyplot
        xaxis: vcm
        yaxis: PM
        limits: auto
      PM_vs_corner:
        type: xyplot
        xaxis: corner
        yaxis: PM
        limits: auto
      PM_vs_temp:
        type: xyplot
        xaxis: temp
        yaxis: PM
        limits: auto
      PM_vs_cload:
        type: xyplot
        xaxis: cload
        yaxis: PM
        limits: auto
      CMRR_dc_dB_vs_vdd:
        type: xyplot
        xaxis: vdd
        yaxis: CMRR_dc_dB
        limits: auto
      CMRR_dc_dB_vs_vcm:
        type: xyplot
        xaxis: vcm
        yaxis: CMRR_dc_dB
        limits: auto
      CMRR_dc_dB_vs_corner:
        type: xyplot
        xaxis: corner
        yaxis: CMRR_dc_dB
        limits: auto
      CMRR_dc_dB_vs_temp:
        type: xyplot
        xaxis: temp
        yaxis: CMRR_dc_dB
        limits: auto
      CMRR_dc_dB_vs_cload:
        type: xyplot
        xaxis: cload
        yaxis: CMRR_dc_dB
        limits: auto  
      # PSRR_dc_dB_vs_vdd:
        # type: xyplot
        # xaxis: vdd
        # yaxis: PSRR_dc_dB
        # limits: auto
      # PSRR_dc_dB_vs_vcm:
        # type: xyplot
        # xaxis: vcm
        # yaxis: PSRR_dc_dB
        # limits: auto
      # PSRR_dc_dB_vs_corner:
        # type: xyplot
        # xaxis: corner
        # yaxis: PSRR_dc_dB
        # limits: auto
      # PSRR_dc_dB_vs_temp:
        # type: xyplot
        # xaxis: temp
        # yaxis: PSRR_dc_dB
        # limits: auto
      # PSRR_dc_dB_vs_cload:
        # type: xyplot
        # xaxis: cload
        # yaxis: PSRR_dc_dB
        # limits: auto      
      Zin_dc_dm_vs_vdd:
        type: xyplot
        xaxis: vdd
        yaxis: Zin_dc_dm
        limits: auto
      Zin_dc_dm_vs_vcm:
        type: xyplot
        xaxis: vcm
        yaxis: Zin_dc_dm
        limits: auto
      Zin_dc_dm_vs_corner:
        type: xyplot
        xaxis: corner
        yaxis: Zin_dc_dm
        limits: auto
      Zin_dc_dm_vs_temp:
        type: xyplot
        xaxis: temp
        yaxis: Zin_dc_dm
        limits: auto
      Zin_dc_dm_vs_cload:
        type: xyplot
        xaxis: cload
        yaxis: Zin_dc_dm
        limits: auto  
      Zin_dc_cm_vs_vdd:
        type: xyplot
        xaxis: vdd
        yaxis: Zin_dc_cm
        limits: auto
      Zin_dc_cm_vs_vcm:
        type: xyplot
        xaxis: vcm
        yaxis: Zin_dc_cm
        limits: auto
      Zin_dc_cm_vs_corner:
        type: xyplot
        xaxis: corner
        yaxis: Zin_dc_cm
        limits: auto
      Zin_dc_cm_vs_temp:
        type: xyplot
        xaxis: temp
        yaxis: Zin_dc_cm
        limits: auto
      Zin_dc_cm_vs_cload:
        type: xyplot
        xaxis: cload
        yaxis: Zin_dc_cm
        limits: auto
    conditions:
      vdd:
        #minimum: 1.4
        typical: 1.5
        #maximum: 1.6
      vcm:
        minimum: 0.70
        typical: 0.75
        maximum: 0.80
      corner:
        # enumerate: [ss, sf, tt, fs, ff]
        typical: ff
      temp:
        minimum: 0
        typical: 27
        maximum: 70
      cload:
        #minimum: 1    # 1pF
        typical: 3.49     # 3.49pF
        #maximum: 10   # 10pF
        
  ac_mc_params:
    spec:
      Adc_ol_dB:
        display: Open-loop dc gain - Monte Carlo
        description: Small-signal open-loop gain at 1Hz
        unit: dB
        minimum:
          value: 70
        typical:
          value: any
        maximum:
          value: any
      fc:
        display: -3dB cut-off frequency - Monte Carlo
        description: -3dB cut-off frequency
        unit: Hz
        minimum:
          value: 500
        typical:
          value: any
        maximum:
          value: any
      UGB:
        display: Unity Gain Bandwidth - Monte Carlo
        description: Unity Gain Bandwidth
        unit: Hz
        minimum:
          value: 50e3
        typical:
          value: any
        maximum:
          value: any  
      PM:
        display: Phase Margin - Monte Carlo
        description: Phase Margin at UGB
        unit: °
        minimum:
          value: 60
        typical:
          value: any
        maximum:
          value: any
      CMRR_dc_dB:
        display: Common-mode Rejection Ratio - Monte Carlo
        description: Small-signal CMRR at 10Hz
        unit: dB
        minimum:
          value: 70
        typical:
          value: any
        maximum:
          value: any
      # PSRR_dc_dB:
        # display: Power-Supply Rejection Ratio - Monte Carlo
        # description: Small-signal PSRR at 10Hz
        # unit: dB
        # minimum:
          # value: 70
        # typical:
          # value: any
        # maximum:
          # value: any
      Zin_dc_dm:
        display: Differential-mode Input Impedance - Monte Carlo
        description: Small-signal DM Input Impedance at 10Hz
        unit: Ohm
        minimum:
          value: 100e6
        typical:
          value: any
        maximum:
          value: any
      Zin_dc_cm:
        display: Common-mode Input Impedance - Monte Carlo
        description: Small-signal CM Input Impedance at 10Hz
        unit: Ohm
        minimum:
          value: 100e6
        typical:
          value: any
        maximum:
          value: any
    tool:
      ngspice:
        template: amplifier_core_simplified_tb_ac.sch
        collate: iterations
        format: ascii
        suffix: .data
        # variables: [Adc_ol_dB, fc, UGB, PM, CMRR_dc_dB, PSRR_dc_dB, Zin_dc_dm, Zin_dc_cm]
        variables: [Adc_ol_dB, fc, UGB, PM, CMRR_dc_dB, Zin_dc_dm, Zin_dc_cm]
        script: amplifier_core_simplified_tb_ac.py
        # script_variables: [Adc_ol_dB_arr, fc_arr, UGB_arr, PM_arr, CMRR_dc_dB_arr, PSRR_dc_dB_arr, Zin_dc_dm_arr, Zin_dc_cm_arr]
        script_variables: [Adc_ol_dB_arr, fc_arr, UGB_arr, PM_arr, CMRR_dc_dB_arr, Zin_dc_dm_arr, Zin_dc_cm_arr]
    plot:
      Adc_ol_dB_mc:
        type: histogram
        xaxis: Adc_ol_dB_arr
      fc_mc:
        type: histogram
        xaxis: fc_arr
      UGB_mc:
        type: histogram
        xaxis: UGB_arr
      PM_mc:
        type: histogram
        xaxis: PM_arr
      CMRR_dc_dB_mc:
        type: histogram
        xaxis: CMRR_dc_dB_arr
      # PSRR_dc_dB_mc:
        # type: histogram
        # xaxis: PSRR_dc_dB_arr
      Zin_dc_dm_mc:
        type: histogram
        xaxis: Zin_dc_dm_arr
      Zin_dc_cm_mc:
        type: histogram
        xaxis: Zin_dc_cm_arr
    conditions:
      iterations: # for Monte Carlo
        description: Iterations to run
        display: Iterations
        minimum: 1
        maximum: 10
        step: linear
        stepsize: 1
      sigma:
        # This is actually mc_ok.
        # If mc_ok = 1: MC with 3 sigma.
        # If mc_ok = 0: MC is turned off.
        #minimum: 0
        typical: 1
      corner:
        typical: tt_stat # Monte Carlo corner for TT
      temp:
        #minimum: 0
        typical: 27
        #maximum: 70
        
  noise_params:
    spec:
      input_noise_total:
        display: Total output noise
        description: Small-signal total output noise (uVrms)
        unit: uVrms
        minimum:
          value: any
        typical:
          value: any
        maximum:
          value: 1
      output_noise_total:
        display: Total input noise
        description: Small-signal total input noise (uVrms)
        unit: uVrms
        minimum:
          value: any
        typical:
          value: any
        maximum:
          value: 100
    tool:
      ngspice:
        template: amplifier_core_simplified_tb_noise.sch
        format: ascii
        suffix: .data
        variables: [input_noise_total, output_noise_total]
    plot:
      input_noise_total_vs_vdd:
        type: xyplot
        xaxis: vdd
        yaxis: input_noise_total
        limits: auto
      input_noise_total_vs_vcm:
        type: xyplot
        xaxis: vcm
        yaxis: input_noise_total
        limits: auto
      input_noise_total_vs_corner:
        type: xyplot
        xaxis: corner
        yaxis: input_noise_total
        limits: auto
      input_noise_total_vs_temp:
        type: xyplot
        xaxis: temp
        yaxis: input_noise_total
        limits: auto
      input_noise_total_vs_cload:
        type: xyplot
        xaxis: cload
        yaxis: input_noise_total
        limits: auto
      output_noise_total_vs_vdd:
        type: xyplot
        xaxis: vdd
        yaxis: output_noise_total
        limits: auto
      output_noise_total_vs_vcm:
        type: xyplot
        xaxis: vcm
        yaxis: output_noise_total
        limits: auto
      output_noise_total_vs_corner:
        type: xyplot
        xaxis: corner
        yaxis: output_noise_total
        limits: auto
      output_noise_total_vs_temp:
        type: xyplot
        xaxis: temp
        yaxis: output_noise_total
        limits: auto
      output_noise_total_vs_cload:
        type: xyplot
        xaxis: cload
        yaxis: output_noise_total
        limits: auto
    conditions:
      vdd:
        #minimum: 1.4
        typical: 1.5
        #maximum: 1.6
      vcm:
        minimum: 0.70
        typical: 0.75
        maximum: 0.80
      corner:
        enumerate: [ss, sf, tt, fs, ff]
      temp:
        minimum: 0
        typical: 27
        maximum: 70
      cload:
        #minimum: 1    # 1pF
        typical: 3.49     # 3.49pF
        #maximum: 10   # 10pF