Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4035917a3ab74bbe8e7c0762ba6650d9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_Full_Adder_3_behav xil_defaultlib.test_Full_Adder_3 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture behavior of entity xil_defaultlib.Full_Adder_2 [full_adder_2_default]
Compiling architecture test of entity xil_defaultlib.test_full_adder_3
Built simulation snapshot test_Full_Adder_3_behav
