
---------- Begin Simulation Statistics ----------
final_tick                               260203191250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2433                       # Simulator instruction rate (inst/s)
host_mem_usage                               26304136                       # Number of bytes of host memory used
host_op_rate                                     2492                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                106838.40                       # Real time elapsed on the host
host_tick_rate                                 468090                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   259962367                       # Number of instructions simulated
sim_ops                                     266268254                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050010                       # Number of seconds simulated
sim_ticks                                 50010006250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.231099                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  213268                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               291226                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4467                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17203                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            252761                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              41436                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           50632                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9196                       # Number of indirect misses.
system.cpu.branchPred.lookups                  474468                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   85200                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5537                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2663002                       # Number of instructions committed
system.cpu.committedOps                       3005813                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.216481                       # CPI: cycles per instruction
system.cpu.discardedOps                         53780                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1391983                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            724651                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           336995                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7358709                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.237165                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4468                       # number of quiesce instructions executed
system.cpu.numCycles                         11228498                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4468                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1659956     55.22%     55.22% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13850      0.46%     55.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::MemRead                 807654     26.87%     82.56% # Class of committed instruction
system.cpu.op_class_0::MemWrite                524353     17.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3005813                       # Class of committed instruction
system.cpu.quiesceCycles                     68787512                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3869789                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          245                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5373                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10858                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2096061                       # Transaction distribution
system.membus.trans_dist::ReadResp            2100086                       # Transaction distribution
system.membus.trans_dist::WriteReq            1233615                       # Transaction distribution
system.membus.trans_dist::WriteResp           1233615                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3069                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2283                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1477                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1478                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            248                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3777                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        70278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       104012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6571104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6571104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6675709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        19648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35940                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       513088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        98940                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       667616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    210274788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    210274788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               210958276                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3337940                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000080                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008927                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3337674     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     266      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3337940                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8989668565                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            88662498                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1375234                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17689997                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           78639246                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12939623000                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1246000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2464768                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2464768                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4295073                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4295073                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          296                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        44982                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        70278                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       118904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        53248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       180344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13160448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     13246464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13519682                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          418                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26684                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        70686                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        98940                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1902044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2885084                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    210567168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    211943424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    215288928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        23073979252                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             46.1                       # Network utilization (%)
system.acctest.local_bus.numRequests         14916117                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          733                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18559157251                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11690913000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       819200                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       120832                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2620915                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      9173204                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1965687                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2620915                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     16380722                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2620915                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1965687                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      4586602                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2620915                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      9173204                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      4586602                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4586602                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     20967324                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1965687                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      4586602                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        6552289                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1965687                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       675865                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2641551                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1965687                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      6552289                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       675865                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       9193840                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2091568                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2091568                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1193984                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1193984                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        28732                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6537216                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6571104                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       919004                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    209190912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    210274788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4105990                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4105990    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4105990                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9780771315                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11651803000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     47645992                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       917504                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       917504                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     49481000                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       970844                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984540                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1955384                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11911498                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11968842                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       242711                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30780                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       273491                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    952729175                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     18346408                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     18346408                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    989421992                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     19412995                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     19686860                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     39099855                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    972142170                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     38033269                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     18346408                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1028521847                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       851968                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    139791084                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     75366400                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    216009452                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     79430700                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    135200768                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    214631468                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     34947771                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2355200                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     37329595                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     19857675                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4225024                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     24082699                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     17035951                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2795262278                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1507026406                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4319324635                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1588296142                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2703474327                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4291770469                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     17035951                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4383558420                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4210500734                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8611095105                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15872                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        19648                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        35520                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15872                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15872                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          248                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          307                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          555                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       317376                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       392881                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         710258                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       317376                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       317376                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       317376                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       392881                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        710258                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1500                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    133824512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         316608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          134176420                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       196416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       917504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     75366400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        76611392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2091008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2096515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3069                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        14336                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1177600                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1197053                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        29994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2675954715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       675865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6330893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2682991466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3927534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     18346408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1507026406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2620915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1531921264                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3927534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     18376402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4182981121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2620915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       675865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6330893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4214912731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3066.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     14366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3268477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4886.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000361750250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2058                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2058                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3767098                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1275082                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2096515                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1197053                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2096515                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1197053                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    192                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            130984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            131072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            131005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            131027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            131024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            131202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            131036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            131053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            131048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            131024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           130969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           130962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           130956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           131051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           130967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           130943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             74806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             74858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             74801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             74806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             74810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             74814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            74803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74804                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  68073084600                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10481615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            123101563350                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32472.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58722.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2758                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1955584                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1113981                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2096513                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1197053                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1848293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   74214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   73941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   73325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  86930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 199795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 190359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  89284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  16661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  10914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   6897                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       223823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.718125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   867.266729                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.599077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5259      2.35%      2.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5309      2.37%      4.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3288      1.47%      6.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3679      1.64%      7.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3558      1.59%      9.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3795      1.70%     11.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2930      1.31%     12.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3678      1.64%     14.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       192327     85.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       223823                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2058                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1018.129252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1020.289553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           901     43.78%     43.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.05%     43.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.10%     43.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.15%     44.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.10%     44.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          302     14.67%     58.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.19%     59.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.05%     59.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.05%     59.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.15%     59.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.05%     59.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          825     40.09%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            4      0.19%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            8      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2058                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     581.659864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    181.542091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    497.533046                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            825     40.09%     40.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            35      1.70%     41.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      0.58%     42.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           15      0.73%     43.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.15%     43.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           11      0.53%     43.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.15%     43.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.05%     43.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      0.19%     44.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.05%     44.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.10%     44.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.15%     44.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.10%     44.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.10%     44.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.05%     44.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.05%     44.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.05%     44.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           95      4.62%     49.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1038     50.44%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1344-1375            1      0.05%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1504-1535            1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1856-1887            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2058                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              134164672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                76611584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               134176420                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             76611392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2682.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1531.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2682.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1531.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50008567625                       # Total gap between requests
system.mem_ctrls.avgGap                      15183.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1500                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    133816128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       312704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       197568                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       917504                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     75365440                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 29993.997451260064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2675787068.112993717194                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 675864.742568393471                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6252828.652665885165                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3950569.392300365493                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 18346408.425013944507                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1507007210.182062149048                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2620915.489287706092                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           30                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2091008                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4947                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3069                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        14336                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1177600                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1937775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 122801465900                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     92209280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    205950395                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20033179995                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  12653553370                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 959701615030                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1729338590                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     64592.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58728.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    173979.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41631.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6527592.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    882641.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    814964.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    844403.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         110443317.749989                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         77087051.999994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3812736562.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1663630812                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478779947.099897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1017789748.612455                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     234307561.500009                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7394775001.462726                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        147.865908                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11814248745                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705430000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35492394505                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8936                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4468                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9622666.965085                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2549720.982606                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4468    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       144625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12323500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4468                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    217209115250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42994076000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1037808                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1037808                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1037808                       # number of overall hits
system.cpu.icache.overall_hits::total         1037808                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          248                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            248                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          248                       # number of overall misses
system.cpu.icache.overall_misses::total           248                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10765000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10765000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10765000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10765000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1038056                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1038056                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1038056                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1038056                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000239                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000239                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000239                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000239                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43407.258065                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43407.258065                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43407.258065                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43407.258065                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          248                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          248                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          248                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          248                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10379375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10379375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10379375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10379375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000239                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000239                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000239                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000239                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41852.318548                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41852.318548                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41852.318548                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41852.318548                       # average overall mshr miss latency
system.cpu.icache.replacements                     97                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1037808                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1037808                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          248                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           248                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10765000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10765000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1038056                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1038056                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000239                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000239                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43407.258065                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43407.258065                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          248                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          248                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10379375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10379375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000239                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000239                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41852.318548                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41852.318548                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           412.070597                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26274288                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                97                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          270868.948454                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   412.070597                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.804825                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.804825                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          418                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2076360                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2076360                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1288475                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1288475                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1288475                       # number of overall hits
system.cpu.dcache.overall_hits::total         1288475                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6591                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6591                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6591                       # number of overall misses
system.cpu.dcache.overall_misses::total          6591                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    475766500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    475766500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    475766500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    475766500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1295066                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1295066                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1295066                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1295066                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005089                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005089                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005089                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005089                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72184.266424                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72184.266424                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72184.266424                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72184.266424                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3069                       # number of writebacks
system.cpu.dcache.writebacks::total              3069                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1337                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1337                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1337                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1337                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5254                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5254                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5254                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5254                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44124                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44124                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    381476625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    381476625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    381476625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    381476625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     97537125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     97537125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004057                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004057                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004057                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004057                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72606.894747                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72606.894747                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72606.894747                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72606.894747                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.523185                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.523185                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5255                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       806611                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          806611                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3782                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3782                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    285994125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    285994125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       810393                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       810393                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75619.810947                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75619.810947                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3777                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3777                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4493                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4493                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    280012500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    280012500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     97537125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     97537125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004661                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004661                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74136.219222                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74136.219222                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21708.685733                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21708.685733                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       481864                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         481864                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2809                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2809                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    189772375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    189772375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       484673                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       484673                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005796                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005796                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67558.695265                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67558.695265                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1332                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1332                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1477                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1477                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39631                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39631                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101464125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101464125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003047                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003047                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68696.090047                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68696.090047                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              574400                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5255                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            109.305423                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          386                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5185519                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5185519                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260203191250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               260204941875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2433                       # Simulator instruction rate (inst/s)
host_mem_usage                               26310344                       # Number of bytes of host memory used
host_op_rate                                     2492                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                106853.17                       # Real time elapsed on the host
host_tick_rate                                 468042                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   259963524                       # Number of instructions simulated
sim_ops                                     266269679                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050012                       # Number of seconds simulated
sim_ticks                                 50011756875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.214519                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  213331                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               291378                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4467                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17223                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            252800                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              41436                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           50632                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9196                       # Number of indirect misses.
system.cpu.branchPred.lookups                  474691                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   85259                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5537                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2664159                       # Number of instructions committed
system.cpu.committedOps                       3007238                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.215701                       # CPI: cycles per instruction
system.cpu.discardedOps                         53836                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1392773                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            724982                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           337110                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7359968                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.237208                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4468                       # number of quiesce instructions executed
system.cpu.numCycles                         11231299                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4468                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1660786     55.23%     55.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13851      0.46%     55.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::MemRead                 807978     26.87%     82.55% # Class of committed instruction
system.cpu.op_class_0::MemWrite                524622     17.45%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3007238                       # Class of committed instruction
system.cpu.quiesceCycles                     68787512                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3871331                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          246                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5386                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10885                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2096061                       # Transaction distribution
system.membus.trans_dist::ReadResp            2100100                       # Transaction distribution
system.membus.trans_dist::WriteReq            1233615                       # Transaction distribution
system.membus.trans_dist::WriteResp           1233615                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3077                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2288                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1477                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1478                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            250                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3789                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14895                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        70278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       104048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6571104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6571104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6675750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        19712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35940                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       514304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        98940                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       668896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    210274788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    210274788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               210959684                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3337954                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000080                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008943                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3337687     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     267      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3337954                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8989733815                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            88662498                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1381859                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17689997                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           78708246                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12939623000                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1256000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2464768                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2464768                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4295073                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4295073                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          296                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        44982                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        70278                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       118904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        53248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       180344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13160448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     13246464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13519682                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          418                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26684                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        70686                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        98940                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1902044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2885084                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    210567168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    211943424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    215288928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        23073979252                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             46.1                       # Network utilization (%)
system.acctest.local_bus.numRequests         14916117                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          733                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18559157251                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11690913000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       819200                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       120832                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2620824                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      9172883                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1965618                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2620824                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     16380148                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2620824                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1965618                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      4586442                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2620824                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      9172883                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      4586442                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4586442                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     20966590                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1965618                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      4586442                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        6552059                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1965618                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       675841                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2641459                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1965618                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      6552059                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       675841                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       9193518                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2091568                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2091568                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1193984                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1193984                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        28732                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6537216                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6571104                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       919004                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    209190912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    210274788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4105990                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4105990    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4105990                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9780771315                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11651803000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     47649672                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       917504                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       917504                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     49484680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       970920                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984540                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1955460                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11912418                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11969762                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       242730                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30780                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       273510                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    952769408                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     18345766                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     18345766                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    989460941                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     19413835                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     19686171                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     39100006                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    972183243                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     38031937                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     18345766                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1028560947                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       851968                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    139810520                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     75366400                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    216028888                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     79441888                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    135200768                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    214642656                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     34952630                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2355200                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     37334454                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     19860472                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4225024                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     24085496                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     17035354                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2795553061                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1506973654                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4319562069                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1588464252                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2703379694                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4291843947                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     17035354                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4384017313                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4210353348                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8611406016                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16000                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        19712                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        35712                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16000                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16000                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          250                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          308                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          558                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       319925                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       394147                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         714072                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       319925                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       319925                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       319925                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       394147                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        714072                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1500                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    133824512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         317312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          134177124                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       196928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       917504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     75366400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        76611904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2091008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2096526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3077                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        14336                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1177600                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1197061                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        29993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2675861045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       675841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6344748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2682911627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3937634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     18345766                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1506973654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2620824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1531877878                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3937634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     18375759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4182834699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2620824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       675841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6344748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4214789505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     14366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3268477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000361750250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2058                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2058                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3767128                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1275082                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2096526                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1197061                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2096526                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1197061                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    192                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            130984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            131074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            131005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            131031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            131024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            131202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            131038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            131053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            131051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            131024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           130969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           130962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           130956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           131051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           130967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           130943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             74806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             74858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             74801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             74806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             74810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             74814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            74803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74804                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  68073156600                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10481670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            123101924100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32472.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58722.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2758                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1955591                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1113981                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2096524                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1197061                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1848293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   74214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   73941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   73325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  86931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 199796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 190360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  89285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  16661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  10914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   6897                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       223823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.718125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   867.266729                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.599077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5259      2.35%      2.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5309      2.37%      4.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3288      1.47%      6.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3679      1.64%      7.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3558      1.59%      9.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3795      1.70%     11.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2930      1.31%     12.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3678      1.64%     14.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       192327     85.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       223823                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2058                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1018.129252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1020.289553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           901     43.78%     43.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.05%     43.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.10%     43.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.15%     44.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.10%     44.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          302     14.67%     58.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.19%     59.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.05%     59.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.05%     59.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.15%     59.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.05%     59.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          825     40.09%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            4      0.19%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            8      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2058                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     581.659864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    181.542091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    497.533046                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            825     40.09%     40.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            35      1.70%     41.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      0.58%     42.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           15      0.73%     43.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.15%     43.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           11      0.53%     43.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.15%     43.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.05%     43.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      0.19%     44.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.05%     44.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.10%     44.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.15%     44.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.10%     44.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.10%     44.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.05%     44.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.05%     44.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.05%     44.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           95      4.62%     49.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1038     50.44%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1344-1375            1      0.05%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1504-1535            1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1856-1887            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2058                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              134165376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                76611584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               134177124                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             76611904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2682.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1531.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2682.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1531.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50011789375                       # Total gap between requests
system.mem_ctrls.avgGap                      15184.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1500                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    133816128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       313408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       197568                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       917504                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     75365440                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 29992.947533299390                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2675693404.142183303833                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 675841.084417012869                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6266686.467010863125                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3950431.105505928863                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 18345766.222394879907                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1506954458.496015310287                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2620823.746056411415                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           30                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2091008                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4958                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3077                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        14336                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1177600                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1937775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 122801465900                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     92209280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    206311145                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20033179995                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  12653553370                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 959701615030                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1729338590                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     64592.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58728.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    173979.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41611.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6510620.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    882641.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    814964.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    844403.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         110445291.449989                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         77087051.999994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3812756568.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1663630812                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478779947.099897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1017835091.437456                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     234308959.800009                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7394843722.537725                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        147.862107                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11814321870                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705430000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35494072005                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8936                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4468                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9622666.965085                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2549720.982606                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4468    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       144625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12323500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4468                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    217210865875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42994076000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1038206                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1038206                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1038206                       # number of overall hits
system.cpu.icache.overall_hits::total         1038206                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          250                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            250                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          250                       # number of overall misses
system.cpu.icache.overall_misses::total           250                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10850625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10850625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10850625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10850625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1038456                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1038456                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1038456                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1038456                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000241                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000241                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000241                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000241                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43402.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43402.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43402.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43402.500000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          250                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          250                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          250                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          250                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10462000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10462000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10462000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10462000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000241                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000241                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000241                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000241                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        41848                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        41848                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        41848                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        41848                       # average overall mshr miss latency
system.cpu.icache.replacements                     98                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1038206                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1038206                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          250                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           250                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10850625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10850625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1038456                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1038456                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000241                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000241                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43402.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43402.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          250                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          250                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10462000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10462000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000241                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000241                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        41848                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        41848                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           412.070839                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            70252381                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               517                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          135884.682785                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   412.070839                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.804826                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.804826                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2077162                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2077162                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1289073                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1289073                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1289073                       # number of overall hits
system.cpu.dcache.overall_hits::total         1289073                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6603                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6603                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6603                       # number of overall misses
system.cpu.dcache.overall_misses::total          6603                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    476546500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    476546500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    476546500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    476546500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1295676                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1295676                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1295676                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1295676                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005096                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005096                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005096                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005096                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72171.210056                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72171.210056                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72171.210056                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72171.210056                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3077                       # number of writebacks
system.cpu.dcache.writebacks::total              3077                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1337                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1337                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1337                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1337                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5266                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5266                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5266                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5266                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44124                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44124                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    382238625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    382238625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    382238625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    382238625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     97537125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     97537125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004064                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004064                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004064                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004064                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72586.142233                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72586.142233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72586.142233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72586.142233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.523185                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.523185                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5267                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       806940                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          806940                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3794                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3794                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    286774125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    286774125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       810734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       810734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004680                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004680                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75586.221666                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75586.221666                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3789                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3789                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4493                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4493                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    280774500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    280774500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     97537125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     97537125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004674                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004674                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74102.533650                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74102.533650                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21708.685733                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21708.685733                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       482133                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         482133                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2809                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2809                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    189772375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    189772375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       484942                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       484942                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005792                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005792                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67558.695265                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67558.695265                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1332                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1332                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1477                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1477                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39631                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39631                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101464125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101464125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003046                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003046                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68696.090047                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68696.090047                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1312724                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5779                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            227.154179                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          374                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5187971                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5187971                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260204941875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
