$comment
	File created using the following command:
		vcd file lab2_3.msim.vcd -direction
$end
$date
	Fri Sep 24 11:45:41 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module lab2_3_vlg_vec_tst $end
$var reg 2 ! sw10 [1:0] $end
$var reg 2 " sw32 [1:0] $end
$var reg 2 # sw54 [1:0] $end
$var reg 2 $ sw76 [1:0] $end
$var wire 1 % led [5] $end
$var wire 1 & led [4] $end
$var wire 1 ' led [3] $end
$var wire 1 ( led [2] $end
$var wire 1 ) led [1] $end
$var wire 1 * led [0] $end
$var wire 1 + led76 [1] $end
$var wire 1 , led76 [0] $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 led76[0]~output_o $end
$var wire 1 5 led76[1]~output_o $end
$var wire 1 6 led[0]~output_o $end
$var wire 1 7 led[1]~output_o $end
$var wire 1 8 led[2]~output_o $end
$var wire 1 9 led[3]~output_o $end
$var wire 1 : led[4]~output_o $end
$var wire 1 ; led[5]~output_o $end
$var wire 1 < sw76[1]~input_o $end
$var wire 1 = sw10[1]~input_o $end
$var wire 1 > led76~3_combout $end
$var wire 1 ? sw32[0]~input_o $end
$var wire 1 @ sw32[1]~input_o $end
$var wire 1 A sw54[0]~input_o $end
$var wire 1 B sw54[1]~input_o $end
$var wire 1 C led76~0_combout $end
$var wire 1 D led76~1_combout $end
$var wire 1 E sw76[0]~input_o $end
$var wire 1 F sw10[0]~input_o $end
$var wire 1 G led76~2_combout $end
$var wire 1 H led76~4_combout $end
$var wire 1 I led76~5_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b10 "
b11 #
b0 $
1*
1)
1(
1'
1&
1%
1,
1+
x-
0.
1/
x0
11
12
13
14
15
16
17
18
19
1:
1;
0<
0=
0>
0?
1@
1A
1B
1C
1D
0E
0F
0G
1H
1I
$end
#200000
b1 !
b0 "
b10 #
b1 $
1E
0A
0@
1F
0-
1G
0C
0H
04
0,
#400000
b11 !
b1 "
b0 $
0E
1?
1=
1-
1>
1H
14
1,
#600000
b0 #
b10 !
b1 #
b0 !
b1 $
1E
0F
0=
1A
0B
0-
0>
1C
0D
0I
05
0+
#800000
b0 "
b0 #
b0 $
0E
0A
0?
1-
0G
0C
0H
04
0,
#1000000
