{
   "creator": "Yosys 0.51 (git sha1 c4b5190229616f7ebf8197f43990b4429de3e420, g++ 14.2.1 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/omare/Documents/UWASIC/Template/digital/build/synthesis/runs/counter_synthesis/tmp/7608394ef71d43d784ed54eaa50ea55d.lib ",
   "modules": {
      "\\counter": {
         "num_wires":         18,
         "num_wire_bits":     39,
         "num_pub_wires":     5,
         "num_pub_wire_bits": 12,
         "num_ports":         5,
         "num_port_bits":     12,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         28,
         "num_cells_by_type": {
            "$_ANDNOT_": 4,
            "$_DFFE_PN0P_": 8,
            "$_NAND_": 4,
            "$_NOT_": 1,
            "$_OR_": 4,
            "$_XNOR_": 3,
            "$_XOR_": 4
         }
      }
   },
      "design": {
         "num_wires":         18,
         "num_wire_bits":     39,
         "num_pub_wires":     5,
         "num_pub_wire_bits": 12,
         "num_ports":         5,
         "num_port_bits":     12,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         28,
         "num_cells_by_type": {
            "$_ANDNOT_": 4,
            "$_DFFE_PN0P_": 8,
            "$_NAND_": 4,
            "$_NOT_": 1,
            "$_OR_": 4,
            "$_XNOR_": 3,
            "$_XOR_": 4
         }
      }
}

