Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Calculator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Calculator.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Calculator"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : Calculator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "HalfAdder.v" in library work
Compiling verilog file "FullAdder.v" in library work
Module <HalfAdder> compiled
Compiling verilog file "twobit_counter.v" in library work
Module <FullAdder> compiled
Compiling verilog file "four_to_one_mux.v" in library work
Module <twobit_counter> compiled
Compiling verilog file "FourBitAdder.v" in library work
Module <four_to_one_mux> compiled
Compiling verilog file "Division.v" in library work
Module <FourBitAdder> compiled
Compiling verilog file "delay_clock.v" in library work
Module <Division> compiled
Compiling verilog file "decoder_numberboxselector.v" in library work
Module <delay_clock> compiled
Compiling verilog file "binary_to_BCD.v" in library work
Module <decoder_numberboxselector> compiled
Compiling verilog file "BCD_sevensegment.v" in library work
Module <binary_to_BCD> compiled
Compiling verilog file "Calculator.v" in library work
Module <BCD_sevensegment> compiled
Module <Calculator> compiled
No errors in compilation
Analysis of file <"Calculator.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Calculator> in library <work>.

Analyzing hierarchy for module <binary_to_BCD> in library <work>.

Analyzing hierarchy for module <four_to_one_mux> in library <work>.

Analyzing hierarchy for module <delay_clock> in library <work>.

Analyzing hierarchy for module <twobit_counter> in library <work>.

Analyzing hierarchy for module <decoder_numberboxselector> in library <work>.

Analyzing hierarchy for module <BCD_sevensegment> in library <work>.

Analyzing hierarchy for module <Division> in library <work>.

Analyzing hierarchy for module <FourBitAdder> in library <work>.

Analyzing hierarchy for module <HalfAdder> in library <work>.

Analyzing hierarchy for module <FullAdder> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Calculator>.
Module <Calculator> is correct for synthesis.
 
Analyzing module <binary_to_BCD> in library <work>.
Module <binary_to_BCD> is correct for synthesis.
 
Analyzing module <four_to_one_mux> in library <work>.
Module <four_to_one_mux> is correct for synthesis.
 
Analyzing module <delay_clock> in library <work>.
Module <delay_clock> is correct for synthesis.
 
Analyzing module <twobit_counter> in library <work>.
Module <twobit_counter> is correct for synthesis.
 
Analyzing module <decoder_numberboxselector> in library <work>.
Module <decoder_numberboxselector> is correct for synthesis.
 
Analyzing module <BCD_sevensegment> in library <work>.
Module <BCD_sevensegment> is correct for synthesis.
 
Analyzing module <Division> in library <work>.
Module <Division> is correct for synthesis.
 
Analyzing module <FourBitAdder> in library <work>.
Module <FourBitAdder> is correct for synthesis.
 
Analyzing module <HalfAdder> in library <work>.
Module <HalfAdder> is correct for synthesis.
 
Analyzing module <FullAdder> in library <work>.
Module <FullAdder> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <Division> has a constant value of 100 during circuit operation. The register is replaced by logic.

Synthesizing Unit <binary_to_BCD>.
    Related source file is "binary_to_BCD.v".
WARNING:Xst:646 - Signal <shift> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit adder for signal <$add0000> created at line 72.
    Found 4-bit adder for signal <$add0001> created at line 72.
    Found 4-bit adder for signal <$add0002> created at line 72.
    Found 4-bit adder for signal <$add0003> created at line 72.
    Found 4-bit adder for signal <$add0004> created at line 78.
    Found 4-bit adder for signal <$add0005> created at line 72.
    Found 4-bit adder for signal <$add0006> created at line 78.
    Found 4-bit comparator greatequal for signal <shift$cmp_ge0000> created at line 70.
    Found 4-bit comparator greatequal for signal <shift$cmp_ge0001> created at line 70.
    Found 4-bit comparator greatequal for signal <shift$cmp_ge0002> created at line 70.
    Found 4-bit comparator greatequal for signal <shift$cmp_ge0003> created at line 76.
    Found 4-bit comparator greatequal for signal <shift$cmp_ge0004> created at line 70.
    Found 4-bit comparator greatequal for signal <shift$cmp_ge0005> created at line 76.
    Found 4-bit comparator greatequal for signal <shift$cmp_ge0006> created at line 70.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <binary_to_BCD> synthesized.


Synthesizing Unit <four_to_one_mux>.
    Related source file is "four_to_one_mux.v".
    Found 4-bit 4-to-1 multiplexer for signal <out>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <four_to_one_mux> synthesized.


Synthesizing Unit <delay_clock>.
    Related source file is "delay_clock.v".
    Found 1-bit register for signal <clk_out>.
    Found 18-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <delay_clock> synthesized.


Synthesizing Unit <twobit_counter>.
    Related source file is "twobit_counter.v".
    Found 2-bit up counter for signal <temp>.
    Summary:
	inferred   1 Counter(s).
Unit <twobit_counter> synthesized.


Synthesizing Unit <decoder_numberboxselector>.
    Related source file is "decoder_numberboxselector.v".
    Found 4x4-bit ROM for signal <numberbox>.
    Summary:
	inferred   1 ROM(s).
Unit <decoder_numberboxselector> synthesized.


Synthesizing Unit <BCD_sevensegment>.
    Related source file is "BCD_sevensegment.v".
    Found 16x7-bit ROM for signal <numtobedisplay>.
    Summary:
	inferred   1 ROM(s).
Unit <BCD_sevensegment> synthesized.


Synthesizing Unit <Division>.
    Related source file is "Division.v".
WARNING:Xst:646 - Signal <b1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <a1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <A> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <Quotient>.
    Found 8-bit register for signal <Reminder>.
    Found 4-bit adder for signal <old_A_10$addsub0000> created at line 53.
    Found 4-bit adder for signal <old_A_13$addsub0000> created at line 53.
    Found 4-bit adder for signal <old_A_4$addsub0000> created at line 53.
    Found 4-bit adder for signal <old_A_7$addsub0000> created at line 53.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
Unit <Division> synthesized.


Synthesizing Unit <HalfAdder>.
    Related source file is "HalfAdder.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit xor2 for signal <s>.
Unit <HalfAdder> synthesized.


Synthesizing Unit <FullAdder>.
    Related source file is "FullAdder.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit xor2 for signal <s>.
    Found 1-bit xor2 for signal <cout$xor0000> created at line 33.
Unit <FullAdder> synthesized.


Synthesizing Unit <FourBitAdder>.
    Related source file is "FourBitAdder.v".
Unit <FourBitAdder> synthesized.


Synthesizing Unit <Calculator>.
    Related source file is "Calculator.v".
WARNING:Xst:646 - Signal <cout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addition> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Reminder> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4x4-bit multiplier for signal <multiplication>.
    Found 6-bit subtractor for signal <substraction$sub0000> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <Calculator> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 16
 4-bit adder                                           : 11
 4-bit subtractor                                      : 4
 6-bit subtractor                                      : 1
# Counters                                             : 2
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 3
 1-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 7
 4-bit comparator greatequal                           : 7
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <Quotient_4> in Unit <b7> is equivalent to the following 3 FFs/Latches, which will be removed : <Quotient_5> <Quotient_6> <Quotient_7> 

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 16
 3-bit adder                                           : 3
 4-bit adder                                           : 8
 4-bit subtractor                                      : 4
 6-bit subtractor                                      : 1
# Counters                                             : 2
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 17
 Flip-Flops                                            : 17
# Comparators                                          : 7
 4-bit comparator greatequal                           : 7
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <Reminder_4> has a constant value of 0 in block <Division>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reminder_5> has a constant value of 0 in block <Division>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reminder_6> has a constant value of 0 in block <Division>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reminder_7> has a constant value of 0 in block <Division>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Quotient_4> in Unit <Division> is equivalent to the following 3 FFs/Latches, which will be removed : <Quotient_5> <Quotient_6> <Quotient_7> 

Optimizing unit <Calculator> ...

Optimizing unit <binary_to_BCD> ...

Optimizing unit <Division> ...
WARNING:Xst:2677 - Node <b7/Reminder_3> of sequential type is unconnected in block <Calculator>.
WARNING:Xst:2677 - Node <b7/Reminder_2> of sequential type is unconnected in block <Calculator>.
WARNING:Xst:2677 - Node <b7/Reminder_1> of sequential type is unconnected in block <Calculator>.
WARNING:Xst:2677 - Node <b7/Reminder_0> of sequential type is unconnected in block <Calculator>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Calculator, actual ratio is 11.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Calculator.ngr
Top Level Output File Name         : Calculator
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 204
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 17
#      LUT2                        : 11
#      LUT3                        : 26
#      LUT4                        : 87
#      MUXCY                       : 22
#      MUXF5                       : 18
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 26
#      FD                          : 1
#      FDE                         : 1
#      FDR                         : 19
#      FDS                         : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 10
#      OBUF                        : 22
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       80  out of    960     8%  
 Number of Slice Flip Flops:             26  out of   1920     1%  
 Number of 4 input LUTs:                143  out of   1920     7%  
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of     83    39%  
 Number of MULT18X18SIOs:                 1  out of      4    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 24    |
b3/clk_out                         | NONE(b4/temp_1)        | 2     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.222ns (Maximum Frequency: 236.843MHz)
   Minimum input arrival time before clock: 14.148ns
   Maximum output required time after clock: 16.942ns
   Maximum combinational path delay: 21.604ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.222ns (frequency: 236.843MHz)
  Total number of paths / destination ports: 514 / 38
-------------------------------------------------------------------------
Delay:               4.222ns (Levels of Logic = 6)
  Source:            b3/count_4 (FF)
  Destination:       b3/count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: b3/count_4 to b3/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  b3/count_4 (b3/count_4)
     LUT2:I0->O            1   0.612   0.000  b3/clk_out_cmp_eq0000_wg_lut<0> (b3/clk_out_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  b3/clk_out_cmp_eq0000_wg_cy<0> (b3/clk_out_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  b3/clk_out_cmp_eq0000_wg_cy<1> (b3/clk_out_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  b3/clk_out_cmp_eq0000_wg_cy<2> (b3/clk_out_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  b3/clk_out_cmp_eq0000_wg_cy<3> (b3/clk_out_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O          19   0.289   0.922  b3/clk_out_cmp_eq0000_wg_cy<4> (b3/clk_out_cmp_eq0000)
     FDR:R                     0.795          b3/count_0
    ----------------------------------------
    Total                      4.222ns (2.768ns logic, 1.454ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'b3/clk_out'
  Clock period: 2.363ns (frequency: 423.218MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.363ns (Levels of Logic = 1)
  Source:            b4/temp_1 (FF)
  Destination:       b4/temp_1 (FF)
  Source Clock:      b3/clk_out rising
  Destination Clock: b3/clk_out rising

  Data Path: b4/temp_1 to b4/temp_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.514   0.969  b4/temp_1 (b4/temp_1)
     LUT2:I0->O            1   0.612   0.000  b4/Mcount_temp_xor<1>11 (Result<1>1)
     FD:D                      0.268          b4/temp_1
    ----------------------------------------
    Total                      2.363ns (1.394ns logic, 0.969ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1052 / 9
-------------------------------------------------------------------------
Offset:              14.148ns (Levels of Logic = 13)
  Source:            sw<0> (PAD)
  Destination:       b7/Quotient_0 (FF)
  Destination Clock: clk rising

  Data Path: sw<0> to b7/Quotient_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.106   1.089  sw_0_IBUF (sw_0_IBUF)
     LUT3:I0->O            2   0.612   0.410  b7/Msub__old_A_3_cy<1>11 (b7/Msub__old_A_3_cy<1>)
     LUT3:I2->O            2   0.612   0.410  b7/Msub__old_A_3_xor<3>11 (b7/_old_A_3<3>)
     LUT3:I2->O            4   0.612   0.529  b7/_old_A_4<0>1 (b7/_old_A_4<0>)
     LUT4:I2->O            3   0.612   0.481  b7/Msub__old_A_6_cy<1>11 (b7/Msub__old_A_6_cy<1>)
     LUT4:I2->O            4   0.612   0.529  b7/Msub__old_A_6_xor<3>11 (b7/_old_A_6<3>)
     LUT3:I2->O            2   0.612   0.410  b7/_old_A_7<0>1 (b7/_old_A_7<0>)
     LUT4:I2->O            3   0.612   0.481  b7/Msub__old_A_9_cy<1>11 (b7/Msub__old_A_9_cy<1>)
     LUT4:I2->O            4   0.612   0.651  b7/Msub__old_A_9_xor<3>11 (b7/_old_A_9<3>)
     LUT4:I0->O            1   0.612   0.000  b7/Msub__old_A_12_cy<1>111 (b7/Msub__old_A_12_cy<1>11)
     MUXF5:I1->O           1   0.278   0.387  b7/Msub__old_A_12_cy<1>11_f5 (b7/Msub__old_A_12_cy<1>)
     LUT4:I2->O            1   0.612   0.387  b7/Quotient_mux00001_SW0 (N42)
     LUT4:I2->O            1   0.612   0.000  b7/Quotient_mux00001 (b7/Quotient_mux0000)
     FDS:D                     0.268          b7/Quotient_0
    ----------------------------------------
    Total                     14.148ns (8.384ns logic, 5.764ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'b3/clk_out'
  Total number of paths / destination ports: 132 / 10
-------------------------------------------------------------------------
Offset:              9.252ns (Levels of Logic = 5)
  Source:            b4/temp_1 (FF)
  Destination:       segment<3> (PAD)
  Source Clock:      b3/clk_out rising

  Data Path: b4/temp_1 to segment<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.514   0.969  b4/temp_1 (b4/temp_1)
     LUT2:I0->O            2   0.612   0.532  b2/Mmux_out8172 (b2/Mmux_out4129)
     LUT4:I0->O            1   0.612   0.509  b2/Mmux_out8187_SW0 (N54)
     LUT4:I0->O            7   0.612   0.754  b2/Mmux_out8187 (mux_out<3>)
     LUT4:I0->O            1   0.612   0.357  b6/Mrom_numtobedisplay111 (segment_1_OBUF)
     OBUF:I->O                 3.169          segment_1_OBUF (segment<1>)
    ----------------------------------------
    Total                      9.252ns (6.131ns logic, 3.121ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8964 / 15
-------------------------------------------------------------------------
Offset:              16.942ns (Levels of Logic = 13)
  Source:            b7/Quotient_4 (FF)
  Destination:       segment<6> (PAD)
  Source Clock:      clk rising

  Data Path: b7/Quotient_4 to segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              3   0.514   0.520  b7/Quotient_4 (b7/Quotient_4)
     LUT3:I1->O            3   0.612   0.520  led<5>_SW1 (N12)
     LUT4:I1->O           17   0.612   0.962  led<5> (led_5_OBUF)
     LUT4:I1->O            1   0.612   0.000  b1/shift_cmp_ge0002_F (N70)
     MUXF5:I0->O           2   0.278   0.532  b1/shift_cmp_ge0002 (b1/shift_cmp_ge0002)
     LUT4:I0->O           10   0.612   0.780  b1/shift_mux002511 (b1/N0)
     LUT3:I2->O            1   0.612   0.000  b1/shift_mux00161 (b1/shift_mux0016)
     MUXF5:I1->O          10   0.278   0.753  b1/shift_mux0016_f5 (b1/Madd__add0006_cy<0>)
     LUT4:I3->O            1   0.612   0.509  b2/Mmux_out6166 (b2/Mmux_out6166)
     LUT4:I0->O            1   0.612   0.509  b2/Mmux_out6195 (b2/Mmux_out6195)
     LUT4:I0->O            1   0.612   0.387  b2/Mmux_out6237_SW0 (N60)
     LUT4:I2->O            7   0.612   0.754  b2/Mmux_out6237 (mux_out<2>)
     LUT4:I0->O            1   0.612   0.357  b6/Mrom_numtobedisplay61 (segment_6_OBUF)
     OBUF:I->O                 3.169          segment_6_OBUF (segment<6>)
    ----------------------------------------
    Total                     16.942ns (10.359ns logic, 6.583ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 225882 / 15
-------------------------------------------------------------------------
Delay:               21.604ns (Levels of Logic = 15)
  Source:            sw<1> (PAD)
  Destination:       segment<6> (PAD)

  Data Path: sw<1> to segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.106   0.937  sw_1_IBUF (sw_1_IBUF)
     MULT18X18SIO:B1->P3    1   3.251   0.387  Mmult_multiplication (multiplication<3>)
     LUT3:I2->O            3   0.612   0.481  led<3>7 (led<3>7)
     LUT3:I2->O           15   0.612   1.016  led<3>32 (led_3_OBUF)
     LUT4:I0->O            1   0.612   0.000  b1/shift_cmp_ge0002_F (N70)
     MUXF5:I0->O           2   0.278   0.532  b1/shift_cmp_ge0002 (b1/shift_cmp_ge0002)
     LUT4:I0->O           10   0.612   0.780  b1/shift_mux002511 (b1/N0)
     LUT3:I2->O            1   0.612   0.000  b1/shift_mux00161 (b1/shift_mux0016)
     MUXF5:I1->O          10   0.278   0.753  b1/shift_mux0016_f5 (b1/Madd__add0006_cy<0>)
     LUT4:I3->O            1   0.612   0.509  b2/Mmux_out6166 (b2/Mmux_out6166)
     LUT4:I0->O            1   0.612   0.509  b2/Mmux_out6195 (b2/Mmux_out6195)
     LUT4:I0->O            1   0.612   0.387  b2/Mmux_out6237_SW0 (N60)
     LUT4:I2->O            7   0.612   0.754  b2/Mmux_out6237 (mux_out<2>)
     LUT4:I0->O            1   0.612   0.357  b6/Mrom_numtobedisplay61 (segment_6_OBUF)
     OBUF:I->O                 3.169          segment_6_OBUF (segment<6>)
    ----------------------------------------
    Total                     21.604ns (14.202ns logic, 7.402ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.77 secs
 
--> 

Total memory usage is 4513660 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    4 (   0 filtered)

