<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source to the Rust file `crates/core_arch/src/x86_64/xsave.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>xsave.rs.html -- source</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css"><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script src="../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="shortcut icon" href="../../../favicon.ico"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../../core_arch/index.html'><div class='logo-container'><img src='../../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../../theme.js"></script><nav class="sub"><form class="search-form js-only"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><a id="settings-menu" href="../../../settings.html"><img src="../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
</pre><div class="example-wrap"><pre class="rust ">
<span class="doccomment">//! `x86_64`&#39;s `xsave` and `xsaveopt` target feature intrinsics</span>

<span class="attribute">#![<span class="ident">allow</span>(<span class="ident">clippy</span>::<span class="ident">module_name_repetitions</span>)]</span>

<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">test</span>)]</span>
<span class="kw">use</span> <span class="ident">stdarch_test</span>::<span class="ident">assert_instr</span>;

<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">improper_ctypes</span>)]</span>
<span class="kw">extern</span> <span class="string">&quot;C&quot;</span> {
    <span class="attribute">#[<span class="ident">link_name</span> <span class="op">=</span> <span class="string">&quot;llvm.x86.xsave64&quot;</span>]</span>
    <span class="kw">fn</span> <span class="ident">xsave64</span>(<span class="ident">p</span>: <span class="kw-2">*</span><span class="kw-2">mut</span> <span class="ident">u8</span>, <span class="ident">hi</span>: <span class="ident">u32</span>, <span class="ident">lo</span>: <span class="ident">u32</span>) <span class="op">-&gt;</span> ();
    <span class="attribute">#[<span class="ident">link_name</span> <span class="op">=</span> <span class="string">&quot;llvm.x86.xrstor64&quot;</span>]</span>
    <span class="kw">fn</span> <span class="ident">xrstor64</span>(<span class="ident">p</span>: <span class="kw-2">*</span><span class="kw">const</span> <span class="ident">u8</span>, <span class="ident">hi</span>: <span class="ident">u32</span>, <span class="ident">lo</span>: <span class="ident">u32</span>) <span class="op">-&gt;</span> ();
    <span class="attribute">#[<span class="ident">link_name</span> <span class="op">=</span> <span class="string">&quot;llvm.x86.xsaveopt64&quot;</span>]</span>
    <span class="kw">fn</span> <span class="ident">xsaveopt64</span>(<span class="ident">p</span>: <span class="kw-2">*</span><span class="kw-2">mut</span> <span class="ident">u8</span>, <span class="ident">hi</span>: <span class="ident">u32</span>, <span class="ident">lo</span>: <span class="ident">u32</span>) <span class="op">-&gt;</span> ();
    <span class="attribute">#[<span class="ident">link_name</span> <span class="op">=</span> <span class="string">&quot;llvm.x86.xsavec64&quot;</span>]</span>
    <span class="kw">fn</span> <span class="ident">xsavec64</span>(<span class="ident">p</span>: <span class="kw-2">*</span><span class="kw-2">mut</span> <span class="ident">u8</span>, <span class="ident">hi</span>: <span class="ident">u32</span>, <span class="ident">lo</span>: <span class="ident">u32</span>) <span class="op">-&gt;</span> ();
    <span class="attribute">#[<span class="ident">link_name</span> <span class="op">=</span> <span class="string">&quot;llvm.x86.xsaves64&quot;</span>]</span>
    <span class="kw">fn</span> <span class="ident">xsaves64</span>(<span class="ident">p</span>: <span class="kw-2">*</span><span class="kw-2">mut</span> <span class="ident">u8</span>, <span class="ident">hi</span>: <span class="ident">u32</span>, <span class="ident">lo</span>: <span class="ident">u32</span>) <span class="op">-&gt;</span> ();
    <span class="attribute">#[<span class="ident">link_name</span> <span class="op">=</span> <span class="string">&quot;llvm.x86.xrstors64&quot;</span>]</span>
    <span class="kw">fn</span> <span class="ident">xrstors64</span>(<span class="ident">p</span>: <span class="kw-2">*</span><span class="kw">const</span> <span class="ident">u8</span>, <span class="ident">hi</span>: <span class="ident">u32</span>, <span class="ident">lo</span>: <span class="ident">u32</span>) <span class="op">-&gt;</span> ();
}

<span class="doccomment">/// Performs a full or partial save of the enabled processor states to memory at</span>
<span class="doccomment">/// `mem_addr`.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// State is saved based on bits `[62:0]` in `save_mask` and XCR0.</span>
<span class="doccomment">/// `mem_addr` must be aligned on a 64-byte boundary.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// The format of the XSAVE area is detailed in Section 13.4, “XSAVE Area,” of</span>
<span class="doccomment">/// Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// [Intel&#39;s documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xsave64)</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="attribute">#[<span class="ident">target_feature</span>(<span class="ident">enable</span> <span class="op">=</span> <span class="string">&quot;xsave&quot;</span>)]</span>
<span class="attribute">#[<span class="ident">cfg_attr</span>(<span class="ident">test</span>, <span class="ident">assert_instr</span>(<span class="ident">xsave64</span>))]</span>
<span class="attribute">#[<span class="ident">stable</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;simd_x86&quot;</span>, <span class="ident">since</span> <span class="op">=</span> <span class="string">&quot;1.27.0&quot;</span>)]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">_xsave64</span>(<span class="ident">mem_addr</span>: <span class="kw-2">*</span><span class="kw-2">mut</span> <span class="ident">u8</span>, <span class="ident">save_mask</span>: <span class="ident">u64</span>) {
    <span class="ident">xsave64</span>(<span class="ident">mem_addr</span>, (<span class="ident">save_mask</span> <span class="op">&gt;&gt;</span> <span class="number">32</span>) <span class="kw">as</span> <span class="ident">u32</span>, <span class="ident">save_mask</span> <span class="kw">as</span> <span class="ident">u32</span>);
}

<span class="doccomment">/// Performs a full or partial restore of the enabled processor states using</span>
<span class="doccomment">/// the state information stored in memory at `mem_addr`.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// State is restored based on bits `[62:0]` in `rs_mask`, `XCR0`, and</span>
<span class="doccomment">/// `mem_addr.HEADER.XSTATE_BV`. `mem_addr` must be aligned on a 64-byte</span>
<span class="doccomment">/// boundary.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// [Intel&#39;s documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xrstor64)</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="attribute">#[<span class="ident">target_feature</span>(<span class="ident">enable</span> <span class="op">=</span> <span class="string">&quot;xsave&quot;</span>)]</span>
<span class="attribute">#[<span class="ident">cfg_attr</span>(<span class="ident">test</span>, <span class="ident">assert_instr</span>(<span class="ident">xrstor64</span>))]</span>
<span class="attribute">#[<span class="ident">stable</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;simd_x86&quot;</span>, <span class="ident">since</span> <span class="op">=</span> <span class="string">&quot;1.27.0&quot;</span>)]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">_xrstor64</span>(<span class="ident">mem_addr</span>: <span class="kw-2">*</span><span class="kw">const</span> <span class="ident">u8</span>, <span class="ident">rs_mask</span>: <span class="ident">u64</span>) {
    <span class="ident">xrstor64</span>(<span class="ident">mem_addr</span>, (<span class="ident">rs_mask</span> <span class="op">&gt;&gt;</span> <span class="number">32</span>) <span class="kw">as</span> <span class="ident">u32</span>, <span class="ident">rs_mask</span> <span class="kw">as</span> <span class="ident">u32</span>);
}

<span class="doccomment">/// Performs a full or partial save of the enabled processor states to memory at</span>
<span class="doccomment">/// `mem_addr`.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// State is saved based on bits `[62:0]` in `save_mask` and `XCR0`.</span>
<span class="doccomment">/// `mem_addr` must be aligned on a 64-byte boundary. The hardware may optimize</span>
<span class="doccomment">/// the manner in which data is saved. The performance of this instruction will</span>
<span class="doccomment">/// be equal to or better than using the `XSAVE64` instruction.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// [Intel&#39;s documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xsaveopt64)</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="attribute">#[<span class="ident">target_feature</span>(<span class="ident">enable</span> <span class="op">=</span> <span class="string">&quot;xsave,xsaveopt&quot;</span>)]</span>
<span class="attribute">#[<span class="ident">cfg_attr</span>(<span class="ident">test</span>, <span class="ident">assert_instr</span>(<span class="ident">xsaveopt64</span>))]</span>
<span class="attribute">#[<span class="ident">stable</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;simd_x86&quot;</span>, <span class="ident">since</span> <span class="op">=</span> <span class="string">&quot;1.27.0&quot;</span>)]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">_xsaveopt64</span>(<span class="ident">mem_addr</span>: <span class="kw-2">*</span><span class="kw-2">mut</span> <span class="ident">u8</span>, <span class="ident">save_mask</span>: <span class="ident">u64</span>) {
    <span class="ident">xsaveopt64</span>(<span class="ident">mem_addr</span>, (<span class="ident">save_mask</span> <span class="op">&gt;&gt;</span> <span class="number">32</span>) <span class="kw">as</span> <span class="ident">u32</span>, <span class="ident">save_mask</span> <span class="kw">as</span> <span class="ident">u32</span>);
}

<span class="doccomment">/// Performs a full or partial save of the enabled processor states to memory</span>
<span class="doccomment">/// at `mem_addr`.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// `xsavec` differs from `xsave` in that it uses compaction and that it may</span>
<span class="doccomment">/// use init optimization. State is saved based on bits `[62:0]` in `save_mask`</span>
<span class="doccomment">/// and `XCR0`. `mem_addr` must be aligned on a 64-byte boundary.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// [Intel&#39;s documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xsavec64)</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="attribute">#[<span class="ident">target_feature</span>(<span class="ident">enable</span> <span class="op">=</span> <span class="string">&quot;xsave,xsavec&quot;</span>)]</span>
<span class="attribute">#[<span class="ident">cfg_attr</span>(<span class="ident">test</span>, <span class="ident">assert_instr</span>(<span class="ident">xsavec64</span>))]</span>
<span class="attribute">#[<span class="ident">stable</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;simd_x86&quot;</span>, <span class="ident">since</span> <span class="op">=</span> <span class="string">&quot;1.27.0&quot;</span>)]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">_xsavec64</span>(<span class="ident">mem_addr</span>: <span class="kw-2">*</span><span class="kw-2">mut</span> <span class="ident">u8</span>, <span class="ident">save_mask</span>: <span class="ident">u64</span>) {
    <span class="ident">xsavec64</span>(<span class="ident">mem_addr</span>, (<span class="ident">save_mask</span> <span class="op">&gt;&gt;</span> <span class="number">32</span>) <span class="kw">as</span> <span class="ident">u32</span>, <span class="ident">save_mask</span> <span class="kw">as</span> <span class="ident">u32</span>);
}

<span class="doccomment">/// Performs a full or partial save of the enabled processor states to memory at</span>
<span class="doccomment">/// `mem_addr`</span>
<span class="doccomment">///</span>
<span class="doccomment">/// `xsaves` differs from xsave in that it can save state components</span>
<span class="doccomment">/// corresponding to bits set in `IA32_XSS` `MSR` and that it may use the</span>
<span class="doccomment">/// modified optimization. State is saved based on bits `[62:0]` in `save_mask`</span>
<span class="doccomment">/// and `XCR0`. `mem_addr` must be aligned on a 64-byte boundary.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// [Intel&#39;s documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xsaves64)</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="attribute">#[<span class="ident">target_feature</span>(<span class="ident">enable</span> <span class="op">=</span> <span class="string">&quot;xsave,xsaves&quot;</span>)]</span>
<span class="attribute">#[<span class="ident">cfg_attr</span>(<span class="ident">test</span>, <span class="ident">assert_instr</span>(<span class="ident">xsaves64</span>))]</span>
<span class="attribute">#[<span class="ident">stable</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;simd_x86&quot;</span>, <span class="ident">since</span> <span class="op">=</span> <span class="string">&quot;1.27.0&quot;</span>)]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">_xsaves64</span>(<span class="ident">mem_addr</span>: <span class="kw-2">*</span><span class="kw-2">mut</span> <span class="ident">u8</span>, <span class="ident">save_mask</span>: <span class="ident">u64</span>) {
    <span class="ident">xsaves64</span>(<span class="ident">mem_addr</span>, (<span class="ident">save_mask</span> <span class="op">&gt;&gt;</span> <span class="number">32</span>) <span class="kw">as</span> <span class="ident">u32</span>, <span class="ident">save_mask</span> <span class="kw">as</span> <span class="ident">u32</span>);
}

<span class="doccomment">/// Performs a full or partial restore of the enabled processor states using the</span>
<span class="doccomment">/// state information stored in memory at `mem_addr`.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// `xrstors` differs from `xrstor` in that it can restore state components</span>
<span class="doccomment">/// corresponding to bits set in the `IA32_XSS` `MSR`; `xrstors` cannot restore</span>
<span class="doccomment">/// from an `xsave` area in which the extended region is in the standard form.</span>
<span class="doccomment">/// State is restored based on bits `[62:0]` in `rs_mask`, `XCR0`, and</span>
<span class="doccomment">/// `mem_addr.HEADER.XSTATE_BV`. `mem_addr` must be aligned on a 64-byte</span>
<span class="doccomment">/// boundary.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// [Intel&#39;s documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xrstors64)</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="attribute">#[<span class="ident">target_feature</span>(<span class="ident">enable</span> <span class="op">=</span> <span class="string">&quot;xsave,xsaves&quot;</span>)]</span>
<span class="attribute">#[<span class="ident">cfg_attr</span>(<span class="ident">test</span>, <span class="ident">assert_instr</span>(<span class="ident">xrstors64</span>))]</span>
<span class="attribute">#[<span class="ident">stable</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;simd_x86&quot;</span>, <span class="ident">since</span> <span class="op">=</span> <span class="string">&quot;1.27.0&quot;</span>)]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">_xrstors64</span>(<span class="ident">mem_addr</span>: <span class="kw-2">*</span><span class="kw">const</span> <span class="ident">u8</span>, <span class="ident">rs_mask</span>: <span class="ident">u64</span>) {
    <span class="ident">xrstors64</span>(<span class="ident">mem_addr</span>, (<span class="ident">rs_mask</span> <span class="op">&gt;&gt;</span> <span class="number">32</span>) <span class="kw">as</span> <span class="ident">u32</span>, <span class="ident">rs_mask</span> <span class="kw">as</span> <span class="ident">u32</span>);
}

<span class="comment">// FIXME: https://github.com/rust-lang/stdarch/issues/209</span>
<span class="comment">// All these tests fail with Intel SDE.</span>
<span class="comment">/*
#[cfg(test)]
mod tests {
    use crate::core_arch::x86::x86_64::xsave;
    use stdarch_test::simd_test;
    use std::fmt;

    // FIXME: https://github.com/rust-lang/stdarch/issues/209
    #[repr(align(64))]
    struct XsaveArea {
        // max size for 256-bit registers is 800 bytes:
        // see https://software.intel.com/en-us/node/682996
        // max size for 512-bit registers is 2560 bytes:
        // FIXME: add source
        data: [u8; 2560],
    }

    impl XsaveArea {
        fn new() -&gt; XsaveArea {
            XsaveArea { data: [0; 2560] }
        }
        fn ptr(&amp;mut self) -&gt; *mut u8 {
            &amp;mut self.data[0] as *mut _ as *mut u8
        }
    }

    impl PartialEq&lt;XsaveArea&gt; for XsaveArea {
        fn eq(&amp;self, other: &amp;XsaveArea) -&gt; bool {
            for i in 0..self.data.len() {
                if self.data[i] != other.data[i] {
                    return false;
                }
            }
            true
        }
    }

    impl fmt::Debug for XsaveArea {
        fn fmt(&amp;self, f: &amp;mut fmt::Formatter) -&gt; fmt::Result {
            write!(f, &quot;[&quot;)?;
            for i in 0..self.data.len() {
                write!(f, &quot;{}&quot;, self.data[i])?;
                if i != self.data.len() - 1 {
                    write!(f, &quot;, &quot;)?;
                }
            }
            write!(f, &quot;]&quot;)
        }
    }

    #[simd_test(enable = &quot;xsave&quot;)]
    unsafe fn xsave64() {
        let m = 0xFFFFFFFFFFFFFFFF_u64; //&lt; all registers
        let mut a = XsaveArea::new();
        let mut b = XsaveArea::new();

        xsave::_xsave64(a.ptr(), m);
        xsave::_xrstor64(a.ptr(), m);
        xsave::_xsave64(b.ptr(), m);
        assert_eq!(a, b);
    }

    #[simd_test(enable = &quot;xsave,xsaveopt&quot;)]
    unsafe fn xsaveopt64() {
        let m = 0xFFFFFFFFFFFFFFFF_u64; //&lt; all registers
        let mut a = XsaveArea::new();
        let mut b = XsaveArea::new();

        xsave::_xsaveopt64(a.ptr(), m);
        xsave::_xrstor64(a.ptr(), m);
        xsave::_xsaveopt64(b.ptr(), m);
        assert_eq!(a, b);
    }

    #[simd_test(enable = &quot;xsave,xsavec&quot;)]
    unsafe fn xsavec64() {
        let m = 0xFFFFFFFFFFFFFFFF_u64; //&lt; all registers
        let mut a = XsaveArea::new();
        let mut b = XsaveArea::new();

        xsave::_xsavec64(a.ptr(), m);
        xsave::_xrstor64(a.ptr(), m);
        xsave::_xsavec64(b.ptr(), m);
        assert_eq!(a, b);
    }

    #[simd_test(enable = &quot;xsave,xsaves&quot;)]
    unsafe fn xsaves64() {
        let m = 0xFFFFFFFFFFFFFFFF_u64; //&lt; all registers
        let mut a = XsaveArea::new();
        let mut b = XsaveArea::new();

        xsave::_xsaves64(a.ptr(), m);
        xsave::_xrstors64(a.ptr(), m);
        xsave::_xsaves64(b.ptr(), m);
        assert_eq!(a, b);
    }
}
*/</span>
</pre></div>
</section><section id="search" class="content hidden"></section><section class="footer"></section><aside id="help" class="hidden"><div><h1 class="hidden">Help</h1><div class="shortcuts"><h2>Keyboard Shortcuts</h2><dl><dt><kbd>?</kbd></dt><dd>Show this help dialog</dd><dt><kbd>S</kbd></dt><dd>Focus the search field</dd><dt><kbd>↑</kbd></dt><dd>Move up in search results</dd><dt><kbd>↓</kbd></dt><dd>Move down in search results</dd><dt><kbd>↹</kbd></dt><dd>Switch tab</dd><dt><kbd>&#9166;</kbd></dt><dd>Go to active search result</dd><dt><kbd>+</kbd></dt><dd>Expand all sections</dd><dt><kbd>-</kbd></dt><dd>Collapse all sections</dd></dl></div><div class="infos"><h2>Search Tricks</h2><p>Prefix searches with a type followed by a colon (e.g., <code>fn:</code>) to restrict the search to a given type.</p><p>Accepted types are: <code>fn</code>, <code>mod</code>, <code>struct</code>, <code>enum</code>, <code>trait</code>, <code>type</code>, <code>macro</code>, and <code>const</code>.</p><p>Search functions by type signature (e.g., <code>vec -> usize</code> or <code>* -> vec</code>)</p><p>Search multiple things at once by splitting your query with comma (e.g., <code>str,u8</code> or <code>String,struct:Vec,test</code>)</p></div></div></aside><script>window.rootPath = "../../../";window.currentCrate = "core_arch";</script><script src="../../../aliases.js"></script><script src="../../../main.js"></script><script src="../../../source-script.js"></script><script src="../../../source-files.js"></script><script defer src="../../../search-index.js"></script></body></html>