set ::env(PROJECT_NAME) serial_div_uu
set ::env(DESIGN_TOP) pwm_reader
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/serial_div_uu/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/serial_div_uu/rtl/pwm_reader.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
