digraph "0_linux_a8b0ca17b80e92faab46ee7179ba9e99ccb61233_36@pointer" {
"1000585" [label="(Call,f->regs + freg)"];
"1000563" [label="(Call,memset(f->regs, 0, 32*sizeof(u32)))"];
"1000568" [label="(Call,32*sizeof(u32))"];
"1000165" [label="(Call,freg & 3)"];
"1000145" [label="(Call,freg < 32)"];
"1000118" [label="(Call,freg = ((insn >> 25) & 0x1e) | ((insn >> 20) & 0x20))"];
"1000120" [label="(Call,((insn >> 25) & 0x1e) | ((insn >> 20) & 0x20))"];
"1000121" [label="(Call,(insn >> 25) & 0x1e)"];
"1000122" [label="(Call,insn >> 25)"];
"1000113" [label="(Call,compute_effective_address(regs, insn, 0))"];
"1000108" [label="(MethodParameterIn,struct pt_regs *regs)"];
"1000107" [label="(MethodParameterIn,u32 insn)"];
"1000126" [label="(Call,(insn >> 20) & 0x20)"];
"1000127" [label="(Call,insn >> 20)"];
"1000560" [label="(Call,freg < 32)"];
"1000133" [label="(Identifier,f)"];
"1000576" [label="(Identifier,f)"];
"1000125" [label="(Literal,0x1e)"];
"1000569" [label="(Literal,32)"];
"1000586" [label="(Call,f->regs)"];
"1000129" [label="(Literal,20)"];
"1000148" [label="(Identifier,FPRS_DL)"];
"1000561" [label="(Identifier,freg)"];
"1000116" [label="(Literal,0)"];
"1000233" [label="(Call,do_privact(regs))"];
"1000109" [label="(Block,)"];
"1000172" [label="(Call,current_thread_info())"];
"1000167" [label="(Literal,3)"];
"1000570" [label="(Call,sizeof(u32))"];
"1000271" [label="(Call,spitfire_data_access_exception(regs, 0, addr))"];
"1000563" [label="(Call,memset(f->regs, 0, 32*sizeof(u32)))"];
"1000128" [label="(Identifier,insn)"];
"1000113" [label="(Call,compute_effective_address(regs, insn, 0))"];
"1000147" [label="(Literal,32)"];
"1000585" [label="(Call,f->regs + freg)"];
"1000565" [label="(Identifier,f)"];
"1000369" [label="(Call,insn & 0x180000)"];
"1000138" [label="(Call,decode_asi(insn, regs))"];
"1000145" [label="(Call,freg < 32)"];
"1000320" [label="(Call,sun4v_data_access_exception(regs, addr, 0))"];
"1000130" [label="(Literal,0x20)"];
"1000127" [label="(Call,insn >> 20)"];
"1000605" [label="(MethodReturn,int)"];
"1000560" [label="(Call,freg < 32)"];
"1000119" [label="(Identifier,freg)"];
"1000584" [label="(Call,memcpy(f->regs + freg, data, size * 4))"];
"1000121" [label="(Call,(insn >> 25) & 0x1e)"];
"1000325" [label="(Call,spitfire_data_access_exception(regs, 0, addr))"];
"1000183" [label="(Call,insn & 0x200000)"];
"1000144" [label="(Call,(freg < 32) ? FPRS_DL : FPRS_DU)"];
"1000122" [label="(Call,insn >> 25)"];
"1000562" [label="(Literal,32)"];
"1000146" [label="(Identifier,freg)"];
"1000590" [label="(Identifier,data)"];
"1000567" [label="(Literal,0)"];
"1000114" [label="(Identifier,regs)"];
"1000124" [label="(Literal,25)"];
"1000118" [label="(Call,freg = ((insn >> 25) & 0x1e) | ((insn >> 20) & 0x20))"];
"1000149" [label="(Identifier,FPRS_DU)"];
"1000357" [label="(Call,sun4v_data_access_exception(regs, addr, 0))"];
"1000587" [label="(Identifier,f)"];
"1000164" [label="(ControlStructure,if (freg & 3))"];
"1000266" [label="(Call,sun4v_data_access_exception(regs, addr, 0))"];
"1000559" [label="(ControlStructure,if (freg < 32))"];
"1000449" [label="(Call,sun4v_data_access_exception(regs, addr, 0))"];
"1000568" [label="(Call,32*sizeof(u32))"];
"1000165" [label="(Call,freg & 3)"];
"1000166" [label="(Identifier,freg)"];
"1000225" [label="(Call,freg+2)"];
"1000454" [label="(Call,spitfire_data_access_exception(regs, 0, addr))"];
"1000107" [label="(MethodParameterIn,u32 insn)"];
"1000178" [label="(Call,do_fpother(regs))"];
"1000111" [label="(Call,addr = compute_effective_address(regs, insn, 0))"];
"1000150" [label="(Call,perf_sw_event(PERF_COUNT_SW_EMULATION_FAULTS, 1, 0, regs, 0))"];
"1000589" [label="(Identifier,freg)"];
"1000120" [label="(Call,((insn >> 25) & 0x1e) | ((insn >> 20) & 0x20))"];
"1000108" [label="(MethodParameterIn,struct pt_regs *regs)"];
"1000564" [label="(Call,f->regs)"];
"1000123" [label="(Identifier,insn)"];
"1000362" [label="(Call,spitfire_data_access_exception(regs, 0, addr))"];
"1000601" [label="(Call,advance(regs))"];
"1000343" [label="(Call,do_privact(regs))"];
"1000115" [label="(Identifier,insn)"];
"1000126" [label="(Call,(insn >> 20) & 0x20)"];
"1000184" [label="(Identifier,insn)"];
"1000585" -> "1000584"  [label="AST: "];
"1000585" -> "1000589"  [label="CFG: "];
"1000586" -> "1000585"  [label="AST: "];
"1000589" -> "1000585"  [label="AST: "];
"1000590" -> "1000585"  [label="CFG: "];
"1000585" -> "1000605"  [label="DDG: freg"];
"1000585" -> "1000605"  [label="DDG: f->regs"];
"1000563" -> "1000585"  [label="DDG: f->regs"];
"1000165" -> "1000585"  [label="DDG: freg"];
"1000560" -> "1000585"  [label="DDG: freg"];
"1000563" -> "1000559"  [label="AST: "];
"1000563" -> "1000568"  [label="CFG: "];
"1000564" -> "1000563"  [label="AST: "];
"1000567" -> "1000563"  [label="AST: "];
"1000568" -> "1000563"  [label="AST: "];
"1000587" -> "1000563"  [label="CFG: "];
"1000563" -> "1000605"  [label="DDG: memset(f->regs, 0, 32*sizeof(u32))"];
"1000563" -> "1000605"  [label="DDG: 32*sizeof(u32)"];
"1000568" -> "1000563"  [label="DDG: 32"];
"1000563" -> "1000584"  [label="DDG: f->regs"];
"1000568" -> "1000570"  [label="CFG: "];
"1000569" -> "1000568"  [label="AST: "];
"1000570" -> "1000568"  [label="AST: "];
"1000165" -> "1000164"  [label="AST: "];
"1000165" -> "1000167"  [label="CFG: "];
"1000166" -> "1000165"  [label="AST: "];
"1000167" -> "1000165"  [label="AST: "];
"1000172" -> "1000165"  [label="CFG: "];
"1000184" -> "1000165"  [label="CFG: "];
"1000165" -> "1000605"  [label="DDG: freg"];
"1000165" -> "1000605"  [label="DDG: freg & 3"];
"1000145" -> "1000165"  [label="DDG: freg"];
"1000165" -> "1000225"  [label="DDG: freg"];
"1000165" -> "1000560"  [label="DDG: freg"];
"1000165" -> "1000584"  [label="DDG: freg"];
"1000145" -> "1000144"  [label="AST: "];
"1000145" -> "1000147"  [label="CFG: "];
"1000146" -> "1000145"  [label="AST: "];
"1000147" -> "1000145"  [label="AST: "];
"1000148" -> "1000145"  [label="CFG: "];
"1000149" -> "1000145"  [label="CFG: "];
"1000118" -> "1000145"  [label="DDG: freg"];
"1000118" -> "1000109"  [label="AST: "];
"1000118" -> "1000120"  [label="CFG: "];
"1000119" -> "1000118"  [label="AST: "];
"1000120" -> "1000118"  [label="AST: "];
"1000133" -> "1000118"  [label="CFG: "];
"1000118" -> "1000605"  [label="DDG: ((insn >> 25) & 0x1e) | ((insn >> 20) & 0x20)"];
"1000120" -> "1000118"  [label="DDG: (insn >> 25) & 0x1e"];
"1000120" -> "1000118"  [label="DDG: (insn >> 20) & 0x20"];
"1000120" -> "1000126"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000126" -> "1000120"  [label="AST: "];
"1000120" -> "1000605"  [label="DDG: (insn >> 20) & 0x20"];
"1000120" -> "1000605"  [label="DDG: (insn >> 25) & 0x1e"];
"1000121" -> "1000120"  [label="DDG: insn >> 25"];
"1000121" -> "1000120"  [label="DDG: 0x1e"];
"1000126" -> "1000120"  [label="DDG: insn >> 20"];
"1000126" -> "1000120"  [label="DDG: 0x20"];
"1000121" -> "1000125"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000125" -> "1000121"  [label="AST: "];
"1000128" -> "1000121"  [label="CFG: "];
"1000121" -> "1000605"  [label="DDG: insn >> 25"];
"1000122" -> "1000121"  [label="DDG: insn"];
"1000122" -> "1000121"  [label="DDG: 25"];
"1000122" -> "1000124"  [label="CFG: "];
"1000123" -> "1000122"  [label="AST: "];
"1000124" -> "1000122"  [label="AST: "];
"1000125" -> "1000122"  [label="CFG: "];
"1000113" -> "1000122"  [label="DDG: insn"];
"1000107" -> "1000122"  [label="DDG: insn"];
"1000122" -> "1000127"  [label="DDG: insn"];
"1000113" -> "1000111"  [label="AST: "];
"1000113" -> "1000116"  [label="CFG: "];
"1000114" -> "1000113"  [label="AST: "];
"1000115" -> "1000113"  [label="AST: "];
"1000116" -> "1000113"  [label="AST: "];
"1000111" -> "1000113"  [label="CFG: "];
"1000113" -> "1000111"  [label="DDG: regs"];
"1000113" -> "1000111"  [label="DDG: insn"];
"1000113" -> "1000111"  [label="DDG: 0"];
"1000108" -> "1000113"  [label="DDG: regs"];
"1000107" -> "1000113"  [label="DDG: insn"];
"1000113" -> "1000138"  [label="DDG: regs"];
"1000108" -> "1000106"  [label="AST: "];
"1000108" -> "1000605"  [label="DDG: regs"];
"1000108" -> "1000138"  [label="DDG: regs"];
"1000108" -> "1000150"  [label="DDG: regs"];
"1000108" -> "1000178"  [label="DDG: regs"];
"1000108" -> "1000233"  [label="DDG: regs"];
"1000108" -> "1000266"  [label="DDG: regs"];
"1000108" -> "1000271"  [label="DDG: regs"];
"1000108" -> "1000320"  [label="DDG: regs"];
"1000108" -> "1000325"  [label="DDG: regs"];
"1000108" -> "1000343"  [label="DDG: regs"];
"1000108" -> "1000357"  [label="DDG: regs"];
"1000108" -> "1000362"  [label="DDG: regs"];
"1000108" -> "1000449"  [label="DDG: regs"];
"1000108" -> "1000454"  [label="DDG: regs"];
"1000108" -> "1000601"  [label="DDG: regs"];
"1000107" -> "1000106"  [label="AST: "];
"1000107" -> "1000605"  [label="DDG: insn"];
"1000107" -> "1000127"  [label="DDG: insn"];
"1000107" -> "1000138"  [label="DDG: insn"];
"1000107" -> "1000183"  [label="DDG: insn"];
"1000107" -> "1000369"  [label="DDG: insn"];
"1000126" -> "1000130"  [label="CFG: "];
"1000127" -> "1000126"  [label="AST: "];
"1000130" -> "1000126"  [label="AST: "];
"1000126" -> "1000605"  [label="DDG: insn >> 20"];
"1000127" -> "1000126"  [label="DDG: insn"];
"1000127" -> "1000126"  [label="DDG: 20"];
"1000127" -> "1000129"  [label="CFG: "];
"1000128" -> "1000127"  [label="AST: "];
"1000129" -> "1000127"  [label="AST: "];
"1000130" -> "1000127"  [label="CFG: "];
"1000127" -> "1000138"  [label="DDG: insn"];
"1000560" -> "1000559"  [label="AST: "];
"1000560" -> "1000562"  [label="CFG: "];
"1000561" -> "1000560"  [label="AST: "];
"1000562" -> "1000560"  [label="AST: "];
"1000565" -> "1000560"  [label="CFG: "];
"1000576" -> "1000560"  [label="CFG: "];
"1000560" -> "1000605"  [label="DDG: freg < 32"];
"1000560" -> "1000584"  [label="DDG: freg"];
}
