<profile>

<section name = "Vivado HLS Report for 'A_IO_L2_in315'" level="0">
<item name = "Date">Thu Apr 15 10:12:04 2021
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">kernel3_u250</item>
<item name = "Solution">solution</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">32776, 40967, 0.109 ms, 0.137 ms, 32776, 40967, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_A_IO_L2_in_inter_trans_fu_47">A_IO_L2_in_inter_trans, 2, 8193, 6.666 ns, 27.307 us, 2, 8193, none</column>
<column name="grp_A_IO_L2_in_intra_trans_1_fu_59">A_IO_L2_in_intra_trans_1, 32771, 32771, 0.109 ms, 0.109 ms, 32771, 32771, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 123, 561, -</column>
<column name="Memory">15, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 90, -</column>
<column name="Register">-, -, 7, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">1, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_A_IO_L2_in_inter_trans_fu_47">A_IO_L2_in_inter_trans, 0, 0, 65, 309, 0</column>
<column name="grp_A_IO_L2_in_intra_trans_1_fu_59">A_IO_L2_in_intra_trans_1, 0, 0, 58, 252, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="local_A_U">A_IO_L2_in312_local_A, 15, 0, 0, 0, 1024, 256, 1, 262144</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="fifo_A_in_V_V_read">9, 2, 1, 2</column>
<column name="fifo_A_local_out_V_V_write">9, 2, 1, 2</column>
<column name="fifo_A_out_V_V_write">9, 2, 1, 2</column>
<column name="local_A_ce0">9, 2, 1, 2</column>
<column name="local_A_ce1">9, 2, 1, 2</column>
<column name="local_A_we1">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_A_IO_L2_in_inter_trans_fu_47_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_A_IO_L2_in_intra_trans_1_fu_59_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, A_IO_L2_in315, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, A_IO_L2_in315, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, A_IO_L2_in315, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, A_IO_L2_in315, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, A_IO_L2_in315, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, A_IO_L2_in315, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, A_IO_L2_in315, return value</column>
<column name="fifo_A_in_V_V_dout">in, 256, ap_fifo, fifo_A_in_V_V, pointer</column>
<column name="fifo_A_in_V_V_empty_n">in, 1, ap_fifo, fifo_A_in_V_V, pointer</column>
<column name="fifo_A_in_V_V_read">out, 1, ap_fifo, fifo_A_in_V_V, pointer</column>
<column name="fifo_A_out_V_V_din">out, 256, ap_fifo, fifo_A_out_V_V, pointer</column>
<column name="fifo_A_out_V_V_full_n">in, 1, ap_fifo, fifo_A_out_V_V, pointer</column>
<column name="fifo_A_out_V_V_write">out, 1, ap_fifo, fifo_A_out_V_V, pointer</column>
<column name="fifo_A_local_out_V_V_din">out, 256, ap_fifo, fifo_A_local_out_V_V, pointer</column>
<column name="fifo_A_local_out_V_V_full_n">in, 1, ap_fifo, fifo_A_local_out_V_V, pointer</column>
<column name="fifo_A_local_out_V_V_write">out, 1, ap_fifo, fifo_A_local_out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
