$date
	Fri Nov 14 22:29:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Top_level_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module DUT $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 5 # rs2 [4:0] $end
$var wire 5 $ rs1 [4:0] $end
$var wire 5 % rd [4:0] $end
$var wire 25 & inst [31:7] $end
$var wire 32 ' RUrs2 [31:0] $end
$var wire 32 ( RUrs1 [31:0] $end
$var wire 1 ) RUWr $end
$var wire 2 * RUDataWrSrc [1:0] $end
$var wire 32 + PcPlus4 [31:0] $end
$var wire 32 , PcNext [31:0] $end
$var wire 32 - Pc [31:0] $end
$var wire 7 . OpCode [6:0] $end
$var wire 1 / NextPCSrc $end
$var wire 3 0 ImmSrc [2:0] $end
$var wire 32 1 ImmExt [31:0] $end
$var wire 7 2 Funct7 [6:0] $end
$var wire 3 3 Funct3 [2:0] $end
$var wire 32 4 DataWr [31:0] $end
$var wire 32 5 DataRd [31:0] $end
$var wire 1 6 DMWr $end
$var wire 3 7 DMCtrl [2:0] $end
$var wire 5 8 BrOp [4:0] $end
$var wire 32 9 ALURes [31:0] $end
$var wire 4 : ALUOp [3:0] $end
$var wire 1 ; ALUBSrc $end
$var wire 1 < ALUASrc $end
$scope module A_BlockInstance $end
$var wire 32 = RUrs2 [31:0] $end
$var wire 32 > RUrs1 [31:0] $end
$var wire 32 ? Pc [31:0] $end
$var wire 32 @ ImmExt [31:0] $end
$var wire 32 A ALU_B [31:0] $end
$var wire 32 B ALU_A [31:0] $end
$var wire 32 C ALURes [31:0] $end
$var wire 4 D ALUOp [3:0] $end
$var wire 1 ; ALUBSrc $end
$var wire 1 < ALUASrc $end
$scope module ALUInstance $end
$var wire 32 E A [31:0] $end
$var wire 32 F B [31:0] $end
$var wire 4 G ALUOp [3:0] $end
$var reg 32 H ALURes [31:0] $end
$upscope $end
$upscope $end
$scope module Adder4Instance $end
$var wire 32 I PcPlus4 [31:0] $end
$var wire 32 J Pc [31:0] $end
$upscope $end
$scope module BUInstance $end
$var wire 1 K less $end
$var wire 1 L equal $end
$var wire 32 M RUrs2 [31:0] $end
$var wire 32 N RUrs1 [31:0] $end
$var wire 5 O BrOp [4:0] $end
$var reg 1 / NextPCSrc $end
$upscope $end
$scope module CUInstance $end
$var wire 7 P OpCode [6:0] $end
$var wire 7 Q Funct7 [6:0] $end
$var wire 3 R Funct3 [2:0] $end
$var reg 1 < ALUASrc $end
$var reg 1 ; ALUBSrc $end
$var reg 4 S ALUOp [3:0] $end
$var reg 5 T BrOp [4:0] $end
$var reg 3 U DMCtrl [2:0] $end
$var reg 1 6 DMWr $end
$var reg 3 V ImmSrc [2:0] $end
$var reg 2 W RUDataWrSrc [1:0] $end
$var reg 1 ) RUWr $end
$upscope $end
$scope module DMInstance $end
$var wire 32 X Address [31:0] $end
$var wire 3 Y DMCtrl [2:0] $end
$var wire 1 6 DMWr $end
$var wire 32 Z DataWr [31:0] $end
$var reg 32 [ DataRd [31:0] $end
$upscope $end
$scope module IGInstance $end
$var wire 3 \ ImmSrc [2:0] $end
$var wire 25 ] inst [31:7] $end
$var reg 32 ^ ImmExt [31:0] $end
$upscope $end
$scope module IMInstance $end
$var wire 32 _ instruction [31:0] $end
$var wire 5 ` rs2 [4:0] $end
$var wire 5 a rs1 [4:0] $end
$var wire 5 b rd [4:0] $end
$var wire 25 c inst [31:7] $end
$var wire 7 d OpCode [6:0] $end
$var wire 7 e Funct7 [6:0] $end
$var wire 3 f Funct3 [2:0] $end
$var wire 32 g Address [31:0] $end
$upscope $end
$scope module PCInstance $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 32 h PcNext [31:0] $end
$var reg 32 i Pc [31:0] $end
$upscope $end
$scope module PCMInstance $end
$var wire 32 j ALURes [31:0] $end
$var wire 1 / NextPCSrc $end
$var wire 32 k PcPlus4 [31:0] $end
$var wire 32 l PcNext [31:0] $end
$upscope $end
$scope module RUInstance $end
$var wire 1 ) RUWr $end
$var wire 32 m RUrs1 [31:0] $end
$var wire 32 n RUrs2 [31:0] $end
$var wire 1 ! clk $end
$var wire 5 o rd [4:0] $end
$var wire 5 p rs1 [4:0] $end
$var wire 5 q rs2 [4:0] $end
$var wire 32 r DataWr [31:0] $end
$upscope $end
$scope module RUMInstance $end
$var wire 32 s ALURes [31:0] $end
$var wire 32 t DataRd [31:0] $end
$var wire 32 u PcPlus4 [31:0] $end
$var wire 2 v RUDataWrSrc [1:0] $end
$var reg 32 w DataWr [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx w
b0 v
b100 u
bx t
bx s
bx r
b101 q
b0 p
b1 o
bx n
bx m
b100 l
b100 k
bx j
b0 i
b100 h
b0 g
b0 f
b0 e
b10011 d
b1010000000000001 c
b1 b
b0 a
b101 `
b10100000000000010010011 _
b101 ^
b1010000000000001 ]
b0 \
bx [
bx Z
b0 Y
bx X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b10011 P
b0 O
bx N
bx M
xL
xK
b0 J
b100 I
bx H
b0 G
b101 F
bx E
b0 D
bx C
bx B
b101 A
b101 @
b0 ?
bx >
bx =
0<
1;
b0 :
bx 9
b0 8
b0 7
06
bx 5
bx 4
b0 3
b0 2
b101 1
b0 0
0/
b10011 .
b0 -
b100 ,
b100 +
b0 *
1)
bx (
bx '
b1010000000000001 &
b1 %
b0 $
b101 #
1"
0!
$end
#5
1!
#10
0!
#15
1!
#20
0!
0"
#25
bx A
bx F
1)
0;
b1111111100 B
b1111111100 E
b1 1
b1 @
b1 ^
b110011 .
b110011 P
b110011 d
b10 %
b10 b
b10 o
b1111111100 (
b1111111100 >
b1111111100 N
b1111111100 m
b10 $
b10 a
b10 p
b1 #
b1 `
b1 q
b10001000000010 &
b10001000000010 ]
b10001000000010 c
b100010000000100110011 _
b1000 ,
b1000 h
b1000 l
b1000 +
b1000 I
b1000 k
b1000 u
b100 -
b100 ?
b100 J
b100 g
b100 i
1!
#30
0!
#35
b1000 8
b1000 O
b1000 T
b1000 :
b1000 D
b1000 G
b1000 S
0)
b10 1
b10 @
b10 ^
b1100011 .
b1100011 P
b1100011 d
b1100 %
b1100 b
b1100 o
b1 $
b1 a
b1 p
b10 #
b10 `
b10 q
b100000100001100 &
b100000100001100 ]
b100000100001100 c
b1000001000011001100011 _
b1100 ,
b1100 h
b1100 l
bx B
bx E
b1100 +
b1100 I
b1100 k
b1100 u
b1000 -
b1000 ?
b1000 J
b1000 g
b1000 i
bx (
bx >
bx N
bx m
1!
#40
0!
#45
b1001 A
b1001 F
1;
1)
b0 :
b0 D
b0 G
b0 S
b0 8
b0 O
b0 T
b1001 1
b1001 @
b1001 ^
b10011 .
b10011 P
b10011 d
b11 %
b11 b
b11 o
b0 $
b0 a
b0 p
b1001 #
b1001 `
b1001 q
b10010000000000011 &
b10010000000000011 ]
b10010000000000011 c
b100100000000000110010011 _
b10000 ,
b10000 h
b10000 l
b10000 +
b10000 I
b10000 k
b10000 u
b1100 -
b1100 ?
b1100 J
b1100 g
b1100 i
1!
#50
0!
#55
bx A
bx F
0)
0;
bx 1
bx @
bx ^
bx .
bx P
bx d
bx %
bx b
bx o
bx 3
bx R
bx f
bx $
bx a
bx p
bx #
bx `
bx q
bx 2
bx Q
bx e
bx &
bx ]
bx c
bx _
b10100 ,
b10100 h
b10100 l
b10100 +
b10100 I
b10100 k
b10100 u
b10000 -
b10000 ?
b10000 J
b10000 g
b10000 i
1!
#60
0!
#65
b11000 ,
b11000 h
b11000 l
b11000 +
b11000 I
b11000 k
b11000 u
b10100 -
b10100 ?
b10100 J
b10100 g
b10100 i
1!
#70
0!
#75
b11100 ,
b11100 h
b11100 l
b11100 +
b11100 I
b11100 k
b11100 u
b11000 -
b11000 ?
b11000 J
b11000 g
b11000 i
1!
#80
0!
#85
b100000 ,
b100000 h
b100000 l
b100000 +
b100000 I
b100000 k
b100000 u
b11100 -
b11100 ?
b11100 J
b11100 g
b11100 i
1!
#90
0!
#95
b100100 ,
b100100 h
b100100 l
b100100 +
b100100 I
b100100 k
b100100 u
b100000 -
b100000 ?
b100000 J
b100000 g
b100000 i
1!
#100
0!
#105
b101000 ,
b101000 h
b101000 l
b101000 +
b101000 I
b101000 k
b101000 u
b100100 -
b100100 ?
b100100 J
b100100 g
b100100 i
1!
#110
0!
#115
b101100 ,
b101100 h
b101100 l
b101100 +
b101100 I
b101100 k
b101100 u
b101000 -
b101000 ?
b101000 J
b101000 g
b101000 i
1!
