<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NEORV32 - Software Framework Documentation: sw/lib/include/neorv32_cpu_amo.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="neorv32_logo_small.png"/></td>
  <td id="projectalign">
   <div id="projectname">NEORV32 - Software Framework Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_01fcd3835fb4e7d9331b722d86291b65.html">sw</a></li><li class="navelem"><a class="el" href="dir_7d04193005ada6f9450f847f4adb6b5b.html">lib</a></li><li class="navelem"><a class="el" href="dir_752b1e5d3973bf735fa78bf6b4727df9.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">neorv32_cpu_amo.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Atomic memory access (read-modify-write) emulation functions using LR/SC pairs - header file.  
<a href="#details">More...</a></p>

<p><a href="neorv32__cpu__amo_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aad0d96e61bacc3af13ff471dd44ca8e9" id="r_aad0d96e61bacc3af13ff471dd44ca8e9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__cpu__amo_8h.html#aad0d96e61bacc3af13ff471dd44ca8e9">neorv32_cpu_amoswapw</a> (uint32_t addr, uint32_t wdata)</td></tr>
<tr class="separator:aad0d96e61bacc3af13ff471dd44ca8e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada27ec89b2530f7b7f14de947cc82bf9" id="r_ada27ec89b2530f7b7f14de947cc82bf9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__cpu__amo_8h.html#ada27ec89b2530f7b7f14de947cc82bf9">neorv32_cpu_amoaddw</a> (uint32_t addr, uint32_t wdata)</td></tr>
<tr class="separator:ada27ec89b2530f7b7f14de947cc82bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b4540dadbfd5da907117570d8006e36" id="r_a9b4540dadbfd5da907117570d8006e36"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__cpu__amo_8h.html#a9b4540dadbfd5da907117570d8006e36">neorv32_cpu_amoandw</a> (uint32_t addr, uint32_t wdata)</td></tr>
<tr class="separator:a9b4540dadbfd5da907117570d8006e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc80b1f2b3a4e70fee44c0edb08fc402" id="r_adc80b1f2b3a4e70fee44c0edb08fc402"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__cpu__amo_8h.html#adc80b1f2b3a4e70fee44c0edb08fc402">neorv32_cpu_amoorw</a> (uint32_t addr, uint32_t wdata)</td></tr>
<tr class="separator:adc80b1f2b3a4e70fee44c0edb08fc402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65b67f48356fa9b30596485473311377" id="r_a65b67f48356fa9b30596485473311377"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__cpu__amo_8h.html#a65b67f48356fa9b30596485473311377">neorv32_cpu_amoxorw</a> (uint32_t addr, uint32_t wdata)</td></tr>
<tr class="separator:a65b67f48356fa9b30596485473311377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62cf36637d7a04079228acecfe8a5cf3" id="r_a62cf36637d7a04079228acecfe8a5cf3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__cpu__amo_8h.html#a62cf36637d7a04079228acecfe8a5cf3">neorv32_cpu_amomaxw</a> (uint32_t addr, int32_t wdata)</td></tr>
<tr class="separator:a62cf36637d7a04079228acecfe8a5cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31a6a3b5a33655f4a7b27d4c85b75f07" id="r_a31a6a3b5a33655f4a7b27d4c85b75f07"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__cpu__amo_8h.html#a31a6a3b5a33655f4a7b27d4c85b75f07">neorv32_cpu_amomaxuw</a> (uint32_t addr, uint32_t wdata)</td></tr>
<tr class="separator:a31a6a3b5a33655f4a7b27d4c85b75f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e383fb8825538b5579d5ce075830697" id="r_a8e383fb8825538b5579d5ce075830697"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__cpu__amo_8h.html#a8e383fb8825538b5579d5ce075830697">neorv32_cpu_amominw</a> (uint32_t addr, int32_t wdata)</td></tr>
<tr class="separator:a8e383fb8825538b5579d5ce075830697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1281e18b95cd525073e1123c5d04e9e2" id="r_a1281e18b95cd525073e1123c5d04e9e2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__cpu__amo_8h.html#a1281e18b95cd525073e1123c5d04e9e2">neorv32_cpu_amominuw</a> (uint32_t addr, uint32_t wdata)</td></tr>
<tr class="separator:a1281e18b95cd525073e1123c5d04e9e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Atomic memory access (read-modify-write) emulation functions using LR/SC pairs - header file. </p>
</div><h2 class="groupheader">Function Documentation</h2>
<a id="ada27ec89b2530f7b7f14de947cc82bf9" name="ada27ec89b2530f7b7f14de947cc82bf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada27ec89b2530f7b7f14de947cc82bf9">&#9670;&#160;</a></span>neorv32_cpu_amoaddw()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t neorv32_cpu_amoaddw </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wdata</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Atomic ADD (AMOADD.W). return &lt;= MEM[addr]; MEM[addr] &lt;= MEM[addr] + wdata</p>
<dl class="section note"><dt>Note</dt><dd>This function requires the CPU A ISA extension.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>32-bit memory address, word-aligned. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wdata</td><td>Data word to be atomically added to original data at address (32-bit). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Pre-operation data loaded from address (32-bit) </dd></dl>

</div>
</div>
<a id="a9b4540dadbfd5da907117570d8006e36" name="a9b4540dadbfd5da907117570d8006e36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b4540dadbfd5da907117570d8006e36">&#9670;&#160;</a></span>neorv32_cpu_amoandw()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t neorv32_cpu_amoandw </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wdata</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Atomic AND (AMOAND.W). return &lt;= MEM[addr]; MEM[addr] &lt;= MEM[addr] and wdata</p>
<dl class="section note"><dt>Note</dt><dd>This function requires the CPU A ISA extension.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>32-bit memory address, word-aligned. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wdata</td><td>Data word to be atomically AND-ed with original data at address (32-bit). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Pre-operation data loaded from address (32-bit) </dd></dl>

</div>
</div>
<a id="a31a6a3b5a33655f4a7b27d4c85b75f07" name="a31a6a3b5a33655f4a7b27d4c85b75f07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31a6a3b5a33655f4a7b27d4c85b75f07">&#9670;&#160;</a></span>neorv32_cpu_amomaxuw()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t neorv32_cpu_amomaxuw </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wdata</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Atomic unsigned MAX (AMOMAXU.W). return &lt;= MEM[addr]; MEM[addr] &lt;= maximum_unsigned(MEM[addr], wdata)</p>
<dl class="section note"><dt>Note</dt><dd>This function requires the CPU A ISA extension.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>32-bit memory address, word-aligned. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wdata</td><td>Data word to be atomically MAX-ed with original data at address (unsigned 32-bit). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Pre-operation data loaded from address (unsigned 32-bit) </dd></dl>

</div>
</div>
<a id="a62cf36637d7a04079228acecfe8a5cf3" name="a62cf36637d7a04079228acecfe8a5cf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62cf36637d7a04079228acecfe8a5cf3">&#9670;&#160;</a></span>neorv32_cpu_amomaxw()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t neorv32_cpu_amomaxw </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>wdata</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Atomic signed MAX (AMOMAX.W). return &lt;= MEM[addr]; MEM[addr] &lt;= maximum_signed(MEM[addr], wdata)</p>
<dl class="section note"><dt>Note</dt><dd>This function requires the CPU A ISA extension.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>32-bit memory address, word-aligned. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wdata</td><td>Data word to be atomically MAX-ed with original data at address (signed 32-bit). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Pre-operation data loaded from address (signed 32-bit) </dd></dl>

</div>
</div>
<a id="a1281e18b95cd525073e1123c5d04e9e2" name="a1281e18b95cd525073e1123c5d04e9e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1281e18b95cd525073e1123c5d04e9e2">&#9670;&#160;</a></span>neorv32_cpu_amominuw()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t neorv32_cpu_amominuw </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wdata</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Atomic unsigned MIN (AMOMINU.W). return &lt;= MEM[addr]; MEM[addr] &lt;= minimum_unsigned(MEM[addr], wdata)</p>
<dl class="section note"><dt>Note</dt><dd>This function requires the CPU A ISA extension.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>32-bit memory address, word-aligned. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wdata</td><td>Data word to be atomically MIN-ed with original data at address (unsigned 32-bit). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Pre-operation data loaded from address (unsigned 32-bit) </dd></dl>

</div>
</div>
<a id="a8e383fb8825538b5579d5ce075830697" name="a8e383fb8825538b5579d5ce075830697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e383fb8825538b5579d5ce075830697">&#9670;&#160;</a></span>neorv32_cpu_amominw()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t neorv32_cpu_amominw </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>wdata</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Atomic signed MIN (AMOMIN.W). return &lt;= MEM[addr]; MEM[addr] &lt;= minimum_signed(MEM[addr], wdata)</p>
<dl class="section note"><dt>Note</dt><dd>This function requires the CPU A ISA extension.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>32-bit memory address, word-aligned. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wdata</td><td>Data word to be atomically MIN-ed with original data at address (signed 32-bit). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Pre-operation data loaded from address (signed 32-bit) </dd></dl>

</div>
</div>
<a id="adc80b1f2b3a4e70fee44c0edb08fc402" name="adc80b1f2b3a4e70fee44c0edb08fc402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc80b1f2b3a4e70fee44c0edb08fc402">&#9670;&#160;</a></span>neorv32_cpu_amoorw()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t neorv32_cpu_amoorw </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wdata</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Atomic OR (AMOOR.W). return &lt;= MEM[addr]; MEM[addr] &lt;= MEM[addr] or wdata</p>
<dl class="section note"><dt>Note</dt><dd>This function requires the CPU A ISA extension.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>32-bit memory address, word-aligned. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wdata</td><td>Data word to be atomically OR-ed with original data at address (32-bit). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Pre-operation data loaded from address (32-bit) </dd></dl>

</div>
</div>
<a id="aad0d96e61bacc3af13ff471dd44ca8e9" name="aad0d96e61bacc3af13ff471dd44ca8e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad0d96e61bacc3af13ff471dd44ca8e9">&#9670;&#160;</a></span>neorv32_cpu_amoswapw()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t neorv32_cpu_amoswapw </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wdata</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Atomic SWAP (AMOSWAP.W). return &lt;= MEM[addr]; MEM[addr] &lt;= wdata</p>
<dl class="section note"><dt>Note</dt><dd>This function requires the CPU A ISA extension.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>32-bit memory address, word-aligned. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wdata</td><td>Data word to be atomically stored to address (32-bit). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Pre-operation data loaded from address (32-bit) </dd></dl>

</div>
</div>
<a id="a65b67f48356fa9b30596485473311377" name="a65b67f48356fa9b30596485473311377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65b67f48356fa9b30596485473311377">&#9670;&#160;</a></span>neorv32_cpu_amoxorw()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t neorv32_cpu_amoxorw </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wdata</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Atomic XOR (AMOXOR.W). return &lt;= MEM[addr]; MEM[addr] &lt;= MEM[addr] xor wdata</p>
<dl class="section note"><dt>Note</dt><dd>This function requires the CPU A ISA extension.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>32-bit memory address, word-aligned. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wdata</td><td>Data word to be atomically XOR-ed with original data at address (32-bit). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Pre-operation data loaded from address (32-bit) </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
