// Seed: 2198115859
module module_0 (
    input  tri0  id_0,
    output tri1  id_1,
    output uwire id_2
);
  tri0 id_4 = id_0;
  assign id_1 = 1;
  integer id_6 = id_0;
  wire id_7;
endmodule
module module_1 (
    input  uwire id_0,
    input  wire  id_1,
    input  uwire id_2,
    output uwire id_3,
    input  wor   id_4,
    input  tri0  id_5,
    input  wor   id_6,
    input  tri0  id_7,
    output tri1  id_8,
    input  tri0  id_9,
    input  uwire id_10,
    input  wire  id_11,
    input  tri0  id_12,
    input  uwire id_13,
    output tri0  id_14
);
  tri id_16 = 1;
  module_0 modCall_1 (
      id_6,
      id_3,
      id_14
  );
  assign modCall_1.id_2 = 0;
  wire id_17 = 1;
  wire id_18;
  assign id_8  = 1;
  assign id_14 = 1'h0;
endmodule
