library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity decoder_2x4 is
port(a: in STD_LOGIC_VECTOR (1 downto 0);
     b: out STD_LOGIC_VECTOR (3 downto 0));
end decoder_2x4;
architecture flow of decoder_2x4 is
begin
process (a)
begin
case a is
when "00" => b <= "0001";
when "01" => b <= "0010";
when "10" => b <= "0100";
when "11" => b <= "1000";
end case;
end process;
end flow;
