{
  "creator": "Yosys 0.52 (git sha1 fee39a328, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
  "modules": {
    "compare": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "./compare.v:7.1-60.10"
      },
      "ports": {
        "data_0_i": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "data_1_i": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "data_2_i": {
          "direction": "input",
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ]
        },
        "data_3_i": {
          "direction": "input",
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113 ]
        },
        "data_4_i": {
          "direction": "input",
          "bits": [ 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ]
        },
        "data_5_i": {
          "direction": "input",
          "bits": [ 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145 ]
        },
        "data_6_i": {
          "direction": "input",
          "bits": [ 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177 ]
        },
        "data_7_i": {
          "direction": "input",
          "bits": [ 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209 ]
        },
        "data_8_i": {
          "direction": "input",
          "bits": [ 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241 ]
        },
        "data_9_i": {
          "direction": "input",
          "bits": [ 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257 ]
        },
        "data_a_i": {
          "direction": "input",
          "bits": [ 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273 ]
        },
        "data_b_i": {
          "direction": "input",
          "bits": [ 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289 ]
        },
        "data_0_is": {
          "direction": "input",
          "signed": 1,
          "bits": [ 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321 ]
        },
        "data_1_is": {
          "direction": "input",
          "signed": 1,
          "bits": [ 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353 ]
        },
        "data_2_is": {
          "direction": "input",
          "signed": 1,
          "bits": [ 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385 ]
        },
        "data_3_is": {
          "direction": "input",
          "signed": 1,
          "bits": [ 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401 ]
        },
        "data_4_is": {
          "direction": "input",
          "signed": 1,
          "bits": [ 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417 ]
        },
        "data_5_is": {
          "direction": "input",
          "signed": 1,
          "bits": [ 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433 ]
        },
        "data_6_is": {
          "direction": "input",
          "signed": 1,
          "bits": [ 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465 ]
        },
        "data_7_is": {
          "direction": "input",
          "signed": 1,
          "bits": [ 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497 ]
        },
        "data_8_is": {
          "direction": "input",
          "signed": 1,
          "bits": [ 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529 ]
        },
        "data_9_is": {
          "direction": "input",
          "signed": 1,
          "bits": [ 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545 ]
        },
        "data_a_is": {
          "direction": "input",
          "signed": 1,
          "bits": [ 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561 ]
        },
        "data_b_is": {
          "direction": "input",
          "signed": 1,
          "bits": [ 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577 ]
        },
        "q_01_o": {
          "direction": "output",
          "bits": [ 578 ]
        },
        "q_23_o": {
          "direction": "output",
          "bits": [ 579 ]
        },
        "q_45_o": {
          "direction": "output",
          "bits": [ 580 ]
        },
        "q_67_o": {
          "direction": "output",
          "bits": [ 581 ]
        },
        "q_89_o": {
          "direction": "output",
          "bits": [ 582 ]
        },
        "q_ab_o": {
          "direction": "output",
          "bits": [ 583 ]
        },
        "q_01_os": {
          "direction": "output",
          "bits": [ 584 ]
        },
        "q_23_os": {
          "direction": "output",
          "bits": [ 585 ]
        },
        "q_45_os": {
          "direction": "output",
          "bits": [ 586 ]
        },
        "q_67_os": {
          "direction": "output",
          "bits": [ 587 ]
        },
        "q_89_os": {
          "direction": "output",
          "bits": [ 588 ]
        },
        "q_ab_os": {
          "direction": "output",
          "bits": [ 589 ]
        }
      },
      "cells": {
        "$lt$./compare.v:47$1": {
          "hide_name": 1,
          "type": "v2f_lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./compare.v:47.18-47.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:94.3-94.47|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:298.3-298.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621 ],
            "B": [ 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653 ],
            "Y": [ 578 ]
          }
        },
        "$lt$./compare.v:50$4": {
          "hide_name": 1,
          "type": "v2f_lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./compare.v:50.18-50.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:94.3-94.47|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:298.3-298.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685 ],
            "B": [ 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717 ],
            "Y": [ 581 ]
          }
        },
        "$lt$./compare.v:54$7": {
          "hide_name": 1,
          "type": "v2f_lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./compare.v:54.19-54.40|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:298.3-298.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321 ],
            "B": [ 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353 ],
            "Y": [ 584 ]
          }
        },
        "$lt$./compare.v:57$10": {
          "hide_name": 1,
          "type": "v2f_lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./compare.v:57.19-57.40|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:298.3-298.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465 ],
            "B": [ 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497 ],
            "Y": [ 587 ]
          }
        },
        "$techmap$lt$./compare.v:48$2.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341$85": {
          "hide_name": 1,
          "type": "v2f_lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./compare.v:48.18-48.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341.15-341.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:94.3-94.47|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:298.3-298.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749 ],
            "B": [ 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781 ],
            "Y": [ 579 ]
          }
        },
        "$techmap$lt$./compare.v:49$3.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341$84": {
          "hide_name": 1,
          "type": "v2f_lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./compare.v:49.18-49.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341.15-341.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:94.3-94.47|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:298.3-298.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813 ],
            "B": [ 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845 ],
            "Y": [ 580 ]
          }
        },
        "$techmap$lt$./compare.v:51$5.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341$85": {
          "hide_name": 1,
          "type": "v2f_lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./compare.v:51.18-51.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341.15-341.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:94.3-94.47|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:298.3-298.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877 ],
            "B": [ 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909 ],
            "Y": [ 582 ]
          }
        },
        "$techmap$lt$./compare.v:52$6.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341$84": {
          "hide_name": 1,
          "type": "v2f_lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./compare.v:52.18-52.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341.15-341.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:94.3-94.47|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:298.3-298.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941 ],
            "B": [ 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973 ],
            "Y": [ 583 ]
          }
        },
        "$techmap$lt$./compare.v:55$8.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:339$80": {
          "hide_name": 1,
          "type": "v2f_lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./compare.v:55.19-55.40|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:339.15-339.56|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:298.3-298.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385 ],
            "B": [ 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 401, 401, 401, 401, 401, 401, 401, 401, 401, 401, 401, 401, 401, 401, 401, 401 ],
            "Y": [ 585 ]
          }
        },
        "$techmap$lt$./compare.v:56$9.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:339$79": {
          "hide_name": 1,
          "type": "v2f_lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./compare.v:56.19-56.40|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:339.15-339.56|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:298.3-298.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 417, 417, 417, 417, 417, 417, 417, 417, 417, 417, 417, 417, 417, 417, 417, 417 ],
            "B": [ 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 433, 433, 433, 433, 433, 433, 433, 433, 433, 433, 433, 433, 433, 433, 433, 433 ],
            "Y": [ 586 ]
          }
        },
        "$techmap$lt$./compare.v:58$11.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:339$80": {
          "hide_name": 1,
          "type": "v2f_lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./compare.v:58.19-58.40|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:339.15-339.56|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:298.3-298.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529 ],
            "B": [ 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 545, 545, 545, 545, 545, 545, 545, 545, 545, 545, 545, 545, 545, 545, 545, 545 ],
            "Y": [ 588 ]
          }
        },
        "$techmap$lt$./compare.v:59$12.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:339$79": {
          "hide_name": 1,
          "type": "v2f_lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./compare.v:59.19-59.40|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:339.15-339.56|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:298.3-298.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561 ],
            "B": [ 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 577, 577, 577, 577, 577, 577, 577, 577, 577, 577, 577, 577, 577, 577, 577, 577 ],
            "Y": [ 589 ]
          }
        },
        "$techmap$techmap89$lt$./compare.v:50$4.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:89$87": {
          "hide_name": 1,
          "type": "v2f_add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./compare.v:50.18-50.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:89.16-89.32|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:67.3-67.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685 ]
          }
        },
        "$techmap$techmap89$lt$./compare.v:50$4.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:90$88": {
          "hide_name": 1,
          "type": "v2f_add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./compare.v:50.18-50.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:90.16-90.32|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:67.3-67.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717 ]
          }
        },
        "$techmap$techmap90$lt$./compare.v:47$1.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:89$87": {
          "hide_name": 1,
          "type": "v2f_add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./compare.v:47.18-47.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:89.16-89.32|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:67.3-67.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621 ]
          }
        },
        "$techmap$techmap90$lt$./compare.v:47$1.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:90$88": {
          "hide_name": 1,
          "type": "v2f_add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./compare.v:47.18-47.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:90.16-90.32|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:67.3-67.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653 ]
          }
        },
        "$techmap$techmap91$techmap$lt$./compare.v:52$6.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341$84.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:89$87": {
          "hide_name": 1,
          "type": "v2f_add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./compare.v:52.18-52.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341.15-341.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:89.16-89.32|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:67.3-67.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941 ]
          }
        },
        "$techmap$techmap91$techmap$lt$./compare.v:52$6.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341$84.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:90$88": {
          "hide_name": 1,
          "type": "v2f_add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./compare.v:52.18-52.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341.15-341.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:90.16-90.32|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:67.3-67.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973 ]
          }
        },
        "$techmap$techmap92$techmap$lt$./compare.v:51$5.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341$85.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:89$87": {
          "hide_name": 1,
          "type": "v2f_add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./compare.v:51.18-51.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341.15-341.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:89.16-89.32|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:67.3-67.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877 ]
          }
        },
        "$techmap$techmap92$techmap$lt$./compare.v:51$5.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341$85.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:90$88": {
          "hide_name": 1,
          "type": "v2f_add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./compare.v:51.18-51.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341.15-341.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:90.16-90.32|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:67.3-67.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909 ]
          }
        },
        "$techmap$techmap93$techmap$lt$./compare.v:49$3.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341$84.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:89$87": {
          "hide_name": 1,
          "type": "v2f_add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./compare.v:49.18-49.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341.15-341.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:89.16-89.32|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:67.3-67.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813 ]
          }
        },
        "$techmap$techmap93$techmap$lt$./compare.v:49$3.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341$84.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:90$88": {
          "hide_name": 1,
          "type": "v2f_add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./compare.v:49.18-49.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341.15-341.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:90.16-90.32|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:67.3-67.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845 ]
          }
        },
        "$techmap$techmap94$techmap$lt$./compare.v:48$2.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341$85.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:89$87": {
          "hide_name": 1,
          "type": "v2f_add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./compare.v:48.18-48.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341.15-341.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:89.16-89.32|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:67.3-67.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749 ]
          }
        },
        "$techmap$techmap94$techmap$lt$./compare.v:48$2.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341$85.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:90$88": {
          "hide_name": 1,
          "type": "v2f_add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./compare.v:48.18-48.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341.15-341.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:90.16-90.32|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:67.3-67.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781 ]
          }
        }
      },
      "netnames": {
        "$techmap$techmap89$lt$./compare.v:50$4.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:89$87_Y": {
          "hide_name": 1,
          "bits": [ 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685 ],
          "attributes": {
            "src": "./compare.v:50.18-50.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:89.16-89.32"
          }
        },
        "$techmap$techmap89$lt$./compare.v:50$4.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:90$88_Y": {
          "hide_name": 1,
          "bits": [ 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717 ],
          "attributes": {
            "src": "./compare.v:50.18-50.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:90.16-90.32"
          }
        },
        "$techmap$techmap90$lt$./compare.v:47$1.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:89$87_Y": {
          "hide_name": 1,
          "bits": [ 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621 ],
          "attributes": {
            "src": "./compare.v:47.18-47.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:89.16-89.32"
          }
        },
        "$techmap$techmap90$lt$./compare.v:47$1.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:90$88_Y": {
          "hide_name": 1,
          "bits": [ 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653 ],
          "attributes": {
            "src": "./compare.v:47.18-47.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:90.16-90.32"
          }
        },
        "$techmap$techmap91$techmap$lt$./compare.v:52$6.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341$84.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:89$87_Y": {
          "hide_name": 1,
          "bits": [ 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941 ],
          "attributes": {
            "src": "./compare.v:52.18-52.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341.15-341.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:89.16-89.32"
          }
        },
        "$techmap$techmap91$techmap$lt$./compare.v:52$6.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341$84.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:90$88_Y": {
          "hide_name": 1,
          "bits": [ 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973 ],
          "attributes": {
            "src": "./compare.v:52.18-52.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341.15-341.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:90.16-90.32"
          }
        },
        "$techmap$techmap92$techmap$lt$./compare.v:51$5.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341$85.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:89$87_Y": {
          "hide_name": 1,
          "bits": [ 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877 ],
          "attributes": {
            "src": "./compare.v:51.18-51.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341.15-341.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:89.16-89.32"
          }
        },
        "$techmap$techmap92$techmap$lt$./compare.v:51$5.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341$85.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:90$88_Y": {
          "hide_name": 1,
          "bits": [ 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909 ],
          "attributes": {
            "src": "./compare.v:51.18-51.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341.15-341.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:90.16-90.32"
          }
        },
        "$techmap$techmap93$techmap$lt$./compare.v:49$3.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341$84.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:89$87_Y": {
          "hide_name": 1,
          "bits": [ 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813 ],
          "attributes": {
            "src": "./compare.v:49.18-49.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341.15-341.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:89.16-89.32"
          }
        },
        "$techmap$techmap93$techmap$lt$./compare.v:49$3.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341$84.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:90$88_Y": {
          "hide_name": 1,
          "bits": [ 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845 ],
          "attributes": {
            "src": "./compare.v:49.18-49.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341.15-341.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:90.16-90.32"
          }
        },
        "$techmap$techmap94$techmap$lt$./compare.v:48$2.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341$85.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:89$87_Y": {
          "hide_name": 1,
          "bits": [ 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749 ],
          "attributes": {
            "src": "./compare.v:48.18-48.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341.15-341.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:89.16-89.32"
          }
        },
        "$techmap$techmap94$techmap$lt$./compare.v:48$2.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341$85.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:90$88_Y": {
          "hide_name": 1,
          "bits": [ 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781 ],
          "attributes": {
            "src": "./compare.v:48.18-48.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:341.15-341.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:90.16-90.32"
          }
        },
        "data_0_i": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "./compare.v:8.15-8.23"
          }
        },
        "data_0_is": {
          "hide_name": 0,
          "bits": [ 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321 ],
          "signed": 1,
          "attributes": {
            "src": "./compare.v:21.22-21.31"
          }
        },
        "data_1_i": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "./compare.v:9.15-9.23"
          }
        },
        "data_1_is": {
          "hide_name": 0,
          "bits": [ 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353 ],
          "signed": 1,
          "attributes": {
            "src": "./compare.v:22.22-22.31"
          }
        },
        "data_2_i": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "src": "./compare.v:10.15-10.23"
          }
        },
        "data_2_is": {
          "hide_name": 0,
          "bits": [ 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385 ],
          "signed": 1,
          "attributes": {
            "src": "./compare.v:23.22-23.31"
          }
        },
        "data_3_i": {
          "hide_name": 0,
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113 ],
          "attributes": {
            "src": "./compare.v:11.15-11.23"
          }
        },
        "data_3_is": {
          "hide_name": 0,
          "bits": [ 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401 ],
          "signed": 1,
          "attributes": {
            "src": "./compare.v:24.22-24.31"
          }
        },
        "data_4_i": {
          "hide_name": 0,
          "bits": [ 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
          "attributes": {
            "src": "./compare.v:12.15-12.23"
          }
        },
        "data_4_is": {
          "hide_name": 0,
          "bits": [ 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417 ],
          "signed": 1,
          "attributes": {
            "src": "./compare.v:25.22-25.31"
          }
        },
        "data_5_i": {
          "hide_name": 0,
          "bits": [ 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145 ],
          "attributes": {
            "src": "./compare.v:13.15-13.23"
          }
        },
        "data_5_is": {
          "hide_name": 0,
          "bits": [ 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433 ],
          "signed": 1,
          "attributes": {
            "src": "./compare.v:26.22-26.31"
          }
        },
        "data_6_i": {
          "hide_name": 0,
          "bits": [ 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177 ],
          "attributes": {
            "src": "./compare.v:14.15-14.23"
          }
        },
        "data_6_is": {
          "hide_name": 0,
          "bits": [ 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465 ],
          "signed": 1,
          "attributes": {
            "src": "./compare.v:27.22-27.31"
          }
        },
        "data_7_i": {
          "hide_name": 0,
          "bits": [ 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209 ],
          "attributes": {
            "src": "./compare.v:15.15-15.23"
          }
        },
        "data_7_is": {
          "hide_name": 0,
          "bits": [ 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497 ],
          "signed": 1,
          "attributes": {
            "src": "./compare.v:28.22-28.31"
          }
        },
        "data_8_i": {
          "hide_name": 0,
          "bits": [ 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241 ],
          "attributes": {
            "src": "./compare.v:16.15-16.23"
          }
        },
        "data_8_is": {
          "hide_name": 0,
          "bits": [ 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529 ],
          "signed": 1,
          "attributes": {
            "src": "./compare.v:29.22-29.31"
          }
        },
        "data_9_i": {
          "hide_name": 0,
          "bits": [ 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257 ],
          "attributes": {
            "src": "./compare.v:17.15-17.23"
          }
        },
        "data_9_is": {
          "hide_name": 0,
          "bits": [ 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545 ],
          "signed": 1,
          "attributes": {
            "src": "./compare.v:30.22-30.31"
          }
        },
        "data_a_i": {
          "hide_name": 0,
          "bits": [ 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273 ],
          "attributes": {
            "src": "./compare.v:18.15-18.23"
          }
        },
        "data_a_is": {
          "hide_name": 0,
          "bits": [ 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561 ],
          "signed": 1,
          "attributes": {
            "src": "./compare.v:31.22-31.31"
          }
        },
        "data_b_i": {
          "hide_name": 0,
          "bits": [ 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289 ],
          "attributes": {
            "src": "./compare.v:19.15-19.23"
          }
        },
        "data_b_is": {
          "hide_name": 0,
          "bits": [ 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577 ],
          "signed": 1,
          "attributes": {
            "src": "./compare.v:32.22-32.31"
          }
        },
        "q_01_o": {
          "hide_name": 0,
          "bits": [ 578 ],
          "attributes": {
            "src": "./compare.v:33.9-33.15"
          }
        },
        "q_01_os": {
          "hide_name": 0,
          "bits": [ 584 ],
          "attributes": {
            "src": "./compare.v:40.9-40.16"
          }
        },
        "q_23_o": {
          "hide_name": 0,
          "bits": [ 579 ],
          "attributes": {
            "src": "./compare.v:34.9-34.15"
          }
        },
        "q_23_os": {
          "hide_name": 0,
          "bits": [ 585 ],
          "attributes": {
            "src": "./compare.v:41.9-41.16"
          }
        },
        "q_45_o": {
          "hide_name": 0,
          "bits": [ 580 ],
          "attributes": {
            "src": "./compare.v:35.9-35.15"
          }
        },
        "q_45_os": {
          "hide_name": 0,
          "bits": [ 586 ],
          "attributes": {
            "src": "./compare.v:42.9-42.16"
          }
        },
        "q_67_o": {
          "hide_name": 0,
          "bits": [ 581 ],
          "attributes": {
            "src": "./compare.v:36.9-36.15"
          }
        },
        "q_67_os": {
          "hide_name": 0,
          "bits": [ 587 ],
          "attributes": {
            "src": "./compare.v:43.9-43.16"
          }
        },
        "q_89_o": {
          "hide_name": 0,
          "bits": [ 582 ],
          "attributes": {
            "src": "./compare.v:37.9-37.15"
          }
        },
        "q_89_os": {
          "hide_name": 0,
          "bits": [ 588 ],
          "attributes": {
            "src": "./compare.v:44.9-44.16"
          }
        },
        "q_ab_o": {
          "hide_name": 0,
          "bits": [ 583 ],
          "attributes": {
            "src": "./compare.v:38.9-38.15"
          }
        },
        "q_ab_os": {
          "hide_name": 0,
          "bits": [ 589 ],
          "attributes": {
            "src": "./compare.v:45.9-45.16"
          }
        }
      }
    }
  }
}
