# full_adder
basic System Verilog implementation

this is the overall view.x
![image](https://github.com/CroosJJSE/full_adder/assets/141708783/db894315-9205-4f66-bfa6-025c7f27d62b)
