Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri May 16 21:26:53 2025
| Host         : DESKTOP-1C6V4N9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7a100t-fgg484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  119         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (119)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (235)
5. checking no_input_delay (33)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (119)
--------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: clk_25M (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_A (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_B (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: clk_F (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (235)
--------------------------------------------------
 There are 235 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  249          inf        0.000                      0                  249           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           249 Endpoints
Min Delay           249 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FR_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.077ns  (logic 1.465ns (14.539%)  route 8.612ns (85.461%))
  Logic Levels:           8  (FDCE=1 LUT3=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y88         FDCE                         0.000     0.000 r  B_reg[4]/C
    SLICE_X89Y88         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  B_reg[4]/Q
                         net (fo=115, routed)         4.193     4.572    B_reg_n_0_[4]
    SLICE_X88Y101        LUT5 (Prop_lut5_I1_O)        0.118     4.690 f  F[28]_i_22/O
                         net (fo=4, routed)           0.824     5.514    F[28]_i_22_n_0
    SLICE_X89Y100        LUT6 (Prop_lut6_I0_O)        0.264     5.778 f  F[28]_i_13/O
                         net (fo=2, routed)           0.545     6.323    F[28]_i_13_n_0
    SLICE_X88Y102        LUT3 (Prop_lut3_I2_O)        0.125     6.448 f  F[27]_i_8/O
                         net (fo=1, routed)           0.789     7.237    F[27]_i_8_n_0
    SLICE_X85Y104        LUT6 (Prop_lut6_I3_O)        0.264     7.501 f  F[27]_i_4/O
                         net (fo=1, routed)           0.395     7.895    F[27]_i_4_n_0
    SLICE_X83Y104        LUT6 (Prop_lut6_I5_O)        0.105     8.000 f  F[27]_i_1/O
                         net (fo=2, routed)           1.055     9.055    F[27]
    SLICE_X81Y103        LUT6 (Prop_lut6_I5_O)        0.105     9.160 f  FR[3]_i_5/O
                         net (fo=1, routed)           0.812     9.972    FR[3]_i_5_n_0
    SLICE_X80Y100        LUT6 (Prop_lut6_I2_O)        0.105    10.077 r  FR[3]_i_2/O
                         net (fo=1, routed)           0.000    10.077    p_3_out[3]
    SLICE_X80Y100        FDRE                                         r  FR_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.620ns  (logic 3.567ns (37.078%)  route 6.053ns (62.922%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y92         FDCE                         0.000     0.000 r  F_reg[3]/C
    SLICE_X80Y92         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  F_reg[3]/Q
                         net (fo=5, routed)           1.135     1.568    uut/uu1/Q[2]
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.105     1.673 r  uut/uu1/SEG_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.673    uut/uu1/SEG_OBUF[7]_inst_i_9_n_0
    SLICE_X81Y101        MUXF7 (Prop_muxf7_I1_O)      0.206     1.879 r  uut/uu1/SEG_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           3.382     5.261    uut/uu1/Data_4__27[3]
    SLICE_X0Y131         LUT4 (Prop_lut4_I3_O)        0.266     5.527 r  uut/uu1/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.536     7.063    SEG_OBUF[5]
    J22                  OBUF (Prop_obuf_I_O)         2.557     9.620 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.620    SEG[5]
    J22                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.353ns  (logic 3.311ns (35.399%)  route 6.042ns (64.601%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDCE                         0.000     0.000 r  F_reg[29]/C
    SLICE_X83Y102        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  F_reg[29]/Q
                         net (fo=5, routed)           1.115     1.494    uut/uu1/Q[28]
    SLICE_X81Y102        LUT6 (Prop_lut6_I5_O)        0.105     1.599 r  uut/uu1/SEG_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.599    uut/uu1/SEG_OBUF[7]_inst_i_10_n_0
    SLICE_X81Y102        MUXF7 (Prop_muxf7_I0_O)      0.178     1.777 r  uut/uu1/SEG_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           3.426     5.203    uut/uu1/Data_4__27[1]
    SLICE_X0Y131         LUT4 (Prop_lut4_I2_O)        0.252     5.455 r  uut/uu1/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.501     6.956    SEG_OBUF[6]
    G20                  OBUF (Prop_obuf_I_O)         2.397     9.353 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.353    SEG[6]
    G20                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.341ns  (logic 3.492ns (37.389%)  route 5.848ns (62.611%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDCE                         0.000     0.000 r  F_reg[12]/C
    SLICE_X83Y96         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  F_reg[12]/Q
                         net (fo=4, routed)           1.073     1.452    uut/uu1/Q[11]
    SLICE_X81Y102        LUT6 (Prop_lut6_I3_O)        0.105     1.557 r  uut/uu1/SEG_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.557    uut/uu1/SEG_OBUF[7]_inst_i_7_n_0
    SLICE_X81Y102        MUXF7 (Prop_muxf7_I1_O)      0.206     1.763 r  uut/uu1/SEG_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           3.228     4.991    uut/uu1/Data_4__27[4]
    SLICE_X0Y131         LUT4 (Prop_lut4_I0_O)        0.260     5.251 r  uut/uu1/SEG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.548     6.798    SEG_OBUF[7]
    H19                  OBUF (Prop_obuf_I_O)         2.542     9.341 r  SEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.341    SEG[7]
    H19                                                               r  SEG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.298ns  (logic 3.383ns (36.389%)  route 5.915ns (63.611%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y92         FDCE                         0.000     0.000 r  F_reg[3]/C
    SLICE_X80Y92         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  F_reg[3]/Q
                         net (fo=5, routed)           1.135     1.568    uut/uu1/Q[2]
    SLICE_X81Y101        LUT6 (Prop_lut6_I0_O)        0.105     1.673 r  uut/uu1/SEG_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.673    uut/uu1/SEG_OBUF[7]_inst_i_9_n_0
    SLICE_X81Y101        MUXF7 (Prop_muxf7_I1_O)      0.206     1.879 r  uut/uu1/SEG_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           3.382     5.261    uut/uu1/Data_4__27[3]
    SLICE_X0Y131         LUT4 (Prop_lut4_I2_O)        0.250     5.511 r  uut/uu1/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.398     6.909    SEG_OBUF[3]
    K21                  OBUF (Prop_obuf_I_O)         2.389     9.298 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.298    SEG[3]
    K21                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.196ns  (logic 3.514ns (38.208%)  route 5.682ns (61.792%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDCE                         0.000     0.000 r  F_reg[12]/C
    SLICE_X83Y96         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  F_reg[12]/Q
                         net (fo=4, routed)           1.073     1.452    uut/uu1/Q[11]
    SLICE_X81Y102        LUT6 (Prop_lut6_I3_O)        0.105     1.557 r  uut/uu1/SEG_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.557    uut/uu1/SEG_OBUF[7]_inst_i_7_n_0
    SLICE_X81Y102        MUXF7 (Prop_muxf7_I1_O)      0.206     1.763 r  uut/uu1/SEG_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           3.234     4.997    uut/uu1/Data_4__27[4]
    SLICE_X0Y131         LUT4 (Prop_lut4_I0_O)        0.260     5.257 r  uut/uu1/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.375     6.632    SEG_OBUF[4]
    K22                  OBUF (Prop_obuf_I_O)         2.564     9.196 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.196    SEG[4]
    K22                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.136ns  (logic 3.326ns (36.409%)  route 5.810ns (63.591%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDCE                         0.000     0.000 r  F_reg[12]/C
    SLICE_X83Y96         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  F_reg[12]/Q
                         net (fo=4, routed)           1.073     1.452    uut/uu1/Q[11]
    SLICE_X81Y102        LUT6 (Prop_lut6_I3_O)        0.105     1.557 r  uut/uu1/SEG_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.557    uut/uu1/SEG_OBUF[7]_inst_i_7_n_0
    SLICE_X81Y102        MUXF7 (Prop_muxf7_I1_O)      0.206     1.763 r  uut/uu1/SEG_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           3.234     4.997    uut/uu1/Data_4__27[4]
    SLICE_X0Y131         LUT4 (Prop_lut4_I0_O)        0.250     5.247 r  uut/uu1/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.503     6.750    SEG_OBUF[2]
    H20                  OBUF (Prop_obuf_I_O)         2.386     9.136 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.136    SEG[2]
    H20                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.044ns  (logic 3.332ns (36.839%)  route 5.712ns (63.161%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDCE                         0.000     0.000 r  F_reg[12]/C
    SLICE_X83Y96         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  F_reg[12]/Q
                         net (fo=4, routed)           1.073     1.452    uut/uu1/Q[11]
    SLICE_X81Y102        LUT6 (Prop_lut6_I3_O)        0.105     1.557 r  uut/uu1/SEG_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.557    uut/uu1/SEG_OBUF[7]_inst_i_7_n_0
    SLICE_X81Y102        MUXF7 (Prop_muxf7_I1_O)      0.206     1.763 r  uut/uu1/SEG_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           3.228     4.991    uut/uu1/Data_4__27[4]
    SLICE_X0Y131         LUT4 (Prop_lut4_I0_O)        0.250     5.241 r  uut/uu1/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.412     6.652    SEG_OBUF[1]
    H22                  OBUF (Prop_obuf_I_O)         2.392     9.044 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.044    SEG[1]
    H22                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            F_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.968ns  (logic 1.260ns (14.049%)  route 7.708ns (85.951%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y88         FDCE                         0.000     0.000 r  B_reg[4]/C
    SLICE_X89Y88         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  B_reg[4]/Q
                         net (fo=115, routed)         4.365     4.744    B_reg_n_0_[4]
    SLICE_X87Y100        LUT5 (Prop_lut5_I1_O)        0.115     4.859 r  F[26]_i_15/O
                         net (fo=4, routed)           0.473     5.332    F[26]_i_15_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I0_O)        0.267     5.599 r  F[26]_i_12/O
                         net (fo=2, routed)           0.668     6.267    F[26]_i_12_n_0
    SLICE_X86Y101        LUT3 (Prop_lut3_I2_O)        0.119     6.386 r  F[25]_i_8/O
                         net (fo=1, routed)           0.675     7.061    F[25]_i_8_n_0
    SLICE_X86Y103        LUT6 (Prop_lut6_I3_O)        0.275     7.336 r  F[25]_i_4/O
                         net (fo=1, routed)           1.036     8.371    F[25]_i_4_n_0
    SLICE_X80Y103        LUT6 (Prop_lut6_I5_O)        0.105     8.476 r  F[25]_i_1/O
                         net (fo=2, routed)           0.492     8.968    F[25]
    SLICE_X81Y103        FDCE                                         r  F_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            F_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.521ns  (logic 1.076ns (12.627%)  route 7.445ns (87.373%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y88         FDCE                         0.000     0.000 r  B_reg[4]/C
    SLICE_X89Y88         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  B_reg[4]/Q
                         net (fo=115, routed)         4.365     4.744    B_reg_n_0_[4]
    SLICE_X87Y100        LUT5 (Prop_lut5_I1_O)        0.115     4.859 r  F[26]_i_15/O
                         net (fo=4, routed)           0.473     5.332    F[26]_i_15_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I0_O)        0.267     5.599 r  F[26]_i_12/O
                         net (fo=2, routed)           0.664     6.263    F[26]_i_12_n_0
    SLICE_X88Y102        LUT3 (Prop_lut3_I0_O)        0.105     6.368 r  F[26]_i_8/O
                         net (fo=1, routed)           0.810     7.178    F[26]_i_8_n_0
    SLICE_X84Y104        LUT6 (Prop_lut6_I3_O)        0.105     7.283 r  F[26]_i_4/O
                         net (fo=1, routed)           0.657     7.941    F[26]_i_4_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I5_O)        0.105     8.046 r  F[26]_i_1/O
                         net (fo=2, routed)           0.476     8.521    F[26]
    SLICE_X81Y103        FDCE                                         r  F_reg[26]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 F_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            F_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.103%)  route 0.134ns (41.897%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y103        FDCE                         0.000     0.000 r  F_reg[28]/C
    SLICE_X81Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  F_reg[28]/Q
                         net (fo=4, routed)           0.134     0.275    F_reg_n_0_[28]
    SLICE_X81Y103        LUT6 (Prop_lut6_I0_O)        0.045     0.320 r  F[28]_i_1/O
                         net (fo=2, routed)           0.000     0.320    F[28]
    SLICE_X81Y103        FDCE                                         r  F_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            F_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDCE                         0.000     0.000 r  F_reg[29]/C
    SLICE_X83Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  F_reg[29]/Q
                         net (fo=5, routed)           0.167     0.308    F_reg_n_0_[29]
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.045     0.353 r  F[29]_i_1/O
                         net (fo=1, routed)           0.000     0.353    F[29]
    SLICE_X83Y102        FDCE                                         r  F_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/uu1/BIT_SEL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/uu1/BIT_SEL_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.209ns (58.555%)  route 0.148ns (41.445%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE                         0.000     0.000 r  uut/uu1/BIT_SEL_reg[0]/C
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uut/uu1/BIT_SEL_reg[0]/Q
                         net (fo=12, routed)          0.148     0.312    uut/uu1/BIT_SEL_reg[0]_0
    SLICE_X74Y101        LUT2 (Prop_lut2_I1_O)        0.045     0.357 r  uut/uu1/BIT_SEL[0]_i_1/O
                         net (fo=1, routed)           0.000     0.357    uut/uu1/BIT_SEL[0]_i_1_n_0
    SLICE_X74Y101        FDRE                                         r  uut/uu1/BIT_SEL_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            F_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.230%)  route 0.177ns (48.770%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDCE                         0.000     0.000 r  F_reg[31]/C
    SLICE_X83Y104        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  F_reg[31]/Q
                         net (fo=5, routed)           0.177     0.318    F_reg_n_0_[31]
    SLICE_X83Y104        LUT6 (Prop_lut6_I0_O)        0.045     0.363 r  F[31]_i_1/O
                         net (fo=1, routed)           0.000     0.363    F[31]
    SLICE_X83Y104        FDCE                                         r  F_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            F_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.989%)  route 0.179ns (49.011%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDCE                         0.000     0.000 r  F_reg[30]/C
    SLICE_X83Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  F_reg[30]/Q
                         net (fo=5, routed)           0.179     0.320    F_reg_n_0_[30]
    SLICE_X83Y103        LUT6 (Prop_lut6_I0_O)        0.045     0.365 r  F[30]_i_1/O
                         net (fo=1, routed)           0.000     0.365    F[30]
    SLICE_X83Y103        FDCE                                         r  F_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            F_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.051%)  route 0.193ns (50.949%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDCE                         0.000     0.000 r  F_reg[4]/C
    SLICE_X81Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  F_reg[4]/Q
                         net (fo=5, routed)           0.193     0.334    F_reg_n_0_[4]
    SLICE_X81Y94         LUT6 (Prop_lut6_I0_O)        0.045     0.379 r  F[4]_i_1/O
                         net (fo=1, routed)           0.000     0.379    F[4]
    SLICE_X81Y94         FDCE                                         r  F_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/uu1/BIT_SEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/uu1/BIT_SEL_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.207ns (52.427%)  route 0.188ns (47.573%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE                         0.000     0.000 r  uut/uu1/BIT_SEL_reg[1]/C
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uut/uu1/BIT_SEL_reg[1]/Q
                         net (fo=11, routed)          0.188     0.352    uut/uu1/BIT_SEL_reg[1]_0
    SLICE_X74Y101        LUT4 (Prop_lut4_I1_O)        0.043     0.395 r  uut/uu1/BIT_SEL[2]_i_1/O
                         net (fo=1, routed)           0.000     0.395    uut/uu1/BIT_SEL[2]_i_1_n_0
    SLICE_X74Y101        FDRE                                         r  uut/uu1/BIT_SEL_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/uu1/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/uu1/cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.274ns (69.208%)  route 0.122ns (30.792%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y97         FDRE                         0.000     0.000 r  uut/uu1/cnt_reg[10]/C
    SLICE_X74Y97         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uut/uu1/cnt_reg[10]/Q
                         net (fo=3, routed)           0.122     0.286    uut/uu1/cnt_reg[10]
    SLICE_X74Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.396 r  uut/uu1/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.396    uut/uu1/cnt_reg[8]_i_1_n_5
    SLICE_X74Y97         FDRE                                         r  uut/uu1/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/uu1/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/uu1/cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y96         FDRE                         0.000     0.000 r  uut/uu1/cnt_reg[6]/C
    SLICE_X74Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uut/uu1/cnt_reg[6]/Q
                         net (fo=2, routed)           0.123     0.287    uut/uu1/cnt_reg[6]
    SLICE_X74Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.397 r  uut/uu1/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.397    uut/uu1/cnt_reg[4]_i_1_n_5
    SLICE_X74Y96         FDRE                                         r  uut/uu1/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/uu1/BIT_SEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/uu1/BIT_SEL_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.209ns (52.666%)  route 0.188ns (47.334%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE                         0.000     0.000 r  uut/uu1/BIT_SEL_reg[1]/C
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uut/uu1/BIT_SEL_reg[1]/Q
                         net (fo=11, routed)          0.188     0.352    uut/uu1/BIT_SEL_reg[1]_0
    SLICE_X74Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.397 r  uut/uu1/BIT_SEL[1]_i_1/O
                         net (fo=1, routed)           0.000     0.397    uut/uu1/BIT_SEL[1]_i_1_n_0
    SLICE_X74Y101        FDRE                                         r  uut/uu1/BIT_SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------





