// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.4
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module right_r (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        cp_V,
        pp_rot_V_address0,
        pp_rot_V_ce0,
        pp_rot_V_we0,
        pp_rot_V_d0,
        pp_rot_V_q0,
        pp_tile_V_address0,
        pp_tile_V_ce0,
        pp_tile_V_we0,
        pp_tile_V_d0,
        pp_tile_V_q0,
        avail_V_i,
        avail_V_o,
        avail_V_o_ap_vld,
        side_V,
        tiles_V_address0,
        tiles_V_ce0,
        tiles_V_q0,
        colours_V_address0,
        colours_V_ce0,
        colours_V_q0,
        colours_V_address1,
        colours_V_ce1,
        colours_V_q1,
        ap_return
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] cp_V;
output  [5:0] pp_rot_V_address0;
output   pp_rot_V_ce0;
output   pp_rot_V_we0;
output  [1:0] pp_rot_V_d0;
input  [1:0] pp_rot_V_q0;
output  [5:0] pp_tile_V_address0;
output   pp_tile_V_ce0;
output   pp_tile_V_we0;
output  [7:0] pp_tile_V_d0;
input  [7:0] pp_tile_V_q0;
input  [35:0] avail_V_i;
output  [35:0] avail_V_o;
output   avail_V_o_ap_vld;
input  [7:0] side_V;
output  [7:0] tiles_V_address0;
output   tiles_V_ce0;
input  [3:0] tiles_V_q0;
output  [3:0] colours_V_address0;
output   colours_V_ce0;
input  [35:0] colours_V_q0;
output  [3:0] colours_V_address1;
output   colours_V_ce1;
input  [35:0] colours_V_q1;
output  [0:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] pp_rot_V_address0;
reg pp_rot_V_ce0;
reg pp_rot_V_we0;
reg[1:0] pp_rot_V_d0;
reg[5:0] pp_tile_V_address0;
reg pp_tile_V_ce0;
reg pp_tile_V_we0;
reg[35:0] avail_V_o;
reg avail_V_o_ap_vld;
reg[7:0] tiles_V_address0;
reg tiles_V_ce0;
reg colours_V_ce0;
reg colours_V_ce1;
reg[0:0] ap_return;
reg   [4:0] ap_CS_fsm = 5'b00000;
wire   [63:0] tmp_fu_181_p1;
reg   [63:0] tmp_reg_468;
reg   [5:0] pp_rot_V_addr_reg_473;
wire   [0:0] tmp_s_fu_186_p2;
reg   [0:0] tmp_s_reg_478;
reg   [5:0] pp_tile_V_addr_reg_482;
wire   [7:0] left_V_fu_192_p2;
reg   [7:0] left_V_reg_487;
reg   [0:0] tmp_36_reg_509;
reg   [3:0] tiles_V_load_6_reg_530;
reg   [0:0] tmp_35_reg_535;
wire   [35:0] possible_V_fu_361_p2;
reg   [35:0] possible_V_reg_571;
wire   [35:0] possible_V_4_fu_380_p3;
reg   [35:0] possible_V_4_reg_576;
wire   [15:0] r_V_7_fu_390_p2;
reg   [15:0] r_V_7_reg_581;
wire   [35:0] tmp1_fu_396_p2;
reg   [35:0] tmp1_reg_586;
wire   [7:0] t_V_fu_402_p2;
reg   [7:0] p_078_0_in_reg_145;
wire   [0:0] tmp_8_fu_438_p2;
wire   [0:0] tmp_6_fu_413_p2;
reg   [0:0] p_s_phi_fu_158_p6;
reg   [0:0] p_s_reg_154;
wire   [63:0] tmp_i23_i_fu_231_p1;
wire   [63:0] tmp_26_fu_251_p1;
wire   [63:0] tmp_i_i_fu_289_p1;
wire   [63:0] tmp_24_fu_303_p1;
wire   [63:0] tmp_3_fu_337_p1;
wire   [63:0] tmp_4_fu_342_p1;
wire   [35:0] tmp_9_fu_450_p2;
wire   [1:0] grp_fu_170_p2;
wire   [8:0] grp_fu_209_p0;
wire   [8:0] grp_fu_209_p1;
wire   [7:0] grp_fu_219_p0;
wire   [7:0] grp_fu_219_p1;
wire   [7:0] up_V_fu_215_p2;
wire   [1:0] r_V_3_fu_237_p2;
wire   [9:0] tmp_25_fu_243_p3;
wire   [8:0] grp_fu_209_p2;
wire   [7:0] r_V_14_fu_256_p1;
wire   [7:0] grp_fu_219_p2;
wire   [8:0] tmp_61_i_fu_268_p0;
wire   [8:0] tmp_60_i_cast_fu_264_p1;
wire   [0:0] tmp_61_i_fu_268_p2;
wire   [7:0] this_assign_i_fu_274_p3;
wire   [9:0] tmp_23_fu_295_p3;
wire   [4:0] tmp_63_i_cast_fu_308_p1;
wire   [4:0] p_i_fu_312_p3;
wire   [4:0] tmp_65_i_cast_fu_323_p1;
wire   [4:0] p_5_i_fu_326_p3;
wire   [7:0] tmp_3_fu_337_p0;
wire   [7:0] tmp_4_fu_342_p0;
wire   [35:0] tmp_2_fu_347_p1;
wire   [35:0] r_V_fu_351_p2;
wire   [7:0] r_V_7_fu_390_p0;
wire   [15:0] lhs_V_fu_387_p1;
wire   [7:0] r_V_7_fu_390_p1;
wire   [35:0] possible_V_3_fu_373_p3;
wire   [15:0] tmp_36_cast_fu_409_p1;
wire   [35:0] tmp_7_fu_418_p1;
wire   [35:0] r_V_15_fu_422_p2;
wire   [35:0] tmp2_fu_428_p2;
wire   [35:0] r_V_9_fu_433_p2;
wire   [35:0] p_4_fu_444_p2;
reg    toplevel_sdiv_9s_9ns_9_12_U10_ap_start;
wire    grp_fu_209_ce;
reg    toplevel_udiv_8ns_8ns_8_11_U11_ap_start;
wire    grp_fu_219_ce;
reg   [0:0] ap_return_preg = 1'b0;
reg   [4:0] ap_NS_fsm;
reg    ap_sig_bdd_406;
reg    ap_sig_bdd_146;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 5'b00000;
parameter    ap_ST_st2_fsm_1 = 5'b1;
parameter    ap_ST_st3_fsm_2 = 5'b10;
parameter    ap_ST_st4_fsm_3 = 5'b11;
parameter    ap_ST_st5_fsm_4 = 5'b100;
parameter    ap_ST_st6_fsm_5 = 5'b101;
parameter    ap_ST_st7_fsm_6 = 5'b110;
parameter    ap_ST_st8_fsm_7 = 5'b111;
parameter    ap_ST_st9_fsm_8 = 5'b1000;
parameter    ap_ST_st10_fsm_9 = 5'b1001;
parameter    ap_ST_st11_fsm_10 = 5'b1010;
parameter    ap_ST_st12_fsm_11 = 5'b1011;
parameter    ap_ST_st13_fsm_12 = 5'b1100;
parameter    ap_ST_st14_fsm_13 = 5'b1101;
parameter    ap_ST_st15_fsm_14 = 5'b1110;
parameter    ap_ST_st16_fsm_15 = 5'b1111;
parameter    ap_ST_st17_fsm_16 = 5'b10000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv5_1F = 5'b11111;
parameter    ap_const_lv36_1 = 36'b1;
parameter    ap_const_lv36_FFFFFFFFF = 36'b111111111111111111111111111111111111;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv36_0 = 36'b000000000000000000000000000000000000;
parameter    ap_true = 1'b1;


toplevel_sdiv_9s_9ns_9_12 #(
    .ID( 10 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
toplevel_sdiv_9s_9ns_9_12_U10(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .start( toplevel_sdiv_9s_9ns_9_12_U10_ap_start ),
    .din0( grp_fu_209_p0 ),
    .din1( grp_fu_209_p1 ),
    .ce( grp_fu_209_ce ),
    .dout( grp_fu_209_p2 )
);

toplevel_udiv_8ns_8ns_8_11 #(
    .ID( 11 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
toplevel_udiv_8ns_8ns_8_11_U11(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .start( toplevel_udiv_8ns_8ns_8_11_U11_ap_start ),
    .din0( grp_fu_219_p0 ),
    .din1( grp_fu_219_p1 ),
    .ce( grp_fu_219_ce ),
    .dout( grp_fu_219_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_return_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_return_preg
    if (ap_rst == 1'b1) begin
        ap_return_preg <= ap_const_lv1_0;
    end else begin
        if (((ap_ST_st17_fsm_16 == ap_CS_fsm) & ((tmp_s_reg_478 == ap_const_lv1_0) | (ap_const_lv1_0 == tmp_8_fu_438_p2) | (ap_const_lv1_0 == tmp_6_fu_413_p2)))) begin
            ap_return_preg <= p_s_phi_fu_158_p6;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st17_fsm_16 == ap_CS_fsm) & ~(tmp_s_reg_478 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_8_fu_438_p2) & ~(ap_const_lv1_0 == tmp_6_fu_413_p2))) begin
        p_078_0_in_reg_145 <= t_V_fu_402_p2;
    end else if ((ap_ST_st16_fsm_15 == ap_CS_fsm)) begin
        p_078_0_in_reg_145 <= pp_tile_V_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st17_fsm_16 == ap_CS_fsm) & ~(tmp_s_reg_478 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_6_fu_413_p2))) begin
        p_s_reg_154 <= ap_const_lv1_0;
    end else if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_s_fu_186_p2 == ap_const_lv1_0)) | ((ap_ST_st17_fsm_16 == ap_CS_fsm) & ~(tmp_s_reg_478 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_8_fu_438_p2) & ~(ap_const_lv1_0 == tmp_6_fu_413_p2)))) begin
        p_s_reg_154 <= ap_const_lv1_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_186_p2 == ap_const_lv1_0))) begin
        left_V_reg_487 <= left_V_fu_192_p2;
        pp_tile_V_addr_reg_482 <= tmp_reg_468;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st16_fsm_15 == ap_CS_fsm)) begin
        possible_V_4_reg_576 <= possible_V_4_fu_380_p3;
        possible_V_reg_571 <= possible_V_fu_361_p2;
        r_V_7_reg_581 <= r_V_7_fu_390_p2;
        tmp1_reg_586 <= tmp1_fu_396_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        pp_rot_V_addr_reg_473 <= tmp_fu_181_p1;
        tmp_reg_468[0] <= tmp_fu_181_p1[0];
tmp_reg_468[1] <= tmp_fu_181_p1[1];
tmp_reg_468[2] <= tmp_fu_181_p1[2];
tmp_reg_468[3] <= tmp_fu_181_p1[3];
tmp_reg_468[4] <= tmp_fu_181_p1[4];
tmp_reg_468[5] <= tmp_fu_181_p1[5];
tmp_reg_468[6] <= tmp_fu_181_p1[6];
tmp_reg_468[7] <= tmp_fu_181_p1[7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_lv1_0 == tmp_36_reg_509) & (ap_ST_st5_fsm_4 == ap_CS_fsm))) begin
        tiles_V_load_6_reg_530 <= tiles_V_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st13_fsm_12 == ap_CS_fsm)) begin
        tmp_35_reg_535 <= this_assign_i_fu_274_p3[ap_const_lv32_7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        tmp_36_reg_509 <= up_V_fu_215_p2[ap_const_lv32_7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        tmp_s_reg_478 <= tmp_s_fu_186_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm or tmp_s_reg_478 or tmp_8_fu_438_p2 or tmp_6_fu_413_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) | ((ap_ST_st17_fsm_16 == ap_CS_fsm) & ((tmp_s_reg_478 == ap_const_lv1_0) | (ap_const_lv1_0 == tmp_8_fu_438_p2) | (ap_const_lv1_0 == tmp_6_fu_413_p2))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or tmp_s_reg_478 or tmp_8_fu_438_p2 or tmp_6_fu_413_p2)
begin
    if (((ap_ST_st17_fsm_16 == ap_CS_fsm) & ((tmp_s_reg_478 == ap_const_lv1_0) | (ap_const_lv1_0 == tmp_8_fu_438_p2) | (ap_const_lv1_0 == tmp_6_fu_413_p2)))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_return assign process. ///
always @ (ap_CS_fsm or tmp_s_reg_478 or tmp_8_fu_438_p2 or tmp_6_fu_413_p2 or p_s_phi_fu_158_p6 or ap_return_preg)
begin
    if (((ap_ST_st17_fsm_16 == ap_CS_fsm) & ((tmp_s_reg_478 == ap_const_lv1_0) | (ap_const_lv1_0 == tmp_8_fu_438_p2) | (ap_const_lv1_0 == tmp_6_fu_413_p2)))) begin
        ap_return = p_s_phi_fu_158_p6;
    end else begin
        ap_return = ap_return_preg;
    end
end

/// avail_V_o assign process. ///
always @ (ap_CS_fsm or avail_V_i or tmp_s_reg_478 or possible_V_fu_361_p2 or tmp_8_fu_438_p2 or tmp_6_fu_413_p2 or tmp_9_fu_450_p2)
begin
    if (((ap_ST_st17_fsm_16 == ap_CS_fsm) & ~(tmp_s_reg_478 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_8_fu_438_p2) & ~(ap_const_lv1_0 == tmp_6_fu_413_p2))) begin
        avail_V_o = tmp_9_fu_450_p2;
    end else if ((ap_ST_st16_fsm_15 == ap_CS_fsm)) begin
        avail_V_o = possible_V_fu_361_p2;
    end else begin
        avail_V_o = avail_V_i;
    end
end

/// avail_V_o_ap_vld assign process. ///
always @ (ap_CS_fsm or tmp_s_reg_478 or tmp_8_fu_438_p2 or tmp_6_fu_413_p2)
begin
    if (((ap_ST_st16_fsm_15 == ap_CS_fsm) | ((ap_ST_st17_fsm_16 == ap_CS_fsm) & ~(tmp_s_reg_478 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_8_fu_438_p2) & ~(ap_const_lv1_0 == tmp_6_fu_413_p2)))) begin
        avail_V_o_ap_vld = ap_const_logic_1;
    end else begin
        avail_V_o_ap_vld = ap_const_logic_0;
    end
end

/// colours_V_ce0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st15_fsm_14 == ap_CS_fsm)) begin
        colours_V_ce0 = ap_const_logic_1;
    end else begin
        colours_V_ce0 = ap_const_logic_0;
    end
end

/// colours_V_ce1 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st15_fsm_14 == ap_CS_fsm)) begin
        colours_V_ce1 = ap_const_logic_1;
    end else begin
        colours_V_ce1 = ap_const_logic_0;
    end
end

/// p_s_phi_fu_158_p6 assign process. ///
always @ (tmp_6_fu_413_p2 or p_s_reg_154 or ap_sig_bdd_406 or ap_sig_bdd_146)
begin
    if (ap_sig_bdd_146) begin
        if ((ap_const_lv1_0 == tmp_6_fu_413_p2)) begin
            p_s_phi_fu_158_p6 = ap_const_lv1_0;
        end else if (ap_sig_bdd_406) begin
            p_s_phi_fu_158_p6 = ap_const_lv1_1;
        end else begin
            p_s_phi_fu_158_p6 = p_s_reg_154;
        end
    end else begin
        p_s_phi_fu_158_p6 = p_s_reg_154;
    end
end

/// pp_rot_V_address0 assign process. ///
always @ (ap_CS_fsm or tmp_fu_181_p1 or pp_rot_V_addr_reg_473 or tmp_i23_i_fu_231_p1 or tmp_i_i_fu_289_p1)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) | (ap_ST_st17_fsm_16 == ap_CS_fsm))) begin
        pp_rot_V_address0 = pp_rot_V_addr_reg_473;
    end else if ((ap_ST_st13_fsm_12 == ap_CS_fsm)) begin
        pp_rot_V_address0 = tmp_i_i_fu_289_p1;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        pp_rot_V_address0 = tmp_i23_i_fu_231_p1;
    end else if ((ap_ST_st1_fsm_0 == ap_CS_fsm)) begin
        pp_rot_V_address0 = tmp_fu_181_p1;
    end else begin
        pp_rot_V_address0 = 'bx;
    end
end

/// pp_rot_V_ce0 assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0)) | (ap_ST_st2_fsm_1 == ap_CS_fsm) | (ap_ST_st3_fsm_2 == ap_CS_fsm) | (ap_ST_st13_fsm_12 == ap_CS_fsm) | (ap_ST_st17_fsm_16 == ap_CS_fsm))) begin
        pp_rot_V_ce0 = ap_const_logic_1;
    end else begin
        pp_rot_V_ce0 = ap_const_logic_0;
    end
end

/// pp_rot_V_d0 assign process. ///
always @ (ap_CS_fsm or grp_fu_170_p2)
begin
    if ((ap_ST_st17_fsm_16 == ap_CS_fsm)) begin
        pp_rot_V_d0 = ap_const_lv2_0;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        pp_rot_V_d0 = grp_fu_170_p2;
    end else begin
        pp_rot_V_d0 = 'bx;
    end
end

/// pp_rot_V_we0 assign process. ///
always @ (ap_CS_fsm or tmp_s_fu_186_p2 or tmp_s_reg_478 or tmp_8_fu_438_p2 or tmp_6_fu_413_p2)
begin
    if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_s_fu_186_p2 == ap_const_lv1_0)) | ((ap_ST_st17_fsm_16 == ap_CS_fsm) & ~(tmp_s_reg_478 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_8_fu_438_p2) & ~(ap_const_lv1_0 == tmp_6_fu_413_p2)))) begin
        pp_rot_V_we0 = ap_const_logic_1;
    end else begin
        pp_rot_V_we0 = ap_const_logic_0;
    end
end

/// pp_tile_V_address0 assign process. ///
always @ (ap_CS_fsm or pp_tile_V_addr_reg_482 or tmp_i23_i_fu_231_p1 or tmp_i_i_fu_289_p1)
begin
    if (((ap_ST_st15_fsm_14 == ap_CS_fsm) | (ap_ST_st17_fsm_16 == ap_CS_fsm))) begin
        pp_tile_V_address0 = pp_tile_V_addr_reg_482;
    end else if ((ap_ST_st13_fsm_12 == ap_CS_fsm)) begin
        pp_tile_V_address0 = tmp_i_i_fu_289_p1;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        pp_tile_V_address0 = tmp_i23_i_fu_231_p1;
    end else begin
        pp_tile_V_address0 = 'bx;
    end
end

/// pp_tile_V_ce0 assign process. ///
always @ (ap_CS_fsm)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) | (ap_ST_st13_fsm_12 == ap_CS_fsm) | (ap_ST_st15_fsm_14 == ap_CS_fsm) | (ap_ST_st17_fsm_16 == ap_CS_fsm))) begin
        pp_tile_V_ce0 = ap_const_logic_1;
    end else begin
        pp_tile_V_ce0 = ap_const_logic_0;
    end
end

/// pp_tile_V_we0 assign process. ///
always @ (ap_CS_fsm or tmp_s_reg_478 or tmp_8_fu_438_p2 or tmp_6_fu_413_p2)
begin
    if (((ap_ST_st17_fsm_16 == ap_CS_fsm) & ~(tmp_s_reg_478 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_8_fu_438_p2) & ~(ap_const_lv1_0 == tmp_6_fu_413_p2))) begin
        pp_tile_V_we0 = ap_const_logic_1;
    end else begin
        pp_tile_V_we0 = ap_const_logic_0;
    end
end

/// tiles_V_address0 assign process. ///
always @ (ap_CS_fsm or tmp_26_fu_251_p1 or tmp_24_fu_303_p1)
begin
    if ((ap_ST_st14_fsm_13 == ap_CS_fsm)) begin
        tiles_V_address0 = tmp_24_fu_303_p1;
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        tiles_V_address0 = tmp_26_fu_251_p1;
    end else begin
        tiles_V_address0 = 'bx;
    end
end

/// tiles_V_ce0 assign process. ///
always @ (ap_CS_fsm)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) | (ap_ST_st14_fsm_13 == ap_CS_fsm))) begin
        tiles_V_ce0 = ap_const_logic_1;
    end else begin
        tiles_V_ce0 = ap_const_logic_0;
    end
end

/// toplevel_sdiv_9s_9ns_9_12_U10_ap_start assign process. ///
always @ (ap_CS_fsm or tmp_s_fu_186_p2)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_186_p2 == ap_const_lv1_0))) begin
        toplevel_sdiv_9s_9ns_9_12_U10_ap_start = ap_const_logic_1;
    end else begin
        toplevel_sdiv_9s_9ns_9_12_U10_ap_start = ap_const_logic_0;
    end
end

/// toplevel_udiv_8ns_8ns_8_11_U11_ap_start assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        toplevel_udiv_8ns_8ns_8_11_U11_ap_start = ap_const_logic_1;
    end else begin
        toplevel_udiv_8ns_8ns_8_11_U11_ap_start = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or tmp_s_fu_186_p2 or tmp_s_reg_478 or tmp_8_fu_438_p2 or tmp_6_fu_413_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if ((tmp_s_fu_186_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st17_fsm_16;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st3_fsm_2 : 
            ap_NS_fsm = ap_ST_st4_fsm_3;
        ap_ST_st4_fsm_3 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        ap_ST_st5_fsm_4 : 
            ap_NS_fsm = ap_ST_st6_fsm_5;
        ap_ST_st6_fsm_5 : 
            ap_NS_fsm = ap_ST_st7_fsm_6;
        ap_ST_st7_fsm_6 : 
            ap_NS_fsm = ap_ST_st8_fsm_7;
        ap_ST_st8_fsm_7 : 
            ap_NS_fsm = ap_ST_st9_fsm_8;
        ap_ST_st9_fsm_8 : 
            ap_NS_fsm = ap_ST_st10_fsm_9;
        ap_ST_st10_fsm_9 : 
            ap_NS_fsm = ap_ST_st11_fsm_10;
        ap_ST_st11_fsm_10 : 
            ap_NS_fsm = ap_ST_st12_fsm_11;
        ap_ST_st12_fsm_11 : 
            ap_NS_fsm = ap_ST_st13_fsm_12;
        ap_ST_st13_fsm_12 : 
            ap_NS_fsm = ap_ST_st14_fsm_13;
        ap_ST_st14_fsm_13 : 
            ap_NS_fsm = ap_ST_st15_fsm_14;
        ap_ST_st15_fsm_14 : 
            ap_NS_fsm = ap_ST_st16_fsm_15;
        ap_ST_st16_fsm_15 : 
            ap_NS_fsm = ap_ST_st17_fsm_16;
        ap_ST_st17_fsm_16 : 
            if (((tmp_s_reg_478 == ap_const_lv1_0) | (ap_const_lv1_0 == tmp_8_fu_438_p2) | (ap_const_lv1_0 == tmp_6_fu_413_p2))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st17_fsm_16;
            end
        default : 
            ap_NS_fsm = 'bx;
    endcase
end

/// ap_sig_bdd_146 assign process. ///
always @ (ap_CS_fsm or tmp_s_reg_478)
begin
    ap_sig_bdd_146 = ((ap_ST_st17_fsm_16 == ap_CS_fsm) & ~(tmp_s_reg_478 == ap_const_lv1_0));
end

/// ap_sig_bdd_406 assign process. ///
always @ (tmp_8_fu_438_p2 or tmp_6_fu_413_p2)
begin
    ap_sig_bdd_406 = ((ap_const_lv1_0 == tmp_8_fu_438_p2) & ~(ap_const_lv1_0 == tmp_6_fu_413_p2));
end
assign colours_V_address0 = tmp_3_fu_337_p1;
assign colours_V_address1 = tmp_4_fu_342_p1;
assign grp_fu_170_p2 = (pp_rot_V_q0 + ap_const_lv2_1);
assign grp_fu_209_ce = ap_const_logic_1;
assign grp_fu_209_p0 = $signed(left_V_fu_192_p2);
assign grp_fu_209_p1 = $unsigned(side_V);
assign grp_fu_219_ce = ap_const_logic_1;
assign grp_fu_219_p0 = cp_V;
assign grp_fu_219_p1 = side_V;
assign left_V_fu_192_p2 = (cp_V + ap_const_lv8_FF);
assign lhs_V_fu_387_p1 = $unsigned(side_V);
assign p_4_fu_444_p2 = (r_V_15_fu_422_p2 ^ ap_const_lv36_FFFFFFFFF);
assign p_5_i_fu_326_p3 = ((tmp_36_reg_509)? ap_const_lv5_1F: tmp_65_i_cast_fu_323_p1);
assign p_i_fu_312_p3 = ((tmp_35_reg_535)? ap_const_lv5_1F: tmp_63_i_cast_fu_308_p1);
assign possible_V_3_fu_373_p3 = ((tmp_35_reg_535)? ap_const_lv36_FFFFFFFFF: colours_V_q0);
assign possible_V_4_fu_380_p3 = ((tmp_36_reg_509)? ap_const_lv36_FFFFFFFFF: colours_V_q1);
assign possible_V_fu_361_p2 = (avail_V_i | r_V_fu_351_p2);
assign pp_tile_V_d0 = t_V_fu_402_p2;
assign r_V_14_fu_256_p1 = grp_fu_209_p2[7:0];
assign r_V_15_fu_422_p2 = ap_const_lv36_1 << tmp_7_fu_418_p1;
assign r_V_3_fu_237_p2 = (pp_rot_V_q0 ^ ap_const_lv2_2);
assign r_V_7_fu_390_p0 = lhs_V_fu_387_p1;
assign r_V_7_fu_390_p1 = lhs_V_fu_387_p1;
assign r_V_7_fu_390_p2 = ($signed({{1'b0}, {r_V_7_fu_390_p0}}) * $signed({{1'b0}, {r_V_7_fu_390_p1}}));
assign r_V_9_fu_433_p2 = (tmp2_fu_428_p2 & tmp1_reg_586);
assign r_V_fu_351_p2 = ap_const_lv36_1 << tmp_2_fu_347_p1;
assign t_V_fu_402_p2 = (p_078_0_in_reg_145 + ap_const_lv8_1);
assign this_assign_i_fu_274_p3 = ((tmp_61_i_fu_268_p2)? left_V_reg_487: ap_const_lv8_FF);
assign tmp1_fu_396_p2 = (possible_V_fu_361_p2 & possible_V_3_fu_373_p3);
assign tmp2_fu_428_p2 = (possible_V_4_reg_576 & r_V_15_fu_422_p2);
assign tmp_23_fu_295_p3 = {{pp_tile_V_q0}, {grp_fu_170_p2}};
assign tmp_24_fu_303_p1 = $unsigned(tmp_23_fu_295_p3);
assign tmp_25_fu_243_p3 = {{pp_tile_V_q0}, {r_V_3_fu_237_p2}};
assign tmp_26_fu_251_p1 = $unsigned(tmp_25_fu_243_p3);
assign tmp_2_fu_347_p1 = $unsigned(pp_tile_V_q0);
assign tmp_36_cast_fu_409_p1 = $unsigned(t_V_fu_402_p2);
assign tmp_3_fu_337_p0 = $signed(p_i_fu_312_p3);
assign tmp_3_fu_337_p1 = $unsigned(tmp_3_fu_337_p0);
assign tmp_4_fu_342_p0 = $signed(p_5_i_fu_326_p3);
assign tmp_4_fu_342_p1 = $unsigned(tmp_4_fu_342_p0);
assign tmp_60_i_cast_fu_264_p1 = $unsigned(grp_fu_219_p2);
assign tmp_61_i_fu_268_p0 = $signed(r_V_14_fu_256_p1);
assign tmp_61_i_fu_268_p2 = (tmp_61_i_fu_268_p0 == tmp_60_i_cast_fu_264_p1? 1'b1: 1'b0);
assign tmp_63_i_cast_fu_308_p1 = $unsigned(tiles_V_q0);
assign tmp_65_i_cast_fu_323_p1 = $unsigned(tiles_V_load_6_reg_530);
assign tmp_6_fu_413_p2 = (tmp_36_cast_fu_409_p1 < r_V_7_reg_581? 1'b1: 1'b0);
assign tmp_7_fu_418_p1 = $unsigned(t_V_fu_402_p2);
assign tmp_8_fu_438_p2 = (r_V_9_fu_433_p2 == ap_const_lv36_0? 1'b1: 1'b0);
assign tmp_9_fu_450_p2 = (possible_V_reg_571 & p_4_fu_444_p2);
assign tmp_fu_181_p1 = $unsigned(cp_V);
assign tmp_i23_i_fu_231_p1 = $unsigned(up_V_fu_215_p2);
assign tmp_i_i_fu_289_p1 = $unsigned(this_assign_i_fu_274_p3);
assign tmp_s_fu_186_p2 = (pp_rot_V_q0 == ap_const_lv2_3? 1'b1: 1'b0);
assign up_V_fu_215_p2 = (cp_V - side_V);
always @ (posedge ap_clk)
begin
    tmp_reg_468[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end



endmodule //right_r

