#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sat May  5 18:42:18 2018
# Process ID: 23148
# Current directory: /home/hasing/Workspace/soc_project/vivado
# Command line: vivado
# Log file: /home/hasing/Workspace/soc_project/vivado/vivado.log
# Journal file: /home/hasing/Workspace/soc_project/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/hasing/Workspace/soc_project/vivado/lab4_1.xpr
INFO: [Project 1-313] Project file moved from '/home/hasing/Workspace/lab4_project/vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/vivado/ip_repo/AxiToAudio/axitoaudio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/MYMIXER_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/Volume_Pregain'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'lab4_soc.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
lab4_soc_axitoaudio_0_0
lab4_soc_mixer_0_0

open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 6135.379 ; gain = 79.008 ; free physical = 8406 ; free virtual = 15854
update_compile_order -fileset sources_1
open_bd_design {/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/lab4_soc.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- ttu.ee:user:zed_audio:1.0 - zed_audio_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_0
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_0
Adding cell -- ttu.ee:user:mixer:1.0 - mixer_0
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_1
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_1
Adding cell -- ttu.ee:user:axitoaudio:1.0 - axitoaudio_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /zed_audio_0/clk_100(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Volume_Pregain_0/OUT_RDY(intr) and /FILTER_IIR_0/SAMPLE_TRIG(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Volume_Pregain_1/OUT_RDY(intr) and /FILTER_IIR_1/SAMPLE_TRIG(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <lab4_soc> from BD file </home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/lab4_soc.bd>
ipx::edit_ip_in_project -upgrade true -name axitoaudio_v1_0_project -directory /home/hasing/Workspace/soc_project/vivado/lab4_1.tmp/axitoaudio_v1_0_project /home/hasing/Workspace/soc_project/vivado/ip_repo/AxiToAudio/axitoaudio_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/vivado/ip_repo/AxiToAudio/axitoaudio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/MYMIXER_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/Volume_Pregain'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 6350.242 ; gain = 0.000 ; free physical = 8236 ; free virtual = 15684
update_ip_catalog -rebuild -repo_path /home/hasing/Workspace/soc_project/vivado/ip_repo/AxiToAudio/axitoaudio_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/hasing/Workspace/soc_project/vivado/ip_repo/AxiToAudio/axitoaudio_1.0'
delete_bd_objs [get_bd_cells axitoaudio_0]
startgroup
create_bd_cell -type ip -vlnv ttu.ee:user:axitoaudio:1.0 axitoaudio_0
endgroup
set_property location {3 1121 92} [get_bd_cells axitoaudio_0]
set_property location {4 1361 87} [get_bd_cells axitoaudio_0]
connect_bd_net [get_bd_pins axitoaudio_0/AUD_L_CH_OUT] [get_bd_pins Volume_Pregain_1/IN_SIG_L]
connect_bd_net [get_bd_pins axitoaudio_0/AUD_R_CH_OUT] [get_bd_pins Volume_Pregain_1/IN_SIG_R]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axitoaudio_0/S00_AXI]
</axitoaudio_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C40000 [ 64K ]>
report_ip_status -name ip_status 
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException: sun.awt.image.BufImgSurfaceData cannot be cast to sun.java2d.xr.XRSurfaceData (See /home/hasing/Workspace/soc_project/vivado/vivado_pid23148.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException: sun.awt.image.BufImgSurfaceData cannot be cast to sun.java2d.xr.XRSurfaceData (See /home/hasing/Workspace/soc_project/vivado/vivado_pid23148.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException: sun.awt.image.BufImgSurfaceData cannot be cast to sun.java2d.xr.XRSurfaceData (See /home/hasing/Workspace/soc_project/vivado/vivado_pid23148.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException: sun.awt.image.BufImgSurfaceData cannot be cast to sun.java2d.xr.XRSurfaceData (See /home/hasing/Workspace/soc_project/vivado/vivado_pid23148.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException: sun.awt.image.BufImgSurfaceData cannot be cast to sun.java2d.xr.XRSurfaceData (See /home/hasing/Workspace/soc_project/vivado/vivado_pid23148.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException: sun.awt.image.BufImgSurfaceData cannot be cast to sun.java2d.xr.XRSurfaceData (See /home/hasing/Workspace/soc_project/vivado/vivado_pid23148.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException: sun.awt.image.BufImgSurfaceData cannot be cast to sun.java2d.xr.XRSurfaceData (See /home/hasing/Workspace/soc_project/vivado/vivado_pid23148.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException: sun.awt.image.BufImgSurfaceData cannot be cast to sun.java2d.xr.XRSurfaceData (See /home/hasing/Workspace/soc_project/vivado/vivado_pid23148.debug)
upgrade_ip -vlnv ttu.ee:user:mixer:1.0 [get_ips  lab4_soc_mixer_0_0] -log ip_upgrade.log
Upgrading '/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/lab4_soc.bd'
INFO: [IP_Flow 19-3422] Upgraded lab4_soc_mixer_0_0 (mixer_v1_0 1.0) from revision 2 to revision 1
Wrote  : </home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/lab4_soc.bd> 
Wrote  : </home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ui/bd_d5e3bf8f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/hasing/Workspace/soc_project/vivado/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips lab4_soc_mixer_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
open_project /home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.xpr
INFO: [Project 1-313] Project file moved from '/home/mushai/workspace/project_audio_mixer/vivado/audio_processing_system' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/audio_mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/AxiToAudio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/Volume_Pregain'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'lab4.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
lab4_auto_pc_0
lab4_ZedboardOLED_0_0
lab4_axi_gpio_1_0
lab4_xlconstant_0_0
lab4_processing_system7_0_0
lab4_axi_gpio_2_0
lab4_processing_system7_0_axi_periph_0
lab4_axi_gpio_0_0
lab4_rst_processing_system7_0_100M_0
lab4_xbar_0
lab4_xlconcat_0_0

update_compile_order -fileset sources_1
open_bd_design {/home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.srcs/sources_1/bd/lab4/lab4.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:user:zed_audio:1.0 - zed_audio_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:AxiToAudio:1.0 - AxiToAudio_0
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_1
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_1
Adding cell -- xilinx.com:user:mixer:1.0 - mixer_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding cell -- tamu.edu:user:ZedboardOLED:1.0 - ZedboardOLED_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /zed_audio_0/clk_100(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <lab4> from BD file </home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.srcs/sources_1/bd/lab4/lab4.bd>
current_project lab4_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sat May  5 19:51:51 2018...
