# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
RT_TCL_PATH=/opt/Xilinx/Vitis/2019.2/scripts/rt/base_tcl/tcl
LD_LIBRARY_PATH=/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o:/opt/Xilinx/Vitis/2019.2/tps/lnx64/jre9.0.4/lib/:/opt/Xilinx/Vitis/2019.2/tps/lnx64/jre9.0.4/lib//server:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o:/opt/Xilinx/Vitis/2019.2/runtime/lib/x86_64:/opt/xilinx/xrt/lib:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o:/opt/Xilinx/Vitis/2019.2/runtime/lib/x86_64:/opt/xilinx/xrt/lib::/opt/Xilinx/Vitis/2019.2/bin/../lnx64/tools/dot/lib
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
STY=47562.synth
XILINX_VITIS=/opt/Xilinx/Vitis/2019.2
LC_MEASUREMENT=en_DK.UTF-8
SSH_CONNECTION=129.132.186.92 51508 10.1.212.110 22
LC_PAPER=en_DK.UTF-8
XILINX_DSP=
RDI_PATCHROOT=
RT_LIBPATH=/opt/Xilinx/Vitis/2019.2/scripts/rt/data
LANG=en_US.UTF-8
LESS=-R
RDI_INSTALLROOT=/opt/Xilinx
OLDPWD=/opt/Xilinx/Vitis/2019.2/bin
RDI_PREPEND_PATH=/opt/Xilinx/Vitis/2019.2/bin
MAKE_TERMOUT=/dev/pts/14
VIRTUAL_ENV_DISABLE_PROMPT=1
ZSH=/home/marimeyer/.oh-my-zsh
MFLAGS=-s
XILINX_XRT=/opt/xilinx/xrt
XILINX_VIVADO=/opt/Xilinx/Vivado/2019.2
XILINX_SDK=/opt/Xilinx/Vitis/2019.2
XILINX_PLANAHEAD=/opt/Xilinx/Vitis/2019.2
USER=marimeyer
PAGER=less
LSCOLORS=Gxfxcxdxbxegedabagacad
LC_COLLATE=C
RDI_BASEROOT=/opt/Xilinx/Vitis
RDI_INSTALLVER=2019.2
RDI_JAVA_VERSION=9.0.4
PWD=/home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device
XILINX_HLS=/opt/Xilinx/Vivado/2019.2
HOME=/home/marimeyer
WINDOW=3
SSH_CLIENT=129.132.186.92 51508 22
TCL_LIBRARY=/opt/Xilinx/Vitis/2019.2/tps/tcl/tcl8.5
XIL_CHECK_TCL_DEBUG=False
XILINX_VIVADO_HLS=/opt/Xilinx/Vivado/2019.2
XRT_ROOT_DIR=/opt/xilinx/xrt/
RDI_APPROOT=/opt/Xilinx/Vitis/2019.2
HISTFILE=/home/marimeyer/.local/share/zsh/hist-alveo0-synth
_RDI_DONT_SET_XILINX_AS_PATH=True
MYVIVADO=
RDI_TPS_ROOT=/opt/Xilinx/Vivado/2019.2/tps/lnx64
RDI_BUILD=yes
ISL_IOSTREAMS_RSA=/opt/Xilinx/Vitis/2019.2/tps/isl
RDI_PLATFORM=lnx64
RDI_BINROOT=/opt/Xilinx/Vitis/2019.2/bin
XILINX_ENABLE_SCOUT_HLS=0
RDI_PROG=/opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++
HDIPRELDPATH=/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o:/opt/Xilinx/Vitis/2019.2/runtime/lib/x86_64:/opt/xilinx/xrt/lib:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o:/opt/Xilinx/Vitis/2019.2/runtime/lib/x86_64:/opt/xilinx/xrt/lib::/opt/Xilinx/Vitis/2019.2/bin/../lnx64/tools/dot/lib
RDI_DATADIR=/opt/Xilinx/Vitis/2019.2/data
SYNTH_COMMON=/opt/Xilinx/Vitis/2019.2/scripts/rt/data
SSH_TTY=/dev/pts/0
MAIL=/var/mail/marimeyer
TERM=screen.xterm-256color
SHELL=/bin/zsh
MAKELEVEL=4
HDI_APPROOT=/opt/Xilinx/Vitis/2019.2
SHLVL=4
PYTHONPATH=/opt/xilinx/xrt/python:/opt/xilinx/xrt/python:
MAKE_TERMERR=/dev/pts/14
XIL_NO_OVERRIDE=0
RDI_OPT_EXT=.o
LOGNAME=marimeyer
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
PATH=/opt/Xilinx/Vivado/2019.2/tps/lnx64/binutils-2.26/bin:/opt/Xilinx/Vitis/2019.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2019.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/Xilinx/Vitis/2019.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin:/opt/Xilinx/Vivado/2019.2/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2019.2/bin:/opt/Xilinx/Vitis/2019.2/tps/lnx64/jre9.0.4/bin:/opt/Xilinx/Vivado/2019.2/bin:/opt/Xilinx/Vitis/2019.2/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2019.2/gnu/arm/lin/bin:/opt/Xilinx/Vitis/2019.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/Xilinx/Vitis/2019.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vitis/2019.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2019.2/gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2019.2/gnu/aarch64/lin/aarch64-none/bin:/opt/Xilinx/Vitis/2019.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2019.2/tps/lnx64/cmake-3.3.2/bin:/opt/xilinx/xrt/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/home/marimeyer/bin
RDI_JAVA_PLATFORM=
MAKEFLAGS=s
HISTSIZE=10000
HDI_PROCESSOR=x86_64
HISTFILESIZE=10000
TERMCAP=SC|screen.xterm-256color|VT 100/ANSI X3.64 virtual terminal:\
	:DO=\E[%dB:LE=\E[%dD:RI=\E[%dC:UP=\E[%dA:bs:bt=\E[Z:\
	:cd=\E[J:ce=\E[K:cl=\E[H\E[J:cm=\E[%i%d;%dH:ct=\E[3g:\
	:do=^J:nd=\E[C:pt:rc=\E8:rs=\Ec:sc=\E7:st=\EH:up=\EM:\
	:le=^H:bl=^G:cr=^M:it#8:ho=\E[H:nw=\EE:ta=^I:is=\E)0:\
	:li#71:co#272:am:xn:xv:LP:sr=\EM:al=\E[L:AL=\E[%dL:\
	:cs=\E[%i%d;%dr:dl=\E[M:DL=\E[%dM:dc=\E[P:DC=\E[%dP:\
	:im=\E[4h:ei=\E[4l:mi:IC=\E[%d@:ks=\E[?1h\E=:\
	:ke=\E[?1l\E>:vi=\E[?25l:ve=\E[34h\E[?25h:vs=\E[34l:\
	:ti=\E[?1049h:te=\E[?1049l:us=\E[4m:ue=\E[24m:so=\E[3m:\
	:se=\E[23m:mb=\E[5m:md=\E[1m:mh=\E[2m:mr=\E[7m:\
	:me=\E[m:ms:\
	:Co#8:pa#64:AF=\E[3%dm:AB=\E[4%dm:op=\E[39;49m:AX:\
	:vb=\Eg:G0:as=\E(0:ae=\E(B:\
	:ac=\140\140aaffggjjkkllmmnnooppqqrrssttuuvvwwxxyyzz{{||}}~~..--++,,hhII00:\
	:po=\E[5i:pf=\E[4i:Km=\E[M:k0=\E[10~:k1=\EOP:k2=\EOQ:\
	:k3=\EOR:k4=\EOS:k5=\E[15~:k6=\E[17~:k7=\E[18~:\
	:k8=\E[19~:k9=\E[20~:k;=\E[21~:F1=\E[23~:F2=\E[24~:\
	:F3=\E[1;2P:F4=\E[1;2Q:F5=\E[1;2R:F6=\E[1;2S:\
	:F7=\E[15;2~:F8=\E[17;2~:F9=\E[18;2~:FA=\E[19;2~:\
	:FB=\E[20;2~:FC=\E[21;2~:FD=\E[23;2~:FE=\E[24;2~:kb=:\
	:K2=\EOE:kB=\E[Z:kF=\E[1;2B:kR=\E[1;2A:*4=\E[3;2~:\
	:*7=\E[1;2F:#2=\E[1;2H:#3=\E[2;2~:#4=\E[1;2D:%c=\E[6;2~:\
	:%e=\E[5;2~:%i=\E[1;2C:kh=\E[1~:@1=\E[1~:kH=\E[4~:\
	:@7=\E[4~:kN=\E[6~:kP=\E[5~:kI=\E[2~:kD=\E[3~:ku=\EOA:\
	:kd=\EOB:kr=\EOC:kl=\EOD:km:
RDI_LIBDIR=/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o
LC_TIME=en_DK.UTF-8
_=/opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=40493
XILINX_CD_SESSION=3d9a29a1-9a4d-4fab-a310-fb9bd1ac839a
XILINX_RS_PORT=35245
XILINX_RS_SESSION=2a01269c-4874-4c3a-a431-872ee0d298df


V++ command line :
------------------------------------------
/opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ --config /home/marimeyer/repos/stream_fpga/settings/settings.compile.xilinx.ini -t hw -I/home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/../common --platform xilinx_u280_xdma_201920_3 -R2 -l --config /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/settings/settings.link.xilinx.stream_kernels_single.ini -j 40 -o /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/bin/stream_kernels_single.xclbin /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/bin/tmp_compile/stream_kernels_single.xo 
  Options from -O    :  --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp vivado_param:project.writeIntermediateCheckpoints=1 --xp "misc:report=type report_utilization name synth_report_utilization_summary steps {synth_design} runs {__KERNEL__} options {}" --xp "misc:report=type report_utilization name impl_report_utilization_init_design_summary steps {init_design} runs {impl_1} options {}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_init_design_summary steps {init_design} runs {impl_1} options {-max_paths 10}" --xp "param:compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__} post_route_design {__SLR__}" --xp "misc:report=type report_io name impl_report_io_place_design_summary steps {place_design} runs {impl_1} options {}" --xp "misc:report=type report_utilization name impl_report_utilization_place_design_summary steps {place_design} runs {impl_1} options {}" --xp "misc:report=type report_control_sets name impl_report_control_sets_place_design_summary steps {place_design} runs {impl_1} options {-verbose}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_place_design_summary steps {place_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_drc name impl_report_drc_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_methodology name impl_report_methodology_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_power name impl_report_power_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_route_status name impl_report_route_status_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_clock_utilization name impl_report_clock_utilization_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_bus_skew name impl_report_bus_skew_route_design_summary steps {route_design} runs {impl_1} options {-warn_on_violation}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"
  Options from *.ini : 
  Options from Hw Platform : 

Target platform : /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm


==========================================
new:  steps log generated by v++ for new launch 
timestamp: 31 Mar 2020 18:39:50
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 31 Mar 2020 18:39:50
output: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/stream_kernels_single.xml
------------------------------------------
step: running system_link
timestamp: 31 Mar 2020 18:39:50
cmd: system_link --xo /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/bin/tmp_compile/stream_kernels_single.xo --config /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int --temp_dir /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 31 Mar 2020 18:40:24
cmd: cf2sw -sdsl /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/sdsl.dat -rtd /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/cf2sw.rtd -xclbin /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/xclbin_orig.xml -o /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 31 Mar 2020 18:40:37
cmd: rtd2SystemDiagram --rtdJsonFileName /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/cf2sw.rtd --diagramJsonFileName /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/systemDiagramModel.json --platformFilePath /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --generatedByName v++ --generatedByVersion 2019.2 --generatedByChangeList 2708876 --generatedByTimeStamp Wed Nov  6 21:39:14 MST 2019 --generatedByOptions /opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ --config /home/marimeyer/repos/stream_fpga/settings/settings.compile.xilinx.ini -t hw -I/home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/../common --platform xilinx_u280_xdma_201920_3 -R2 -l --config /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/settings/settings.link.xilinx.stream_kernels_single.ini -j 40 -o /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/bin/stream_kernels_single.xclbin /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/bin/tmp_compile/stream_kernels_single.xo  --generatedByXclbinName stream_kernels_single --kernelInfoDataFileName /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/kernel_info.dat
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 31 Mar 2020 18:40:39
cmd: vpl -t hw -f xilinx_u280_xdma_201920_3 -j 40 --kernel_frequency 450 --output_dir /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int --log_dir /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/logs/link --report_dir /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/reports/link --config /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/vplConfig.ini -k /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link --no-info --tlog_dir /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/.tlog/v++_link_stream_kernels_single --iprepo /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/xo/ip_repo/xilinx_com_hls_calc_0_1_0 --messageDb /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/run_link/vpl.pb /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/dr.bd.tcl
cmd: [advanced]
misc=report=type report_utilization name synth_report_utilization_summary steps {synth_design} runs {__KERNEL__} options {}
misc=report=type report_utilization name impl_report_utilization_init_design_summary steps {init_design} runs {impl_1} options {}
misc=report=type report_timing_summary name impl_report_timing_summary_init_design_summary steps {init_design} runs {impl_1} options {-max_paths 10}
param=compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__} post_route_design {__SLR__}
misc=report=type report_io name impl_report_io_place_design_summary steps {place_design} runs {impl_1} options {}
misc=report=type report_utilization name impl_report_utilization_place_design_summary steps {place_design} runs {impl_1} options {}
misc=report=type report_control_sets name impl_report_control_sets_place_design_summary steps {place_design} runs {impl_1} options {-verbose}
misc=report=type report_timing_summary name impl_report_timing_summary_place_design_summary steps {place_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_drc name impl_report_drc_route_design_summary steps {route_design} runs {impl_1} options {}
misc=report=type report_methodology name impl_report_methodology_route_design_summary steps {route_design} runs {impl_1} options {}
misc=report=type report_power name impl_report_power_route_design_summary steps {route_design} runs {impl_1} options {}
misc=report=type report_route_status name impl_report_route_status_route_design_summary steps {route_design} runs {impl_1} options {}
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_clock_utilization name impl_report_clock_utilization_route_design_summary steps {route_design} runs {impl_1} options {}
misc=report=type report_bus_skew name impl_report_bus_skew_route_design_summary steps {route_design} runs {impl_1} options {-warn_on_violation}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
misc=BinaryName=stream_kernels_single
[connectivity]
nk=calc_0:32
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
param=project.writeIntermediateCheckpoints=1

   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 31 Mar 2020 18:41:36
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/dynamic_prelink.tcl
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:467
   timestamp: 31 March 2020 18:41:45
   -----------------------
   VPL internal step: create_project -part xcu280-fsvh2892-2L-e -force prj prj
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:510
   timestamp: 31 March 2020 18:41:45
   -----------------------
   VPL internal step: add_files .local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked.dcp
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:543
   timestamp: 31 March 2020 18:41:47
   -----------------------
   VPL internal step: create_partition_def -name my_pd -module pfm_dynamic
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:549
   timestamp: 31 March 2020 18:41:47
   -----------------------
   VPL internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top pfm_dynamic
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:551
   timestamp: 31 March 2020 18:41:47
   -----------------------
   VPL internal step: create_pr_configuration -name config_1 -partitions [list pfm_top_i/dynamic_region:my_rm]
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:563
   timestamp: 31 March 2020 18:41:47
   -----------------------
   VPL internal step: update_ip_catalog
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1127
   timestamp: 31 March 2020 18:41:47
   -----------------------
   VPL internal step: import_files -norecurse .local/hw_platform/bd/pfm_dynamic.bd -of_objects my_rm
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:876
   timestamp: 31 March 2020 18:41:52
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd
   File: vpl.tcl:113
   timestamp: 31 March 2020 18:42:50
   -----------------------
   VPL internal step: report locked IPs
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1569
   timestamp: 31 March 2020 18:43:00
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:118
   timestamp: 31 March 2020 18:43:00
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:126
   timestamp: 31 March 2020 18:50:17
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/dynamic_impl.xdc -fileset [current_fileset -constrset]
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1336
   timestamp: 31 March 2020 18:50:19
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:145
   timestamp: 31 March 2020 18:50:19
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:152
   timestamp: 31 March 2020 18:50:53
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/dynamic_postlink.tcl
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:946
   timestamp: 31 March 2020 18:50:53
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:162
   timestamp: 31 March 2020 18:50:53
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:166
   timestamp: 31 March 2020 18:50:58
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files pfm_dynamic.bd]]
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1008
   timestamp: 31 March 2020 18:58:26
   -----------------------
   VPL internal step: writing user synth clock constraints in output/pfm_dynamic_ooc_copy.xdc
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1172
   timestamp: 31 March 2020 18:58:47
   -----------------------
   VPL internal step: add_files output/pfm_dynamic_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1176
   timestamp: 31 March 2020 18:58:47
   -----------------------
   VPL internal step: read_xdc output/dont_partition.xdc
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2357
   timestamp: 31 March 2020 18:58:47
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1886
   timestamp: 31 March 2020 18:58:47
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:208
   timestamp: 31 March 2020 18:58:47
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_utilization_init_design_summary -report_type report_utilization -steps {init_design} -runs {impl_1} 
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 31 March 2020 18:58:47
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_init_design_summary -report_type report_timing_summary -steps {init_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 31 March 2020 18:58:47
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_io_place_design_summary -report_type report_io -steps {place_design} -runs {impl_1} 
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 31 March 2020 18:58:47
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_utilization_place_design_summary -report_type report_utilization -steps {place_design} -runs {impl_1} 
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 31 March 2020 18:58:47
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_control_sets_place_design_summary -report_type report_control_sets -steps {place_design} -runs {impl_1} -options {-verbose}
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 31 March 2020 18:58:47
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_place_design_summary -report_type report_timing_summary -steps {place_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 31 March 2020 18:58:47
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_drc_route_design_summary -report_type report_drc -steps {route_design} -runs {impl_1} 
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 31 March 2020 18:58:47
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_methodology_route_design_summary -report_type report_methodology -steps {route_design} -runs {impl_1} 
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 31 March 2020 18:58:47
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_power_route_design_summary -report_type report_power -steps {route_design} -runs {impl_1} 
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 31 March 2020 18:58:48
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_route_status_route_design_summary -report_type report_route_status -steps {route_design} -runs {impl_1} 
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 31 March 2020 18:58:48
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 31 March 2020 18:58:48
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_clock_utilization_route_design_summary -report_type report_clock_utilization -steps {route_design} -runs {impl_1} 
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 31 March 2020 18:58:48
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_bus_skew_route_design_summary -report_type report_bus_skew -steps {route_design} -runs {impl_1} -options {-warn_on_violation}
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 31 March 2020 18:58:48
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 31 March 2020 18:58:48
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:215
   timestamp: 31 March 2020 18:58:48
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:222
   timestamp: 31 March 2020 18:59:07
   -----------------------
   VPL internal step: launch_runs my_rm_synth_1 -jobs 40  
   File: vpl.tcl:256
   timestamp: 31 March 2020 18:59:08
   -----------------------
   VPL internal step: generating resource usage report 'output/resource.json'
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:3057
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: log_generated_reports for synthesis 'output/generated_reports.log'
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1411
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run my_rm_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_hmss_0_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_xbar_2_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_xbar_4_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_xbar_5_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_1_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_2_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_3_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_4_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_5_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_6_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_7_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_8_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_9_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_10_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_11_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_12_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_13_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_14_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_15_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_16_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_17_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_18_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_19_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_20_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_21_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_22_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_23_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_24_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_25_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_26_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_27_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_28_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_29_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_30_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_31_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run pfm_dynamic_calc_0_32_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect15_14_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect3_2_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect2_1_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect10_9_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect1_0_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:28
   -----------------------
   VPL internal step: launched run bd_5dca_slice0_12_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_slice13_12_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_switch_2to1_12_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_hbm_inst_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect7_6_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect6_5_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect17_16_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect5_4_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect4_3_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect8_7_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect14_13_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect18_17_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect19_18_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect20_19_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect21_20_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect22_21_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect23_22_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect24_23_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect25_24_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect26_25_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect27_26_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect28_27_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect29_28_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect30_29_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect31_30_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect32_31_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect9_8_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect16_15_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect11_10_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect12_11_0_synth_1
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream 
   File: vpl.tcl:305
   timestamp: 31 March 2020 19:20:29
   -----------------------
   VPL internal step: log_generated_reports for implementation 'output/generated_reports.log'
   File: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:623
   timestamp: 01 April 2020 03:17:50
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 01 Apr 2020 03:18:13
cmd: rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 01 Apr 2020 03:18:13
cmd: cf2sw -a /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/address_map.xml -sdsl /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/sdsl.dat -xclbin /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/xclbin_orig.xml -rtd /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/stream_kernels_single.rtd -o /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/stream_kernels_single.xml
V++ internal step status: success
------------------------------------------
step: running rtd2_system_diagram to update system diagram with slr and base address info.
timestamp: 01 Apr 2020 03:18:26
cmd: rtd2SystemDiagram --rtdJsonFileName /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/stream_kernels_single.rtd --diagramJsonFileName /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/systemDiagramModel_resource_use.json --diagramWithAddressesAndSlrsJsonFileName /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/systemDiagramModelSlrBaseAddress.json
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 01 Apr 2020 03:18:27
cmd: xclbinutil --add-section BITSTREAM:RAW:/home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/partial.bit --force --key-value SYS:mode:hw_pr --add-section :JSON:/home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/stream_kernels_single.rtd --append-section :JSON:/home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/stream_kernels_single_xml.rtd --add-section BUILD_METADATA:JSON:/home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/stream_kernels_single_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/stream_kernels_single.xml --add-section SYSTEM_METADATA:RAW:/home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/systemDiagramModelSlrBaseAddress.json --output /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/stream_kernels_single.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 01 Apr 2020 03:18:28
cmd: xclbinutil --quiet --info /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/stream_kernels_single.xclbin.info --input /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/link/int/stream_kernels_single.xclbin
xclbinutilinfo status: success
------------------------------------------
hw completed
timestamp: 01 Apr 2020 03:18:29
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 01 Apr 2020 03:18:29
output: /home/marimeyer/repos/stream_fpga/cmake-build-hbm-halfedmem/src/device/_x/reports/link/system_estimate_stream_kernels_single.xtxt
