Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  1 21:41:51 2025
| Host         : LAPTOP-9AF77KG4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file riscv_soc_timing_summary_routed.rpt -pb riscv_soc_timing_summary_routed.pb -rpx riscv_soc_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_soc
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 234         
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  4           
TIMING-18  Warning           Missing input or output delay               4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (234)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (670)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (234)
--------------------------
 There are 234 register/latch pins with no clock driven by root clock pin: jtag_TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (670)
--------------------------------------------------
 There are 670 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.873        0.000                      0                 2395        0.086        0.000                      0                 2395        9.500        0.000                       0                  1359  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        12.873        0.000                      0                 2395        0.086        0.000                      0                 2395        9.500        0.000                       0                  1359  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       12.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.873ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/dm_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_inst/register_inst/reg_mem_reg[8][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.882ns  (logic 0.484ns (7.033%)  route 6.398ns (92.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 24.288 - 20.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.353     4.555    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X36Y57         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDCE (Prop_fdce_C_Q)         0.379     4.934 f  u_jtag_top/u_jtag_dm/dm_reg_addr_reg[1]/Q
                         net (fo=125, routed)         3.120     8.055    u_jtag_top/u_jtag_dm/Q[0]
    SLICE_X36Y70         LUT6 (Prop_lut6_I3_O)        0.105     8.160 r  u_jtag_top/u_jtag_dm/reg_mem[8][31]_i_1/O
                         net (fo=32, routed)          3.278    11.437    riscv_inst/register_inst/reg_mem_reg[8][0]_0
    SLICE_X47Y56         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[8][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.246    24.288    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X47Y56         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[8][0]/C
                         clock pessimism              0.226    24.514    
                         clock uncertainty           -0.035    24.479    
    SLICE_X47Y56         FDRE (Setup_fdre_C_CE)      -0.168    24.311    riscv_inst/register_inst/reg_mem_reg[8][0]
  -------------------------------------------------------------------
                         required time                         24.311    
                         arrival time                         -11.437    
  -------------------------------------------------------------------
                         slack                                 12.873    

Slack (MET) :             12.999ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/dm_reg_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_inst/register_inst/reg_mem_reg[18][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 0.589ns (8.419%)  route 6.407ns (91.581%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 24.288 - 20.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.353     4.555    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.379     4.934 r  u_jtag_top/u_jtag_dm/dm_reg_addr_reg[3]/Q
                         net (fo=353, routed)         4.255     9.189    u_jtag_top/u_jtag_dm/Q[2]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.105     9.294 f  u_jtag_top/u_jtag_dm/reg_mem[18][31]_i_1/O
                         net (fo=22, routed)          2.152    11.447    u_jtag_top/u_jtag_dm/dm_reg_we_reg_10
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.105    11.552 r  u_jtag_top/u_jtag_dm/reg_mem[18][1]_i_1/O
                         net (fo=1, routed)           0.000    11.552    riscv_inst/register_inst/reg_mem_reg[18][30]_0[0]
    SLICE_X52Y61         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[18][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.246    24.288    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X52Y61         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[18][1]/C
                         clock pessimism              0.226    24.514    
                         clock uncertainty           -0.035    24.479    
    SLICE_X52Y61         FDRE (Setup_fdre_C_D)        0.072    24.551    riscv_inst/register_inst/reg_mem_reg[18][1]
  -------------------------------------------------------------------
                         required time                         24.551    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                 12.999    

Slack (MET) :             13.011ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/dm_reg_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_inst/register_inst/reg_mem_reg[18][23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.940ns  (logic 0.589ns (8.487%)  route 6.351ns (91.513%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 24.283 - 20.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.353     4.555    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.379     4.934 r  u_jtag_top/u_jtag_dm/dm_reg_addr_reg[3]/Q
                         net (fo=353, routed)         4.255     9.189    u_jtag_top/u_jtag_dm/Q[2]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.105     9.294 f  u_jtag_top/u_jtag_dm/reg_mem[18][31]_i_1/O
                         net (fo=22, routed)          2.096    11.390    u_jtag_top/u_jtag_dm/dm_reg_we_reg_10
    SLICE_X51Y68         LUT5 (Prop_lut5_I0_O)        0.105    11.495 r  u_jtag_top/u_jtag_dm/reg_mem[18][23]_i_1/O
                         net (fo=1, routed)           0.000    11.495    riscv_inst/register_inst/reg_mem_reg[18][30]_0[18]
    SLICE_X51Y68         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[18][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.241    24.283    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X51Y68         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[18][23]/C
                         clock pessimism              0.226    24.509    
                         clock uncertainty           -0.035    24.474    
    SLICE_X51Y68         FDRE (Setup_fdre_C_D)        0.032    24.506    riscv_inst/register_inst/reg_mem_reg[18][23]
  -------------------------------------------------------------------
                         required time                         24.506    
                         arrival time                         -11.495    
  -------------------------------------------------------------------
                         slack                                 13.011    

Slack (MET) :             13.030ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/dm_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_inst/register_inst/reg_mem_reg[8][30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.729ns  (logic 0.484ns (7.193%)  route 6.245ns (92.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 24.291 - 20.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.353     4.555    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X36Y57         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDCE (Prop_fdce_C_Q)         0.379     4.934 f  u_jtag_top/u_jtag_dm/dm_reg_addr_reg[1]/Q
                         net (fo=125, routed)         3.120     8.055    u_jtag_top/u_jtag_dm/Q[0]
    SLICE_X36Y70         LUT6 (Prop_lut6_I3_O)        0.105     8.160 r  u_jtag_top/u_jtag_dm/reg_mem[8][31]_i_1/O
                         net (fo=32, routed)          3.125    11.284    riscv_inst/register_inst/reg_mem_reg[8][0]_0
    SLICE_X53Y57         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[8][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.249    24.291    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X53Y57         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[8][30]/C
                         clock pessimism              0.226    24.517    
                         clock uncertainty           -0.035    24.482    
    SLICE_X53Y57         FDRE (Setup_fdre_C_CE)      -0.168    24.314    riscv_inst/register_inst/reg_mem_reg[8][30]
  -------------------------------------------------------------------
                         required time                         24.314    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                 13.030    

Slack (MET) :             13.065ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/dm_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_inst/register_inst/reg_mem_reg[8][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 0.484ns (7.196%)  route 6.242ns (92.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 24.291 - 20.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.353     4.555    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X36Y57         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDCE (Prop_fdce_C_Q)         0.379     4.934 f  u_jtag_top/u_jtag_dm/dm_reg_addr_reg[1]/Q
                         net (fo=125, routed)         3.120     8.055    u_jtag_top/u_jtag_dm/Q[0]
    SLICE_X36Y70         LUT6 (Prop_lut6_I3_O)        0.105     8.160 r  u_jtag_top/u_jtag_dm/reg_mem[8][31]_i_1/O
                         net (fo=32, routed)          3.122    11.281    riscv_inst/register_inst/reg_mem_reg[8][0]_0
    SLICE_X50Y56         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[8][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.249    24.291    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[8][2]/C
                         clock pessimism              0.226    24.517    
                         clock uncertainty           -0.035    24.482    
    SLICE_X50Y56         FDRE (Setup_fdre_C_CE)      -0.136    24.346    riscv_inst/register_inst/reg_mem_reg[8][2]
  -------------------------------------------------------------------
                         required time                         24.346    
                         arrival time                         -11.281    
  -------------------------------------------------------------------
                         slack                                 13.065    

Slack (MET) :             13.105ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/dm_reg_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 1.136ns (16.740%)  route 5.650ns (83.260%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 24.282 - 20.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.353     4.555    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.379     4.934 r  u_jtag_top/u_jtag_dm/dm_reg_addr_reg[3]/Q
                         net (fo=353, routed)         4.632     9.566    riscv_inst/register_inst/dm_reg_addr_o[2]
    SLICE_X34Y62         LUT6 (Prop_lut6_I2_O)        0.105     9.671 r  riscv_inst/register_inst/read_data[31]_i_19/O
                         net (fo=1, routed)           0.000     9.671    riscv_inst/register_inst/read_data[31]_i_19_n_0
    SLICE_X34Y62         MUXF7 (Prop_muxf7_I1_O)      0.206     9.877 r  riscv_inst/register_inst/read_data_reg[31]_i_14/O
                         net (fo=1, routed)           0.000     9.877    riscv_inst/register_inst/read_data_reg[31]_i_14_n_0
    SLICE_X34Y62         MUXF8 (Prop_muxf8_I0_O)      0.082     9.959 r  riscv_inst/register_inst/read_data_reg[31]_i_10/O
                         net (fo=1, routed)           0.781    10.740    u_jtag_top/u_jtag_dm/rx/read_data_reg[31]_2
    SLICE_X35Y61         LUT6 (Prop_lut6_I2_O)        0.259    10.999 r  u_jtag_top/u_jtag_dm/rx/read_data[31]_i_6/O
                         net (fo=1, routed)           0.237    11.236    u_jtag_top/u_jtag_dm/rx/read_data[31]_i_6_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I5_O)        0.105    11.341 r  u_jtag_top/u_jtag_dm/rx/read_data[31]_i_2/O
                         net (fo=1, routed)           0.000    11.341    u_jtag_top/u_jtag_dm/rx_n_13
    SLICE_X35Y59         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.240    24.282    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[31]/C
                         clock pessimism              0.167    24.449    
                         clock uncertainty           -0.035    24.413    
    SLICE_X35Y59         FDCE (Setup_fdce_C_D)        0.033    24.446    u_jtag_top/u_jtag_dm/read_data_reg[31]
  -------------------------------------------------------------------
                         required time                         24.446    
                         arrival time                         -11.341    
  -------------------------------------------------------------------
                         slack                                 13.105    

Slack (MET) :             13.169ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/dm_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_inst/register_inst/reg_mem_reg[8][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 0.484ns (7.312%)  route 6.135ns (92.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 24.288 - 20.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.353     4.555    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X36Y57         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDCE (Prop_fdce_C_Q)         0.379     4.934 f  u_jtag_top/u_jtag_dm/dm_reg_addr_reg[1]/Q
                         net (fo=125, routed)         3.120     8.055    u_jtag_top/u_jtag_dm/Q[0]
    SLICE_X36Y70         LUT6 (Prop_lut6_I3_O)        0.105     8.160 r  u_jtag_top/u_jtag_dm/reg_mem[8][31]_i_1/O
                         net (fo=32, routed)          3.015    11.174    riscv_inst/register_inst/reg_mem_reg[8][0]_0
    SLICE_X52Y62         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[8][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.246    24.288    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X52Y62         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[8][7]/C
                         clock pessimism              0.226    24.514    
                         clock uncertainty           -0.035    24.479    
    SLICE_X52Y62         FDRE (Setup_fdre_C_CE)      -0.136    24.343    riscv_inst/register_inst/reg_mem_reg[8][7]
  -------------------------------------------------------------------
                         required time                         24.343    
                         arrival time                         -11.174    
  -------------------------------------------------------------------
                         slack                                 13.169    

Slack (MET) :             13.172ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/dm_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_inst/register_inst/reg_mem_reg[8][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.618ns  (logic 0.484ns (7.313%)  route 6.134ns (92.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 24.291 - 20.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.353     4.555    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X36Y57         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDCE (Prop_fdce_C_Q)         0.379     4.934 f  u_jtag_top/u_jtag_dm/dm_reg_addr_reg[1]/Q
                         net (fo=125, routed)         3.120     8.055    u_jtag_top/u_jtag_dm/Q[0]
    SLICE_X36Y70         LUT6 (Prop_lut6_I3_O)        0.105     8.160 r  u_jtag_top/u_jtag_dm/reg_mem[8][31]_i_1/O
                         net (fo=32, routed)          3.014    11.173    riscv_inst/register_inst/reg_mem_reg[8][0]_0
    SLICE_X50Y57         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[8][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.249    24.291    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X50Y57         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[8][6]/C
                         clock pessimism              0.226    24.517    
                         clock uncertainty           -0.035    24.482    
    SLICE_X50Y57         FDRE (Setup_fdre_C_CE)      -0.136    24.346    riscv_inst/register_inst/reg_mem_reg[8][6]
  -------------------------------------------------------------------
                         required time                         24.346    
                         arrival time                         -11.173    
  -------------------------------------------------------------------
                         slack                                 13.172    

Slack (MET) :             13.206ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/dm_reg_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 1.131ns (16.613%)  route 5.677ns (83.387%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 24.286 - 20.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.353     4.555    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.379     4.934 r  u_jtag_top/u_jtag_dm/dm_reg_addr_reg[3]/Q
                         net (fo=353, routed)         4.177     9.111    riscv_inst/register_inst/dm_reg_addr_o[2]
    SLICE_X50Y56         LUT5 (Prop_lut5_I2_O)        0.105     9.216 r  riscv_inst/register_inst/read_data[2]_i_14/O
                         net (fo=1, routed)           0.000     9.216    riscv_inst/register_inst/read_data[2]_i_14_n_0
    SLICE_X50Y56         MUXF7 (Prop_muxf7_I0_O)      0.201     9.417 r  riscv_inst/register_inst/read_data_reg[2]_i_8/O
                         net (fo=1, routed)           0.000     9.417    riscv_inst/register_inst/read_data_reg[2]_i_8_n_0
    SLICE_X50Y56         MUXF8 (Prop_muxf8_I0_O)      0.082     9.499 r  riscv_inst/register_inst/read_data_reg[2]_i_5/O
                         net (fo=1, routed)           0.830    10.330    u_jtag_top/u_jtag_dm/rx/read_data_reg[2]_1
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.259    10.589 r  u_jtag_top/u_jtag_dm/rx/read_data[2]_i_3/O
                         net (fo=1, routed)           0.670    11.258    u_jtag_top/u_jtag_dm/rx/read_data[2]_i_3_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.105    11.363 r  u_jtag_top/u_jtag_dm/rx/read_data[2]_i_1/O
                         net (fo=1, routed)           0.000    11.363    u_jtag_top/u_jtag_dm/rx_n_42
    SLICE_X38Y55         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.244    24.286    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[2]/C
                         clock pessimism              0.242    24.528    
                         clock uncertainty           -0.035    24.493    
    SLICE_X38Y55         FDCE (Setup_fdce_C_D)        0.076    24.569    u_jtag_top/u_jtag_dm/read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         24.569    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                 13.206    

Slack (MET) :             13.253ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/dm_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_inst/register_inst/reg_mem_reg[8][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 0.484ns (7.443%)  route 6.018ns (92.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 24.288 - 20.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.353     4.555    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X36Y57         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDCE (Prop_fdce_C_Q)         0.379     4.934 f  u_jtag_top/u_jtag_dm/dm_reg_addr_reg[1]/Q
                         net (fo=125, routed)         3.120     8.055    u_jtag_top/u_jtag_dm/Q[0]
    SLICE_X36Y70         LUT6 (Prop_lut6_I3_O)        0.105     8.160 r  u_jtag_top/u_jtag_dm/reg_mem[8][31]_i_1/O
                         net (fo=32, routed)          2.898    11.057    riscv_inst/register_inst/reg_mem_reg[8][0]_0
    SLICE_X51Y61         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[8][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.246    24.288    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[8][1]/C
                         clock pessimism              0.226    24.514    
                         clock uncertainty           -0.035    24.479    
    SLICE_X51Y61         FDRE (Setup_fdre_C_CE)      -0.168    24.311    riscv_inst/register_inst/reg_mem_reg[8][1]
  -------------------------------------------------------------------
                         required time                         24.311    
                         arrival time                         -11.057    
  -------------------------------------------------------------------
                         slack                                 13.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbcs_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.065%)  route 0.256ns (57.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.559     1.484    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X35Y57         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[25]/Q
                         net (fo=4, routed)           0.256     1.882    u_jtag_top/u_jtag_dm/rx/recv_data_reg[33]_0[23]
    SLICE_X39Y58         LUT2 (Prop_lut2_I1_O)        0.045     1.927 r  u_jtag_top/u_jtag_dm/rx/sbcs[23]_i_1/O
                         net (fo=1, routed)           0.000     1.927    u_jtag_top/u_jtag_dm/sbcs[23]
    SLICE_X39Y58         FDCE                                         r  u_jtag_top/u_jtag_dm/sbcs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.828     1.999    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X39Y58         FDCE                                         r  u_jtag_top/u_jtag_dm/sbcs_reg[23]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X39Y58         FDCE (Hold_fdce_C_D)         0.091     1.840    u_jtag_top/u_jtag_dm/sbcs_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/read_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/req_data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.720%)  route 0.260ns (58.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.561     1.486    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X36Y55         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  u_jtag_top/u_jtag_dm/read_data_reg[14]/Q
                         net (fo=1, routed)           0.260     1.887    u_jtag_top/u_jtag_dm/tx/req_data_reg[33]_0[14]
    SLICE_X32Y55         LUT2 (Prop_lut2_I0_O)        0.045     1.932 r  u_jtag_top/u_jtag_dm/tx/req_data[16]_i_1/O
                         net (fo=1, routed)           0.000     1.932    u_jtag_top/u_jtag_dm/tx/req_data0_in[16]
    SLICE_X32Y55         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.829     2.000    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X32Y55         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[16]/C
                         clock pessimism             -0.250     1.750    
    SLICE_X32Y55         FDCE (Hold_fdce_C_D)         0.092     1.842    u_jtag_top/u_jtag_dm/tx/req_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dmcontrol_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.370%)  route 0.234ns (64.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.560     1.485    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X35Y56         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDCE (Prop_fdce_C_Q)         0.128     1.613 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[28]/Q
                         net (fo=6, routed)           0.234     1.847    u_jtag_top/u_jtag_dm/rx_data[28]
    SLICE_X38Y58         FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.828     1.999    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X38Y58         FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[26]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X38Y58         FDCE (Hold_fdce_C_D)        -0.001     1.748    u_jtag_top/u_jtag_dm/dmcontrol_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/read_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/req_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.081%)  route 0.302ns (61.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.561     1.486    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  u_jtag_top/u_jtag_dm/read_data_reg[4]/Q
                         net (fo=1, routed)           0.302     1.930    u_jtag_top/u_jtag_dm/tx/req_data_reg[33]_0[4]
    SLICE_X34Y53         LUT2 (Prop_lut2_I0_O)        0.045     1.975 r  u_jtag_top/u_jtag_dm/tx/req_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.975    u_jtag_top/u_jtag_dm/tx/req_data0_in[6]
    SLICE_X34Y53         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.828     1.999    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X34Y53         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[6]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X34Y53         FDCE (Hold_fdce_C_D)         0.121     1.870    u_jtag_top/u_jtag_dm/tx/req_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/sbcs_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.561     1.486    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X39Y55         FDPE                                         r  u_jtag_top/u_jtag_dm/sbcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDPE (Prop_fdpe_C_Q)         0.141     1.627 r  u_jtag_top/u_jtag_dm/sbcs_reg[2]/Q
                         net (fo=1, routed)           0.053     1.681    u_jtag_top/u_jtag_dm/rx/Q[2]
    SLICE_X38Y55         LUT6 (Prop_lut6_I1_O)        0.045     1.726 r  u_jtag_top/u_jtag_dm/rx/read_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.726    u_jtag_top/u_jtag_dm/rx_n_42
    SLICE_X38Y55         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.829     2.000    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[2]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X38Y55         FDCE (Hold_fdce_C_D)         0.121     1.620    u_jtag_top/u_jtag_dm/read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/read_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/req_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.086%)  route 0.278ns (59.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.561     1.486    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X36Y55         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  u_jtag_top/u_jtag_dm/read_data_reg[12]/Q
                         net (fo=1, routed)           0.278     1.905    u_jtag_top/u_jtag_dm/tx/req_data_reg[33]_0[12]
    SLICE_X32Y55         LUT2 (Prop_lut2_I0_O)        0.045     1.950 r  u_jtag_top/u_jtag_dm/tx/req_data[14]_i_1/O
                         net (fo=1, routed)           0.000     1.950    u_jtag_top/u_jtag_dm/tx/req_data0_in[14]
    SLICE_X32Y55         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.829     2.000    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X32Y55         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[14]/C
                         clock pessimism             -0.250     1.750    
    SLICE_X32Y55         FDCE (Hold_fdce_C_D)         0.092     1.842    u_jtag_top/u_jtag_dm/tx/req_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/read_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/req_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.764%)  route 0.307ns (62.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.561     1.486    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  u_jtag_top/u_jtag_dm/read_data_reg[6]/Q
                         net (fo=1, routed)           0.307     1.934    u_jtag_top/u_jtag_dm/tx/req_data_reg[33]_0[6]
    SLICE_X34Y53         LUT2 (Prop_lut2_I0_O)        0.045     1.979 r  u_jtag_top/u_jtag_dm/tx/req_data[8]_i_1/O
                         net (fo=1, routed)           0.000     1.979    u_jtag_top/u_jtag_dm/tx/req_data0_in[8]
    SLICE_X34Y53         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.828     1.999    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X34Y53         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[8]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X34Y53         FDCE (Hold_fdce_C_D)         0.121     1.870    u_jtag_top/u_jtag_dm/tx/req_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/read_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/req_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.184ns (36.336%)  route 0.322ns (63.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.561     1.486    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  u_jtag_top/u_jtag_dm/read_data_reg[11]/Q
                         net (fo=1, routed)           0.322     1.950    u_jtag_top/u_jtag_dm/tx/req_data_reg[33]_0[11]
    SLICE_X34Y54         LUT2 (Prop_lut2_I0_O)        0.043     1.993 r  u_jtag_top/u_jtag_dm/tx/req_data[13]_i_1/O
                         net (fo=1, routed)           0.000     1.993    u_jtag_top/u_jtag_dm/tx/req_data0_in[13]
    SLICE_X34Y54         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.828     1.999    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X34Y54         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[13]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X34Y54         FDCE (Hold_fdce_C_D)         0.131     1.880    u_jtag_top/u_jtag_dm/tx/req_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/read_data_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/req_data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.786%)  route 0.281ns (60.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.560     1.485    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X41Y58         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  u_jtag_top/u_jtag_dm/read_data_reg[24]/Q
                         net (fo=1, routed)           0.281     1.908    u_jtag_top/u_jtag_dm/tx/req_data_reg[33]_0[24]
    SLICE_X32Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.953 r  u_jtag_top/u_jtag_dm/tx/req_data[26]_i_1/O
                         net (fo=1, routed)           0.000     1.953    u_jtag_top/u_jtag_dm/tx/req_data0_in[26]
    SLICE_X32Y59         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.828     1.999    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X32Y59         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[26]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X32Y59         FDCE (Hold_fdce_C_D)         0.091     1.840    u_jtag_top/u_jtag_dm/tx/req_data_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/read_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/req_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.206ns (42.225%)  route 0.282ns (57.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.561     1.486    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  u_jtag_top/u_jtag_dm/read_data_reg[3]/Q
                         net (fo=1, routed)           0.282     1.932    u_jtag_top/u_jtag_dm/tx/req_data_reg[33]_0[3]
    SLICE_X32Y55         LUT2 (Prop_lut2_I0_O)        0.042     1.974 r  u_jtag_top/u_jtag_dm/tx/req_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.974    u_jtag_top/u_jtag_dm/tx/req_data0_in[5]
    SLICE_X32Y55         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.829     2.000    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X32Y55         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[5]/C
                         clock pessimism             -0.250     1.750    
    SLICE_X32Y55         FDCE (Hold_fdce_C_D)         0.107     1.857    u_jtag_top/u_jtag_dm/tx/req_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y9    rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y10   rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y11   rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y12   rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X46Y56   riscv_inst/register_inst/reg_mem_reg[10][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y59   riscv_inst/register_inst/reg_mem_reg[10][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y59   riscv_inst/register_inst/reg_mem_reg[10][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y62   riscv_inst/register_inst/reg_mem_reg[10][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y66   riscv_inst/register_inst/reg_mem_reg[10][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y56   riscv_inst/register_inst/reg_mem_reg[10][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y56   riscv_inst/register_inst/reg_mem_reg[10][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y59   riscv_inst/register_inst/reg_mem_reg[10][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y59   riscv_inst/register_inst/reg_mem_reg[10][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y59   riscv_inst/register_inst/reg_mem_reg[10][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y59   riscv_inst/register_inst/reg_mem_reg[10][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y62   riscv_inst/register_inst/reg_mem_reg[10][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y62   riscv_inst/register_inst/reg_mem_reg[10][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y66   riscv_inst/register_inst/reg_mem_reg[10][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y66   riscv_inst/register_inst/reg_mem_reg[10][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y56   riscv_inst/register_inst/reg_mem_reg[10][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y56   riscv_inst/register_inst/reg_mem_reg[10][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y59   riscv_inst/register_inst/reg_mem_reg[10][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y59   riscv_inst/register_inst/reg_mem_reg[10][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y59   riscv_inst/register_inst/reg_mem_reg[10][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y59   riscv_inst/register_inst/reg_mem_reg[10][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y62   riscv_inst/register_inst/reg_mem_reg[10][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y62   riscv_inst/register_inst/reg_mem_reg[10][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y66   riscv_inst/register_inst/reg_mem_reg[10][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y66   riscv_inst/register_inst/reg_mem_reg[10][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           669 Endpoints
Min Delay           669 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/tx/req_data_reg[26]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.156ns  (logic 1.560ns (21.801%)  route 5.596ns (78.199%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.706     3.161    riscv_inst/rstn_IBUF
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.105     3.266 f  riscv_inst/reg_mem[31][26]_i_1/O
                         net (fo=1541, routed)        3.890     7.156    u_jtag_top/u_jtag_driver/tx/p_0_in__0
    SLICE_X34Y57         FDCE                                         f  u_jtag_top/u_jtag_driver/tx/req_data_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/tx/req_data_reg[27]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.156ns  (logic 1.560ns (21.801%)  route 5.596ns (78.199%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.706     3.161    riscv_inst/rstn_IBUF
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.105     3.266 f  riscv_inst/reg_mem[31][26]_i_1/O
                         net (fo=1541, routed)        3.890     7.156    u_jtag_top/u_jtag_driver/tx/p_0_in__0
    SLICE_X34Y57         FDCE                                         f  u_jtag_top/u_jtag_driver/tx/req_data_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/tx/req_data_reg[28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.156ns  (logic 1.560ns (21.801%)  route 5.596ns (78.199%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.706     3.161    riscv_inst/rstn_IBUF
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.105     3.266 f  riscv_inst/reg_mem[31][26]_i_1/O
                         net (fo=1541, routed)        3.890     7.156    u_jtag_top/u_jtag_driver/tx/p_0_in__0
    SLICE_X34Y57         FDCE                                         f  u_jtag_top/u_jtag_driver/tx/req_data_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/tx/req_data_reg[29]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.156ns  (logic 1.560ns (21.801%)  route 5.596ns (78.199%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.706     3.161    riscv_inst/rstn_IBUF
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.105     3.266 f  riscv_inst/reg_mem[31][26]_i_1/O
                         net (fo=1541, routed)        3.890     7.156    u_jtag_top/u_jtag_driver/tx/p_0_in__0
    SLICE_X34Y57         FDCE                                         f  u_jtag_top/u_jtag_driver/tx/req_data_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/tx/req_data_reg[30]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.156ns  (logic 1.560ns (21.801%)  route 5.596ns (78.199%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.706     3.161    riscv_inst/rstn_IBUF
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.105     3.266 f  riscv_inst/reg_mem[31][26]_i_1/O
                         net (fo=1541, routed)        3.890     7.156    u_jtag_top/u_jtag_driver/tx/p_0_in__0
    SLICE_X34Y57         FDCE                                         f  u_jtag_top/u_jtag_driver/tx/req_data_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/tx/req_data_reg[31]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.156ns  (logic 1.560ns (21.801%)  route 5.596ns (78.199%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.706     3.161    riscv_inst/rstn_IBUF
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.105     3.266 f  riscv_inst/reg_mem[31][26]_i_1/O
                         net (fo=1541, routed)        3.890     7.156    u_jtag_top/u_jtag_driver/tx/p_0_in__0
    SLICE_X34Y57         FDCE                                         f  u_jtag_top/u_jtag_driver/tx/req_data_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/tx/req_data_reg[32]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.156ns  (logic 1.560ns (21.801%)  route 5.596ns (78.199%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.706     3.161    riscv_inst/rstn_IBUF
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.105     3.266 f  riscv_inst/reg_mem[31][26]_i_1/O
                         net (fo=1541, routed)        3.890     7.156    u_jtag_top/u_jtag_driver/tx/p_0_in__0
    SLICE_X34Y57         FDCE                                         f  u_jtag_top/u_jtag_driver/tx/req_data_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/tx/req_data_reg[33]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.156ns  (logic 1.560ns (21.801%)  route 5.596ns (78.199%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.706     3.161    riscv_inst/rstn_IBUF
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.105     3.266 f  riscv_inst/reg_mem[31][26]_i_1/O
                         net (fo=1541, routed)        3.890     7.156    u_jtag_top/u_jtag_driver/tx/p_0_in__0
    SLICE_X34Y57         FDCE                                         f  u_jtag_top/u_jtag_driver/tx/req_data_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.900ns  (logic 1.560ns (22.609%)  route 5.340ns (77.391%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.706     3.161    riscv_inst/rstn_IBUF
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.105     3.266 f  riscv_inst/reg_mem[31][26]_i_1/O
                         net (fo=1541, routed)        3.634     6.900    u_jtag_top/u_jtag_driver/p_0_in__0
    SLICE_X32Y57         FDCE                                         f  u_jtag_top/u_jtag_driver/dm_resp_data_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.900ns  (logic 1.560ns (22.609%)  route 5.340ns (77.391%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.706     3.161    riscv_inst/rstn_IBUF
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.105     3.266 f  riscv_inst/reg_mem[31][26]_i_1/O
                         net (fo=1541, routed)        3.634     6.900    u_jtag_top/u_jtag_driver/p_0_in__0
    SLICE_X32Y57         FDCE                                         f  u_jtag_top/u_jtag_driver/dm_resp_data_reg[19]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[32]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[32]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.185ns  (logic 0.128ns (69.202%)  route 0.057ns (30.798%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[32]/C
    SLICE_X33Y58         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[32]/Q
                         net (fo=1, routed)           0.057     0.185    u_jtag_top/u_jtag_driver/recv_data[32]
    SLICE_X32Y58         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.128ns (67.328%)  route 0.062ns (32.672%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[30]/C
    SLICE_X33Y58         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[30]/Q
                         net (fo=1, routed)           0.062     0.190    u_jtag_top/u_jtag_driver/recv_data[30]
    SLICE_X32Y58         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.141ns (70.167%)  route 0.060ns (29.833%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[21]/C
    SLICE_X33Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[21]/Q
                         net (fo=1, routed)           0.060     0.201    u_jtag_top/u_jtag_driver/recv_data[21]
    SLICE_X32Y57         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/dm_resp_data_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.186ns (78.745%)  route 0.050ns (21.255%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[12]/C
    SLICE_X32Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[12]/Q
                         net (fo=1, routed)           0.050     0.191    u_jtag_top/u_jtag_driver/dm_resp_data[12]
    SLICE_X33Y54         LUT6 (Prop_lut6_I1_O)        0.045     0.236 r  u_jtag_top/u_jtag_driver/shift_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.236    u_jtag_top/u_jtag_driver/shift_reg[12]_i_1_n_0
    SLICE_X33Y54         FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.704%)  route 0.110ns (46.296%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[4]/C
    SLICE_X31Y55         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[4]/Q
                         net (fo=1, routed)           0.110     0.238    u_jtag_top/u_jtag_driver/recv_data[4]
    SLICE_X30Y54         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.691%)  route 0.110ns (46.309%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[24]/C
    SLICE_X33Y57         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[24]/Q
                         net (fo=1, routed)           0.110     0.238    u_jtag_top/u_jtag_driver/recv_data[24]
    SLICE_X32Y57         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.275%)  route 0.117ns (47.725%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[20]/C
    SLICE_X33Y57         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[20]/Q
                         net (fo=1, routed)           0.117     0.245    u_jtag_top/u_jtag_driver/recv_data[20]
    SLICE_X32Y57         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (52.076%)  route 0.118ns (47.924%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[22]/C
    SLICE_X33Y57         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[22]/Q
                         net (fo=1, routed)           0.118     0.246    u_jtag_top/u_jtag_driver/recv_data[22]
    SLICE_X32Y57         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.838%)  route 0.119ns (48.162%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[12]/C
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[12]/Q
                         net (fo=1, routed)           0.119     0.247    u_jtag_top/u_jtag_driver/recv_data[12]
    SLICE_X32Y54         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.954%)  route 0.107ns (43.046%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[2]/C
    SLICE_X31Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[2]/Q
                         net (fo=1, routed)           0.107     0.248    u_jtag_top/u_jtag_driver/recv_data[2]
    SLICE_X30Y54         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/dm_halt_req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jtag_halt_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.061ns  (logic 3.806ns (53.905%)  route 3.255ns (46.095%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.354     4.556    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X40Y56         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_halt_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.379     4.935 f  u_jtag_top/u_jtag_dm/dm_halt_req_reg/Q
                         net (fo=3, routed)           1.033     5.968    u_jtag_top/u_jtag_dm/jtag_halt_o
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.105     6.073 r  u_jtag_top/u_jtag_dm/jtag_halt_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.222     8.295    jtag_halt_led_OBUF
    Y2                   OBUF (Prop_obuf_I_O)         3.322    11.617 r  jtag_halt_led_OBUF_inst/O
                         net (fo=0)                   0.000    11.617    jtag_halt_led
    Y2                                                                r  jtag_halt_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_inst/register_inst/reg_mem_reg[27][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pass
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.604ns  (logic 3.793ns (57.430%)  route 2.811ns (42.570%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.352     4.554    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X47Y62         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[27][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.379     4.933 f  riscv_inst/register_inst/reg_mem_reg[27][0]/Q
                         net (fo=3, routed)           0.337     5.270    reg_mem[27][0]
    SLICE_X47Y62         LUT1 (Prop_lut1_I0_O)        0.105     5.375 r  pass_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.475     7.849    pass_OBUF
    R3                   OBUF (Prop_obuf_I_O)         3.309    11.158 r  pass_OBUF_inst/O
                         net (fo=0)                   0.000    11.158    pass
    R3                                                                r  pass (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_inst/register_inst/reg_mem_reg[26][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            over
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.351ns  (logic 3.790ns (59.669%)  route 2.561ns (40.331%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.355     4.557    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X47Y57         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[26][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.379     4.936 f  riscv_inst/register_inst/reg_mem_reg[26][0]/Q
                         net (fo=3, routed)           0.507     5.443    reg_mem[26][0]
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.105     5.548 r  over_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.055     7.603    over_OBUF
    R2                   OBUF (Prop_obuf_I_O)         3.306    10.908 r  over_OBUF_inst/O
                         net (fo=0)                   0.000    10.908    over
    R2                                                                r  over (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.542ns  (logic 0.630ns (40.864%)  route 0.912ns (59.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.352     4.554    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X34Y53         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDCE (Prop_fdce_C_Q)         0.398     4.952 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[19]/Q
                         net (fo=1, routed)           0.912     5.864    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[17]
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.232     6.096 r  u_jtag_top/u_jtag_driver/rx/recv_data[19]_i_1/O
                         net (fo=1, routed)           0.000     6.096    u_jtag_top/u_jtag_driver/rx/recv_data0_in[19]
    SLICE_X33Y57         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[34]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.336ns  (logic 0.552ns (41.325%)  route 0.784ns (58.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.354     4.556    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X30Y55         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDCE (Prop_fdce_C_Q)         0.433     4.989 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[34]/Q
                         net (fo=1, routed)           0.784     5.773    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[32]
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.119     5.892 r  u_jtag_top/u_jtag_driver/rx/recv_data[34]_i_1/O
                         net (fo=1, routed)           0.000     5.892    u_jtag_top/u_jtag_driver/rx/recv_data0_in[34]
    SLICE_X33Y57         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[35]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.322ns  (logic 0.630ns (47.665%)  route 0.692ns (52.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.354     4.556    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X30Y55         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDCE (Prop_fdce_C_Q)         0.398     4.954 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[35]/Q
                         net (fo=1, routed)           0.692     5.646    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[33]
    SLICE_X31Y55         LUT2 (Prop_lut2_I0_O)        0.232     5.878 r  u_jtag_top/u_jtag_driver/rx/recv_data[35]_i_1/O
                         net (fo=1, routed)           0.000     5.878    u_jtag_top/u_jtag_driver/rx/recv_data0_in[35]
    SLICE_X31Y55         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.322ns  (logic 0.630ns (47.665%)  route 0.692ns (52.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.352     4.554    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X34Y54         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.398     4.952 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[11]/Q
                         net (fo=1, routed)           0.692     5.644    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[9]
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.232     5.876 r  u_jtag_top/u_jtag_driver/rx/recv_data[11]_i_1/O
                         net (fo=1, routed)           0.000     5.876    u_jtag_top/u_jtag_driver/rx/recv_data0_in[11]
    SLICE_X35Y54         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.312ns  (logic 0.640ns (48.793%)  route 0.672ns (51.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.352     4.554    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X34Y53         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDCE (Prop_fdce_C_Q)         0.398     4.952 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[9]/Q
                         net (fo=1, routed)           0.672     5.624    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[7]
    SLICE_X33Y53         LUT2 (Prop_lut2_I0_O)        0.242     5.866 r  u_jtag_top/u_jtag_driver/rx/recv_data[9]_i_1/O
                         net (fo=1, routed)           0.000     5.866    u_jtag_top/u_jtag_driver/rx/recv_data0_in[9]
    SLICE_X33Y53         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.277ns  (logic 0.588ns (46.051%)  route 0.689ns (53.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.352     4.554    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X32Y59         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDCE (Prop_fdce_C_Q)         0.348     4.902 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[31]/Q
                         net (fo=1, routed)           0.689     5.591    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[29]
    SLICE_X33Y58         LUT2 (Prop_lut2_I0_O)        0.240     5.831 r  u_jtag_top/u_jtag_driver/rx/recv_data[31]_i_1/O
                         net (fo=1, routed)           0.000     5.831    u_jtag_top/u_jtag_driver/rx/recv_data0_in[31]
    SLICE_X33Y58         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.272ns  (logic 0.590ns (46.374%)  route 0.682ns (53.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.354     4.556    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X32Y55         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDCE (Prop_fdce_C_Q)         0.348     4.904 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[39]/Q
                         net (fo=1, routed)           0.682     5.586    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[37]
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.242     5.828 r  u_jtag_top/u_jtag_driver/rx/recv_data[39]_i_1/O
                         net (fo=1, routed)           0.000     5.828    u_jtag_top/u_jtag_driver/rx/recv_data0_in[39]
    SLICE_X35Y54         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/rx/ack_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/tx/ack_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.255%)  route 0.119ns (45.745%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.562     1.487    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X31Y52         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  u_jtag_top/u_jtag_dm/rx/ack_reg/Q
                         net (fo=2, routed)           0.119     1.747    u_jtag_top/u_jtag_driver/tx/dm_ack_i
    SLICE_X30Y51         FDCE                                         r  u_jtag_top/u_jtag_driver/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.210ns (60.967%)  route 0.134ns (39.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.560     1.485    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X34Y54         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[12]/Q
                         net (fo=1, routed)           0.134     1.784    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[10]
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.046     1.830 r  u_jtag_top/u_jtag_driver/rx/recv_data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.830    u_jtag_top/u_jtag_driver/rx/recv_data0_in[12]
    SLICE_X35Y54         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[36]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.209ns (60.854%)  route 0.134ns (39.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.561     1.486    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X30Y55         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[36]/Q
                         net (fo=1, routed)           0.134     1.785    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[34]
    SLICE_X31Y55         LUT2 (Prop_lut2_I0_O)        0.045     1.830 r  u_jtag_top/u_jtag_driver/rx/recv_data[36]_i_1/O
                         net (fo=1, routed)           0.000     1.830    u_jtag_top/u_jtag_driver/rx/recv_data0_in[36]
    SLICE_X31Y55         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/req_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.164ns (47.570%)  route 0.181ns (52.430%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.560     1.485    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X30Y58         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  u_jtag_top/u_jtag_dm/tx/req_reg/Q
                         net (fo=2, routed)           0.181     1.830    u_jtag_top/u_jtag_driver/rx/dm_resp_i
    SLICE_X28Y57         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.213ns (59.912%)  route 0.143ns (40.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.560     1.485    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X34Y53         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[6]/Q
                         net (fo=1, routed)           0.143     1.792    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[4]
    SLICE_X33Y53         LUT2 (Prop_lut2_I0_O)        0.049     1.841 r  u_jtag_top/u_jtag_driver/rx/recv_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.841    u_jtag_top/u_jtag_driver/rx/recv_data0_in[6]
    SLICE_X33Y53         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.247ns (63.836%)  route 0.140ns (36.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.560     1.485    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X34Y54         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.148     1.633 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[13]/Q
                         net (fo=1, routed)           0.140     1.773    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[11]
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.099     1.872 r  u_jtag_top/u_jtag_driver/rx/recv_data[13]_i_1/O
                         net (fo=1, routed)           0.000     1.872    u_jtag_top/u_jtag_driver/rx/recv_data0_in[13]
    SLICE_X35Y54         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.209ns (51.753%)  route 0.195ns (48.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.560     1.485    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X34Y54         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[10]/Q
                         net (fo=1, routed)           0.195     1.844    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[8]
    SLICE_X33Y53         LUT2 (Prop_lut2_I0_O)        0.045     1.889 r  u_jtag_top/u_jtag_driver/rx/recv_data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.889    u_jtag_top/u_jtag_driver/rx/recv_data0_in[10]
    SLICE_X33Y53         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.210ns (51.872%)  route 0.195ns (48.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.559     1.484    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X34Y58         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[20]/Q
                         net (fo=1, routed)           0.195     1.843    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[18]
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.046     1.889 r  u_jtag_top/u_jtag_driver/rx/recv_data[20]_i_1/O
                         net (fo=1, routed)           0.000     1.889    u_jtag_top/u_jtag_driver/rx/recv_data0_in[20]
    SLICE_X33Y57         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.209ns (51.625%)  route 0.196ns (48.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.559     1.484    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X34Y58         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[24]/Q
                         net (fo=1, routed)           0.196     1.844    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[22]
    SLICE_X33Y57         LUT2 (Prop_lut2_I0_O)        0.045     1.889 r  u_jtag_top/u_jtag_driver/rx/recv_data[24]_i_1/O
                         net (fo=1, routed)           0.000     1.889    u_jtag_top/u_jtag_driver/rx/recv_data0_in[24]
    SLICE_X33Y57         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[37]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.247ns (60.602%)  route 0.161ns (39.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.561     1.486    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X30Y55         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDCE (Prop_fdce_C_Q)         0.148     1.634 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[37]/Q
                         net (fo=1, routed)           0.161     1.795    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[35]
    SLICE_X31Y55         LUT2 (Prop_lut2_I0_O)        0.099     1.894 r  u_jtag_top/u_jtag_driver/rx/recv_data[37]_i_1/O
                         net (fo=1, routed)           0.000     1.894    u_jtag_top/u_jtag_driver/rx/recv_data0_in[37]
    SLICE_X31Y55         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[37]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1396 Endpoints
Min Delay          1396 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[13][22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.841ns  (logic 1.560ns (17.646%)  route 7.281ns (82.354%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.706     3.161    riscv_inst/rstn_IBUF
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.105     3.266 r  riscv_inst/reg_mem[31][26]_i_1/O
                         net (fo=1541, routed)        5.575     8.841    riscv_inst/register_inst/reg_mem_reg[31][26]_0
    SLICE_X31Y70         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[13][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.234     4.276    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X31Y70         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[13][22]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[13][25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.841ns  (logic 1.560ns (17.646%)  route 7.281ns (82.354%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.706     3.161    riscv_inst/rstn_IBUF
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.105     3.266 r  riscv_inst/reg_mem[31][26]_i_1/O
                         net (fo=1541, routed)        5.575     8.841    riscv_inst/register_inst/reg_mem_reg[31][26]_0
    SLICE_X31Y70         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[13][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.234     4.276    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X31Y70         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[13][25]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[13][28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.841ns  (logic 1.560ns (17.646%)  route 7.281ns (82.354%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.706     3.161    riscv_inst/rstn_IBUF
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.105     3.266 r  riscv_inst/reg_mem[31][26]_i_1/O
                         net (fo=1541, routed)        5.575     8.841    riscv_inst/register_inst/reg_mem_reg[31][26]_0
    SLICE_X31Y70         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[13][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.234     4.276    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X31Y70         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[13][28]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[13][29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.841ns  (logic 1.560ns (17.646%)  route 7.281ns (82.354%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.706     3.161    riscv_inst/rstn_IBUF
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.105     3.266 r  riscv_inst/reg_mem[31][26]_i_1/O
                         net (fo=1541, routed)        5.575     8.841    riscv_inst/register_inst/reg_mem_reg[31][26]_0
    SLICE_X31Y70         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[13][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.234     4.276    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X31Y70         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[13][29]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[7][22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.841ns  (logic 1.560ns (17.646%)  route 7.281ns (82.354%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.706     3.161    riscv_inst/rstn_IBUF
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.105     3.266 r  riscv_inst/reg_mem[31][26]_i_1/O
                         net (fo=1541, routed)        5.575     8.841    riscv_inst/register_inst/reg_mem_reg[31][26]_0
    SLICE_X30Y70         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[7][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.234     4.276    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X30Y70         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[7][22]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[7][28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.841ns  (logic 1.560ns (17.646%)  route 7.281ns (82.354%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.706     3.161    riscv_inst/rstn_IBUF
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.105     3.266 r  riscv_inst/reg_mem[31][26]_i_1/O
                         net (fo=1541, routed)        5.575     8.841    riscv_inst/register_inst/reg_mem_reg[31][26]_0
    SLICE_X30Y70         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[7][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.234     4.276    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X30Y70         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[7][28]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[7][29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.841ns  (logic 1.560ns (17.646%)  route 7.281ns (82.354%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.706     3.161    riscv_inst/rstn_IBUF
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.105     3.266 r  riscv_inst/reg_mem[31][26]_i_1/O
                         net (fo=1541, routed)        5.575     8.841    riscv_inst/register_inst/reg_mem_reg[31][26]_0
    SLICE_X30Y70         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[7][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.234     4.276    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X30Y70         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[7][29]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[10][22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.722ns  (logic 1.560ns (17.887%)  route 7.162ns (82.113%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.706     3.161    riscv_inst/rstn_IBUF
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.105     3.266 r  riscv_inst/reg_mem[31][26]_i_1/O
                         net (fo=1541, routed)        5.456     8.722    riscv_inst/register_inst/reg_mem_reg[31][26]_0
    SLICE_X31Y72         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[10][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.232     4.274    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X31Y72         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[10][22]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[10][25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.722ns  (logic 1.560ns (17.887%)  route 7.162ns (82.113%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.706     3.161    riscv_inst/rstn_IBUF
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.105     3.266 r  riscv_inst/reg_mem[31][26]_i_1/O
                         net (fo=1541, routed)        5.456     8.722    riscv_inst/register_inst/reg_mem_reg[31][26]_0
    SLICE_X31Y72         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[10][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.232     4.274    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X31Y72         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[10][25]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[12][22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.722ns  (logic 1.560ns (17.887%)  route 7.162ns (82.113%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.706     3.161    riscv_inst/rstn_IBUF
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.105     3.266 r  riscv_inst/reg_mem[31][26]_i_1/O
                         net (fo=1541, routed)        5.456     8.722    riscv_inst/register_inst/reg_mem_reg[31][26]_0
    SLICE_X31Y72         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[12][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        1.232     4.274    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X31Y72         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[12][22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.213ns (72.094%)  route 0.082ns (27.906%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[26]/C
    SLICE_X34Y57         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[26]/Q
                         net (fo=1, routed)           0.082     0.246    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_2[26]
    SLICE_X35Y57         LUT2 (Prop_lut2_I0_O)        0.049     0.295 r  u_jtag_top/u_jtag_dm/rx/recv_data[26]_i_1/O
                         net (fo=1, routed)           0.000     0.295    u_jtag_top/u_jtag_dm/rx/recv_data0_in[26]
    SLICE_X35Y57         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.827     1.998    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X35Y57         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[26]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/ack_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/tx/ack_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.118%)  route 0.186ns (56.882%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/ack_reg/C
    SLICE_X28Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/ack_reg/Q
                         net (fo=2, routed)           0.186     0.327    u_jtag_top/u_jtag_dm/tx/dtm_ack_o
    SLICE_X30Y58         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.828     1.999    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X30Y58         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_d_reg/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[39]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.226ns (67.569%)  route 0.108ns (32.431%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[39]/C
    SLICE_X35Y55         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[39]/Q
                         net (fo=1, routed)           0.108     0.236    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_2[39]
    SLICE_X34Y56         LUT2 (Prop_lut2_I0_O)        0.098     0.334 r  u_jtag_top/u_jtag_dm/rx/recv_data[39]_i_2/O
                         net (fo=1, routed)           0.000     0.334    u_jtag_top/u_jtag_dm/rx/recv_data0_in[39]
    SLICE_X34Y56         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.828     1.999    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X34Y56         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/req_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.600%)  route 0.181ns (52.400%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_reg/C
    SLICE_X30Y52         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_jtag_top/u_jtag_driver/tx/req_reg/Q
                         net (fo=2, routed)           0.181     0.345    u_jtag_top/u_jtag_dm/rx/dtm_req_valid_o
    SLICE_X31Y52         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.830     2.001    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X31Y52         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/req_d_reg/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.227ns (61.472%)  route 0.142ns (38.528%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[21]/C
    SLICE_X33Y56         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[21]/Q
                         net (fo=1, routed)           0.142     0.270    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_2[21]
    SLICE_X35Y56         LUT2 (Prop_lut2_I0_O)        0.099     0.369 r  u_jtag_top/u_jtag_dm/rx/recv_data[21]_i_1/O
                         net (fo=1, routed)           0.000     0.369    u_jtag_top/u_jtag_dm/rx/recv_data0_in[21]
    SLICE_X35Y56         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.828     1.999    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X35Y56         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[21]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.226ns (59.945%)  route 0.151ns (40.055%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[35]/C
    SLICE_X33Y56         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[35]/Q
                         net (fo=1, routed)           0.151     0.279    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_2[35]
    SLICE_X34Y56         LUT2 (Prop_lut2_I0_O)        0.098     0.377 r  u_jtag_top/u_jtag_dm/rx/recv_data[35]_i_1/O
                         net (fo=1, routed)           0.000     0.377    u_jtag_top/u_jtag_dm/rx/recv_data0_in[35]
    SLICE_X34Y56         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.828     1.999    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X34Y56         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[35]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.246ns (62.854%)  route 0.145ns (37.146%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[31]/C
    SLICE_X34Y57         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[31]/Q
                         net (fo=1, routed)           0.145     0.293    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_2[31]
    SLICE_X34Y56         LUT2 (Prop_lut2_I0_O)        0.098     0.391 r  u_jtag_top/u_jtag_dm/rx/recv_data[31]_i_1/O
                         net (fo=1, routed)           0.000     0.391    u_jtag_top/u_jtag_dm/rx/recv_data0_in[31]
    SLICE_X34Y56         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.828     1.999    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X34Y56         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[31]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.247ns (62.651%)  route 0.147ns (37.349%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[29]/C
    SLICE_X34Y57         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[29]/Q
                         net (fo=1, routed)           0.147     0.295    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_2[29]
    SLICE_X34Y56         LUT2 (Prop_lut2_I0_O)        0.099     0.394 r  u_jtag_top/u_jtag_dm/rx/recv_data[29]_i_1/O
                         net (fo=1, routed)           0.000     0.394    u_jtag_top/u_jtag_dm/rx/recv_data0_in[29]
    SLICE_X34Y56         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.828     1.999    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X34Y56         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[29]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.184ns (46.105%)  route 0.215ns (53.895%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[22]/C
    SLICE_X33Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[22]/Q
                         net (fo=1, routed)           0.215     0.356    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_2[22]
    SLICE_X35Y56         LUT2 (Prop_lut2_I0_O)        0.043     0.399 r  u_jtag_top/u_jtag_dm/rx/recv_data[22]_i_1/O
                         net (fo=1, routed)           0.000     0.399    u_jtag_top/u_jtag_dm/rx/recv_data0_in[22]
    SLICE_X35Y56         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.828     1.999    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X35Y56         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[22]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.183ns (45.241%)  route 0.222ns (54.759%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[2]/C
    SLICE_X35Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[2]/Q
                         net (fo=1, routed)           0.222     0.363    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_2[2]
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.042     0.405 r  u_jtag_top/u_jtag_dm/rx/recv_data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.405    u_jtag_top/u_jtag_dm/rx/recv_data0_in[2]
    SLICE_X36Y53         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1358, routed)        0.829     2.000    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X36Y53         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[2]/C





