module DMUX_Conditional_TB;
reg d,s;
wire y0,y1;
DMUX_Conditional uut(d,s,y0,y1);
initial begin
d=0;s=0;
#10
d=0;s=1;
#10
d=1;s=0;
#10
d=1;s=1;
#10
$finish();
end
endmodule
