Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jan 18 20:30:09 2019
| Host         : LAPTOP-08TH3U7V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 61 register/latch pins with no clock driven by root clock pin: clk_rx_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: estado_actual_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: estado_actual_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: estado_actual_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.440        0.000                      0                  305        0.085        0.000                      0                  305        4.500        0.000                       0                   169  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.440        0.000                      0                  305        0.085        0.000                      0                  305        4.500        0.000                       0                   169  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 denboragailua/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            denboragailua/timer_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 1.991ns (38.087%)  route 3.236ns (61.913%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.571     5.092    denboragailua/clk_IBUF_BUFG
    SLICE_X56Y43         FDRE                                         r  denboragailua/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.518     5.610 r  denboragailua/timer_reg[0]/Q
                         net (fo=16, routed)          1.138     6.748    denboragailua/timer_reg[0]
    SLICE_X57Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.872 r  denboragailua/bukatuta0_carry_i_1/O
                         net (fo=1, routed)           0.330     7.202    denboragailua/bukatuta0_carry_i_1_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.782 r  denboragailua/bukatuta0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.782    denboragailua/bukatuta0_carry_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  denboragailua/bukatuta0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.896    denboragailua/bukatuta0_carry__0_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  denboragailua/bukatuta0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.011    denboragailua/bukatuta0_carry__1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.239 r  denboragailua/bukatuta0_carry__2/CO[2]
                         net (fo=3, routed)           0.828     9.067    denboragailua/bukatuta0_carry__2_n_1
    SLICE_X55Y43         LUT6 (Prop_lut6_I0_O)        0.313     9.380 r  denboragailua/timer[0]_i_1/O
                         net (fo=32, routed)          0.940    10.320    denboragailua/timer
    SLICE_X56Y50         FDRE                                         r  denboragailua/timer_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.444    14.785    denboragailua/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  denboragailua/timer_reg[28]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X56Y50         FDRE (Setup_fdre_C_CE)      -0.169    14.760    denboragailua/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 denboragailua/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            denboragailua/timer_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 1.991ns (38.087%)  route 3.236ns (61.913%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.571     5.092    denboragailua/clk_IBUF_BUFG
    SLICE_X56Y43         FDRE                                         r  denboragailua/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.518     5.610 r  denboragailua/timer_reg[0]/Q
                         net (fo=16, routed)          1.138     6.748    denboragailua/timer_reg[0]
    SLICE_X57Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.872 r  denboragailua/bukatuta0_carry_i_1/O
                         net (fo=1, routed)           0.330     7.202    denboragailua/bukatuta0_carry_i_1_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.782 r  denboragailua/bukatuta0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.782    denboragailua/bukatuta0_carry_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  denboragailua/bukatuta0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.896    denboragailua/bukatuta0_carry__0_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  denboragailua/bukatuta0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.011    denboragailua/bukatuta0_carry__1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.239 r  denboragailua/bukatuta0_carry__2/CO[2]
                         net (fo=3, routed)           0.828     9.067    denboragailua/bukatuta0_carry__2_n_1
    SLICE_X55Y43         LUT6 (Prop_lut6_I0_O)        0.313     9.380 r  denboragailua/timer[0]_i_1/O
                         net (fo=32, routed)          0.940    10.320    denboragailua/timer
    SLICE_X56Y50         FDRE                                         r  denboragailua/timer_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.444    14.785    denboragailua/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  denboragailua/timer_reg[29]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X56Y50         FDRE (Setup_fdre_C_CE)      -0.169    14.760    denboragailua/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 denboragailua/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            denboragailua/timer_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 1.991ns (38.087%)  route 3.236ns (61.913%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.571     5.092    denboragailua/clk_IBUF_BUFG
    SLICE_X56Y43         FDRE                                         r  denboragailua/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.518     5.610 r  denboragailua/timer_reg[0]/Q
                         net (fo=16, routed)          1.138     6.748    denboragailua/timer_reg[0]
    SLICE_X57Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.872 r  denboragailua/bukatuta0_carry_i_1/O
                         net (fo=1, routed)           0.330     7.202    denboragailua/bukatuta0_carry_i_1_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.782 r  denboragailua/bukatuta0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.782    denboragailua/bukatuta0_carry_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  denboragailua/bukatuta0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.896    denboragailua/bukatuta0_carry__0_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  denboragailua/bukatuta0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.011    denboragailua/bukatuta0_carry__1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.239 r  denboragailua/bukatuta0_carry__2/CO[2]
                         net (fo=3, routed)           0.828     9.067    denboragailua/bukatuta0_carry__2_n_1
    SLICE_X55Y43         LUT6 (Prop_lut6_I0_O)        0.313     9.380 r  denboragailua/timer[0]_i_1/O
                         net (fo=32, routed)          0.940    10.320    denboragailua/timer
    SLICE_X56Y50         FDRE                                         r  denboragailua/timer_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.444    14.785    denboragailua/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  denboragailua/timer_reg[30]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X56Y50         FDRE (Setup_fdre_C_CE)      -0.169    14.760    denboragailua/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 denboragailua/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            denboragailua/timer_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 1.991ns (38.087%)  route 3.236ns (61.913%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.571     5.092    denboragailua/clk_IBUF_BUFG
    SLICE_X56Y43         FDRE                                         r  denboragailua/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.518     5.610 r  denboragailua/timer_reg[0]/Q
                         net (fo=16, routed)          1.138     6.748    denboragailua/timer_reg[0]
    SLICE_X57Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.872 r  denboragailua/bukatuta0_carry_i_1/O
                         net (fo=1, routed)           0.330     7.202    denboragailua/bukatuta0_carry_i_1_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.782 r  denboragailua/bukatuta0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.782    denboragailua/bukatuta0_carry_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  denboragailua/bukatuta0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.896    denboragailua/bukatuta0_carry__0_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  denboragailua/bukatuta0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.011    denboragailua/bukatuta0_carry__1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.239 r  denboragailua/bukatuta0_carry__2/CO[2]
                         net (fo=3, routed)           0.828     9.067    denboragailua/bukatuta0_carry__2_n_1
    SLICE_X55Y43         LUT6 (Prop_lut6_I0_O)        0.313     9.380 r  denboragailua/timer[0]_i_1/O
                         net (fo=32, routed)          0.940    10.320    denboragailua/timer
    SLICE_X56Y50         FDRE                                         r  denboragailua/timer_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.444    14.785    denboragailua/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  denboragailua/timer_reg[31]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X56Y50         FDRE (Setup_fdre_C_CE)      -0.169    14.760    denboragailua/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 1.076ns (22.130%)  route 3.786ns (77.870%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  cont_reg[15]/Q
                         net (fo=2, routed)           0.857     6.400    cont_reg_n_0_[15]
    SLICE_X32Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.524 f  cont[0]_i_9/O
                         net (fo=1, routed)           0.303     6.827    cont[0]_i_9_n_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.951 f  cont[0]_i_7/O
                         net (fo=1, routed)           0.303     7.254    cont[0]_i_7_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.378 f  cont[0]_i_3/O
                         net (fo=1, routed)           0.562     7.939    cont[0]_i_3_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.063 f  cont[0]_i_2/O
                         net (fo=3, routed)           0.855     8.918    cont[0]_i_2_n_0
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.042 r  cont[31]_i_1/O
                         net (fo=31, routed)          0.908     9.949    clk_rx
    SLICE_X33Y51         FDRE                                         r  cont_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  cont_reg[25]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    cont_reg[25]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 1.076ns (22.130%)  route 3.786ns (77.870%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  cont_reg[15]/Q
                         net (fo=2, routed)           0.857     6.400    cont_reg_n_0_[15]
    SLICE_X32Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.524 f  cont[0]_i_9/O
                         net (fo=1, routed)           0.303     6.827    cont[0]_i_9_n_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.951 f  cont[0]_i_7/O
                         net (fo=1, routed)           0.303     7.254    cont[0]_i_7_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.378 f  cont[0]_i_3/O
                         net (fo=1, routed)           0.562     7.939    cont[0]_i_3_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.063 f  cont[0]_i_2/O
                         net (fo=3, routed)           0.855     8.918    cont[0]_i_2_n_0
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.042 r  cont[31]_i_1/O
                         net (fo=31, routed)          0.908     9.949    clk_rx
    SLICE_X33Y51         FDRE                                         r  cont_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  cont_reg[26]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    cont_reg[26]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 1.076ns (22.130%)  route 3.786ns (77.870%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  cont_reg[15]/Q
                         net (fo=2, routed)           0.857     6.400    cont_reg_n_0_[15]
    SLICE_X32Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.524 f  cont[0]_i_9/O
                         net (fo=1, routed)           0.303     6.827    cont[0]_i_9_n_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.951 f  cont[0]_i_7/O
                         net (fo=1, routed)           0.303     7.254    cont[0]_i_7_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.378 f  cont[0]_i_3/O
                         net (fo=1, routed)           0.562     7.939    cont[0]_i_3_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.063 f  cont[0]_i_2/O
                         net (fo=3, routed)           0.855     8.918    cont[0]_i_2_n_0
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.042 r  cont[31]_i_1/O
                         net (fo=31, routed)          0.908     9.949    clk_rx
    SLICE_X33Y51         FDRE                                         r  cont_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  cont_reg[27]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    cont_reg[27]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 1.076ns (22.130%)  route 3.786ns (77.870%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  cont_reg[15]/Q
                         net (fo=2, routed)           0.857     6.400    cont_reg_n_0_[15]
    SLICE_X32Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.524 f  cont[0]_i_9/O
                         net (fo=1, routed)           0.303     6.827    cont[0]_i_9_n_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.951 f  cont[0]_i_7/O
                         net (fo=1, routed)           0.303     7.254    cont[0]_i_7_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.378 f  cont[0]_i_3/O
                         net (fo=1, routed)           0.562     7.939    cont[0]_i_3_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.063 f  cont[0]_i_2/O
                         net (fo=3, routed)           0.855     8.918    cont[0]_i_2_n_0
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.042 r  cont[31]_i_1/O
                         net (fo=31, routed)          0.908     9.949    clk_rx
    SLICE_X33Y51         FDRE                                         r  cont_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  cont_reg[28]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    cont_reg[28]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 denboragailua/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            denboragailua/timer_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 1.991ns (38.200%)  route 3.221ns (61.799%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.571     5.092    denboragailua/clk_IBUF_BUFG
    SLICE_X56Y43         FDRE                                         r  denboragailua/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.518     5.610 r  denboragailua/timer_reg[0]/Q
                         net (fo=16, routed)          1.138     6.748    denboragailua/timer_reg[0]
    SLICE_X57Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.872 r  denboragailua/bukatuta0_carry_i_1/O
                         net (fo=1, routed)           0.330     7.202    denboragailua/bukatuta0_carry_i_1_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.782 r  denboragailua/bukatuta0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.782    denboragailua/bukatuta0_carry_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  denboragailua/bukatuta0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.896    denboragailua/bukatuta0_carry__0_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  denboragailua/bukatuta0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.011    denboragailua/bukatuta0_carry__1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.239 r  denboragailua/bukatuta0_carry__2/CO[2]
                         net (fo=3, routed)           0.828     9.067    denboragailua/bukatuta0_carry__2_n_1
    SLICE_X55Y43         LUT6 (Prop_lut6_I0_O)        0.313     9.380 r  denboragailua/timer[0]_i_1/O
                         net (fo=32, routed)          0.925    10.304    denboragailua/timer
    SLICE_X56Y47         FDRE                                         r  denboragailua/timer_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.454    14.795    denboragailua/clk_IBUF_BUFG
    SLICE_X56Y47         FDRE                                         r  denboragailua/timer_reg[16]/C
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X56Y47         FDRE (Setup_fdre_C_CE)      -0.169    14.864    denboragailua/timer_reg[16]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 denboragailua/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            denboragailua/timer_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 1.991ns (38.200%)  route 3.221ns (61.799%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.571     5.092    denboragailua/clk_IBUF_BUFG
    SLICE_X56Y43         FDRE                                         r  denboragailua/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.518     5.610 r  denboragailua/timer_reg[0]/Q
                         net (fo=16, routed)          1.138     6.748    denboragailua/timer_reg[0]
    SLICE_X57Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.872 r  denboragailua/bukatuta0_carry_i_1/O
                         net (fo=1, routed)           0.330     7.202    denboragailua/bukatuta0_carry_i_1_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.782 r  denboragailua/bukatuta0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.782    denboragailua/bukatuta0_carry_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  denboragailua/bukatuta0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.896    denboragailua/bukatuta0_carry__0_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  denboragailua/bukatuta0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.011    denboragailua/bukatuta0_carry__1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.239 r  denboragailua/bukatuta0_carry__2/CO[2]
                         net (fo=3, routed)           0.828     9.067    denboragailua/bukatuta0_carry__2_n_1
    SLICE_X55Y43         LUT6 (Prop_lut6_I0_O)        0.313     9.380 r  denboragailua/timer[0]_i_1/O
                         net (fo=32, routed)          0.925    10.304    denboragailua/timer
    SLICE_X56Y47         FDRE                                         r  denboragailua/timer_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.454    14.795    denboragailua/clk_IBUF_BUFG
    SLICE_X56Y47         FDRE                                         r  denboragailua/timer_reg[17]/C
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X56Y47         FDRE (Setup_fdre_C_CE)      -0.169    14.864    denboragailua/timer_reg[17]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  4.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 denboragailua/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            denboragailua/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.596     1.479    denboragailua/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  denboragailua/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  denboragailua/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.758    denboragailua/refresh_counter_reg_n_0_[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.914 r  denboragailua/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.914    denboragailua/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.967 r  denboragailua/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.967    denboragailua/refresh_counter_reg[4]_i_1_n_7
    SLICE_X64Y50         FDRE                                         r  denboragailua/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.864     1.992    denboragailua/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  denboragailua/refresh_counter_reg[4]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.882    denboragailua/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 denboragailua/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            denboragailua/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.596     1.479    denboragailua/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  denboragailua/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  denboragailua/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.758    denboragailua/refresh_counter_reg_n_0_[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.914 r  denboragailua/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.914    denboragailua/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.980 r  denboragailua/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.980    denboragailua/refresh_counter_reg[4]_i_1_n_5
    SLICE_X64Y50         FDRE                                         r  denboragailua/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.864     1.992    denboragailua/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  denboragailua/refresh_counter_reg[6]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.882    denboragailua/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 cont_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  cont_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cont_reg[20]/Q
                         net (fo=2, routed)           0.120     1.708    cont_reg_n_0_[20]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  cont_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    cont_reg[20]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  cont_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    data0[21]
    SLICE_X33Y50         FDRE                                         r  cont_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.830     1.958    clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  cont_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    cont_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cont_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  cont_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cont_reg[20]/Q
                         net (fo=2, routed)           0.120     1.708    cont_reg_n_0_[20]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  cont_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    cont_reg[20]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  cont_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.934    data0[23]
    SLICE_X33Y50         FDRE                                         r  cont_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.830     1.958    clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  cont_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    cont_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 denboragailua/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            denboragailua/refresh_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.596     1.479    denboragailua/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  denboragailua/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  denboragailua/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.758    denboragailua/refresh_counter_reg_n_0_[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.914 r  denboragailua/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.914    denboragailua/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.003 r  denboragailua/refresh_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.003    denboragailua/refresh_counter_reg[4]_i_1_n_6
    SLICE_X64Y50         FDRE                                         r  denboragailua/refresh_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.864     1.992    denboragailua/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  denboragailua/refresh_counter_reg[5]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.882    denboragailua/refresh_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 denboragailua/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            denboragailua/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.596     1.479    denboragailua/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  denboragailua/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  denboragailua/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.758    denboragailua/refresh_counter_reg_n_0_[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.914 r  denboragailua/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.914    denboragailua/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.005 r  denboragailua/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    denboragailua/refresh_counter_reg[4]_i_1_n_4
    SLICE_X64Y50         FDRE                                         r  denboragailua/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.864     1.992    denboragailua/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  denboragailua/refresh_counter_reg[7]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.882    denboragailua/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 denboragailua/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            denboragailua/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.596     1.479    denboragailua/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  denboragailua/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  denboragailua/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.758    denboragailua/refresh_counter_reg_n_0_[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.914 r  denboragailua/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.914    denboragailua/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.954 r  denboragailua/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.954    denboragailua/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.007 r  denboragailua/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.007    denboragailua/refresh_counter_reg[8]_i_1_n_7
    SLICE_X64Y51         FDRE                                         r  denboragailua/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.864     1.992    denboragailua/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  denboragailua/refresh_counter_reg[8]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.882    denboragailua/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 denboragailua/timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            denboragailua/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.371ns (69.759%)  route 0.161ns (30.241%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.569     1.452    denboragailua/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  denboragailua/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.616 f  denboragailua/timer_reg[27]/Q
                         net (fo=19, routed)          0.160     1.776    denboragailua/timer_reg[27]
    SLICE_X56Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.821 r  denboragailua/timer[24]_i_6/O
                         net (fo=1, routed)           0.000     1.821    denboragailua/timer[24]_i_6_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.930 r  denboragailua/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.931    denboragailua/timer_reg[24]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.984 r  denboragailua/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.984    denboragailua/timer_reg[28]_i_1_n_7
    SLICE_X56Y50         FDRE                                         r  denboragailua/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.835     1.963    denboragailua/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  denboragailua/timer_reg[28]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    denboragailua/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 denboragailua/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            denboragailua/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.426ns (78.732%)  route 0.115ns (21.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.596     1.479    denboragailua/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  denboragailua/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  denboragailua/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.758    denboragailua/refresh_counter_reg_n_0_[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.914 r  denboragailua/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.914    denboragailua/refresh_counter_reg[0]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.954 r  denboragailua/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.954    denboragailua/refresh_counter_reg[4]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.020 r  denboragailua/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.020    denboragailua/refresh_counter_reg[8]_i_1_n_5
    SLICE_X64Y51         FDRE                                         r  denboragailua/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.864     1.992    denboragailua/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  denboragailua/refresh_counter_reg[10]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.882    denboragailua/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cont_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  cont_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cont_reg[20]/Q
                         net (fo=2, routed)           0.120     1.708    cont_reg_n_0_[20]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  cont_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    cont_reg[20]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  cont_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.959    data0[22]
    SLICE_X33Y50         FDRE                                         r  cont_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.830     1.958    clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  cont_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    cont_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y39   Balioa1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y39   Balioa1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y39   Balioa1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y40   Balioa1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y39   Balioa2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y39   Balioa2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y41   Balioa2_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y39   Balioa2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y39   Balioa2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   denboragailua/one_second_counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   denboragailua/one_second_counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   denboragailua/one_second_counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   denboragailua/one_second_counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   denboragailua/one_second_counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   denboragailua/one_second_counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   denboragailua/one_second_counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   denboragailua/one_second_counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   clk_rx_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   cont_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y39   Balioa2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y39   Balioa2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y39   Balioa2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y39   Balioa2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y40   Balioa2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y40   Balioa2_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y40   Balioa2_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y40   Balioa2_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y39   Balioa3_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y40   Balioa3_reg[10]/C



