$date
	Wed Dec  1 11:27:33 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module adder_test $end
$var wire 4 ! q [0:3] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$scope module adder $end
$var wire 4 $ a [3:0] $end
$var wire 4 % b [3:0] $end
$var wire 4 & q [0:3] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1100 &
b0 %
b0 $
b0 #
b0 "
b1100 !
$end
#10
b1010 "
b1010 $
#100
b1 "
b1 $
#200
b1 #
b1 %
b10 "
b10 $
#300
b111 #
b111 %
b101 "
b101 $
