

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_92_9'
================================================================
* Date:           Sun Sep 15 03:58:26 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_unsw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.262 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       45|       45|  0.450 us|  0.450 us|   45|   45|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_92_9  |       43|       43|         8|          4|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   4|      -|      -|    -|
|Expression       |        -|   -|      0|    369|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      0|     41|    -|
|Memory           |        0|   -|     11|      2|    -|
|Multiplexer      |        -|   -|      -|    255|    -|
|Register         |        -|   -|    275|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   4|    286|    667|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   4|     ~0|      3|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------------+---------+----+---+----+-----+
    |       Instance       |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-----------------+---------+----+---+----+-----+
    |mux_10_4_16_1_1_U191  |mux_10_4_16_1_1  |        0|   0|  0|  41|    0|
    +----------------------+-----------------+---------+----+---+----+-----+
    |Total                 |                 |        0|   0|  0|  41|    0|
    +----------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    +--------------------------------------+---------------------------------+--------------+
    |               Instance               |              Module             |  Expression  |
    +--------------------------------------+---------------------------------+--------------+
    |mac_muladd_13s_15ns_24ns_24_4_1_U192  |mac_muladd_13s_15ns_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_13s_15ns_24ns_24_4_1_U193  |mac_muladd_13s_15ns_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_13s_15ns_24ns_24_4_1_U194  |mac_muladd_13s_15ns_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_13s_15ns_24ns_24_4_1_U195  |mac_muladd_13s_15ns_24ns_24_4_1  |  i0 + i1 * i2|
    +--------------------------------------+---------------------------------+--------------+

    * Memory: 
    +---------------+-----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |                              Module                             | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |layer2_bias_U  |neural_network_Pipeline_VITIS_LOOP_92_9_layer2_bias_ROM_AUTO_1R  |        0|  11|   2|    0|    10|   11|     1|          110|
    +---------------+-----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                                                 |        0|  11|   2|    0|    10|   11|     1|          110|
    +---------------+-----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln92_fu_251_p2          |         +|   0|  0|  13|           4|           1|
    |icmp_ln92_fu_245_p2         |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln98_1_fu_473_p2       |      icmp|   0|  0|  13|           4|           1|
    |icmp_ln98_2_fu_478_p2       |      icmp|   0|  0|  13|           4|           2|
    |icmp_ln98_3_fu_483_p2       |      icmp|   0|  0|  13|           4|           2|
    |icmp_ln98_4_fu_488_p2       |      icmp|   0|  0|  13|           4|           3|
    |icmp_ln98_5_fu_493_p2       |      icmp|   0|  0|  13|           4|           3|
    |icmp_ln98_6_fu_498_p2       |      icmp|   0|  0|  13|           4|           3|
    |icmp_ln98_7_fu_503_p2       |      icmp|   0|  0|  13|           4|           3|
    |icmp_ln98_8_fu_508_p2       |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln98_fu_468_p2         |      icmp|   0|  0|  13|           4|           1|
    |or_ln98_1_fu_519_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln98_2_fu_525_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln98_3_fu_531_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln98_4_fu_537_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln98_5_fu_543_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln98_6_fu_549_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln98_7_fu_555_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln98_fu_513_p2           |        or|   0|  0|   2|           1|           1|
    |empty_fu_371_p3             |    select|   0|  0|  16|           1|          16|
    |layer2_output_10_fu_624_p3  |    select|   0|  0|  16|           1|          16|
    |layer2_output_1_fu_453_p3   |    select|   0|  0|  16|           1|          16|
    |layer2_output_2_fu_568_p3   |    select|   0|  0|  16|           1|          16|
    |layer2_output_3_fu_575_p3   |    select|   0|  0|  16|           1|          16|
    |layer2_output_4_fu_582_p3   |    select|   0|  0|  16|           1|          16|
    |layer2_output_5_fu_589_p3   |    select|   0|  0|  16|           1|          16|
    |layer2_output_6_fu_596_p3   |    select|   0|  0|  16|           1|          16|
    |layer2_output_7_fu_603_p3   |    select|   0|  0|  16|           1|          16|
    |layer2_output_8_fu_610_p3   |    select|   0|  0|  16|           1|          16|
    |layer2_output_9_fu_617_p3   |    select|   0|  0|  16|           1|          16|
    |layer2_output_fu_561_p3     |    select|   0|  0|  16|           1|          16|
    |max_val_fu_631_p3           |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 369|          66|         246|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  21|          5|    1|          5|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_conv_i_i_le16_out_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_conv_i_i_le18_out_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_conv_i_i_le20_out_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_conv_i_i_le22_out_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_conv_i_i_le24_out_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_conv_i_i_le26_out_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_conv_i_i_le28_out_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_conv_i_i_le30_out_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_conv_i_i_le32_out_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_conv_i_i_le34_out_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_i_1                     |   9|          2|    4|          8|
    |conv_i_i_le16_out_o                      |   9|          2|   16|         32|
    |conv_i_i_le18_out_o                      |   9|          2|   16|         32|
    |conv_i_i_le20_out_o                      |   9|          2|   16|         32|
    |conv_i_i_le22_out_o                      |   9|          2|   16|         32|
    |conv_i_i_le24_out_o                      |   9|          2|   16|         32|
    |conv_i_i_le26_out_o                      |   9|          2|   16|         32|
    |conv_i_i_le28_out_o                      |   9|          2|   16|         32|
    |conv_i_i_le30_out_o                      |   9|          2|   16|         32|
    |conv_i_i_le32_out_o                      |   9|          2|   16|         32|
    |conv_i_i_le34_out_o                      |   9|          2|   16|         32|
    |i_fu_104                                 |   9|          2|    4|          8|
    |p_0_0_0114_i3_out_o                      |   9|          2|   16|         32|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 255|         57|  348|        699|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |conv_i_i_le16_out_load_reg_872     |  16|   0|   16|          0|
    |conv_i_i_le18_out_load_reg_878     |  16|   0|   16|          0|
    |conv_i_i_le20_out_load_reg_883     |  16|   0|   16|          0|
    |conv_i_i_le22_out_load_reg_888     |  16|   0|   16|          0|
    |conv_i_i_le24_out_load_reg_893     |  16|   0|   16|          0|
    |conv_i_i_le26_out_load_reg_898     |  16|   0|   16|          0|
    |conv_i_i_le28_out_load_reg_903     |  16|   0|   16|          0|
    |conv_i_i_le30_out_load_reg_908     |  16|   0|   16|          0|
    |conv_i_i_le32_out_load_reg_913     |  16|   0|   16|          0|
    |conv_i_i_le34_out_load_reg_918     |  16|   0|   16|          0|
    |i_1_reg_754                        |   4|   0|    4|          0|
    |i_1_reg_754_pp0_iter1_reg          |   4|   0|    4|          0|
    |i_fu_104                           |   4|   0|    4|          0|
    |icmp_ln92_reg_768                  |   1|   0|    1|          0|
    |layer1_output_1_load_reg_837       |  15|   0|   15|          0|
    |layer1_output_2_load_reg_842       |  15|   0|   15|          0|
    |layer1_output_3_load_reg_847       |  15|   0|   15|          0|
    |layer2_bias_load_reg_817           |  11|   0|   11|          0|
    |layer2_weight_tile_1_load_reg_822  |  13|   0|   13|          0|
    |layer2_weight_tile_2_load_reg_827  |  13|   0|   13|          0|
    |layer2_weight_tile_3_load_reg_832  |  13|   0|   13|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 275|   0|  275|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_92_9|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_92_9|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_92_9|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_92_9|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_92_9|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_92_9|  return value|
|cmp131                         |   in|    1|     ap_none|                                   cmp131|        scalar|
|layer2_weight_tile_address0    |  out|    4|   ap_memory|                       layer2_weight_tile|         array|
|layer2_weight_tile_ce0         |  out|    1|   ap_memory|                       layer2_weight_tile|         array|
|layer2_weight_tile_q0          |   in|   13|   ap_memory|                       layer2_weight_tile|         array|
|layer2_weight_tile_1_address0  |  out|    4|   ap_memory|                     layer2_weight_tile_1|         array|
|layer2_weight_tile_1_ce0       |  out|    1|   ap_memory|                     layer2_weight_tile_1|         array|
|layer2_weight_tile_1_q0        |   in|   13|   ap_memory|                     layer2_weight_tile_1|         array|
|layer2_weight_tile_2_address0  |  out|    4|   ap_memory|                     layer2_weight_tile_2|         array|
|layer2_weight_tile_2_ce0       |  out|    1|   ap_memory|                     layer2_weight_tile_2|         array|
|layer2_weight_tile_2_q0        |   in|   13|   ap_memory|                     layer2_weight_tile_2|         array|
|layer2_weight_tile_3_address0  |  out|    4|   ap_memory|                     layer2_weight_tile_3|         array|
|layer2_weight_tile_3_ce0       |  out|    1|   ap_memory|                     layer2_weight_tile_3|         array|
|layer2_weight_tile_3_q0        |   in|   13|   ap_memory|                     layer2_weight_tile_3|         array|
|tile_1                         |   in|    6|     ap_none|                                   tile_1|        scalar|
|layer1_output_address0         |  out|    4|   ap_memory|                            layer1_output|         array|
|layer1_output_ce0              |  out|    1|   ap_memory|                            layer1_output|         array|
|layer1_output_q0               |   in|   15|   ap_memory|                            layer1_output|         array|
|layer1_output_1_address0       |  out|    4|   ap_memory|                          layer1_output_1|         array|
|layer1_output_1_ce0            |  out|    1|   ap_memory|                          layer1_output_1|         array|
|layer1_output_1_q0             |   in|   15|   ap_memory|                          layer1_output_1|         array|
|layer1_output_2_address0       |  out|    4|   ap_memory|                          layer1_output_2|         array|
|layer1_output_2_ce0            |  out|    1|   ap_memory|                          layer1_output_2|         array|
|layer1_output_2_q0             |   in|   15|   ap_memory|                          layer1_output_2|         array|
|layer1_output_3_address0       |  out|    4|   ap_memory|                          layer1_output_3|         array|
|layer1_output_3_ce0            |  out|    1|   ap_memory|                          layer1_output_3|         array|
|layer1_output_3_q0             |   in|   15|   ap_memory|                          layer1_output_3|         array|
|conv_i_i_le34_out_i            |   in|   16|     ap_ovld|                        conv_i_i_le34_out|       pointer|
|conv_i_i_le34_out_o            |  out|   16|     ap_ovld|                        conv_i_i_le34_out|       pointer|
|conv_i_i_le34_out_o_ap_vld     |  out|    1|     ap_ovld|                        conv_i_i_le34_out|       pointer|
|conv_i_i_le32_out_i            |   in|   16|     ap_ovld|                        conv_i_i_le32_out|       pointer|
|conv_i_i_le32_out_o            |  out|   16|     ap_ovld|                        conv_i_i_le32_out|       pointer|
|conv_i_i_le32_out_o_ap_vld     |  out|    1|     ap_ovld|                        conv_i_i_le32_out|       pointer|
|conv_i_i_le30_out_i            |   in|   16|     ap_ovld|                        conv_i_i_le30_out|       pointer|
|conv_i_i_le30_out_o            |  out|   16|     ap_ovld|                        conv_i_i_le30_out|       pointer|
|conv_i_i_le30_out_o_ap_vld     |  out|    1|     ap_ovld|                        conv_i_i_le30_out|       pointer|
|conv_i_i_le28_out_i            |   in|   16|     ap_ovld|                        conv_i_i_le28_out|       pointer|
|conv_i_i_le28_out_o            |  out|   16|     ap_ovld|                        conv_i_i_le28_out|       pointer|
|conv_i_i_le28_out_o_ap_vld     |  out|    1|     ap_ovld|                        conv_i_i_le28_out|       pointer|
|conv_i_i_le26_out_i            |   in|   16|     ap_ovld|                        conv_i_i_le26_out|       pointer|
|conv_i_i_le26_out_o            |  out|   16|     ap_ovld|                        conv_i_i_le26_out|       pointer|
|conv_i_i_le26_out_o_ap_vld     |  out|    1|     ap_ovld|                        conv_i_i_le26_out|       pointer|
|conv_i_i_le24_out_i            |   in|   16|     ap_ovld|                        conv_i_i_le24_out|       pointer|
|conv_i_i_le24_out_o            |  out|   16|     ap_ovld|                        conv_i_i_le24_out|       pointer|
|conv_i_i_le24_out_o_ap_vld     |  out|    1|     ap_ovld|                        conv_i_i_le24_out|       pointer|
|conv_i_i_le22_out_i            |   in|   16|     ap_ovld|                        conv_i_i_le22_out|       pointer|
|conv_i_i_le22_out_o            |  out|   16|     ap_ovld|                        conv_i_i_le22_out|       pointer|
|conv_i_i_le22_out_o_ap_vld     |  out|    1|     ap_ovld|                        conv_i_i_le22_out|       pointer|
|conv_i_i_le20_out_i            |   in|   16|     ap_ovld|                        conv_i_i_le20_out|       pointer|
|conv_i_i_le20_out_o            |  out|   16|     ap_ovld|                        conv_i_i_le20_out|       pointer|
|conv_i_i_le20_out_o_ap_vld     |  out|    1|     ap_ovld|                        conv_i_i_le20_out|       pointer|
|conv_i_i_le18_out_i            |   in|   16|     ap_ovld|                        conv_i_i_le18_out|       pointer|
|conv_i_i_le18_out_o            |  out|   16|     ap_ovld|                        conv_i_i_le18_out|       pointer|
|conv_i_i_le18_out_o_ap_vld     |  out|    1|     ap_ovld|                        conv_i_i_le18_out|       pointer|
|conv_i_i_le16_out_i            |   in|   16|     ap_ovld|                        conv_i_i_le16_out|       pointer|
|conv_i_i_le16_out_o            |  out|   16|     ap_ovld|                        conv_i_i_le16_out|       pointer|
|conv_i_i_le16_out_o_ap_vld     |  out|    1|     ap_ovld|                        conv_i_i_le16_out|       pointer|
|p_0_0_0114_i3_out_i            |   in|   16|     ap_ovld|                        p_0_0_0114_i3_out|       pointer|
|p_0_0_0114_i3_out_o            |  out|   16|     ap_ovld|                        p_0_0_0114_i3_out|       pointer|
|p_0_0_0114_i3_out_o_ap_vld     |  out|    1|     ap_ovld|                        p_0_0_0114_i3_out|       pointer|
+-------------------------------+-----+-----+------------+-----------------------------------------+--------------+

