<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3641" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3641{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_3641{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3641{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3641{left:70px;bottom:717px;letter-spacing:-0.09px;}
#t5_3641{left:156px;bottom:717px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t6_3641{left:70px;bottom:693px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#t7_3641{left:70px;bottom:676px;letter-spacing:-0.15px;word-spacing:-0.88px;}
#t8_3641{left:70px;bottom:659px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_3641{left:70px;bottom:642px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#ta_3641{left:70px;bottom:618px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_3641{left:70px;bottom:601px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#tc_3641{left:70px;bottom:584px;letter-spacing:-0.04px;word-spacing:-0.46px;}
#td_3641{left:70px;bottom:567px;letter-spacing:-0.05px;word-spacing:-0.49px;}
#te_3641{left:70px;bottom:551px;letter-spacing:-0.05px;word-spacing:-0.46px;}
#tf_3641{left:281px;bottom:557px;}
#tg_3641{left:295px;bottom:551px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#th_3641{left:70px;bottom:517px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ti_3641{left:70px;bottom:500px;letter-spacing:-0.14px;word-spacing:-1.38px;}
#tj_3641{left:70px;bottom:483px;letter-spacing:-0.15px;word-spacing:-1.27px;}
#tk_3641{left:70px;bottom:467px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_3641{left:70px;bottom:450px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tm_3641{left:579px;bottom:457px;}
#tn_3641{left:594px;bottom:450px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#to_3641{left:70px;bottom:433px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tp_3641{left:70px;bottom:409px;letter-spacing:-0.13px;word-spacing:-1.27px;}
#tq_3641{left:70px;bottom:392px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#tr_3641{left:70px;bottom:375px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ts_3641{left:70px;bottom:350px;letter-spacing:-0.16px;word-spacing:-1.31px;}
#tt_3641{left:70px;bottom:334px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tu_3641{left:70px;bottom:307px;}
#tv_3641{left:96px;bottom:311px;letter-spacing:-0.15px;word-spacing:-0.95px;}
#tw_3641{left:96px;bottom:294px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tx_3641{left:70px;bottom:268px;}
#ty_3641{left:96px;bottom:271px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_3641{left:96px;bottom:254px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t10_3641{left:70px;bottom:228px;}
#t11_3641{left:96px;bottom:231px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_3641{left:96px;bottom:215px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t13_3641{left:70px;bottom:188px;}
#t14_3641{left:96px;bottom:192px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t15_3641{left:96px;bottom:175px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_3641{left:96px;bottom:150px;}
#t17_3641{left:122px;bottom:150px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t18_3641{left:96px;bottom:126px;}
#t19_3641{left:122px;bottom:126px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1a_3641{left:122px;bottom:109px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t1b_3641{left:322px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1c_3641{left:408px;bottom:1086px;letter-spacing:0.14px;word-spacing:-0.07px;}
#t1d_3641{left:79px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1e_3641{left:427px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1f_3641{left:571px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1g_3641{left:713px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t1h_3641{left:79px;bottom:1039px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_3641{left:427px;bottom:1039px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1j_3641{left:714px;bottom:1039px;letter-spacing:-0.13px;}
#t1k_3641{left:79px;bottom:1014px;letter-spacing:-0.12px;}
#t1l_3641{left:373px;bottom:1014px;}
#t1m_3641{left:383px;bottom:1014px;letter-spacing:-0.1px;}
#t1n_3641{left:79px;bottom:998px;letter-spacing:-0.19px;}
#t1o_3641{left:102px;bottom:998px;}
#t1p_3641{left:427px;bottom:1014px;}
#t1q_3641{left:435px;bottom:1014px;}
#t1r_3641{left:446px;bottom:1014px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1s_3641{left:427px;bottom:998px;letter-spacing:-0.04px;}
#t1t_3641{left:439px;bottom:998px;}
#t1u_3641{left:450px;bottom:998px;letter-spacing:-0.11px;}
#t1v_3641{left:473px;bottom:998px;}
#t1w_3641{left:483px;bottom:998px;letter-spacing:-0.15px;word-spacing:0.04px;}
#t1x_3641{left:571px;bottom:1014px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1y_3641{left:714px;bottom:1014px;letter-spacing:-0.1px;}
#t1z_3641{left:79px;bottom:973px;letter-spacing:-0.12px;}
#t20_3641{left:372px;bottom:973px;}
#t21_3641{left:382px;bottom:973px;letter-spacing:-0.1px;}
#t22_3641{left:79px;bottom:956px;letter-spacing:-0.19px;}
#t23_3641{left:102px;bottom:956px;}
#t24_3641{left:427px;bottom:973px;}
#t25_3641{left:435px;bottom:973px;}
#t26_3641{left:446px;bottom:973px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t27_3641{left:427px;bottom:956px;letter-spacing:-0.04px;}
#t28_3641{left:439px;bottom:956px;}
#t29_3641{left:450px;bottom:956px;letter-spacing:-0.11px;}
#t2a_3641{left:473px;bottom:956px;}
#t2b_3641{left:483px;bottom:956px;letter-spacing:-0.15px;word-spacing:0.04px;}
#t2c_3641{left:571px;bottom:973px;letter-spacing:-0.13px;}
#t2d_3641{left:714px;bottom:973px;letter-spacing:-0.14px;}
#t2e_3641{left:79px;bottom:932px;letter-spacing:-0.12px;word-spacing:-0.19px;}
#t2f_3641{left:404px;bottom:932px;}
#t2g_3641{left:79px;bottom:915px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2h_3641{left:126px;bottom:915px;}
#t2i_3641{left:427px;bottom:932px;}
#t2j_3641{left:435px;bottom:932px;}
#t2k_3641{left:446px;bottom:932px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2l_3641{left:427px;bottom:915px;letter-spacing:-0.04px;}
#t2m_3641{left:439px;bottom:915px;}
#t2n_3641{left:450px;bottom:915px;letter-spacing:-0.11px;}
#t2o_3641{left:473px;bottom:915px;}
#t2p_3641{left:483px;bottom:915px;letter-spacing:-0.15px;word-spacing:0.04px;}
#t2q_3641{left:571px;bottom:932px;letter-spacing:-0.13px;}
#t2r_3641{left:714px;bottom:932px;letter-spacing:-0.14px;}
#t2s_3641{left:79px;bottom:891px;letter-spacing:-0.11px;}
#t2t_3641{left:79px;bottom:874px;letter-spacing:-0.12px;}
#t2u_3641{left:223px;bottom:874px;}
#t2v_3641{left:233px;bottom:874px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2w_3641{left:281px;bottom:874px;}
#t2x_3641{left:427px;bottom:891px;}
#t2y_3641{left:435px;bottom:891px;}
#t2z_3641{left:446px;bottom:891px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t30_3641{left:427px;bottom:874px;letter-spacing:-0.04px;}
#t31_3641{left:439px;bottom:874px;}
#t32_3641{left:450px;bottom:874px;letter-spacing:-0.11px;}
#t33_3641{left:473px;bottom:874px;}
#t34_3641{left:483px;bottom:874px;letter-spacing:-0.15px;word-spacing:0.04px;}
#t35_3641{left:571px;bottom:891px;letter-spacing:-0.13px;}
#t36_3641{left:714px;bottom:891px;letter-spacing:-0.14px;}
#t37_3641{left:79px;bottom:849px;letter-spacing:-0.11px;}
#t38_3641{left:79px;bottom:833px;letter-spacing:-0.1px;}
#t39_3641{left:79px;bottom:816px;letter-spacing:-0.12px;}
#t3a_3641{left:427px;bottom:849px;letter-spacing:-0.13px;}
#t3b_3641{left:571px;bottom:849px;letter-spacing:-0.13px;}
#t3c_3641{left:714px;bottom:849px;letter-spacing:-0.11px;}
#t3d_3641{left:79px;bottom:791px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3e_3641{left:427px;bottom:791px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3f_3641{left:571px;bottom:791px;letter-spacing:-0.13px;}
#t3g_3641{left:714px;bottom:791px;letter-spacing:-0.14px;}
#t3h_3641{left:79px;bottom:767px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t3i_3641{left:427px;bottom:767px;letter-spacing:-0.12px;}
#t3j_3641{left:571px;bottom:767px;letter-spacing:-0.12px;}
#t3k_3641{left:714px;bottom:767px;letter-spacing:-0.13px;}

.s1_3641{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3641{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3641{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3641{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3641{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3641{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3641{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3641{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_3641{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_3641{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3641" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3641Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3641" style="-webkit-user-select: none;"><object width="935" height="1210" data="3641/3641.svg" type="image/svg+xml" id="pdf3641" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3641" class="t s1_3641">Vol. 3B </span><span id="t2_3641" class="t s1_3641">18-9 </span>
<span id="t3_3641" class="t s2_3641">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3641" class="t s3_3641">18.3.1.1 </span><span id="t5_3641" class="t s3_3641">Instruction-Breakpoint Exception Condition </span>
<span id="t6_3641" class="t s4_3641">The processor reports an instruction breakpoint when it attempts to execute an instruction at an address specified </span>
<span id="t7_3641" class="t s4_3641">in a breakpoint-address register (DR0 through DR3) that has been set up to detect instruction execution (R/W flag </span>
<span id="t8_3641" class="t s4_3641">is set to 0). Upon reporting the instruction breakpoint, the processor generates a fault-class, debug exception </span>
<span id="t9_3641" class="t s4_3641">(#DB) before it executes the target instruction for the breakpoint. </span>
<span id="ta_3641" class="t s4_3641">Instruction breakpoints are the highest priority debug exceptions. They are serviced before any other exceptions </span>
<span id="tb_3641" class="t s4_3641">detected during the decoding or execution of an instruction. However, if an instruction breakpoint is placed on an </span>
<span id="tc_3641" class="t s4_3641">instruction located immediately after a POP SS/MOV SS instruction, the breakpoint will be suppressed as if </span>
<span id="td_3641" class="t s4_3641">EFLAGS.RF were 1 (see the next paragraph and Section 6.8.3, “Masking Exceptions and Interrupts When </span>
<span id="te_3641" class="t s4_3641">Switching Stacks,” of the Intel </span>
<span id="tf_3641" class="t s5_3641">® </span>
<span id="tg_3641" class="t s4_3641">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A). </span>
<span id="th_3641" class="t s4_3641">Because the debug exception for an instruction breakpoint is generated before the instruction is executed, if the </span>
<span id="ti_3641" class="t s4_3641">instruction breakpoint is not removed by the exception handler; the processor will detect the instruction breakpoint </span>
<span id="tj_3641" class="t s4_3641">again when the instruction is restarted and generate another debug exception. To prevent looping on an instruction </span>
<span id="tk_3641" class="t s4_3641">breakpoint, the Intel 64 and IA-32 architectures provide the RF flag (resume flag) in the EFLAGS register (see </span>
<span id="tl_3641" class="t s4_3641">Section 2.3, “System Flags and Fields in the EFLAGS Register,” in the Intel </span>
<span id="tm_3641" class="t s5_3641">® </span>
<span id="tn_3641" class="t s4_3641">64 and IA-32 Architectures Software </span>
<span id="to_3641" class="t s4_3641">Developer’s Manual, Volume 3A). When the RF flag is set, the processor ignores instruction breakpoints. </span>
<span id="tp_3641" class="t s4_3641">All Intel 64 and IA-32 processors manage the RF flag as follows. The RF Flag is cleared at the start of the instruction </span>
<span id="tq_3641" class="t s4_3641">after the check for instruction breakpoints, CS limit violations, and FP exceptions. Task Switches and IRETD/IRETQ </span>
<span id="tr_3641" class="t s4_3641">instructions transfer the RF image from the TSS/stack to the EFLAGS register. </span>
<span id="ts_3641" class="t s4_3641">When calling an event handler, Intel 64 and IA-32 processors establish the value of the RF flag in the EFLAGS image </span>
<span id="tt_3641" class="t s4_3641">pushed on the stack: </span>
<span id="tu_3641" class="t s6_3641">• </span><span id="tv_3641" class="t s4_3641">For any fault-class exception except a debug exception generated in response to an instruction breakpoint, the </span>
<span id="tw_3641" class="t s4_3641">value pushed for RF is 1. </span>
<span id="tx_3641" class="t s6_3641">• </span><span id="ty_3641" class="t s4_3641">For any interrupt arriving after any iteration of a repeated string instruction but the last iteration, the value </span>
<span id="tz_3641" class="t s4_3641">pushed for RF is 1. </span>
<span id="t10_3641" class="t s6_3641">• </span><span id="t11_3641" class="t s4_3641">For any trap-class exception generated by any iteration of a repeated string instruction but the last iteration, </span>
<span id="t12_3641" class="t s4_3641">the value pushed for RF is 1. </span>
<span id="t13_3641" class="t s6_3641">• </span><span id="t14_3641" class="t s4_3641">For other cases, the value pushed for RF is the value that was in EFLAG.RF at the time the event handler was </span>
<span id="t15_3641" class="t s4_3641">called. This includes: </span>
<span id="t16_3641" class="t s4_3641">— </span><span id="t17_3641" class="t s4_3641">Debug exceptions generated in response to instruction breakpoints </span>
<span id="t18_3641" class="t s4_3641">— </span><span id="t19_3641" class="t s4_3641">Hardware-generated interrupts arriving between instructions (including those arriving after the last </span>
<span id="t1a_3641" class="t s4_3641">iteration of a repeated string instruction) </span>
<span id="t1b_3641" class="t s7_3641">Table 18-2. </span><span id="t1c_3641" class="t s7_3641">Debug Exception Conditions </span>
<span id="t1d_3641" class="t s8_3641">Debug or Breakpoint Condition </span><span id="t1e_3641" class="t s8_3641">DR6 Flags Tested </span><span id="t1f_3641" class="t s8_3641">DR7 Flags Tested </span><span id="t1g_3641" class="t s8_3641">Exception Class </span>
<span id="t1h_3641" class="t s9_3641">Single-step trap </span><span id="t1i_3641" class="t s9_3641">BS = 1 </span><span id="t1j_3641" class="t s9_3641">Trap </span>
<span id="t1k_3641" class="t s9_3641">Instruction breakpoint, at addresses defined by DR</span><span id="t1l_3641" class="t sa_3641">n </span><span id="t1m_3641" class="t s9_3641">and </span>
<span id="t1n_3641" class="t s9_3641">LEN</span><span id="t1o_3641" class="t sa_3641">n </span>
<span id="t1p_3641" class="t s9_3641">B</span><span id="t1q_3641" class="t sa_3641">n </span><span id="t1r_3641" class="t s9_3641">= 1 and </span>
<span id="t1s_3641" class="t s9_3641">(G</span><span id="t1t_3641" class="t sa_3641">n </span><span id="t1u_3641" class="t s9_3641">or L</span><span id="t1v_3641" class="t sa_3641">n </span><span id="t1w_3641" class="t s9_3641">= 1) </span>
<span id="t1x_3641" class="t s9_3641">R/Wn = 0 </span><span id="t1y_3641" class="t s9_3641">Fault </span>
<span id="t1z_3641" class="t s9_3641">Data write breakpoint, at addresses defined by DR</span><span id="t20_3641" class="t sa_3641">n </span><span id="t21_3641" class="t s9_3641">and </span>
<span id="t22_3641" class="t s9_3641">LEN</span><span id="t23_3641" class="t sa_3641">n </span>
<span id="t24_3641" class="t s9_3641">B</span><span id="t25_3641" class="t sa_3641">n </span><span id="t26_3641" class="t s9_3641">= 1 and </span>
<span id="t27_3641" class="t s9_3641">(G</span><span id="t28_3641" class="t sa_3641">n </span><span id="t29_3641" class="t s9_3641">or L</span><span id="t2a_3641" class="t sa_3641">n </span><span id="t2b_3641" class="t s9_3641">= 1) </span>
<span id="t2c_3641" class="t s9_3641">R/Wn = 1 </span><span id="t2d_3641" class="t s9_3641">Trap </span>
<span id="t2e_3641" class="t s9_3641">I/O read or write breakpoint, at addresses defined by DR</span><span id="t2f_3641" class="t sa_3641">n </span>
<span id="t2g_3641" class="t s9_3641">and LEN</span><span id="t2h_3641" class="t sa_3641">n </span>
<span id="t2i_3641" class="t s9_3641">B</span><span id="t2j_3641" class="t sa_3641">n </span><span id="t2k_3641" class="t s9_3641">= 1 and </span>
<span id="t2l_3641" class="t s9_3641">(G</span><span id="t2m_3641" class="t sa_3641">n </span><span id="t2n_3641" class="t s9_3641">or L</span><span id="t2o_3641" class="t sa_3641">n </span><span id="t2p_3641" class="t s9_3641">= 1) </span>
<span id="t2q_3641" class="t s9_3641">R/Wn = 2 </span><span id="t2r_3641" class="t s9_3641">Trap </span>
<span id="t2s_3641" class="t s9_3641">Data read or write (but not instruction fetches), at </span>
<span id="t2t_3641" class="t s9_3641">addresses defined by DR</span><span id="t2u_3641" class="t sa_3641">n </span><span id="t2v_3641" class="t s9_3641">and LEN</span><span id="t2w_3641" class="t sa_3641">n </span>
<span id="t2x_3641" class="t s9_3641">B</span><span id="t2y_3641" class="t sa_3641">n </span><span id="t2z_3641" class="t s9_3641">= 1 and </span>
<span id="t30_3641" class="t s9_3641">(G</span><span id="t31_3641" class="t sa_3641">n </span><span id="t32_3641" class="t s9_3641">or L</span><span id="t33_3641" class="t sa_3641">n </span><span id="t34_3641" class="t s9_3641">= 1) </span>
<span id="t35_3641" class="t s9_3641">R/Wn = 3 </span><span id="t36_3641" class="t s9_3641">Trap </span>
<span id="t37_3641" class="t s9_3641">General detect fault, resulting from an attempt to modify </span>
<span id="t38_3641" class="t s9_3641">debug registers (usually in conjunction with in-circuit </span>
<span id="t39_3641" class="t s9_3641">emulation) </span>
<span id="t3a_3641" class="t s9_3641">BD = 1 </span><span id="t3b_3641" class="t s9_3641">None </span><span id="t3c_3641" class="t s9_3641">Fault </span>
<span id="t3d_3641" class="t s9_3641">Task switch </span><span id="t3e_3641" class="t s9_3641">BT = 1 </span><span id="t3f_3641" class="t s9_3641">None </span><span id="t3g_3641" class="t s9_3641">Trap </span>
<span id="t3h_3641" class="t s9_3641">INT1 instruction </span><span id="t3i_3641" class="t s9_3641">None </span><span id="t3j_3641" class="t s9_3641">None </span><span id="t3k_3641" class="t s9_3641">Trap </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
