// Seed: 3847055090
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wor id_1;
  assign id_1 = -1 == id_2;
  logic [(  1  ) : -1] id_3 = id_2;
  assign module_1.id_2 = 0;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  assign id_1 = -1'b0 ^ -1;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    input  wire  id_2,
    output tri   id_3,
    input  wire  id_4
);
  wire id_6[1 : 1];
  module_0 modCall_1 (
      id_6,
      id_6
  );
endmodule
