// Seed: 2642726092
module module_0;
  wire id_1;
  wire id_2;
  assign id_2 = id_1;
endmodule
program module_1 (
    output tri  id_0,
    output wand id_1,
    input  wire id_2
);
  wire id_4;
  module_0();
endprogram
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_4 - 1;
  xor (id_1, id_10, id_3, id_4, id_5, id_7, id_8);
  module_0();
  assign id_8[1+:""] = 1'd0;
endmodule
