
*** Running vivado
    with args -log design_1_pok_alarm_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_pok_alarm_0_0.tcl


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source design_1_pok_alarm_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/axis_jtag'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_pok_alarm_0_0
Command: synth_design -top design_1_pok_alarm_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14719
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3057.684 ; gain = 236.754 ; free physical = 14927 ; free virtual = 16848
Synthesis current peak Physical Memory [PSS] (MB): peak = 2284.474; parent = 2134.617; children = 149.856
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4081.488; parent = 3063.625; children = 1017.863
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_pok_alarm_0_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_pok_alarm_0_0/synth/design_1_pok_alarm_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pok_alarm' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/pok_alarm.v:46]
INFO: [Synth 8-6157] synthesizing module 'pok_alarm_single' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/pok_alarm.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pok_alarm_single' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/pok_alarm.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pok_alarm' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/pok_alarm.v:46]
INFO: [Synth 8-6155] done synthesizing module 'design_1_pok_alarm_0_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_pok_alarm_0_0/synth/design_1_pok_alarm_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3129.590 ; gain = 308.660 ; free physical = 14650 ; free virtual = 16572
Synthesis current peak Physical Memory [PSS] (MB): peak = 2284.474; parent = 2134.617; children = 149.856
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4147.457; parent = 3129.594; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3147.402 ; gain = 326.473 ; free physical = 14609 ; free virtual = 16530
Synthesis current peak Physical Memory [PSS] (MB): peak = 2284.474; parent = 2134.617; children = 149.856
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4165.270; parent = 3147.406; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3147.402 ; gain = 326.473 ; free physical = 14604 ; free virtual = 16526
Synthesis current peak Physical Memory [PSS] (MB): peak = 2284.474; parent = 2134.617; children = 149.856
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4165.270; parent = 3147.406; children = 1017.863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.402 ; gain = 0.000 ; free physical = 14559 ; free virtual = 16481
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3270.309 ; gain = 0.000 ; free physical = 14062 ; free virtual = 15984
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3294.121 ; gain = 23.812 ; free physical = 14060 ; free virtual = 15982
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3294.121 ; gain = 473.191 ; free physical = 12894 ; free virtual = 14816
Synthesis current peak Physical Memory [PSS] (MB): peak = 2284.474; parent = 2134.617; children = 149.856
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4279.973; parent = 3262.109; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3294.121 ; gain = 473.191 ; free physical = 12873 ; free virtual = 14794
Synthesis current peak Physical Memory [PSS] (MB): peak = 2284.474; parent = 2134.617; children = 149.856
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4279.973; parent = 3262.109; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3294.121 ; gain = 473.191 ; free physical = 12853 ; free virtual = 14774
Synthesis current peak Physical Memory [PSS] (MB): peak = 2284.474; parent = 2134.617; children = 149.856
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4279.973; parent = 3262.109; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3294.121 ; gain = 473.191 ; free physical = 12773 ; free virtual = 14696
Synthesis current peak Physical Memory [PSS] (MB): peak = 2284.474; parent = 2134.617; children = 149.856
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4279.973; parent = 3262.109; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3294.121 ; gain = 473.191 ; free physical = 12125 ; free virtual = 14051
Synthesis current peak Physical Memory [PSS] (MB): peak = 2284.474; parent = 2134.617; children = 149.856
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4279.973; parent = 3262.109; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3687.418 ; gain = 866.488 ; free physical = 10547 ; free virtual = 12476
Synthesis current peak Physical Memory [PSS] (MB): peak = 2804.923; parent = 2664.878; children = 149.856
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4706.285; parent = 3688.422; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3688.418 ; gain = 867.488 ; free physical = 10543 ; free virtual = 12472
Synthesis current peak Physical Memory [PSS] (MB): peak = 2804.954; parent = 2664.909; children = 149.856
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4706.285; parent = 3688.422; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3707.449 ; gain = 886.520 ; free physical = 10527 ; free virtual = 12457
Synthesis current peak Physical Memory [PSS] (MB): peak = 2805.216; parent = 2665.172; children = 149.856
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4725.316; parent = 3707.453; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 3713.387 ; gain = 892.457 ; free physical = 10738 ; free virtual = 12674
Synthesis current peak Physical Memory [PSS] (MB): peak = 2805.216; parent = 2665.172; children = 149.856
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4731.254; parent = 3713.391; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 3713.387 ; gain = 892.457 ; free physical = 10733 ; free virtual = 12669
Synthesis current peak Physical Memory [PSS] (MB): peak = 2805.216; parent = 2665.172; children = 149.856
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4731.254; parent = 3713.391; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 3713.387 ; gain = 892.457 ; free physical = 10751 ; free virtual = 12686
Synthesis current peak Physical Memory [PSS] (MB): peak = 2805.216; parent = 2665.172; children = 149.856
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4731.254; parent = 3713.391; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 3713.387 ; gain = 892.457 ; free physical = 10802 ; free virtual = 12737
Synthesis current peak Physical Memory [PSS] (MB): peak = 2805.216; parent = 2665.172; children = 149.856
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4731.254; parent = 3713.391; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 3713.387 ; gain = 892.457 ; free physical = 10786 ; free virtual = 12721
Synthesis current peak Physical Memory [PSS] (MB): peak = 2805.216; parent = 2665.172; children = 149.856
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4731.254; parent = 3713.391; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 3713.387 ; gain = 892.457 ; free physical = 10774 ; free virtual = 12709
Synthesis current peak Physical Memory [PSS] (MB): peak = 2805.216; parent = 2665.172; children = 149.856
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4731.254; parent = 3713.391; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT3 |     4|
|3     |FDSE |     6|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 3713.387 ; gain = 892.457 ; free physical = 10754 ; free virtual = 12690
Synthesis current peak Physical Memory [PSS] (MB): peak = 2805.216; parent = 2665.172; children = 149.856
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4731.254; parent = 3713.391; children = 1017.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 3713.387 ; gain = 745.738 ; free physical = 10759 ; free virtual = 12694
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 3713.395 ; gain = 892.457 ; free physical = 10754 ; free virtual = 12689
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3720.324 ; gain = 0.000 ; free physical = 10838 ; free virtual = 12774
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3746.074 ; gain = 0.000 ; free physical = 10731 ; free virtual = 12667
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 84c2872
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 3746.074 ; gain = 1838.488 ; free physical = 10943 ; free virtual = 12879
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_pok_alarm_0_0_synth_1/design_1_pok_alarm_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_pok_alarm_0_0, cache-ID = 02886ca81528c23a
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_pok_alarm_0_0_synth_1/design_1_pok_alarm_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_pok_alarm_0_0_utilization_synth.rpt -pb design_1_pok_alarm_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug  9 18:49:19 2023...
