#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x58932c67edf0 .scope module, "reset_detailed_tb" "reset_detailed_tb" 2 3;
 .timescale -9 -12;
v0x58932c6aace0_0 .var "A1", 4 0;
v0x58932c6aadc0_0 .var "A2", 4 0;
v0x58932c6aae60_0 .var "A3", 4 0;
v0x58932c6aaf00_0 .net "RD1", 31 0, L_0x58932c67b1c0;  1 drivers
v0x58932c6aafa0_0 .net "RD2", 31 0, L_0x58932c67c150;  1 drivers
v0x58932c6ab040_0 .var "WD", 31 0;
v0x58932c6ab110_0 .var "WE", 0 0;
v0x58932c6ab1e0_0 .var "clk", 0 0;
v0x58932c6ab2b0_0 .var "rst", 0 0;
S_0x58932c68c8d0 .scope module, "uut" "Register_File" 2 9, 3 1 0, S_0x58932c67edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "WriteEnable3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 5 "Address1";
    .port_info 5 /INPUT 5 "Address2";
    .port_info 6 /INPUT 5 "Address3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
L_0x58932c67b1c0 .functor BUFZ 32, L_0x58932c6ab380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x58932c67c150 .functor BUFZ 32, L_0x58932c6ab660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x58932c67b320_0 .net "Address1", 4 0, v0x58932c6aace0_0;  1 drivers
v0x58932c67c2b0_0 .net "Address2", 4 0, v0x58932c6aadc0_0;  1 drivers
v0x58932c67e0e0_0 .net "Address3", 4 0, v0x58932c6aae60_0;  1 drivers
v0x58932c6a9fb0_0 .net "RD1", 31 0, L_0x58932c67b1c0;  alias, 1 drivers
v0x58932c6aa090_0 .net "RD2", 31 0, L_0x58932c67c150;  alias, 1 drivers
v0x58932c6aa1c0 .array "Register", 0 31, 31 0;
v0x58932c6aa280_0 .net "WD3", 31 0, v0x58932c6ab040_0;  1 drivers
v0x58932c6aa360_0 .net "WriteEnable3", 0 0, v0x58932c6ab110_0;  1 drivers
v0x58932c6aa420_0 .net *"_ivl_0", 31 0, L_0x58932c6ab380;  1 drivers
v0x58932c6aa500_0 .net *"_ivl_10", 6 0, L_0x58932c6ab700;  1 drivers
L_0x7d1731dbe060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x58932c6aa5e0_0 .net *"_ivl_13", 1 0, L_0x7d1731dbe060;  1 drivers
v0x58932c6aa6c0_0 .net *"_ivl_2", 6 0, L_0x58932c6ab480;  1 drivers
L_0x7d1731dbe018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x58932c6aa7a0_0 .net *"_ivl_5", 1 0, L_0x7d1731dbe018;  1 drivers
v0x58932c6aa880_0 .net *"_ivl_8", 31 0, L_0x58932c6ab660;  1 drivers
v0x58932c6aa960_0 .net "clk", 0 0, v0x58932c6ab1e0_0;  1 drivers
v0x58932c6aaa20_0 .var/i "i", 31 0;
v0x58932c6aab00_0 .net "rst", 0 0, v0x58932c6ab2b0_0;  1 drivers
E_0x58932c689240 .event posedge, v0x58932c6aa960_0;
L_0x58932c6ab380 .array/port v0x58932c6aa1c0, L_0x58932c6ab480;
L_0x58932c6ab480 .concat [ 5 2 0 0], v0x58932c6aace0_0, L_0x7d1731dbe018;
L_0x58932c6ab660 .array/port v0x58932c6aa1c0, L_0x58932c6ab700;
L_0x58932c6ab700 .concat [ 5 2 0 0], v0x58932c6aadc0_0, L_0x7d1731dbe060;
    .scope S_0x58932c68c8d0;
T_0 ;
    %wait E_0x58932c689240;
    %load/vec4 v0x58932c6aab00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58932c6aaa20_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x58932c6aaa20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x58932c6aaa20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58932c6aa1c0, 0, 4;
    %load/vec4 v0x58932c6aaa20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x58932c6aaa20_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x58932c6aa360_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x58932c67e0e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x58932c6aa280_0;
    %load/vec4 v0x58932c67e0e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58932c6aa1c0, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x58932c67edf0;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x58932c6ab1e0_0;
    %inv;
    %store/vec4 v0x58932c6ab1e0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x58932c67edf0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58932c6ab1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58932c6ab2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58932c6ab110_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x58932c6aace0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x58932c6aadc0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x58932c6aae60_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58932c6ab040_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58932c6ab2b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58932c6ab110_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x58932c6aae60_0, 0, 5;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0x58932c6ab040_0, 0, 32;
    %wait E_0x58932c689240;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58932c6ab110_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x58932c6aace0_0, 0, 5;
    %delay 1000, 0;
    %vpi_call 2 24 "$display", "After write R5: RD1=%08x", v0x58932c6aaf00_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58932c6ab110_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x58932c6aae60_0, 0, 5;
    %pushi/vec4 3149642683, 0, 32;
    %store/vec4 v0x58932c6ab040_0, 0, 32;
    %wait E_0x58932c689240;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58932c6ab110_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x58932c6aadc0_0, 0, 5;
    %delay 1000, 0;
    %vpi_call 2 30 "$display", "After write R10: RD2=%08x", v0x58932c6aafa0_0 {0 0 0};
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x58932c6aace0_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x58932c6aadc0_0, 0, 5;
    %delay 1000, 0;
    %vpi_call 2 34 "$display", "Before reset: R5=%08x, R10=%08x", v0x58932c6aaf00_0, v0x58932c6aafa0_0 {0 0 0};
    %vpi_call 2 37 "$display", "Applying reset..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58932c6ab2b0_0, 0, 1;
    %wait E_0x58932c689240;
    %delay 1000, 0;
    %vpi_call 2 41 "$display", "After reset clock: R5=%08x, R10=%08x", v0x58932c6aaf00_0, v0x58932c6aafa0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58932c6ab2b0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 45 "$display", "After releasing reset: R5=%08x, R10=%08x", v0x58932c6aaf00_0, v0x58932c6aafa0_0 {0 0 0};
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reset_detailed.v";
    "../src/Register_File.v";
