<html><body><samp><pre>
<!@TC:1707924384>
#Build: Synplify Pro (R) S-2021.09-SP2, Build 244R, Jun  1 2022
#install: C:\Synopsys\fpga_S-2021.09-SP2
#OS: Windows 10 or later
#Hostname: DESKTOP-VAQIVAN

# Wed Feb 14 10:26:24 2024

#Implementation: rev_4


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09-SP2
Install: C:\Synopsys\fpga_S-2021.09-SP2
OS: Windows 10 or later
Hostname: DESKTOP-VAQIVAN

Implementation : rev_4
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202109syn, Build 243R, Built Jun  1 2022 05:18:42, @</a>

@N: : <!@TM:1707924388> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09-SP2
Install: C:\Synopsys\fpga_S-2021.09-SP2
OS: Windows 10 or later
Hostname: DESKTOP-VAQIVAN

Implementation : rev_4
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202109syn, Build 243R, Built Jun  1 2022 05:18:42, @</a>

@N: : <!@TM:1707924388> | Running in 64-bit mode 
@N: : <a href="F:\ESE382-Lab\Lab3\conv_xs3_BCD\csop\src\xs3_to_BCD_port_pins.vhd:4:7:4:24:@N::@XP_MSG">xs3_to_BCD_port_pins.vhd(4)</a><!@TM:1707924388> | Top entity is set to converter_xs3_bcd.
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1707924388> | Using the VHDL 1993 Standard for file 'F:\ESE382-Lab\Lab3\conv_xs3_BCD\csop\src\xs3_to_BCD_port_pins.vhd'. 
VHDL syntax check successful!
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="F:\ESE382-Lab\Lab3\conv_xs3_BCD\csop\src\xs3_to_BCD_port_pins.vhd:4:7:4:24:@N:CD630:@XP_MSG">xs3_to_BCD_port_pins.vhd(4)</a><!@TM:1707924388> | Synthesizing work.converter_xs3_bcd.converter_xs3_bcd.
Post processing for work.converter_xs3_bcd.converter_xs3_bcd
Running optimization stage 1 on converter_xs3_bcd .......
Finished optimization stage 1 on converter_xs3_bcd (CPU Time 0h:00m:00s, Memory Used current: 89MB peak: 89MB)
Running optimization stage 2 on converter_xs3_bcd .......
Finished optimization stage 2 on converter_xs3_bcd (CPU Time 0h:00m:00s, Memory Used current: 89MB peak: 89MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="F:\ESE382-Lab\Lab3\rev_4\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 89MB peak: 89MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 14 10:26:26 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09-SP2
Install: C:\Synopsys\fpga_S-2021.09-SP2
OS: Windows 10 or later
Hostname: DESKTOP-VAQIVAN

Implementation : rev_4
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202109syn, Build 243R, Built Jun  1 2022 05:18:42, @</a>

@N: : <!@TM:1707924388> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="f:\ese382-lab\lab3\conv_xs3_bcd\csop\src\xs3_to_bcd_port_pins.vhd:4:7:4:24:@N:NF107:@XP_MSG">xs3_to_bcd_port_pins.vhd(4)</a><!@TM:1707924388> | Selected library: work cell: converter_xs3_bcd view converter_xs3_bcd as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="f:\ese382-lab\lab3\conv_xs3_bcd\csop\src\xs3_to_bcd_port_pins.vhd:4:7:4:24:@N:NF107:@XP_MSG">xs3_to_bcd_port_pins.vhd(4)</a><!@TM:1707924388> | Selected library: work cell: converter_xs3_bcd view converter_xs3_bcd as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 14 10:26:26 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="F:\ESE382-Lab\Lab3\rev_4\synwork\xs3_to_BCD_port_pins_comp.rt.csv:@XP_FILE">xs3_to_BCD_port_pins_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 29MB peak: 29MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 14 10:26:27 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1707924384>
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09-SP2
Install: C:\Synopsys\fpga_S-2021.09-SP2
OS: Windows 10 or later
Hostname: DESKTOP-VAQIVAN

Implementation : rev_4
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202109syn, Build 243R, Built Jun  1 2022 05:18:42, @</a>

@N: : <!@TM:1707924390> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="f:\ese382-lab\lab3\conv_xs3_bcd\csop\src\xs3_to_bcd_port_pins.vhd:4:7:4:24:@N:NF107:@XP_MSG">xs3_to_bcd_port_pins.vhd(4)</a><!@TM:1707924390> | Selected library: work cell: converter_xs3_bcd view converter_xs3_bcd as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="f:\ese382-lab\lab3\conv_xs3_bcd\csop\src\xs3_to_bcd_port_pins.vhd:4:7:4:24:@N:NF107:@XP_MSG">xs3_to_bcd_port_pins.vhd(4)</a><!@TM:1707924390> | Selected library: work cell: converter_xs3_bcd view converter_xs3_bcd as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 14 10:26:29 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1707924384>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1707924384>
# Wed Feb 14 10:26:29 2024


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09-SP2
Install: C:\Synopsys\fpga_S-2021.09-SP2
OS: Windows 10 or later
Hostname: DESKTOP-VAQIVAN

Implementation : rev_4
<a name=mapperReport5></a>Synopsys CPLD Technology Mapper, Version map202109syn, Build 243R, Built Jun  1 2022 05:17:33, @</a>

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1707924392> | Running in 64-bit mode. 

Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1707924392> | No constraint file specified. 
---------------------------------------
<a name=resourceUsage6></a>Resource Usage Report</a>

Simple gate primitives:
IBUF            4 uses
OBUF            4 uses
INV             13 uses
AND2            16 uses
XOR2            1 use


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1707924392> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 128MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb 14 10:26:30 2024

###########################################################]

</pre></samp></body></html>
