Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Fri Aug 16 02:41:30 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Labs/SYSTEM_SYN/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          694
Number of nets:                          2185
Number of cells:                         1492
Number of combinational cells:           1180
Number of sequential cells:               280
Number of macros/black boxes:               0
Number of buf/inv:                        205
Number of references:                      15

Combinational area:              11177.473480
Buf/Inv area:                      761.324919
Noncombinational area:            6647.178219
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 17824.651698
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  -------------------
SYS_TOP                           17824.6517    100.0     12.9437     0.0000  0.0000  SYS_TOP
ALU                                5516.3696     30.9   1023.7290   440.0858  0.0000  ALU
ALU/add_37                          231.8099      1.3    231.8099     0.0000  0.0000  ALU_DW01_add_0
ALU/div_48                         1434.3973      8.0   1434.3973     0.0000  0.0000  ALU_DW_div_uns_0
ALU/mult_44                        2120.4134     11.9   1914.4909     0.0000  0.0000  ALU_DW02_mult_0
ALU/mult_44/FS_1                    205.9225      1.2    205.9225     0.0000  0.0000  ALU_DW01_add_1
ALU/sub_41                          265.9342      1.5    265.9342     0.0000  0.0000  ALU_DW01_sub_0
CLKDIV_MUX                           74.1321      0.4     74.1321     0.0000  0.0000  CLKDIV_MUX
Clock_Gating                         22.3573      0.1      5.8835    16.4738  0.0000  CLK_GATE
DATA_SYNCHRONIZER                   395.3712      2.2     84.7224   310.6488  0.0000  DATA_SYNC
PULSE_GEN                            31.7709      0.2      5.8835    25.8874  0.0000  PULSE_GEN
REG_FILE                           6056.4749     34.0   2509.9012  3546.5738  0.0000  Register_file
RST_SYNC_1                           52.9515      0.3      0.0000    52.9515  0.0000  RST_SYNC_1
RST_SYNC_2                           52.9515      0.3      0.0000    52.9515  0.0000  RST_SYNC_0
RX_CLK_DIV                          767.2084      4.3    442.4392   232.9866  0.0000  ClkDiv_0
RX_CLK_DIV/add_49                    91.7826      0.5     91.7826     0.0000  0.0000  ClkDiv_0_DW01_inc_0
SYS_CTRL                           1383.7992      7.8    738.9676   644.8316  0.0000  SYS_CTRL
TX_CLK_DIV                          767.2084      4.3    442.4392   232.9866  0.0000  ClkDiv_1
TX_CLK_DIV/add_49                    91.7826      0.5     91.7826     0.0000  0.0000  ClkDiv_1_DW01_inc_0
UART                               2691.1129     15.1      0.0000     0.0000  0.0000  UART_TOP
UART/RX                            1802.7044     10.1      0.0000     0.0000  0.0000  UART_RX_TOP
UART/RX/deserializer                424.7887      2.4    142.3807   282.4080  0.0000  deserializer
UART/RX/edge_bit_counter            528.3383      3.0    314.1789   214.1594  0.0000  edge_bit_counter
UART/RX/fsm                           0.0000      0.0      0.0000     0.0000  0.0000  UART_RX_FSM
UART/RX/parity_check                251.8138      1.4    230.6332    21.1806  0.0000  parity_check
UART/RX/sampler                     275.3478      1.5    211.8060    63.5418  0.0000  data_sampling
UART/RX/start_check                 165.9147      0.9    144.7341    21.1806  0.0000  start_check
UART/RX/stop_check                  156.5011      0.9    135.3205    21.1806  0.0000  stop_check
UART/TX                             888.4085      5.0      0.0000     0.0000  0.0000  UART_TX_TOP
UART/TX/fsm                         184.7419      1.0     81.1923   103.5496  0.0000  UART_TX_FSM
UART/TX/mux                          22.3573      0.1     22.3573     0.0000  0.0000  MUX
UART/TX/parity                      124.7302      0.7     98.8428    25.8874  0.0000  parity_calc
UART/TX/serializer                  556.5791      3.1    218.8662   337.7129  0.0000  serializer
--------------------------------  ----------  -------  ----------  ---------  ------  -------------------
Total                                                  11177.4735  6647.1782  0.0000

1
