
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2344 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 366.496 ; gain = 98.504
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/new/top.vhd:46]
INFO: [Synth 8-3491] module 'clockDivider' declared at 'C:/Users/Koenv/Desktop/project_2/project_2.runs/synth_1/.Xil/Vivado-15340-LAPTOP-AJDHUL3E/realtime/clockDivider_stub.vhdl:5' bound to instance 'clkdiv' of component 'clockDivider' [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/new/top.vhd:98]
INFO: [Synth 8-638] synthesizing module 'clockDivider' [C:/Users/Koenv/Desktop/project_2/project_2.runs/synth_1/.Xil/Vivado-15340-LAPTOP-AJDHUL3E/realtime/clockDivider_stub.vhdl:13]
INFO: [Synth 8-3491] module 'VGA' declared at 'C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/vga.vhd:21' bound to instance 'VGAscreen' of component 'VGA' [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/new/top.vhd:99]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/vga.vhd:31]
INFO: [Synth 8-4471] merging register 'prefGreen_reg[3:0]' into 'prefRed_reg[3:0]' [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/vga.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element prefGreen_reg was removed.  [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/vga.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'VGA' (1#1) [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/vga.vhd:31]
INFO: [Synth 8-3491] module 'square' declared at 'C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/new/sprite.vhd:37' bound to instance 'square1sprite' of component 'square' [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/new/top.vhd:100]
INFO: [Synth 8-638] synthesizing module 'square' [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/new/sprite.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'square' (2#1) [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/new/sprite.vhd:47]
INFO: [Synth 8-3491] module 'square' declared at 'C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/new/sprite.vhd:37' bound to instance 'square2sprite' of component 'square' [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/new/top.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/new/top.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 418.293 ; gain = 150.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 418.293 ; gain = 150.301
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Koenv/Desktop/project_2/project_2.runs/synth_1/.Xil/Vivado-15340-LAPTOP-AJDHUL3E/dcp1/clk_wiz_0_in_context.xdc] for cell 'clkdiv'
Finished Parsing XDC File [C:/Users/Koenv/Desktop/project_2/project_2.runs/synth_1/.Xil/Vivado-15340-LAPTOP-AJDHUL3E/dcp1/clk_wiz_0_in_context.xdc] for cell 'clkdiv'
Parsing XDC File [C:/Users/Koenv/Desktop/week3/week3.srcs/sources_1/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/Koenv/Desktop/week3/week3.srcs/sources_1/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Koenv/Desktop/week3/week3.srcs/sources_1/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Koenv/Desktop/project_2/project_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Koenv/Desktop/project_2/project_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 754.883 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 754.883 ; gain = 486.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 754.883 ; gain = 486.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/Koenv/Desktop/project_2/project_2.runs/synth_1/.Xil/Vivado-15340-LAPTOP-AJDHUL3E/dcp1/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/Koenv/Desktop/project_2/project_2.runs/synth_1/.Xil/Vivado-15340-LAPTOP-AJDHUL3E/dcp1/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clkdiv. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 754.883 ; gain = 486.891
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "hcount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vcount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vcount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vcount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "refresh" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/new/sprite.vhd:52]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/new/sprite.vhd:52]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/new/sprite.vhd:52]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/new/sprite.vhd:52]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/new/sprite.vhd:52]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/new/sprite.vhd:52]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/new/top.vhd:101]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/new/top.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element sq1hloc_reg was removed.  [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/new/top.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element sq1vloc_reg was removed.  [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/new/top.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element sq2hloc_reg was removed.  [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/new/top.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element sq2vloc_reg was removed.  [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/new/top.vhd:101]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 754.883 ; gain = 486.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module square 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "hcount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vcount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vcount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vcount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "refresh" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element sq1hloc_reg was removed.  [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/new/top.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element sq1vloc_reg was removed.  [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/new/top.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element sq2hloc_reg was removed.  [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/new/top.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element sq2vloc_reg was removed.  [C:/Users/Koenv/Desktop/project_2/project_2.srcs/sources_1/new/top.vhd:101]
INFO: [Synth 8-3886] merging instance 'VGAscreen/prefBlue_reg[0]' (FDR) to 'VGAscreen/prefBlue_reg[1]'
INFO: [Synth 8-3886] merging instance 'VGAscreen/prefBlue_reg[1]' (FDR) to 'VGAscreen/prefBlue_reg[2]'
INFO: [Synth 8-3886] merging instance 'VGAscreen/prefBlue_reg[2]' (FDR) to 'VGAscreen/prefBlue_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 754.883 ; gain = 486.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkdiv/clk_out1' to pin 'clkdiv/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 754.883 ; gain = 486.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 801.184 ; gain = 533.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 801.184 ; gain = 533.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 801.184 ; gain = 533.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 801.184 ; gain = 533.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 801.184 ; gain = 533.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 801.184 ; gain = 533.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 801.184 ; gain = 533.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 801.184 ; gain = 533.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clockDivider  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |clockDivider_bbox_0 |     1|
|2     |CARRY4              |   184|
|3     |LUT1                |   138|
|4     |LUT2                |   592|
|5     |LUT4                |   135|
|6     |LUT5                |     2|
|7     |LUT6                |    16|
|8     |FDRE                |   201|
|9     |OBUF                |    14|
+------+--------------------+------+

Report Instance Areas: 
+------+----------------+---------+------+
|      |Instance        |Module   |Cells |
+------+----------------+---------+------+
|1     |top             |         |  1283|
|2     |  VGAscreen     |VGA      |   545|
|3     |  square1sprite |square   |    24|
|4     |  square2sprite |square_0 |    24|
+------+----------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 801.184 ; gain = 533.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 801.184 ; gain = 196.602
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 801.184 ; gain = 533.191
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 184 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 801.184 ; gain = 544.660
INFO: [Common 17-1381] The checkpoint 'C:/Users/Koenv/Desktop/project_2/project_2.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 801.184 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar  2 09:05:30 2018...
