// Seed: 1996417845
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd42,
    parameter id_3 = 32'd68,
    parameter id_6 = 32'd28,
    parameter id_7 = 32'd89
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6[id_7 : 1],
    _id_7,
    id_8,
    id_9
);
  input wire id_9;
  notif1 primCall (id_2, id_3, id_9);
  output wire id_8;
  inout wire _id_7;
  input logic [7:0] _id_6;
  output wire id_5;
  output wire id_4;
  inout wire _id_3;
  inout wire id_2;
  input wire _id_1;
  assign id_3 = id_2;
  module_0 modCall_1 ();
  always $clog2(id_3);
  ;
  wire [{  id_3  ,  ( "" )  ,  id_1  ,  -1  } : id_6] id_10;
  assign id_10 = id_9;
  assign id_3  = id_6;
  wire [id_6 : -1] id_11;
endmodule
