{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714173411987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714173412002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 20:16:51 2024 " "Processing started: Fri Apr 26 20:16:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714173412002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714173412002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rega_Automatizada -c Rega_Automatizada " "Command: quartus_map --read_settings_files=on --write_settings_files=off Rega_Automatizada -c Rega_Automatizada" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714173412009 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714173414598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714173414598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714173431306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714173431306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_trigger " "Found entity 1: alarm_trigger" {  } { { "alarm_trigger.v" "" { Text "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/alarm_trigger.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714173431329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714173431329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drip_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file drip_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 drip_trigger " "Found entity 1: drip_trigger" {  } { { "drip_trigger.v" "" { Text "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/drip_trigger.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714173431350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714173431350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file error_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 error_detector " "Found entity 1: error_detector" {  } { { "error_detector.v" "" { Text "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/error_detector.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714173431360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714173431360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inlet_valve_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file inlet_valve_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 inlet_valve_trigger " "Found entity 1: inlet_valve_trigger" {  } { { "inlet_valve_trigger.v" "" { Text "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/inlet_valve_trigger.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714173431369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714173431369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irrigation_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file irrigation_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 irrigation_trigger " "Found entity 1: irrigation_trigger" {  } { { "irrigation_trigger.v" "" { Text "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/irrigation_trigger.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714173431377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714173431377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprinkler_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file sprinkler_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprinkler_trigger " "Found entity 1: sprinkler_trigger" {  } { { "sprinkler_trigger.v" "" { Text "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/sprinkler_trigger.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714173431399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714173431399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_water_tank_level.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_water_tank_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_water_tank_level " "Found entity 1: decoder_water_tank_level" {  } { { "decoder_water_tank_level.v" "" { Text "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/decoder_water_tank_level.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714173431421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714173431421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_water_tank_level.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_water_tank_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_water_tank_level " "Found entity 1: encoder_water_tank_level" {  } { { "encoder_water_tank_level.v" "" { Text "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/encoder_water_tank_level.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714173431430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714173431430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_irrigation_condition.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_irrigation_condition.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_irrigation_condition " "Found entity 1: decoder_irrigation_condition" {  } { { "decoder_irrigation_condition.v" "" { Text "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/decoder_irrigation_condition.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714173431452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714173431452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.v" "" { Text "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/mux_2_1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714173431461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714173431461 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714173431656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_detector error_detector:detects_error " "Elaborating entity \"error_detector\" for hierarchy \"error_detector:detects_error\"" {  } { { "main.v" "detects_error" { Text "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714173431907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_trigger alarm_trigger:triggers_alarm " "Elaborating entity \"alarm_trigger\" for hierarchy \"alarm_trigger:triggers_alarm\"" {  } { { "main.v" "triggers_alarm" { Text "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714173431934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inlet_valve_trigger inlet_valve_trigger:triggers_inlet_valve " "Elaborating entity \"inlet_valve_trigger\" for hierarchy \"inlet_valve_trigger:triggers_inlet_valve\"" {  } { { "main.v" "triggers_inlet_valve" { Text "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714173431943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irrigation_trigger irrigation_trigger:triggers_irrigation " "Elaborating entity \"irrigation_trigger\" for hierarchy \"irrigation_trigger:triggers_irrigation\"" {  } { { "main.v" "triggers_irrigation" { Text "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714173431953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprinkler_trigger sprinkler_trigger:triggers_sprinkler " "Elaborating entity \"sprinkler_trigger\" for hierarchy \"sprinkler_trigger:triggers_sprinkler\"" {  } { { "main.v" "triggers_sprinkler" { Text "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714173431962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drip_trigger drip_trigger:triggers_drip " "Elaborating entity \"drip_trigger\" for hierarchy \"drip_trigger:triggers_drip\"" {  } { { "main.v" "triggers_drip" { Text "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714173431972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_water_tank_level encoder_water_tank_level:encodes_water_tank_level " "Elaborating entity \"encoder_water_tank_level\" for hierarchy \"encoder_water_tank_level:encodes_water_tank_level\"" {  } { { "main.v" "encodes_water_tank_level" { Text "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714173431981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_water_tank_level decoder_water_tank_level:decodes_water_tank_level " "Elaborating entity \"decoder_water_tank_level\" for hierarchy \"decoder_water_tank_level:decodes_water_tank_level\"" {  } { { "main.v" "decodes_water_tank_level" { Text "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714173431992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_irrigation_condition decoder_irrigation_condition:decodes_irrigation_condition " "Elaborating entity \"decoder_irrigation_condition\" for hierarchy \"decoder_irrigation_condition:decodes_irrigation_condition\"" {  } { { "main.v" "decodes_irrigation_condition" { Text "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714173432001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 mux_2_1:mux_segment_a " "Elaborating entity \"mux_2_1\" for hierarchy \"mux_2_1:mux_segment_a\"" {  } { { "main.v" "mux_segment_a" { Text "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714173432011 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "digit1_o GND " "Pin \"digit1_o\" is stuck at GND" {  } { { "main.v" "" { Text "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714173432986 "|main|digit1_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit2_o VCC " "Pin \"digit2_o\" is stuck at VCC" {  } { { "main.v" "" { Text "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714173432986 "|main|digit2_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit3_o VCC " "Pin \"digit3_o\" is stuck at VCC" {  } { { "main.v" "" { Text "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714173432986 "|main|digit3_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit4_o VCC " "Pin \"digit4_o\" is stuck at VCC" {  } { { "main.v" "" { Text "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714173432986 "|main|digit4_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714173432986 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714173433246 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714173433246 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714173433246 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714173433246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714173434606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 20:17:14 2024 " "Processing ended: Fri Apr 26 20:17:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714173434606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714173434606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714173434606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714173434606 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1714173441940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714173441950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 20:17:18 2024 " "Processing started: Fri Apr 26 20:17:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714173441950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1714173441950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Rega_Automatizada -c Rega_Automatizada " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Rega_Automatizada -c Rega_Automatizada" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1714173441950 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1714173443140 ""}
{ "Info" "0" "" "Project  = Rega_Automatizada" {  } {  } 0 0 "Project  = Rega_Automatizada" 0 0 "Fitter" 0 0 1714173443164 ""}
{ "Info" "0" "" "Revision = Rega_Automatizada" {  } {  } 0 0 "Revision = Rega_Automatizada" 0 0 "Fitter" 0 0 1714173443177 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1714173443414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1714173443414 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Rega_Automatizada EPM240T100C5 " "Selected device EPM240T100C5 for design \"Rega_Automatizada\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1714173443499 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714173443712 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714173443712 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1714173444202 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1714173444293 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714173445670 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714173445670 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714173445670 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714173445670 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714173445670 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1714173445670 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "No exact pin location assignment(s) for 21 pins of 21 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1714173445844 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Rega_Automatizada.sdc " "Synopsys Design Constraints File file not found: 'Rega_Automatizada.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1714173446325 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1714173446340 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1714173446345 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1714173446347 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1714173446350 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1714173446350 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1714173446350 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1714173446351 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714173446371 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714173446371 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1714173446402 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1714173446508 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1714173446558 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1714173446584 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1714173446604 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1714173446605 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1714173446605 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1714173446605 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 3.3V 7 14 0 " "Number of I/O pins in group: 21 (unused VREF, 3.3V VCCIO, 7 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1714173446609 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1714173446609 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1714173446609 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 38 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714173446610 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714173446610 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1714173446610 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1714173446610 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ValvulaDeEntrada " "Node \"ValvulaDeEntrada\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ValvulaDeEntrada" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714173446807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "a " "Node \"a\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714173446807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b " "Node \"b\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714173446807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "c " "Node \"c\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714173446807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "d " "Node \"d\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714173446807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "digit1 " "Node \"digit1\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "digit1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714173446807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "digit2 " "Node \"digit2\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "digit2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714173446807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "digit3 " "Node \"digit3\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "digit3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714173446807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "digit4 " "Node \"digit4\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "digit4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714173446807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "e " "Node \"e\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714173446807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "erro " "Node \"erro\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "erro" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714173446807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f " "Node \"f\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "f" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714173446807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "g " "Node \"g\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714173446807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "high " "Node \"high\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "high" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714173446807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "low " "Node \"low\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "low" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714173446807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "middle " "Node \"middle\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "middle" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714173446807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saidaDoAlarme " "Node \"saidaDoAlarme\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "saidaDoAlarme" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714173446807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seletor " "Node \"seletor\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seletor" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714173446807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "temperatura " "Node \"temperatura\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "temperatura" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714173446807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "umidadeDoAr " "Node \"umidadeDoAr\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "umidadeDoAr" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714173446807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "umidadeDoSolo " "Node \"umidadeDoSolo\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "umidadeDoSolo" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714173446807 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1714173446807 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714173446810 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1714173446930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1714173447427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714173447543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1714173447560 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1714173447614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714173447614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1714173447627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1714173447934 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1714173447934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1714173447986 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1714173447986 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1714173447986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714173447987 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1714173448140 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714173448186 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1714173448227 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1714173448229 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/output_files/Rega_Automatizada.fit.smsg " "Generated suppressed messages file F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/output_files/Rega_Automatizada.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1714173448396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 30 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5316 " "Peak virtual memory: 5316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714173448424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 20:17:28 2024 " "Processing ended: Fri Apr 26 20:17:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714173448424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714173448424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714173448424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1714173448424 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1714173456394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714173456404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 20:17:36 2024 " "Processing started: Fri Apr 26 20:17:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714173456404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1714173456404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Rega_Automatizada -c Rega_Automatizada " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Rega_Automatizada -c Rega_Automatizada" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1714173456404 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1714173456858 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1714173457101 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1714173457122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714173457751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 20:17:37 2024 " "Processing ended: Fri Apr 26 20:17:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714173457751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714173457751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714173457751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1714173457751 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1714173458616 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1714173460481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714173460491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 20:17:39 2024 " "Processing started: Fri Apr 26 20:17:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714173460491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714173460491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Rega_Automatizada -c Rega_Automatizada " "Command: quartus_sta Rega_Automatizada -c Rega_Automatizada" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714173460491 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714173460782 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1714173461497 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1714173461497 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714173461561 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714173461561 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714173461651 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714173461722 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Rega_Automatizada.sdc " "Synopsys Design Constraints File file not found: 'Rega_Automatizada.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1714173461755 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1714173461756 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1714173461756 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1714173461756 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714173461789 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1714173461798 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714173461803 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1714173461806 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714173461809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714173461812 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714173461815 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714173461818 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714173461820 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1714173461822 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714173461830 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714173461831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714173461859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 20:17:41 2024 " "Processing ended: Fri Apr 26 20:17:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714173461859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714173461859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714173461859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714173461859 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1714173464787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714173464797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 20:17:44 2024 " "Processing started: Fri Apr 26 20:17:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714173464797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1714173464797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Rega_Automatizada -c Rega_Automatizada " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Rega_Automatizada -c Rega_Automatizada" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1714173464797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1714173465909 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Rega_Automatizada.vo F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/simulation/modelsim/ simulation " "Generated file Rega_Automatizada.vo in folder \"F:/Users/marce/Downloads/Projetos-de-Circuitos-Digitais-main/Projetos-de-Circuitos-Digitais-main/Projeto1-Rega_Automatizada!/Projeto_de_Circuitos_Digitais_Problema_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714173466156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714173466182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 20:17:46 2024 " "Processing ended: Fri Apr 26 20:17:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714173466182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714173466182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714173466182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1714173466182 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Quartus Prime Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1714173466866 ""}
