Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Jun 23 13:37:39 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 8 -file ./report/ALU_sys_HDL_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                                Instance                                |                                     Module                                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper                                                           |                                                                         (top) |       7368 |       6490 |       0 |  878 | 9732 |      0 |      9 |          6 |
|   bd_0_i                                                               |                                                                          bd_0 |       7368 |       6490 |       0 |  878 | 9732 |      0 |      9 |          6 |
|     hls_inst                                                           |                                                               bd_0_hls_inst_0 |       7368 |       6490 |       0 |  878 | 9732 |      0 |      9 |          6 |
|       (hls_inst)                                                       |                                                               bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       U0                                                               |                                                   bd_0_hls_inst_0_ALU_sys_HDL |       7368 |       6490 |       0 |  878 | 9732 |      0 |      9 |          6 |
|         (U0)                                                           |                                                   bd_0_hls_inst_0_ALU_sys_HDL |          3 |          0 |       0 |    3 |    0 |      0 |      0 |          0 |
|         Block_entry1_proc_U0                                           |                                 bd_0_hls_inst_0_ALU_sys_HDL_Block_entry1_proc |       4915 |       4401 |       0 |  514 | 6232 |      0 |      5 |          6 |
|           (Block_entry1_proc_U0)                                       |                                 bd_0_hls_inst_0_ALU_sys_HDL_Block_entry1_proc |          1 |          1 |       0 |    0 |    6 |      0 |      0 |          0 |
|           ALU_operation_MEM_U                                          | bd_0_hls_inst_0_ALU_sys_HDL_Block_entry1_proc_ALU_operation_MEM_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|           ALU_operation_fifo_U                                         |                                   bd_0_hls_inst_0_ALU_sys_HDL_fifo_w32_d100_A |         76 |         76 |       0 |    0 |   33 |      0 |      1 |          0 |
|             (ALU_operation_fifo_U)                                     |                                   bd_0_hls_inst_0_ALU_sys_HDL_fifo_w32_d100_A |         42 |         42 |       0 |    0 |   33 |      0 |      0 |          0 |
|             U_ALU_sys_HDL_fifo_w32_d100_A_ram                          |                            bd_0_hls_inst_0_ALU_sys_HDL_fifo_w32_d100_A_ram_28 |         34 |         34 |       0 |    0 |    0 |      0 |      1 |          0 |
|           data_a_fifo_U                                                |                                 bd_0_hls_inst_0_ALU_sys_HDL_fifo_w32_d100_A_5 |         39 |         39 |       0 |    0 |   33 |      0 |      1 |          0 |
|             (data_a_fifo_U)                                            |                                 bd_0_hls_inst_0_ALU_sys_HDL_fifo_w32_d100_A_5 |         37 |         37 |       0 |    0 |   33 |      0 |      0 |          0 |
|             U_ALU_sys_HDL_fifo_w32_d100_A_ram                          |                            bd_0_hls_inst_0_ALU_sys_HDL_fifo_w32_d100_A_ram_27 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |          0 |
|           data_b_fifo_U                                                |                                 bd_0_hls_inst_0_ALU_sys_HDL_fifo_w32_d100_A_6 |         38 |         38 |       0 |    0 |   33 |      0 |      1 |          0 |
|             (data_b_fifo_U)                                            |                                 bd_0_hls_inst_0_ALU_sys_HDL_fifo_w32_d100_A_6 |         36 |         36 |       0 |    0 |   33 |      0 |      0 |          0 |
|             U_ALU_sys_HDL_fifo_w32_d100_A_ram                          |                            bd_0_hls_inst_0_ALU_sys_HDL_fifo_w32_d100_A_ram_26 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |          0 |
|           data_result_fifo_U                                           |                                 bd_0_hls_inst_0_ALU_sys_HDL_fifo_w32_d100_A_7 |         36 |         36 |       0 |    0 |   33 |      0 |      1 |          0 |
|             (data_result_fifo_U)                                       |                                 bd_0_hls_inst_0_ALU_sys_HDL_fifo_w32_d100_A_7 |         34 |         34 |       0 |    0 |   33 |      0 |      0 |          0 |
|             U_ALU_sys_HDL_fifo_w32_d100_A_ram                          |                               bd_0_hls_inst_0_ALU_sys_HDL_fifo_w32_d100_A_ram |          2 |          2 |       0 |    0 |    0 |      0 |      1 |          0 |
|           grp_data_exe_wb_fu_142                                       |                                       bd_0_hls_inst_0_ALU_sys_HDL_data_exe_wb |       2161 |       1905 |       0 |  256 | 2896 |      0 |      0 |          3 |
|             (grp_data_exe_wb_fu_142)                                   |                                       bd_0_hls_inst_0_ALU_sys_HDL_data_exe_wb |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|             grp_data_exe_wb_Pipeline_exe_fu_92                         |                          bd_0_hls_inst_0_ALU_sys_HDL_data_exe_wb_Pipeline_exe |       2072 |       1819 |       0 |  253 | 2541 |      0 |      0 |          3 |
|               (grp_data_exe_wb_Pipeline_exe_fu_92)                     |                          bd_0_hls_inst_0_ALU_sys_HDL_data_exe_wb_Pipeline_exe |        344 |        151 |       0 |  193 |  471 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |         bd_0_hls_inst_0_ALU_sys_HDL_flow_control_loop_pipe_sequential_init_22 |         17 |         17 |       0 |    0 |    2 |      0 |      0 |          0 |
|               mul_32s_32s_32_2_1_U42                                   |                             bd_0_hls_inst_0_ALU_sys_HDL_mul_32s_32s_32_2_1_23 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |          3 |
|               sdiv_32s_32s_32_36_1_U43                                 |                           bd_0_hls_inst_0_ALU_sys_HDL_sdiv_32s_32s_32_36_1_24 |       1696 |       1636 |       0 |   60 | 2051 |      0 |      0 |          0 |
|                 (sdiv_32s_32s_32_36_1_U43)                             |                           bd_0_hls_inst_0_ALU_sys_HDL_sdiv_32s_32s_32_36_1_24 |       1054 |       1054 |       0 |    0 |   32 |      0 |      0 |          0 |
|                 ALU_sys_HDL_sdiv_32s_32s_32_36_1_divider_u             |                   bd_0_hls_inst_0_ALU_sys_HDL_sdiv_32s_32s_32_36_1_divider_25 |        642 |        582 |       0 |   60 | 2019 |      0 |      0 |          0 |
|             grp_data_exe_wb_Pipeline_l_data_a_fu_74                    |                     bd_0_hls_inst_0_ALU_sys_HDL_data_exe_wb_Pipeline_l_data_a |         26 |         25 |       0 |    1 |  114 |      0 |      0 |          0 |
|               (grp_data_exe_wb_Pipeline_l_data_a_fu_74)                |                     bd_0_hls_inst_0_ALU_sys_HDL_data_exe_wb_Pipeline_l_data_a |         10 |          9 |       0 |    1 |  112 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |         bd_0_hls_inst_0_ALU_sys_HDL_flow_control_loop_pipe_sequential_init_21 |         20 |         20 |       0 |    0 |    2 |      0 |      0 |          0 |
|             grp_data_exe_wb_Pipeline_l_data_b_fu_83                    |                     bd_0_hls_inst_0_ALU_sys_HDL_data_exe_wb_Pipeline_l_data_b |         26 |         25 |       0 |    1 |  114 |      0 |      0 |          0 |
|               (grp_data_exe_wb_Pipeline_l_data_b_fu_83)                |                     bd_0_hls_inst_0_ALU_sys_HDL_data_exe_wb_Pipeline_l_data_b |         10 |          9 |       0 |    1 |  112 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |         bd_0_hls_inst_0_ALU_sys_HDL_flow_control_loop_pipe_sequential_init_20 |         20 |         20 |       0 |    0 |    2 |      0 |      0 |          0 |
|             grp_data_exe_wb_Pipeline_write_back_fu_104                 |                   bd_0_hls_inst_0_ALU_sys_HDL_data_exe_wb_Pipeline_write_back |         34 |         33 |       0 |    1 |  111 |      0 |      0 |          0 |
|               (grp_data_exe_wb_Pipeline_write_back_fu_104)             |                   bd_0_hls_inst_0_ALU_sys_HDL_data_exe_wb_Pipeline_write_back |         14 |         13 |       0 |    1 |  109 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |         bd_0_hls_inst_0_ALU_sys_HDL_flow_control_loop_pipe_sequential_init_19 |         24 |         24 |       0 |    0 |    2 |      0 |      0 |          0 |
|           grp_op_data_exe_wb_fu_112                                    |                                    bd_0_hls_inst_0_ALU_sys_HDL_op_data_exe_wb |       2469 |       2212 |       0 |  257 | 3035 |      0 |      0 |          3 |
|             (grp_op_data_exe_wb_fu_112)                                |                                    bd_0_hls_inst_0_ALU_sys_HDL_op_data_exe_wb |          7 |          7 |       0 |    0 |   24 |      0 |      0 |          0 |
|             grp_op_data_exe_wb_Pipeline_exe_fu_127                     |                       bd_0_hls_inst_0_ALU_sys_HDL_op_data_exe_wb_Pipeline_exe |       2077 |       1824 |       0 |  253 | 2541 |      0 |      0 |          3 |
|               (grp_op_data_exe_wb_Pipeline_exe_fu_127)                 |                       bd_0_hls_inst_0_ALU_sys_HDL_op_data_exe_wb_Pipeline_exe |        349 |        156 |       0 |  193 |  471 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |         bd_0_hls_inst_0_ALU_sys_HDL_flow_control_loop_pipe_sequential_init_18 |         17 |         17 |       0 |    0 |    2 |      0 |      0 |          0 |
|               mul_32s_32s_32_2_1_U12                                   |                                bd_0_hls_inst_0_ALU_sys_HDL_mul_32s_32s_32_2_1 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |          3 |
|               sdiv_32s_32s_32_36_1_U13                                 |                              bd_0_hls_inst_0_ALU_sys_HDL_sdiv_32s_32s_32_36_1 |       1696 |       1636 |       0 |   60 | 2051 |      0 |      0 |          0 |
|                 (sdiv_32s_32s_32_36_1_U13)                             |                              bd_0_hls_inst_0_ALU_sys_HDL_sdiv_32s_32s_32_36_1 |       1054 |       1054 |       0 |    0 |   32 |      0 |      0 |          0 |
|                 ALU_sys_HDL_sdiv_32s_32s_32_36_1_divider_u             |                      bd_0_hls_inst_0_ALU_sys_HDL_sdiv_32s_32s_32_36_1_divider |        642 |        582 |       0 |   60 | 2019 |      0 |      0 |          0 |
|             grp_op_data_exe_wb_Pipeline_l_data_a_fu_101                |                  bd_0_hls_inst_0_ALU_sys_HDL_op_data_exe_wb_Pipeline_l_data_a |         92 |         91 |       0 |    1 |  114 |      0 |      0 |          0 |
|               (grp_op_data_exe_wb_Pipeline_l_data_a_fu_101)            |                  bd_0_hls_inst_0_ALU_sys_HDL_op_data_exe_wb_Pipeline_l_data_a |         73 |         72 |       0 |    1 |  112 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |         bd_0_hls_inst_0_ALU_sys_HDL_flow_control_loop_pipe_sequential_init_17 |         20 |         20 |       0 |    0 |    2 |      0 |      0 |          0 |
|             grp_op_data_exe_wb_Pipeline_l_data_b_fu_110                |                  bd_0_hls_inst_0_ALU_sys_HDL_op_data_exe_wb_Pipeline_l_data_b |         92 |         91 |       0 |    1 |  114 |      0 |      0 |          0 |
|               (grp_op_data_exe_wb_Pipeline_l_data_b_fu_110)            |                  bd_0_hls_inst_0_ALU_sys_HDL_op_data_exe_wb_Pipeline_l_data_b |         73 |         72 |       0 |    1 |  112 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |         bd_0_hls_inst_0_ALU_sys_HDL_flow_control_loop_pipe_sequential_init_16 |         20 |         20 |       0 |    0 |    2 |      0 |      0 |          0 |
|             grp_op_data_exe_wb_Pipeline_l_operation_fu_92              |               bd_0_hls_inst_0_ALU_sys_HDL_op_data_exe_wb_Pipeline_l_operation |         89 |         88 |       0 |    1 |  114 |      0 |      0 |          0 |
|               (grp_op_data_exe_wb_Pipeline_l_operation_fu_92)          |               bd_0_hls_inst_0_ALU_sys_HDL_op_data_exe_wb_Pipeline_l_operation |         70 |         69 |       0 |    1 |  112 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |         bd_0_hls_inst_0_ALU_sys_HDL_flow_control_loop_pipe_sequential_init_15 |         20 |         20 |       0 |    0 |    2 |      0 |      0 |          0 |
|             grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119     |       bd_0_hls_inst_0_ALU_sys_HDL_op_data_exe_wb_Pipeline_s_operation_data_op |         18 |         18 |       0 |    0 |   17 |      0 |      0 |          0 |
|               (grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119) |       bd_0_hls_inst_0_ALU_sys_HDL_op_data_exe_wb_Pipeline_s_operation_data_op |          2 |          2 |       0 |    0 |   15 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |         bd_0_hls_inst_0_ALU_sys_HDL_flow_control_loop_pipe_sequential_init_14 |         16 |         16 |       0 |    0 |    2 |      0 |      0 |          0 |
|             grp_op_data_exe_wb_Pipeline_write_back_fu_139              |                bd_0_hls_inst_0_ALU_sys_HDL_op_data_exe_wb_Pipeline_write_back |         94 |         93 |       0 |    1 |  111 |      0 |      0 |          0 |
|               (grp_op_data_exe_wb_Pipeline_write_back_fu_139)          |                bd_0_hls_inst_0_ALU_sys_HDL_op_data_exe_wb_Pipeline_write_back |         73 |         72 |       0 |    1 |  109 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |         bd_0_hls_inst_0_ALU_sys_HDL_flow_control_loop_pipe_sequential_init_13 |         22 |         22 |       0 |    0 |    2 |      0 |      0 |          0 |
|           grp_operation_fu_166                                         |                                         bd_0_hls_inst_0_ALU_sys_HDL_operation |         58 |         57 |       0 |    1 |  139 |      0 |      0 |          0 |
|             (grp_operation_fu_166)                                     |                                         bd_0_hls_inst_0_ALU_sys_HDL_operation |          2 |          2 |       0 |    0 |    8 |      0 |      0 |          0 |
|             grp_operation_Pipeline_l_operation_fu_42                   |                    bd_0_hls_inst_0_ALU_sys_HDL_operation_Pipeline_l_operation |         29 |         28 |       0 |    1 |  114 |      0 |      0 |          0 |
|               (grp_operation_Pipeline_l_operation_fu_42)               |                    bd_0_hls_inst_0_ALU_sys_HDL_operation_Pipeline_l_operation |         17 |         16 |       0 |    1 |  112 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |         bd_0_hls_inst_0_ALU_sys_HDL_flow_control_loop_pipe_sequential_init_12 |         19 |         19 |       0 |    0 |    2 |      0 |      0 |          0 |
|             grp_operation_Pipeline_s_operation_data_op_fu_51           |            bd_0_hls_inst_0_ALU_sys_HDL_operation_Pipeline_s_operation_data_op |         27 |         27 |       0 |    0 |   17 |      0 |      0 |          0 |
|               (grp_operation_Pipeline_s_operation_data_op_fu_51)       |            bd_0_hls_inst_0_ALU_sys_HDL_operation_Pipeline_s_operation_data_op |          8 |          8 |       0 |    0 |   15 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |         bd_0_hls_inst_0_ALU_sys_HDL_flow_control_loop_pipe_sequential_init_11 |         19 |         19 |       0 |    0 |    2 |      0 |      0 |          0 |
|           grp_reset_fu_178                                             |                                             bd_0_hls_inst_0_ALU_sys_HDL_reset |         37 |         37 |       0 |    0 |   24 |      0 |      0 |          0 |
|             (grp_reset_fu_178)                                         |                                             bd_0_hls_inst_0_ALU_sys_HDL_reset |          8 |          8 |       0 |    0 |   12 |      0 |      0 |          0 |
|             grp_reset_Pipeline_clear_ALU_op_fu_40                      |                       bd_0_hls_inst_0_ALU_sys_HDL_reset_Pipeline_clear_ALU_op |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |         bd_0_hls_inst_0_ALU_sys_HDL_flow_control_loop_pipe_sequential_init_10 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             grp_reset_Pipeline_clear_FIFO_a_fu_28                      |                       bd_0_hls_inst_0_ALU_sys_HDL_reset_Pipeline_clear_FIFO_a |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |          bd_0_hls_inst_0_ALU_sys_HDL_flow_control_loop_pipe_sequential_init_9 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             grp_reset_Pipeline_clear_FIFO_b_fu_34                      |                       bd_0_hls_inst_0_ALU_sys_HDL_reset_Pipeline_clear_FIFO_b |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |          bd_0_hls_inst_0_ALU_sys_HDL_flow_control_loop_pipe_sequential_init_8 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             grp_reset_Pipeline_clear_RAM_op_fu_46                      |                       bd_0_hls_inst_0_ALU_sys_HDL_reset_Pipeline_clear_RAM_op |         23 |         23 |       0 |    0 |    9 |      0 |      0 |          0 |
|               (grp_reset_Pipeline_clear_RAM_op_fu_46)                  |                       bd_0_hls_inst_0_ALU_sys_HDL_reset_Pipeline_clear_RAM_op |          0 |          0 |       0 |    0 |    7 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |            bd_0_hls_inst_0_ALU_sys_HDL_flow_control_loop_pipe_sequential_init |         23 |         23 |       0 |    0 |    2 |      0 |      0 |          0 |
|         control_s_axi_U                                                |                                     bd_0_hls_inst_0_ALU_sys_HDL_control_s_axi |        351 |        351 |       0 |    0 |  344 |      0 |      0 |          0 |
|         gmem0_m_axi_U                                                  |                                       bd_0_hls_inst_0_ALU_sys_HDL_gmem0_m_axi |        469 |        406 |       0 |   63 |  730 |      0 |      1 |          0 |
|           bus_read                                                     |                                  bd_0_hls_inst_0_ALU_sys_HDL_gmem0_m_axi_read |        352 |        352 |       0 |    0 |  552 |      0 |      0 |          0 |
|             fifo_burst                                                 |                  bd_0_hls_inst_0_ALU_sys_HDL_gmem0_m_axi_fifo__parameterized6 |         14 |         14 |       0 |    0 |   13 |      0 |      0 |          0 |
|               (fifo_burst)                                             |                  bd_0_hls_inst_0_ALU_sys_HDL_gmem0_m_axi_fifo__parameterized6 |         13 |         13 |       0 |    0 |   12 |      0 |      0 |          0 |
|               fifo_srl_gen.U_ffo_srl                                   |                   bd_0_hls_inst_0_ALU_sys_HDL_gmem0_m_axi_srl__parameterized1 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|             fifo_rctl                                                  |                bd_0_hls_inst_0_ALU_sys_HDL_gmem0_m_axi_fifo__parameterized6_4 |          8 |          8 |       0 |    0 |    8 |      0 |      0 |          0 |
|             rreq_burst_conv                                            |                       bd_0_hls_inst_0_ALU_sys_HDL_gmem0_m_axi_burst_converter |        290 |        290 |       0 |    0 |  460 |      0 |      0 |          0 |
|               (rreq_burst_conv)                                        |                       bd_0_hls_inst_0_ALU_sys_HDL_gmem0_m_axi_burst_converter |        166 |        166 |       0 |    0 |  327 |      0 |      0 |          0 |
|               rs_req                                                   |                             bd_0_hls_inst_0_ALU_sys_HDL_gmem0_m_axi_reg_slice |        124 |        124 |       0 |    0 |  133 |      0 |      0 |          0 |
|             rs_rdata                                                   |             bd_0_hls_inst_0_ALU_sys_HDL_gmem0_m_axi_reg_slice__parameterized1 |         40 |         40 |       0 |    0 |   71 |      0 |      0 |          0 |
|           bus_write                                                    |                                 bd_0_hls_inst_0_ALU_sys_HDL_gmem0_m_axi_write |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|             rs_resp                                                    |             bd_0_hls_inst_0_ALU_sys_HDL_gmem0_m_axi_reg_slice__parameterized5 |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|           load_unit                                                    |                                  bd_0_hls_inst_0_ALU_sys_HDL_gmem0_m_axi_load |        115 |         52 |       0 |   63 |  175 |      0 |      1 |          0 |
|             (load_unit)                                                |                                  bd_0_hls_inst_0_ALU_sys_HDL_gmem0_m_axi_load |          1 |          1 |       0 |    0 |   66 |      0 |      0 |          0 |
|             buff_rdata                                                 |                  bd_0_hls_inst_0_ALU_sys_HDL_gmem0_m_axi_fifo__parameterized1 |         38 |         38 |       0 |    0 |   36 |      0 |      1 |          0 |
|               (buff_rdata)                                             |                  bd_0_hls_inst_0_ALU_sys_HDL_gmem0_m_axi_fifo__parameterized1 |         27 |         27 |       0 |    0 |   28 |      0 |      0 |          0 |
|               fifo_mem_gen.U_ffo_mem                                   |                                   bd_0_hls_inst_0_ALU_sys_HDL_gmem0_m_axi_mem |         11 |         11 |       0 |    0 |    8 |      0 |      1 |          0 |
|             fifo_rreq                                                  |                                  bd_0_hls_inst_0_ALU_sys_HDL_gmem0_m_axi_fifo |         76 |         13 |       0 |   63 |   73 |      0 |      0 |          0 |
|               (fifo_rreq)                                              |                                  bd_0_hls_inst_0_ALU_sys_HDL_gmem0_m_axi_fifo |         10 |         10 |       0 |    0 |   10 |      0 |      0 |          0 |
|               fifo_srl_gen.U_ffo_srl                                   |                                   bd_0_hls_inst_0_ALU_sys_HDL_gmem0_m_axi_srl |         66 |          3 |       0 |   63 |   63 |      0 |      0 |          0 |
|         gmem1_m_axi_U                                                  |                                       bd_0_hls_inst_0_ALU_sys_HDL_gmem1_m_axi |        469 |        406 |       0 |   63 |  730 |      0 |      1 |          0 |
|           bus_read                                                     |                                  bd_0_hls_inst_0_ALU_sys_HDL_gmem1_m_axi_read |        352 |        352 |       0 |    0 |  552 |      0 |      0 |          0 |
|             fifo_burst                                                 |                  bd_0_hls_inst_0_ALU_sys_HDL_gmem1_m_axi_fifo__parameterized6 |         14 |         14 |       0 |    0 |   13 |      0 |      0 |          0 |
|               (fifo_burst)                                             |                  bd_0_hls_inst_0_ALU_sys_HDL_gmem1_m_axi_fifo__parameterized6 |         13 |         13 |       0 |    0 |   12 |      0 |      0 |          0 |
|               fifo_srl_gen.U_ffo_srl                                   |                   bd_0_hls_inst_0_ALU_sys_HDL_gmem1_m_axi_srl__parameterized1 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|             fifo_rctl                                                  |                bd_0_hls_inst_0_ALU_sys_HDL_gmem1_m_axi_fifo__parameterized6_3 |          8 |          8 |       0 |    0 |    8 |      0 |      0 |          0 |
|             rreq_burst_conv                                            |                       bd_0_hls_inst_0_ALU_sys_HDL_gmem1_m_axi_burst_converter |        290 |        290 |       0 |    0 |  460 |      0 |      0 |          0 |
|               (rreq_burst_conv)                                        |                       bd_0_hls_inst_0_ALU_sys_HDL_gmem1_m_axi_burst_converter |        166 |        166 |       0 |    0 |  327 |      0 |      0 |          0 |
|               rs_req                                                   |                             bd_0_hls_inst_0_ALU_sys_HDL_gmem1_m_axi_reg_slice |        124 |        124 |       0 |    0 |  133 |      0 |      0 |          0 |
|             rs_rdata                                                   |             bd_0_hls_inst_0_ALU_sys_HDL_gmem1_m_axi_reg_slice__parameterized1 |         40 |         40 |       0 |    0 |   71 |      0 |      0 |          0 |
|           bus_write                                                    |                                 bd_0_hls_inst_0_ALU_sys_HDL_gmem1_m_axi_write |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|             rs_resp                                                    |             bd_0_hls_inst_0_ALU_sys_HDL_gmem1_m_axi_reg_slice__parameterized5 |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|           load_unit                                                    |                                  bd_0_hls_inst_0_ALU_sys_HDL_gmem1_m_axi_load |        115 |         52 |       0 |   63 |  175 |      0 |      1 |          0 |
|             (load_unit)                                                |                                  bd_0_hls_inst_0_ALU_sys_HDL_gmem1_m_axi_load |          1 |          1 |       0 |    0 |   66 |      0 |      0 |          0 |
|             buff_rdata                                                 |                  bd_0_hls_inst_0_ALU_sys_HDL_gmem1_m_axi_fifo__parameterized1 |         38 |         38 |       0 |    0 |   36 |      0 |      1 |          0 |
|               (buff_rdata)                                             |                  bd_0_hls_inst_0_ALU_sys_HDL_gmem1_m_axi_fifo__parameterized1 |         27 |         27 |       0 |    0 |   28 |      0 |      0 |          0 |
|               fifo_mem_gen.U_ffo_mem                                   |                                   bd_0_hls_inst_0_ALU_sys_HDL_gmem1_m_axi_mem |         11 |         11 |       0 |    0 |    8 |      0 |      1 |          0 |
|             fifo_rreq                                                  |                                  bd_0_hls_inst_0_ALU_sys_HDL_gmem1_m_axi_fifo |         76 |         13 |       0 |   63 |   73 |      0 |      0 |          0 |
|               (fifo_rreq)                                              |                                  bd_0_hls_inst_0_ALU_sys_HDL_gmem1_m_axi_fifo |         10 |         10 |       0 |    0 |   10 |      0 |      0 |          0 |
|               fifo_srl_gen.U_ffo_srl                                   |                                   bd_0_hls_inst_0_ALU_sys_HDL_gmem1_m_axi_srl |         66 |          3 |       0 |   63 |   63 |      0 |      0 |          0 |
|         gmem2_m_axi_U                                                  |                                       bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi |        693 |        521 |       0 |  172 |  966 |      0 |      1 |          0 |
|           bus_read                                                     |                                  bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_read |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|             rs_rdata                                                   |             bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_reg_slice__parameterized1 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|           bus_write                                                    |                                 bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_write |        564 |        456 |       0 |  108 |  774 |      0 |      0 |          0 |
|             (bus_write)                                                |                                 bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_write |          6 |          6 |       0 |    0 |   10 |      0 |      0 |          0 |
|             fifo_burst                                                 |                 bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_fifo__parameterized10 |         23 |         19 |       0 |    4 |   16 |      0 |      0 |          0 |
|               (fifo_burst)                                             |                 bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_fifo__parameterized10 |         10 |         10 |       0 |    0 |   12 |      0 |      0 |          0 |
|               fifo_srl_gen.U_ffo_srl                                   |                   bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_srl__parameterized5 |         13 |          9 |       0 |    4 |    4 |      0 |      0 |          0 |
|             fifo_resp                                                  |                bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_fifo__parameterized6_1 |         15 |         14 |       0 |    1 |   13 |      0 |      0 |          0 |
|               (fifo_resp)                                              |                bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_fifo__parameterized6_1 |         10 |         10 |       0 |    0 |   12 |      0 |      0 |          0 |
|               fifo_srl_gen.U_ffo_srl                                   |                 bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_srl__parameterized1_2 |          5 |          4 |       0 |    1 |    1 |      0 |      0 |          0 |
|             rs_resp                                                    |             bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_reg_slice__parameterized5 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|             wreq_burst_conv                                            |                       bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_burst_converter |        292 |        292 |       0 |    0 |  460 |      0 |      0 |          0 |
|               (wreq_burst_conv)                                        |                       bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_burst_converter |        166 |        166 |       0 |    0 |  327 |      0 |      0 |          0 |
|               rs_req                                                   |                             bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_reg_slice |        126 |        126 |       0 |    0 |  133 |      0 |      0 |          0 |
|             wreq_throttl                                               |                              bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_throttle |        224 |        121 |       0 |  103 |  270 |      0 |      0 |          0 |
|               (wreq_throttl)                                           |                              bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_throttle |          1 |          1 |       0 |    0 |    6 |      0 |      0 |          0 |
|               aggressive_gen.data_fifo                                 |                 bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_fifo__parameterized14 |         67 |         30 |       0 |   37 |   49 |      0 |      0 |          0 |
|                 (aggressive_gen.data_fifo)                             |                 bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_fifo__parameterized14 |         19 |         19 |       0 |    0 |   12 |      0 |      0 |          0 |
|                 fifo_srl_gen.U_ffo_srl                                 |                   bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_srl__parameterized9 |         48 |         11 |       0 |   37 |   37 |      0 |      0 |          0 |
|               aggressive_gen.req_fifo                                  |                 bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_fifo__parameterized12 |         83 |         17 |       0 |   66 |   78 |      0 |      0 |          0 |
|                 (aggressive_gen.req_fifo)                              |                 bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_fifo__parameterized12 |         15 |         15 |       0 |    0 |   12 |      0 |      0 |          0 |
|                 fifo_srl_gen.U_ffo_srl                                 |                   bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_srl__parameterized7 |         68 |          2 |       0 |   66 |   66 |      0 |      0 |          0 |
|               aggressive_gen.rs_req                                    |             bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_reg_slice__parameterized3 |         73 |         73 |       0 |    0 |  137 |      0 |      0 |          0 |
|           load_unit                                                    |                                  bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_load |         16 |         16 |       0 |    0 |   12 |      0 |      0 |          0 |
|             buff_rdata                                                 |                  bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_fifo__parameterized1 |         16 |         16 |       0 |    0 |   12 |      0 |      0 |          0 |
|           store_unit                                                   |                                 bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_store |        109 |         45 |       0 |   64 |  175 |      0 |      1 |          0 |
|             (store_unit)                                               |                                 bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_store |          1 |          1 |       0 |    0 |   65 |      0 |      0 |          0 |
|             buff_wdata                                                 |                  bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_fifo__parameterized4 |         11 |         11 |       0 |    0 |   20 |      0 |      1 |          0 |
|               (buff_wdata)                                             |                  bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_fifo__parameterized4 |          9 |          9 |       0 |    0 |   16 |      0 |      0 |          0 |
|               fifo_mem_gen.U_ffo_mem                                   |                   bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_mem__parameterized1 |          2 |          2 |       0 |    0 |    4 |      0 |      1 |          0 |
|             fifo_wreq                                                  |                                  bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_fifo |         72 |          9 |       0 |   63 |   71 |      0 |      0 |          0 |
|               (fifo_wreq)                                              |                                  bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_fifo |          6 |          6 |       0 |    0 |    8 |      0 |      0 |          0 |
|               fifo_srl_gen.U_ffo_srl                                   |                                   bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_srl |         66 |          3 |       0 |   63 |   63 |      0 |      0 |          0 |
|             fifo_wrsp                                                  |                  bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_fifo__parameterized6 |         18 |         17 |       0 |    1 |   13 |      0 |      0 |          0 |
|               (fifo_wrsp)                                              |                  bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_fifo__parameterized6 |          3 |          3 |       0 |    0 |   12 |      0 |      0 |          0 |
|               fifo_srl_gen.U_ffo_srl                                   |                   bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_srl__parameterized1 |         15 |         14 |       0 |    1 |    1 |      0 |      0 |          0 |
|             user_resp                                                  |                  bd_0_hls_inst_0_ALU_sys_HDL_gmem2_m_axi_fifo__parameterized8 |          7 |          7 |       0 |    0 |    6 |      0 |      0 |          0 |
|         gmem3_m_axi_U                                                  |                                       bd_0_hls_inst_0_ALU_sys_HDL_gmem3_m_axi |        469 |        406 |       0 |   63 |  730 |      0 |      1 |          0 |
|           bus_read                                                     |                                  bd_0_hls_inst_0_ALU_sys_HDL_gmem3_m_axi_read |        352 |        352 |       0 |    0 |  552 |      0 |      0 |          0 |
|             fifo_burst                                                 |                  bd_0_hls_inst_0_ALU_sys_HDL_gmem3_m_axi_fifo__parameterized6 |         14 |         14 |       0 |    0 |   13 |      0 |      0 |          0 |
|               (fifo_burst)                                             |                  bd_0_hls_inst_0_ALU_sys_HDL_gmem3_m_axi_fifo__parameterized6 |         13 |         13 |       0 |    0 |   12 |      0 |      0 |          0 |
|               fifo_srl_gen.U_ffo_srl                                   |                   bd_0_hls_inst_0_ALU_sys_HDL_gmem3_m_axi_srl__parameterized1 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|             fifo_rctl                                                  |                bd_0_hls_inst_0_ALU_sys_HDL_gmem3_m_axi_fifo__parameterized6_0 |          8 |          8 |       0 |    0 |    8 |      0 |      0 |          0 |
|             rreq_burst_conv                                            |                       bd_0_hls_inst_0_ALU_sys_HDL_gmem3_m_axi_burst_converter |        290 |        290 |       0 |    0 |  460 |      0 |      0 |          0 |
|               (rreq_burst_conv)                                        |                       bd_0_hls_inst_0_ALU_sys_HDL_gmem3_m_axi_burst_converter |        166 |        166 |       0 |    0 |  327 |      0 |      0 |          0 |
|               rs_req                                                   |                             bd_0_hls_inst_0_ALU_sys_HDL_gmem3_m_axi_reg_slice |        124 |        124 |       0 |    0 |  133 |      0 |      0 |          0 |
|             rs_rdata                                                   |             bd_0_hls_inst_0_ALU_sys_HDL_gmem3_m_axi_reg_slice__parameterized1 |         40 |         40 |       0 |    0 |   71 |      0 |      0 |          0 |
|           bus_write                                                    |                                 bd_0_hls_inst_0_ALU_sys_HDL_gmem3_m_axi_write |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|             rs_resp                                                    |             bd_0_hls_inst_0_ALU_sys_HDL_gmem3_m_axi_reg_slice__parameterized5 |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|           load_unit                                                    |                                  bd_0_hls_inst_0_ALU_sys_HDL_gmem3_m_axi_load |        115 |         52 |       0 |   63 |  175 |      0 |      1 |          0 |
|             (load_unit)                                                |                                  bd_0_hls_inst_0_ALU_sys_HDL_gmem3_m_axi_load |          1 |          1 |       0 |    0 |   66 |      0 |      0 |          0 |
|             buff_rdata                                                 |                  bd_0_hls_inst_0_ALU_sys_HDL_gmem3_m_axi_fifo__parameterized1 |         38 |         38 |       0 |    0 |   36 |      0 |      1 |          0 |
|               (buff_rdata)                                             |                  bd_0_hls_inst_0_ALU_sys_HDL_gmem3_m_axi_fifo__parameterized1 |         27 |         27 |       0 |    0 |   28 |      0 |      0 |          0 |
|               fifo_mem_gen.U_ffo_mem                                   |                                   bd_0_hls_inst_0_ALU_sys_HDL_gmem3_m_axi_mem |         11 |         11 |       0 |    0 |    8 |      0 |      1 |          0 |
|             fifo_rreq                                                  |                                  bd_0_hls_inst_0_ALU_sys_HDL_gmem3_m_axi_fifo |         76 |         13 |       0 |   63 |   73 |      0 |      0 |          0 |
|               (fifo_rreq)                                              |                                  bd_0_hls_inst_0_ALU_sys_HDL_gmem3_m_axi_fifo |         10 |         10 |       0 |    0 |   10 |      0 |      0 |          0 |
|               fifo_srl_gen.U_ffo_srl                                   |                                   bd_0_hls_inst_0_ALU_sys_HDL_gmem3_m_axi_srl |         66 |          3 |       0 |   63 |   63 |      0 |      0 |          0 |
+------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+


