module counter1(
  input clk,
  input rst,
  output[2:0]q
  );
  reg[2:0]count;
  always@(posedge clk)
  begin
    if(rst)
      count<=0;
    else
      count<=count+1;
    end
    assign q=count;
  endmodule