// Seed: 471888251
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output wor id_3,
    input supply0 id_4,
    output tri id_5,
    input tri id_6,
    input tri0 id_7,
    input wire id_8,
    input wire id_9,
    input uwire id_10,
    output supply0 id_11,
    input wand id_12
    , id_32,
    output tri0 id_13,
    input wor id_14,
    output wire id_15,
    input supply0 id_16,
    input tri1 id_17,
    output uwire id_18,
    input tri1 id_19,
    input tri1 id_20,
    output supply1 id_21,
    input wor id_22,
    input uwire id_23,
    input tri1 id_24,
    input tri id_25,
    output wor id_26,
    output tri1 id_27,
    input uwire id_28,
    output tri id_29,
    output tri id_30
);
  assign id_32[1'h0] = id_7;
  wire id_33;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input wand id_2,
    input uwire id_3,
    input wor id_4,
    input tri0 id_5,
    output uwire id_6,
    output tri1 id_7,
    output wire id_8,
    input uwire id_9,
    output uwire id_10,
    output wand id_11,
    output supply1 id_12,
    output supply1 id_13
    , id_17,
    input tri id_14,
    input uwire id_15
);
  module_0(
      id_6,
      id_11,
      id_3,
      id_12,
      id_1,
      id_13,
      id_0,
      id_1,
      id_2,
      id_15,
      id_9,
      id_8,
      id_3,
      id_12,
      id_1,
      id_12,
      id_2,
      id_2,
      id_10,
      id_4,
      id_14,
      id_7,
      id_3,
      id_0,
      id_0,
      id_0,
      id_11,
      id_6,
      id_0,
      id_12,
      id_6
  );
  assign id_8 = id_3;
endmodule
