// Seed: 416425257
module module_0 (
    input id_1,
    inout logic id_2,
    input id_3,
    output logic id_4
);
  logic id_5;
  assign id_5 = 1 == id_1;
endmodule
`timescale 1 ps / 1ps `default_nettype id_1
module module_1 #(
    parameter id_15 = 32'd18,
    parameter id_7  = 32'd28
) (
    input id_1,
    input id_2,
    input id_3,
    output id_4,
    output id_5,
    input logic id_6,
    input _id_7,
    input reg id_8,
    output id_9
);
  assign id_3 = id_9;
  assign id_1 = id_5;
  logic id_10 = 1;
  logic id_11;
  type_33 id_12 (.id_0(id_9[1 : 1]));
  logic id_13, id_14;
  logic _id_15;
  reg id_16 = 1, id_17;
  reg   id_18;
  logic id_19;
  type_1 id_20 (
      .id_0(id_13 - ~1),
      .id_1(1),
      .id_2(~{id_6{id_19}}),
      .id_3(id_2),
      .id_4(1)
  );
  assign id_5 = 1;
  type_38 id_21 (
      ~1'h0,
      1'b0,
      (1)
  );
  logic id_22;
  always begin
    id_3  <= #1 id_3;
    id_18 <= id_16[1==id_7[id_15]];
  end
  assign id_18 = id_9;
  always id_2 <= id_4;
  assign id_1 = id_9;
  assign id_5 = 1;
  always if (1) id_8[1'b0] <= 1;
  assign id_18 = 1'b0;
  defparam id_23 = 1, id_24 = {1'd0} * ~1, id_25 = 1 + id_10, id_26 = id_10[1];
  logic id_27, id_28;
endmodule
