-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dft is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    real_sample_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    real_sample_ce0 : OUT STD_LOGIC;
    real_sample_we0 : OUT STD_LOGIC;
    real_sample_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    real_sample_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    real_sample_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    real_sample_ce1 : OUT STD_LOGIC;
    real_sample_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    imag_sample_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    imag_sample_ce0 : OUT STD_LOGIC;
    imag_sample_we0 : OUT STD_LOGIC;
    imag_sample_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of dft is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "dft_dft,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.256000,HLS_SYN_LAT=74,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=7621,HLS_SYN_LUT=10592,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal reg_181 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal bitcast_ln14_fu_185_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln14_reg_226 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_fu_176_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_reg_232 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal real_sample_load_2_reg_252 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal real_sample_load_3_reg_257 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_166_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_reg_272 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal real_sample_load_4_reg_277 : STD_LOGIC_VECTOR (31 downto 0);
    signal real_sample_load_5_reg_282 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_171_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add1_reg_297 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln14_1_fu_190_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln14_1_reg_302 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal bitcast_ln14_2_fu_195_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln14_2_reg_307 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln14_3_fu_199_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln14_3_reg_312 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln14_4_fu_203_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln14_4_reg_317 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln14_5_fu_207_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln14_5_reg_322 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln14_6_fu_211_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln14_6_reg_327 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln14_7_fu_216_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln14_7_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal sum_r_ce0 : STD_LOGIC;
    signal sum_r_we0 : STD_LOGIC;
    signal sum_r_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_i_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal sum_i_ce0 : STD_LOGIC;
    signal sum_i_we0 : STD_LOGIC;
    signal sum_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_ap_start : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_ap_done : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_ap_idle : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_ap_ready : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_r_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_r_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_i_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_i_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_i_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_166_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_166_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_166_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_166_p_ce : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_171_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_171_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_171_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_171_p_ce : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_176_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_176_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_176_p_ce : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_ap_start : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_ap_done : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_ap_idle : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_ap_ready : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_sum_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_sum_r_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_real_sample_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_real_sample_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_real_sample_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_real_sample_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_sum_i_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_sum_i_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_imag_sample_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_imag_sample_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_imag_sample_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_imag_sample_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_fu_166_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_166_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_fu_171_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_171_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_176_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_176_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_166_ce : STD_LOGIC;
    signal grp_fu_171_ce : STD_LOGIC;
    signal grp_fu_176_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component dft_dft_Pipeline_VITIS_LOOP_10_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sum_r_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        sum_r_ce0 : OUT STD_LOGIC;
        sum_r_we0 : OUT STD_LOGIC;
        sum_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        bitcast_ln14_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        add : IN STD_LOGIC_VECTOR (31 downto 0);
        bitcast_ln14_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        bitcast_ln14_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        bitcast_ln14_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        bitcast_ln14_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        bitcast_ln14_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        bitcast_ln14_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_i_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        sum_i_ce0 : OUT STD_LOGIC;
        sum_i_we0 : OUT STD_LOGIC;
        sum_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        add1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_166_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_166_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_166_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_166_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_166_p_ce : OUT STD_LOGIC;
        grp_fu_171_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_171_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_171_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_171_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_171_p_ce : OUT STD_LOGIC;
        grp_fu_176_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_176_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_176_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_176_p_ce : OUT STD_LOGIC );
    end component;


    component dft_dft_Pipeline_VITIS_LOOP_21_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sum_r_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        sum_r_ce0 : OUT STD_LOGIC;
        sum_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        real_sample_ce0 : OUT STD_LOGIC;
        real_sample_we0 : OUT STD_LOGIC;
        real_sample_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_i_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        sum_i_ce0 : OUT STD_LOGIC;
        sum_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        imag_sample_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        imag_sample_ce0 : OUT STD_LOGIC;
        imag_sample_we0 : OUT STD_LOGIC;
        imag_sample_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dft_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dft_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dft_sum_r_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    sum_r_U : component dft_sum_r_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sum_r_address0,
        ce0 => sum_r_ce0,
        we0 => sum_r_we0,
        d0 => grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_r_d0,
        q0 => sum_r_q0);

    sum_i_U : component dft_sum_r_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sum_i_address0,
        ce0 => sum_i_ce0,
        we0 => sum_i_we0,
        d0 => grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_i_d0,
        q0 => sum_i_q0);

    grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137 : component dft_dft_Pipeline_VITIS_LOOP_10_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_ap_start,
        ap_done => grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_ap_done,
        ap_idle => grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_ap_idle,
        ap_ready => grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_ap_ready,
        sum_r_address0 => grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_r_address0,
        sum_r_ce0 => grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_r_ce0,
        sum_r_we0 => grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_r_we0,
        sum_r_d0 => grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_r_d0,
        bitcast_ln14_1 => bitcast_ln14_1_reg_302,
        add => add_reg_272,
        bitcast_ln14_2 => bitcast_ln14_2_reg_307,
        bitcast_ln14_3 => bitcast_ln14_3_reg_312,
        bitcast_ln14_4 => bitcast_ln14_4_reg_317,
        bitcast_ln14_5 => bitcast_ln14_5_reg_322,
        bitcast_ln14_6 => bitcast_ln14_6_reg_327,
        bitcast_ln14_7 => bitcast_ln14_7_reg_332,
        sum_i_address0 => grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_i_address0,
        sum_i_ce0 => grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_i_ce0,
        sum_i_we0 => grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_i_we0,
        sum_i_d0 => grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_i_d0,
        add1 => add1_reg_297,
        grp_fu_166_p_din0 => grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_166_p_din0,
        grp_fu_166_p_din1 => grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_166_p_din1,
        grp_fu_166_p_opcode => grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_166_p_opcode,
        grp_fu_166_p_dout0 => grp_fu_166_p2,
        grp_fu_166_p_ce => grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_166_p_ce,
        grp_fu_171_p_din0 => grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_171_p_din0,
        grp_fu_171_p_din1 => grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_171_p_din1,
        grp_fu_171_p_opcode => grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_171_p_opcode,
        grp_fu_171_p_dout0 => grp_fu_171_p2,
        grp_fu_171_p_ce => grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_171_p_ce,
        grp_fu_176_p_din0 => grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_176_p_din0,
        grp_fu_176_p_din1 => grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_176_p_din1,
        grp_fu_176_p_dout0 => grp_fu_176_p2,
        grp_fu_176_p_ce => grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_176_p_ce);

    grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156 : component dft_dft_Pipeline_VITIS_LOOP_21_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_ap_start,
        ap_done => grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_ap_done,
        ap_idle => grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_ap_idle,
        ap_ready => grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_ap_ready,
        sum_r_address0 => grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_sum_r_address0,
        sum_r_ce0 => grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_sum_r_ce0,
        sum_r_q0 => sum_r_q0,
        real_sample_address0 => grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_real_sample_address0,
        real_sample_ce0 => grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_real_sample_ce0,
        real_sample_we0 => grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_real_sample_we0,
        real_sample_d0 => grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_real_sample_d0,
        sum_i_address0 => grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_sum_i_address0,
        sum_i_ce0 => grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_sum_i_ce0,
        sum_i_q0 => sum_i_q0,
        imag_sample_address0 => grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_imag_sample_address0,
        imag_sample_ce0 => grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_imag_sample_ce0,
        imag_sample_we0 => grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_imag_sample_we0,
        imag_sample_d0 => grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_imag_sample_d0);

    fadd_32ns_32ns_32_5_full_dsp_1_U48 : component dft_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_166_p0,
        din1 => grp_fu_166_p1,
        ce => grp_fu_166_ce,
        dout => grp_fu_166_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U49 : component dft_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_171_p0,
        din1 => grp_fu_171_p1,
        ce => grp_fu_171_ce,
        dout => grp_fu_171_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U50 : component dft_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_176_p0,
        din1 => grp_fu_176_p1,
        ce => grp_fu_176_ce,
        dout => grp_fu_176_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_ap_ready = ap_const_logic_1)) then 
                    grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_ap_ready = ap_const_logic_1)) then 
                    grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                add1_reg_297 <= grp_fu_171_p2;
                add_reg_272 <= grp_fu_166_p2;
                real_sample_load_4_reg_277 <= real_sample_q0;
                real_sample_load_5_reg_282 <= real_sample_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                bitcast_ln14_1_reg_302 <= bitcast_ln14_1_fu_190_p1;
                bitcast_ln14_2_reg_307 <= bitcast_ln14_2_fu_195_p1;
                bitcast_ln14_3_reg_312 <= bitcast_ln14_3_fu_199_p1;
                bitcast_ln14_4_reg_317 <= bitcast_ln14_4_fu_203_p1;
                bitcast_ln14_5_reg_322 <= bitcast_ln14_5_fu_207_p1;
                bitcast_ln14_6_reg_327 <= bitcast_ln14_6_fu_211_p1;
                bitcast_ln14_7_reg_332 <= bitcast_ln14_7_fu_216_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                bitcast_ln14_reg_226 <= bitcast_ln14_fu_185_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                mul_reg_232 <= grp_fu_176_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                real_sample_load_2_reg_252 <= real_sample_q1;
                real_sample_load_3_reg_257 <= real_sample_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state2))) then
                reg_181 <= real_sample_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_ap_done, grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_ap_done, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_ap_done)
    begin
        if ((grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_ap_done)
    begin
        if ((grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_ap_done, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_ap_done, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln14_1_fu_190_p1 <= reg_181;
    bitcast_ln14_2_fu_195_p1 <= real_sample_load_2_reg_252;
    bitcast_ln14_3_fu_199_p1 <= real_sample_load_3_reg_257;
    bitcast_ln14_4_fu_203_p1 <= real_sample_load_4_reg_277;
    bitcast_ln14_5_fu_207_p1 <= real_sample_load_5_reg_282;
    bitcast_ln14_6_fu_211_p1 <= real_sample_q0;
    bitcast_ln14_7_fu_216_p1 <= real_sample_q1;
    bitcast_ln14_fu_185_p1 <= reg_181;
    grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_ap_start <= grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_ap_start_reg;
    grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_ap_start <= grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_ap_start_reg;

    grp_fu_166_ce_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_166_p_ce, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_166_ce <= grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_166_p_ce;
        else 
            grp_fu_166_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_166_p0_assign_proc : process(bitcast_ln14_reg_226, grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_166_p_din0, ap_CS_fsm_state13, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_166_p0 <= grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_166_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_166_p0 <= bitcast_ln14_reg_226;
        else 
            grp_fu_166_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_166_p1_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_166_p_din1, ap_CS_fsm_state13, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_166_p1 <= grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_166_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_166_p1 <= ap_const_lv32_0;
        else 
            grp_fu_166_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_171_ce_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_171_p_ce, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_171_ce <= grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_171_p_ce;
        else 
            grp_fu_171_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_171_p0_assign_proc : process(mul_reg_232, grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_171_p_din0, ap_CS_fsm_state13, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_171_p0 <= grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_171_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_171_p0 <= mul_reg_232;
        else 
            grp_fu_171_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_171_p1_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_171_p_din1, ap_CS_fsm_state13, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_171_p1 <= grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_171_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_171_p1 <= ap_const_lv32_0;
        else 
            grp_fu_171_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_176_ce_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_176_p_ce, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_176_ce <= grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_176_p_ce;
        else 
            grp_fu_176_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_176_p0_assign_proc : process(bitcast_ln14_fu_185_p1, ap_CS_fsm_state3, grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_176_p_din0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_176_p0 <= grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_176_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_176_p0 <= bitcast_ln14_fu_185_p1;
        else 
            grp_fu_176_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_176_p1_assign_proc : process(ap_CS_fsm_state3, grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_176_p_din1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_176_p1 <= grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_grp_fu_176_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_176_p1 <= ap_const_lv32_80000000;
        else 
            grp_fu_176_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    imag_sample_address0 <= grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_imag_sample_address0;
    imag_sample_ce0 <= grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_imag_sample_ce0;
    imag_sample_d0 <= grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_imag_sample_d0;
    imag_sample_we0 <= grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_imag_sample_we0;

    real_sample_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state9, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state11, grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_real_sample_address0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            real_sample_address0 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            real_sample_address0 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            real_sample_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            real_sample_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            real_sample_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            real_sample_address0 <= grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_real_sample_address0;
        else 
            real_sample_address0 <= "XXX";
        end if; 
    end process;


    real_sample_address1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            real_sample_address1 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            real_sample_address1 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            real_sample_address1 <= ap_const_lv64_2(3 - 1 downto 0);
        else 
            real_sample_address1 <= "XXX";
        end if; 
    end process;


    real_sample_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state9, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state11, grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_real_sample_ce0, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            real_sample_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            real_sample_ce0 <= grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_real_sample_ce0;
        else 
            real_sample_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    real_sample_ce1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            real_sample_ce1 <= ap_const_logic_1;
        else 
            real_sample_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    real_sample_d0 <= grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_real_sample_d0;

    real_sample_we0_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_real_sample_we0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            real_sample_we0 <= grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_real_sample_we0;
        else 
            real_sample_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_i_address0_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_i_address0, grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_sum_i_address0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            sum_i_address0 <= grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_sum_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            sum_i_address0 <= grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_i_address0;
        else 
            sum_i_address0 <= "XXX";
        end if; 
    end process;


    sum_i_ce0_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_i_ce0, grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_sum_i_ce0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            sum_i_ce0 <= grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_sum_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            sum_i_ce0 <= grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_i_ce0;
        else 
            sum_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_i_we0_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_i_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            sum_i_we0 <= grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_i_we0;
        else 
            sum_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_r_address0_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_r_address0, grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_sum_r_address0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            sum_r_address0 <= grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_sum_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            sum_r_address0 <= grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_r_address0;
        else 
            sum_r_address0 <= "XXX";
        end if; 
    end process;


    sum_r_ce0_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_r_ce0, grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_sum_r_ce0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            sum_r_ce0 <= grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_sum_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            sum_r_ce0 <= grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_r_ce0;
        else 
            sum_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_r_we0_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_r_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            sum_r_we0 <= grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_sum_r_we0;
        else 
            sum_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
