\hypertarget{structAcc}{}\section{Acc Struct Reference}
\label{structAcc}\index{Acc@{Acc}}


\mbox{\hyperlink{structAcc}{Acc}} hardware registers.  




{\ttfamily \#include $<$component\+\_\+acc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structAcc_a15f43052e7ad844b6b0cf04e207c3457}\label{structAcc_a15f43052e7ad844b6b0cf04e207c3457}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structAcc_a15f43052e7ad844b6b0cf04e207c3457}{A\+C\+C\+\_\+\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structAcc}{Acc}} Offset\+: 0x00) Control Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structAcc_abe6aa044eed10deae1a49b99c52b0ad6}\label{structAcc_abe6aa044eed10deae1a49b99c52b0ad6}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAcc_abe6aa044eed10deae1a49b99c52b0ad6}{A\+C\+C\+\_\+\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structAcc}{Acc}} Offset\+: 0x04) Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structAcc_ab33e9a864f15096c80957718933e69ea}\label{structAcc_ab33e9a864f15096c80957718933e69ea}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved1} \mbox{[}7\mbox{]}
\item 
\mbox{\Hypertarget{structAcc_abc98949aa6025cbf765d0fcc92cf435c}\label{structAcc_abc98949aa6025cbf765d0fcc92cf435c}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structAcc_abc98949aa6025cbf765d0fcc92cf435c}{A\+C\+C\+\_\+\+I\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structAcc}{Acc}} Offset\+: 0x24) Interrupt Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structAcc_a2193fec48fc5a95f63f72adfbca8cc65}\label{structAcc_a2193fec48fc5a95f63f72adfbca8cc65}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structAcc_a2193fec48fc5a95f63f72adfbca8cc65}{A\+C\+C\+\_\+\+I\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structAcc}{Acc}} Offset\+: 0x28) Interrupt Disable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structAcc_a76c7e107bd598bdb2cf9848f7b00e573}\label{structAcc_a76c7e107bd598bdb2cf9848f7b00e573}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structAcc_a76c7e107bd598bdb2cf9848f7b00e573}{A\+C\+C\+\_\+\+I\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structAcc}{Acc}} Offset\+: 0x2C) Interrupt Mask Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structAcc_a63bc91df71dd6a0fba6e0288642e4334}\label{structAcc_a63bc91df71dd6a0fba6e0288642e4334}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structAcc_a63bc91df71dd6a0fba6e0288642e4334}{A\+C\+C\+\_\+\+I\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structAcc}{Acc}} Offset\+: 0x30) Interrupt Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structAcc_af0c24136aa3295f874dfcf25783bb75b}\label{structAcc_af0c24136aa3295f874dfcf25783bb75b}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved2} \mbox{[}24\mbox{]}
\item 
\mbox{\Hypertarget{structAcc_a5e25f1611aa3b6cb931b0984078e1e76}\label{structAcc_a5e25f1611aa3b6cb931b0984078e1e76}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAcc_a5e25f1611aa3b6cb931b0984078e1e76}{A\+C\+C\+\_\+\+A\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structAcc}{Acc}} Offset\+: 0x94) Analog Control Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structAcc_aac8b59fab8ea00f3cc1a5804c6095ba9}\label{structAcc_aac8b59fab8ea00f3cc1a5804c6095ba9}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved3} \mbox{[}19\mbox{]}
\item 
\mbox{\Hypertarget{structAcc_a1b299418a8f4a93fece2b135f6189643}\label{structAcc_a1b299418a8f4a93fece2b135f6189643}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAcc_a1b299418a8f4a93fece2b135f6189643}{A\+C\+C\+\_\+\+W\+P\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structAcc}{Acc}} Offset\+: 0x\+E4) Write Protection Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structAcc_a1bb6d743bccef2068b3107283c8d1b0c}\label{structAcc_a1bb6d743bccef2068b3107283c8d1b0c}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structAcc_a1bb6d743bccef2068b3107283c8d1b0c}{A\+C\+C\+\_\+\+W\+P\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structAcc}{Acc}} Offset\+: 0x\+E8) Write Protection Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structAcc_a2b1f49581909e7f1d34168a8f24e38f4}\label{structAcc_a2b1f49581909e7f1d34168a8f24e38f4}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved4} \mbox{[}4\mbox{]}
\item 
\mbox{\Hypertarget{structAcc_a89ccdcff0886f7663c4f8a0437913bf5}\label{structAcc_a89ccdcff0886f7663c4f8a0437913bf5}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structAcc_a89ccdcff0886f7663c4f8a0437913bf5}{A\+C\+C\+\_\+\+V\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structAcc}{Acc}} Offset\+: 0x\+FC) Version Register \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\mbox{\hyperlink{structAcc}{Acc}} hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/same70/component/component\+\_\+acc.\+h\end{DoxyCompactItemize}
