Input in1;

Output o1, o2, o3, o4;

Signal i0, i1, i11, i2, i10, i3, i4, i12, i5, i6, i7, i8, i9;

Gate g11 NOT Delay 1;
Gate g10 BUF Delay 1;
Gate g0 FF Delay 1;
Gate g12 NOT Delay 1;
Gate g1 FF Delay 1;
Gate g2 FF Delay 1;
Gate g3 FF Delay 1;
Gate g4 BUF Delay 2;
Gate g5 OR2 Delay 1;
Gate g6 BUF Delay 1;
Gate g7 BUF Delay 1;
Gate g8 BUF Delay 1;
Gate g9 BUF Delay 1;

g11.i1 = i1;
g11.o = i0;
g10.i1 = i12;
g10.o = o4;
g0.q = i9;
g0.c = i0;
g0.nq = i2;
g0.d = i2;
g12.i1 = i6;
g12.o = i7;
g1.q = i10;
g1.c = i2;
g1.nq = i3;
g1.d = i3;
g2.q = i11;
g2.c = i3;
g2.nq = i4;
g2.d = i4;
g3.q = i12;
g3.c = i4;
g3.nq = i5;
g3.d = i5;
g4.i1 = i8;
g4.o = i1;
g5.i1 = i0;
g5.i2 = i7;
g5.o = i8;
g6.i1 = in1;
g6.o = i6;
g7.i1 = i9;
g7.o = o1;
g8.i1 = i10;
g8.o = o2;
g9.i1 = i11;
g9.o = o3;
