Release 14.7 - Bitgen P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\.
   "system_stub" is an NCD, version 3.2, device xc7z020, package clg484, speed
-1
Opened constraints file system_stub.pcf.

Wed Mar 22 22:43:08 2017

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\bitgen.exe -w -intstyle pa system_stub_routed.ncd system_stub.bit system_stub.pcf 

Summary of Bitgen Options:
+----------------------+----------------------+
| Option Name          | Current Setting      |
+----------------------+----------------------+
| Compress             | (Not Specified)*     |
+----------------------+----------------------+
| Readback             | (Not Specified)*     |
+----------------------+----------------------+
| CRC                  | Enable*              |
+----------------------+----------------------+
| StartupClk           | Cclk*                |
+----------------------+----------------------+
| DonePin              | Pullup*              |
+----------------------+----------------------+
| ProgPin              | Pullup*              |
+----------------------+----------------------+
| InitPin              | Pullup*              |
+----------------------+----------------------+
| TckPin               | Pullup*              |
+----------------------+----------------------+
| TdiPin               | Pullup*              |
+----------------------+----------------------+
| TdoPin               | Pullup*              |
+----------------------+----------------------+
| TmsPin               | Pullup*              |
+----------------------+----------------------+
| UnusedPin            | Pulldown*            |
+----------------------+----------------------+
| GWE_cycle            | 6*                   |
+----------------------+----------------------+
| GTS_cycle            | 5*                   |
+----------------------+----------------------+
| OverTempPowerDown    | Disable*             |
+----------------------+----------------------+
| LCK_cycle            | NoWait*              |
+----------------------+----------------------+
| Match_cycle          | NoWait               |
+----------------------+----------------------+
| DONE_cycle           | 4*                   |
+----------------------+----------------------+
| DonePipe             | Yes*                 |
+----------------------+----------------------+
| Security             | None*                |
+----------------------+----------------------+
| UserID               | 0xFFFFFFFF*          |
+----------------------+----------------------+
| ActiveReconfig       | No*                  |
+----------------------+----------------------+
| DCIUpdateMode        | AsRequired*          |
+----------------------+----------------------+
| ICAP_Select          | Auto*                |
+----------------------+----------------------+
| InitSignalsError     | Enable*              |
+----------------------+----------------------+
| XADCPartialReconfig  | Disable*             |
+----------------------+----------------------+
| XADCEnhancedLinearity | Off*                 |
+----------------------+----------------------+
| JTAG_XADC            | Enable*              |
+----------------------+----------------------+
| Disable_JTAG         | No*                  |
+----------------------+----------------------+
| XADCPowerDown        | Disable*             |
+----------------------+----------------------+
| Partial              | (Not Specified)*     |
+----------------------+----------------------+
| USR_ACCESS           | None*                |
+----------------------+----------------------+
| TimeStamp            | Default*             |
+----------------------+----------------------+
| IEEE1532             | No*                  |
+----------------------+----------------------+
| Binary               | No*                  |
+----------------------+----------------------+
 *  Default setting.
 ** The specified setting matches the default setting.

There were 0 CONFIG constraint(s) processed from system_stub.pcf.


Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv
   _reg0[3]_AND_26_o is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv
   _reg0[4]_AND_24_o is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv
   _reg0[5]_AND_22_o is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv
   _reg0[6]_AND_20_o is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv
   _reg0[0]_AND_32_o is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv
   _reg0[1]_AND_30_o is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv
   _reg0[7]_AND_18_o is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv
   _reg0[2]_AND_28_o is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
DRC detected 0 errors and 8 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system_stub.bit".
Bitstream generation is complete.
