{"children":[{"children":[{"data":[179950,358572,492,123,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[2295,2568,61,0,0],"details":[{"text":"Global interconnect for 2 global loads and 2 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 2 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[62,51,0,0,9],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,137,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"1 register of width 65 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 64 width by 1 depth,\n1 reg, 65 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'i' (explicit_data_movement.cpp:103)","type":"resource"},{"children":[{"count":"1","data":[2,66,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp","line":"103"}]],"name":"State","type":"resource"},{"count":2,"data":[88,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp","line":"103"}]],"name":"64-bit Integer Compare","type":"resource"},{"count":1,"data":[64,64,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp","line":"103"}]],"name":"64-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp","line":"103"}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[3,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp","line":"103"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp","line":"103"}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[22,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp","line":"103"}]],"name":"65-bit Integer Compare","type":"resource"},{"count":1,"data":[52,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp","line":"103"}]],"name":"65-bit Select","type":"resource"}],"data":[236,131,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp","line":103}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp:103","type":"resource"},{"children":[{"count":"1","data":[271,511,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[271,511,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[82,199,0,1.5,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp","line":"104"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[360,440,13,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp","line":"104"}]],"name":"Load","type":"resource"},{"count":1,"data":[390,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp","line":"104"}]],"name":"Store","type":"resource"}],"data":[832,2767,13,1.5,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp","line":104}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp:104","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2753,6008,13,1.5,51],"debug":[[{"filename":"explicit_data_movement.cpp","line":103}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"ExplicitKernel","total_kernel_resources":[2753,6008,13,1.5,51],"total_percent":[0.758575,0.441596,0.351592,0.479174,0.131752],"type":"function"},{"children":[{"data":[62,51,0,0,9],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,69,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 65 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 65 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - 'i' (explicit_data_movement.cpp:43)\n - 'LinearIndex' (accessor.hpp:1537)\n - 'LinearIndex' (accessor.hpp:1523)","type":"resource"},{"data":[7,68,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'i' (explicit_data_movement.cpp:43)","type":"resource"},{"children":[{"count":"1","data":[2,66,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp","line":"43"}]],"name":"State","type":"resource"},{"count":2,"data":[88,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp","line":"43"}]],"name":"64-bit Integer Compare","type":"resource"},{"count":1,"data":[64,64,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp","line":"43"}]],"name":"64-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp","line":"43"}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[3,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp","line":"43"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp","line":"43"}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[22,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp","line":"43"}]],"name":"65-bit Integer Compare","type":"resource"},{"count":1,"data":[52,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp","line":"43"}]],"name":"65-bit Select","type":"resource"}],"data":[236,131,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp","line":43}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp:43","type":"resource"},{"children":[{"count":"1","data":[271,511,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[271,511,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[82,199,0,1.5,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp","line":"44"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[360,440,13,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp","line":"44"}]],"name":"Load","type":"resource"},{"count":1,"data":[390,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp","line":"44"}]],"name":"Store","type":"resource"}],"data":[832,2767,13,1.5,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp","line":44}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/DesignPatterns/my_sample/build/src/explicit_data_movement.cpp:44","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2753,6008,13,1.5,51],"debug":[[{"filename":"explicit_data_movement.cpp","line":43}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"ImplicitKernel","total_kernel_resources":[2753,6008,13,1.5,51],"total_percent":[0.758575,0.441596,0.351592,0.479174,0.131752],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[7801,14651,89,3,102],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[187751,373223,581,126,102],"total_percent":[42.729,22.2134,21.8412,21.4154,8.3004],"type":"module"}