#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000173481f4ad0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v0000017348266260_0 .net "PC", 31 0, v000001734825bfb0_0;  1 drivers
v0000017348265ea0_0 .var "clk", 0 0;
v0000017348266940_0 .net "clkout", 0 0, L_00000173481edf40;  1 drivers
v0000017348267ac0_0 .net "cycles_consumed", 31 0, v00000173482653e0_0;  1 drivers
v00000173482669e0_0 .net "regs0", 31 0, L_00000173481ee800;  1 drivers
v00000173482673e0_0 .net "regs1", 31 0, L_00000173481ee870;  1 drivers
v00000173482678e0_0 .net "regs2", 31 0, L_00000173481ee8e0;  1 drivers
v00000173482663a0_0 .net "regs3", 31 0, L_00000173481ee9c0;  1 drivers
v0000017348266440_0 .net "regs4", 31 0, L_00000173481edd10;  1 drivers
v0000017348267200_0 .net "regs5", 31 0, L_00000173481ee480;  1 drivers
v0000017348266e40_0 .var "rst", 0 0;
S_00000173481f5c80 .scope module, "cpu" "processor" 2 33, 3 4 0, S_00000173481f4ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_00000173481f5e10 .param/l "RType" 0 4 2, C4<000000>;
P_00000173481f5e48 .param/l "add" 0 4 5, C4<100000>;
P_00000173481f5e80 .param/l "addi" 0 4 8, C4<001000>;
P_00000173481f5eb8 .param/l "addu" 0 4 5, C4<100001>;
P_00000173481f5ef0 .param/l "and_" 0 4 5, C4<100100>;
P_00000173481f5f28 .param/l "andi" 0 4 8, C4<001100>;
P_00000173481f5f60 .param/l "beq" 0 4 10, C4<000100>;
P_00000173481f5f98 .param/l "bne" 0 4 10, C4<000101>;
P_00000173481f5fd0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_00000173481f6008 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000173481f6040 .param/l "j" 0 4 12, C4<000010>;
P_00000173481f6078 .param/l "jal" 0 4 12, C4<000011>;
P_00000173481f60b0 .param/l "jr" 0 4 6, C4<001000>;
P_00000173481f60e8 .param/l "lw" 0 4 8, C4<100011>;
P_00000173481f6120 .param/l "nor_" 0 4 5, C4<100111>;
P_00000173481f6158 .param/l "or_" 0 4 5, C4<100101>;
P_00000173481f6190 .param/l "ori" 0 4 8, C4<001101>;
P_00000173481f61c8 .param/l "sgt" 0 4 6, C4<101011>;
P_00000173481f6200 .param/l "sll" 0 4 6, C4<000000>;
P_00000173481f6238 .param/l "slt" 0 4 5, C4<101010>;
P_00000173481f6270 .param/l "slti" 0 4 8, C4<101010>;
P_00000173481f62a8 .param/l "srl" 0 4 6, C4<000010>;
P_00000173481f62e0 .param/l "sub" 0 4 5, C4<100010>;
P_00000173481f6318 .param/l "subu" 0 4 5, C4<100011>;
P_00000173481f6350 .param/l "sw" 0 4 8, C4<101011>;
P_00000173481f6388 .param/l "xor_" 0 4 5, C4<100110>;
P_00000173481f63c0 .param/l "xori" 0 4 8, C4<001110>;
L_00000173481ee5d0 .functor NOT 1, v0000017348266e40_0, C4<0>, C4<0>, C4<0>;
L_00000173481eddf0 .functor NOT 1, v0000017348266e40_0, C4<0>, C4<0>, C4<0>;
L_00000173481ee4f0 .functor NOT 1, v0000017348266e40_0, C4<0>, C4<0>, C4<0>;
L_00000173481ee560 .functor NOT 1, v0000017348266e40_0, C4<0>, C4<0>, C4<0>;
L_00000173481edbc0 .functor NOT 1, v0000017348266e40_0, C4<0>, C4<0>, C4<0>;
L_00000173481edca0 .functor NOT 1, v0000017348266e40_0, C4<0>, C4<0>, C4<0>;
L_00000173481ee6b0 .functor NOT 1, v0000017348266e40_0, C4<0>, C4<0>, C4<0>;
L_00000173481ede60 .functor NOT 1, v0000017348266e40_0, C4<0>, C4<0>, C4<0>;
L_00000173481edf40 .functor OR 1, v0000017348265ea0_0, v00000173481df800_0, C4<0>, C4<0>;
L_00000173481ee640 .functor OR 1, L_0000017348265f40, L_0000017348265fe0, C4<0>, C4<0>;
L_00000173481ee020 .functor AND 1, L_00000173482c1cd0, L_00000173482c10f0, C4<1>, C4<1>;
L_00000173481ee090 .functor NOT 1, v0000017348266e40_0, C4<0>, C4<0>, C4<0>;
L_00000173481ee1e0 .functor OR 1, L_00000173482c0bf0, L_00000173482c0c90, C4<0>, C4<0>;
L_00000173481eded0 .functor OR 1, L_00000173481ee1e0, L_00000173482c0650, C4<0>, C4<0>;
L_00000173481ee250 .functor OR 1, L_00000173482c0470, L_00000173482c0510, C4<0>, C4<0>;
L_00000173481edc30 .functor AND 1, L_00000173482c03d0, L_00000173481ee250, C4<1>, C4<1>;
L_00000173481ee3a0 .functor OR 1, L_00000173482c1370, L_00000173482c1410, C4<0>, C4<0>;
L_00000173481ee410 .functor AND 1, L_00000173482c1050, L_00000173481ee3a0, C4<1>, C4<1>;
L_00000173481a83d0 .functor NOT 1, L_00000173481edf40, C4<0>, C4<0>, C4<0>;
v000001734825c410_0 .net "ALUOp", 3 0, v00000173481df620_0;  1 drivers
v000001734825ca50_0 .net "ALUResult", 31 0, v0000017348257820_0;  1 drivers
v000001734825b790_0 .net "ALUSrc", 0 0, v00000173481dde60_0;  1 drivers
v000001734825c690_0 .net "ALUin2", 31 0, L_00000173482c0dd0;  1 drivers
v000001734825d4f0_0 .net "MemReadEn", 0 0, v00000173481de900_0;  1 drivers
v000001734825c370_0 .net "MemWriteEn", 0 0, v00000173481de360_0;  1 drivers
v000001734825bc90_0 .net "MemtoReg", 0 0, v00000173481de540_0;  1 drivers
v000001734825c870_0 .net "PC", 31 0, v000001734825bfb0_0;  alias, 1 drivers
v000001734825c910_0 .net "PCPlus1", 31 0, L_0000017348267ca0;  1 drivers
v000001734825b650_0 .net "PCsrc", 1 0, v0000017348256c40_0;  1 drivers
v000001734825c730_0 .net "RegDst", 0 0, v00000173481de9a0_0;  1 drivers
v000001734825d090_0 .net "RegWriteEn", 0 0, v00000173481de400_0;  1 drivers
v000001734825ba10_0 .net "WriteRegister", 4 0, L_00000173482c1b90;  1 drivers
v000001734825c9b0_0 .net *"_ivl_0", 0 0, L_00000173481ee5d0;  1 drivers
L_0000017348267eb0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001734825cff0_0 .net/2u *"_ivl_10", 4 0, L_0000017348267eb0;  1 drivers
L_00000173482682a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001734825be70_0 .net *"_ivl_101", 15 0, L_00000173482682a0;  1 drivers
v000001734825caf0_0 .net *"_ivl_102", 31 0, L_00000173482c1910;  1 drivers
L_00000173482682e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001734825cb90_0 .net *"_ivl_105", 25 0, L_00000173482682e8;  1 drivers
L_0000017348268330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001734825cd70_0 .net/2u *"_ivl_106", 31 0, L_0000017348268330;  1 drivers
v000001734825c050_0 .net *"_ivl_108", 0 0, L_00000173482c1cd0;  1 drivers
L_0000017348268378 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001734825cc30_0 .net/2u *"_ivl_110", 5 0, L_0000017348268378;  1 drivers
v000001734825b8d0_0 .net *"_ivl_112", 0 0, L_00000173482c10f0;  1 drivers
v000001734825c0f0_0 .net *"_ivl_115", 0 0, L_00000173481ee020;  1 drivers
v000001734825ccd0_0 .net *"_ivl_116", 47 0, L_00000173482c00b0;  1 drivers
L_00000173482683c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001734825bb50_0 .net *"_ivl_119", 15 0, L_00000173482683c0;  1 drivers
L_0000017348267ef8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001734825bd30_0 .net/2u *"_ivl_12", 5 0, L_0000017348267ef8;  1 drivers
v000001734825ce10_0 .net *"_ivl_120", 47 0, L_00000173482c1d70;  1 drivers
L_0000017348268408 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001734825ceb0_0 .net *"_ivl_123", 15 0, L_0000017348268408;  1 drivers
v000001734825d270_0 .net *"_ivl_125", 0 0, L_00000173482bfed0;  1 drivers
v000001734825c190_0 .net *"_ivl_126", 31 0, L_00000173482c15f0;  1 drivers
v000001734825d130_0 .net *"_ivl_128", 47 0, L_00000173482c0830;  1 drivers
v000001734825bab0_0 .net *"_ivl_130", 47 0, L_00000173482c12d0;  1 drivers
v000001734825c230_0 .net *"_ivl_132", 47 0, L_00000173482c1a50;  1 drivers
v000001734825c550_0 .net *"_ivl_134", 47 0, L_00000173482c0e70;  1 drivers
L_0000017348268450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001734825b830_0 .net/2u *"_ivl_138", 1 0, L_0000017348268450;  1 drivers
v000001734825d310_0 .net *"_ivl_14", 0 0, L_0000017348267d40;  1 drivers
v000001734825bdd0_0 .net *"_ivl_140", 0 0, L_00000173482c1690;  1 drivers
L_0000017348268498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001734825d3b0_0 .net/2u *"_ivl_142", 1 0, L_0000017348268498;  1 drivers
v000001734825cf50_0 .net *"_ivl_144", 0 0, L_00000173482c0970;  1 drivers
L_00000173482684e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001734825d450_0 .net/2u *"_ivl_146", 1 0, L_00000173482684e0;  1 drivers
v000001734825b970_0 .net *"_ivl_148", 0 0, L_00000173482c0330;  1 drivers
L_0000017348268528 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001734825c5f0_0 .net/2u *"_ivl_150", 31 0, L_0000017348268528;  1 drivers
L_0000017348268570 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000017348263330_0 .net/2u *"_ivl_152", 31 0, L_0000017348268570;  1 drivers
v0000017348262570_0 .net *"_ivl_154", 31 0, L_00000173482c1730;  1 drivers
v0000017348261df0_0 .net *"_ivl_156", 31 0, L_00000173482c17d0;  1 drivers
L_0000017348267f40 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000173482631f0_0 .net/2u *"_ivl_16", 4 0, L_0000017348267f40;  1 drivers
v0000017348262110_0 .net *"_ivl_160", 0 0, L_00000173481ee090;  1 drivers
L_0000017348268600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000173482617b0_0 .net/2u *"_ivl_162", 31 0, L_0000017348268600;  1 drivers
L_00000173482686d8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000017348262070_0 .net/2u *"_ivl_166", 5 0, L_00000173482686d8;  1 drivers
v0000017348261b70_0 .net *"_ivl_168", 0 0, L_00000173482c0bf0;  1 drivers
L_0000017348268720 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000173482621b0_0 .net/2u *"_ivl_170", 5 0, L_0000017348268720;  1 drivers
v0000017348261990_0 .net *"_ivl_172", 0 0, L_00000173482c0c90;  1 drivers
v0000017348262d90_0 .net *"_ivl_175", 0 0, L_00000173481ee1e0;  1 drivers
L_0000017348268768 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000017348262ed0_0 .net/2u *"_ivl_176", 5 0, L_0000017348268768;  1 drivers
v0000017348262cf0_0 .net *"_ivl_178", 0 0, L_00000173482c0650;  1 drivers
v0000017348262610_0 .net *"_ivl_181", 0 0, L_00000173481eded0;  1 drivers
L_00000173482687b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017348261a30_0 .net/2u *"_ivl_182", 15 0, L_00000173482687b0;  1 drivers
v0000017348261e90_0 .net *"_ivl_184", 31 0, L_00000173482c1190;  1 drivers
v0000017348263150_0 .net *"_ivl_187", 0 0, L_00000173482c0790;  1 drivers
v0000017348261ad0_0 .net *"_ivl_188", 15 0, L_00000173482c1230;  1 drivers
v0000017348261cb0_0 .net *"_ivl_19", 4 0, L_00000173482672a0;  1 drivers
v00000173482624d0_0 .net *"_ivl_190", 31 0, L_00000173482c08d0;  1 drivers
v0000017348263290_0 .net *"_ivl_194", 31 0, L_00000173482c01f0;  1 drivers
L_00000173482687f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017348262250_0 .net *"_ivl_197", 25 0, L_00000173482687f8;  1 drivers
L_0000017348268840 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017348262f70_0 .net/2u *"_ivl_198", 31 0, L_0000017348268840;  1 drivers
L_0000017348267e68 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000173482626b0_0 .net/2u *"_ivl_2", 5 0, L_0000017348267e68;  1 drivers
v0000017348261f30_0 .net *"_ivl_20", 4 0, L_0000017348266800;  1 drivers
v0000017348261670_0 .net *"_ivl_200", 0 0, L_00000173482c03d0;  1 drivers
L_0000017348268888 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017348262c50_0 .net/2u *"_ivl_202", 5 0, L_0000017348268888;  1 drivers
v0000017348263010_0 .net *"_ivl_204", 0 0, L_00000173482c0470;  1 drivers
L_00000173482688d0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000173482633d0_0 .net/2u *"_ivl_206", 5 0, L_00000173482688d0;  1 drivers
v0000017348262890_0 .net *"_ivl_208", 0 0, L_00000173482c0510;  1 drivers
v0000017348261fd0_0 .net *"_ivl_211", 0 0, L_00000173481ee250;  1 drivers
v0000017348262750_0 .net *"_ivl_213", 0 0, L_00000173481edc30;  1 drivers
L_0000017348268918 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000017348263510_0 .net/2u *"_ivl_214", 5 0, L_0000017348268918;  1 drivers
v00000173482630b0_0 .net *"_ivl_216", 0 0, L_00000173482c0ab0;  1 drivers
L_0000017348268960 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000173482622f0_0 .net/2u *"_ivl_218", 31 0, L_0000017348268960;  1 drivers
v00000173482627f0_0 .net *"_ivl_220", 31 0, L_00000173482c0b50;  1 drivers
v0000017348262e30_0 .net *"_ivl_224", 31 0, L_00000173482c0fb0;  1 drivers
L_00000173482689a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017348262390_0 .net *"_ivl_227", 25 0, L_00000173482689a8;  1 drivers
L_00000173482689f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017348262930_0 .net/2u *"_ivl_228", 31 0, L_00000173482689f0;  1 drivers
v00000173482629d0_0 .net *"_ivl_230", 0 0, L_00000173482c1050;  1 drivers
L_0000017348268a38 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017348262a70_0 .net/2u *"_ivl_232", 5 0, L_0000017348268a38;  1 drivers
v0000017348263470_0 .net *"_ivl_234", 0 0, L_00000173482c1370;  1 drivers
L_0000017348268a80 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000017348261d50_0 .net/2u *"_ivl_236", 5 0, L_0000017348268a80;  1 drivers
v0000017348262b10_0 .net *"_ivl_238", 0 0, L_00000173482c1410;  1 drivers
v0000017348261c10_0 .net *"_ivl_24", 0 0, L_00000173481ee4f0;  1 drivers
v0000017348262430_0 .net *"_ivl_241", 0 0, L_00000173481ee3a0;  1 drivers
v0000017348262bb0_0 .net *"_ivl_243", 0 0, L_00000173481ee410;  1 drivers
L_0000017348268ac8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000017348261710_0 .net/2u *"_ivl_244", 5 0, L_0000017348268ac8;  1 drivers
v0000017348261850_0 .net *"_ivl_246", 0 0, L_00000173482c1550;  1 drivers
v00000173482618f0_0 .net *"_ivl_248", 31 0, L_00000173482c3890;  1 drivers
L_0000017348267f88 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000017348263ae0_0 .net/2u *"_ivl_26", 4 0, L_0000017348267f88;  1 drivers
v0000017348264d00_0 .net *"_ivl_29", 4 0, L_0000017348267980;  1 drivers
v0000017348263900_0 .net *"_ivl_32", 0 0, L_00000173481ee560;  1 drivers
L_0000017348267fd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000017348263cc0_0 .net/2u *"_ivl_34", 4 0, L_0000017348267fd0;  1 drivers
v00000173482652a0_0 .net *"_ivl_37", 4 0, L_0000017348267340;  1 drivers
v0000017348263720_0 .net *"_ivl_40", 0 0, L_00000173481edbc0;  1 drivers
L_0000017348268018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017348263c20_0 .net/2u *"_ivl_42", 15 0, L_0000017348268018;  1 drivers
v0000017348264620_0 .net *"_ivl_45", 15 0, L_0000017348266760;  1 drivers
v0000017348263f40_0 .net *"_ivl_48", 0 0, L_00000173481edca0;  1 drivers
v00000173482637c0_0 .net *"_ivl_5", 5 0, L_0000017348266f80;  1 drivers
L_0000017348268060 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017348264940_0 .net/2u *"_ivl_50", 36 0, L_0000017348268060;  1 drivers
L_00000173482680a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017348263fe0_0 .net/2u *"_ivl_52", 31 0, L_00000173482680a8;  1 drivers
v0000017348264080_0 .net *"_ivl_55", 4 0, L_0000017348266b20;  1 drivers
v00000173482641c0_0 .net *"_ivl_56", 36 0, L_0000017348266580;  1 drivers
v00000173482644e0_0 .net *"_ivl_58", 36 0, L_00000173482668a0;  1 drivers
v0000017348263d60_0 .net *"_ivl_62", 0 0, L_00000173481ee6b0;  1 drivers
L_00000173482680f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017348263a40_0 .net/2u *"_ivl_64", 5 0, L_00000173482680f0;  1 drivers
v0000017348263e00_0 .net *"_ivl_67", 5 0, L_0000017348266bc0;  1 drivers
v0000017348264800_0 .net *"_ivl_70", 0 0, L_00000173481ede60;  1 drivers
L_0000017348268138 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017348264120_0 .net/2u *"_ivl_72", 57 0, L_0000017348268138;  1 drivers
L_0000017348268180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017348263b80_0 .net/2u *"_ivl_74", 31 0, L_0000017348268180;  1 drivers
v00000173482646c0_0 .net *"_ivl_77", 25 0, L_0000017348266ee0;  1 drivers
v0000017348265200_0 .net *"_ivl_78", 57 0, L_0000017348266d00;  1 drivers
v0000017348264260_0 .net *"_ivl_8", 0 0, L_00000173481eddf0;  1 drivers
v0000017348263ea0_0 .net *"_ivl_80", 57 0, L_0000017348267b60;  1 drivers
L_00000173482681c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017348264da0_0 .net/2u *"_ivl_84", 31 0, L_00000173482681c8;  1 drivers
L_0000017348268210 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000173482639a0_0 .net/2u *"_ivl_88", 5 0, L_0000017348268210;  1 drivers
v0000017348264300_0 .net *"_ivl_90", 0 0, L_0000017348265f40;  1 drivers
L_0000017348268258 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000173482643a0_0 .net/2u *"_ivl_92", 5 0, L_0000017348268258;  1 drivers
v00000173482649e0_0 .net *"_ivl_94", 0 0, L_0000017348265fe0;  1 drivers
v0000017348264440_0 .net *"_ivl_97", 0 0, L_00000173481ee640;  1 drivers
v0000017348264580_0 .net *"_ivl_98", 47 0, L_00000173482c0f10;  1 drivers
v0000017348264760_0 .net "adderResult", 31 0, L_00000173482c1af0;  1 drivers
v00000173482648a0_0 .net "address", 31 0, L_0000017348267c00;  1 drivers
v0000017348263860_0 .net "clk", 0 0, L_00000173481edf40;  alias, 1 drivers
v00000173482653e0_0 .var "cycles_consumed", 31 0;
o0000017348211888 .functor BUFZ 1, C4<z>; HiZ drive
v0000017348265160_0 .net "excep_flag", 0 0, o0000017348211888;  0 drivers
v0000017348264e40_0 .net "extImm", 31 0, L_00000173482c0a10;  1 drivers
v0000017348264a80_0 .net "funct", 5 0, L_0000017348267660;  1 drivers
v0000017348264b20_0 .net "hlt", 0 0, v00000173481df800_0;  1 drivers
v0000017348264bc0_0 .net "imm", 15 0, L_0000017348267520;  1 drivers
v0000017348264c60_0 .net "immediate", 31 0, L_00000173482c0d30;  1 drivers
v0000017348264ee0_0 .net "input_clk", 0 0, v0000017348265ea0_0;  1 drivers
v0000017348264f80_0 .net "instruction", 31 0, L_00000173482c0010;  1 drivers
v0000017348265020_0 .net "memoryReadData", 31 0, v000001734825c7d0_0;  1 drivers
v00000173482650c0_0 .net "nextPC", 31 0, L_00000173482c06f0;  1 drivers
v0000017348265340_0 .net "opcode", 5 0, L_0000017348267a20;  1 drivers
v0000017348265480_0 .net "rd", 4 0, L_0000017348266a80;  1 drivers
v0000017348265520_0 .net "readData1", 31 0, L_00000173481edae0;  1 drivers
v0000017348263680_0 .net "readData1_w", 31 0, L_00000173482c4150;  1 drivers
v0000017348267700_0 .net "readData2", 31 0, L_00000173481ee790;  1 drivers
v0000017348266300_0 .net "regs0", 31 0, L_00000173481ee800;  alias, 1 drivers
v0000017348267020_0 .net "regs1", 31 0, L_00000173481ee870;  alias, 1 drivers
v0000017348267160_0 .net "regs2", 31 0, L_00000173481ee8e0;  alias, 1 drivers
v0000017348267840_0 .net "regs3", 31 0, L_00000173481ee9c0;  alias, 1 drivers
v00000173482664e0_0 .net "regs4", 31 0, L_00000173481edd10;  alias, 1 drivers
v00000173482677a0_0 .net "regs5", 31 0, L_00000173481ee480;  alias, 1 drivers
v0000017348266080_0 .net "rs", 4 0, L_00000173482666c0;  1 drivers
v0000017348266620_0 .net "rst", 0 0, v0000017348266e40_0;  1 drivers
v0000017348266120_0 .net "rt", 4 0, L_0000017348267480;  1 drivers
v0000017348266c60_0 .net "shamt", 31 0, L_00000173482675c0;  1 drivers
v0000017348266da0_0 .net "wire_instruction", 31 0, L_00000173481ee950;  1 drivers
v00000173482661c0_0 .net "writeData", 31 0, L_00000173482c3930;  1 drivers
v00000173482670c0_0 .net "zero", 0 0, L_00000173482c2490;  1 drivers
L_0000017348266f80 .part L_00000173482c0010, 26, 6;
L_0000017348267a20 .functor MUXZ 6, L_0000017348266f80, L_0000017348267e68, L_00000173481ee5d0, C4<>;
L_0000017348267d40 .cmp/eq 6, L_0000017348267a20, L_0000017348267ef8;
L_00000173482672a0 .part L_00000173482c0010, 11, 5;
L_0000017348266800 .functor MUXZ 5, L_00000173482672a0, L_0000017348267f40, L_0000017348267d40, C4<>;
L_0000017348266a80 .functor MUXZ 5, L_0000017348266800, L_0000017348267eb0, L_00000173481eddf0, C4<>;
L_0000017348267980 .part L_00000173482c0010, 21, 5;
L_00000173482666c0 .functor MUXZ 5, L_0000017348267980, L_0000017348267f88, L_00000173481ee4f0, C4<>;
L_0000017348267340 .part L_00000173482c0010, 16, 5;
L_0000017348267480 .functor MUXZ 5, L_0000017348267340, L_0000017348267fd0, L_00000173481ee560, C4<>;
L_0000017348266760 .part L_00000173482c0010, 0, 16;
L_0000017348267520 .functor MUXZ 16, L_0000017348266760, L_0000017348268018, L_00000173481edbc0, C4<>;
L_0000017348266b20 .part L_00000173482c0010, 6, 5;
L_0000017348266580 .concat [ 5 32 0 0], L_0000017348266b20, L_00000173482680a8;
L_00000173482668a0 .functor MUXZ 37, L_0000017348266580, L_0000017348268060, L_00000173481edca0, C4<>;
L_00000173482675c0 .part L_00000173482668a0, 0, 32;
L_0000017348266bc0 .part L_00000173482c0010, 0, 6;
L_0000017348267660 .functor MUXZ 6, L_0000017348266bc0, L_00000173482680f0, L_00000173481ee6b0, C4<>;
L_0000017348266ee0 .part L_00000173482c0010, 0, 26;
L_0000017348266d00 .concat [ 26 32 0 0], L_0000017348266ee0, L_0000017348268180;
L_0000017348267b60 .functor MUXZ 58, L_0000017348266d00, L_0000017348268138, L_00000173481ede60, C4<>;
L_0000017348267c00 .part L_0000017348267b60, 0, 32;
L_0000017348267ca0 .arith/sum 32, v000001734825bfb0_0, L_00000173482681c8;
L_0000017348265f40 .cmp/eq 6, L_0000017348267a20, L_0000017348268210;
L_0000017348265fe0 .cmp/eq 6, L_0000017348267a20, L_0000017348268258;
L_00000173482c0f10 .concat [ 32 16 0 0], L_0000017348267c00, L_00000173482682a0;
L_00000173482c1910 .concat [ 6 26 0 0], L_0000017348267a20, L_00000173482682e8;
L_00000173482c1cd0 .cmp/eq 32, L_00000173482c1910, L_0000017348268330;
L_00000173482c10f0 .cmp/eq 6, L_0000017348267660, L_0000017348268378;
L_00000173482c00b0 .concat [ 32 16 0 0], L_00000173481edae0, L_00000173482683c0;
L_00000173482c1d70 .concat [ 32 16 0 0], v000001734825bfb0_0, L_0000017348268408;
L_00000173482bfed0 .part L_0000017348267520, 15, 1;
LS_00000173482c15f0_0_0 .concat [ 1 1 1 1], L_00000173482bfed0, L_00000173482bfed0, L_00000173482bfed0, L_00000173482bfed0;
LS_00000173482c15f0_0_4 .concat [ 1 1 1 1], L_00000173482bfed0, L_00000173482bfed0, L_00000173482bfed0, L_00000173482bfed0;
LS_00000173482c15f0_0_8 .concat [ 1 1 1 1], L_00000173482bfed0, L_00000173482bfed0, L_00000173482bfed0, L_00000173482bfed0;
LS_00000173482c15f0_0_12 .concat [ 1 1 1 1], L_00000173482bfed0, L_00000173482bfed0, L_00000173482bfed0, L_00000173482bfed0;
LS_00000173482c15f0_0_16 .concat [ 1 1 1 1], L_00000173482bfed0, L_00000173482bfed0, L_00000173482bfed0, L_00000173482bfed0;
LS_00000173482c15f0_0_20 .concat [ 1 1 1 1], L_00000173482bfed0, L_00000173482bfed0, L_00000173482bfed0, L_00000173482bfed0;
LS_00000173482c15f0_0_24 .concat [ 1 1 1 1], L_00000173482bfed0, L_00000173482bfed0, L_00000173482bfed0, L_00000173482bfed0;
LS_00000173482c15f0_0_28 .concat [ 1 1 1 1], L_00000173482bfed0, L_00000173482bfed0, L_00000173482bfed0, L_00000173482bfed0;
LS_00000173482c15f0_1_0 .concat [ 4 4 4 4], LS_00000173482c15f0_0_0, LS_00000173482c15f0_0_4, LS_00000173482c15f0_0_8, LS_00000173482c15f0_0_12;
LS_00000173482c15f0_1_4 .concat [ 4 4 4 4], LS_00000173482c15f0_0_16, LS_00000173482c15f0_0_20, LS_00000173482c15f0_0_24, LS_00000173482c15f0_0_28;
L_00000173482c15f0 .concat [ 16 16 0 0], LS_00000173482c15f0_1_0, LS_00000173482c15f0_1_4;
L_00000173482c0830 .concat [ 16 32 0 0], L_0000017348267520, L_00000173482c15f0;
L_00000173482c12d0 .arith/sum 48, L_00000173482c1d70, L_00000173482c0830;
L_00000173482c1a50 .functor MUXZ 48, L_00000173482c12d0, L_00000173482c00b0, L_00000173481ee020, C4<>;
L_00000173482c0e70 .functor MUXZ 48, L_00000173482c1a50, L_00000173482c0f10, L_00000173481ee640, C4<>;
L_00000173482c1af0 .part L_00000173482c0e70, 0, 32;
L_00000173482c1690 .cmp/eq 2, v0000017348256c40_0, L_0000017348268450;
L_00000173482c0970 .cmp/eq 2, v0000017348256c40_0, L_0000017348268498;
L_00000173482c0330 .cmp/eq 2, v0000017348256c40_0, L_00000173482684e0;
L_00000173482c1730 .functor MUXZ 32, L_0000017348268570, L_0000017348268528, L_00000173482c0330, C4<>;
L_00000173482c17d0 .functor MUXZ 32, L_00000173482c1730, L_00000173482c1af0, L_00000173482c0970, C4<>;
L_00000173482c06f0 .functor MUXZ 32, L_00000173482c17d0, L_0000017348267ca0, L_00000173482c1690, C4<>;
L_00000173482c0010 .functor MUXZ 32, L_00000173481ee950, L_0000017348268600, L_00000173481ee090, C4<>;
L_00000173482c0bf0 .cmp/eq 6, L_0000017348267a20, L_00000173482686d8;
L_00000173482c0c90 .cmp/eq 6, L_0000017348267a20, L_0000017348268720;
L_00000173482c0650 .cmp/eq 6, L_0000017348267a20, L_0000017348268768;
L_00000173482c1190 .concat [ 16 16 0 0], L_0000017348267520, L_00000173482687b0;
L_00000173482c0790 .part L_0000017348267520, 15, 1;
LS_00000173482c1230_0_0 .concat [ 1 1 1 1], L_00000173482c0790, L_00000173482c0790, L_00000173482c0790, L_00000173482c0790;
LS_00000173482c1230_0_4 .concat [ 1 1 1 1], L_00000173482c0790, L_00000173482c0790, L_00000173482c0790, L_00000173482c0790;
LS_00000173482c1230_0_8 .concat [ 1 1 1 1], L_00000173482c0790, L_00000173482c0790, L_00000173482c0790, L_00000173482c0790;
LS_00000173482c1230_0_12 .concat [ 1 1 1 1], L_00000173482c0790, L_00000173482c0790, L_00000173482c0790, L_00000173482c0790;
L_00000173482c1230 .concat [ 4 4 4 4], LS_00000173482c1230_0_0, LS_00000173482c1230_0_4, LS_00000173482c1230_0_8, LS_00000173482c1230_0_12;
L_00000173482c08d0 .concat [ 16 16 0 0], L_0000017348267520, L_00000173482c1230;
L_00000173482c0a10 .functor MUXZ 32, L_00000173482c08d0, L_00000173482c1190, L_00000173481eded0, C4<>;
L_00000173482c01f0 .concat [ 6 26 0 0], L_0000017348267a20, L_00000173482687f8;
L_00000173482c03d0 .cmp/eq 32, L_00000173482c01f0, L_0000017348268840;
L_00000173482c0470 .cmp/eq 6, L_0000017348267660, L_0000017348268888;
L_00000173482c0510 .cmp/eq 6, L_0000017348267660, L_00000173482688d0;
L_00000173482c0ab0 .cmp/eq 6, L_0000017348267a20, L_0000017348268918;
L_00000173482c0b50 .functor MUXZ 32, L_00000173482c0a10, L_0000017348268960, L_00000173482c0ab0, C4<>;
L_00000173482c0d30 .functor MUXZ 32, L_00000173482c0b50, L_00000173482675c0, L_00000173481edc30, C4<>;
L_00000173482c0fb0 .concat [ 6 26 0 0], L_0000017348267a20, L_00000173482689a8;
L_00000173482c1050 .cmp/eq 32, L_00000173482c0fb0, L_00000173482689f0;
L_00000173482c1370 .cmp/eq 6, L_0000017348267660, L_0000017348268a38;
L_00000173482c1410 .cmp/eq 6, L_0000017348267660, L_0000017348268a80;
L_00000173482c1550 .cmp/eq 6, L_0000017348267a20, L_0000017348268ac8;
L_00000173482c3890 .functor MUXZ 32, L_00000173481edae0, v000001734825bfb0_0, L_00000173482c1550, C4<>;
L_00000173482c4150 .functor MUXZ 32, L_00000173482c3890, L_00000173481ee790, L_00000173481ee410, C4<>;
S_0000017348173430 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_00000173481f5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000173481e5bc0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000173481ee2c0 .functor NOT 1, v00000173481dde60_0, C4<0>, C4<0>, C4<0>;
v00000173481de220_0 .net *"_ivl_0", 0 0, L_00000173481ee2c0;  1 drivers
v00000173481deae0_0 .net "in1", 31 0, L_00000173481ee790;  alias, 1 drivers
v00000173481deea0_0 .net "in2", 31 0, L_00000173482c0d30;  alias, 1 drivers
v00000173481deb80_0 .net "out", 31 0, L_00000173482c0dd0;  alias, 1 drivers
v00000173481de2c0_0 .net "s", 0 0, v00000173481dde60_0;  alias, 1 drivers
L_00000173482c0dd0 .functor MUXZ 32, L_00000173482c0d30, L_00000173481ee790, L_00000173481ee2c0, C4<>;
S_00000173481735c0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_00000173481f5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001734820c470 .param/l "RType" 0 4 2, C4<000000>;
P_000001734820c4a8 .param/l "add" 0 4 5, C4<100000>;
P_000001734820c4e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001734820c518 .param/l "addu" 0 4 5, C4<100001>;
P_000001734820c550 .param/l "and_" 0 4 5, C4<100100>;
P_000001734820c588 .param/l "andi" 0 4 8, C4<001100>;
P_000001734820c5c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001734820c5f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001734820c630 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001734820c668 .param/l "j" 0 4 12, C4<000010>;
P_000001734820c6a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001734820c6d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001734820c710 .param/l "lw" 0 4 8, C4<100011>;
P_000001734820c748 .param/l "nor_" 0 4 5, C4<100111>;
P_000001734820c780 .param/l "or_" 0 4 5, C4<100101>;
P_000001734820c7b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001734820c7f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001734820c828 .param/l "sll" 0 4 6, C4<000000>;
P_000001734820c860 .param/l "slt" 0 4 5, C4<101010>;
P_000001734820c898 .param/l "slti" 0 4 8, C4<101010>;
P_000001734820c8d0 .param/l "srl" 0 4 6, C4<000010>;
P_000001734820c908 .param/l "sub" 0 4 5, C4<100010>;
P_000001734820c940 .param/l "subu" 0 4 5, C4<100011>;
P_000001734820c978 .param/l "sw" 0 4 8, C4<101011>;
P_000001734820c9b0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001734820c9e8 .param/l "xori" 0 4 8, C4<001110>;
v00000173481df620_0 .var "ALUOp", 3 0;
v00000173481dde60_0 .var "ALUSrc", 0 0;
v00000173481de900_0 .var "MemReadEn", 0 0;
v00000173481de360_0 .var "MemWriteEn", 0 0;
v00000173481de540_0 .var "MemtoReg", 0 0;
v00000173481de9a0_0 .var "RegDst", 0 0;
v00000173481de400_0 .var "RegWriteEn", 0 0;
v00000173481df760_0 .net "funct", 5 0, L_0000017348267660;  alias, 1 drivers
v00000173481df800_0 .var "hlt", 0 0;
v00000173481dea40_0 .net "opcode", 5 0, L_0000017348267a20;  alias, 1 drivers
v00000173481defe0_0 .net "rst", 0 0, v0000017348266e40_0;  alias, 1 drivers
E_00000173481e6380 .event anyedge, v00000173481defe0_0, v00000173481dea40_0, v00000173481df760_0;
S_00000173481712d0 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_00000173481f5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000173481e64c0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000173481ee950 .functor BUFZ 32, L_00000173482c0290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000173481df8a0_0 .net "Data_Out", 31 0, L_00000173481ee950;  alias, 1 drivers
v00000173481dddc0 .array "InstMem", 0 1023, 31 0;
v00000173481df940_0 .net *"_ivl_0", 31 0, L_00000173482c0290;  1 drivers
v00000173481de680_0 .net *"_ivl_3", 9 0, L_00000173482bff70;  1 drivers
v00000173481ddaa0_0 .net *"_ivl_4", 11 0, L_00000173482c1870;  1 drivers
L_00000173482685b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000173481ddf00_0 .net *"_ivl_7", 1 0, L_00000173482685b8;  1 drivers
v00000173481de5e0_0 .net "addr", 31 0, v000001734825bfb0_0;  alias, 1 drivers
v00000173481bd660_0 .var/i "i", 31 0;
L_00000173482c0290 .array/port v00000173481dddc0, L_00000173482c1870;
L_00000173482bff70 .part v000001734825bfb0_0, 0, 10;
L_00000173482c1870 .concat [ 10 2 0 0], L_00000173482bff70, L_00000173482685b8;
S_0000017348171460 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_00000173481f5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_00000173481edae0 .functor BUFZ 32, L_00000173482c05b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000173481ee790 .functor BUFZ 32, L_00000173482c19b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000173482567e0_1 .array/port v00000173482567e0, 1;
L_00000173481ee800 .functor BUFZ 32, v00000173482567e0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000173482567e0_2 .array/port v00000173482567e0, 2;
L_00000173481ee870 .functor BUFZ 32, v00000173482567e0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000173482567e0_3 .array/port v00000173482567e0, 3;
L_00000173481ee8e0 .functor BUFZ 32, v00000173482567e0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000173482567e0_4 .array/port v00000173482567e0, 4;
L_00000173481ee9c0 .functor BUFZ 32, v00000173482567e0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000173482567e0_5 .array/port v00000173482567e0, 5;
L_00000173481edd10 .functor BUFZ 32, v00000173482567e0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000173482567e0_6 .array/port v00000173482567e0, 6;
L_00000173481ee480 .functor BUFZ 32, v00000173482567e0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000173482566a0_0 .net *"_ivl_0", 31 0, L_00000173482c05b0;  1 drivers
v0000017348256ce0_0 .net *"_ivl_10", 6 0, L_00000173482c0150;  1 drivers
L_0000017348268690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000173482561a0_0 .net *"_ivl_13", 1 0, L_0000017348268690;  1 drivers
v0000017348257960_0 .net *"_ivl_2", 6 0, L_00000173482c1c30;  1 drivers
L_0000017348268648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017348256420_0 .net *"_ivl_5", 1 0, L_0000017348268648;  1 drivers
v0000017348256380_0 .net *"_ivl_8", 31 0, L_00000173482c19b0;  1 drivers
v0000017348257140_0 .net "clk", 0 0, L_00000173481edf40;  alias, 1 drivers
v00000173482573c0_0 .var/i "i", 31 0;
v0000017348257780_0 .net "readData1", 31 0, L_00000173481edae0;  alias, 1 drivers
v0000017348257320_0 .net "readData2", 31 0, L_00000173481ee790;  alias, 1 drivers
v0000017348256a60_0 .net "readRegister1", 4 0, L_00000173482666c0;  alias, 1 drivers
v0000017348257280_0 .net "readRegister2", 4 0, L_0000017348267480;  alias, 1 drivers
v00000173482567e0 .array "registers", 31 0, 31 0;
v0000017348256920_0 .net "regs0", 31 0, L_00000173481ee800;  alias, 1 drivers
v0000017348256100_0 .net "regs1", 31 0, L_00000173481ee870;  alias, 1 drivers
v0000017348257aa0_0 .net "regs2", 31 0, L_00000173481ee8e0;  alias, 1 drivers
v0000017348256740_0 .net "regs3", 31 0, L_00000173481ee9c0;  alias, 1 drivers
v0000017348257be0_0 .net "regs4", 31 0, L_00000173481edd10;  alias, 1 drivers
v0000017348257500_0 .net "regs5", 31 0, L_00000173481ee480;  alias, 1 drivers
v00000173482564c0_0 .net "rst", 0 0, v0000017348266e40_0;  alias, 1 drivers
v00000173482571e0_0 .net "we", 0 0, v00000173481de400_0;  alias, 1 drivers
v0000017348256240_0 .net "writeData", 31 0, L_00000173482c3930;  alias, 1 drivers
v0000017348257460_0 .net "writeRegister", 4 0, L_00000173482c1b90;  alias, 1 drivers
E_00000173481e6940/0 .event negedge, v00000173481defe0_0;
E_00000173481e6940/1 .event posedge, v0000017348257140_0;
E_00000173481e6940 .event/or E_00000173481e6940/0, E_00000173481e6940/1;
L_00000173482c05b0 .array/port v00000173482567e0, L_00000173482c1c30;
L_00000173482c1c30 .concat [ 5 2 0 0], L_00000173482666c0, L_0000017348268648;
L_00000173482c19b0 .array/port v00000173482567e0, L_00000173482c0150;
L_00000173482c0150 .concat [ 5 2 0 0], L_0000017348267480, L_0000017348268690;
S_000001734815d420 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_0000017348171460;
 .timescale 0 0;
v00000173481bc580_0 .var/i "i", 31 0;
S_000001734815d5b0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_00000173481f5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000173481e6840 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000173481ee170 .functor NOT 1, v00000173481de9a0_0, C4<0>, C4<0>, C4<0>;
v0000017348256600_0 .net *"_ivl_0", 0 0, L_00000173481ee170;  1 drivers
v00000173482562e0_0 .net "in1", 4 0, L_0000017348267480;  alias, 1 drivers
v00000173482578c0_0 .net "in2", 4 0, L_0000017348266a80;  alias, 1 drivers
v0000017348256560_0 .net "out", 4 0, L_00000173482c1b90;  alias, 1 drivers
v00000173482575a0_0 .net "s", 0 0, v00000173481de9a0_0;  alias, 1 drivers
L_00000173482c1b90 .functor MUXZ 5, L_0000017348266a80, L_0000017348267480, L_00000173481ee170, C4<>;
S_00000173481a3960 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_00000173481f5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000173481e6700 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000173482c6dd0 .functor NOT 1, v00000173481de540_0, C4<0>, C4<0>, C4<0>;
v0000017348257b40_0 .net *"_ivl_0", 0 0, L_00000173482c6dd0;  1 drivers
v00000173482569c0_0 .net "in1", 31 0, v0000017348257820_0;  alias, 1 drivers
v0000017348256d80_0 .net "in2", 31 0, v000001734825c7d0_0;  alias, 1 drivers
v0000017348256b00_0 .net "out", 31 0, L_00000173482c3930;  alias, 1 drivers
v0000017348256ba0_0 .net "s", 0 0, v00000173481de540_0;  alias, 1 drivers
L_00000173482c3930 .functor MUXZ 32, v000001734825c7d0_0, v0000017348257820_0, L_00000173482c6dd0, C4<>;
S_00000173481a3af0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_00000173481f5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000017348156af0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000017348156b28 .param/l "AND" 0 9 12, C4<0010>;
P_0000017348156b60 .param/l "NOR" 0 9 12, C4<0101>;
P_0000017348156b98 .param/l "OR" 0 9 12, C4<0011>;
P_0000017348156bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000017348156c08 .param/l "SLL" 0 9 12, C4<1000>;
P_0000017348156c40 .param/l "SLT" 0 9 12, C4<0110>;
P_0000017348156c78 .param/l "SRL" 0 9 12, C4<1001>;
P_0000017348156cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000017348156ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000017348156d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000017348156d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000017348268b10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000173482570a0_0 .net/2u *"_ivl_0", 31 0, L_0000017348268b10;  1 drivers
v0000017348257000_0 .net "opSel", 3 0, v00000173481df620_0;  alias, 1 drivers
v0000017348256f60_0 .net "operand1", 31 0, L_00000173482c4150;  alias, 1 drivers
v0000017348257c80_0 .net "operand2", 31 0, L_00000173482c0dd0;  alias, 1 drivers
v0000017348257820_0 .var "result", 31 0;
v0000017348256880_0 .net "zero", 0 0, L_00000173482c2490;  alias, 1 drivers
E_00000173481e6680 .event anyedge, v00000173481df620_0, v0000017348256f60_0, v00000173481deb80_0;
L_00000173482c2490 .cmp/eq 32, v0000017348257820_0, L_0000017348268b10;
S_0000017348156da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_00000173481f5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001734825a030 .param/l "RType" 0 4 2, C4<000000>;
P_000001734825a068 .param/l "add" 0 4 5, C4<100000>;
P_000001734825a0a0 .param/l "addi" 0 4 8, C4<001000>;
P_000001734825a0d8 .param/l "addu" 0 4 5, C4<100001>;
P_000001734825a110 .param/l "and_" 0 4 5, C4<100100>;
P_000001734825a148 .param/l "andi" 0 4 8, C4<001100>;
P_000001734825a180 .param/l "beq" 0 4 10, C4<000100>;
P_000001734825a1b8 .param/l "bne" 0 4 10, C4<000101>;
P_000001734825a1f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001734825a228 .param/l "j" 0 4 12, C4<000010>;
P_000001734825a260 .param/l "jal" 0 4 12, C4<000011>;
P_000001734825a298 .param/l "jr" 0 4 6, C4<001000>;
P_000001734825a2d0 .param/l "lw" 0 4 8, C4<100011>;
P_000001734825a308 .param/l "nor_" 0 4 5, C4<100111>;
P_000001734825a340 .param/l "or_" 0 4 5, C4<100101>;
P_000001734825a378 .param/l "ori" 0 4 8, C4<001101>;
P_000001734825a3b0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001734825a3e8 .param/l "sll" 0 4 6, C4<000000>;
P_000001734825a420 .param/l "slt" 0 4 5, C4<101010>;
P_000001734825a458 .param/l "slti" 0 4 8, C4<101010>;
P_000001734825a490 .param/l "srl" 0 4 6, C4<000010>;
P_000001734825a4c8 .param/l "sub" 0 4 5, C4<100010>;
P_000001734825a500 .param/l "subu" 0 4 5, C4<100011>;
P_000001734825a538 .param/l "sw" 0 4 8, C4<101011>;
P_000001734825a570 .param/l "xor_" 0 4 5, C4<100110>;
P_000001734825a5a8 .param/l "xori" 0 4 8, C4<001110>;
v0000017348256c40_0 .var "PCsrc", 1 0;
v0000017348256e20_0 .net "excep_flag", 0 0, o0000017348211888;  alias, 0 drivers
v0000017348257640_0 .net "funct", 5 0, L_0000017348267660;  alias, 1 drivers
v0000017348256ec0_0 .net "opcode", 5 0, L_0000017348267a20;  alias, 1 drivers
v00000173482576e0_0 .net "operand1", 31 0, L_00000173481edae0;  alias, 1 drivers
v0000017348257a00_0 .net "operand2", 31 0, L_00000173482c0dd0;  alias, 1 drivers
v0000017348257d20_0 .net "rst", 0 0, v0000017348266e40_0;  alias, 1 drivers
E_00000173481e6980/0 .event anyedge, v00000173481defe0_0, v0000017348256e20_0, v00000173481dea40_0, v0000017348257780_0;
E_00000173481e6980/1 .event anyedge, v00000173481deb80_0, v00000173481df760_0;
E_00000173481e6980 .event/or E_00000173481e6980/0, E_00000173481e6980/1;
S_000001734818a650 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_00000173481f5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000017348257dc0 .array "DataMem", 0 1023, 31 0;
v0000017348257e60_0 .net "address", 31 0, v0000017348257820_0;  alias, 1 drivers
v0000017348257f00_0 .net "clock", 0 0, L_00000173481a83d0;  1 drivers
v0000017348256060_0 .net "data", 31 0, L_00000173481ee790;  alias, 1 drivers
v000001734825b6f0_0 .var/i "i", 31 0;
v000001734825c7d0_0 .var "q", 31 0;
v000001734825d1d0_0 .net "rden", 0 0, v00000173481de900_0;  alias, 1 drivers
v000001734825bf10_0 .net "wren", 0 0, v00000173481de360_0;  alias, 1 drivers
E_00000173481e5ec0 .event posedge, v0000017348257f00_0;
S_000001734818a7e0 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_00000173481f5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000173481e6a40 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001734825c2d0_0 .net "PCin", 31 0, L_00000173482c06f0;  alias, 1 drivers
v000001734825bfb0_0 .var "PCout", 31 0;
v000001734825c4b0_0 .net "clk", 0 0, L_00000173481edf40;  alias, 1 drivers
v000001734825bbf0_0 .net "rst", 0 0, v0000017348266e40_0;  alias, 1 drivers
    .scope S_0000017348156da0;
T_0 ;
    %wait E_00000173481e6980;
    %load/vec4 v0000017348257d20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017348256c40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017348256e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000017348256c40_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000017348256ec0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v00000173482576e0_0;
    %load/vec4 v0000017348257a00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000017348256ec0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v00000173482576e0_0;
    %load/vec4 v0000017348257a00_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000017348256ec0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000017348256ec0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000017348256ec0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000017348257640_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000017348256c40_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017348256c40_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001734818a7e0;
T_1 ;
    %wait E_00000173481e6940;
    %load/vec4 v000001734825bbf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001734825bfb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001734825c2d0_0;
    %assign/vec4 v000001734825bfb0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000173481712d0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173481bd660_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000173481bd660_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000173481bd660_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173481dddc0, 0, 4;
    %load/vec4 v00000173481bd660_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173481bd660_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173481dddc0, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173481dddc0, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173481dddc0, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173481dddc0, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173481dddc0, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173481dddc0, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173481dddc0, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173481dddc0, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173481dddc0, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173481dddc0, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173481dddc0, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173481dddc0, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173481dddc0, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173481dddc0, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173481dddc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173481dddc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173481dddc0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173481dddc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173481dddc0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000173481735c0;
T_3 ;
    %wait E_00000173481e6380;
    %load/vec4 v00000173481defe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000173481df800_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000173481df620_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000173481dde60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000173481de400_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000173481de360_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000173481de540_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000173481de900_0, 0;
    %assign/vec4 v00000173481de9a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000173481df800_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000173481df620_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000173481dde60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173481de400_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173481de360_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173481de540_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173481de900_0, 0, 1;
    %store/vec4 v00000173481de9a0_0, 0, 1;
    %load/vec4 v00000173481dea40_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173481df800_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173481de9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173481de400_0, 0;
    %load/vec4 v00000173481df760_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000173481df620_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000173481df620_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000173481df620_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000173481df620_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000173481df620_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000173481df620_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000173481df620_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000173481df620_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000173481df620_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000173481df620_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173481dde60_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000173481df620_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173481dde60_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000173481df620_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000173481df620_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173481de400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173481de9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173481dde60_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173481de400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173481de9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173481dde60_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000173481df620_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173481de400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173481dde60_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000173481df620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173481de400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173481dde60_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000173481df620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173481de400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173481dde60_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000173481df620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173481de400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173481dde60_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173481de900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173481de400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173481dde60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173481de540_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173481de360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173481dde60_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000173481df620_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000173481df620_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000017348171460;
T_4 ;
    %wait E_00000173481e6940;
    %fork t_1, S_000001734815d420;
    %jmp t_0;
    .scope S_000001734815d420;
t_1 ;
    %load/vec4 v00000173482564c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173481bc580_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000173481bc580_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000173481bc580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173482567e0, 0, 4;
    %load/vec4 v00000173481bc580_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173481bc580_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000173482571e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000017348256240_0;
    %load/vec4 v0000017348257460_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173482567e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173482567e0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000017348171460;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000017348171460;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173482573c0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000173482573c0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000173482573c0_0;
    %ix/getv/s 4, v00000173482573c0_0;
    %load/vec4a v00000173482567e0, 4;
    %ix/getv/s 4, v00000173482573c0_0;
    %load/vec4a v00000173482567e0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000173482573c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173482573c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000173481a3af0;
T_6 ;
    %wait E_00000173481e6680;
    %load/vec4 v0000017348257000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000017348257820_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000017348256f60_0;
    %load/vec4 v0000017348257c80_0;
    %add;
    %assign/vec4 v0000017348257820_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000017348256f60_0;
    %load/vec4 v0000017348257c80_0;
    %sub;
    %assign/vec4 v0000017348257820_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000017348256f60_0;
    %load/vec4 v0000017348257c80_0;
    %and;
    %assign/vec4 v0000017348257820_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000017348256f60_0;
    %load/vec4 v0000017348257c80_0;
    %or;
    %assign/vec4 v0000017348257820_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000017348256f60_0;
    %load/vec4 v0000017348257c80_0;
    %xor;
    %assign/vec4 v0000017348257820_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000017348256f60_0;
    %load/vec4 v0000017348257c80_0;
    %or;
    %inv;
    %assign/vec4 v0000017348257820_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000017348256f60_0;
    %load/vec4 v0000017348257c80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000017348257820_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000017348257c80_0;
    %load/vec4 v0000017348256f60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000017348257820_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000017348256f60_0;
    %ix/getv 4, v0000017348257c80_0;
    %shiftl 4;
    %assign/vec4 v0000017348257820_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000017348256f60_0;
    %ix/getv 4, v0000017348257c80_0;
    %shiftr 4;
    %assign/vec4 v0000017348257820_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001734818a650;
T_7 ;
    %wait E_00000173481e5ec0;
    %load/vec4 v000001734825d1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000017348257e60_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017348257dc0, 4;
    %assign/vec4 v000001734825c7d0_0, 0;
T_7.0 ;
    %load/vec4 v000001734825bf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000017348256060_0;
    %ix/getv 3, v0000017348257e60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017348257dc0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001734818a650;
T_8 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017348257dc0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001734818a650;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 28 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001734825b6f0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001734825b6f0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001734825b6f0_0;
    %load/vec4a v0000017348257dc0, 4;
    %vpi_call 11 30 "$display", "Mem[%d] = %d", &PV<v000001734825b6f0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001734825b6f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001734825b6f0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000173481f5c80;
T_10 ;
    %wait E_00000173481e6940;
    %load/vec4 v0000017348266620_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000173482653e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000173482653e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000173482653e0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000173481f4ad0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017348265ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017348266e40_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000173481f4ad0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000017348265ea0_0;
    %inv;
    %assign/vec4 v0000017348265ea0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000173481f4ad0;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017348266e40_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017348266e40_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v0000017348267ac0_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
