[2025-09-17 20:54:11] START suite=gap trace=pr-5
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/pr-5.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2943586 heartbeat IPC: 3.397 cumulative IPC: 3.397 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5949020 heartbeat IPC: 3.327 cumulative IPC: 3.362 (Simulation time: 00 hr 01 min 24 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5949020 cumulative IPC: 3.362 (Simulation time: 00 hr 01 min 24 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5949020 cumulative IPC: 3.362 (Simulation time: 00 hr 01 min 24 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 116446325 heartbeat IPC: 0.0905 cumulative IPC: 0.0905 (Simulation time: 00 hr 13 min 05 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 224982476 heartbeat IPC: 0.09214 cumulative IPC: 0.09131 (Simulation time: 00 hr 24 min 44 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 332563096 heartbeat IPC: 0.09295 cumulative IPC: 0.09185 (Simulation time: 00 hr 35 min 58 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 440671414 heartbeat IPC: 0.0925 cumulative IPC: 0.09201 (Simulation time: 00 hr 47 min 37 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 547748620 heartbeat IPC: 0.09339 cumulative IPC: 0.09229 (Simulation time: 00 hr 59 min 10 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 655894545 heartbeat IPC: 0.09247 cumulative IPC: 0.09232 (Simulation time: 01 hr 10 min 58 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 765774916 heartbeat IPC: 0.09101 cumulative IPC: 0.09213 (Simulation time: 01 hr 20 min 49 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 874061095 heartbeat IPC: 0.09235 cumulative IPC: 0.09215 (Simulation time: 01 hr 26 min 56 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 983455728 heartbeat IPC: 0.09141 cumulative IPC: 0.09207 (Simulation time: 01 hr 34 min 55 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 1085391408 cumulative IPC: 0.09213 (Simulation time: 01 hr 41 min 11 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 1085391408 cumulative IPC: 0.09213 (Simulation time: 01 hr 41 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/pr-5.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.09213 instructions: 100000004 cycles: 1085391408
CPU 0 Branch Prediction Accuracy: 96.33% MPKI: 7.008 Average ROB Occupancy at Mispredict: 254.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 7.008
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 827289299
LQ_STALL: 328
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: 24
NON_REPLAY_LOAD: 56.47521

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 24
NON_REPLAY_LOAD: 827289275

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 14648716

cpu0->cpu0_STLB TOTAL        ACCESS:   12120663 HIT:   12101437 MISS:      19226 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:   12120663 HIT:   12101437 MISS:      19226 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 542.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   22793557 HIT:    8629800 MISS:   14163757 MSHR_MERGE:     421919
cpu0->cpu0_L2C LOAD         ACCESS:   18058891 HIT:    6234667 MISS:   11824224 MSHR_MERGE:      16283
cpu0->cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    4652617 HIT:    2336511 MISS:    2316106 MSHR_MERGE:     405636
cpu0->cpu0_L2C WRITE        ACCESS:      44767 HIT:      44330 MISS:        437 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      37282 HIT:      14292 MISS:      22990 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    4181943 ISSUED:    4181943 USEFUL:    1256770 USELESS:     263851
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 60.32 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13512573 HIT:   13512573 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   13512573 HIT:   13512573 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   40201644 HIT:   21128349 MISS:   19073295 MSHR_MERGE:     506449
cpu0->cpu0_L1D LOAD         ACCESS:   38441351 HIT:   19904367 MISS:   18536984 MSHR_MERGE:     478094
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     527677 HIT:      28648 MISS:     499029 MSHR_MERGE:      28355
cpu0->cpu0_L1D WRITE        ACCESS:    1194128 HIT:    1194128 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      38488 HIT:       1206 MISS:      37282 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:     527677 ISSUED:     527677 USEFUL:     109826 USELESS:     360711
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 48.47 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13512572 HIT:   13512572 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   13512572 HIT:   13512572 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   39374428 HIT:   27080010 MISS:   12294418 MSHR_MERGE:     173756
cpu0->cpu0_DTLB LOAD         ACCESS:   39374428 HIT:   27080010 MISS:   12294418 MSHR_MERGE:     173756
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.859 cycles
cpu0->LLC TOTAL        ACCESS:   13779693 HIT:    7340894 MISS:    6438799 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:   11807941 HIT:    7051225 MISS:    4756716 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    1910470 HIT:     250282 MISS:    1660188 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      38292 HIT:      38127 MISS:        165 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      22990 HIT:       1260 MISS:      21730 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      92458
  ROW_BUFFER_MISS:    6346171
  AVG DBUS CONGESTED CYCLE: 3.951
Channel 0 WQ ROW_BUFFER_HIT:       8012
  ROW_BUFFER_MISS:      29610
  FULL:          0
Channel 0 REFRESHES ISSUED:      90450

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       735825      3708142      4651863      3004294
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0         2375
  STLB miss resolved @ L2C                0            0            0            0        28212
  STLB miss resolved @ LLC                0            0            0            0         2511
  STLB miss resolved @ MEM                0            0            0            0        21268

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 22:35:22] END   suite=gap trace=pr-5 (rc=0)
