[General]
ARRAY_DISPLAY_LIMIT=1024
RADIX=hex
TIME_UNIT=ns
TRACE_LIMIT=65536
VHDL_ENTITY_SCOPE_FILTER=true
VHDL_PACKAGE_SCOPE_FILTER=false
VHDL_BLOCK_SCOPE_FILTER=true
VHDL_PROCESS_SCOPE_FILTER=false
VHDL_PROCEDURE_SCOPE_FILTER=false
VERILOG_MODULE_SCOPE_FILTER=true
VERILOG_PACKAGE_SCOPE_FILTER=false
VERILOG_BLOCK_SCOPE_FILTER=false
VERILOG_TASK_SCOPE_FILTER=false
VERILOG_PROCESS_SCOPE_FILTER=false
INPUT_OBJECT_FILTER=true
OUTPUT_OBJECT_FILTER=true
INOUT_OBJECT_FILTER=true
INTERNAL_OBJECT_FILTER=true
CONSTANT_OBJECT_FILTER=true
VARIABLE_OBJECT_FILTER=true
SCOPE_NAME_COLUMN_WIDTH=75
SCOPE_DESIGN_UNIT_COLUMN_WIDTH=75
SCOPE_BLOCK_TYPE_COLUMN_WIDTH=75
OBJECT_NAME_COLUMN_WIDTH=75
OBJECT_VALUE_COLUMN_WIDTH=272
OBJECT_DATA_TYPE_COLUMN_WIDTH=75
PROCESS_NAME_COLUMN_WIDTH=75
PROCESS_TYPE_COLUMN_WIDTH=75
FRAME_INDEX_COLUMN_WIDTH=75
FRAME_NAME_COLUMN_WIDTH=75
FRAME_FILE_NAME_COLUMN_WIDTH=75
FRAME_LINE_NUM_COLUMN_WIDTH=75
LOCAL_NAME_COLUMN_WIDTH=75
LOCAL_VALUE_COLUMN_WIDTH=75
INPUT_LOCAL_FILTER=1
OUTPUT_LOCAL_FILTER=1
INOUT_LOCAL_FILTER=1
INTERNAL_LOCAL_FILTER=1
CONSTANT_LOCAL_FILTER=1
VARIABLE_LOCAL_FILTER=1
[Object Radixes]
RADIX_0=bin /Instruction_Memory_VHDL/pc;
RADIX_1=bin /Instruction_Memory_VHDL/instruction;
RADIX_2=bin /Instruction_Memory_VHDL/rom_data;
RADIX_3=bin /Instruction_Memory_VHDL/rom_addr;
RADIX_4=bin /Instruction_Memory_VHDL/rom_data[17];
RADIX_5=bin /Instruction_Memory_VHDL/rom_data[18];
RADIX_6=bin /Instruction_Memory_VHDL/rom_data[19];
RADIX_7=bin /Instruction_Memory_VHDL/rom_data[20];
RADIX_8=bin /Instruction_Memory_VHDL/rom_data[21];
RADIX_9=bin /Instruction_Memory_VHDL/rom_data[22];
RADIX_10=bin /Instruction_Memory_VHDL/rom_data[23];
RADIX_11=bin /Instruction_Memory_VHDL/rom_data[24];
RADIX_12=bin /Instruction_Memory_VHDL/rom_data[25];
RADIX_13=bin /Instruction_Memory_VHDL/rom_data[26];
RADIX_14=bin /Instruction_Memory_VHDL/rom_data[27];
RADIX_15=bin /Instruction_Memory_VHDL/rom_data[28];
RADIX_16=bin /Instruction_Memory_VHDL/rom_data[30];
RADIX_17=bin /Instruction_Memory_VHDL/rom_data[29];
RADIX_18=bin /Instruction_Memory_VHDL/rom_data[31];
RADIX_19=bin /Instruction_Memory_VHDL/rom_data[12];
RADIX_20=bin /Instruction_Memory_VHDL/rom_data[13];
RADIX_21=bin /Instruction_Memory_VHDL/rom_data[14];
RADIX_22=bin /Instruction_Memory_VHDL/rom_data[15];
RADIX_23=bin /Instruction_Memory_VHDL/rom_data[16];
RADIX_24=bin /Instruction_Memory_VHDL/rom_data[11];
RADIX_25=bin /Instruction_Memory_VHDL/rom_data[1];
RADIX_26=bin /Instruction_Memory_VHDL/rom_data[0];
RADIX_27=bin /Instruction_Memory_VHDL/rom_data[2];
RADIX_28=bin /Instruction_Memory_VHDL/rom_data[3];
RADIX_29=bin /Instruction_Memory_VHDL/rom_data[4];
RADIX_30=bin /Instruction_Memory_VHDL/rom_data[5];
RADIX_31=bin /Instruction_Memory_VHDL/rom_data[6];
RADIX_32=bin /Instruction_Memory_VHDL/rom_data[7];
RADIX_33=bin /Instruction_Memory_VHDL/rom_data[8];
RADIX_34=bin /Instruction_Memory_VHDL/rom_data[9];
RADIX_35=bin /Instruction_Memory_VHDL/rom_data[10];
