#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Sep 30 22:12:05 2023
# Process ID: 24740
# Current directory: D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4240 D:\000Mygit\001CourseWare\004IntegratedSystemDesign\Lab\lab1\ChanghongLi_lab1_183\ChanghongLi_lab1_183.xpr
# Log file: D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/vivado.log
# Journal file: D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183'
INFO: [Project 1-313] Project file moved from 'C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-231] Project 'ChanghongLi_lab1_183.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 917.012 ; gain = 141.871
update_compile_order -fileset sources_1
close_project
open_project D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183'
INFO: [Project 1-313] Project file moved from 'C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-231] Project 'ChanghongLi_lab1_183.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
save_project_as ChanghongLi_lab1_182 D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182 -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182'
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab1_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab1_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sim_1/new/lab1_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8437b75df9294a05b9b9c16b39ff57ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1_top_tb_behav xil_defaultlib.lab1_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab1_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab1_top_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim/xsim.dir/lab1_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Sep 30 22:13:52 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab1_top_tb_behav -key {Behavioral:sim_1:Functional:lab1_top_tb} -tclbatch {lab1_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source lab1_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab1_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 964.332 ; gain = 15.992
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab1_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab1_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sim_1/new/lab1_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8437b75df9294a05b9b9c16b39ff57ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1_top_tb_behav xil_defaultlib.lab1_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab1_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab1_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab1_top_tb_behav -key {Behavioral:sim_1:Functional:lab1_top_tb} -tclbatch {lab1_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source lab1_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab1_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 979.512 ; gain = 1.457
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 979.512 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 979.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab1_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab1_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sim_1/new/lab1_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8437b75df9294a05b9b9c16b39ff57ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1_top_tb_behav xil_defaultlib.lab1_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab1_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab1_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab1_top_tb_behav -key {Behavioral:sim_1:Functional:lab1_top_tb} -tclbatch {lab1_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source lab1_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab1_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 993.758 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 994.230 ; gain = 0.473
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab1_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab1_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sim_1/new/lab1_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8437b75df9294a05b9b9c16b39ff57ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1_top_tb_behav xil_defaultlib.lab1_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab1_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab1_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab1_top_tb_behav -key {Behavioral:sim_1:Functional:lab1_top_tb} -tclbatch {lab1_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source lab1_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab1_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 995.922 ; gain = 1.023
run 10 us
run 10 us
run 10 us
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 996.434 ; gain = 0.168
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: lab1_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1110.258 ; gain = 113.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab1_top' [D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/lab1_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FSM' [D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv:45]
	Parameter s0 bound to: 2'b00 
	Parameter s1 bound to: 2'b01 
	Parameter s2 bound to: 2'b10 
	Parameter s3 bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'FSM' (1#1) [D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv:45]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/imports/001req/debouncer.sv:23]
	Parameter threshold bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (2#1) [D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/imports/001req/debouncer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Counter' [D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/Counter.sv:23]
	Parameter N bound to: 4 - type: integer 
ERROR: [Synth 8-91] ambiguous clock in event control [D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/Counter.sv:37]
ERROR: [Synth 8-6156] failed synthesizing module 'Counter' [D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/Counter.sv:23]
ERROR: [Synth 8-6156] failed synthesizing module 'lab1_top' [D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/lab1_top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1151.637 ; gain = 154.438
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: lab1_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1151.637 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab1_top' [D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/lab1_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FSM' [D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv:45]
	Parameter s0 bound to: 2'b00 
	Parameter s1 bound to: 2'b01 
	Parameter s2 bound to: 2'b10 
	Parameter s3 bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'FSM' (1#1) [D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv:45]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/imports/001req/debouncer.sv:23]
	Parameter threshold bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (2#1) [D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/imports/001req/debouncer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Counter' [D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/Counter.sv:23]
	Parameter N bound to: 4 - type: integer 
ERROR: [Synth 8-91] ambiguous clock in event control [D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/Counter.sv:37]
ERROR: [Synth 8-6156] failed synthesizing module 'Counter' [D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/Counter.sv:23]
ERROR: [Synth 8-6156] failed synthesizing module 'lab1_top' [D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/lab1_top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1160.379 ; gain = 8.742
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Sep 30 23:37:13 2023] Launched synth_1...
Run output will be captured here: D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat Sep 30 23:38:26 2023] Launched synth_1...
Run output will be captured here: D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Sep 30 23:39:13 2023] Launched impl_1...
Run output will be captured here: D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Sep 30 23:40:32 2023] Launched impl_1...
Run output will be captured here: D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Warning: Cannot create '3003:microblaze64' GDB server: 

open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1757.879 ; gain = 597.500
set_property PROGRAM.FILE {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.runs/impl_1/lab1_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.runs/impl_1/lab1_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab1_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab1_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sim_1/new/lab1_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8437b75df9294a05b9b9c16b39ff57ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1_top_tb_behav xil_defaultlib.lab1_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab1_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab1_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab1_top_tb_behav -key {Behavioral:sim_1:Functional:lab1_top_tb} -tclbatch {lab1_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source lab1_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab1_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1762.375 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1762.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab1_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab1_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sim_1/new/lab1_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8437b75df9294a05b9b9c16b39ff57ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1_top_tb_behav xil_defaultlib.lab1_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab1_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab1_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab1_top_tb_behav -key {Behavioral:sim_1:Functional:lab1_top_tb} -tclbatch {lab1_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source lab1_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab1_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1762.375 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1762.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab1_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab1_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sim_1/new/lab1_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1762.375 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8437b75df9294a05b9b9c16b39ff57ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1_top_tb_behav xil_defaultlib.lab1_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab1_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab1_top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1762.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab1_top_tb_behav -key {Behavioral:sim_1:Functional:lab1_top_tb} -tclbatch {lab1_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source lab1_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab1_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 1762.375 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1762.375 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.runs/synth_1

launch_runs synth_1 -jobs 8
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv:123]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv:132]
[Sun Oct  1 00:30:33 2023] Launched synth_1...
Run output will be captured here: D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Oct  1 00:35:22 2023] Launched synth_1...
Run output will be captured here: D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Oct  1 00:36:24 2023] Launched synth_1...
Run output will be captured here: D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Oct  1 00:37:36 2023] Launched synth_1...
Run output will be captured here: D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab1_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab1_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sim_1/new/lab1_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8437b75df9294a05b9b9c16b39ff57ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1_top_tb_behav xil_defaultlib.lab1_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab1_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab1_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab1_top_tb_behav -key {Behavioral:sim_1:Functional:lab1_top_tb} -tclbatch {lab1_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source lab1_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab1_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1779.559 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1779.559 ; gain = 0.000
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} 123
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} -line 123
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} 122
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} 125
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} 110
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} 116
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv" Line 110
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} 111
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} -line 110
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} -line 116
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} -line 122
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} -line 111
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} 123
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} -line 125
run all
Stopped at time : 800007 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv" Line 123
step
Stopped at time : 800007 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv" Line 132
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} 111
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} -line 111
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} -line 123
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab1_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab1_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sim_1/new/lab1_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8437b75df9294a05b9b9c16b39ff57ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1_top_tb_behav xil_defaultlib.lab1_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab1_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab1_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab1_top_tb_behav -key {Behavioral:sim_1:Functional:lab1_top_tb} -tclbatch {lab1_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source lab1_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab1_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1779.559 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1779.566 ; gain = 0.008
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} 91
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} -line 91
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct  1 11:09:49 2023...
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
