# Aynschronous-FIFO
Designed a dual-clock asynchronous FIFO using Gray-coded pointers and CDC synchronizers to ensure safe data transfer across clock domains. Verified full/empty logic, pointer rollover, and metastability handling using SystemVerilog, SVA, and coverage-driven testing.
!(image alt)([image_url](https://github.com/rajendragunji24/Aynschronous-FIFO/blob/37d62683a800bc3ad5fd5cb2b50136ec237bb244/waveform1))
!(image alt)([image_url](https://github.com/rajendragunji24/Aynschronous-FIFO/blob/b316a1268664c0de4842174f9e02053b3890d814/waveform2))
!(image alt)(image_url)
