{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529005446468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529005446469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 14 16:44:06 2018 " "Processing started: Thu Jun 14 16:44:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529005446469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529005446469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controle -c controle " "Command: quartus_map --read_settings_files=on --write_settings_files=off controle -c controle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529005446469 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1529005447473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-hardware " "Found design unit 1: relogio-hardware" {  } { { "relogio.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/relogio.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005448489 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/relogio.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005448489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529005448489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cronometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cronometro-hardware " "Found design unit 1: cronometro-hardware" {  } { { "cronometro.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/cronometro.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005448497 ""} { "Info" "ISGN_ENTITY_NAME" "1 cronometro " "Found entity 1: cronometro" {  } { { "cronometro.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/cronometro.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005448497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529005448497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversor_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversor_7seg-hardware " "Found design unit 1: conversor_7seg-hardware" {  } { { "conversor_7seg.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/conversor_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005448507 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversor_7seg " "Found entity 1: conversor_7seg" {  } { { "conversor_7seg.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/conversor_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005448507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529005448507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarme.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarme.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarme-hardware " "Found design unit 1: alarme-hardware" {  } { { "alarme.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/alarme.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005448517 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarme " "Found entity 1: alarme" {  } { { "alarme.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/alarme.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005448517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529005448517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-hardware " "Found design unit 1: controle-hardware" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005448527 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005448527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529005448527 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controle " "Elaborating entity \"controle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1529005448711 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "modeClick controle.vhd(93) " "VHDL Process Statement warning at controle.vhd(93): inferring latch(es) for signal or variable \"modeClick\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1529005448715 "|controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DisplayHEX7 controle.vhd(93) " "VHDL Process Statement warning at controle.vhd(93): inferring latch(es) for signal or variable \"DisplayHEX7\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1529005448715 "|controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DisplayHEX6 controle.vhd(93) " "VHDL Process Statement warning at controle.vhd(93): inferring latch(es) for signal or variable \"DisplayHEX6\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1529005448715 "|controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DisplayHEX5 controle.vhd(93) " "VHDL Process Statement warning at controle.vhd(93): inferring latch(es) for signal or variable \"DisplayHEX5\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1529005448716 "|controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DisplayHEX4 controle.vhd(93) " "VHDL Process Statement warning at controle.vhd(93): inferring latch(es) for signal or variable \"DisplayHEX4\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1529005448716 "|controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DisplayHEX3 controle.vhd(93) " "VHDL Process Statement warning at controle.vhd(93): inferring latch(es) for signal or variable \"DisplayHEX3\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1529005448716 "|controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DisplayHEX2 controle.vhd(93) " "VHDL Process Statement warning at controle.vhd(93): inferring latch(es) for signal or variable \"DisplayHEX2\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1529005448716 "|controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DisplayHEX1 controle.vhd(93) " "VHDL Process Statement warning at controle.vhd(93): inferring latch(es) for signal or variable \"DisplayHEX1\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1529005448716 "|controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DisplayHEX0 controle.vhd(93) " "VHDL Process Statement warning at controle.vhd(93): inferring latch(es) for signal or variable \"DisplayHEX0\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1529005448716 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX0\[0\] controle.vhd(93) " "Inferred latch for \"DisplayHEX0\[0\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448716 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX0\[1\] controle.vhd(93) " "Inferred latch for \"DisplayHEX0\[1\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448717 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX0\[2\] controle.vhd(93) " "Inferred latch for \"DisplayHEX0\[2\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448717 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX0\[3\] controle.vhd(93) " "Inferred latch for \"DisplayHEX0\[3\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448717 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX0\[4\] controle.vhd(93) " "Inferred latch for \"DisplayHEX0\[4\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448717 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX0\[5\] controle.vhd(93) " "Inferred latch for \"DisplayHEX0\[5\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448717 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX0\[6\] controle.vhd(93) " "Inferred latch for \"DisplayHEX0\[6\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448717 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX1\[0\] controle.vhd(93) " "Inferred latch for \"DisplayHEX1\[0\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448717 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX1\[1\] controle.vhd(93) " "Inferred latch for \"DisplayHEX1\[1\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448717 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX1\[2\] controle.vhd(93) " "Inferred latch for \"DisplayHEX1\[2\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448717 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX1\[3\] controle.vhd(93) " "Inferred latch for \"DisplayHEX1\[3\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448717 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX1\[4\] controle.vhd(93) " "Inferred latch for \"DisplayHEX1\[4\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448718 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX1\[5\] controle.vhd(93) " "Inferred latch for \"DisplayHEX1\[5\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448718 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX1\[6\] controle.vhd(93) " "Inferred latch for \"DisplayHEX1\[6\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448718 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX2\[0\] controle.vhd(93) " "Inferred latch for \"DisplayHEX2\[0\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448718 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX2\[1\] controle.vhd(93) " "Inferred latch for \"DisplayHEX2\[1\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448718 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX2\[2\] controle.vhd(93) " "Inferred latch for \"DisplayHEX2\[2\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448718 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX2\[3\] controle.vhd(93) " "Inferred latch for \"DisplayHEX2\[3\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448718 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX2\[4\] controle.vhd(93) " "Inferred latch for \"DisplayHEX2\[4\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448718 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX2\[5\] controle.vhd(93) " "Inferred latch for \"DisplayHEX2\[5\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448718 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX2\[6\] controle.vhd(93) " "Inferred latch for \"DisplayHEX2\[6\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448718 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX3\[0\] controle.vhd(93) " "Inferred latch for \"DisplayHEX3\[0\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448719 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX3\[1\] controle.vhd(93) " "Inferred latch for \"DisplayHEX3\[1\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448719 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX3\[2\] controle.vhd(93) " "Inferred latch for \"DisplayHEX3\[2\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448719 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX3\[3\] controle.vhd(93) " "Inferred latch for \"DisplayHEX3\[3\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448719 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX3\[4\] controle.vhd(93) " "Inferred latch for \"DisplayHEX3\[4\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448719 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX3\[5\] controle.vhd(93) " "Inferred latch for \"DisplayHEX3\[5\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448719 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX3\[6\] controle.vhd(93) " "Inferred latch for \"DisplayHEX3\[6\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448719 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX4\[0\] controle.vhd(93) " "Inferred latch for \"DisplayHEX4\[0\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448719 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX4\[1\] controle.vhd(93) " "Inferred latch for \"DisplayHEX4\[1\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448719 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX4\[2\] controle.vhd(93) " "Inferred latch for \"DisplayHEX4\[2\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448719 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX4\[3\] controle.vhd(93) " "Inferred latch for \"DisplayHEX4\[3\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448720 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX4\[4\] controle.vhd(93) " "Inferred latch for \"DisplayHEX4\[4\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448720 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX4\[5\] controle.vhd(93) " "Inferred latch for \"DisplayHEX4\[5\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448720 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX4\[6\] controle.vhd(93) " "Inferred latch for \"DisplayHEX4\[6\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448720 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX5\[0\] controle.vhd(93) " "Inferred latch for \"DisplayHEX5\[0\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448720 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX5\[1\] controle.vhd(93) " "Inferred latch for \"DisplayHEX5\[1\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448720 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX5\[2\] controle.vhd(93) " "Inferred latch for \"DisplayHEX5\[2\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448720 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX5\[3\] controle.vhd(93) " "Inferred latch for \"DisplayHEX5\[3\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448720 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX5\[4\] controle.vhd(93) " "Inferred latch for \"DisplayHEX5\[4\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448720 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX5\[5\] controle.vhd(93) " "Inferred latch for \"DisplayHEX5\[5\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448720 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX5\[6\] controle.vhd(93) " "Inferred latch for \"DisplayHEX5\[6\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448721 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX6\[0\] controle.vhd(93) " "Inferred latch for \"DisplayHEX6\[0\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448721 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX6\[1\] controle.vhd(93) " "Inferred latch for \"DisplayHEX6\[1\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448721 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX6\[2\] controle.vhd(93) " "Inferred latch for \"DisplayHEX6\[2\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448721 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX6\[3\] controle.vhd(93) " "Inferred latch for \"DisplayHEX6\[3\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448721 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX6\[4\] controle.vhd(93) " "Inferred latch for \"DisplayHEX6\[4\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448721 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX6\[5\] controle.vhd(93) " "Inferred latch for \"DisplayHEX6\[5\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448721 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX6\[6\] controle.vhd(93) " "Inferred latch for \"DisplayHEX6\[6\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448721 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX7\[0\] controle.vhd(93) " "Inferred latch for \"DisplayHEX7\[0\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448721 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX7\[1\] controle.vhd(93) " "Inferred latch for \"DisplayHEX7\[1\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448721 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX7\[2\] controle.vhd(93) " "Inferred latch for \"DisplayHEX7\[2\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448722 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX7\[3\] controle.vhd(93) " "Inferred latch for \"DisplayHEX7\[3\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448722 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX7\[4\] controle.vhd(93) " "Inferred latch for \"DisplayHEX7\[4\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448722 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX7\[5\] controle.vhd(93) " "Inferred latch for \"DisplayHEX7\[5\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448722 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DisplayHEX7\[6\] controle.vhd(93) " "Inferred latch for \"DisplayHEX7\[6\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448722 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modeClick\[0\] controle.vhd(93) " "Inferred latch for \"modeClick\[0\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448722 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modeClick\[1\] controle.vhd(93) " "Inferred latch for \"modeClick\[1\]\" at controle.vhd(93)" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448722 "|controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relogio relogio:RELOG " "Elaborating entity \"relogio\" for hierarchy \"relogio:RELOG\"" {  } { { "controle.vhd" "RELOG" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005448727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor_7seg relogio:RELOG\|conversor_7seg:C7SUS " "Elaborating entity \"conversor_7seg\" for hierarchy \"relogio:RELOG\|conversor_7seg:C7SUS\"" {  } { { "relogio.vhd" "C7SUS" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/relogio.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005448736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cronometro cronometro:CRONO " "Elaborating entity \"cronometro\" for hierarchy \"cronometro:CRONO\"" {  } { { "controle.vhd" "CRONO" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005448765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarme alarme:ALARM " "Elaborating entity \"alarme\" for hierarchy \"alarme:ALARM\"" {  } { { "controle.vhd" "ALARM" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005448814 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "relogioDezenaHoras alarme.vhd(178) " "VHDL Process Statement warning at alarme.vhd(178): signal \"relogioDezenaHoras\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarme.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/alarme.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529005448823 "|controle|alarme:ALARM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "relogioDezenaMinutos alarme.vhd(178) " "VHDL Process Statement warning at alarme.vhd(178): signal \"relogioDezenaMinutos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarme.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/alarme.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529005448824 "|controle|alarme:ALARM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "relogioUnidadeHoras alarme.vhd(178) " "VHDL Process Statement warning at alarme.vhd(178): signal \"relogioUnidadeHoras\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarme.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/alarme.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529005448824 "|controle|alarme:ALARM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "relogioUnidadeMinutos alarme.vhd(178) " "VHDL Process Statement warning at alarme.vhd(178): signal \"relogioUnidadeMinutos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarme.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/alarme.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529005448825 "|controle|alarme:ALARM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "auxDisplayDezenaHoras alarme.vhd(179) " "VHDL Process Statement warning at alarme.vhd(179): signal \"auxDisplayDezenaHoras\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarme.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/alarme.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529005448825 "|controle|alarme:ALARM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "relogioDezenaHoras alarme.vhd(179) " "VHDL Process Statement warning at alarme.vhd(179): signal \"relogioDezenaHoras\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarme.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/alarme.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529005448825 "|controle|alarme:ALARM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "auxDisplayDezenaMinutos alarme.vhd(179) " "VHDL Process Statement warning at alarme.vhd(179): signal \"auxDisplayDezenaMinutos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarme.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/alarme.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529005448826 "|controle|alarme:ALARM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "relogioDezenaMinutos alarme.vhd(179) " "VHDL Process Statement warning at alarme.vhd(179): signal \"relogioDezenaMinutos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarme.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/alarme.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529005448826 "|controle|alarme:ALARM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "auxDisplayUnidadeHoras alarme.vhd(179) " "VHDL Process Statement warning at alarme.vhd(179): signal \"auxDisplayUnidadeHoras\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarme.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/alarme.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529005448827 "|controle|alarme:ALARM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "relogioUnidadeHoras alarme.vhd(179) " "VHDL Process Statement warning at alarme.vhd(179): signal \"relogioUnidadeHoras\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarme.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/alarme.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529005448827 "|controle|alarme:ALARM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "auxDisplayUnidadeMinutos alarme.vhd(179) " "VHDL Process Statement warning at alarme.vhd(179): signal \"auxDisplayUnidadeMinutos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarme.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/alarme.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529005448828 "|controle|alarme:ALARM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "relogioUnidadeMinutos alarme.vhd(179) " "VHDL Process Statement warning at alarme.vhd(179): signal \"relogioUnidadeMinutos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarme.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/alarme.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529005448828 "|controle|alarme:ALARM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Alarma alarme.vhd(68) " "VHDL Process Statement warning at alarme.vhd(68): inferring latch(es) for signal or variable \"Alarma\", which holds its previous value in one or more paths through the process" {  } { { "alarme.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/alarme.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1529005448829 "|controle|alarme:ALARM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROLE_ALARME:Alarma alarme.vhd(187) " "Inferred latch for \"CONTROLE_ALARME:Alarma\" at alarme.vhd(187)" {  } { { "alarme.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/alarme.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529005448840 "|controle|alarme:ALARM"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX1\[0\]\$latch " "LATCH primitive \"DisplayHEX1\[0\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX1\[1\]\$latch " "LATCH primitive \"DisplayHEX1\[1\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX1\[2\]\$latch " "LATCH primitive \"DisplayHEX1\[2\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX1\[3\]\$latch " "LATCH primitive \"DisplayHEX1\[3\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX1\[4\]\$latch " "LATCH primitive \"DisplayHEX1\[4\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX1\[5\]\$latch " "LATCH primitive \"DisplayHEX1\[5\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX1\[6\]\$latch " "LATCH primitive \"DisplayHEX1\[6\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX2\[0\]\$latch " "LATCH primitive \"DisplayHEX2\[0\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX2\[1\]\$latch " "LATCH primitive \"DisplayHEX2\[1\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX2\[2\]\$latch " "LATCH primitive \"DisplayHEX2\[2\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX2\[3\]\$latch " "LATCH primitive \"DisplayHEX2\[3\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX2\[4\]\$latch " "LATCH primitive \"DisplayHEX2\[4\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX2\[5\]\$latch " "LATCH primitive \"DisplayHEX2\[5\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX2\[6\]\$latch " "LATCH primitive \"DisplayHEX2\[6\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX3\[0\]\$latch " "LATCH primitive \"DisplayHEX3\[0\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX3\[1\]\$latch " "LATCH primitive \"DisplayHEX3\[1\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX3\[2\]\$latch " "LATCH primitive \"DisplayHEX3\[2\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX3\[3\]\$latch " "LATCH primitive \"DisplayHEX3\[3\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX3\[4\]\$latch " "LATCH primitive \"DisplayHEX3\[4\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX3\[5\]\$latch " "LATCH primitive \"DisplayHEX3\[5\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX3\[6\]\$latch " "LATCH primitive \"DisplayHEX3\[6\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX4\[0\]\$latch " "LATCH primitive \"DisplayHEX4\[0\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX4\[1\]\$latch " "LATCH primitive \"DisplayHEX4\[1\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX4\[2\]\$latch " "LATCH primitive \"DisplayHEX4\[2\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX4\[3\]\$latch " "LATCH primitive \"DisplayHEX4\[3\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX4\[4\]\$latch " "LATCH primitive \"DisplayHEX4\[4\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX4\[5\]\$latch " "LATCH primitive \"DisplayHEX4\[5\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX4\[6\]\$latch " "LATCH primitive \"DisplayHEX4\[6\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX5\[0\]\$latch " "LATCH primitive \"DisplayHEX5\[0\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX5\[1\]\$latch " "LATCH primitive \"DisplayHEX5\[1\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX5\[2\]\$latch " "LATCH primitive \"DisplayHEX5\[2\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX5\[3\]\$latch " "LATCH primitive \"DisplayHEX5\[3\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX5\[4\]\$latch " "LATCH primitive \"DisplayHEX5\[4\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX5\[5\]\$latch " "LATCH primitive \"DisplayHEX5\[5\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX5\[6\]\$latch " "LATCH primitive \"DisplayHEX5\[6\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX6\[0\]\$latch " "LATCH primitive \"DisplayHEX6\[0\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX6\[1\]\$latch " "LATCH primitive \"DisplayHEX6\[1\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX6\[2\]\$latch " "LATCH primitive \"DisplayHEX6\[2\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX6\[3\]\$latch " "LATCH primitive \"DisplayHEX6\[3\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX6\[4\]\$latch " "LATCH primitive \"DisplayHEX6\[4\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX6\[5\]\$latch " "LATCH primitive \"DisplayHEX6\[5\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX6\[6\]\$latch " "LATCH primitive \"DisplayHEX6\[6\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX7\[0\]\$latch " "LATCH primitive \"DisplayHEX7\[0\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX7\[1\]\$latch " "LATCH primitive \"DisplayHEX7\[1\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX7\[2\]\$latch " "LATCH primitive \"DisplayHEX7\[2\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX7\[3\]\$latch " "LATCH primitive \"DisplayHEX7\[3\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX7\[4\]\$latch " "LATCH primitive \"DisplayHEX7\[4\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX7\[5\]\$latch " "LATCH primitive \"DisplayHEX7\[5\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX7\[6\]\$latch " "LATCH primitive \"DisplayHEX7\[6\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX0\[0\]\$latch " "LATCH primitive \"DisplayHEX0\[0\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX0\[1\]\$latch " "LATCH primitive \"DisplayHEX0\[1\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX0\[2\]\$latch " "LATCH primitive \"DisplayHEX0\[2\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX0\[3\]\$latch " "LATCH primitive \"DisplayHEX0\[3\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX0\[4\]\$latch " "LATCH primitive \"DisplayHEX0\[4\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX0\[5\]\$latch " "LATCH primitive \"DisplayHEX0\[5\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayHEX0\[6\]\$latch " "LATCH primitive \"DisplayHEX0\[6\]\$latch\" is permanently enabled" {  } { { "controle.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/controle.vhd" 93 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1529005449425 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "relogio:RELOG\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"relogio:RELOG\|Div2\"" {  } { { "relogio.vhd" "Div2" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/relogio.vhd" 149 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529005450032 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alarme:ALARM\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alarme:ALARM\|Div1\"" {  } { { "alarme.vhd" "Div1" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/alarme.vhd" 162 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529005450032 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "relogio:RELOG\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"relogio:RELOG\|Div1\"" {  } { { "relogio.vhd" "Div1" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/relogio.vhd" 146 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529005450032 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alarme:ALARM\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alarme:ALARM\|Div0\"" {  } { { "alarme.vhd" "Div0" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/alarme.vhd" 159 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529005450032 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "relogio:RELOG\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"relogio:RELOG\|Mod2\"" {  } { { "relogio.vhd" "Mod2" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/relogio.vhd" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529005450032 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alarme:ALARM\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alarme:ALARM\|Mod1\"" {  } { { "alarme.vhd" "Mod1" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/alarme.vhd" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529005450032 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "relogio:RELOG\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"relogio:RELOG\|Mod1\"" {  } { { "relogio.vhd" "Mod1" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/relogio.vhd" 147 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529005450032 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alarme:ALARM\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alarme:ALARM\|Mod0\"" {  } { { "alarme.vhd" "Mod0" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/alarme.vhd" 160 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529005450032 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cronometro:CRONO\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cronometro:CRONO\|Mod0\"" {  } { { "cronometro.vhd" "Mod0" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/cronometro.vhd" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529005450032 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cronometro:CRONO\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cronometro:CRONO\|Div0\"" {  } { { "cronometro.vhd" "Div0" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/cronometro.vhd" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529005450032 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "relogio:RELOG\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"relogio:RELOG\|Mod0\"" {  } { { "relogio.vhd" "Mod0" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/relogio.vhd" 144 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529005450032 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cronometro:CRONO\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cronometro:CRONO\|Mod1\"" {  } { { "cronometro.vhd" "Mod1" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/cronometro.vhd" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529005450032 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "relogio:RELOG\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"relogio:RELOG\|Div0\"" {  } { { "relogio.vhd" "Div0" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/relogio.vhd" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529005450032 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cronometro:CRONO\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cronometro:CRONO\|Div1\"" {  } { { "cronometro.vhd" "Div1" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/cronometro.vhd" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529005450032 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cronometro:CRONO\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cronometro:CRONO\|Mod2\"" {  } { { "cronometro.vhd" "Mod2" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/cronometro.vhd" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529005450032 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cronometro:CRONO\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cronometro:CRONO\|Div2\"" {  } { { "cronometro.vhd" "Div2" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/cronometro.vhd" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529005450032 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cronometro:CRONO\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cronometro:CRONO\|Mod3\"" {  } { { "cronometro.vhd" "Mod3" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/cronometro.vhd" 98 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529005450032 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cronometro:CRONO\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cronometro:CRONO\|Div3\"" {  } { { "cronometro.vhd" "Div3" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/cronometro.vhd" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529005450032 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1529005450032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "relogio:RELOG\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"relogio:RELOG\|lpm_divide:Div2\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/relogio.vhd" 149 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529005450181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "relogio:RELOG\|lpm_divide:Div2 " "Instantiated megafunction \"relogio:RELOG\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005450182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005450182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005450182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005450182 ""}  } { { "relogio.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/relogio.vhd" 149 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529005450182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ucm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ucm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ucm " "Found entity 1: lpm_divide_ucm" {  } { { "db/lpm_divide_ucm.tdf" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/db/lpm_divide_ucm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005450317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529005450317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005450370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529005450370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/db/alt_u_div_ive.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005450429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529005450429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005450603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529005450603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005450770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529005450770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "relogio:RELOG\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"relogio:RELOG\|lpm_divide:Div1\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/relogio.vhd" 146 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529005450836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "relogio:RELOG\|lpm_divide:Div1 " "Instantiated megafunction \"relogio:RELOG\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005450837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005450837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005450837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005450837 ""}  } { { "relogio.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/relogio.vhd" 146 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529005450837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005451005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529005451005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005451048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529005451048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/db/alt_u_div_kve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005451120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529005451120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "relogio:RELOG\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"relogio:RELOG\|lpm_divide:Mod2\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/relogio.vhd" 150 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529005451196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "relogio:RELOG\|lpm_divide:Mod2 " "Instantiated megafunction \"relogio:RELOG\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005451197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005451197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005451197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005451197 ""}  } { { "relogio.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/relogio.vhd" 150 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529005451197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005451350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529005451350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005451407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529005451407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_lve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_lve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_lve " "Found entity 1: alt_u_div_lve" {  } { { "db/alt_u_div_lve.tdf" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/db/alt_u_div_lve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005451479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529005451479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "relogio:RELOG\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"relogio:RELOG\|lpm_divide:Mod1\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/relogio.vhd" 147 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529005451568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "relogio:RELOG\|lpm_divide:Mod1 " "Instantiated megafunction \"relogio:RELOG\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005451568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005451568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005451568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005451568 ""}  } { { "relogio.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/relogio.vhd" 147 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529005451568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005451716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529005451716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005451761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529005451761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005451810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529005451810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cronometro:CRONO\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"cronometro:CRONO\|lpm_divide:Mod0\"" {  } { { "cronometro.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/cronometro.vhd" 89 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529005451889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cronometro:CRONO\|lpm_divide:Mod0 " "Instantiated megafunction \"cronometro:CRONO\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005451889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005451889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005451889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005451889 ""}  } { { "cronometro.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/cronometro.vhd" 89 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529005451889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/db/lpm_divide_65m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005452033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529005452033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005452076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529005452076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/db/alt_u_div_sve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005452125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529005452125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cronometro:CRONO\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"cronometro:CRONO\|lpm_divide:Div0\"" {  } { { "cronometro.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/cronometro.vhd" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529005452164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cronometro:CRONO\|lpm_divide:Div0 " "Instantiated megafunction \"cronometro:CRONO\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005452164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005452164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005452164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529005452164 ""}  } { { "cronometro.vhd" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/cronometro.vhd" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529005452164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005452321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529005452321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005452368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529005452368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/Hemerson/Downloads/ProjetoRelogioDigital-master/ProjetoRelogioDigital-master/controle/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529005452442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529005452442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alarme:ALARM\|\\CONTROLE_ALARME:Alarma " "Latch alarme:ALARM\|\\CONTROLE_ALARME:Alarma has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alarme:ALARM\|\\CONTROLE_ALARME:AlarmeAtivo " "Ports D and ENA on the latch are fed by the same signal alarme:ALARM\|\\CONTROLE_ALARME:AlarmeAtivo" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529005453698 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529005453698 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1529005455664 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1529005456477 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529005456477 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1403 " "Implemented 1403 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1529005456736 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1529005456736 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1335 " "Implemented 1335 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1529005456736 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1529005456736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529005456795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 14 16:44:16 2018 " "Processing ended: Thu Jun 14 16:44:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529005456795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529005456795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529005456795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529005456795 ""}
