Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: error_Magnitude.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "error_Magnitude.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "error_Magnitude"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : error_Magnitude
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\my_files\course\projects\RS_decoder\Verilog\Error_Magnitude\error_Magnitude.v" into library work
Parsing module <error_Magnitude>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <error_Magnitude>.
Reading initialization file \"alpha.txt\".
Reading initialization file \"tuple.txt\".

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <error_Magnitude>.
    Related source file is "E:\my_files\course\projects\RS_decoder\Verilog\Error_Magnitude\error_Magnitude.v".
WARNING:Xst:2999 - Signal 'alpha', unconnected in block 'error_Magnitude', is tied to its initial value.
WARNING:Xst:2999 - Signal 'tuple', unconnected in block 'error_Magnitude', is tied to its initial value.
    Found 4-bit register for signal <j>.
    Found 64-bit register for signal <n0224[63:0]>.
    Found 64-bit register for signal <n0223>.
    Found 4-bit register for signal <i>.
    Found 8-bit subtractor for signal <PWR_1_o_j[3]_sub_43_OUT> created at line 78.
    Found 8-bit subtractor for signal <j[3]_i[3]_sub_66_OUT> created at line 81.
    Found 8-bit subtractor for signal <PWR_1_o_i[3]_sub_88_OUT> created at line 84.
    Found 8-bit subtractor for signal <i[3]_j[3]_sub_111_OUT> created at line 87.
    Found 8-bit subtractor for signal <PWR_1_o_j[3]_sub_130_OUT> created at line 90.
    Found 4-bit subtractor for signal <PWR_1_o_i[3]_sub_151_OUT> created at line 93.
    Found 8-bit subtractor for signal <num[1][7]_denum[1][7]_sub_175_OUT> created at line 98.
    Found 8-bit subtractor for signal <denum[1][7]_num[1][7]_sub_176_OUT> created at line 98.
    Found 8-bit subtractor for signal <PWR_1_o_denum[1][7]_sub_177_OUT> created at line 98.
    Found 8-bit subtractor for signal <num[2][7]_denum[2][7]_sub_180_OUT> created at line 99.
    Found 8-bit subtractor for signal <denum[2][7]_num[2][7]_sub_181_OUT> created at line 99.
    Found 8-bit subtractor for signal <PWR_1_o_denum[2][7]_sub_182_OUT> created at line 99.
    Found 8-bit subtractor for signal <num[3][7]_denum[3][7]_sub_185_OUT> created at line 100.
    Found 8-bit subtractor for signal <denum[3][7]_num[3][7]_sub_186_OUT> created at line 100.
    Found 8-bit subtractor for signal <PWR_1_o_denum[3][7]_sub_187_OUT> created at line 100.
    Found 8-bit subtractor for signal <num[4][7]_denum[4][7]_sub_190_OUT> created at line 101.
    Found 8-bit subtractor for signal <denum[4][7]_num[4][7]_sub_191_OUT> created at line 101.
    Found 8-bit subtractor for signal <PWR_1_o_denum[4][7]_sub_192_OUT> created at line 101.
    Found 8-bit subtractor for signal <num[5][7]_denum[5][7]_sub_195_OUT> created at line 102.
    Found 8-bit subtractor for signal <denum[5][7]_num[5][7]_sub_196_OUT> created at line 102.
    Found 8-bit subtractor for signal <PWR_1_o_denum[5][7]_sub_197_OUT> created at line 102.
    Found 8-bit subtractor for signal <num[6][7]_denum[6][7]_sub_200_OUT> created at line 103.
    Found 8-bit subtractor for signal <denum[6][7]_num[6][7]_sub_201_OUT> created at line 103.
    Found 8-bit subtractor for signal <PWR_1_o_denum[6][7]_sub_202_OUT> created at line 103.
    Found 8-bit subtractor for signal <num[7][7]_denum[7][7]_sub_205_OUT> created at line 104.
    Found 8-bit subtractor for signal <denum[7][7]_num[7][7]_sub_206_OUT> created at line 104.
    Found 8-bit subtractor for signal <PWR_1_o_denum[7][7]_sub_207_OUT> created at line 104.
    Found 8-bit subtractor for signal <num[8][7]_denum[8][7]_sub_210_OUT> created at line 105.
    Found 8-bit subtractor for signal <denum[8][7]_num[8][7]_sub_211_OUT> created at line 105.
    Found 8-bit subtractor for signal <PWR_1_o_denum[8][7]_sub_212_OUT> created at line 105.
    Found 4-bit adder for signal <i[3]_GND_1_o_add_19_OUT> created at line 56.
    Found 4-bit adder for signal <j[3]_GND_1_o_add_21_OUT> created at line 60.
    Found 8-bit adder for signal <n0372> created at line 79.
    Found 8-bit adder for signal <j[3]_GND_1_o_add_52_OUT> created at line 79.
    Found 8-bit adder for signal <j[3]_j[3]_add_69_OUT> created at line 81.
    Found 8-bit adder for signal <n0380> created at line 85.
    Found 8-bit adder for signal <j[3]_GND_1_o_add_97_OUT> created at line 85.
    Found 8-bit adder for signal <j[3]_i[3]_add_114_OUT> created at line 87.
    Found 8-bit adder for signal <j[3]_GND_1_o_add_137_OUT> created at line 91.
    Found 8-bit adder for signal <n0385> created at line 93.
    Found 256x8-bit dual-port Read Only RAM <Mram_alpha> for signal <alpha>.
    Found 256x8-bit dual-port Read Only RAM <Mram_tuple> for signal <tuple>.
    Found 8-bit 9-to-1 multiplexer for signal <PWR_1_o_X_1_o_wide_mux_151_OUT> created at line 93.
    Found 4-bit comparator greater for signal <n0018> created at line 55
    Found 4-bit comparator lessequal for signal <j[3]_PWR_1_o_LessThan_21_o> created at line 58
    Found 4-bit comparator equal for signal <n0031> created at line 76
    Found 8-bit comparator greater for signal <i[3]_j[3]_LessThan_35_o> created at line 77
    Found 8-bit comparator greater for signal <PWR_1_o_j[3]_LessThan_44_o> created at line 78
    Found 8-bit comparator greater for signal <PWR_1_o_j[3]_LessThan_89_o> created at line 84
    Found 8-bit comparator greater for signal <PWR_1_o_j[3]_LessThan_131_o> created at line 90
    Found 8-bit comparator greater for signal <denum[1][7]_num[1][7]_LessThan_174_o> created at line 98
    Found 8-bit comparator greater for signal <denum[2][7]_num[2][7]_LessThan_179_o> created at line 99
    Found 8-bit comparator greater for signal <denum[3][7]_num[3][7]_LessThan_184_o> created at line 100
    Found 8-bit comparator greater for signal <denum[4][7]_num[4][7]_LessThan_189_o> created at line 101
    Found 8-bit comparator greater for signal <denum[5][7]_num[5][7]_LessThan_194_o> created at line 102
    Found 8-bit comparator greater for signal <denum[6][7]_num[6][7]_LessThan_199_o> created at line 103
    Found 8-bit comparator greater for signal <denum[7][7]_num[7][7]_LessThan_204_o> created at line 104
    Found 8-bit comparator greater for signal <denum[8][7]_num[8][7]_LessThan_209_o> created at line 105
    Summary:
	inferred   7 RAM(s).
	inferred  32 Adder/Subtractor(s).
	inferred 136 D-type flip-flop(s).
	inferred  15 Comparator(s).
	inferred  99 Multiplexer(s).
Unit <error_Magnitude> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 256x8-bit dual-port Read Only RAM                     : 6
 256x8-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 32
 4-bit adder                                           : 2
 4-bit subtractor                                      : 1
 8-bit adder                                           : 8
 8-bit subtractor                                      : 21
# Registers                                            : 4
 4-bit register                                        : 2
 64-bit register                                       : 2
# Comparators                                          : 15
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 12
# Multiplexers                                         : 99
 4-bit 2-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 5
 8-bit 2-to-1 multiplexer                              : 92
 8-bit 9-to-1 multiplexer                              : 1
# Xors                                                 : 8
 8-bit xor2                                            : 8

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <error_Magnitude>.
The following registers are absorbed into counter <j>: 1 register on signal <j>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PWR_1_o_X_1_o_wide_mux_151_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <j[3]_GND_1_o_add_137_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <j[3]_i[3]_sub_66_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <i[3]_j[3]_sub_111_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0385>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PWR_1_o_j[3]_xor_139_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <PWR_1_o_j[3]_xor_157_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <j[3]_GND_1_o_xor_40_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <j[3]_GND_1_o_xor_49_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <j[3]_GND_1_o_xor_67_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <i[3]_GND_1_o_xor_85_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tuple2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <i[3]_GND_1_o_xor_94_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <i[3]_GND_1_o_xor_112_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <error_Magnitude> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 256x8-bit dual-port distributed Read Only RAM         : 6
 256x8-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 28
 4-bit subtractor                                      : 1
 8-bit adder                                           : 4
 8-bit adder carry in                                  : 2
 8-bit subtractor                                      : 21
# Counters                                             : 2
 4-bit up counter                                      : 2
# Registers                                            : 128
 Flip-Flops                                            : 128
# Comparators                                          : 15
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 12
# Multiplexers                                         : 98
 64-bit 2-to-1 multiplexer                             : 5
 8-bit 2-to-1 multiplexer                              : 92
 8-bit 9-to-1 multiplexer                              : 1
# Xors                                                 : 8
 8-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <error_Magnitude> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block error_Magnitude, actual ratio is 3.
FlipFlop i_0 has been replicated 2 time(s)
FlipFlop i_1 has been replicated 1 time(s)
FlipFlop i_2 has been replicated 2 time(s)
FlipFlop i_3 has been replicated 1 time(s)
FlipFlop j_0 has been replicated 3 time(s)
FlipFlop j_1 has been replicated 2 time(s)
FlipFlop j_2 has been replicated 3 time(s)
FlipFlop j_3 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 152
 Flip-Flops                                            : 152

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : error_Magnitude.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1274
#      GND                         : 1
#      INV                         : 5
#      LUT2                        : 86
#      LUT3                        : 107
#      LUT4                        : 218
#      LUT5                        : 205
#      LUT6                        : 280
#      MUXCY                       : 161
#      MUXF7                       : 18
#      MUXF8                       : 8
#      VCC                         : 1
#      XORCY                       : 184
# FlipFlops/Latches                : 152
#      FD                          : 64
#      FDRE                        : 17
#      FDSE                        : 71
# RAMS                             : 96
#      RAM128X1D                   : 96
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 193
#      IBUF                        : 129
#      OBUF                        : 64

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             152  out of  54576     0%  
 Number of Slice LUTs:                 1285  out of  27288     4%  
    Number used as Logic:               901  out of  27288     3%  
    Number used as Memory:              384  out of   6408     5%  
       Number used as RAM:              384

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1295
   Number with an unused Flip Flop:    1143  out of   1295    88%  
   Number with an unused LUT:            10  out of   1295     0%  
   Number of fully used LUT-FF pairs:   142  out of   1295    10%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         194
 Number of bonded IOBs:                 194  out of    218    88%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 152   |
zed<1><1>                          | NONE(Mram_tuple123)    | 96    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.736ns (Maximum Frequency: 93.148MHz)
   Minimum input arrival time before clock: 11.515ns
   Maximum output required time after clock: 8.493ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 10.736ns (frequency: 93.148MHz)
  Total number of paths / destination ports: 1123890 / 240
-------------------------------------------------------------------------
Delay:               10.736ns (Levels of Logic = 24)
  Source:            j_2_1 (FF)
  Destination:       denum_8_6 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: j_2_1 to denum_8_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            16   0.447   1.109  j_2_1 (j_2_1)
     LUT5:I3->O            3   0.203   0.755  Mmux_n038722 (Mmux_n038721)
     LUT5:I3->O            3   0.203   0.651  Mmux_n038723 (n0387<0>)
     LUT6:I5->O            1   0.205   0.000  Msub_i[3]_j[3]_sub_111_OUT_lut<0> (Msub_i[3]_j[3]_sub_111_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Msub_i[3]_j[3]_sub_111_OUT_cy<0> (Msub_i[3]_j[3]_sub_111_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[3]_j[3]_sub_111_OUT_cy<1> (Msub_i[3]_j[3]_sub_111_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[3]_j[3]_sub_111_OUT_cy<2> (Msub_i[3]_j[3]_sub_111_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[3]_j[3]_sub_111_OUT_cy<3> (Msub_i[3]_j[3]_sub_111_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[3]_j[3]_sub_111_OUT_cy<4> (Msub_i[3]_j[3]_sub_111_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Msub_i[3]_j[3]_sub_111_OUT_cy<5> (Msub_i[3]_j[3]_sub_111_OUT_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  Msub_i[3]_j[3]_sub_111_OUT_cy<6> (Msub_i[3]_j[3]_sub_111_OUT_cy<6>)
     XORCY:CI->O           8   0.180   0.803  Msub_i[3]_j[3]_sub_111_OUT_xor<7> (i[3]_j[3]_sub_111_OUT<7>)
     LUT3:I2->O           24   0.205   1.173  inst_LPM_MUX31111 (i[3]_read_port_84_OUT<7>)
     LUT3:I2->O            1   0.205   0.580  inst_LPM_MUX5611 (n0383<0>)
     LUT6:I5->O            1   0.205   0.000  Madd_j[3]_i[3]_add_114_OUT_lut<0> (Madd_j[3]_i[3]_add_114_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_j[3]_i[3]_add_114_OUT_cy<0> (Madd_j[3]_i[3]_add_114_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_j[3]_i[3]_add_114_OUT_cy<1> (Madd_j[3]_i[3]_add_114_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_j[3]_i[3]_add_114_OUT_cy<2> (Madd_j[3]_i[3]_add_114_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_j[3]_i[3]_add_114_OUT_cy<3> (Madd_j[3]_i[3]_add_114_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_j[3]_i[3]_add_114_OUT_cy<4> (Madd_j[3]_i[3]_add_114_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_j[3]_i[3]_add_114_OUT_cy<5> (Madd_j[3]_i[3]_add_114_OUT_cy<5>)
     XORCY:CI->O           2   0.180   0.617  Madd_j[3]_i[3]_add_114_OUT_xor<6> (j[3]_i[3]_add_114_OUT<6>)
     LUT6:I5->O            1   0.205   0.944  Mmux_denum[1][7]_denum[1][7]_mux_125_OUT151_SW0_SW0 (N91)
     LUT6:I0->O            8   0.203   0.803  Mmux_denum[1][7]_denum[1][7]_mux_125_OUT151 (Mmux_denum[1][7]_denum[1][7]_mux_125_OUT151)
     LUT6:I5->O            1   0.205   0.000  Mmux_denum[1][7]_denum[1][7]_mux_125_OUT611 (denum[1][7]_denum[1][7]_mux_125_OUT<6>)
     FDSE:D                    0.102          denum_8_6
    ----------------------------------------
    Total                     10.736ns (3.301ns logic, 7.435ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 1239384 / 216
-------------------------------------------------------------------------
Offset:              11.515ns (Levels of Logic = 18)
  Source:            el1<0> (PAD)
  Destination:       denum_8_5 (FF)
  Destination Clock: Clk rising

  Data Path: el1<0> to denum_8_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.961  el1_0_IBUF (el1_0_IBUF)
     LUT5:I0->O            2   0.203   0.721  Mmux_i[3]_X_1_o_wide_mux_108_OUT22 (Mmux_i[3]_X_1_o_wide_mux_108_OUT21)
     LUT5:I3->O            2   0.203   0.617  Mmux_i[3]_X_1_o_wide_mux_108_OUT23 (i[3]_X_1_o_wide_mux_108_OUT<0>)
     LUT6:I5->O            1   0.205   0.000  Msub_j[3]_i[3]_sub_66_OUT_lut<0> (Msub_j[3]_i[3]_sub_66_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Msub_j[3]_i[3]_sub_66_OUT_cy<0> (Msub_j[3]_i[3]_sub_66_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Msub_j[3]_i[3]_sub_66_OUT_cy<1> (Msub_j[3]_i[3]_sub_66_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Msub_j[3]_i[3]_sub_66_OUT_cy<2> (Msub_j[3]_i[3]_sub_66_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Msub_j[3]_i[3]_sub_66_OUT_cy<3> (Msub_j[3]_i[3]_sub_66_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Msub_j[3]_i[3]_sub_66_OUT_cy<4> (Msub_j[3]_i[3]_sub_66_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Msub_j[3]_i[3]_sub_66_OUT_cy<5> (Msub_j[3]_i[3]_sub_66_OUT_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  Msub_j[3]_i[3]_sub_66_OUT_cy<6> (Msub_j[3]_i[3]_sub_66_OUT_cy<6>)
     XORCY:CI->O           8   0.180   0.803  Msub_j[3]_i[3]_sub_66_OUT_xor<7> (j[3]_i[3]_sub_66_OUT<7>)
     LUT3:I2->O           24   0.205   1.173  inst_LPM_MUX2311 (j[3]_read_port_39_OUT<7>)
     LUT3:I2->O            2   0.205   0.721  inst_LPM_MUX6811 (j[3]_read_port_41_OUT<4>)
     LUT4:I2->O            1   0.203   0.924  PWR_1_o_j[3]_LessThan_44_o1_SW0 (N52)
     LUT5:I0->O            8   0.203   1.167  PWR_1_o_j[3]_LessThan_44_o21 (PWR_1_o_j[3]_LessThan_44_o)
     LUT6:I0->O            8   0.203   0.803  Mmux_denum[1][7]_denum[1][7]_mux_125_OUT141 (Mmux_denum[1][7]_denum[1][7]_mux_125_OUT141)
     LUT6:I5->O            1   0.205   0.000  Mmux_denum[1][7]_denum[1][7]_mux_125_OUT581 (denum[1][7]_denum[1][7]_mux_125_OUT<61>)
     FDSE:D                    0.102          denum_8_61
    ----------------------------------------
    Total                     11.515ns (3.625ns logic, 7.890ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'zed<1><1>'
  Total number of paths / destination ports: 130880 / 672
-------------------------------------------------------------------------
Offset:              9.828ns (Levels of Logic = 9)
  Source:            el1<0> (PAD)
  Destination:       Mram_tuple316 (RAM)
  Destination Clock: zed<1><1> rising

  Data Path: el1<0> to Mram_tuple316
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.961  el1_0_IBUF (el1_0_IBUF)
     LUT5:I0->O            3   0.203   0.755  Mmux_n038722 (Mmux_n038721)
     LUT5:I3->O            3   0.203   0.650  Mmux_n038723 (n0387<0>)
     MUXCY:DI->O           1   0.145   0.000  Madd_n0385_cy<0> (Madd_n0385_cy<0>)
     XORCY:CI->O          39   0.180   1.496  Madd_n0385_xor<1> (Madd_j[3]_GND_1_o_add_137_OUT_lut<1>)
     LUT3:I1->O            1   0.203   0.580  Madd_j[3]_GND_1_o_add_137_OUT_cy<5>11_SW0 (N296)
     LUT6:I5->O            8   0.205   1.031  Madd_j[3]_GND_1_o_add_137_OUT_xor<7>11 (j[3]_GND_1_o_add_137_OUT<7>)
     LUT3:I0->O            1   0.205   0.580  inst_LPM_MUX8112 (j[3]_read_port_138_OUT<0>)
     LUT2:I1->O           16   0.205   1.004  Mxor_PWR_1_o_j[3]_xor_139_OUT_0_xo<0>1 (PWR_1_o_j[3]_xor_139_OUT<0>)
     RAM128X1D:A0              0.000          Mram_tuple32
    ----------------------------------------
    Total                      9.828ns (2.771ns logic, 7.057ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 20800 / 64
-------------------------------------------------------------------------
Offset:              8.493ns (Levels of Logic = 13)
  Source:            denum_8_5 (FF)
  Destination:       em8<7> (PAD)
  Source Clock:      Clk rising

  Data Path: denum_8_5 to em8<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            10   0.447   1.201  denum_8_5 (denum_8_5)
     LUT6:I1->O            1   0.203   0.580  denum[8][7]_num[8][7]_LessThan_209_o22 (denum[8][7]_num[8][7]_LessThan_209_o21)
     LUT6:I5->O            9   0.205   0.830  denum[8][7]_num[8][7]_LessThan_209_o24 (denum[8][7]_num[8][7]_LessThan_209_o23)
     LUT4:I3->O            7   0.205   1.002  denum[8][7]_num[8][7]_LessThan_209_o25 (denum[8][7]_num[8][7]_LessThan_209_o)
     LUT4:I1->O            1   0.205   0.000  Mmux_em8_rs_lut<0> (Mmux_em8_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mmux_em8_rs_cy<0> (Mmux_em8_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_em8_rs_cy<1> (Mmux_em8_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_em8_rs_cy<2> (Mmux_em8_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_em8_rs_cy<3> (Mmux_em8_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_em8_rs_cy<4> (Mmux_em8_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_em8_rs_cy<5> (Mmux_em8_rs_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  Mmux_em8_rs_cy<6> (Mmux_em8_rs_cy<6>)
     XORCY:CI->O           1   0.180   0.579  Mmux_em8_rs_xor<7> (em8_7_OBUF)
     OBUF:I->O                 2.571          em8_7_OBUF (em8<7>)
    ----------------------------------------
    Total                      8.493ns (4.302ns logic, 4.191ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   10.736|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock zed<1><1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    9.308|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.68 secs
 
--> 

Total memory usage is 264612 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    9 (   0 filtered)

