//
//Written by GowinSynthesis
//Product Version "GowinSynthesis V1.9.2.01Beta"
//Wed Nov 03 08:19:10 2021

//Source file index table:
//file0 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v"
//file1 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v"
//file2 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v"
//file3 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_core.v"
//file4 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_noise_generator.v"
//file5 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_ram.v"
//file6 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v"
//file7 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v"
//file8 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_tone_generator.v"
//file9 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v"
//file10 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v"
//file11 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v"
//file12 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_noise_generator_4ch.v"
//file13 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v"
//file14 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_tone_generator_5ch.v"
`timescale 100 ps/100 ps
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator  (o_83,o_87,o_23,o_85,o_89,o_17,o_15,reg_wts_enable,o_607,\ff_counter_a[18] ,\ff_counter_a[13] ,\ff_counter_a[11] ,o,\ff_counter_d[10] ,\ff_counter_d[6] ,\ff_state_a[1] ,ch_d0_key_off,\ff_active[1] ,\ff_active[2] ,\ff_counter_a[2] ,\ff_counter_a[3] ,ch_a0_key_on,\ff_counter_d[4] ,\ff_counter_a[5] ,\ff_state_a[0] ,\ff_counter_a[19] ,\ff_counter_b[18] ,\ff_counter_c[18] ,\ff_active[0] ,o_39,\ff_counter_d[18] ,\ff_counter_e[18] ,\w_sram_a0[7] ,\ff_counter_a[17] ,\ff_counter_d[16] ,\ff_counter_a[15] ,\ff_counter_d[14] ,\ff_counter_d[13] ,\ff_counter_e[13] ,\ff_counter_b[13] ,\ff_counter_c[13] ,\ff_counter_b[11] ,\ff_counter_c[11] ,\ff_counter_d[11] ,\ff_counter_e[11] ,\ff_counter_a[10] ,\ff_counter_e[10] ,\w_sram_a0[9] ,\ff_counter_b[10] ,\ff_counter_c[10] ,\ff_counter_a[7] ,\ff_counter_b[6] ,\ff_counter_c[6] ,\ff_counter_a[6] ,\ff_counter_e[6] ,\ff_state_d[1] ,\ff_state_e[1] ,\ff_state_b[1] ,\ff_state_c[1] ,\ff_state_a[2] ,o_43,o_41,o_47,o_49,o_51,ch_b0_key_release,ch_c0_key_release,ch_d0_key_release,ch_a0_key_off,ch_e0_key_off,ch_b0_key_off,ch_c0_key_off,\ff_counter_d[0] ,\ff_counter_e[0] ,\ff_counter_d[1] ,\ff_counter_e[1] ,\ff_counter_d[2] ,\ff_counter_e[2] ,\ff_counter_b[2] ,\ff_counter_c[2] ,\ff_counter_b[3] ,\ff_counter_c[3] ,\ff_counter_d[3] ,\ff_counter_e[3] ,ch_b0_key_on,ch_c0_key_on,ch_d0_key_on,ch_e0_key_on,\ff_counter_a[4] ,\ff_counter_e[4] ,\ff_counter_b[4] ,\ff_counter_c[4] ,\ff_counter_d[5] ,\ff_counter_e[5] ,\ff_counter_b[5] ,\ff_counter_c[5] ,\ff_state_d[0] ,\ff_state_e[0] ,\ff_state_b[0] ,\ff_state_c[0] ,\reg_dr_a0[7] ,\reg_dr_c0[7] ,n311,\reg_sr_a0[7] ,\ff_counter_d[19] ,\ff_counter_e[19] ,\ff_counter_b[19] ,\ff_counter_c[19] ,\ff_counter_d[17] ,\ff_counter_e[17] ,\ff_counter_b[17] ,\ff_counter_c[17] ,\reg_sr_d0[5] ,\reg_sr_e0[5] ,\reg_dr_a0[5] ,\reg_rr_a0[5] ,\reg_rr_a0[4] ,\reg_dr_d0[4] ,\reg_sr_a0[4] ,\reg_sr_c0[4] ,\ff_counter_a[16] ,\ff_counter_e[16] ,\ff_counter_b[16] ,\ff_counter_c[16] ,\reg_dr_d0[3] ,\reg_dr_e0[3] ,\reg_rr_a0[3] ,\ff_counter_d[15] ,\ff_counter_e[15] ,\ff_counter_b[15] ,\ff_counter_c[15] ,\reg_dr_a0[2] ,\reg_dr_c0[2] ,\reg_rr_d0[2] ,\ff_counter_a[14] ,\ff_counter_e[14] ,\ff_counter_b[14] ,\ff_counter_c[14] ,\ff_counter_d[12] ,\ff_counter_e[12] ,\reg_ar_b0[6] ,\reg_ar_c0[6] ,\reg_ar_a0[6] ,\reg_ar_e0[6] ,\reg_ar_a0[5] ,\reg_ar_e0[5] ,\reg_ar_b0[5] ,\reg_ar_c0[5] ,\reg_ar_a0[4] ,\reg_ar_e0[4] ,\reg_ar_b0[4] ,\reg_ar_c0[4] ,\ff_counter_d[9] ,\ff_counter_e[9] ,\ff_counter_d[8] ,\ff_counter_e[8] ,\reg_dr_a0[1] ,\reg_dr_c0[1] ,\reg_rr_a0[1] ,\ff_counter_d[7] ,\ff_counter_e[7] ,\ff_counter_b[7] ,\ff_counter_c[7] ,\ff_state_d[2] ,\ff_state_e[2] ,\ff_state_b[2] ,\ff_state_c[2] ,\ff_level_d[3] ,\ff_level_e[3] ,ch_e0_key_release,ch_a0_key_release,\reg_sl_a0[1] ,\reg_sl_a0[4] ,\reg_sl_a0[0] ,\reg_sl_a0[3] ,\reg_sl_a0[2] ,\reg_sl_a0[5] ,\reg_sr_d0[7] ,\reg_sr_e0[7] ,\reg_sr_b0[7] ,\reg_sr_c0[7] ,\reg_ar_a0[7] ,\reg_ar_e0[7] ,\reg_ar_b0[7] ,\reg_ar_c0[7] ,\reg_rr_d0[7] ,\reg_rr_e0[7] ,\reg_dr_a0[0] ,\reg_dr_c0[0] ,\reg_rr_a0[0] ,\reg_sr_a0[6] ,\reg_sr_c0[6] ,\reg_dr_a0[6] ,\reg_rr_a0[6] ,\reg_dr_d0[5] ,\reg_dr_e0[5] ,\reg_dr_b0[5] ,\reg_dr_c0[5] ,\reg_rr_b0[5] ,\reg_rr_c0[5] ,\reg_rr_d0[5] ,\reg_rr_e0[5] ,\reg_rr_d0[4] ,\reg_rr_e0[4] ,\reg_rr_b0[4] ,\reg_rr_c0[4] ,\reg_dr_a0[4] ,\reg_dr_e0[4] ,\reg_dr_b0[4] ,\reg_dr_c0[4] ,\reg_sr_d0[3] ,\reg_sr_e0[3] ,\reg_rr_b0[3] ,\reg_rr_c0[3] ,\reg_rr_d0[3] ,\reg_rr_e0[3] ,\reg_ar_b0[3] ,\reg_ar_c0[3] ,\reg_ar_a0[3] ,\reg_ar_e0[3] ,\reg_sr_b0[2] ,\reg_rr_a0[2] ,\reg_rr_e0[2] ,\reg_rr_b0[2] ,\reg_rr_c0[2] ,\reg_ar_b0[2] ,\reg_ar_c0[2] ,\reg_ar_a0[2] ,\reg_ar_e0[2] ,\reg_sr_b0[1] ,\reg_rr_d0[1] ,\reg_rr_e0[1] ,\reg_rr_b0[1] ,\reg_rr_c0[1] ,\reg_ar_b0[1] ,\reg_ar_c0[1] ,\reg_ar_a0[1] ,\reg_ar_e0[1] ,\reg_ar_b0[0] ,\reg_ar_c0[0] ,\reg_ar_a0[0] ,\reg_ar_e0[0] ,\reg_sl_d0[1] ,\reg_sl_e0[1] ,\reg_sl_b0[1] ,\reg_sl_c0[1] ,\reg_sl_d0[4] ,\reg_sl_e0[4] ,\reg_sl_b0[4] ,\reg_sl_c0[4] ,\reg_sl_d0[0] ,\reg_sl_e0[0] ,\reg_sl_b0[0] ,\reg_sl_c0[0] ,\reg_sl_b0[3] ,\reg_sl_c0[3] ,\reg_sl_d0[3] ,\reg_sl_e0[3] ,\reg_sl_b0[2] ,\reg_sl_c0[2] ,\reg_sl_d0[2] ,\reg_sl_e0[2] ,\reg_sl_d0[5] ,\reg_sl_e0[5] ,\reg_sl_b0[5] ,\reg_sl_c0[5] ,\reg_sr_b0[0] ,\reg_rr_d0[0] ,\reg_rr_e0[0] ,\reg_rr_b0[0] ,\reg_rr_c0[0] ,\reg_dr_d0[6] ,\reg_dr_e0[6] ,\reg_dr_b0[6] ,\reg_dr_c0[6] ,\reg_rr_b0[6] ,\reg_rr_c0[6] ,\reg_rr_d0[6] ,\reg_rr_e0[6] ,\reg_sr_d0[2] ,\reg_sr_e0[2] ,\reg_sr_d0[1] ,\reg_sr_e0[1] ,\reg_sr_d0[0] ,\reg_sr_e0[0] ,\ff_counter_a[0] ,\ff_counter_b[0] ,\ff_counter_c[0] ,\ff_counter_b[1] ,\ff_counter_a[1] ,\ff_counter_c[1] ,\reg_dr_e0[7] ,\reg_dr_d0[7] ,\reg_dr_b0[7] ,\reg_sr_b0[5] ,\reg_sr_a0[5] ,\reg_sr_c0[5] ,\reg_sr_b0[4] ,\reg_sr_d0[4] ,\reg_sr_e0[4] ,\reg_dr_b0[3] ,\reg_dr_a0[3] ,\reg_dr_c0[3] ,\reg_dr_b0[2] ,\reg_dr_d0[2] ,\reg_dr_e0[2] ,\reg_sr_a0[2] ,\reg_sr_c0[2] ,\ff_counter_a[12] ,\ff_counter_b[12] ,\ff_counter_c[12] ,\ff_counter_a[9] ,\ff_counter_b[9] ,\ff_counter_c[9] ,\ff_counter_a[8] ,\ff_counter_b[8] ,\ff_counter_c[8] ,\reg_dr_b0[1] ,\reg_dr_d0[1] ,\reg_dr_e0[1] ,\reg_sr_a0[1] ,\reg_sr_c0[1] ,\reg_rr_a0[7] ,\reg_rr_b0[7] ,\reg_rr_c0[7] ,\reg_dr_b0[0] ,\reg_dr_d0[0] ,\reg_dr_e0[0] ,\reg_sr_a0[0] ,\reg_sr_c0[0] ,\reg_sr_b0[6] ,\reg_sr_d0[6] ,\reg_sr_e0[6] ,\reg_sr_a0[3] ,\reg_sr_b0[3] ,\reg_sr_c0[3] ,\counter_out[19]_3 ,\counter_out[18] ,\counter_out[17] ,\counter_out[16] ,\counter_out[15] ,\counter_out[14] ,\counter_out[13] ,\counter_out[10] ,\counter_out[9] ,\counter_out[8] ,\counter_out[7] ,\counter_out[6] ,\level_out[0] ,\level_out[1] ,\level_out[2] ,\level_out[3] ,\level_out[4] ,\level_out[5] ,\w_state_out[1] ,\w_state_out[2] ,\counter_out[3] ,\counter_out[4] ,\level_out[6] ,\w_state_out[0] ,\counter_out[12] ,\counter_out[11] ,\counter_out[5] ,\counter_out[2] ,\counter_out[1] ,\counter_out[0] );
input o_83;
input o_87;
input o_23;
input o_85;
input o_89;
input o_17;
input o_15;
input reg_wts_enable;
input o_607;
input \ff_counter_a[18] ;
input \ff_counter_a[13] ;
input \ff_counter_a[11] ;
input o;
input \ff_counter_d[10] ;
input \ff_counter_d[6] ;
input \ff_state_a[1] ;
input ch_d0_key_off;
input \ff_active[1] ;
input \ff_active[2] ;
input \ff_counter_a[2] ;
input \ff_counter_a[3] ;
input ch_a0_key_on;
input \ff_counter_d[4] ;
input \ff_counter_a[5] ;
input \ff_state_a[0] ;
input \ff_counter_a[19] ;
input \ff_counter_b[18] ;
input \ff_counter_c[18] ;
input \ff_active[0] ;
input o_39;
input \ff_counter_d[18] ;
input \ff_counter_e[18] ;
input \w_sram_a0[7] ;
input \ff_counter_a[17] ;
input \ff_counter_d[16] ;
input \ff_counter_a[15] ;
input \ff_counter_d[14] ;
input \ff_counter_d[13] ;
input \ff_counter_e[13] ;
input \ff_counter_b[13] ;
input \ff_counter_c[13] ;
input \ff_counter_b[11] ;
input \ff_counter_c[11] ;
input \ff_counter_d[11] ;
input \ff_counter_e[11] ;
input \ff_counter_a[10] ;
input \ff_counter_e[10] ;
input \w_sram_a0[9] ;
input \ff_counter_b[10] ;
input \ff_counter_c[10] ;
input \ff_counter_a[7] ;
input \ff_counter_b[6] ;
input \ff_counter_c[6] ;
input \ff_counter_a[6] ;
input \ff_counter_e[6] ;
input \ff_state_d[1] ;
input \ff_state_e[1] ;
input \ff_state_b[1] ;
input \ff_state_c[1] ;
input \ff_state_a[2] ;
input o_43;
input o_41;
input o_47;
input o_49;
input o_51;
input ch_b0_key_release;
input ch_c0_key_release;
input ch_d0_key_release;
input ch_a0_key_off;
input ch_e0_key_off;
input ch_b0_key_off;
input ch_c0_key_off;
input \ff_counter_d[0] ;
input \ff_counter_e[0] ;
input \ff_counter_d[1] ;
input \ff_counter_e[1] ;
input \ff_counter_d[2] ;
input \ff_counter_e[2] ;
input \ff_counter_b[2] ;
input \ff_counter_c[2] ;
input \ff_counter_b[3] ;
input \ff_counter_c[3] ;
input \ff_counter_d[3] ;
input \ff_counter_e[3] ;
input ch_b0_key_on;
input ch_c0_key_on;
input ch_d0_key_on;
input ch_e0_key_on;
input \ff_counter_a[4] ;
input \ff_counter_e[4] ;
input \ff_counter_b[4] ;
input \ff_counter_c[4] ;
input \ff_counter_d[5] ;
input \ff_counter_e[5] ;
input \ff_counter_b[5] ;
input \ff_counter_c[5] ;
input \ff_state_d[0] ;
input \ff_state_e[0] ;
input \ff_state_b[0] ;
input \ff_state_c[0] ;
input \reg_dr_a0[7] ;
input \reg_dr_c0[7] ;
input n311;
input \reg_sr_a0[7] ;
input \ff_counter_d[19] ;
input \ff_counter_e[19] ;
input \ff_counter_b[19] ;
input \ff_counter_c[19] ;
input \ff_counter_d[17] ;
input \ff_counter_e[17] ;
input \ff_counter_b[17] ;
input \ff_counter_c[17] ;
input \reg_sr_d0[5] ;
input \reg_sr_e0[5] ;
input \reg_dr_a0[5] ;
input \reg_rr_a0[5] ;
input \reg_rr_a0[4] ;
input \reg_dr_d0[4] ;
input \reg_sr_a0[4] ;
input \reg_sr_c0[4] ;
input \ff_counter_a[16] ;
input \ff_counter_e[16] ;
input \ff_counter_b[16] ;
input \ff_counter_c[16] ;
input \reg_dr_d0[3] ;
input \reg_dr_e0[3] ;
input \reg_rr_a0[3] ;
input \ff_counter_d[15] ;
input \ff_counter_e[15] ;
input \ff_counter_b[15] ;
input \ff_counter_c[15] ;
input \reg_dr_a0[2] ;
input \reg_dr_c0[2] ;
input \reg_rr_d0[2] ;
input \ff_counter_a[14] ;
input \ff_counter_e[14] ;
input \ff_counter_b[14] ;
input \ff_counter_c[14] ;
input \ff_counter_d[12] ;
input \ff_counter_e[12] ;
input \reg_ar_b0[6] ;
input \reg_ar_c0[6] ;
input \reg_ar_a0[6] ;
input \reg_ar_e0[6] ;
input \reg_ar_a0[5] ;
input \reg_ar_e0[5] ;
input \reg_ar_b0[5] ;
input \reg_ar_c0[5] ;
input \reg_ar_a0[4] ;
input \reg_ar_e0[4] ;
input \reg_ar_b0[4] ;
input \reg_ar_c0[4] ;
input \ff_counter_d[9] ;
input \ff_counter_e[9] ;
input \ff_counter_d[8] ;
input \ff_counter_e[8] ;
input \reg_dr_a0[1] ;
input \reg_dr_c0[1] ;
input \reg_rr_a0[1] ;
input \ff_counter_d[7] ;
input \ff_counter_e[7] ;
input \ff_counter_b[7] ;
input \ff_counter_c[7] ;
input \ff_state_d[2] ;
input \ff_state_e[2] ;
input \ff_state_b[2] ;
input \ff_state_c[2] ;
input \ff_level_d[3] ;
input \ff_level_e[3] ;
input ch_e0_key_release;
input ch_a0_key_release;
input \reg_sl_a0[1] ;
input \reg_sl_a0[4] ;
input \reg_sl_a0[0] ;
input \reg_sl_a0[3] ;
input \reg_sl_a0[2] ;
input \reg_sl_a0[5] ;
input \reg_sr_d0[7] ;
input \reg_sr_e0[7] ;
input \reg_sr_b0[7] ;
input \reg_sr_c0[7] ;
input \reg_ar_a0[7] ;
input \reg_ar_e0[7] ;
input \reg_ar_b0[7] ;
input \reg_ar_c0[7] ;
input \reg_rr_d0[7] ;
input \reg_rr_e0[7] ;
input \reg_dr_a0[0] ;
input \reg_dr_c0[0] ;
input \reg_rr_a0[0] ;
input \reg_sr_a0[6] ;
input \reg_sr_c0[6] ;
input \reg_dr_a0[6] ;
input \reg_rr_a0[6] ;
input \reg_dr_d0[5] ;
input \reg_dr_e0[5] ;
input \reg_dr_b0[5] ;
input \reg_dr_c0[5] ;
input \reg_rr_b0[5] ;
input \reg_rr_c0[5] ;
input \reg_rr_d0[5] ;
input \reg_rr_e0[5] ;
input \reg_rr_d0[4] ;
input \reg_rr_e0[4] ;
input \reg_rr_b0[4] ;
input \reg_rr_c0[4] ;
input \reg_dr_a0[4] ;
input \reg_dr_e0[4] ;
input \reg_dr_b0[4] ;
input \reg_dr_c0[4] ;
input \reg_sr_d0[3] ;
input \reg_sr_e0[3] ;
input \reg_rr_b0[3] ;
input \reg_rr_c0[3] ;
input \reg_rr_d0[3] ;
input \reg_rr_e0[3] ;
input \reg_ar_b0[3] ;
input \reg_ar_c0[3] ;
input \reg_ar_a0[3] ;
input \reg_ar_e0[3] ;
input \reg_sr_b0[2] ;
input \reg_rr_a0[2] ;
input \reg_rr_e0[2] ;
input \reg_rr_b0[2] ;
input \reg_rr_c0[2] ;
input \reg_ar_b0[2] ;
input \reg_ar_c0[2] ;
input \reg_ar_a0[2] ;
input \reg_ar_e0[2] ;
input \reg_sr_b0[1] ;
input \reg_rr_d0[1] ;
input \reg_rr_e0[1] ;
input \reg_rr_b0[1] ;
input \reg_rr_c0[1] ;
input \reg_ar_b0[1] ;
input \reg_ar_c0[1] ;
input \reg_ar_a0[1] ;
input \reg_ar_e0[1] ;
input \reg_ar_b0[0] ;
input \reg_ar_c0[0] ;
input \reg_ar_a0[0] ;
input \reg_ar_e0[0] ;
input \reg_sl_d0[1] ;
input \reg_sl_e0[1] ;
input \reg_sl_b0[1] ;
input \reg_sl_c0[1] ;
input \reg_sl_d0[4] ;
input \reg_sl_e0[4] ;
input \reg_sl_b0[4] ;
input \reg_sl_c0[4] ;
input \reg_sl_d0[0] ;
input \reg_sl_e0[0] ;
input \reg_sl_b0[0] ;
input \reg_sl_c0[0] ;
input \reg_sl_b0[3] ;
input \reg_sl_c0[3] ;
input \reg_sl_d0[3] ;
input \reg_sl_e0[3] ;
input \reg_sl_b0[2] ;
input \reg_sl_c0[2] ;
input \reg_sl_d0[2] ;
input \reg_sl_e0[2] ;
input \reg_sl_d0[5] ;
input \reg_sl_e0[5] ;
input \reg_sl_b0[5] ;
input \reg_sl_c0[5] ;
input \reg_sr_b0[0] ;
input \reg_rr_d0[0] ;
input \reg_rr_e0[0] ;
input \reg_rr_b0[0] ;
input \reg_rr_c0[0] ;
input \reg_dr_d0[6] ;
input \reg_dr_e0[6] ;
input \reg_dr_b0[6] ;
input \reg_dr_c0[6] ;
input \reg_rr_b0[6] ;
input \reg_rr_c0[6] ;
input \reg_rr_d0[6] ;
input \reg_rr_e0[6] ;
input \reg_sr_d0[2] ;
input \reg_sr_e0[2] ;
input \reg_sr_d0[1] ;
input \reg_sr_e0[1] ;
input \reg_sr_d0[0] ;
input \reg_sr_e0[0] ;
input \ff_counter_a[0] ;
input \ff_counter_b[0] ;
input \ff_counter_c[0] ;
input \ff_counter_b[1] ;
input \ff_counter_a[1] ;
input \ff_counter_c[1] ;
input \reg_dr_e0[7] ;
input \reg_dr_d0[7] ;
input \reg_dr_b0[7] ;
input \reg_sr_b0[5] ;
input \reg_sr_a0[5] ;
input \reg_sr_c0[5] ;
input \reg_sr_b0[4] ;
input \reg_sr_d0[4] ;
input \reg_sr_e0[4] ;
input \reg_dr_b0[3] ;
input \reg_dr_a0[3] ;
input \reg_dr_c0[3] ;
input \reg_dr_b0[2] ;
input \reg_dr_d0[2] ;
input \reg_dr_e0[2] ;
input \reg_sr_a0[2] ;
input \reg_sr_c0[2] ;
input \ff_counter_a[12] ;
input \ff_counter_b[12] ;
input \ff_counter_c[12] ;
input \ff_counter_a[9] ;
input \ff_counter_b[9] ;
input \ff_counter_c[9] ;
input \ff_counter_a[8] ;
input \ff_counter_b[8] ;
input \ff_counter_c[8] ;
input \reg_dr_b0[1] ;
input \reg_dr_d0[1] ;
input \reg_dr_e0[1] ;
input \reg_sr_a0[1] ;
input \reg_sr_c0[1] ;
input \reg_rr_a0[7] ;
input \reg_rr_b0[7] ;
input \reg_rr_c0[7] ;
input \reg_dr_b0[0] ;
input \reg_dr_d0[0] ;
input \reg_dr_e0[0] ;
input \reg_sr_a0[0] ;
input \reg_sr_c0[0] ;
input \reg_sr_b0[6] ;
input \reg_sr_d0[6] ;
input \reg_sr_e0[6] ;
input \reg_sr_a0[3] ;
input \reg_sr_b0[3] ;
input \reg_sr_c0[3] ;
output \counter_out[19]_3 ;
output \counter_out[18] ;
output \counter_out[17] ;
output \counter_out[16] ;
output \counter_out[15] ;
output \counter_out[14] ;
output \counter_out[13] ;
output \counter_out[10] ;
output \counter_out[9] ;
output \counter_out[8] ;
output \counter_out[7] ;
output \counter_out[6] ;
output \level_out[0] ;
output \level_out[1] ;
output \level_out[2] ;
output \level_out[3] ;
output \level_out[4] ;
output \level_out[5] ;
output \w_state_out[1] ;
output \w_state_out[2] ;
output \counter_out[3] ;
output \counter_out[4] ;
output \level_out[6] ;
output \w_state_out[0] ;
output \counter_out[12] ;
output \counter_out[11] ;
output \counter_out[5] ;
output \counter_out[2] ;
output \counter_out[1] ;
output \counter_out[0] ;
wire \w_level_next[0] ;
wire \w_level_next[0]_1_COUT ;
wire \w_level_next[1] ;
wire \w_level_next[1]_1_COUT ;
wire \w_level_next[2] ;
wire \w_level_next[2]_1_COUT ;
wire \w_level_next[3] ;
wire \w_level_next[3]_1_COUT ;
wire \w_level_next[4] ;
wire \w_level_next[4]_1_COUT ;
wire \w_level_next[5] ;
wire \w_level_next[5]_1_COUT ;
wire \w_level_next[6] ;
wire \w_level_next[6]_1_COUT ;
wire n37;
wire \counter_out[19]_3 ;
wire \counter_out[18] ;
wire \counter_out[17] ;
wire \counter_out[16] ;
wire \counter_out[15] ;
wire \counter_out[14] ;
wire \counter_out[13] ;
wire \counter_out[10] ;
wire \counter_out[9] ;
wire \counter_out[8] ;
wire \counter_out[7] ;
wire \counter_out[6] ;
wire \level_out[0] ;
wire \level_out[1] ;
wire \level_out[2] ;
wire \level_out[3] ;
wire \level_out[4] ;
wire \level_out[5] ;
wire \w_add_value_ext[1] ;
wire \w_state_out[1] ;
wire \w_state_out[2] ;
wire \counter_out[3] ;
wire \counter_out[4] ;
wire \level_out[6] ;
wire \w_state_out[0] ;
wire n37_5;
wire n37_7;
wire n37_9;
wire \counter_out[19]_5 ;
wire \counter_out[19]_7 ;
wire \counter_out[19]_9 ;
wire \counter_out[18]_7 ;
wire \counter_out[17]_5 ;
wire \counter_out[16]_5 ;
wire \counter_out[16]_7 ;
wire \counter_out[15]_5 ;
wire \counter_out[15]_7 ;
wire \counter_out[14]_5 ;
wire \counter_out[13]_5 ;
wire \counter_out[13]_7 ;
wire \counter_out[13]_9 ;
wire \counter_out[11]_9 ;
wire \counter_out[10]_5 ;
wire \counter_out[10]_7 ;
wire \counter_out[8]_5 ;
wire \counter_out[7]_5 ;
wire \counter_out[7]_7 ;
wire \counter_out[6]_7 ;
wire \level_out[0]_7 ;
wire \level_out[0]_9 ;
wire \w_state_out[1]_7 ;
wire \w_state_out[1]_9 ;
wire \w_state_out[2]_7 ;
wire \w_state_out[2]_9 ;
wire \w_state_out[2]_11 ;
wire \w_state_out[2]_13 ;
wire \counter_out[0]_7 ;
wire \counter_out[2]_7 ;
wire \counter_out[2]_9 ;
wire \counter_out[3]_7 ;
wire \counter_out[3]_11 ;
wire \counter_out[4]_9 ;
wire \counter_out[5]_7 ;
wire \counter_out[5]_9 ;
wire \level_out[6]_7 ;
wire \w_state_out[0]_7 ;
wire \w_state_out[0]_9 ;
wire \w_state_out[0]_11 ;
wire n37_11;
wire n37_15;
wire n37_17;
wire \counter_out[19]_11 ;
wire \counter_out[18]_11 ;
wire \counter_out[18]_13 ;
wire \counter_out[18]_17 ;
wire \counter_out[17]_9 ;
wire \counter_out[17]_11 ;
wire \counter_out[16]_9 ;
wire \counter_out[16]_11 ;
wire \counter_out[16]_13 ;
wire \counter_out[16]_15 ;
wire \counter_out[16]_17 ;
wire \counter_out[15]_9 ;
wire \counter_out[15]_11 ;
wire \counter_out[15]_13 ;
wire \counter_out[15]_15 ;
wire \counter_out[15]_17 ;
wire \counter_out[15]_19 ;
wire \counter_out[14]_9 ;
wire \counter_out[14]_11 ;
wire \counter_out[14]_13 ;
wire \counter_out[13]_11 ;
wire \counter_out[13]_13 ;
wire \counter_out[12]_9 ;
wire \counter_out[12]_11 ;
wire \counter_out[11]_13 ;
wire \counter_out[11]_15 ;
wire \counter_out[10]_13 ;
wire \counter_out[10]_15 ;
wire \counter_out[10]_17 ;
wire \counter_out[8]_7 ;
wire \counter_out[7]_9 ;
wire \counter_out[7]_11 ;
wire \counter_out[7]_13 ;
wire \counter_out[6]_11 ;
wire \counter_out[6]_13 ;
wire \level_out[0]_11 ;
wire \w_state_out[1]_13 ;
wire \w_state_out[1]_15 ;
wire \w_state_out[1]_17 ;
wire \w_state_out[1]_19 ;
wire \w_state_out[2]_15 ;
wire \w_state_out[2]_17 ;
wire \w_state_out[2]_19 ;
wire \w_state_out[2]_21 ;
wire \w_state_out[2]_23 ;
wire \w_state_out[2]_25 ;
wire \counter_out[0]_9 ;
wire \counter_out[1]_9 ;
wire \counter_out[2]_11 ;
wire \counter_out[2]_13 ;
wire \counter_out[3]_13 ;
wire \counter_out[3]_15 ;
wire \counter_out[3]_17 ;
wire \counter_out[3]_19 ;
wire \counter_out[4]_11 ;
wire \counter_out[4]_13 ;
wire \counter_out[5]_11 ;
wire \counter_out[5]_13 ;
wire \level_out[6]_9 ;
wire \level_out[6]_11 ;
wire \level_out[6]_13 ;
wire \w_state_out[0]_13 ;
wire \w_state_out[0]_15 ;
wire \w_state_out[0]_17 ;
wire \w_state_out[0]_19 ;
wire \w_state_out[0]_21 ;
wire \w_state_out[0]_23 ;
wire \w_state_out[0]_25 ;
wire n37_21;
wire n37_23;
wire n37_29;
wire n37_31;
wire n37_33;
wire n37_35;
wire \counter_out[19]_13 ;
wire \counter_out[19]_15 ;
wire \counter_out[18]_19 ;
wire \counter_out[18]_21 ;
wire \counter_out[17]_15 ;
wire \counter_out[17]_17 ;
wire \counter_out[17]_19 ;
wire \counter_out[16]_19 ;
wire \counter_out[16]_21 ;
wire \counter_out[16]_25 ;
wire \counter_out[16]_27 ;
wire \counter_out[16]_29 ;
wire \counter_out[15]_21 ;
wire \counter_out[15]_25 ;
wire \counter_out[15]_27 ;
wire \counter_out[15]_31 ;
wire \counter_out[15]_33 ;
wire \counter_out[15]_35 ;
wire \counter_out[14]_17 ;
wire \counter_out[14]_21 ;
wire \counter_out[14]_25 ;
wire \counter_out[14]_27 ;
wire \counter_out[12]_15 ;
wire \counter_out[12]_19 ;
wire \counter_out[12]_21 ;
wire \counter_out[11]_17 ;
wire \counter_out[11]_19 ;
wire \counter_out[10]_21 ;
wire \counter_out[10]_23 ;
wire \counter_out[10]_25 ;
wire \counter_out[8]_9 ;
wire \counter_out[7]_17 ;
wire \counter_out[7]_21 ;
wire \counter_out[7]_25 ;
wire \counter_out[7]_27 ;
wire \w_state_out[1]_21 ;
wire \w_state_out[1]_23 ;
wire \w_state_out[2]_27 ;
wire \w_state_out[2]_29 ;
wire \w_state_out[0]_27 ;
wire \w_state_out[0]_29 ;
wire \w_state_out[0]_31 ;
wire \w_state_out[0]_33 ;
wire \w_state_out[0]_35 ;
wire \w_state_out[0]_37 ;
wire n37_39;
wire n37_41;
wire n37_43;
wire n37_45;
wire n37_49;
wire n37_53;
wire n37_57;
wire n37_59;
wire n37_63;
wire n37_65;
wire \counter_out[17]_23 ;
wire \counter_out[17]_25 ;
wire \counter_out[17]_27 ;
wire \counter_out[17]_29 ;
wire \counter_out[16]_31 ;
wire \counter_out[16]_33 ;
wire \counter_out[16]_35 ;
wire \counter_out[16]_37 ;
wire \counter_out[15]_39 ;
wire \counter_out[15]_43 ;
wire \counter_out[15]_45 ;
wire \counter_out[15]_47 ;
wire \counter_out[15]_49 ;
wire \counter_out[14]_33 ;
wire \counter_out[14]_35 ;
wire \counter_out[14]_37 ;
wire \counter_out[14]_39 ;
wire \counter_out[14]_41 ;
wire \counter_out[7]_33 ;
wire \counter_out[7]_35 ;
wire \counter_out[7]_37 ;
wire \counter_out[7]_39 ;
wire \counter_out[7]_41 ;
wire \level_out[6]_17 ;
wire \level_out[6]_19 ;
wire \w_state_out[0]_39 ;
wire \w_state_out[0]_41 ;
wire \w_state_out[0]_43 ;
wire \w_state_out[0]_45 ;
wire \w_state_out[0]_47 ;
wire \w_state_out[0]_49 ;
wire \w_state_out[0]_51 ;
wire \w_state_out[0]_53 ;
wire \w_state_out[0]_55 ;
wire \w_state_out[0]_57 ;
wire \w_state_out[0]_59 ;
wire \w_state_out[0]_61 ;
wire n37_73;
wire n37_75;
wire n37_77;
wire n37_81;
wire n37_83;
wire n37_85;
wire n37_87;
wire \counter_out[14]_43 ;
wire \counter_out[7]_43 ;
wire n37_89;
wire \counter_out[12]_25 ;
wire \counter_out[12] ;
wire \counter_out[11]_21 ;
wire \counter_out[11]_23 ;
wire \counter_out[11] ;
wire n37_91;
wire n37_93;
wire n37_95;
wire \counter_out[0]_15 ;
wire \counter_out[0]_17 ;
wire \counter_out[0]_19 ;
wire \counter_out[1]_15 ;
wire \counter_out[1]_17 ;
wire \counter_out[1]_19 ;
wire n37_97;
wire n37_99;
wire n37_101;
wire \counter_out[17]_31 ;
wire \counter_out[17]_33 ;
wire \counter_out[17]_35 ;
wire \counter_out[16]_41 ;
wire \counter_out[16]_43 ;
wire \counter_out[16]_45 ;
wire \counter_out[15]_53 ;
wire \counter_out[15]_55 ;
wire \counter_out[15]_57 ;
wire \counter_out[14]_45 ;
wire \counter_out[14]_47 ;
wire \counter_out[14]_49 ;
wire \counter_out[14]_51 ;
wire \counter_out[14]_53 ;
wire \counter_out[14]_55 ;
wire \counter_out[12]_31 ;
wire \counter_out[12]_33 ;
wire \counter_out[12]_35 ;
wire \counter_out[10]_31 ;
wire \counter_out[10]_33 ;
wire \counter_out[10]_35 ;
wire \counter_out[8]_15 ;
wire \counter_out[8]_17 ;
wire \counter_out[8]_19 ;
wire \counter_out[7]_45 ;
wire \counter_out[7]_47 ;
wire \counter_out[7]_49 ;
wire \counter_out[7]_51 ;
wire \counter_out[7]_53 ;
wire \counter_out[7]_55 ;
wire n37_103;
wire n37_105;
wire n37_107;
wire n37_109;
wire n37_111;
wire n37_113;
wire n37_115;
wire n37_117;
wire n37_119;
wire n37_121;
wire n37_123;
wire n37_125;
wire \counter_out[15]_59 ;
wire \counter_out[15]_61 ;
wire \counter_out[15]_63 ;
wire n37_127;
wire \counter_out[10]_37 ;
wire \counter_out[11]_27 ;
wire \counter_out[1]_21 ;
wire \level_out[6]_21 ;
wire \counter_out[7]_57 ;
wire \counter_out[14]_57 ;
wire \counter_out[15]_65 ;
wire \counter_out[12]_37 ;
wire \counter_out[6]_15 ;
wire \counter_out[18]_23 ;
wire \counter_out[5] ;
wire \counter_out[2] ;
wire \counter_out[1] ;
wire \counter_out[0] ;
wire \counter_out[14]_59 ;
wire \counter_out[3]_21 ;
wire \counter_out[17]_37 ;
wire \counter_out[18]_25 ;
wire \counter_out[12]_39 ;
wire \counter_out[9]_7 ;
wire \counter_out[10]_39 ;
wire \w_state_out[1]_25 ;
wire \counter_out[4]_15 ;
wire \counter_out[6]_17 ;
wire VCC;
wire GND;
ALU \w_level_next[0]_ins14389  (
.I0(o_83),
.I1(n37),
.I3(GND),
.CIN(GND),
.SUM(\w_level_next[0] ),
.COUT(\w_level_next[0]_1_COUT ) 
);
defparam \w_level_next[0]_ins14389 .ALU_MODE=0;
ALU \w_level_next[1]_ins14390  (
.I0(o_87),
.I1(\w_add_value_ext[1] ),
.I3(GND),
.CIN(\w_level_next[0]_1_COUT ),
.SUM(\w_level_next[1] ),
.COUT(\w_level_next[1]_1_COUT ) 
);
defparam \w_level_next[1]_ins14390 .ALU_MODE=0;
ALU \w_level_next[2]_ins14391  (
.I0(o_23),
.I1(\w_add_value_ext[1] ),
.I3(GND),
.CIN(\w_level_next[1]_1_COUT ),
.SUM(\w_level_next[2] ),
.COUT(\w_level_next[2]_1_COUT ) 
);
defparam \w_level_next[2]_ins14391 .ALU_MODE=0;
ALU \w_level_next[3]_ins14392  (
.I0(o_85),
.I1(\w_add_value_ext[1] ),
.I3(GND),
.CIN(\w_level_next[2]_1_COUT ),
.SUM(\w_level_next[3] ),
.COUT(\w_level_next[3]_1_COUT ) 
);
defparam \w_level_next[3]_ins14392 .ALU_MODE=0;
ALU \w_level_next[4]_ins14393  (
.I0(o_89),
.I1(\w_add_value_ext[1] ),
.I3(GND),
.CIN(\w_level_next[3]_1_COUT ),
.SUM(\w_level_next[4] ),
.COUT(\w_level_next[4]_1_COUT ) 
);
defparam \w_level_next[4]_ins14393 .ALU_MODE=0;
ALU \w_level_next[5]_ins14394  (
.I0(o_17),
.I1(\w_add_value_ext[1] ),
.I3(GND),
.CIN(\w_level_next[4]_1_COUT ),
.SUM(\w_level_next[5] ),
.COUT(\w_level_next[5]_1_COUT ) 
);
defparam \w_level_next[5]_ins14394 .ALU_MODE=0;
ALU \w_level_next[6]_ins14395  (
.I0(o_15),
.I1(\w_add_value_ext[1] ),
.I3(GND),
.CIN(\w_level_next[5]_1_COUT ),
.SUM(\w_level_next[6] ),
.COUT(\w_level_next[6]_1_COUT ) 
);
defparam \w_level_next[6]_ins14395 .ALU_MODE=0;
LUT3 n37_ins15896 (
.I0(n37_5),
.I1(n37_7),
.I2(n37_9),
.F(n37) 
);
defparam n37_ins15896.INIT=8'h7F;
LUT4 \counter_out[19]_ins15897  (
.I0(n37_5),
.I1(\counter_out[19]_5 ),
.I2(\counter_out[19]_7 ),
.I3(\counter_out[19]_9 ),
.F(\counter_out[19]_3 ) 
);
defparam \counter_out[19]_ins15897 .INIT=16'hFF01;
LUT4 \counter_out[18]_ins15898  (
.I0(\counter_out[18]_23 ),
.I1(\counter_out[18]_7 ),
.I2(\counter_out[18]_25 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[18] ) 
);
defparam \counter_out[18]_ins15898 .INIT=16'hC3AA;
LUT4 \counter_out[17]_ins15899  (
.I0(\counter_out[17]_5 ),
.I1(\counter_out[19]_5 ),
.I2(\counter_out[17]_37 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[17] ) 
);
defparam \counter_out[17]_ins15899 .INIT=16'hF011;
LUT4 \counter_out[16]_ins15900  (
.I0(\counter_out[16]_5 ),
.I1(\counter_out[19]_5 ),
.I2(\counter_out[16]_7 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[16] ) 
);
defparam \counter_out[16]_ins15900 .INIT=16'hF011;
LUT4 \counter_out[15]_ins15901  (
.I0(\counter_out[15]_5 ),
.I1(\counter_out[19]_5 ),
.I2(\counter_out[15]_7 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[15] ) 
);
defparam \counter_out[15]_ins15901 .INIT=16'h0F11;
LUT4 \counter_out[14]_ins15902  (
.I0(\counter_out[14]_5 ),
.I1(\counter_out[19]_5 ),
.I2(\counter_out[14]_59 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[14] ) 
);
defparam \counter_out[14]_ins15902 .INIT=16'h0F11;
LUT4 \counter_out[13]_ins15903  (
.I0(\counter_out[13]_5 ),
.I1(\counter_out[13]_7 ),
.I2(\counter_out[13]_9 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[13] ) 
);
defparam \counter_out[13]_ins15903 .INIT=16'hC3AA;
LUT4 \counter_out[10]_ins15906  (
.I0(\counter_out[10]_5 ),
.I1(\counter_out[10]_7 ),
.I2(\counter_out[10]_39 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[10] ) 
);
defparam \counter_out[10]_ins15906 .INIT=16'hC3AA;
LUT4 \counter_out[9]_ins15907  (
.I0(\counter_out[15]_5 ),
.I1(\counter_out[19]_5 ),
.I2(\counter_out[9]_7 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[9] ) 
);
defparam \counter_out[9]_ins15907 .INIT=16'hF077;
LUT4 \counter_out[8]_ins15908  (
.I0(\counter_out[14]_5 ),
.I1(\counter_out[19]_5 ),
.I2(\counter_out[8]_5 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[8] ) 
);
defparam \counter_out[8]_ins15908 .INIT=16'hF077;
LUT4 \counter_out[7]_ins15909  (
.I0(\counter_out[7]_5 ),
.I1(\counter_out[19]_5 ),
.I2(\counter_out[7]_7 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[7] ) 
);
defparam \counter_out[7]_ins15909 .INIT=16'hF077;
LUT4 \counter_out[6]_ins15910  (
.I0(\counter_out[6]_15 ),
.I1(\counter_out[6]_7 ),
.I2(\counter_out[6]_17 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[6] ) 
);
defparam \counter_out[6]_ins15910 .INIT=16'hC355;
LUT4 \level_out[0]_ins16560  (
.I0(o_83),
.I1(\w_level_next[0] ),
.I2(\level_out[0]_7 ),
.I3(\level_out[0]_9 ),
.F(\level_out[0] ) 
);
defparam \level_out[0]_ins16560 .INIT=16'hCA00;
LUT4 \level_out[1]_ins16561  (
.I0(o_87),
.I1(\w_level_next[1] ),
.I2(\level_out[0]_7 ),
.I3(\level_out[0]_9 ),
.F(\level_out[1] ) 
);
defparam \level_out[1]_ins16561 .INIT=16'hCA00;
LUT4 \level_out[2]_ins16562  (
.I0(o_23),
.I1(\w_level_next[2] ),
.I2(\level_out[0]_7 ),
.I3(\level_out[0]_9 ),
.F(\level_out[2] ) 
);
defparam \level_out[2]_ins16562 .INIT=16'hCA00;
LUT4 \level_out[3]_ins16563  (
.I0(o_85),
.I1(\w_level_next[3] ),
.I2(\level_out[0]_7 ),
.I3(\level_out[0]_9 ),
.F(\level_out[3] ) 
);
defparam \level_out[3]_ins16563 .INIT=16'hCA00;
LUT4 \level_out[4]_ins16564  (
.I0(o_89),
.I1(\w_level_next[4] ),
.I2(\level_out[0]_7 ),
.I3(\level_out[0]_9 ),
.F(\level_out[4] ) 
);
defparam \level_out[4]_ins16564 .INIT=16'hCA00;
LUT4 \level_out[5]_ins16565  (
.I0(o_17),
.I1(\w_level_next[5] ),
.I2(\level_out[0]_7 ),
.I3(\level_out[0]_9 ),
.F(\level_out[5] ) 
);
defparam \level_out[5]_ins16565 .INIT=16'hCA00;
LUT4 \w_add_value_ext[1]_ins16566  (
.I0(n37_5),
.I1(n37_7),
.I2(n37_9),
.I3(\counter_out[19]_5 ),
.F(\w_add_value_ext[1] ) 
);
defparam \w_add_value_ext[1]_ins16566 .INIT=16'h007F;
LUT4 \w_state_out[1]_ins16567  (
.I0(\w_state_out[1]_7 ),
.I1(o_15),
.I2(\w_state_out[1]_9 ),
.I3(\w_state_out[1]_25 ),
.F(\w_state_out[1] ) 
);
defparam \w_state_out[1]_ins16567 .INIT=16'hC500;
LUT4 \w_state_out[2]_ins16568  (
.I0(\w_state_out[2]_7 ),
.I1(\w_state_out[2]_9 ),
.I2(\w_state_out[2]_11 ),
.I3(\w_state_out[2]_13 ),
.F(\w_state_out[2] ) 
);
defparam \w_state_out[2]_ins16568 .INIT=16'h7000;
LUT3 \counter_out[3]_ins16655  (
.I0(\counter_out[3]_7 ),
.I1(\counter_out[3]_21 ),
.I2(\counter_out[3]_11 ),
.F(\counter_out[3] ) 
);
defparam \counter_out[3]_ins16655 .INIT=8'h9F;
LUT3 \counter_out[4]_ins16656  (
.I0(\counter_out[4]_15 ),
.I1(\counter_out[4]_9 ),
.I2(\counter_out[3]_11 ),
.F(\counter_out[4] ) 
);
defparam \counter_out[4]_ins16656 .INIT=8'h9F;
LUT3 \level_out[6]_ins16658  (
.I0(\level_out[6]_7 ),
.I1(\w_state_out[2]_13 ),
.I2(reg_wts_enable),
.F(\level_out[6] ) 
);
defparam \level_out[6]_ins16658 .INIT=8'h4F;
LUT4 \w_state_out[0]_ins16659  (
.I0(\w_state_out[0]_7 ),
.I1(\w_state_out[0]_9 ),
.I2(\w_state_out[0]_11 ),
.I3(\counter_out[3]_11 ),
.F(\w_state_out[0] ) 
);
defparam \w_state_out[0]_ins16659 .INIT=16'hB0FF;
LUT4 n37_ins16694 (
.I0(n37_11),
.I1(n37_95),
.I2(\w_state_out[2] ),
.I3(\w_state_out[1] ),
.F(n37_5) 
);
defparam n37_ins16694.INIT=16'hF53C;
LUT4 n37_ins16695 (
.I0(\counter_out[15]_5 ),
.I1(\counter_out[14]_5 ),
.I2(\counter_out[7]_5 ),
.I3(n37_15),
.F(n37_7) 
);
defparam n37_ins16695.INIT=16'h8000;
LUT3 n37_ins16696 (
.I0(n37_17),
.I1(\counter_out[17]_5 ),
.I2(\counter_out[16]_5 ),
.F(n37_9) 
);
defparam n37_ins16696.INIT=8'h80;
LUT3 \counter_out[19]_ins16697  (
.I0(\w_state_out[1] ),
.I1(\w_state_out[2] ),
.I2(\w_state_out[0] ),
.F(\counter_out[19]_5 ) 
);
defparam \counter_out[19]_ins16697 .INIT=8'h10;
LUT2 \counter_out[19]_ins16698  (
.I0(\level_out[0]_7 ),
.I1(\counter_out[3]_11 ),
.F(\counter_out[19]_7 ) 
);
defparam \counter_out[19]_ins16698 .INIT=4'h4;
LUT4 \counter_out[19]_ins16699  (
.I0(\counter_out[18]_25 ),
.I1(\counter_out[18]_7 ),
.I2(\counter_out[19]_11 ),
.I3(\counter_out[3]_11 ),
.F(\counter_out[19]_9 ) 
);
defparam \counter_out[19]_ins16699 .INIT=16'h0700;
LUT4 \counter_out[18]_ins16701  (
.I0(o_607),
.I1(\ff_counter_a[18] ),
.I2(\counter_out[18]_11 ),
.I3(\counter_out[18]_13 ),
.F(\counter_out[18]_7 ) 
);
defparam \counter_out[18]_ins16701 .INIT=16'h0007;
LUT4 \counter_out[17]_ins16703  (
.I0(\counter_out[17]_9 ),
.I1(\counter_out[17]_11 ),
.I2(\w_state_out[2] ),
.I3(\w_state_out[1] ),
.F(\counter_out[17]_5 ) 
);
defparam \counter_out[17]_ins16703 .INIT=16'hF53C;
LUT4 \counter_out[16]_ins16705  (
.I0(\counter_out[16]_9 ),
.I1(\counter_out[16]_11 ),
.I2(\counter_out[10]_5 ),
.I3(\counter_out[16]_13 ),
.F(\counter_out[16]_5 ) 
);
defparam \counter_out[16]_ins16705 .INIT=16'h030A;
LUT2 \counter_out[16]_ins16706  (
.I0(\counter_out[16]_15 ),
.I1(\counter_out[16]_17 ),
.F(\counter_out[16]_7 ) 
);
defparam \counter_out[16]_ins16706 .INIT=4'h9;
LUT4 \counter_out[15]_ins16707  (
.I0(\counter_out[15]_9 ),
.I1(\counter_out[15]_11 ),
.I2(\w_state_out[2] ),
.I3(\w_state_out[1] ),
.F(\counter_out[15]_5 ) 
);
defparam \counter_out[15]_ins16707 .INIT=16'hF5C3;
LUT4 \counter_out[15]_ins16708  (
.I0(\counter_out[15]_13 ),
.I1(\counter_out[15]_15 ),
.I2(\counter_out[15]_17 ),
.I3(\counter_out[15]_19 ),
.F(\counter_out[15]_7 ) 
);
defparam \counter_out[15]_ins16708 .INIT=16'h7F80;
LUT4 \counter_out[14]_ins16709  (
.I0(\counter_out[14]_9 ),
.I1(\counter_out[14]_11 ),
.I2(\w_state_out[2] ),
.I3(\w_state_out[1] ),
.F(\counter_out[14]_5 ) 
);
defparam \counter_out[14]_ins16709 .INIT=16'hF5C3;
LUT3 \counter_out[13]_ins16711  (
.I0(\counter_out[7]_5 ),
.I1(n37_5),
.I2(\counter_out[19]_5 ),
.F(\counter_out[13]_5 ) 
);
defparam \counter_out[13]_ins16711 .INIT=8'h35;
LUT2 \counter_out[13]_ins16712  (
.I0(\counter_out[15]_13 ),
.I1(\counter_out[15]_15 ),
.F(\counter_out[13]_7 ) 
);
defparam \counter_out[13]_ins16712 .INIT=4'h8;
LUT4 \counter_out[13]_ins16713  (
.I0(o_607),
.I1(\ff_counter_a[13] ),
.I2(\counter_out[13]_11 ),
.I3(\counter_out[13]_13 ),
.F(\counter_out[13]_9 ) 
);
defparam \counter_out[13]_ins16713 .INIT=16'h0007;
LUT4 \counter_out[11]_ins16718  (
.I0(o_607),
.I1(\ff_counter_a[11] ),
.I2(\counter_out[11]_13 ),
.I3(\counter_out[11]_15 ),
.F(\counter_out[11]_9 ) 
);
defparam \counter_out[11]_ins16718 .INIT=16'h0007;
LUT4 \counter_out[10]_ins16719  (
.I0(\w_state_out[1] ),
.I1(\w_state_out[2] ),
.I2(\counter_out[10]_37 ),
.I3(\w_state_out[0] ),
.F(\counter_out[10]_5 ) 
);
defparam \counter_out[10]_ins16719 .INIT=16'h0100;
LUT4 \counter_out[10]_ins16720  (
.I0(o),
.I1(\ff_counter_d[10] ),
.I2(\counter_out[10]_13 ),
.I3(\counter_out[10]_15 ),
.F(\counter_out[10]_7 ) 
);
defparam \counter_out[10]_ins16720 .INIT=16'h0007;
LUT2 \counter_out[8]_ins16723  (
.I0(\counter_out[15]_13 ),
.I1(\counter_out[8]_7 ),
.F(\counter_out[8]_5 ) 
);
defparam \counter_out[8]_ins16723 .INIT=4'h9;
LUT4 \counter_out[7]_ins16724  (
.I0(\counter_out[7]_9 ),
.I1(\counter_out[7]_11 ),
.I2(\w_state_out[2] ),
.I3(\w_state_out[1] ),
.F(\counter_out[7]_5 ) 
);
defparam \counter_out[7]_ins16724 .INIT=16'hF5C3;
LUT3 \counter_out[7]_ins16725  (
.I0(\counter_out[6]_7 ),
.I1(\counter_out[6]_17 ),
.I2(\counter_out[7]_13 ),
.F(\counter_out[7]_7 ) 
);
defparam \counter_out[7]_ins16725 .INIT=8'h87;
LUT4 \counter_out[6]_ins16727  (
.I0(o),
.I1(\ff_counter_d[6] ),
.I2(\counter_out[6]_11 ),
.I3(\counter_out[6]_13 ),
.F(\counter_out[6]_7 ) 
);
defparam \counter_out[6]_ins16727 .INIT=16'h0007;
LUT4 \level_out[0]_ins17034  (
.I0(\level_out[0]_11 ),
.I1(\counter_out[19]_11 ),
.I2(\counter_out[18]_7 ),
.I3(\counter_out[16]_17 ),
.F(\level_out[0]_7 ) 
);
defparam \level_out[0]_ins17034 .INIT=16'h8000;
LUT3 \level_out[0]_ins17035  (
.I0(reg_wts_enable),
.I1(\w_state_out[2]_13 ),
.I2(\counter_out[3]_11 ),
.F(\level_out[0]_9 ) 
);
defparam \level_out[0]_ins17035 .INIT=8'h80;
LUT4 \w_state_out[1]_ins17036  (
.I0(o_607),
.I1(\ff_state_a[1] ),
.I2(\w_state_out[1]_13 ),
.I3(\w_state_out[1]_15 ),
.F(\w_state_out[1]_7 ) 
);
defparam \w_state_out[1]_ins17036 .INIT=16'h0007;
LUT4 \w_state_out[1]_ins17037  (
.I0(\w_state_out[0]_9 ),
.I1(\w_state_out[1]_17 ),
.I2(o_15),
.I3(\w_state_out[2]_9 ),
.F(\w_state_out[1]_9 ) 
);
defparam \w_state_out[1]_ins17037 .INIT=16'h4F00;
LUT4 \w_state_out[2]_ins17039  (
.I0(\w_state_out[0]_9 ),
.I1(\w_state_out[1]_7 ),
.I2(\w_state_out[1]_17 ),
.I3(o_15),
.F(\w_state_out[2]_7 ) 
);
defparam \w_state_out[2]_ins17039 .INIT=16'h00BF;
LUT4 \w_state_out[2]_ins17040  (
.I0(o_87),
.I1(o_83),
.I2(\w_state_out[2]_15 ),
.I3(\w_state_out[2]_17 ),
.F(\w_state_out[2]_9 ) 
);
defparam \w_state_out[2]_ins17040 .INIT=16'h1000;
LUT4 \w_state_out[2]_ins17041  (
.I0(\w_state_out[2]_19 ),
.I1(\w_state_out[2]_21 ),
.I2(\w_state_out[1]_17 ),
.I3(\counter_out[3]_11 ),
.F(\w_state_out[2]_11 ) 
);
defparam \w_state_out[2]_ins17041 .INIT=16'hEF00;
LUT4 \w_state_out[2]_ins17042  (
.I0(o),
.I1(ch_d0_key_off),
.I2(\w_state_out[2]_23 ),
.I3(\w_state_out[2]_25 ),
.F(\w_state_out[2]_13 ) 
);
defparam \w_state_out[2]_ins17042 .INIT=16'h0007;
LUT4 \counter_out[0]_ins17070  (
.I0(\ff_active[1] ),
.I1(\counter_out[0]_9 ),
.I2(\counter_out[0]_19 ),
.I3(\ff_active[2] ),
.F(\counter_out[0]_7 ) 
);
defparam \counter_out[0]_ins17070 .INIT=16'hBBF0;
LUT2 \counter_out[2]_ins17072  (
.I0(\counter_out[1]_21 ),
.I1(\counter_out[0]_7 ),
.F(\counter_out[2]_7 ) 
);
defparam \counter_out[2]_ins17072 .INIT=4'h8;
LUT4 \counter_out[2]_ins17073  (
.I0(o_607),
.I1(\ff_counter_a[2] ),
.I2(\counter_out[2]_11 ),
.I3(\counter_out[2]_13 ),
.F(\counter_out[2]_9 ) 
);
defparam \counter_out[2]_ins17073 .INIT=16'h0007;
LUT4 \counter_out[3]_ins17074  (
.I0(o_607),
.I1(\ff_counter_a[3] ),
.I2(\counter_out[3]_13 ),
.I3(\counter_out[3]_15 ),
.F(\counter_out[3]_7 ) 
);
defparam \counter_out[3]_ins17074 .INIT=16'h0007;
LUT4 \counter_out[3]_ins17076  (
.I0(o_607),
.I1(ch_a0_key_on),
.I2(\counter_out[3]_17 ),
.I3(\counter_out[3]_19 ),
.F(\counter_out[3]_11 ) 
);
defparam \counter_out[3]_ins17076 .INIT=16'h0007;
LUT4 \counter_out[4]_ins17078  (
.I0(o),
.I1(\ff_counter_d[4] ),
.I2(\counter_out[4]_11 ),
.I3(\counter_out[4]_13 ),
.F(\counter_out[4]_9 ) 
);
defparam \counter_out[4]_ins17078 .INIT=16'h0007;
LUT2 \counter_out[5]_ins17079  (
.I0(\counter_out[4]_15 ),
.I1(\counter_out[4]_9 ),
.F(\counter_out[5]_7 ) 
);
defparam \counter_out[5]_ins17079 .INIT=4'h8;
LUT4 \counter_out[5]_ins17080  (
.I0(o_607),
.I1(\ff_counter_a[5] ),
.I2(\counter_out[5]_11 ),
.I3(\counter_out[5]_13 ),
.F(\counter_out[5]_9 ) 
);
defparam \counter_out[5]_ins17080 .INIT=16'h0007;
LUT4 \level_out[6]_ins17081  (
.I0(\level_out[6]_9 ),
.I1(\level_out[6]_11 ),
.I2(\level_out[6]_13 ),
.I3(\counter_out[3]_11 ),
.F(\level_out[6]_7 ) 
);
defparam \level_out[6]_ins17081 .INIT=16'hF077;
LUT4 \w_state_out[0]_ins17082  (
.I0(\w_state_out[0]_13 ),
.I1(\w_state_out[0]_15 ),
.I2(\w_state_out[0]_17 ),
.I3(\w_state_out[0]_19 ),
.F(\w_state_out[0]_7 ) 
);
defparam \w_state_out[0]_ins17082 .INIT=16'h8000;
LUT4 \w_state_out[0]_ins17083  (
.I0(o_607),
.I1(\ff_state_a[0] ),
.I2(\w_state_out[0]_21 ),
.I3(\w_state_out[0]_23 ),
.F(\w_state_out[0]_9 ) 
);
defparam \w_state_out[0]_ins17083 .INIT=16'h0007;
LUT4 \w_state_out[0]_ins17084  (
.I0(\w_state_out[2]_9 ),
.I1(\w_state_out[0]_25 ),
.I2(o_15),
.I3(\w_state_out[1]_19 ),
.F(\w_state_out[0]_11 ) 
);
defparam \w_state_out[0]_ins17084 .INIT=16'h7D00;
LUT4 n37_ins17093 (
.I0(n37_101),
.I1(n37_21),
.I2(n37_23),
.I3(\counter_out[16]_13 ),
.F(n37_11) 
);
defparam n37_ins17093.INIT=16'h0FBB;
LUT4 n37_ins17095 (
.I0(n37_29),
.I1(n37_31),
.I2(\w_state_out[2] ),
.I3(\w_state_out[1] ),
.F(n37_15) 
);
defparam n37_ins17095.INIT=16'hF53C;
LUT4 n37_ins17096 (
.I0(n37_33),
.I1(n37_35),
.I2(\w_state_out[2] ),
.I3(\w_state_out[1] ),
.F(n37_17) 
);
defparam n37_ins17096.INIT=16'hF53C;
LUT4 \counter_out[19]_ins17097  (
.I0(o_607),
.I1(\ff_counter_a[19] ),
.I2(\counter_out[19]_13 ),
.I3(\counter_out[19]_15 ),
.F(\counter_out[19]_11 ) 
);
defparam \counter_out[19]_ins17097 .INIT=16'h0007;
LUT4 \counter_out[18]_ins17098  (
.I0(\ff_counter_b[18] ),
.I1(\ff_counter_c[18] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[18]_11 ) 
);
defparam \counter_out[18]_ins17098 .INIT=16'hCA00;
LUT4 \counter_out[18]_ins17099  (
.I0(\ff_counter_d[18] ),
.I1(\ff_counter_e[18] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[18]_13 ) 
);
defparam \counter_out[18]_ins17099 .INIT=16'hCA00;
LUT4 \counter_out[18]_ins17101  (
.I0(o_607),
.I1(\ff_counter_a[17] ),
.I2(\counter_out[18]_19 ),
.I3(\counter_out[18]_21 ),
.F(\counter_out[18]_17 ) 
);
defparam \counter_out[18]_ins17101 .INIT=16'h0007;
LUT4 \counter_out[17]_ins17102  (
.I0(\counter_out[17]_35 ),
.I1(\counter_out[17]_15 ),
.I2(\counter_out[17]_17 ),
.I3(\counter_out[16]_13 ),
.F(\counter_out[17]_9 ) 
);
defparam \counter_out[17]_ins17102 .INIT=16'hEE0F;
LUT4 \counter_out[17]_ins17103  (
.I0(\counter_out[11]_27 ),
.I1(\counter_out[17]_19 ),
.I2(\w_state_out[2] ),
.I3(\w_state_out[0] ),
.F(\counter_out[17]_11 ) 
);
defparam \counter_out[17]_ins17103 .INIT=16'h0A3F;
LUT4 \counter_out[16]_ins17104  (
.I0(\counter_out[16]_19 ),
.I1(\counter_out[16]_21 ),
.I2(\w_state_out[1] ),
.I3(\w_state_out[2] ),
.F(\counter_out[16]_9 ) 
);
defparam \counter_out[16]_ins17104 .INIT=16'hFACF;
LUT4 \counter_out[16]_ins17105  (
.I0(\counter_out[16]_45 ),
.I1(\counter_out[16]_25 ),
.I2(\w_state_out[2] ),
.I3(\w_state_out[1] ),
.F(\counter_out[16]_11 ) 
);
defparam \counter_out[16]_ins17105 .INIT=16'h0700;
LUT3 \counter_out[16]_ins17106  (
.I0(\w_state_out[0]_7 ),
.I1(\w_state_out[0]_9 ),
.I2(\w_state_out[0]_11 ),
.F(\counter_out[16]_13 ) 
);
defparam \counter_out[16]_ins17106 .INIT=8'hB0;
LUT4 \counter_out[16]_ins17107  (
.I0(o),
.I1(\ff_counter_d[16] ),
.I2(\counter_out[16]_27 ),
.I3(\counter_out[16]_29 ),
.F(\counter_out[16]_15 ) 
);
defparam \counter_out[16]_ins17107 .INIT=16'h0007;
LUT4 \counter_out[16]_ins17108  (
.I0(\counter_out[15]_13 ),
.I1(\counter_out[15]_15 ),
.I2(\counter_out[15]_17 ),
.I3(\counter_out[15]_19 ),
.F(\counter_out[16]_17 ) 
);
defparam \counter_out[16]_ins17108 .INIT=16'h8000;
LUT4 \counter_out[15]_ins17109  (
.I0(\counter_out[15]_21 ),
.I1(\counter_out[15]_57 ),
.I2(\counter_out[15]_25 ),
.I3(\counter_out[16]_13 ),
.F(\counter_out[15]_9 ) 
);
defparam \counter_out[15]_ins17109 .INIT=16'hF0EE;
LUT4 \counter_out[15]_ins17110  (
.I0(\counter_out[15]_27 ),
.I1(\counter_out[15]_65 ),
.I2(\w_state_out[2] ),
.I3(\w_state_out[0] ),
.F(\counter_out[15]_11 ) 
);
defparam \counter_out[15]_ins17110 .INIT=16'hF3A0;
LUT4 \counter_out[15]_ins17111  (
.I0(\counter_out[15]_31 ),
.I1(\counter_out[3]_7 ),
.I2(\counter_out[2]_7 ),
.I3(\counter_out[2]_9 ),
.F(\counter_out[15]_13 ) 
);
defparam \counter_out[15]_ins17111 .INIT=16'h8000;
LUT4 \counter_out[15]_ins17112  (
.I0(\counter_out[12]_9 ),
.I1(\counter_out[12]_11 ),
.I2(\counter_out[8]_7 ),
.I3(\counter_out[10]_17 ),
.F(\counter_out[15]_15 ) 
);
defparam \counter_out[15]_ins17112 .INIT=16'h8000;
LUT2 \counter_out[15]_ins17113  (
.I0(\counter_out[14]_13 ),
.I1(\counter_out[13]_9 ),
.F(\counter_out[15]_17 ) 
);
defparam \counter_out[15]_ins17113 .INIT=4'h8;
LUT4 \counter_out[15]_ins17114  (
.I0(o_607),
.I1(\ff_counter_a[15] ),
.I2(\counter_out[15]_33 ),
.I3(\counter_out[15]_35 ),
.F(\counter_out[15]_19 ) 
);
defparam \counter_out[15]_ins17114 .INIT=16'h0007;
LUT4 \counter_out[14]_ins17115  (
.I0(\counter_out[14]_49 ),
.I1(\counter_out[14]_17 ),
.I2(\counter_out[14]_55 ),
.I3(\counter_out[16]_13 ),
.F(\counter_out[14]_9 ) 
);
defparam \counter_out[14]_ins17115 .INIT=16'h0F77;
LUT4 \counter_out[14]_ins17116  (
.I0(\counter_out[14]_21 ),
.I1(\counter_out[14]_57 ),
.I2(\w_state_out[2] ),
.I3(\w_state_out[0] ),
.F(\counter_out[14]_11 ) 
);
defparam \counter_out[14]_ins17116 .INIT=16'hF3A0;
LUT4 \counter_out[14]_ins17117  (
.I0(o),
.I1(\ff_counter_d[14] ),
.I2(\counter_out[14]_25 ),
.I3(\counter_out[14]_27 ),
.F(\counter_out[14]_13 ) 
);
defparam \counter_out[14]_ins17117 .INIT=16'h0007;
LUT4 \counter_out[13]_ins17118  (
.I0(\ff_counter_d[13] ),
.I1(\ff_counter_e[13] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[13]_11 ) 
);
defparam \counter_out[13]_ins17118 .INIT=16'hCA00;
LUT4 \counter_out[13]_ins17119  (
.I0(\ff_counter_b[13] ),
.I1(\ff_counter_c[13] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[13]_13 ) 
);
defparam \counter_out[13]_ins17119 .INIT=16'hCA00;
LUT2 \counter_out[12]_ins17120  (
.I0(\counter_out[10]_7 ),
.I1(\counter_out[11]_9 ),
.F(\counter_out[12]_9 ) 
);
defparam \counter_out[12]_ins17120 .INIT=4'h8;
LUT4 \counter_out[12]_ins17121  (
.I0(\ff_active[1] ),
.I1(\counter_out[12]_15 ),
.I2(\counter_out[12]_35 ),
.I3(\ff_active[2] ),
.F(\counter_out[12]_11 ) 
);
defparam \counter_out[12]_ins17121 .INIT=16'hBBF0;
LUT4 \counter_out[11]_ins17124  (
.I0(\ff_counter_b[11] ),
.I1(\ff_counter_c[11] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[11]_13 ) 
);
defparam \counter_out[11]_ins17124 .INIT=16'hCA00;
LUT4 \counter_out[11]_ins17125  (
.I0(\ff_counter_d[11] ),
.I1(\ff_counter_e[11] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[11]_15 ) 
);
defparam \counter_out[11]_ins17125 .INIT=16'hCA00;
LUT4 \counter_out[10]_ins17127  (
.I0(\ff_counter_a[10] ),
.I1(\ff_counter_e[10] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\counter_out[10]_13 ) 
);
defparam \counter_out[10]_ins17127 .INIT=16'hCA00;
LUT4 \counter_out[10]_ins17128  (
.I0(\ff_counter_b[10] ),
.I1(\ff_counter_c[10] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[10]_15 ) 
);
defparam \counter_out[10]_ins17128 .INIT=16'hCA00;
LUT4 \counter_out[10]_ins17129  (
.I0(\ff_active[1] ),
.I1(\counter_out[10]_25 ),
.I2(\counter_out[10]_35 ),
.I3(\ff_active[2] ),
.F(\counter_out[10]_17 ) 
);
defparam \counter_out[10]_ins17129 .INIT=16'hBBF0;
LUT4 \counter_out[8]_ins17131  (
.I0(\ff_active[1] ),
.I1(\counter_out[8]_9 ),
.I2(\counter_out[8]_19 ),
.I3(\ff_active[2] ),
.F(\counter_out[8]_7 ) 
);
defparam \counter_out[8]_ins17131 .INIT=16'hBBF0;
LUT4 \counter_out[7]_ins17132  (
.I0(\counter_out[7]_49 ),
.I1(\counter_out[7]_17 ),
.I2(\counter_out[7]_55 ),
.I3(\counter_out[16]_13 ),
.F(\counter_out[7]_9 ) 
);
defparam \counter_out[7]_ins17132 .INIT=16'h0F77;
LUT4 \counter_out[7]_ins17133  (
.I0(\counter_out[7]_21 ),
.I1(\counter_out[7]_57 ),
.I2(\w_state_out[2] ),
.I3(\w_state_out[0] ),
.F(\counter_out[7]_11 ) 
);
defparam \counter_out[7]_ins17133 .INIT=16'hF3A0;
LUT4 \counter_out[7]_ins17134  (
.I0(o_607),
.I1(\ff_counter_a[7] ),
.I2(\counter_out[7]_25 ),
.I3(\counter_out[7]_27 ),
.F(\counter_out[7]_13 ) 
);
defparam \counter_out[7]_ins17134 .INIT=16'h0007;
LUT4 \counter_out[6]_ins17135  (
.I0(\ff_counter_b[6] ),
.I1(\ff_counter_c[6] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[6]_11 ) 
);
defparam \counter_out[6]_ins17135 .INIT=16'hCA00;
LUT4 \counter_out[6]_ins17136  (
.I0(\ff_counter_a[6] ),
.I1(\ff_counter_e[6] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\counter_out[6]_13 ) 
);
defparam \counter_out[6]_ins17136 .INIT=16'hCA00;
LUT2 \level_out[0]_ins17283  (
.I0(\counter_out[16]_15 ),
.I1(\counter_out[18]_17 ),
.F(\level_out[0]_11 ) 
);
defparam \level_out[0]_ins17283 .INIT=4'h8;
LUT4 \w_state_out[1]_ins17284  (
.I0(\ff_state_d[1] ),
.I1(\ff_state_e[1] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\w_state_out[1]_13 ) 
);
defparam \w_state_out[1]_ins17284 .INIT=16'hCA00;
LUT4 \w_state_out[1]_ins17285  (
.I0(\ff_state_b[1] ),
.I1(\ff_state_c[1] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\w_state_out[1]_15 ) 
);
defparam \w_state_out[1]_ins17285 .INIT=16'hCA00;
LUT4 \w_state_out[1]_ins17286  (
.I0(o_607),
.I1(\ff_state_a[2] ),
.I2(\w_state_out[1]_21 ),
.I3(\w_state_out[1]_23 ),
.F(\w_state_out[1]_17 ) 
);
defparam \w_state_out[1]_ins17286 .INIT=16'h0007;
LUT3 \w_state_out[1]_ins17287  (
.I0(\w_state_out[2]_19 ),
.I1(\w_state_out[2]_21 ),
.I2(\w_state_out[2]_13 ),
.F(\w_state_out[1]_19 ) 
);
defparam \w_state_out[1]_ins17287 .INIT=8'h10;
LUT4 \w_state_out[2]_ins17288  (
.I0(o_39),
.I1(o_17),
.I2(o_43),
.I3(o_41),
.F(\w_state_out[2]_15 ) 
);
defparam \w_state_out[2]_ins17288 .INIT=16'h2301;
LUT4 \w_state_out[2]_ins17289  (
.I0(\w_state_out[2]_27 ),
.I1(o_47),
.I2(o_49),
.I3(o_51),
.F(\w_state_out[2]_17 ) 
);
defparam \w_state_out[2]_ins17289 .INIT=16'h0001;
LUT4 \w_state_out[2]_ins17290  (
.I0(ch_b0_key_release),
.I1(ch_c0_key_release),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\w_state_out[2]_19 ) 
);
defparam \w_state_out[2]_ins17290 .INIT=16'hCA00;
LUT4 \w_state_out[2]_ins17291  (
.I0(ch_d0_key_release),
.I1(\ff_active[0] ),
.I2(\ff_active[1] ),
.I3(\w_state_out[2]_29 ),
.F(\w_state_out[2]_21 ) 
);
defparam \w_state_out[2]_ins17291 .INIT=16'h0E00;
LUT4 \w_state_out[2]_ins17292  (
.I0(ch_a0_key_off),
.I1(ch_e0_key_off),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\w_state_out[2]_23 ) 
);
defparam \w_state_out[2]_ins17292 .INIT=16'hCA00;
LUT4 \w_state_out[2]_ins17293  (
.I0(ch_b0_key_off),
.I1(ch_c0_key_off),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\w_state_out[2]_25 ) 
);
defparam \w_state_out[2]_ins17293 .INIT=16'hCA00;
LUT3 \counter_out[0]_ins17340  (
.I0(\ff_counter_d[0] ),
.I1(\ff_counter_e[0] ),
.I2(\ff_active[0] ),
.F(\counter_out[0]_9 ) 
);
defparam \counter_out[0]_ins17340 .INIT=8'hCA;
LUT3 \counter_out[1]_ins17342  (
.I0(\ff_counter_d[1] ),
.I1(\ff_counter_e[1] ),
.I2(\ff_active[0] ),
.F(\counter_out[1]_9 ) 
);
defparam \counter_out[1]_ins17342 .INIT=8'hCA;
LUT4 \counter_out[2]_ins17344  (
.I0(\ff_counter_d[2] ),
.I1(\ff_counter_e[2] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[2]_11 ) 
);
defparam \counter_out[2]_ins17344 .INIT=16'hCA00;
LUT4 \counter_out[2]_ins17345  (
.I0(\ff_counter_b[2] ),
.I1(\ff_counter_c[2] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[2]_13 ) 
);
defparam \counter_out[2]_ins17345 .INIT=16'hCA00;
LUT4 \counter_out[3]_ins17346  (
.I0(\ff_counter_b[3] ),
.I1(\ff_counter_c[3] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[3]_13 ) 
);
defparam \counter_out[3]_ins17346 .INIT=16'hCA00;
LUT4 \counter_out[3]_ins17347  (
.I0(\ff_counter_d[3] ),
.I1(\ff_counter_e[3] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[3]_15 ) 
);
defparam \counter_out[3]_ins17347 .INIT=16'hCA00;
LUT4 \counter_out[3]_ins17348  (
.I0(ch_b0_key_on),
.I1(ch_c0_key_on),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[3]_17 ) 
);
defparam \counter_out[3]_ins17348 .INIT=16'hCA00;
LUT4 \counter_out[3]_ins17349  (
.I0(ch_d0_key_on),
.I1(ch_e0_key_on),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[3]_19 ) 
);
defparam \counter_out[3]_ins17349 .INIT=16'hCA00;
LUT4 \counter_out[4]_ins17350  (
.I0(\ff_counter_a[4] ),
.I1(\ff_counter_e[4] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\counter_out[4]_11 ) 
);
defparam \counter_out[4]_ins17350 .INIT=16'hCA00;
LUT4 \counter_out[4]_ins17351  (
.I0(\ff_counter_b[4] ),
.I1(\ff_counter_c[4] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[4]_13 ) 
);
defparam \counter_out[4]_ins17351 .INIT=16'hCA00;
LUT4 \counter_out[5]_ins17352  (
.I0(\ff_counter_d[5] ),
.I1(\ff_counter_e[5] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[5]_11 ) 
);
defparam \counter_out[5]_ins17352 .INIT=16'hCA00;
LUT4 \counter_out[5]_ins17353  (
.I0(\ff_counter_b[5] ),
.I1(\ff_counter_c[5] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[5]_13 ) 
);
defparam \counter_out[5]_ins17353 .INIT=16'hCA00;
LUT4 \level_out[6]_ins17354  (
.I0(n37_127),
.I1(\counter_out[12]_37 ),
.I2(\counter_out[11]_27 ),
.I3(\counter_out[10]_37 ),
.F(\level_out[6]_9 ) 
);
defparam \level_out[6]_ins17354 .INIT=16'h8000;
LUT4 \level_out[6]_ins17355  (
.I0(\counter_out[15]_65 ),
.I1(\counter_out[14]_57 ),
.I2(\counter_out[7]_57 ),
.I3(\level_out[6]_21 ),
.F(\level_out[6]_11 ) 
);
defparam \level_out[6]_ins17355 .INIT=16'h8000;
LUT3 \level_out[6]_ins17356  (
.I0(o_15),
.I1(\w_level_next[6] ),
.I2(\level_out[0]_7 ),
.F(\level_out[6]_13 ) 
);
defparam \level_out[6]_ins17356 .INIT=8'h35;
LUT3 \w_state_out[0]_ins17357  (
.I0(o_15),
.I1(\w_state_out[1]_7 ),
.I2(\w_state_out[1]_17 ),
.F(\w_state_out[0]_13 ) 
);
defparam \w_state_out[0]_ins17357 .INIT=8'h10;
LUT4 \w_state_out[0]_ins17358  (
.I0(o_89),
.I1(o_87),
.I2(\w_state_out[0]_27 ),
.I3(\w_state_out[0]_29 ),
.F(\w_state_out[0]_15 ) 
);
defparam \w_state_out[0]_ins17358 .INIT=16'h1428;
LUT4 \w_state_out[0]_ins17359  (
.I0(o_85),
.I1(o_83),
.I2(\w_state_out[0]_31 ),
.I3(\w_state_out[0]_33 ),
.F(\w_state_out[0]_17 ) 
);
defparam \w_state_out[0]_ins17359 .INIT=16'h1428;
LUT4 \w_state_out[0]_ins17360  (
.I0(o_17),
.I1(o_23),
.I2(\w_state_out[0]_35 ),
.I3(\w_state_out[0]_37 ),
.F(\w_state_out[0]_19 ) 
);
defparam \w_state_out[0]_ins17360 .INIT=16'h1428;
LUT4 \w_state_out[0]_ins17361  (
.I0(\ff_state_d[0] ),
.I1(\ff_state_e[0] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\w_state_out[0]_21 ) 
);
defparam \w_state_out[0]_ins17361 .INIT=16'hCA00;
LUT4 \w_state_out[0]_ins17362  (
.I0(\ff_state_b[0] ),
.I1(\ff_state_c[0] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\w_state_out[0]_23 ) 
);
defparam \w_state_out[0]_ins17362 .INIT=16'hCA00;
LUT2 \w_state_out[0]_ins17363  (
.I0(\w_state_out[1]_7 ),
.I1(\w_state_out[1]_17 ),
.F(\w_state_out[0]_25 ) 
);
defparam \w_state_out[0]_ins17363 .INIT=4'h8;
LUT4 n37_ins17367 (
.I0(\reg_dr_a0[7] ),
.I1(o_607),
.I2(\reg_dr_c0[7] ),
.I3(n311),
.F(n37_21) 
);
defparam n37_ins17367.INIT=16'h0777;
LUT4 n37_ins17368 (
.I0(o_607),
.I1(\reg_sr_a0[7] ),
.I2(n37_39),
.I3(n37_41),
.F(n37_23) 
);
defparam n37_ins17368.INIT=16'h0007;
LUT4 n37_ins17371 (
.I0(n37_113),
.I1(n37_53),
.I2(n37_119),
.I3(\counter_out[16]_13 ),
.F(n37_29) 
);
defparam n37_ins17371.INIT=16'h0F77;
LUT4 n37_ins17372 (
.I0(\level_out[6]_21 ),
.I1(n37_57),
.I2(\w_state_out[2] ),
.I3(\w_state_out[0] ),
.F(n37_31) 
);
defparam n37_ins17372.INIT=16'h0A3F;
LUT4 n37_ins17373 (
.I0(n37_59),
.I1(n37_125),
.I2(n37_63),
.I3(\counter_out[16]_13 ),
.F(n37_33) 
);
defparam n37_ins17373.INIT=16'h770F;
LUT4 n37_ins17374 (
.I0(\counter_out[12]_37 ),
.I1(n37_65),
.I2(\w_state_out[2] ),
.I3(\w_state_out[0] ),
.F(n37_35) 
);
defparam n37_ins17374.INIT=16'h0A3F;
LUT4 \counter_out[19]_ins17375  (
.I0(\ff_counter_d[19] ),
.I1(\ff_counter_e[19] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[19]_13 ) 
);
defparam \counter_out[19]_ins17375 .INIT=16'hCA00;
LUT4 \counter_out[19]_ins17376  (
.I0(\ff_counter_b[19] ),
.I1(\ff_counter_c[19] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[19]_15 ) 
);
defparam \counter_out[19]_ins17376 .INIT=16'hCA00;
LUT4 \counter_out[18]_ins17377  (
.I0(\ff_counter_d[17] ),
.I1(\ff_counter_e[17] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[18]_19 ) 
);
defparam \counter_out[18]_ins17377 .INIT=16'hCA00;
LUT4 \counter_out[18]_ins17378  (
.I0(\ff_counter_b[17] ),
.I1(\ff_counter_c[17] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[18]_21 ) 
);
defparam \counter_out[18]_ins17378 .INIT=16'hCA00;
LUT4 \counter_out[17]_ins17380  (
.I0(\reg_sr_d0[5] ),
.I1(\reg_sr_e0[5] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[17]_15 ) 
);
defparam \counter_out[17]_ins17380 .INIT=16'hCA00;
LUT4 \counter_out[17]_ins17381  (
.I0(o_607),
.I1(\reg_dr_a0[5] ),
.I2(\counter_out[17]_23 ),
.I3(\counter_out[17]_25 ),
.F(\counter_out[17]_17 ) 
);
defparam \counter_out[17]_ins17381 .INIT=16'h0007;
LUT4 \counter_out[17]_ins17382  (
.I0(o_607),
.I1(\reg_rr_a0[5] ),
.I2(\counter_out[17]_27 ),
.I3(\counter_out[17]_29 ),
.F(\counter_out[17]_19 ) 
);
defparam \counter_out[17]_ins17382 .INIT=16'h0007;
LUT4 \counter_out[16]_ins17383  (
.I0(o_607),
.I1(\reg_rr_a0[4] ),
.I2(\counter_out[16]_31 ),
.I3(\counter_out[16]_33 ),
.F(\counter_out[16]_19 ) 
);
defparam \counter_out[16]_ins17383 .INIT=16'h0007;
LUT4 \counter_out[16]_ins17384  (
.I0(o),
.I1(\reg_dr_d0[4] ),
.I2(\counter_out[16]_35 ),
.I3(\counter_out[16]_37 ),
.F(\counter_out[16]_21 ) 
);
defparam \counter_out[16]_ins17384 .INIT=16'h0007;
LUT4 \counter_out[16]_ins17386  (
.I0(\reg_sr_a0[4] ),
.I1(o_607),
.I2(\reg_sr_c0[4] ),
.I3(n311),
.F(\counter_out[16]_25 ) 
);
defparam \counter_out[16]_ins17386 .INIT=16'h0777;
LUT4 \counter_out[16]_ins17387  (
.I0(\ff_counter_a[16] ),
.I1(\ff_counter_e[16] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\counter_out[16]_27 ) 
);
defparam \counter_out[16]_ins17387 .INIT=16'hCA00;
LUT4 \counter_out[16]_ins17388  (
.I0(\ff_counter_b[16] ),
.I1(\ff_counter_c[16] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[16]_29 ) 
);
defparam \counter_out[16]_ins17388 .INIT=16'hCA00;
LUT4 \counter_out[15]_ins17389  (
.I0(\reg_dr_d0[3] ),
.I1(\reg_dr_e0[3] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[15]_21 ) 
);
defparam \counter_out[15]_ins17389 .INIT=16'hCA00;
LUT3 \counter_out[15]_ins17391  (
.I0(\counter_out[15]_39 ),
.I1(\counter_out[15]_63 ),
.I2(\ff_active[2] ),
.F(\counter_out[15]_25 ) 
);
defparam \counter_out[15]_ins17391 .INIT=8'hA3;
LUT4 \counter_out[15]_ins17392  (
.I0(o_607),
.I1(\reg_rr_a0[3] ),
.I2(\counter_out[15]_43 ),
.I3(\counter_out[15]_45 ),
.F(\counter_out[15]_27 ) 
);
defparam \counter_out[15]_ins17392 .INIT=16'h0007;
LUT4 \counter_out[15]_ins17394  (
.I0(\counter_out[4]_9 ),
.I1(\counter_out[5]_9 ),
.I2(\counter_out[7]_13 ),
.I3(\counter_out[6]_7 ),
.F(\counter_out[15]_31 ) 
);
defparam \counter_out[15]_ins17394 .INIT=16'h8000;
LUT4 \counter_out[15]_ins17395  (
.I0(\ff_counter_d[15] ),
.I1(\ff_counter_e[15] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[15]_33 ) 
);
defparam \counter_out[15]_ins17395 .INIT=16'hCA00;
LUT4 \counter_out[15]_ins17396  (
.I0(\ff_counter_b[15] ),
.I1(\ff_counter_c[15] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[15]_35 ) 
);
defparam \counter_out[15]_ins17396 .INIT=16'hCA00;
LUT4 \counter_out[14]_ins17398  (
.I0(\reg_dr_a0[2] ),
.I1(o_607),
.I2(\reg_dr_c0[2] ),
.I3(n311),
.F(\counter_out[14]_17 ) 
);
defparam \counter_out[14]_ins17398 .INIT=16'h0777;
LUT4 \counter_out[14]_ins17400  (
.I0(o),
.I1(\reg_rr_d0[2] ),
.I2(\counter_out[14]_35 ),
.I3(\counter_out[14]_37 ),
.F(\counter_out[14]_21 ) 
);
defparam \counter_out[14]_ins17400 .INIT=16'h0007;
LUT4 \counter_out[14]_ins17402  (
.I0(\ff_counter_a[14] ),
.I1(\ff_counter_e[14] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\counter_out[14]_25 ) 
);
defparam \counter_out[14]_ins17402 .INIT=16'hCA00;
LUT4 \counter_out[14]_ins17403  (
.I0(\ff_counter_b[14] ),
.I1(\ff_counter_c[14] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[14]_27 ) 
);
defparam \counter_out[14]_ins17403 .INIT=16'hCA00;
LUT3 \counter_out[12]_ins17404  (
.I0(\ff_counter_d[12] ),
.I1(\ff_counter_e[12] ),
.I2(\ff_active[0] ),
.F(\counter_out[12]_15 ) 
);
defparam \counter_out[12]_ins17404 .INIT=8'hCA;
LUT3 \counter_out[12]_ins17406  (
.I0(\reg_ar_b0[6] ),
.I1(\reg_ar_c0[6] ),
.I2(\ff_active[0] ),
.F(\counter_out[12]_19 ) 
);
defparam \counter_out[12]_ins17406 .INIT=8'hCA;
LUT4 \counter_out[12]_ins17407  (
.I0(\reg_ar_a0[6] ),
.I1(\reg_ar_e0[6] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\counter_out[12]_21 ) 
);
defparam \counter_out[12]_ins17407 .INIT=16'hCA00;
LUT3 \counter_out[11]_ins17408  (
.I0(\reg_ar_a0[5] ),
.I1(\reg_ar_e0[5] ),
.I2(\ff_active[2] ),
.F(\counter_out[11]_17 ) 
);
defparam \counter_out[11]_ins17408 .INIT=8'hCA;
LUT4 \counter_out[11]_ins17409  (
.I0(\reg_ar_b0[5] ),
.I1(\reg_ar_c0[5] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[11]_19 ) 
);
defparam \counter_out[11]_ins17409 .INIT=16'hCA00;
LUT3 \counter_out[10]_ins17410  (
.I0(\reg_ar_a0[4] ),
.I1(\reg_ar_e0[4] ),
.I2(\ff_active[2] ),
.F(\counter_out[10]_21 ) 
);
defparam \counter_out[10]_ins17410 .INIT=8'hCA;
LUT4 \counter_out[10]_ins17411  (
.I0(\reg_ar_b0[4] ),
.I1(\reg_ar_c0[4] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[10]_23 ) 
);
defparam \counter_out[10]_ins17411 .INIT=16'hCA00;
LUT3 \counter_out[10]_ins17412  (
.I0(\ff_counter_d[9] ),
.I1(\ff_counter_e[9] ),
.I2(\ff_active[0] ),
.F(\counter_out[10]_25 ) 
);
defparam \counter_out[10]_ins17412 .INIT=8'hCA;
LUT3 \counter_out[8]_ins17414  (
.I0(\ff_counter_d[8] ),
.I1(\ff_counter_e[8] ),
.I2(\ff_active[0] ),
.F(\counter_out[8]_9 ) 
);
defparam \counter_out[8]_ins17414 .INIT=8'hCA;
LUT4 \counter_out[7]_ins17417  (
.I0(\reg_dr_a0[1] ),
.I1(o_607),
.I2(\reg_dr_c0[1] ),
.I3(n311),
.F(\counter_out[7]_17 ) 
);
defparam \counter_out[7]_ins17417 .INIT=16'h0777;
LUT4 \counter_out[7]_ins17419  (
.I0(o_607),
.I1(\reg_rr_a0[1] ),
.I2(\counter_out[7]_35 ),
.I3(\counter_out[7]_37 ),
.F(\counter_out[7]_21 ) 
);
defparam \counter_out[7]_ins17419 .INIT=16'h0007;
LUT4 \counter_out[7]_ins17421  (
.I0(\ff_counter_d[7] ),
.I1(\ff_counter_e[7] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[7]_25 ) 
);
defparam \counter_out[7]_ins17421 .INIT=16'hCA00;
LUT4 \counter_out[7]_ins17422  (
.I0(\ff_counter_b[7] ),
.I1(\ff_counter_c[7] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[7]_27 ) 
);
defparam \counter_out[7]_ins17422 .INIT=16'hCA00;
LUT4 \w_state_out[1]_ins17498  (
.I0(\ff_state_d[2] ),
.I1(\ff_state_e[2] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\w_state_out[1]_21 ) 
);
defparam \w_state_out[1]_ins17498 .INIT=16'hCA00;
LUT4 \w_state_out[1]_ins17499  (
.I0(\ff_state_b[2] ),
.I1(\ff_state_c[2] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\w_state_out[1]_23 ) 
);
defparam \w_state_out[1]_ins17499 .INIT=16'hCA00;
LUT4 \w_state_out[2]_ins17500  (
.I0(\ff_level_d[3] ),
.I1(\ff_level_e[3] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\w_state_out[2]_27 ) 
);
defparam \w_state_out[2]_ins17500 .INIT=16'hCA00;
LUT4 \w_state_out[2]_ins17501  (
.I0(ch_e0_key_release),
.I1(ch_a0_key_release),
.I2(\ff_active[0] ),
.I3(\ff_active[2] ),
.F(\w_state_out[2]_29 ) 
);
defparam \w_state_out[2]_ins17501 .INIT=16'hAFC0;
LUT4 \w_state_out[0]_ins17519  (
.I0(o_607),
.I1(\reg_sl_a0[1] ),
.I2(\w_state_out[0]_39 ),
.I3(\w_state_out[0]_41 ),
.F(\w_state_out[0]_27 ) 
);
defparam \w_state_out[0]_ins17519 .INIT=16'h0007;
LUT4 \w_state_out[0]_ins17520  (
.I0(o_607),
.I1(\reg_sl_a0[4] ),
.I2(\w_state_out[0]_43 ),
.I3(\w_state_out[0]_45 ),
.F(\w_state_out[0]_29 ) 
);
defparam \w_state_out[0]_ins17520 .INIT=16'h0007;
LUT4 \w_state_out[0]_ins17521  (
.I0(o_607),
.I1(\reg_sl_a0[0] ),
.I2(\w_state_out[0]_47 ),
.I3(\w_state_out[0]_49 ),
.F(\w_state_out[0]_31 ) 
);
defparam \w_state_out[0]_ins17521 .INIT=16'h0007;
LUT4 \w_state_out[0]_ins17522  (
.I0(o_607),
.I1(\reg_sl_a0[3] ),
.I2(\w_state_out[0]_51 ),
.I3(\w_state_out[0]_53 ),
.F(\w_state_out[0]_33 ) 
);
defparam \w_state_out[0]_ins17522 .INIT=16'h0007;
LUT4 \w_state_out[0]_ins17523  (
.I0(o_607),
.I1(\reg_sl_a0[2] ),
.I2(\w_state_out[0]_55 ),
.I3(\w_state_out[0]_57 ),
.F(\w_state_out[0]_35 ) 
);
defparam \w_state_out[0]_ins17523 .INIT=16'h0007;
LUT4 \w_state_out[0]_ins17524  (
.I0(o_607),
.I1(\reg_sl_a0[5] ),
.I2(\w_state_out[0]_59 ),
.I3(\w_state_out[0]_61 ),
.F(\w_state_out[0]_37 ) 
);
defparam \w_state_out[0]_ins17524 .INIT=16'h0007;
LUT4 n37_ins17526 (
.I0(\reg_sr_d0[7] ),
.I1(\reg_sr_e0[7] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(n37_39) 
);
defparam n37_ins17526.INIT=16'hCA00;
LUT4 n37_ins17527 (
.I0(\reg_sr_b0[7] ),
.I1(\reg_sr_c0[7] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(n37_41) 
);
defparam n37_ins17527.INIT=16'hCA00;
LUT3 n37_ins17528 (
.I0(\reg_ar_a0[7] ),
.I1(\reg_ar_e0[7] ),
.I2(\ff_active[2] ),
.F(n37_43) 
);
defparam n37_ins17528.INIT=8'hCA;
LUT4 n37_ins17529 (
.I0(\reg_ar_b0[7] ),
.I1(\reg_ar_c0[7] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(n37_45) 
);
defparam n37_ins17529.INIT=16'hCA00;
LUT3 n37_ins17531 (
.I0(\reg_rr_d0[7] ),
.I1(\reg_rr_e0[7] ),
.I2(\ff_active[0] ),
.F(n37_49) 
);
defparam n37_ins17531.INIT=8'hCA;
LUT4 n37_ins17533 (
.I0(\reg_dr_a0[0] ),
.I1(o_607),
.I2(\reg_dr_c0[0] ),
.I3(n311),
.F(n37_53) 
);
defparam n37_ins17533.INIT=16'h0777;
LUT4 n37_ins17535 (
.I0(o_607),
.I1(\reg_rr_a0[0] ),
.I2(n37_75),
.I3(n37_77),
.F(n37_57) 
);
defparam n37_ins17535.INIT=16'h0007;
LUT4 n37_ins17536 (
.I0(\reg_sr_a0[6] ),
.I1(o_607),
.I2(\reg_sr_c0[6] ),
.I3(n311),
.F(n37_59) 
);
defparam n37_ins17536.INIT=16'h0777;
LUT4 n37_ins17538 (
.I0(o_607),
.I1(\reg_dr_a0[6] ),
.I2(n37_81),
.I3(n37_83),
.F(n37_63) 
);
defparam n37_ins17538.INIT=16'h0007;
LUT4 n37_ins17539 (
.I0(o_607),
.I1(\reg_rr_a0[6] ),
.I2(n37_85),
.I3(n37_87),
.F(n37_65) 
);
defparam n37_ins17539.INIT=16'h0007;
LUT4 \counter_out[17]_ins17541  (
.I0(\reg_dr_d0[5] ),
.I1(\reg_dr_e0[5] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[17]_23 ) 
);
defparam \counter_out[17]_ins17541 .INIT=16'hCA00;
LUT4 \counter_out[17]_ins17542  (
.I0(\reg_dr_b0[5] ),
.I1(\reg_dr_c0[5] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[17]_25 ) 
);
defparam \counter_out[17]_ins17542 .INIT=16'hCA00;
LUT4 \counter_out[17]_ins17543  (
.I0(\reg_rr_b0[5] ),
.I1(\reg_rr_c0[5] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[17]_27 ) 
);
defparam \counter_out[17]_ins17543 .INIT=16'hCA00;
LUT4 \counter_out[17]_ins17544  (
.I0(\reg_rr_d0[5] ),
.I1(\reg_rr_e0[5] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[17]_29 ) 
);
defparam \counter_out[17]_ins17544 .INIT=16'hCA00;
LUT4 \counter_out[16]_ins17545  (
.I0(\reg_rr_d0[4] ),
.I1(\reg_rr_e0[4] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[16]_31 ) 
);
defparam \counter_out[16]_ins17545 .INIT=16'hCA00;
LUT4 \counter_out[16]_ins17546  (
.I0(\reg_rr_b0[4] ),
.I1(\reg_rr_c0[4] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[16]_33 ) 
);
defparam \counter_out[16]_ins17546 .INIT=16'hCA00;
LUT4 \counter_out[16]_ins17547  (
.I0(\reg_dr_a0[4] ),
.I1(\reg_dr_e0[4] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\counter_out[16]_35 ) 
);
defparam \counter_out[16]_ins17547 .INIT=16'hCA00;
LUT4 \counter_out[16]_ins17548  (
.I0(\reg_dr_b0[4] ),
.I1(\reg_dr_c0[4] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[16]_37 ) 
);
defparam \counter_out[16]_ins17548 .INIT=16'hCA00;
LUT3 \counter_out[15]_ins17551  (
.I0(\reg_sr_d0[3] ),
.I1(\reg_sr_e0[3] ),
.I2(\ff_active[0] ),
.F(\counter_out[15]_39 ) 
);
defparam \counter_out[15]_ins17551 .INIT=8'hCA;
LUT4 \counter_out[15]_ins17553  (
.I0(\reg_rr_b0[3] ),
.I1(\reg_rr_c0[3] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[15]_43 ) 
);
defparam \counter_out[15]_ins17553 .INIT=16'hCA00;
LUT4 \counter_out[15]_ins17554  (
.I0(\reg_rr_d0[3] ),
.I1(\reg_rr_e0[3] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[15]_45 ) 
);
defparam \counter_out[15]_ins17554 .INIT=16'hCA00;
LUT3 \counter_out[15]_ins17555  (
.I0(\reg_ar_b0[3] ),
.I1(\reg_ar_c0[3] ),
.I2(\ff_active[0] ),
.F(\counter_out[15]_47 ) 
);
defparam \counter_out[15]_ins17555 .INIT=8'h35;
LUT4 \counter_out[15]_ins17556  (
.I0(\reg_ar_a0[3] ),
.I1(\reg_ar_e0[3] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\counter_out[15]_49 ) 
);
defparam \counter_out[15]_ins17556 .INIT=16'hCA00;
LUT4 \counter_out[14]_ins17559  (
.I0(\reg_sr_b0[2] ),
.I1(\ff_active[2] ),
.I2(\counter_out[14]_43 ),
.I3(\ff_active[1] ),
.F(\counter_out[14]_33 ) 
);
defparam \counter_out[14]_ins17559 .INIT=16'hDFF3;
LUT4 \counter_out[14]_ins17560  (
.I0(\reg_rr_a0[2] ),
.I1(\reg_rr_e0[2] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\counter_out[14]_35 ) 
);
defparam \counter_out[14]_ins17560 .INIT=16'hCA00;
LUT4 \counter_out[14]_ins17561  (
.I0(\reg_rr_b0[2] ),
.I1(\reg_rr_c0[2] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[14]_37 ) 
);
defparam \counter_out[14]_ins17561 .INIT=16'hCA00;
LUT3 \counter_out[14]_ins17562  (
.I0(\reg_ar_b0[2] ),
.I1(\reg_ar_c0[2] ),
.I2(\ff_active[0] ),
.F(\counter_out[14]_39 ) 
);
defparam \counter_out[14]_ins17562 .INIT=8'h35;
LUT4 \counter_out[14]_ins17563  (
.I0(\reg_ar_a0[2] ),
.I1(\reg_ar_e0[2] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\counter_out[14]_41 ) 
);
defparam \counter_out[14]_ins17563 .INIT=16'hCA00;
LUT4 \counter_out[7]_ins17569  (
.I0(\reg_sr_b0[1] ),
.I1(\ff_active[2] ),
.I2(\counter_out[7]_43 ),
.I3(\ff_active[1] ),
.F(\counter_out[7]_33 ) 
);
defparam \counter_out[7]_ins17569 .INIT=16'hDFF3;
LUT4 \counter_out[7]_ins17570  (
.I0(\reg_rr_d0[1] ),
.I1(\reg_rr_e0[1] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[7]_35 ) 
);
defparam \counter_out[7]_ins17570 .INIT=16'hCA00;
LUT4 \counter_out[7]_ins17571  (
.I0(\reg_rr_b0[1] ),
.I1(\reg_rr_c0[1] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[7]_37 ) 
);
defparam \counter_out[7]_ins17571 .INIT=16'hCA00;
LUT3 \counter_out[7]_ins17572  (
.I0(\reg_ar_b0[1] ),
.I1(\reg_ar_c0[1] ),
.I2(\ff_active[0] ),
.F(\counter_out[7]_39 ) 
);
defparam \counter_out[7]_ins17572 .INIT=8'h35;
LUT4 \counter_out[7]_ins17573  (
.I0(\reg_ar_a0[1] ),
.I1(\reg_ar_e0[1] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\counter_out[7]_41 ) 
);
defparam \counter_out[7]_ins17573 .INIT=16'hCA00;
LUT3 \level_out[6]_ins17634  (
.I0(\reg_ar_b0[0] ),
.I1(\reg_ar_c0[0] ),
.I2(\ff_active[0] ),
.F(\level_out[6]_17 ) 
);
defparam \level_out[6]_ins17634 .INIT=8'hCA;
LUT4 \level_out[6]_ins17635  (
.I0(\reg_ar_a0[0] ),
.I1(\reg_ar_e0[0] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\level_out[6]_19 ) 
);
defparam \level_out[6]_ins17635 .INIT=16'hCA00;
LUT4 \w_state_out[0]_ins17636  (
.I0(\reg_sl_d0[1] ),
.I1(\reg_sl_e0[1] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\w_state_out[0]_39 ) 
);
defparam \w_state_out[0]_ins17636 .INIT=16'hCA00;
LUT4 \w_state_out[0]_ins17637  (
.I0(\reg_sl_b0[1] ),
.I1(\reg_sl_c0[1] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\w_state_out[0]_41 ) 
);
defparam \w_state_out[0]_ins17637 .INIT=16'hCA00;
LUT4 \w_state_out[0]_ins17638  (
.I0(\reg_sl_d0[4] ),
.I1(\reg_sl_e0[4] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\w_state_out[0]_43 ) 
);
defparam \w_state_out[0]_ins17638 .INIT=16'hCA00;
LUT4 \w_state_out[0]_ins17639  (
.I0(\reg_sl_b0[4] ),
.I1(\reg_sl_c0[4] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\w_state_out[0]_45 ) 
);
defparam \w_state_out[0]_ins17639 .INIT=16'hCA00;
LUT4 \w_state_out[0]_ins17640  (
.I0(\reg_sl_d0[0] ),
.I1(\reg_sl_e0[0] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\w_state_out[0]_47 ) 
);
defparam \w_state_out[0]_ins17640 .INIT=16'hCA00;
LUT4 \w_state_out[0]_ins17641  (
.I0(\reg_sl_b0[0] ),
.I1(\reg_sl_c0[0] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\w_state_out[0]_49 ) 
);
defparam \w_state_out[0]_ins17641 .INIT=16'hCA00;
LUT4 \w_state_out[0]_ins17642  (
.I0(\reg_sl_b0[3] ),
.I1(\reg_sl_c0[3] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\w_state_out[0]_51 ) 
);
defparam \w_state_out[0]_ins17642 .INIT=16'hCA00;
LUT4 \w_state_out[0]_ins17643  (
.I0(\reg_sl_d0[3] ),
.I1(\reg_sl_e0[3] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\w_state_out[0]_53 ) 
);
defparam \w_state_out[0]_ins17643 .INIT=16'hCA00;
LUT4 \w_state_out[0]_ins17644  (
.I0(\reg_sl_b0[2] ),
.I1(\reg_sl_c0[2] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\w_state_out[0]_55 ) 
);
defparam \w_state_out[0]_ins17644 .INIT=16'hCA00;
LUT4 \w_state_out[0]_ins17645  (
.I0(\reg_sl_d0[2] ),
.I1(\reg_sl_e0[2] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\w_state_out[0]_57 ) 
);
defparam \w_state_out[0]_ins17645 .INIT=16'hCA00;
LUT4 \w_state_out[0]_ins17646  (
.I0(\reg_sl_d0[5] ),
.I1(\reg_sl_e0[5] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\w_state_out[0]_59 ) 
);
defparam \w_state_out[0]_ins17646 .INIT=16'hCA00;
LUT4 \w_state_out[0]_ins17647  (
.I0(\reg_sl_b0[5] ),
.I1(\reg_sl_c0[5] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\w_state_out[0]_61 ) 
);
defparam \w_state_out[0]_ins17647 .INIT=16'hCA00;
LUT4 n37_ins17651 (
.I0(\reg_sr_b0[0] ),
.I1(\ff_active[2] ),
.I2(n37_89),
.I3(\ff_active[1] ),
.F(n37_73) 
);
defparam n37_ins17651.INIT=16'hDFF3;
LUT4 n37_ins17652 (
.I0(\reg_rr_d0[0] ),
.I1(\reg_rr_e0[0] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(n37_75) 
);
defparam n37_ins17652.INIT=16'hCA00;
LUT4 n37_ins17653 (
.I0(\reg_rr_b0[0] ),
.I1(\reg_rr_c0[0] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(n37_77) 
);
defparam n37_ins17653.INIT=16'hCA00;
LUT4 n37_ins17655 (
.I0(\reg_dr_d0[6] ),
.I1(\reg_dr_e0[6] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(n37_81) 
);
defparam n37_ins17655.INIT=16'hCA00;
LUT4 n37_ins17656 (
.I0(\reg_dr_b0[6] ),
.I1(\reg_dr_c0[6] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(n37_83) 
);
defparam n37_ins17656.INIT=16'hCA00;
LUT4 n37_ins17657 (
.I0(\reg_rr_b0[6] ),
.I1(\reg_rr_c0[6] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(n37_85) 
);
defparam n37_ins17657.INIT=16'hCA00;
LUT4 n37_ins17658 (
.I0(\reg_rr_d0[6] ),
.I1(\reg_rr_e0[6] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(n37_87) 
);
defparam n37_ins17658.INIT=16'hCA00;
LUT4 \counter_out[14]_ins17660  (
.I0(\reg_sr_d0[2] ),
.I1(\reg_sr_e0[2] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(\counter_out[14]_43 ) 
);
defparam \counter_out[14]_ins17660 .INIT=16'h03F5;
LUT4 \counter_out[7]_ins17661  (
.I0(\reg_sr_d0[1] ),
.I1(\reg_sr_e0[1] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(\counter_out[7]_43 ) 
);
defparam \counter_out[7]_ins17661 .INIT=16'h03F5;
LUT4 n37_ins17676 (
.I0(\reg_sr_d0[0] ),
.I1(\reg_sr_e0[0] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(n37_89) 
);
defparam n37_ins17676.INIT=16'h03F5;
LUT3 \counter_out[12]_ins17677  (
.I0(\counter_out[19]_5 ),
.I1(\counter_out[12]_37 ),
.I2(n37_15),
.F(\counter_out[12]_25 ) 
);
defparam \counter_out[12]_ins17677 .INIT=8'h27;
MUX2_LUT5 \counter_out[12]_ins17679  (
.I0(\counter_out[12]_25 ),
.I1(\counter_out[12]_39 ),
.S0(\counter_out[19]_7 ),
.O(\counter_out[12] ) 
);
LUT4 \counter_out[11]_ins17680  (
.I0(\w_state_out[0] ),
.I1(\counter_out[11]_27 ),
.I2(\w_state_out[2] ),
.I3(\w_state_out[1] ),
.F(\counter_out[11]_21 ) 
);
defparam \counter_out[11]_ins17680 .INIT=16'h0002;
LUT3 \counter_out[11]_ins17681  (
.I0(\counter_out[10]_39 ),
.I1(\counter_out[10]_7 ),
.I2(\counter_out[11]_9 ),
.F(\counter_out[11]_23 ) 
);
defparam \counter_out[11]_ins17681 .INIT=8'h87;
MUX2_LUT5 \counter_out[11]_ins17682  (
.I0(\counter_out[11]_21 ),
.I1(\counter_out[11]_23 ),
.S0(\counter_out[19]_7 ),
.O(\counter_out[11] ) 
);
LUT4 n37_ins17797 (
.I0(\w_state_out[0] ),
.I1(\w_state_out[2] ),
.I2(n37_127),
.I3(n37_107),
.F(n37_91) 
);
defparam n37_ins17797.INIT=16'h3175;
LUT4 n37_ins17798 (
.I0(\w_state_out[0] ),
.I1(\w_state_out[2] ),
.I2(n37_127),
.I3(n37_49),
.F(n37_93) 
);
defparam n37_ins17798.INIT=16'h7531;
MUX2_LUT5 n37_ins17799 (
.I0(n37_91),
.I1(n37_93),
.S0(\ff_active[2] ),
.O(n37_95) 
);
LUT3 \counter_out[0]_ins17827  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[0] ),
.I2(\ff_counter_b[0] ),
.F(\counter_out[0]_15 ) 
);
defparam \counter_out[0]_ins17827 .INIT=8'h5F;
LUT3 \counter_out[0]_ins17828  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[0] ),
.I2(\ff_counter_c[0] ),
.F(\counter_out[0]_17 ) 
);
defparam \counter_out[0]_ins17828 .INIT=8'h1B;
MUX2_LUT5 \counter_out[0]_ins17829  (
.I0(\counter_out[0]_15 ),
.I1(\counter_out[0]_17 ),
.S0(\ff_active[0] ),
.O(\counter_out[0]_19 ) 
);
LUT3 \counter_out[1]_ins17830  (
.I0(\ff_active[2] ),
.I1(\ff_counter_b[1] ),
.I2(\ff_active[1] ),
.F(\counter_out[1]_15 ) 
);
defparam \counter_out[1]_ins17830 .INIT=8'h40;
LUT4 \counter_out[1]_ins17831  (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_counter_a[1] ),
.I3(\ff_counter_c[1] ),
.F(\counter_out[1]_17 ) 
);
defparam \counter_out[1]_ins17831 .INIT=16'h5410;
MUX2_LUT5 \counter_out[1]_ins17832  (
.I0(\counter_out[1]_15 ),
.I1(\counter_out[1]_17 ),
.S0(\ff_active[0] ),
.O(\counter_out[1]_19 ) 
);
LUT4 n37_ins17833 (
.I0(\ff_active[2] ),
.I1(\ff_active[0] ),
.I2(\reg_dr_e0[7] ),
.I3(\reg_dr_d0[7] ),
.F(n37_97) 
);
defparam n37_ins17833.INIT=16'hA280;
LUT3 n37_ins17834 (
.I0(\ff_active[2] ),
.I1(\reg_dr_b0[7] ),
.I2(\ff_active[0] ),
.F(n37_99) 
);
defparam n37_ins17834.INIT=8'h04;
MUX2_LUT5 n37_ins17835 (
.I0(n37_97),
.I1(n37_99),
.S0(\ff_active[1] ),
.O(n37_101) 
);
LUT3 \counter_out[17]_ins17836  (
.I0(\ff_active[2] ),
.I1(\reg_sr_b0[5] ),
.I2(\ff_active[1] ),
.F(\counter_out[17]_31 ) 
);
defparam \counter_out[17]_ins17836 .INIT=8'h40;
LUT4 \counter_out[17]_ins17837  (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\reg_sr_a0[5] ),
.I3(\reg_sr_c0[5] ),
.F(\counter_out[17]_33 ) 
);
defparam \counter_out[17]_ins17837 .INIT=16'h5410;
MUX2_LUT5 \counter_out[17]_ins17838  (
.I0(\counter_out[17]_31 ),
.I1(\counter_out[17]_33 ),
.S0(\ff_active[0] ),
.O(\counter_out[17]_35 ) 
);
LUT4 \counter_out[16]_ins17839  (
.I0(\ff_active[2] ),
.I1(\reg_sr_b0[4] ),
.I2(\ff_active[1] ),
.I3(\reg_sr_d0[4] ),
.F(\counter_out[16]_41 ) 
);
defparam \counter_out[16]_ins17839 .INIT=16'hB5BF;
LUT4 \counter_out[16]_ins17840  (
.I0(\ff_active[2] ),
.I1(\reg_sr_b0[4] ),
.I2(\ff_active[1] ),
.I3(\reg_sr_e0[4] ),
.F(\counter_out[16]_43 ) 
);
defparam \counter_out[16]_ins17840 .INIT=16'hF5FF;
MUX2_LUT5 \counter_out[16]_ins17841  (
.I0(\counter_out[16]_41 ),
.I1(\counter_out[16]_43 ),
.S0(\ff_active[0] ),
.O(\counter_out[16]_45 ) 
);
LUT3 \counter_out[15]_ins17842  (
.I0(\ff_active[2] ),
.I1(\reg_dr_b0[3] ),
.I2(\ff_active[1] ),
.F(\counter_out[15]_53 ) 
);
defparam \counter_out[15]_ins17842 .INIT=8'h40;
LUT4 \counter_out[15]_ins17843  (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\reg_dr_a0[3] ),
.I3(\reg_dr_c0[3] ),
.F(\counter_out[15]_55 ) 
);
defparam \counter_out[15]_ins17843 .INIT=16'h5410;
MUX2_LUT5 \counter_out[15]_ins17844  (
.I0(\counter_out[15]_53 ),
.I1(\counter_out[15]_55 ),
.S0(\ff_active[0] ),
.O(\counter_out[15]_57 ) 
);
LUT4 \counter_out[14]_ins17845  (
.I0(\ff_active[2] ),
.I1(\reg_dr_b0[2] ),
.I2(\ff_active[1] ),
.I3(\reg_dr_d0[2] ),
.F(\counter_out[14]_45 ) 
);
defparam \counter_out[14]_ins17845 .INIT=16'hB5BF;
LUT4 \counter_out[14]_ins17846  (
.I0(\ff_active[2] ),
.I1(\reg_dr_b0[2] ),
.I2(\ff_active[1] ),
.I3(\reg_dr_e0[2] ),
.F(\counter_out[14]_47 ) 
);
defparam \counter_out[14]_ins17846 .INIT=16'hF5FF;
MUX2_LUT5 \counter_out[14]_ins17847  (
.I0(\counter_out[14]_45 ),
.I1(\counter_out[14]_47 ),
.S0(\ff_active[0] ),
.O(\counter_out[14]_49 ) 
);
LUT4 \counter_out[14]_ins17848  (
.I0(\counter_out[14]_33 ),
.I1(\reg_sr_a0[2] ),
.I2(o_607),
.I3(n311),
.F(\counter_out[14]_51 ) 
);
defparam \counter_out[14]_ins17848 .INIT=16'h2A2A;
LUT4 \counter_out[14]_ins17849  (
.I0(\counter_out[14]_33 ),
.I1(\reg_sr_a0[2] ),
.I2(o_607),
.I3(n311),
.F(\counter_out[14]_53 ) 
);
defparam \counter_out[14]_ins17849 .INIT=16'h002A;
MUX2_LUT5 \counter_out[14]_ins17850  (
.I0(\counter_out[14]_51 ),
.I1(\counter_out[14]_53 ),
.S0(\reg_sr_c0[2] ),
.O(\counter_out[14]_55 ) 
);
LUT3 \counter_out[12]_ins17851  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[12] ),
.I2(\ff_counter_b[12] ),
.F(\counter_out[12]_31 ) 
);
defparam \counter_out[12]_ins17851 .INIT=8'h5F;
LUT3 \counter_out[12]_ins17852  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[12] ),
.I2(\ff_counter_c[12] ),
.F(\counter_out[12]_33 ) 
);
defparam \counter_out[12]_ins17852 .INIT=8'h1B;
MUX2_LUT5 \counter_out[12]_ins17853  (
.I0(\counter_out[12]_31 ),
.I1(\counter_out[12]_33 ),
.S0(\ff_active[0] ),
.O(\counter_out[12]_35 ) 
);
LUT3 \counter_out[10]_ins17854  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[9] ),
.I2(\ff_counter_b[9] ),
.F(\counter_out[10]_31 ) 
);
defparam \counter_out[10]_ins17854 .INIT=8'h5F;
LUT3 \counter_out[10]_ins17855  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[9] ),
.I2(\ff_counter_c[9] ),
.F(\counter_out[10]_33 ) 
);
defparam \counter_out[10]_ins17855 .INIT=8'h1B;
MUX2_LUT5 \counter_out[10]_ins17856  (
.I0(\counter_out[10]_31 ),
.I1(\counter_out[10]_33 ),
.S0(\ff_active[0] ),
.O(\counter_out[10]_35 ) 
);
LUT3 \counter_out[8]_ins17857  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[8] ),
.I2(\ff_counter_b[8] ),
.F(\counter_out[8]_15 ) 
);
defparam \counter_out[8]_ins17857 .INIT=8'h5F;
LUT3 \counter_out[8]_ins17858  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[8] ),
.I2(\ff_counter_c[8] ),
.F(\counter_out[8]_17 ) 
);
defparam \counter_out[8]_ins17858 .INIT=8'h1B;
MUX2_LUT5 \counter_out[8]_ins17859  (
.I0(\counter_out[8]_15 ),
.I1(\counter_out[8]_17 ),
.S0(\ff_active[0] ),
.O(\counter_out[8]_19 ) 
);
LUT4 \counter_out[7]_ins17860  (
.I0(\ff_active[2] ),
.I1(\reg_dr_b0[1] ),
.I2(\ff_active[1] ),
.I3(\reg_dr_d0[1] ),
.F(\counter_out[7]_45 ) 
);
defparam \counter_out[7]_ins17860 .INIT=16'hB5BF;
LUT4 \counter_out[7]_ins17861  (
.I0(\ff_active[2] ),
.I1(\reg_dr_b0[1] ),
.I2(\ff_active[1] ),
.I3(\reg_dr_e0[1] ),
.F(\counter_out[7]_47 ) 
);
defparam \counter_out[7]_ins17861 .INIT=16'hF5FF;
MUX2_LUT5 \counter_out[7]_ins17862  (
.I0(\counter_out[7]_45 ),
.I1(\counter_out[7]_47 ),
.S0(\ff_active[0] ),
.O(\counter_out[7]_49 ) 
);
LUT4 \counter_out[7]_ins17863  (
.I0(\counter_out[7]_33 ),
.I1(\reg_sr_a0[1] ),
.I2(o_607),
.I3(n311),
.F(\counter_out[7]_51 ) 
);
defparam \counter_out[7]_ins17863 .INIT=16'h2A2A;
LUT4 \counter_out[7]_ins17864  (
.I0(\counter_out[7]_33 ),
.I1(\reg_sr_a0[1] ),
.I2(o_607),
.I3(n311),
.F(\counter_out[7]_53 ) 
);
defparam \counter_out[7]_ins17864 .INIT=16'h002A;
MUX2_LUT5 \counter_out[7]_ins17865  (
.I0(\counter_out[7]_51 ),
.I1(\counter_out[7]_53 ),
.S0(\reg_sr_c0[1] ),
.O(\counter_out[7]_55 ) 
);
LUT3 n37_ins17905 (
.I0(\ff_active[1] ),
.I1(\reg_rr_a0[7] ),
.I2(\reg_rr_b0[7] ),
.F(n37_103) 
);
defparam n37_ins17905.INIT=8'h5F;
LUT3 n37_ins17906 (
.I0(\ff_active[1] ),
.I1(\reg_rr_a0[7] ),
.I2(\reg_rr_c0[7] ),
.F(n37_105) 
);
defparam n37_ins17906.INIT=8'h1B;
MUX2_LUT5 n37_ins17907 (
.I0(n37_103),
.I1(n37_105),
.S0(\ff_active[0] ),
.O(n37_107) 
);
LUT4 n37_ins17908 (
.I0(\ff_active[2] ),
.I1(\reg_dr_b0[0] ),
.I2(\ff_active[1] ),
.I3(\reg_dr_d0[0] ),
.F(n37_109) 
);
defparam n37_ins17908.INIT=16'hB5BF;
LUT4 n37_ins17909 (
.I0(\ff_active[2] ),
.I1(\reg_dr_b0[0] ),
.I2(\ff_active[1] ),
.I3(\reg_dr_e0[0] ),
.F(n37_111) 
);
defparam n37_ins17909.INIT=16'hF5FF;
MUX2_LUT5 n37_ins17910 (
.I0(n37_109),
.I1(n37_111),
.S0(\ff_active[0] ),
.O(n37_113) 
);
LUT4 n37_ins17911 (
.I0(n37_73),
.I1(\reg_sr_a0[0] ),
.I2(o_607),
.I3(n311),
.F(n37_115) 
);
defparam n37_ins17911.INIT=16'h2A2A;
LUT4 n37_ins17912 (
.I0(n37_73),
.I1(\reg_sr_a0[0] ),
.I2(o_607),
.I3(n311),
.F(n37_117) 
);
defparam n37_ins17912.INIT=16'h002A;
MUX2_LUT5 n37_ins17913 (
.I0(n37_115),
.I1(n37_117),
.S0(\reg_sr_c0[0] ),
.O(n37_119) 
);
LUT4 n37_ins17914 (
.I0(\ff_active[2] ),
.I1(\reg_sr_b0[6] ),
.I2(\ff_active[1] ),
.I3(\reg_sr_d0[6] ),
.F(n37_121) 
);
defparam n37_ins17914.INIT=16'hB5BF;
LUT4 n37_ins17915 (
.I0(\ff_active[2] ),
.I1(\reg_sr_b0[6] ),
.I2(\ff_active[1] ),
.I3(\reg_sr_e0[6] ),
.F(n37_123) 
);
defparam n37_ins17915.INIT=16'hF5FF;
MUX2_LUT5 n37_ins17916 (
.I0(n37_121),
.I1(n37_123),
.S0(\ff_active[0] ),
.O(n37_125) 
);
LUT3 \counter_out[15]_ins17917  (
.I0(\ff_active[1] ),
.I1(\reg_sr_a0[3] ),
.I2(\reg_sr_b0[3] ),
.F(\counter_out[15]_59 ) 
);
defparam \counter_out[15]_ins17917 .INIT=8'h5F;
LUT3 \counter_out[15]_ins17918  (
.I0(\ff_active[1] ),
.I1(\reg_sr_a0[3] ),
.I2(\reg_sr_c0[3] ),
.F(\counter_out[15]_61 ) 
);
defparam \counter_out[15]_ins17918 .INIT=8'h1B;
MUX2_LUT5 \counter_out[15]_ins17919  (
.I0(\counter_out[15]_59 ),
.I1(\counter_out[15]_61 ),
.S0(\ff_active[0] ),
.O(\counter_out[15]_63 ) 
);
LUT4 n37_ins17965 (
.I0(\ff_active[1] ),
.I1(\ff_active[0] ),
.I2(n37_43),
.I3(n37_45),
.F(n37_127) 
);
defparam n37_ins17965.INIT=16'h00BF;
LUT4 \counter_out[10]_ins17966  (
.I0(\ff_active[1] ),
.I1(\ff_active[0] ),
.I2(\counter_out[10]_21 ),
.I3(\counter_out[10]_23 ),
.F(\counter_out[10]_37 ) 
);
defparam \counter_out[10]_ins17966 .INIT=16'h00BF;
LUT4 \counter_out[11]_ins17967  (
.I0(\ff_active[1] ),
.I1(\ff_active[0] ),
.I2(\counter_out[11]_17 ),
.I3(\counter_out[11]_19 ),
.F(\counter_out[11]_27 ) 
);
defparam \counter_out[11]_ins17967 .INIT=16'h00BF;
LUT4 \counter_out[1]_ins17974  (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\counter_out[1]_9 ),
.I3(\counter_out[1]_19 ),
.F(\counter_out[1]_21 ) 
);
defparam \counter_out[1]_ins17974 .INIT=16'h00BF;
LUT4 \level_out[6]_ins17982  (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\level_out[6]_17 ),
.I3(\level_out[6]_19 ),
.F(\level_out[6]_21 ) 
);
defparam \level_out[6]_ins17982 .INIT=16'h00BF;
LUT4 \counter_out[7]_ins17985  (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\counter_out[7]_39 ),
.I3(\counter_out[7]_41 ),
.F(\counter_out[7]_57 ) 
);
defparam \counter_out[7]_ins17985 .INIT=16'h00FB;
LUT4 \counter_out[14]_ins17986  (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\counter_out[14]_39 ),
.I3(\counter_out[14]_41 ),
.F(\counter_out[14]_57 ) 
);
defparam \counter_out[14]_ins17986 .INIT=16'h00FB;
LUT4 \counter_out[15]_ins17987  (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\counter_out[15]_47 ),
.I3(\counter_out[15]_49 ),
.F(\counter_out[15]_65 ) 
);
defparam \counter_out[15]_ins17987 .INIT=16'h00FB;
LUT4 \counter_out[12]_ins17988  (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\counter_out[12]_19 ),
.I3(\counter_out[12]_21 ),
.F(\counter_out[12]_37 ) 
);
defparam \counter_out[12]_ins17988 .INIT=16'h00BF;
LUT4 \counter_out[6]_ins17991  (
.I0(n37_15),
.I1(\w_state_out[1] ),
.I2(\w_state_out[2] ),
.I3(\w_state_out[0] ),
.F(\counter_out[6]_15 ) 
);
defparam \counter_out[6]_ins17991 .INIT=16'h0200;
LUT4 \counter_out[18]_ins17992  (
.I0(n37_17),
.I1(\w_state_out[1] ),
.I2(\w_state_out[2] ),
.I3(\w_state_out[0] ),
.F(\counter_out[18]_23 ) 
);
defparam \counter_out[18]_ins17992 .INIT=16'h5455;
LUT4 \counter_out[5]_ins17993  (
.I0(\counter_out[5]_7 ),
.I1(\counter_out[5]_9 ),
.I2(\level_out[0]_7 ),
.I3(\counter_out[3]_11 ),
.F(\counter_out[5] ) 
);
defparam \counter_out[5]_ins17993 .INIT=16'hF9FF;
LUT4 \counter_out[2]_ins17994  (
.I0(\counter_out[2]_7 ),
.I1(\counter_out[2]_9 ),
.I2(\level_out[0]_7 ),
.I3(\counter_out[3]_11 ),
.F(\counter_out[2] ) 
);
defparam \counter_out[2]_ins17994 .INIT=16'hF9FF;
LUT4 \counter_out[1]_ins17995  (
.I0(\counter_out[1]_21 ),
.I1(\counter_out[0]_7 ),
.I2(\level_out[0]_7 ),
.I3(\counter_out[3]_11 ),
.F(\counter_out[1] ) 
);
defparam \counter_out[1]_ins17995 .INIT=16'hF9FF;
LUT3 \counter_out[0]_ins17996  (
.I0(\counter_out[0]_7 ),
.I1(\level_out[0]_7 ),
.I2(\counter_out[3]_11 ),
.F(\counter_out[0] ) 
);
defparam \counter_out[0]_ins17996 .INIT=8'hEF;
LUT4 \counter_out[14]_ins17997  (
.I0(\counter_out[15]_13 ),
.I1(\counter_out[15]_15 ),
.I2(\counter_out[13]_9 ),
.I3(\counter_out[14]_13 ),
.F(\counter_out[14]_59 ) 
);
defparam \counter_out[14]_ins17997 .INIT=16'h7F80;
LUT3 \counter_out[3]_ins18097  (
.I0(\counter_out[1]_21 ),
.I1(\counter_out[0]_7 ),
.I2(\counter_out[2]_9 ),
.F(\counter_out[3]_21 ) 
);
defparam \counter_out[3]_ins18097 .INIT=8'h80;
LUT3 \counter_out[17]_ins18099  (
.I0(\counter_out[16]_15 ),
.I1(\counter_out[16]_17 ),
.I2(\counter_out[18]_17 ),
.F(\counter_out[17]_37 ) 
);
defparam \counter_out[17]_ins18099 .INIT=8'h87;
LUT3 \counter_out[18]_ins18100  (
.I0(\counter_out[16]_15 ),
.I1(\counter_out[16]_17 ),
.I2(\counter_out[18]_17 ),
.F(\counter_out[18]_25 ) 
);
defparam \counter_out[18]_ins18100 .INIT=8'h80;
LUT4 \counter_out[12]_ins18101  (
.I0(\counter_out[12]_11 ),
.I1(\counter_out[10]_39 ),
.I2(\counter_out[10]_7 ),
.I3(\counter_out[11]_9 ),
.F(\counter_out[12]_39 ) 
);
defparam \counter_out[12]_ins18101 .INIT=16'h9555;
LUT3 \counter_out[9]_ins18102  (
.I0(\counter_out[10]_17 ),
.I1(\counter_out[15]_13 ),
.I2(\counter_out[8]_7 ),
.F(\counter_out[9]_7 ) 
);
defparam \counter_out[9]_ins18102 .INIT=8'h95;
LUT3 \counter_out[10]_ins18103  (
.I0(\counter_out[10]_17 ),
.I1(\counter_out[15]_13 ),
.I2(\counter_out[8]_7 ),
.F(\counter_out[10]_39 ) 
);
defparam \counter_out[10]_ins18103 .INIT=8'h80;
LUT4 \w_state_out[1]_ins18115  (
.I0(\w_state_out[2]_19 ),
.I1(\w_state_out[2]_21 ),
.I2(\w_state_out[2]_13 ),
.I3(\counter_out[3]_11 ),
.F(\w_state_out[1]_25 ) 
);
defparam \w_state_out[1]_ins18115 .INIT=16'h1000;
LUT4 \counter_out[4]_ins18138  (
.I0(\counter_out[3]_7 ),
.I1(\counter_out[1]_21 ),
.I2(\counter_out[0]_7 ),
.I3(\counter_out[2]_9 ),
.F(\counter_out[4]_15 ) 
);
defparam \counter_out[4]_ins18138 .INIT=16'h8000;
LUT3 \counter_out[6]_ins18150  (
.I0(\counter_out[4]_15 ),
.I1(\counter_out[4]_9 ),
.I2(\counter_out[5]_9 ),
.F(\counter_out[6]_17 ) 
);
defparam \counter_out[6]_ins18150 .INIT=8'h80;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector  (o_607,\ff_level_a[6] ,\ff_active[1] ,\ff_level_d[6] ,\ff_level_e[6] ,\ff_active[0] ,\w_sram_a0[7] ,\ff_level_b[6] ,\ff_level_c[6] ,\ff_level_e[5] ,\ff_level_a[5] ,\ff_active[2] ,\ff_level_d[5] ,\ff_level_b[5] ,\ff_level_c[5] ,\ff_level_b[4] ,\ff_level_c[4] ,\ff_level_d[4] ,\ff_level_d[3] ,\ff_level_e[3] ,\ff_level_b[3] ,\ff_level_b[2] ,\ff_level_c[2] ,\ff_level_d[2] ,\ff_level_b[1] ,\ff_level_c[1] ,\ff_level_d[0] ,\ff_level_e[0] ,\ff_level_a[4] ,\ff_level_e[4] ,\ff_level_a[3] ,\ff_level_c[3] ,\ff_level_a[2] ,\ff_level_e[2] ,\ff_level_d[1] ,\ff_level_e[1] ,\ff_level_a[1] ,\ff_level_b[0] ,\ff_level_a[0] ,\ff_level_c[0] ,o_15,o_17,o_23,o_39,o_41,o_43,o_47,o_49,o_51,o_83,o_85,o_87,o_89);
input o_607;
input \ff_level_a[6] ;
input \ff_active[1] ;
input \ff_level_d[6] ;
input \ff_level_e[6] ;
input \ff_active[0] ;
input \w_sram_a0[7] ;
input \ff_level_b[6] ;
input \ff_level_c[6] ;
input \ff_level_e[5] ;
input \ff_level_a[5] ;
input \ff_active[2] ;
input \ff_level_d[5] ;
input \ff_level_b[5] ;
input \ff_level_c[5] ;
input \ff_level_b[4] ;
input \ff_level_c[4] ;
input \ff_level_d[4] ;
input \ff_level_d[3] ;
input \ff_level_e[3] ;
input \ff_level_b[3] ;
input \ff_level_b[2] ;
input \ff_level_c[2] ;
input \ff_level_d[2] ;
input \ff_level_b[1] ;
input \ff_level_c[1] ;
input \ff_level_d[0] ;
input \ff_level_e[0] ;
input \ff_level_a[4] ;
input \ff_level_e[4] ;
input \ff_level_a[3] ;
input \ff_level_c[3] ;
input \ff_level_a[2] ;
input \ff_level_e[2] ;
input \ff_level_d[1] ;
input \ff_level_e[1] ;
input \ff_level_a[1] ;
input \ff_level_b[0] ;
input \ff_level_a[0] ;
input \ff_level_c[0] ;
output o_15;
output o_17;
output o_23;
output o_39;
output o_41;
output o_43;
output o_47;
output o_49;
output o_51;
output o_83;
output o_85;
output o_87;
output o_89;
wire o_15;
wire o_17;
wire o_23;
wire o_29;
wire o_31;
wire o_33;
wire o_35;
wire o_37;
wire o_39;
wire o_41;
wire o_43;
wire o_45;
wire o_47;
wire o_49;
wire o_51;
wire o_53;
wire o_57;
wire o_61;
wire o_63;
wire o_65;
wire o_71;
wire o_73;
wire o_75;
wire o_77;
wire o_79;
wire o_81;
wire o_83;
wire o_85;
wire o_87;
wire o_89;
wire VCC;
wire GND;
LUT4 o_ins15889 (
.I0(o_607),
.I1(\ff_level_a[6] ),
.I2(o_29),
.I3(o_31),
.F(o_15) 
);
defparam o_ins15889.INIT=16'hFFF8;
LUT4 o_ins15890 (
.I0(o_33),
.I1(o_35),
.I2(o_37),
.I3(\ff_active[1] ),
.F(o_17) 
);
defparam o_ins15890.INIT=16'hF022;
LUT2 o_ins15893 (
.I0(o_49),
.I1(o_51),
.F(o_23) 
);
defparam o_ins15893.INIT=4'hE;
LUT4 o_ins16678 (
.I0(\ff_level_d[6] ),
.I1(\ff_level_e[6] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(o_29) 
);
defparam o_ins16678.INIT=16'hCA00;
LUT4 o_ins16679 (
.I0(\ff_level_b[6] ),
.I1(\ff_level_c[6] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(o_31) 
);
defparam o_ins16679.INIT=16'hCA00;
LUT4 o_ins16680 (
.I0(\ff_level_e[5] ),
.I1(\ff_level_a[5] ),
.I2(\ff_active[0] ),
.I3(\ff_active[2] ),
.F(o_33) 
);
defparam o_ins16680.INIT=16'hAFC0;
LUT2 o_ins16681 (
.I0(\ff_active[0] ),
.I1(\ff_level_d[5] ),
.F(o_35) 
);
defparam o_ins16681.INIT=4'h1;
LUT4 o_ins16682 (
.I0(\ff_level_b[5] ),
.I1(\ff_level_c[5] ),
.I2(\ff_active[2] ),
.I3(\ff_active[0] ),
.F(o_37) 
);
defparam o_ins16682.INIT=16'h0C0A;
LUT2 o_ins16683 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.F(o_39) 
);
defparam o_ins16683.INIT=4'h4;
LUT3 o_ins16684 (
.I0(\ff_level_b[4] ),
.I1(\ff_level_c[4] ),
.I2(\ff_active[0] ),
.F(o_41) 
);
defparam o_ins16684.INIT=8'h35;
LUT4 o_ins16685 (
.I0(\ff_level_d[4] ),
.I1(\ff_active[0] ),
.I2(\ff_active[1] ),
.I3(o_61),
.F(o_43) 
);
defparam o_ins16685.INIT=16'h000E;
LUT3 o_ins16686 (
.I0(\ff_level_d[3] ),
.I1(\ff_level_e[3] ),
.I2(\ff_active[0] ),
.F(o_45) 
);
defparam o_ins16686.INIT=8'h35;
LUT4 o_ins16687 (
.I0(\ff_level_b[3] ),
.I1(\ff_active[0] ),
.I2(\ff_active[2] ),
.I3(o_63),
.F(o_47) 
);
defparam o_ins16687.INIT=16'h000E;
LUT4 o_ins16688 (
.I0(\ff_level_b[2] ),
.I1(\ff_level_c[2] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(o_49) 
);
defparam o_ins16688.INIT=16'hCA00;
LUT4 o_ins16689 (
.I0(\ff_level_d[2] ),
.I1(\ff_active[0] ),
.I2(\ff_active[1] ),
.I3(o_65),
.F(o_51) 
);
defparam o_ins16689.INIT=16'h000E;
LUT3 o_ins16690 (
.I0(\ff_level_b[1] ),
.I1(\ff_level_c[1] ),
.I2(\ff_active[0] ),
.F(o_53) 
);
defparam o_ins16690.INIT=8'hCA;
LUT3 o_ins16692 (
.I0(\ff_level_d[0] ),
.I1(\ff_level_e[0] ),
.I2(\ff_active[0] ),
.F(o_57) 
);
defparam o_ins16692.INIT=8'hCA;
LUT4 o_ins17088 (
.I0(\ff_level_a[4] ),
.I1(\ff_level_e[4] ),
.I2(\ff_active[0] ),
.I3(\ff_active[2] ),
.F(o_61) 
);
defparam o_ins17088.INIT=16'h305F;
LUT4 o_ins17089 (
.I0(\ff_level_a[3] ),
.I1(\ff_level_c[3] ),
.I2(\ff_active[0] ),
.I3(\ff_active[1] ),
.F(o_63) 
);
defparam o_ins17089.INIT=16'h305F;
LUT4 o_ins17090 (
.I0(\ff_level_a[2] ),
.I1(\ff_level_e[2] ),
.I2(\ff_active[0] ),
.I3(\ff_active[2] ),
.F(o_65) 
);
defparam o_ins17090.INIT=16'h305F;
LUT3 o_ins17737 (
.I0(\ff_active[1] ),
.I1(\ff_level_d[1] ),
.I2(\ff_active[2] ),
.F(o_71) 
);
defparam o_ins17737.INIT=8'h40;
LUT4 o_ins17738 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_level_e[1] ),
.I3(\ff_level_a[1] ),
.F(o_73) 
);
defparam o_ins17738.INIT=16'h5140;
MUX2_LUT5 o_ins17739 (
.I0(o_71),
.I1(o_73),
.S0(\ff_active[0] ),
.O(o_75) 
);
LUT3 o_ins17740 (
.I0(\ff_active[2] ),
.I1(\ff_level_b[0] ),
.I2(\ff_active[1] ),
.F(o_77) 
);
defparam o_ins17740.INIT=8'h40;
LUT4 o_ins17741 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_level_a[0] ),
.I3(\ff_level_c[0] ),
.F(o_79) 
);
defparam o_ins17741.INIT=16'h5410;
MUX2_LUT5 o_ins17742 (
.I0(o_77),
.I1(o_79),
.S0(\ff_active[0] ),
.O(o_81) 
);
LUT4 o_ins17979 (
.I0(o_57),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.I3(o_81),
.F(o_83) 
);
defparam o_ins17979.INIT=16'hFF20;
LUT4 o_ins17980 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(o_45),
.I3(o_47),
.F(o_85) 
);
defparam o_ins17980.INIT=16'hFF04;
LUT4 o_ins17989 (
.I0(o_53),
.I1(\ff_active[2] ),
.I2(\ff_active[1] ),
.I3(o_75),
.F(o_87) 
);
defparam o_ins17989.INIT=16'hFF20;
LUT4 o_ins17990 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(o_41),
.I3(o_43),
.F(o_89) 
);
defparam o_ins17990.INIT=16'hFF04;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0  (clk_3,n118,n84,n311,\ff_active[0] ,\ff_active[1] ,\ff_active[2] ,reg_wts_enable,ch_d0_key_off,ch_a0_key_on,\w_sram_a0[7] ,\w_sram_a0[9] ,ch_b0_key_release,ch_c0_key_release,ch_d0_key_release,ch_a0_key_off,ch_e0_key_off,ch_b0_key_off,ch_c0_key_off,ch_b0_key_on,ch_c0_key_on,ch_d0_key_on,ch_e0_key_on,\reg_dr_a0[7] ,\reg_dr_c0[7] ,\reg_sr_a0[7] ,\reg_sr_d0[5] ,\reg_sr_e0[5] ,\reg_dr_a0[5] ,\reg_rr_a0[5] ,\reg_rr_a0[4] ,\reg_dr_d0[4] ,\reg_sr_a0[4] ,\reg_sr_c0[4] ,\reg_dr_d0[3] ,\reg_dr_e0[3] ,\reg_rr_a0[3] ,\reg_dr_a0[2] ,\reg_dr_c0[2] ,\reg_rr_d0[2] ,\reg_ar_b0[6] ,\reg_ar_c0[6] ,\reg_ar_a0[6] ,\reg_ar_e0[6] ,\reg_ar_a0[5] ,\reg_ar_e0[5] ,\reg_ar_b0[5] ,\reg_ar_c0[5] ,\reg_ar_a0[4] ,\reg_ar_e0[4] ,\reg_ar_b0[4] ,\reg_ar_c0[4] ,\reg_dr_a0[1] ,\reg_dr_c0[1] ,\reg_rr_a0[1] ,ch_e0_key_release,ch_a0_key_release,\reg_sl_a0[1] ,\reg_sl_a0[4] ,\reg_sl_a0[0] ,\reg_sl_a0[3] ,\reg_sl_a0[2] ,\reg_sl_a0[5] ,\reg_sr_d0[7] ,\reg_sr_e0[7] ,\reg_sr_b0[7] ,\reg_sr_c0[7] ,\reg_ar_a0[7] ,\reg_ar_e0[7] ,\reg_ar_b0[7] ,\reg_ar_c0[7] ,\reg_rr_d0[7] ,\reg_rr_e0[7] ,\reg_dr_a0[0] ,\reg_dr_c0[0] ,\reg_rr_a0[0] ,\reg_sr_a0[6] ,\reg_sr_c0[6] ,\reg_dr_a0[6] ,\reg_rr_a0[6] ,\reg_dr_d0[5] ,\reg_dr_e0[5] ,\reg_dr_b0[5] ,\reg_dr_c0[5] ,\reg_rr_b0[5] ,\reg_rr_c0[5] ,\reg_rr_d0[5] ,\reg_rr_e0[5] ,\reg_rr_d0[4] ,\reg_rr_e0[4] ,\reg_rr_b0[4] ,\reg_rr_c0[4] ,\reg_dr_a0[4] ,\reg_dr_e0[4] ,\reg_dr_b0[4] ,\reg_dr_c0[4] ,\reg_sr_d0[3] ,\reg_sr_e0[3] ,\reg_rr_b0[3] ,\reg_rr_c0[3] ,\reg_rr_d0[3] ,\reg_rr_e0[3] ,\reg_ar_b0[3] ,\reg_ar_c0[3] ,\reg_ar_a0[3] ,\reg_ar_e0[3] ,\reg_sr_b0[2] ,\reg_rr_a0[2] ,\reg_rr_e0[2] ,\reg_rr_b0[2] ,\reg_rr_c0[2] ,\reg_ar_b0[2] ,\reg_ar_c0[2] ,\reg_ar_a0[2] ,\reg_ar_e0[2] ,\reg_sr_b0[1] ,\reg_rr_d0[1] ,\reg_rr_e0[1] ,\reg_rr_b0[1] ,\reg_rr_c0[1] ,\reg_ar_b0[1] ,\reg_ar_c0[1] ,\reg_ar_a0[1] ,\reg_ar_e0[1] ,\reg_ar_b0[0] ,\reg_ar_c0[0] ,\reg_ar_a0[0] ,\reg_ar_e0[0] ,\reg_sl_d0[1] ,\reg_sl_e0[1] ,\reg_sl_b0[1] ,\reg_sl_c0[1] ,\reg_sl_d0[4] ,\reg_sl_e0[4] ,\reg_sl_b0[4] ,\reg_sl_c0[4] ,\reg_sl_d0[0] ,\reg_sl_e0[0] ,\reg_sl_b0[0] ,\reg_sl_c0[0] ,\reg_sl_b0[3] ,\reg_sl_c0[3] ,\reg_sl_d0[3] ,\reg_sl_e0[3] ,\reg_sl_b0[2] ,\reg_sl_c0[2] ,\reg_sl_d0[2] ,\reg_sl_e0[2] ,\reg_sl_d0[5] ,\reg_sl_e0[5] ,\reg_sl_b0[5] ,\reg_sl_c0[5] ,\reg_sr_b0[0] ,\reg_rr_d0[0] ,\reg_rr_e0[0] ,\reg_rr_b0[0] ,\reg_rr_c0[0] ,\reg_dr_d0[6] ,\reg_dr_e0[6] ,\reg_dr_b0[6] ,\reg_dr_c0[6] ,\reg_rr_b0[6] ,\reg_rr_c0[6] ,\reg_rr_d0[6] ,\reg_rr_e0[6] ,\reg_sr_d0[2] ,\reg_sr_e0[2] ,\reg_sr_d0[1] ,\reg_sr_e0[1] ,\reg_sr_d0[0] ,\reg_sr_e0[0] ,\reg_dr_e0[7] ,\reg_dr_d0[7] ,\reg_dr_b0[7] ,\reg_sr_b0[5] ,\reg_sr_a0[5] ,\reg_sr_c0[5] ,\reg_sr_b0[4] ,\reg_sr_d0[4] ,\reg_sr_e0[4] ,\reg_dr_b0[3] ,\reg_dr_a0[3] ,\reg_dr_c0[3] ,\reg_dr_b0[2] ,\reg_dr_d0[2] ,\reg_dr_e0[2] ,\reg_sr_a0[2] ,\reg_sr_c0[2] ,\reg_dr_b0[1] ,\reg_dr_d0[1] ,\reg_dr_e0[1] ,\reg_sr_a0[1] ,\reg_sr_c0[1] ,\reg_rr_a0[7] ,\reg_rr_b0[7] ,\reg_rr_c0[7] ,\reg_dr_b0[0] ,\reg_dr_d0[0] ,\reg_dr_e0[0] ,\reg_sr_a0[0] ,\reg_sr_c0[0] ,\reg_sr_b0[6] ,\reg_sr_d0[6] ,\reg_sr_e0[6] ,\reg_sr_a0[3] ,\reg_sr_b0[3] ,\reg_sr_c0[3] ,o,o_603,o_607,\w_state_out[1] ,\w_state_out[2] ,\w_state_out[0] ,o_15,o_17,o_39,o_41,o_43,o_47,o_49,o_51,o_83,o_85,o_87,o_89);
input clk_3;
input n118;
input n84;
input n311;
input \ff_active[0] ;
input \ff_active[1] ;
input \ff_active[2] ;
input reg_wts_enable;
input ch_d0_key_off;
input ch_a0_key_on;
input \w_sram_a0[7] ;
input \w_sram_a0[9] ;
input ch_b0_key_release;
input ch_c0_key_release;
input ch_d0_key_release;
input ch_a0_key_off;
input ch_e0_key_off;
input ch_b0_key_off;
input ch_c0_key_off;
input ch_b0_key_on;
input ch_c0_key_on;
input ch_d0_key_on;
input ch_e0_key_on;
input \reg_dr_a0[7] ;
input \reg_dr_c0[7] ;
input \reg_sr_a0[7] ;
input \reg_sr_d0[5] ;
input \reg_sr_e0[5] ;
input \reg_dr_a0[5] ;
input \reg_rr_a0[5] ;
input \reg_rr_a0[4] ;
input \reg_dr_d0[4] ;
input \reg_sr_a0[4] ;
input \reg_sr_c0[4] ;
input \reg_dr_d0[3] ;
input \reg_dr_e0[3] ;
input \reg_rr_a0[3] ;
input \reg_dr_a0[2] ;
input \reg_dr_c0[2] ;
input \reg_rr_d0[2] ;
input \reg_ar_b0[6] ;
input \reg_ar_c0[6] ;
input \reg_ar_a0[6] ;
input \reg_ar_e0[6] ;
input \reg_ar_a0[5] ;
input \reg_ar_e0[5] ;
input \reg_ar_b0[5] ;
input \reg_ar_c0[5] ;
input \reg_ar_a0[4] ;
input \reg_ar_e0[4] ;
input \reg_ar_b0[4] ;
input \reg_ar_c0[4] ;
input \reg_dr_a0[1] ;
input \reg_dr_c0[1] ;
input \reg_rr_a0[1] ;
input ch_e0_key_release;
input ch_a0_key_release;
input \reg_sl_a0[1] ;
input \reg_sl_a0[4] ;
input \reg_sl_a0[0] ;
input \reg_sl_a0[3] ;
input \reg_sl_a0[2] ;
input \reg_sl_a0[5] ;
input \reg_sr_d0[7] ;
input \reg_sr_e0[7] ;
input \reg_sr_b0[7] ;
input \reg_sr_c0[7] ;
input \reg_ar_a0[7] ;
input \reg_ar_e0[7] ;
input \reg_ar_b0[7] ;
input \reg_ar_c0[7] ;
input \reg_rr_d0[7] ;
input \reg_rr_e0[7] ;
input \reg_dr_a0[0] ;
input \reg_dr_c0[0] ;
input \reg_rr_a0[0] ;
input \reg_sr_a0[6] ;
input \reg_sr_c0[6] ;
input \reg_dr_a0[6] ;
input \reg_rr_a0[6] ;
input \reg_dr_d0[5] ;
input \reg_dr_e0[5] ;
input \reg_dr_b0[5] ;
input \reg_dr_c0[5] ;
input \reg_rr_b0[5] ;
input \reg_rr_c0[5] ;
input \reg_rr_d0[5] ;
input \reg_rr_e0[5] ;
input \reg_rr_d0[4] ;
input \reg_rr_e0[4] ;
input \reg_rr_b0[4] ;
input \reg_rr_c0[4] ;
input \reg_dr_a0[4] ;
input \reg_dr_e0[4] ;
input \reg_dr_b0[4] ;
input \reg_dr_c0[4] ;
input \reg_sr_d0[3] ;
input \reg_sr_e0[3] ;
input \reg_rr_b0[3] ;
input \reg_rr_c0[3] ;
input \reg_rr_d0[3] ;
input \reg_rr_e0[3] ;
input \reg_ar_b0[3] ;
input \reg_ar_c0[3] ;
input \reg_ar_a0[3] ;
input \reg_ar_e0[3] ;
input \reg_sr_b0[2] ;
input \reg_rr_a0[2] ;
input \reg_rr_e0[2] ;
input \reg_rr_b0[2] ;
input \reg_rr_c0[2] ;
input \reg_ar_b0[2] ;
input \reg_ar_c0[2] ;
input \reg_ar_a0[2] ;
input \reg_ar_e0[2] ;
input \reg_sr_b0[1] ;
input \reg_rr_d0[1] ;
input \reg_rr_e0[1] ;
input \reg_rr_b0[1] ;
input \reg_rr_c0[1] ;
input \reg_ar_b0[1] ;
input \reg_ar_c0[1] ;
input \reg_ar_a0[1] ;
input \reg_ar_e0[1] ;
input \reg_ar_b0[0] ;
input \reg_ar_c0[0] ;
input \reg_ar_a0[0] ;
input \reg_ar_e0[0] ;
input \reg_sl_d0[1] ;
input \reg_sl_e0[1] ;
input \reg_sl_b0[1] ;
input \reg_sl_c0[1] ;
input \reg_sl_d0[4] ;
input \reg_sl_e0[4] ;
input \reg_sl_b0[4] ;
input \reg_sl_c0[4] ;
input \reg_sl_d0[0] ;
input \reg_sl_e0[0] ;
input \reg_sl_b0[0] ;
input \reg_sl_c0[0] ;
input \reg_sl_b0[3] ;
input \reg_sl_c0[3] ;
input \reg_sl_d0[3] ;
input \reg_sl_e0[3] ;
input \reg_sl_b0[2] ;
input \reg_sl_c0[2] ;
input \reg_sl_d0[2] ;
input \reg_sl_e0[2] ;
input \reg_sl_d0[5] ;
input \reg_sl_e0[5] ;
input \reg_sl_b0[5] ;
input \reg_sl_c0[5] ;
input \reg_sr_b0[0] ;
input \reg_rr_d0[0] ;
input \reg_rr_e0[0] ;
input \reg_rr_b0[0] ;
input \reg_rr_c0[0] ;
input \reg_dr_d0[6] ;
input \reg_dr_e0[6] ;
input \reg_dr_b0[6] ;
input \reg_dr_c0[6] ;
input \reg_rr_b0[6] ;
input \reg_rr_c0[6] ;
input \reg_rr_d0[6] ;
input \reg_rr_e0[6] ;
input \reg_sr_d0[2] ;
input \reg_sr_e0[2] ;
input \reg_sr_d0[1] ;
input \reg_sr_e0[1] ;
input \reg_sr_d0[0] ;
input \reg_sr_e0[0] ;
input \reg_dr_e0[7] ;
input \reg_dr_d0[7] ;
input \reg_dr_b0[7] ;
input \reg_sr_b0[5] ;
input \reg_sr_a0[5] ;
input \reg_sr_c0[5] ;
input \reg_sr_b0[4] ;
input \reg_sr_d0[4] ;
input \reg_sr_e0[4] ;
input \reg_dr_b0[3] ;
input \reg_dr_a0[3] ;
input \reg_dr_c0[3] ;
input \reg_dr_b0[2] ;
input \reg_dr_d0[2] ;
input \reg_dr_e0[2] ;
input \reg_sr_a0[2] ;
input \reg_sr_c0[2] ;
input \reg_dr_b0[1] ;
input \reg_dr_d0[1] ;
input \reg_dr_e0[1] ;
input \reg_sr_a0[1] ;
input \reg_sr_c0[1] ;
input \reg_rr_a0[7] ;
input \reg_rr_b0[7] ;
input \reg_rr_c0[7] ;
input \reg_dr_b0[0] ;
input \reg_dr_d0[0] ;
input \reg_dr_e0[0] ;
input \reg_sr_a0[0] ;
input \reg_sr_c0[0] ;
input \reg_sr_b0[6] ;
input \reg_sr_d0[6] ;
input \reg_sr_e0[6] ;
input \reg_sr_a0[3] ;
input \reg_sr_b0[3] ;
input \reg_sr_c0[3] ;
output o;
output o_603;
output o_607;
output \w_state_out[1] ;
output \w_state_out[2] ;
output \w_state_out[0] ;
output o_15;
output o_17;
output o_39;
output o_41;
output o_43;
output o_47;
output o_49;
output o_51;
output o_83;
output o_85;
output o_87;
output o_89;
wire \ff_state_a[1] ;
wire \ff_state_a[0] ;
wire \ff_counter_a[19] ;
wire \ff_counter_a[18] ;
wire \ff_counter_a[17] ;
wire \ff_counter_a[16] ;
wire \ff_counter_a[15] ;
wire \ff_counter_a[14] ;
wire \ff_counter_a[13] ;
wire \ff_counter_a[12] ;
wire \ff_counter_a[11] ;
wire \ff_counter_a[10] ;
wire \ff_counter_a[9] ;
wire \ff_counter_a[8] ;
wire \ff_counter_a[7] ;
wire \ff_counter_a[6] ;
wire \ff_counter_a[5] ;
wire \ff_counter_a[4] ;
wire \ff_counter_a[3] ;
wire \ff_counter_a[2] ;
wire \ff_counter_a[1] ;
wire \ff_counter_a[0] ;
wire \ff_level_a[6] ;
wire \ff_level_a[5] ;
wire \ff_level_a[4] ;
wire \ff_level_a[3] ;
wire \ff_level_a[2] ;
wire \ff_level_a[1] ;
wire \ff_level_a[0] ;
wire \ff_state_b[2] ;
wire \ff_state_b[1] ;
wire \ff_state_b[0] ;
wire \ff_counter_b[19] ;
wire \ff_counter_b[18] ;
wire \ff_counter_b[17] ;
wire \ff_counter_b[16] ;
wire \ff_counter_b[15] ;
wire \ff_counter_b[14] ;
wire \ff_counter_b[13] ;
wire \ff_counter_b[12] ;
wire \ff_counter_b[11] ;
wire \ff_counter_b[10] ;
wire \ff_counter_b[9] ;
wire \ff_counter_b[8] ;
wire \ff_counter_b[7] ;
wire \ff_counter_b[6] ;
wire \ff_counter_b[5] ;
wire \ff_counter_b[4] ;
wire \ff_counter_b[3] ;
wire \ff_counter_b[2] ;
wire \ff_counter_b[1] ;
wire \ff_counter_b[0] ;
wire \ff_level_b[6] ;
wire \ff_level_b[5] ;
wire \ff_level_b[4] ;
wire \ff_level_b[3] ;
wire \ff_level_b[2] ;
wire \ff_level_b[1] ;
wire \ff_level_b[0] ;
wire \ff_state_c[2] ;
wire \ff_state_c[1] ;
wire \ff_state_c[0] ;
wire \ff_counter_c[19] ;
wire \ff_counter_c[18] ;
wire \ff_counter_c[17] ;
wire \ff_counter_c[16] ;
wire \ff_counter_c[15] ;
wire \ff_counter_c[14] ;
wire \ff_counter_c[13] ;
wire \ff_counter_c[12] ;
wire \ff_counter_c[11] ;
wire \ff_counter_c[10] ;
wire \ff_counter_c[9] ;
wire \ff_counter_c[8] ;
wire \ff_counter_c[7] ;
wire \ff_counter_c[6] ;
wire \ff_counter_c[5] ;
wire \ff_counter_c[4] ;
wire \ff_counter_c[3] ;
wire \ff_counter_c[2] ;
wire \ff_counter_c[1] ;
wire \ff_counter_c[0] ;
wire \ff_level_c[6] ;
wire \ff_level_c[5] ;
wire \ff_level_c[4] ;
wire \ff_level_c[3] ;
wire \ff_level_c[2] ;
wire \ff_level_c[1] ;
wire \ff_level_c[0] ;
wire \ff_state_d[2] ;
wire \ff_state_d[1] ;
wire \ff_state_d[0] ;
wire \ff_counter_d[19] ;
wire \ff_counter_d[18] ;
wire \ff_counter_d[17] ;
wire \ff_counter_d[16] ;
wire \ff_counter_d[15] ;
wire \ff_counter_d[14] ;
wire \ff_counter_d[13] ;
wire \ff_counter_d[12] ;
wire \ff_counter_d[11] ;
wire \ff_counter_d[10] ;
wire \ff_counter_d[9] ;
wire \ff_counter_d[8] ;
wire \ff_counter_d[7] ;
wire \ff_counter_d[6] ;
wire \ff_counter_d[5] ;
wire \ff_counter_d[4] ;
wire \ff_counter_d[3] ;
wire \ff_counter_d[2] ;
wire \ff_counter_d[1] ;
wire \ff_counter_d[0] ;
wire \ff_level_d[6] ;
wire \ff_level_d[5] ;
wire \ff_level_d[4] ;
wire \ff_level_d[3] ;
wire \ff_level_d[2] ;
wire \ff_level_d[1] ;
wire \ff_level_d[0] ;
wire \ff_state_e[2] ;
wire \ff_state_e[1] ;
wire \ff_state_e[0] ;
wire \ff_counter_e[19] ;
wire \ff_counter_e[18] ;
wire \ff_counter_e[17] ;
wire \ff_counter_e[16] ;
wire \ff_counter_e[15] ;
wire \ff_counter_e[14] ;
wire \ff_counter_e[13] ;
wire \ff_counter_e[12] ;
wire \ff_counter_e[11] ;
wire \ff_counter_e[10] ;
wire \ff_counter_e[9] ;
wire \ff_counter_e[8] ;
wire \ff_counter_e[7] ;
wire \ff_counter_e[6] ;
wire \ff_counter_e[5] ;
wire \ff_counter_e[4] ;
wire \ff_counter_e[3] ;
wire \ff_counter_e[2] ;
wire \ff_counter_e[1] ;
wire \ff_counter_e[0] ;
wire \ff_level_e[6] ;
wire \ff_level_e[5] ;
wire \ff_level_e[4] ;
wire \ff_level_e[3] ;
wire \ff_level_e[2] ;
wire \ff_level_e[1] ;
wire \ff_level_e[0] ;
wire \ff_state_a[2] ;
wire o;
wire o_603;
wire o_607;
wire \counter_out[19]_3 ;
wire \counter_out[18] ;
wire \counter_out[17] ;
wire \counter_out[16] ;
wire \counter_out[15] ;
wire \counter_out[14] ;
wire \counter_out[13] ;
wire \counter_out[10] ;
wire \counter_out[9] ;
wire \counter_out[8] ;
wire \counter_out[7] ;
wire \counter_out[6] ;
wire \level_out[0] ;
wire \level_out[1] ;
wire \level_out[2] ;
wire \level_out[3] ;
wire \level_out[4] ;
wire \level_out[5] ;
wire \w_state_out[1] ;
wire \w_state_out[2] ;
wire \counter_out[3] ;
wire \counter_out[4] ;
wire \level_out[6] ;
wire \w_state_out[0] ;
wire \counter_out[12] ;
wire \counter_out[11] ;
wire \counter_out[5] ;
wire \counter_out[2] ;
wire \counter_out[1] ;
wire \counter_out[0] ;
wire o_15;
wire o_17;
wire o_23;
wire o_39;
wire o_41;
wire o_43;
wire o_47;
wire o_49;
wire o_51;
wire o_83;
wire o_85;
wire o_87;
wire o_89;
wire VCC;
wire GND;
DFFCE \ff_state_a[1]_ins11461  (
.D(\w_state_out[1] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_state_a[1] ) 
);
DFFCE \ff_state_a[0]_ins11462  (
.D(\w_state_out[0] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_state_a[0] ) 
);
DFFCE \ff_counter_a[19]_ins11463  (
.D(\counter_out[19]_3 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[19] ) 
);
DFFCE \ff_counter_a[18]_ins11464  (
.D(\counter_out[18] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[18] ) 
);
DFFCE \ff_counter_a[17]_ins11465  (
.D(\counter_out[17] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[17] ) 
);
DFFCE \ff_counter_a[16]_ins11466  (
.D(\counter_out[16] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[16] ) 
);
DFFCE \ff_counter_a[15]_ins11467  (
.D(\counter_out[15] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[15] ) 
);
DFFCE \ff_counter_a[14]_ins11468  (
.D(\counter_out[14] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[14] ) 
);
DFFCE \ff_counter_a[13]_ins11469  (
.D(\counter_out[13] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[13] ) 
);
DFFCE \ff_counter_a[12]_ins11470  (
.D(\counter_out[12] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[12] ) 
);
DFFCE \ff_counter_a[11]_ins11471  (
.D(\counter_out[11] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[11] ) 
);
DFFCE \ff_counter_a[10]_ins11472  (
.D(\counter_out[10] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[10] ) 
);
DFFCE \ff_counter_a[9]_ins11473  (
.D(\counter_out[9] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[9] ) 
);
DFFCE \ff_counter_a[8]_ins11474  (
.D(\counter_out[8] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[8] ) 
);
DFFCE \ff_counter_a[7]_ins11475  (
.D(\counter_out[7] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[7] ) 
);
DFFCE \ff_counter_a[6]_ins11476  (
.D(\counter_out[6] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[6] ) 
);
DFFCE \ff_counter_a[5]_ins11477  (
.D(\counter_out[5] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[5] ) 
);
DFFCE \ff_counter_a[4]_ins11478  (
.D(\counter_out[4] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[4] ) 
);
DFFCE \ff_counter_a[3]_ins11479  (
.D(\counter_out[3] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[3] ) 
);
DFFCE \ff_counter_a[2]_ins11480  (
.D(\counter_out[2] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[2] ) 
);
DFFCE \ff_counter_a[1]_ins11481  (
.D(\counter_out[1] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[1] ) 
);
DFFCE \ff_counter_a[0]_ins11482  (
.D(\counter_out[0] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[0] ) 
);
DFFCE \ff_level_a[6]_ins11483  (
.D(\level_out[6] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_level_a[6] ) 
);
DFFCE \ff_level_a[5]_ins11484  (
.D(\level_out[5] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_level_a[5] ) 
);
DFFCE \ff_level_a[4]_ins11485  (
.D(\level_out[4] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_level_a[4] ) 
);
DFFCE \ff_level_a[3]_ins11486  (
.D(\level_out[3] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_level_a[3] ) 
);
DFFCE \ff_level_a[2]_ins11487  (
.D(\level_out[2] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_level_a[2] ) 
);
DFFCE \ff_level_a[1]_ins11488  (
.D(\level_out[1] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_level_a[1] ) 
);
DFFCE \ff_level_a[0]_ins11489  (
.D(\level_out[0] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_level_a[0] ) 
);
DFFCE \ff_state_b[2]_ins11490  (
.D(\w_state_out[2] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_state_b[2] ) 
);
DFFCE \ff_state_b[1]_ins11491  (
.D(\w_state_out[1] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_state_b[1] ) 
);
DFFCE \ff_state_b[0]_ins11492  (
.D(\w_state_out[0] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_state_b[0] ) 
);
DFFCE \ff_counter_b[19]_ins11493  (
.D(\counter_out[19]_3 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[19] ) 
);
DFFCE \ff_counter_b[18]_ins11494  (
.D(\counter_out[18] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[18] ) 
);
DFFCE \ff_counter_b[17]_ins11495  (
.D(\counter_out[17] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[17] ) 
);
DFFCE \ff_counter_b[16]_ins11496  (
.D(\counter_out[16] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[16] ) 
);
DFFCE \ff_counter_b[15]_ins11497  (
.D(\counter_out[15] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[15] ) 
);
DFFCE \ff_counter_b[14]_ins11498  (
.D(\counter_out[14] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[14] ) 
);
DFFCE \ff_counter_b[13]_ins11499  (
.D(\counter_out[13] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[13] ) 
);
DFFCE \ff_counter_b[12]_ins11500  (
.D(\counter_out[12] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[12] ) 
);
DFFCE \ff_counter_b[11]_ins11501  (
.D(\counter_out[11] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[11] ) 
);
DFFCE \ff_counter_b[10]_ins11502  (
.D(\counter_out[10] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[10] ) 
);
DFFCE \ff_counter_b[9]_ins11503  (
.D(\counter_out[9] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[9] ) 
);
DFFCE \ff_counter_b[8]_ins11504  (
.D(\counter_out[8] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[8] ) 
);
DFFCE \ff_counter_b[7]_ins11505  (
.D(\counter_out[7] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[7] ) 
);
DFFCE \ff_counter_b[6]_ins11506  (
.D(\counter_out[6] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[6] ) 
);
DFFCE \ff_counter_b[5]_ins11507  (
.D(\counter_out[5] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[5] ) 
);
DFFCE \ff_counter_b[4]_ins11508  (
.D(\counter_out[4] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[4] ) 
);
DFFCE \ff_counter_b[3]_ins11509  (
.D(\counter_out[3] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[3] ) 
);
DFFCE \ff_counter_b[2]_ins11510  (
.D(\counter_out[2] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[2] ) 
);
DFFCE \ff_counter_b[1]_ins11511  (
.D(\counter_out[1] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[1] ) 
);
DFFCE \ff_counter_b[0]_ins11512  (
.D(\counter_out[0] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[0] ) 
);
DFFCE \ff_level_b[6]_ins11513  (
.D(\level_out[6] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_level_b[6] ) 
);
DFFCE \ff_level_b[5]_ins11514  (
.D(\level_out[5] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_level_b[5] ) 
);
DFFCE \ff_level_b[4]_ins11515  (
.D(\level_out[4] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_level_b[4] ) 
);
DFFCE \ff_level_b[3]_ins11516  (
.D(\level_out[3] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_level_b[3] ) 
);
DFFCE \ff_level_b[2]_ins11517  (
.D(\level_out[2] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_level_b[2] ) 
);
DFFCE \ff_level_b[1]_ins11518  (
.D(\level_out[1] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_level_b[1] ) 
);
DFFCE \ff_level_b[0]_ins11519  (
.D(\level_out[0] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_level_b[0] ) 
);
DFFCE \ff_state_c[2]_ins11520  (
.D(\w_state_out[2] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_state_c[2] ) 
);
DFFCE \ff_state_c[1]_ins11521  (
.D(\w_state_out[1] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_state_c[1] ) 
);
DFFCE \ff_state_c[0]_ins11522  (
.D(\w_state_out[0] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_state_c[0] ) 
);
DFFCE \ff_counter_c[19]_ins11523  (
.D(\counter_out[19]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[19] ) 
);
DFFCE \ff_counter_c[18]_ins11524  (
.D(\counter_out[18] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[18] ) 
);
DFFCE \ff_counter_c[17]_ins11525  (
.D(\counter_out[17] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[17] ) 
);
DFFCE \ff_counter_c[16]_ins11526  (
.D(\counter_out[16] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[16] ) 
);
DFFCE \ff_counter_c[15]_ins11527  (
.D(\counter_out[15] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[15] ) 
);
DFFCE \ff_counter_c[14]_ins11528  (
.D(\counter_out[14] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[14] ) 
);
DFFCE \ff_counter_c[13]_ins11529  (
.D(\counter_out[13] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[13] ) 
);
DFFCE \ff_counter_c[12]_ins11530  (
.D(\counter_out[12] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[12] ) 
);
DFFCE \ff_counter_c[11]_ins11531  (
.D(\counter_out[11] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[11] ) 
);
DFFCE \ff_counter_c[10]_ins11532  (
.D(\counter_out[10] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[10] ) 
);
DFFCE \ff_counter_c[9]_ins11533  (
.D(\counter_out[9] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[9] ) 
);
DFFCE \ff_counter_c[8]_ins11534  (
.D(\counter_out[8] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[8] ) 
);
DFFCE \ff_counter_c[7]_ins11535  (
.D(\counter_out[7] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[7] ) 
);
DFFCE \ff_counter_c[6]_ins11536  (
.D(\counter_out[6] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[6] ) 
);
DFFCE \ff_counter_c[5]_ins11537  (
.D(\counter_out[5] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[5] ) 
);
DFFCE \ff_counter_c[4]_ins11538  (
.D(\counter_out[4] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[4] ) 
);
DFFCE \ff_counter_c[3]_ins11539  (
.D(\counter_out[3] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[3] ) 
);
DFFCE \ff_counter_c[2]_ins11540  (
.D(\counter_out[2] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[2] ) 
);
DFFCE \ff_counter_c[1]_ins11541  (
.D(\counter_out[1] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[1] ) 
);
DFFCE \ff_counter_c[0]_ins11542  (
.D(\counter_out[0] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[0] ) 
);
DFFCE \ff_level_c[6]_ins11543  (
.D(\level_out[6] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[6] ) 
);
DFFCE \ff_level_c[5]_ins11544  (
.D(\level_out[5] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[5] ) 
);
DFFCE \ff_level_c[4]_ins11545  (
.D(\level_out[4] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[4] ) 
);
DFFCE \ff_level_c[3]_ins11546  (
.D(\level_out[3] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[3] ) 
);
DFFCE \ff_level_c[2]_ins11547  (
.D(\level_out[2] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[2] ) 
);
DFFCE \ff_level_c[1]_ins11548  (
.D(\level_out[1] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[1] ) 
);
DFFCE \ff_level_c[0]_ins11549  (
.D(\level_out[0] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[0] ) 
);
DFFCE \ff_state_d[2]_ins11550  (
.D(\w_state_out[2] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_state_d[2] ) 
);
DFFCE \ff_state_d[1]_ins11551  (
.D(\w_state_out[1] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_state_d[1] ) 
);
DFFCE \ff_state_d[0]_ins11552  (
.D(\w_state_out[0] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_state_d[0] ) 
);
DFFCE \ff_counter_d[19]_ins11553  (
.D(\counter_out[19]_3 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[19] ) 
);
DFFCE \ff_counter_d[18]_ins11554  (
.D(\counter_out[18] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[18] ) 
);
DFFCE \ff_counter_d[17]_ins11555  (
.D(\counter_out[17] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[17] ) 
);
DFFCE \ff_counter_d[16]_ins11556  (
.D(\counter_out[16] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[16] ) 
);
DFFCE \ff_counter_d[15]_ins11557  (
.D(\counter_out[15] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[15] ) 
);
DFFCE \ff_counter_d[14]_ins11558  (
.D(\counter_out[14] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[14] ) 
);
DFFCE \ff_counter_d[13]_ins11559  (
.D(\counter_out[13] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[13] ) 
);
DFFCE \ff_counter_d[12]_ins11560  (
.D(\counter_out[12] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[12] ) 
);
DFFCE \ff_counter_d[11]_ins11561  (
.D(\counter_out[11] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[11] ) 
);
DFFCE \ff_counter_d[10]_ins11562  (
.D(\counter_out[10] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[10] ) 
);
DFFCE \ff_counter_d[9]_ins11563  (
.D(\counter_out[9] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[9] ) 
);
DFFCE \ff_counter_d[8]_ins11564  (
.D(\counter_out[8] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[8] ) 
);
DFFCE \ff_counter_d[7]_ins11565  (
.D(\counter_out[7] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[7] ) 
);
DFFCE \ff_counter_d[6]_ins11566  (
.D(\counter_out[6] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[6] ) 
);
DFFCE \ff_counter_d[5]_ins11567  (
.D(\counter_out[5] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[5] ) 
);
DFFCE \ff_counter_d[4]_ins11568  (
.D(\counter_out[4] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[4] ) 
);
DFFCE \ff_counter_d[3]_ins11569  (
.D(\counter_out[3] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[3] ) 
);
DFFCE \ff_counter_d[2]_ins11570  (
.D(\counter_out[2] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[2] ) 
);
DFFCE \ff_counter_d[1]_ins11571  (
.D(\counter_out[1] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[1] ) 
);
DFFCE \ff_counter_d[0]_ins11572  (
.D(\counter_out[0] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[0] ) 
);
DFFCE \ff_level_d[6]_ins11573  (
.D(\level_out[6] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_level_d[6] ) 
);
DFFCE \ff_level_d[5]_ins11574  (
.D(\level_out[5] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_level_d[5] ) 
);
DFFCE \ff_level_d[4]_ins11575  (
.D(\level_out[4] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_level_d[4] ) 
);
DFFCE \ff_level_d[3]_ins11576  (
.D(\level_out[3] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_level_d[3] ) 
);
DFFCE \ff_level_d[2]_ins11577  (
.D(\level_out[2] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_level_d[2] ) 
);
DFFCE \ff_level_d[1]_ins11578  (
.D(\level_out[1] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_level_d[1] ) 
);
DFFCE \ff_level_d[0]_ins11579  (
.D(\level_out[0] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_level_d[0] ) 
);
DFFCE \ff_state_e[2]_ins11580  (
.D(\w_state_out[2] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_state_e[2] ) 
);
DFFCE \ff_state_e[1]_ins11581  (
.D(\w_state_out[1] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_state_e[1] ) 
);
DFFCE \ff_state_e[0]_ins11582  (
.D(\w_state_out[0] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_state_e[0] ) 
);
DFFCE \ff_counter_e[19]_ins11583  (
.D(\counter_out[19]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[19] ) 
);
DFFCE \ff_counter_e[18]_ins11584  (
.D(\counter_out[18] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[18] ) 
);
DFFCE \ff_counter_e[17]_ins11585  (
.D(\counter_out[17] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[17] ) 
);
DFFCE \ff_counter_e[16]_ins11586  (
.D(\counter_out[16] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[16] ) 
);
DFFCE \ff_counter_e[15]_ins11587  (
.D(\counter_out[15] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[15] ) 
);
DFFCE \ff_counter_e[14]_ins11588  (
.D(\counter_out[14] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[14] ) 
);
DFFCE \ff_counter_e[13]_ins11589  (
.D(\counter_out[13] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[13] ) 
);
DFFCE \ff_counter_e[12]_ins11590  (
.D(\counter_out[12] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[12] ) 
);
DFFCE \ff_counter_e[11]_ins11591  (
.D(\counter_out[11] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[11] ) 
);
DFFCE \ff_counter_e[10]_ins11592  (
.D(\counter_out[10] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[10] ) 
);
DFFCE \ff_counter_e[9]_ins11593  (
.D(\counter_out[9] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[9] ) 
);
DFFCE \ff_counter_e[8]_ins11594  (
.D(\counter_out[8] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[8] ) 
);
DFFCE \ff_counter_e[7]_ins11595  (
.D(\counter_out[7] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[7] ) 
);
DFFCE \ff_counter_e[6]_ins11596  (
.D(\counter_out[6] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[6] ) 
);
DFFCE \ff_counter_e[5]_ins11597  (
.D(\counter_out[5] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[5] ) 
);
DFFCE \ff_counter_e[4]_ins11598  (
.D(\counter_out[4] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[4] ) 
);
DFFCE \ff_counter_e[3]_ins11599  (
.D(\counter_out[3] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[3] ) 
);
DFFCE \ff_counter_e[2]_ins11600  (
.D(\counter_out[2] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[2] ) 
);
DFFCE \ff_counter_e[1]_ins11601  (
.D(\counter_out[1] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[1] ) 
);
DFFCE \ff_counter_e[0]_ins11602  (
.D(\counter_out[0] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[0] ) 
);
DFFCE \ff_level_e[6]_ins11603  (
.D(\level_out[6] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[6] ) 
);
DFFCE \ff_level_e[5]_ins11604  (
.D(\level_out[5] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[5] ) 
);
DFFCE \ff_level_e[4]_ins11605  (
.D(\level_out[4] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[4] ) 
);
DFFCE \ff_level_e[3]_ins11606  (
.D(\level_out[3] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[3] ) 
);
DFFCE \ff_level_e[2]_ins11607  (
.D(\level_out[2] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[2] ) 
);
DFFCE \ff_level_e[1]_ins11608  (
.D(\level_out[1] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[1] ) 
);
DFFCE \ff_level_e[0]_ins11609  (
.D(\level_out[0] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[0] ) 
);
DFFCE \ff_state_a[2]_ins11610  (
.D(\w_state_out[2] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_state_a[2] ) 
);
LUT3 o_ins16452 (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.F(o) 
);
defparam o_ins16452.INIT=8'h10;
LUT3 o_ins16453 (
.I0(\ff_active[0] ),
.I1(\ff_active[2] ),
.I2(\ff_active[1] ),
.F(o_603) 
);
defparam o_ins16453.INIT=8'h10;
LUT3 o_ins17972 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.F(o_607) 
);
defparam o_ins17972.INIT=8'h10;
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator  u_adsr_envelope_generator (
.o_83(o_83),
.o_87(o_87),
.o_23(o_23),
.o_85(o_85),
.o_89(o_89),
.o_17(o_17),
.o_15(o_15),
.reg_wts_enable(reg_wts_enable),
.o_607(o_607),
.\ff_counter_a[18] (\ff_counter_a[18] ),
.\ff_counter_a[13] (\ff_counter_a[13] ),
.\ff_counter_a[11] (\ff_counter_a[11] ),
.o(o),
.\ff_counter_d[10] (\ff_counter_d[10] ),
.\ff_counter_d[6] (\ff_counter_d[6] ),
.\ff_state_a[1] (\ff_state_a[1] ),
.ch_d0_key_off(ch_d0_key_off),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[2] (\ff_active[2] ),
.\ff_counter_a[2] (\ff_counter_a[2] ),
.\ff_counter_a[3] (\ff_counter_a[3] ),
.ch_a0_key_on(ch_a0_key_on),
.\ff_counter_d[4] (\ff_counter_d[4] ),
.\ff_counter_a[5] (\ff_counter_a[5] ),
.\ff_state_a[0] (\ff_state_a[0] ),
.\ff_counter_a[19] (\ff_counter_a[19] ),
.\ff_counter_b[18] (\ff_counter_b[18] ),
.\ff_counter_c[18] (\ff_counter_c[18] ),
.\ff_active[0] (\ff_active[0] ),
.o_39(o_39),
.\ff_counter_d[18] (\ff_counter_d[18] ),
.\ff_counter_e[18] (\ff_counter_e[18] ),
.\w_sram_a0[7] (\w_sram_a0[7] ),
.\ff_counter_a[17] (\ff_counter_a[17] ),
.\ff_counter_d[16] (\ff_counter_d[16] ),
.\ff_counter_a[15] (\ff_counter_a[15] ),
.\ff_counter_d[14] (\ff_counter_d[14] ),
.\ff_counter_d[13] (\ff_counter_d[13] ),
.\ff_counter_e[13] (\ff_counter_e[13] ),
.\ff_counter_b[13] (\ff_counter_b[13] ),
.\ff_counter_c[13] (\ff_counter_c[13] ),
.\ff_counter_b[11] (\ff_counter_b[11] ),
.\ff_counter_c[11] (\ff_counter_c[11] ),
.\ff_counter_d[11] (\ff_counter_d[11] ),
.\ff_counter_e[11] (\ff_counter_e[11] ),
.\ff_counter_a[10] (\ff_counter_a[10] ),
.\ff_counter_e[10] (\ff_counter_e[10] ),
.\w_sram_a0[9] (\w_sram_a0[9] ),
.\ff_counter_b[10] (\ff_counter_b[10] ),
.\ff_counter_c[10] (\ff_counter_c[10] ),
.\ff_counter_a[7] (\ff_counter_a[7] ),
.\ff_counter_b[6] (\ff_counter_b[6] ),
.\ff_counter_c[6] (\ff_counter_c[6] ),
.\ff_counter_a[6] (\ff_counter_a[6] ),
.\ff_counter_e[6] (\ff_counter_e[6] ),
.\ff_state_d[1] (\ff_state_d[1] ),
.\ff_state_e[1] (\ff_state_e[1] ),
.\ff_state_b[1] (\ff_state_b[1] ),
.\ff_state_c[1] (\ff_state_c[1] ),
.\ff_state_a[2] (\ff_state_a[2] ),
.o_43(o_43),
.o_41(o_41),
.o_47(o_47),
.o_49(o_49),
.o_51(o_51),
.ch_b0_key_release(ch_b0_key_release),
.ch_c0_key_release(ch_c0_key_release),
.ch_d0_key_release(ch_d0_key_release),
.ch_a0_key_off(ch_a0_key_off),
.ch_e0_key_off(ch_e0_key_off),
.ch_b0_key_off(ch_b0_key_off),
.ch_c0_key_off(ch_c0_key_off),
.\ff_counter_d[0] (\ff_counter_d[0] ),
.\ff_counter_e[0] (\ff_counter_e[0] ),
.\ff_counter_d[1] (\ff_counter_d[1] ),
.\ff_counter_e[1] (\ff_counter_e[1] ),
.\ff_counter_d[2] (\ff_counter_d[2] ),
.\ff_counter_e[2] (\ff_counter_e[2] ),
.\ff_counter_b[2] (\ff_counter_b[2] ),
.\ff_counter_c[2] (\ff_counter_c[2] ),
.\ff_counter_b[3] (\ff_counter_b[3] ),
.\ff_counter_c[3] (\ff_counter_c[3] ),
.\ff_counter_d[3] (\ff_counter_d[3] ),
.\ff_counter_e[3] (\ff_counter_e[3] ),
.ch_b0_key_on(ch_b0_key_on),
.ch_c0_key_on(ch_c0_key_on),
.ch_d0_key_on(ch_d0_key_on),
.ch_e0_key_on(ch_e0_key_on),
.\ff_counter_a[4] (\ff_counter_a[4] ),
.\ff_counter_e[4] (\ff_counter_e[4] ),
.\ff_counter_b[4] (\ff_counter_b[4] ),
.\ff_counter_c[4] (\ff_counter_c[4] ),
.\ff_counter_d[5] (\ff_counter_d[5] ),
.\ff_counter_e[5] (\ff_counter_e[5] ),
.\ff_counter_b[5] (\ff_counter_b[5] ),
.\ff_counter_c[5] (\ff_counter_c[5] ),
.\ff_state_d[0] (\ff_state_d[0] ),
.\ff_state_e[0] (\ff_state_e[0] ),
.\ff_state_b[0] (\ff_state_b[0] ),
.\ff_state_c[0] (\ff_state_c[0] ),
.\reg_dr_a0[7] (\reg_dr_a0[7] ),
.\reg_dr_c0[7] (\reg_dr_c0[7] ),
.n311(n311),
.\reg_sr_a0[7] (\reg_sr_a0[7] ),
.\ff_counter_d[19] (\ff_counter_d[19] ),
.\ff_counter_e[19] (\ff_counter_e[19] ),
.\ff_counter_b[19] (\ff_counter_b[19] ),
.\ff_counter_c[19] (\ff_counter_c[19] ),
.\ff_counter_d[17] (\ff_counter_d[17] ),
.\ff_counter_e[17] (\ff_counter_e[17] ),
.\ff_counter_b[17] (\ff_counter_b[17] ),
.\ff_counter_c[17] (\ff_counter_c[17] ),
.\reg_sr_d0[5] (\reg_sr_d0[5] ),
.\reg_sr_e0[5] (\reg_sr_e0[5] ),
.\reg_dr_a0[5] (\reg_dr_a0[5] ),
.\reg_rr_a0[5] (\reg_rr_a0[5] ),
.\reg_rr_a0[4] (\reg_rr_a0[4] ),
.\reg_dr_d0[4] (\reg_dr_d0[4] ),
.\reg_sr_a0[4] (\reg_sr_a0[4] ),
.\reg_sr_c0[4] (\reg_sr_c0[4] ),
.\ff_counter_a[16] (\ff_counter_a[16] ),
.\ff_counter_e[16] (\ff_counter_e[16] ),
.\ff_counter_b[16] (\ff_counter_b[16] ),
.\ff_counter_c[16] (\ff_counter_c[16] ),
.\reg_dr_d0[3] (\reg_dr_d0[3] ),
.\reg_dr_e0[3] (\reg_dr_e0[3] ),
.\reg_rr_a0[3] (\reg_rr_a0[3] ),
.\ff_counter_d[15] (\ff_counter_d[15] ),
.\ff_counter_e[15] (\ff_counter_e[15] ),
.\ff_counter_b[15] (\ff_counter_b[15] ),
.\ff_counter_c[15] (\ff_counter_c[15] ),
.\reg_dr_a0[2] (\reg_dr_a0[2] ),
.\reg_dr_c0[2] (\reg_dr_c0[2] ),
.\reg_rr_d0[2] (\reg_rr_d0[2] ),
.\ff_counter_a[14] (\ff_counter_a[14] ),
.\ff_counter_e[14] (\ff_counter_e[14] ),
.\ff_counter_b[14] (\ff_counter_b[14] ),
.\ff_counter_c[14] (\ff_counter_c[14] ),
.\ff_counter_d[12] (\ff_counter_d[12] ),
.\ff_counter_e[12] (\ff_counter_e[12] ),
.\reg_ar_b0[6] (\reg_ar_b0[6] ),
.\reg_ar_c0[6] (\reg_ar_c0[6] ),
.\reg_ar_a0[6] (\reg_ar_a0[6] ),
.\reg_ar_e0[6] (\reg_ar_e0[6] ),
.\reg_ar_a0[5] (\reg_ar_a0[5] ),
.\reg_ar_e0[5] (\reg_ar_e0[5] ),
.\reg_ar_b0[5] (\reg_ar_b0[5] ),
.\reg_ar_c0[5] (\reg_ar_c0[5] ),
.\reg_ar_a0[4] (\reg_ar_a0[4] ),
.\reg_ar_e0[4] (\reg_ar_e0[4] ),
.\reg_ar_b0[4] (\reg_ar_b0[4] ),
.\reg_ar_c0[4] (\reg_ar_c0[4] ),
.\ff_counter_d[9] (\ff_counter_d[9] ),
.\ff_counter_e[9] (\ff_counter_e[9] ),
.\ff_counter_d[8] (\ff_counter_d[8] ),
.\ff_counter_e[8] (\ff_counter_e[8] ),
.\reg_dr_a0[1] (\reg_dr_a0[1] ),
.\reg_dr_c0[1] (\reg_dr_c0[1] ),
.\reg_rr_a0[1] (\reg_rr_a0[1] ),
.\ff_counter_d[7] (\ff_counter_d[7] ),
.\ff_counter_e[7] (\ff_counter_e[7] ),
.\ff_counter_b[7] (\ff_counter_b[7] ),
.\ff_counter_c[7] (\ff_counter_c[7] ),
.\ff_state_d[2] (\ff_state_d[2] ),
.\ff_state_e[2] (\ff_state_e[2] ),
.\ff_state_b[2] (\ff_state_b[2] ),
.\ff_state_c[2] (\ff_state_c[2] ),
.\ff_level_d[3] (\ff_level_d[3] ),
.\ff_level_e[3] (\ff_level_e[3] ),
.ch_e0_key_release(ch_e0_key_release),
.ch_a0_key_release(ch_a0_key_release),
.\reg_sl_a0[1] (\reg_sl_a0[1] ),
.\reg_sl_a0[4] (\reg_sl_a0[4] ),
.\reg_sl_a0[0] (\reg_sl_a0[0] ),
.\reg_sl_a0[3] (\reg_sl_a0[3] ),
.\reg_sl_a0[2] (\reg_sl_a0[2] ),
.\reg_sl_a0[5] (\reg_sl_a0[5] ),
.\reg_sr_d0[7] (\reg_sr_d0[7] ),
.\reg_sr_e0[7] (\reg_sr_e0[7] ),
.\reg_sr_b0[7] (\reg_sr_b0[7] ),
.\reg_sr_c0[7] (\reg_sr_c0[7] ),
.\reg_ar_a0[7] (\reg_ar_a0[7] ),
.\reg_ar_e0[7] (\reg_ar_e0[7] ),
.\reg_ar_b0[7] (\reg_ar_b0[7] ),
.\reg_ar_c0[7] (\reg_ar_c0[7] ),
.\reg_rr_d0[7] (\reg_rr_d0[7] ),
.\reg_rr_e0[7] (\reg_rr_e0[7] ),
.\reg_dr_a0[0] (\reg_dr_a0[0] ),
.\reg_dr_c0[0] (\reg_dr_c0[0] ),
.\reg_rr_a0[0] (\reg_rr_a0[0] ),
.\reg_sr_a0[6] (\reg_sr_a0[6] ),
.\reg_sr_c0[6] (\reg_sr_c0[6] ),
.\reg_dr_a0[6] (\reg_dr_a0[6] ),
.\reg_rr_a0[6] (\reg_rr_a0[6] ),
.\reg_dr_d0[5] (\reg_dr_d0[5] ),
.\reg_dr_e0[5] (\reg_dr_e0[5] ),
.\reg_dr_b0[5] (\reg_dr_b0[5] ),
.\reg_dr_c0[5] (\reg_dr_c0[5] ),
.\reg_rr_b0[5] (\reg_rr_b0[5] ),
.\reg_rr_c0[5] (\reg_rr_c0[5] ),
.\reg_rr_d0[5] (\reg_rr_d0[5] ),
.\reg_rr_e0[5] (\reg_rr_e0[5] ),
.\reg_rr_d0[4] (\reg_rr_d0[4] ),
.\reg_rr_e0[4] (\reg_rr_e0[4] ),
.\reg_rr_b0[4] (\reg_rr_b0[4] ),
.\reg_rr_c0[4] (\reg_rr_c0[4] ),
.\reg_dr_a0[4] (\reg_dr_a0[4] ),
.\reg_dr_e0[4] (\reg_dr_e0[4] ),
.\reg_dr_b0[4] (\reg_dr_b0[4] ),
.\reg_dr_c0[4] (\reg_dr_c0[4] ),
.\reg_sr_d0[3] (\reg_sr_d0[3] ),
.\reg_sr_e0[3] (\reg_sr_e0[3] ),
.\reg_rr_b0[3] (\reg_rr_b0[3] ),
.\reg_rr_c0[3] (\reg_rr_c0[3] ),
.\reg_rr_d0[3] (\reg_rr_d0[3] ),
.\reg_rr_e0[3] (\reg_rr_e0[3] ),
.\reg_ar_b0[3] (\reg_ar_b0[3] ),
.\reg_ar_c0[3] (\reg_ar_c0[3] ),
.\reg_ar_a0[3] (\reg_ar_a0[3] ),
.\reg_ar_e0[3] (\reg_ar_e0[3] ),
.\reg_sr_b0[2] (\reg_sr_b0[2] ),
.\reg_rr_a0[2] (\reg_rr_a0[2] ),
.\reg_rr_e0[2] (\reg_rr_e0[2] ),
.\reg_rr_b0[2] (\reg_rr_b0[2] ),
.\reg_rr_c0[2] (\reg_rr_c0[2] ),
.\reg_ar_b0[2] (\reg_ar_b0[2] ),
.\reg_ar_c0[2] (\reg_ar_c0[2] ),
.\reg_ar_a0[2] (\reg_ar_a0[2] ),
.\reg_ar_e0[2] (\reg_ar_e0[2] ),
.\reg_sr_b0[1] (\reg_sr_b0[1] ),
.\reg_rr_d0[1] (\reg_rr_d0[1] ),
.\reg_rr_e0[1] (\reg_rr_e0[1] ),
.\reg_rr_b0[1] (\reg_rr_b0[1] ),
.\reg_rr_c0[1] (\reg_rr_c0[1] ),
.\reg_ar_b0[1] (\reg_ar_b0[1] ),
.\reg_ar_c0[1] (\reg_ar_c0[1] ),
.\reg_ar_a0[1] (\reg_ar_a0[1] ),
.\reg_ar_e0[1] (\reg_ar_e0[1] ),
.\reg_ar_b0[0] (\reg_ar_b0[0] ),
.\reg_ar_c0[0] (\reg_ar_c0[0] ),
.\reg_ar_a0[0] (\reg_ar_a0[0] ),
.\reg_ar_e0[0] (\reg_ar_e0[0] ),
.\reg_sl_d0[1] (\reg_sl_d0[1] ),
.\reg_sl_e0[1] (\reg_sl_e0[1] ),
.\reg_sl_b0[1] (\reg_sl_b0[1] ),
.\reg_sl_c0[1] (\reg_sl_c0[1] ),
.\reg_sl_d0[4] (\reg_sl_d0[4] ),
.\reg_sl_e0[4] (\reg_sl_e0[4] ),
.\reg_sl_b0[4] (\reg_sl_b0[4] ),
.\reg_sl_c0[4] (\reg_sl_c0[4] ),
.\reg_sl_d0[0] (\reg_sl_d0[0] ),
.\reg_sl_e0[0] (\reg_sl_e0[0] ),
.\reg_sl_b0[0] (\reg_sl_b0[0] ),
.\reg_sl_c0[0] (\reg_sl_c0[0] ),
.\reg_sl_b0[3] (\reg_sl_b0[3] ),
.\reg_sl_c0[3] (\reg_sl_c0[3] ),
.\reg_sl_d0[3] (\reg_sl_d0[3] ),
.\reg_sl_e0[3] (\reg_sl_e0[3] ),
.\reg_sl_b0[2] (\reg_sl_b0[2] ),
.\reg_sl_c0[2] (\reg_sl_c0[2] ),
.\reg_sl_d0[2] (\reg_sl_d0[2] ),
.\reg_sl_e0[2] (\reg_sl_e0[2] ),
.\reg_sl_d0[5] (\reg_sl_d0[5] ),
.\reg_sl_e0[5] (\reg_sl_e0[5] ),
.\reg_sl_b0[5] (\reg_sl_b0[5] ),
.\reg_sl_c0[5] (\reg_sl_c0[5] ),
.\reg_sr_b0[0] (\reg_sr_b0[0] ),
.\reg_rr_d0[0] (\reg_rr_d0[0] ),
.\reg_rr_e0[0] (\reg_rr_e0[0] ),
.\reg_rr_b0[0] (\reg_rr_b0[0] ),
.\reg_rr_c0[0] (\reg_rr_c0[0] ),
.\reg_dr_d0[6] (\reg_dr_d0[6] ),
.\reg_dr_e0[6] (\reg_dr_e0[6] ),
.\reg_dr_b0[6] (\reg_dr_b0[6] ),
.\reg_dr_c0[6] (\reg_dr_c0[6] ),
.\reg_rr_b0[6] (\reg_rr_b0[6] ),
.\reg_rr_c0[6] (\reg_rr_c0[6] ),
.\reg_rr_d0[6] (\reg_rr_d0[6] ),
.\reg_rr_e0[6] (\reg_rr_e0[6] ),
.\reg_sr_d0[2] (\reg_sr_d0[2] ),
.\reg_sr_e0[2] (\reg_sr_e0[2] ),
.\reg_sr_d0[1] (\reg_sr_d0[1] ),
.\reg_sr_e0[1] (\reg_sr_e0[1] ),
.\reg_sr_d0[0] (\reg_sr_d0[0] ),
.\reg_sr_e0[0] (\reg_sr_e0[0] ),
.\ff_counter_a[0] (\ff_counter_a[0] ),
.\ff_counter_b[0] (\ff_counter_b[0] ),
.\ff_counter_c[0] (\ff_counter_c[0] ),
.\ff_counter_b[1] (\ff_counter_b[1] ),
.\ff_counter_a[1] (\ff_counter_a[1] ),
.\ff_counter_c[1] (\ff_counter_c[1] ),
.\reg_dr_e0[7] (\reg_dr_e0[7] ),
.\reg_dr_d0[7] (\reg_dr_d0[7] ),
.\reg_dr_b0[7] (\reg_dr_b0[7] ),
.\reg_sr_b0[5] (\reg_sr_b0[5] ),
.\reg_sr_a0[5] (\reg_sr_a0[5] ),
.\reg_sr_c0[5] (\reg_sr_c0[5] ),
.\reg_sr_b0[4] (\reg_sr_b0[4] ),
.\reg_sr_d0[4] (\reg_sr_d0[4] ),
.\reg_sr_e0[4] (\reg_sr_e0[4] ),
.\reg_dr_b0[3] (\reg_dr_b0[3] ),
.\reg_dr_a0[3] (\reg_dr_a0[3] ),
.\reg_dr_c0[3] (\reg_dr_c0[3] ),
.\reg_dr_b0[2] (\reg_dr_b0[2] ),
.\reg_dr_d0[2] (\reg_dr_d0[2] ),
.\reg_dr_e0[2] (\reg_dr_e0[2] ),
.\reg_sr_a0[2] (\reg_sr_a0[2] ),
.\reg_sr_c0[2] (\reg_sr_c0[2] ),
.\ff_counter_a[12] (\ff_counter_a[12] ),
.\ff_counter_b[12] (\ff_counter_b[12] ),
.\ff_counter_c[12] (\ff_counter_c[12] ),
.\ff_counter_a[9] (\ff_counter_a[9] ),
.\ff_counter_b[9] (\ff_counter_b[9] ),
.\ff_counter_c[9] (\ff_counter_c[9] ),
.\ff_counter_a[8] (\ff_counter_a[8] ),
.\ff_counter_b[8] (\ff_counter_b[8] ),
.\ff_counter_c[8] (\ff_counter_c[8] ),
.\reg_dr_b0[1] (\reg_dr_b0[1] ),
.\reg_dr_d0[1] (\reg_dr_d0[1] ),
.\reg_dr_e0[1] (\reg_dr_e0[1] ),
.\reg_sr_a0[1] (\reg_sr_a0[1] ),
.\reg_sr_c0[1] (\reg_sr_c0[1] ),
.\reg_rr_a0[7] (\reg_rr_a0[7] ),
.\reg_rr_b0[7] (\reg_rr_b0[7] ),
.\reg_rr_c0[7] (\reg_rr_c0[7] ),
.\reg_dr_b0[0] (\reg_dr_b0[0] ),
.\reg_dr_d0[0] (\reg_dr_d0[0] ),
.\reg_dr_e0[0] (\reg_dr_e0[0] ),
.\reg_sr_a0[0] (\reg_sr_a0[0] ),
.\reg_sr_c0[0] (\reg_sr_c0[0] ),
.\reg_sr_b0[6] (\reg_sr_b0[6] ),
.\reg_sr_d0[6] (\reg_sr_d0[6] ),
.\reg_sr_e0[6] (\reg_sr_e0[6] ),
.\reg_sr_a0[3] (\reg_sr_a0[3] ),
.\reg_sr_b0[3] (\reg_sr_b0[3] ),
.\reg_sr_c0[3] (\reg_sr_c0[3] ),
.\counter_out[19]_3 (\counter_out[19]_3 ),
.\counter_out[18] (\counter_out[18] ),
.\counter_out[17] (\counter_out[17] ),
.\counter_out[16] (\counter_out[16] ),
.\counter_out[15] (\counter_out[15] ),
.\counter_out[14] (\counter_out[14] ),
.\counter_out[13] (\counter_out[13] ),
.\counter_out[10] (\counter_out[10] ),
.\counter_out[9] (\counter_out[9] ),
.\counter_out[8] (\counter_out[8] ),
.\counter_out[7] (\counter_out[7] ),
.\counter_out[6] (\counter_out[6] ),
.\level_out[0] (\level_out[0] ),
.\level_out[1] (\level_out[1] ),
.\level_out[2] (\level_out[2] ),
.\level_out[3] (\level_out[3] ),
.\level_out[4] (\level_out[4] ),
.\level_out[5] (\level_out[5] ),
.\w_state_out[1] (\w_state_out[1] ),
.\w_state_out[2] (\w_state_out[2] ),
.\counter_out[3] (\counter_out[3] ),
.\counter_out[4] (\counter_out[4] ),
.\level_out[6] (\level_out[6] ),
.\w_state_out[0] (\w_state_out[0] ),
.\counter_out[12] (\counter_out[12] ),
.\counter_out[11] (\counter_out[11] ),
.\counter_out[5] (\counter_out[5] ),
.\counter_out[2] (\counter_out[2] ),
.\counter_out[1] (\counter_out[1] ),
.\counter_out[0] (\counter_out[0] ) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector  u_level_selector (
.o_607(o_607),
.\ff_level_a[6] (\ff_level_a[6] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_level_d[6] (\ff_level_d[6] ),
.\ff_level_e[6] (\ff_level_e[6] ),
.\ff_active[0] (\ff_active[0] ),
.\w_sram_a0[7] (\w_sram_a0[7] ),
.\ff_level_b[6] (\ff_level_b[6] ),
.\ff_level_c[6] (\ff_level_c[6] ),
.\ff_level_e[5] (\ff_level_e[5] ),
.\ff_level_a[5] (\ff_level_a[5] ),
.\ff_active[2] (\ff_active[2] ),
.\ff_level_d[5] (\ff_level_d[5] ),
.\ff_level_b[5] (\ff_level_b[5] ),
.\ff_level_c[5] (\ff_level_c[5] ),
.\ff_level_b[4] (\ff_level_b[4] ),
.\ff_level_c[4] (\ff_level_c[4] ),
.\ff_level_d[4] (\ff_level_d[4] ),
.\ff_level_d[3] (\ff_level_d[3] ),
.\ff_level_e[3] (\ff_level_e[3] ),
.\ff_level_b[3] (\ff_level_b[3] ),
.\ff_level_b[2] (\ff_level_b[2] ),
.\ff_level_c[2] (\ff_level_c[2] ),
.\ff_level_d[2] (\ff_level_d[2] ),
.\ff_level_b[1] (\ff_level_b[1] ),
.\ff_level_c[1] (\ff_level_c[1] ),
.\ff_level_d[0] (\ff_level_d[0] ),
.\ff_level_e[0] (\ff_level_e[0] ),
.\ff_level_a[4] (\ff_level_a[4] ),
.\ff_level_e[4] (\ff_level_e[4] ),
.\ff_level_a[3] (\ff_level_a[3] ),
.\ff_level_c[3] (\ff_level_c[3] ),
.\ff_level_a[2] (\ff_level_a[2] ),
.\ff_level_e[2] (\ff_level_e[2] ),
.\ff_level_d[1] (\ff_level_d[1] ),
.\ff_level_e[1] (\ff_level_e[1] ),
.\ff_level_a[1] (\ff_level_a[1] ),
.\ff_level_b[0] (\ff_level_b[0] ),
.\ff_level_a[0] (\ff_level_a[0] ),
.\ff_level_c[0] (\ff_level_c[0] ),
.o_15(o_15),
.o_17(o_17),
.o_23(o_23),
.o_39(o_39),
.o_41(o_41),
.o_43(o_43),
.o_47(o_47),
.o_49(o_49),
.o_51(o_51),
.o_83(o_83),
.o_85(o_85),
.o_87(o_87),
.o_89(o_89) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator  (o_27,o_25,o_89_1,o_91,o_93,o_95,o_15_0,reg_wts_enable,\ff_active[1] ,\ff_active[2] ,o,\ff_counter_d[18]_3 ,o_607,\ff_counter_a[17]_3 ,\ff_counter_a[16]_3 ,\ff_counter_a[15]_3 ,\ff_counter_a[14]_3 ,\ff_counter_a[13]_3 ,o_39,n2,n2_23,n2_25,n2_27,n2_29,n2_31,\ff_counter_a[0]_3 ,\ff_counter_a[2]_3 ,\ff_counter_d[19]_3 ,\ff_counter_e[19]_3 ,\ff_active[0] ,ff_ch_d1_key_on,ch_d0_key_on,ff_reg_clone_key_d1,\wave_address_out[0] ,\w_sram_a0[9] ,o_603,n311,\ff_counter_a[18]_3 ,\ff_counter_e[18]_3 ,\ff_counter_b[18]_3 ,\ff_counter_c[18]_3 ,\ff_counter_d[17]_3 ,\ff_counter_e[17]_3 ,\w_sram_a0[7] ,\ff_counter_b[17]_3 ,\ff_counter_c[17]_3 ,\ff_counter_b[16]_3 ,\ff_counter_c[16]_3 ,\ff_counter_d[16]_3 ,\ff_counter_e[16]_3 ,\ff_counter_d[15]_3 ,\ff_counter_e[15]_3 ,\ff_counter_b[15]_3 ,\ff_counter_c[15]_3 ,\ff_counter_d[14]_3 ,\ff_counter_e[14]_3 ,\ff_counter_b[14]_3 ,\ff_counter_c[14]_3 ,n2_17,\ff_counter_b[13]_3 ,\ff_counter_c[13]_3 ,\ff_counter_d[13]_3 ,\ff_counter_e[13]_3 ,\ff_counter_a[12]_3 ,n2_19,\ff_reg_ar_a1[5] ,\reg_ar_a0[5] ,ff_reg_clone_adsr_a1,\ff_reg_ar_d1[5] ,\ff_counter_a[10]_3 ,\ff_counter_a[11]_3 ,\ff_reg_ar_a1[4] ,\reg_ar_a0[4] ,\ff_reg_ar_d1[4] ,\ff_reg_ar_a1[3] ,\reg_ar_a0[3] ,\ff_reg_ar_d1[3] ,\ff_counter_a[8]_3 ,\ff_counter_a[9]_3 ,\ff_reg_ar_a1[2] ,\reg_ar_a0[2] ,\ff_reg_ar_d1[2] ,\ff_reg_ar_a1[1] ,\reg_ar_a0[1] ,\ff_reg_ar_d1[1] ,\ff_counter_a[6]_3 ,\ff_counter_a[7]_3 ,\ff_reg_ar_a1[0] ,\reg_ar_a0[0] ,\ff_reg_ar_d1[0] ,\ff_state_a[1]_3 ,\ff_counter_b[0]_3 ,\ff_counter_c[0]_3 ,\ff_counter_d[0]_3 ,\ff_counter_e[0]_3 ,\ff_counter_d[1]_3 ,\ff_counter_e[1]_3 ,\ff_counter_d[2]_3 ,\ff_counter_e[2]_3 ,\ff_counter_b[2]_3 ,\ff_counter_c[2]_3 ,\ff_counter_d[3]_3 ,\ff_counter_e[3]_3 ,\ff_counter_d[4]_3 ,\ff_counter_e[4]_3 ,\ff_counter_d[5]_3 ,\ff_counter_e[5]_3 ,ff_ch_a1_key_off,ch_a0_key_off,ff_reg_clone_key_a1,n4,n2_3,\ff_state_a[0]_3 ,ff_ch_e1_key_on,ch_e0_key_on,ff_reg_clone_key_e1,ff_ch_b1_key_on,ch_b0_key_on,ff_reg_clone_key_b1,ff_ch_c1_key_on,ch_c0_key_on,ff_reg_clone_key_c1,n4_21,n2_21,\ff_reg_sr_a1[5] ,\reg_sr_a0[5] ,n4_27,n2_27_4,\ff_reg_sr_a1[2] ,\reg_sr_a0[2] ,\reg_ar_a0[7] ,\ff_reg_ar_a1[7] ,\ff_reg_ar_d1[7] ,\ff_counter_d[12]_3 ,\ff_counter_e[12]_3 ,\ff_counter_b[12]_3 ,\ff_counter_c[12]_3 ,\ff_reg_ar_a1[6] ,\reg_ar_a0[6] ,\ff_reg_ar_d1[6] ,ff_reg_clone_adsr_d1,\ff_reg_ar_e1[5] ,\reg_ar_e0[5] ,ff_reg_clone_adsr_e1,\ff_counter_d[10]_3 ,\ff_counter_e[10]_3 ,\ff_counter_b[10]_3 ,\ff_counter_c[10]_3 ,\ff_counter_b[11]_3 ,\ff_counter_c[11]_3 ,\ff_counter_d[11]_3 ,\ff_counter_e[11]_3 ,\ff_reg_ar_e1[4] ,\reg_ar_e0[4] ,\ff_reg_ar_e1[3] ,\reg_ar_e0[3] ,\ff_counter_b[8]_3 ,\ff_counter_c[8]_3 ,\ff_counter_d[8]_3 ,\ff_counter_e[8]_3 ,\ff_counter_b[9]_3 ,\ff_counter_c[9]_3 ,\ff_counter_d[9]_3 ,\ff_counter_e[9]_3 ,\ff_reg_ar_e1[2] ,\reg_ar_e0[2] ,\ff_reg_ar_e1[1] ,\reg_ar_e0[1] ,\ff_counter_d[6]_3 ,\ff_counter_e[6]_3 ,\ff_counter_b[6]_3 ,\ff_counter_c[6]_3 ,\ff_counter_d[7]_3 ,\ff_counter_e[7]_3 ,\ff_counter_b[7]_3 ,\ff_counter_c[7]_3 ,\ff_reg_ar_e1[0] ,\reg_ar_e0[0] ,\ff_state_a[2]_3 ,\ff_state_d[1]_3 ,\ff_state_e[1]_3 ,\ff_state_b[1]_3 ,\ff_state_c[1]_3 ,\ff_state_b[0]_3 ,\ff_state_c[0]_3 ,\ff_state_d[0]_3 ,\ff_state_e[0]_3 ,n4_31,n2_31_5,\ff_reg_rr_a1[0] ,\reg_rr_a0[0] ,n4_31_6,n2_31_7,\ff_reg_dr_a1[0] ,\reg_dr_a0[0] ,n4_29,n2_29_8,\ff_reg_sr_a1[1] ,\reg_sr_a0[1] ,n4_17,n2_17_9,n4_17_10,n2_17_11,n4_17_12,n2_17_13,\ff_reg_sr_a1[7] ,\reg_sr_a0[7] ,n4_19,n2_19_14,n4_21_15,n2_21_16,n4_21_17,n2_21_18,n4_23,n2_23_19,n4_23_20,n2_23_21,n4_23_22,n2_23_23,\ff_reg_sr_a1[4] ,\reg_sr_a0[4] ,n4_25,n2_25_24,n4_25_25,n2_25_26,n4_25_27,n2_25_28,\ff_reg_sr_a1[3] ,\reg_sr_a0[3] ,\ff_reg_rr_a1[2] ,\reg_rr_a0[2] ,n4_27_29,n2_27_30,\reg_ar_e0[7] ,\ff_reg_ar_e1[7] ,\ff_reg_ar_e1[6] ,\reg_ar_e0[6] ,n4_31_31,n2_31_32,\ff_reg_sr_a1[0] ,\reg_sr_a0[0] ,\ff_state_d[2]_3 ,\ff_state_e[2]_3 ,\ff_state_b[2]_3 ,\ff_state_c[2]_3 ,ff_ch_a1_key_release,ch_a0_key_release,n4_3,n2_3_33,n4_21_34,n2_21_35,n4_19_36,n2_19_37,n4_15,n2_15,\ff_reg_sl_a1[5] ,\reg_sl_a0[5] ,n4_13,n2_13,n4_29_38,n2_29_39,n4_29_40,n2_29_41,n4_19_42,n2_19_43,\ff_reg_sr_a1[6] ,\reg_sr_a0[6] ,n4_19_44,n2_19_45,\ff_reg_rr_a1[6] ,\reg_rr_a0[6] ,n4_27_46,n2_27_47,n4_23_48,n2_23_49,n4_17_50,n2_17_51,\ff_counter_a[19]_3 ,\ff_counter_b[19]_3 ,\ff_counter_c[19]_3 ,\ff_counter_a[1]_3 ,\ff_counter_b[1]_3 ,\ff_counter_c[1]_3 ,\ff_counter_a[3]_3 ,\ff_counter_b[3]_3 ,\ff_counter_c[3]_3 ,\ff_counter_a[4]_3 ,\ff_counter_b[4]_3 ,\ff_counter_c[4]_3 ,\ff_counter_a[5]_3 ,\ff_counter_b[5]_3 ,\ff_counter_c[5]_3 ,\ff_reg_dr_a1[7] ,\reg_dr_a0[7] ,\ff_reg_rr_a1[7] ,\reg_rr_a0[7] ,\ff_reg_dr_a1[6] ,\reg_dr_a0[6] ,\ff_reg_rr_a1[5] ,\reg_rr_a0[5] ,\ff_reg_dr_a1[5] ,\reg_dr_a0[5] ,\ff_reg_rr_a1[4] ,\reg_rr_a0[4] ,\ff_reg_dr_a1[4] ,\reg_dr_a0[4] ,\ff_reg_dr_a1[3] ,\reg_dr_a0[3] ,\ff_reg_rr_a1[3] ,\reg_rr_a0[3] ,\ff_reg_sl_a1[1] ,\reg_sl_a0[1] ,\ff_reg_sl_a1[2] ,\reg_sl_a0[2] ,\ff_reg_sl_a1[4] ,\reg_sl_a0[4] ,\ff_reg_rr_a1[1] ,\reg_rr_a0[1] ,\ff_reg_dr_a1[1] ,\reg_dr_a0[1] ,\ff_reg_dr_a1[2] ,\reg_dr_a0[2] ,\ff_reg_sl_a1[0] ,\reg_sl_a0[0] ,\ff_reg_sl_a1[3] ,\reg_sl_a0[3] ,\counter_out[19]_3_52 ,\counter_out[18]_3 ,\counter_out[17]_3 ,\counter_out[16]_3 ,\counter_out[15]_3 ,\counter_out[14]_3 ,\counter_out[13]_3 ,\counter_out[12]_3 ,\counter_out[11]_3 ,\counter_out[10]_3 ,\counter_out[9]_3 ,\counter_out[8]_3 ,\counter_out[7]_3 ,\counter_out[6]_3 ,\level_out[0]_5 ,\level_out[1]_5 ,\level_out[2]_5 ,\level_out[3]_5 ,\level_out[4]_5 ,\level_out[5]_5 ,\w_state_out[1]_5 ,\w_state_out[2]_5 ,\counter_out[0]_5 ,\counter_out[1]_5 ,\counter_out[3]_5 ,\counter_out[4]_5 ,\counter_out[5]_5 ,\level_out[6]_5 ,\w_state_out[0]_5 ,\counter_out[19] ,\counter_out[19]_37 ,\counter_out[19]_39 ,\counter_out[19]_41 ,\counter_out[2]_15 );
input o_27;
input o_25;
input o_89_1;
input o_91;
input o_93;
input o_95;
input o_15_0;
input reg_wts_enable;
input \ff_active[1] ;
input \ff_active[2] ;
input o;
input \ff_counter_d[18]_3 ;
input o_607;
input \ff_counter_a[17]_3 ;
input \ff_counter_a[16]_3 ;
input \ff_counter_a[15]_3 ;
input \ff_counter_a[14]_3 ;
input \ff_counter_a[13]_3 ;
input o_39;
input n2;
input n2_23;
input n2_25;
input n2_27;
input n2_29;
input n2_31;
input \ff_counter_a[0]_3 ;
input \ff_counter_a[2]_3 ;
input \ff_counter_d[19]_3 ;
input \ff_counter_e[19]_3 ;
input \ff_active[0] ;
input ff_ch_d1_key_on;
input ch_d0_key_on;
input ff_reg_clone_key_d1;
input \wave_address_out[0] ;
input \w_sram_a0[9] ;
input o_603;
input n311;
input \ff_counter_a[18]_3 ;
input \ff_counter_e[18]_3 ;
input \ff_counter_b[18]_3 ;
input \ff_counter_c[18]_3 ;
input \ff_counter_d[17]_3 ;
input \ff_counter_e[17]_3 ;
input \w_sram_a0[7] ;
input \ff_counter_b[17]_3 ;
input \ff_counter_c[17]_3 ;
input \ff_counter_b[16]_3 ;
input \ff_counter_c[16]_3 ;
input \ff_counter_d[16]_3 ;
input \ff_counter_e[16]_3 ;
input \ff_counter_d[15]_3 ;
input \ff_counter_e[15]_3 ;
input \ff_counter_b[15]_3 ;
input \ff_counter_c[15]_3 ;
input \ff_counter_d[14]_3 ;
input \ff_counter_e[14]_3 ;
input \ff_counter_b[14]_3 ;
input \ff_counter_c[14]_3 ;
input n2_17;
input \ff_counter_b[13]_3 ;
input \ff_counter_c[13]_3 ;
input \ff_counter_d[13]_3 ;
input \ff_counter_e[13]_3 ;
input \ff_counter_a[12]_3 ;
input n2_19;
input \ff_reg_ar_a1[5] ;
input \reg_ar_a0[5] ;
input ff_reg_clone_adsr_a1;
input \ff_reg_ar_d1[5] ;
input \ff_counter_a[10]_3 ;
input \ff_counter_a[11]_3 ;
input \ff_reg_ar_a1[4] ;
input \reg_ar_a0[4] ;
input \ff_reg_ar_d1[4] ;
input \ff_reg_ar_a1[3] ;
input \reg_ar_a0[3] ;
input \ff_reg_ar_d1[3] ;
input \ff_counter_a[8]_3 ;
input \ff_counter_a[9]_3 ;
input \ff_reg_ar_a1[2] ;
input \reg_ar_a0[2] ;
input \ff_reg_ar_d1[2] ;
input \ff_reg_ar_a1[1] ;
input \reg_ar_a0[1] ;
input \ff_reg_ar_d1[1] ;
input \ff_counter_a[6]_3 ;
input \ff_counter_a[7]_3 ;
input \ff_reg_ar_a1[0] ;
input \reg_ar_a0[0] ;
input \ff_reg_ar_d1[0] ;
input \ff_state_a[1]_3 ;
input \ff_counter_b[0]_3 ;
input \ff_counter_c[0]_3 ;
input \ff_counter_d[0]_3 ;
input \ff_counter_e[0]_3 ;
input \ff_counter_d[1]_3 ;
input \ff_counter_e[1]_3 ;
input \ff_counter_d[2]_3 ;
input \ff_counter_e[2]_3 ;
input \ff_counter_b[2]_3 ;
input \ff_counter_c[2]_3 ;
input \ff_counter_d[3]_3 ;
input \ff_counter_e[3]_3 ;
input \ff_counter_d[4]_3 ;
input \ff_counter_e[4]_3 ;
input \ff_counter_d[5]_3 ;
input \ff_counter_e[5]_3 ;
input ff_ch_a1_key_off;
input ch_a0_key_off;
input ff_reg_clone_key_a1;
input n4;
input n2_3;
input \ff_state_a[0]_3 ;
input ff_ch_e1_key_on;
input ch_e0_key_on;
input ff_reg_clone_key_e1;
input ff_ch_b1_key_on;
input ch_b0_key_on;
input ff_reg_clone_key_b1;
input ff_ch_c1_key_on;
input ch_c0_key_on;
input ff_reg_clone_key_c1;
input n4_21;
input n2_21;
input \ff_reg_sr_a1[5] ;
input \reg_sr_a0[5] ;
input n4_27;
input n2_27_4;
input \ff_reg_sr_a1[2] ;
input \reg_sr_a0[2] ;
input \reg_ar_a0[7] ;
input \ff_reg_ar_a1[7] ;
input \ff_reg_ar_d1[7] ;
input \ff_counter_d[12]_3 ;
input \ff_counter_e[12]_3 ;
input \ff_counter_b[12]_3 ;
input \ff_counter_c[12]_3 ;
input \ff_reg_ar_a1[6] ;
input \reg_ar_a0[6] ;
input \ff_reg_ar_d1[6] ;
input ff_reg_clone_adsr_d1;
input \ff_reg_ar_e1[5] ;
input \reg_ar_e0[5] ;
input ff_reg_clone_adsr_e1;
input \ff_counter_d[10]_3 ;
input \ff_counter_e[10]_3 ;
input \ff_counter_b[10]_3 ;
input \ff_counter_c[10]_3 ;
input \ff_counter_b[11]_3 ;
input \ff_counter_c[11]_3 ;
input \ff_counter_d[11]_3 ;
input \ff_counter_e[11]_3 ;
input \ff_reg_ar_e1[4] ;
input \reg_ar_e0[4] ;
input \ff_reg_ar_e1[3] ;
input \reg_ar_e0[3] ;
input \ff_counter_b[8]_3 ;
input \ff_counter_c[8]_3 ;
input \ff_counter_d[8]_3 ;
input \ff_counter_e[8]_3 ;
input \ff_counter_b[9]_3 ;
input \ff_counter_c[9]_3 ;
input \ff_counter_d[9]_3 ;
input \ff_counter_e[9]_3 ;
input \ff_reg_ar_e1[2] ;
input \reg_ar_e0[2] ;
input \ff_reg_ar_e1[1] ;
input \reg_ar_e0[1] ;
input \ff_counter_d[6]_3 ;
input \ff_counter_e[6]_3 ;
input \ff_counter_b[6]_3 ;
input \ff_counter_c[6]_3 ;
input \ff_counter_d[7]_3 ;
input \ff_counter_e[7]_3 ;
input \ff_counter_b[7]_3 ;
input \ff_counter_c[7]_3 ;
input \ff_reg_ar_e1[0] ;
input \reg_ar_e0[0] ;
input \ff_state_a[2]_3 ;
input \ff_state_d[1]_3 ;
input \ff_state_e[1]_3 ;
input \ff_state_b[1]_3 ;
input \ff_state_c[1]_3 ;
input \ff_state_b[0]_3 ;
input \ff_state_c[0]_3 ;
input \ff_state_d[0]_3 ;
input \ff_state_e[0]_3 ;
input n4_31;
input n2_31_5;
input \ff_reg_rr_a1[0] ;
input \reg_rr_a0[0] ;
input n4_31_6;
input n2_31_7;
input \ff_reg_dr_a1[0] ;
input \reg_dr_a0[0] ;
input n4_29;
input n2_29_8;
input \ff_reg_sr_a1[1] ;
input \reg_sr_a0[1] ;
input n4_17;
input n2_17_9;
input n4_17_10;
input n2_17_11;
input n4_17_12;
input n2_17_13;
input \ff_reg_sr_a1[7] ;
input \reg_sr_a0[7] ;
input n4_19;
input n2_19_14;
input n4_21_15;
input n2_21_16;
input n4_21_17;
input n2_21_18;
input n4_23;
input n2_23_19;
input n4_23_20;
input n2_23_21;
input n4_23_22;
input n2_23_23;
input \ff_reg_sr_a1[4] ;
input \reg_sr_a0[4] ;
input n4_25;
input n2_25_24;
input n4_25_25;
input n2_25_26;
input n4_25_27;
input n2_25_28;
input \ff_reg_sr_a1[3] ;
input \reg_sr_a0[3] ;
input \ff_reg_rr_a1[2] ;
input \reg_rr_a0[2] ;
input n4_27_29;
input n2_27_30;
input \reg_ar_e0[7] ;
input \ff_reg_ar_e1[7] ;
input \ff_reg_ar_e1[6] ;
input \reg_ar_e0[6] ;
input n4_31_31;
input n2_31_32;
input \ff_reg_sr_a1[0] ;
input \reg_sr_a0[0] ;
input \ff_state_d[2]_3 ;
input \ff_state_e[2]_3 ;
input \ff_state_b[2]_3 ;
input \ff_state_c[2]_3 ;
input ff_ch_a1_key_release;
input ch_a0_key_release;
input n4_3;
input n2_3_33;
input n4_21_34;
input n2_21_35;
input n4_19_36;
input n2_19_37;
input n4_15;
input n2_15;
input \ff_reg_sl_a1[5] ;
input \reg_sl_a0[5] ;
input n4_13;
input n2_13;
input n4_29_38;
input n2_29_39;
input n4_29_40;
input n2_29_41;
input n4_19_42;
input n2_19_43;
input \ff_reg_sr_a1[6] ;
input \reg_sr_a0[6] ;
input n4_19_44;
input n2_19_45;
input \ff_reg_rr_a1[6] ;
input \reg_rr_a0[6] ;
input n4_27_46;
input n2_27_47;
input n4_23_48;
input n2_23_49;
input n4_17_50;
input n2_17_51;
input \ff_counter_a[19]_3 ;
input \ff_counter_b[19]_3 ;
input \ff_counter_c[19]_3 ;
input \ff_counter_a[1]_3 ;
input \ff_counter_b[1]_3 ;
input \ff_counter_c[1]_3 ;
input \ff_counter_a[3]_3 ;
input \ff_counter_b[3]_3 ;
input \ff_counter_c[3]_3 ;
input \ff_counter_a[4]_3 ;
input \ff_counter_b[4]_3 ;
input \ff_counter_c[4]_3 ;
input \ff_counter_a[5]_3 ;
input \ff_counter_b[5]_3 ;
input \ff_counter_c[5]_3 ;
input \ff_reg_dr_a1[7] ;
input \reg_dr_a0[7] ;
input \ff_reg_rr_a1[7] ;
input \reg_rr_a0[7] ;
input \ff_reg_dr_a1[6] ;
input \reg_dr_a0[6] ;
input \ff_reg_rr_a1[5] ;
input \reg_rr_a0[5] ;
input \ff_reg_dr_a1[5] ;
input \reg_dr_a0[5] ;
input \ff_reg_rr_a1[4] ;
input \reg_rr_a0[4] ;
input \ff_reg_dr_a1[4] ;
input \reg_dr_a0[4] ;
input \ff_reg_dr_a1[3] ;
input \reg_dr_a0[3] ;
input \ff_reg_rr_a1[3] ;
input \reg_rr_a0[3] ;
input \ff_reg_sl_a1[1] ;
input \reg_sl_a0[1] ;
input \ff_reg_sl_a1[2] ;
input \reg_sl_a0[2] ;
input \ff_reg_sl_a1[4] ;
input \reg_sl_a0[4] ;
input \ff_reg_rr_a1[1] ;
input \reg_rr_a0[1] ;
input \ff_reg_dr_a1[1] ;
input \reg_dr_a0[1] ;
input \ff_reg_dr_a1[2] ;
input \reg_dr_a0[2] ;
input \ff_reg_sl_a1[0] ;
input \reg_sl_a0[0] ;
input \ff_reg_sl_a1[3] ;
input \reg_sl_a0[3] ;
output \counter_out[19]_3_52 ;
output \counter_out[18]_3 ;
output \counter_out[17]_3 ;
output \counter_out[16]_3 ;
output \counter_out[15]_3 ;
output \counter_out[14]_3 ;
output \counter_out[13]_3 ;
output \counter_out[12]_3 ;
output \counter_out[11]_3 ;
output \counter_out[10]_3 ;
output \counter_out[9]_3 ;
output \counter_out[8]_3 ;
output \counter_out[7]_3 ;
output \counter_out[6]_3 ;
output \level_out[0]_5 ;
output \level_out[1]_5 ;
output \level_out[2]_5 ;
output \level_out[3]_5 ;
output \level_out[4]_5 ;
output \level_out[5]_5 ;
output \w_state_out[1]_5 ;
output \w_state_out[2]_5 ;
output \counter_out[0]_5 ;
output \counter_out[1]_5 ;
output \counter_out[3]_5 ;
output \counter_out[4]_5 ;
output \counter_out[5]_5 ;
output \level_out[6]_5 ;
output \w_state_out[0]_5 ;
output \counter_out[19] ;
output \counter_out[19]_37 ;
output \counter_out[19]_39 ;
output \counter_out[19]_41 ;
output \counter_out[2]_15 ;
wire \w_level_next[0]_2 ;
wire \w_level_next[0]_1_COUT_0 ;
wire \w_level_next[1]_2 ;
wire \w_level_next[1]_1_COUT_0 ;
wire \w_level_next[2]_2 ;
wire \w_level_next[2]_1_COUT_0 ;
wire \w_level_next[3]_2 ;
wire \w_level_next[3]_1_COUT_0 ;
wire \w_level_next[4]_2 ;
wire \w_level_next[4]_1_COUT_0 ;
wire \w_level_next[5]_2 ;
wire \w_level_next[5]_1_COUT_0 ;
wire \w_level_next[6]_2 ;
wire \w_level_next[6]_1_COUT_0 ;
wire n37_3;
wire \counter_out[19]_3_52 ;
wire \counter_out[18]_3 ;
wire \counter_out[17]_3 ;
wire \counter_out[16]_3 ;
wire \counter_out[15]_3 ;
wire \counter_out[14]_3 ;
wire \counter_out[13]_3 ;
wire \counter_out[12]_3 ;
wire \counter_out[11]_3 ;
wire \counter_out[10]_3 ;
wire \counter_out[9]_3 ;
wire \counter_out[8]_3 ;
wire \counter_out[7]_3 ;
wire \counter_out[6]_3 ;
wire \level_out[0]_5 ;
wire \level_out[1]_5 ;
wire \level_out[2]_5 ;
wire \level_out[3]_5 ;
wire \level_out[4]_5 ;
wire \level_out[5]_5 ;
wire \w_add_value_ext[1]_5 ;
wire \w_state_out[1]_5 ;
wire \w_state_out[2]_5 ;
wire \counter_out[0]_5 ;
wire \counter_out[1]_5 ;
wire \counter_out[3]_5 ;
wire \counter_out[4]_5 ;
wire \counter_out[5]_5 ;
wire \level_out[6]_5 ;
wire \w_state_out[0]_5 ;
wire n37_5_53;
wire n37_7_54;
wire n37_9_55;
wire \counter_out[19]_5_56 ;
wire \counter_out[19]_7_57 ;
wire \counter_out[19]_9_58 ;
wire \counter_out[19]_11_59 ;
wire \counter_out[18]_5 ;
wire \counter_out[18]_7_60 ;
wire \counter_out[18]_9 ;
wire \counter_out[17]_5_61 ;
wire \counter_out[17]_9_62 ;
wire \counter_out[16]_5_63 ;
wire \counter_out[16]_9_64 ;
wire \counter_out[15]_5_65 ;
wire \counter_out[15]_9_66 ;
wire \counter_out[14]_5_67 ;
wire \counter_out[14]_9_69 ;
wire \counter_out[13]_5_70 ;
wire \counter_out[13]_7_71 ;
wire \counter_out[13]_9_72 ;
wire \counter_out[12]_5 ;
wire \counter_out[12]_7 ;
wire \counter_out[12]_9_73 ;
wire \counter_out[11]_5 ;
wire \counter_out[11]_9_74 ;
wire \counter_out[10]_5_75 ;
wire \counter_out[10]_7_76 ;
wire \counter_out[9]_5 ;
wire \counter_out[9]_7_77 ;
wire \counter_out[8]_5_78 ;
wire \counter_out[8]_7_79 ;
wire \counter_out[7]_5_80 ;
wire \counter_out[7]_7_81 ;
wire \counter_out[6]_5 ;
wire \counter_out[6]_7_82 ;
wire \level_out[0]_7_83 ;
wire \w_state_out[1]_9_84 ;
wire \counter_out[0]_7_86 ;
wire \counter_out[1]_7 ;
wire \counter_out[2]_9_139 ;
wire \counter_out[3]_7_87 ;
wire \counter_out[4]_9_88 ;
wire \counter_out[5]_7_89 ;
wire \counter_out[5]_9_90 ;
wire \level_out[6]_7_91 ;
wire \level_out[6]_9_92 ;
wire \level_out[6]_11_93 ;
wire \w_state_out[0]_7_94 ;
wire \w_state_out[0]_9_95 ;
wire n37_11_96;
wire n37_13;
wire n37_15_97;
wire n37_17_98;
wire \counter_out[19]_15_99 ;
wire \counter_out[19]_17 ;
wire \counter_out[19]_19 ;
wire \counter_out[19] ;
wire \counter_out[19]_25 ;
wire \counter_out[19]_27 ;
wire \counter_out[18]_13_100 ;
wire \counter_out[18]_15 ;
wire \counter_out[18]_17_101 ;
wire \counter_out[18]_23_102 ;
wire \counter_out[18]_25_103 ;
wire \counter_out[17]_11_104 ;
wire \counter_out[17]_13 ;
wire \counter_out[17]_15_105 ;
wire \counter_out[17]_17_106 ;
wire \counter_out[16]_11_107 ;
wire \counter_out[16]_13_108 ;
wire \counter_out[16]_17_109 ;
wire \counter_out[16]_19_110 ;
wire \counter_out[15]_11_111 ;
wire \counter_out[15]_13_112 ;
wire \counter_out[15]_15_113 ;
wire \counter_out[15]_17_114 ;
wire \counter_out[14]_11_115 ;
wire \counter_out[14]_13_116 ;
wire \counter_out[14]_17_118 ;
wire \counter_out[14]_19 ;
wire \counter_out[13]_11_119 ;
wire \counter_out[13]_13_120 ;
wire \counter_out[13]_15 ;
wire \counter_out[13]_17 ;
wire \counter_out[12]_11_121 ;
wire \counter_out[12]_13 ;
wire \counter_out[11]_11 ;
wire \counter_out[11]_13_122 ;
wire \counter_out[11]_15_151 ;
wire \counter_out[11]_17_123 ;
wire \counter_out[11]_19_124 ;
wire \counter_out[11]_21_125 ;
wire \counter_out[10]_9 ;
wire \counter_out[10]_11 ;
wire \counter_out[9]_9 ;
wire \counter_out[9]_11 ;
wire \counter_out[9]_13 ;
wire \counter_out[9]_15 ;
wire \counter_out[9]_17 ;
wire \counter_out[8]_9_126 ;
wire \counter_out[8]_11 ;
wire \counter_out[7]_9_127 ;
wire \counter_out[7]_11_128 ;
wire \counter_out[7]_13_129 ;
wire \counter_out[7]_15 ;
wire \counter_out[6]_9 ;
wire \counter_out[6]_11_130 ;
wire \w_state_out[1]_15_131 ;
wire \w_state_out[1]_17_132 ;
wire \w_state_out[1]_19_133 ;
wire \w_state_out[2]_9_154 ;
wire \counter_out[0]_9_134 ;
wire \counter_out[0]_11 ;
wire \counter_out[1]_9_135 ;
wire \counter_out[2]_11_137 ;
wire \counter_out[2]_13_138 ;
wire \counter_out[3]_11_140 ;
wire \counter_out[4]_11_142 ;
wire \counter_out[5]_11_143 ;
wire \level_out[6]_13_144 ;
wire \level_out[6]_15 ;
wire \level_out[6]_17_145 ;
wire \level_out[6]_19_146 ;
wire \w_state_out[0]_11_147 ;
wire \w_state_out[0]_13_148 ;
wire \w_state_out[0]_15_149 ;
wire \w_state_out[0]_17_150 ;
wire n37_19;
wire n37_21_152;
wire n37_23_153;
wire n37_25;
wire \counter_out[19]_33 ;
wire \counter_out[19]_37 ;
wire \counter_out[19]_39 ;
wire \counter_out[19]_41 ;
wire \counter_out[18]_29 ;
wire \counter_out[18]_31 ;
wire \counter_out[18]_35 ;
wire \counter_out[17]_19_155 ;
wire \counter_out[17]_21 ;
wire \counter_out[16]_25_157 ;
wire \counter_out[15]_23 ;
wire \counter_out[14]_21_159 ;
wire \counter_out[14]_23 ;
wire \counter_out[13]_21 ;
wire \counter_out[13]_23 ;
wire \counter_out[13]_25 ;
wire \counter_out[13]_27 ;
wire \counter_out[12]_15_160 ;
wire \counter_out[12]_17 ;
wire \counter_out[12]_19_161 ;
wire \counter_out[12]_21_162 ;
wire \counter_out[11]_23_163 ;
wire \counter_out[11]_25 ;
wire \counter_out[11]_27_164 ;
wire \counter_out[11]_29 ;
wire \counter_out[11]_31 ;
wire \counter_out[11]_33 ;
wire \counter_out[10]_13_165 ;
wire \counter_out[9]_19 ;
wire \counter_out[9]_21 ;
wire \counter_out[9]_23 ;
wire \counter_out[9]_25 ;
wire \counter_out[9]_27 ;
wire \counter_out[8]_13 ;
wire \counter_out[7]_17_166 ;
wire \counter_out[7]_19 ;
wire \counter_out[7]_21_167 ;
wire \counter_out[7]_23 ;
wire \counter_out[7]_25_168 ;
wire \counter_out[6]_13_169 ;
wire \w_state_out[1]_21_184 ;
wire \w_state_out[1]_23_185 ;
wire \w_state_out[1]_25_170 ;
wire \w_state_out[1]_27 ;
wire \w_state_out[1]_29 ;
wire \w_state_out[2]_11_171 ;
wire \w_state_out[0]_25_172 ;
wire \w_state_out[0]_29_173 ;
wire \w_state_out[0]_31_174 ;
wire \w_state_out[0]_33_175 ;
wire n37_27;
wire n37_29_176;
wire n37_31_177;
wire n37_33_178;
wire n37_35_179;
wire n37_37;
wire \counter_out[19]_45 ;
wire \counter_out[19]_49 ;
wire \counter_out[19]_51 ;
wire \counter_out[19]_53 ;
wire \counter_out[18]_39 ;
wire \counter_out[18]_41 ;
wire \counter_out[18]_43 ;
wire \counter_out[17]_29_191 ;
wire \counter_out[17]_33_192 ;
wire \counter_out[16]_29_193 ;
wire \counter_out[16]_33_194 ;
wire \counter_out[16]_35_180 ;
wire \counter_out[16]_37_181 ;
wire \counter_out[15]_27_195 ;
wire \counter_out[15]_31_196 ;
wire \counter_out[15]_33_182 ;
wire \counter_out[15]_35_183 ;
wire \counter_out[14]_27_197 ;
wire \counter_out[14]_29 ;
wire \counter_out[13]_29 ;
wire \counter_out[12]_23 ;
wire \counter_out[12]_27 ;
wire \counter_out[12]_29 ;
wire \w_state_out[1]_31 ;
wire \w_state_out[1]_33 ;
wire \w_state_out[2]_13_187 ;
wire \w_state_out[2]_15_188 ;
wire \w_state_out[0]_37_198 ;
wire \w_state_out[0]_41_199 ;
wire \w_state_out[0]_49_200 ;
wire \w_state_out[0]_51_189 ;
wire \w_state_out[0]_53_190 ;
wire n37_45_201;
wire n37_49_202;
wire \counter_out[18]_45 ;
wire \counter_out[18]_47 ;
wire \counter_out[18]_49 ;
wire \counter_out[18]_51 ;
wire \counter_out[14]_35_203 ;
wire \w_state_out[0]_57_204 ;
wire \w_state_out[0]_61_205 ;
wire \counter_out[19]_55 ;
wire \counter_out[19]_57 ;
wire \counter_out[19]_59 ;
wire \counter_out[14]_37_207 ;
wire \counter_out[14]_39_208 ;
wire \counter_out[14]_41_117 ;
wire \counter_out[1]_15_209 ;
wire \counter_out[1]_17_210 ;
wire \counter_out[1]_19_136 ;
wire \counter_out[3]_17_211 ;
wire \counter_out[3]_19_212 ;
wire \counter_out[3]_21_141 ;
wire \counter_out[4]_17 ;
wire \counter_out[4]_19 ;
wire \counter_out[4]_21 ;
wire \counter_out[5]_17 ;
wire \counter_out[5]_19 ;
wire \counter_out[5]_21 ;
wire \counter_out[19]_61 ;
wire \counter_out[19]_63 ;
wire \counter_out[19]_65 ;
wire \counter_out[19]_67 ;
wire \counter_out[19]_69 ;
wire \counter_out[19]_71 ;
wire \counter_out[18]_53 ;
wire \counter_out[18]_55 ;
wire \counter_out[18]_57 ;
wire \counter_out[17]_35_213 ;
wire \counter_out[17]_37_214 ;
wire \counter_out[17]_39 ;
wire \counter_out[17]_41 ;
wire \counter_out[17]_43 ;
wire \counter_out[17]_45 ;
wire \counter_out[16]_39 ;
wire \counter_out[16]_41_215 ;
wire \counter_out[16]_43_156 ;
wire \counter_out[16]_45_216 ;
wire \counter_out[16]_47 ;
wire \counter_out[16]_49 ;
wire \counter_out[15]_37 ;
wire \counter_out[15]_39_217 ;
wire \counter_out[15]_41 ;
wire \counter_out[15]_43_218 ;
wire \counter_out[15]_45_219 ;
wire \counter_out[15]_47_158 ;
wire \w_state_out[0]_63 ;
wire \w_state_out[0]_65 ;
wire \w_state_out[0]_67 ;
wire \w_state_out[0]_69 ;
wire \w_state_out[0]_71 ;
wire \w_state_out[0]_73 ;
wire \w_state_out[0]_75 ;
wire \w_state_out[0]_77 ;
wire \w_state_out[0]_79 ;
wire n37_51;
wire n37_53_220;
wire n37_55;
wire n37_57_221;
wire n37_59_222;
wire n37_61;
wire \counter_out[14]_43_223 ;
wire \counter_out[14]_45_224 ;
wire \counter_out[14]_47_206 ;
wire \w_state_out[0]_81 ;
wire \w_state_out[0]_83 ;
wire \w_state_out[0]_85 ;
wire \w_state_out[0]_87 ;
wire \w_state_out[0]_89 ;
wire \w_state_out[0]_91 ;
wire \counter_out[11]_35 ;
wire \counter_out[18]_59 ;
wire \counter_out[3]_23 ;
wire \counter_out[2]_15 ;
wire \counter_out[12]_31_186 ;
wire \w_state_out[0]_93 ;
wire \counter_out[19]_73 ;
wire \counter_out[18]_61 ;
wire \counter_out[16]_51 ;
wire \w_state_out[2]_17_85 ;
wire \w_state_out[1]_35 ;
wire \counter_out[13]_31 ;
wire \counter_out[18]_63 ;
wire \w_state_out[1]_37 ;
wire \counter_out[15]_51 ;
wire \counter_out[14]_49_68 ;
wire \counter_out[17]_47 ;
wire \counter_out[4]_23 ;
wire \w_state_out[1]_39 ;
wire VCC;
wire GND;
ALU \w_level_next[0]_ins14456  (
.I0(o_27),
.I1(n37_3),
.I3(GND),
.CIN(GND),
.SUM(\w_level_next[0]_2 ),
.COUT(\w_level_next[0]_1_COUT_0 ) 
);
defparam \w_level_next[0]_ins14456 .ALU_MODE=0;
ALU \w_level_next[1]_ins14457  (
.I0(o_25),
.I1(\w_add_value_ext[1]_5 ),
.I3(GND),
.CIN(\w_level_next[0]_1_COUT_0 ),
.SUM(\w_level_next[1]_2 ),
.COUT(\w_level_next[1]_1_COUT_0 ) 
);
defparam \w_level_next[1]_ins14457 .ALU_MODE=0;
ALU \w_level_next[2]_ins14458  (
.I0(o_89_1),
.I1(\w_add_value_ext[1]_5 ),
.I3(GND),
.CIN(\w_level_next[1]_1_COUT_0 ),
.SUM(\w_level_next[2]_2 ),
.COUT(\w_level_next[2]_1_COUT_0 ) 
);
defparam \w_level_next[2]_ins14458 .ALU_MODE=0;
ALU \w_level_next[3]_ins14459  (
.I0(o_91),
.I1(\w_add_value_ext[1]_5 ),
.I3(GND),
.CIN(\w_level_next[2]_1_COUT_0 ),
.SUM(\w_level_next[3]_2 ),
.COUT(\w_level_next[3]_1_COUT_0 ) 
);
defparam \w_level_next[3]_ins14459 .ALU_MODE=0;
ALU \w_level_next[4]_ins14460  (
.I0(o_93),
.I1(\w_add_value_ext[1]_5 ),
.I3(GND),
.CIN(\w_level_next[3]_1_COUT_0 ),
.SUM(\w_level_next[4]_2 ),
.COUT(\w_level_next[4]_1_COUT_0 ) 
);
defparam \w_level_next[4]_ins14460 .ALU_MODE=0;
ALU \w_level_next[5]_ins14461  (
.I0(o_95),
.I1(\w_add_value_ext[1]_5 ),
.I3(GND),
.CIN(\w_level_next[4]_1_COUT_0 ),
.SUM(\w_level_next[5]_2 ),
.COUT(\w_level_next[5]_1_COUT_0 ) 
);
defparam \w_level_next[5]_ins14461 .ALU_MODE=0;
ALU \w_level_next[6]_ins14462  (
.I0(o_15_0),
.I1(\w_add_value_ext[1]_5 ),
.I3(GND),
.CIN(\w_level_next[5]_1_COUT_0 ),
.SUM(\w_level_next[6]_2 ),
.COUT(\w_level_next[6]_1_COUT_0 ) 
);
defparam \w_level_next[6]_ins14462 .ALU_MODE=0;
LUT3 n37_ins15918 (
.I0(n37_5_53),
.I1(n37_7_54),
.I2(n37_9_55),
.F(n37_3) 
);
defparam n37_ins15918.INIT=8'h7F;
LUT4 \counter_out[19]_ins15919  (
.I0(\counter_out[19]_5_56 ),
.I1(\counter_out[19]_7_57 ),
.I2(\counter_out[19]_9_58 ),
.I3(\counter_out[19]_11_59 ),
.F(\counter_out[19]_3_52 ) 
);
defparam \counter_out[19]_ins15919 .INIT=16'h4355;
LUT4 \counter_out[18]_ins15920  (
.I0(\counter_out[18]_5 ),
.I1(\counter_out[18]_7_60 ),
.I2(\counter_out[18]_9 ),
.I3(\counter_out[18]_59 ),
.F(\counter_out[18]_3 ) 
);
defparam \counter_out[18]_ins15920 .INIT=16'hC355;
LUT4 \counter_out[17]_ins15921  (
.I0(\counter_out[17]_5_61 ),
.I1(\counter_out[17]_47 ),
.I2(\counter_out[17]_9_62 ),
.I3(\counter_out[18]_59 ),
.F(\counter_out[17]_3 ) 
);
defparam \counter_out[17]_ins15921 .INIT=16'hC3AA;
LUT4 \counter_out[16]_ins15922  (
.I0(\counter_out[16]_5_63 ),
.I1(\counter_out[16]_51 ),
.I2(\counter_out[16]_9_64 ),
.I3(\counter_out[18]_59 ),
.F(\counter_out[16]_3 ) 
);
defparam \counter_out[16]_ins15922 .INIT=16'hC355;
LUT4 \counter_out[15]_ins15923  (
.I0(\counter_out[15]_5_65 ),
.I1(\counter_out[15]_51 ),
.I2(\counter_out[15]_9_66 ),
.I3(\counter_out[18]_59 ),
.F(\counter_out[15]_3 ) 
);
defparam \counter_out[15]_ins15923 .INIT=16'hC355;
LUT4 \counter_out[14]_ins15924  (
.I0(\counter_out[14]_5_67 ),
.I1(\counter_out[14]_49_68 ),
.I2(\counter_out[14]_9_69 ),
.I3(\counter_out[18]_59 ),
.F(\counter_out[14]_3 ) 
);
defparam \counter_out[14]_ins15924 .INIT=16'hC355;
LUT4 \counter_out[13]_ins15925  (
.I0(\counter_out[13]_5_70 ),
.I1(\counter_out[13]_7_71 ),
.I2(\counter_out[13]_9_72 ),
.I3(\counter_out[18]_59 ),
.F(\counter_out[13]_3 ) 
);
defparam \counter_out[13]_ins15925 .INIT=16'hC355;
LUT4 \counter_out[12]_ins15926  (
.I0(\counter_out[12]_5 ),
.I1(\counter_out[12]_7 ),
.I2(\counter_out[12]_9_73 ),
.I3(\counter_out[19]_11_59 ),
.F(\counter_out[12]_3 ) 
);
defparam \counter_out[12]_ins15926 .INIT=16'h3A33;
LUT4 \counter_out[11]_ins15927  (
.I0(\counter_out[11]_5 ),
.I1(\counter_out[11]_35 ),
.I2(\counter_out[11]_9_74 ),
.I3(\counter_out[18]_59 ),
.F(\counter_out[11]_3 ) 
);
defparam \counter_out[11]_ins15927 .INIT=16'h0F44;
LUT4 \counter_out[10]_ins15928  (
.I0(\counter_out[10]_5_75 ),
.I1(\counter_out[18]_59 ),
.I2(\counter_out[11]_35 ),
.I3(\counter_out[10]_7_76 ),
.F(\counter_out[10]_3 ) 
);
defparam \counter_out[10]_ins15928 .INIT=16'hFF10;
LUT4 \counter_out[9]_ins15929  (
.I0(\counter_out[11]_35 ),
.I1(\counter_out[9]_5 ),
.I2(\counter_out[9]_7_77 ),
.I3(\counter_out[18]_59 ),
.F(\counter_out[9]_3 ) 
);
defparam \counter_out[9]_ins15929 .INIT=16'h0F77;
LUT4 \counter_out[8]_ins15930  (
.I0(\counter_out[11]_35 ),
.I1(\counter_out[8]_5_78 ),
.I2(\counter_out[8]_7_79 ),
.I3(\counter_out[18]_59 ),
.F(\counter_out[8]_3 ) 
);
defparam \counter_out[8]_ins15930 .INIT=16'h0F77;
LUT4 \counter_out[7]_ins15931  (
.I0(\counter_out[11]_35 ),
.I1(\counter_out[7]_5_80 ),
.I2(\counter_out[7]_7_81 ),
.I3(\counter_out[18]_59 ),
.F(\counter_out[7]_3 ) 
);
defparam \counter_out[7]_ins15931 .INIT=16'h0F77;
LUT4 \counter_out[6]_ins15932  (
.I0(\counter_out[11]_35 ),
.I1(\counter_out[6]_5 ),
.I2(\counter_out[6]_7_82 ),
.I3(\counter_out[18]_59 ),
.F(\counter_out[6]_3 ) 
);
defparam \counter_out[6]_ins15932 .INIT=16'h0F77;
LUT4 \level_out[0]_ins16551  (
.I0(o_27),
.I1(\w_level_next[0]_2 ),
.I2(\counter_out[12]_9_73 ),
.I3(\level_out[0]_7_83 ),
.F(\level_out[0]_5 ) 
);
defparam \level_out[0]_ins16551 .INIT=16'hCA00;
LUT4 \level_out[1]_ins16552  (
.I0(o_25),
.I1(\w_level_next[1]_2 ),
.I2(\counter_out[12]_9_73 ),
.I3(\level_out[0]_7_83 ),
.F(\level_out[1]_5 ) 
);
defparam \level_out[1]_ins16552 .INIT=16'hCA00;
LUT4 \level_out[2]_ins16553  (
.I0(o_89_1),
.I1(\w_level_next[2]_2 ),
.I2(\counter_out[12]_9_73 ),
.I3(\level_out[0]_7_83 ),
.F(\level_out[2]_5 ) 
);
defparam \level_out[2]_ins16553 .INIT=16'hCA00;
LUT4 \level_out[3]_ins16554  (
.I0(o_91),
.I1(\w_level_next[3]_2 ),
.I2(\counter_out[12]_9_73 ),
.I3(\level_out[0]_7_83 ),
.F(\level_out[3]_5 ) 
);
defparam \level_out[3]_ins16554 .INIT=16'hCA00;
LUT4 \level_out[4]_ins16555  (
.I0(o_93),
.I1(\w_level_next[4]_2 ),
.I2(\counter_out[12]_9_73 ),
.I3(\level_out[0]_7_83 ),
.F(\level_out[4]_5 ) 
);
defparam \level_out[4]_ins16555 .INIT=16'hCA00;
LUT4 \level_out[5]_ins16556  (
.I0(o_95),
.I1(\w_level_next[5]_2 ),
.I2(\counter_out[12]_9_73 ),
.I3(\level_out[0]_7_83 ),
.F(\level_out[5]_5 ) 
);
defparam \level_out[5]_ins16556 .INIT=16'hCA00;
LUT4 \w_add_value_ext[1]_ins16557  (
.I0(n37_9_55),
.I1(n37_5_53),
.I2(n37_7_54),
.I3(\counter_out[11]_35 ),
.F(\w_add_value_ext[1]_5 ) 
);
defparam \w_add_value_ext[1]_ins16557 .INIT=16'h007F;
LUT2 \w_state_out[1]_ins16558  (
.I0(\w_state_out[1]_39 ),
.I1(\w_state_out[1]_9_84 ),
.F(\w_state_out[1]_5 ) 
);
defparam \w_state_out[1]_ins16558 .INIT=4'h4;
LUT2 \w_state_out[2]_ins16559  (
.I0(\w_state_out[1]_39 ),
.I1(\w_state_out[2]_17_85 ),
.F(\w_state_out[2]_5 ) 
);
defparam \w_state_out[2]_ins16559 .INIT=4'h4;
LUT2 \counter_out[0]_ins16644  (
.I0(\counter_out[0]_7_86 ),
.I1(\counter_out[18]_59 ),
.F(\counter_out[0]_5 ) 
);
defparam \counter_out[0]_ins16644 .INIT=4'hB;
LUT3 \counter_out[1]_ins16645  (
.I0(\counter_out[1]_7 ),
.I1(\counter_out[0]_7_86 ),
.I2(\counter_out[18]_59 ),
.F(\counter_out[1]_5 ) 
);
defparam \counter_out[1]_ins16645 .INIT=8'h9F;
LUT3 \counter_out[3]_ins16647  (
.I0(\counter_out[3]_7_87 ),
.I1(\counter_out[3]_23 ),
.I2(\counter_out[19]_11_59 ),
.F(\counter_out[3]_5 ) 
);
defparam \counter_out[3]_ins16647 .INIT=8'h9F;
LUT3 \counter_out[4]_ins16648  (
.I0(\counter_out[4]_23 ),
.I1(\counter_out[4]_9_88 ),
.I2(\counter_out[19]_11_59 ),
.F(\counter_out[4]_5 ) 
);
defparam \counter_out[4]_ins16648 .INIT=8'h9F;
LUT3 \counter_out[5]_ins16649  (
.I0(\counter_out[5]_7_89 ),
.I1(\counter_out[5]_9_90 ),
.I2(\counter_out[18]_59 ),
.F(\counter_out[5]_5 ) 
);
defparam \counter_out[5]_ins16649 .INIT=8'h9F;
LUT4 \level_out[6]_ins16650  (
.I0(\level_out[6]_7_91 ),
.I1(\level_out[6]_9_92 ),
.I2(\level_out[6]_11_93 ),
.I3(reg_wts_enable),
.F(\level_out[6]_5 ) 
);
defparam \level_out[6]_ins16650 .INIT=16'hE0FF;
LUT3 \w_state_out[0]_ins16651  (
.I0(\w_state_out[0]_7_94 ),
.I1(\w_state_out[0]_9_95 ),
.I2(\counter_out[19]_11_59 ),
.F(\w_state_out[0]_5 ) 
);
defparam \w_state_out[0]_ins16651 .INIT=8'h4F;
LUT3 n37_ins16743 (
.I0(n37_11_96),
.I1(\counter_out[19]_5_56 ),
.I2(\counter_out[18]_5 ),
.F(n37_5_53) 
);
defparam n37_ins16743.INIT=8'h40;
LUT4 n37_ins16744 (
.I0(n37_13),
.I1(\counter_out[17]_5_61 ),
.I2(n37_15_97),
.I3(\counter_out[15]_5_65 ),
.F(n37_7_54) 
);
defparam n37_ins16744.INIT=16'h1000;
LUT3 n37_ins16745 (
.I0(n37_17_98),
.I1(\counter_out[14]_5_67 ),
.I2(\counter_out[16]_5_63 ),
.F(n37_9_55) 
);
defparam n37_ins16745.INIT=8'h80;
LUT4 \counter_out[19]_ins16746  (
.I0(\w_state_out[1]_39 ),
.I1(\counter_out[19]_73 ),
.I2(\counter_out[19]_15_99 ),
.I3(\counter_out[19]_17 ),
.F(\counter_out[19]_5_56 ) 
);
defparam \counter_out[19]_ins16746 .INIT=16'h00FE;
LUT2 \counter_out[19]_ins16747  (
.I0(\counter_out[18]_7_60 ),
.I1(\counter_out[18]_9 ),
.F(\counter_out[19]_7_57 ) 
);
defparam \counter_out[19]_ins16747 .INIT=4'h8;
LUT4 \counter_out[19]_ins16748  (
.I0(\ff_active[1] ),
.I1(\counter_out[19]_19 ),
.I2(\counter_out[19]_59 ),
.I3(\ff_active[2] ),
.F(\counter_out[19]_9_58 ) 
);
defparam \counter_out[19]_ins16748 .INIT=16'hBBF0;
LUT4 \counter_out[19]_ins16749  (
.I0(\counter_out[19] ),
.I1(o),
.I2(\counter_out[19]_25 ),
.I3(\counter_out[19]_27 ),
.F(\counter_out[19]_11_59 ) 
);
defparam \counter_out[19]_ins16749 .INIT=16'h0B00;
LUT4 \counter_out[18]_ins16750  (
.I0(\counter_out[19]_73 ),
.I1(\counter_out[18]_13_100 ),
.I2(\counter_out[18]_15 ),
.I3(\counter_out[18]_17_101 ),
.F(\counter_out[18]_5 ) 
);
defparam \counter_out[18]_ins16750 .INIT=16'h000B;
LUT4 \counter_out[18]_ins16751  (
.I0(\counter_out[18]_63 ),
.I1(\counter_out[17]_9_62 ),
.I2(\counter_out[18]_61 ),
.I3(\counter_out[4]_23 ),
.F(\counter_out[18]_7_60 ) 
);
defparam \counter_out[18]_ins16751 .INIT=16'h8000;
LUT4 \counter_out[18]_ins16752  (
.I0(o),
.I1(\ff_counter_d[18]_3 ),
.I2(\counter_out[18]_23_102 ),
.I3(\counter_out[18]_25_103 ),
.F(\counter_out[18]_9 ) 
);
defparam \counter_out[18]_ins16752 .INIT=16'h0007;
LUT4 \counter_out[17]_ins16754  (
.I0(\counter_out[17]_11_104 ),
.I1(\counter_out[17]_13 ),
.I2(\w_state_out[1]_39 ),
.I3(\counter_out[19]_73 ),
.F(\counter_out[17]_5_61 ) 
);
defparam \counter_out[17]_ins16754 .INIT=16'h0A0C;
LUT4 \counter_out[17]_ins16756  (
.I0(o_607),
.I1(\ff_counter_a[17]_3 ),
.I2(\counter_out[17]_15_105 ),
.I3(\counter_out[17]_17_106 ),
.F(\counter_out[17]_9_62 ) 
);
defparam \counter_out[17]_ins16756 .INIT=16'h0007;
LUT4 \counter_out[16]_ins16757  (
.I0(\w_state_out[1]_39 ),
.I1(\counter_out[19]_73 ),
.I2(\counter_out[16]_11_107 ),
.I3(\counter_out[16]_13_108 ),
.F(\counter_out[16]_5_63 ) 
);
defparam \counter_out[16]_ins16757 .INIT=16'h00EF;
LUT4 \counter_out[16]_ins16759  (
.I0(o_607),
.I1(\ff_counter_a[16]_3 ),
.I2(\counter_out[16]_17_109 ),
.I3(\counter_out[16]_19_110 ),
.F(\counter_out[16]_9_64 ) 
);
defparam \counter_out[16]_ins16759 .INIT=16'h0007;
LUT4 \counter_out[15]_ins16760  (
.I0(\w_state_out[1]_39 ),
.I1(\counter_out[19]_73 ),
.I2(\counter_out[15]_11_111 ),
.I3(\counter_out[15]_13_112 ),
.F(\counter_out[15]_5_65 ) 
);
defparam \counter_out[15]_ins16760 .INIT=16'h00FE;
LUT4 \counter_out[15]_ins16762  (
.I0(o_607),
.I1(\ff_counter_a[15]_3 ),
.I2(\counter_out[15]_15_113 ),
.I3(\counter_out[15]_17_114 ),
.F(\counter_out[15]_9_66 ) 
);
defparam \counter_out[15]_ins16762 .INIT=16'h0007;
LUT4 \counter_out[14]_ins16763  (
.I0(\counter_out[14]_11_115 ),
.I1(\counter_out[14]_13_116 ),
.I2(\counter_out[14]_41_117 ),
.I3(\counter_out[19]_73 ),
.F(\counter_out[14]_5_67 ) 
);
defparam \counter_out[14]_ins16763 .INIT=16'h770F;
LUT4 \counter_out[14]_ins16765  (
.I0(o_607),
.I1(\ff_counter_a[14]_3 ),
.I2(\counter_out[14]_17_118 ),
.I3(\counter_out[14]_19 ),
.F(\counter_out[14]_9_69 ) 
);
defparam \counter_out[14]_ins16765 .INIT=16'h0007;
LUT3 \counter_out[13]_ins16766  (
.I0(\counter_out[13]_11_119 ),
.I1(\counter_out[11]_35 ),
.I2(n37_17_98),
.F(\counter_out[13]_5_70 ) 
);
defparam \counter_out[13]_ins16766 .INIT=8'hB0;
LUT4 \counter_out[13]_ins16767  (
.I0(o_607),
.I1(\ff_counter_a[13]_3 ),
.I2(\counter_out[13]_13_120 ),
.I3(\counter_out[13]_15 ),
.F(\counter_out[13]_7_71 ) 
);
defparam \counter_out[13]_ins16767 .INIT=16'h0007;
LUT2 \counter_out[13]_ins16768  (
.I0(\counter_out[13]_17 ),
.I1(\counter_out[13]_31 ),
.F(\counter_out[13]_9_72 ) 
);
defparam \counter_out[13]_ins16768 .INIT=4'h8;
LUT2 \counter_out[12]_ins16769  (
.I0(\counter_out[13]_17 ),
.I1(\counter_out[13]_31 ),
.F(\counter_out[12]_5 ) 
);
defparam \counter_out[12]_ins16769 .INIT=4'h9;
LUT4 \counter_out[12]_ins16770  (
.I0(\counter_out[12]_11_121 ),
.I1(\counter_out[11]_35 ),
.I2(\counter_out[12]_13 ),
.I3(n37_13),
.F(\counter_out[12]_7 ) 
);
defparam \counter_out[12]_ins16770 .INIT=16'h000B;
LUT3 \counter_out[12]_ins16771  (
.I0(\counter_out[18]_7_60 ),
.I1(\counter_out[19]_9_58 ),
.I2(\counter_out[18]_9 ),
.F(\counter_out[12]_9_73 ) 
);
defparam \counter_out[12]_ins16771 .INIT=8'h80;
LUT4 \counter_out[11]_ins16772  (
.I0(o_39),
.I1(n2),
.I2(\counter_out[11]_11 ),
.I3(\counter_out[11]_13_122 ),
.F(\counter_out[11]_5 ) 
);
defparam \counter_out[11]_ins16772 .INIT=16'h0007;
LUT3 \counter_out[11]_ins16774  (
.I0(\counter_out[11]_17_123 ),
.I1(\counter_out[11]_19_124 ),
.I2(\counter_out[11]_21_125 ),
.F(\counter_out[11]_9_74 ) 
);
defparam \counter_out[11]_ins16774 .INIT=8'h78;
LUT4 \counter_out[10]_ins16775  (
.I0(o_39),
.I1(n2_23),
.I2(\counter_out[10]_9 ),
.I3(\counter_out[10]_11 ),
.F(\counter_out[10]_5_75 ) 
);
defparam \counter_out[10]_ins16775 .INIT=16'h0007;
LUT4 \counter_out[10]_ins16776  (
.I0(\counter_out[12]_9_73 ),
.I1(\counter_out[11]_17_123 ),
.I2(\counter_out[11]_19_124 ),
.I3(\counter_out[19]_11_59 ),
.F(\counter_out[10]_7_76 ) 
);
defparam \counter_out[10]_ins16776 .INIT=16'h4100;
LUT4 \counter_out[9]_ins16777  (
.I0(o_39),
.I1(n2_25),
.I2(\counter_out[9]_9 ),
.I3(\counter_out[9]_11 ),
.F(\counter_out[9]_5 ) 
);
defparam \counter_out[9]_ins16777 .INIT=16'h0007;
LUT4 \counter_out[9]_ins16778  (
.I0(\counter_out[5]_7_89 ),
.I1(\counter_out[9]_13 ),
.I2(\counter_out[9]_15 ),
.I3(\counter_out[9]_17 ),
.F(\counter_out[9]_7_77 ) 
);
defparam \counter_out[9]_ins16778 .INIT=16'h7F80;
LUT4 \counter_out[8]_ins16779  (
.I0(o_39),
.I1(n2_27),
.I2(\counter_out[8]_9_126 ),
.I3(\counter_out[8]_11 ),
.F(\counter_out[8]_5_78 ) 
);
defparam \counter_out[8]_ins16779 .INIT=16'h0007;
LUT3 \counter_out[8]_ins16780  (
.I0(\counter_out[5]_7_89 ),
.I1(\counter_out[9]_15 ),
.I2(\counter_out[9]_13 ),
.F(\counter_out[8]_7_79 ) 
);
defparam \counter_out[8]_ins16780 .INIT=8'h78;
LUT4 \counter_out[7]_ins16781  (
.I0(o_39),
.I1(n2_29),
.I2(\counter_out[7]_9_127 ),
.I3(\counter_out[7]_11_128 ),
.F(\counter_out[7]_5_80 ) 
);
defparam \counter_out[7]_ins16781 .INIT=16'h0007;
LUT4 \counter_out[7]_ins16782  (
.I0(\counter_out[5]_7_89 ),
.I1(\counter_out[7]_13_129 ),
.I2(\counter_out[5]_9_90 ),
.I3(\counter_out[7]_15 ),
.F(\counter_out[7]_7_81 ) 
);
defparam \counter_out[7]_ins16782 .INIT=16'h7F80;
LUT4 \counter_out[6]_ins16783  (
.I0(o_39),
.I1(n2_31),
.I2(\counter_out[6]_9 ),
.I3(\counter_out[6]_11_130 ),
.F(\counter_out[6]_5 ) 
);
defparam \counter_out[6]_ins16783 .INIT=16'h0007;
LUT3 \counter_out[6]_ins16784  (
.I0(\counter_out[5]_7_89 ),
.I1(\counter_out[5]_9_90 ),
.I2(\counter_out[7]_13_129 ),
.F(\counter_out[6]_7_82 ) 
);
defparam \counter_out[6]_ins16784 .INIT=8'h78;
LUT3 \level_out[0]_ins17030  (
.I0(reg_wts_enable),
.I1(\counter_out[19]_11_59 ),
.I2(\level_out[6]_11_93 ),
.F(\level_out[0]_7_83 ) 
);
defparam \level_out[0]_ins17030 .INIT=8'h80;
LUT4 \w_state_out[1]_ins17032  (
.I0(\w_state_out[1]_37 ),
.I1(\w_state_out[1]_15_131 ),
.I2(\w_state_out[1]_17_132 ),
.I3(\w_state_out[1]_19_133 ),
.F(\w_state_out[1]_9_84 ) 
);
defparam \w_state_out[1]_ins17032 .INIT=16'h8F00;
LUT4 \counter_out[0]_ins17055  (
.I0(o_607),
.I1(\ff_counter_a[0]_3 ),
.I2(\counter_out[0]_9_134 ),
.I3(\counter_out[0]_11 ),
.F(\counter_out[0]_7_86 ) 
);
defparam \counter_out[0]_ins17055 .INIT=16'h0007;
LUT4 \counter_out[1]_ins17056  (
.I0(\ff_active[1] ),
.I1(\counter_out[1]_9_135 ),
.I2(\counter_out[1]_19_136 ),
.I3(\ff_active[2] ),
.F(\counter_out[1]_7 ) 
);
defparam \counter_out[1]_ins17056 .INIT=16'hBBF0;
LUT4 \counter_out[2]_ins17058  (
.I0(o_607),
.I1(\ff_counter_a[2]_3 ),
.I2(\counter_out[2]_11_137 ),
.I3(\counter_out[2]_13_138 ),
.F(\counter_out[2]_9_139 ) 
);
defparam \counter_out[2]_ins17058 .INIT=16'h0007;
LUT4 \counter_out[3]_ins17059  (
.I0(\ff_active[1] ),
.I1(\counter_out[3]_11_140 ),
.I2(\counter_out[3]_21_141 ),
.I3(\ff_active[2] ),
.F(\counter_out[3]_7_87 ) 
);
defparam \counter_out[3]_ins17059 .INIT=16'hBBF0;
LUT4 \counter_out[4]_ins17062  (
.I0(\ff_active[1] ),
.I1(\counter_out[4]_11_142 ),
.I2(\counter_out[4]_21 ),
.I3(\ff_active[2] ),
.F(\counter_out[4]_9_88 ) 
);
defparam \counter_out[4]_ins17062 .INIT=16'hBBF0;
LUT2 \counter_out[5]_ins17063  (
.I0(\counter_out[4]_23 ),
.I1(\counter_out[4]_9_88 ),
.F(\counter_out[5]_7_89 ) 
);
defparam \counter_out[5]_ins17063 .INIT=4'h8;
LUT4 \counter_out[5]_ins17064  (
.I0(\ff_active[1] ),
.I1(\counter_out[5]_11_143 ),
.I2(\counter_out[5]_21 ),
.I3(\ff_active[2] ),
.F(\counter_out[5]_9_90 ) 
);
defparam \counter_out[5]_ins17064 .INIT=16'hBBF0;
LUT3 \level_out[6]_ins17065  (
.I0(\counter_out[19]_11_59 ),
.I1(\level_out[6]_13_144 ),
.I2(\level_out[6]_15 ),
.F(\level_out[6]_7_91 ) 
);
defparam \level_out[6]_ins17065 .INIT=8'h40;
LUT4 \level_out[6]_ins17066  (
.I0(o_15_0),
.I1(\w_level_next[6]_2 ),
.I2(\counter_out[12]_9_73 ),
.I3(\counter_out[19]_11_59 ),
.F(\level_out[6]_9_92 ) 
);
defparam \level_out[6]_ins17066 .INIT=16'hCA00;
LUT3 \level_out[6]_ins17067  (
.I0(o_607),
.I1(\level_out[6]_17_145 ),
.I2(\level_out[6]_19_146 ),
.F(\level_out[6]_11_93 ) 
);
defparam \level_out[6]_ins17067 .INIT=8'hD0;
LUT3 \w_state_out[0]_ins17068  (
.I0(\w_state_out[0]_11_147 ),
.I1(\w_state_out[0]_13_148 ),
.I2(\w_state_out[0]_15_149 ),
.F(\w_state_out[0]_7_94 ) 
);
defparam \w_state_out[0]_ins17068 .INIT=8'h70;
LUT4 \w_state_out[0]_ins17069  (
.I0(\w_state_out[1]_37 ),
.I1(o_15_0),
.I2(\w_state_out[0]_17_150 ),
.I3(\w_state_out[0]_93 ),
.F(\w_state_out[0]_9_95 ) 
);
defparam \w_state_out[0]_ins17069 .INIT=16'h7D00;
LUT3 n37_ins17141 (
.I0(\counter_out[11]_15_151 ),
.I1(\level_out[6]_13_144 ),
.I2(\w_state_out[0]_5 ),
.F(n37_11_96) 
);
defparam n37_ins17141.INIT=8'h10;
LUT4 n37_ins17142 (
.I0(n37_19),
.I1(n37_21_152),
.I2(\counter_out[19]_73 ),
.I3(\w_state_out[1]_9_84 ),
.F(n37_13) 
);
defparam n37_ins17142.INIT=16'h0C0A;
LUT4 n37_ins17143 (
.I0(\counter_out[11]_15_151 ),
.I1(\level_out[6]_15 ),
.I2(\w_state_out[0]_5 ),
.I3(\counter_out[12]_13 ),
.F(n37_15_97) 
);
defparam n37_ins17143.INIT=16'h00EF;
LUT4 n37_ins17144 (
.I0(n37_23_153),
.I1(n37_25),
.I2(\counter_out[19]_73 ),
.I3(\w_state_out[1]_9_84 ),
.F(n37_17_98) 
);
defparam n37_ins17144.INIT=16'h53FC;
LUT4 \counter_out[19]_ins17146  (
.I0(\w_state_out[2]_9_154 ),
.I1(\counter_out[19]_65 ),
.I2(\counter_out[19]_71 ),
.I3(\w_state_out[1]_9_84 ),
.F(\counter_out[19]_15_99 ) 
);
defparam \counter_out[19]_ins17146 .INIT=16'hEE0F;
LUT3 \counter_out[19]_ins17147  (
.I0(\w_state_out[0]_7_94 ),
.I1(\counter_out[19]_33 ),
.I2(\counter_out[19]_11_59 ),
.F(\counter_out[19]_17 ) 
);
defparam \counter_out[19]_ins17147 .INIT=8'h40;
LUT3 \counter_out[19]_ins17148  (
.I0(\ff_counter_d[19]_3 ),
.I1(\ff_counter_e[19]_3 ),
.I2(\ff_active[0] ),
.F(\counter_out[19]_19 ) 
);
defparam \counter_out[19]_ins17148 .INIT=8'hCA;
LUT3 \counter_out[19]_ins17150  (
.I0(ff_ch_d1_key_on),
.I1(ch_d0_key_on),
.I2(ff_reg_clone_key_d1),
.F(\counter_out[19] ) 
);
defparam \counter_out[19]_ins17150 .INIT=8'h35;
LUT4 \counter_out[19]_ins17151  (
.I0(\wave_address_out[0] ),
.I1(\counter_out[19]_37 ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\counter_out[19]_25 ) 
);
defparam \counter_out[19]_ins17151 .INIT=16'h3500;
LUT4 \counter_out[19]_ins17152  (
.I0(\counter_out[19]_39 ),
.I1(o_603),
.I2(n311),
.I3(\counter_out[19]_41 ),
.F(\counter_out[19]_27 ) 
);
defparam \counter_out[19]_ins17152 .INIT=16'hBB0B;
LUT4 \counter_out[18]_ins17153  (
.I0(\w_state_out[1]_39 ),
.I1(\counter_out[19]_11_59 ),
.I2(\counter_out[14]_11_115 ),
.I3(\counter_out[18]_57 ),
.F(\counter_out[18]_13_100 ) 
);
defparam \counter_out[18]_ins17153 .INIT=16'h4000;
LUT4 \counter_out[18]_ins17154  (
.I0(\w_state_out[1]_17_132 ),
.I1(\w_state_out[0]_7_94 ),
.I2(\w_state_out[0]_93 ),
.I3(\counter_out[18]_29 ),
.F(\counter_out[18]_15 ) 
);
defparam \counter_out[18]_ins17154 .INIT=16'h1000;
LUT4 \counter_out[18]_ins17155  (
.I0(\w_state_out[0]_9_95 ),
.I1(\w_state_out[0]_7_94 ),
.I2(\w_state_out[1]_9_84 ),
.I3(\counter_out[18]_31 ),
.F(\counter_out[18]_17_101 ) 
);
defparam \counter_out[18]_ins17155 .INIT=16'h0D00;
LUT4 \counter_out[18]_ins17158  (
.I0(\ff_counter_a[18]_3 ),
.I1(\ff_counter_e[18]_3 ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\counter_out[18]_23_102 ) 
);
defparam \counter_out[18]_ins17158 .INIT=16'hCA00;
LUT4 \counter_out[18]_ins17159  (
.I0(\ff_counter_b[18]_3 ),
.I1(\ff_counter_c[18]_3 ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[18]_25_103 ) 
);
defparam \counter_out[18]_ins17159 .INIT=16'hCA00;
LUT4 \counter_out[17]_ins17160  (
.I0(\counter_out[17]_19_155 ),
.I1(\counter_out[17]_21 ),
.I2(\counter_out[14]_11_115 ),
.I3(\counter_out[19]_11_59 ),
.F(\counter_out[17]_11_104 ) 
);
defparam \counter_out[17]_ins17160 .INIT=16'hD000;
LUT3 \counter_out[17]_ins17161  (
.I0(\counter_out[17]_39 ),
.I1(\counter_out[17]_45 ),
.I2(\w_state_out[1]_9_84 ),
.F(\counter_out[17]_13 ) 
);
defparam \counter_out[17]_ins17161 .INIT=8'hCA;
LUT4 \counter_out[17]_ins17162  (
.I0(\ff_counter_d[17]_3 ),
.I1(\ff_counter_e[17]_3 ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[17]_15_105 ) 
);
defparam \counter_out[17]_ins17162 .INIT=16'hCA00;
LUT4 \counter_out[17]_ins17163  (
.I0(\ff_counter_b[17]_3 ),
.I1(\ff_counter_c[17]_3 ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[17]_17_106 ) 
);
defparam \counter_out[17]_ins17163 .INIT=16'hCA00;
LUT3 \counter_out[16]_ins17164  (
.I0(\counter_out[16]_43_156 ),
.I1(\counter_out[16]_49 ),
.I2(\w_state_out[1]_9_84 ),
.F(\counter_out[16]_11_107 ) 
);
defparam \counter_out[16]_ins17164 .INIT=8'hCA;
LUT3 \counter_out[16]_ins17165  (
.I0(\w_state_out[0]_7_94 ),
.I1(\counter_out[16]_25_157 ),
.I2(\counter_out[19]_11_59 ),
.F(\counter_out[16]_13_108 ) 
);
defparam \counter_out[16]_ins17165 .INIT=8'h40;
LUT4 \counter_out[16]_ins17167  (
.I0(\ff_counter_b[16]_3 ),
.I1(\ff_counter_c[16]_3 ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[16]_17_109 ) 
);
defparam \counter_out[16]_ins17167 .INIT=16'hCA00;
LUT4 \counter_out[16]_ins17168  (
.I0(\ff_counter_d[16]_3 ),
.I1(\ff_counter_e[16]_3 ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[16]_19_110 ) 
);
defparam \counter_out[16]_ins17168 .INIT=16'hCA00;
LUT4 \counter_out[15]_ins17169  (
.I0(\w_state_out[2]_9_154 ),
.I1(\counter_out[15]_41 ),
.I2(\counter_out[15]_47_158 ),
.I3(\w_state_out[1]_9_84 ),
.F(\counter_out[15]_11_111 ) 
);
defparam \counter_out[15]_ins17169 .INIT=16'hEE0F;
LUT3 \counter_out[15]_ins17170  (
.I0(\w_state_out[0]_7_94 ),
.I1(\counter_out[15]_23 ),
.I2(\counter_out[19]_11_59 ),
.F(\counter_out[15]_13_112 ) 
);
defparam \counter_out[15]_ins17170 .INIT=8'h40;
LUT4 \counter_out[15]_ins17171  (
.I0(\ff_counter_d[15]_3 ),
.I1(\ff_counter_e[15]_3 ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[15]_15_113 ) 
);
defparam \counter_out[15]_ins17171 .INIT=16'hCA00;
LUT4 \counter_out[15]_ins17172  (
.I0(\ff_counter_b[15]_3 ),
.I1(\ff_counter_c[15]_3 ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[15]_17_114 ) 
);
defparam \counter_out[15]_ins17172 .INIT=16'hCA00;
LUT4 \counter_out[14]_ins17173  (
.I0(\w_state_out[1]_37 ),
.I1(\w_state_out[1]_15_131 ),
.I2(\w_state_out[1]_17_132 ),
.I3(\w_state_out[2]_9_154 ),
.F(\counter_out[14]_11_115 ) 
);
defparam \counter_out[14]_ins17173 .INIT=16'h008F;
LUT4 \counter_out[14]_ins17174  (
.I0(\counter_out[14]_21_159 ),
.I1(\counter_out[14]_23 ),
.I2(\w_state_out[1]_39 ),
.I3(\counter_out[19]_11_59 ),
.F(\counter_out[14]_13_116 ) 
);
defparam \counter_out[14]_ins17174 .INIT=16'h0D00;
LUT4 \counter_out[14]_ins17176  (
.I0(\ff_counter_d[14]_3 ),
.I1(\ff_counter_e[14]_3 ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[14]_17_118 ) 
);
defparam \counter_out[14]_ins17176 .INIT=16'hCA00;
LUT4 \counter_out[14]_ins17177  (
.I0(\ff_counter_b[14]_3 ),
.I1(\ff_counter_c[14]_3 ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[14]_19 ) 
);
defparam \counter_out[14]_ins17177 .INIT=16'hCA00;
LUT4 \counter_out[13]_ins17178  (
.I0(o_39),
.I1(n2_17),
.I2(\counter_out[13]_21 ),
.I3(\counter_out[13]_23 ),
.F(\counter_out[13]_11_119 ) 
);
defparam \counter_out[13]_ins17178 .INIT=16'h0007;
LUT4 \counter_out[13]_ins17179  (
.I0(\ff_counter_b[13]_3 ),
.I1(\ff_counter_c[13]_3 ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[13]_13_120 ) 
);
defparam \counter_out[13]_ins17179 .INIT=16'hCA00;
LUT4 \counter_out[13]_ins17180  (
.I0(\ff_counter_d[13]_3 ),
.I1(\ff_counter_e[13]_3 ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[13]_15 ) 
);
defparam \counter_out[13]_ins17180 .INIT=16'hCA00;
LUT4 \counter_out[13]_ins17181  (
.I0(o_607),
.I1(\ff_counter_a[12]_3 ),
.I2(\counter_out[13]_25 ),
.I3(\counter_out[13]_27 ),
.F(\counter_out[13]_17 ) 
);
defparam \counter_out[13]_ins17181 .INIT=16'h0007;
LUT4 \counter_out[12]_ins17183  (
.I0(o_39),
.I1(n2_19),
.I2(\counter_out[12]_15_160 ),
.I3(\counter_out[12]_17 ),
.F(\counter_out[12]_11_121 ) 
);
defparam \counter_out[12]_ins17183 .INIT=16'h0007;
LUT3 \counter_out[12]_ins17184  (
.I0(\w_state_out[0]_7_94 ),
.I1(\counter_out[12]_19_161 ),
.I2(\counter_out[12]_21_162 ),
.F(\counter_out[12]_13 ) 
);
defparam \counter_out[12]_ins17184 .INIT=8'h40;
LUT4 \counter_out[11]_ins17185  (
.I0(\ff_reg_ar_a1[5] ),
.I1(\reg_ar_a0[5] ),
.I2(ff_reg_clone_adsr_a1),
.I3(o_607),
.F(\counter_out[11]_11 ) 
);
defparam \counter_out[11]_ins17185 .INIT=16'hCA00;
LUT4 \counter_out[11]_ins17186  (
.I0(\ff_reg_ar_d1[5] ),
.I1(\counter_out[11]_23_163 ),
.I2(\counter_out[11]_25 ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[11]_13_122 ) 
);
defparam \counter_out[11]_ins17186 .INIT=16'hF800;
LUT4 \counter_out[11]_ins17187  (
.I0(\w_state_out[2]_9_154 ),
.I1(\w_state_out[1]_39 ),
.I2(\counter_out[19]_11_59 ),
.I3(\w_state_out[1]_9_84 ),
.F(\counter_out[11]_15_151 ) 
);
defparam \counter_out[11]_ins17187 .INIT=16'h3020;
LUT4 \counter_out[11]_ins17188  (
.I0(o_607),
.I1(\ff_counter_a[10]_3 ),
.I2(\counter_out[11]_27_164 ),
.I3(\counter_out[11]_29 ),
.F(\counter_out[11]_17_123 ) 
);
defparam \counter_out[11]_ins17188 .INIT=16'h0007;
LUT2 \counter_out[11]_ins17189  (
.I0(\counter_out[4]_23 ),
.I1(\counter_out[18]_35 ),
.F(\counter_out[11]_19_124 ) 
);
defparam \counter_out[11]_ins17189 .INIT=4'h8;
LUT4 \counter_out[11]_ins17190  (
.I0(o_607),
.I1(\ff_counter_a[11]_3 ),
.I2(\counter_out[11]_31 ),
.I3(\counter_out[11]_33 ),
.F(\counter_out[11]_21_125 ) 
);
defparam \counter_out[11]_ins17190 .INIT=16'h0007;
LUT4 \counter_out[10]_ins17191  (
.I0(\ff_reg_ar_a1[4] ),
.I1(\reg_ar_a0[4] ),
.I2(ff_reg_clone_adsr_a1),
.I3(o_607),
.F(\counter_out[10]_9 ) 
);
defparam \counter_out[10]_ins17191 .INIT=16'hCA00;
LUT4 \counter_out[10]_ins17192  (
.I0(\ff_reg_ar_d1[4] ),
.I1(\counter_out[11]_23_163 ),
.I2(\counter_out[10]_13_165 ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[10]_11 ) 
);
defparam \counter_out[10]_ins17192 .INIT=16'hF800;
LUT4 \counter_out[9]_ins17193  (
.I0(\ff_reg_ar_a1[3] ),
.I1(\reg_ar_a0[3] ),
.I2(ff_reg_clone_adsr_a1),
.I3(o_607),
.F(\counter_out[9]_9 ) 
);
defparam \counter_out[9]_ins17193 .INIT=16'hCA00;
LUT4 \counter_out[9]_ins17194  (
.I0(\ff_reg_ar_d1[3] ),
.I1(\counter_out[11]_23_163 ),
.I2(\counter_out[9]_19 ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[9]_11 ) 
);
defparam \counter_out[9]_ins17194 .INIT=16'hF800;
LUT4 \counter_out[9]_ins17195  (
.I0(o_607),
.I1(\ff_counter_a[8]_3 ),
.I2(\counter_out[9]_21 ),
.I3(\counter_out[9]_23 ),
.F(\counter_out[9]_13 ) 
);
defparam \counter_out[9]_ins17195 .INIT=16'h0007;
LUT3 \counter_out[9]_ins17196  (
.I0(\counter_out[7]_13_129 ),
.I1(\counter_out[7]_15 ),
.I2(\counter_out[5]_9_90 ),
.F(\counter_out[9]_15 ) 
);
defparam \counter_out[9]_ins17196 .INIT=8'h80;
LUT4 \counter_out[9]_ins17197  (
.I0(o_607),
.I1(\ff_counter_a[9]_3 ),
.I2(\counter_out[9]_25 ),
.I3(\counter_out[9]_27 ),
.F(\counter_out[9]_17 ) 
);
defparam \counter_out[9]_ins17197 .INIT=16'h0007;
LUT4 \counter_out[8]_ins17198  (
.I0(\ff_reg_ar_a1[2] ),
.I1(\reg_ar_a0[2] ),
.I2(ff_reg_clone_adsr_a1),
.I3(o_607),
.F(\counter_out[8]_9_126 ) 
);
defparam \counter_out[8]_ins17198 .INIT=16'hCA00;
LUT4 \counter_out[8]_ins17199  (
.I0(\ff_reg_ar_d1[2] ),
.I1(\counter_out[11]_23_163 ),
.I2(\counter_out[8]_13 ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[8]_11 ) 
);
defparam \counter_out[8]_ins17199 .INIT=16'hF800;
LUT4 \counter_out[7]_ins17200  (
.I0(\ff_reg_ar_a1[1] ),
.I1(\reg_ar_a0[1] ),
.I2(ff_reg_clone_adsr_a1),
.I3(o_607),
.F(\counter_out[7]_9_127 ) 
);
defparam \counter_out[7]_ins17200 .INIT=16'hCA00;
LUT4 \counter_out[7]_ins17201  (
.I0(\ff_reg_ar_d1[1] ),
.I1(\counter_out[11]_23_163 ),
.I2(\counter_out[7]_17_166 ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[7]_11_128 ) 
);
defparam \counter_out[7]_ins17201 .INIT=16'hF800;
LUT4 \counter_out[7]_ins17202  (
.I0(o_607),
.I1(\ff_counter_a[6]_3 ),
.I2(\counter_out[7]_19 ),
.I3(\counter_out[7]_21_167 ),
.F(\counter_out[7]_13_129 ) 
);
defparam \counter_out[7]_ins17202 .INIT=16'h0007;
LUT4 \counter_out[7]_ins17203  (
.I0(o_607),
.I1(\ff_counter_a[7]_3 ),
.I2(\counter_out[7]_23 ),
.I3(\counter_out[7]_25_168 ),
.F(\counter_out[7]_15 ) 
);
defparam \counter_out[7]_ins17203 .INIT=16'h0007;
LUT4 \counter_out[6]_ins17204  (
.I0(\ff_reg_ar_a1[0] ),
.I1(\reg_ar_a0[0] ),
.I2(ff_reg_clone_adsr_a1),
.I3(o_607),
.F(\counter_out[6]_9 ) 
);
defparam \counter_out[6]_ins17204 .INIT=16'hCA00;
LUT4 \counter_out[6]_ins17205  (
.I0(\ff_reg_ar_d1[0] ),
.I1(\counter_out[11]_23_163 ),
.I2(\counter_out[6]_13_169 ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[6]_11_130 ) 
);
defparam \counter_out[6]_ins17205 .INIT=16'hF800;
LUT3 \w_state_out[1]_ins17279  (
.I0(\w_state_out[0]_15_149 ),
.I1(\w_state_out[1]_25_170 ),
.I2(o_15_0),
.F(\w_state_out[1]_15_131 ) 
);
defparam \w_state_out[1]_ins17279 .INIT=8'h40;
LUT4 \w_state_out[1]_ins17280  (
.I0(o_607),
.I1(\ff_state_a[1]_3 ),
.I2(\w_state_out[1]_27 ),
.I3(\w_state_out[1]_29 ),
.F(\w_state_out[1]_17_132 ) 
);
defparam \w_state_out[1]_ins17280 .INIT=16'h0007;
LUT2 \w_state_out[1]_ins17281  (
.I0(\counter_out[19]_11_59 ),
.I1(\w_state_out[0]_93 ),
.F(\w_state_out[1]_19_133 ) 
);
defparam \w_state_out[1]_ins17281 .INIT=4'h8;
LUT3 \w_state_out[2]_ins17282  (
.I0(\w_state_out[2]_11_171 ),
.I1(\w_state_out[1]_25_170 ),
.I2(\level_out[6]_11_93 ),
.F(\w_state_out[2]_9_154 ) 
);
defparam \w_state_out[2]_ins17282 .INIT=8'h70;
LUT4 \counter_out[0]_ins17319  (
.I0(\ff_counter_b[0]_3 ),
.I1(\ff_counter_c[0]_3 ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[0]_9_134 ) 
);
defparam \counter_out[0]_ins17319 .INIT=16'hCA00;
LUT4 \counter_out[0]_ins17320  (
.I0(\ff_counter_d[0]_3 ),
.I1(\ff_counter_e[0]_3 ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[0]_11 ) 
);
defparam \counter_out[0]_ins17320 .INIT=16'hCA00;
LUT3 \counter_out[1]_ins17321  (
.I0(\ff_counter_d[1]_3 ),
.I1(\ff_counter_e[1]_3 ),
.I2(\ff_active[0] ),
.F(\counter_out[1]_9_135 ) 
);
defparam \counter_out[1]_ins17321 .INIT=8'hCA;
LUT4 \counter_out[2]_ins17323  (
.I0(\ff_counter_d[2]_3 ),
.I1(\ff_counter_e[2]_3 ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[2]_11_137 ) 
);
defparam \counter_out[2]_ins17323 .INIT=16'hCA00;
LUT4 \counter_out[2]_ins17324  (
.I0(\ff_counter_b[2]_3 ),
.I1(\ff_counter_c[2]_3 ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[2]_13_138 ) 
);
defparam \counter_out[2]_ins17324 .INIT=16'hCA00;
LUT3 \counter_out[3]_ins17325  (
.I0(\ff_counter_d[3]_3 ),
.I1(\ff_counter_e[3]_3 ),
.I2(\ff_active[0] ),
.F(\counter_out[3]_11_140 ) 
);
defparam \counter_out[3]_ins17325 .INIT=8'hCA;
LUT3 \counter_out[4]_ins17327  (
.I0(\ff_counter_d[4]_3 ),
.I1(\ff_counter_e[4]_3 ),
.I2(\ff_active[0] ),
.F(\counter_out[4]_11_142 ) 
);
defparam \counter_out[4]_ins17327 .INIT=8'hCA;
LUT3 \counter_out[5]_ins17329  (
.I0(\ff_counter_d[5]_3 ),
.I1(\ff_counter_e[5]_3 ),
.I2(\ff_active[0] ),
.F(\counter_out[5]_11_143 ) 
);
defparam \counter_out[5]_ins17329 .INIT=8'hCA;
LUT4 \level_out[6]_ins17331  (
.I0(\counter_out[8]_5_78 ),
.I1(\counter_out[10]_5_75 ),
.I2(\counter_out[11]_5 ),
.I3(\counter_out[9]_5 ),
.F(\level_out[6]_13_144 ) 
);
defparam \level_out[6]_ins17331 .INIT=16'h8000;
LUT4 \level_out[6]_ins17332  (
.I0(\counter_out[7]_5_80 ),
.I1(\counter_out[6]_5 ),
.I2(\counter_out[12]_11_121 ),
.I3(\counter_out[13]_11_119 ),
.F(\level_out[6]_15 ) 
);
defparam \level_out[6]_ins17332 .INIT=16'h8000;
LUT3 \level_out[6]_ins17333  (
.I0(ff_ch_a1_key_off),
.I1(ch_a0_key_off),
.I2(ff_reg_clone_key_a1),
.F(\level_out[6]_17_145 ) 
);
defparam \level_out[6]_ins17333 .INIT=8'h35;
LUT4 \level_out[6]_ins17334  (
.I0(n4),
.I1(n2_3),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\level_out[6]_19_146 ) 
);
defparam \level_out[6]_ins17334 .INIT=16'hF53F;
LUT4 \w_state_out[0]_ins17335  (
.I0(\w_state_out[0]_67 ),
.I1(o_89_1),
.I2(\w_state_out[0]_73 ),
.I3(\w_state_out[0]_25_172 ),
.F(\w_state_out[0]_11_147 ) 
);
defparam \w_state_out[0]_ins17335 .INIT=16'h2800;
LUT4 \w_state_out[0]_ins17336  (
.I0(o_15_0),
.I1(\w_state_out[0]_79 ),
.I2(\w_state_out[1]_25_170 ),
.I3(\w_state_out[0]_29_173 ),
.F(\w_state_out[0]_13_148 ) 
);
defparam \w_state_out[0]_ins17336 .INIT=16'h4000;
LUT4 \w_state_out[0]_ins17337  (
.I0(o_607),
.I1(\ff_state_a[0]_3 ),
.I2(\w_state_out[0]_31_174 ),
.I3(\w_state_out[0]_33_175 ),
.F(\w_state_out[0]_15_149 ) 
);
defparam \w_state_out[0]_ins17337 .INIT=16'h0007;
LUT2 \w_state_out[0]_ins17338  (
.I0(\w_state_out[1]_25_170 ),
.I1(\w_state_out[1]_17_132 ),
.F(\w_state_out[0]_17_150 ) 
);
defparam \w_state_out[0]_ins17338 .INIT=4'h8;
LUT4 n37_ins17423 (
.I0(n37_27),
.I1(n37_29_176),
.I2(\w_state_out[1]_39 ),
.I3(\w_state_out[2]_17_85 ),
.F(n37_19) 
);
defparam n37_ins17423.INIT=16'h0D00;
LUT4 n37_ins17424 (
.I0(n37_31_177),
.I1(n37_33_178),
.I2(\w_state_out[2]_17_85 ),
.I3(\w_state_out[1]_39 ),
.F(n37_21_152) 
);
defparam n37_ins17424.INIT=16'h000D;
LUT4 n37_ins17425 (
.I0(n37_35_179),
.I1(n37_37),
.I2(\w_state_out[1]_39 ),
.I3(\w_state_out[2]_17_85 ),
.F(n37_23_153) 
);
defparam n37_ins17425.INIT=16'h000D;
LUT4 n37_ins17426 (
.I0(n37_55),
.I1(n37_61),
.I2(\w_state_out[1]_39 ),
.I3(\w_state_out[1]_9_84 ),
.F(n37_25) 
);
defparam n37_ins17426.INIT=16'h0CF5;
LUT4 \counter_out[19]_ins17429  (
.I0(\counter_out[19]_51 ),
.I1(\counter_out[19]_53 ),
.I2(\w_state_out[2]_9_154 ),
.I3(\counter_out[12]_19_161 ),
.F(\counter_out[19]_33 ) 
);
defparam \counter_out[19]_ins17429 .INIT=16'h0D00;
LUT3 \counter_out[19]_ins17431  (
.I0(ff_ch_e1_key_on),
.I1(ch_e0_key_on),
.I2(ff_reg_clone_key_e1),
.F(\counter_out[19]_37 ) 
);
defparam \counter_out[19]_ins17431 .INIT=8'h35;
LUT3 \counter_out[19]_ins17432  (
.I0(ff_ch_b1_key_on),
.I1(ch_b0_key_on),
.I2(ff_reg_clone_key_b1),
.F(\counter_out[19]_39 ) 
);
defparam \counter_out[19]_ins17432 .INIT=8'h35;
LUT3 \counter_out[19]_ins17433  (
.I0(ff_ch_c1_key_on),
.I1(ch_c0_key_on),
.I2(ff_reg_clone_key_c1),
.F(\counter_out[19]_41 ) 
);
defparam \counter_out[19]_ins17433 .INIT=8'h35;
LUT3 \counter_out[18]_ins17435  (
.I0(\w_state_out[1]_37 ),
.I1(o_15_0),
.I2(\counter_out[18]_41 ),
.F(\counter_out[18]_29 ) 
);
defparam \counter_out[18]_ins17435 .INIT=8'hD0;
LUT3 \counter_out[18]_ins17436  (
.I0(\w_state_out[1]_35 ),
.I1(\w_state_out[1]_37 ),
.I2(\counter_out[18]_43 ),
.F(\counter_out[18]_31 ) 
);
defparam \counter_out[18]_ins17436 .INIT=8'h70;
LUT4 \counter_out[18]_ins17438  (
.I0(\counter_out[4]_9_88 ),
.I1(\counter_out[9]_13 ),
.I2(\counter_out[9]_17 ),
.I3(\counter_out[9]_15 ),
.F(\counter_out[18]_35 ) 
);
defparam \counter_out[18]_ins17438 .INIT=16'h8000;
LUT4 \counter_out[17]_ins17439  (
.I0(n4_21),
.I1(n2_21),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\counter_out[17]_19_155 ) 
);
defparam \counter_out[17]_ins17439 .INIT=16'hF53F;
LUT4 \counter_out[17]_ins17440  (
.I0(\ff_reg_sr_a1[5] ),
.I1(\reg_sr_a0[5] ),
.I2(ff_reg_clone_adsr_a1),
.I3(o_607),
.F(\counter_out[17]_21 ) 
);
defparam \counter_out[17]_ins17440 .INIT=16'hCA00;
LUT4 \counter_out[16]_ins17445  (
.I0(\counter_out[16]_35_180 ),
.I1(\counter_out[16]_37_181 ),
.I2(\w_state_out[2]_9_154 ),
.I3(\counter_out[12]_19_161 ),
.F(\counter_out[16]_25_157 ) 
);
defparam \counter_out[16]_ins17445 .INIT=16'h0D00;
LUT4 \counter_out[15]_ins17448  (
.I0(\counter_out[15]_33_182 ),
.I1(\counter_out[15]_35_183 ),
.I2(\w_state_out[2]_9_154 ),
.I3(\counter_out[12]_19_161 ),
.F(\counter_out[15]_23 ) 
);
defparam \counter_out[15]_ins17448 .INIT=16'h0D00;
LUT4 \counter_out[14]_ins17449  (
.I0(n4_27),
.I1(n2_27_4),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\counter_out[14]_21_159 ) 
);
defparam \counter_out[14]_ins17449 .INIT=16'hF53F;
LUT4 \counter_out[14]_ins17450  (
.I0(\ff_reg_sr_a1[2] ),
.I1(\reg_sr_a0[2] ),
.I2(ff_reg_clone_adsr_a1),
.I3(o_607),
.F(\counter_out[14]_23 ) 
);
defparam \counter_out[14]_ins17450 .INIT=16'hCA00;
LUT4 \counter_out[13]_ins17452  (
.I0(\reg_ar_a0[7] ),
.I1(\ff_reg_ar_a1[7] ),
.I2(ff_reg_clone_adsr_a1),
.I3(o_607),
.F(\counter_out[13]_21 ) 
);
defparam \counter_out[13]_ins17452 .INIT=16'hAC00;
LUT4 \counter_out[13]_ins17453  (
.I0(\ff_reg_ar_d1[7] ),
.I1(\counter_out[11]_23_163 ),
.I2(\counter_out[13]_29 ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[13]_23 ) 
);
defparam \counter_out[13]_ins17453 .INIT=16'hF800;
LUT4 \counter_out[13]_ins17454  (
.I0(\ff_counter_d[12]_3 ),
.I1(\ff_counter_e[12]_3 ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[13]_25 ) 
);
defparam \counter_out[13]_ins17454 .INIT=16'hCA00;
LUT4 \counter_out[13]_ins17455  (
.I0(\ff_counter_b[12]_3 ),
.I1(\ff_counter_c[12]_3 ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[13]_27 ) 
);
defparam \counter_out[13]_ins17455 .INIT=16'hCA00;
LUT4 \counter_out[12]_ins17456  (
.I0(\ff_reg_ar_a1[6] ),
.I1(\reg_ar_a0[6] ),
.I2(ff_reg_clone_adsr_a1),
.I3(o_607),
.F(\counter_out[12]_15_160 ) 
);
defparam \counter_out[12]_ins17456 .INIT=16'hCA00;
LUT4 \counter_out[12]_ins17457  (
.I0(\ff_reg_ar_d1[6] ),
.I1(\counter_out[11]_23_163 ),
.I2(\counter_out[12]_23 ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[12]_17 ) 
);
defparam \counter_out[12]_ins17457 .INIT=16'hF800;
LUT4 \counter_out[12]_ins17458  (
.I0(o_15_0),
.I1(\w_state_out[1]_21_184 ),
.I2(\w_state_out[1]_23_185 ),
.I3(\counter_out[12]_31_186 ),
.F(\counter_out[12]_19_161 ) 
);
defparam \counter_out[12]_ins17458 .INIT=16'hBF00;
LUT4 \counter_out[12]_ins17459  (
.I0(\counter_out[12]_27 ),
.I1(\counter_out[12]_29 ),
.I2(\w_state_out[2]_17_85 ),
.I3(\w_state_out[1]_19_133 ),
.F(\counter_out[12]_21_162 ) 
);
defparam \counter_out[12]_ins17459 .INIT=16'h0D00;
LUT2 \counter_out[11]_ins17460  (
.I0(\ff_active[0] ),
.I1(ff_reg_clone_adsr_d1),
.F(\counter_out[11]_23_163 ) 
);
defparam \counter_out[11]_ins17460 .INIT=4'h1;
LUT4 \counter_out[11]_ins17461  (
.I0(\ff_reg_ar_e1[5] ),
.I1(\reg_ar_e0[5] ),
.I2(ff_reg_clone_adsr_e1),
.I3(\ff_active[0] ),
.F(\counter_out[11]_25 ) 
);
defparam \counter_out[11]_ins17461 .INIT=16'hCA00;
LUT4 \counter_out[11]_ins17462  (
.I0(\ff_counter_d[10]_3 ),
.I1(\ff_counter_e[10]_3 ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[11]_27_164 ) 
);
defparam \counter_out[11]_ins17462 .INIT=16'hCA00;
LUT4 \counter_out[11]_ins17463  (
.I0(\ff_counter_b[10]_3 ),
.I1(\ff_counter_c[10]_3 ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[11]_29 ) 
);
defparam \counter_out[11]_ins17463 .INIT=16'hCA00;
LUT4 \counter_out[11]_ins17464  (
.I0(\ff_counter_b[11]_3 ),
.I1(\ff_counter_c[11]_3 ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[11]_31 ) 
);
defparam \counter_out[11]_ins17464 .INIT=16'hCA00;
LUT4 \counter_out[11]_ins17465  (
.I0(\ff_counter_d[11]_3 ),
.I1(\ff_counter_e[11]_3 ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[11]_33 ) 
);
defparam \counter_out[11]_ins17465 .INIT=16'hCA00;
LUT4 \counter_out[10]_ins17466  (
.I0(\ff_reg_ar_e1[4] ),
.I1(\reg_ar_e0[4] ),
.I2(ff_reg_clone_adsr_e1),
.I3(\ff_active[0] ),
.F(\counter_out[10]_13_165 ) 
);
defparam \counter_out[10]_ins17466 .INIT=16'hCA00;
LUT4 \counter_out[9]_ins17467  (
.I0(\ff_reg_ar_e1[3] ),
.I1(\reg_ar_e0[3] ),
.I2(ff_reg_clone_adsr_e1),
.I3(\ff_active[0] ),
.F(\counter_out[9]_19 ) 
);
defparam \counter_out[9]_ins17467 .INIT=16'hCA00;
LUT4 \counter_out[9]_ins17468  (
.I0(\ff_counter_b[8]_3 ),
.I1(\ff_counter_c[8]_3 ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[9]_21 ) 
);
defparam \counter_out[9]_ins17468 .INIT=16'hCA00;
LUT4 \counter_out[9]_ins17469  (
.I0(\ff_counter_d[8]_3 ),
.I1(\ff_counter_e[8]_3 ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[9]_23 ) 
);
defparam \counter_out[9]_ins17469 .INIT=16'hCA00;
LUT4 \counter_out[9]_ins17470  (
.I0(\ff_counter_b[9]_3 ),
.I1(\ff_counter_c[9]_3 ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[9]_25 ) 
);
defparam \counter_out[9]_ins17470 .INIT=16'hCA00;
LUT4 \counter_out[9]_ins17471  (
.I0(\ff_counter_d[9]_3 ),
.I1(\ff_counter_e[9]_3 ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[9]_27 ) 
);
defparam \counter_out[9]_ins17471 .INIT=16'hCA00;
LUT4 \counter_out[8]_ins17472  (
.I0(\ff_reg_ar_e1[2] ),
.I1(\reg_ar_e0[2] ),
.I2(ff_reg_clone_adsr_e1),
.I3(\ff_active[0] ),
.F(\counter_out[8]_13 ) 
);
defparam \counter_out[8]_ins17472 .INIT=16'hCA00;
LUT4 \counter_out[7]_ins17473  (
.I0(\ff_reg_ar_e1[1] ),
.I1(\reg_ar_e0[1] ),
.I2(ff_reg_clone_adsr_e1),
.I3(\ff_active[0] ),
.F(\counter_out[7]_17_166 ) 
);
defparam \counter_out[7]_ins17473 .INIT=16'hCA00;
LUT4 \counter_out[7]_ins17474  (
.I0(\ff_counter_d[6]_3 ),
.I1(\ff_counter_e[6]_3 ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[7]_19 ) 
);
defparam \counter_out[7]_ins17474 .INIT=16'hCA00;
LUT4 \counter_out[7]_ins17475  (
.I0(\ff_counter_b[6]_3 ),
.I1(\ff_counter_c[6]_3 ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[7]_21_167 ) 
);
defparam \counter_out[7]_ins17475 .INIT=16'hCA00;
LUT4 \counter_out[7]_ins17476  (
.I0(\ff_counter_d[7]_3 ),
.I1(\ff_counter_e[7]_3 ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[7]_23 ) 
);
defparam \counter_out[7]_ins17476 .INIT=16'hCA00;
LUT4 \counter_out[7]_ins17477  (
.I0(\ff_counter_b[7]_3 ),
.I1(\ff_counter_c[7]_3 ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\counter_out[7]_25_168 ) 
);
defparam \counter_out[7]_ins17477 .INIT=16'hCA00;
LUT4 \counter_out[6]_ins17478  (
.I0(\ff_reg_ar_e1[0] ),
.I1(\reg_ar_e0[0] ),
.I2(ff_reg_clone_adsr_e1),
.I3(\ff_active[0] ),
.F(\counter_out[6]_13_169 ) 
);
defparam \counter_out[6]_ins17478 .INIT=16'hCA00;
LUT4 \w_state_out[1]_ins17492  (
.I0(o_91),
.I1(o_89_1),
.I2(o_25),
.I3(o_27),
.F(\w_state_out[1]_21_184 ) 
);
defparam \w_state_out[1]_ins17492 .INIT=16'h0001;
LUT2 \w_state_out[1]_ins17493  (
.I0(o_95),
.I1(o_93),
.F(\w_state_out[1]_23_185 ) 
);
defparam \w_state_out[1]_ins17493 .INIT=4'h1;
LUT4 \w_state_out[1]_ins17494  (
.I0(o_607),
.I1(\ff_state_a[2]_3 ),
.I2(\w_state_out[1]_31 ),
.I3(\w_state_out[1]_33 ),
.F(\w_state_out[1]_25_170 ) 
);
defparam \w_state_out[1]_ins17494 .INIT=16'h0007;
LUT4 \w_state_out[1]_ins17495  (
.I0(\ff_state_d[1]_3 ),
.I1(\ff_state_e[1]_3 ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\w_state_out[1]_27 ) 
);
defparam \w_state_out[1]_ins17495 .INIT=16'hCA00;
LUT4 \w_state_out[1]_ins17496  (
.I0(\ff_state_b[1]_3 ),
.I1(\ff_state_c[1]_3 ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\w_state_out[1]_29 ) 
);
defparam \w_state_out[1]_ins17496 .INIT=16'hCA00;
LUT3 \w_state_out[2]_ins17497  (
.I0(o_607),
.I1(\w_state_out[2]_13_187 ),
.I2(\w_state_out[2]_15_188 ),
.F(\w_state_out[2]_11_171 ) 
);
defparam \w_state_out[2]_ins17497 .INIT=8'hD0;
LUT4 \w_state_out[0]_ins17511  (
.I0(o_91),
.I1(o_27),
.I2(\w_state_out[0]_85 ),
.I3(\w_state_out[0]_91 ),
.F(\w_state_out[0]_25_172 ) 
);
defparam \w_state_out[0]_ins17511 .INIT=16'h1428;
LUT4 \w_state_out[0]_ins17513  (
.I0(\w_state_out[0]_51_189 ),
.I1(\w_state_out[0]_53_190 ),
.I2(\w_state_out[1]_17_132 ),
.I3(o_95),
.F(\w_state_out[0]_29_173 ) 
);
defparam \w_state_out[0]_ins17513 .INIT=16'h0B04;
LUT4 \w_state_out[0]_ins17514  (
.I0(\ff_state_b[0]_3 ),
.I1(\ff_state_c[0]_3 ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\w_state_out[0]_31_174 ) 
);
defparam \w_state_out[0]_ins17514 .INIT=16'hCA00;
LUT4 \w_state_out[0]_ins17515  (
.I0(\ff_state_d[0]_3 ),
.I1(\ff_state_e[0]_3 ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\w_state_out[0]_33_175 ) 
);
defparam \w_state_out[0]_ins17515 .INIT=16'hCA00;
LUT4 n37_ins17574 (
.I0(n4_31),
.I1(n2_31_5),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(n37_27) 
);
defparam n37_ins17574.INIT=16'hF53F;
LUT4 n37_ins17575 (
.I0(\ff_reg_rr_a1[0] ),
.I1(\reg_rr_a0[0] ),
.I2(ff_reg_clone_adsr_a1),
.I3(o_607),
.F(n37_29_176) 
);
defparam n37_ins17575.INIT=16'hCA00;
LUT4 n37_ins17576 (
.I0(n4_31_6),
.I1(n2_31_7),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(n37_31_177) 
);
defparam n37_ins17576.INIT=16'hF53F;
LUT4 n37_ins17577 (
.I0(\ff_reg_dr_a1[0] ),
.I1(\reg_dr_a0[0] ),
.I2(ff_reg_clone_adsr_a1),
.I3(o_607),
.F(n37_33_178) 
);
defparam n37_ins17577.INIT=16'hCA00;
LUT4 n37_ins17578 (
.I0(n4_29),
.I1(n2_29_8),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(n37_35_179) 
);
defparam n37_ins17578.INIT=16'hF53F;
LUT4 n37_ins17579 (
.I0(\ff_reg_sr_a1[1] ),
.I1(\reg_sr_a0[1] ),
.I2(ff_reg_clone_adsr_a1),
.I3(o_607),
.F(n37_37) 
);
defparam n37_ins17579.INIT=16'hCA00;
LUT4 \counter_out[19]_ins17583  (
.I0(n4_17),
.I1(n2_17_9),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\counter_out[19]_45 ) 
);
defparam \counter_out[19]_ins17583 .INIT=16'hF53F;
LUT4 \counter_out[19]_ins17585  (
.I0(n4_17_10),
.I1(n2_17_11),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\counter_out[19]_49 ) 
);
defparam \counter_out[19]_ins17585 .INIT=16'hF53F;
LUT4 \counter_out[19]_ins17586  (
.I0(n4_17_12),
.I1(n2_17_13),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\counter_out[19]_51 ) 
);
defparam \counter_out[19]_ins17586 .INIT=16'hF53F;
LUT4 \counter_out[19]_ins17587  (
.I0(\ff_reg_sr_a1[7] ),
.I1(\reg_sr_a0[7] ),
.I2(ff_reg_clone_adsr_a1),
.I3(o_607),
.F(\counter_out[19]_53 ) 
);
defparam \counter_out[19]_ins17587 .INIT=16'hCA00;
LUT4 \counter_out[18]_ins17589  (
.I0(n4_19),
.I1(n2_19_14),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\counter_out[18]_39 ) 
);
defparam \counter_out[18]_ins17589 .INIT=16'hF53F;
LUT4 \counter_out[18]_ins17590  (
.I0(\counter_out[18]_45 ),
.I1(\counter_out[18]_47 ),
.I2(\w_state_out[2]_9_154 ),
.I3(\counter_out[19]_11_59 ),
.F(\counter_out[18]_41 ) 
);
defparam \counter_out[18]_ins17590 .INIT=16'h0D00;
LUT4 \counter_out[18]_ins17591  (
.I0(\counter_out[18]_49 ),
.I1(\counter_out[18]_51 ),
.I2(\w_state_out[2]_9_154 ),
.I3(\counter_out[19]_11_59 ),
.F(\counter_out[18]_43 ) 
);
defparam \counter_out[18]_ins17591 .INIT=16'hD000;
LUT4 \counter_out[17]_ins17593  (
.I0(n4_21_15),
.I1(n2_21_16),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\counter_out[17]_29_191 ) 
);
defparam \counter_out[17]_ins17593 .INIT=16'hF53F;
LUT4 \counter_out[17]_ins17595  (
.I0(n4_21_17),
.I1(n2_21_18),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\counter_out[17]_33_192 ) 
);
defparam \counter_out[17]_ins17595 .INIT=16'hF53F;
LUT4 \counter_out[16]_ins17597  (
.I0(n4_23),
.I1(n2_23_19),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\counter_out[16]_29_193 ) 
);
defparam \counter_out[16]_ins17597 .INIT=16'hF53F;
LUT4 \counter_out[16]_ins17599  (
.I0(n4_23_20),
.I1(n2_23_21),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\counter_out[16]_33_194 ) 
);
defparam \counter_out[16]_ins17599 .INIT=16'hF53F;
LUT4 \counter_out[16]_ins17600  (
.I0(n4_23_22),
.I1(n2_23_23),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\counter_out[16]_35_180 ) 
);
defparam \counter_out[16]_ins17600 .INIT=16'hF53F;
LUT4 \counter_out[16]_ins17601  (
.I0(\ff_reg_sr_a1[4] ),
.I1(\reg_sr_a0[4] ),
.I2(ff_reg_clone_adsr_a1),
.I3(o_607),
.F(\counter_out[16]_37_181 ) 
);
defparam \counter_out[16]_ins17601 .INIT=16'hCA00;
LUT4 \counter_out[15]_ins17603  (
.I0(n4_25),
.I1(n2_25_24),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\counter_out[15]_27_195 ) 
);
defparam \counter_out[15]_ins17603 .INIT=16'hF53F;
LUT4 \counter_out[15]_ins17605  (
.I0(n4_25_25),
.I1(n2_25_26),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\counter_out[15]_31_196 ) 
);
defparam \counter_out[15]_ins17605 .INIT=16'hF53F;
LUT4 \counter_out[15]_ins17606  (
.I0(n4_25_27),
.I1(n2_25_28),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\counter_out[15]_33_182 ) 
);
defparam \counter_out[15]_ins17606 .INIT=16'hF53F;
LUT4 \counter_out[15]_ins17607  (
.I0(\ff_reg_sr_a1[3] ),
.I1(\reg_sr_a0[3] ),
.I2(ff_reg_clone_adsr_a1),
.I3(o_607),
.F(\counter_out[15]_35_183 ) 
);
defparam \counter_out[15]_ins17607 .INIT=16'hCA00;
LUT4 \counter_out[14]_ins17608  (
.I0(\ff_reg_rr_a1[2] ),
.I1(\reg_rr_a0[2] ),
.I2(ff_reg_clone_adsr_a1),
.I3(o_607),
.F(\counter_out[14]_27_197 ) 
);
defparam \counter_out[14]_ins17608 .INIT=16'hCA00;
LUT4 \counter_out[14]_ins17609  (
.I0(n4_27_29),
.I1(n2_27_30),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\counter_out[14]_29 ) 
);
defparam \counter_out[14]_ins17609 .INIT=16'hF53F;
LUT4 \counter_out[13]_ins17611  (
.I0(\reg_ar_e0[7] ),
.I1(\ff_reg_ar_e1[7] ),
.I2(ff_reg_clone_adsr_e1),
.I3(\ff_active[0] ),
.F(\counter_out[13]_29 ) 
);
defparam \counter_out[13]_ins17611 .INIT=16'hAC00;
LUT4 \counter_out[12]_ins17612  (
.I0(\ff_reg_ar_e1[6] ),
.I1(\reg_ar_e0[6] ),
.I2(ff_reg_clone_adsr_e1),
.I3(\ff_active[0] ),
.F(\counter_out[12]_23 ) 
);
defparam \counter_out[12]_ins17612 .INIT=16'hCA00;
LUT4 \counter_out[12]_ins17614  (
.I0(n4_31_31),
.I1(n2_31_32),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\counter_out[12]_27 ) 
);
defparam \counter_out[12]_ins17614 .INIT=16'hF53F;
LUT4 \counter_out[12]_ins17615  (
.I0(\ff_reg_sr_a1[0] ),
.I1(\reg_sr_a0[0] ),
.I2(ff_reg_clone_adsr_a1),
.I3(o_607),
.F(\counter_out[12]_29 ) 
);
defparam \counter_out[12]_ins17615 .INIT=16'hCA00;
LUT4 \w_state_out[1]_ins17620  (
.I0(\ff_state_d[2]_3 ),
.I1(\ff_state_e[2]_3 ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\w_state_out[1]_31 ) 
);
defparam \w_state_out[1]_ins17620 .INIT=16'hCA00;
LUT4 \w_state_out[1]_ins17621  (
.I0(\ff_state_b[2]_3 ),
.I1(\ff_state_c[2]_3 ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(\w_state_out[1]_33 ) 
);
defparam \w_state_out[1]_ins17621 .INIT=16'hCA00;
LUT3 \w_state_out[2]_ins17622  (
.I0(ff_ch_a1_key_release),
.I1(ch_a0_key_release),
.I2(ff_reg_clone_key_a1),
.F(\w_state_out[2]_13_187 ) 
);
defparam \w_state_out[2]_ins17622 .INIT=8'h35;
LUT4 \w_state_out[2]_ins17623  (
.I0(n4_3),
.I1(n2_3_33),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\w_state_out[2]_15_188 ) 
);
defparam \w_state_out[2]_ins17623 .INIT=16'hF53F;
LUT4 \w_state_out[0]_ins17625  (
.I0(n4_21_34),
.I1(n2_21_35),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\w_state_out[0]_37_198 ) 
);
defparam \w_state_out[0]_ins17625 .INIT=16'hF53F;
LUT4 \w_state_out[0]_ins17627  (
.I0(n4_19_36),
.I1(n2_19_37),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\w_state_out[0]_41_199 ) 
);
defparam \w_state_out[0]_ins17627 .INIT=16'hF53F;
LUT4 \w_state_out[0]_ins17631  (
.I0(n4_15),
.I1(n2_15),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\w_state_out[0]_49_200 ) 
);
defparam \w_state_out[0]_ins17631 .INIT=16'hF53F;
LUT4 \w_state_out[0]_ins17632  (
.I0(\ff_reg_sl_a1[5] ),
.I1(\reg_sl_a0[5] ),
.I2(ff_reg_clone_adsr_a1),
.I3(o_607),
.F(\w_state_out[0]_51_189 ) 
);
defparam \w_state_out[0]_ins17632 .INIT=16'hCA00;
LUT4 \w_state_out[0]_ins17633  (
.I0(n4_13),
.I1(n2_13),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\w_state_out[0]_53_190 ) 
);
defparam \w_state_out[0]_ins17633 .INIT=16'hF53F;
LUT4 n37_ins17663 (
.I0(n4_29_38),
.I1(n2_29_39),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(n37_45_201) 
);
defparam n37_ins17663.INIT=16'hF53F;
LUT4 n37_ins17665 (
.I0(n4_29_40),
.I1(n2_29_41),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(n37_49_202) 
);
defparam n37_ins17665.INIT=16'hF53F;
LUT4 \counter_out[18]_ins17666  (
.I0(n4_19_42),
.I1(n2_19_43),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\counter_out[18]_45 ) 
);
defparam \counter_out[18]_ins17666 .INIT=16'hF53F;
LUT4 \counter_out[18]_ins17667  (
.I0(\ff_reg_sr_a1[6] ),
.I1(\reg_sr_a0[6] ),
.I2(ff_reg_clone_adsr_a1),
.I3(o_607),
.F(\counter_out[18]_47 ) 
);
defparam \counter_out[18]_ins17667 .INIT=16'hCA00;
LUT4 \counter_out[18]_ins17668  (
.I0(n4_19_44),
.I1(n2_19_45),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\counter_out[18]_49 ) 
);
defparam \counter_out[18]_ins17668 .INIT=16'hF53F;
LUT4 \counter_out[18]_ins17669  (
.I0(\ff_reg_rr_a1[6] ),
.I1(\reg_rr_a0[6] ),
.I2(ff_reg_clone_adsr_a1),
.I3(o_607),
.F(\counter_out[18]_51 ) 
);
defparam \counter_out[18]_ins17669 .INIT=16'hCA00;
LUT4 \counter_out[14]_ins17671  (
.I0(n4_27_46),
.I1(n2_27_47),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\counter_out[14]_35_203 ) 
);
defparam \counter_out[14]_ins17671 .INIT=16'hF53F;
LUT4 \w_state_out[0]_ins17673  (
.I0(n4_23_48),
.I1(n2_23_49),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\w_state_out[0]_57_204 ) 
);
defparam \w_state_out[0]_ins17673 .INIT=16'hF53F;
LUT4 \w_state_out[0]_ins17675  (
.I0(n4_17_50),
.I1(n2_17_51),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\w_state_out[0]_61_205 ) 
);
defparam \w_state_out[0]_ins17675 .INIT=16'hF53F;
LUT3 \counter_out[19]_ins17800  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[19]_3 ),
.I2(\ff_counter_b[19]_3 ),
.F(\counter_out[19]_55 ) 
);
defparam \counter_out[19]_ins17800 .INIT=8'h5F;
LUT3 \counter_out[19]_ins17801  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[19]_3 ),
.I2(\ff_counter_c[19]_3 ),
.F(\counter_out[19]_57 ) 
);
defparam \counter_out[19]_ins17801 .INIT=8'h1B;
MUX2_LUT5 \counter_out[19]_ins17802  (
.I0(\counter_out[19]_55 ),
.I1(\counter_out[19]_57 ),
.S0(\ff_active[0] ),
.O(\counter_out[19]_59 ) 
);
LUT3 \counter_out[14]_ins17803  (
.I0(\w_state_out[1]_9_84 ),
.I1(\w_state_out[1]_39 ),
.I2(\counter_out[14]_47_206 ),
.F(\counter_out[14]_37_207 ) 
);
defparam \counter_out[14]_ins17803 .INIT=8'h02;
LUT4 \counter_out[14]_ins17804  (
.I0(\w_state_out[1]_9_84 ),
.I1(\w_state_out[1]_39 ),
.I2(\counter_out[14]_29 ),
.I3(\counter_out[14]_27_197 ),
.F(\counter_out[14]_39_208 ) 
);
defparam \counter_out[14]_ins17804 .INIT=16'h1101;
MUX2_LUT5 \counter_out[14]_ins17805  (
.I0(\counter_out[14]_37_207 ),
.I1(\counter_out[14]_39_208 ),
.S0(\w_state_out[2]_17_85 ),
.O(\counter_out[14]_41_117 ) 
);
LUT3 \counter_out[1]_ins17815  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[1]_3 ),
.I2(\ff_counter_b[1]_3 ),
.F(\counter_out[1]_15_209 ) 
);
defparam \counter_out[1]_ins17815 .INIT=8'h5F;
LUT3 \counter_out[1]_ins17816  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[1]_3 ),
.I2(\ff_counter_c[1]_3 ),
.F(\counter_out[1]_17_210 ) 
);
defparam \counter_out[1]_ins17816 .INIT=8'h1B;
MUX2_LUT5 \counter_out[1]_ins17817  (
.I0(\counter_out[1]_15_209 ),
.I1(\counter_out[1]_17_210 ),
.S0(\ff_active[0] ),
.O(\counter_out[1]_19_136 ) 
);
LUT3 \counter_out[3]_ins17818  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[3]_3 ),
.I2(\ff_counter_b[3]_3 ),
.F(\counter_out[3]_17_211 ) 
);
defparam \counter_out[3]_ins17818 .INIT=8'h5F;
LUT3 \counter_out[3]_ins17819  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[3]_3 ),
.I2(\ff_counter_c[3]_3 ),
.F(\counter_out[3]_19_212 ) 
);
defparam \counter_out[3]_ins17819 .INIT=8'h1B;
MUX2_LUT5 \counter_out[3]_ins17820  (
.I0(\counter_out[3]_17_211 ),
.I1(\counter_out[3]_19_212 ),
.S0(\ff_active[0] ),
.O(\counter_out[3]_21_141 ) 
);
LUT3 \counter_out[4]_ins17821  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[4]_3 ),
.I2(\ff_counter_b[4]_3 ),
.F(\counter_out[4]_17 ) 
);
defparam \counter_out[4]_ins17821 .INIT=8'h5F;
LUT3 \counter_out[4]_ins17822  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[4]_3 ),
.I2(\ff_counter_c[4]_3 ),
.F(\counter_out[4]_19 ) 
);
defparam \counter_out[4]_ins17822 .INIT=8'h1B;
MUX2_LUT5 \counter_out[4]_ins17823  (
.I0(\counter_out[4]_17 ),
.I1(\counter_out[4]_19 ),
.S0(\ff_active[0] ),
.O(\counter_out[4]_21 ) 
);
LUT3 \counter_out[5]_ins17824  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[5]_3 ),
.I2(\ff_counter_b[5]_3 ),
.F(\counter_out[5]_17 ) 
);
defparam \counter_out[5]_ins17824 .INIT=8'h5F;
LUT3 \counter_out[5]_ins17825  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[5]_3 ),
.I2(\ff_counter_c[5]_3 ),
.F(\counter_out[5]_19 ) 
);
defparam \counter_out[5]_ins17825 .INIT=8'h1B;
MUX2_LUT5 \counter_out[5]_ins17826  (
.I0(\counter_out[5]_17 ),
.I1(\counter_out[5]_19 ),
.S0(\ff_active[0] ),
.O(\counter_out[5]_21 ) 
);
LUT3 \counter_out[19]_ins17866  (
.I0(\counter_out[19]_45 ),
.I1(o_607),
.I2(\ff_reg_dr_a1[7] ),
.F(\counter_out[19]_61 ) 
);
defparam \counter_out[19]_ins17866 .INIT=8'h2A;
LUT3 \counter_out[19]_ins17867  (
.I0(\counter_out[19]_45 ),
.I1(o_607),
.I2(\reg_dr_a0[7] ),
.F(\counter_out[19]_63 ) 
);
defparam \counter_out[19]_ins17867 .INIT=8'h2A;
MUX2_LUT5 \counter_out[19]_ins17868  (
.I0(\counter_out[19]_61 ),
.I1(\counter_out[19]_63 ),
.S0(ff_reg_clone_adsr_a1),
.O(\counter_out[19]_65 ) 
);
LUT4 \counter_out[19]_ins17869  (
.I0(\w_state_out[2]_17_85 ),
.I1(\counter_out[19]_49 ),
.I2(o_607),
.I3(\ff_reg_rr_a1[7] ),
.F(\counter_out[19]_67 ) 
);
defparam \counter_out[19]_ins17869 .INIT=16'hA222;
LUT4 \counter_out[19]_ins17870  (
.I0(\w_state_out[2]_17_85 ),
.I1(\counter_out[19]_49 ),
.I2(o_607),
.I3(\reg_rr_a0[7] ),
.F(\counter_out[19]_69 ) 
);
defparam \counter_out[19]_ins17870 .INIT=16'hA222;
MUX2_LUT5 \counter_out[19]_ins17871  (
.I0(\counter_out[19]_67 ),
.I1(\counter_out[19]_69 ),
.S0(ff_reg_clone_adsr_a1),
.O(\counter_out[19]_71 ) 
);
LUT4 \counter_out[18]_ins17872  (
.I0(\w_state_out[0]_93 ),
.I1(\counter_out[18]_39 ),
.I2(o_607),
.I3(\ff_reg_dr_a1[6] ),
.F(\counter_out[18]_53 ) 
);
defparam \counter_out[18]_ins17872 .INIT=16'hA222;
LUT4 \counter_out[18]_ins17873  (
.I0(\w_state_out[0]_93 ),
.I1(\counter_out[18]_39 ),
.I2(o_607),
.I3(\reg_dr_a0[6] ),
.F(\counter_out[18]_55 ) 
);
defparam \counter_out[18]_ins17873 .INIT=16'hA222;
MUX2_LUT5 \counter_out[18]_ins17874  (
.I0(\counter_out[18]_53 ),
.I1(\counter_out[18]_55 ),
.S0(ff_reg_clone_adsr_a1),
.O(\counter_out[18]_57 ) 
);
LUT4 \counter_out[17]_ins17875  (
.I0(\w_state_out[2]_17_85 ),
.I1(\counter_out[17]_29_191 ),
.I2(o_607),
.I3(\ff_reg_rr_a1[5] ),
.F(\counter_out[17]_35_213 ) 
);
defparam \counter_out[17]_ins17875 .INIT=16'hA222;
LUT4 \counter_out[17]_ins17876  (
.I0(\w_state_out[2]_17_85 ),
.I1(\counter_out[17]_29_191 ),
.I2(o_607),
.I3(\reg_rr_a0[5] ),
.F(\counter_out[17]_37_214 ) 
);
defparam \counter_out[17]_ins17876 .INIT=16'hA222;
MUX2_LUT5 \counter_out[17]_ins17877  (
.I0(\counter_out[17]_35_213 ),
.I1(\counter_out[17]_37_214 ),
.S0(ff_reg_clone_adsr_a1),
.O(\counter_out[17]_39 ) 
);
LUT4 \counter_out[17]_ins17878  (
.I0(\w_state_out[2]_17_85 ),
.I1(\counter_out[17]_33_192 ),
.I2(o_607),
.I3(\ff_reg_dr_a1[5] ),
.F(\counter_out[17]_41 ) 
);
defparam \counter_out[17]_ins17878 .INIT=16'h5111;
LUT4 \counter_out[17]_ins17879  (
.I0(\w_state_out[2]_17_85 ),
.I1(\counter_out[17]_33_192 ),
.I2(o_607),
.I3(\reg_dr_a0[5] ),
.F(\counter_out[17]_43 ) 
);
defparam \counter_out[17]_ins17879 .INIT=16'h5111;
MUX2_LUT5 \counter_out[17]_ins17880  (
.I0(\counter_out[17]_41 ),
.I1(\counter_out[17]_43 ),
.S0(ff_reg_clone_adsr_a1),
.O(\counter_out[17]_45 ) 
);
LUT4 \counter_out[16]_ins17881  (
.I0(\w_state_out[2]_17_85 ),
.I1(\counter_out[16]_29_193 ),
.I2(o_607),
.I3(\ff_reg_rr_a1[4] ),
.F(\counter_out[16]_39 ) 
);
defparam \counter_out[16]_ins17881 .INIT=16'hA222;
LUT4 \counter_out[16]_ins17882  (
.I0(\w_state_out[2]_17_85 ),
.I1(\counter_out[16]_29_193 ),
.I2(o_607),
.I3(\reg_rr_a0[4] ),
.F(\counter_out[16]_41_215 ) 
);
defparam \counter_out[16]_ins17882 .INIT=16'hA222;
MUX2_LUT5 \counter_out[16]_ins17883  (
.I0(\counter_out[16]_39 ),
.I1(\counter_out[16]_41_215 ),
.S0(ff_reg_clone_adsr_a1),
.O(\counter_out[16]_43_156 ) 
);
LUT4 \counter_out[16]_ins17884  (
.I0(\w_state_out[2]_9_154 ),
.I1(\counter_out[16]_33_194 ),
.I2(o_607),
.I3(\ff_reg_dr_a1[4] ),
.F(\counter_out[16]_45_216 ) 
);
defparam \counter_out[16]_ins17884 .INIT=16'h5111;
LUT4 \counter_out[16]_ins17885  (
.I0(\w_state_out[2]_9_154 ),
.I1(\counter_out[16]_33_194 ),
.I2(o_607),
.I3(\reg_dr_a0[4] ),
.F(\counter_out[16]_47 ) 
);
defparam \counter_out[16]_ins17885 .INIT=16'h5111;
MUX2_LUT5 \counter_out[16]_ins17886  (
.I0(\counter_out[16]_45_216 ),
.I1(\counter_out[16]_47 ),
.S0(ff_reg_clone_adsr_a1),
.O(\counter_out[16]_49 ) 
);
LUT3 \counter_out[15]_ins17887  (
.I0(\counter_out[15]_27_195 ),
.I1(o_607),
.I2(\ff_reg_dr_a1[3] ),
.F(\counter_out[15]_37 ) 
);
defparam \counter_out[15]_ins17887 .INIT=8'h2A;
LUT3 \counter_out[15]_ins17888  (
.I0(\counter_out[15]_27_195 ),
.I1(o_607),
.I2(\reg_dr_a0[3] ),
.F(\counter_out[15]_39_217 ) 
);
defparam \counter_out[15]_ins17888 .INIT=8'h2A;
MUX2_LUT5 \counter_out[15]_ins17889  (
.I0(\counter_out[15]_37 ),
.I1(\counter_out[15]_39_217 ),
.S0(ff_reg_clone_adsr_a1),
.O(\counter_out[15]_41 ) 
);
LUT4 \counter_out[15]_ins17890  (
.I0(\w_state_out[2]_17_85 ),
.I1(\counter_out[15]_31_196 ),
.I2(o_607),
.I3(\ff_reg_rr_a1[3] ),
.F(\counter_out[15]_43_218 ) 
);
defparam \counter_out[15]_ins17890 .INIT=16'hA222;
LUT4 \counter_out[15]_ins17891  (
.I0(\w_state_out[2]_17_85 ),
.I1(\counter_out[15]_31_196 ),
.I2(o_607),
.I3(\reg_rr_a0[3] ),
.F(\counter_out[15]_45_219 ) 
);
defparam \counter_out[15]_ins17891 .INIT=16'hA222;
MUX2_LUT5 \counter_out[15]_ins17892  (
.I0(\counter_out[15]_43_218 ),
.I1(\counter_out[15]_45_219 ),
.S0(ff_reg_clone_adsr_a1),
.O(\counter_out[15]_47_158 ) 
);
LUT4 \w_state_out[0]_ins17896  (
.I0(o_25),
.I1(\w_state_out[0]_37_198 ),
.I2(o_607),
.I3(\ff_reg_sl_a1[1] ),
.F(\w_state_out[0]_63 ) 
);
defparam \w_state_out[0]_ins17896 .INIT=16'hA666;
LUT4 \w_state_out[0]_ins17897  (
.I0(o_25),
.I1(\w_state_out[0]_37_198 ),
.I2(o_607),
.I3(\reg_sl_a0[1] ),
.F(\w_state_out[0]_65 ) 
);
defparam \w_state_out[0]_ins17897 .INIT=16'hA666;
MUX2_LUT5 \w_state_out[0]_ins17898  (
.I0(\w_state_out[0]_63 ),
.I1(\w_state_out[0]_65 ),
.S0(ff_reg_clone_adsr_a1),
.O(\w_state_out[0]_67 ) 
);
LUT3 \w_state_out[0]_ins17899  (
.I0(\w_state_out[0]_41_199 ),
.I1(o_607),
.I2(\ff_reg_sl_a1[2] ),
.F(\w_state_out[0]_69 ) 
);
defparam \w_state_out[0]_ins17899 .INIT=8'h2A;
LUT3 \w_state_out[0]_ins17900  (
.I0(\w_state_out[0]_41_199 ),
.I1(o_607),
.I2(\reg_sl_a0[2] ),
.F(\w_state_out[0]_71 ) 
);
defparam \w_state_out[0]_ins17900 .INIT=8'h2A;
MUX2_LUT5 \w_state_out[0]_ins17901  (
.I0(\w_state_out[0]_69 ),
.I1(\w_state_out[0]_71 ),
.S0(ff_reg_clone_adsr_a1),
.O(\w_state_out[0]_73 ) 
);
LUT4 \w_state_out[0]_ins17902  (
.I0(o_93),
.I1(\w_state_out[0]_49_200 ),
.I2(o_607),
.I3(\ff_reg_sl_a1[4] ),
.F(\w_state_out[0]_75 ) 
);
defparam \w_state_out[0]_ins17902 .INIT=16'hA666;
LUT4 \w_state_out[0]_ins17903  (
.I0(o_93),
.I1(\w_state_out[0]_49_200 ),
.I2(o_607),
.I3(\reg_sl_a0[4] ),
.F(\w_state_out[0]_77 ) 
);
defparam \w_state_out[0]_ins17903 .INIT=16'hA666;
MUX2_LUT5 \w_state_out[0]_ins17904  (
.I0(\w_state_out[0]_75 ),
.I1(\w_state_out[0]_77 ),
.S0(ff_reg_clone_adsr_a1),
.O(\w_state_out[0]_79 ) 
);
LUT4 n37_ins17920 (
.I0(\w_state_out[2]_17_85 ),
.I1(n37_45_201),
.I2(o_607),
.I3(\ff_reg_rr_a1[1] ),
.F(n37_51) 
);
defparam n37_ins17920.INIT=16'hA222;
LUT4 n37_ins17921 (
.I0(\w_state_out[2]_17_85 ),
.I1(n37_45_201),
.I2(o_607),
.I3(\reg_rr_a0[1] ),
.F(n37_53_220) 
);
defparam n37_ins17921.INIT=16'hA222;
MUX2_LUT5 n37_ins17922 (
.I0(n37_51),
.I1(n37_53_220),
.S0(ff_reg_clone_adsr_a1),
.O(n37_55) 
);
LUT4 n37_ins17923 (
.I0(\w_state_out[2]_17_85 ),
.I1(n37_49_202),
.I2(o_607),
.I3(\ff_reg_dr_a1[1] ),
.F(n37_57_221) 
);
defparam n37_ins17923.INIT=16'h5111;
LUT4 n37_ins17924 (
.I0(\w_state_out[2]_17_85 ),
.I1(n37_49_202),
.I2(o_607),
.I3(\reg_dr_a0[1] ),
.F(n37_59_222) 
);
defparam n37_ins17924.INIT=16'h5111;
MUX2_LUT5 n37_ins17925 (
.I0(n37_57_221),
.I1(n37_59_222),
.S0(ff_reg_clone_adsr_a1),
.O(n37_61) 
);
LUT3 \counter_out[14]_ins17926  (
.I0(\counter_out[14]_35_203 ),
.I1(o_607),
.I2(\ff_reg_dr_a1[2] ),
.F(\counter_out[14]_43_223 ) 
);
defparam \counter_out[14]_ins17926 .INIT=8'h2A;
LUT3 \counter_out[14]_ins17927  (
.I0(\counter_out[14]_35_203 ),
.I1(o_607),
.I2(\reg_dr_a0[2] ),
.F(\counter_out[14]_45_224 ) 
);
defparam \counter_out[14]_ins17927 .INIT=8'h2A;
MUX2_LUT5 \counter_out[14]_ins17928  (
.I0(\counter_out[14]_43_223 ),
.I1(\counter_out[14]_45_224 ),
.S0(ff_reg_clone_adsr_a1),
.O(\counter_out[14]_47_206 ) 
);
LUT3 \w_state_out[0]_ins17929  (
.I0(\w_state_out[0]_57_204 ),
.I1(o_607),
.I2(\ff_reg_sl_a1[0] ),
.F(\w_state_out[0]_81 ) 
);
defparam \w_state_out[0]_ins17929 .INIT=8'h2A;
LUT3 \w_state_out[0]_ins17930  (
.I0(\w_state_out[0]_57_204 ),
.I1(o_607),
.I2(\reg_sl_a0[0] ),
.F(\w_state_out[0]_83 ) 
);
defparam \w_state_out[0]_ins17930 .INIT=8'h2A;
MUX2_LUT5 \w_state_out[0]_ins17931  (
.I0(\w_state_out[0]_81 ),
.I1(\w_state_out[0]_83 ),
.S0(ff_reg_clone_adsr_a1),
.O(\w_state_out[0]_85 ) 
);
LUT3 \w_state_out[0]_ins17932  (
.I0(\w_state_out[0]_61_205 ),
.I1(o_607),
.I2(\ff_reg_sl_a1[3] ),
.F(\w_state_out[0]_87 ) 
);
defparam \w_state_out[0]_ins17932 .INIT=8'h2A;
LUT3 \w_state_out[0]_ins17933  (
.I0(\w_state_out[0]_61_205 ),
.I1(o_607),
.I2(\reg_sl_a0[3] ),
.F(\w_state_out[0]_89 ) 
);
defparam \w_state_out[0]_ins17933 .INIT=8'h2A;
MUX2_LUT5 \w_state_out[0]_ins17934  (
.I0(\w_state_out[0]_87 ),
.I1(\w_state_out[0]_89 ),
.S0(ff_reg_clone_adsr_a1),
.O(\w_state_out[0]_91 ) 
);
LUT4 \counter_out[11]_ins17964  (
.I0(\counter_out[11]_15_151 ),
.I1(\w_state_out[0]_7_94 ),
.I2(\w_state_out[0]_9_95 ),
.I3(\counter_out[19]_11_59 ),
.F(\counter_out[11]_35 ) 
);
defparam \counter_out[11]_ins17964 .INIT=16'h1055;
LUT4 \counter_out[18]_ins17998  (
.I0(\counter_out[18]_7_60 ),
.I1(\counter_out[19]_9_58 ),
.I2(\counter_out[18]_9 ),
.I3(\counter_out[19]_11_59 ),
.F(\counter_out[18]_59 ) 
);
defparam \counter_out[18]_ins17998 .INIT=16'h7F00;
LUT3 \counter_out[3]_ins18092  (
.I0(\counter_out[1]_7 ),
.I1(\counter_out[0]_7_86 ),
.I2(\counter_out[2]_9_139 ),
.F(\counter_out[3]_23 ) 
);
defparam \counter_out[3]_ins18092 .INIT=8'h80;
LUT4 \counter_out[2]_ins18093  (
.I0(\counter_out[1]_7 ),
.I1(\counter_out[0]_7_86 ),
.I2(\counter_out[2]_9_139 ),
.I3(\counter_out[19]_11_59 ),
.F(\counter_out[2]_15 ) 
);
defparam \counter_out[2]_ins18093 .INIT=16'h87FF;
LUT4 \counter_out[12]_ins18094  (
.I0(\w_state_out[1]_17_132 ),
.I1(o_607),
.I2(\level_out[6]_17_145 ),
.I3(\level_out[6]_19_146 ),
.F(\counter_out[12]_31_186 ) 
);
defparam \counter_out[12]_ins18094 .INIT=16'h5100;
LUT4 \w_state_out[0]_ins18095  (
.I0(o_607),
.I1(\level_out[6]_17_145 ),
.I2(\level_out[6]_19_146 ),
.I3(\w_state_out[2]_11_171 ),
.F(\w_state_out[0]_93 ) 
);
defparam \w_state_out[0]_ins18095 .INIT=16'hD000;
LUT4 \counter_out[19]_ins18096  (
.I0(\w_state_out[0]_11_147 ),
.I1(\w_state_out[0]_13_148 ),
.I2(\w_state_out[0]_15_149 ),
.I3(\w_state_out[0]_9_95 ),
.F(\counter_out[19]_73 ) 
);
defparam \counter_out[19]_ins18096 .INIT=16'h8F00;
LUT4 \counter_out[18]_ins18104  (
.I0(\counter_out[16]_9_64 ),
.I1(\counter_out[15]_9_66 ),
.I2(\counter_out[14]_9_69 ),
.I3(\counter_out[13]_7_71 ),
.F(\counter_out[18]_61 ) 
);
defparam \counter_out[18]_ins18104 .INIT=16'h8000;
LUT4 \counter_out[16]_ins18106  (
.I0(\counter_out[15]_9_66 ),
.I1(\counter_out[14]_9_69 ),
.I2(\counter_out[13]_7_71 ),
.I3(\counter_out[13]_9_72 ),
.F(\counter_out[16]_51 ) 
);
defparam \counter_out[16]_ins18106 .INIT=16'h8000;
LUT4 \w_state_out[2]_ins18114  (
.I0(\counter_out[19]_11_59 ),
.I1(\w_state_out[2]_11_171 ),
.I2(\w_state_out[1]_25_170 ),
.I3(\level_out[6]_11_93 ),
.F(\w_state_out[2]_17_85 ) 
);
defparam \w_state_out[2]_ins18114 .INIT=16'h2A00;
LUT4 \w_state_out[1]_ins18116  (
.I0(\w_state_out[1]_25_170 ),
.I1(\w_state_out[1]_17_132 ),
.I2(\w_state_out[0]_15_149 ),
.I3(o_15_0),
.F(\w_state_out[1]_35 ) 
);
defparam \w_state_out[1]_ins18116 .INIT=16'h00F7;
LUT4 \counter_out[13]_ins18117  (
.I0(\counter_out[11]_17_123 ),
.I1(\counter_out[11]_21_125 ),
.I2(\counter_out[4]_23 ),
.I3(\counter_out[18]_35 ),
.F(\counter_out[13]_31 ) 
);
defparam \counter_out[13]_ins18117 .INIT=16'h8000;
LUT4 \counter_out[18]_ins18118  (
.I0(\counter_out[13]_17 ),
.I1(\counter_out[11]_17_123 ),
.I2(\counter_out[11]_21_125 ),
.I3(\counter_out[18]_35 ),
.F(\counter_out[18]_63 ) 
);
defparam \counter_out[18]_ins18118 .INIT=16'h8000;
LUT3 \w_state_out[1]_ins18119  (
.I0(\w_state_out[1]_21_184 ),
.I1(o_95),
.I2(o_93),
.F(\w_state_out[1]_37 ) 
);
defparam \w_state_out[1]_ins18119 .INIT=8'h02;
LUT4 \counter_out[15]_ins18122  (
.I0(\counter_out[14]_9_69 ),
.I1(\counter_out[13]_7_71 ),
.I2(\counter_out[13]_17 ),
.I3(\counter_out[13]_31 ),
.F(\counter_out[15]_51 ) 
);
defparam \counter_out[15]_ins18122 .INIT=16'h8000;
LUT3 \counter_out[14]_ins18123  (
.I0(\counter_out[13]_7_71 ),
.I1(\counter_out[13]_17 ),
.I2(\counter_out[13]_31 ),
.F(\counter_out[14]_49_68 ) 
);
defparam \counter_out[14]_ins18123 .INIT=8'h80;
LUT3 \counter_out[17]_ins18124  (
.I0(\counter_out[18]_61 ),
.I1(\counter_out[13]_17 ),
.I2(\counter_out[13]_31 ),
.F(\counter_out[17]_47 ) 
);
defparam \counter_out[17]_ins18124 .INIT=8'h80;
LUT4 \counter_out[4]_ins18137  (
.I0(\counter_out[3]_7_87 ),
.I1(\counter_out[1]_7 ),
.I2(\counter_out[0]_7_86 ),
.I3(\counter_out[2]_9_139 ),
.F(\counter_out[4]_23 ) 
);
defparam \counter_out[4]_ins18137 .INIT=16'h8000;
LUT4 \w_state_out[1]_ins18146  (
.I0(\w_state_out[1]_21_184 ),
.I1(o_95),
.I2(o_93),
.I3(\w_state_out[1]_35 ),
.F(\w_state_out[1]_39 ) 
);
defparam \w_state_out[1]_ins18146 .INIT=16'h0200;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_dr_selector  (\reg_dr_d1[7] ,\reg_dr_e1[7] ,\ff_active[0] ,\reg_dr_d1[6] ,\reg_dr_e1[6] ,\reg_dr_d1[5] ,\reg_dr_e1[5] ,\reg_dr_d1[4] ,\reg_dr_e1[4] ,\reg_dr_d1[3] ,\reg_dr_e1[3] ,\reg_dr_d1[2] ,\reg_dr_e1[2] ,\reg_dr_d1[1] ,\reg_dr_e1[1] ,\reg_dr_d1[0] ,\reg_dr_e1[0] ,\reg_dr_b1[7] ,\reg_dr_c1[7] ,\reg_dr_b1[6] ,\reg_dr_c1[6] ,\reg_dr_b1[5] ,\reg_dr_c1[5] ,\reg_dr_b1[4] ,\reg_dr_c1[4] ,\reg_dr_b1[3] ,\reg_dr_c1[3] ,\reg_dr_b1[2] ,\reg_dr_c1[2] ,\reg_dr_b1[1] ,\reg_dr_c1[1] ,\reg_dr_b1[0] ,\reg_dr_c1[0] ,n4_17,n4_19,n4_21_17,n4_23_20,n4_25,n4_27_46,n4_29_40,n4_31_6,n2_17_9,n2_19_14,n2_21_18,n2_23_21,n2_25_24,n2_27_47,n2_29_41,n2_31_7);
input \reg_dr_d1[7] ;
input \reg_dr_e1[7] ;
input \ff_active[0] ;
input \reg_dr_d1[6] ;
input \reg_dr_e1[6] ;
input \reg_dr_d1[5] ;
input \reg_dr_e1[5] ;
input \reg_dr_d1[4] ;
input \reg_dr_e1[4] ;
input \reg_dr_d1[3] ;
input \reg_dr_e1[3] ;
input \reg_dr_d1[2] ;
input \reg_dr_e1[2] ;
input \reg_dr_d1[1] ;
input \reg_dr_e1[1] ;
input \reg_dr_d1[0] ;
input \reg_dr_e1[0] ;
input \reg_dr_b1[7] ;
input \reg_dr_c1[7] ;
input \reg_dr_b1[6] ;
input \reg_dr_c1[6] ;
input \reg_dr_b1[5] ;
input \reg_dr_c1[5] ;
input \reg_dr_b1[4] ;
input \reg_dr_c1[4] ;
input \reg_dr_b1[3] ;
input \reg_dr_c1[3] ;
input \reg_dr_b1[2] ;
input \reg_dr_c1[2] ;
input \reg_dr_b1[1] ;
input \reg_dr_c1[1] ;
input \reg_dr_b1[0] ;
input \reg_dr_c1[0] ;
output n4_17;
output n4_19;
output n4_21_17;
output n4_23_20;
output n4_25;
output n4_27_46;
output n4_29_40;
output n4_31_6;
output n2_17_9;
output n2_19_14;
output n2_21_18;
output n2_23_21;
output n2_25_24;
output n2_27_47;
output n2_29_41;
output n2_31_7;
wire n4_17;
wire n4_19;
wire n4_21_17;
wire n4_23_20;
wire n4_25;
wire n4_27_46;
wire n4_29_40;
wire n4_31_6;
wire n2_17_9;
wire n2_19_14;
wire n2_21_18;
wire n2_23_21;
wire n2_25_24;
wire n2_27_47;
wire n2_29_41;
wire n2_31_7;
wire VCC;
wire GND;
MUX2_LUT5 n4_ins15655 (
.I0(\reg_dr_d1[7] ),
.I1(\reg_dr_e1[7] ),
.S0(\ff_active[0] ),
.O(n4_17) 
);
MUX2_LUT5 n4_ins15656 (
.I0(\reg_dr_d1[6] ),
.I1(\reg_dr_e1[6] ),
.S0(\ff_active[0] ),
.O(n4_19) 
);
MUX2_LUT5 n4_ins15657 (
.I0(\reg_dr_d1[5] ),
.I1(\reg_dr_e1[5] ),
.S0(\ff_active[0] ),
.O(n4_21_17) 
);
MUX2_LUT5 n4_ins15658 (
.I0(\reg_dr_d1[4] ),
.I1(\reg_dr_e1[4] ),
.S0(\ff_active[0] ),
.O(n4_23_20) 
);
MUX2_LUT5 n4_ins15659 (
.I0(\reg_dr_d1[3] ),
.I1(\reg_dr_e1[3] ),
.S0(\ff_active[0] ),
.O(n4_25) 
);
MUX2_LUT5 n4_ins15660 (
.I0(\reg_dr_d1[2] ),
.I1(\reg_dr_e1[2] ),
.S0(\ff_active[0] ),
.O(n4_27_46) 
);
MUX2_LUT5 n4_ins15661 (
.I0(\reg_dr_d1[1] ),
.I1(\reg_dr_e1[1] ),
.S0(\ff_active[0] ),
.O(n4_29_40) 
);
MUX2_LUT5 n4_ins15662 (
.I0(\reg_dr_d1[0] ),
.I1(\reg_dr_e1[0] ),
.S0(\ff_active[0] ),
.O(n4_31_6) 
);
MUX2_LUT5 n2_ins15729 (
.I0(\reg_dr_b1[7] ),
.I1(\reg_dr_c1[7] ),
.S0(\ff_active[0] ),
.O(n2_17_9) 
);
MUX2_LUT5 n2_ins15730 (
.I0(\reg_dr_b1[6] ),
.I1(\reg_dr_c1[6] ),
.S0(\ff_active[0] ),
.O(n2_19_14) 
);
MUX2_LUT5 n2_ins15731 (
.I0(\reg_dr_b1[5] ),
.I1(\reg_dr_c1[5] ),
.S0(\ff_active[0] ),
.O(n2_21_18) 
);
MUX2_LUT5 n2_ins15732 (
.I0(\reg_dr_b1[4] ),
.I1(\reg_dr_c1[4] ),
.S0(\ff_active[0] ),
.O(n2_23_21) 
);
MUX2_LUT5 n2_ins15733 (
.I0(\reg_dr_b1[3] ),
.I1(\reg_dr_c1[3] ),
.S0(\ff_active[0] ),
.O(n2_25_24) 
);
MUX2_LUT5 n2_ins15734 (
.I0(\reg_dr_b1[2] ),
.I1(\reg_dr_c1[2] ),
.S0(\ff_active[0] ),
.O(n2_27_47) 
);
MUX2_LUT5 n2_ins15735 (
.I0(\reg_dr_b1[1] ),
.I1(\reg_dr_c1[1] ),
.S0(\ff_active[0] ),
.O(n2_29_41) 
);
MUX2_LUT5 n2_ins15736 (
.I0(\reg_dr_b1[0] ),
.I1(\reg_dr_c1[0] ),
.S0(\ff_active[0] ),
.O(n2_31_7) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sr_selector  (\reg_sr_d1[7] ,\reg_sr_e1[7] ,\ff_active[0] ,\reg_sr_d1[6] ,\reg_sr_e1[6] ,\reg_sr_d1[5] ,\reg_sr_e1[5] ,\reg_sr_d1[4] ,\reg_sr_e1[4] ,\reg_sr_d1[3] ,\reg_sr_e1[3] ,\reg_sr_d1[2] ,\reg_sr_e1[2] ,\reg_sr_d1[1] ,\reg_sr_e1[1] ,\reg_sr_d1[0] ,\reg_sr_e1[0] ,\reg_sr_b1[7] ,\reg_sr_c1[7] ,\reg_sr_b1[6] ,\reg_sr_c1[6] ,\reg_sr_b1[5] ,\reg_sr_c1[5] ,\reg_sr_b1[4] ,\reg_sr_c1[4] ,\reg_sr_b1[3] ,\reg_sr_c1[3] ,\reg_sr_b1[2] ,\reg_sr_c1[2] ,\reg_sr_b1[1] ,\reg_sr_c1[1] ,\reg_sr_b1[0] ,\reg_sr_c1[0] ,n4_17_12,n4_19_42,n4_21,n4_23_22,n4_25_27,n4_27,n4_29,n4_31_31,n2_17_13,n2_19_43,n2_21,n2_23_23,n2_25_28,n2_27_4,n2_29_8,n2_31_32);
input \reg_sr_d1[7] ;
input \reg_sr_e1[7] ;
input \ff_active[0] ;
input \reg_sr_d1[6] ;
input \reg_sr_e1[6] ;
input \reg_sr_d1[5] ;
input \reg_sr_e1[5] ;
input \reg_sr_d1[4] ;
input \reg_sr_e1[4] ;
input \reg_sr_d1[3] ;
input \reg_sr_e1[3] ;
input \reg_sr_d1[2] ;
input \reg_sr_e1[2] ;
input \reg_sr_d1[1] ;
input \reg_sr_e1[1] ;
input \reg_sr_d1[0] ;
input \reg_sr_e1[0] ;
input \reg_sr_b1[7] ;
input \reg_sr_c1[7] ;
input \reg_sr_b1[6] ;
input \reg_sr_c1[6] ;
input \reg_sr_b1[5] ;
input \reg_sr_c1[5] ;
input \reg_sr_b1[4] ;
input \reg_sr_c1[4] ;
input \reg_sr_b1[3] ;
input \reg_sr_c1[3] ;
input \reg_sr_b1[2] ;
input \reg_sr_c1[2] ;
input \reg_sr_b1[1] ;
input \reg_sr_c1[1] ;
input \reg_sr_b1[0] ;
input \reg_sr_c1[0] ;
output n4_17_12;
output n4_19_42;
output n4_21;
output n4_23_22;
output n4_25_27;
output n4_27;
output n4_29;
output n4_31_31;
output n2_17_13;
output n2_19_43;
output n2_21;
output n2_23_23;
output n2_25_28;
output n2_27_4;
output n2_29_8;
output n2_31_32;
wire n4_17_12;
wire n4_19_42;
wire n4_21;
wire n4_23_22;
wire n4_25_27;
wire n4_27;
wire n4_29;
wire n4_31_31;
wire n2_17_13;
wire n2_19_43;
wire n2_21;
wire n2_23_23;
wire n2_25_28;
wire n2_27_4;
wire n2_29_8;
wire n2_31_32;
wire VCC;
wire GND;
MUX2_LUT5 n4_ins15663 (
.I0(\reg_sr_d1[7] ),
.I1(\reg_sr_e1[7] ),
.S0(\ff_active[0] ),
.O(n4_17_12) 
);
MUX2_LUT5 n4_ins15664 (
.I0(\reg_sr_d1[6] ),
.I1(\reg_sr_e1[6] ),
.S0(\ff_active[0] ),
.O(n4_19_42) 
);
MUX2_LUT5 n4_ins15665 (
.I0(\reg_sr_d1[5] ),
.I1(\reg_sr_e1[5] ),
.S0(\ff_active[0] ),
.O(n4_21) 
);
MUX2_LUT5 n4_ins15666 (
.I0(\reg_sr_d1[4] ),
.I1(\reg_sr_e1[4] ),
.S0(\ff_active[0] ),
.O(n4_23_22) 
);
MUX2_LUT5 n4_ins15667 (
.I0(\reg_sr_d1[3] ),
.I1(\reg_sr_e1[3] ),
.S0(\ff_active[0] ),
.O(n4_25_27) 
);
MUX2_LUT5 n4_ins15668 (
.I0(\reg_sr_d1[2] ),
.I1(\reg_sr_e1[2] ),
.S0(\ff_active[0] ),
.O(n4_27) 
);
MUX2_LUT5 n4_ins15669 (
.I0(\reg_sr_d1[1] ),
.I1(\reg_sr_e1[1] ),
.S0(\ff_active[0] ),
.O(n4_29) 
);
MUX2_LUT5 n4_ins15670 (
.I0(\reg_sr_d1[0] ),
.I1(\reg_sr_e1[0] ),
.S0(\ff_active[0] ),
.O(n4_31_31) 
);
MUX2_LUT5 n2_ins15737 (
.I0(\reg_sr_b1[7] ),
.I1(\reg_sr_c1[7] ),
.S0(\ff_active[0] ),
.O(n2_17_13) 
);
MUX2_LUT5 n2_ins15738 (
.I0(\reg_sr_b1[6] ),
.I1(\reg_sr_c1[6] ),
.S0(\ff_active[0] ),
.O(n2_19_43) 
);
MUX2_LUT5 n2_ins15739 (
.I0(\reg_sr_b1[5] ),
.I1(\reg_sr_c1[5] ),
.S0(\ff_active[0] ),
.O(n2_21) 
);
MUX2_LUT5 n2_ins15740 (
.I0(\reg_sr_b1[4] ),
.I1(\reg_sr_c1[4] ),
.S0(\ff_active[0] ),
.O(n2_23_23) 
);
MUX2_LUT5 n2_ins15741 (
.I0(\reg_sr_b1[3] ),
.I1(\reg_sr_c1[3] ),
.S0(\ff_active[0] ),
.O(n2_25_28) 
);
MUX2_LUT5 n2_ins15742 (
.I0(\reg_sr_b1[2] ),
.I1(\reg_sr_c1[2] ),
.S0(\ff_active[0] ),
.O(n2_27_4) 
);
MUX2_LUT5 n2_ins15743 (
.I0(\reg_sr_b1[1] ),
.I1(\reg_sr_c1[1] ),
.S0(\ff_active[0] ),
.O(n2_29_8) 
);
MUX2_LUT5 n2_ins15744 (
.I0(\reg_sr_b1[0] ),
.I1(\reg_sr_c1[0] ),
.S0(\ff_active[0] ),
.O(n2_31_32) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_rr_selector  (\reg_rr_d1[7] ,\reg_rr_e1[7] ,\ff_active[0] ,\reg_rr_d1[6] ,\reg_rr_e1[6] ,\reg_rr_d1[5] ,\reg_rr_e1[5] ,\reg_rr_d1[4] ,\reg_rr_e1[4] ,\reg_rr_d1[3] ,\reg_rr_e1[3] ,\reg_rr_d1[2] ,\reg_rr_e1[2] ,\reg_rr_d1[1] ,\reg_rr_e1[1] ,\reg_rr_d1[0] ,\reg_rr_e1[0] ,\reg_rr_b1[7] ,\reg_rr_c1[7] ,\reg_rr_b1[6] ,\reg_rr_c1[6] ,\reg_rr_b1[5] ,\reg_rr_c1[5] ,\reg_rr_b1[4] ,\reg_rr_c1[4] ,\reg_rr_b1[3] ,\reg_rr_c1[3] ,\reg_rr_b1[2] ,\reg_rr_c1[2] ,\reg_rr_b1[1] ,\reg_rr_c1[1] ,\reg_rr_b1[0] ,\reg_rr_c1[0] ,n4_17_10,n4_19_44,n4_21_15,n4_23,n4_25_25,n4_27_29,n4_29_38,n4_31,n2_17_11,n2_19_45,n2_21_16,n2_23_19,n2_25_26,n2_27_30,n2_29_39,n2_31_5);
input \reg_rr_d1[7] ;
input \reg_rr_e1[7] ;
input \ff_active[0] ;
input \reg_rr_d1[6] ;
input \reg_rr_e1[6] ;
input \reg_rr_d1[5] ;
input \reg_rr_e1[5] ;
input \reg_rr_d1[4] ;
input \reg_rr_e1[4] ;
input \reg_rr_d1[3] ;
input \reg_rr_e1[3] ;
input \reg_rr_d1[2] ;
input \reg_rr_e1[2] ;
input \reg_rr_d1[1] ;
input \reg_rr_e1[1] ;
input \reg_rr_d1[0] ;
input \reg_rr_e1[0] ;
input \reg_rr_b1[7] ;
input \reg_rr_c1[7] ;
input \reg_rr_b1[6] ;
input \reg_rr_c1[6] ;
input \reg_rr_b1[5] ;
input \reg_rr_c1[5] ;
input \reg_rr_b1[4] ;
input \reg_rr_c1[4] ;
input \reg_rr_b1[3] ;
input \reg_rr_c1[3] ;
input \reg_rr_b1[2] ;
input \reg_rr_c1[2] ;
input \reg_rr_b1[1] ;
input \reg_rr_c1[1] ;
input \reg_rr_b1[0] ;
input \reg_rr_c1[0] ;
output n4_17_10;
output n4_19_44;
output n4_21_15;
output n4_23;
output n4_25_25;
output n4_27_29;
output n4_29_38;
output n4_31;
output n2_17_11;
output n2_19_45;
output n2_21_16;
output n2_23_19;
output n2_25_26;
output n2_27_30;
output n2_29_39;
output n2_31_5;
wire n4_17_10;
wire n4_19_44;
wire n4_21_15;
wire n4_23;
wire n4_25_25;
wire n4_27_29;
wire n4_29_38;
wire n4_31;
wire n2_17_11;
wire n2_19_45;
wire n2_21_16;
wire n2_23_19;
wire n2_25_26;
wire n2_27_30;
wire n2_29_39;
wire n2_31_5;
wire VCC;
wire GND;
MUX2_LUT5 n4_ins15671 (
.I0(\reg_rr_d1[7] ),
.I1(\reg_rr_e1[7] ),
.S0(\ff_active[0] ),
.O(n4_17_10) 
);
MUX2_LUT5 n4_ins15672 (
.I0(\reg_rr_d1[6] ),
.I1(\reg_rr_e1[6] ),
.S0(\ff_active[0] ),
.O(n4_19_44) 
);
MUX2_LUT5 n4_ins15673 (
.I0(\reg_rr_d1[5] ),
.I1(\reg_rr_e1[5] ),
.S0(\ff_active[0] ),
.O(n4_21_15) 
);
MUX2_LUT5 n4_ins15674 (
.I0(\reg_rr_d1[4] ),
.I1(\reg_rr_e1[4] ),
.S0(\ff_active[0] ),
.O(n4_23) 
);
MUX2_LUT5 n4_ins15675 (
.I0(\reg_rr_d1[3] ),
.I1(\reg_rr_e1[3] ),
.S0(\ff_active[0] ),
.O(n4_25_25) 
);
MUX2_LUT5 n4_ins15676 (
.I0(\reg_rr_d1[2] ),
.I1(\reg_rr_e1[2] ),
.S0(\ff_active[0] ),
.O(n4_27_29) 
);
MUX2_LUT5 n4_ins15677 (
.I0(\reg_rr_d1[1] ),
.I1(\reg_rr_e1[1] ),
.S0(\ff_active[0] ),
.O(n4_29_38) 
);
MUX2_LUT5 n4_ins15678 (
.I0(\reg_rr_d1[0] ),
.I1(\reg_rr_e1[0] ),
.S0(\ff_active[0] ),
.O(n4_31) 
);
MUX2_LUT5 n2_ins15745 (
.I0(\reg_rr_b1[7] ),
.I1(\reg_rr_c1[7] ),
.S0(\ff_active[0] ),
.O(n2_17_11) 
);
MUX2_LUT5 n2_ins15746 (
.I0(\reg_rr_b1[6] ),
.I1(\reg_rr_c1[6] ),
.S0(\ff_active[0] ),
.O(n2_19_45) 
);
MUX2_LUT5 n2_ins15747 (
.I0(\reg_rr_b1[5] ),
.I1(\reg_rr_c1[5] ),
.S0(\ff_active[0] ),
.O(n2_21_16) 
);
MUX2_LUT5 n2_ins15748 (
.I0(\reg_rr_b1[4] ),
.I1(\reg_rr_c1[4] ),
.S0(\ff_active[0] ),
.O(n2_23_19) 
);
MUX2_LUT5 n2_ins15749 (
.I0(\reg_rr_b1[3] ),
.I1(\reg_rr_c1[3] ),
.S0(\ff_active[0] ),
.O(n2_25_26) 
);
MUX2_LUT5 n2_ins15750 (
.I0(\reg_rr_b1[2] ),
.I1(\reg_rr_c1[2] ),
.S0(\ff_active[0] ),
.O(n2_27_30) 
);
MUX2_LUT5 n2_ins15751 (
.I0(\reg_rr_b1[1] ),
.I1(\reg_rr_c1[1] ),
.S0(\ff_active[0] ),
.O(n2_29_39) 
);
MUX2_LUT5 n2_ins15752 (
.I0(\reg_rr_b1[0] ),
.I1(\reg_rr_c1[0] ),
.S0(\ff_active[0] ),
.O(n2_31_5) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector  (\reg_sl_d1[5] ,\reg_sl_e1[5] ,\ff_active[0] ,\reg_sl_d1[4] ,\reg_sl_e1[4] ,\reg_sl_d1[3] ,\reg_sl_e1[3] ,\reg_sl_d1[2] ,\reg_sl_e1[2] ,\reg_sl_d1[1] ,\reg_sl_e1[1] ,\reg_sl_d1[0] ,\reg_sl_e1[0] ,\reg_sl_b1[5] ,\reg_sl_c1[5] ,\reg_sl_b1[4] ,\reg_sl_c1[4] ,\reg_sl_b1[3] ,\reg_sl_c1[3] ,\reg_sl_b1[2] ,\reg_sl_c1[2] ,\reg_sl_b1[1] ,\reg_sl_c1[1] ,\reg_sl_b1[0] ,\reg_sl_c1[0] ,n4_13,n4_15,n4_17_50,n4_19_36,n4_21_34,n4_23_48,n2_13,n2_15,n2_17_51,n2_19_37,n2_21_35,n2_23_49);
input \reg_sl_d1[5] ;
input \reg_sl_e1[5] ;
input \ff_active[0] ;
input \reg_sl_d1[4] ;
input \reg_sl_e1[4] ;
input \reg_sl_d1[3] ;
input \reg_sl_e1[3] ;
input \reg_sl_d1[2] ;
input \reg_sl_e1[2] ;
input \reg_sl_d1[1] ;
input \reg_sl_e1[1] ;
input \reg_sl_d1[0] ;
input \reg_sl_e1[0] ;
input \reg_sl_b1[5] ;
input \reg_sl_c1[5] ;
input \reg_sl_b1[4] ;
input \reg_sl_c1[4] ;
input \reg_sl_b1[3] ;
input \reg_sl_c1[3] ;
input \reg_sl_b1[2] ;
input \reg_sl_c1[2] ;
input \reg_sl_b1[1] ;
input \reg_sl_c1[1] ;
input \reg_sl_b1[0] ;
input \reg_sl_c1[0] ;
output n4_13;
output n4_15;
output n4_17_50;
output n4_19_36;
output n4_21_34;
output n4_23_48;
output n2_13;
output n2_15;
output n2_17_51;
output n2_19_37;
output n2_21_35;
output n2_23_49;
wire n4_13;
wire n4_15;
wire n4_17_50;
wire n4_19_36;
wire n4_21_34;
wire n4_23_48;
wire n2_13;
wire n2_15;
wire n2_17_51;
wire n2_19_37;
wire n2_21_35;
wire n2_23_49;
wire VCC;
wire GND;
MUX2_LUT5 n4_ins15679 (
.I0(\reg_sl_d1[5] ),
.I1(\reg_sl_e1[5] ),
.S0(\ff_active[0] ),
.O(n4_13) 
);
MUX2_LUT5 n4_ins15680 (
.I0(\reg_sl_d1[4] ),
.I1(\reg_sl_e1[4] ),
.S0(\ff_active[0] ),
.O(n4_15) 
);
MUX2_LUT5 n4_ins15681 (
.I0(\reg_sl_d1[3] ),
.I1(\reg_sl_e1[3] ),
.S0(\ff_active[0] ),
.O(n4_17_50) 
);
MUX2_LUT5 n4_ins15682 (
.I0(\reg_sl_d1[2] ),
.I1(\reg_sl_e1[2] ),
.S0(\ff_active[0] ),
.O(n4_19_36) 
);
MUX2_LUT5 n4_ins15683 (
.I0(\reg_sl_d1[1] ),
.I1(\reg_sl_e1[1] ),
.S0(\ff_active[0] ),
.O(n4_21_34) 
);
MUX2_LUT5 n4_ins15684 (
.I0(\reg_sl_d1[0] ),
.I1(\reg_sl_e1[0] ),
.S0(\ff_active[0] ),
.O(n4_23_48) 
);
MUX2_LUT5 n2_ins15753 (
.I0(\reg_sl_b1[5] ),
.I1(\reg_sl_c1[5] ),
.S0(\ff_active[0] ),
.O(n2_13) 
);
MUX2_LUT5 n2_ins15754 (
.I0(\reg_sl_b1[4] ),
.I1(\reg_sl_c1[4] ),
.S0(\ff_active[0] ),
.O(n2_15) 
);
MUX2_LUT5 n2_ins15755 (
.I0(\reg_sl_b1[3] ),
.I1(\reg_sl_c1[3] ),
.S0(\ff_active[0] ),
.O(n2_17_51) 
);
MUX2_LUT5 n2_ins15756 (
.I0(\reg_sl_b1[2] ),
.I1(\reg_sl_c1[2] ),
.S0(\ff_active[0] ),
.O(n2_19_37) 
);
MUX2_LUT5 n2_ins15757 (
.I0(\reg_sl_b1[1] ),
.I1(\reg_sl_c1[1] ),
.S0(\ff_active[0] ),
.O(n2_21_35) 
);
MUX2_LUT5 n2_ins15758 (
.I0(\reg_sl_b1[0] ),
.I1(\reg_sl_c1[0] ),
.S0(\ff_active[0] ),
.O(n2_23_49) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_key_release_selector  (ch_d1_key_release,ch_e1_key_release,\ff_active[0] ,ch_b1_key_release,ch_c1_key_release,n4_3,n2_3_33);
input ch_d1_key_release;
input ch_e1_key_release;
input \ff_active[0] ;
input ch_b1_key_release;
input ch_c1_key_release;
output n4_3;
output n2_3_33;
wire n4_3;
wire n2_3_33;
wire VCC;
wire GND;
MUX2_LUT5 n4_ins15685 (
.I0(ch_d1_key_release),
.I1(ch_e1_key_release),
.S0(\ff_active[0] ),
.O(n4_3) 
);
MUX2_LUT5 n2_ins15759 (
.I0(ch_b1_key_release),
.I1(ch_c1_key_release),
.S0(\ff_active[0] ),
.O(n2_3_33) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_key_off_selector  (ch_d1_key_off,ch_e1_key_off,\ff_active[0] ,ch_b1_key_off,ch_c1_key_off,n4,n2_3);
input ch_d1_key_off;
input ch_e1_key_off;
input \ff_active[0] ;
input ch_b1_key_off;
input ch_c1_key_off;
output n4;
output n2_3;
wire n4;
wire n2_3;
wire VCC;
wire GND;
MUX2_LUT5 n4_ins15686 (
.I0(ch_d1_key_off),
.I1(ch_e1_key_off),
.S0(\ff_active[0] ),
.O(n4) 
);
MUX2_LUT5 n2_ins15760 (
.I0(ch_b1_key_off),
.I1(ch_c1_key_off),
.S0(\ff_active[0] ),
.O(n2_3) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_ar_selector  (\reg_ar_b1[7] ,\reg_ar_c1[7] ,\ff_active[0] ,\reg_ar_b1[6] ,\reg_ar_c1[6] ,\reg_ar_b1[5] ,\reg_ar_c1[5] ,\reg_ar_b1[4] ,\reg_ar_c1[4] ,\reg_ar_b1[3] ,\reg_ar_c1[3] ,\reg_ar_b1[2] ,\reg_ar_c1[2] ,\reg_ar_b1[1] ,\reg_ar_c1[1] ,\reg_ar_b1[0] ,\reg_ar_c1[0] ,n2_17,n2_19,n2,n2_23,n2_25,n2_27,n2_29,n2_31);
input \reg_ar_b1[7] ;
input \reg_ar_c1[7] ;
input \ff_active[0] ;
input \reg_ar_b1[6] ;
input \reg_ar_c1[6] ;
input \reg_ar_b1[5] ;
input \reg_ar_c1[5] ;
input \reg_ar_b1[4] ;
input \reg_ar_c1[4] ;
input \reg_ar_b1[3] ;
input \reg_ar_c1[3] ;
input \reg_ar_b1[2] ;
input \reg_ar_c1[2] ;
input \reg_ar_b1[1] ;
input \reg_ar_c1[1] ;
input \reg_ar_b1[0] ;
input \reg_ar_c1[0] ;
output n2_17;
output n2_19;
output n2;
output n2_23;
output n2_25;
output n2_27;
output n2_29;
output n2_31;
wire n2_17;
wire n2_19;
wire n2;
wire n2_23;
wire n2_25;
wire n2_27;
wire n2_29;
wire n2_31;
wire VCC;
wire GND;
MUX2_LUT5 n2_ins15721 (
.I0(\reg_ar_b1[7] ),
.I1(\reg_ar_c1[7] ),
.S0(\ff_active[0] ),
.O(n2_17) 
);
MUX2_LUT5 n2_ins15722 (
.I0(\reg_ar_b1[6] ),
.I1(\reg_ar_c1[6] ),
.S0(\ff_active[0] ),
.O(n2_19) 
);
MUX2_LUT5 n2_ins15723 (
.I0(\reg_ar_b1[5] ),
.I1(\reg_ar_c1[5] ),
.S0(\ff_active[0] ),
.O(n2) 
);
MUX2_LUT5 n2_ins15724 (
.I0(\reg_ar_b1[4] ),
.I1(\reg_ar_c1[4] ),
.S0(\ff_active[0] ),
.O(n2_23) 
);
MUX2_LUT5 n2_ins15725 (
.I0(\reg_ar_b1[3] ),
.I1(\reg_ar_c1[3] ),
.S0(\ff_active[0] ),
.O(n2_25) 
);
MUX2_LUT5 n2_ins15726 (
.I0(\reg_ar_b1[2] ),
.I1(\reg_ar_c1[2] ),
.S0(\ff_active[0] ),
.O(n2_27) 
);
MUX2_LUT5 n2_ins15727 (
.I0(\reg_ar_b1[1] ),
.I1(\reg_ar_c1[1] ),
.S0(\ff_active[0] ),
.O(n2_29) 
);
MUX2_LUT5 n2_ins15728 (
.I0(\reg_ar_b1[0] ),
.I1(\reg_ar_c1[0] ),
.S0(\ff_active[0] ),
.O(n2_31) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector  (o,\ff_level_d[6]_3 ,o_607,\ff_level_a[1]_3 ,\ff_level_a[0]_3 ,\ff_level_a[6]_3 ,\ff_level_e[6]_3 ,\ff_active[2] ,\w_sram_a0[9] ,\ff_level_b[6]_3 ,\ff_level_c[6]_3 ,\ff_active[0] ,o_39,\ff_level_d[5]_3 ,\ff_level_e[5]_3 ,\ff_level_d[4]_3 ,\ff_level_e[4]_3 ,\ff_level_d[3]_3 ,\ff_level_e[3]_3 ,\ff_level_d[2]_3 ,\ff_level_e[2]_3 ,\ff_level_d[1]_3 ,\ff_level_e[1]_3 ,\w_sram_a0[7] ,\ff_level_b[1]_3 ,\ff_level_c[1]_3 ,\ff_level_d[0]_3 ,\ff_level_e[0]_3 ,\ff_level_b[0]_3 ,\ff_level_c[0]_3 ,\ff_level_b[5]_3 ,\ff_active[1] ,\ff_level_c[5]_3 ,\ff_level_a[5]_3 ,\ff_level_b[4]_3 ,\ff_level_c[4]_3 ,\ff_level_a[4]_3 ,\ff_level_b[3]_3 ,\ff_level_c[3]_3 ,\ff_level_a[3]_3 ,\ff_level_b[2]_3 ,\ff_level_c[2]_3 ,\ff_level_a[2]_3 ,o_15_0,o_25,o_27,o_89_1,o_91,o_93,o_95);
input o;
input \ff_level_d[6]_3 ;
input o_607;
input \ff_level_a[1]_3 ;
input \ff_level_a[0]_3 ;
input \ff_level_a[6]_3 ;
input \ff_level_e[6]_3 ;
input \ff_active[2] ;
input \w_sram_a0[9] ;
input \ff_level_b[6]_3 ;
input \ff_level_c[6]_3 ;
input \ff_active[0] ;
input o_39;
input \ff_level_d[5]_3 ;
input \ff_level_e[5]_3 ;
input \ff_level_d[4]_3 ;
input \ff_level_e[4]_3 ;
input \ff_level_d[3]_3 ;
input \ff_level_e[3]_3 ;
input \ff_level_d[2]_3 ;
input \ff_level_e[2]_3 ;
input \ff_level_d[1]_3 ;
input \ff_level_e[1]_3 ;
input \w_sram_a0[7] ;
input \ff_level_b[1]_3 ;
input \ff_level_c[1]_3 ;
input \ff_level_d[0]_3 ;
input \ff_level_e[0]_3 ;
input \ff_level_b[0]_3 ;
input \ff_level_c[0]_3 ;
input \ff_level_b[5]_3 ;
input \ff_active[1] ;
input \ff_level_c[5]_3 ;
input \ff_level_a[5]_3 ;
input \ff_level_b[4]_3 ;
input \ff_level_c[4]_3 ;
input \ff_level_a[4]_3 ;
input \ff_level_b[3]_3 ;
input \ff_level_c[3]_3 ;
input \ff_level_a[3]_3 ;
input \ff_level_b[2]_3 ;
input \ff_level_c[2]_3 ;
input \ff_level_a[2]_3 ;
output o_15_0;
output o_25;
output o_27;
output o_89_1;
output o_91;
output o_93;
output o_95;
wire o_15_0;
wire o_25;
wire o_27;
wire o_29_225;
wire o_31_226;
wire o_33_230;
wire o_37_231;
wire o_41_232;
wire o_45_233;
wire o_49_227;
wire o_51_228;
wire o_53_229;
wire o_55;
wire o_65_234;
wire o_67;
wire o_69;
wire o_71_235;
wire o_73_236;
wire o_75_237;
wire o_77_238;
wire o_79_239;
wire o_81_240;
wire o_83_241;
wire o_85_242;
wire o_87_243;
wire o_89_1;
wire o_91;
wire o_93;
wire o_95;
wire VCC;
wire GND;
LUT4 o_ins15911 (
.I0(o),
.I1(\ff_level_d[6]_3 ),
.I2(o_29_225),
.I3(o_31_226),
.F(o_15_0) 
);
defparam o_ins15911.INIT=16'hFFF8;
LUT4 o_ins15916 (
.I0(o_607),
.I1(\ff_level_a[1]_3 ),
.I2(o_49_227),
.I3(o_51_228),
.F(o_25) 
);
defparam o_ins15916.INIT=16'hFFF8;
LUT4 o_ins15917 (
.I0(o_607),
.I1(\ff_level_a[0]_3 ),
.I2(o_53_229),
.I3(o_55),
.F(o_27) 
);
defparam o_ins15917.INIT=16'hFFF8;
LUT4 o_ins16729 (
.I0(\ff_level_a[6]_3 ),
.I1(\ff_level_e[6]_3 ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(o_29_225) 
);
defparam o_ins16729.INIT=16'hCA00;
LUT4 o_ins16730 (
.I0(\ff_level_b[6]_3 ),
.I1(\ff_level_c[6]_3 ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(o_31_226) 
);
defparam o_ins16730.INIT=16'hCA00;
LUT3 o_ins16731 (
.I0(\ff_level_d[5]_3 ),
.I1(\ff_level_e[5]_3 ),
.I2(\ff_active[0] ),
.F(o_33_230) 
);
defparam o_ins16731.INIT=8'h35;
LUT3 o_ins16733 (
.I0(\ff_level_d[4]_3 ),
.I1(\ff_level_e[4]_3 ),
.I2(\ff_active[0] ),
.F(o_37_231) 
);
defparam o_ins16733.INIT=8'h35;
LUT3 o_ins16735 (
.I0(\ff_level_d[3]_3 ),
.I1(\ff_level_e[3]_3 ),
.I2(\ff_active[0] ),
.F(o_41_232) 
);
defparam o_ins16735.INIT=8'h35;
LUT3 o_ins16737 (
.I0(\ff_level_d[2]_3 ),
.I1(\ff_level_e[2]_3 ),
.I2(\ff_active[0] ),
.F(o_45_233) 
);
defparam o_ins16737.INIT=8'h35;
LUT4 o_ins16739 (
.I0(\ff_level_d[1]_3 ),
.I1(\ff_level_e[1]_3 ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(o_49_227) 
);
defparam o_ins16739.INIT=16'hCA00;
LUT4 o_ins16740 (
.I0(\ff_level_b[1]_3 ),
.I1(\ff_level_c[1]_3 ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(o_51_228) 
);
defparam o_ins16740.INIT=16'hCA00;
LUT4 o_ins16741 (
.I0(\ff_level_d[0]_3 ),
.I1(\ff_level_e[0]_3 ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(o_53_229) 
);
defparam o_ins16741.INIT=16'hCA00;
LUT4 o_ins16742 (
.I0(\ff_level_b[0]_3 ),
.I1(\ff_level_c[0]_3 ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(o_55) 
);
defparam o_ins16742.INIT=16'hCA00;
LUT3 o_ins17743 (
.I0(\ff_active[2] ),
.I1(\ff_level_b[5]_3 ),
.I2(\ff_active[1] ),
.F(o_65_234) 
);
defparam o_ins17743.INIT=8'h40;
LUT4 o_ins17744 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_level_c[5]_3 ),
.I3(\ff_level_a[5]_3 ),
.F(o_67) 
);
defparam o_ins17744.INIT=16'h5140;
MUX2_LUT5 o_ins17745 (
.I0(o_65_234),
.I1(o_67),
.S0(\ff_active[0] ),
.O(o_69) 
);
LUT3 o_ins17746 (
.I0(\ff_active[2] ),
.I1(\ff_level_b[4]_3 ),
.I2(\ff_active[1] ),
.F(o_71_235) 
);
defparam o_ins17746.INIT=8'h40;
LUT4 o_ins17747 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_level_c[4]_3 ),
.I3(\ff_level_a[4]_3 ),
.F(o_73_236) 
);
defparam o_ins17747.INIT=16'h5140;
MUX2_LUT5 o_ins17748 (
.I0(o_71_235),
.I1(o_73_236),
.S0(\ff_active[0] ),
.O(o_75_237) 
);
LUT3 o_ins17749 (
.I0(\ff_active[2] ),
.I1(\ff_level_b[3]_3 ),
.I2(\ff_active[1] ),
.F(o_77_238) 
);
defparam o_ins17749.INIT=8'h40;
LUT4 o_ins17750 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_level_c[3]_3 ),
.I3(\ff_level_a[3]_3 ),
.F(o_79_239) 
);
defparam o_ins17750.INIT=16'h5140;
MUX2_LUT5 o_ins17751 (
.I0(o_77_238),
.I1(o_79_239),
.S0(\ff_active[0] ),
.O(o_81_240) 
);
LUT3 o_ins17752 (
.I0(\ff_active[2] ),
.I1(\ff_level_b[2]_3 ),
.I2(\ff_active[1] ),
.F(o_83_241) 
);
defparam o_ins17752.INIT=8'h40;
LUT4 o_ins17753 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_level_c[2]_3 ),
.I3(\ff_level_a[2]_3 ),
.F(o_85_242) 
);
defparam o_ins17753.INIT=16'h5140;
MUX2_LUT5 o_ins17754 (
.I0(o_83_241),
.I1(o_85_242),
.S0(\ff_active[0] ),
.O(o_87_243) 
);
LUT4 o_ins17975 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(o_45_233),
.I3(o_87_243),
.F(o_89_1) 
);
defparam o_ins17975.INIT=16'hFF04;
LUT4 o_ins17976 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(o_41_232),
.I3(o_81_240),
.F(o_91) 
);
defparam o_ins17976.INIT=16'hFF04;
LUT4 o_ins17977 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(o_37_231),
.I3(o_75_237),
.F(o_93) 
);
defparam o_ins17977.INIT=16'hFF04;
LUT4 o_ins17978 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(o_33_230),
.I3(o_69),
.F(o_95) 
);
defparam o_ins17978.INIT=16'hFF04;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1  (clk_3,n118,n84,o_607,o_603,n311,o,reg_wts_enable,\ff_active[1] ,\ff_active[2] ,o_39,\ff_active[0] ,ff_ch_d1_key_on,ch_d0_key_on,ff_reg_clone_key_d1,\wave_address_out[0] ,\w_sram_a0[9] ,\w_sram_a0[7] ,\ff_reg_ar_a1[5] ,\reg_ar_a0[5] ,ff_reg_clone_adsr_a1,\ff_reg_ar_d1[5] ,\ff_reg_ar_a1[4] ,\reg_ar_a0[4] ,\ff_reg_ar_d1[4] ,\ff_reg_ar_a1[3] ,\reg_ar_a0[3] ,\ff_reg_ar_d1[3] ,\ff_reg_ar_a1[2] ,\reg_ar_a0[2] ,\ff_reg_ar_d1[2] ,\ff_reg_ar_a1[1] ,\reg_ar_a0[1] ,\ff_reg_ar_d1[1] ,\ff_reg_ar_a1[0] ,\reg_ar_a0[0] ,\ff_reg_ar_d1[0] ,ff_ch_a1_key_off,ch_a0_key_off,ff_reg_clone_key_a1,ff_ch_e1_key_on,ch_e0_key_on,ff_reg_clone_key_e1,ff_ch_b1_key_on,ch_b0_key_on,ff_reg_clone_key_b1,ff_ch_c1_key_on,ch_c0_key_on,ff_reg_clone_key_c1,\ff_reg_sr_a1[5] ,\reg_sr_a0[5] ,\ff_reg_sr_a1[2] ,\reg_sr_a0[2] ,\reg_ar_a0[7] ,\ff_reg_ar_a1[7] ,\ff_reg_ar_d1[7] ,\ff_reg_ar_a1[6] ,\reg_ar_a0[6] ,\ff_reg_ar_d1[6] ,ff_reg_clone_adsr_d1,\ff_reg_ar_e1[5] ,\reg_ar_e0[5] ,ff_reg_clone_adsr_e1,\ff_reg_ar_e1[4] ,\reg_ar_e0[4] ,\ff_reg_ar_e1[3] ,\reg_ar_e0[3] ,\ff_reg_ar_e1[2] ,\reg_ar_e0[2] ,\ff_reg_ar_e1[1] ,\reg_ar_e0[1] ,\ff_reg_ar_e1[0] ,\reg_ar_e0[0] ,\ff_reg_rr_a1[0] ,\reg_rr_a0[0] ,\ff_reg_dr_a1[0] ,\reg_dr_a0[0] ,\ff_reg_sr_a1[1] ,\reg_sr_a0[1] ,\ff_reg_sr_a1[7] ,\reg_sr_a0[7] ,\ff_reg_sr_a1[4] ,\reg_sr_a0[4] ,\ff_reg_sr_a1[3] ,\reg_sr_a0[3] ,\ff_reg_rr_a1[2] ,\reg_rr_a0[2] ,\reg_ar_e0[7] ,\ff_reg_ar_e1[7] ,\ff_reg_ar_e1[6] ,\reg_ar_e0[6] ,\ff_reg_sr_a1[0] ,\reg_sr_a0[0] ,ff_ch_a1_key_release,ch_a0_key_release,\ff_reg_sl_a1[5] ,\reg_sl_a0[5] ,\ff_reg_sr_a1[6] ,\reg_sr_a0[6] ,\ff_reg_rr_a1[6] ,\reg_rr_a0[6] ,\ff_reg_dr_a1[7] ,\reg_dr_a0[7] ,\ff_reg_rr_a1[7] ,\reg_rr_a0[7] ,\ff_reg_dr_a1[6] ,\reg_dr_a0[6] ,\ff_reg_rr_a1[5] ,\reg_rr_a0[5] ,\ff_reg_dr_a1[5] ,\reg_dr_a0[5] ,\ff_reg_rr_a1[4] ,\reg_rr_a0[4] ,\ff_reg_dr_a1[4] ,\reg_dr_a0[4] ,\ff_reg_dr_a1[3] ,\reg_dr_a0[3] ,\ff_reg_rr_a1[3] ,\reg_rr_a0[3] ,\ff_reg_sl_a1[1] ,\reg_sl_a0[1] ,\ff_reg_sl_a1[2] ,\reg_sl_a0[2] ,\ff_reg_sl_a1[4] ,\reg_sl_a0[4] ,\ff_reg_rr_a1[1] ,\reg_rr_a0[1] ,\ff_reg_dr_a1[1] ,\reg_dr_a0[1] ,\ff_reg_dr_a1[2] ,\reg_dr_a0[2] ,\ff_reg_sl_a1[0] ,\reg_sl_a0[0] ,\ff_reg_sl_a1[3] ,\reg_sl_a0[3] ,\reg_dr_d1[7] ,\reg_dr_e1[7] ,\reg_dr_d1[6] ,\reg_dr_e1[6] ,\reg_dr_d1[5] ,\reg_dr_e1[5] ,\reg_dr_d1[4] ,\reg_dr_e1[4] ,\reg_dr_d1[3] ,\reg_dr_e1[3] ,\reg_dr_d1[2] ,\reg_dr_e1[2] ,\reg_dr_d1[1] ,\reg_dr_e1[1] ,\reg_dr_d1[0] ,\reg_dr_e1[0] ,\reg_dr_b1[7] ,\reg_dr_c1[7] ,\reg_dr_b1[6] ,\reg_dr_c1[6] ,\reg_dr_b1[5] ,\reg_dr_c1[5] ,\reg_dr_b1[4] ,\reg_dr_c1[4] ,\reg_dr_b1[3] ,\reg_dr_c1[3] ,\reg_dr_b1[2] ,\reg_dr_c1[2] ,\reg_dr_b1[1] ,\reg_dr_c1[1] ,\reg_dr_b1[0] ,\reg_dr_c1[0] ,\reg_sr_d1[7] ,\reg_sr_e1[7] ,\reg_sr_d1[6] ,\reg_sr_e1[6] ,\reg_sr_d1[5] ,\reg_sr_e1[5] ,\reg_sr_d1[4] ,\reg_sr_e1[4] ,\reg_sr_d1[3] ,\reg_sr_e1[3] ,\reg_sr_d1[2] ,\reg_sr_e1[2] ,\reg_sr_d1[1] ,\reg_sr_e1[1] ,\reg_sr_d1[0] ,\reg_sr_e1[0] ,\reg_sr_b1[7] ,\reg_sr_c1[7] ,\reg_sr_b1[6] ,\reg_sr_c1[6] ,\reg_sr_b1[5] ,\reg_sr_c1[5] ,\reg_sr_b1[4] ,\reg_sr_c1[4] ,\reg_sr_b1[3] ,\reg_sr_c1[3] ,\reg_sr_b1[2] ,\reg_sr_c1[2] ,\reg_sr_b1[1] ,\reg_sr_c1[1] ,\reg_sr_b1[0] ,\reg_sr_c1[0] ,\reg_rr_d1[7] ,\reg_rr_e1[7] ,\reg_rr_d1[6] ,\reg_rr_e1[6] ,\reg_rr_d1[5] ,\reg_rr_e1[5] ,\reg_rr_d1[4] ,\reg_rr_e1[4] ,\reg_rr_d1[3] ,\reg_rr_e1[3] ,\reg_rr_d1[2] ,\reg_rr_e1[2] ,\reg_rr_d1[1] ,\reg_rr_e1[1] ,\reg_rr_d1[0] ,\reg_rr_e1[0] ,\reg_rr_b1[7] ,\reg_rr_c1[7] ,\reg_rr_b1[6] ,\reg_rr_c1[6] ,\reg_rr_b1[5] ,\reg_rr_c1[5] ,\reg_rr_b1[4] ,\reg_rr_c1[4] ,\reg_rr_b1[3] ,\reg_rr_c1[3] ,\reg_rr_b1[2] ,\reg_rr_c1[2] ,\reg_rr_b1[1] ,\reg_rr_c1[1] ,\reg_rr_b1[0] ,\reg_rr_c1[0] ,\reg_sl_d1[5] ,\reg_sl_e1[5] ,\reg_sl_d1[4] ,\reg_sl_e1[4] ,\reg_sl_d1[3] ,\reg_sl_e1[3] ,\reg_sl_d1[2] ,\reg_sl_e1[2] ,\reg_sl_d1[1] ,\reg_sl_e1[1] ,\reg_sl_d1[0] ,\reg_sl_e1[0] ,\reg_sl_b1[5] ,\reg_sl_c1[5] ,\reg_sl_b1[4] ,\reg_sl_c1[4] ,\reg_sl_b1[3] ,\reg_sl_c1[3] ,\reg_sl_b1[2] ,\reg_sl_c1[2] ,\reg_sl_b1[1] ,\reg_sl_c1[1] ,\reg_sl_b1[0] ,\reg_sl_c1[0] ,ch_d1_key_release,ch_e1_key_release,ch_b1_key_release,ch_c1_key_release,ch_d1_key_off,ch_e1_key_off,ch_b1_key_off,ch_c1_key_off,\reg_ar_b1[7] ,\reg_ar_c1[7] ,\reg_ar_b1[6] ,\reg_ar_c1[6] ,\reg_ar_b1[5] ,\reg_ar_c1[5] ,\reg_ar_b1[4] ,\reg_ar_c1[4] ,\reg_ar_b1[3] ,\reg_ar_c1[3] ,\reg_ar_b1[2] ,\reg_ar_c1[2] ,\reg_ar_b1[1] ,\reg_ar_c1[1] ,\reg_ar_b1[0] ,\reg_ar_c1[0] ,\w_state_out[0]_5 ,\counter_out[19] ,\counter_out[19]_37 ,\counter_out[19]_39 ,\counter_out[19]_41 ,o_15_0,o_25,o_27,o_89_1,o_91,o_93,o_95);
input clk_3;
input n118;
input n84;
input o_607;
input o_603;
input n311;
input o;
input reg_wts_enable;
input \ff_active[1] ;
input \ff_active[2] ;
input o_39;
input \ff_active[0] ;
input ff_ch_d1_key_on;
input ch_d0_key_on;
input ff_reg_clone_key_d1;
input \wave_address_out[0] ;
input \w_sram_a0[9] ;
input \w_sram_a0[7] ;
input \ff_reg_ar_a1[5] ;
input \reg_ar_a0[5] ;
input ff_reg_clone_adsr_a1;
input \ff_reg_ar_d1[5] ;
input \ff_reg_ar_a1[4] ;
input \reg_ar_a0[4] ;
input \ff_reg_ar_d1[4] ;
input \ff_reg_ar_a1[3] ;
input \reg_ar_a0[3] ;
input \ff_reg_ar_d1[3] ;
input \ff_reg_ar_a1[2] ;
input \reg_ar_a0[2] ;
input \ff_reg_ar_d1[2] ;
input \ff_reg_ar_a1[1] ;
input \reg_ar_a0[1] ;
input \ff_reg_ar_d1[1] ;
input \ff_reg_ar_a1[0] ;
input \reg_ar_a0[0] ;
input \ff_reg_ar_d1[0] ;
input ff_ch_a1_key_off;
input ch_a0_key_off;
input ff_reg_clone_key_a1;
input ff_ch_e1_key_on;
input ch_e0_key_on;
input ff_reg_clone_key_e1;
input ff_ch_b1_key_on;
input ch_b0_key_on;
input ff_reg_clone_key_b1;
input ff_ch_c1_key_on;
input ch_c0_key_on;
input ff_reg_clone_key_c1;
input \ff_reg_sr_a1[5] ;
input \reg_sr_a0[5] ;
input \ff_reg_sr_a1[2] ;
input \reg_sr_a0[2] ;
input \reg_ar_a0[7] ;
input \ff_reg_ar_a1[7] ;
input \ff_reg_ar_d1[7] ;
input \ff_reg_ar_a1[6] ;
input \reg_ar_a0[6] ;
input \ff_reg_ar_d1[6] ;
input ff_reg_clone_adsr_d1;
input \ff_reg_ar_e1[5] ;
input \reg_ar_e0[5] ;
input ff_reg_clone_adsr_e1;
input \ff_reg_ar_e1[4] ;
input \reg_ar_e0[4] ;
input \ff_reg_ar_e1[3] ;
input \reg_ar_e0[3] ;
input \ff_reg_ar_e1[2] ;
input \reg_ar_e0[2] ;
input \ff_reg_ar_e1[1] ;
input \reg_ar_e0[1] ;
input \ff_reg_ar_e1[0] ;
input \reg_ar_e0[0] ;
input \ff_reg_rr_a1[0] ;
input \reg_rr_a0[0] ;
input \ff_reg_dr_a1[0] ;
input \reg_dr_a0[0] ;
input \ff_reg_sr_a1[1] ;
input \reg_sr_a0[1] ;
input \ff_reg_sr_a1[7] ;
input \reg_sr_a0[7] ;
input \ff_reg_sr_a1[4] ;
input \reg_sr_a0[4] ;
input \ff_reg_sr_a1[3] ;
input \reg_sr_a0[3] ;
input \ff_reg_rr_a1[2] ;
input \reg_rr_a0[2] ;
input \reg_ar_e0[7] ;
input \ff_reg_ar_e1[7] ;
input \ff_reg_ar_e1[6] ;
input \reg_ar_e0[6] ;
input \ff_reg_sr_a1[0] ;
input \reg_sr_a0[0] ;
input ff_ch_a1_key_release;
input ch_a0_key_release;
input \ff_reg_sl_a1[5] ;
input \reg_sl_a0[5] ;
input \ff_reg_sr_a1[6] ;
input \reg_sr_a0[6] ;
input \ff_reg_rr_a1[6] ;
input \reg_rr_a0[6] ;
input \ff_reg_dr_a1[7] ;
input \reg_dr_a0[7] ;
input \ff_reg_rr_a1[7] ;
input \reg_rr_a0[7] ;
input \ff_reg_dr_a1[6] ;
input \reg_dr_a0[6] ;
input \ff_reg_rr_a1[5] ;
input \reg_rr_a0[5] ;
input \ff_reg_dr_a1[5] ;
input \reg_dr_a0[5] ;
input \ff_reg_rr_a1[4] ;
input \reg_rr_a0[4] ;
input \ff_reg_dr_a1[4] ;
input \reg_dr_a0[4] ;
input \ff_reg_dr_a1[3] ;
input \reg_dr_a0[3] ;
input \ff_reg_rr_a1[3] ;
input \reg_rr_a0[3] ;
input \ff_reg_sl_a1[1] ;
input \reg_sl_a0[1] ;
input \ff_reg_sl_a1[2] ;
input \reg_sl_a0[2] ;
input \ff_reg_sl_a1[4] ;
input \reg_sl_a0[4] ;
input \ff_reg_rr_a1[1] ;
input \reg_rr_a0[1] ;
input \ff_reg_dr_a1[1] ;
input \reg_dr_a0[1] ;
input \ff_reg_dr_a1[2] ;
input \reg_dr_a0[2] ;
input \ff_reg_sl_a1[0] ;
input \reg_sl_a0[0] ;
input \ff_reg_sl_a1[3] ;
input \reg_sl_a0[3] ;
input \reg_dr_d1[7] ;
input \reg_dr_e1[7] ;
input \reg_dr_d1[6] ;
input \reg_dr_e1[6] ;
input \reg_dr_d1[5] ;
input \reg_dr_e1[5] ;
input \reg_dr_d1[4] ;
input \reg_dr_e1[4] ;
input \reg_dr_d1[3] ;
input \reg_dr_e1[3] ;
input \reg_dr_d1[2] ;
input \reg_dr_e1[2] ;
input \reg_dr_d1[1] ;
input \reg_dr_e1[1] ;
input \reg_dr_d1[0] ;
input \reg_dr_e1[0] ;
input \reg_dr_b1[7] ;
input \reg_dr_c1[7] ;
input \reg_dr_b1[6] ;
input \reg_dr_c1[6] ;
input \reg_dr_b1[5] ;
input \reg_dr_c1[5] ;
input \reg_dr_b1[4] ;
input \reg_dr_c1[4] ;
input \reg_dr_b1[3] ;
input \reg_dr_c1[3] ;
input \reg_dr_b1[2] ;
input \reg_dr_c1[2] ;
input \reg_dr_b1[1] ;
input \reg_dr_c1[1] ;
input \reg_dr_b1[0] ;
input \reg_dr_c1[0] ;
input \reg_sr_d1[7] ;
input \reg_sr_e1[7] ;
input \reg_sr_d1[6] ;
input \reg_sr_e1[6] ;
input \reg_sr_d1[5] ;
input \reg_sr_e1[5] ;
input \reg_sr_d1[4] ;
input \reg_sr_e1[4] ;
input \reg_sr_d1[3] ;
input \reg_sr_e1[3] ;
input \reg_sr_d1[2] ;
input \reg_sr_e1[2] ;
input \reg_sr_d1[1] ;
input \reg_sr_e1[1] ;
input \reg_sr_d1[0] ;
input \reg_sr_e1[0] ;
input \reg_sr_b1[7] ;
input \reg_sr_c1[7] ;
input \reg_sr_b1[6] ;
input \reg_sr_c1[6] ;
input \reg_sr_b1[5] ;
input \reg_sr_c1[5] ;
input \reg_sr_b1[4] ;
input \reg_sr_c1[4] ;
input \reg_sr_b1[3] ;
input \reg_sr_c1[3] ;
input \reg_sr_b1[2] ;
input \reg_sr_c1[2] ;
input \reg_sr_b1[1] ;
input \reg_sr_c1[1] ;
input \reg_sr_b1[0] ;
input \reg_sr_c1[0] ;
input \reg_rr_d1[7] ;
input \reg_rr_e1[7] ;
input \reg_rr_d1[6] ;
input \reg_rr_e1[6] ;
input \reg_rr_d1[5] ;
input \reg_rr_e1[5] ;
input \reg_rr_d1[4] ;
input \reg_rr_e1[4] ;
input \reg_rr_d1[3] ;
input \reg_rr_e1[3] ;
input \reg_rr_d1[2] ;
input \reg_rr_e1[2] ;
input \reg_rr_d1[1] ;
input \reg_rr_e1[1] ;
input \reg_rr_d1[0] ;
input \reg_rr_e1[0] ;
input \reg_rr_b1[7] ;
input \reg_rr_c1[7] ;
input \reg_rr_b1[6] ;
input \reg_rr_c1[6] ;
input \reg_rr_b1[5] ;
input \reg_rr_c1[5] ;
input \reg_rr_b1[4] ;
input \reg_rr_c1[4] ;
input \reg_rr_b1[3] ;
input \reg_rr_c1[3] ;
input \reg_rr_b1[2] ;
input \reg_rr_c1[2] ;
input \reg_rr_b1[1] ;
input \reg_rr_c1[1] ;
input \reg_rr_b1[0] ;
input \reg_rr_c1[0] ;
input \reg_sl_d1[5] ;
input \reg_sl_e1[5] ;
input \reg_sl_d1[4] ;
input \reg_sl_e1[4] ;
input \reg_sl_d1[3] ;
input \reg_sl_e1[3] ;
input \reg_sl_d1[2] ;
input \reg_sl_e1[2] ;
input \reg_sl_d1[1] ;
input \reg_sl_e1[1] ;
input \reg_sl_d1[0] ;
input \reg_sl_e1[0] ;
input \reg_sl_b1[5] ;
input \reg_sl_c1[5] ;
input \reg_sl_b1[4] ;
input \reg_sl_c1[4] ;
input \reg_sl_b1[3] ;
input \reg_sl_c1[3] ;
input \reg_sl_b1[2] ;
input \reg_sl_c1[2] ;
input \reg_sl_b1[1] ;
input \reg_sl_c1[1] ;
input \reg_sl_b1[0] ;
input \reg_sl_c1[0] ;
input ch_d1_key_release;
input ch_e1_key_release;
input ch_b1_key_release;
input ch_c1_key_release;
input ch_d1_key_off;
input ch_e1_key_off;
input ch_b1_key_off;
input ch_c1_key_off;
input \reg_ar_b1[7] ;
input \reg_ar_c1[7] ;
input \reg_ar_b1[6] ;
input \reg_ar_c1[6] ;
input \reg_ar_b1[5] ;
input \reg_ar_c1[5] ;
input \reg_ar_b1[4] ;
input \reg_ar_c1[4] ;
input \reg_ar_b1[3] ;
input \reg_ar_c1[3] ;
input \reg_ar_b1[2] ;
input \reg_ar_c1[2] ;
input \reg_ar_b1[1] ;
input \reg_ar_c1[1] ;
input \reg_ar_b1[0] ;
input \reg_ar_c1[0] ;
output \w_state_out[0]_5 ;
output \counter_out[19] ;
output \counter_out[19]_37 ;
output \counter_out[19]_39 ;
output \counter_out[19]_41 ;
output o_15_0;
output o_25;
output o_27;
output o_89_1;
output o_91;
output o_93;
output o_95;
wire \ff_state_a[1]_3 ;
wire \ff_state_a[0]_3 ;
wire \ff_counter_a[19]_3 ;
wire \ff_counter_a[18]_3 ;
wire \ff_counter_a[17]_3 ;
wire \ff_counter_a[16]_3 ;
wire \ff_counter_a[15]_3 ;
wire \ff_counter_a[14]_3 ;
wire \ff_counter_a[13]_3 ;
wire \ff_counter_a[12]_3 ;
wire \ff_counter_a[11]_3 ;
wire \ff_counter_a[10]_3 ;
wire \ff_counter_a[9]_3 ;
wire \ff_counter_a[8]_3 ;
wire \ff_counter_a[7]_3 ;
wire \ff_counter_a[6]_3 ;
wire \ff_counter_a[5]_3 ;
wire \ff_counter_a[4]_3 ;
wire \ff_counter_a[3]_3 ;
wire \ff_counter_a[2]_3 ;
wire \ff_counter_a[1]_3 ;
wire \ff_counter_a[0]_3 ;
wire \ff_level_a[6]_3 ;
wire \ff_level_a[5]_3 ;
wire \ff_level_a[4]_3 ;
wire \ff_level_a[3]_3 ;
wire \ff_level_a[2]_3 ;
wire \ff_level_a[1]_3 ;
wire \ff_level_a[0]_3 ;
wire \ff_state_b[2]_3 ;
wire \ff_state_b[1]_3 ;
wire \ff_state_b[0]_3 ;
wire \ff_counter_b[19]_3 ;
wire \ff_counter_b[18]_3 ;
wire \ff_counter_b[17]_3 ;
wire \ff_counter_b[16]_3 ;
wire \ff_counter_b[15]_3 ;
wire \ff_counter_b[14]_3 ;
wire \ff_counter_b[13]_3 ;
wire \ff_counter_b[12]_3 ;
wire \ff_counter_b[11]_3 ;
wire \ff_counter_b[10]_3 ;
wire \ff_counter_b[9]_3 ;
wire \ff_counter_b[8]_3 ;
wire \ff_counter_b[7]_3 ;
wire \ff_counter_b[6]_3 ;
wire \ff_counter_b[5]_3 ;
wire \ff_counter_b[4]_3 ;
wire \ff_counter_b[3]_3 ;
wire \ff_counter_b[2]_3 ;
wire \ff_counter_b[1]_3 ;
wire \ff_counter_b[0]_3 ;
wire \ff_level_b[6]_3 ;
wire \ff_level_b[5]_3 ;
wire \ff_level_b[4]_3 ;
wire \ff_level_b[3]_3 ;
wire \ff_level_b[2]_3 ;
wire \ff_level_b[1]_3 ;
wire \ff_level_b[0]_3 ;
wire \ff_state_c[2]_3 ;
wire \ff_state_c[1]_3 ;
wire \ff_state_c[0]_3 ;
wire \ff_counter_c[19]_3 ;
wire \ff_counter_c[18]_3 ;
wire \ff_counter_c[17]_3 ;
wire \ff_counter_c[16]_3 ;
wire \ff_counter_c[15]_3 ;
wire \ff_counter_c[14]_3 ;
wire \ff_counter_c[13]_3 ;
wire \ff_counter_c[12]_3 ;
wire \ff_counter_c[11]_3 ;
wire \ff_counter_c[10]_3 ;
wire \ff_counter_c[9]_3 ;
wire \ff_counter_c[8]_3 ;
wire \ff_counter_c[7]_3 ;
wire \ff_counter_c[6]_3 ;
wire \ff_counter_c[5]_3 ;
wire \ff_counter_c[4]_3 ;
wire \ff_counter_c[3]_3 ;
wire \ff_counter_c[2]_3 ;
wire \ff_counter_c[1]_3 ;
wire \ff_counter_c[0]_3 ;
wire \ff_level_c[6]_3 ;
wire \ff_level_c[5]_3 ;
wire \ff_level_c[4]_3 ;
wire \ff_level_c[3]_3 ;
wire \ff_level_c[2]_3 ;
wire \ff_level_c[1]_3 ;
wire \ff_level_c[0]_3 ;
wire \ff_state_d[2]_3 ;
wire \ff_state_d[1]_3 ;
wire \ff_state_d[0]_3 ;
wire \ff_counter_d[19]_3 ;
wire \ff_counter_d[18]_3 ;
wire \ff_counter_d[17]_3 ;
wire \ff_counter_d[16]_3 ;
wire \ff_counter_d[15]_3 ;
wire \ff_counter_d[14]_3 ;
wire \ff_counter_d[13]_3 ;
wire \ff_counter_d[12]_3 ;
wire \ff_counter_d[11]_3 ;
wire \ff_counter_d[10]_3 ;
wire \ff_counter_d[9]_3 ;
wire \ff_counter_d[8]_3 ;
wire \ff_counter_d[7]_3 ;
wire \ff_counter_d[6]_3 ;
wire \ff_counter_d[5]_3 ;
wire \ff_counter_d[4]_3 ;
wire \ff_counter_d[3]_3 ;
wire \ff_counter_d[2]_3 ;
wire \ff_counter_d[1]_3 ;
wire \ff_counter_d[0]_3 ;
wire \ff_level_d[6]_3 ;
wire \ff_level_d[5]_3 ;
wire \ff_level_d[4]_3 ;
wire \ff_level_d[3]_3 ;
wire \ff_level_d[2]_3 ;
wire \ff_level_d[1]_3 ;
wire \ff_level_d[0]_3 ;
wire \ff_state_e[2]_3 ;
wire \ff_state_e[1]_3 ;
wire \ff_state_e[0]_3 ;
wire \ff_counter_e[19]_3 ;
wire \ff_counter_e[18]_3 ;
wire \ff_counter_e[17]_3 ;
wire \ff_counter_e[16]_3 ;
wire \ff_counter_e[15]_3 ;
wire \ff_counter_e[14]_3 ;
wire \ff_counter_e[13]_3 ;
wire \ff_counter_e[12]_3 ;
wire \ff_counter_e[11]_3 ;
wire \ff_counter_e[10]_3 ;
wire \ff_counter_e[9]_3 ;
wire \ff_counter_e[8]_3 ;
wire \ff_counter_e[7]_3 ;
wire \ff_counter_e[6]_3 ;
wire \ff_counter_e[5]_3 ;
wire \ff_counter_e[4]_3 ;
wire \ff_counter_e[3]_3 ;
wire \ff_counter_e[2]_3 ;
wire \ff_counter_e[1]_3 ;
wire \ff_counter_e[0]_3 ;
wire \ff_level_e[6]_3 ;
wire \ff_level_e[5]_3 ;
wire \ff_level_e[4]_3 ;
wire \ff_level_e[3]_3 ;
wire \ff_level_e[2]_3 ;
wire \ff_level_e[1]_3 ;
wire \ff_level_e[0]_3 ;
wire \ff_state_a[2]_3 ;
wire \counter_out[19]_3_52 ;
wire \counter_out[18]_3 ;
wire \counter_out[17]_3 ;
wire \counter_out[16]_3 ;
wire \counter_out[15]_3 ;
wire \counter_out[14]_3 ;
wire \counter_out[13]_3 ;
wire \counter_out[12]_3 ;
wire \counter_out[11]_3 ;
wire \counter_out[10]_3 ;
wire \counter_out[9]_3 ;
wire \counter_out[8]_3 ;
wire \counter_out[7]_3 ;
wire \counter_out[6]_3 ;
wire \level_out[0]_5 ;
wire \level_out[1]_5 ;
wire \level_out[2]_5 ;
wire \level_out[3]_5 ;
wire \level_out[4]_5 ;
wire \level_out[5]_5 ;
wire \w_state_out[1]_5 ;
wire \w_state_out[2]_5 ;
wire \counter_out[0]_5 ;
wire \counter_out[1]_5 ;
wire \counter_out[3]_5 ;
wire \counter_out[4]_5 ;
wire \counter_out[5]_5 ;
wire \level_out[6]_5 ;
wire \w_state_out[0]_5 ;
wire \counter_out[19] ;
wire \counter_out[19]_37 ;
wire \counter_out[19]_39 ;
wire \counter_out[19]_41 ;
wire \counter_out[2]_15 ;
wire n4_17;
wire n4_19;
wire n4_21_17;
wire n4_23_20;
wire n4_25;
wire n4_27_46;
wire n4_29_40;
wire n4_31_6;
wire n2_17_9;
wire n2_19_14;
wire n2_21_18;
wire n2_23_21;
wire n2_25_24;
wire n2_27_47;
wire n2_29_41;
wire n2_31_7;
wire n4_17_12;
wire n4_19_42;
wire n4_21;
wire n4_23_22;
wire n4_25_27;
wire n4_27;
wire n4_29;
wire n4_31_31;
wire n2_17_13;
wire n2_19_43;
wire n2_21;
wire n2_23_23;
wire n2_25_28;
wire n2_27_4;
wire n2_29_8;
wire n2_31_32;
wire n4_17_10;
wire n4_19_44;
wire n4_21_15;
wire n4_23;
wire n4_25_25;
wire n4_27_29;
wire n4_29_38;
wire n4_31;
wire n2_17_11;
wire n2_19_45;
wire n2_21_16;
wire n2_23_19;
wire n2_25_26;
wire n2_27_30;
wire n2_29_39;
wire n2_31_5;
wire n4_13;
wire n4_15;
wire n4_17_50;
wire n4_19_36;
wire n4_21_34;
wire n4_23_48;
wire n2_13;
wire n2_15;
wire n2_17_51;
wire n2_19_37;
wire n2_21_35;
wire n2_23_49;
wire n4_3;
wire n2_3_33;
wire n4;
wire n2_3;
wire n2_17;
wire n2_19;
wire n2;
wire n2_23;
wire n2_25;
wire n2_27;
wire n2_29;
wire n2_31;
wire o_15_0;
wire o_25;
wire o_27;
wire o_89_1;
wire o_91;
wire o_93;
wire o_95;
wire VCC;
wire GND;
DFFCE \ff_state_a[1]_ins11611  (
.D(\w_state_out[1]_5 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_state_a[1]_3 ) 
);
DFFCE \ff_state_a[0]_ins11612  (
.D(\w_state_out[0]_5 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_state_a[0]_3 ) 
);
DFFCE \ff_counter_a[19]_ins11613  (
.D(\counter_out[19]_3_52 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[19]_3 ) 
);
DFFCE \ff_counter_a[18]_ins11614  (
.D(\counter_out[18]_3 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[18]_3 ) 
);
DFFCE \ff_counter_a[17]_ins11615  (
.D(\counter_out[17]_3 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[17]_3 ) 
);
DFFCE \ff_counter_a[16]_ins11616  (
.D(\counter_out[16]_3 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[16]_3 ) 
);
DFFCE \ff_counter_a[15]_ins11617  (
.D(\counter_out[15]_3 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[15]_3 ) 
);
DFFCE \ff_counter_a[14]_ins11618  (
.D(\counter_out[14]_3 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[14]_3 ) 
);
DFFCE \ff_counter_a[13]_ins11619  (
.D(\counter_out[13]_3 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[13]_3 ) 
);
DFFCE \ff_counter_a[12]_ins11620  (
.D(\counter_out[12]_3 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[12]_3 ) 
);
DFFCE \ff_counter_a[11]_ins11621  (
.D(\counter_out[11]_3 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[11]_3 ) 
);
DFFCE \ff_counter_a[10]_ins11622  (
.D(\counter_out[10]_3 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[10]_3 ) 
);
DFFCE \ff_counter_a[9]_ins11623  (
.D(\counter_out[9]_3 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[9]_3 ) 
);
DFFCE \ff_counter_a[8]_ins11624  (
.D(\counter_out[8]_3 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[8]_3 ) 
);
DFFCE \ff_counter_a[7]_ins11625  (
.D(\counter_out[7]_3 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[7]_3 ) 
);
DFFCE \ff_counter_a[6]_ins11626  (
.D(\counter_out[6]_3 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[6]_3 ) 
);
DFFCE \ff_counter_a[5]_ins11627  (
.D(\counter_out[5]_5 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[5]_3 ) 
);
DFFCE \ff_counter_a[4]_ins11628  (
.D(\counter_out[4]_5 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[4]_3 ) 
);
DFFCE \ff_counter_a[3]_ins11629  (
.D(\counter_out[3]_5 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[3]_3 ) 
);
DFFCE \ff_counter_a[2]_ins11630  (
.D(\counter_out[2]_15 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[2]_3 ) 
);
DFFCE \ff_counter_a[1]_ins11631  (
.D(\counter_out[1]_5 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[1]_3 ) 
);
DFFCE \ff_counter_a[0]_ins11632  (
.D(\counter_out[0]_5 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter_a[0]_3 ) 
);
DFFCE \ff_level_a[6]_ins11633  (
.D(\level_out[6]_5 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_level_a[6]_3 ) 
);
DFFCE \ff_level_a[5]_ins11634  (
.D(\level_out[5]_5 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_level_a[5]_3 ) 
);
DFFCE \ff_level_a[4]_ins11635  (
.D(\level_out[4]_5 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_level_a[4]_3 ) 
);
DFFCE \ff_level_a[3]_ins11636  (
.D(\level_out[3]_5 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_level_a[3]_3 ) 
);
DFFCE \ff_level_a[2]_ins11637  (
.D(\level_out[2]_5 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_level_a[2]_3 ) 
);
DFFCE \ff_level_a[1]_ins11638  (
.D(\level_out[1]_5 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_level_a[1]_3 ) 
);
DFFCE \ff_level_a[0]_ins11639  (
.D(\level_out[0]_5 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_level_a[0]_3 ) 
);
DFFCE \ff_state_b[2]_ins11640  (
.D(\w_state_out[2]_5 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_state_b[2]_3 ) 
);
DFFCE \ff_state_b[1]_ins11641  (
.D(\w_state_out[1]_5 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_state_b[1]_3 ) 
);
DFFCE \ff_state_b[0]_ins11642  (
.D(\w_state_out[0]_5 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_state_b[0]_3 ) 
);
DFFCE \ff_counter_b[19]_ins11643  (
.D(\counter_out[19]_3_52 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[19]_3 ) 
);
DFFCE \ff_counter_b[18]_ins11644  (
.D(\counter_out[18]_3 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[18]_3 ) 
);
DFFCE \ff_counter_b[17]_ins11645  (
.D(\counter_out[17]_3 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[17]_3 ) 
);
DFFCE \ff_counter_b[16]_ins11646  (
.D(\counter_out[16]_3 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[16]_3 ) 
);
DFFCE \ff_counter_b[15]_ins11647  (
.D(\counter_out[15]_3 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[15]_3 ) 
);
DFFCE \ff_counter_b[14]_ins11648  (
.D(\counter_out[14]_3 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[14]_3 ) 
);
DFFCE \ff_counter_b[13]_ins11649  (
.D(\counter_out[13]_3 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[13]_3 ) 
);
DFFCE \ff_counter_b[12]_ins11650  (
.D(\counter_out[12]_3 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[12]_3 ) 
);
DFFCE \ff_counter_b[11]_ins11651  (
.D(\counter_out[11]_3 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[11]_3 ) 
);
DFFCE \ff_counter_b[10]_ins11652  (
.D(\counter_out[10]_3 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[10]_3 ) 
);
DFFCE \ff_counter_b[9]_ins11653  (
.D(\counter_out[9]_3 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[9]_3 ) 
);
DFFCE \ff_counter_b[8]_ins11654  (
.D(\counter_out[8]_3 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[8]_3 ) 
);
DFFCE \ff_counter_b[7]_ins11655  (
.D(\counter_out[7]_3 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[7]_3 ) 
);
DFFCE \ff_counter_b[6]_ins11656  (
.D(\counter_out[6]_3 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[6]_3 ) 
);
DFFCE \ff_counter_b[5]_ins11657  (
.D(\counter_out[5]_5 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[5]_3 ) 
);
DFFCE \ff_counter_b[4]_ins11658  (
.D(\counter_out[4]_5 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[4]_3 ) 
);
DFFCE \ff_counter_b[3]_ins11659  (
.D(\counter_out[3]_5 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[3]_3 ) 
);
DFFCE \ff_counter_b[2]_ins11660  (
.D(\counter_out[2]_15 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[2]_3 ) 
);
DFFCE \ff_counter_b[1]_ins11661  (
.D(\counter_out[1]_5 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[1]_3 ) 
);
DFFCE \ff_counter_b[0]_ins11662  (
.D(\counter_out[0]_5 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_counter_b[0]_3 ) 
);
DFFCE \ff_level_b[6]_ins11663  (
.D(\level_out[6]_5 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_level_b[6]_3 ) 
);
DFFCE \ff_level_b[5]_ins11664  (
.D(\level_out[5]_5 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_level_b[5]_3 ) 
);
DFFCE \ff_level_b[4]_ins11665  (
.D(\level_out[4]_5 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_level_b[4]_3 ) 
);
DFFCE \ff_level_b[3]_ins11666  (
.D(\level_out[3]_5 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_level_b[3]_3 ) 
);
DFFCE \ff_level_b[2]_ins11667  (
.D(\level_out[2]_5 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_level_b[2]_3 ) 
);
DFFCE \ff_level_b[1]_ins11668  (
.D(\level_out[1]_5 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_level_b[1]_3 ) 
);
DFFCE \ff_level_b[0]_ins11669  (
.D(\level_out[0]_5 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_level_b[0]_3 ) 
);
DFFCE \ff_state_c[2]_ins11670  (
.D(\w_state_out[2]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_state_c[2]_3 ) 
);
DFFCE \ff_state_c[1]_ins11671  (
.D(\w_state_out[1]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_state_c[1]_3 ) 
);
DFFCE \ff_state_c[0]_ins11672  (
.D(\w_state_out[0]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_state_c[0]_3 ) 
);
DFFCE \ff_counter_c[19]_ins11673  (
.D(\counter_out[19]_3_52 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[19]_3 ) 
);
DFFCE \ff_counter_c[18]_ins11674  (
.D(\counter_out[18]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[18]_3 ) 
);
DFFCE \ff_counter_c[17]_ins11675  (
.D(\counter_out[17]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[17]_3 ) 
);
DFFCE \ff_counter_c[16]_ins11676  (
.D(\counter_out[16]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[16]_3 ) 
);
DFFCE \ff_counter_c[15]_ins11677  (
.D(\counter_out[15]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[15]_3 ) 
);
DFFCE \ff_counter_c[14]_ins11678  (
.D(\counter_out[14]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[14]_3 ) 
);
DFFCE \ff_counter_c[13]_ins11679  (
.D(\counter_out[13]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[13]_3 ) 
);
DFFCE \ff_counter_c[12]_ins11680  (
.D(\counter_out[12]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[12]_3 ) 
);
DFFCE \ff_counter_c[11]_ins11681  (
.D(\counter_out[11]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[11]_3 ) 
);
DFFCE \ff_counter_c[10]_ins11682  (
.D(\counter_out[10]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[10]_3 ) 
);
DFFCE \ff_counter_c[9]_ins11683  (
.D(\counter_out[9]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[9]_3 ) 
);
DFFCE \ff_counter_c[8]_ins11684  (
.D(\counter_out[8]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[8]_3 ) 
);
DFFCE \ff_counter_c[7]_ins11685  (
.D(\counter_out[7]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[7]_3 ) 
);
DFFCE \ff_counter_c[6]_ins11686  (
.D(\counter_out[6]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[6]_3 ) 
);
DFFCE \ff_counter_c[5]_ins11687  (
.D(\counter_out[5]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[5]_3 ) 
);
DFFCE \ff_counter_c[4]_ins11688  (
.D(\counter_out[4]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[4]_3 ) 
);
DFFCE \ff_counter_c[3]_ins11689  (
.D(\counter_out[3]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[3]_3 ) 
);
DFFCE \ff_counter_c[2]_ins11690  (
.D(\counter_out[2]_15 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[2]_3 ) 
);
DFFCE \ff_counter_c[1]_ins11691  (
.D(\counter_out[1]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[1]_3 ) 
);
DFFCE \ff_counter_c[0]_ins11692  (
.D(\counter_out[0]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[0]_3 ) 
);
DFFCE \ff_level_c[6]_ins11693  (
.D(\level_out[6]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[6]_3 ) 
);
DFFCE \ff_level_c[5]_ins11694  (
.D(\level_out[5]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[5]_3 ) 
);
DFFCE \ff_level_c[4]_ins11695  (
.D(\level_out[4]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[4]_3 ) 
);
DFFCE \ff_level_c[3]_ins11696  (
.D(\level_out[3]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[3]_3 ) 
);
DFFCE \ff_level_c[2]_ins11697  (
.D(\level_out[2]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[2]_3 ) 
);
DFFCE \ff_level_c[1]_ins11698  (
.D(\level_out[1]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[1]_3 ) 
);
DFFCE \ff_level_c[0]_ins11699  (
.D(\level_out[0]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[0]_3 ) 
);
DFFCE \ff_state_d[2]_ins11700  (
.D(\w_state_out[2]_5 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_state_d[2]_3 ) 
);
DFFCE \ff_state_d[1]_ins11701  (
.D(\w_state_out[1]_5 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_state_d[1]_3 ) 
);
DFFCE \ff_state_d[0]_ins11702  (
.D(\w_state_out[0]_5 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_state_d[0]_3 ) 
);
DFFCE \ff_counter_d[19]_ins11703  (
.D(\counter_out[19]_3_52 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[19]_3 ) 
);
DFFCE \ff_counter_d[18]_ins11704  (
.D(\counter_out[18]_3 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[18]_3 ) 
);
DFFCE \ff_counter_d[17]_ins11705  (
.D(\counter_out[17]_3 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[17]_3 ) 
);
DFFCE \ff_counter_d[16]_ins11706  (
.D(\counter_out[16]_3 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[16]_3 ) 
);
DFFCE \ff_counter_d[15]_ins11707  (
.D(\counter_out[15]_3 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[15]_3 ) 
);
DFFCE \ff_counter_d[14]_ins11708  (
.D(\counter_out[14]_3 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[14]_3 ) 
);
DFFCE \ff_counter_d[13]_ins11709  (
.D(\counter_out[13]_3 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[13]_3 ) 
);
DFFCE \ff_counter_d[12]_ins11710  (
.D(\counter_out[12]_3 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[12]_3 ) 
);
DFFCE \ff_counter_d[11]_ins11711  (
.D(\counter_out[11]_3 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[11]_3 ) 
);
DFFCE \ff_counter_d[10]_ins11712  (
.D(\counter_out[10]_3 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[10]_3 ) 
);
DFFCE \ff_counter_d[9]_ins11713  (
.D(\counter_out[9]_3 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[9]_3 ) 
);
DFFCE \ff_counter_d[8]_ins11714  (
.D(\counter_out[8]_3 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[8]_3 ) 
);
DFFCE \ff_counter_d[7]_ins11715  (
.D(\counter_out[7]_3 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[7]_3 ) 
);
DFFCE \ff_counter_d[6]_ins11716  (
.D(\counter_out[6]_3 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[6]_3 ) 
);
DFFCE \ff_counter_d[5]_ins11717  (
.D(\counter_out[5]_5 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[5]_3 ) 
);
DFFCE \ff_counter_d[4]_ins11718  (
.D(\counter_out[4]_5 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[4]_3 ) 
);
DFFCE \ff_counter_d[3]_ins11719  (
.D(\counter_out[3]_5 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[3]_3 ) 
);
DFFCE \ff_counter_d[2]_ins11720  (
.D(\counter_out[2]_15 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[2]_3 ) 
);
DFFCE \ff_counter_d[1]_ins11721  (
.D(\counter_out[1]_5 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[1]_3 ) 
);
DFFCE \ff_counter_d[0]_ins11722  (
.D(\counter_out[0]_5 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_counter_d[0]_3 ) 
);
DFFCE \ff_level_d[6]_ins11723  (
.D(\level_out[6]_5 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_level_d[6]_3 ) 
);
DFFCE \ff_level_d[5]_ins11724  (
.D(\level_out[5]_5 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_level_d[5]_3 ) 
);
DFFCE \ff_level_d[4]_ins11725  (
.D(\level_out[4]_5 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_level_d[4]_3 ) 
);
DFFCE \ff_level_d[3]_ins11726  (
.D(\level_out[3]_5 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_level_d[3]_3 ) 
);
DFFCE \ff_level_d[2]_ins11727  (
.D(\level_out[2]_5 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_level_d[2]_3 ) 
);
DFFCE \ff_level_d[1]_ins11728  (
.D(\level_out[1]_5 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_level_d[1]_3 ) 
);
DFFCE \ff_level_d[0]_ins11729  (
.D(\level_out[0]_5 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_level_d[0]_3 ) 
);
DFFCE \ff_state_e[2]_ins11730  (
.D(\w_state_out[2]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_state_e[2]_3 ) 
);
DFFCE \ff_state_e[1]_ins11731  (
.D(\w_state_out[1]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_state_e[1]_3 ) 
);
DFFCE \ff_state_e[0]_ins11732  (
.D(\w_state_out[0]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_state_e[0]_3 ) 
);
DFFCE \ff_counter_e[19]_ins11733  (
.D(\counter_out[19]_3_52 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[19]_3 ) 
);
DFFCE \ff_counter_e[18]_ins11734  (
.D(\counter_out[18]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[18]_3 ) 
);
DFFCE \ff_counter_e[17]_ins11735  (
.D(\counter_out[17]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[17]_3 ) 
);
DFFCE \ff_counter_e[16]_ins11736  (
.D(\counter_out[16]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[16]_3 ) 
);
DFFCE \ff_counter_e[15]_ins11737  (
.D(\counter_out[15]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[15]_3 ) 
);
DFFCE \ff_counter_e[14]_ins11738  (
.D(\counter_out[14]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[14]_3 ) 
);
DFFCE \ff_counter_e[13]_ins11739  (
.D(\counter_out[13]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[13]_3 ) 
);
DFFCE \ff_counter_e[12]_ins11740  (
.D(\counter_out[12]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[12]_3 ) 
);
DFFCE \ff_counter_e[11]_ins11741  (
.D(\counter_out[11]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[11]_3 ) 
);
DFFCE \ff_counter_e[10]_ins11742  (
.D(\counter_out[10]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[10]_3 ) 
);
DFFCE \ff_counter_e[9]_ins11743  (
.D(\counter_out[9]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[9]_3 ) 
);
DFFCE \ff_counter_e[8]_ins11744  (
.D(\counter_out[8]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[8]_3 ) 
);
DFFCE \ff_counter_e[7]_ins11745  (
.D(\counter_out[7]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[7]_3 ) 
);
DFFCE \ff_counter_e[6]_ins11746  (
.D(\counter_out[6]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[6]_3 ) 
);
DFFCE \ff_counter_e[5]_ins11747  (
.D(\counter_out[5]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[5]_3 ) 
);
DFFCE \ff_counter_e[4]_ins11748  (
.D(\counter_out[4]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[4]_3 ) 
);
DFFCE \ff_counter_e[3]_ins11749  (
.D(\counter_out[3]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[3]_3 ) 
);
DFFCE \ff_counter_e[2]_ins11750  (
.D(\counter_out[2]_15 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[2]_3 ) 
);
DFFCE \ff_counter_e[1]_ins11751  (
.D(\counter_out[1]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[1]_3 ) 
);
DFFCE \ff_counter_e[0]_ins11752  (
.D(\counter_out[0]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[0]_3 ) 
);
DFFCE \ff_level_e[6]_ins11753  (
.D(\level_out[6]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[6]_3 ) 
);
DFFCE \ff_level_e[5]_ins11754  (
.D(\level_out[5]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[5]_3 ) 
);
DFFCE \ff_level_e[4]_ins11755  (
.D(\level_out[4]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[4]_3 ) 
);
DFFCE \ff_level_e[3]_ins11756  (
.D(\level_out[3]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[3]_3 ) 
);
DFFCE \ff_level_e[2]_ins11757  (
.D(\level_out[2]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[2]_3 ) 
);
DFFCE \ff_level_e[1]_ins11758  (
.D(\level_out[1]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[1]_3 ) 
);
DFFCE \ff_level_e[0]_ins11759  (
.D(\level_out[0]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[0]_3 ) 
);
DFFCE \ff_state_a[2]_ins11760  (
.D(\w_state_out[2]_5 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_state_a[2]_3 ) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator  u_adsr_envelope_generator (
.o_27(o_27),
.o_25(o_25),
.o_89_1(o_89_1),
.o_91(o_91),
.o_93(o_93),
.o_95(o_95),
.o_15_0(o_15_0),
.reg_wts_enable(reg_wts_enable),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[2] (\ff_active[2] ),
.o(o),
.\ff_counter_d[18]_3 (\ff_counter_d[18]_3 ),
.o_607(o_607),
.\ff_counter_a[17]_3 (\ff_counter_a[17]_3 ),
.\ff_counter_a[16]_3 (\ff_counter_a[16]_3 ),
.\ff_counter_a[15]_3 (\ff_counter_a[15]_3 ),
.\ff_counter_a[14]_3 (\ff_counter_a[14]_3 ),
.\ff_counter_a[13]_3 (\ff_counter_a[13]_3 ),
.o_39(o_39),
.n2(n2),
.n2_23(n2_23),
.n2_25(n2_25),
.n2_27(n2_27),
.n2_29(n2_29),
.n2_31(n2_31),
.\ff_counter_a[0]_3 (\ff_counter_a[0]_3 ),
.\ff_counter_a[2]_3 (\ff_counter_a[2]_3 ),
.\ff_counter_d[19]_3 (\ff_counter_d[19]_3 ),
.\ff_counter_e[19]_3 (\ff_counter_e[19]_3 ),
.\ff_active[0] (\ff_active[0] ),
.ff_ch_d1_key_on(ff_ch_d1_key_on),
.ch_d0_key_on(ch_d0_key_on),
.ff_reg_clone_key_d1(ff_reg_clone_key_d1),
.\wave_address_out[0] (\wave_address_out[0] ),
.\w_sram_a0[9] (\w_sram_a0[9] ),
.o_603(o_603),
.n311(n311),
.\ff_counter_a[18]_3 (\ff_counter_a[18]_3 ),
.\ff_counter_e[18]_3 (\ff_counter_e[18]_3 ),
.\ff_counter_b[18]_3 (\ff_counter_b[18]_3 ),
.\ff_counter_c[18]_3 (\ff_counter_c[18]_3 ),
.\ff_counter_d[17]_3 (\ff_counter_d[17]_3 ),
.\ff_counter_e[17]_3 (\ff_counter_e[17]_3 ),
.\w_sram_a0[7] (\w_sram_a0[7] ),
.\ff_counter_b[17]_3 (\ff_counter_b[17]_3 ),
.\ff_counter_c[17]_3 (\ff_counter_c[17]_3 ),
.\ff_counter_b[16]_3 (\ff_counter_b[16]_3 ),
.\ff_counter_c[16]_3 (\ff_counter_c[16]_3 ),
.\ff_counter_d[16]_3 (\ff_counter_d[16]_3 ),
.\ff_counter_e[16]_3 (\ff_counter_e[16]_3 ),
.\ff_counter_d[15]_3 (\ff_counter_d[15]_3 ),
.\ff_counter_e[15]_3 (\ff_counter_e[15]_3 ),
.\ff_counter_b[15]_3 (\ff_counter_b[15]_3 ),
.\ff_counter_c[15]_3 (\ff_counter_c[15]_3 ),
.\ff_counter_d[14]_3 (\ff_counter_d[14]_3 ),
.\ff_counter_e[14]_3 (\ff_counter_e[14]_3 ),
.\ff_counter_b[14]_3 (\ff_counter_b[14]_3 ),
.\ff_counter_c[14]_3 (\ff_counter_c[14]_3 ),
.n2_17(n2_17),
.\ff_counter_b[13]_3 (\ff_counter_b[13]_3 ),
.\ff_counter_c[13]_3 (\ff_counter_c[13]_3 ),
.\ff_counter_d[13]_3 (\ff_counter_d[13]_3 ),
.\ff_counter_e[13]_3 (\ff_counter_e[13]_3 ),
.\ff_counter_a[12]_3 (\ff_counter_a[12]_3 ),
.n2_19(n2_19),
.\ff_reg_ar_a1[5] (\ff_reg_ar_a1[5] ),
.\reg_ar_a0[5] (\reg_ar_a0[5] ),
.ff_reg_clone_adsr_a1(ff_reg_clone_adsr_a1),
.\ff_reg_ar_d1[5] (\ff_reg_ar_d1[5] ),
.\ff_counter_a[10]_3 (\ff_counter_a[10]_3 ),
.\ff_counter_a[11]_3 (\ff_counter_a[11]_3 ),
.\ff_reg_ar_a1[4] (\ff_reg_ar_a1[4] ),
.\reg_ar_a0[4] (\reg_ar_a0[4] ),
.\ff_reg_ar_d1[4] (\ff_reg_ar_d1[4] ),
.\ff_reg_ar_a1[3] (\ff_reg_ar_a1[3] ),
.\reg_ar_a0[3] (\reg_ar_a0[3] ),
.\ff_reg_ar_d1[3] (\ff_reg_ar_d1[3] ),
.\ff_counter_a[8]_3 (\ff_counter_a[8]_3 ),
.\ff_counter_a[9]_3 (\ff_counter_a[9]_3 ),
.\ff_reg_ar_a1[2] (\ff_reg_ar_a1[2] ),
.\reg_ar_a0[2] (\reg_ar_a0[2] ),
.\ff_reg_ar_d1[2] (\ff_reg_ar_d1[2] ),
.\ff_reg_ar_a1[1] (\ff_reg_ar_a1[1] ),
.\reg_ar_a0[1] (\reg_ar_a0[1] ),
.\ff_reg_ar_d1[1] (\ff_reg_ar_d1[1] ),
.\ff_counter_a[6]_3 (\ff_counter_a[6]_3 ),
.\ff_counter_a[7]_3 (\ff_counter_a[7]_3 ),
.\ff_reg_ar_a1[0] (\ff_reg_ar_a1[0] ),
.\reg_ar_a0[0] (\reg_ar_a0[0] ),
.\ff_reg_ar_d1[0] (\ff_reg_ar_d1[0] ),
.\ff_state_a[1]_3 (\ff_state_a[1]_3 ),
.\ff_counter_b[0]_3 (\ff_counter_b[0]_3 ),
.\ff_counter_c[0]_3 (\ff_counter_c[0]_3 ),
.\ff_counter_d[0]_3 (\ff_counter_d[0]_3 ),
.\ff_counter_e[0]_3 (\ff_counter_e[0]_3 ),
.\ff_counter_d[1]_3 (\ff_counter_d[1]_3 ),
.\ff_counter_e[1]_3 (\ff_counter_e[1]_3 ),
.\ff_counter_d[2]_3 (\ff_counter_d[2]_3 ),
.\ff_counter_e[2]_3 (\ff_counter_e[2]_3 ),
.\ff_counter_b[2]_3 (\ff_counter_b[2]_3 ),
.\ff_counter_c[2]_3 (\ff_counter_c[2]_3 ),
.\ff_counter_d[3]_3 (\ff_counter_d[3]_3 ),
.\ff_counter_e[3]_3 (\ff_counter_e[3]_3 ),
.\ff_counter_d[4]_3 (\ff_counter_d[4]_3 ),
.\ff_counter_e[4]_3 (\ff_counter_e[4]_3 ),
.\ff_counter_d[5]_3 (\ff_counter_d[5]_3 ),
.\ff_counter_e[5]_3 (\ff_counter_e[5]_3 ),
.ff_ch_a1_key_off(ff_ch_a1_key_off),
.ch_a0_key_off(ch_a0_key_off),
.ff_reg_clone_key_a1(ff_reg_clone_key_a1),
.n4(n4),
.n2_3(n2_3),
.\ff_state_a[0]_3 (\ff_state_a[0]_3 ),
.ff_ch_e1_key_on(ff_ch_e1_key_on),
.ch_e0_key_on(ch_e0_key_on),
.ff_reg_clone_key_e1(ff_reg_clone_key_e1),
.ff_ch_b1_key_on(ff_ch_b1_key_on),
.ch_b0_key_on(ch_b0_key_on),
.ff_reg_clone_key_b1(ff_reg_clone_key_b1),
.ff_ch_c1_key_on(ff_ch_c1_key_on),
.ch_c0_key_on(ch_c0_key_on),
.ff_reg_clone_key_c1(ff_reg_clone_key_c1),
.n4_21(n4_21),
.n2_21(n2_21),
.\ff_reg_sr_a1[5] (\ff_reg_sr_a1[5] ),
.\reg_sr_a0[5] (\reg_sr_a0[5] ),
.n4_27(n4_27),
.n2_27_4(n2_27_4),
.\ff_reg_sr_a1[2] (\ff_reg_sr_a1[2] ),
.\reg_sr_a0[2] (\reg_sr_a0[2] ),
.\reg_ar_a0[7] (\reg_ar_a0[7] ),
.\ff_reg_ar_a1[7] (\ff_reg_ar_a1[7] ),
.\ff_reg_ar_d1[7] (\ff_reg_ar_d1[7] ),
.\ff_counter_d[12]_3 (\ff_counter_d[12]_3 ),
.\ff_counter_e[12]_3 (\ff_counter_e[12]_3 ),
.\ff_counter_b[12]_3 (\ff_counter_b[12]_3 ),
.\ff_counter_c[12]_3 (\ff_counter_c[12]_3 ),
.\ff_reg_ar_a1[6] (\ff_reg_ar_a1[6] ),
.\reg_ar_a0[6] (\reg_ar_a0[6] ),
.\ff_reg_ar_d1[6] (\ff_reg_ar_d1[6] ),
.ff_reg_clone_adsr_d1(ff_reg_clone_adsr_d1),
.\ff_reg_ar_e1[5] (\ff_reg_ar_e1[5] ),
.\reg_ar_e0[5] (\reg_ar_e0[5] ),
.ff_reg_clone_adsr_e1(ff_reg_clone_adsr_e1),
.\ff_counter_d[10]_3 (\ff_counter_d[10]_3 ),
.\ff_counter_e[10]_3 (\ff_counter_e[10]_3 ),
.\ff_counter_b[10]_3 (\ff_counter_b[10]_3 ),
.\ff_counter_c[10]_3 (\ff_counter_c[10]_3 ),
.\ff_counter_b[11]_3 (\ff_counter_b[11]_3 ),
.\ff_counter_c[11]_3 (\ff_counter_c[11]_3 ),
.\ff_counter_d[11]_3 (\ff_counter_d[11]_3 ),
.\ff_counter_e[11]_3 (\ff_counter_e[11]_3 ),
.\ff_reg_ar_e1[4] (\ff_reg_ar_e1[4] ),
.\reg_ar_e0[4] (\reg_ar_e0[4] ),
.\ff_reg_ar_e1[3] (\ff_reg_ar_e1[3] ),
.\reg_ar_e0[3] (\reg_ar_e0[3] ),
.\ff_counter_b[8]_3 (\ff_counter_b[8]_3 ),
.\ff_counter_c[8]_3 (\ff_counter_c[8]_3 ),
.\ff_counter_d[8]_3 (\ff_counter_d[8]_3 ),
.\ff_counter_e[8]_3 (\ff_counter_e[8]_3 ),
.\ff_counter_b[9]_3 (\ff_counter_b[9]_3 ),
.\ff_counter_c[9]_3 (\ff_counter_c[9]_3 ),
.\ff_counter_d[9]_3 (\ff_counter_d[9]_3 ),
.\ff_counter_e[9]_3 (\ff_counter_e[9]_3 ),
.\ff_reg_ar_e1[2] (\ff_reg_ar_e1[2] ),
.\reg_ar_e0[2] (\reg_ar_e0[2] ),
.\ff_reg_ar_e1[1] (\ff_reg_ar_e1[1] ),
.\reg_ar_e0[1] (\reg_ar_e0[1] ),
.\ff_counter_d[6]_3 (\ff_counter_d[6]_3 ),
.\ff_counter_e[6]_3 (\ff_counter_e[6]_3 ),
.\ff_counter_b[6]_3 (\ff_counter_b[6]_3 ),
.\ff_counter_c[6]_3 (\ff_counter_c[6]_3 ),
.\ff_counter_d[7]_3 (\ff_counter_d[7]_3 ),
.\ff_counter_e[7]_3 (\ff_counter_e[7]_3 ),
.\ff_counter_b[7]_3 (\ff_counter_b[7]_3 ),
.\ff_counter_c[7]_3 (\ff_counter_c[7]_3 ),
.\ff_reg_ar_e1[0] (\ff_reg_ar_e1[0] ),
.\reg_ar_e0[0] (\reg_ar_e0[0] ),
.\ff_state_a[2]_3 (\ff_state_a[2]_3 ),
.\ff_state_d[1]_3 (\ff_state_d[1]_3 ),
.\ff_state_e[1]_3 (\ff_state_e[1]_3 ),
.\ff_state_b[1]_3 (\ff_state_b[1]_3 ),
.\ff_state_c[1]_3 (\ff_state_c[1]_3 ),
.\ff_state_b[0]_3 (\ff_state_b[0]_3 ),
.\ff_state_c[0]_3 (\ff_state_c[0]_3 ),
.\ff_state_d[0]_3 (\ff_state_d[0]_3 ),
.\ff_state_e[0]_3 (\ff_state_e[0]_3 ),
.n4_31(n4_31),
.n2_31_5(n2_31_5),
.\ff_reg_rr_a1[0] (\ff_reg_rr_a1[0] ),
.\reg_rr_a0[0] (\reg_rr_a0[0] ),
.n4_31_6(n4_31_6),
.n2_31_7(n2_31_7),
.\ff_reg_dr_a1[0] (\ff_reg_dr_a1[0] ),
.\reg_dr_a0[0] (\reg_dr_a0[0] ),
.n4_29(n4_29),
.n2_29_8(n2_29_8),
.\ff_reg_sr_a1[1] (\ff_reg_sr_a1[1] ),
.\reg_sr_a0[1] (\reg_sr_a0[1] ),
.n4_17(n4_17),
.n2_17_9(n2_17_9),
.n4_17_10(n4_17_10),
.n2_17_11(n2_17_11),
.n4_17_12(n4_17_12),
.n2_17_13(n2_17_13),
.\ff_reg_sr_a1[7] (\ff_reg_sr_a1[7] ),
.\reg_sr_a0[7] (\reg_sr_a0[7] ),
.n4_19(n4_19),
.n2_19_14(n2_19_14),
.n4_21_15(n4_21_15),
.n2_21_16(n2_21_16),
.n4_21_17(n4_21_17),
.n2_21_18(n2_21_18),
.n4_23(n4_23),
.n2_23_19(n2_23_19),
.n4_23_20(n4_23_20),
.n2_23_21(n2_23_21),
.n4_23_22(n4_23_22),
.n2_23_23(n2_23_23),
.\ff_reg_sr_a1[4] (\ff_reg_sr_a1[4] ),
.\reg_sr_a0[4] (\reg_sr_a0[4] ),
.n4_25(n4_25),
.n2_25_24(n2_25_24),
.n4_25_25(n4_25_25),
.n2_25_26(n2_25_26),
.n4_25_27(n4_25_27),
.n2_25_28(n2_25_28),
.\ff_reg_sr_a1[3] (\ff_reg_sr_a1[3] ),
.\reg_sr_a0[3] (\reg_sr_a0[3] ),
.\ff_reg_rr_a1[2] (\ff_reg_rr_a1[2] ),
.\reg_rr_a0[2] (\reg_rr_a0[2] ),
.n4_27_29(n4_27_29),
.n2_27_30(n2_27_30),
.\reg_ar_e0[7] (\reg_ar_e0[7] ),
.\ff_reg_ar_e1[7] (\ff_reg_ar_e1[7] ),
.\ff_reg_ar_e1[6] (\ff_reg_ar_e1[6] ),
.\reg_ar_e0[6] (\reg_ar_e0[6] ),
.n4_31_31(n4_31_31),
.n2_31_32(n2_31_32),
.\ff_reg_sr_a1[0] (\ff_reg_sr_a1[0] ),
.\reg_sr_a0[0] (\reg_sr_a0[0] ),
.\ff_state_d[2]_3 (\ff_state_d[2]_3 ),
.\ff_state_e[2]_3 (\ff_state_e[2]_3 ),
.\ff_state_b[2]_3 (\ff_state_b[2]_3 ),
.\ff_state_c[2]_3 (\ff_state_c[2]_3 ),
.ff_ch_a1_key_release(ff_ch_a1_key_release),
.ch_a0_key_release(ch_a0_key_release),
.n4_3(n4_3),
.n2_3_33(n2_3_33),
.n4_21_34(n4_21_34),
.n2_21_35(n2_21_35),
.n4_19_36(n4_19_36),
.n2_19_37(n2_19_37),
.n4_15(n4_15),
.n2_15(n2_15),
.\ff_reg_sl_a1[5] (\ff_reg_sl_a1[5] ),
.\reg_sl_a0[5] (\reg_sl_a0[5] ),
.n4_13(n4_13),
.n2_13(n2_13),
.n4_29_38(n4_29_38),
.n2_29_39(n2_29_39),
.n4_29_40(n4_29_40),
.n2_29_41(n2_29_41),
.n4_19_42(n4_19_42),
.n2_19_43(n2_19_43),
.\ff_reg_sr_a1[6] (\ff_reg_sr_a1[6] ),
.\reg_sr_a0[6] (\reg_sr_a0[6] ),
.n4_19_44(n4_19_44),
.n2_19_45(n2_19_45),
.\ff_reg_rr_a1[6] (\ff_reg_rr_a1[6] ),
.\reg_rr_a0[6] (\reg_rr_a0[6] ),
.n4_27_46(n4_27_46),
.n2_27_47(n2_27_47),
.n4_23_48(n4_23_48),
.n2_23_49(n2_23_49),
.n4_17_50(n4_17_50),
.n2_17_51(n2_17_51),
.\ff_counter_a[19]_3 (\ff_counter_a[19]_3 ),
.\ff_counter_b[19]_3 (\ff_counter_b[19]_3 ),
.\ff_counter_c[19]_3 (\ff_counter_c[19]_3 ),
.\ff_counter_a[1]_3 (\ff_counter_a[1]_3 ),
.\ff_counter_b[1]_3 (\ff_counter_b[1]_3 ),
.\ff_counter_c[1]_3 (\ff_counter_c[1]_3 ),
.\ff_counter_a[3]_3 (\ff_counter_a[3]_3 ),
.\ff_counter_b[3]_3 (\ff_counter_b[3]_3 ),
.\ff_counter_c[3]_3 (\ff_counter_c[3]_3 ),
.\ff_counter_a[4]_3 (\ff_counter_a[4]_3 ),
.\ff_counter_b[4]_3 (\ff_counter_b[4]_3 ),
.\ff_counter_c[4]_3 (\ff_counter_c[4]_3 ),
.\ff_counter_a[5]_3 (\ff_counter_a[5]_3 ),
.\ff_counter_b[5]_3 (\ff_counter_b[5]_3 ),
.\ff_counter_c[5]_3 (\ff_counter_c[5]_3 ),
.\ff_reg_dr_a1[7] (\ff_reg_dr_a1[7] ),
.\reg_dr_a0[7] (\reg_dr_a0[7] ),
.\ff_reg_rr_a1[7] (\ff_reg_rr_a1[7] ),
.\reg_rr_a0[7] (\reg_rr_a0[7] ),
.\ff_reg_dr_a1[6] (\ff_reg_dr_a1[6] ),
.\reg_dr_a0[6] (\reg_dr_a0[6] ),
.\ff_reg_rr_a1[5] (\ff_reg_rr_a1[5] ),
.\reg_rr_a0[5] (\reg_rr_a0[5] ),
.\ff_reg_dr_a1[5] (\ff_reg_dr_a1[5] ),
.\reg_dr_a0[5] (\reg_dr_a0[5] ),
.\ff_reg_rr_a1[4] (\ff_reg_rr_a1[4] ),
.\reg_rr_a0[4] (\reg_rr_a0[4] ),
.\ff_reg_dr_a1[4] (\ff_reg_dr_a1[4] ),
.\reg_dr_a0[4] (\reg_dr_a0[4] ),
.\ff_reg_dr_a1[3] (\ff_reg_dr_a1[3] ),
.\reg_dr_a0[3] (\reg_dr_a0[3] ),
.\ff_reg_rr_a1[3] (\ff_reg_rr_a1[3] ),
.\reg_rr_a0[3] (\reg_rr_a0[3] ),
.\ff_reg_sl_a1[1] (\ff_reg_sl_a1[1] ),
.\reg_sl_a0[1] (\reg_sl_a0[1] ),
.\ff_reg_sl_a1[2] (\ff_reg_sl_a1[2] ),
.\reg_sl_a0[2] (\reg_sl_a0[2] ),
.\ff_reg_sl_a1[4] (\ff_reg_sl_a1[4] ),
.\reg_sl_a0[4] (\reg_sl_a0[4] ),
.\ff_reg_rr_a1[1] (\ff_reg_rr_a1[1] ),
.\reg_rr_a0[1] (\reg_rr_a0[1] ),
.\ff_reg_dr_a1[1] (\ff_reg_dr_a1[1] ),
.\reg_dr_a0[1] (\reg_dr_a0[1] ),
.\ff_reg_dr_a1[2] (\ff_reg_dr_a1[2] ),
.\reg_dr_a0[2] (\reg_dr_a0[2] ),
.\ff_reg_sl_a1[0] (\ff_reg_sl_a1[0] ),
.\reg_sl_a0[0] (\reg_sl_a0[0] ),
.\ff_reg_sl_a1[3] (\ff_reg_sl_a1[3] ),
.\reg_sl_a0[3] (\reg_sl_a0[3] ),
.\counter_out[19]_3_52 (\counter_out[19]_3_52 ),
.\counter_out[18]_3 (\counter_out[18]_3 ),
.\counter_out[17]_3 (\counter_out[17]_3 ),
.\counter_out[16]_3 (\counter_out[16]_3 ),
.\counter_out[15]_3 (\counter_out[15]_3 ),
.\counter_out[14]_3 (\counter_out[14]_3 ),
.\counter_out[13]_3 (\counter_out[13]_3 ),
.\counter_out[12]_3 (\counter_out[12]_3 ),
.\counter_out[11]_3 (\counter_out[11]_3 ),
.\counter_out[10]_3 (\counter_out[10]_3 ),
.\counter_out[9]_3 (\counter_out[9]_3 ),
.\counter_out[8]_3 (\counter_out[8]_3 ),
.\counter_out[7]_3 (\counter_out[7]_3 ),
.\counter_out[6]_3 (\counter_out[6]_3 ),
.\level_out[0]_5 (\level_out[0]_5 ),
.\level_out[1]_5 (\level_out[1]_5 ),
.\level_out[2]_5 (\level_out[2]_5 ),
.\level_out[3]_5 (\level_out[3]_5 ),
.\level_out[4]_5 (\level_out[4]_5 ),
.\level_out[5]_5 (\level_out[5]_5 ),
.\w_state_out[1]_5 (\w_state_out[1]_5 ),
.\w_state_out[2]_5 (\w_state_out[2]_5 ),
.\counter_out[0]_5 (\counter_out[0]_5 ),
.\counter_out[1]_5 (\counter_out[1]_5 ),
.\counter_out[3]_5 (\counter_out[3]_5 ),
.\counter_out[4]_5 (\counter_out[4]_5 ),
.\counter_out[5]_5 (\counter_out[5]_5 ),
.\level_out[6]_5 (\level_out[6]_5 ),
.\w_state_out[0]_5 (\w_state_out[0]_5 ),
.\counter_out[19] (\counter_out[19] ),
.\counter_out[19]_37 (\counter_out[19]_37 ),
.\counter_out[19]_39 (\counter_out[19]_39 ),
.\counter_out[19]_41 (\counter_out[19]_41 ),
.\counter_out[2]_15 (\counter_out[2]_15 ) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_dr_selector  u_dr_selector (
.\reg_dr_d1[7] (\reg_dr_d1[7] ),
.\reg_dr_e1[7] (\reg_dr_e1[7] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_dr_d1[6] (\reg_dr_d1[6] ),
.\reg_dr_e1[6] (\reg_dr_e1[6] ),
.\reg_dr_d1[5] (\reg_dr_d1[5] ),
.\reg_dr_e1[5] (\reg_dr_e1[5] ),
.\reg_dr_d1[4] (\reg_dr_d1[4] ),
.\reg_dr_e1[4] (\reg_dr_e1[4] ),
.\reg_dr_d1[3] (\reg_dr_d1[3] ),
.\reg_dr_e1[3] (\reg_dr_e1[3] ),
.\reg_dr_d1[2] (\reg_dr_d1[2] ),
.\reg_dr_e1[2] (\reg_dr_e1[2] ),
.\reg_dr_d1[1] (\reg_dr_d1[1] ),
.\reg_dr_e1[1] (\reg_dr_e1[1] ),
.\reg_dr_d1[0] (\reg_dr_d1[0] ),
.\reg_dr_e1[0] (\reg_dr_e1[0] ),
.\reg_dr_b1[7] (\reg_dr_b1[7] ),
.\reg_dr_c1[7] (\reg_dr_c1[7] ),
.\reg_dr_b1[6] (\reg_dr_b1[6] ),
.\reg_dr_c1[6] (\reg_dr_c1[6] ),
.\reg_dr_b1[5] (\reg_dr_b1[5] ),
.\reg_dr_c1[5] (\reg_dr_c1[5] ),
.\reg_dr_b1[4] (\reg_dr_b1[4] ),
.\reg_dr_c1[4] (\reg_dr_c1[4] ),
.\reg_dr_b1[3] (\reg_dr_b1[3] ),
.\reg_dr_c1[3] (\reg_dr_c1[3] ),
.\reg_dr_b1[2] (\reg_dr_b1[2] ),
.\reg_dr_c1[2] (\reg_dr_c1[2] ),
.\reg_dr_b1[1] (\reg_dr_b1[1] ),
.\reg_dr_c1[1] (\reg_dr_c1[1] ),
.\reg_dr_b1[0] (\reg_dr_b1[0] ),
.\reg_dr_c1[0] (\reg_dr_c1[0] ),
.n4_17(n4_17),
.n4_19(n4_19),
.n4_21_17(n4_21_17),
.n4_23_20(n4_23_20),
.n4_25(n4_25),
.n4_27_46(n4_27_46),
.n4_29_40(n4_29_40),
.n4_31_6(n4_31_6),
.n2_17_9(n2_17_9),
.n2_19_14(n2_19_14),
.n2_21_18(n2_21_18),
.n2_23_21(n2_23_21),
.n2_25_24(n2_25_24),
.n2_27_47(n2_27_47),
.n2_29_41(n2_29_41),
.n2_31_7(n2_31_7) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sr_selector  u_sr_selector (
.\reg_sr_d1[7] (\reg_sr_d1[7] ),
.\reg_sr_e1[7] (\reg_sr_e1[7] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_sr_d1[6] (\reg_sr_d1[6] ),
.\reg_sr_e1[6] (\reg_sr_e1[6] ),
.\reg_sr_d1[5] (\reg_sr_d1[5] ),
.\reg_sr_e1[5] (\reg_sr_e1[5] ),
.\reg_sr_d1[4] (\reg_sr_d1[4] ),
.\reg_sr_e1[4] (\reg_sr_e1[4] ),
.\reg_sr_d1[3] (\reg_sr_d1[3] ),
.\reg_sr_e1[3] (\reg_sr_e1[3] ),
.\reg_sr_d1[2] (\reg_sr_d1[2] ),
.\reg_sr_e1[2] (\reg_sr_e1[2] ),
.\reg_sr_d1[1] (\reg_sr_d1[1] ),
.\reg_sr_e1[1] (\reg_sr_e1[1] ),
.\reg_sr_d1[0] (\reg_sr_d1[0] ),
.\reg_sr_e1[0] (\reg_sr_e1[0] ),
.\reg_sr_b1[7] (\reg_sr_b1[7] ),
.\reg_sr_c1[7] (\reg_sr_c1[7] ),
.\reg_sr_b1[6] (\reg_sr_b1[6] ),
.\reg_sr_c1[6] (\reg_sr_c1[6] ),
.\reg_sr_b1[5] (\reg_sr_b1[5] ),
.\reg_sr_c1[5] (\reg_sr_c1[5] ),
.\reg_sr_b1[4] (\reg_sr_b1[4] ),
.\reg_sr_c1[4] (\reg_sr_c1[4] ),
.\reg_sr_b1[3] (\reg_sr_b1[3] ),
.\reg_sr_c1[3] (\reg_sr_c1[3] ),
.\reg_sr_b1[2] (\reg_sr_b1[2] ),
.\reg_sr_c1[2] (\reg_sr_c1[2] ),
.\reg_sr_b1[1] (\reg_sr_b1[1] ),
.\reg_sr_c1[1] (\reg_sr_c1[1] ),
.\reg_sr_b1[0] (\reg_sr_b1[0] ),
.\reg_sr_c1[0] (\reg_sr_c1[0] ),
.n4_17_12(n4_17_12),
.n4_19_42(n4_19_42),
.n4_21(n4_21),
.n4_23_22(n4_23_22),
.n4_25_27(n4_25_27),
.n4_27(n4_27),
.n4_29(n4_29),
.n4_31_31(n4_31_31),
.n2_17_13(n2_17_13),
.n2_19_43(n2_19_43),
.n2_21(n2_21),
.n2_23_23(n2_23_23),
.n2_25_28(n2_25_28),
.n2_27_4(n2_27_4),
.n2_29_8(n2_29_8),
.n2_31_32(n2_31_32) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_rr_selector  u_rr_selector (
.\reg_rr_d1[7] (\reg_rr_d1[7] ),
.\reg_rr_e1[7] (\reg_rr_e1[7] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_rr_d1[6] (\reg_rr_d1[6] ),
.\reg_rr_e1[6] (\reg_rr_e1[6] ),
.\reg_rr_d1[5] (\reg_rr_d1[5] ),
.\reg_rr_e1[5] (\reg_rr_e1[5] ),
.\reg_rr_d1[4] (\reg_rr_d1[4] ),
.\reg_rr_e1[4] (\reg_rr_e1[4] ),
.\reg_rr_d1[3] (\reg_rr_d1[3] ),
.\reg_rr_e1[3] (\reg_rr_e1[3] ),
.\reg_rr_d1[2] (\reg_rr_d1[2] ),
.\reg_rr_e1[2] (\reg_rr_e1[2] ),
.\reg_rr_d1[1] (\reg_rr_d1[1] ),
.\reg_rr_e1[1] (\reg_rr_e1[1] ),
.\reg_rr_d1[0] (\reg_rr_d1[0] ),
.\reg_rr_e1[0] (\reg_rr_e1[0] ),
.\reg_rr_b1[7] (\reg_rr_b1[7] ),
.\reg_rr_c1[7] (\reg_rr_c1[7] ),
.\reg_rr_b1[6] (\reg_rr_b1[6] ),
.\reg_rr_c1[6] (\reg_rr_c1[6] ),
.\reg_rr_b1[5] (\reg_rr_b1[5] ),
.\reg_rr_c1[5] (\reg_rr_c1[5] ),
.\reg_rr_b1[4] (\reg_rr_b1[4] ),
.\reg_rr_c1[4] (\reg_rr_c1[4] ),
.\reg_rr_b1[3] (\reg_rr_b1[3] ),
.\reg_rr_c1[3] (\reg_rr_c1[3] ),
.\reg_rr_b1[2] (\reg_rr_b1[2] ),
.\reg_rr_c1[2] (\reg_rr_c1[2] ),
.\reg_rr_b1[1] (\reg_rr_b1[1] ),
.\reg_rr_c1[1] (\reg_rr_c1[1] ),
.\reg_rr_b1[0] (\reg_rr_b1[0] ),
.\reg_rr_c1[0] (\reg_rr_c1[0] ),
.n4_17_10(n4_17_10),
.n4_19_44(n4_19_44),
.n4_21_15(n4_21_15),
.n4_23(n4_23),
.n4_25_25(n4_25_25),
.n4_27_29(n4_27_29),
.n4_29_38(n4_29_38),
.n4_31(n4_31),
.n2_17_11(n2_17_11),
.n2_19_45(n2_19_45),
.n2_21_16(n2_21_16),
.n2_23_19(n2_23_19),
.n2_25_26(n2_25_26),
.n2_27_30(n2_27_30),
.n2_29_39(n2_29_39),
.n2_31_5(n2_31_5) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector  u_sl_selector (
.\reg_sl_d1[5] (\reg_sl_d1[5] ),
.\reg_sl_e1[5] (\reg_sl_e1[5] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_sl_d1[4] (\reg_sl_d1[4] ),
.\reg_sl_e1[4] (\reg_sl_e1[4] ),
.\reg_sl_d1[3] (\reg_sl_d1[3] ),
.\reg_sl_e1[3] (\reg_sl_e1[3] ),
.\reg_sl_d1[2] (\reg_sl_d1[2] ),
.\reg_sl_e1[2] (\reg_sl_e1[2] ),
.\reg_sl_d1[1] (\reg_sl_d1[1] ),
.\reg_sl_e1[1] (\reg_sl_e1[1] ),
.\reg_sl_d1[0] (\reg_sl_d1[0] ),
.\reg_sl_e1[0] (\reg_sl_e1[0] ),
.\reg_sl_b1[5] (\reg_sl_b1[5] ),
.\reg_sl_c1[5] (\reg_sl_c1[5] ),
.\reg_sl_b1[4] (\reg_sl_b1[4] ),
.\reg_sl_c1[4] (\reg_sl_c1[4] ),
.\reg_sl_b1[3] (\reg_sl_b1[3] ),
.\reg_sl_c1[3] (\reg_sl_c1[3] ),
.\reg_sl_b1[2] (\reg_sl_b1[2] ),
.\reg_sl_c1[2] (\reg_sl_c1[2] ),
.\reg_sl_b1[1] (\reg_sl_b1[1] ),
.\reg_sl_c1[1] (\reg_sl_c1[1] ),
.\reg_sl_b1[0] (\reg_sl_b1[0] ),
.\reg_sl_c1[0] (\reg_sl_c1[0] ),
.n4_13(n4_13),
.n4_15(n4_15),
.n4_17_50(n4_17_50),
.n4_19_36(n4_19_36),
.n4_21_34(n4_21_34),
.n4_23_48(n4_23_48),
.n2_13(n2_13),
.n2_15(n2_15),
.n2_17_51(n2_17_51),
.n2_19_37(n2_19_37),
.n2_21_35(n2_21_35),
.n2_23_49(n2_23_49) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_key_release_selector  u_key_release_selector (
.ch_d1_key_release(ch_d1_key_release),
.ch_e1_key_release(ch_e1_key_release),
.\ff_active[0] (\ff_active[0] ),
.ch_b1_key_release(ch_b1_key_release),
.ch_c1_key_release(ch_c1_key_release),
.n4_3(n4_3),
.n2_3_33(n2_3_33) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_key_off_selector  u_key_off_selector (
.ch_d1_key_off(ch_d1_key_off),
.ch_e1_key_off(ch_e1_key_off),
.\ff_active[0] (\ff_active[0] ),
.ch_b1_key_off(ch_b1_key_off),
.ch_c1_key_off(ch_c1_key_off),
.n4(n4),
.n2_3(n2_3) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_ar_selector  u_ar_selector (
.\reg_ar_b1[7] (\reg_ar_b1[7] ),
.\reg_ar_c1[7] (\reg_ar_c1[7] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_ar_b1[6] (\reg_ar_b1[6] ),
.\reg_ar_c1[6] (\reg_ar_c1[6] ),
.\reg_ar_b1[5] (\reg_ar_b1[5] ),
.\reg_ar_c1[5] (\reg_ar_c1[5] ),
.\reg_ar_b1[4] (\reg_ar_b1[4] ),
.\reg_ar_c1[4] (\reg_ar_c1[4] ),
.\reg_ar_b1[3] (\reg_ar_b1[3] ),
.\reg_ar_c1[3] (\reg_ar_c1[3] ),
.\reg_ar_b1[2] (\reg_ar_b1[2] ),
.\reg_ar_c1[2] (\reg_ar_c1[2] ),
.\reg_ar_b1[1] (\reg_ar_b1[1] ),
.\reg_ar_c1[1] (\reg_ar_c1[1] ),
.\reg_ar_b1[0] (\reg_ar_b1[0] ),
.\reg_ar_c1[0] (\reg_ar_c1[0] ),
.n2_17(n2_17),
.n2_19(n2_19),
.n2(n2),
.n2_23(n2_23),
.n2_25(n2_25),
.n2_27(n2_27),
.n2_29(n2_29),
.n2_31(n2_31) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector  u_level_selector (
.o(o),
.\ff_level_d[6]_3 (\ff_level_d[6]_3 ),
.o_607(o_607),
.\ff_level_a[1]_3 (\ff_level_a[1]_3 ),
.\ff_level_a[0]_3 (\ff_level_a[0]_3 ),
.\ff_level_a[6]_3 (\ff_level_a[6]_3 ),
.\ff_level_e[6]_3 (\ff_level_e[6]_3 ),
.\ff_active[2] (\ff_active[2] ),
.\w_sram_a0[9] (\w_sram_a0[9] ),
.\ff_level_b[6]_3 (\ff_level_b[6]_3 ),
.\ff_level_c[6]_3 (\ff_level_c[6]_3 ),
.\ff_active[0] (\ff_active[0] ),
.o_39(o_39),
.\ff_level_d[5]_3 (\ff_level_d[5]_3 ),
.\ff_level_e[5]_3 (\ff_level_e[5]_3 ),
.\ff_level_d[4]_3 (\ff_level_d[4]_3 ),
.\ff_level_e[4]_3 (\ff_level_e[4]_3 ),
.\ff_level_d[3]_3 (\ff_level_d[3]_3 ),
.\ff_level_e[3]_3 (\ff_level_e[3]_3 ),
.\ff_level_d[2]_3 (\ff_level_d[2]_3 ),
.\ff_level_e[2]_3 (\ff_level_e[2]_3 ),
.\ff_level_d[1]_3 (\ff_level_d[1]_3 ),
.\ff_level_e[1]_3 (\ff_level_e[1]_3 ),
.\w_sram_a0[7] (\w_sram_a0[7] ),
.\ff_level_b[1]_3 (\ff_level_b[1]_3 ),
.\ff_level_c[1]_3 (\ff_level_c[1]_3 ),
.\ff_level_d[0]_3 (\ff_level_d[0]_3 ),
.\ff_level_e[0]_3 (\ff_level_e[0]_3 ),
.\ff_level_b[0]_3 (\ff_level_b[0]_3 ),
.\ff_level_c[0]_3 (\ff_level_c[0]_3 ),
.\ff_level_b[5]_3 (\ff_level_b[5]_3 ),
.\ff_active[1] (\ff_active[1] ),
.\ff_level_c[5]_3 (\ff_level_c[5]_3 ),
.\ff_level_a[5]_3 (\ff_level_a[5]_3 ),
.\ff_level_b[4]_3 (\ff_level_b[4]_3 ),
.\ff_level_c[4]_3 (\ff_level_c[4]_3 ),
.\ff_level_a[4]_3 (\ff_level_a[4]_3 ),
.\ff_level_b[3]_3 (\ff_level_b[3]_3 ),
.\ff_level_c[3]_3 (\ff_level_c[3]_3 ),
.\ff_level_a[3]_3 (\ff_level_a[3]_3 ),
.\ff_level_b[2]_3 (\ff_level_b[2]_3 ),
.\ff_level_c[2]_3 (\ff_level_c[2]_3 ),
.\ff_level_a[2]_3 (\ff_level_a[2]_3 ),
.o_15_0(o_15_0),
.o_25(o_25),
.o_27(o_27),
.o_89_1(o_89_1),
.o_91(o_91),
.o_93(o_93),
.o_95(o_95) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_length_selector  (\ff_active[1] ,\reg_wave_length_a0[1] ,\reg_wave_length_b0[1] ,\ff_active[0] ,\reg_wave_length_c0[1] ,\reg_wave_length_d0[1] ,\reg_wave_length_a0[0] ,\reg_wave_length_b0[0] ,\reg_wave_length_c0[0] ,\reg_wave_length_d0[0] ,n3,n3_7);
input \ff_active[1] ;
input \reg_wave_length_a0[1] ;
input \reg_wave_length_b0[1] ;
input \ff_active[0] ;
input \reg_wave_length_c0[1] ;
input \reg_wave_length_d0[1] ;
input \reg_wave_length_a0[0] ;
input \reg_wave_length_b0[0] ;
input \reg_wave_length_c0[0] ;
input \reg_wave_length_d0[0] ;
output n3;
output n3_7;
wire n3;
wire n3_7;
wire n1;
wire n2_5;
wire n1_9;
wire n2_7;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15691 (
.I0(n1),
.I1(n2_5),
.S0(\ff_active[1] ),
.O(n3) 
);
MUX2_LUT5 n3_ins15692 (
.I0(n1_9),
.I1(n2_7),
.S0(\ff_active[1] ),
.O(n3_7) 
);
LUT3 n1_ins15943 (
.I0(\reg_wave_length_a0[1] ),
.I1(\reg_wave_length_b0[1] ),
.I2(\ff_active[0] ),
.F(n1) 
);
defparam n1_ins15943.INIT=8'hCA;
LUT3 n2_ins15944 (
.I0(\reg_wave_length_c0[1] ),
.I1(\reg_wave_length_d0[1] ),
.I2(\ff_active[0] ),
.F(n2_5) 
);
defparam n2_ins15944.INIT=8'hCA;
LUT3 n1_ins15945 (
.I0(\reg_wave_length_a0[0] ),
.I1(\reg_wave_length_b0[0] ),
.I2(\ff_active[0] ),
.F(n1_9) 
);
defparam n1_ins15945.INIT=8'hCA;
LUT3 n2_ins15946 (
.I0(\reg_wave_length_c0[0] ),
.I1(\reg_wave_length_d0[0] ),
.I2(\ff_active[0] ),
.F(n2_7) 
);
defparam n2_ins15946.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_frequency_counter_selector  (\ff_active[1] ,\ff_frequency_count_a[11] ,\ff_frequency_count_b[11] ,\ff_active[0] ,\ff_frequency_count_c[11] ,\ff_frequency_count_d[11] ,\ff_frequency_count_a[10] ,\ff_frequency_count_b[10] ,\ff_frequency_count_c[10] ,\ff_frequency_count_d[10] ,\ff_frequency_count_a[9] ,\ff_frequency_count_b[9] ,\ff_frequency_count_c[9] ,\ff_frequency_count_d[9] ,\ff_frequency_count_a[8] ,\ff_frequency_count_b[8] ,\ff_frequency_count_c[8] ,\ff_frequency_count_d[8] ,\ff_frequency_count_a[7] ,\ff_frequency_count_b[7] ,\ff_frequency_count_c[7] ,\ff_frequency_count_d[7] ,\ff_frequency_count_a[6] ,\ff_frequency_count_b[6] ,\ff_frequency_count_c[6] ,\ff_frequency_count_d[6] ,\ff_frequency_count_a[5] ,\ff_frequency_count_b[5] ,\ff_frequency_count_c[5] ,\ff_frequency_count_d[5] ,\ff_frequency_count_a[4] ,\ff_frequency_count_b[4] ,\ff_frequency_count_c[4] ,\ff_frequency_count_d[4] ,\ff_frequency_count_a[3] ,\ff_frequency_count_b[3] ,\ff_frequency_count_c[3] ,\ff_frequency_count_d[3] ,\ff_frequency_count_a[2] ,\ff_frequency_count_b[2] ,\ff_frequency_count_c[2] ,\ff_frequency_count_d[2] ,\ff_frequency_count_a[1] ,\ff_frequency_count_b[1] ,\ff_frequency_count_c[1] ,\ff_frequency_count_d[1] ,\ff_frequency_count_a[0] ,\ff_frequency_count_b[0] ,\ff_frequency_count_c[0] ,\ff_frequency_count_d[0] ,n3_25_244,n3_27_245,n3_29,n3_31,n3_33,n3_35,n3_37,n3_39,n3_41,n3_43,n3_45,n3_47);
input \ff_active[1] ;
input \ff_frequency_count_a[11] ;
input \ff_frequency_count_b[11] ;
input \ff_active[0] ;
input \ff_frequency_count_c[11] ;
input \ff_frequency_count_d[11] ;
input \ff_frequency_count_a[10] ;
input \ff_frequency_count_b[10] ;
input \ff_frequency_count_c[10] ;
input \ff_frequency_count_d[10] ;
input \ff_frequency_count_a[9] ;
input \ff_frequency_count_b[9] ;
input \ff_frequency_count_c[9] ;
input \ff_frequency_count_d[9] ;
input \ff_frequency_count_a[8] ;
input \ff_frequency_count_b[8] ;
input \ff_frequency_count_c[8] ;
input \ff_frequency_count_d[8] ;
input \ff_frequency_count_a[7] ;
input \ff_frequency_count_b[7] ;
input \ff_frequency_count_c[7] ;
input \ff_frequency_count_d[7] ;
input \ff_frequency_count_a[6] ;
input \ff_frequency_count_b[6] ;
input \ff_frequency_count_c[6] ;
input \ff_frequency_count_d[6] ;
input \ff_frequency_count_a[5] ;
input \ff_frequency_count_b[5] ;
input \ff_frequency_count_c[5] ;
input \ff_frequency_count_d[5] ;
input \ff_frequency_count_a[4] ;
input \ff_frequency_count_b[4] ;
input \ff_frequency_count_c[4] ;
input \ff_frequency_count_d[4] ;
input \ff_frequency_count_a[3] ;
input \ff_frequency_count_b[3] ;
input \ff_frequency_count_c[3] ;
input \ff_frequency_count_d[3] ;
input \ff_frequency_count_a[2] ;
input \ff_frequency_count_b[2] ;
input \ff_frequency_count_c[2] ;
input \ff_frequency_count_d[2] ;
input \ff_frequency_count_a[1] ;
input \ff_frequency_count_b[1] ;
input \ff_frequency_count_c[1] ;
input \ff_frequency_count_d[1] ;
input \ff_frequency_count_a[0] ;
input \ff_frequency_count_b[0] ;
input \ff_frequency_count_c[0] ;
input \ff_frequency_count_d[0] ;
output n3_25_244;
output n3_27_245;
output n3_29;
output n3_31;
output n3_33;
output n3_35;
output n3_37;
output n3_39;
output n3_41;
output n3_43;
output n3_45;
output n3_47;
wire n3_25_244;
wire n3_27_245;
wire n3_29;
wire n3_31;
wire n3_33;
wire n3_35;
wire n3_37;
wire n3_39;
wire n3_41;
wire n3_43;
wire n3_45;
wire n3_47;
wire n1_27;
wire n2_25_246;
wire n1_29;
wire n2_27_247;
wire n1_31;
wire n2_29_248;
wire n1_33;
wire n2_31_249;
wire n1_35;
wire n2_33;
wire n1_37;
wire n2_35;
wire n1_39;
wire n2_37;
wire n1_41;
wire n2_39;
wire n1_43;
wire n2_41;
wire n1_45;
wire n2_43;
wire n1_47;
wire n2_45;
wire n1_49;
wire n2_47;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15693 (
.I0(n1_27),
.I1(n2_25_246),
.S0(\ff_active[1] ),
.O(n3_25_244) 
);
MUX2_LUT5 n3_ins15694 (
.I0(n1_29),
.I1(n2_27_247),
.S0(\ff_active[1] ),
.O(n3_27_245) 
);
MUX2_LUT5 n3_ins15695 (
.I0(n1_31),
.I1(n2_29_248),
.S0(\ff_active[1] ),
.O(n3_29) 
);
MUX2_LUT5 n3_ins15696 (
.I0(n1_33),
.I1(n2_31_249),
.S0(\ff_active[1] ),
.O(n3_31) 
);
MUX2_LUT5 n3_ins15697 (
.I0(n1_35),
.I1(n2_33),
.S0(\ff_active[1] ),
.O(n3_33) 
);
MUX2_LUT5 n3_ins15698 (
.I0(n1_37),
.I1(n2_35),
.S0(\ff_active[1] ),
.O(n3_35) 
);
MUX2_LUT5 n3_ins15699 (
.I0(n1_39),
.I1(n2_37),
.S0(\ff_active[1] ),
.O(n3_37) 
);
MUX2_LUT5 n3_ins15700 (
.I0(n1_41),
.I1(n2_39),
.S0(\ff_active[1] ),
.O(n3_39) 
);
MUX2_LUT5 n3_ins15701 (
.I0(n1_43),
.I1(n2_41),
.S0(\ff_active[1] ),
.O(n3_41) 
);
MUX2_LUT5 n3_ins15702 (
.I0(n1_45),
.I1(n2_43),
.S0(\ff_active[1] ),
.O(n3_43) 
);
MUX2_LUT5 n3_ins15703 (
.I0(n1_47),
.I1(n2_45),
.S0(\ff_active[1] ),
.O(n3_45) 
);
MUX2_LUT5 n3_ins15780 (
.I0(n1_49),
.I1(n2_47),
.S0(\ff_active[1] ),
.O(n3_47) 
);
LUT3 n1_ins15985 (
.I0(\ff_frequency_count_a[11] ),
.I1(\ff_frequency_count_b[11] ),
.I2(\ff_active[0] ),
.F(n1_27) 
);
defparam n1_ins15985.INIT=8'hCA;
LUT3 n2_ins15986 (
.I0(\ff_frequency_count_c[11] ),
.I1(\ff_frequency_count_d[11] ),
.I2(\ff_active[0] ),
.F(n2_25_246) 
);
defparam n2_ins15986.INIT=8'hCA;
LUT3 n1_ins15987 (
.I0(\ff_frequency_count_a[10] ),
.I1(\ff_frequency_count_b[10] ),
.I2(\ff_active[0] ),
.F(n1_29) 
);
defparam n1_ins15987.INIT=8'hCA;
LUT3 n2_ins15988 (
.I0(\ff_frequency_count_c[10] ),
.I1(\ff_frequency_count_d[10] ),
.I2(\ff_active[0] ),
.F(n2_27_247) 
);
defparam n2_ins15988.INIT=8'hCA;
LUT3 n1_ins15989 (
.I0(\ff_frequency_count_a[9] ),
.I1(\ff_frequency_count_b[9] ),
.I2(\ff_active[0] ),
.F(n1_31) 
);
defparam n1_ins15989.INIT=8'hCA;
LUT3 n2_ins15990 (
.I0(\ff_frequency_count_c[9] ),
.I1(\ff_frequency_count_d[9] ),
.I2(\ff_active[0] ),
.F(n2_29_248) 
);
defparam n2_ins15990.INIT=8'hCA;
LUT3 n1_ins15991 (
.I0(\ff_frequency_count_a[8] ),
.I1(\ff_frequency_count_b[8] ),
.I2(\ff_active[0] ),
.F(n1_33) 
);
defparam n1_ins15991.INIT=8'hCA;
LUT3 n2_ins15992 (
.I0(\ff_frequency_count_c[8] ),
.I1(\ff_frequency_count_d[8] ),
.I2(\ff_active[0] ),
.F(n2_31_249) 
);
defparam n2_ins15992.INIT=8'hCA;
LUT3 n1_ins15993 (
.I0(\ff_frequency_count_a[7] ),
.I1(\ff_frequency_count_b[7] ),
.I2(\ff_active[0] ),
.F(n1_35) 
);
defparam n1_ins15993.INIT=8'hCA;
LUT3 n2_ins15994 (
.I0(\ff_frequency_count_c[7] ),
.I1(\ff_frequency_count_d[7] ),
.I2(\ff_active[0] ),
.F(n2_33) 
);
defparam n2_ins15994.INIT=8'hCA;
LUT3 n1_ins15995 (
.I0(\ff_frequency_count_a[6] ),
.I1(\ff_frequency_count_b[6] ),
.I2(\ff_active[0] ),
.F(n1_37) 
);
defparam n1_ins15995.INIT=8'hCA;
LUT3 n2_ins15996 (
.I0(\ff_frequency_count_c[6] ),
.I1(\ff_frequency_count_d[6] ),
.I2(\ff_active[0] ),
.F(n2_35) 
);
defparam n2_ins15996.INIT=8'hCA;
LUT3 n1_ins15997 (
.I0(\ff_frequency_count_a[5] ),
.I1(\ff_frequency_count_b[5] ),
.I2(\ff_active[0] ),
.F(n1_39) 
);
defparam n1_ins15997.INIT=8'hCA;
LUT3 n2_ins15998 (
.I0(\ff_frequency_count_c[5] ),
.I1(\ff_frequency_count_d[5] ),
.I2(\ff_active[0] ),
.F(n2_37) 
);
defparam n2_ins15998.INIT=8'hCA;
LUT3 n1_ins15999 (
.I0(\ff_frequency_count_a[4] ),
.I1(\ff_frequency_count_b[4] ),
.I2(\ff_active[0] ),
.F(n1_41) 
);
defparam n1_ins15999.INIT=8'hCA;
LUT3 n2_ins16000 (
.I0(\ff_frequency_count_c[4] ),
.I1(\ff_frequency_count_d[4] ),
.I2(\ff_active[0] ),
.F(n2_39) 
);
defparam n2_ins16000.INIT=8'hCA;
LUT3 n1_ins16001 (
.I0(\ff_frequency_count_a[3] ),
.I1(\ff_frequency_count_b[3] ),
.I2(\ff_active[0] ),
.F(n1_43) 
);
defparam n1_ins16001.INIT=8'hCA;
LUT3 n2_ins16002 (
.I0(\ff_frequency_count_c[3] ),
.I1(\ff_frequency_count_d[3] ),
.I2(\ff_active[0] ),
.F(n2_41) 
);
defparam n2_ins16002.INIT=8'hCA;
LUT3 n1_ins16003 (
.I0(\ff_frequency_count_a[2] ),
.I1(\ff_frequency_count_b[2] ),
.I2(\ff_active[0] ),
.F(n1_45) 
);
defparam n1_ins16003.INIT=8'hCA;
LUT3 n2_ins16004 (
.I0(\ff_frequency_count_c[2] ),
.I1(\ff_frequency_count_d[2] ),
.I2(\ff_active[0] ),
.F(n2_43) 
);
defparam n2_ins16004.INIT=8'hCA;
LUT3 n1_ins16005 (
.I0(\ff_frequency_count_a[1] ),
.I1(\ff_frequency_count_b[1] ),
.I2(\ff_active[0] ),
.F(n1_47) 
);
defparam n1_ins16005.INIT=8'hCA;
LUT3 n2_ins16006 (
.I0(\ff_frequency_count_c[1] ),
.I1(\ff_frequency_count_d[1] ),
.I2(\ff_active[0] ),
.F(n2_45) 
);
defparam n2_ins16006.INIT=8'hCA;
LUT3 n1_ins16007 (
.I0(\ff_frequency_count_a[0] ),
.I1(\ff_frequency_count_b[0] ),
.I2(\ff_active[0] ),
.F(n1_49) 
);
defparam n1_ins16007.INIT=8'hCA;
LUT3 n2_ins16008 (
.I0(\ff_frequency_count_c[0] ),
.I1(\ff_frequency_count_d[0] ),
.I2(\ff_active[0] ),
.F(n2_47) 
);
defparam n2_ins16008.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_address_selector  (\ff_active[1] ,\ff_wave_address_a[6] ,\ff_wave_address_b[6] ,\ff_active[0] ,\ff_wave_address_c[6] ,\ff_wave_address_d[6] ,\ff_wave_address_a[5] ,\ff_wave_address_b[5] ,\ff_wave_address_c[5] ,\ff_wave_address_d[5] ,\ff_wave_address_a[4] ,\ff_wave_address_b[4] ,\ff_wave_address_c[4] ,\ff_wave_address_d[4] ,\ff_wave_address_a[3] ,\ff_wave_address_b[3] ,\ff_wave_address_c[3] ,\ff_wave_address_d[3] ,\ff_wave_address_a[2] ,\ff_wave_address_b[2] ,\ff_wave_address_c[2] ,\ff_wave_address_d[2] ,\ff_wave_address_a[1] ,\ff_wave_address_b[1] ,\ff_wave_address_c[1] ,\ff_wave_address_d[1] ,\ff_wave_address_a[0] ,\ff_wave_address_b[0] ,\ff_wave_address_c[0] ,\ff_wave_address_d[0] ,n3_15,n3_17,n3_19,n3_21,n3_23,n3_25,n3_27);
input \ff_active[1] ;
input \ff_wave_address_a[6] ;
input \ff_wave_address_b[6] ;
input \ff_active[0] ;
input \ff_wave_address_c[6] ;
input \ff_wave_address_d[6] ;
input \ff_wave_address_a[5] ;
input \ff_wave_address_b[5] ;
input \ff_wave_address_c[5] ;
input \ff_wave_address_d[5] ;
input \ff_wave_address_a[4] ;
input \ff_wave_address_b[4] ;
input \ff_wave_address_c[4] ;
input \ff_wave_address_d[4] ;
input \ff_wave_address_a[3] ;
input \ff_wave_address_b[3] ;
input \ff_wave_address_c[3] ;
input \ff_wave_address_d[3] ;
input \ff_wave_address_a[2] ;
input \ff_wave_address_b[2] ;
input \ff_wave_address_c[2] ;
input \ff_wave_address_d[2] ;
input \ff_wave_address_a[1] ;
input \ff_wave_address_b[1] ;
input \ff_wave_address_c[1] ;
input \ff_wave_address_d[1] ;
input \ff_wave_address_a[0] ;
input \ff_wave_address_b[0] ;
input \ff_wave_address_c[0] ;
input \ff_wave_address_d[0] ;
output n3_15;
output n3_17;
output n3_19;
output n3_21;
output n3_23;
output n3_25;
output n3_27;
wire n3_15;
wire n3_17;
wire n3_19;
wire n3_21;
wire n3_23;
wire n3_25;
wire n3_27;
wire n1_17;
wire n2_15_250;
wire n1_19;
wire n2_17_251;
wire n1_21;
wire n2_19_252;
wire n1_23;
wire n2_21_253;
wire n1_25;
wire n2_23_254;
wire n1_27_255;
wire n2_25_256;
wire n1_29_257;
wire n2_27_258;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15761 (
.I0(n1_17),
.I1(n2_15_250),
.S0(\ff_active[1] ),
.O(n3_15) 
);
MUX2_LUT5 n3_ins15762 (
.I0(n1_19),
.I1(n2_17_251),
.S0(\ff_active[1] ),
.O(n3_17) 
);
MUX2_LUT5 n3_ins15763 (
.I0(n1_21),
.I1(n2_19_252),
.S0(\ff_active[1] ),
.O(n3_19) 
);
MUX2_LUT5 n3_ins15764 (
.I0(n1_23),
.I1(n2_21_253),
.S0(\ff_active[1] ),
.O(n3_21) 
);
MUX2_LUT5 n3_ins15765 (
.I0(n1_25),
.I1(n2_23_254),
.S0(\ff_active[1] ),
.O(n3_23) 
);
MUX2_LUT5 n3_ins15766 (
.I0(n1_27_255),
.I1(n2_25_256),
.S0(\ff_active[1] ),
.O(n3_25) 
);
MUX2_LUT5 n3_ins15767 (
.I0(n1_29_257),
.I1(n2_27_258),
.S0(\ff_active[1] ),
.O(n3_27) 
);
LUT3 n1_ins15947 (
.I0(\ff_wave_address_a[6] ),
.I1(\ff_wave_address_b[6] ),
.I2(\ff_active[0] ),
.F(n1_17) 
);
defparam n1_ins15947.INIT=8'hCA;
LUT3 n2_ins15948 (
.I0(\ff_wave_address_c[6] ),
.I1(\ff_wave_address_d[6] ),
.I2(\ff_active[0] ),
.F(n2_15_250) 
);
defparam n2_ins15948.INIT=8'hCA;
LUT3 n1_ins15949 (
.I0(\ff_wave_address_a[5] ),
.I1(\ff_wave_address_b[5] ),
.I2(\ff_active[0] ),
.F(n1_19) 
);
defparam n1_ins15949.INIT=8'hCA;
LUT3 n2_ins15950 (
.I0(\ff_wave_address_c[5] ),
.I1(\ff_wave_address_d[5] ),
.I2(\ff_active[0] ),
.F(n2_17_251) 
);
defparam n2_ins15950.INIT=8'hCA;
LUT3 n1_ins15951 (
.I0(\ff_wave_address_a[4] ),
.I1(\ff_wave_address_b[4] ),
.I2(\ff_active[0] ),
.F(n1_21) 
);
defparam n1_ins15951.INIT=8'hCA;
LUT3 n2_ins15952 (
.I0(\ff_wave_address_c[4] ),
.I1(\ff_wave_address_d[4] ),
.I2(\ff_active[0] ),
.F(n2_19_252) 
);
defparam n2_ins15952.INIT=8'hCA;
LUT3 n1_ins15953 (
.I0(\ff_wave_address_a[3] ),
.I1(\ff_wave_address_b[3] ),
.I2(\ff_active[0] ),
.F(n1_23) 
);
defparam n1_ins15953.INIT=8'hCA;
LUT3 n2_ins15954 (
.I0(\ff_wave_address_c[3] ),
.I1(\ff_wave_address_d[3] ),
.I2(\ff_active[0] ),
.F(n2_21_253) 
);
defparam n2_ins15954.INIT=8'hCA;
LUT3 n1_ins15955 (
.I0(\ff_wave_address_a[2] ),
.I1(\ff_wave_address_b[2] ),
.I2(\ff_active[0] ),
.F(n1_25) 
);
defparam n1_ins15955.INIT=8'hCA;
LUT3 n2_ins15956 (
.I0(\ff_wave_address_c[2] ),
.I1(\ff_wave_address_d[2] ),
.I2(\ff_active[0] ),
.F(n2_23_254) 
);
defparam n2_ins15956.INIT=8'hCA;
LUT3 n1_ins15957 (
.I0(\ff_wave_address_a[1] ),
.I1(\ff_wave_address_b[1] ),
.I2(\ff_active[0] ),
.F(n1_27_255) 
);
defparam n1_ins15957.INIT=8'hCA;
LUT3 n2_ins15958 (
.I0(\ff_wave_address_c[1] ),
.I1(\ff_wave_address_d[1] ),
.I2(\ff_active[0] ),
.F(n2_25_256) 
);
defparam n2_ins15958.INIT=8'hCA;
LUT3 n1_ins15959 (
.I0(\ff_wave_address_a[0] ),
.I1(\ff_wave_address_b[0] ),
.I2(\ff_active[0] ),
.F(n1_29_257) 
);
defparam n1_ins15959.INIT=8'hCA;
LUT3 n2_ins15960 (
.I0(\ff_wave_address_c[0] ),
.I1(\ff_wave_address_d[0] ),
.I2(\ff_active[0] ),
.F(n2_27_258) 
);
defparam n2_ins15960.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_frequency_count_selector  (\ff_active[1] ,\reg_frequency_count_a0[11] ,\reg_frequency_count_b0[11] ,\ff_active[0] ,\reg_frequency_count_c0[11] ,\reg_frequency_count_d0[11] ,\reg_frequency_count_a0[10] ,\reg_frequency_count_b0[10] ,\reg_frequency_count_c0[10] ,\reg_frequency_count_d0[10] ,\reg_frequency_count_a0[9] ,\reg_frequency_count_b0[9] ,\reg_frequency_count_c0[9] ,\reg_frequency_count_d0[9] ,\reg_frequency_count_a0[8] ,\reg_frequency_count_b0[8] ,\reg_frequency_count_c0[8] ,\reg_frequency_count_d0[8] ,\reg_frequency_count_a0[7] ,\reg_frequency_count_b0[7] ,\reg_frequency_count_c0[7] ,\reg_frequency_count_d0[7] ,\reg_frequency_count_a0[6] ,\reg_frequency_count_b0[6] ,\reg_frequency_count_c0[6] ,\reg_frequency_count_d0[6] ,\reg_frequency_count_a0[5] ,\reg_frequency_count_b0[5] ,\reg_frequency_count_c0[5] ,\reg_frequency_count_d0[5] ,\reg_frequency_count_a0[4] ,\reg_frequency_count_b0[4] ,\reg_frequency_count_c0[4] ,\reg_frequency_count_d0[4] ,\reg_frequency_count_a0[3] ,\reg_frequency_count_b0[3] ,\reg_frequency_count_c0[3] ,\reg_frequency_count_d0[3] ,\reg_frequency_count_a0[2] ,\reg_frequency_count_b0[2] ,\reg_frequency_count_c0[2] ,\reg_frequency_count_d0[2] ,\reg_frequency_count_a0[1] ,\reg_frequency_count_b0[1] ,\reg_frequency_count_c0[1] ,\reg_frequency_count_d0[1] ,\reg_frequency_count_a0[0] ,\reg_frequency_count_b0[0] ,\reg_frequency_count_c0[0] ,\reg_frequency_count_d0[0] ,n3_25_259,n3_27_260,n3_29_261,n3_31_262,n3_33_263,n3_35_264,n3_37_265,n3_39_266,n3_41_267,n3_43_268,n3_45_269,n3_47_270);
input \ff_active[1] ;
input \reg_frequency_count_a0[11] ;
input \reg_frequency_count_b0[11] ;
input \ff_active[0] ;
input \reg_frequency_count_c0[11] ;
input \reg_frequency_count_d0[11] ;
input \reg_frequency_count_a0[10] ;
input \reg_frequency_count_b0[10] ;
input \reg_frequency_count_c0[10] ;
input \reg_frequency_count_d0[10] ;
input \reg_frequency_count_a0[9] ;
input \reg_frequency_count_b0[9] ;
input \reg_frequency_count_c0[9] ;
input \reg_frequency_count_d0[9] ;
input \reg_frequency_count_a0[8] ;
input \reg_frequency_count_b0[8] ;
input \reg_frequency_count_c0[8] ;
input \reg_frequency_count_d0[8] ;
input \reg_frequency_count_a0[7] ;
input \reg_frequency_count_b0[7] ;
input \reg_frequency_count_c0[7] ;
input \reg_frequency_count_d0[7] ;
input \reg_frequency_count_a0[6] ;
input \reg_frequency_count_b0[6] ;
input \reg_frequency_count_c0[6] ;
input \reg_frequency_count_d0[6] ;
input \reg_frequency_count_a0[5] ;
input \reg_frequency_count_b0[5] ;
input \reg_frequency_count_c0[5] ;
input \reg_frequency_count_d0[5] ;
input \reg_frequency_count_a0[4] ;
input \reg_frequency_count_b0[4] ;
input \reg_frequency_count_c0[4] ;
input \reg_frequency_count_d0[4] ;
input \reg_frequency_count_a0[3] ;
input \reg_frequency_count_b0[3] ;
input \reg_frequency_count_c0[3] ;
input \reg_frequency_count_d0[3] ;
input \reg_frequency_count_a0[2] ;
input \reg_frequency_count_b0[2] ;
input \reg_frequency_count_c0[2] ;
input \reg_frequency_count_d0[2] ;
input \reg_frequency_count_a0[1] ;
input \reg_frequency_count_b0[1] ;
input \reg_frequency_count_c0[1] ;
input \reg_frequency_count_d0[1] ;
input \reg_frequency_count_a0[0] ;
input \reg_frequency_count_b0[0] ;
input \reg_frequency_count_c0[0] ;
input \reg_frequency_count_d0[0] ;
output n3_25_259;
output n3_27_260;
output n3_29_261;
output n3_31_262;
output n3_33_263;
output n3_35_264;
output n3_37_265;
output n3_39_266;
output n3_41_267;
output n3_43_268;
output n3_45_269;
output n3_47_270;
wire n3_25_259;
wire n3_27_260;
wire n3_29_261;
wire n3_31_262;
wire n3_33_263;
wire n3_35_264;
wire n3_37_265;
wire n3_39_266;
wire n3_41_267;
wire n3_43_268;
wire n3_45_269;
wire n3_47_270;
wire n1_27_271;
wire n2_25_272;
wire n1_29_273;
wire n2_27_274;
wire n1_31_275;
wire n2_29_276;
wire n1_33_277;
wire n2_31_278;
wire n1_35_279;
wire n2_33_280;
wire n1_37_281;
wire n2_35_282;
wire n1_39_283;
wire n2_37_284;
wire n1_41_285;
wire n2_39_286;
wire n1_43_287;
wire n2_41_288;
wire n1_45_289;
wire n2_43_290;
wire n1_47_291;
wire n2_45_292;
wire n1_49_293;
wire n2_47_294;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15768 (
.I0(n1_27_271),
.I1(n2_25_272),
.S0(\ff_active[1] ),
.O(n3_25_259) 
);
MUX2_LUT5 n3_ins15769 (
.I0(n1_29_273),
.I1(n2_27_274),
.S0(\ff_active[1] ),
.O(n3_27_260) 
);
MUX2_LUT5 n3_ins15770 (
.I0(n1_31_275),
.I1(n2_29_276),
.S0(\ff_active[1] ),
.O(n3_29_261) 
);
MUX2_LUT5 n3_ins15771 (
.I0(n1_33_277),
.I1(n2_31_278),
.S0(\ff_active[1] ),
.O(n3_31_262) 
);
MUX2_LUT5 n3_ins15772 (
.I0(n1_35_279),
.I1(n2_33_280),
.S0(\ff_active[1] ),
.O(n3_33_263) 
);
MUX2_LUT5 n3_ins15773 (
.I0(n1_37_281),
.I1(n2_35_282),
.S0(\ff_active[1] ),
.O(n3_35_264) 
);
MUX2_LUT5 n3_ins15774 (
.I0(n1_39_283),
.I1(n2_37_284),
.S0(\ff_active[1] ),
.O(n3_37_265) 
);
MUX2_LUT5 n3_ins15775 (
.I0(n1_41_285),
.I1(n2_39_286),
.S0(\ff_active[1] ),
.O(n3_39_266) 
);
MUX2_LUT5 n3_ins15776 (
.I0(n1_43_287),
.I1(n2_41_288),
.S0(\ff_active[1] ),
.O(n3_41_267) 
);
MUX2_LUT5 n3_ins15777 (
.I0(n1_45_289),
.I1(n2_43_290),
.S0(\ff_active[1] ),
.O(n3_43_268) 
);
MUX2_LUT5 n3_ins15778 (
.I0(n1_47_291),
.I1(n2_45_292),
.S0(\ff_active[1] ),
.O(n3_45_269) 
);
MUX2_LUT5 n3_ins15779 (
.I0(n1_49_293),
.I1(n2_47_294),
.S0(\ff_active[1] ),
.O(n3_47_270) 
);
LUT3 n1_ins15961 (
.I0(\reg_frequency_count_a0[11] ),
.I1(\reg_frequency_count_b0[11] ),
.I2(\ff_active[0] ),
.F(n1_27_271) 
);
defparam n1_ins15961.INIT=8'hCA;
LUT3 n2_ins15962 (
.I0(\reg_frequency_count_c0[11] ),
.I1(\reg_frequency_count_d0[11] ),
.I2(\ff_active[0] ),
.F(n2_25_272) 
);
defparam n2_ins15962.INIT=8'hCA;
LUT3 n1_ins15963 (
.I0(\reg_frequency_count_a0[10] ),
.I1(\reg_frequency_count_b0[10] ),
.I2(\ff_active[0] ),
.F(n1_29_273) 
);
defparam n1_ins15963.INIT=8'hCA;
LUT3 n2_ins15964 (
.I0(\reg_frequency_count_c0[10] ),
.I1(\reg_frequency_count_d0[10] ),
.I2(\ff_active[0] ),
.F(n2_27_274) 
);
defparam n2_ins15964.INIT=8'hCA;
LUT3 n1_ins15965 (
.I0(\reg_frequency_count_a0[9] ),
.I1(\reg_frequency_count_b0[9] ),
.I2(\ff_active[0] ),
.F(n1_31_275) 
);
defparam n1_ins15965.INIT=8'hCA;
LUT3 n2_ins15966 (
.I0(\reg_frequency_count_c0[9] ),
.I1(\reg_frequency_count_d0[9] ),
.I2(\ff_active[0] ),
.F(n2_29_276) 
);
defparam n2_ins15966.INIT=8'hCA;
LUT3 n1_ins15967 (
.I0(\reg_frequency_count_a0[8] ),
.I1(\reg_frequency_count_b0[8] ),
.I2(\ff_active[0] ),
.F(n1_33_277) 
);
defparam n1_ins15967.INIT=8'hCA;
LUT3 n2_ins15968 (
.I0(\reg_frequency_count_c0[8] ),
.I1(\reg_frequency_count_d0[8] ),
.I2(\ff_active[0] ),
.F(n2_31_278) 
);
defparam n2_ins15968.INIT=8'hCA;
LUT3 n1_ins15969 (
.I0(\reg_frequency_count_a0[7] ),
.I1(\reg_frequency_count_b0[7] ),
.I2(\ff_active[0] ),
.F(n1_35_279) 
);
defparam n1_ins15969.INIT=8'hCA;
LUT3 n2_ins15970 (
.I0(\reg_frequency_count_c0[7] ),
.I1(\reg_frequency_count_d0[7] ),
.I2(\ff_active[0] ),
.F(n2_33_280) 
);
defparam n2_ins15970.INIT=8'hCA;
LUT3 n1_ins15971 (
.I0(\reg_frequency_count_a0[6] ),
.I1(\reg_frequency_count_b0[6] ),
.I2(\ff_active[0] ),
.F(n1_37_281) 
);
defparam n1_ins15971.INIT=8'hCA;
LUT3 n2_ins15972 (
.I0(\reg_frequency_count_c0[6] ),
.I1(\reg_frequency_count_d0[6] ),
.I2(\ff_active[0] ),
.F(n2_35_282) 
);
defparam n2_ins15972.INIT=8'hCA;
LUT3 n1_ins15973 (
.I0(\reg_frequency_count_a0[5] ),
.I1(\reg_frequency_count_b0[5] ),
.I2(\ff_active[0] ),
.F(n1_39_283) 
);
defparam n1_ins15973.INIT=8'hCA;
LUT3 n2_ins15974 (
.I0(\reg_frequency_count_c0[5] ),
.I1(\reg_frequency_count_d0[5] ),
.I2(\ff_active[0] ),
.F(n2_37_284) 
);
defparam n2_ins15974.INIT=8'hCA;
LUT3 n1_ins15975 (
.I0(\reg_frequency_count_a0[4] ),
.I1(\reg_frequency_count_b0[4] ),
.I2(\ff_active[0] ),
.F(n1_41_285) 
);
defparam n1_ins15975.INIT=8'hCA;
LUT3 n2_ins15976 (
.I0(\reg_frequency_count_c0[4] ),
.I1(\reg_frequency_count_d0[4] ),
.I2(\ff_active[0] ),
.F(n2_39_286) 
);
defparam n2_ins15976.INIT=8'hCA;
LUT3 n1_ins15977 (
.I0(\reg_frequency_count_a0[3] ),
.I1(\reg_frequency_count_b0[3] ),
.I2(\ff_active[0] ),
.F(n1_43_287) 
);
defparam n1_ins15977.INIT=8'hCA;
LUT3 n2_ins15978 (
.I0(\reg_frequency_count_c0[3] ),
.I1(\reg_frequency_count_d0[3] ),
.I2(\ff_active[0] ),
.F(n2_41_288) 
);
defparam n2_ins15978.INIT=8'hCA;
LUT3 n1_ins15979 (
.I0(\reg_frequency_count_a0[2] ),
.I1(\reg_frequency_count_b0[2] ),
.I2(\ff_active[0] ),
.F(n1_45_289) 
);
defparam n1_ins15979.INIT=8'hCA;
LUT3 n2_ins15980 (
.I0(\reg_frequency_count_c0[2] ),
.I1(\reg_frequency_count_d0[2] ),
.I2(\ff_active[0] ),
.F(n2_43_290) 
);
defparam n2_ins15980.INIT=8'hCA;
LUT3 n1_ins15981 (
.I0(\reg_frequency_count_a0[1] ),
.I1(\reg_frequency_count_b0[1] ),
.I2(\ff_active[0] ),
.F(n1_47_291) 
);
defparam n1_ins15981.INIT=8'hCA;
LUT3 n2_ins15982 (
.I0(\reg_frequency_count_c0[1] ),
.I1(\reg_frequency_count_d0[1] ),
.I2(\ff_active[0] ),
.F(n2_45_292) 
);
defparam n2_ins15982.INIT=8'hCA;
LUT3 n1_ins15983 (
.I0(\reg_frequency_count_a0[0] ),
.I1(\reg_frequency_count_b0[0] ),
.I2(\ff_active[0] ),
.F(n1_49_293) 
);
defparam n1_ins15983.INIT=8'hCA;
LUT3 n2_ins15984 (
.I0(\reg_frequency_count_c0[0] ),
.I1(\reg_frequency_count_d0[0] ),
.I2(\ff_active[0] ),
.F(n2_47_294) 
);
defparam n2_ins15984.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_tone_generator  (\w_sram_a0[0] ,\w_sram_a0[1] ,\w_sram_a0[2] ,\w_sram_a0[3] ,\w_sram_a0[4] ,\timer1_address[1]_7 ,\reg_frequency_count_e0[11] ,o,\ff_active[2] ,n3_25_259,\reg_frequency_count_e0[10] ,n3_27_260,\ff_frequency_count_e[10] ,n3_27_245,\ff_frequency_count_e[9] ,n3_29,\reg_frequency_count_e0[8] ,n3_31_262,\ff_frequency_count_e[8] ,n3_31,\ff_frequency_count_e[7] ,n3_33,\reg_frequency_count_e0[6] ,n3_35_264,\ff_frequency_count_e[6] ,n3_35,\reg_frequency_count_e0[5] ,n3_37_265,\ff_frequency_count_e[5] ,n3_37,\reg_frequency_count_e0[4] ,n3_39_266,\ff_frequency_count_e[4] ,n3_39,\reg_frequency_count_e0[3] ,n3_41_267,\ff_frequency_count_e[3] ,n3_41,\reg_frequency_count_e0[2] ,n3_43_268,\ff_frequency_count_e[2] ,n3_43,\reg_frequency_count_e0[1] ,n3_45_269,\ff_frequency_count_e[1] ,n3_45,\ff_frequency_count_e[0] ,n3_47,\reg_frequency_count_e0[0] ,n3_47_270,ch_a0_key_on,n118,\ff_wave_address_e[5] ,n3_17,\ff_frequency_count_e[11] ,n3_25_244,ch_b0_key_on,o_607,ch_c0_key_on,ch_d0_key_on,\ff_active[0] ,n3_29_261,\reg_frequency_count_e0[9] ,n3_33_263,\reg_frequency_count_e0[7] ,ch_e0_key_on,\ff_active[1] ,\frequency_count_out[11] ,\frequency_count_out[10] ,\frequency_count_out[8] ,\frequency_count_out[6] ,\frequency_count_out[5] ,\frequency_count_out[4] ,\frequency_count_out[3] ,\frequency_count_out[2] ,\frequency_count_out[1] ,\frequency_count_out[0] ,\wave_address_out[0]_5 ,\wave_address_out[1] ,\wave_address_out[2] ,\wave_address_out[3]_5 ,\wave_address_out[4]_5 ,\wave_address_out[5]_5 ,\wave_address_out[6]_5 ,\wave_address_out[3] ,\wave_address_out[4] ,\wave_address_out[5] ,\frequency_count_out[9]_15 ,\frequency_count_out[7] );
input \w_sram_a0[0] ;
input \w_sram_a0[1] ;
input \w_sram_a0[2] ;
input \w_sram_a0[3] ;
input \w_sram_a0[4] ;
input \timer1_address[1]_7 ;
input \reg_frequency_count_e0[11] ;
input o;
input \ff_active[2] ;
input n3_25_259;
input \reg_frequency_count_e0[10] ;
input n3_27_260;
input \ff_frequency_count_e[10] ;
input n3_27_245;
input \ff_frequency_count_e[9] ;
input n3_29;
input \reg_frequency_count_e0[8] ;
input n3_31_262;
input \ff_frequency_count_e[8] ;
input n3_31;
input \ff_frequency_count_e[7] ;
input n3_33;
input \reg_frequency_count_e0[6] ;
input n3_35_264;
input \ff_frequency_count_e[6] ;
input n3_35;
input \reg_frequency_count_e0[5] ;
input n3_37_265;
input \ff_frequency_count_e[5] ;
input n3_37;
input \reg_frequency_count_e0[4] ;
input n3_39_266;
input \ff_frequency_count_e[4] ;
input n3_39;
input \reg_frequency_count_e0[3] ;
input n3_41_267;
input \ff_frequency_count_e[3] ;
input n3_41;
input \reg_frequency_count_e0[2] ;
input n3_43_268;
input \ff_frequency_count_e[2] ;
input n3_43;
input \reg_frequency_count_e0[1] ;
input n3_45_269;
input \ff_frequency_count_e[1] ;
input n3_45;
input \ff_frequency_count_e[0] ;
input n3_47;
input \reg_frequency_count_e0[0] ;
input n3_47_270;
input ch_a0_key_on;
input n118;
input \ff_wave_address_e[5] ;
input n3_17;
input \ff_frequency_count_e[11] ;
input n3_25_244;
input ch_b0_key_on;
input o_607;
input ch_c0_key_on;
input ch_d0_key_on;
input \ff_active[0] ;
input n3_29_261;
input \reg_frequency_count_e0[9] ;
input n3_33_263;
input \reg_frequency_count_e0[7] ;
input ch_e0_key_on;
input \ff_active[1] ;
output \frequency_count_out[11] ;
output \frequency_count_out[10] ;
output \frequency_count_out[8] ;
output \frequency_count_out[6] ;
output \frequency_count_out[5] ;
output \frequency_count_out[4] ;
output \frequency_count_out[3] ;
output \frequency_count_out[2] ;
output \frequency_count_out[1] ;
output \frequency_count_out[0] ;
output \wave_address_out[0]_5 ;
output \wave_address_out[1] ;
output \wave_address_out[2] ;
output \wave_address_out[3]_5 ;
output \wave_address_out[4]_5 ;
output \wave_address_out[5]_5 ;
output \wave_address_out[6]_5 ;
output \wave_address_out[3] ;
output \wave_address_out[4] ;
output \wave_address_out[5] ;
output \frequency_count_out[9]_15 ;
output \frequency_count_out[7] ;
wire \frequency_count_out[11] ;
wire \frequency_count_out[10] ;
wire \frequency_count_out[8] ;
wire \frequency_count_out[6] ;
wire \frequency_count_out[5] ;
wire \frequency_count_out[4] ;
wire \frequency_count_out[3] ;
wire \frequency_count_out[2] ;
wire \frequency_count_out[1] ;
wire \frequency_count_out[0] ;
wire \wave_address_out[0]_5 ;
wire \wave_address_out[1] ;
wire \wave_address_out[2] ;
wire \wave_address_out[3]_5 ;
wire \wave_address_out[4]_5 ;
wire \wave_address_out[5]_5 ;
wire \wave_address_out[6]_5 ;
wire \frequency_count_out[11]_7 ;
wire \frequency_count_out[11]_9 ;
wire \frequency_count_out[10]_5 ;
wire \frequency_count_out[10]_7 ;
wire \frequency_count_out[10]_9 ;
wire \frequency_count_out[9]_7 ;
wire \frequency_count_out[8]_5 ;
wire \frequency_count_out[8]_7 ;
wire \frequency_count_out[8]_9 ;
wire \frequency_count_out[7]_7 ;
wire \frequency_count_out[6]_5 ;
wire \frequency_count_out[6]_7 ;
wire \frequency_count_out[5]_5 ;
wire \frequency_count_out[5]_7 ;
wire \frequency_count_out[5]_9 ;
wire \frequency_count_out[4]_5 ;
wire \frequency_count_out[4]_7 ;
wire \frequency_count_out[3]_5 ;
wire \frequency_count_out[3]_7 ;
wire \frequency_count_out[2]_5 ;
wire \frequency_count_out[2]_7 ;
wire \frequency_count_out[2]_9 ;
wire \frequency_count_out[1]_5 ;
wire \frequency_count_out[1]_7 ;
wire \frequency_count_out[1]_9 ;
wire \frequency_count_out[0]_5 ;
wire \wave_address_out[0]_7 ;
wire \wave_address_out[3] ;
wire \wave_address_out[4] ;
wire \wave_address_out[5] ;
wire \wave_address_out[6]_7 ;
wire \frequency_count_out[11]_11 ;
wire \wave_address_out[0]_11 ;
wire \wave_address_out[0]_13 ;
wire \wave_address_out[4]_9 ;
wire \wave_address_out[0]_17 ;
wire \wave_address_out[0]_19 ;
wire \frequency_count_out[9]_11 ;
wire \frequency_count_out[9]_13 ;
wire \frequency_count_out[9]_15 ;
wire \frequency_count_out[7]_11 ;
wire \frequency_count_out[7]_13 ;
wire \frequency_count_out[7] ;
wire \wave_address_out[0]_21 ;
wire \frequency_count_out[3]_11 ;
wire \frequency_count_out[11]_13 ;
wire \frequency_count_out[4]_11 ;
wire \wave_address_out[0]_23 ;
wire \frequency_count_out[6]_11 ;
wire \wave_address_out[1]_9 ;
wire VCC;
wire GND;
LUT3 \frequency_count_out[11]_ins16009  (
.I0(\frequency_count_out[11]_13 ),
.I1(\frequency_count_out[11]_7 ),
.I2(\frequency_count_out[11]_9 ),
.F(\frequency_count_out[11] ) 
);
defparam \frequency_count_out[11]_ins16009 .INIT=8'hF1;
LUT4 \frequency_count_out[10]_ins16010  (
.I0(\frequency_count_out[10]_5 ),
.I1(\frequency_count_out[10]_7 ),
.I2(\frequency_count_out[10]_9 ),
.I3(\frequency_count_out[11]_13 ),
.F(\frequency_count_out[10] ) 
);
defparam \frequency_count_out[10]_ins16010 .INIT=16'hC355;
LUT4 \frequency_count_out[8]_ins16012  (
.I0(\frequency_count_out[8]_5 ),
.I1(\frequency_count_out[8]_7 ),
.I2(\frequency_count_out[8]_9 ),
.I3(\frequency_count_out[11]_13 ),
.F(\frequency_count_out[8] ) 
);
defparam \frequency_count_out[8]_ins16012 .INIT=16'hC355;
LUT4 \frequency_count_out[6]_ins16014  (
.I0(\frequency_count_out[6]_5 ),
.I1(\frequency_count_out[6]_7 ),
.I2(\frequency_count_out[6]_11 ),
.I3(\frequency_count_out[11]_13 ),
.F(\frequency_count_out[6] ) 
);
defparam \frequency_count_out[6]_ins16014 .INIT=16'hC355;
LUT4 \frequency_count_out[5]_ins16015  (
.I0(\frequency_count_out[5]_5 ),
.I1(\frequency_count_out[5]_7 ),
.I2(\frequency_count_out[5]_9 ),
.I3(\frequency_count_out[11]_13 ),
.F(\frequency_count_out[5] ) 
);
defparam \frequency_count_out[5]_ins16015 .INIT=16'hC355;
LUT4 \frequency_count_out[4]_ins16016  (
.I0(\frequency_count_out[4]_5 ),
.I1(\frequency_count_out[4]_7 ),
.I2(\frequency_count_out[4]_11 ),
.I3(\frequency_count_out[11]_13 ),
.F(\frequency_count_out[4] ) 
);
defparam \frequency_count_out[4]_ins16016 .INIT=16'hC355;
LUT4 \frequency_count_out[3]_ins16017  (
.I0(\frequency_count_out[3]_5 ),
.I1(\frequency_count_out[3]_7 ),
.I2(\frequency_count_out[3]_11 ),
.I3(\frequency_count_out[11]_13 ),
.F(\frequency_count_out[3] ) 
);
defparam \frequency_count_out[3]_ins16017 .INIT=16'hC355;
LUT4 \frequency_count_out[2]_ins16018  (
.I0(\frequency_count_out[2]_5 ),
.I1(\frequency_count_out[2]_7 ),
.I2(\frequency_count_out[2]_9 ),
.I3(\frequency_count_out[11]_13 ),
.F(\frequency_count_out[2] ) 
);
defparam \frequency_count_out[2]_ins16018 .INIT=16'hC355;
LUT4 \frequency_count_out[1]_ins16019  (
.I0(\frequency_count_out[1]_5 ),
.I1(\frequency_count_out[1]_7 ),
.I2(\frequency_count_out[1]_9 ),
.I3(\frequency_count_out[11]_13 ),
.F(\frequency_count_out[1] ) 
);
defparam \frequency_count_out[1]_ins16019 .INIT=16'hC355;
LUT3 \frequency_count_out[0]_ins16020  (
.I0(\frequency_count_out[1]_9 ),
.I1(\frequency_count_out[0]_5 ),
.I2(\frequency_count_out[11]_13 ),
.F(\frequency_count_out[0] ) 
);
defparam \frequency_count_out[0]_ins16020 .INIT=8'hA3;
LUT3 \wave_address_out[0]_ins16544  (
.I0(\wave_address_out[0]_7 ),
.I1(\wave_address_out[0]_23 ),
.I2(\w_sram_a0[0] ),
.F(\wave_address_out[0]_5 ) 
);
defparam \wave_address_out[0]_ins16544 .INIT=8'h82;
LUT3 \wave_address_out[1]_ins16545  (
.I0(\wave_address_out[0]_7 ),
.I1(\w_sram_a0[1] ),
.I2(\wave_address_out[1]_9 ),
.F(\wave_address_out[1] ) 
);
defparam \wave_address_out[1]_ins16545 .INIT=8'h82;
LUT4 \wave_address_out[2]_ins16546  (
.I0(\w_sram_a0[1] ),
.I1(\wave_address_out[1]_9 ),
.I2(\wave_address_out[0]_7 ),
.I3(\w_sram_a0[2] ),
.F(\wave_address_out[2] ) 
);
defparam \wave_address_out[2]_ins16546 .INIT=16'h40B0;
LUT3 \wave_address_out[3]_ins16547  (
.I0(\wave_address_out[0]_7 ),
.I1(\w_sram_a0[3] ),
.I2(\wave_address_out[3] ),
.F(\wave_address_out[3]_5 ) 
);
defparam \wave_address_out[3]_ins16547 .INIT=8'h82;
LUT3 \wave_address_out[4]_ins16548  (
.I0(\wave_address_out[0]_7 ),
.I1(\w_sram_a0[4] ),
.I2(\wave_address_out[4] ),
.F(\wave_address_out[4]_5 ) 
);
defparam \wave_address_out[4]_ins16548 .INIT=8'h82;
LUT4 \wave_address_out[5]_ins16549  (
.I0(\w_sram_a0[4] ),
.I1(\wave_address_out[4] ),
.I2(\wave_address_out[0]_7 ),
.I3(\wave_address_out[5] ),
.F(\wave_address_out[5]_5 ) 
);
defparam \wave_address_out[5]_ins16549 .INIT=16'h40B0;
LUT3 \wave_address_out[6]_ins16550  (
.I0(\wave_address_out[0]_7 ),
.I1(\timer1_address[1]_7 ),
.I2(\wave_address_out[6]_7 ),
.F(\wave_address_out[6]_5 ) 
);
defparam \wave_address_out[6]_ins16550 .INIT=8'h82;
LUT4 \frequency_count_out[11]_ins16796  (
.I0(\reg_frequency_count_e0[11] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_25_259),
.F(\frequency_count_out[11]_7 ) 
);
defparam \frequency_count_out[11]_ins16796 .INIT=16'h7077;
LUT4 \frequency_count_out[11]_ins16797  (
.I0(\frequency_count_out[10]_9 ),
.I1(\frequency_count_out[10]_7 ),
.I2(\wave_address_out[0]_7 ),
.I3(\frequency_count_out[11]_11 ),
.F(\frequency_count_out[11]_9 ) 
);
defparam \frequency_count_out[11]_ins16797 .INIT=16'h0070;
LUT4 \frequency_count_out[10]_ins16798  (
.I0(\reg_frequency_count_e0[10] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_27_260),
.F(\frequency_count_out[10]_5 ) 
);
defparam \frequency_count_out[10]_ins16798 .INIT=16'h7077;
LUT4 \frequency_count_out[10]_ins16799  (
.I0(\ff_frequency_count_e[10] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_27_245),
.F(\frequency_count_out[10]_7 ) 
);
defparam \frequency_count_out[10]_ins16799 .INIT=16'h7077;
LUT3 \frequency_count_out[10]_ins16800  (
.I0(\frequency_count_out[9]_7 ),
.I1(\frequency_count_out[8]_7 ),
.I2(\frequency_count_out[8]_9 ),
.F(\frequency_count_out[10]_9 ) 
);
defparam \frequency_count_out[10]_ins16800 .INIT=8'h80;
LUT4 \frequency_count_out[9]_ins16802  (
.I0(\ff_frequency_count_e[9] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_29),
.F(\frequency_count_out[9]_7 ) 
);
defparam \frequency_count_out[9]_ins16802 .INIT=16'h7077;
LUT4 \frequency_count_out[8]_ins16804  (
.I0(\reg_frequency_count_e0[8] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_31_262),
.F(\frequency_count_out[8]_5 ) 
);
defparam \frequency_count_out[8]_ins16804 .INIT=16'h7077;
LUT4 \frequency_count_out[8]_ins16805  (
.I0(\ff_frequency_count_e[8] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_31),
.F(\frequency_count_out[8]_7 ) 
);
defparam \frequency_count_out[8]_ins16805 .INIT=16'h7077;
LUT4 \frequency_count_out[8]_ins16806  (
.I0(\frequency_count_out[7]_7 ),
.I1(\frequency_count_out[6]_7 ),
.I2(\frequency_count_out[5]_7 ),
.I3(\frequency_count_out[5]_9 ),
.F(\frequency_count_out[8]_9 ) 
);
defparam \frequency_count_out[8]_ins16806 .INIT=16'h8000;
LUT4 \frequency_count_out[7]_ins16808  (
.I0(\ff_frequency_count_e[7] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_33),
.F(\frequency_count_out[7]_7 ) 
);
defparam \frequency_count_out[7]_ins16808 .INIT=16'h7077;
LUT4 \frequency_count_out[6]_ins16810  (
.I0(\reg_frequency_count_e0[6] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_35_264),
.F(\frequency_count_out[6]_5 ) 
);
defparam \frequency_count_out[6]_ins16810 .INIT=16'h7077;
LUT4 \frequency_count_out[6]_ins16811  (
.I0(\ff_frequency_count_e[6] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_35),
.F(\frequency_count_out[6]_7 ) 
);
defparam \frequency_count_out[6]_ins16811 .INIT=16'h7077;
LUT4 \frequency_count_out[5]_ins16813  (
.I0(\reg_frequency_count_e0[5] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_37_265),
.F(\frequency_count_out[5]_5 ) 
);
defparam \frequency_count_out[5]_ins16813 .INIT=16'h7077;
LUT2 \frequency_count_out[5]_ins16814  (
.I0(\frequency_count_out[4]_7 ),
.I1(\frequency_count_out[4]_11 ),
.F(\frequency_count_out[5]_7 ) 
);
defparam \frequency_count_out[5]_ins16814 .INIT=4'h8;
LUT4 \frequency_count_out[5]_ins16815  (
.I0(\ff_frequency_count_e[5] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_37),
.F(\frequency_count_out[5]_9 ) 
);
defparam \frequency_count_out[5]_ins16815 .INIT=16'h7077;
LUT4 \frequency_count_out[4]_ins16816  (
.I0(\reg_frequency_count_e0[4] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_39_266),
.F(\frequency_count_out[4]_5 ) 
);
defparam \frequency_count_out[4]_ins16816 .INIT=16'h7077;
LUT4 \frequency_count_out[4]_ins16817  (
.I0(\ff_frequency_count_e[4] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_39),
.F(\frequency_count_out[4]_7 ) 
);
defparam \frequency_count_out[4]_ins16817 .INIT=16'h7077;
LUT4 \frequency_count_out[3]_ins16819  (
.I0(\reg_frequency_count_e0[3] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_41_267),
.F(\frequency_count_out[3]_5 ) 
);
defparam \frequency_count_out[3]_ins16819 .INIT=16'h7077;
LUT4 \frequency_count_out[3]_ins16820  (
.I0(\ff_frequency_count_e[3] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_41),
.F(\frequency_count_out[3]_7 ) 
);
defparam \frequency_count_out[3]_ins16820 .INIT=16'h7077;
LUT4 \frequency_count_out[2]_ins16822  (
.I0(\reg_frequency_count_e0[2] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_43_268),
.F(\frequency_count_out[2]_5 ) 
);
defparam \frequency_count_out[2]_ins16822 .INIT=16'h7077;
LUT2 \frequency_count_out[2]_ins16823  (
.I0(\frequency_count_out[1]_7 ),
.I1(\frequency_count_out[1]_9 ),
.F(\frequency_count_out[2]_7 ) 
);
defparam \frequency_count_out[2]_ins16823 .INIT=4'h8;
LUT4 \frequency_count_out[2]_ins16824  (
.I0(\ff_frequency_count_e[2] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_43),
.F(\frequency_count_out[2]_9 ) 
);
defparam \frequency_count_out[2]_ins16824 .INIT=16'h7077;
LUT4 \frequency_count_out[1]_ins16825  (
.I0(\reg_frequency_count_e0[1] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_45_269),
.F(\frequency_count_out[1]_5 ) 
);
defparam \frequency_count_out[1]_ins16825 .INIT=16'h7077;
LUT4 \frequency_count_out[1]_ins16826  (
.I0(\ff_frequency_count_e[1] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_45),
.F(\frequency_count_out[1]_7 ) 
);
defparam \frequency_count_out[1]_ins16826 .INIT=16'h7077;
LUT4 \frequency_count_out[1]_ins16827  (
.I0(\ff_frequency_count_e[0] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_47),
.F(\frequency_count_out[1]_9 ) 
);
defparam \frequency_count_out[1]_ins16827 .INIT=16'h7077;
LUT4 \frequency_count_out[0]_ins16828  (
.I0(\reg_frequency_count_e0[0] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_47_270),
.F(\frequency_count_out[0]_5 ) 
);
defparam \frequency_count_out[0]_ins16828 .INIT=16'h7077;
LUT3 \wave_address_out[0]_ins17023  (
.I0(ch_a0_key_on),
.I1(\wave_address_out[0]_11 ),
.I2(n118),
.F(\wave_address_out[0]_7 ) 
);
defparam \wave_address_out[0]_ins17023 .INIT=8'h53;
LUT4 \wave_address_out[3]_ins17026  (
.I0(\w_sram_a0[2] ),
.I1(\w_sram_a0[1] ),
.I2(\w_sram_a0[0] ),
.I3(\wave_address_out[0]_23 ),
.F(\wave_address_out[3] ) 
);
defparam \wave_address_out[3]_ins17026 .INIT=16'h0100;
LUT4 \wave_address_out[4]_ins17027  (
.I0(\w_sram_a0[3] ),
.I1(\w_sram_a0[2] ),
.I2(\wave_address_out[4]_9 ),
.I3(\wave_address_out[0]_23 ),
.F(\wave_address_out[4] ) 
);
defparam \wave_address_out[4]_ins17027 .INIT=16'h1000;
LUT4 \wave_address_out[5]_ins17028  (
.I0(\ff_wave_address_e[5] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_17),
.F(\wave_address_out[5] ) 
);
defparam \wave_address_out[5]_ins17028 .INIT=16'h7077;
LUT3 \wave_address_out[6]_ins17029  (
.I0(\wave_address_out[5] ),
.I1(\w_sram_a0[4] ),
.I2(\wave_address_out[4] ),
.F(\wave_address_out[6]_7 ) 
);
defparam \wave_address_out[6]_ins17029 .INIT=8'h10;
LUT4 \frequency_count_out[11]_ins17214  (
.I0(\ff_frequency_count_e[11] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_25_244),
.F(\frequency_count_out[11]_11 ) 
);
defparam \frequency_count_out[11]_ins17214 .INIT=16'h7077;
LUT3 \wave_address_out[0]_ins17274  (
.I0(\wave_address_out[0]_21 ),
.I1(ch_b0_key_on),
.I2(o_607),
.F(\wave_address_out[0]_11 ) 
);
defparam \wave_address_out[0]_ins17274 .INIT=8'hC5;
LUT4 \wave_address_out[0]_ins17275  (
.I0(\wave_address_out[0]_17 ),
.I1(\frequency_count_out[9]_7 ),
.I2(\frequency_count_out[11]_11 ),
.I3(\frequency_count_out[8]_7 ),
.F(\wave_address_out[0]_13 ) 
);
defparam \wave_address_out[0]_ins17275 .INIT=16'h8000;
LUT2 \wave_address_out[4]_ins17276  (
.I0(\w_sram_a0[1] ),
.I1(\w_sram_a0[0] ),
.F(\wave_address_out[4]_9 ) 
);
defparam \wave_address_out[4]_ins17276 .INIT=4'h1;
LUT4 \wave_address_out[0]_ins17491  (
.I0(\frequency_count_out[10]_7 ),
.I1(\frequency_count_out[7]_7 ),
.I2(\frequency_count_out[6]_7 ),
.I3(\frequency_count_out[5]_9 ),
.F(\wave_address_out[0]_17 ) 
);
defparam \wave_address_out[0]_ins17491 .INIT=16'h8000;
LUT3 \wave_address_out[0]_ins17619  (
.I0(ch_c0_key_on),
.I1(ch_d0_key_on),
.I2(\ff_active[0] ),
.F(\wave_address_out[0]_19 ) 
);
defparam \wave_address_out[0]_ins17619 .INIT=8'hCA;
LUT4 \frequency_count_out[9]_ins17683  (
.I0(n3_29_261),
.I1(\ff_active[2] ),
.I2(o),
.I3(\reg_frequency_count_e0[9] ),
.F(\frequency_count_out[9]_11 ) 
);
defparam \frequency_count_out[9]_ins17683 .INIT=16'hF222;
LUT3 \frequency_count_out[9]_ins17684  (
.I0(\frequency_count_out[8]_9 ),
.I1(\frequency_count_out[8]_7 ),
.I2(\frequency_count_out[9]_7 ),
.F(\frequency_count_out[9]_13 ) 
);
defparam \frequency_count_out[9]_ins17684 .INIT=8'h87;
MUX2_LUT5 \frequency_count_out[9]_ins17685  (
.I0(\frequency_count_out[9]_11 ),
.I1(\frequency_count_out[9]_13 ),
.S0(\frequency_count_out[11]_13 ),
.O(\frequency_count_out[9]_15 ) 
);
LUT4 \frequency_count_out[7]_ins17686  (
.I0(n3_33_263),
.I1(\ff_active[2] ),
.I2(o),
.I3(\reg_frequency_count_e0[7] ),
.F(\frequency_count_out[7]_11 ) 
);
defparam \frequency_count_out[7]_ins17686 .INIT=16'hF222;
LUT3 \frequency_count_out[7]_ins17687  (
.I0(\frequency_count_out[6]_11 ),
.I1(\frequency_count_out[6]_7 ),
.I2(\frequency_count_out[7]_7 ),
.F(\frequency_count_out[7]_13 ) 
);
defparam \frequency_count_out[7]_ins17687 .INIT=8'h87;
MUX2_LUT5 \frequency_count_out[7]_ins17688  (
.I0(\frequency_count_out[7]_11 ),
.I1(\frequency_count_out[7]_13 ),
.S0(\frequency_count_out[11]_13 ),
.O(\frequency_count_out[7] ) 
);
LUT4 \wave_address_out[0]_ins17983  (
.I0(ch_e0_key_on),
.I1(\wave_address_out[0]_19 ),
.I2(\ff_active[2] ),
.I3(\ff_active[1] ),
.F(\wave_address_out[0]_21 ) 
);
defparam \wave_address_out[0]_ins17983 .INIT=16'h5355;
LUT3 \frequency_count_out[3]_ins17999  (
.I0(\frequency_count_out[1]_7 ),
.I1(\frequency_count_out[1]_9 ),
.I2(\frequency_count_out[2]_9 ),
.F(\frequency_count_out[3]_11 ) 
);
defparam \frequency_count_out[3]_ins17999 .INIT=8'h80;
LUT4 \frequency_count_out[11]_ins18090  (
.I0(\wave_address_out[0]_23 ),
.I1(ch_a0_key_on),
.I2(\wave_address_out[0]_11 ),
.I3(n118),
.F(\frequency_count_out[11]_13 ) 
);
defparam \frequency_count_out[11]_ins18090 .INIT=16'h1105;
LUT4 \frequency_count_out[4]_ins18125  (
.I0(\frequency_count_out[3]_7 ),
.I1(\frequency_count_out[1]_7 ),
.I2(\frequency_count_out[1]_9 ),
.I3(\frequency_count_out[2]_9 ),
.F(\frequency_count_out[4]_11 ) 
);
defparam \frequency_count_out[4]_ins18125 .INIT=16'h8000;
LUT3 \wave_address_out[0]_ins18135  (
.I0(\frequency_count_out[4]_7 ),
.I1(\frequency_count_out[4]_11 ),
.I2(\wave_address_out[0]_13 ),
.F(\wave_address_out[0]_23 ) 
);
defparam \wave_address_out[0]_ins18135 .INIT=8'h80;
LUT3 \frequency_count_out[6]_ins18136  (
.I0(\frequency_count_out[4]_7 ),
.I1(\frequency_count_out[4]_11 ),
.I2(\frequency_count_out[5]_9 ),
.F(\frequency_count_out[6]_11 ) 
);
defparam \frequency_count_out[6]_ins18136 .INIT=8'h80;
LUT4 \wave_address_out[1]_ins18152  (
.I0(\w_sram_a0[0] ),
.I1(\frequency_count_out[4]_7 ),
.I2(\frequency_count_out[4]_11 ),
.I3(\wave_address_out[0]_13 ),
.F(\wave_address_out[1]_9 ) 
);
defparam \wave_address_out[1]_ins18152 .INIT=16'h4000;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0  (clk_3,n118,n84,o_607,o_603,n311,o,\ff_active[1] ,\reg_wave_length_a0[1] ,\reg_wave_length_b0[1] ,\ff_active[0] ,\reg_wave_length_c0[1] ,\reg_wave_length_d0[1] ,\reg_wave_length_a0[0] ,\reg_wave_length_b0[0] ,\reg_wave_length_c0[0] ,\reg_wave_length_d0[0] ,\reg_frequency_count_a0[11] ,\reg_frequency_count_b0[11] ,\reg_frequency_count_c0[11] ,\reg_frequency_count_d0[11] ,\reg_frequency_count_a0[10] ,\reg_frequency_count_b0[10] ,\reg_frequency_count_c0[10] ,\reg_frequency_count_d0[10] ,\reg_frequency_count_a0[9] ,\reg_frequency_count_b0[9] ,\reg_frequency_count_c0[9] ,\reg_frequency_count_d0[9] ,\reg_frequency_count_a0[8] ,\reg_frequency_count_b0[8] ,\reg_frequency_count_c0[8] ,\reg_frequency_count_d0[8] ,\reg_frequency_count_a0[7] ,\reg_frequency_count_b0[7] ,\reg_frequency_count_c0[7] ,\reg_frequency_count_d0[7] ,\reg_frequency_count_a0[6] ,\reg_frequency_count_b0[6] ,\reg_frequency_count_c0[6] ,\reg_frequency_count_d0[6] ,\reg_frequency_count_a0[5] ,\reg_frequency_count_b0[5] ,\reg_frequency_count_c0[5] ,\reg_frequency_count_d0[5] ,\reg_frequency_count_a0[4] ,\reg_frequency_count_b0[4] ,\reg_frequency_count_c0[4] ,\reg_frequency_count_d0[4] ,\reg_frequency_count_a0[3] ,\reg_frequency_count_b0[3] ,\reg_frequency_count_c0[3] ,\reg_frequency_count_d0[3] ,\reg_frequency_count_a0[2] ,\reg_frequency_count_b0[2] ,\reg_frequency_count_c0[2] ,\reg_frequency_count_d0[2] ,\reg_frequency_count_a0[1] ,\reg_frequency_count_b0[1] ,\reg_frequency_count_c0[1] ,\reg_frequency_count_d0[1] ,\reg_frequency_count_a0[0] ,\reg_frequency_count_b0[0] ,\reg_frequency_count_c0[0] ,\reg_frequency_count_d0[0] ,\w_sram_a0[0] ,\w_sram_a0[1] ,\w_sram_a0[2] ,\w_sram_a0[3] ,\w_sram_a0[4] ,\timer1_address[1]_7 ,\reg_frequency_count_e0[11] ,\ff_active[2] ,\reg_frequency_count_e0[10] ,\reg_frequency_count_e0[8] ,\reg_frequency_count_e0[6] ,\reg_frequency_count_e0[5] ,\reg_frequency_count_e0[4] ,\reg_frequency_count_e0[3] ,\reg_frequency_count_e0[2] ,\reg_frequency_count_e0[1] ,\reg_frequency_count_e0[0] ,ch_a0_key_on,ch_b0_key_on,ch_c0_key_on,ch_d0_key_on,\reg_frequency_count_e0[9] ,\reg_frequency_count_e0[7] ,ch_e0_key_on,\ff_wave_address_e[6] ,\ff_wave_address_e[4] ,\ff_wave_address_e[3] ,\ff_wave_address_e[2] ,\ff_wave_address_e[1] ,\ff_wave_address_e[0] ,n3,n3_7,n3_15,n3_19,n3_21,n3_23,n3_25,n3_27,\wave_address_out[3] ,\wave_address_out[4] ,\wave_address_out[5] );
input clk_3;
input n118;
input n84;
input o_607;
input o_603;
input n311;
input o;
input \ff_active[1] ;
input \reg_wave_length_a0[1] ;
input \reg_wave_length_b0[1] ;
input \ff_active[0] ;
input \reg_wave_length_c0[1] ;
input \reg_wave_length_d0[1] ;
input \reg_wave_length_a0[0] ;
input \reg_wave_length_b0[0] ;
input \reg_wave_length_c0[0] ;
input \reg_wave_length_d0[0] ;
input \reg_frequency_count_a0[11] ;
input \reg_frequency_count_b0[11] ;
input \reg_frequency_count_c0[11] ;
input \reg_frequency_count_d0[11] ;
input \reg_frequency_count_a0[10] ;
input \reg_frequency_count_b0[10] ;
input \reg_frequency_count_c0[10] ;
input \reg_frequency_count_d0[10] ;
input \reg_frequency_count_a0[9] ;
input \reg_frequency_count_b0[9] ;
input \reg_frequency_count_c0[9] ;
input \reg_frequency_count_d0[9] ;
input \reg_frequency_count_a0[8] ;
input \reg_frequency_count_b0[8] ;
input \reg_frequency_count_c0[8] ;
input \reg_frequency_count_d0[8] ;
input \reg_frequency_count_a0[7] ;
input \reg_frequency_count_b0[7] ;
input \reg_frequency_count_c0[7] ;
input \reg_frequency_count_d0[7] ;
input \reg_frequency_count_a0[6] ;
input \reg_frequency_count_b0[6] ;
input \reg_frequency_count_c0[6] ;
input \reg_frequency_count_d0[6] ;
input \reg_frequency_count_a0[5] ;
input \reg_frequency_count_b0[5] ;
input \reg_frequency_count_c0[5] ;
input \reg_frequency_count_d0[5] ;
input \reg_frequency_count_a0[4] ;
input \reg_frequency_count_b0[4] ;
input \reg_frequency_count_c0[4] ;
input \reg_frequency_count_d0[4] ;
input \reg_frequency_count_a0[3] ;
input \reg_frequency_count_b0[3] ;
input \reg_frequency_count_c0[3] ;
input \reg_frequency_count_d0[3] ;
input \reg_frequency_count_a0[2] ;
input \reg_frequency_count_b0[2] ;
input \reg_frequency_count_c0[2] ;
input \reg_frequency_count_d0[2] ;
input \reg_frequency_count_a0[1] ;
input \reg_frequency_count_b0[1] ;
input \reg_frequency_count_c0[1] ;
input \reg_frequency_count_d0[1] ;
input \reg_frequency_count_a0[0] ;
input \reg_frequency_count_b0[0] ;
input \reg_frequency_count_c0[0] ;
input \reg_frequency_count_d0[0] ;
input \w_sram_a0[0] ;
input \w_sram_a0[1] ;
input \w_sram_a0[2] ;
input \w_sram_a0[3] ;
input \w_sram_a0[4] ;
input \timer1_address[1]_7 ;
input \reg_frequency_count_e0[11] ;
input \ff_active[2] ;
input \reg_frequency_count_e0[10] ;
input \reg_frequency_count_e0[8] ;
input \reg_frequency_count_e0[6] ;
input \reg_frequency_count_e0[5] ;
input \reg_frequency_count_e0[4] ;
input \reg_frequency_count_e0[3] ;
input \reg_frequency_count_e0[2] ;
input \reg_frequency_count_e0[1] ;
input \reg_frequency_count_e0[0] ;
input ch_a0_key_on;
input ch_b0_key_on;
input ch_c0_key_on;
input ch_d0_key_on;
input \reg_frequency_count_e0[9] ;
input \reg_frequency_count_e0[7] ;
input ch_e0_key_on;
output \ff_wave_address_e[6] ;
output \ff_wave_address_e[4] ;
output \ff_wave_address_e[3] ;
output \ff_wave_address_e[2] ;
output \ff_wave_address_e[1] ;
output \ff_wave_address_e[0] ;
output n3;
output n3_7;
output n3_15;
output n3_19;
output n3_21;
output n3_23;
output n3_25;
output n3_27;
output \wave_address_out[3] ;
output \wave_address_out[4] ;
output \wave_address_out[5] ;
wire \ff_wave_address_a[5] ;
wire \ff_wave_address_a[4] ;
wire \ff_wave_address_a[3] ;
wire \ff_wave_address_a[2] ;
wire \ff_wave_address_a[1] ;
wire \ff_wave_address_a[0] ;
wire \ff_wave_address_b[6] ;
wire \ff_wave_address_b[5] ;
wire \ff_wave_address_b[4] ;
wire \ff_wave_address_b[3] ;
wire \ff_wave_address_b[2] ;
wire \ff_wave_address_b[1] ;
wire \ff_wave_address_b[0] ;
wire \ff_wave_address_c[6] ;
wire \ff_wave_address_c[5] ;
wire \ff_wave_address_c[4] ;
wire \ff_wave_address_c[3] ;
wire \ff_wave_address_c[2] ;
wire \ff_wave_address_c[1] ;
wire \ff_wave_address_c[0] ;
wire \ff_wave_address_d[6] ;
wire \ff_wave_address_d[5] ;
wire \ff_wave_address_d[4] ;
wire \ff_wave_address_d[3] ;
wire \ff_wave_address_d[2] ;
wire \ff_wave_address_d[1] ;
wire \ff_wave_address_d[0] ;
wire \ff_wave_address_e[6] ;
wire \ff_wave_address_e[5] ;
wire \ff_wave_address_e[4] ;
wire \ff_wave_address_e[3] ;
wire \ff_wave_address_e[2] ;
wire \ff_wave_address_e[1] ;
wire \ff_wave_address_e[0] ;
wire \ff_frequency_count_a[11] ;
wire \ff_frequency_count_a[10] ;
wire \ff_frequency_count_a[9] ;
wire \ff_frequency_count_a[8] ;
wire \ff_frequency_count_a[7] ;
wire \ff_frequency_count_a[6] ;
wire \ff_frequency_count_a[5] ;
wire \ff_frequency_count_a[4] ;
wire \ff_frequency_count_a[3] ;
wire \ff_frequency_count_a[2] ;
wire \ff_frequency_count_a[1] ;
wire \ff_frequency_count_a[0] ;
wire \ff_frequency_count_b[11] ;
wire \ff_frequency_count_b[10] ;
wire \ff_frequency_count_b[9] ;
wire \ff_frequency_count_b[8] ;
wire \ff_frequency_count_b[7] ;
wire \ff_frequency_count_b[6] ;
wire \ff_frequency_count_b[5] ;
wire \ff_frequency_count_b[4] ;
wire \ff_frequency_count_b[3] ;
wire \ff_frequency_count_b[2] ;
wire \ff_frequency_count_b[1] ;
wire \ff_frequency_count_b[0] ;
wire \ff_frequency_count_c[11] ;
wire \ff_frequency_count_c[10] ;
wire \ff_frequency_count_c[9] ;
wire \ff_frequency_count_c[8] ;
wire \ff_frequency_count_c[7] ;
wire \ff_frequency_count_c[6] ;
wire \ff_frequency_count_c[5] ;
wire \ff_frequency_count_c[4] ;
wire \ff_frequency_count_c[3] ;
wire \ff_frequency_count_c[2] ;
wire \ff_frequency_count_c[1] ;
wire \ff_frequency_count_c[0] ;
wire \ff_frequency_count_d[11] ;
wire \ff_frequency_count_d[10] ;
wire \ff_frequency_count_d[9] ;
wire \ff_frequency_count_d[8] ;
wire \ff_frequency_count_d[7] ;
wire \ff_frequency_count_d[6] ;
wire \ff_frequency_count_d[5] ;
wire \ff_frequency_count_d[4] ;
wire \ff_frequency_count_d[3] ;
wire \ff_frequency_count_d[2] ;
wire \ff_frequency_count_d[1] ;
wire \ff_frequency_count_d[0] ;
wire \ff_frequency_count_e[11] ;
wire \ff_frequency_count_e[10] ;
wire \ff_frequency_count_e[9] ;
wire \ff_frequency_count_e[8] ;
wire \ff_frequency_count_e[7] ;
wire \ff_frequency_count_e[6] ;
wire \ff_frequency_count_e[5] ;
wire \ff_frequency_count_e[4] ;
wire \ff_frequency_count_e[3] ;
wire \ff_frequency_count_e[2] ;
wire \ff_frequency_count_e[1] ;
wire \ff_frequency_count_e[0] ;
wire \ff_wave_address_a[6] ;
wire n3;
wire n3_7;
wire n3_25_244;
wire n3_27_245;
wire n3_29;
wire n3_31;
wire n3_33;
wire n3_35;
wire n3_37;
wire n3_39;
wire n3_41;
wire n3_43;
wire n3_45;
wire n3_47;
wire n3_15;
wire n3_17;
wire n3_19;
wire n3_21;
wire n3_23;
wire n3_25;
wire n3_27;
wire n3_25_259;
wire n3_27_260;
wire n3_29_261;
wire n3_31_262;
wire n3_33_263;
wire n3_35_264;
wire n3_37_265;
wire n3_39_266;
wire n3_41_267;
wire n3_43_268;
wire n3_45_269;
wire n3_47_270;
wire \frequency_count_out[11] ;
wire \frequency_count_out[10] ;
wire \frequency_count_out[8] ;
wire \frequency_count_out[6] ;
wire \frequency_count_out[5] ;
wire \frequency_count_out[4] ;
wire \frequency_count_out[3] ;
wire \frequency_count_out[2] ;
wire \frequency_count_out[1] ;
wire \frequency_count_out[0] ;
wire \wave_address_out[0]_5 ;
wire \wave_address_out[1] ;
wire \wave_address_out[2] ;
wire \wave_address_out[3]_5 ;
wire \wave_address_out[4]_5 ;
wire \wave_address_out[5]_5 ;
wire \wave_address_out[6]_5 ;
wire \wave_address_out[3] ;
wire \wave_address_out[4] ;
wire \wave_address_out[5] ;
wire \frequency_count_out[9]_15 ;
wire \frequency_count_out[7] ;
wire VCC;
wire GND;
DFFCE \ff_wave_address_a[5]_ins11853  (
.D(\wave_address_out[5]_5 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_wave_address_a[5] ) 
);
DFFCE \ff_wave_address_a[4]_ins11854  (
.D(\wave_address_out[4]_5 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_wave_address_a[4] ) 
);
DFFCE \ff_wave_address_a[3]_ins11855  (
.D(\wave_address_out[3]_5 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_wave_address_a[3] ) 
);
DFFCE \ff_wave_address_a[2]_ins11856  (
.D(\wave_address_out[2] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_wave_address_a[2] ) 
);
DFFCE \ff_wave_address_a[1]_ins11857  (
.D(\wave_address_out[1] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_wave_address_a[1] ) 
);
DFFCE \ff_wave_address_a[0]_ins11858  (
.D(\wave_address_out[0]_5 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_wave_address_a[0] ) 
);
DFFCE \ff_wave_address_b[6]_ins11859  (
.D(\wave_address_out[6]_5 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_wave_address_b[6] ) 
);
DFFCE \ff_wave_address_b[5]_ins11860  (
.D(\wave_address_out[5]_5 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_wave_address_b[5] ) 
);
DFFCE \ff_wave_address_b[4]_ins11861  (
.D(\wave_address_out[4]_5 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_wave_address_b[4] ) 
);
DFFCE \ff_wave_address_b[3]_ins11862  (
.D(\wave_address_out[3]_5 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_wave_address_b[3] ) 
);
DFFCE \ff_wave_address_b[2]_ins11863  (
.D(\wave_address_out[2] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_wave_address_b[2] ) 
);
DFFCE \ff_wave_address_b[1]_ins11864  (
.D(\wave_address_out[1] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_wave_address_b[1] ) 
);
DFFCE \ff_wave_address_b[0]_ins11865  (
.D(\wave_address_out[0]_5 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_wave_address_b[0] ) 
);
DFFCE \ff_wave_address_c[6]_ins11866  (
.D(\wave_address_out[6]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[6] ) 
);
DFFCE \ff_wave_address_c[5]_ins11867  (
.D(\wave_address_out[5]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[5] ) 
);
DFFCE \ff_wave_address_c[4]_ins11868  (
.D(\wave_address_out[4]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[4] ) 
);
DFFCE \ff_wave_address_c[3]_ins11869  (
.D(\wave_address_out[3]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[3] ) 
);
DFFCE \ff_wave_address_c[2]_ins11870  (
.D(\wave_address_out[2] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[2] ) 
);
DFFCE \ff_wave_address_c[1]_ins11871  (
.D(\wave_address_out[1] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[1] ) 
);
DFFCE \ff_wave_address_c[0]_ins11872  (
.D(\wave_address_out[0]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[0] ) 
);
DFFCE \ff_wave_address_d[6]_ins11873  (
.D(\wave_address_out[6]_5 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_wave_address_d[6] ) 
);
DFFCE \ff_wave_address_d[5]_ins11874  (
.D(\wave_address_out[5]_5 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_wave_address_d[5] ) 
);
DFFCE \ff_wave_address_d[4]_ins11875  (
.D(\wave_address_out[4]_5 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_wave_address_d[4] ) 
);
DFFCE \ff_wave_address_d[3]_ins11876  (
.D(\wave_address_out[3]_5 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_wave_address_d[3] ) 
);
DFFCE \ff_wave_address_d[2]_ins11877  (
.D(\wave_address_out[2] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_wave_address_d[2] ) 
);
DFFCE \ff_wave_address_d[1]_ins11878  (
.D(\wave_address_out[1] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_wave_address_d[1] ) 
);
DFFCE \ff_wave_address_d[0]_ins11879  (
.D(\wave_address_out[0]_5 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_wave_address_d[0] ) 
);
DFFCE \ff_wave_address_e[6]_ins11880  (
.D(\wave_address_out[6]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[6] ) 
);
DFFCE \ff_wave_address_e[5]_ins11881  (
.D(\wave_address_out[5]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[5] ) 
);
DFFCE \ff_wave_address_e[4]_ins11882  (
.D(\wave_address_out[4]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[4] ) 
);
DFFCE \ff_wave_address_e[3]_ins11883  (
.D(\wave_address_out[3]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[3] ) 
);
DFFCE \ff_wave_address_e[2]_ins11884  (
.D(\wave_address_out[2] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[2] ) 
);
DFFCE \ff_wave_address_e[1]_ins11885  (
.D(\wave_address_out[1] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[1] ) 
);
DFFCE \ff_wave_address_e[0]_ins11886  (
.D(\wave_address_out[0]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[0] ) 
);
DFFCE \ff_frequency_count_a[11]_ins11887  (
.D(\frequency_count_out[11] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_frequency_count_a[11] ) 
);
DFFCE \ff_frequency_count_a[10]_ins11888  (
.D(\frequency_count_out[10] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_frequency_count_a[10] ) 
);
DFFCE \ff_frequency_count_a[9]_ins11889  (
.D(\frequency_count_out[9]_15 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_frequency_count_a[9] ) 
);
DFFCE \ff_frequency_count_a[8]_ins11890  (
.D(\frequency_count_out[8] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_frequency_count_a[8] ) 
);
DFFCE \ff_frequency_count_a[7]_ins11891  (
.D(\frequency_count_out[7] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_frequency_count_a[7] ) 
);
DFFCE \ff_frequency_count_a[6]_ins11892  (
.D(\frequency_count_out[6] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_frequency_count_a[6] ) 
);
DFFCE \ff_frequency_count_a[5]_ins11893  (
.D(\frequency_count_out[5] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_frequency_count_a[5] ) 
);
DFFCE \ff_frequency_count_a[4]_ins11894  (
.D(\frequency_count_out[4] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_frequency_count_a[4] ) 
);
DFFCE \ff_frequency_count_a[3]_ins11895  (
.D(\frequency_count_out[3] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_frequency_count_a[3] ) 
);
DFFCE \ff_frequency_count_a[2]_ins11896  (
.D(\frequency_count_out[2] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_frequency_count_a[2] ) 
);
DFFCE \ff_frequency_count_a[1]_ins11897  (
.D(\frequency_count_out[1] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_frequency_count_a[1] ) 
);
DFFCE \ff_frequency_count_a[0]_ins11898  (
.D(\frequency_count_out[0] ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_frequency_count_a[0] ) 
);
DFFCE \ff_frequency_count_b[11]_ins11899  (
.D(\frequency_count_out[11] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_frequency_count_b[11] ) 
);
DFFCE \ff_frequency_count_b[10]_ins11900  (
.D(\frequency_count_out[10] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_frequency_count_b[10] ) 
);
DFFCE \ff_frequency_count_b[9]_ins11901  (
.D(\frequency_count_out[9]_15 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_frequency_count_b[9] ) 
);
DFFCE \ff_frequency_count_b[8]_ins11902  (
.D(\frequency_count_out[8] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_frequency_count_b[8] ) 
);
DFFCE \ff_frequency_count_b[7]_ins11903  (
.D(\frequency_count_out[7] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_frequency_count_b[7] ) 
);
DFFCE \ff_frequency_count_b[6]_ins11904  (
.D(\frequency_count_out[6] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_frequency_count_b[6] ) 
);
DFFCE \ff_frequency_count_b[5]_ins11905  (
.D(\frequency_count_out[5] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_frequency_count_b[5] ) 
);
DFFCE \ff_frequency_count_b[4]_ins11906  (
.D(\frequency_count_out[4] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_frequency_count_b[4] ) 
);
DFFCE \ff_frequency_count_b[3]_ins11907  (
.D(\frequency_count_out[3] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_frequency_count_b[3] ) 
);
DFFCE \ff_frequency_count_b[2]_ins11908  (
.D(\frequency_count_out[2] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_frequency_count_b[2] ) 
);
DFFCE \ff_frequency_count_b[1]_ins11909  (
.D(\frequency_count_out[1] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_frequency_count_b[1] ) 
);
DFFCE \ff_frequency_count_b[0]_ins11910  (
.D(\frequency_count_out[0] ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_frequency_count_b[0] ) 
);
DFFCE \ff_frequency_count_c[11]_ins11911  (
.D(\frequency_count_out[11] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[11] ) 
);
DFFCE \ff_frequency_count_c[10]_ins11912  (
.D(\frequency_count_out[10] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[10] ) 
);
DFFCE \ff_frequency_count_c[9]_ins11913  (
.D(\frequency_count_out[9]_15 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[9] ) 
);
DFFCE \ff_frequency_count_c[8]_ins11914  (
.D(\frequency_count_out[8] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[8] ) 
);
DFFCE \ff_frequency_count_c[7]_ins11915  (
.D(\frequency_count_out[7] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[7] ) 
);
DFFCE \ff_frequency_count_c[6]_ins11916  (
.D(\frequency_count_out[6] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[6] ) 
);
DFFCE \ff_frequency_count_c[5]_ins11917  (
.D(\frequency_count_out[5] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[5] ) 
);
DFFCE \ff_frequency_count_c[4]_ins11918  (
.D(\frequency_count_out[4] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[4] ) 
);
DFFCE \ff_frequency_count_c[3]_ins11919  (
.D(\frequency_count_out[3] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[3] ) 
);
DFFCE \ff_frequency_count_c[2]_ins11920  (
.D(\frequency_count_out[2] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[2] ) 
);
DFFCE \ff_frequency_count_c[1]_ins11921  (
.D(\frequency_count_out[1] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[1] ) 
);
DFFCE \ff_frequency_count_c[0]_ins11922  (
.D(\frequency_count_out[0] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[0] ) 
);
DFFCE \ff_frequency_count_d[11]_ins11923  (
.D(\frequency_count_out[11] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_frequency_count_d[11] ) 
);
DFFCE \ff_frequency_count_d[10]_ins11924  (
.D(\frequency_count_out[10] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_frequency_count_d[10] ) 
);
DFFCE \ff_frequency_count_d[9]_ins11925  (
.D(\frequency_count_out[9]_15 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_frequency_count_d[9] ) 
);
DFFCE \ff_frequency_count_d[8]_ins11926  (
.D(\frequency_count_out[8] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_frequency_count_d[8] ) 
);
DFFCE \ff_frequency_count_d[7]_ins11927  (
.D(\frequency_count_out[7] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_frequency_count_d[7] ) 
);
DFFCE \ff_frequency_count_d[6]_ins11928  (
.D(\frequency_count_out[6] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_frequency_count_d[6] ) 
);
DFFCE \ff_frequency_count_d[5]_ins11929  (
.D(\frequency_count_out[5] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_frequency_count_d[5] ) 
);
DFFCE \ff_frequency_count_d[4]_ins11930  (
.D(\frequency_count_out[4] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_frequency_count_d[4] ) 
);
DFFCE \ff_frequency_count_d[3]_ins11931  (
.D(\frequency_count_out[3] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_frequency_count_d[3] ) 
);
DFFCE \ff_frequency_count_d[2]_ins11932  (
.D(\frequency_count_out[2] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_frequency_count_d[2] ) 
);
DFFCE \ff_frequency_count_d[1]_ins11933  (
.D(\frequency_count_out[1] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_frequency_count_d[1] ) 
);
DFFCE \ff_frequency_count_d[0]_ins11934  (
.D(\frequency_count_out[0] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_frequency_count_d[0] ) 
);
DFFCE \ff_frequency_count_e[11]_ins11935  (
.D(\frequency_count_out[11] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[11] ) 
);
DFFCE \ff_frequency_count_e[10]_ins11936  (
.D(\frequency_count_out[10] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[10] ) 
);
DFFCE \ff_frequency_count_e[9]_ins11937  (
.D(\frequency_count_out[9]_15 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[9] ) 
);
DFFCE \ff_frequency_count_e[8]_ins11938  (
.D(\frequency_count_out[8] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[8] ) 
);
DFFCE \ff_frequency_count_e[7]_ins11939  (
.D(\frequency_count_out[7] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[7] ) 
);
DFFCE \ff_frequency_count_e[6]_ins11940  (
.D(\frequency_count_out[6] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[6] ) 
);
DFFCE \ff_frequency_count_e[5]_ins11941  (
.D(\frequency_count_out[5] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[5] ) 
);
DFFCE \ff_frequency_count_e[4]_ins11942  (
.D(\frequency_count_out[4] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[4] ) 
);
DFFCE \ff_frequency_count_e[3]_ins11943  (
.D(\frequency_count_out[3] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[3] ) 
);
DFFCE \ff_frequency_count_e[2]_ins11944  (
.D(\frequency_count_out[2] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[2] ) 
);
DFFCE \ff_frequency_count_e[1]_ins11945  (
.D(\frequency_count_out[1] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[1] ) 
);
DFFCE \ff_frequency_count_e[0]_ins11946  (
.D(\frequency_count_out[0] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[0] ) 
);
DFFCE \ff_wave_address_a[6]_ins11947  (
.D(\wave_address_out[6]_5 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_wave_address_a[6] ) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_length_selector  u_wave_length_selector (
.\ff_active[1] (\ff_active[1] ),
.\reg_wave_length_a0[1] (\reg_wave_length_a0[1] ),
.\reg_wave_length_b0[1] (\reg_wave_length_b0[1] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_wave_length_c0[1] (\reg_wave_length_c0[1] ),
.\reg_wave_length_d0[1] (\reg_wave_length_d0[1] ),
.\reg_wave_length_a0[0] (\reg_wave_length_a0[0] ),
.\reg_wave_length_b0[0] (\reg_wave_length_b0[0] ),
.\reg_wave_length_c0[0] (\reg_wave_length_c0[0] ),
.\reg_wave_length_d0[0] (\reg_wave_length_d0[0] ),
.n3(n3),
.n3_7(n3_7) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_frequency_counter_selector  u_wave_frequency_counter_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_frequency_count_a[11] (\ff_frequency_count_a[11] ),
.\ff_frequency_count_b[11] (\ff_frequency_count_b[11] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_frequency_count_c[11] (\ff_frequency_count_c[11] ),
.\ff_frequency_count_d[11] (\ff_frequency_count_d[11] ),
.\ff_frequency_count_a[10] (\ff_frequency_count_a[10] ),
.\ff_frequency_count_b[10] (\ff_frequency_count_b[10] ),
.\ff_frequency_count_c[10] (\ff_frequency_count_c[10] ),
.\ff_frequency_count_d[10] (\ff_frequency_count_d[10] ),
.\ff_frequency_count_a[9] (\ff_frequency_count_a[9] ),
.\ff_frequency_count_b[9] (\ff_frequency_count_b[9] ),
.\ff_frequency_count_c[9] (\ff_frequency_count_c[9] ),
.\ff_frequency_count_d[9] (\ff_frequency_count_d[9] ),
.\ff_frequency_count_a[8] (\ff_frequency_count_a[8] ),
.\ff_frequency_count_b[8] (\ff_frequency_count_b[8] ),
.\ff_frequency_count_c[8] (\ff_frequency_count_c[8] ),
.\ff_frequency_count_d[8] (\ff_frequency_count_d[8] ),
.\ff_frequency_count_a[7] (\ff_frequency_count_a[7] ),
.\ff_frequency_count_b[7] (\ff_frequency_count_b[7] ),
.\ff_frequency_count_c[7] (\ff_frequency_count_c[7] ),
.\ff_frequency_count_d[7] (\ff_frequency_count_d[7] ),
.\ff_frequency_count_a[6] (\ff_frequency_count_a[6] ),
.\ff_frequency_count_b[6] (\ff_frequency_count_b[6] ),
.\ff_frequency_count_c[6] (\ff_frequency_count_c[6] ),
.\ff_frequency_count_d[6] (\ff_frequency_count_d[6] ),
.\ff_frequency_count_a[5] (\ff_frequency_count_a[5] ),
.\ff_frequency_count_b[5] (\ff_frequency_count_b[5] ),
.\ff_frequency_count_c[5] (\ff_frequency_count_c[5] ),
.\ff_frequency_count_d[5] (\ff_frequency_count_d[5] ),
.\ff_frequency_count_a[4] (\ff_frequency_count_a[4] ),
.\ff_frequency_count_b[4] (\ff_frequency_count_b[4] ),
.\ff_frequency_count_c[4] (\ff_frequency_count_c[4] ),
.\ff_frequency_count_d[4] (\ff_frequency_count_d[4] ),
.\ff_frequency_count_a[3] (\ff_frequency_count_a[3] ),
.\ff_frequency_count_b[3] (\ff_frequency_count_b[3] ),
.\ff_frequency_count_c[3] (\ff_frequency_count_c[3] ),
.\ff_frequency_count_d[3] (\ff_frequency_count_d[3] ),
.\ff_frequency_count_a[2] (\ff_frequency_count_a[2] ),
.\ff_frequency_count_b[2] (\ff_frequency_count_b[2] ),
.\ff_frequency_count_c[2] (\ff_frequency_count_c[2] ),
.\ff_frequency_count_d[2] (\ff_frequency_count_d[2] ),
.\ff_frequency_count_a[1] (\ff_frequency_count_a[1] ),
.\ff_frequency_count_b[1] (\ff_frequency_count_b[1] ),
.\ff_frequency_count_c[1] (\ff_frequency_count_c[1] ),
.\ff_frequency_count_d[1] (\ff_frequency_count_d[1] ),
.\ff_frequency_count_a[0] (\ff_frequency_count_a[0] ),
.\ff_frequency_count_b[0] (\ff_frequency_count_b[0] ),
.\ff_frequency_count_c[0] (\ff_frequency_count_c[0] ),
.\ff_frequency_count_d[0] (\ff_frequency_count_d[0] ),
.n3_25_244(n3_25_244),
.n3_27_245(n3_27_245),
.n3_29(n3_29),
.n3_31(n3_31),
.n3_33(n3_33),
.n3_35(n3_35),
.n3_37(n3_37),
.n3_39(n3_39),
.n3_41(n3_41),
.n3_43(n3_43),
.n3_45(n3_45),
.n3_47(n3_47) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_address_selector  u_wave_address_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_wave_address_a[6] (\ff_wave_address_a[6] ),
.\ff_wave_address_b[6] (\ff_wave_address_b[6] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_wave_address_c[6] (\ff_wave_address_c[6] ),
.\ff_wave_address_d[6] (\ff_wave_address_d[6] ),
.\ff_wave_address_a[5] (\ff_wave_address_a[5] ),
.\ff_wave_address_b[5] (\ff_wave_address_b[5] ),
.\ff_wave_address_c[5] (\ff_wave_address_c[5] ),
.\ff_wave_address_d[5] (\ff_wave_address_d[5] ),
.\ff_wave_address_a[4] (\ff_wave_address_a[4] ),
.\ff_wave_address_b[4] (\ff_wave_address_b[4] ),
.\ff_wave_address_c[4] (\ff_wave_address_c[4] ),
.\ff_wave_address_d[4] (\ff_wave_address_d[4] ),
.\ff_wave_address_a[3] (\ff_wave_address_a[3] ),
.\ff_wave_address_b[3] (\ff_wave_address_b[3] ),
.\ff_wave_address_c[3] (\ff_wave_address_c[3] ),
.\ff_wave_address_d[3] (\ff_wave_address_d[3] ),
.\ff_wave_address_a[2] (\ff_wave_address_a[2] ),
.\ff_wave_address_b[2] (\ff_wave_address_b[2] ),
.\ff_wave_address_c[2] (\ff_wave_address_c[2] ),
.\ff_wave_address_d[2] (\ff_wave_address_d[2] ),
.\ff_wave_address_a[1] (\ff_wave_address_a[1] ),
.\ff_wave_address_b[1] (\ff_wave_address_b[1] ),
.\ff_wave_address_c[1] (\ff_wave_address_c[1] ),
.\ff_wave_address_d[1] (\ff_wave_address_d[1] ),
.\ff_wave_address_a[0] (\ff_wave_address_a[0] ),
.\ff_wave_address_b[0] (\ff_wave_address_b[0] ),
.\ff_wave_address_c[0] (\ff_wave_address_c[0] ),
.\ff_wave_address_d[0] (\ff_wave_address_d[0] ),
.n3_15(n3_15),
.n3_17(n3_17),
.n3_19(n3_19),
.n3_21(n3_21),
.n3_23(n3_23),
.n3_25(n3_25),
.n3_27(n3_27) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_frequency_count_selector  u_wave_frequency_count_selector (
.\ff_active[1] (\ff_active[1] ),
.\reg_frequency_count_a0[11] (\reg_frequency_count_a0[11] ),
.\reg_frequency_count_b0[11] (\reg_frequency_count_b0[11] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_frequency_count_c0[11] (\reg_frequency_count_c0[11] ),
.\reg_frequency_count_d0[11] (\reg_frequency_count_d0[11] ),
.\reg_frequency_count_a0[10] (\reg_frequency_count_a0[10] ),
.\reg_frequency_count_b0[10] (\reg_frequency_count_b0[10] ),
.\reg_frequency_count_c0[10] (\reg_frequency_count_c0[10] ),
.\reg_frequency_count_d0[10] (\reg_frequency_count_d0[10] ),
.\reg_frequency_count_a0[9] (\reg_frequency_count_a0[9] ),
.\reg_frequency_count_b0[9] (\reg_frequency_count_b0[9] ),
.\reg_frequency_count_c0[9] (\reg_frequency_count_c0[9] ),
.\reg_frequency_count_d0[9] (\reg_frequency_count_d0[9] ),
.\reg_frequency_count_a0[8] (\reg_frequency_count_a0[8] ),
.\reg_frequency_count_b0[8] (\reg_frequency_count_b0[8] ),
.\reg_frequency_count_c0[8] (\reg_frequency_count_c0[8] ),
.\reg_frequency_count_d0[8] (\reg_frequency_count_d0[8] ),
.\reg_frequency_count_a0[7] (\reg_frequency_count_a0[7] ),
.\reg_frequency_count_b0[7] (\reg_frequency_count_b0[7] ),
.\reg_frequency_count_c0[7] (\reg_frequency_count_c0[7] ),
.\reg_frequency_count_d0[7] (\reg_frequency_count_d0[7] ),
.\reg_frequency_count_a0[6] (\reg_frequency_count_a0[6] ),
.\reg_frequency_count_b0[6] (\reg_frequency_count_b0[6] ),
.\reg_frequency_count_c0[6] (\reg_frequency_count_c0[6] ),
.\reg_frequency_count_d0[6] (\reg_frequency_count_d0[6] ),
.\reg_frequency_count_a0[5] (\reg_frequency_count_a0[5] ),
.\reg_frequency_count_b0[5] (\reg_frequency_count_b0[5] ),
.\reg_frequency_count_c0[5] (\reg_frequency_count_c0[5] ),
.\reg_frequency_count_d0[5] (\reg_frequency_count_d0[5] ),
.\reg_frequency_count_a0[4] (\reg_frequency_count_a0[4] ),
.\reg_frequency_count_b0[4] (\reg_frequency_count_b0[4] ),
.\reg_frequency_count_c0[4] (\reg_frequency_count_c0[4] ),
.\reg_frequency_count_d0[4] (\reg_frequency_count_d0[4] ),
.\reg_frequency_count_a0[3] (\reg_frequency_count_a0[3] ),
.\reg_frequency_count_b0[3] (\reg_frequency_count_b0[3] ),
.\reg_frequency_count_c0[3] (\reg_frequency_count_c0[3] ),
.\reg_frequency_count_d0[3] (\reg_frequency_count_d0[3] ),
.\reg_frequency_count_a0[2] (\reg_frequency_count_a0[2] ),
.\reg_frequency_count_b0[2] (\reg_frequency_count_b0[2] ),
.\reg_frequency_count_c0[2] (\reg_frequency_count_c0[2] ),
.\reg_frequency_count_d0[2] (\reg_frequency_count_d0[2] ),
.\reg_frequency_count_a0[1] (\reg_frequency_count_a0[1] ),
.\reg_frequency_count_b0[1] (\reg_frequency_count_b0[1] ),
.\reg_frequency_count_c0[1] (\reg_frequency_count_c0[1] ),
.\reg_frequency_count_d0[1] (\reg_frequency_count_d0[1] ),
.\reg_frequency_count_a0[0] (\reg_frequency_count_a0[0] ),
.\reg_frequency_count_b0[0] (\reg_frequency_count_b0[0] ),
.\reg_frequency_count_c0[0] (\reg_frequency_count_c0[0] ),
.\reg_frequency_count_d0[0] (\reg_frequency_count_d0[0] ),
.n3_25_259(n3_25_259),
.n3_27_260(n3_27_260),
.n3_29_261(n3_29_261),
.n3_31_262(n3_31_262),
.n3_33_263(n3_33_263),
.n3_35_264(n3_35_264),
.n3_37_265(n3_37_265),
.n3_39_266(n3_39_266),
.n3_41_267(n3_41_267),
.n3_43_268(n3_43_268),
.n3_45_269(n3_45_269),
.n3_47_270(n3_47_270) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_tone_generator  u_tone_generator (
.\w_sram_a0[0] (\w_sram_a0[0] ),
.\w_sram_a0[1] (\w_sram_a0[1] ),
.\w_sram_a0[2] (\w_sram_a0[2] ),
.\w_sram_a0[3] (\w_sram_a0[3] ),
.\w_sram_a0[4] (\w_sram_a0[4] ),
.\timer1_address[1]_7 (\timer1_address[1]_7 ),
.\reg_frequency_count_e0[11] (\reg_frequency_count_e0[11] ),
.o(o),
.\ff_active[2] (\ff_active[2] ),
.n3_25_259(n3_25_259),
.\reg_frequency_count_e0[10] (\reg_frequency_count_e0[10] ),
.n3_27_260(n3_27_260),
.\ff_frequency_count_e[10] (\ff_frequency_count_e[10] ),
.n3_27_245(n3_27_245),
.\ff_frequency_count_e[9] (\ff_frequency_count_e[9] ),
.n3_29(n3_29),
.\reg_frequency_count_e0[8] (\reg_frequency_count_e0[8] ),
.n3_31_262(n3_31_262),
.\ff_frequency_count_e[8] (\ff_frequency_count_e[8] ),
.n3_31(n3_31),
.\ff_frequency_count_e[7] (\ff_frequency_count_e[7] ),
.n3_33(n3_33),
.\reg_frequency_count_e0[6] (\reg_frequency_count_e0[6] ),
.n3_35_264(n3_35_264),
.\ff_frequency_count_e[6] (\ff_frequency_count_e[6] ),
.n3_35(n3_35),
.\reg_frequency_count_e0[5] (\reg_frequency_count_e0[5] ),
.n3_37_265(n3_37_265),
.\ff_frequency_count_e[5] (\ff_frequency_count_e[5] ),
.n3_37(n3_37),
.\reg_frequency_count_e0[4] (\reg_frequency_count_e0[4] ),
.n3_39_266(n3_39_266),
.\ff_frequency_count_e[4] (\ff_frequency_count_e[4] ),
.n3_39(n3_39),
.\reg_frequency_count_e0[3] (\reg_frequency_count_e0[3] ),
.n3_41_267(n3_41_267),
.\ff_frequency_count_e[3] (\ff_frequency_count_e[3] ),
.n3_41(n3_41),
.\reg_frequency_count_e0[2] (\reg_frequency_count_e0[2] ),
.n3_43_268(n3_43_268),
.\ff_frequency_count_e[2] (\ff_frequency_count_e[2] ),
.n3_43(n3_43),
.\reg_frequency_count_e0[1] (\reg_frequency_count_e0[1] ),
.n3_45_269(n3_45_269),
.\ff_frequency_count_e[1] (\ff_frequency_count_e[1] ),
.n3_45(n3_45),
.\ff_frequency_count_e[0] (\ff_frequency_count_e[0] ),
.n3_47(n3_47),
.\reg_frequency_count_e0[0] (\reg_frequency_count_e0[0] ),
.n3_47_270(n3_47_270),
.ch_a0_key_on(ch_a0_key_on),
.n118(n118),
.\ff_wave_address_e[5] (\ff_wave_address_e[5] ),
.n3_17(n3_17),
.\ff_frequency_count_e[11] (\ff_frequency_count_e[11] ),
.n3_25_244(n3_25_244),
.ch_b0_key_on(ch_b0_key_on),
.o_607(o_607),
.ch_c0_key_on(ch_c0_key_on),
.ch_d0_key_on(ch_d0_key_on),
.\ff_active[0] (\ff_active[0] ),
.n3_29_261(n3_29_261),
.\reg_frequency_count_e0[9] (\reg_frequency_count_e0[9] ),
.n3_33_263(n3_33_263),
.\reg_frequency_count_e0[7] (\reg_frequency_count_e0[7] ),
.ch_e0_key_on(ch_e0_key_on),
.\ff_active[1] (\ff_active[1] ),
.\frequency_count_out[11] (\frequency_count_out[11] ),
.\frequency_count_out[10] (\frequency_count_out[10] ),
.\frequency_count_out[8] (\frequency_count_out[8] ),
.\frequency_count_out[6] (\frequency_count_out[6] ),
.\frequency_count_out[5] (\frequency_count_out[5] ),
.\frequency_count_out[4] (\frequency_count_out[4] ),
.\frequency_count_out[3] (\frequency_count_out[3] ),
.\frequency_count_out[2] (\frequency_count_out[2] ),
.\frequency_count_out[1] (\frequency_count_out[1] ),
.\frequency_count_out[0] (\frequency_count_out[0] ),
.\wave_address_out[0]_5 (\wave_address_out[0]_5 ),
.\wave_address_out[1] (\wave_address_out[1] ),
.\wave_address_out[2] (\wave_address_out[2] ),
.\wave_address_out[3]_5 (\wave_address_out[3]_5 ),
.\wave_address_out[4]_5 (\wave_address_out[4]_5 ),
.\wave_address_out[5]_5 (\wave_address_out[5]_5 ),
.\wave_address_out[6]_5 (\wave_address_out[6]_5 ),
.\wave_address_out[3] (\wave_address_out[3] ),
.\wave_address_out[4] (\wave_address_out[4] ),
.\wave_address_out[5] (\wave_address_out[5] ),
.\frequency_count_out[9]_15 (\frequency_count_out[9]_15 ),
.\frequency_count_out[7] (\frequency_count_out[7] ) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_length_selector  (\reg_wave_length_a1[1] ,\reg_wave_length_b1[1] ,\ff_active[0] ,\reg_wave_length_c1[1] ,\reg_wave_length_d1[1] ,\reg_wave_length_a1[0] ,\reg_wave_length_b1[0] ,\reg_wave_length_c1[0] ,\reg_wave_length_d1[0] ,\ff_active[1] ,n3_9,n3_11);
input \reg_wave_length_a1[1] ;
input \reg_wave_length_b1[1] ;
input \ff_active[0] ;
input \reg_wave_length_c1[1] ;
input \reg_wave_length_d1[1] ;
input \reg_wave_length_a1[0] ;
input \reg_wave_length_b1[0] ;
input \reg_wave_length_c1[0] ;
input \reg_wave_length_d1[0] ;
input \ff_active[1] ;
output n3_9;
output n3_11;
wire n1_7;
wire n2_5_300;
wire n1_9_301;
wire n2_7_302;
wire n3_9;
wire n3_11;
wire VCC;
wire GND;
MUX2_LUT5 n1_ins15705 (
.I0(\reg_wave_length_a1[1] ),
.I1(\reg_wave_length_b1[1] ),
.S0(\ff_active[0] ),
.O(n1_7) 
);
MUX2_LUT5 n2_ins15706 (
.I0(\reg_wave_length_c1[1] ),
.I1(\reg_wave_length_d1[1] ),
.S0(\ff_active[0] ),
.O(n2_5_300) 
);
MUX2_LUT5 n1_ins15708 (
.I0(\reg_wave_length_a1[0] ),
.I1(\reg_wave_length_b1[0] ),
.S0(\ff_active[0] ),
.O(n1_9_301) 
);
MUX2_LUT5 n2_ins15709 (
.I0(\reg_wave_length_c1[0] ),
.I1(\reg_wave_length_d1[0] ),
.S0(\ff_active[0] ),
.O(n2_7_302) 
);
MUX2_LUT6 n3_ins15827 (
.I0(n1_7),
.I1(n2_5_300),
.S0(\ff_active[1] ),
.O(n3_9) 
);
MUX2_LUT6 n3_ins15828 (
.I0(n1_9_301),
.I1(n2_7_302),
.S0(\ff_active[1] ),
.O(n3_11) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector  (\ff_active[1] ,\ff_frequency_count_a[11]_3 ,\ff_frequency_count_b[11]_3 ,\ff_active[0] ,\ff_frequency_count_c[11]_3 ,\ff_frequency_count_d[11]_3 ,\ff_frequency_count_a[10]_3 ,\ff_frequency_count_b[10]_3 ,\ff_frequency_count_c[10]_3 ,\ff_frequency_count_d[10]_3 ,\ff_frequency_count_a[9]_3 ,\ff_frequency_count_b[9]_3 ,\ff_frequency_count_c[9]_3 ,\ff_frequency_count_d[9]_3 ,\ff_frequency_count_a[8]_3 ,\ff_frequency_count_b[8]_3 ,\ff_frequency_count_c[8]_3 ,\ff_frequency_count_d[8]_3 ,\ff_frequency_count_a[7]_3 ,\ff_frequency_count_b[7]_3 ,\ff_frequency_count_c[7]_3 ,\ff_frequency_count_d[7]_3 ,\ff_frequency_count_a[6]_3 ,\ff_frequency_count_b[6]_3 ,\ff_frequency_count_c[6]_3 ,\ff_frequency_count_d[6]_3 ,\ff_frequency_count_a[5]_3 ,\ff_frequency_count_b[5]_3 ,\ff_frequency_count_c[5]_3 ,\ff_frequency_count_d[5]_3 ,\ff_frequency_count_a[4]_3 ,\ff_frequency_count_b[4]_3 ,\ff_frequency_count_c[4]_3 ,\ff_frequency_count_d[4]_3 ,\ff_frequency_count_a[3]_3 ,\ff_frequency_count_b[3]_3 ,\ff_frequency_count_c[3]_3 ,\ff_frequency_count_d[3]_3 ,\ff_frequency_count_a[2]_3 ,\ff_frequency_count_b[2]_3 ,\ff_frequency_count_c[2]_3 ,\ff_frequency_count_d[2]_3 ,\ff_frequency_count_a[1]_3 ,\ff_frequency_count_b[1]_3 ,\ff_frequency_count_c[1]_3 ,\ff_frequency_count_d[1]_3 ,\ff_frequency_count_a[0]_3 ,\ff_frequency_count_b[0]_3 ,\ff_frequency_count_c[0]_3 ,\ff_frequency_count_d[0]_3 ,n3_25_303,n3_27_304,n3_29_305,n3_31_306,n3_33_307,n3_35_308,n3_37_309,n3_39_310,n3_41_311,n3_43_312,n3_45_313,n3_47_314);
input \ff_active[1] ;
input \ff_frequency_count_a[11]_3 ;
input \ff_frequency_count_b[11]_3 ;
input \ff_active[0] ;
input \ff_frequency_count_c[11]_3 ;
input \ff_frequency_count_d[11]_3 ;
input \ff_frequency_count_a[10]_3 ;
input \ff_frequency_count_b[10]_3 ;
input \ff_frequency_count_c[10]_3 ;
input \ff_frequency_count_d[10]_3 ;
input \ff_frequency_count_a[9]_3 ;
input \ff_frequency_count_b[9]_3 ;
input \ff_frequency_count_c[9]_3 ;
input \ff_frequency_count_d[9]_3 ;
input \ff_frequency_count_a[8]_3 ;
input \ff_frequency_count_b[8]_3 ;
input \ff_frequency_count_c[8]_3 ;
input \ff_frequency_count_d[8]_3 ;
input \ff_frequency_count_a[7]_3 ;
input \ff_frequency_count_b[7]_3 ;
input \ff_frequency_count_c[7]_3 ;
input \ff_frequency_count_d[7]_3 ;
input \ff_frequency_count_a[6]_3 ;
input \ff_frequency_count_b[6]_3 ;
input \ff_frequency_count_c[6]_3 ;
input \ff_frequency_count_d[6]_3 ;
input \ff_frequency_count_a[5]_3 ;
input \ff_frequency_count_b[5]_3 ;
input \ff_frequency_count_c[5]_3 ;
input \ff_frequency_count_d[5]_3 ;
input \ff_frequency_count_a[4]_3 ;
input \ff_frequency_count_b[4]_3 ;
input \ff_frequency_count_c[4]_3 ;
input \ff_frequency_count_d[4]_3 ;
input \ff_frequency_count_a[3]_3 ;
input \ff_frequency_count_b[3]_3 ;
input \ff_frequency_count_c[3]_3 ;
input \ff_frequency_count_d[3]_3 ;
input \ff_frequency_count_a[2]_3 ;
input \ff_frequency_count_b[2]_3 ;
input \ff_frequency_count_c[2]_3 ;
input \ff_frequency_count_d[2]_3 ;
input \ff_frequency_count_a[1]_3 ;
input \ff_frequency_count_b[1]_3 ;
input \ff_frequency_count_c[1]_3 ;
input \ff_frequency_count_d[1]_3 ;
input \ff_frequency_count_a[0]_3 ;
input \ff_frequency_count_b[0]_3 ;
input \ff_frequency_count_c[0]_3 ;
input \ff_frequency_count_d[0]_3 ;
output n3_25_303;
output n3_27_304;
output n3_29_305;
output n3_31_306;
output n3_33_307;
output n3_35_308;
output n3_37_309;
output n3_39_310;
output n3_41_311;
output n3_43_312;
output n3_45_313;
output n3_47_314;
wire n3_25_303;
wire n3_27_304;
wire n3_29_305;
wire n3_31_306;
wire n3_33_307;
wire n3_35_308;
wire n3_37_309;
wire n3_39_310;
wire n3_41_311;
wire n3_43_312;
wire n3_45_313;
wire n3_47_314;
wire n1_27_315;
wire n2_25_316;
wire n1_29_317;
wire n2_27_318;
wire n1_31_319;
wire n2_29_320;
wire n1_33_321;
wire n2_31_322;
wire n1_35_323;
wire n2_33_324;
wire n1_37_325;
wire n2_35_326;
wire n1_39_327;
wire n2_37_328;
wire n1_41_329;
wire n2_39_330;
wire n1_43_331;
wire n2_41_332;
wire n1_45_333;
wire n2_43_334;
wire n1_47_335;
wire n2_45_336;
wire n1_49_337;
wire n2_47_338;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15710 (
.I0(n1_27_315),
.I1(n2_25_316),
.S0(\ff_active[1] ),
.O(n3_25_303) 
);
MUX2_LUT5 n3_ins15711 (
.I0(n1_29_317),
.I1(n2_27_318),
.S0(\ff_active[1] ),
.O(n3_27_304) 
);
MUX2_LUT5 n3_ins15712 (
.I0(n1_31_319),
.I1(n2_29_320),
.S0(\ff_active[1] ),
.O(n3_29_305) 
);
MUX2_LUT5 n3_ins15713 (
.I0(n1_33_321),
.I1(n2_31_322),
.S0(\ff_active[1] ),
.O(n3_31_306) 
);
MUX2_LUT5 n3_ins15714 (
.I0(n1_35_323),
.I1(n2_33_324),
.S0(\ff_active[1] ),
.O(n3_33_307) 
);
MUX2_LUT5 n3_ins15715 (
.I0(n1_37_325),
.I1(n2_35_326),
.S0(\ff_active[1] ),
.O(n3_35_308) 
);
MUX2_LUT5 n3_ins15716 (
.I0(n1_39_327),
.I1(n2_37_328),
.S0(\ff_active[1] ),
.O(n3_37_309) 
);
MUX2_LUT5 n3_ins15717 (
.I0(n1_41_329),
.I1(n2_39_330),
.S0(\ff_active[1] ),
.O(n3_39_310) 
);
MUX2_LUT5 n3_ins15718 (
.I0(n1_43_331),
.I1(n2_41_332),
.S0(\ff_active[1] ),
.O(n3_41_311) 
);
MUX2_LUT5 n3_ins15719 (
.I0(n1_45_333),
.I1(n2_43_334),
.S0(\ff_active[1] ),
.O(n3_43_312) 
);
MUX2_LUT5 n3_ins15720 (
.I0(n1_47_335),
.I1(n2_45_336),
.S0(\ff_active[1] ),
.O(n3_45_313) 
);
MUX2_LUT5 n3_ins15824 (
.I0(n1_49_337),
.I1(n2_47_338),
.S0(\ff_active[1] ),
.O(n3_47_314) 
);
LUT3 n1_ins16035 (
.I0(\ff_frequency_count_a[11]_3 ),
.I1(\ff_frequency_count_b[11]_3 ),
.I2(\ff_active[0] ),
.F(n1_27_315) 
);
defparam n1_ins16035.INIT=8'hCA;
LUT3 n2_ins16036 (
.I0(\ff_frequency_count_c[11]_3 ),
.I1(\ff_frequency_count_d[11]_3 ),
.I2(\ff_active[0] ),
.F(n2_25_316) 
);
defparam n2_ins16036.INIT=8'hCA;
LUT3 n1_ins16037 (
.I0(\ff_frequency_count_a[10]_3 ),
.I1(\ff_frequency_count_b[10]_3 ),
.I2(\ff_active[0] ),
.F(n1_29_317) 
);
defparam n1_ins16037.INIT=8'hCA;
LUT3 n2_ins16038 (
.I0(\ff_frequency_count_c[10]_3 ),
.I1(\ff_frequency_count_d[10]_3 ),
.I2(\ff_active[0] ),
.F(n2_27_318) 
);
defparam n2_ins16038.INIT=8'hCA;
LUT3 n1_ins16039 (
.I0(\ff_frequency_count_a[9]_3 ),
.I1(\ff_frequency_count_b[9]_3 ),
.I2(\ff_active[0] ),
.F(n1_31_319) 
);
defparam n1_ins16039.INIT=8'hCA;
LUT3 n2_ins16040 (
.I0(\ff_frequency_count_c[9]_3 ),
.I1(\ff_frequency_count_d[9]_3 ),
.I2(\ff_active[0] ),
.F(n2_29_320) 
);
defparam n2_ins16040.INIT=8'hCA;
LUT3 n1_ins16041 (
.I0(\ff_frequency_count_a[8]_3 ),
.I1(\ff_frequency_count_b[8]_3 ),
.I2(\ff_active[0] ),
.F(n1_33_321) 
);
defparam n1_ins16041.INIT=8'hCA;
LUT3 n2_ins16042 (
.I0(\ff_frequency_count_c[8]_3 ),
.I1(\ff_frequency_count_d[8]_3 ),
.I2(\ff_active[0] ),
.F(n2_31_322) 
);
defparam n2_ins16042.INIT=8'hCA;
LUT3 n1_ins16043 (
.I0(\ff_frequency_count_a[7]_3 ),
.I1(\ff_frequency_count_b[7]_3 ),
.I2(\ff_active[0] ),
.F(n1_35_323) 
);
defparam n1_ins16043.INIT=8'hCA;
LUT3 n2_ins16044 (
.I0(\ff_frequency_count_c[7]_3 ),
.I1(\ff_frequency_count_d[7]_3 ),
.I2(\ff_active[0] ),
.F(n2_33_324) 
);
defparam n2_ins16044.INIT=8'hCA;
LUT3 n1_ins16045 (
.I0(\ff_frequency_count_a[6]_3 ),
.I1(\ff_frequency_count_b[6]_3 ),
.I2(\ff_active[0] ),
.F(n1_37_325) 
);
defparam n1_ins16045.INIT=8'hCA;
LUT3 n2_ins16046 (
.I0(\ff_frequency_count_c[6]_3 ),
.I1(\ff_frequency_count_d[6]_3 ),
.I2(\ff_active[0] ),
.F(n2_35_326) 
);
defparam n2_ins16046.INIT=8'hCA;
LUT3 n1_ins16047 (
.I0(\ff_frequency_count_a[5]_3 ),
.I1(\ff_frequency_count_b[5]_3 ),
.I2(\ff_active[0] ),
.F(n1_39_327) 
);
defparam n1_ins16047.INIT=8'hCA;
LUT3 n2_ins16048 (
.I0(\ff_frequency_count_c[5]_3 ),
.I1(\ff_frequency_count_d[5]_3 ),
.I2(\ff_active[0] ),
.F(n2_37_328) 
);
defparam n2_ins16048.INIT=8'hCA;
LUT3 n1_ins16049 (
.I0(\ff_frequency_count_a[4]_3 ),
.I1(\ff_frequency_count_b[4]_3 ),
.I2(\ff_active[0] ),
.F(n1_41_329) 
);
defparam n1_ins16049.INIT=8'hCA;
LUT3 n2_ins16050 (
.I0(\ff_frequency_count_c[4]_3 ),
.I1(\ff_frequency_count_d[4]_3 ),
.I2(\ff_active[0] ),
.F(n2_39_330) 
);
defparam n2_ins16050.INIT=8'hCA;
LUT3 n1_ins16051 (
.I0(\ff_frequency_count_a[3]_3 ),
.I1(\ff_frequency_count_b[3]_3 ),
.I2(\ff_active[0] ),
.F(n1_43_331) 
);
defparam n1_ins16051.INIT=8'hCA;
LUT3 n2_ins16052 (
.I0(\ff_frequency_count_c[3]_3 ),
.I1(\ff_frequency_count_d[3]_3 ),
.I2(\ff_active[0] ),
.F(n2_41_332) 
);
defparam n2_ins16052.INIT=8'hCA;
LUT3 n1_ins16053 (
.I0(\ff_frequency_count_a[2]_3 ),
.I1(\ff_frequency_count_b[2]_3 ),
.I2(\ff_active[0] ),
.F(n1_45_333) 
);
defparam n1_ins16053.INIT=8'hCA;
LUT3 n2_ins16054 (
.I0(\ff_frequency_count_c[2]_3 ),
.I1(\ff_frequency_count_d[2]_3 ),
.I2(\ff_active[0] ),
.F(n2_43_334) 
);
defparam n2_ins16054.INIT=8'hCA;
LUT3 n1_ins16055 (
.I0(\ff_frequency_count_a[1]_3 ),
.I1(\ff_frequency_count_b[1]_3 ),
.I2(\ff_active[0] ),
.F(n1_47_335) 
);
defparam n1_ins16055.INIT=8'hCA;
LUT3 n2_ins16056 (
.I0(\ff_frequency_count_c[1]_3 ),
.I1(\ff_frequency_count_d[1]_3 ),
.I2(\ff_active[0] ),
.F(n2_45_336) 
);
defparam n2_ins16056.INIT=8'hCA;
LUT3 n1_ins16057 (
.I0(\ff_frequency_count_a[0]_3 ),
.I1(\ff_frequency_count_b[0]_3 ),
.I2(\ff_active[0] ),
.F(n1_49_337) 
);
defparam n1_ins16057.INIT=8'hCA;
LUT3 n2_ins16058 (
.I0(\ff_frequency_count_c[0]_3 ),
.I1(\ff_frequency_count_d[0]_3 ),
.I2(\ff_active[0] ),
.F(n2_47_338) 
);
defparam n2_ins16058.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_address_selector  (\ff_active[1] ,\ff_wave_address_a[6]_3 ,\ff_wave_address_b[6]_3 ,\ff_active[0] ,\ff_wave_address_c[6]_3 ,\ff_wave_address_d[6]_3 ,\ff_wave_address_a[5]_3 ,\ff_wave_address_b[5]_3 ,\ff_wave_address_c[5]_3 ,\ff_wave_address_d[5]_3 ,\ff_wave_address_a[4]_3 ,\ff_wave_address_b[4]_3 ,\ff_wave_address_c[4]_3 ,\ff_wave_address_d[4]_3 ,\ff_wave_address_a[3]_3 ,\ff_wave_address_b[3]_3 ,\ff_wave_address_c[3]_3 ,\ff_wave_address_d[3]_3 ,\ff_wave_address_a[2]_3 ,\ff_wave_address_b[2]_3 ,\ff_wave_address_c[2]_3 ,\ff_wave_address_d[2]_3 ,\ff_wave_address_a[1]_3 ,\ff_wave_address_b[1]_3 ,\ff_wave_address_c[1]_3 ,\ff_wave_address_d[1]_3 ,\ff_wave_address_a[0]_3 ,\ff_wave_address_b[0]_3 ,\ff_wave_address_c[0]_3 ,\ff_wave_address_d[0]_3 ,n3_15_339,n3_17_340,n3_19_295,n3_21_296,n3_23_297,n3_25_298,n3_27_299);
input \ff_active[1] ;
input \ff_wave_address_a[6]_3 ;
input \ff_wave_address_b[6]_3 ;
input \ff_active[0] ;
input \ff_wave_address_c[6]_3 ;
input \ff_wave_address_d[6]_3 ;
input \ff_wave_address_a[5]_3 ;
input \ff_wave_address_b[5]_3 ;
input \ff_wave_address_c[5]_3 ;
input \ff_wave_address_d[5]_3 ;
input \ff_wave_address_a[4]_3 ;
input \ff_wave_address_b[4]_3 ;
input \ff_wave_address_c[4]_3 ;
input \ff_wave_address_d[4]_3 ;
input \ff_wave_address_a[3]_3 ;
input \ff_wave_address_b[3]_3 ;
input \ff_wave_address_c[3]_3 ;
input \ff_wave_address_d[3]_3 ;
input \ff_wave_address_a[2]_3 ;
input \ff_wave_address_b[2]_3 ;
input \ff_wave_address_c[2]_3 ;
input \ff_wave_address_d[2]_3 ;
input \ff_wave_address_a[1]_3 ;
input \ff_wave_address_b[1]_3 ;
input \ff_wave_address_c[1]_3 ;
input \ff_wave_address_d[1]_3 ;
input \ff_wave_address_a[0]_3 ;
input \ff_wave_address_b[0]_3 ;
input \ff_wave_address_c[0]_3 ;
input \ff_wave_address_d[0]_3 ;
output n3_15_339;
output n3_17_340;
output n3_19_295;
output n3_21_296;
output n3_23_297;
output n3_25_298;
output n3_27_299;
wire n3_15_339;
wire n3_17_340;
wire n3_19_295;
wire n3_21_296;
wire n3_23_297;
wire n3_25_298;
wire n3_27_299;
wire n1_17_341;
wire n2_15_342;
wire n1_19_343;
wire n2_17_344;
wire n1_21_345;
wire n2_19_346;
wire n1_23_347;
wire n2_21_348;
wire n1_25_349;
wire n2_23_350;
wire n1_27_351;
wire n2_25_352;
wire n1_29_353;
wire n2_27_354;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15781 (
.I0(n1_17_341),
.I1(n2_15_342),
.S0(\ff_active[1] ),
.O(n3_15_339) 
);
MUX2_LUT5 n3_ins15782 (
.I0(n1_19_343),
.I1(n2_17_344),
.S0(\ff_active[1] ),
.O(n3_17_340) 
);
MUX2_LUT5 n3_ins15783 (
.I0(n1_21_345),
.I1(n2_19_346),
.S0(\ff_active[1] ),
.O(n3_19_295) 
);
MUX2_LUT5 n3_ins15784 (
.I0(n1_23_347),
.I1(n2_21_348),
.S0(\ff_active[1] ),
.O(n3_21_296) 
);
MUX2_LUT5 n3_ins15785 (
.I0(n1_25_349),
.I1(n2_23_350),
.S0(\ff_active[1] ),
.O(n3_23_297) 
);
MUX2_LUT5 n3_ins15786 (
.I0(n1_27_351),
.I1(n2_25_352),
.S0(\ff_active[1] ),
.O(n3_25_298) 
);
MUX2_LUT5 n3_ins15787 (
.I0(n1_29_353),
.I1(n2_27_354),
.S0(\ff_active[1] ),
.O(n3_27_299) 
);
LUT3 n1_ins16021 (
.I0(\ff_wave_address_a[6]_3 ),
.I1(\ff_wave_address_b[6]_3 ),
.I2(\ff_active[0] ),
.F(n1_17_341) 
);
defparam n1_ins16021.INIT=8'hCA;
LUT3 n2_ins16022 (
.I0(\ff_wave_address_c[6]_3 ),
.I1(\ff_wave_address_d[6]_3 ),
.I2(\ff_active[0] ),
.F(n2_15_342) 
);
defparam n2_ins16022.INIT=8'hCA;
LUT3 n1_ins16023 (
.I0(\ff_wave_address_a[5]_3 ),
.I1(\ff_wave_address_b[5]_3 ),
.I2(\ff_active[0] ),
.F(n1_19_343) 
);
defparam n1_ins16023.INIT=8'hCA;
LUT3 n2_ins16024 (
.I0(\ff_wave_address_c[5]_3 ),
.I1(\ff_wave_address_d[5]_3 ),
.I2(\ff_active[0] ),
.F(n2_17_344) 
);
defparam n2_ins16024.INIT=8'hCA;
LUT3 n1_ins16025 (
.I0(\ff_wave_address_a[4]_3 ),
.I1(\ff_wave_address_b[4]_3 ),
.I2(\ff_active[0] ),
.F(n1_21_345) 
);
defparam n1_ins16025.INIT=8'hCA;
LUT3 n2_ins16026 (
.I0(\ff_wave_address_c[4]_3 ),
.I1(\ff_wave_address_d[4]_3 ),
.I2(\ff_active[0] ),
.F(n2_19_346) 
);
defparam n2_ins16026.INIT=8'hCA;
LUT3 n1_ins16027 (
.I0(\ff_wave_address_a[3]_3 ),
.I1(\ff_wave_address_b[3]_3 ),
.I2(\ff_active[0] ),
.F(n1_23_347) 
);
defparam n1_ins16027.INIT=8'hCA;
LUT3 n2_ins16028 (
.I0(\ff_wave_address_c[3]_3 ),
.I1(\ff_wave_address_d[3]_3 ),
.I2(\ff_active[0] ),
.F(n2_21_348) 
);
defparam n2_ins16028.INIT=8'hCA;
LUT3 n1_ins16029 (
.I0(\ff_wave_address_a[2]_3 ),
.I1(\ff_wave_address_b[2]_3 ),
.I2(\ff_active[0] ),
.F(n1_25_349) 
);
defparam n1_ins16029.INIT=8'hCA;
LUT3 n2_ins16030 (
.I0(\ff_wave_address_c[2]_3 ),
.I1(\ff_wave_address_d[2]_3 ),
.I2(\ff_active[0] ),
.F(n2_23_350) 
);
defparam n2_ins16030.INIT=8'hCA;
LUT3 n1_ins16031 (
.I0(\ff_wave_address_a[1]_3 ),
.I1(\ff_wave_address_b[1]_3 ),
.I2(\ff_active[0] ),
.F(n1_27_351) 
);
defparam n1_ins16031.INIT=8'hCA;
LUT3 n2_ins16032 (
.I0(\ff_wave_address_c[1]_3 ),
.I1(\ff_wave_address_d[1]_3 ),
.I2(\ff_active[0] ),
.F(n2_25_352) 
);
defparam n2_ins16032.INIT=8'hCA;
LUT3 n1_ins16033 (
.I0(\ff_wave_address_a[0]_3 ),
.I1(\ff_wave_address_b[0]_3 ),
.I2(\ff_active[0] ),
.F(n1_29_353) 
);
defparam n1_ins16033.INIT=8'hCA;
LUT3 n2_ins16034 (
.I0(\ff_wave_address_c[0]_3 ),
.I1(\ff_wave_address_d[0]_3 ),
.I2(\ff_active[0] ),
.F(n2_27_354) 
);
defparam n2_ins16034.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_count_selector  (\reg_frequency_count_a1[11] ,\reg_frequency_count_b1[11] ,\ff_active[0] ,\reg_frequency_count_c1[11] ,\reg_frequency_count_d1[11] ,\reg_frequency_count_a1[10] ,\reg_frequency_count_b1[10] ,\reg_frequency_count_c1[10] ,\reg_frequency_count_d1[10] ,\reg_frequency_count_a1[9] ,\reg_frequency_count_b1[9] ,\reg_frequency_count_c1[9] ,\reg_frequency_count_d1[9] ,\reg_frequency_count_a1[8] ,\reg_frequency_count_b1[8] ,\reg_frequency_count_c1[8] ,\reg_frequency_count_d1[8] ,\reg_frequency_count_a1[7] ,\reg_frequency_count_b1[7] ,\reg_frequency_count_c1[7] ,\reg_frequency_count_d1[7] ,\reg_frequency_count_a1[6] ,\reg_frequency_count_b1[6] ,\reg_frequency_count_c1[6] ,\reg_frequency_count_d1[6] ,\reg_frequency_count_a1[5] ,\reg_frequency_count_b1[5] ,\reg_frequency_count_c1[5] ,\reg_frequency_count_d1[5] ,\reg_frequency_count_a1[4] ,\reg_frequency_count_b1[4] ,\reg_frequency_count_c1[4] ,\reg_frequency_count_d1[4] ,\reg_frequency_count_a1[3] ,\reg_frequency_count_b1[3] ,\reg_frequency_count_c1[3] ,\reg_frequency_count_d1[3] ,\reg_frequency_count_a1[2] ,\reg_frequency_count_b1[2] ,\reg_frequency_count_c1[2] ,\reg_frequency_count_d1[2] ,\reg_frequency_count_a1[1] ,\reg_frequency_count_b1[1] ,\reg_frequency_count_c1[1] ,\reg_frequency_count_d1[1] ,\reg_frequency_count_a1[0] ,\reg_frequency_count_b1[0] ,\reg_frequency_count_c1[0] ,\reg_frequency_count_d1[0] ,\ff_active[1] ,n3_49,n3_51,n3_53,n3_55,n3_57,n3_59,n3_61,n3_63,n3_65,n3_67,n3_69,n3_71);
input \reg_frequency_count_a1[11] ;
input \reg_frequency_count_b1[11] ;
input \ff_active[0] ;
input \reg_frequency_count_c1[11] ;
input \reg_frequency_count_d1[11] ;
input \reg_frequency_count_a1[10] ;
input \reg_frequency_count_b1[10] ;
input \reg_frequency_count_c1[10] ;
input \reg_frequency_count_d1[10] ;
input \reg_frequency_count_a1[9] ;
input \reg_frequency_count_b1[9] ;
input \reg_frequency_count_c1[9] ;
input \reg_frequency_count_d1[9] ;
input \reg_frequency_count_a1[8] ;
input \reg_frequency_count_b1[8] ;
input \reg_frequency_count_c1[8] ;
input \reg_frequency_count_d1[8] ;
input \reg_frequency_count_a1[7] ;
input \reg_frequency_count_b1[7] ;
input \reg_frequency_count_c1[7] ;
input \reg_frequency_count_d1[7] ;
input \reg_frequency_count_a1[6] ;
input \reg_frequency_count_b1[6] ;
input \reg_frequency_count_c1[6] ;
input \reg_frequency_count_d1[6] ;
input \reg_frequency_count_a1[5] ;
input \reg_frequency_count_b1[5] ;
input \reg_frequency_count_c1[5] ;
input \reg_frequency_count_d1[5] ;
input \reg_frequency_count_a1[4] ;
input \reg_frequency_count_b1[4] ;
input \reg_frequency_count_c1[4] ;
input \reg_frequency_count_d1[4] ;
input \reg_frequency_count_a1[3] ;
input \reg_frequency_count_b1[3] ;
input \reg_frequency_count_c1[3] ;
input \reg_frequency_count_d1[3] ;
input \reg_frequency_count_a1[2] ;
input \reg_frequency_count_b1[2] ;
input \reg_frequency_count_c1[2] ;
input \reg_frequency_count_d1[2] ;
input \reg_frequency_count_a1[1] ;
input \reg_frequency_count_b1[1] ;
input \reg_frequency_count_c1[1] ;
input \reg_frequency_count_d1[1] ;
input \reg_frequency_count_a1[0] ;
input \reg_frequency_count_b1[0] ;
input \reg_frequency_count_c1[0] ;
input \reg_frequency_count_d1[0] ;
input \ff_active[1] ;
output n3_49;
output n3_51;
output n3_53;
output n3_55;
output n3_57;
output n3_59;
output n3_61;
output n3_63;
output n3_65;
output n3_67;
output n3_69;
output n3_71;
wire n1_27_355;
wire n2_25_356;
wire n1_29_357;
wire n2_27_358;
wire n1_31_359;
wire n2_29_360;
wire n1_33_361;
wire n2_31_362;
wire n1_35_363;
wire n2_33_364;
wire n1_37_365;
wire n2_35_366;
wire n1_39_367;
wire n2_37_368;
wire n1_41_369;
wire n2_39_370;
wire n1_43_371;
wire n2_41_372;
wire n1_45_373;
wire n2_43_374;
wire n1_47_375;
wire n2_45_376;
wire n1_49_377;
wire n2_47_378;
wire n3_49;
wire n3_51;
wire n3_53;
wire n3_55;
wire n3_57;
wire n3_59;
wire n3_61;
wire n3_63;
wire n3_65;
wire n3_67;
wire n3_69;
wire n3_71;
wire VCC;
wire GND;
MUX2_LUT5 n1_ins15789 (
.I0(\reg_frequency_count_a1[11] ),
.I1(\reg_frequency_count_b1[11] ),
.S0(\ff_active[0] ),
.O(n1_27_355) 
);
MUX2_LUT5 n2_ins15790 (
.I0(\reg_frequency_count_c1[11] ),
.I1(\reg_frequency_count_d1[11] ),
.S0(\ff_active[0] ),
.O(n2_25_356) 
);
MUX2_LUT5 n1_ins15792 (
.I0(\reg_frequency_count_a1[10] ),
.I1(\reg_frequency_count_b1[10] ),
.S0(\ff_active[0] ),
.O(n1_29_357) 
);
MUX2_LUT5 n2_ins15793 (
.I0(\reg_frequency_count_c1[10] ),
.I1(\reg_frequency_count_d1[10] ),
.S0(\ff_active[0] ),
.O(n2_27_358) 
);
MUX2_LUT5 n1_ins15795 (
.I0(\reg_frequency_count_a1[9] ),
.I1(\reg_frequency_count_b1[9] ),
.S0(\ff_active[0] ),
.O(n1_31_359) 
);
MUX2_LUT5 n2_ins15796 (
.I0(\reg_frequency_count_c1[9] ),
.I1(\reg_frequency_count_d1[9] ),
.S0(\ff_active[0] ),
.O(n2_29_360) 
);
MUX2_LUT5 n1_ins15798 (
.I0(\reg_frequency_count_a1[8] ),
.I1(\reg_frequency_count_b1[8] ),
.S0(\ff_active[0] ),
.O(n1_33_361) 
);
MUX2_LUT5 n2_ins15799 (
.I0(\reg_frequency_count_c1[8] ),
.I1(\reg_frequency_count_d1[8] ),
.S0(\ff_active[0] ),
.O(n2_31_362) 
);
MUX2_LUT5 n1_ins15801 (
.I0(\reg_frequency_count_a1[7] ),
.I1(\reg_frequency_count_b1[7] ),
.S0(\ff_active[0] ),
.O(n1_35_363) 
);
MUX2_LUT5 n2_ins15802 (
.I0(\reg_frequency_count_c1[7] ),
.I1(\reg_frequency_count_d1[7] ),
.S0(\ff_active[0] ),
.O(n2_33_364) 
);
MUX2_LUT5 n1_ins15804 (
.I0(\reg_frequency_count_a1[6] ),
.I1(\reg_frequency_count_b1[6] ),
.S0(\ff_active[0] ),
.O(n1_37_365) 
);
MUX2_LUT5 n2_ins15805 (
.I0(\reg_frequency_count_c1[6] ),
.I1(\reg_frequency_count_d1[6] ),
.S0(\ff_active[0] ),
.O(n2_35_366) 
);
MUX2_LUT5 n1_ins15807 (
.I0(\reg_frequency_count_a1[5] ),
.I1(\reg_frequency_count_b1[5] ),
.S0(\ff_active[0] ),
.O(n1_39_367) 
);
MUX2_LUT5 n2_ins15808 (
.I0(\reg_frequency_count_c1[5] ),
.I1(\reg_frequency_count_d1[5] ),
.S0(\ff_active[0] ),
.O(n2_37_368) 
);
MUX2_LUT5 n1_ins15810 (
.I0(\reg_frequency_count_a1[4] ),
.I1(\reg_frequency_count_b1[4] ),
.S0(\ff_active[0] ),
.O(n1_41_369) 
);
MUX2_LUT5 n2_ins15811 (
.I0(\reg_frequency_count_c1[4] ),
.I1(\reg_frequency_count_d1[4] ),
.S0(\ff_active[0] ),
.O(n2_39_370) 
);
MUX2_LUT5 n1_ins15813 (
.I0(\reg_frequency_count_a1[3] ),
.I1(\reg_frequency_count_b1[3] ),
.S0(\ff_active[0] ),
.O(n1_43_371) 
);
MUX2_LUT5 n2_ins15814 (
.I0(\reg_frequency_count_c1[3] ),
.I1(\reg_frequency_count_d1[3] ),
.S0(\ff_active[0] ),
.O(n2_41_372) 
);
MUX2_LUT5 n1_ins15816 (
.I0(\reg_frequency_count_a1[2] ),
.I1(\reg_frequency_count_b1[2] ),
.S0(\ff_active[0] ),
.O(n1_45_373) 
);
MUX2_LUT5 n2_ins15817 (
.I0(\reg_frequency_count_c1[2] ),
.I1(\reg_frequency_count_d1[2] ),
.S0(\ff_active[0] ),
.O(n2_43_374) 
);
MUX2_LUT5 n1_ins15819 (
.I0(\reg_frequency_count_a1[1] ),
.I1(\reg_frequency_count_b1[1] ),
.S0(\ff_active[0] ),
.O(n1_47_375) 
);
MUX2_LUT5 n2_ins15820 (
.I0(\reg_frequency_count_c1[1] ),
.I1(\reg_frequency_count_d1[1] ),
.S0(\ff_active[0] ),
.O(n2_45_376) 
);
MUX2_LUT5 n1_ins15822 (
.I0(\reg_frequency_count_a1[0] ),
.I1(\reg_frequency_count_b1[0] ),
.S0(\ff_active[0] ),
.O(n1_49_377) 
);
MUX2_LUT5 n2_ins15823 (
.I0(\reg_frequency_count_c1[0] ),
.I1(\reg_frequency_count_d1[0] ),
.S0(\ff_active[0] ),
.O(n2_47_378) 
);
MUX2_LUT6 n3_ins15829 (
.I0(n1_27_355),
.I1(n2_25_356),
.S0(\ff_active[1] ),
.O(n3_49) 
);
MUX2_LUT6 n3_ins15830 (
.I0(n1_29_357),
.I1(n2_27_358),
.S0(\ff_active[1] ),
.O(n3_51) 
);
MUX2_LUT6 n3_ins15831 (
.I0(n1_31_359),
.I1(n2_29_360),
.S0(\ff_active[1] ),
.O(n3_53) 
);
MUX2_LUT6 n3_ins15832 (
.I0(n1_33_361),
.I1(n2_31_362),
.S0(\ff_active[1] ),
.O(n3_55) 
);
MUX2_LUT6 n3_ins15833 (
.I0(n1_35_363),
.I1(n2_33_364),
.S0(\ff_active[1] ),
.O(n3_57) 
);
MUX2_LUT6 n3_ins15834 (
.I0(n1_37_365),
.I1(n2_35_366),
.S0(\ff_active[1] ),
.O(n3_59) 
);
MUX2_LUT6 n3_ins15835 (
.I0(n1_39_367),
.I1(n2_37_368),
.S0(\ff_active[1] ),
.O(n3_61) 
);
MUX2_LUT6 n3_ins15836 (
.I0(n1_41_369),
.I1(n2_39_370),
.S0(\ff_active[1] ),
.O(n3_63) 
);
MUX2_LUT6 n3_ins15837 (
.I0(n1_43_371),
.I1(n2_41_372),
.S0(\ff_active[1] ),
.O(n3_65) 
);
MUX2_LUT6 n3_ins15838 (
.I0(n1_45_373),
.I1(n2_43_374),
.S0(\ff_active[1] ),
.O(n3_67) 
);
MUX2_LUT6 n3_ins15839 (
.I0(n1_47_375),
.I1(n2_45_376),
.S0(\ff_active[1] ),
.O(n3_69) 
);
MUX2_LUT6 n3_ins15840 (
.I0(n1_49_377),
.I1(n2_47_378),
.S0(\ff_active[1] ),
.O(n3_71) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator  (\w_sram_a1[0] ,\w_sram_a1[1] ,\w_sram_a1[2] ,\w_sram_a1[3] ,\w_sram_a1[4] ,\ff_frequency_count_e[11]_3 ,o,\ff_active[2] ,n3_25_303,\ff_frequency_count_e[10]_3 ,n3_27_304,\ff_frequency_count_e[9]_3 ,n3_29_305,\ff_frequency_count_e[8]_3 ,n3_31_306,\ff_frequency_count_e[7]_3 ,n3_33_307,\ff_frequency_count_e[6]_3 ,n3_35_308,\ff_frequency_count_e[5]_3 ,n3_37_309,\ff_frequency_count_e[4]_3 ,n3_39_310,\ff_frequency_count_e[3]_3 ,n3_41_311,\ff_frequency_count_e[2]_3 ,n3_43_312,\ff_frequency_count_e[0]_3 ,n3_47_314,\ff_frequency_count_e[1]_3 ,n3_45_313,n118,\ff_wave_address_e[5]_3 ,n3_17_340,\ff_wave_address_e[6]_3 ,n3_15_339,\counter_out[19]_39 ,o_607,ff_ch_a1_key_on,ch_a0_key_on,ff_reg_clone_key_a1,\counter_out[19]_41 ,\counter_out[19] ,\ff_active[0] ,n3_49,\ff_reg_frequency_count_e1[11] ,\reg_frequency_count_e0[11] ,ff_reg_clone_frequency_e1,n3_51,\ff_reg_frequency_count_e1[10] ,\reg_frequency_count_e0[10] ,n3_53,\ff_reg_frequency_count_e1[9] ,\reg_frequency_count_e0[9] ,n3_55,\ff_reg_frequency_count_e1[8] ,\reg_frequency_count_e0[8] ,n3_57,\ff_reg_frequency_count_e1[7] ,\reg_frequency_count_e0[7] ,n3_59,\ff_reg_frequency_count_e1[6] ,\reg_frequency_count_e0[6] ,n3_61,\ff_reg_frequency_count_e1[5] ,\reg_frequency_count_e0[5] ,n3_63,\ff_reg_frequency_count_e1[4] ,\reg_frequency_count_e0[4] ,n3_65,\ff_reg_frequency_count_e1[3] ,\reg_frequency_count_e0[3] ,n3_67,\ff_reg_frequency_count_e1[2] ,\reg_frequency_count_e0[2] ,n3_69,\ff_reg_frequency_count_e1[1] ,\reg_frequency_count_e0[1] ,n3_71,\ff_reg_frequency_count_e1[0] ,\reg_frequency_count_e0[0] ,\counter_out[19]_37 ,\ff_active[1] ,\frequency_count_out[11]_3 ,\frequency_count_out[10]_3 ,\frequency_count_out[9]_3 ,\frequency_count_out[8]_3 ,\frequency_count_out[7]_3 ,\frequency_count_out[6]_3 ,\frequency_count_out[5]_3 ,\frequency_count_out[4]_3 ,\frequency_count_out[3]_3 ,\frequency_count_out[2]_3 ,\frequency_count_out[1]_3 ,\frequency_count_out[0]_3 ,\wave_address_out[0]_5_379 ,\wave_address_out[1]_5 ,\wave_address_out[2]_5 ,\wave_address_out[3]_5_380 ,\wave_address_out[4]_5_381 ,\wave_address_out[5]_5_382 ,\wave_address_out[6]_5_383 ,\frequency_count_out[9] ,\wave_address_out[5]_7 ,\wave_address_out[6] ,\wave_address_out[0] ,\wave_address_out[0]_15 );
input \w_sram_a1[0] ;
input \w_sram_a1[1] ;
input \w_sram_a1[2] ;
input \w_sram_a1[3] ;
input \w_sram_a1[4] ;
input \ff_frequency_count_e[11]_3 ;
input o;
input \ff_active[2] ;
input n3_25_303;
input \ff_frequency_count_e[10]_3 ;
input n3_27_304;
input \ff_frequency_count_e[9]_3 ;
input n3_29_305;
input \ff_frequency_count_e[8]_3 ;
input n3_31_306;
input \ff_frequency_count_e[7]_3 ;
input n3_33_307;
input \ff_frequency_count_e[6]_3 ;
input n3_35_308;
input \ff_frequency_count_e[5]_3 ;
input n3_37_309;
input \ff_frequency_count_e[4]_3 ;
input n3_39_310;
input \ff_frequency_count_e[3]_3 ;
input n3_41_311;
input \ff_frequency_count_e[2]_3 ;
input n3_43_312;
input \ff_frequency_count_e[0]_3 ;
input n3_47_314;
input \ff_frequency_count_e[1]_3 ;
input n3_45_313;
input n118;
input \ff_wave_address_e[5]_3 ;
input n3_17_340;
input \ff_wave_address_e[6]_3 ;
input n3_15_339;
input \counter_out[19]_39 ;
input o_607;
input ff_ch_a1_key_on;
input ch_a0_key_on;
input ff_reg_clone_key_a1;
input \counter_out[19]_41 ;
input \counter_out[19] ;
input \ff_active[0] ;
input n3_49;
input \ff_reg_frequency_count_e1[11] ;
input \reg_frequency_count_e0[11] ;
input ff_reg_clone_frequency_e1;
input n3_51;
input \ff_reg_frequency_count_e1[10] ;
input \reg_frequency_count_e0[10] ;
input n3_53;
input \ff_reg_frequency_count_e1[9] ;
input \reg_frequency_count_e0[9] ;
input n3_55;
input \ff_reg_frequency_count_e1[8] ;
input \reg_frequency_count_e0[8] ;
input n3_57;
input \ff_reg_frequency_count_e1[7] ;
input \reg_frequency_count_e0[7] ;
input n3_59;
input \ff_reg_frequency_count_e1[6] ;
input \reg_frequency_count_e0[6] ;
input n3_61;
input \ff_reg_frequency_count_e1[5] ;
input \reg_frequency_count_e0[5] ;
input n3_63;
input \ff_reg_frequency_count_e1[4] ;
input \reg_frequency_count_e0[4] ;
input n3_65;
input \ff_reg_frequency_count_e1[3] ;
input \reg_frequency_count_e0[3] ;
input n3_67;
input \ff_reg_frequency_count_e1[2] ;
input \reg_frequency_count_e0[2] ;
input n3_69;
input \ff_reg_frequency_count_e1[1] ;
input \reg_frequency_count_e0[1] ;
input n3_71;
input \ff_reg_frequency_count_e1[0] ;
input \reg_frequency_count_e0[0] ;
input \counter_out[19]_37 ;
input \ff_active[1] ;
output \frequency_count_out[11]_3 ;
output \frequency_count_out[10]_3 ;
output \frequency_count_out[9]_3 ;
output \frequency_count_out[8]_3 ;
output \frequency_count_out[7]_3 ;
output \frequency_count_out[6]_3 ;
output \frequency_count_out[5]_3 ;
output \frequency_count_out[4]_3 ;
output \frequency_count_out[3]_3 ;
output \frequency_count_out[2]_3 ;
output \frequency_count_out[1]_3 ;
output \frequency_count_out[0]_3 ;
output \wave_address_out[0]_5_379 ;
output \wave_address_out[1]_5 ;
output \wave_address_out[2]_5 ;
output \wave_address_out[3]_5_380 ;
output \wave_address_out[4]_5_381 ;
output \wave_address_out[5]_5_382 ;
output \wave_address_out[6]_5_383 ;
output \frequency_count_out[9] ;
output \wave_address_out[5]_7 ;
output \wave_address_out[6] ;
output \wave_address_out[0] ;
output \wave_address_out[0]_15 ;
wire \frequency_count_out[11]_3 ;
wire \frequency_count_out[10]_3 ;
wire \frequency_count_out[9]_3 ;
wire \frequency_count_out[8]_3 ;
wire \frequency_count_out[7]_3 ;
wire \frequency_count_out[6]_3 ;
wire \frequency_count_out[5]_3 ;
wire \frequency_count_out[4]_3 ;
wire \frequency_count_out[3]_3 ;
wire \frequency_count_out[2]_3 ;
wire \frequency_count_out[1]_3 ;
wire \frequency_count_out[0]_3 ;
wire \wave_address_out[0]_5_379 ;
wire \wave_address_out[1]_5 ;
wire \wave_address_out[2]_5 ;
wire \wave_address_out[3]_5_380 ;
wire \wave_address_out[4]_5_381 ;
wire \wave_address_out[5]_5_382 ;
wire \wave_address_out[6]_5_383 ;
wire \frequency_count_out[11]_5 ;
wire \frequency_count_out[10]_7_384 ;
wire \frequency_count_out[10]_9_385 ;
wire \frequency_count_out[9]_7_386 ;
wire \frequency_count_out[9] ;
wire \frequency_count_out[8]_7_387 ;
wire \frequency_count_out[8]_9_388 ;
wire \frequency_count_out[7]_9 ;
wire \frequency_count_out[6]_9 ;
wire \frequency_count_out[5]_7_389 ;
wire \frequency_count_out[5]_9_390 ;
wire \frequency_count_out[4]_9 ;
wire \frequency_count_out[3]_9 ;
wire \frequency_count_out[2]_7_391 ;
wire \frequency_count_out[2]_9_392 ;
wire \frequency_count_out[1]_7_393 ;
wire \frequency_count_out[1]_9_394 ;
wire \wave_address_out[0]_7_395 ;
wire \wave_address_out[2]_7 ;
wire \wave_address_out[4]_7 ;
wire \wave_address_out[5]_7 ;
wire \wave_address_out[6]_7_397 ;
wire \wave_address_out[6] ;
wire \frequency_count_out[9]_13_398 ;
wire \wave_address_out[0]_11_399 ;
wire \wave_address_out[0] ;
wire \wave_address_out[0]_15 ;
wire \wave_address_out[0]_19_401 ;
wire \frequency_count_out[11]_15 ;
wire \frequency_count_out[11]_17 ;
wire \frequency_count_out[11]_19 ;
wire \frequency_count_out[10]_13 ;
wire \frequency_count_out[10]_15 ;
wire \frequency_count_out[10]_17 ;
wire \frequency_count_out[9]_15_402 ;
wire \frequency_count_out[9]_17 ;
wire \frequency_count_out[9]_19 ;
wire \frequency_count_out[8]_13 ;
wire \frequency_count_out[8]_15 ;
wire \frequency_count_out[8]_17 ;
wire \frequency_count_out[7]_13_403 ;
wire \frequency_count_out[7]_15 ;
wire \frequency_count_out[7]_17 ;
wire \frequency_count_out[6]_13 ;
wire \frequency_count_out[6]_15 ;
wire \frequency_count_out[6]_17 ;
wire \frequency_count_out[5]_13 ;
wire \frequency_count_out[5]_15 ;
wire \frequency_count_out[5]_17 ;
wire \frequency_count_out[4]_13 ;
wire \frequency_count_out[4]_15 ;
wire \frequency_count_out[4]_17 ;
wire \frequency_count_out[3]_13 ;
wire \frequency_count_out[3]_15 ;
wire \frequency_count_out[3]_17 ;
wire \frequency_count_out[2]_13 ;
wire \frequency_count_out[2]_15 ;
wire \frequency_count_out[2]_17 ;
wire \frequency_count_out[1]_13 ;
wire \frequency_count_out[1]_15 ;
wire \frequency_count_out[1]_17 ;
wire \frequency_count_out[0]_9 ;
wire \frequency_count_out[0]_11 ;
wire \frequency_count_out[0]_13 ;
wire \wave_address_out[0]_21_400 ;
wire \frequency_count_out[11]_21 ;
wire \frequency_count_out[3]_19 ;
wire \frequency_count_out[11]_23 ;
wire \wave_address_out[0]_23_396 ;
wire \frequency_count_out[4]_19 ;
wire \frequency_count_out[6]_19 ;
wire \frequency_count_out[7]_19 ;
wire VCC;
wire GND;
LUT4 \frequency_count_out[11]_ins16059  (
.I0(\frequency_count_out[11]_5 ),
.I1(\frequency_count_out[11]_21 ),
.I2(\frequency_count_out[11]_19 ),
.I3(\frequency_count_out[11]_23 ),
.F(\frequency_count_out[11]_3 ) 
);
defparam \frequency_count_out[11]_ins16059 .INIT=16'h110F;
LUT4 \frequency_count_out[10]_ins16060  (
.I0(\frequency_count_out[10]_17 ),
.I1(\frequency_count_out[10]_7_384 ),
.I2(\frequency_count_out[10]_9_385 ),
.I3(\frequency_count_out[11]_23 ),
.F(\frequency_count_out[10]_3 ) 
);
defparam \frequency_count_out[10]_ins16060 .INIT=16'hC355;
LUT4 \frequency_count_out[9]_ins16061  (
.I0(\frequency_count_out[9]_19 ),
.I1(\frequency_count_out[9]_7_386 ),
.I2(\frequency_count_out[9] ),
.I3(\frequency_count_out[11]_23 ),
.F(\frequency_count_out[9]_3 ) 
);
defparam \frequency_count_out[9]_ins16061 .INIT=16'hC355;
LUT4 \frequency_count_out[8]_ins16062  (
.I0(\frequency_count_out[8]_17 ),
.I1(\frequency_count_out[8]_7_387 ),
.I2(\frequency_count_out[8]_9_388 ),
.I3(\frequency_count_out[11]_23 ),
.F(\frequency_count_out[8]_3 ) 
);
defparam \frequency_count_out[8]_ins16062 .INIT=16'hC355;
LUT4 \frequency_count_out[7]_ins16063  (
.I0(\frequency_count_out[7]_17 ),
.I1(\frequency_count_out[7]_19 ),
.I2(\frequency_count_out[7]_9 ),
.I3(\frequency_count_out[11]_23 ),
.F(\frequency_count_out[7]_3 ) 
);
defparam \frequency_count_out[7]_ins16063 .INIT=16'hC355;
LUT4 \frequency_count_out[6]_ins16064  (
.I0(\frequency_count_out[6]_17 ),
.I1(\frequency_count_out[6]_19 ),
.I2(\frequency_count_out[6]_9 ),
.I3(\frequency_count_out[11]_23 ),
.F(\frequency_count_out[6]_3 ) 
);
defparam \frequency_count_out[6]_ins16064 .INIT=16'hC355;
LUT4 \frequency_count_out[5]_ins16065  (
.I0(\frequency_count_out[5]_17 ),
.I1(\frequency_count_out[5]_7_389 ),
.I2(\frequency_count_out[5]_9_390 ),
.I3(\frequency_count_out[11]_23 ),
.F(\frequency_count_out[5]_3 ) 
);
defparam \frequency_count_out[5]_ins16065 .INIT=16'hC355;
LUT4 \frequency_count_out[4]_ins16066  (
.I0(\frequency_count_out[4]_17 ),
.I1(\frequency_count_out[4]_19 ),
.I2(\frequency_count_out[4]_9 ),
.I3(\frequency_count_out[11]_23 ),
.F(\frequency_count_out[4]_3 ) 
);
defparam \frequency_count_out[4]_ins16066 .INIT=16'hC355;
LUT4 \frequency_count_out[3]_ins16067  (
.I0(\frequency_count_out[3]_17 ),
.I1(\frequency_count_out[3]_19 ),
.I2(\frequency_count_out[3]_9 ),
.I3(\frequency_count_out[11]_23 ),
.F(\frequency_count_out[3]_3 ) 
);
defparam \frequency_count_out[3]_ins16067 .INIT=16'hC355;
LUT4 \frequency_count_out[2]_ins16068  (
.I0(\frequency_count_out[2]_17 ),
.I1(\frequency_count_out[2]_7_391 ),
.I2(\frequency_count_out[2]_9_392 ),
.I3(\frequency_count_out[11]_23 ),
.F(\frequency_count_out[2]_3 ) 
);
defparam \frequency_count_out[2]_ins16068 .INIT=16'hC355;
LUT4 \frequency_count_out[1]_ins16069  (
.I0(\frequency_count_out[1]_17 ),
.I1(\frequency_count_out[1]_7_393 ),
.I2(\frequency_count_out[1]_9_394 ),
.I3(\frequency_count_out[11]_23 ),
.F(\frequency_count_out[1]_3 ) 
);
defparam \frequency_count_out[1]_ins16069 .INIT=16'hC355;
LUT3 \frequency_count_out[0]_ins16070  (
.I0(\frequency_count_out[0]_13 ),
.I1(\frequency_count_out[1]_7_393 ),
.I2(\frequency_count_out[11]_23 ),
.F(\frequency_count_out[0]_3 ) 
);
defparam \frequency_count_out[0]_ins16070 .INIT=8'hC5;
LUT3 \wave_address_out[0]_ins16537  (
.I0(\wave_address_out[0]_7_395 ),
.I1(\w_sram_a1[0] ),
.I2(\wave_address_out[0]_23_396 ),
.F(\wave_address_out[0]_5_379 ) 
);
defparam \wave_address_out[0]_ins16537 .INIT=8'h82;
LUT4 \wave_address_out[1]_ins16538  (
.I0(\w_sram_a1[0] ),
.I1(\wave_address_out[0]_23_396 ),
.I2(\wave_address_out[0]_7_395 ),
.I3(\w_sram_a1[1] ),
.F(\wave_address_out[1]_5 ) 
);
defparam \wave_address_out[1]_ins16538 .INIT=16'h40B0;
LUT3 \wave_address_out[2]_ins16539  (
.I0(\wave_address_out[0]_7_395 ),
.I1(\w_sram_a1[2] ),
.I2(\wave_address_out[2]_7 ),
.F(\wave_address_out[2]_5 ) 
);
defparam \wave_address_out[2]_ins16539 .INIT=8'h82;
LUT4 \wave_address_out[3]_ins16540  (
.I0(\w_sram_a1[2] ),
.I1(\wave_address_out[2]_7 ),
.I2(\wave_address_out[0]_7_395 ),
.I3(\w_sram_a1[3] ),
.F(\wave_address_out[3]_5_380 ) 
);
defparam \wave_address_out[3]_ins16540 .INIT=16'h40B0;
LUT3 \wave_address_out[4]_ins16541  (
.I0(\wave_address_out[0]_7_395 ),
.I1(\w_sram_a1[4] ),
.I2(\wave_address_out[4]_7 ),
.F(\wave_address_out[4]_5_381 ) 
);
defparam \wave_address_out[4]_ins16541 .INIT=8'h82;
LUT4 \wave_address_out[5]_ins16542  (
.I0(\w_sram_a1[4] ),
.I1(\wave_address_out[4]_7 ),
.I2(\wave_address_out[0]_7_395 ),
.I3(\wave_address_out[5]_7 ),
.F(\wave_address_out[5]_5_382 ) 
);
defparam \wave_address_out[5]_ins16542 .INIT=16'h40B0;
LUT4 \wave_address_out[6]_ins16543  (
.I0(\wave_address_out[6]_7_397 ),
.I1(\wave_address_out[4]_7 ),
.I2(\wave_address_out[0]_7_395 ),
.I3(\wave_address_out[6] ),
.F(\wave_address_out[6]_5_383 ) 
);
defparam \wave_address_out[6]_ins16543 .INIT=16'h8070;
LUT4 \frequency_count_out[11]_ins16829  (
.I0(\ff_frequency_count_e[11]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_25_303),
.F(\frequency_count_out[11]_5 ) 
);
defparam \frequency_count_out[11]_ins16829 .INIT=16'h7077;
LUT2 \frequency_count_out[10]_ins16834  (
.I0(\frequency_count_out[9] ),
.I1(\frequency_count_out[9]_7_386 ),
.F(\frequency_count_out[10]_7_384 ) 
);
defparam \frequency_count_out[10]_ins16834 .INIT=4'h8;
LUT4 \frequency_count_out[10]_ins16835  (
.I0(\ff_frequency_count_e[10]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_27_304),
.F(\frequency_count_out[10]_9_385 ) 
);
defparam \frequency_count_out[10]_ins16835 .INIT=16'h7077;
LUT4 \frequency_count_out[9]_ins16837  (
.I0(\ff_frequency_count_e[9]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_29_305),
.F(\frequency_count_out[9]_7_386 ) 
);
defparam \frequency_count_out[9]_ins16837 .INIT=16'h7077;
LUT4 \frequency_count_out[9]_ins16838  (
.I0(\frequency_count_out[9]_13_398 ),
.I1(\frequency_count_out[8]_7_387 ),
.I2(\frequency_count_out[7]_9 ),
.I3(\frequency_count_out[5]_9_390 ),
.F(\frequency_count_out[9] ) 
);
defparam \frequency_count_out[9]_ins16838 .INIT=16'h8000;
LUT4 \frequency_count_out[8]_ins16840  (
.I0(\ff_frequency_count_e[8]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_31_306),
.F(\frequency_count_out[8]_7_387 ) 
);
defparam \frequency_count_out[8]_ins16840 .INIT=16'h7077;
LUT2 \frequency_count_out[8]_ins16841  (
.I0(\frequency_count_out[7]_9 ),
.I1(\frequency_count_out[7]_19 ),
.F(\frequency_count_out[8]_9_388 ) 
);
defparam \frequency_count_out[8]_ins16841 .INIT=4'h8;
LUT4 \frequency_count_out[7]_ins16844  (
.I0(\ff_frequency_count_e[7]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_33_307),
.F(\frequency_count_out[7]_9 ) 
);
defparam \frequency_count_out[7]_ins16844 .INIT=16'h7077;
LUT4 \frequency_count_out[6]_ins16847  (
.I0(\ff_frequency_count_e[6]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_35_308),
.F(\frequency_count_out[6]_9 ) 
);
defparam \frequency_count_out[6]_ins16847 .INIT=16'h7077;
LUT4 \frequency_count_out[5]_ins16849  (
.I0(\ff_frequency_count_e[5]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_37_309),
.F(\frequency_count_out[5]_7_389 ) 
);
defparam \frequency_count_out[5]_ins16849 .INIT=16'h7077;
LUT2 \frequency_count_out[5]_ins16850  (
.I0(\frequency_count_out[4]_9 ),
.I1(\frequency_count_out[4]_19 ),
.F(\frequency_count_out[5]_9_390 ) 
);
defparam \frequency_count_out[5]_ins16850 .INIT=4'h8;
LUT4 \frequency_count_out[4]_ins16853  (
.I0(\ff_frequency_count_e[4]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_39_310),
.F(\frequency_count_out[4]_9 ) 
);
defparam \frequency_count_out[4]_ins16853 .INIT=16'h7077;
LUT4 \frequency_count_out[3]_ins16856  (
.I0(\ff_frequency_count_e[3]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_41_311),
.F(\frequency_count_out[3]_9 ) 
);
defparam \frequency_count_out[3]_ins16856 .INIT=16'h7077;
LUT4 \frequency_count_out[2]_ins16858  (
.I0(\ff_frequency_count_e[2]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_43_312),
.F(\frequency_count_out[2]_7_391 ) 
);
defparam \frequency_count_out[2]_ins16858 .INIT=16'h7077;
LUT2 \frequency_count_out[2]_ins16859  (
.I0(\frequency_count_out[1]_9_394 ),
.I1(\frequency_count_out[1]_7_393 ),
.F(\frequency_count_out[2]_9_392 ) 
);
defparam \frequency_count_out[2]_ins16859 .INIT=4'h8;
LUT4 \frequency_count_out[1]_ins16861  (
.I0(\ff_frequency_count_e[0]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_47_314),
.F(\frequency_count_out[1]_7_393 ) 
);
defparam \frequency_count_out[1]_ins16861 .INIT=16'h7077;
LUT4 \frequency_count_out[1]_ins16862  (
.I0(\ff_frequency_count_e[1]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_45_313),
.F(\frequency_count_out[1]_9_394 ) 
);
defparam \frequency_count_out[1]_ins16862 .INIT=16'h7077;
LUT3 \wave_address_out[0]_ins17016  (
.I0(\wave_address_out[0]_11_399 ),
.I1(\wave_address_out[0] ),
.I2(n118),
.F(\wave_address_out[0]_7_395 ) 
);
defparam \wave_address_out[0]_ins17016 .INIT=8'hCA;
LUT4 \wave_address_out[2]_ins17018  (
.I0(\w_sram_a1[1] ),
.I1(\w_sram_a1[0] ),
.I2(\frequency_count_out[9] ),
.I3(\wave_address_out[0]_15 ),
.F(\wave_address_out[2]_7 ) 
);
defparam \wave_address_out[2]_ins17018 .INIT=16'h1000;
LUT3 \wave_address_out[4]_ins17019  (
.I0(\w_sram_a1[3] ),
.I1(\w_sram_a1[2] ),
.I2(\wave_address_out[2]_7 ),
.F(\wave_address_out[4]_7 ) 
);
defparam \wave_address_out[4]_ins17019 .INIT=8'h10;
LUT4 \wave_address_out[5]_ins17020  (
.I0(\ff_wave_address_e[5]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_17_340),
.F(\wave_address_out[5]_7 ) 
);
defparam \wave_address_out[5]_ins17020 .INIT=16'h7077;
LUT2 \wave_address_out[6]_ins17021  (
.I0(\wave_address_out[5]_7 ),
.I1(\w_sram_a1[4] ),
.F(\wave_address_out[6]_7_397 ) 
);
defparam \wave_address_out[6]_ins17021 .INIT=4'h1;
LUT4 \wave_address_out[6]_ins17022  (
.I0(\ff_wave_address_e[6]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_15_339),
.F(\wave_address_out[6] ) 
);
defparam \wave_address_out[6]_ins17022 .INIT=16'h7077;
LUT2 \frequency_count_out[9]_ins17218  (
.I0(\frequency_count_out[6]_9 ),
.I1(\frequency_count_out[5]_7_389 ),
.F(\frequency_count_out[9]_13_398 ) 
);
defparam \frequency_count_out[9]_ins17218 .INIT=4'h8;
LUT3 \wave_address_out[0]_ins17271  (
.I0(\counter_out[19]_39 ),
.I1(\wave_address_out[0]_21_400 ),
.I2(o_607),
.F(\wave_address_out[0]_11_399 ) 
);
defparam \wave_address_out[0]_ins17271 .INIT=8'hAC;
LUT3 \wave_address_out[0]_ins17272  (
.I0(ff_ch_a1_key_on),
.I1(ch_a0_key_on),
.I2(ff_reg_clone_key_a1),
.F(\wave_address_out[0] ) 
);
defparam \wave_address_out[0]_ins17272 .INIT=8'h35;
LUT3 \wave_address_out[0]_ins17273  (
.I0(\frequency_count_out[9]_7_386 ),
.I1(\frequency_count_out[11]_5 ),
.I2(\frequency_count_out[10]_9_385 ),
.F(\wave_address_out[0]_15 ) 
);
defparam \wave_address_out[0]_ins17273 .INIT=8'h80;
LUT3 \wave_address_out[0]_ins17618  (
.I0(\counter_out[19]_41 ),
.I1(\counter_out[19] ),
.I2(\ff_active[0] ),
.F(\wave_address_out[0]_19_401 ) 
);
defparam \wave_address_out[0]_ins17618 .INIT=8'hCA;
LUT4 \frequency_count_out[11]_ins17755  (
.I0(o),
.I1(n3_49),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e1[11] ),
.F(\frequency_count_out[11]_15 ) 
);
defparam \frequency_count_out[11]_ins17755 .INIT=16'h51F3;
LUT4 \frequency_count_out[11]_ins17756  (
.I0(o),
.I1(n3_49),
.I2(\ff_active[2] ),
.I3(\reg_frequency_count_e0[11] ),
.F(\frequency_count_out[11]_17 ) 
);
defparam \frequency_count_out[11]_ins17756 .INIT=16'h51F3;
MUX2_LUT5 \frequency_count_out[11]_ins17757  (
.I0(\frequency_count_out[11]_15 ),
.I1(\frequency_count_out[11]_17 ),
.S0(ff_reg_clone_frequency_e1),
.O(\frequency_count_out[11]_19 ) 
);
LUT4 \frequency_count_out[10]_ins17758  (
.I0(o),
.I1(n3_51),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e1[10] ),
.F(\frequency_count_out[10]_13 ) 
);
defparam \frequency_count_out[10]_ins17758 .INIT=16'h51F3;
LUT4 \frequency_count_out[10]_ins17759  (
.I0(o),
.I1(n3_51),
.I2(\ff_active[2] ),
.I3(\reg_frequency_count_e0[10] ),
.F(\frequency_count_out[10]_15 ) 
);
defparam \frequency_count_out[10]_ins17759 .INIT=16'h51F3;
MUX2_LUT5 \frequency_count_out[10]_ins17760  (
.I0(\frequency_count_out[10]_13 ),
.I1(\frequency_count_out[10]_15 ),
.S0(ff_reg_clone_frequency_e1),
.O(\frequency_count_out[10]_17 ) 
);
LUT4 \frequency_count_out[9]_ins17761  (
.I0(o),
.I1(n3_53),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e1[9] ),
.F(\frequency_count_out[9]_15_402 ) 
);
defparam \frequency_count_out[9]_ins17761 .INIT=16'h51F3;
LUT4 \frequency_count_out[9]_ins17762  (
.I0(o),
.I1(n3_53),
.I2(\ff_active[2] ),
.I3(\reg_frequency_count_e0[9] ),
.F(\frequency_count_out[9]_17 ) 
);
defparam \frequency_count_out[9]_ins17762 .INIT=16'h51F3;
MUX2_LUT5 \frequency_count_out[9]_ins17763  (
.I0(\frequency_count_out[9]_15_402 ),
.I1(\frequency_count_out[9]_17 ),
.S0(ff_reg_clone_frequency_e1),
.O(\frequency_count_out[9]_19 ) 
);
LUT4 \frequency_count_out[8]_ins17764  (
.I0(o),
.I1(n3_55),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e1[8] ),
.F(\frequency_count_out[8]_13 ) 
);
defparam \frequency_count_out[8]_ins17764 .INIT=16'h51F3;
LUT4 \frequency_count_out[8]_ins17765  (
.I0(o),
.I1(n3_55),
.I2(\ff_active[2] ),
.I3(\reg_frequency_count_e0[8] ),
.F(\frequency_count_out[8]_15 ) 
);
defparam \frequency_count_out[8]_ins17765 .INIT=16'h51F3;
MUX2_LUT5 \frequency_count_out[8]_ins17766  (
.I0(\frequency_count_out[8]_13 ),
.I1(\frequency_count_out[8]_15 ),
.S0(ff_reg_clone_frequency_e1),
.O(\frequency_count_out[8]_17 ) 
);
LUT4 \frequency_count_out[7]_ins17767  (
.I0(o),
.I1(n3_57),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e1[7] ),
.F(\frequency_count_out[7]_13_403 ) 
);
defparam \frequency_count_out[7]_ins17767 .INIT=16'h51F3;
LUT4 \frequency_count_out[7]_ins17768  (
.I0(o),
.I1(n3_57),
.I2(\ff_active[2] ),
.I3(\reg_frequency_count_e0[7] ),
.F(\frequency_count_out[7]_15 ) 
);
defparam \frequency_count_out[7]_ins17768 .INIT=16'h51F3;
MUX2_LUT5 \frequency_count_out[7]_ins17769  (
.I0(\frequency_count_out[7]_13_403 ),
.I1(\frequency_count_out[7]_15 ),
.S0(ff_reg_clone_frequency_e1),
.O(\frequency_count_out[7]_17 ) 
);
LUT4 \frequency_count_out[6]_ins17770  (
.I0(o),
.I1(n3_59),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e1[6] ),
.F(\frequency_count_out[6]_13 ) 
);
defparam \frequency_count_out[6]_ins17770 .INIT=16'h51F3;
LUT4 \frequency_count_out[6]_ins17771  (
.I0(o),
.I1(n3_59),
.I2(\ff_active[2] ),
.I3(\reg_frequency_count_e0[6] ),
.F(\frequency_count_out[6]_15 ) 
);
defparam \frequency_count_out[6]_ins17771 .INIT=16'h51F3;
MUX2_LUT5 \frequency_count_out[6]_ins17772  (
.I0(\frequency_count_out[6]_13 ),
.I1(\frequency_count_out[6]_15 ),
.S0(ff_reg_clone_frequency_e1),
.O(\frequency_count_out[6]_17 ) 
);
LUT4 \frequency_count_out[5]_ins17773  (
.I0(o),
.I1(n3_61),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e1[5] ),
.F(\frequency_count_out[5]_13 ) 
);
defparam \frequency_count_out[5]_ins17773 .INIT=16'h51F3;
LUT4 \frequency_count_out[5]_ins17774  (
.I0(o),
.I1(n3_61),
.I2(\ff_active[2] ),
.I3(\reg_frequency_count_e0[5] ),
.F(\frequency_count_out[5]_15 ) 
);
defparam \frequency_count_out[5]_ins17774 .INIT=16'h51F3;
MUX2_LUT5 \frequency_count_out[5]_ins17775  (
.I0(\frequency_count_out[5]_13 ),
.I1(\frequency_count_out[5]_15 ),
.S0(ff_reg_clone_frequency_e1),
.O(\frequency_count_out[5]_17 ) 
);
LUT4 \frequency_count_out[4]_ins17776  (
.I0(o),
.I1(n3_63),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e1[4] ),
.F(\frequency_count_out[4]_13 ) 
);
defparam \frequency_count_out[4]_ins17776 .INIT=16'h51F3;
LUT4 \frequency_count_out[4]_ins17777  (
.I0(o),
.I1(n3_63),
.I2(\ff_active[2] ),
.I3(\reg_frequency_count_e0[4] ),
.F(\frequency_count_out[4]_15 ) 
);
defparam \frequency_count_out[4]_ins17777 .INIT=16'h51F3;
MUX2_LUT5 \frequency_count_out[4]_ins17778  (
.I0(\frequency_count_out[4]_13 ),
.I1(\frequency_count_out[4]_15 ),
.S0(ff_reg_clone_frequency_e1),
.O(\frequency_count_out[4]_17 ) 
);
LUT4 \frequency_count_out[3]_ins17779  (
.I0(o),
.I1(n3_65),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e1[3] ),
.F(\frequency_count_out[3]_13 ) 
);
defparam \frequency_count_out[3]_ins17779 .INIT=16'h51F3;
LUT4 \frequency_count_out[3]_ins17780  (
.I0(o),
.I1(n3_65),
.I2(\ff_active[2] ),
.I3(\reg_frequency_count_e0[3] ),
.F(\frequency_count_out[3]_15 ) 
);
defparam \frequency_count_out[3]_ins17780 .INIT=16'h51F3;
MUX2_LUT5 \frequency_count_out[3]_ins17781  (
.I0(\frequency_count_out[3]_13 ),
.I1(\frequency_count_out[3]_15 ),
.S0(ff_reg_clone_frequency_e1),
.O(\frequency_count_out[3]_17 ) 
);
LUT4 \frequency_count_out[2]_ins17782  (
.I0(o),
.I1(n3_67),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e1[2] ),
.F(\frequency_count_out[2]_13 ) 
);
defparam \frequency_count_out[2]_ins17782 .INIT=16'h51F3;
LUT4 \frequency_count_out[2]_ins17783  (
.I0(o),
.I1(n3_67),
.I2(\ff_active[2] ),
.I3(\reg_frequency_count_e0[2] ),
.F(\frequency_count_out[2]_15 ) 
);
defparam \frequency_count_out[2]_ins17783 .INIT=16'h51F3;
MUX2_LUT5 \frequency_count_out[2]_ins17784  (
.I0(\frequency_count_out[2]_13 ),
.I1(\frequency_count_out[2]_15 ),
.S0(ff_reg_clone_frequency_e1),
.O(\frequency_count_out[2]_17 ) 
);
LUT4 \frequency_count_out[1]_ins17785  (
.I0(o),
.I1(n3_69),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e1[1] ),
.F(\frequency_count_out[1]_13 ) 
);
defparam \frequency_count_out[1]_ins17785 .INIT=16'h51F3;
LUT4 \frequency_count_out[1]_ins17786  (
.I0(o),
.I1(n3_69),
.I2(\ff_active[2] ),
.I3(\reg_frequency_count_e0[1] ),
.F(\frequency_count_out[1]_15 ) 
);
defparam \frequency_count_out[1]_ins17786 .INIT=16'h51F3;
MUX2_LUT5 \frequency_count_out[1]_ins17787  (
.I0(\frequency_count_out[1]_13 ),
.I1(\frequency_count_out[1]_15 ),
.S0(ff_reg_clone_frequency_e1),
.O(\frequency_count_out[1]_17 ) 
);
LUT4 \frequency_count_out[0]_ins17788  (
.I0(o),
.I1(n3_71),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e1[0] ),
.F(\frequency_count_out[0]_9 ) 
);
defparam \frequency_count_out[0]_ins17788 .INIT=16'h51F3;
LUT4 \frequency_count_out[0]_ins17789  (
.I0(o),
.I1(n3_71),
.I2(\ff_active[2] ),
.I3(\reg_frequency_count_e0[0] ),
.F(\frequency_count_out[0]_11 ) 
);
defparam \frequency_count_out[0]_ins17789 .INIT=16'h51F3;
MUX2_LUT5 \frequency_count_out[0]_ins17790  (
.I0(\frequency_count_out[0]_9 ),
.I1(\frequency_count_out[0]_11 ),
.S0(ff_reg_clone_frequency_e1),
.O(\frequency_count_out[0]_13 ) 
);
LUT4 \wave_address_out[0]_ins17984  (
.I0(\counter_out[19]_37 ),
.I1(\wave_address_out[0]_19_401 ),
.I2(\ff_active[2] ),
.I3(\ff_active[1] ),
.F(\wave_address_out[0]_21_400 ) 
);
defparam \wave_address_out[0]_ins17984 .INIT=16'hACAA;
LUT3 \frequency_count_out[11]_ins18000  (
.I0(\frequency_count_out[10]_9_385 ),
.I1(\frequency_count_out[9] ),
.I2(\frequency_count_out[9]_7_386 ),
.F(\frequency_count_out[11]_21 ) 
);
defparam \frequency_count_out[11]_ins18000 .INIT=8'h80;
LUT3 \frequency_count_out[3]_ins18001  (
.I0(\frequency_count_out[1]_9_394 ),
.I1(\frequency_count_out[1]_7_393 ),
.I2(\frequency_count_out[2]_7_391 ),
.F(\frequency_count_out[3]_19 ) 
);
defparam \frequency_count_out[3]_ins18001 .INIT=8'h80;
LUT4 \frequency_count_out[11]_ins18089  (
.I0(\wave_address_out[0]_11_399 ),
.I1(\wave_address_out[0] ),
.I2(n118),
.I3(\wave_address_out[0]_23_396 ),
.F(\frequency_count_out[11]_23 ) 
);
defparam \frequency_count_out[11]_ins18089 .INIT=16'h00CA;
LUT4 \wave_address_out[0]_ins18113  (
.I0(\frequency_count_out[9] ),
.I1(\frequency_count_out[9]_7_386 ),
.I2(\frequency_count_out[11]_5 ),
.I3(\frequency_count_out[10]_9_385 ),
.F(\wave_address_out[0]_23_396 ) 
);
defparam \wave_address_out[0]_ins18113 .INIT=16'h8000;
LUT4 \frequency_count_out[4]_ins18126  (
.I0(\frequency_count_out[3]_9 ),
.I1(\frequency_count_out[1]_9_394 ),
.I2(\frequency_count_out[1]_7_393 ),
.I3(\frequency_count_out[2]_7_391 ),
.F(\frequency_count_out[4]_19 ) 
);
defparam \frequency_count_out[4]_ins18126 .INIT=16'h8000;
LUT3 \frequency_count_out[6]_ins18151  (
.I0(\frequency_count_out[4]_9 ),
.I1(\frequency_count_out[4]_19 ),
.I2(\frequency_count_out[5]_7_389 ),
.F(\frequency_count_out[6]_19 ) 
);
defparam \frequency_count_out[6]_ins18151 .INIT=8'h80;
LUT4 \frequency_count_out[7]_ins18153  (
.I0(\frequency_count_out[6]_9 ),
.I1(\frequency_count_out[4]_9 ),
.I2(\frequency_count_out[4]_19 ),
.I3(\frequency_count_out[5]_7_389 ),
.F(\frequency_count_out[7]_19 ) 
);
defparam \frequency_count_out[7]_ins18153 .INIT=16'h8000;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1  (clk_3,n118,n84,o_607,o_603,n311,o,\reg_wave_length_a1[1] ,\reg_wave_length_b1[1] ,\ff_active[0] ,\reg_wave_length_c1[1] ,\reg_wave_length_d1[1] ,\reg_wave_length_a1[0] ,\reg_wave_length_b1[0] ,\reg_wave_length_c1[0] ,\reg_wave_length_d1[0] ,\ff_active[1] ,\reg_frequency_count_a1[11] ,\reg_frequency_count_b1[11] ,\reg_frequency_count_c1[11] ,\reg_frequency_count_d1[11] ,\reg_frequency_count_a1[10] ,\reg_frequency_count_b1[10] ,\reg_frequency_count_c1[10] ,\reg_frequency_count_d1[10] ,\reg_frequency_count_a1[9] ,\reg_frequency_count_b1[9] ,\reg_frequency_count_c1[9] ,\reg_frequency_count_d1[9] ,\reg_frequency_count_a1[8] ,\reg_frequency_count_b1[8] ,\reg_frequency_count_c1[8] ,\reg_frequency_count_d1[8] ,\reg_frequency_count_a1[7] ,\reg_frequency_count_b1[7] ,\reg_frequency_count_c1[7] ,\reg_frequency_count_d1[7] ,\reg_frequency_count_a1[6] ,\reg_frequency_count_b1[6] ,\reg_frequency_count_c1[6] ,\reg_frequency_count_d1[6] ,\reg_frequency_count_a1[5] ,\reg_frequency_count_b1[5] ,\reg_frequency_count_c1[5] ,\reg_frequency_count_d1[5] ,\reg_frequency_count_a1[4] ,\reg_frequency_count_b1[4] ,\reg_frequency_count_c1[4] ,\reg_frequency_count_d1[4] ,\reg_frequency_count_a1[3] ,\reg_frequency_count_b1[3] ,\reg_frequency_count_c1[3] ,\reg_frequency_count_d1[3] ,\reg_frequency_count_a1[2] ,\reg_frequency_count_b1[2] ,\reg_frequency_count_c1[2] ,\reg_frequency_count_d1[2] ,\reg_frequency_count_a1[1] ,\reg_frequency_count_b1[1] ,\reg_frequency_count_c1[1] ,\reg_frequency_count_d1[1] ,\reg_frequency_count_a1[0] ,\reg_frequency_count_b1[0] ,\reg_frequency_count_c1[0] ,\reg_frequency_count_d1[0] ,\w_sram_a1[0] ,\w_sram_a1[1] ,\w_sram_a1[2] ,\w_sram_a1[3] ,\w_sram_a1[4] ,\ff_active[2] ,\counter_out[19]_39 ,ff_ch_a1_key_on,ch_a0_key_on,ff_reg_clone_key_a1,\counter_out[19]_41 ,\counter_out[19] ,\ff_reg_frequency_count_e1[11] ,\reg_frequency_count_e0[11] ,ff_reg_clone_frequency_e1,\ff_reg_frequency_count_e1[10] ,\reg_frequency_count_e0[10] ,\ff_reg_frequency_count_e1[9] ,\reg_frequency_count_e0[9] ,\ff_reg_frequency_count_e1[8] ,\reg_frequency_count_e0[8] ,\ff_reg_frequency_count_e1[7] ,\reg_frequency_count_e0[7] ,\ff_reg_frequency_count_e1[6] ,\reg_frequency_count_e0[6] ,\ff_reg_frequency_count_e1[5] ,\reg_frequency_count_e0[5] ,\ff_reg_frequency_count_e1[4] ,\reg_frequency_count_e0[4] ,\ff_reg_frequency_count_e1[3] ,\reg_frequency_count_e0[3] ,\ff_reg_frequency_count_e1[2] ,\reg_frequency_count_e0[2] ,\ff_reg_frequency_count_e1[1] ,\reg_frequency_count_e0[1] ,\ff_reg_frequency_count_e1[0] ,\reg_frequency_count_e0[0] ,\counter_out[19]_37 ,\ff_wave_address_e[4]_3 ,\ff_wave_address_e[3]_3 ,\ff_wave_address_e[2]_3 ,\ff_wave_address_e[1]_3 ,\ff_wave_address_e[0]_3 ,n3_9,n3_11,n3_19_295,n3_21_296,n3_23_297,n3_25_298,n3_27_299,\frequency_count_out[9] ,\wave_address_out[5]_7 ,\wave_address_out[6] ,\wave_address_out[0] ,\wave_address_out[0]_15 );
input clk_3;
input n118;
input n84;
input o_607;
input o_603;
input n311;
input o;
input \reg_wave_length_a1[1] ;
input \reg_wave_length_b1[1] ;
input \ff_active[0] ;
input \reg_wave_length_c1[1] ;
input \reg_wave_length_d1[1] ;
input \reg_wave_length_a1[0] ;
input \reg_wave_length_b1[0] ;
input \reg_wave_length_c1[0] ;
input \reg_wave_length_d1[0] ;
input \ff_active[1] ;
input \reg_frequency_count_a1[11] ;
input \reg_frequency_count_b1[11] ;
input \reg_frequency_count_c1[11] ;
input \reg_frequency_count_d1[11] ;
input \reg_frequency_count_a1[10] ;
input \reg_frequency_count_b1[10] ;
input \reg_frequency_count_c1[10] ;
input \reg_frequency_count_d1[10] ;
input \reg_frequency_count_a1[9] ;
input \reg_frequency_count_b1[9] ;
input \reg_frequency_count_c1[9] ;
input \reg_frequency_count_d1[9] ;
input \reg_frequency_count_a1[8] ;
input \reg_frequency_count_b1[8] ;
input \reg_frequency_count_c1[8] ;
input \reg_frequency_count_d1[8] ;
input \reg_frequency_count_a1[7] ;
input \reg_frequency_count_b1[7] ;
input \reg_frequency_count_c1[7] ;
input \reg_frequency_count_d1[7] ;
input \reg_frequency_count_a1[6] ;
input \reg_frequency_count_b1[6] ;
input \reg_frequency_count_c1[6] ;
input \reg_frequency_count_d1[6] ;
input \reg_frequency_count_a1[5] ;
input \reg_frequency_count_b1[5] ;
input \reg_frequency_count_c1[5] ;
input \reg_frequency_count_d1[5] ;
input \reg_frequency_count_a1[4] ;
input \reg_frequency_count_b1[4] ;
input \reg_frequency_count_c1[4] ;
input \reg_frequency_count_d1[4] ;
input \reg_frequency_count_a1[3] ;
input \reg_frequency_count_b1[3] ;
input \reg_frequency_count_c1[3] ;
input \reg_frequency_count_d1[3] ;
input \reg_frequency_count_a1[2] ;
input \reg_frequency_count_b1[2] ;
input \reg_frequency_count_c1[2] ;
input \reg_frequency_count_d1[2] ;
input \reg_frequency_count_a1[1] ;
input \reg_frequency_count_b1[1] ;
input \reg_frequency_count_c1[1] ;
input \reg_frequency_count_d1[1] ;
input \reg_frequency_count_a1[0] ;
input \reg_frequency_count_b1[0] ;
input \reg_frequency_count_c1[0] ;
input \reg_frequency_count_d1[0] ;
input \w_sram_a1[0] ;
input \w_sram_a1[1] ;
input \w_sram_a1[2] ;
input \w_sram_a1[3] ;
input \w_sram_a1[4] ;
input \ff_active[2] ;
input \counter_out[19]_39 ;
input ff_ch_a1_key_on;
input ch_a0_key_on;
input ff_reg_clone_key_a1;
input \counter_out[19]_41 ;
input \counter_out[19] ;
input \ff_reg_frequency_count_e1[11] ;
input \reg_frequency_count_e0[11] ;
input ff_reg_clone_frequency_e1;
input \ff_reg_frequency_count_e1[10] ;
input \reg_frequency_count_e0[10] ;
input \ff_reg_frequency_count_e1[9] ;
input \reg_frequency_count_e0[9] ;
input \ff_reg_frequency_count_e1[8] ;
input \reg_frequency_count_e0[8] ;
input \ff_reg_frequency_count_e1[7] ;
input \reg_frequency_count_e0[7] ;
input \ff_reg_frequency_count_e1[6] ;
input \reg_frequency_count_e0[6] ;
input \ff_reg_frequency_count_e1[5] ;
input \reg_frequency_count_e0[5] ;
input \ff_reg_frequency_count_e1[4] ;
input \reg_frequency_count_e0[4] ;
input \ff_reg_frequency_count_e1[3] ;
input \reg_frequency_count_e0[3] ;
input \ff_reg_frequency_count_e1[2] ;
input \reg_frequency_count_e0[2] ;
input \ff_reg_frequency_count_e1[1] ;
input \reg_frequency_count_e0[1] ;
input \ff_reg_frequency_count_e1[0] ;
input \reg_frequency_count_e0[0] ;
input \counter_out[19]_37 ;
output \ff_wave_address_e[4]_3 ;
output \ff_wave_address_e[3]_3 ;
output \ff_wave_address_e[2]_3 ;
output \ff_wave_address_e[1]_3 ;
output \ff_wave_address_e[0]_3 ;
output n3_9;
output n3_11;
output n3_19_295;
output n3_21_296;
output n3_23_297;
output n3_25_298;
output n3_27_299;
output \frequency_count_out[9] ;
output \wave_address_out[5]_7 ;
output \wave_address_out[6] ;
output \wave_address_out[0] ;
output \wave_address_out[0]_15 ;
wire \ff_wave_address_a[5]_3 ;
wire \ff_wave_address_a[4]_3 ;
wire \ff_wave_address_a[3]_3 ;
wire \ff_wave_address_a[2]_3 ;
wire \ff_wave_address_a[1]_3 ;
wire \ff_wave_address_a[0]_3 ;
wire \ff_wave_address_b[6]_3 ;
wire \ff_wave_address_b[5]_3 ;
wire \ff_wave_address_b[4]_3 ;
wire \ff_wave_address_b[3]_3 ;
wire \ff_wave_address_b[2]_3 ;
wire \ff_wave_address_b[1]_3 ;
wire \ff_wave_address_b[0]_3 ;
wire \ff_wave_address_c[6]_3 ;
wire \ff_wave_address_c[5]_3 ;
wire \ff_wave_address_c[4]_3 ;
wire \ff_wave_address_c[3]_3 ;
wire \ff_wave_address_c[2]_3 ;
wire \ff_wave_address_c[1]_3 ;
wire \ff_wave_address_c[0]_3 ;
wire \ff_wave_address_d[6]_3 ;
wire \ff_wave_address_d[5]_3 ;
wire \ff_wave_address_d[4]_3 ;
wire \ff_wave_address_d[3]_3 ;
wire \ff_wave_address_d[2]_3 ;
wire \ff_wave_address_d[1]_3 ;
wire \ff_wave_address_d[0]_3 ;
wire \ff_wave_address_e[6]_3 ;
wire \ff_wave_address_e[5]_3 ;
wire \ff_wave_address_e[4]_3 ;
wire \ff_wave_address_e[3]_3 ;
wire \ff_wave_address_e[2]_3 ;
wire \ff_wave_address_e[1]_3 ;
wire \ff_wave_address_e[0]_3 ;
wire \ff_frequency_count_a[11]_3 ;
wire \ff_frequency_count_a[10]_3 ;
wire \ff_frequency_count_a[9]_3 ;
wire \ff_frequency_count_a[8]_3 ;
wire \ff_frequency_count_a[7]_3 ;
wire \ff_frequency_count_a[6]_3 ;
wire \ff_frequency_count_a[5]_3 ;
wire \ff_frequency_count_a[4]_3 ;
wire \ff_frequency_count_a[3]_3 ;
wire \ff_frequency_count_a[2]_3 ;
wire \ff_frequency_count_a[1]_3 ;
wire \ff_frequency_count_a[0]_3 ;
wire \ff_frequency_count_b[11]_3 ;
wire \ff_frequency_count_b[10]_3 ;
wire \ff_frequency_count_b[9]_3 ;
wire \ff_frequency_count_b[8]_3 ;
wire \ff_frequency_count_b[7]_3 ;
wire \ff_frequency_count_b[6]_3 ;
wire \ff_frequency_count_b[5]_3 ;
wire \ff_frequency_count_b[4]_3 ;
wire \ff_frequency_count_b[3]_3 ;
wire \ff_frequency_count_b[2]_3 ;
wire \ff_frequency_count_b[1]_3 ;
wire \ff_frequency_count_b[0]_3 ;
wire \ff_frequency_count_c[11]_3 ;
wire \ff_frequency_count_c[10]_3 ;
wire \ff_frequency_count_c[9]_3 ;
wire \ff_frequency_count_c[8]_3 ;
wire \ff_frequency_count_c[7]_3 ;
wire \ff_frequency_count_c[6]_3 ;
wire \ff_frequency_count_c[5]_3 ;
wire \ff_frequency_count_c[4]_3 ;
wire \ff_frequency_count_c[3]_3 ;
wire \ff_frequency_count_c[2]_3 ;
wire \ff_frequency_count_c[1]_3 ;
wire \ff_frequency_count_c[0]_3 ;
wire \ff_frequency_count_d[11]_3 ;
wire \ff_frequency_count_d[10]_3 ;
wire \ff_frequency_count_d[9]_3 ;
wire \ff_frequency_count_d[8]_3 ;
wire \ff_frequency_count_d[7]_3 ;
wire \ff_frequency_count_d[6]_3 ;
wire \ff_frequency_count_d[5]_3 ;
wire \ff_frequency_count_d[4]_3 ;
wire \ff_frequency_count_d[3]_3 ;
wire \ff_frequency_count_d[2]_3 ;
wire \ff_frequency_count_d[1]_3 ;
wire \ff_frequency_count_d[0]_3 ;
wire \ff_frequency_count_e[11]_3 ;
wire \ff_frequency_count_e[10]_3 ;
wire \ff_frequency_count_e[9]_3 ;
wire \ff_frequency_count_e[8]_3 ;
wire \ff_frequency_count_e[7]_3 ;
wire \ff_frequency_count_e[6]_3 ;
wire \ff_frequency_count_e[5]_3 ;
wire \ff_frequency_count_e[4]_3 ;
wire \ff_frequency_count_e[3]_3 ;
wire \ff_frequency_count_e[2]_3 ;
wire \ff_frequency_count_e[1]_3 ;
wire \ff_frequency_count_e[0]_3 ;
wire \ff_wave_address_a[6]_3 ;
wire n3_9;
wire n3_11;
wire n3_25_303;
wire n3_27_304;
wire n3_29_305;
wire n3_31_306;
wire n3_33_307;
wire n3_35_308;
wire n3_37_309;
wire n3_39_310;
wire n3_41_311;
wire n3_43_312;
wire n3_45_313;
wire n3_47_314;
wire n3_15_339;
wire n3_17_340;
wire n3_19_295;
wire n3_21_296;
wire n3_23_297;
wire n3_25_298;
wire n3_27_299;
wire n3_49;
wire n3_51;
wire n3_53;
wire n3_55;
wire n3_57;
wire n3_59;
wire n3_61;
wire n3_63;
wire n3_65;
wire n3_67;
wire n3_69;
wire n3_71;
wire \frequency_count_out[11]_3 ;
wire \frequency_count_out[10]_3 ;
wire \frequency_count_out[9]_3 ;
wire \frequency_count_out[8]_3 ;
wire \frequency_count_out[7]_3 ;
wire \frequency_count_out[6]_3 ;
wire \frequency_count_out[5]_3 ;
wire \frequency_count_out[4]_3 ;
wire \frequency_count_out[3]_3 ;
wire \frequency_count_out[2]_3 ;
wire \frequency_count_out[1]_3 ;
wire \frequency_count_out[0]_3 ;
wire \wave_address_out[0]_5_379 ;
wire \wave_address_out[1]_5 ;
wire \wave_address_out[2]_5 ;
wire \wave_address_out[3]_5_380 ;
wire \wave_address_out[4]_5_381 ;
wire \wave_address_out[5]_5_382 ;
wire \wave_address_out[6]_5_383 ;
wire \frequency_count_out[9] ;
wire \wave_address_out[5]_7 ;
wire \wave_address_out[6] ;
wire \wave_address_out[0] ;
wire \wave_address_out[0]_15 ;
wire VCC;
wire GND;
DFFCE \ff_wave_address_a[5]_ins11948  (
.D(\wave_address_out[5]_5_382 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_wave_address_a[5]_3 ) 
);
DFFCE \ff_wave_address_a[4]_ins11949  (
.D(\wave_address_out[4]_5_381 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_wave_address_a[4]_3 ) 
);
DFFCE \ff_wave_address_a[3]_ins11950  (
.D(\wave_address_out[3]_5_380 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_wave_address_a[3]_3 ) 
);
DFFCE \ff_wave_address_a[2]_ins11951  (
.D(\wave_address_out[2]_5 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_wave_address_a[2]_3 ) 
);
DFFCE \ff_wave_address_a[1]_ins11952  (
.D(\wave_address_out[1]_5 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_wave_address_a[1]_3 ) 
);
DFFCE \ff_wave_address_a[0]_ins11953  (
.D(\wave_address_out[0]_5_379 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_wave_address_a[0]_3 ) 
);
DFFCE \ff_wave_address_b[6]_ins11954  (
.D(\wave_address_out[6]_5_383 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_wave_address_b[6]_3 ) 
);
DFFCE \ff_wave_address_b[5]_ins11955  (
.D(\wave_address_out[5]_5_382 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_wave_address_b[5]_3 ) 
);
DFFCE \ff_wave_address_b[4]_ins11956  (
.D(\wave_address_out[4]_5_381 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_wave_address_b[4]_3 ) 
);
DFFCE \ff_wave_address_b[3]_ins11957  (
.D(\wave_address_out[3]_5_380 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_wave_address_b[3]_3 ) 
);
DFFCE \ff_wave_address_b[2]_ins11958  (
.D(\wave_address_out[2]_5 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_wave_address_b[2]_3 ) 
);
DFFCE \ff_wave_address_b[1]_ins11959  (
.D(\wave_address_out[1]_5 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_wave_address_b[1]_3 ) 
);
DFFCE \ff_wave_address_b[0]_ins11960  (
.D(\wave_address_out[0]_5_379 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_wave_address_b[0]_3 ) 
);
DFFCE \ff_wave_address_c[6]_ins11961  (
.D(\wave_address_out[6]_5_383 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[6]_3 ) 
);
DFFCE \ff_wave_address_c[5]_ins11962  (
.D(\wave_address_out[5]_5_382 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[5]_3 ) 
);
DFFCE \ff_wave_address_c[4]_ins11963  (
.D(\wave_address_out[4]_5_381 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[4]_3 ) 
);
DFFCE \ff_wave_address_c[3]_ins11964  (
.D(\wave_address_out[3]_5_380 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[3]_3 ) 
);
DFFCE \ff_wave_address_c[2]_ins11965  (
.D(\wave_address_out[2]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[2]_3 ) 
);
DFFCE \ff_wave_address_c[1]_ins11966  (
.D(\wave_address_out[1]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[1]_3 ) 
);
DFFCE \ff_wave_address_c[0]_ins11967  (
.D(\wave_address_out[0]_5_379 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[0]_3 ) 
);
DFFCE \ff_wave_address_d[6]_ins11968  (
.D(\wave_address_out[6]_5_383 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_wave_address_d[6]_3 ) 
);
DFFCE \ff_wave_address_d[5]_ins11969  (
.D(\wave_address_out[5]_5_382 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_wave_address_d[5]_3 ) 
);
DFFCE \ff_wave_address_d[4]_ins11970  (
.D(\wave_address_out[4]_5_381 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_wave_address_d[4]_3 ) 
);
DFFCE \ff_wave_address_d[3]_ins11971  (
.D(\wave_address_out[3]_5_380 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_wave_address_d[3]_3 ) 
);
DFFCE \ff_wave_address_d[2]_ins11972  (
.D(\wave_address_out[2]_5 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_wave_address_d[2]_3 ) 
);
DFFCE \ff_wave_address_d[1]_ins11973  (
.D(\wave_address_out[1]_5 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_wave_address_d[1]_3 ) 
);
DFFCE \ff_wave_address_d[0]_ins11974  (
.D(\wave_address_out[0]_5_379 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_wave_address_d[0]_3 ) 
);
DFFCE \ff_wave_address_e[6]_ins11975  (
.D(\wave_address_out[6]_5_383 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[6]_3 ) 
);
DFFCE \ff_wave_address_e[5]_ins11976  (
.D(\wave_address_out[5]_5_382 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[5]_3 ) 
);
DFFCE \ff_wave_address_e[4]_ins11977  (
.D(\wave_address_out[4]_5_381 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[4]_3 ) 
);
DFFCE \ff_wave_address_e[3]_ins11978  (
.D(\wave_address_out[3]_5_380 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[3]_3 ) 
);
DFFCE \ff_wave_address_e[2]_ins11979  (
.D(\wave_address_out[2]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[2]_3 ) 
);
DFFCE \ff_wave_address_e[1]_ins11980  (
.D(\wave_address_out[1]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[1]_3 ) 
);
DFFCE \ff_wave_address_e[0]_ins11981  (
.D(\wave_address_out[0]_5_379 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[0]_3 ) 
);
DFFCE \ff_frequency_count_a[11]_ins11982  (
.D(\frequency_count_out[11]_3 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_frequency_count_a[11]_3 ) 
);
DFFCE \ff_frequency_count_a[10]_ins11983  (
.D(\frequency_count_out[10]_3 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_frequency_count_a[10]_3 ) 
);
DFFCE \ff_frequency_count_a[9]_ins11984  (
.D(\frequency_count_out[9]_3 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_frequency_count_a[9]_3 ) 
);
DFFCE \ff_frequency_count_a[8]_ins11985  (
.D(\frequency_count_out[8]_3 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_frequency_count_a[8]_3 ) 
);
DFFCE \ff_frequency_count_a[7]_ins11986  (
.D(\frequency_count_out[7]_3 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_frequency_count_a[7]_3 ) 
);
DFFCE \ff_frequency_count_a[6]_ins11987  (
.D(\frequency_count_out[6]_3 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_frequency_count_a[6]_3 ) 
);
DFFCE \ff_frequency_count_a[5]_ins11988  (
.D(\frequency_count_out[5]_3 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_frequency_count_a[5]_3 ) 
);
DFFCE \ff_frequency_count_a[4]_ins11989  (
.D(\frequency_count_out[4]_3 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_frequency_count_a[4]_3 ) 
);
DFFCE \ff_frequency_count_a[3]_ins11990  (
.D(\frequency_count_out[3]_3 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_frequency_count_a[3]_3 ) 
);
DFFCE \ff_frequency_count_a[2]_ins11991  (
.D(\frequency_count_out[2]_3 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_frequency_count_a[2]_3 ) 
);
DFFCE \ff_frequency_count_a[1]_ins11992  (
.D(\frequency_count_out[1]_3 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_frequency_count_a[1]_3 ) 
);
DFFCE \ff_frequency_count_a[0]_ins11993  (
.D(\frequency_count_out[0]_3 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_frequency_count_a[0]_3 ) 
);
DFFCE \ff_frequency_count_b[11]_ins11994  (
.D(\frequency_count_out[11]_3 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_frequency_count_b[11]_3 ) 
);
DFFCE \ff_frequency_count_b[10]_ins11995  (
.D(\frequency_count_out[10]_3 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_frequency_count_b[10]_3 ) 
);
DFFCE \ff_frequency_count_b[9]_ins11996  (
.D(\frequency_count_out[9]_3 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_frequency_count_b[9]_3 ) 
);
DFFCE \ff_frequency_count_b[8]_ins11997  (
.D(\frequency_count_out[8]_3 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_frequency_count_b[8]_3 ) 
);
DFFCE \ff_frequency_count_b[7]_ins11998  (
.D(\frequency_count_out[7]_3 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_frequency_count_b[7]_3 ) 
);
DFFCE \ff_frequency_count_b[6]_ins11999  (
.D(\frequency_count_out[6]_3 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_frequency_count_b[6]_3 ) 
);
DFFCE \ff_frequency_count_b[5]_ins12000  (
.D(\frequency_count_out[5]_3 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_frequency_count_b[5]_3 ) 
);
DFFCE \ff_frequency_count_b[4]_ins12001  (
.D(\frequency_count_out[4]_3 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_frequency_count_b[4]_3 ) 
);
DFFCE \ff_frequency_count_b[3]_ins12002  (
.D(\frequency_count_out[3]_3 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_frequency_count_b[3]_3 ) 
);
DFFCE \ff_frequency_count_b[2]_ins12003  (
.D(\frequency_count_out[2]_3 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_frequency_count_b[2]_3 ) 
);
DFFCE \ff_frequency_count_b[1]_ins12004  (
.D(\frequency_count_out[1]_3 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_frequency_count_b[1]_3 ) 
);
DFFCE \ff_frequency_count_b[0]_ins12005  (
.D(\frequency_count_out[0]_3 ),
.CLK(clk_3),
.CE(o_607),
.CLEAR(n84),
.Q(\ff_frequency_count_b[0]_3 ) 
);
DFFCE \ff_frequency_count_c[11]_ins12006  (
.D(\frequency_count_out[11]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[11]_3 ) 
);
DFFCE \ff_frequency_count_c[10]_ins12007  (
.D(\frequency_count_out[10]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[10]_3 ) 
);
DFFCE \ff_frequency_count_c[9]_ins12008  (
.D(\frequency_count_out[9]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[9]_3 ) 
);
DFFCE \ff_frequency_count_c[8]_ins12009  (
.D(\frequency_count_out[8]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[8]_3 ) 
);
DFFCE \ff_frequency_count_c[7]_ins12010  (
.D(\frequency_count_out[7]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[7]_3 ) 
);
DFFCE \ff_frequency_count_c[6]_ins12011  (
.D(\frequency_count_out[6]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[6]_3 ) 
);
DFFCE \ff_frequency_count_c[5]_ins12012  (
.D(\frequency_count_out[5]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[5]_3 ) 
);
DFFCE \ff_frequency_count_c[4]_ins12013  (
.D(\frequency_count_out[4]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[4]_3 ) 
);
DFFCE \ff_frequency_count_c[3]_ins12014  (
.D(\frequency_count_out[3]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[3]_3 ) 
);
DFFCE \ff_frequency_count_c[2]_ins12015  (
.D(\frequency_count_out[2]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[2]_3 ) 
);
DFFCE \ff_frequency_count_c[1]_ins12016  (
.D(\frequency_count_out[1]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[1]_3 ) 
);
DFFCE \ff_frequency_count_c[0]_ins12017  (
.D(\frequency_count_out[0]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[0]_3 ) 
);
DFFCE \ff_frequency_count_d[11]_ins12018  (
.D(\frequency_count_out[11]_3 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_frequency_count_d[11]_3 ) 
);
DFFCE \ff_frequency_count_d[10]_ins12019  (
.D(\frequency_count_out[10]_3 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_frequency_count_d[10]_3 ) 
);
DFFCE \ff_frequency_count_d[9]_ins12020  (
.D(\frequency_count_out[9]_3 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_frequency_count_d[9]_3 ) 
);
DFFCE \ff_frequency_count_d[8]_ins12021  (
.D(\frequency_count_out[8]_3 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_frequency_count_d[8]_3 ) 
);
DFFCE \ff_frequency_count_d[7]_ins12022  (
.D(\frequency_count_out[7]_3 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_frequency_count_d[7]_3 ) 
);
DFFCE \ff_frequency_count_d[6]_ins12023  (
.D(\frequency_count_out[6]_3 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_frequency_count_d[6]_3 ) 
);
DFFCE \ff_frequency_count_d[5]_ins12024  (
.D(\frequency_count_out[5]_3 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_frequency_count_d[5]_3 ) 
);
DFFCE \ff_frequency_count_d[4]_ins12025  (
.D(\frequency_count_out[4]_3 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_frequency_count_d[4]_3 ) 
);
DFFCE \ff_frequency_count_d[3]_ins12026  (
.D(\frequency_count_out[3]_3 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_frequency_count_d[3]_3 ) 
);
DFFCE \ff_frequency_count_d[2]_ins12027  (
.D(\frequency_count_out[2]_3 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_frequency_count_d[2]_3 ) 
);
DFFCE \ff_frequency_count_d[1]_ins12028  (
.D(\frequency_count_out[1]_3 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_frequency_count_d[1]_3 ) 
);
DFFCE \ff_frequency_count_d[0]_ins12029  (
.D(\frequency_count_out[0]_3 ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_frequency_count_d[0]_3 ) 
);
DFFCE \ff_frequency_count_e[11]_ins12030  (
.D(\frequency_count_out[11]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[11]_3 ) 
);
DFFCE \ff_frequency_count_e[10]_ins12031  (
.D(\frequency_count_out[10]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[10]_3 ) 
);
DFFCE \ff_frequency_count_e[9]_ins12032  (
.D(\frequency_count_out[9]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[9]_3 ) 
);
DFFCE \ff_frequency_count_e[8]_ins12033  (
.D(\frequency_count_out[8]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[8]_3 ) 
);
DFFCE \ff_frequency_count_e[7]_ins12034  (
.D(\frequency_count_out[7]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[7]_3 ) 
);
DFFCE \ff_frequency_count_e[6]_ins12035  (
.D(\frequency_count_out[6]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[6]_3 ) 
);
DFFCE \ff_frequency_count_e[5]_ins12036  (
.D(\frequency_count_out[5]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[5]_3 ) 
);
DFFCE \ff_frequency_count_e[4]_ins12037  (
.D(\frequency_count_out[4]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[4]_3 ) 
);
DFFCE \ff_frequency_count_e[3]_ins12038  (
.D(\frequency_count_out[3]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[3]_3 ) 
);
DFFCE \ff_frequency_count_e[2]_ins12039  (
.D(\frequency_count_out[2]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[2]_3 ) 
);
DFFCE \ff_frequency_count_e[1]_ins12040  (
.D(\frequency_count_out[1]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[1]_3 ) 
);
DFFCE \ff_frequency_count_e[0]_ins12041  (
.D(\frequency_count_out[0]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[0]_3 ) 
);
DFFCE \ff_wave_address_a[6]_ins12042  (
.D(\wave_address_out[6]_5_383 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_wave_address_a[6]_3 ) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_length_selector  u_wave_length_selector (
.\reg_wave_length_a1[1] (\reg_wave_length_a1[1] ),
.\reg_wave_length_b1[1] (\reg_wave_length_b1[1] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_wave_length_c1[1] (\reg_wave_length_c1[1] ),
.\reg_wave_length_d1[1] (\reg_wave_length_d1[1] ),
.\reg_wave_length_a1[0] (\reg_wave_length_a1[0] ),
.\reg_wave_length_b1[0] (\reg_wave_length_b1[0] ),
.\reg_wave_length_c1[0] (\reg_wave_length_c1[0] ),
.\reg_wave_length_d1[0] (\reg_wave_length_d1[0] ),
.\ff_active[1] (\ff_active[1] ),
.n3_9(n3_9),
.n3_11(n3_11) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector  u_wave_frequency_counter_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_frequency_count_a[11]_3 (\ff_frequency_count_a[11]_3 ),
.\ff_frequency_count_b[11]_3 (\ff_frequency_count_b[11]_3 ),
.\ff_active[0] (\ff_active[0] ),
.\ff_frequency_count_c[11]_3 (\ff_frequency_count_c[11]_3 ),
.\ff_frequency_count_d[11]_3 (\ff_frequency_count_d[11]_3 ),
.\ff_frequency_count_a[10]_3 (\ff_frequency_count_a[10]_3 ),
.\ff_frequency_count_b[10]_3 (\ff_frequency_count_b[10]_3 ),
.\ff_frequency_count_c[10]_3 (\ff_frequency_count_c[10]_3 ),
.\ff_frequency_count_d[10]_3 (\ff_frequency_count_d[10]_3 ),
.\ff_frequency_count_a[9]_3 (\ff_frequency_count_a[9]_3 ),
.\ff_frequency_count_b[9]_3 (\ff_frequency_count_b[9]_3 ),
.\ff_frequency_count_c[9]_3 (\ff_frequency_count_c[9]_3 ),
.\ff_frequency_count_d[9]_3 (\ff_frequency_count_d[9]_3 ),
.\ff_frequency_count_a[8]_3 (\ff_frequency_count_a[8]_3 ),
.\ff_frequency_count_b[8]_3 (\ff_frequency_count_b[8]_3 ),
.\ff_frequency_count_c[8]_3 (\ff_frequency_count_c[8]_3 ),
.\ff_frequency_count_d[8]_3 (\ff_frequency_count_d[8]_3 ),
.\ff_frequency_count_a[7]_3 (\ff_frequency_count_a[7]_3 ),
.\ff_frequency_count_b[7]_3 (\ff_frequency_count_b[7]_3 ),
.\ff_frequency_count_c[7]_3 (\ff_frequency_count_c[7]_3 ),
.\ff_frequency_count_d[7]_3 (\ff_frequency_count_d[7]_3 ),
.\ff_frequency_count_a[6]_3 (\ff_frequency_count_a[6]_3 ),
.\ff_frequency_count_b[6]_3 (\ff_frequency_count_b[6]_3 ),
.\ff_frequency_count_c[6]_3 (\ff_frequency_count_c[6]_3 ),
.\ff_frequency_count_d[6]_3 (\ff_frequency_count_d[6]_3 ),
.\ff_frequency_count_a[5]_3 (\ff_frequency_count_a[5]_3 ),
.\ff_frequency_count_b[5]_3 (\ff_frequency_count_b[5]_3 ),
.\ff_frequency_count_c[5]_3 (\ff_frequency_count_c[5]_3 ),
.\ff_frequency_count_d[5]_3 (\ff_frequency_count_d[5]_3 ),
.\ff_frequency_count_a[4]_3 (\ff_frequency_count_a[4]_3 ),
.\ff_frequency_count_b[4]_3 (\ff_frequency_count_b[4]_3 ),
.\ff_frequency_count_c[4]_3 (\ff_frequency_count_c[4]_3 ),
.\ff_frequency_count_d[4]_3 (\ff_frequency_count_d[4]_3 ),
.\ff_frequency_count_a[3]_3 (\ff_frequency_count_a[3]_3 ),
.\ff_frequency_count_b[3]_3 (\ff_frequency_count_b[3]_3 ),
.\ff_frequency_count_c[3]_3 (\ff_frequency_count_c[3]_3 ),
.\ff_frequency_count_d[3]_3 (\ff_frequency_count_d[3]_3 ),
.\ff_frequency_count_a[2]_3 (\ff_frequency_count_a[2]_3 ),
.\ff_frequency_count_b[2]_3 (\ff_frequency_count_b[2]_3 ),
.\ff_frequency_count_c[2]_3 (\ff_frequency_count_c[2]_3 ),
.\ff_frequency_count_d[2]_3 (\ff_frequency_count_d[2]_3 ),
.\ff_frequency_count_a[1]_3 (\ff_frequency_count_a[1]_3 ),
.\ff_frequency_count_b[1]_3 (\ff_frequency_count_b[1]_3 ),
.\ff_frequency_count_c[1]_3 (\ff_frequency_count_c[1]_3 ),
.\ff_frequency_count_d[1]_3 (\ff_frequency_count_d[1]_3 ),
.\ff_frequency_count_a[0]_3 (\ff_frequency_count_a[0]_3 ),
.\ff_frequency_count_b[0]_3 (\ff_frequency_count_b[0]_3 ),
.\ff_frequency_count_c[0]_3 (\ff_frequency_count_c[0]_3 ),
.\ff_frequency_count_d[0]_3 (\ff_frequency_count_d[0]_3 ),
.n3_25_303(n3_25_303),
.n3_27_304(n3_27_304),
.n3_29_305(n3_29_305),
.n3_31_306(n3_31_306),
.n3_33_307(n3_33_307),
.n3_35_308(n3_35_308),
.n3_37_309(n3_37_309),
.n3_39_310(n3_39_310),
.n3_41_311(n3_41_311),
.n3_43_312(n3_43_312),
.n3_45_313(n3_45_313),
.n3_47_314(n3_47_314) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_address_selector  u_wave_address_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_wave_address_a[6]_3 (\ff_wave_address_a[6]_3 ),
.\ff_wave_address_b[6]_3 (\ff_wave_address_b[6]_3 ),
.\ff_active[0] (\ff_active[0] ),
.\ff_wave_address_c[6]_3 (\ff_wave_address_c[6]_3 ),
.\ff_wave_address_d[6]_3 (\ff_wave_address_d[6]_3 ),
.\ff_wave_address_a[5]_3 (\ff_wave_address_a[5]_3 ),
.\ff_wave_address_b[5]_3 (\ff_wave_address_b[5]_3 ),
.\ff_wave_address_c[5]_3 (\ff_wave_address_c[5]_3 ),
.\ff_wave_address_d[5]_3 (\ff_wave_address_d[5]_3 ),
.\ff_wave_address_a[4]_3 (\ff_wave_address_a[4]_3 ),
.\ff_wave_address_b[4]_3 (\ff_wave_address_b[4]_3 ),
.\ff_wave_address_c[4]_3 (\ff_wave_address_c[4]_3 ),
.\ff_wave_address_d[4]_3 (\ff_wave_address_d[4]_3 ),
.\ff_wave_address_a[3]_3 (\ff_wave_address_a[3]_3 ),
.\ff_wave_address_b[3]_3 (\ff_wave_address_b[3]_3 ),
.\ff_wave_address_c[3]_3 (\ff_wave_address_c[3]_3 ),
.\ff_wave_address_d[3]_3 (\ff_wave_address_d[3]_3 ),
.\ff_wave_address_a[2]_3 (\ff_wave_address_a[2]_3 ),
.\ff_wave_address_b[2]_3 (\ff_wave_address_b[2]_3 ),
.\ff_wave_address_c[2]_3 (\ff_wave_address_c[2]_3 ),
.\ff_wave_address_d[2]_3 (\ff_wave_address_d[2]_3 ),
.\ff_wave_address_a[1]_3 (\ff_wave_address_a[1]_3 ),
.\ff_wave_address_b[1]_3 (\ff_wave_address_b[1]_3 ),
.\ff_wave_address_c[1]_3 (\ff_wave_address_c[1]_3 ),
.\ff_wave_address_d[1]_3 (\ff_wave_address_d[1]_3 ),
.\ff_wave_address_a[0]_3 (\ff_wave_address_a[0]_3 ),
.\ff_wave_address_b[0]_3 (\ff_wave_address_b[0]_3 ),
.\ff_wave_address_c[0]_3 (\ff_wave_address_c[0]_3 ),
.\ff_wave_address_d[0]_3 (\ff_wave_address_d[0]_3 ),
.n3_15_339(n3_15_339),
.n3_17_340(n3_17_340),
.n3_19_295(n3_19_295),
.n3_21_296(n3_21_296),
.n3_23_297(n3_23_297),
.n3_25_298(n3_25_298),
.n3_27_299(n3_27_299) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_count_selector  u_wave_frequency_count_selector (
.\reg_frequency_count_a1[11] (\reg_frequency_count_a1[11] ),
.\reg_frequency_count_b1[11] (\reg_frequency_count_b1[11] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_frequency_count_c1[11] (\reg_frequency_count_c1[11] ),
.\reg_frequency_count_d1[11] (\reg_frequency_count_d1[11] ),
.\reg_frequency_count_a1[10] (\reg_frequency_count_a1[10] ),
.\reg_frequency_count_b1[10] (\reg_frequency_count_b1[10] ),
.\reg_frequency_count_c1[10] (\reg_frequency_count_c1[10] ),
.\reg_frequency_count_d1[10] (\reg_frequency_count_d1[10] ),
.\reg_frequency_count_a1[9] (\reg_frequency_count_a1[9] ),
.\reg_frequency_count_b1[9] (\reg_frequency_count_b1[9] ),
.\reg_frequency_count_c1[9] (\reg_frequency_count_c1[9] ),
.\reg_frequency_count_d1[9] (\reg_frequency_count_d1[9] ),
.\reg_frequency_count_a1[8] (\reg_frequency_count_a1[8] ),
.\reg_frequency_count_b1[8] (\reg_frequency_count_b1[8] ),
.\reg_frequency_count_c1[8] (\reg_frequency_count_c1[8] ),
.\reg_frequency_count_d1[8] (\reg_frequency_count_d1[8] ),
.\reg_frequency_count_a1[7] (\reg_frequency_count_a1[7] ),
.\reg_frequency_count_b1[7] (\reg_frequency_count_b1[7] ),
.\reg_frequency_count_c1[7] (\reg_frequency_count_c1[7] ),
.\reg_frequency_count_d1[7] (\reg_frequency_count_d1[7] ),
.\reg_frequency_count_a1[6] (\reg_frequency_count_a1[6] ),
.\reg_frequency_count_b1[6] (\reg_frequency_count_b1[6] ),
.\reg_frequency_count_c1[6] (\reg_frequency_count_c1[6] ),
.\reg_frequency_count_d1[6] (\reg_frequency_count_d1[6] ),
.\reg_frequency_count_a1[5] (\reg_frequency_count_a1[5] ),
.\reg_frequency_count_b1[5] (\reg_frequency_count_b1[5] ),
.\reg_frequency_count_c1[5] (\reg_frequency_count_c1[5] ),
.\reg_frequency_count_d1[5] (\reg_frequency_count_d1[5] ),
.\reg_frequency_count_a1[4] (\reg_frequency_count_a1[4] ),
.\reg_frequency_count_b1[4] (\reg_frequency_count_b1[4] ),
.\reg_frequency_count_c1[4] (\reg_frequency_count_c1[4] ),
.\reg_frequency_count_d1[4] (\reg_frequency_count_d1[4] ),
.\reg_frequency_count_a1[3] (\reg_frequency_count_a1[3] ),
.\reg_frequency_count_b1[3] (\reg_frequency_count_b1[3] ),
.\reg_frequency_count_c1[3] (\reg_frequency_count_c1[3] ),
.\reg_frequency_count_d1[3] (\reg_frequency_count_d1[3] ),
.\reg_frequency_count_a1[2] (\reg_frequency_count_a1[2] ),
.\reg_frequency_count_b1[2] (\reg_frequency_count_b1[2] ),
.\reg_frequency_count_c1[2] (\reg_frequency_count_c1[2] ),
.\reg_frequency_count_d1[2] (\reg_frequency_count_d1[2] ),
.\reg_frequency_count_a1[1] (\reg_frequency_count_a1[1] ),
.\reg_frequency_count_b1[1] (\reg_frequency_count_b1[1] ),
.\reg_frequency_count_c1[1] (\reg_frequency_count_c1[1] ),
.\reg_frequency_count_d1[1] (\reg_frequency_count_d1[1] ),
.\reg_frequency_count_a1[0] (\reg_frequency_count_a1[0] ),
.\reg_frequency_count_b1[0] (\reg_frequency_count_b1[0] ),
.\reg_frequency_count_c1[0] (\reg_frequency_count_c1[0] ),
.\reg_frequency_count_d1[0] (\reg_frequency_count_d1[0] ),
.\ff_active[1] (\ff_active[1] ),
.n3_49(n3_49),
.n3_51(n3_51),
.n3_53(n3_53),
.n3_55(n3_55),
.n3_57(n3_57),
.n3_59(n3_59),
.n3_61(n3_61),
.n3_63(n3_63),
.n3_65(n3_65),
.n3_67(n3_67),
.n3_69(n3_69),
.n3_71(n3_71) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator  u_tone_generator (
.\w_sram_a1[0] (\w_sram_a1[0] ),
.\w_sram_a1[1] (\w_sram_a1[1] ),
.\w_sram_a1[2] (\w_sram_a1[2] ),
.\w_sram_a1[3] (\w_sram_a1[3] ),
.\w_sram_a1[4] (\w_sram_a1[4] ),
.\ff_frequency_count_e[11]_3 (\ff_frequency_count_e[11]_3 ),
.o(o),
.\ff_active[2] (\ff_active[2] ),
.n3_25_303(n3_25_303),
.\ff_frequency_count_e[10]_3 (\ff_frequency_count_e[10]_3 ),
.n3_27_304(n3_27_304),
.\ff_frequency_count_e[9]_3 (\ff_frequency_count_e[9]_3 ),
.n3_29_305(n3_29_305),
.\ff_frequency_count_e[8]_3 (\ff_frequency_count_e[8]_3 ),
.n3_31_306(n3_31_306),
.\ff_frequency_count_e[7]_3 (\ff_frequency_count_e[7]_3 ),
.n3_33_307(n3_33_307),
.\ff_frequency_count_e[6]_3 (\ff_frequency_count_e[6]_3 ),
.n3_35_308(n3_35_308),
.\ff_frequency_count_e[5]_3 (\ff_frequency_count_e[5]_3 ),
.n3_37_309(n3_37_309),
.\ff_frequency_count_e[4]_3 (\ff_frequency_count_e[4]_3 ),
.n3_39_310(n3_39_310),
.\ff_frequency_count_e[3]_3 (\ff_frequency_count_e[3]_3 ),
.n3_41_311(n3_41_311),
.\ff_frequency_count_e[2]_3 (\ff_frequency_count_e[2]_3 ),
.n3_43_312(n3_43_312),
.\ff_frequency_count_e[0]_3 (\ff_frequency_count_e[0]_3 ),
.n3_47_314(n3_47_314),
.\ff_frequency_count_e[1]_3 (\ff_frequency_count_e[1]_3 ),
.n3_45_313(n3_45_313),
.n118(n118),
.\ff_wave_address_e[5]_3 (\ff_wave_address_e[5]_3 ),
.n3_17_340(n3_17_340),
.\ff_wave_address_e[6]_3 (\ff_wave_address_e[6]_3 ),
.n3_15_339(n3_15_339),
.\counter_out[19]_39 (\counter_out[19]_39 ),
.o_607(o_607),
.ff_ch_a1_key_on(ff_ch_a1_key_on),
.ch_a0_key_on(ch_a0_key_on),
.ff_reg_clone_key_a1(ff_reg_clone_key_a1),
.\counter_out[19]_41 (\counter_out[19]_41 ),
.\counter_out[19] (\counter_out[19] ),
.\ff_active[0] (\ff_active[0] ),
.n3_49(n3_49),
.\ff_reg_frequency_count_e1[11] (\ff_reg_frequency_count_e1[11] ),
.\reg_frequency_count_e0[11] (\reg_frequency_count_e0[11] ),
.ff_reg_clone_frequency_e1(ff_reg_clone_frequency_e1),
.n3_51(n3_51),
.\ff_reg_frequency_count_e1[10] (\ff_reg_frequency_count_e1[10] ),
.\reg_frequency_count_e0[10] (\reg_frequency_count_e0[10] ),
.n3_53(n3_53),
.\ff_reg_frequency_count_e1[9] (\ff_reg_frequency_count_e1[9] ),
.\reg_frequency_count_e0[9] (\reg_frequency_count_e0[9] ),
.n3_55(n3_55),
.\ff_reg_frequency_count_e1[8] (\ff_reg_frequency_count_e1[8] ),
.\reg_frequency_count_e0[8] (\reg_frequency_count_e0[8] ),
.n3_57(n3_57),
.\ff_reg_frequency_count_e1[7] (\ff_reg_frequency_count_e1[7] ),
.\reg_frequency_count_e0[7] (\reg_frequency_count_e0[7] ),
.n3_59(n3_59),
.\ff_reg_frequency_count_e1[6] (\ff_reg_frequency_count_e1[6] ),
.\reg_frequency_count_e0[6] (\reg_frequency_count_e0[6] ),
.n3_61(n3_61),
.\ff_reg_frequency_count_e1[5] (\ff_reg_frequency_count_e1[5] ),
.\reg_frequency_count_e0[5] (\reg_frequency_count_e0[5] ),
.n3_63(n3_63),
.\ff_reg_frequency_count_e1[4] (\ff_reg_frequency_count_e1[4] ),
.\reg_frequency_count_e0[4] (\reg_frequency_count_e0[4] ),
.n3_65(n3_65),
.\ff_reg_frequency_count_e1[3] (\ff_reg_frequency_count_e1[3] ),
.\reg_frequency_count_e0[3] (\reg_frequency_count_e0[3] ),
.n3_67(n3_67),
.\ff_reg_frequency_count_e1[2] (\ff_reg_frequency_count_e1[2] ),
.\reg_frequency_count_e0[2] (\reg_frequency_count_e0[2] ),
.n3_69(n3_69),
.\ff_reg_frequency_count_e1[1] (\ff_reg_frequency_count_e1[1] ),
.\reg_frequency_count_e0[1] (\reg_frequency_count_e0[1] ),
.n3_71(n3_71),
.\ff_reg_frequency_count_e1[0] (\ff_reg_frequency_count_e1[0] ),
.\reg_frequency_count_e0[0] (\reg_frequency_count_e0[0] ),
.\counter_out[19]_37 (\counter_out[19]_37 ),
.\ff_active[1] (\ff_active[1] ),
.\frequency_count_out[11]_3 (\frequency_count_out[11]_3 ),
.\frequency_count_out[10]_3 (\frequency_count_out[10]_3 ),
.\frequency_count_out[9]_3 (\frequency_count_out[9]_3 ),
.\frequency_count_out[8]_3 (\frequency_count_out[8]_3 ),
.\frequency_count_out[7]_3 (\frequency_count_out[7]_3 ),
.\frequency_count_out[6]_3 (\frequency_count_out[6]_3 ),
.\frequency_count_out[5]_3 (\frequency_count_out[5]_3 ),
.\frequency_count_out[4]_3 (\frequency_count_out[4]_3 ),
.\frequency_count_out[3]_3 (\frequency_count_out[3]_3 ),
.\frequency_count_out[2]_3 (\frequency_count_out[2]_3 ),
.\frequency_count_out[1]_3 (\frequency_count_out[1]_3 ),
.\frequency_count_out[0]_3 (\frequency_count_out[0]_3 ),
.\wave_address_out[0]_5_379 (\wave_address_out[0]_5_379 ),
.\wave_address_out[1]_5 (\wave_address_out[1]_5 ),
.\wave_address_out[2]_5 (\wave_address_out[2]_5 ),
.\wave_address_out[3]_5_380 (\wave_address_out[3]_5_380 ),
.\wave_address_out[4]_5_381 (\wave_address_out[4]_5_381 ),
.\wave_address_out[5]_5_382 (\wave_address_out[5]_5_382 ),
.\wave_address_out[6]_5_383 (\wave_address_out[6]_5_383 ),
.\frequency_count_out[9] (\frequency_count_out[9] ),
.\wave_address_out[5]_7 (\wave_address_out[5]_7 ),
.\wave_address_out[6] (\wave_address_out[6] ),
.\wave_address_out[0] (\wave_address_out[0] ),
.\wave_address_out[0]_15 (\wave_address_out[0]_15 ) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_channel_volume0  (ram_array_4_DO6,clk_3,n84,ram_array_4_DO5,ram_array_4_DO4,ram_array_4_DO3,ram_array_4_DO2,ram_array_4_DO1,ram_array,ram_array_4_DO7,o_57_404,o_51_405,o_45_406,o_9,o_83,o_87,o_85,o_89,o_17,o_15,o_5,\ff_active[2] ,reg_noise_enable_a0,\ff_active[1] ,reg_noise_enable_d0,reg_noise_enable_e0,\ff_active[0] ,reg_noise_enable_b0,reg_noise_enable_c0,o_49,o_51,\ff_channel[7] ,\ff_channel[6] ,\ff_channel[5] ,\ff_channel[4] ,\ff_channel[3] ,\ff_channel[2] ,\ff_channel[1] ,\ff_channel[0] );
input ram_array_4_DO6;
input clk_3;
input n84;
input ram_array_4_DO5;
input ram_array_4_DO4;
input ram_array_4_DO3;
input ram_array_4_DO2;
input ram_array_4_DO1;
input ram_array;
input ram_array_4_DO7;
input o_57_404;
input o_51_405;
input o_45_406;
input o_9;
input o_83;
input o_87;
input o_85;
input o_89;
input o_17;
input o_15;
input o_5;
input \ff_active[2] ;
input reg_noise_enable_a0;
input \ff_active[1] ;
input reg_noise_enable_d0;
input reg_noise_enable_e0;
input \ff_active[0] ;
input reg_noise_enable_b0;
input reg_noise_enable_c0;
input o_49;
input o_51;
output \ff_channel[7] ;
output \ff_channel[6] ;
output \ff_channel[5] ;
output \ff_channel[4] ;
output \ff_channel[3] ;
output \ff_channel[2] ;
output \ff_channel[1] ;
output \ff_channel[0] ;
wire \ff_wave[6] ;
wire \ff_wave[5] ;
wire \ff_wave[4] ;
wire \ff_wave[3] ;
wire \ff_wave[2] ;
wire \ff_wave[1] ;
wire \ff_wave[0] ;
wire \ff_envelope[6] ;
wire \ff_channel[7] ;
wire \ff_channel[6] ;
wire \ff_channel[5] ;
wire \ff_channel[4] ;
wire \ff_channel[3] ;
wire \ff_channel[2] ;
wire \ff_channel[1] ;
wire \ff_channel[0] ;
wire \ff_wave[7] ;
wire \w_wave_mul[0]_6_DOUT17 ;
wire \w_wave_mul[0]_6_DOUT16 ;
wire \w_wave_mul[0]_6_DOUT15 ;
wire \w_wave_mul[0]_6_DOUT14 ;
wire \w_wave_mul[0]_6_DOUT13 ;
wire \w_wave_mul[0]_6_DOUT12 ;
wire \w_wave_mul[0]_6_DOUT11 ;
wire \w_wave_mul[0]_6_DOUT10 ;
wire \w_wave_mul[0]_6_DOUT9 ;
wire \w_wave_mul[0]_6_DOUT8 ;
wire \w_wave_mul[0]_6_DOUT7 ;
wire \w_wave_mul[0]_6_DOUT6 ;
wire \w_wave_mul[0]_6_DOUT5 ;
wire \w_wave_mul[0]_6_DOUT4 ;
wire \w_wave_mul[0]_6_DOUT3 ;
wire \w_wave_mul[0]_6_DOUT2 ;
wire \w_wave_mul[0]_6_DOUT1 ;
wire \w_wave_mul[0] ;
wire \w_wave_mul[0]_6_SOA8 ;
wire \w_wave_mul[0]_6_SOA7 ;
wire \w_wave_mul[0]_6_SOA6 ;
wire \w_wave_mul[0]_6_SOA5 ;
wire \w_wave_mul[0]_6_SOA4 ;
wire \w_wave_mul[0]_6_SOA3 ;
wire \w_wave_mul[0]_6_SOA2 ;
wire \w_wave_mul[0]_6_SOA1 ;
wire \w_wave_mul[0]_6_SOA0 ;
wire \w_wave_mul[0]_6_SOB8 ;
wire \w_wave_mul[0]_6_SOB7 ;
wire \w_wave_mul[0]_6_SOB6 ;
wire \w_wave_mul[0]_6_SOB5 ;
wire \w_wave_mul[0]_6_SOB4 ;
wire \w_wave_mul[0]_6_SOB3 ;
wire \w_wave_mul[0]_6_SOB2 ;
wire \w_wave_mul[0]_6_SOB1 ;
wire \w_wave_mul[0]_6_SOB0 ;
wire \w_channel_mul[0]_6_DOUT17 ;
wire \w_channel_mul[0]_6_DOUT16 ;
wire \w_channel_mul[0]_6_DOUT15 ;
wire \w_channel_mul[0]_6_DOUT14 ;
wire \w_channel_mul[0]_6_DOUT13 ;
wire \w_channel_mul[0]_6_DOUT12 ;
wire \w_channel_mul[0]_6_DOUT11 ;
wire \w_channel_mul[0]_6_DOUT10 ;
wire \w_channel_mul[0]_6_DOUT9 ;
wire \w_channel_mul[0]_6_DOUT8 ;
wire \w_channel_mul[0]_6_DOUT7 ;
wire \w_channel_mul[0]_6_DOUT6 ;
wire \w_channel_mul[0]_6_DOUT5 ;
wire \w_channel_mul[0]_6_DOUT4 ;
wire \w_channel_mul[0]_6_DOUT3 ;
wire \w_channel_mul[0]_6_DOUT2 ;
wire \w_channel_mul[0]_6_DOUT1 ;
wire \w_channel_mul[0] ;
wire \w_channel_mul[0]_6_SOA8 ;
wire \w_channel_mul[0]_6_SOA7 ;
wire \w_channel_mul[0]_6_SOA6 ;
wire \w_channel_mul[0]_6_SOA5 ;
wire \w_channel_mul[0]_6_SOA4 ;
wire \w_channel_mul[0]_6_SOA3 ;
wire \w_channel_mul[0]_6_SOA2 ;
wire \w_channel_mul[0]_6_SOA1 ;
wire \w_channel_mul[0]_6_SOA0 ;
wire \w_channel_mul[0]_6_SOB8 ;
wire \w_channel_mul[0]_6_SOB7 ;
wire \w_channel_mul[0]_6_SOB6 ;
wire \w_channel_mul[0]_6_SOB5 ;
wire \w_channel_mul[0]_6_SOB4 ;
wire \w_channel_mul[0]_6_SOB3 ;
wire \w_channel_mul[0]_6_SOB2 ;
wire \w_channel_mul[0]_6_SOB1 ;
wire \w_channel_mul[0]_6_SOB0 ;
wire \w_channel_round[7] ;
wire \w_channel_round[6] ;
wire \w_channel_round[5] ;
wire \w_channel_round[2] ;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84_3;
wire n85;
wire n86;
wire n87;
wire n79;
wire n78;
wire n76;
wire n75;
wire n74;
wire n73;
wire n80_5;
wire n81_5;
wire n82_5;
wire n83_5;
wire n86_5;
wire n87_5;
wire n79_7;
wire \w_channel_round[0]_7 ;
wire n87_7;
wire n79_9;
wire n79_11;
wire n79_13;
wire n77;
wire \w_channel_round[0] ;
wire n85_7;
wire \w_channel_round[1] ;
wire \w_channel_round[2]_7 ;
wire n84_7;
wire \w_channel_round[7]_7 ;
wire \w_channel_round[3] ;
wire \w_channel_round[4] ;
wire VCC;
wire GND;
DFFC \ff_wave[6]_ins12075  (
.D(ram_array_4_DO6),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[6] ) 
);
DFFC \ff_wave[5]_ins12076  (
.D(ram_array_4_DO5),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[5] ) 
);
DFFC \ff_wave[4]_ins12077  (
.D(ram_array_4_DO4),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[4] ) 
);
DFFC \ff_wave[3]_ins12078  (
.D(ram_array_4_DO3),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[3] ) 
);
DFFC \ff_wave[2]_ins12079  (
.D(ram_array_4_DO2),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[2] ) 
);
DFFC \ff_wave[1]_ins12080  (
.D(ram_array_4_DO1),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[1] ) 
);
DFFC \ff_wave[0]_ins12081  (
.D(ram_array),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[0] ) 
);
DFFC \ff_envelope[6]_ins12082  (
.D(n73),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_envelope[6] ) 
);
DFFC \ff_channel[7]_ins12097  (
.D(\w_channel_round[7] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[7] ) 
);
DFFC \ff_channel[6]_ins12098  (
.D(\w_channel_round[6] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[6] ) 
);
DFFC \ff_channel[5]_ins12099  (
.D(\w_channel_round[5] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[5] ) 
);
DFFC \ff_channel[4]_ins12100  (
.D(\w_channel_round[4] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[4] ) 
);
DFFC \ff_channel[3]_ins12101  (
.D(\w_channel_round[3] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[3] ) 
);
DFFC \ff_channel[2]_ins12102  (
.D(\w_channel_round[2] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[2] ) 
);
DFFC \ff_channel[1]_ins12103  (
.D(\w_channel_round[1] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[1] ) 
);
DFFC \ff_channel[0]_ins12104  (
.D(\w_channel_round[0] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[0] ) 
);
DFFC \ff_wave[7]_ins12105  (
.D(ram_array_4_DO7),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[7] ) 
);
MULT9X9 \w_wave_mul[0]_ins14016  (
.A({GND,GND,GND,n74,n75,n76,n77,n78,n79}),
.B({ram_array_4_DO7,ram_array_4_DO7,ram_array_4_DO6,ram_array_4_DO5,ram_array_4_DO4,ram_array_4_DO3,ram_array_4_DO2,ram_array_4_DO1,ram_array}),
.SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.ASEL(GND),
.BSEL(GND),
.ASIGN(VCC),
.BSIGN(VCC),
.CLK(clk_3),
.CE(VCC),
.RESET(n84),
.DOUT({\w_wave_mul[0]_6_DOUT17 ,\w_wave_mul[0]_6_DOUT16 ,\w_wave_mul[0]_6_DOUT15 ,\w_wave_mul[0]_6_DOUT14 ,\w_wave_mul[0]_6_DOUT13 ,\w_wave_mul[0]_6_DOUT12 ,\w_wave_mul[0]_6_DOUT11 ,\w_wave_mul[0]_6_DOUT10 ,\w_wave_mul[0]_6_DOUT9 ,\w_wave_mul[0]_6_DOUT8 ,\w_wave_mul[0]_6_DOUT7 ,\w_wave_mul[0]_6_DOUT6 ,\w_wave_mul[0]_6_DOUT5 ,\w_wave_mul[0]_6_DOUT4 ,\w_wave_mul[0]_6_DOUT3 ,\w_wave_mul[0]_6_DOUT2 ,\w_wave_mul[0]_6_DOUT1 ,\w_wave_mul[0] }),
.SOA({\w_wave_mul[0]_6_SOA8 ,\w_wave_mul[0]_6_SOA7 ,\w_wave_mul[0]_6_SOA6 ,\w_wave_mul[0]_6_SOA5 ,\w_wave_mul[0]_6_SOA4 ,\w_wave_mul[0]_6_SOA3 ,\w_wave_mul[0]_6_SOA2 ,\w_wave_mul[0]_6_SOA1 ,\w_wave_mul[0]_6_SOA0 }),
.SOB({\w_wave_mul[0]_6_SOB8 ,\w_wave_mul[0]_6_SOB7 ,\w_wave_mul[0]_6_SOB6 ,\w_wave_mul[0]_6_SOB5 ,\w_wave_mul[0]_6_SOB4 ,\w_wave_mul[0]_6_SOB3 ,\w_wave_mul[0]_6_SOB2 ,\w_wave_mul[0]_6_SOB1 ,\w_wave_mul[0]_6_SOB0 }) 
);
defparam \w_wave_mul[0]_ins14016 .AREG=1'b1;
defparam \w_wave_mul[0]_ins14016 .ASIGN_REG=1'b0;
defparam \w_wave_mul[0]_ins14016 .BREG=1'b1;
defparam \w_wave_mul[0]_ins14016 .BSIGN_REG=1'b0;
defparam \w_wave_mul[0]_ins14016 .MULT_RESET_MODE="ASYNC";
defparam \w_wave_mul[0]_ins14016 .OUT_REG=1'b0;
defparam \w_wave_mul[0]_ins14016 .PIPE_REG=1'b0;
defparam \w_wave_mul[0]_ins14016 .SOA_REG=1'b0;
MULT9X9 \w_channel_mul[0]_ins14017  (
.A({GND,GND,GND,GND,GND,o_9,o_45_406,o_51_405,o_57_404}),
.B({n80,n80,n81,n82,n83,n84_3,n85,n86,n87}),
.SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.ASEL(GND),
.BSEL(GND),
.ASIGN(VCC),
.BSIGN(VCC),
.CLK(clk_3),
.CE(VCC),
.RESET(n84),
.DOUT({\w_channel_mul[0]_6_DOUT17 ,\w_channel_mul[0]_6_DOUT16 ,\w_channel_mul[0]_6_DOUT15 ,\w_channel_mul[0]_6_DOUT14 ,\w_channel_mul[0]_6_DOUT13 ,\w_channel_mul[0]_6_DOUT12 ,\w_channel_mul[0]_6_DOUT11 ,\w_channel_mul[0]_6_DOUT10 ,\w_channel_mul[0]_6_DOUT9 ,\w_channel_mul[0]_6_DOUT8 ,\w_channel_mul[0]_6_DOUT7 ,\w_channel_mul[0]_6_DOUT6 ,\w_channel_mul[0]_6_DOUT5 ,\w_channel_mul[0]_6_DOUT4 ,\w_channel_mul[0]_6_DOUT3 ,\w_channel_mul[0]_6_DOUT2 ,\w_channel_mul[0]_6_DOUT1 ,\w_channel_mul[0] }),
.SOA({\w_channel_mul[0]_6_SOA8 ,\w_channel_mul[0]_6_SOA7 ,\w_channel_mul[0]_6_SOA6 ,\w_channel_mul[0]_6_SOA5 ,\w_channel_mul[0]_6_SOA4 ,\w_channel_mul[0]_6_SOA3 ,\w_channel_mul[0]_6_SOA2 ,\w_channel_mul[0]_6_SOA1 ,\w_channel_mul[0]_6_SOA0 }),
.SOB({\w_channel_mul[0]_6_SOB8 ,\w_channel_mul[0]_6_SOB7 ,\w_channel_mul[0]_6_SOB6 ,\w_channel_mul[0]_6_SOB5 ,\w_channel_mul[0]_6_SOB4 ,\w_channel_mul[0]_6_SOB3 ,\w_channel_mul[0]_6_SOB2 ,\w_channel_mul[0]_6_SOB1 ,\w_channel_mul[0]_6_SOB0 }) 
);
defparam \w_channel_mul[0]_ins14017 .AREG=1'b0;
defparam \w_channel_mul[0]_ins14017 .ASIGN_REG=1'b0;
defparam \w_channel_mul[0]_ins14017 .BREG=1'b1;
defparam \w_channel_mul[0]_ins14017 .BSIGN_REG=1'b0;
defparam \w_channel_mul[0]_ins14017 .MULT_RESET_MODE="ASYNC";
defparam \w_channel_mul[0]_ins14017 .OUT_REG=1'b0;
defparam \w_channel_mul[0]_ins14017 .PIPE_REG=1'b0;
defparam \w_channel_mul[0]_ins14017 .SOA_REG=1'b0;
LUT4 \w_channel_round[7]_ins16079  (
.I0(\w_channel_mul[0]_6_DOUT10 ),
.I1(\w_channel_mul[0]_6_DOUT9 ),
.I2(\w_channel_round[7]_7 ),
.I3(\w_channel_mul[0]_6_DOUT11 ),
.F(\w_channel_round[7] ) 
);
defparam \w_channel_round[7]_ins16079 .INIT=16'h7F00;
LUT3 \w_channel_round[6]_ins16080  (
.I0(\w_channel_mul[0]_6_DOUT9 ),
.I1(\w_channel_round[7]_7 ),
.I2(\w_channel_mul[0]_6_DOUT10 ),
.F(\w_channel_round[6] ) 
);
defparam \w_channel_round[6]_ins16080 .INIT=8'h78;
LUT2 \w_channel_round[5]_ins16081  (
.I0(\w_channel_mul[0]_6_DOUT9 ),
.I1(\w_channel_round[7]_7 ),
.F(\w_channel_round[5] ) 
);
defparam \w_channel_round[5]_ins16081 .INIT=4'h6;
LUT2 \w_channel_round[2]_ins16084  (
.I0(\w_channel_mul[0]_6_DOUT6 ),
.I1(\w_channel_round[2]_7 ),
.F(\w_channel_round[2] ) 
);
defparam \w_channel_round[2]_ins16084 .INIT=4'h6;
LUT4 n80_ins16087 (
.I0(n80_5),
.I1(\w_wave_mul[0]_6_DOUT13 ),
.I2(\ff_wave[7] ),
.I3(\ff_envelope[6] ),
.F(n80) 
);
defparam n80_ins16087.INIT=16'hF044;
LUT4 n81_ins16088 (
.I0(\ff_wave[6] ),
.I1(n81_5),
.I2(\w_wave_mul[0]_6_DOUT12 ),
.I3(\ff_envelope[6] ),
.F(n81) 
);
defparam n81_ins16088.INIT=16'hAA3C;
LUT4 n82_ins16089 (
.I0(\ff_wave[5] ),
.I1(n82_5),
.I2(\w_wave_mul[0]_6_DOUT11 ),
.I3(\ff_envelope[6] ),
.F(n82) 
);
defparam n82_ins16089.INIT=16'hAA3C;
LUT4 n83_ins16090 (
.I0(\ff_wave[4] ),
.I1(\w_wave_mul[0]_6_DOUT10 ),
.I2(n83_5),
.I3(\ff_envelope[6] ),
.F(n83) 
);
defparam n83_ins16090.INIT=16'hAA3C;
LUT4 n84_ins16091 (
.I0(\ff_wave[3] ),
.I1(\w_wave_mul[0]_6_DOUT9 ),
.I2(n84_7),
.I3(\ff_envelope[6] ),
.F(n84_3) 
);
defparam n84_ins16091.INIT=16'hAA3C;
LUT4 n85_ins16092 (
.I0(\ff_wave[2] ),
.I1(\w_wave_mul[0]_6_DOUT8 ),
.I2(n85_7),
.I3(\ff_envelope[6] ),
.F(n85) 
);
defparam n85_ins16092.INIT=16'hAA3C;
LUT4 n86_ins16093 (
.I0(\ff_wave[1] ),
.I1(\w_wave_mul[0]_6_DOUT7 ),
.I2(n86_5),
.I3(\ff_envelope[6] ),
.F(n86) 
);
defparam n86_ins16093.INIT=16'hAA3C;
LUT4 n87_ins16094 (
.I0(\ff_wave[0] ),
.I1(\w_wave_mul[0]_6_DOUT6 ),
.I2(n87_5),
.I3(\ff_envelope[6] ),
.F(n87) 
);
defparam n87_ins16094.INIT=16'hAA3C;
LUT2 n79_ins16530 (
.I0(n79_7),
.I1(o_83),
.F(n79) 
);
defparam n79_ins16530.INIT=4'h4;
LUT2 n78_ins16531 (
.I0(n79_7),
.I1(o_87),
.F(n78) 
);
defparam n78_ins16531.INIT=4'h4;
LUT2 n76_ins16533 (
.I0(n79_7),
.I1(o_85),
.F(n76) 
);
defparam n76_ins16533.INIT=4'h4;
LUT2 n75_ins16534 (
.I0(n79_7),
.I1(o_89),
.F(n75) 
);
defparam n75_ins16534.INIT=4'h4;
LUT2 n74_ins16535 (
.I0(n79_7),
.I1(o_17),
.F(n74) 
);
defparam n74_ins16535.INIT=4'h4;
LUT2 n73_ins16536 (
.I0(n79_7),
.I1(o_15),
.F(n73) 
);
defparam n73_ins16536.INIT=4'h4;
LUT4 n80_ins16885 (
.I0(\w_wave_mul[0]_6_DOUT12 ),
.I1(\w_wave_mul[0]_6_DOUT11 ),
.I2(\w_wave_mul[0]_6_DOUT10 ),
.I3(n83_5),
.F(n80_5) 
);
defparam n80_ins16885.INIT=16'h8000;
LUT3 n81_ins16886 (
.I0(\w_wave_mul[0]_6_DOUT11 ),
.I1(\w_wave_mul[0]_6_DOUT10 ),
.I2(n83_5),
.F(n81_5) 
);
defparam n81_ins16886.INIT=8'h80;
LUT2 n82_ins16887 (
.I0(\w_wave_mul[0]_6_DOUT10 ),
.I1(n83_5),
.F(n82_5) 
);
defparam n82_ins16887.INIT=4'h8;
LUT2 n83_ins16888 (
.I0(\w_wave_mul[0]_6_DOUT9 ),
.I1(n84_7),
.F(n83_5) 
);
defparam n83_ins16888.INIT=4'h8;
LUT2 n86_ins16891 (
.I0(\w_wave_mul[0]_6_DOUT6 ),
.I1(n87_5),
.F(n86_5) 
);
defparam n86_ins16891.INIT=4'h8;
LUT4 n87_ins16892 (
.I0(\w_wave_mul[0] ),
.I1(\w_wave_mul[0]_6_DOUT1 ),
.I2(n87_7),
.I3(\w_wave_mul[0]_6_DOUT13 ),
.F(n87_5) 
);
defparam n87_ins16892.INIT=16'hEF00;
LUT4 n79_ins17015 (
.I0(n79_9),
.I1(n79_11),
.I2(o_5),
.I3(\ff_active[2] ),
.F(n79_7) 
);
defparam n79_ins17015.INIT=16'h0C0A;
LUT4 \w_channel_round[0]_ins17236  (
.I0(\w_channel_mul[0] ),
.I1(\w_channel_mul[0]_6_DOUT1 ),
.I2(\w_channel_mul[0]_6_DOUT2 ),
.I3(\w_channel_mul[0]_6_DOUT3 ),
.F(\w_channel_round[0]_7 ) 
);
defparam \w_channel_round[0]_ins17236 .INIT=16'h0001;
LUT4 n87_ins17237 (
.I0(\w_wave_mul[0]_6_DOUT2 ),
.I1(\w_wave_mul[0]_6_DOUT3 ),
.I2(\w_wave_mul[0]_6_DOUT4 ),
.I3(\w_wave_mul[0]_6_DOUT5 ),
.F(n87_7) 
);
defparam n87_ins17237.INIT=16'h0001;
LUT3 n79_ins17269 (
.I0(reg_noise_enable_a0),
.I1(n79_13),
.I2(\ff_active[1] ),
.F(n79_9) 
);
defparam n79_ins17269.INIT=8'hCA;
LUT3 n79_ins17270 (
.I0(reg_noise_enable_d0),
.I1(reg_noise_enable_e0),
.I2(\ff_active[0] ),
.F(n79_11) 
);
defparam n79_ins17270.INIT=8'hCA;
LUT3 n79_ins17488 (
.I0(reg_noise_enable_b0),
.I1(reg_noise_enable_c0),
.I2(\ff_active[0] ),
.F(n79_13) 
);
defparam n79_ins17488.INIT=8'hCA;
LUT3 n77_ins17963 (
.I0(n79_7),
.I1(o_49),
.I2(o_51),
.F(n77) 
);
defparam n77_ins17963.INIT=8'h54;
LUT3 \w_channel_round[0]_ins18003  (
.I0(\w_channel_mul[0]_6_DOUT4 ),
.I1(\w_channel_round[0]_7 ),
.I2(\w_channel_mul[0]_6_DOUT11 ),
.F(\w_channel_round[0] ) 
);
defparam \w_channel_round[0]_ins18003 .INIT=8'h9A;
LUT3 n85_ins18004 (
.I0(\w_wave_mul[0]_6_DOUT7 ),
.I1(\w_wave_mul[0]_6_DOUT6 ),
.I2(n87_5),
.F(n85_7) 
);
defparam n85_ins18004.INIT=8'h80;
LUT4 \w_channel_round[1]_ins18127  (
.I0(\w_channel_mul[0]_6_DOUT5 ),
.I1(\w_channel_mul[0]_6_DOUT4 ),
.I2(\w_channel_round[0]_7 ),
.I3(\w_channel_mul[0]_6_DOUT11 ),
.F(\w_channel_round[1] ) 
);
defparam \w_channel_round[1]_ins18127 .INIT=16'hA6AA;
LUT4 \w_channel_round[2]_ins18128  (
.I0(\w_channel_mul[0]_6_DOUT5 ),
.I1(\w_channel_mul[0]_6_DOUT4 ),
.I2(\w_channel_round[0]_7 ),
.I3(\w_channel_mul[0]_6_DOUT11 ),
.F(\w_channel_round[2]_7 ) 
);
defparam \w_channel_round[2]_ins18128 .INIT=16'h0800;
LUT4 n84_ins18129 (
.I0(\w_wave_mul[0]_6_DOUT8 ),
.I1(\w_wave_mul[0]_6_DOUT7 ),
.I2(\w_wave_mul[0]_6_DOUT6 ),
.I3(n87_5),
.F(n84_7) 
);
defparam n84_ins18129.INIT=16'h8000;
LUT4 \w_channel_round[7]_ins18147  (
.I0(\w_channel_mul[0]_6_DOUT8 ),
.I1(\w_channel_mul[0]_6_DOUT7 ),
.I2(\w_channel_mul[0]_6_DOUT6 ),
.I3(\w_channel_round[2]_7 ),
.F(\w_channel_round[7]_7 ) 
);
defparam \w_channel_round[7]_ins18147 .INIT=16'h8000;
LUT3 \w_channel_round[3]_ins18148  (
.I0(\w_channel_mul[0]_6_DOUT7 ),
.I1(\w_channel_mul[0]_6_DOUT6 ),
.I2(\w_channel_round[2]_7 ),
.F(\w_channel_round[3] ) 
);
defparam \w_channel_round[3]_ins18148 .INIT=8'h6A;
LUT4 \w_channel_round[4]_ins18149  (
.I0(\w_channel_mul[0]_6_DOUT7 ),
.I1(\w_channel_mul[0]_6_DOUT6 ),
.I2(\w_channel_round[2]_7 ),
.I3(\w_channel_mul[0]_6_DOUT8 ),
.F(\w_channel_round[4] ) 
);
defparam \w_channel_round[4]_ins18149 .INIT=16'h7F80;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_channel_volume1  (ram_array_4_DO6_0,clk_3,n84,ram_array_4_DO5_0,ram_array_4_DO4_0,ram_array_4_DO3_0,ram_array_4_DO2_0,ram_array_4_DO1_0,ram_array_5,ram_array_4_DO7_0,o_15_407,o_57_408,o_51_409,o_45_410,o_27,o_25,o_89_1,o_91,o_93,o_95,o_15_0,o_7,\ff_active[2] ,ff_reg_noise_enable_a1,\ff_active[1] ,ff_reg_noise_enable_d1,ff_reg_noise_enable_e1,\ff_active[0] ,ff_reg_noise_enable_b1,ff_reg_noise_enable_c1,\ff_channel[7]_3 ,\ff_channel[6]_3 ,\ff_channel[5]_3 ,\ff_channel[4]_3 ,\ff_channel[3]_3 ,\ff_channel[2]_3 ,\ff_channel[1]_3 ,\ff_channel[0]_3 );
input ram_array_4_DO6_0;
input clk_3;
input n84;
input ram_array_4_DO5_0;
input ram_array_4_DO4_0;
input ram_array_4_DO3_0;
input ram_array_4_DO2_0;
input ram_array_4_DO1_0;
input ram_array_5;
input ram_array_4_DO7_0;
input o_15_407;
input o_57_408;
input o_51_409;
input o_45_410;
input o_27;
input o_25;
input o_89_1;
input o_91;
input o_93;
input o_95;
input o_15_0;
input o_7;
input \ff_active[2] ;
input ff_reg_noise_enable_a1;
input \ff_active[1] ;
input ff_reg_noise_enable_d1;
input ff_reg_noise_enable_e1;
input \ff_active[0] ;
input ff_reg_noise_enable_b1;
input ff_reg_noise_enable_c1;
output \ff_channel[7]_3 ;
output \ff_channel[6]_3 ;
output \ff_channel[5]_3 ;
output \ff_channel[4]_3 ;
output \ff_channel[3]_3 ;
output \ff_channel[2]_3 ;
output \ff_channel[1]_3 ;
output \ff_channel[0]_3 ;
wire \ff_wave[6]_3 ;
wire \ff_wave[5]_3 ;
wire \ff_wave[4]_3 ;
wire \ff_wave[3]_3 ;
wire \ff_wave[2]_3 ;
wire \ff_wave[1]_3 ;
wire \ff_wave[0]_3 ;
wire \ff_envelope[6]_3 ;
wire \ff_channel[7]_3 ;
wire \ff_channel[6]_3 ;
wire \ff_channel[5]_3 ;
wire \ff_channel[4]_3 ;
wire \ff_channel[3]_3 ;
wire \ff_channel[2]_3 ;
wire \ff_channel[1]_3 ;
wire \ff_channel[0]_3 ;
wire \ff_wave[7]_3 ;
wire \w_wave_mul[0]_6_DOUT17_0 ;
wire \w_wave_mul[0]_6_DOUT16_0 ;
wire \w_wave_mul[0]_6_DOUT15_0 ;
wire \w_wave_mul[0]_6_DOUT14_0 ;
wire \w_wave_mul[0]_6_DOUT13_0 ;
wire \w_wave_mul[0]_6_DOUT12_0 ;
wire \w_wave_mul[0]_6_DOUT11_0 ;
wire \w_wave_mul[0]_6_DOUT10_0 ;
wire \w_wave_mul[0]_6_DOUT9_0 ;
wire \w_wave_mul[0]_6_DOUT8_0 ;
wire \w_wave_mul[0]_6_DOUT7_0 ;
wire \w_wave_mul[0]_6_DOUT6_0 ;
wire \w_wave_mul[0]_6_DOUT5_0 ;
wire \w_wave_mul[0]_6_DOUT4_0 ;
wire \w_wave_mul[0]_6_DOUT3_0 ;
wire \w_wave_mul[0]_6_DOUT2_0 ;
wire \w_wave_mul[0]_6_DOUT1_0 ;
wire \w_wave_mul[0]_7 ;
wire \w_wave_mul[0]_6_SOA8_0 ;
wire \w_wave_mul[0]_6_SOA7_0 ;
wire \w_wave_mul[0]_6_SOA6_0 ;
wire \w_wave_mul[0]_6_SOA5_0 ;
wire \w_wave_mul[0]_6_SOA4_0 ;
wire \w_wave_mul[0]_6_SOA3_0 ;
wire \w_wave_mul[0]_6_SOA2_0 ;
wire \w_wave_mul[0]_6_SOA1_0 ;
wire \w_wave_mul[0]_6_SOA0_0 ;
wire \w_wave_mul[0]_6_SOB8_0 ;
wire \w_wave_mul[0]_6_SOB7_0 ;
wire \w_wave_mul[0]_6_SOB6_0 ;
wire \w_wave_mul[0]_6_SOB5_0 ;
wire \w_wave_mul[0]_6_SOB4_0 ;
wire \w_wave_mul[0]_6_SOB3_0 ;
wire \w_wave_mul[0]_6_SOB2_0 ;
wire \w_wave_mul[0]_6_SOB1_0 ;
wire \w_wave_mul[0]_6_SOB0_0 ;
wire \w_channel_mul[0]_6_DOUT17_0 ;
wire \w_channel_mul[0]_6_DOUT16_0 ;
wire \w_channel_mul[0]_6_DOUT15_0 ;
wire \w_channel_mul[0]_6_DOUT14_0 ;
wire \w_channel_mul[0]_6_DOUT13_0 ;
wire \w_channel_mul[0]_6_DOUT12_0 ;
wire \w_channel_mul[0]_6_DOUT11_0 ;
wire \w_channel_mul[0]_6_DOUT10_0 ;
wire \w_channel_mul[0]_6_DOUT9_0 ;
wire \w_channel_mul[0]_6_DOUT8_0 ;
wire \w_channel_mul[0]_6_DOUT7_0 ;
wire \w_channel_mul[0]_6_DOUT6_0 ;
wire \w_channel_mul[0]_6_DOUT5_0 ;
wire \w_channel_mul[0]_6_DOUT4_0 ;
wire \w_channel_mul[0]_6_DOUT3_0 ;
wire \w_channel_mul[0]_6_DOUT2_0 ;
wire \w_channel_mul[0]_6_DOUT1_0 ;
wire \w_channel_mul[0]_7 ;
wire \w_channel_mul[0]_6_SOA8_0 ;
wire \w_channel_mul[0]_6_SOA7_0 ;
wire \w_channel_mul[0]_6_SOA6_0 ;
wire \w_channel_mul[0]_6_SOA5_0 ;
wire \w_channel_mul[0]_6_SOA4_0 ;
wire \w_channel_mul[0]_6_SOA3_0 ;
wire \w_channel_mul[0]_6_SOA2_0 ;
wire \w_channel_mul[0]_6_SOA1_0 ;
wire \w_channel_mul[0]_6_SOA0_0 ;
wire \w_channel_mul[0]_6_SOB8_0 ;
wire \w_channel_mul[0]_6_SOB7_0 ;
wire \w_channel_mul[0]_6_SOB6_0 ;
wire \w_channel_mul[0]_6_SOB5_0 ;
wire \w_channel_mul[0]_6_SOB4_0 ;
wire \w_channel_mul[0]_6_SOB3_0 ;
wire \w_channel_mul[0]_6_SOB2_0 ;
wire \w_channel_mul[0]_6_SOB1_0 ;
wire \w_channel_mul[0]_6_SOB0_0 ;
wire \w_channel_round[7]_3 ;
wire \w_channel_round[6]_3 ;
wire \w_channel_round[5]_3 ;
wire \w_channel_round[4]_3 ;
wire \w_channel_round[3]_3 ;
wire \w_channel_round[2]_3 ;
wire n80_3;
wire n81_3;
wire n82_3;
wire n83_3;
wire n84_3_411;
wire n85_3;
wire n86_3;
wire n87_3;
wire n79_5;
wire n78_5;
wire n77_5;
wire n76_5;
wire n75_5;
wire n74_5;
wire n73_5;
wire \w_channel_round[7]_5 ;
wire \w_channel_round[5]_5 ;
wire n80_5_413;
wire n81_5_414;
wire n84_5;
wire n87_5_416;
wire n79_7_417;
wire \w_channel_round[0]_7_420 ;
wire n80_7;
wire n80_9;
wire n80_11;
wire n79_9_418;
wire n79_11_419;
wire n80_13;
wire n79_13_421;
wire \w_channel_round[0]_9 ;
wire n86_7;
wire n83_7;
wire \w_channel_round[1]_9 ;
wire \w_channel_round[2]_7_412 ;
wire n85_7_415;
wire n82_7;
wire VCC;
wire GND;
DFFC \ff_wave[6]_ins12106  (
.D(ram_array_4_DO6_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[6]_3 ) 
);
DFFC \ff_wave[5]_ins12107  (
.D(ram_array_4_DO5_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[5]_3 ) 
);
DFFC \ff_wave[4]_ins12108  (
.D(ram_array_4_DO4_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[4]_3 ) 
);
DFFC \ff_wave[3]_ins12109  (
.D(ram_array_4_DO3_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[3]_3 ) 
);
DFFC \ff_wave[2]_ins12110  (
.D(ram_array_4_DO2_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[2]_3 ) 
);
DFFC \ff_wave[1]_ins12111  (
.D(ram_array_4_DO1_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[1]_3 ) 
);
DFFC \ff_wave[0]_ins12112  (
.D(ram_array_5),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[0]_3 ) 
);
DFFC \ff_envelope[6]_ins12113  (
.D(n73_5),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_envelope[6]_3 ) 
);
DFFC \ff_channel[7]_ins12128  (
.D(\w_channel_round[7]_3 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[7]_3 ) 
);
DFFC \ff_channel[6]_ins12129  (
.D(\w_channel_round[6]_3 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[6]_3 ) 
);
DFFC \ff_channel[5]_ins12130  (
.D(\w_channel_round[5]_3 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[5]_3 ) 
);
DFFC \ff_channel[4]_ins12131  (
.D(\w_channel_round[4]_3 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[4]_3 ) 
);
DFFC \ff_channel[3]_ins12132  (
.D(\w_channel_round[3]_3 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[3]_3 ) 
);
DFFC \ff_channel[2]_ins12133  (
.D(\w_channel_round[2]_3 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[2]_3 ) 
);
DFFC \ff_channel[1]_ins12134  (
.D(\w_channel_round[1]_9 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[1]_3 ) 
);
DFFC \ff_channel[0]_ins12135  (
.D(\w_channel_round[0]_9 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[0]_3 ) 
);
DFFC \ff_wave[7]_ins12136  (
.D(ram_array_4_DO7_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[7]_3 ) 
);
MULT9X9 \w_wave_mul[0]_ins14018  (
.A({GND,GND,GND,n74_5,n75_5,n76_5,n77_5,n78_5,n79_5}),
.B({ram_array_4_DO7_0,ram_array_4_DO7_0,ram_array_4_DO6_0,ram_array_4_DO5_0,ram_array_4_DO4_0,ram_array_4_DO3_0,ram_array_4_DO2_0,ram_array_4_DO1_0,ram_array_5}),
.SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.ASEL(GND),
.BSEL(GND),
.ASIGN(VCC),
.BSIGN(VCC),
.CLK(clk_3),
.CE(VCC),
.RESET(n84),
.DOUT({\w_wave_mul[0]_6_DOUT17_0 ,\w_wave_mul[0]_6_DOUT16_0 ,\w_wave_mul[0]_6_DOUT15_0 ,\w_wave_mul[0]_6_DOUT14_0 ,\w_wave_mul[0]_6_DOUT13_0 ,\w_wave_mul[0]_6_DOUT12_0 ,\w_wave_mul[0]_6_DOUT11_0 ,\w_wave_mul[0]_6_DOUT10_0 ,\w_wave_mul[0]_6_DOUT9_0 ,\w_wave_mul[0]_6_DOUT8_0 ,\w_wave_mul[0]_6_DOUT7_0 ,\w_wave_mul[0]_6_DOUT6_0 ,\w_wave_mul[0]_6_DOUT5_0 ,\w_wave_mul[0]_6_DOUT4_0 ,\w_wave_mul[0]_6_DOUT3_0 ,\w_wave_mul[0]_6_DOUT2_0 ,\w_wave_mul[0]_6_DOUT1_0 ,\w_wave_mul[0]_7 }),
.SOA({\w_wave_mul[0]_6_SOA8_0 ,\w_wave_mul[0]_6_SOA7_0 ,\w_wave_mul[0]_6_SOA6_0 ,\w_wave_mul[0]_6_SOA5_0 ,\w_wave_mul[0]_6_SOA4_0 ,\w_wave_mul[0]_6_SOA3_0 ,\w_wave_mul[0]_6_SOA2_0 ,\w_wave_mul[0]_6_SOA1_0 ,\w_wave_mul[0]_6_SOA0_0 }),
.SOB({\w_wave_mul[0]_6_SOB8_0 ,\w_wave_mul[0]_6_SOB7_0 ,\w_wave_mul[0]_6_SOB6_0 ,\w_wave_mul[0]_6_SOB5_0 ,\w_wave_mul[0]_6_SOB4_0 ,\w_wave_mul[0]_6_SOB3_0 ,\w_wave_mul[0]_6_SOB2_0 ,\w_wave_mul[0]_6_SOB1_0 ,\w_wave_mul[0]_6_SOB0_0 }) 
);
defparam \w_wave_mul[0]_ins14018 .AREG=1'b1;
defparam \w_wave_mul[0]_ins14018 .ASIGN_REG=1'b0;
defparam \w_wave_mul[0]_ins14018 .BREG=1'b1;
defparam \w_wave_mul[0]_ins14018 .BSIGN_REG=1'b0;
defparam \w_wave_mul[0]_ins14018 .MULT_RESET_MODE="ASYNC";
defparam \w_wave_mul[0]_ins14018 .OUT_REG=1'b0;
defparam \w_wave_mul[0]_ins14018 .PIPE_REG=1'b0;
defparam \w_wave_mul[0]_ins14018 .SOA_REG=1'b0;
MULT9X9 \w_channel_mul[0]_ins14019  (
.A({GND,GND,GND,GND,GND,o_45_410,o_51_409,o_57_408,o_15_407}),
.B({n80_3,n80_3,n81_3,n82_3,n83_3,n84_3_411,n85_3,n86_3,n87_3}),
.SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.ASEL(GND),
.BSEL(GND),
.ASIGN(VCC),
.BSIGN(VCC),
.CLK(clk_3),
.CE(VCC),
.RESET(n84),
.DOUT({\w_channel_mul[0]_6_DOUT17_0 ,\w_channel_mul[0]_6_DOUT16_0 ,\w_channel_mul[0]_6_DOUT15_0 ,\w_channel_mul[0]_6_DOUT14_0 ,\w_channel_mul[0]_6_DOUT13_0 ,\w_channel_mul[0]_6_DOUT12_0 ,\w_channel_mul[0]_6_DOUT11_0 ,\w_channel_mul[0]_6_DOUT10_0 ,\w_channel_mul[0]_6_DOUT9_0 ,\w_channel_mul[0]_6_DOUT8_0 ,\w_channel_mul[0]_6_DOUT7_0 ,\w_channel_mul[0]_6_DOUT6_0 ,\w_channel_mul[0]_6_DOUT5_0 ,\w_channel_mul[0]_6_DOUT4_0 ,\w_channel_mul[0]_6_DOUT3_0 ,\w_channel_mul[0]_6_DOUT2_0 ,\w_channel_mul[0]_6_DOUT1_0 ,\w_channel_mul[0]_7 }),
.SOA({\w_channel_mul[0]_6_SOA8_0 ,\w_channel_mul[0]_6_SOA7_0 ,\w_channel_mul[0]_6_SOA6_0 ,\w_channel_mul[0]_6_SOA5_0 ,\w_channel_mul[0]_6_SOA4_0 ,\w_channel_mul[0]_6_SOA3_0 ,\w_channel_mul[0]_6_SOA2_0 ,\w_channel_mul[0]_6_SOA1_0 ,\w_channel_mul[0]_6_SOA0_0 }),
.SOB({\w_channel_mul[0]_6_SOB8_0 ,\w_channel_mul[0]_6_SOB7_0 ,\w_channel_mul[0]_6_SOB6_0 ,\w_channel_mul[0]_6_SOB5_0 ,\w_channel_mul[0]_6_SOB4_0 ,\w_channel_mul[0]_6_SOB3_0 ,\w_channel_mul[0]_6_SOB2_0 ,\w_channel_mul[0]_6_SOB1_0 ,\w_channel_mul[0]_6_SOB0_0 }) 
);
defparam \w_channel_mul[0]_ins14019 .AREG=1'b0;
defparam \w_channel_mul[0]_ins14019 .ASIGN_REG=1'b0;
defparam \w_channel_mul[0]_ins14019 .BREG=1'b1;
defparam \w_channel_mul[0]_ins14019 .BSIGN_REG=1'b0;
defparam \w_channel_mul[0]_ins14019 .MULT_RESET_MODE="ASYNC";
defparam \w_channel_mul[0]_ins14019 .OUT_REG=1'b0;
defparam \w_channel_mul[0]_ins14019 .PIPE_REG=1'b0;
defparam \w_channel_mul[0]_ins14019 .SOA_REG=1'b0;
LUT3 \w_channel_round[7]_ins16095  (
.I0(\w_channel_round[7]_5 ),
.I1(\w_channel_mul[0]_6_DOUT10_0 ),
.I2(\w_channel_mul[0]_6_DOUT11_0 ),
.F(\w_channel_round[7]_3 ) 
);
defparam \w_channel_round[7]_ins16095 .INIT=8'h70;
LUT2 \w_channel_round[6]_ins16096  (
.I0(\w_channel_mul[0]_6_DOUT10_0 ),
.I1(\w_channel_round[7]_5 ),
.F(\w_channel_round[6]_3 ) 
);
defparam \w_channel_round[6]_ins16096 .INIT=4'h6;
LUT4 \w_channel_round[5]_ins16097  (
.I0(\w_channel_mul[0]_6_DOUT8_0 ),
.I1(\w_channel_mul[0]_6_DOUT7_0 ),
.I2(\w_channel_round[5]_5 ),
.I3(\w_channel_mul[0]_6_DOUT9_0 ),
.F(\w_channel_round[5]_3 ) 
);
defparam \w_channel_round[5]_ins16097 .INIT=16'h7F80;
LUT3 \w_channel_round[4]_ins16098  (
.I0(\w_channel_mul[0]_6_DOUT7_0 ),
.I1(\w_channel_round[5]_5 ),
.I2(\w_channel_mul[0]_6_DOUT8_0 ),
.F(\w_channel_round[4]_3 ) 
);
defparam \w_channel_round[4]_ins16098 .INIT=8'h78;
LUT2 \w_channel_round[3]_ins16099  (
.I0(\w_channel_mul[0]_6_DOUT7_0 ),
.I1(\w_channel_round[5]_5 ),
.F(\w_channel_round[3]_3 ) 
);
defparam \w_channel_round[3]_ins16099 .INIT=4'h6;
LUT2 \w_channel_round[2]_ins16100  (
.I0(\w_channel_mul[0]_6_DOUT6_0 ),
.I1(\w_channel_round[2]_7_412 ),
.F(\w_channel_round[2]_3 ) 
);
defparam \w_channel_round[2]_ins16100 .INIT=4'h6;
LUT3 n80_ins16103 (
.I0(n80_5_413),
.I1(\ff_wave[7]_3 ),
.I2(\ff_envelope[6]_3 ),
.F(n80_3) 
);
defparam n80_ins16103.INIT=8'hCA;
LUT4 n81_ins16104 (
.I0(\ff_wave[6]_3 ),
.I1(n81_5_414),
.I2(\w_wave_mul[0]_6_DOUT12_0 ),
.I3(\ff_envelope[6]_3 ),
.F(n81_3) 
);
defparam n81_ins16104.INIT=16'hAA3C;
LUT4 n82_ins16105 (
.I0(\ff_wave[5]_3 ),
.I1(n82_7),
.I2(\w_wave_mul[0]_6_DOUT11_0 ),
.I3(\ff_envelope[6]_3 ),
.F(n82_3) 
);
defparam n82_ins16105.INIT=16'hAA3C;
LUT4 n83_ins16106 (
.I0(\ff_wave[4]_3 ),
.I1(\w_wave_mul[0]_6_DOUT10_0 ),
.I2(n83_7),
.I3(\ff_envelope[6]_3 ),
.F(n83_3) 
);
defparam n83_ins16106.INIT=16'hAA3C;
LUT4 n84_ins16107 (
.I0(\ff_wave[3]_3 ),
.I1(n84_5),
.I2(\w_wave_mul[0]_6_DOUT9_0 ),
.I3(\ff_envelope[6]_3 ),
.F(n84_3_411) 
);
defparam n84_ins16107.INIT=16'hAA3C;
LUT4 n85_ins16108 (
.I0(\ff_wave[2]_3 ),
.I1(n85_7_415),
.I2(\w_wave_mul[0]_6_DOUT8_0 ),
.I3(\ff_envelope[6]_3 ),
.F(n85_3) 
);
defparam n85_ins16108.INIT=16'hAA3C;
LUT4 n86_ins16109 (
.I0(\ff_wave[1]_3 ),
.I1(\w_wave_mul[0]_6_DOUT7_0 ),
.I2(n86_7),
.I3(\ff_envelope[6]_3 ),
.F(n86_3) 
);
defparam n86_ins16109.INIT=16'hAA3C;
LUT4 n87_ins16110 (
.I0(\ff_wave[0]_3 ),
.I1(\w_wave_mul[0]_6_DOUT6_0 ),
.I2(n87_5_416),
.I3(\ff_envelope[6]_3 ),
.F(n87_3) 
);
defparam n87_ins16110.INIT=16'hAA3C;
LUT2 n79_ins16523 (
.I0(n79_7_417),
.I1(o_27),
.F(n79_5) 
);
defparam n79_ins16523.INIT=4'h4;
LUT2 n78_ins16524 (
.I0(n79_7_417),
.I1(o_25),
.F(n78_5) 
);
defparam n78_ins16524.INIT=4'h4;
LUT2 n77_ins16525 (
.I0(n79_7_417),
.I1(o_89_1),
.F(n77_5) 
);
defparam n77_ins16525.INIT=4'h4;
LUT2 n76_ins16526 (
.I0(n79_7_417),
.I1(o_91),
.F(n76_5) 
);
defparam n76_ins16526.INIT=4'h4;
LUT2 n75_ins16527 (
.I0(n79_7_417),
.I1(o_93),
.F(n75_5) 
);
defparam n75_ins16527.INIT=4'h4;
LUT2 n74_ins16528 (
.I0(n79_7_417),
.I1(o_95),
.F(n74_5) 
);
defparam n74_ins16528.INIT=4'h4;
LUT2 n73_ins16529 (
.I0(n79_7_417),
.I1(o_15_0),
.F(n73_5) 
);
defparam n73_ins16529.INIT=4'h4;
LUT4 \w_channel_round[7]_ins16893  (
.I0(\w_channel_mul[0]_6_DOUT9_0 ),
.I1(\w_channel_mul[0]_6_DOUT8_0 ),
.I2(\w_channel_mul[0]_6_DOUT7_0 ),
.I3(\w_channel_round[5]_5 ),
.F(\w_channel_round[7]_5 ) 
);
defparam \w_channel_round[7]_ins16893 .INIT=16'h8000;
LUT2 \w_channel_round[5]_ins16894  (
.I0(\w_channel_mul[0]_6_DOUT6_0 ),
.I1(\w_channel_round[2]_7_412 ),
.F(\w_channel_round[5]_5 ) 
);
defparam \w_channel_round[5]_ins16894 .INIT=4'h8;
LUT4 n80_ins16898 (
.I0(n80_7),
.I1(n80_9),
.I2(n80_11),
.I3(\w_wave_mul[0]_6_DOUT13_0 ),
.F(n80_5_413) 
);
defparam n80_ins16898.INIT=16'hBF00;
LUT3 n81_ins16899 (
.I0(\w_wave_mul[0]_6_DOUT11_0 ),
.I1(\w_wave_mul[0]_6_DOUT10_0 ),
.I2(n83_7),
.F(n81_5_414) 
);
defparam n81_ins16899.INIT=8'h80;
LUT3 n84_ins16902 (
.I0(\w_wave_mul[0]_6_DOUT8_0 ),
.I1(\w_wave_mul[0]_6_DOUT7_0 ),
.I2(n86_7),
.F(n84_5) 
);
defparam n84_ins16902.INIT=8'h80;
LUT2 n87_ins16905 (
.I0(n80_7),
.I1(\w_wave_mul[0]_6_DOUT13_0 ),
.F(n87_5_416) 
);
defparam n87_ins16905.INIT=4'h4;
LUT4 n79_ins17014 (
.I0(n79_9_418),
.I1(n79_11_419),
.I2(o_7),
.I3(\ff_active[2] ),
.F(n79_7_417) 
);
defparam n79_ins17014.INIT=16'h0C0A;
LUT4 \w_channel_round[0]_ins17238  (
.I0(\w_channel_mul[0]_7 ),
.I1(\w_channel_mul[0]_6_DOUT1_0 ),
.I2(\w_channel_mul[0]_6_DOUT2_0 ),
.I3(\w_channel_mul[0]_6_DOUT3_0 ),
.F(\w_channel_round[0]_7_420 ) 
);
defparam \w_channel_round[0]_ins17238 .INIT=16'h0001;
LUT4 n80_ins17239 (
.I0(\w_wave_mul[0]_7 ),
.I1(\w_wave_mul[0]_6_DOUT1_0 ),
.I2(\w_wave_mul[0]_6_DOUT2_0 ),
.I3(n80_13),
.F(n80_7) 
);
defparam n80_ins17239.INIT=16'h0100;
LUT3 n80_ins17240 (
.I0(\w_wave_mul[0]_6_DOUT12_0 ),
.I1(\w_wave_mul[0]_6_DOUT11_0 ),
.I2(\w_wave_mul[0]_6_DOUT10_0 ),
.F(n80_9) 
);
defparam n80_ins17240.INIT=8'h80;
LUT4 n80_ins17241 (
.I0(\w_wave_mul[0]_6_DOUT9_0 ),
.I1(\w_wave_mul[0]_6_DOUT8_0 ),
.I2(\w_wave_mul[0]_6_DOUT7_0 ),
.I3(\w_wave_mul[0]_6_DOUT6_0 ),
.F(n80_11) 
);
defparam n80_ins17241.INIT=16'h8000;
LUT3 n79_ins17267 (
.I0(ff_reg_noise_enable_a1),
.I1(n79_13_421),
.I2(\ff_active[1] ),
.F(n79_9_418) 
);
defparam n79_ins17267.INIT=8'hCA;
LUT3 n79_ins17268 (
.I0(ff_reg_noise_enable_d1),
.I1(ff_reg_noise_enable_e1),
.I2(\ff_active[0] ),
.F(n79_11_419) 
);
defparam n79_ins17268.INIT=8'hCA;
LUT3 n80_ins17480 (
.I0(\w_wave_mul[0]_6_DOUT3_0 ),
.I1(\w_wave_mul[0]_6_DOUT4_0 ),
.I2(\w_wave_mul[0]_6_DOUT5_0 ),
.F(n80_13) 
);
defparam n80_ins17480.INIT=8'h01;
LUT3 n79_ins17487 (
.I0(ff_reg_noise_enable_b1),
.I1(ff_reg_noise_enable_c1),
.I2(\ff_active[0] ),
.F(n79_13_421) 
);
defparam n79_ins17487.INIT=8'hCA;
LUT3 \w_channel_round[0]_ins18006  (
.I0(\w_channel_mul[0]_6_DOUT4_0 ),
.I1(\w_channel_round[0]_7_420 ),
.I2(\w_channel_mul[0]_6_DOUT11_0 ),
.F(\w_channel_round[0]_9 ) 
);
defparam \w_channel_round[0]_ins18006 .INIT=8'h9A;
LUT3 n86_ins18007 (
.I0(\w_wave_mul[0]_6_DOUT6_0 ),
.I1(n80_7),
.I2(\w_wave_mul[0]_6_DOUT13_0 ),
.F(n86_7) 
);
defparam n86_ins18007.INIT=8'h20;
LUT3 n83_ins18008 (
.I0(n80_11),
.I1(n80_7),
.I2(\w_wave_mul[0]_6_DOUT13_0 ),
.F(n83_7) 
);
defparam n83_ins18008.INIT=8'h20;
LUT4 \w_channel_round[1]_ins18130  (
.I0(\w_channel_mul[0]_6_DOUT5_0 ),
.I1(\w_channel_mul[0]_6_DOUT4_0 ),
.I2(\w_channel_round[0]_7_420 ),
.I3(\w_channel_mul[0]_6_DOUT11_0 ),
.F(\w_channel_round[1]_9 ) 
);
defparam \w_channel_round[1]_ins18130 .INIT=16'hA6AA;
LUT4 \w_channel_round[2]_ins18131  (
.I0(\w_channel_mul[0]_6_DOUT5_0 ),
.I1(\w_channel_mul[0]_6_DOUT4_0 ),
.I2(\w_channel_round[0]_7_420 ),
.I3(\w_channel_mul[0]_6_DOUT11_0 ),
.F(\w_channel_round[2]_7_412 ) 
);
defparam \w_channel_round[2]_ins18131 .INIT=16'h0800;
LUT4 n85_ins18132 (
.I0(\w_wave_mul[0]_6_DOUT7_0 ),
.I1(\w_wave_mul[0]_6_DOUT6_0 ),
.I2(n80_7),
.I3(\w_wave_mul[0]_6_DOUT13_0 ),
.F(n85_7_415) 
);
defparam n85_ins18132.INIT=16'h0800;
LUT4 n82_ins18133 (
.I0(\w_wave_mul[0]_6_DOUT10_0 ),
.I1(n80_11),
.I2(n80_7),
.I3(\w_wave_mul[0]_6_DOUT13_0 ),
.F(n82_7) 
);
defparam n82_ins18133.INIT=16'h0800;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_ram00  (\ff_sram_d[0] ,\ff_sram_d[1] ,\ff_sram_d[2] ,\ff_sram_d[3] ,\ff_sram_d[4] ,\ff_sram_d[5] ,\ff_sram_d[6] ,\ff_sram_d[7] ,\w_sram_a0[0]_3 ,\w_sram_a0[1]_3 ,\w_sram_a0[2]_3 ,\w_sram_a0[3]_3 ,\w_sram_a0[4]_3 ,\w_sram_a0[5] ,\w_sram_a0[6] ,\w_sram_a0[7]_7 ,\w_sram_a0[8] ,\w_sram_a0[9]_7 ,w_sram_we0,clk_3,ram_array,ram_array_4_DO1,ram_array_4_DO2,ram_array_4_DO3,ram_array_4_DO4,ram_array_4_DO5,ram_array_4_DO6,ram_array_4_DO7);
input \ff_sram_d[0] ;
input \ff_sram_d[1] ;
input \ff_sram_d[2] ;
input \ff_sram_d[3] ;
input \ff_sram_d[4] ;
input \ff_sram_d[5] ;
input \ff_sram_d[6] ;
input \ff_sram_d[7] ;
input \w_sram_a0[0]_3 ;
input \w_sram_a0[1]_3 ;
input \w_sram_a0[2]_3 ;
input \w_sram_a0[3]_3 ;
input \w_sram_a0[4]_3 ;
input \w_sram_a0[5] ;
input \w_sram_a0[6] ;
input \w_sram_a0[7]_7 ;
input \w_sram_a0[8] ;
input \w_sram_a0[9]_7 ;
input w_sram_we0;
input clk_3;
output ram_array;
output ram_array_4_DO1;
output ram_array_4_DO2;
output ram_array_4_DO3;
output ram_array_4_DO4;
output ram_array_4_DO5;
output ram_array_4_DO6;
output ram_array_4_DO7;
wire ram_array_4_DO31;
wire ram_array_4_DO30;
wire ram_array_4_DO29;
wire ram_array_4_DO28;
wire ram_array_4_DO27;
wire ram_array_4_DO26;
wire ram_array_4_DO25;
wire ram_array_4_DO24;
wire ram_array_4_DO23;
wire ram_array_4_DO22;
wire ram_array_4_DO21;
wire ram_array_4_DO20;
wire ram_array_4_DO19;
wire ram_array_4_DO18;
wire ram_array_4_DO17;
wire ram_array_4_DO16;
wire ram_array_4_DO15;
wire ram_array_4_DO14;
wire ram_array_4_DO13;
wire ram_array_4_DO12;
wire ram_array_4_DO11;
wire ram_array_4_DO10;
wire ram_array_4_DO9;
wire ram_array_4_DO8;
wire ram_array_4_DO7;
wire ram_array_4_DO6;
wire ram_array_4_DO5;
wire ram_array_4_DO4;
wire ram_array_4_DO3;
wire ram_array_4_DO2;
wire ram_array_4_DO1;
wire ram_array;
wire VCC;
wire GND;
SP ram_array_ins14267 (
.DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\ff_sram_d[7] ,\ff_sram_d[6] ,\ff_sram_d[5] ,\ff_sram_d[4] ,\ff_sram_d[3] ,\ff_sram_d[2] ,\ff_sram_d[1] ,\ff_sram_d[0] }),
.BLKSEL({GND,GND,GND}),
.AD({GND,\w_sram_a0[9]_7 ,\w_sram_a0[8] ,\w_sram_a0[7]_7 ,\w_sram_a0[6] ,\w_sram_a0[5] ,\w_sram_a0[4]_3 ,\w_sram_a0[3]_3 ,\w_sram_a0[2]_3 ,\w_sram_a0[1]_3 ,\w_sram_a0[0]_3 ,GND,GND,GND}),
.WRE(w_sram_we0),
.CLK(clk_3),
.CE(VCC),
.OCE(GND),
.RESET(GND),
.DO({ram_array_4_DO31,ram_array_4_DO30,ram_array_4_DO29,ram_array_4_DO28,ram_array_4_DO27,ram_array_4_DO26,ram_array_4_DO25,ram_array_4_DO24,ram_array_4_DO23,ram_array_4_DO22,ram_array_4_DO21,ram_array_4_DO20,ram_array_4_DO19,ram_array_4_DO18,ram_array_4_DO17,ram_array_4_DO16,ram_array_4_DO15,ram_array_4_DO14,ram_array_4_DO13,ram_array_4_DO12,ram_array_4_DO11,ram_array_4_DO10,ram_array_4_DO9,ram_array_4_DO8,ram_array_4_DO7,ram_array_4_DO6,ram_array_4_DO5,ram_array_4_DO4,ram_array_4_DO3,ram_array_4_DO2,ram_array_4_DO1,ram_array}) 
);
defparam ram_array_ins14267.BIT_WIDTH=8;
defparam ram_array_ins14267.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_array_ins14267.READ_MODE=1'b0;
defparam ram_array_ins14267.RESET_MODE="SYNC";
defparam ram_array_ins14267.WRITE_MODE=2'b00;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_ram10  (\ff_sram_d[0] ,\ff_sram_d[1] ,\ff_sram_d[2] ,\ff_sram_d[3] ,\ff_sram_d[4] ,\ff_sram_d[5] ,\ff_sram_d[6] ,\ff_sram_d[7] ,\w_sram_a1[0]_3 ,\w_sram_a1[1]_3 ,\w_sram_a1[2]_3 ,\w_sram_a1[3]_3 ,\w_sram_a1[4]_3 ,\w_sram_a1[5] ,\w_sram_a1[6] ,\w_sram_a0[7]_7 ,\w_sram_a0[8] ,\w_sram_a0[9]_7 ,w_sram_we1,clk_3,ram_array_5,ram_array_4_DO1_0,ram_array_4_DO2_0,ram_array_4_DO3_0,ram_array_4_DO4_0,ram_array_4_DO5_0,ram_array_4_DO6_0,ram_array_4_DO7_0);
input \ff_sram_d[0] ;
input \ff_sram_d[1] ;
input \ff_sram_d[2] ;
input \ff_sram_d[3] ;
input \ff_sram_d[4] ;
input \ff_sram_d[5] ;
input \ff_sram_d[6] ;
input \ff_sram_d[7] ;
input \w_sram_a1[0]_3 ;
input \w_sram_a1[1]_3 ;
input \w_sram_a1[2]_3 ;
input \w_sram_a1[3]_3 ;
input \w_sram_a1[4]_3 ;
input \w_sram_a1[5] ;
input \w_sram_a1[6] ;
input \w_sram_a0[7]_7 ;
input \w_sram_a0[8] ;
input \w_sram_a0[9]_7 ;
input w_sram_we1;
input clk_3;
output ram_array_5;
output ram_array_4_DO1_0;
output ram_array_4_DO2_0;
output ram_array_4_DO3_0;
output ram_array_4_DO4_0;
output ram_array_4_DO5_0;
output ram_array_4_DO6_0;
output ram_array_4_DO7_0;
wire ram_array_4_DO31_0;
wire ram_array_4_DO30_0;
wire ram_array_4_DO29_0;
wire ram_array_4_DO28_0;
wire ram_array_4_DO27_0;
wire ram_array_4_DO26_0;
wire ram_array_4_DO25_0;
wire ram_array_4_DO24_0;
wire ram_array_4_DO23_0;
wire ram_array_4_DO22_0;
wire ram_array_4_DO21_0;
wire ram_array_4_DO20_0;
wire ram_array_4_DO19_0;
wire ram_array_4_DO18_0;
wire ram_array_4_DO17_0;
wire ram_array_4_DO16_0;
wire ram_array_4_DO15_0;
wire ram_array_4_DO14_0;
wire ram_array_4_DO13_0;
wire ram_array_4_DO12_0;
wire ram_array_4_DO11_0;
wire ram_array_4_DO10_0;
wire ram_array_4_DO9_0;
wire ram_array_4_DO8_0;
wire ram_array_4_DO7_0;
wire ram_array_4_DO6_0;
wire ram_array_4_DO5_0;
wire ram_array_4_DO4_0;
wire ram_array_4_DO3_0;
wire ram_array_4_DO2_0;
wire ram_array_4_DO1_0;
wire ram_array_5;
wire VCC;
wire GND;
SP ram_array_ins14271 (
.DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\ff_sram_d[7] ,\ff_sram_d[6] ,\ff_sram_d[5] ,\ff_sram_d[4] ,\ff_sram_d[3] ,\ff_sram_d[2] ,\ff_sram_d[1] ,\ff_sram_d[0] }),
.BLKSEL({GND,GND,GND}),
.AD({GND,\w_sram_a0[9]_7 ,\w_sram_a0[8] ,\w_sram_a0[7]_7 ,\w_sram_a1[6] ,\w_sram_a1[5] ,\w_sram_a1[4]_3 ,\w_sram_a1[3]_3 ,\w_sram_a1[2]_3 ,\w_sram_a1[1]_3 ,\w_sram_a1[0]_3 ,GND,GND,GND}),
.WRE(w_sram_we1),
.CLK(clk_3),
.CE(VCC),
.OCE(GND),
.RESET(GND),
.DO({ram_array_4_DO31_0,ram_array_4_DO30_0,ram_array_4_DO29_0,ram_array_4_DO28_0,ram_array_4_DO27_0,ram_array_4_DO26_0,ram_array_4_DO25_0,ram_array_4_DO24_0,ram_array_4_DO23_0,ram_array_4_DO22_0,ram_array_4_DO21_0,ram_array_4_DO20_0,ram_array_4_DO19_0,ram_array_4_DO18_0,ram_array_4_DO17_0,ram_array_4_DO16_0,ram_array_4_DO15_0,ram_array_4_DO14_0,ram_array_4_DO13_0,ram_array_4_DO12_0,ram_array_4_DO11_0,ram_array_4_DO10_0,ram_array_4_DO9_0,ram_array_4_DO8_0,ram_array_4_DO7_0,ram_array_4_DO6_0,ram_array_4_DO5_0,ram_array_4_DO4_0,ram_array_4_DO3_0,ram_array_4_DO2_0,ram_array_4_DO1_0,ram_array_5}) 
);
defparam ram_array_ins14271.BIT_WIDTH=8;
defparam ram_array_ins14271.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_array_ins14271.READ_MODE=1'b0;
defparam ram_array_ins14271.RESET_MODE="SYNC";
defparam ram_array_ins14271.WRITE_MODE=2'b00;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0  (clk_3,n118,n84,\reg_noise_frequency0[1] ,\reg_noise_frequency0[2] ,\reg_noise_frequency0[3] ,\reg_noise_frequency0[4] ,\reg_noise_frequency0[0] ,\ff_active[0] ,\ff_active[1] ,\ff_active[2] ,\ff_noise[17] );
input clk_3;
input n118;
input n84;
input \reg_noise_frequency0[1] ;
input \reg_noise_frequency0[2] ;
input \reg_noise_frequency0[3] ;
input \reg_noise_frequency0[4] ;
input \reg_noise_frequency0[0] ;
input \ff_active[0] ;
input \ff_active[1] ;
input \ff_active[2] ;
output \ff_noise[17] ;
wire \ff_counter[3] ;
wire \ff_counter[2] ;
wire \ff_counter[1] ;
wire \ff_counter[0] ;
wire \ff_noise[16] ;
wire \ff_noise[15] ;
wire \ff_noise[14] ;
wire \ff_noise[13] ;
wire \ff_noise[12] ;
wire \ff_noise[11] ;
wire \ff_noise[10] ;
wire \ff_noise[9] ;
wire \ff_noise[8] ;
wire \ff_noise[7] ;
wire \ff_noise[6] ;
wire \ff_noise[5] ;
wire \ff_noise[4] ;
wire \ff_noise[3] ;
wire \ff_noise[2] ;
wire \ff_noise[1] ;
wire \ff_noise[0] ;
wire \ff_counter[4] ;
wire \ff_noise[17] ;
wire \w_count_next[0]_1 ;
wire \w_count_next[1]_1 ;
wire \w_count_next[2]_1 ;
wire \w_count_next[3]_1 ;
wire add_21_2_O0;
wire w_noise_0;
wire n33_5;
wire \w_count_next[1]_1_11 ;
wire \w_count_next[2]_1_11 ;
wire \w_count_next[3]_1_9 ;
wire w_noise_0_7;
wire n33_7;
wire w_noise_0_9;
wire w_noise_0_11;
wire w_noise_0_13;
wire w_noise_0_15;
wire n33;
wire VCC;
wire GND;
DFFCE \ff_counter[3]_ins11761  (
.D(\w_count_next[2]_1 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter[3] ) 
);
DFFCE \ff_counter[2]_ins11762  (
.D(\w_count_next[1]_1 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter[2] ) 
);
DFFCE \ff_counter[1]_ins11763  (
.D(\w_count_next[0]_1 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter[1] ) 
);
DFFCE \ff_counter[0]_ins11764  (
.D(add_21_2_O0),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter[0] ) 
);
DFFPE \ff_noise[16]_ins11765  (
.D(\ff_noise[15] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[16] ) 
);
DFFPE \ff_noise[15]_ins11766  (
.D(\ff_noise[14] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[15] ) 
);
DFFPE \ff_noise[14]_ins11767  (
.D(\ff_noise[13] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[14] ) 
);
DFFPE \ff_noise[13]_ins11768  (
.D(\ff_noise[12] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[13] ) 
);
DFFPE \ff_noise[12]_ins11769  (
.D(\ff_noise[11] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[12] ) 
);
DFFPE \ff_noise[11]_ins11770  (
.D(\ff_noise[10] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[11] ) 
);
DFFPE \ff_noise[10]_ins11771  (
.D(\ff_noise[9] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[10] ) 
);
DFFPE \ff_noise[9]_ins11772  (
.D(\ff_noise[8] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[9] ) 
);
DFFPE \ff_noise[8]_ins11773  (
.D(\ff_noise[7] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[8] ) 
);
DFFPE \ff_noise[7]_ins11774  (
.D(\ff_noise[6] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[7] ) 
);
DFFPE \ff_noise[6]_ins11775  (
.D(\ff_noise[5] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[6] ) 
);
DFFPE \ff_noise[5]_ins11776  (
.D(\ff_noise[4] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[5] ) 
);
DFFPE \ff_noise[4]_ins11777  (
.D(\ff_noise[3] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[4] ) 
);
DFFPE \ff_noise[3]_ins11778  (
.D(\ff_noise[2] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[3] ) 
);
DFFPE \ff_noise[2]_ins11779  (
.D(\ff_noise[1] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[2] ) 
);
DFFPE \ff_noise[1]_ins11780  (
.D(\ff_noise[0] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[1] ) 
);
DFFPE \ff_noise[0]_ins11781  (
.D(w_noise_0),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[0] ) 
);
DFFCE \ff_counter[4]_ins11782  (
.D(\w_count_next[3]_1 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter[4] ) 
);
DFFPE \ff_noise[17]_ins11783  (
.D(\ff_noise[16] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[17] ) 
);
LUT4 \w_count_next[0]_1_ins16499  (
.I0(\reg_noise_frequency0[1] ),
.I1(n33_5),
.I2(\ff_counter[1] ),
.I3(add_21_2_O0),
.F(\w_count_next[0]_1 ) 
);
defparam \w_count_next[0]_1_ins16499 .INIT=16'h07F8;
LUT4 \w_count_next[1]_1_ins16500  (
.I0(\reg_noise_frequency0[2] ),
.I1(n33_5),
.I2(\ff_counter[2] ),
.I3(\w_count_next[1]_1_11 ),
.F(\w_count_next[1]_1 ) 
);
defparam \w_count_next[1]_1_ins16500 .INIT=16'h07F8;
LUT4 \w_count_next[2]_1_ins16501  (
.I0(\reg_noise_frequency0[3] ),
.I1(n33_5),
.I2(\ff_counter[3] ),
.I3(\w_count_next[2]_1_11 ),
.F(\w_count_next[2]_1 ) 
);
defparam \w_count_next[2]_1_ins16501 .INIT=16'h07F8;
LUT4 \w_count_next[3]_1_ins16502  (
.I0(\reg_noise_frequency0[4] ),
.I1(n33_5),
.I2(\w_count_next[3]_1_9 ),
.I3(\ff_counter[4] ),
.F(\w_count_next[3]_1 ) 
);
defparam \w_count_next[3]_1_ins16502 .INIT=16'hC378;
LUT3 add_21_2_O0_ins16634 (
.I0(n33_5),
.I1(\reg_noise_frequency0[0] ),
.I2(\ff_counter[0] ),
.F(add_21_2_O0) 
);
defparam add_21_2_O0_ins16634.INIT=8'h07;
LUT3 w_noise_0_ins16643 (
.I0(w_noise_0_7),
.I1(\ff_noise[17] ),
.I2(\ff_noise[14] ),
.F(w_noise_0) 
);
defparam w_noise_0_ins16643.INIT=8'h3E;
LUT4 n33_ins16789 (
.I0(\ff_counter[4] ),
.I1(\ff_counter[3] ),
.I2(\ff_counter[2] ),
.I3(n33_7),
.F(n33_5) 
);
defparam n33_ins16789.INIT=16'h0100;
LUT4 \w_count_next[1]_1_ins17001  (
.I0(n33_5),
.I1(\reg_noise_frequency0[1] ),
.I2(\ff_counter[1] ),
.I3(add_21_2_O0),
.F(\w_count_next[1]_1_11 ) 
);
defparam \w_count_next[1]_1_ins17001 .INIT=16'h0700;
LUT4 \w_count_next[2]_1_ins17002  (
.I0(n33_5),
.I1(\reg_noise_frequency0[2] ),
.I2(\ff_counter[2] ),
.I3(\w_count_next[1]_1_11 ),
.F(\w_count_next[2]_1_11 ) 
);
defparam \w_count_next[2]_1_ins17002 .INIT=16'h0700;
LUT4 \w_count_next[3]_1_ins17003  (
.I0(\reg_noise_frequency0[3] ),
.I1(n33_5),
.I2(\ff_counter[3] ),
.I3(\w_count_next[2]_1_11 ),
.F(\w_count_next[3]_1_9 ) 
);
defparam \w_count_next[3]_1_ins17003 .INIT=16'h0700;
LUT4 w_noise_0_ins17054 (
.I0(w_noise_0_9),
.I1(w_noise_0_11),
.I2(w_noise_0_13),
.I3(w_noise_0_15),
.F(w_noise_0_7) 
);
defparam w_noise_0_ins17054.INIT=16'h8000;
LUT2 n33_ins17206 (
.I0(\ff_counter[1] ),
.I1(\ff_counter[0] ),
.F(n33_7) 
);
defparam n33_ins17206.INIT=4'h1;
LUT4 w_noise_0_ins17315 (
.I0(\ff_noise[4] ),
.I1(\ff_noise[5] ),
.I2(\ff_noise[6] ),
.I3(\ff_noise[7] ),
.F(w_noise_0_9) 
);
defparam w_noise_0_ins17315.INIT=16'h0001;
LUT4 w_noise_0_ins17316 (
.I0(\ff_noise[0] ),
.I1(\ff_noise[1] ),
.I2(\ff_noise[2] ),
.I3(\ff_noise[3] ),
.F(w_noise_0_11) 
);
defparam w_noise_0_ins17316.INIT=16'h0001;
LUT4 w_noise_0_ins17317 (
.I0(\ff_noise[12] ),
.I1(\ff_noise[13] ),
.I2(\ff_noise[15] ),
.I3(\ff_noise[16] ),
.F(w_noise_0_13) 
);
defparam w_noise_0_ins17317.INIT=16'h0001;
LUT4 w_noise_0_ins17318 (
.I0(\ff_noise[8] ),
.I1(\ff_noise[9] ),
.I2(\ff_noise[10] ),
.I3(\ff_noise[11] ),
.F(w_noise_0_15) 
);
defparam w_noise_0_ins17318.INIT=16'h0001;
LUT4 n33_ins17938 (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.I3(n33_5),
.F(n33) 
);
defparam n33_ins17938.INIT=16'h0100;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1  (clk_3,n118,n84,\reg_noise_frequency1[1] ,\reg_noise_frequency1[2] ,\reg_noise_frequency1[3] ,\reg_noise_frequency1[4] ,\reg_noise_frequency1[0] ,\ff_active[0] ,\ff_active[1] ,\ff_active[2] ,\ff_noise[17]_3 );
input clk_3;
input n118;
input n84;
input \reg_noise_frequency1[1] ;
input \reg_noise_frequency1[2] ;
input \reg_noise_frequency1[3] ;
input \reg_noise_frequency1[4] ;
input \reg_noise_frequency1[0] ;
input \ff_active[0] ;
input \ff_active[1] ;
input \ff_active[2] ;
output \ff_noise[17]_3 ;
wire \ff_counter[3]_3 ;
wire \ff_counter[2]_3 ;
wire \ff_counter[1]_3 ;
wire \ff_counter[0]_3 ;
wire \ff_noise[16]_3 ;
wire \ff_noise[15]_3 ;
wire \ff_noise[14]_3 ;
wire \ff_noise[13]_3 ;
wire \ff_noise[12]_3 ;
wire \ff_noise[11]_3 ;
wire \ff_noise[10]_3 ;
wire \ff_noise[9]_3 ;
wire \ff_noise[8]_3 ;
wire \ff_noise[7]_3 ;
wire \ff_noise[6]_3 ;
wire \ff_noise[5]_3 ;
wire \ff_noise[4]_3 ;
wire \ff_noise[3]_3 ;
wire \ff_noise[2]_3 ;
wire \ff_noise[1]_3 ;
wire \ff_noise[0]_3 ;
wire \ff_counter[4]_3 ;
wire \ff_noise[17]_3 ;
wire \w_count_next[0]_1_9 ;
wire \w_count_next[1]_1_9 ;
wire \w_count_next[2]_1_9 ;
wire \w_count_next[3]_1_7 ;
wire add_21_2_O0_11;
wire w_noise_0_5;
wire n33_5_422;
wire \w_count_next[1]_1_11_423 ;
wire \w_count_next[2]_1_11_424 ;
wire \w_count_next[3]_1_9_425 ;
wire w_noise_0_7_426;
wire n33_7_427;
wire w_noise_0_9_428;
wire w_noise_0_11_429;
wire w_noise_0_13_430;
wire w_noise_0_15_431;
wire n33_9;
wire VCC;
wire GND;
DFFCE \ff_counter[3]_ins11784  (
.D(\w_count_next[2]_1_9 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter[3]_3 ) 
);
DFFCE \ff_counter[2]_ins11785  (
.D(\w_count_next[1]_1_9 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter[2]_3 ) 
);
DFFCE \ff_counter[1]_ins11786  (
.D(\w_count_next[0]_1_9 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter[1]_3 ) 
);
DFFCE \ff_counter[0]_ins11787  (
.D(add_21_2_O0_11),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter[0]_3 ) 
);
DFFPE \ff_noise[16]_ins11788  (
.D(\ff_noise[15]_3 ),
.CLK(clk_3),
.CE(n33_9),
.PRESET(n84),
.Q(\ff_noise[16]_3 ) 
);
DFFPE \ff_noise[15]_ins11789  (
.D(\ff_noise[14]_3 ),
.CLK(clk_3),
.CE(n33_9),
.PRESET(n84),
.Q(\ff_noise[15]_3 ) 
);
DFFPE \ff_noise[14]_ins11790  (
.D(\ff_noise[13]_3 ),
.CLK(clk_3),
.CE(n33_9),
.PRESET(n84),
.Q(\ff_noise[14]_3 ) 
);
DFFPE \ff_noise[13]_ins11791  (
.D(\ff_noise[12]_3 ),
.CLK(clk_3),
.CE(n33_9),
.PRESET(n84),
.Q(\ff_noise[13]_3 ) 
);
DFFPE \ff_noise[12]_ins11792  (
.D(\ff_noise[11]_3 ),
.CLK(clk_3),
.CE(n33_9),
.PRESET(n84),
.Q(\ff_noise[12]_3 ) 
);
DFFPE \ff_noise[11]_ins11793  (
.D(\ff_noise[10]_3 ),
.CLK(clk_3),
.CE(n33_9),
.PRESET(n84),
.Q(\ff_noise[11]_3 ) 
);
DFFPE \ff_noise[10]_ins11794  (
.D(\ff_noise[9]_3 ),
.CLK(clk_3),
.CE(n33_9),
.PRESET(n84),
.Q(\ff_noise[10]_3 ) 
);
DFFPE \ff_noise[9]_ins11795  (
.D(\ff_noise[8]_3 ),
.CLK(clk_3),
.CE(n33_9),
.PRESET(n84),
.Q(\ff_noise[9]_3 ) 
);
DFFPE \ff_noise[8]_ins11796  (
.D(\ff_noise[7]_3 ),
.CLK(clk_3),
.CE(n33_9),
.PRESET(n84),
.Q(\ff_noise[8]_3 ) 
);
DFFPE \ff_noise[7]_ins11797  (
.D(\ff_noise[6]_3 ),
.CLK(clk_3),
.CE(n33_9),
.PRESET(n84),
.Q(\ff_noise[7]_3 ) 
);
DFFPE \ff_noise[6]_ins11798  (
.D(\ff_noise[5]_3 ),
.CLK(clk_3),
.CE(n33_9),
.PRESET(n84),
.Q(\ff_noise[6]_3 ) 
);
DFFPE \ff_noise[5]_ins11799  (
.D(\ff_noise[4]_3 ),
.CLK(clk_3),
.CE(n33_9),
.PRESET(n84),
.Q(\ff_noise[5]_3 ) 
);
DFFPE \ff_noise[4]_ins11800  (
.D(\ff_noise[3]_3 ),
.CLK(clk_3),
.CE(n33_9),
.PRESET(n84),
.Q(\ff_noise[4]_3 ) 
);
DFFPE \ff_noise[3]_ins11801  (
.D(\ff_noise[2]_3 ),
.CLK(clk_3),
.CE(n33_9),
.PRESET(n84),
.Q(\ff_noise[3]_3 ) 
);
DFFPE \ff_noise[2]_ins11802  (
.D(\ff_noise[1]_3 ),
.CLK(clk_3),
.CE(n33_9),
.PRESET(n84),
.Q(\ff_noise[2]_3 ) 
);
DFFPE \ff_noise[1]_ins11803  (
.D(\ff_noise[0]_3 ),
.CLK(clk_3),
.CE(n33_9),
.PRESET(n84),
.Q(\ff_noise[1]_3 ) 
);
DFFPE \ff_noise[0]_ins11804  (
.D(w_noise_0_5),
.CLK(clk_3),
.CE(n33_9),
.PRESET(n84),
.Q(\ff_noise[0]_3 ) 
);
DFFCE \ff_counter[4]_ins11805  (
.D(\w_count_next[3]_1_7 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter[4]_3 ) 
);
DFFPE \ff_noise[17]_ins11806  (
.D(\ff_noise[16]_3 ),
.CLK(clk_3),
.CE(n33_9),
.PRESET(n84),
.Q(\ff_noise[17]_3 ) 
);
LUT4 \w_count_next[0]_1_ins16503  (
.I0(\reg_noise_frequency1[1] ),
.I1(n33_5_422),
.I2(\ff_counter[1]_3 ),
.I3(add_21_2_O0_11),
.F(\w_count_next[0]_1_9 ) 
);
defparam \w_count_next[0]_1_ins16503 .INIT=16'h07F8;
LUT4 \w_count_next[1]_1_ins16504  (
.I0(\reg_noise_frequency1[2] ),
.I1(n33_5_422),
.I2(\ff_counter[2]_3 ),
.I3(\w_count_next[1]_1_11_423 ),
.F(\w_count_next[1]_1_9 ) 
);
defparam \w_count_next[1]_1_ins16504 .INIT=16'h07F8;
LUT4 \w_count_next[2]_1_ins16505  (
.I0(\reg_noise_frequency1[3] ),
.I1(n33_5_422),
.I2(\ff_counter[3]_3 ),
.I3(\w_count_next[2]_1_11_424 ),
.F(\w_count_next[2]_1_9 ) 
);
defparam \w_count_next[2]_1_ins16505 .INIT=16'h07F8;
LUT4 \w_count_next[3]_1_ins16506  (
.I0(\reg_noise_frequency1[4] ),
.I1(n33_5_422),
.I2(\w_count_next[3]_1_9_425 ),
.I3(\ff_counter[4]_3 ),
.F(\w_count_next[3]_1_7 ) 
);
defparam \w_count_next[3]_1_ins16506 .INIT=16'hC378;
LUT3 add_21_2_O0_ins16633 (
.I0(n33_5_422),
.I1(\reg_noise_frequency1[0] ),
.I2(\ff_counter[0]_3 ),
.F(add_21_2_O0_11) 
);
defparam add_21_2_O0_ins16633.INIT=8'h07;
LUT3 w_noise_0_ins16642 (
.I0(w_noise_0_7_426),
.I1(\ff_noise[17]_3 ),
.I2(\ff_noise[14]_3 ),
.F(w_noise_0_5) 
);
defparam w_noise_0_ins16642.INIT=8'h3E;
LUT4 n33_ins16790 (
.I0(\ff_counter[4]_3 ),
.I1(\ff_counter[3]_3 ),
.I2(\ff_counter[2]_3 ),
.I3(n33_7_427),
.F(n33_5_422) 
);
defparam n33_ins16790.INIT=16'h0100;
LUT4 \w_count_next[1]_1_ins17004  (
.I0(n33_5_422),
.I1(\reg_noise_frequency1[1] ),
.I2(\ff_counter[1]_3 ),
.I3(add_21_2_O0_11),
.F(\w_count_next[1]_1_11_423 ) 
);
defparam \w_count_next[1]_1_ins17004 .INIT=16'h0700;
LUT4 \w_count_next[2]_1_ins17005  (
.I0(n33_5_422),
.I1(\reg_noise_frequency1[2] ),
.I2(\ff_counter[2]_3 ),
.I3(\w_count_next[1]_1_11_423 ),
.F(\w_count_next[2]_1_11_424 ) 
);
defparam \w_count_next[2]_1_ins17005 .INIT=16'h0700;
LUT4 \w_count_next[3]_1_ins17006  (
.I0(\reg_noise_frequency1[3] ),
.I1(n33_5_422),
.I2(\ff_counter[3]_3 ),
.I3(\w_count_next[2]_1_11_424 ),
.F(\w_count_next[3]_1_9_425 ) 
);
defparam \w_count_next[3]_1_ins17006 .INIT=16'h0700;
LUT4 w_noise_0_ins17053 (
.I0(w_noise_0_9_428),
.I1(w_noise_0_11_429),
.I2(w_noise_0_13_430),
.I3(w_noise_0_15_431),
.F(w_noise_0_7_426) 
);
defparam w_noise_0_ins17053.INIT=16'h8000;
LUT2 n33_ins17207 (
.I0(\ff_counter[1]_3 ),
.I1(\ff_counter[0]_3 ),
.F(n33_7_427) 
);
defparam n33_ins17207.INIT=4'h1;
LUT4 w_noise_0_ins17311 (
.I0(\ff_noise[4]_3 ),
.I1(\ff_noise[5]_3 ),
.I2(\ff_noise[6]_3 ),
.I3(\ff_noise[7]_3 ),
.F(w_noise_0_9_428) 
);
defparam w_noise_0_ins17311.INIT=16'h0001;
LUT4 w_noise_0_ins17312 (
.I0(\ff_noise[0]_3 ),
.I1(\ff_noise[1]_3 ),
.I2(\ff_noise[2]_3 ),
.I3(\ff_noise[3]_3 ),
.F(w_noise_0_11_429) 
);
defparam w_noise_0_ins17312.INIT=16'h0001;
LUT4 w_noise_0_ins17313 (
.I0(\ff_noise[12]_3 ),
.I1(\ff_noise[13]_3 ),
.I2(\ff_noise[15]_3 ),
.I3(\ff_noise[16]_3 ),
.F(w_noise_0_13_430) 
);
defparam w_noise_0_ins17313.INIT=16'h0001;
LUT4 w_noise_0_ins17314 (
.I0(\ff_noise[8]_3 ),
.I1(\ff_noise[9]_3 ),
.I2(\ff_noise[10]_3 ),
.I3(\ff_noise[11]_3 ),
.F(w_noise_0_15_431) 
);
defparam w_noise_0_ins17314.INIT=16'h0001;
LUT4 n33_ins17937 (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.I3(n33_5_422),
.F(n33_9) 
);
defparam n33_ins17937.INIT=16'h0100;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2  (clk_3,n118,n84,\reg_noise_frequency2[1] ,\reg_noise_frequency2[2] ,\reg_noise_frequency2[3] ,\reg_noise_frequency2[4] ,\reg_noise_frequency2[0] ,\ff_active[0] ,\ff_active[1] ,\ff_active[2] ,\ff_noise[17]_3_2 );
input clk_3;
input n118;
input n84;
input \reg_noise_frequency2[1] ;
input \reg_noise_frequency2[2] ;
input \reg_noise_frequency2[3] ;
input \reg_noise_frequency2[4] ;
input \reg_noise_frequency2[0] ;
input \ff_active[0] ;
input \ff_active[1] ;
input \ff_active[2] ;
output \ff_noise[17]_3_2 ;
wire \ff_counter[3]_3_433 ;
wire \ff_counter[2]_3_435 ;
wire \ff_counter[1]_3_437 ;
wire \ff_counter[0]_3_439 ;
wire \ff_noise[16]_3_442 ;
wire \ff_noise[15]_3_440 ;
wire \ff_noise[14]_3_443 ;
wire \ff_noise[13]_3_444 ;
wire \ff_noise[12]_3_445 ;
wire \ff_noise[11]_3_446 ;
wire \ff_noise[10]_3_447 ;
wire \ff_noise[9]_3_448 ;
wire \ff_noise[8]_3_449 ;
wire \ff_noise[7]_3_450 ;
wire \ff_noise[6]_3_451 ;
wire \ff_noise[5]_3_452 ;
wire \ff_noise[4]_3_453 ;
wire \ff_noise[3]_3_454 ;
wire \ff_noise[2]_3_455 ;
wire \ff_noise[1]_3_456 ;
wire \ff_noise[0]_3_457 ;
wire \ff_counter[4]_3_460 ;
wire \ff_noise[17]_3_2 ;
wire \w_count_next[0]_1_9_436 ;
wire \w_count_next[1]_1_9_434 ;
wire \w_count_next[2]_1_9_432 ;
wire \w_count_next[3]_1_7_459 ;
wire add_21_2_O0_11_438;
wire w_noise_0_5_458;
wire n33_5_461;
wire \w_count_next[1]_1_11_462 ;
wire \w_count_next[2]_1_11_463 ;
wire \w_count_next[3]_1_9_464 ;
wire w_noise_0_7_465;
wire n33_7_466;
wire w_noise_0_9_467;
wire w_noise_0_11_468;
wire w_noise_0_13_469;
wire w_noise_0_15_470;
wire n33_9_441;
wire VCC;
wire GND;
DFFCE \ff_counter[3]_ins11807  (
.D(\w_count_next[2]_1_9_432 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter[3]_3_433 ) 
);
DFFCE \ff_counter[2]_ins11808  (
.D(\w_count_next[1]_1_9_434 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter[2]_3_435 ) 
);
DFFCE \ff_counter[1]_ins11809  (
.D(\w_count_next[0]_1_9_436 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter[1]_3_437 ) 
);
DFFCE \ff_counter[0]_ins11810  (
.D(add_21_2_O0_11_438),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter[0]_3_439 ) 
);
DFFPE \ff_noise[16]_ins11811  (
.D(\ff_noise[15]_3_440 ),
.CLK(clk_3),
.CE(n33_9_441),
.PRESET(n84),
.Q(\ff_noise[16]_3_442 ) 
);
DFFPE \ff_noise[15]_ins11812  (
.D(\ff_noise[14]_3_443 ),
.CLK(clk_3),
.CE(n33_9_441),
.PRESET(n84),
.Q(\ff_noise[15]_3_440 ) 
);
DFFPE \ff_noise[14]_ins11813  (
.D(\ff_noise[13]_3_444 ),
.CLK(clk_3),
.CE(n33_9_441),
.PRESET(n84),
.Q(\ff_noise[14]_3_443 ) 
);
DFFPE \ff_noise[13]_ins11814  (
.D(\ff_noise[12]_3_445 ),
.CLK(clk_3),
.CE(n33_9_441),
.PRESET(n84),
.Q(\ff_noise[13]_3_444 ) 
);
DFFPE \ff_noise[12]_ins11815  (
.D(\ff_noise[11]_3_446 ),
.CLK(clk_3),
.CE(n33_9_441),
.PRESET(n84),
.Q(\ff_noise[12]_3_445 ) 
);
DFFPE \ff_noise[11]_ins11816  (
.D(\ff_noise[10]_3_447 ),
.CLK(clk_3),
.CE(n33_9_441),
.PRESET(n84),
.Q(\ff_noise[11]_3_446 ) 
);
DFFPE \ff_noise[10]_ins11817  (
.D(\ff_noise[9]_3_448 ),
.CLK(clk_3),
.CE(n33_9_441),
.PRESET(n84),
.Q(\ff_noise[10]_3_447 ) 
);
DFFPE \ff_noise[9]_ins11818  (
.D(\ff_noise[8]_3_449 ),
.CLK(clk_3),
.CE(n33_9_441),
.PRESET(n84),
.Q(\ff_noise[9]_3_448 ) 
);
DFFPE \ff_noise[8]_ins11819  (
.D(\ff_noise[7]_3_450 ),
.CLK(clk_3),
.CE(n33_9_441),
.PRESET(n84),
.Q(\ff_noise[8]_3_449 ) 
);
DFFPE \ff_noise[7]_ins11820  (
.D(\ff_noise[6]_3_451 ),
.CLK(clk_3),
.CE(n33_9_441),
.PRESET(n84),
.Q(\ff_noise[7]_3_450 ) 
);
DFFPE \ff_noise[6]_ins11821  (
.D(\ff_noise[5]_3_452 ),
.CLK(clk_3),
.CE(n33_9_441),
.PRESET(n84),
.Q(\ff_noise[6]_3_451 ) 
);
DFFPE \ff_noise[5]_ins11822  (
.D(\ff_noise[4]_3_453 ),
.CLK(clk_3),
.CE(n33_9_441),
.PRESET(n84),
.Q(\ff_noise[5]_3_452 ) 
);
DFFPE \ff_noise[4]_ins11823  (
.D(\ff_noise[3]_3_454 ),
.CLK(clk_3),
.CE(n33_9_441),
.PRESET(n84),
.Q(\ff_noise[4]_3_453 ) 
);
DFFPE \ff_noise[3]_ins11824  (
.D(\ff_noise[2]_3_455 ),
.CLK(clk_3),
.CE(n33_9_441),
.PRESET(n84),
.Q(\ff_noise[3]_3_454 ) 
);
DFFPE \ff_noise[2]_ins11825  (
.D(\ff_noise[1]_3_456 ),
.CLK(clk_3),
.CE(n33_9_441),
.PRESET(n84),
.Q(\ff_noise[2]_3_455 ) 
);
DFFPE \ff_noise[1]_ins11826  (
.D(\ff_noise[0]_3_457 ),
.CLK(clk_3),
.CE(n33_9_441),
.PRESET(n84),
.Q(\ff_noise[1]_3_456 ) 
);
DFFPE \ff_noise[0]_ins11827  (
.D(w_noise_0_5_458),
.CLK(clk_3),
.CE(n33_9_441),
.PRESET(n84),
.Q(\ff_noise[0]_3_457 ) 
);
DFFCE \ff_counter[4]_ins11828  (
.D(\w_count_next[3]_1_7_459 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter[4]_3_460 ) 
);
DFFPE \ff_noise[17]_ins11829  (
.D(\ff_noise[16]_3_442 ),
.CLK(clk_3),
.CE(n33_9_441),
.PRESET(n84),
.Q(\ff_noise[17]_3_2 ) 
);
LUT4 \w_count_next[0]_1_ins16507  (
.I0(\reg_noise_frequency2[1] ),
.I1(n33_5_461),
.I2(\ff_counter[1]_3_437 ),
.I3(add_21_2_O0_11_438),
.F(\w_count_next[0]_1_9_436 ) 
);
defparam \w_count_next[0]_1_ins16507 .INIT=16'h07F8;
LUT4 \w_count_next[1]_1_ins16508  (
.I0(\reg_noise_frequency2[2] ),
.I1(n33_5_461),
.I2(\ff_counter[2]_3_435 ),
.I3(\w_count_next[1]_1_11_462 ),
.F(\w_count_next[1]_1_9_434 ) 
);
defparam \w_count_next[1]_1_ins16508 .INIT=16'h07F8;
LUT4 \w_count_next[2]_1_ins16509  (
.I0(\reg_noise_frequency2[3] ),
.I1(n33_5_461),
.I2(\ff_counter[3]_3_433 ),
.I3(\w_count_next[2]_1_11_463 ),
.F(\w_count_next[2]_1_9_432 ) 
);
defparam \w_count_next[2]_1_ins16509 .INIT=16'h07F8;
LUT4 \w_count_next[3]_1_ins16510  (
.I0(\reg_noise_frequency2[4] ),
.I1(n33_5_461),
.I2(\w_count_next[3]_1_9_464 ),
.I3(\ff_counter[4]_3_460 ),
.F(\w_count_next[3]_1_7_459 ) 
);
defparam \w_count_next[3]_1_ins16510 .INIT=16'hC378;
LUT3 add_21_2_O0_ins16632 (
.I0(n33_5_461),
.I1(\reg_noise_frequency2[0] ),
.I2(\ff_counter[0]_3_439 ),
.F(add_21_2_O0_11_438) 
);
defparam add_21_2_O0_ins16632.INIT=8'h07;
LUT3 w_noise_0_ins16641 (
.I0(w_noise_0_7_465),
.I1(\ff_noise[17]_3_2 ),
.I2(\ff_noise[14]_3_443 ),
.F(w_noise_0_5_458) 
);
defparam w_noise_0_ins16641.INIT=8'h3E;
LUT4 n33_ins16791 (
.I0(\ff_counter[4]_3_460 ),
.I1(\ff_counter[3]_3_433 ),
.I2(\ff_counter[2]_3_435 ),
.I3(n33_7_466),
.F(n33_5_461) 
);
defparam n33_ins16791.INIT=16'h0100;
LUT4 \w_count_next[1]_1_ins17007  (
.I0(n33_5_461),
.I1(\reg_noise_frequency2[1] ),
.I2(\ff_counter[1]_3_437 ),
.I3(add_21_2_O0_11_438),
.F(\w_count_next[1]_1_11_462 ) 
);
defparam \w_count_next[1]_1_ins17007 .INIT=16'h0700;
LUT4 \w_count_next[2]_1_ins17008  (
.I0(n33_5_461),
.I1(\reg_noise_frequency2[2] ),
.I2(\ff_counter[2]_3_435 ),
.I3(\w_count_next[1]_1_11_462 ),
.F(\w_count_next[2]_1_11_463 ) 
);
defparam \w_count_next[2]_1_ins17008 .INIT=16'h0700;
LUT4 \w_count_next[3]_1_ins17009  (
.I0(\reg_noise_frequency2[3] ),
.I1(n33_5_461),
.I2(\ff_counter[3]_3_433 ),
.I3(\w_count_next[2]_1_11_463 ),
.F(\w_count_next[3]_1_9_464 ) 
);
defparam \w_count_next[3]_1_ins17009 .INIT=16'h0700;
LUT4 w_noise_0_ins17052 (
.I0(w_noise_0_9_467),
.I1(w_noise_0_11_468),
.I2(w_noise_0_13_469),
.I3(w_noise_0_15_470),
.F(w_noise_0_7_465) 
);
defparam w_noise_0_ins17052.INIT=16'h8000;
LUT2 n33_ins17208 (
.I0(\ff_counter[1]_3_437 ),
.I1(\ff_counter[0]_3_439 ),
.F(n33_7_466) 
);
defparam n33_ins17208.INIT=4'h1;
LUT4 w_noise_0_ins17307 (
.I0(\ff_noise[4]_3_453 ),
.I1(\ff_noise[5]_3_452 ),
.I2(\ff_noise[6]_3_451 ),
.I3(\ff_noise[7]_3_450 ),
.F(w_noise_0_9_467) 
);
defparam w_noise_0_ins17307.INIT=16'h0001;
LUT4 w_noise_0_ins17308 (
.I0(\ff_noise[0]_3_457 ),
.I1(\ff_noise[1]_3_456 ),
.I2(\ff_noise[2]_3_455 ),
.I3(\ff_noise[3]_3_454 ),
.F(w_noise_0_11_468) 
);
defparam w_noise_0_ins17308.INIT=16'h0001;
LUT4 w_noise_0_ins17309 (
.I0(\ff_noise[12]_3_445 ),
.I1(\ff_noise[13]_3_444 ),
.I2(\ff_noise[15]_3_440 ),
.I3(\ff_noise[16]_3_442 ),
.F(w_noise_0_13_469) 
);
defparam w_noise_0_ins17309.INIT=16'h0001;
LUT4 w_noise_0_ins17310 (
.I0(\ff_noise[8]_3_449 ),
.I1(\ff_noise[9]_3_448 ),
.I2(\ff_noise[10]_3_447 ),
.I3(\ff_noise[11]_3_446 ),
.F(w_noise_0_15_470) 
);
defparam w_noise_0_ins17310.INIT=16'h0001;
LUT4 n33_ins17936 (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.I3(n33_5_461),
.F(n33_9_441) 
);
defparam n33_ins17936.INIT=16'h0100;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3  (clk_3,n118,n84,\reg_noise_frequency3[1] ,\reg_noise_frequency3[2] ,\reg_noise_frequency3[3] ,\reg_noise_frequency3[4] ,\reg_noise_frequency3[0] ,\ff_active[0] ,\ff_active[1] ,\ff_active[2] ,\ff_noise[17]_3_3 );
input clk_3;
input n118;
input n84;
input \reg_noise_frequency3[1] ;
input \reg_noise_frequency3[2] ;
input \reg_noise_frequency3[3] ;
input \reg_noise_frequency3[4] ;
input \reg_noise_frequency3[0] ;
input \ff_active[0] ;
input \ff_active[1] ;
input \ff_active[2] ;
output \ff_noise[17]_3_3 ;
wire \ff_counter[3]_3_472 ;
wire \ff_counter[2]_3_474 ;
wire \ff_counter[1]_3_476 ;
wire \ff_counter[0]_3_478 ;
wire \ff_noise[16]_3_481 ;
wire \ff_noise[15]_3_479 ;
wire \ff_noise[14]_3_482 ;
wire \ff_noise[13]_3_483 ;
wire \ff_noise[12]_3_484 ;
wire \ff_noise[11]_3_485 ;
wire \ff_noise[10]_3_486 ;
wire \ff_noise[9]_3_487 ;
wire \ff_noise[8]_3_488 ;
wire \ff_noise[7]_3_489 ;
wire \ff_noise[6]_3_490 ;
wire \ff_noise[5]_3_491 ;
wire \ff_noise[4]_3_492 ;
wire \ff_noise[3]_3_493 ;
wire \ff_noise[2]_3_494 ;
wire \ff_noise[1]_3_495 ;
wire \ff_noise[0]_3_496 ;
wire \ff_counter[4]_3_499 ;
wire \ff_noise[17]_3_3 ;
wire \w_count_next[0]_1_9_475 ;
wire \w_count_next[1]_1_9_473 ;
wire \w_count_next[2]_1_9_471 ;
wire \w_count_next[3]_1_7_498 ;
wire add_21_2_O0_11_477;
wire w_noise_0_5_497;
wire n33_5_500;
wire \w_count_next[1]_1_11_501 ;
wire \w_count_next[2]_1_11_502 ;
wire \w_count_next[3]_1_9_503 ;
wire w_noise_0_7_504;
wire n33_7_505;
wire w_noise_0_9_506;
wire w_noise_0_11_507;
wire w_noise_0_13_508;
wire w_noise_0_15_509;
wire n33_9_480;
wire VCC;
wire GND;
DFFCE \ff_counter[3]_ins11830  (
.D(\w_count_next[2]_1_9_471 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter[3]_3_472 ) 
);
DFFCE \ff_counter[2]_ins11831  (
.D(\w_count_next[1]_1_9_473 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter[2]_3_474 ) 
);
DFFCE \ff_counter[1]_ins11832  (
.D(\w_count_next[0]_1_9_475 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter[1]_3_476 ) 
);
DFFCE \ff_counter[0]_ins11833  (
.D(add_21_2_O0_11_477),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter[0]_3_478 ) 
);
DFFPE \ff_noise[16]_ins11834  (
.D(\ff_noise[15]_3_479 ),
.CLK(clk_3),
.CE(n33_9_480),
.PRESET(n84),
.Q(\ff_noise[16]_3_481 ) 
);
DFFPE \ff_noise[15]_ins11835  (
.D(\ff_noise[14]_3_482 ),
.CLK(clk_3),
.CE(n33_9_480),
.PRESET(n84),
.Q(\ff_noise[15]_3_479 ) 
);
DFFPE \ff_noise[14]_ins11836  (
.D(\ff_noise[13]_3_483 ),
.CLK(clk_3),
.CE(n33_9_480),
.PRESET(n84),
.Q(\ff_noise[14]_3_482 ) 
);
DFFPE \ff_noise[13]_ins11837  (
.D(\ff_noise[12]_3_484 ),
.CLK(clk_3),
.CE(n33_9_480),
.PRESET(n84),
.Q(\ff_noise[13]_3_483 ) 
);
DFFPE \ff_noise[12]_ins11838  (
.D(\ff_noise[11]_3_485 ),
.CLK(clk_3),
.CE(n33_9_480),
.PRESET(n84),
.Q(\ff_noise[12]_3_484 ) 
);
DFFPE \ff_noise[11]_ins11839  (
.D(\ff_noise[10]_3_486 ),
.CLK(clk_3),
.CE(n33_9_480),
.PRESET(n84),
.Q(\ff_noise[11]_3_485 ) 
);
DFFPE \ff_noise[10]_ins11840  (
.D(\ff_noise[9]_3_487 ),
.CLK(clk_3),
.CE(n33_9_480),
.PRESET(n84),
.Q(\ff_noise[10]_3_486 ) 
);
DFFPE \ff_noise[9]_ins11841  (
.D(\ff_noise[8]_3_488 ),
.CLK(clk_3),
.CE(n33_9_480),
.PRESET(n84),
.Q(\ff_noise[9]_3_487 ) 
);
DFFPE \ff_noise[8]_ins11842  (
.D(\ff_noise[7]_3_489 ),
.CLK(clk_3),
.CE(n33_9_480),
.PRESET(n84),
.Q(\ff_noise[8]_3_488 ) 
);
DFFPE \ff_noise[7]_ins11843  (
.D(\ff_noise[6]_3_490 ),
.CLK(clk_3),
.CE(n33_9_480),
.PRESET(n84),
.Q(\ff_noise[7]_3_489 ) 
);
DFFPE \ff_noise[6]_ins11844  (
.D(\ff_noise[5]_3_491 ),
.CLK(clk_3),
.CE(n33_9_480),
.PRESET(n84),
.Q(\ff_noise[6]_3_490 ) 
);
DFFPE \ff_noise[5]_ins11845  (
.D(\ff_noise[4]_3_492 ),
.CLK(clk_3),
.CE(n33_9_480),
.PRESET(n84),
.Q(\ff_noise[5]_3_491 ) 
);
DFFPE \ff_noise[4]_ins11846  (
.D(\ff_noise[3]_3_493 ),
.CLK(clk_3),
.CE(n33_9_480),
.PRESET(n84),
.Q(\ff_noise[4]_3_492 ) 
);
DFFPE \ff_noise[3]_ins11847  (
.D(\ff_noise[2]_3_494 ),
.CLK(clk_3),
.CE(n33_9_480),
.PRESET(n84),
.Q(\ff_noise[3]_3_493 ) 
);
DFFPE \ff_noise[2]_ins11848  (
.D(\ff_noise[1]_3_495 ),
.CLK(clk_3),
.CE(n33_9_480),
.PRESET(n84),
.Q(\ff_noise[2]_3_494 ) 
);
DFFPE \ff_noise[1]_ins11849  (
.D(\ff_noise[0]_3_496 ),
.CLK(clk_3),
.CE(n33_9_480),
.PRESET(n84),
.Q(\ff_noise[1]_3_495 ) 
);
DFFPE \ff_noise[0]_ins11850  (
.D(w_noise_0_5_497),
.CLK(clk_3),
.CE(n33_9_480),
.PRESET(n84),
.Q(\ff_noise[0]_3_496 ) 
);
DFFCE \ff_counter[4]_ins11851  (
.D(\w_count_next[3]_1_7_498 ),
.CLK(clk_3),
.CE(n118),
.CLEAR(n84),
.Q(\ff_counter[4]_3_499 ) 
);
DFFPE \ff_noise[17]_ins11852  (
.D(\ff_noise[16]_3_481 ),
.CLK(clk_3),
.CE(n33_9_480),
.PRESET(n84),
.Q(\ff_noise[17]_3_3 ) 
);
LUT4 \w_count_next[0]_1_ins16511  (
.I0(\reg_noise_frequency3[1] ),
.I1(n33_5_500),
.I2(\ff_counter[1]_3_476 ),
.I3(add_21_2_O0_11_477),
.F(\w_count_next[0]_1_9_475 ) 
);
defparam \w_count_next[0]_1_ins16511 .INIT=16'h07F8;
LUT4 \w_count_next[1]_1_ins16512  (
.I0(\reg_noise_frequency3[2] ),
.I1(n33_5_500),
.I2(\ff_counter[2]_3_474 ),
.I3(\w_count_next[1]_1_11_501 ),
.F(\w_count_next[1]_1_9_473 ) 
);
defparam \w_count_next[1]_1_ins16512 .INIT=16'h07F8;
LUT4 \w_count_next[2]_1_ins16513  (
.I0(\reg_noise_frequency3[3] ),
.I1(n33_5_500),
.I2(\ff_counter[3]_3_472 ),
.I3(\w_count_next[2]_1_11_502 ),
.F(\w_count_next[2]_1_9_471 ) 
);
defparam \w_count_next[2]_1_ins16513 .INIT=16'h07F8;
LUT4 \w_count_next[3]_1_ins16514  (
.I0(\reg_noise_frequency3[4] ),
.I1(n33_5_500),
.I2(\w_count_next[3]_1_9_503 ),
.I3(\ff_counter[4]_3_499 ),
.F(\w_count_next[3]_1_7_498 ) 
);
defparam \w_count_next[3]_1_ins16514 .INIT=16'hC378;
LUT3 add_21_2_O0_ins16631 (
.I0(n33_5_500),
.I1(\reg_noise_frequency3[0] ),
.I2(\ff_counter[0]_3_478 ),
.F(add_21_2_O0_11_477) 
);
defparam add_21_2_O0_ins16631.INIT=8'h07;
LUT3 w_noise_0_ins16640 (
.I0(w_noise_0_7_504),
.I1(\ff_noise[17]_3_3 ),
.I2(\ff_noise[14]_3_482 ),
.F(w_noise_0_5_497) 
);
defparam w_noise_0_ins16640.INIT=8'h3E;
LUT4 n33_ins16792 (
.I0(\ff_counter[4]_3_499 ),
.I1(\ff_counter[3]_3_472 ),
.I2(\ff_counter[2]_3_474 ),
.I3(n33_7_505),
.F(n33_5_500) 
);
defparam n33_ins16792.INIT=16'h0100;
LUT4 \w_count_next[1]_1_ins17010  (
.I0(n33_5_500),
.I1(\reg_noise_frequency3[1] ),
.I2(\ff_counter[1]_3_476 ),
.I3(add_21_2_O0_11_477),
.F(\w_count_next[1]_1_11_501 ) 
);
defparam \w_count_next[1]_1_ins17010 .INIT=16'h0700;
LUT4 \w_count_next[2]_1_ins17011  (
.I0(n33_5_500),
.I1(\reg_noise_frequency3[2] ),
.I2(\ff_counter[2]_3_474 ),
.I3(\w_count_next[1]_1_11_501 ),
.F(\w_count_next[2]_1_11_502 ) 
);
defparam \w_count_next[2]_1_ins17011 .INIT=16'h0700;
LUT4 \w_count_next[3]_1_ins17012  (
.I0(\reg_noise_frequency3[3] ),
.I1(n33_5_500),
.I2(\ff_counter[3]_3_472 ),
.I3(\w_count_next[2]_1_11_502 ),
.F(\w_count_next[3]_1_9_503 ) 
);
defparam \w_count_next[3]_1_ins17012 .INIT=16'h0700;
LUT4 w_noise_0_ins17051 (
.I0(w_noise_0_9_506),
.I1(w_noise_0_11_507),
.I2(w_noise_0_13_508),
.I3(w_noise_0_15_509),
.F(w_noise_0_7_504) 
);
defparam w_noise_0_ins17051.INIT=16'h8000;
LUT2 n33_ins17209 (
.I0(\ff_counter[1]_3_476 ),
.I1(\ff_counter[0]_3_478 ),
.F(n33_7_505) 
);
defparam n33_ins17209.INIT=4'h1;
LUT4 w_noise_0_ins17303 (
.I0(\ff_noise[4]_3_492 ),
.I1(\ff_noise[5]_3_491 ),
.I2(\ff_noise[6]_3_490 ),
.I3(\ff_noise[7]_3_489 ),
.F(w_noise_0_9_506) 
);
defparam w_noise_0_ins17303.INIT=16'h0001;
LUT4 w_noise_0_ins17304 (
.I0(\ff_noise[0]_3_496 ),
.I1(\ff_noise[1]_3_495 ),
.I2(\ff_noise[2]_3_494 ),
.I3(\ff_noise[3]_3_493 ),
.F(w_noise_0_11_507) 
);
defparam w_noise_0_ins17304.INIT=16'h0001;
LUT4 w_noise_0_ins17305 (
.I0(\ff_noise[12]_3_484 ),
.I1(\ff_noise[13]_3_483 ),
.I2(\ff_noise[15]_3_479 ),
.I3(\ff_noise[16]_3_481 ),
.F(w_noise_0_13_508) 
);
defparam w_noise_0_ins17305.INIT=16'h0001;
LUT4 w_noise_0_ins17306 (
.I0(\ff_noise[8]_3_488 ),
.I1(\ff_noise[9]_3_487 ),
.I2(\ff_noise[10]_3_486 ),
.I3(\ff_noise[11]_3_485 ),
.F(w_noise_0_15_509) 
);
defparam w_noise_0_ins17306.INIT=16'h0001;
LUT4 n33_ins17935 (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.I3(n33_5_500),
.F(n33_9_480) 
);
defparam n33_ins17935.INIT=16'h0100;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_channel_selector1  (\reg_noise_sel_d1[1] ,\reg_noise_sel_e1[1] ,\ff_active[0] ,\reg_noise_sel_d1[0] ,\reg_noise_sel_e1[0] ,\reg_noise_sel_b1[1] ,\reg_noise_sel_c1[1] ,\reg_noise_sel_b1[0] ,\reg_noise_sel_c1[0] ,o_607,\reg_noise_sel_a0[1] ,\ff_reg_noise_sel_a1[1] ,ff_reg_clone_noise_a1,\ff_active[1] ,\ff_active[2] ,n4_7,n2_7_510,o_5_511);
input \reg_noise_sel_d1[1] ;
input \reg_noise_sel_e1[1] ;
input \ff_active[0] ;
input \reg_noise_sel_d1[0] ;
input \reg_noise_sel_e1[0] ;
input \reg_noise_sel_b1[1] ;
input \reg_noise_sel_c1[1] ;
input \reg_noise_sel_b1[0] ;
input \reg_noise_sel_c1[0] ;
input o_607;
input \reg_noise_sel_a0[1] ;
input \ff_reg_noise_sel_a1[1] ;
input ff_reg_clone_noise_a1;
input \ff_active[1] ;
input \ff_active[2] ;
output n4_7;
output n2_7_510;
output o_5_511;
wire n4_5;
wire n4_7;
wire n2_5_512;
wire n2_7_510;
wire o_5_511;
wire o_7_513;
wire o_9_514;
wire VCC;
wire GND;
MUX2_LUT5 n4_ins15687 (
.I0(\reg_noise_sel_d1[1] ),
.I1(\reg_noise_sel_e1[1] ),
.S0(\ff_active[0] ),
.O(n4_5) 
);
MUX2_LUT5 n4_ins15688 (
.I0(\reg_noise_sel_d1[0] ),
.I1(\reg_noise_sel_e1[0] ),
.S0(\ff_active[0] ),
.O(n4_7) 
);
MUX2_LUT5 n2_ins15825 (
.I0(\reg_noise_sel_b1[1] ),
.I1(\reg_noise_sel_c1[1] ),
.S0(\ff_active[0] ),
.O(n2_5_512) 
);
MUX2_LUT5 n2_ins15826 (
.I0(\reg_noise_sel_b1[0] ),
.I1(\reg_noise_sel_c1[0] ),
.S0(\ff_active[0] ),
.O(n2_7_510) 
);
LUT3 o_ins15934 (
.I0(o_7_513),
.I1(o_607),
.I2(o_9_514),
.F(o_5_511) 
);
defparam o_ins15934.INIT=8'h8F;
LUT3 o_ins16787 (
.I0(\reg_noise_sel_a0[1] ),
.I1(\ff_reg_noise_sel_a1[1] ),
.I2(ff_reg_clone_noise_a1),
.F(o_7_513) 
);
defparam o_ins16787.INIT=8'hAC;
LUT4 o_ins16788 (
.I0(n4_5),
.I1(n2_5_512),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(o_9_514) 
);
defparam o_ins16788.INIT=16'hF53F;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_channel_selector0  (o_607,\reg_noise_sel_a0[1] ,\reg_noise_sel_b0[1] ,\reg_noise_sel_c0[1] ,\ff_active[0] ,o_39,\reg_noise_sel_d0[1] ,\reg_noise_sel_e0[1] ,\w_sram_a0[7] ,o_5_515);
input o_607;
input \reg_noise_sel_a0[1] ;
input \reg_noise_sel_b0[1] ;
input \reg_noise_sel_c0[1] ;
input \ff_active[0] ;
input o_39;
input \reg_noise_sel_d0[1] ;
input \reg_noise_sel_e0[1] ;
input \w_sram_a0[7] ;
output o_5_515;
wire o_5_515;
wire o_7_516;
wire o_9_517;
wire VCC;
wire GND;
LUT4 o_ins15933 (
.I0(o_607),
.I1(\reg_noise_sel_a0[1] ),
.I2(o_7_516),
.I3(o_9_517),
.F(o_5_515) 
);
defparam o_ins15933.INIT=16'hFFF8;
LUT4 o_ins16785 (
.I0(\reg_noise_sel_b0[1] ),
.I1(\reg_noise_sel_c0[1] ),
.I2(\ff_active[0] ),
.I3(o_39),
.F(o_7_516) 
);
defparam o_ins16785.INIT=16'hCA00;
LUT4 o_ins16786 (
.I0(\reg_noise_sel_d0[1] ),
.I1(\reg_noise_sel_e0[1] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(o_9_517) 
);
defparam o_ins16786.INIT=16'hCA00;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch  (\ff_active[1] ,\ff_active[2] ,o_607,\reg_noise_sel_d0[0] ,\reg_noise_sel_e0[0] ,\ff_active[0] ,\ff_reg_noise_sel_a1[0] ,\reg_noise_sel_a0[0] ,ff_reg_clone_noise_a1,\reg_noise_sel_b0[0] ,\reg_noise_sel_c0[0] ,clk_3,n118,n84,\reg_noise_frequency0[1] ,\reg_noise_frequency0[2] ,\reg_noise_frequency0[3] ,\reg_noise_frequency0[4] ,\reg_noise_frequency0[0] ,\reg_noise_frequency1[1] ,\reg_noise_frequency1[2] ,\reg_noise_frequency1[3] ,\reg_noise_frequency1[4] ,\reg_noise_frequency1[0] ,\reg_noise_frequency2[1] ,\reg_noise_frequency2[2] ,\reg_noise_frequency2[3] ,\reg_noise_frequency2[4] ,\reg_noise_frequency2[0] ,\reg_noise_frequency3[1] ,\reg_noise_frequency3[2] ,\reg_noise_frequency3[3] ,\reg_noise_frequency3[4] ,\reg_noise_frequency3[0] ,\reg_noise_sel_d1[1] ,\reg_noise_sel_e1[1] ,\reg_noise_sel_d1[0] ,\reg_noise_sel_e1[0] ,\reg_noise_sel_b1[1] ,\reg_noise_sel_c1[1] ,\reg_noise_sel_b1[0] ,\reg_noise_sel_c1[0] ,\reg_noise_sel_a0[1] ,\ff_reg_noise_sel_a1[1] ,\reg_noise_sel_b0[1] ,\reg_noise_sel_c0[1] ,o_39,\reg_noise_sel_d0[1] ,\reg_noise_sel_e0[1] ,\w_sram_a0[7] ,o_5,o_7,\ff_noise[17] ,\ff_noise[17]_3 ,\ff_noise[17]_3_2 ,\ff_noise[17]_3_3 );
input \ff_active[1] ;
input \ff_active[2] ;
input o_607;
input \reg_noise_sel_d0[0] ;
input \reg_noise_sel_e0[0] ;
input \ff_active[0] ;
input \ff_reg_noise_sel_a1[0] ;
input \reg_noise_sel_a0[0] ;
input ff_reg_clone_noise_a1;
input \reg_noise_sel_b0[0] ;
input \reg_noise_sel_c0[0] ;
input clk_3;
input n118;
input n84;
input \reg_noise_frequency0[1] ;
input \reg_noise_frequency0[2] ;
input \reg_noise_frequency0[3] ;
input \reg_noise_frequency0[4] ;
input \reg_noise_frequency0[0] ;
input \reg_noise_frequency1[1] ;
input \reg_noise_frequency1[2] ;
input \reg_noise_frequency1[3] ;
input \reg_noise_frequency1[4] ;
input \reg_noise_frequency1[0] ;
input \reg_noise_frequency2[1] ;
input \reg_noise_frequency2[2] ;
input \reg_noise_frequency2[3] ;
input \reg_noise_frequency2[4] ;
input \reg_noise_frequency2[0] ;
input \reg_noise_frequency3[1] ;
input \reg_noise_frequency3[2] ;
input \reg_noise_frequency3[3] ;
input \reg_noise_frequency3[4] ;
input \reg_noise_frequency3[0] ;
input \reg_noise_sel_d1[1] ;
input \reg_noise_sel_e1[1] ;
input \reg_noise_sel_d1[0] ;
input \reg_noise_sel_e1[0] ;
input \reg_noise_sel_b1[1] ;
input \reg_noise_sel_c1[1] ;
input \reg_noise_sel_b1[0] ;
input \reg_noise_sel_c1[0] ;
input \reg_noise_sel_a0[1] ;
input \ff_reg_noise_sel_a1[1] ;
input \reg_noise_sel_b0[1] ;
input \reg_noise_sel_c0[1] ;
input o_39;
input \reg_noise_sel_d0[1] ;
input \reg_noise_sel_e0[1] ;
input \w_sram_a0[7] ;
output o_5;
output o_7;
output \ff_noise[17] ;
output \ff_noise[17]_3 ;
output \ff_noise[17]_3_2 ;
output \ff_noise[17]_3_3 ;
wire o_5;
wire o_7;
wire n1_7_518;
wire n2_7_519;
wire n1_9_520;
wire n2_9;
wire n1_11;
wire n1_13;
wire n1_15;
wire n1_19_522;
wire n1_21_523;
wire n1_25_524;
wire n1_27_525;
wire n1_29_521;
wire \ff_noise[17] ;
wire \ff_noise[17]_3 ;
wire \ff_noise[17]_3_2 ;
wire \ff_noise[17]_3_3 ;
wire n4_7;
wire n2_7_510;
wire o_5_511;
wire o_5_515;
wire VCC;
wire GND;
MUX2_LUT5 o_ins15689 (
.I0(n1_7_518),
.I1(n2_7_519),
.S0(o_5_515),
.O(o_5) 
);
MUX2_LUT5 o_ins15690 (
.I0(n1_9_520),
.I1(n2_9),
.S0(o_5_511),
.O(o_7) 
);
LUT3 n1_ins15939 (
.I0(\ff_noise[17]_3 ),
.I1(\ff_noise[17] ),
.I2(n1_11),
.F(n1_7_518) 
);
defparam n1_ins15939.INIT=8'hCA;
LUT3 n2_ins15940 (
.I0(\ff_noise[17]_3_3 ),
.I1(\ff_noise[17]_3_2 ),
.I2(n1_11),
.F(n2_7_519) 
);
defparam n2_ins15940.INIT=8'hCA;
LUT3 n1_ins15941 (
.I0(\ff_noise[17]_3 ),
.I1(\ff_noise[17] ),
.I2(n1_13),
.F(n1_9_520) 
);
defparam n1_ins15941.INIT=8'hCA;
LUT3 n2_ins15942 (
.I0(\ff_noise[17]_3_3 ),
.I1(\ff_noise[17]_3_2 ),
.I2(n1_13),
.F(n2_9) 
);
defparam n2_ins15942.INIT=8'hCA;
LUT4 n1_ins16793 (
.I0(\ff_active[1] ),
.I1(n1_15),
.I2(n1_29_521),
.I3(\ff_active[2] ),
.F(n1_11) 
);
defparam n1_ins16793.INIT=16'hBBF0;
LUT3 n1_ins16794 (
.I0(o_607),
.I1(n1_19_522),
.I2(n1_21_523),
.F(n1_13) 
);
defparam n1_ins16794.INIT=8'h70;
LUT3 n1_ins17210 (
.I0(\reg_noise_sel_d0[0] ),
.I1(\reg_noise_sel_e0[0] ),
.I2(\ff_active[0] ),
.F(n1_15) 
);
defparam n1_ins17210.INIT=8'hCA;
LUT3 n1_ins17212 (
.I0(\ff_reg_noise_sel_a1[0] ),
.I1(\reg_noise_sel_a0[0] ),
.I2(ff_reg_clone_noise_a1),
.F(n1_19_522) 
);
defparam n1_ins17212.INIT=8'hCA;
LUT4 n1_ins17213 (
.I0(n4_7),
.I1(n2_7_510),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(n1_21_523) 
);
defparam n1_ins17213.INIT=16'hF53F;
LUT3 n1_ins17806 (
.I0(\ff_active[1] ),
.I1(\reg_noise_sel_a0[0] ),
.I2(\reg_noise_sel_b0[0] ),
.F(n1_25_524) 
);
defparam n1_ins17806.INIT=8'h5F;
LUT3 n1_ins17807 (
.I0(\ff_active[1] ),
.I1(\reg_noise_sel_a0[0] ),
.I2(\reg_noise_sel_c0[0] ),
.F(n1_27_525) 
);
defparam n1_ins17807.INIT=8'h1B;
MUX2_LUT5 n1_ins17808 (
.I0(n1_25_524),
.I1(n1_27_525),
.S0(\ff_active[0] ),
.O(n1_29_521) 
);
\u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0  u_noise_generator0 (
.clk_3(clk_3),
.n118(n118),
.n84(n84),
.\reg_noise_frequency0[1] (\reg_noise_frequency0[1] ),
.\reg_noise_frequency0[2] (\reg_noise_frequency0[2] ),
.\reg_noise_frequency0[3] (\reg_noise_frequency0[3] ),
.\reg_noise_frequency0[4] (\reg_noise_frequency0[4] ),
.\reg_noise_frequency0[0] (\reg_noise_frequency0[0] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[2] (\ff_active[2] ),
.\ff_noise[17] (\ff_noise[17] ) 
);
\u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1  u_noise_generator1 (
.clk_3(clk_3),
.n118(n118),
.n84(n84),
.\reg_noise_frequency1[1] (\reg_noise_frequency1[1] ),
.\reg_noise_frequency1[2] (\reg_noise_frequency1[2] ),
.\reg_noise_frequency1[3] (\reg_noise_frequency1[3] ),
.\reg_noise_frequency1[4] (\reg_noise_frequency1[4] ),
.\reg_noise_frequency1[0] (\reg_noise_frequency1[0] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[2] (\ff_active[2] ),
.\ff_noise[17]_3 (\ff_noise[17]_3 ) 
);
\u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2  u_noise_generator2 (
.clk_3(clk_3),
.n118(n118),
.n84(n84),
.\reg_noise_frequency2[1] (\reg_noise_frequency2[1] ),
.\reg_noise_frequency2[2] (\reg_noise_frequency2[2] ),
.\reg_noise_frequency2[3] (\reg_noise_frequency2[3] ),
.\reg_noise_frequency2[4] (\reg_noise_frequency2[4] ),
.\reg_noise_frequency2[0] (\reg_noise_frequency2[0] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[2] (\ff_active[2] ),
.\ff_noise[17]_3_2 (\ff_noise[17]_3_2 ) 
);
\u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3  u_noise_generator3 (
.clk_3(clk_3),
.n118(n118),
.n84(n84),
.\reg_noise_frequency3[1] (\reg_noise_frequency3[1] ),
.\reg_noise_frequency3[2] (\reg_noise_frequency3[2] ),
.\reg_noise_frequency3[3] (\reg_noise_frequency3[3] ),
.\reg_noise_frequency3[4] (\reg_noise_frequency3[4] ),
.\reg_noise_frequency3[0] (\reg_noise_frequency3[0] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[2] (\ff_active[2] ),
.\ff_noise[17]_3_3 (\ff_noise[17]_3_3 ) 
);
\u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_channel_selector1  u_noise_channel_selector1 (
.\reg_noise_sel_d1[1] (\reg_noise_sel_d1[1] ),
.\reg_noise_sel_e1[1] (\reg_noise_sel_e1[1] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_noise_sel_d1[0] (\reg_noise_sel_d1[0] ),
.\reg_noise_sel_e1[0] (\reg_noise_sel_e1[0] ),
.\reg_noise_sel_b1[1] (\reg_noise_sel_b1[1] ),
.\reg_noise_sel_c1[1] (\reg_noise_sel_c1[1] ),
.\reg_noise_sel_b1[0] (\reg_noise_sel_b1[0] ),
.\reg_noise_sel_c1[0] (\reg_noise_sel_c1[0] ),
.o_607(o_607),
.\reg_noise_sel_a0[1] (\reg_noise_sel_a0[1] ),
.\ff_reg_noise_sel_a1[1] (\ff_reg_noise_sel_a1[1] ),
.ff_reg_clone_noise_a1(ff_reg_clone_noise_a1),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[2] (\ff_active[2] ),
.n4_7(n4_7),
.n2_7_510(n2_7_510),
.o_5_511(o_5_511) 
);
\u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_channel_selector0  u_noise_channel_selector0 (
.o_607(o_607),
.\reg_noise_sel_a0[1] (\reg_noise_sel_a0[1] ),
.\reg_noise_sel_b0[1] (\reg_noise_sel_b0[1] ),
.\reg_noise_sel_c0[1] (\reg_noise_sel_c0[1] ),
.\ff_active[0] (\ff_active[0] ),
.o_39(o_39),
.\reg_noise_sel_d0[1] (\reg_noise_sel_d0[1] ),
.\reg_noise_sel_e0[1] (\reg_noise_sel_e0[1] ),
.\w_sram_a0[7] (\w_sram_a0[7] ),
.o_5_515(o_5_515) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_volume_selector0  (\ff_active[1] ,\ff_active[2] ,\reg_volume_b0[3] ,\reg_volume_c0[3] ,\ff_active[0] ,\reg_volume_b0[2] ,\reg_volume_c0[2] ,\reg_volume_b0[1] ,\reg_volume_c0[1] ,\reg_volume_b0[0] ,\reg_volume_c0[0] ,\reg_volume_d0[2] ,\reg_volume_e0[2] ,\reg_volume_d0[1] ,\reg_volume_e0[1] ,\reg_volume_d0[0] ,\reg_volume_e0[0] ,\reg_volume_a0[2] ,\reg_volume_a0[1] ,\reg_volume_a0[0] ,\reg_volume_a0[3] ,\reg_volume_d0[3] ,\reg_volume_e0[3] ,o_9,o_45_406,o_51_405,o_57_404);
input \ff_active[1] ;
input \ff_active[2] ;
input \reg_volume_b0[3] ;
input \reg_volume_c0[3] ;
input \ff_active[0] ;
input \reg_volume_b0[2] ;
input \reg_volume_c0[2] ;
input \reg_volume_b0[1] ;
input \reg_volume_c0[1] ;
input \reg_volume_b0[0] ;
input \reg_volume_c0[0] ;
input \reg_volume_d0[2] ;
input \reg_volume_e0[2] ;
input \reg_volume_d0[1] ;
input \reg_volume_e0[1] ;
input \reg_volume_d0[0] ;
input \reg_volume_e0[0] ;
input \reg_volume_a0[2] ;
input \reg_volume_a0[1] ;
input \reg_volume_a0[0] ;
input \reg_volume_a0[3] ;
input \reg_volume_d0[3] ;
input \reg_volume_e0[3] ;
output o_9;
output o_45_406;
output o_51_405;
output o_57_404;
wire o_9;
wire o_17_526;
wire o_21;
wire o_25_528;
wire o_29_529;
wire o_35_530;
wire o_37_531;
wire o_39_532;
wire o_41_533;
wire o_43_534;
wire o_45_406;
wire o_47_535;
wire o_49_536;
wire o_51_405;
wire o_53_537;
wire o_55_538;
wire o_57_404;
wire o_59;
wire o_61_539;
wire o_63_527;
wire VCC;
wire GND;
LUT4 o_ins16071 (
.I0(\ff_active[1] ),
.I1(o_17_526),
.I2(o_63_527),
.I3(\ff_active[2] ),
.F(o_9) 
);
defparam o_ins16071.INIT=16'h440F;
LUT3 o_ins16864 (
.I0(\reg_volume_b0[3] ),
.I1(\reg_volume_c0[3] ),
.I2(\ff_active[0] ),
.F(o_17_526) 
);
defparam o_ins16864.INIT=8'hCA;
LUT3 o_ins16866 (
.I0(\reg_volume_b0[2] ),
.I1(\reg_volume_c0[2] ),
.I2(\ff_active[0] ),
.F(o_21) 
);
defparam o_ins16866.INIT=8'hCA;
LUT3 o_ins16868 (
.I0(\reg_volume_b0[1] ),
.I1(\reg_volume_c0[1] ),
.I2(\ff_active[0] ),
.F(o_25_528) 
);
defparam o_ins16868.INIT=8'hCA;
LUT3 o_ins16870 (
.I0(\reg_volume_b0[0] ),
.I1(\reg_volume_c0[0] ),
.I2(\ff_active[0] ),
.F(o_29_529) 
);
defparam o_ins16870.INIT=8'hCA;
LUT3 o_ins17229 (
.I0(\reg_volume_d0[2] ),
.I1(\reg_volume_e0[2] ),
.I2(\ff_active[0] ),
.F(o_35_530) 
);
defparam o_ins17229.INIT=8'hCA;
LUT3 o_ins17230 (
.I0(\reg_volume_d0[1] ),
.I1(\reg_volume_e0[1] ),
.I2(\ff_active[0] ),
.F(o_37_531) 
);
defparam o_ins17230.INIT=8'hCA;
LUT3 o_ins17231 (
.I0(\reg_volume_d0[0] ),
.I1(\reg_volume_e0[0] ),
.I2(\ff_active[0] ),
.F(o_39_532) 
);
defparam o_ins17231.INIT=8'hCA;
LUT3 o_ins17689 (
.I0(\ff_active[2] ),
.I1(o_21),
.I2(o_35_530),
.F(o_41_533) 
);
defparam o_ins17689.INIT=8'hD8;
LUT3 o_ins17690 (
.I0(\ff_active[2] ),
.I1(\reg_volume_a0[2] ),
.I2(\ff_active[0] ),
.F(o_43_534) 
);
defparam o_ins17690.INIT=8'h40;
MUX2_LUT5 o_ins17691 (
.I0(o_41_533),
.I1(o_43_534),
.S0(\ff_active[1] ),
.O(o_45_406) 
);
LUT3 o_ins17692 (
.I0(\ff_active[2] ),
.I1(o_25_528),
.I2(o_37_531),
.F(o_47_535) 
);
defparam o_ins17692.INIT=8'hD8;
LUT3 o_ins17693 (
.I0(\ff_active[2] ),
.I1(\reg_volume_a0[1] ),
.I2(\ff_active[0] ),
.F(o_49_536) 
);
defparam o_ins17693.INIT=8'h40;
MUX2_LUT5 o_ins17694 (
.I0(o_47_535),
.I1(o_49_536),
.S0(\ff_active[1] ),
.O(o_51_405) 
);
LUT3 o_ins17695 (
.I0(\ff_active[2] ),
.I1(o_29_529),
.I2(o_39_532),
.F(o_53_537) 
);
defparam o_ins17695.INIT=8'hD8;
LUT3 o_ins17696 (
.I0(\ff_active[2] ),
.I1(\reg_volume_a0[0] ),
.I2(\ff_active[0] ),
.F(o_55_538) 
);
defparam o_ins17696.INIT=8'h40;
MUX2_LUT5 o_ins17697 (
.I0(o_53_537),
.I1(o_55_538),
.S0(\ff_active[1] ),
.O(o_57_404) 
);
LUT3 o_ins17791 (
.I0(\ff_active[1] ),
.I1(\reg_volume_a0[3] ),
.I2(\reg_volume_d0[3] ),
.F(o_59) 
);
defparam o_ins17791.INIT=8'hAF;
LUT3 o_ins17792 (
.I0(\ff_active[1] ),
.I1(\reg_volume_a0[3] ),
.I2(\reg_volume_e0[3] ),
.F(o_61_539) 
);
defparam o_ins17792.INIT=8'h27;
MUX2_LUT5 o_ins17793 (
.I0(o_59),
.I1(o_61_539),
.S0(\ff_active[0] ),
.O(o_63_527) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_volume_selector1  (\ff_active[1] ,\ff_active[2] ,\ff_reg_volume_b1[3] ,\ff_reg_volume_c1[3] ,\ff_active[0] ,\ff_reg_volume_b1[2] ,\ff_reg_volume_c1[2] ,\ff_reg_volume_b1[1] ,\ff_reg_volume_c1[1] ,\ff_reg_volume_b1[0] ,\ff_reg_volume_c1[0] ,\ff_reg_volume_d1[3] ,\ff_reg_volume_e1[3] ,\ff_reg_volume_d1[2] ,\ff_reg_volume_e1[2] ,\ff_reg_volume_d1[1] ,\ff_reg_volume_e1[1] ,\ff_reg_volume_a1[3] ,\ff_reg_volume_a1[2] ,\ff_reg_volume_a1[1] ,\ff_reg_volume_a1[0] ,\ff_reg_volume_d1[0] ,\ff_reg_volume_e1[0] ,o_15_407,o_45_410,o_51_409,o_57_408);
input \ff_active[1] ;
input \ff_active[2] ;
input \ff_reg_volume_b1[3] ;
input \ff_reg_volume_c1[3] ;
input \ff_active[0] ;
input \ff_reg_volume_b1[2] ;
input \ff_reg_volume_c1[2] ;
input \ff_reg_volume_b1[1] ;
input \ff_reg_volume_c1[1] ;
input \ff_reg_volume_b1[0] ;
input \ff_reg_volume_c1[0] ;
input \ff_reg_volume_d1[3] ;
input \ff_reg_volume_e1[3] ;
input \ff_reg_volume_d1[2] ;
input \ff_reg_volume_e1[2] ;
input \ff_reg_volume_d1[1] ;
input \ff_reg_volume_e1[1] ;
input \ff_reg_volume_a1[3] ;
input \ff_reg_volume_a1[2] ;
input \ff_reg_volume_a1[1] ;
input \ff_reg_volume_a1[0] ;
input \ff_reg_volume_d1[0] ;
input \ff_reg_volume_e1[0] ;
output o_15_407;
output o_45_410;
output o_51_409;
output o_57_408;
wire o_15_407;
wire o_17_542;
wire o_21_543;
wire o_25_544;
wire o_29_540;
wire o_33_545;
wire o_35_546;
wire o_37_547;
wire o_41_548;
wire o_43_549;
wire o_45_410;
wire o_47_550;
wire o_49_551;
wire o_51_409;
wire o_53_552;
wire o_55_553;
wire o_57_408;
wire o_59_554;
wire o_61_555;
wire o_63_541;
wire VCC;
wire GND;
LUT4 o_ins16078 (
.I0(\ff_active[1] ),
.I1(o_29_540),
.I2(o_63_541),
.I3(\ff_active[2] ),
.F(o_15_407) 
);
defparam o_ins16078.INIT=16'h44F0;
LUT3 o_ins16872 (
.I0(\ff_reg_volume_b1[3] ),
.I1(\ff_reg_volume_c1[3] ),
.I2(\ff_active[0] ),
.F(o_17_542) 
);
defparam o_ins16872.INIT=8'hCA;
LUT3 o_ins16874 (
.I0(\ff_reg_volume_b1[2] ),
.I1(\ff_reg_volume_c1[2] ),
.I2(\ff_active[0] ),
.F(o_21_543) 
);
defparam o_ins16874.INIT=8'hCA;
LUT3 o_ins16876 (
.I0(\ff_reg_volume_b1[1] ),
.I1(\ff_reg_volume_c1[1] ),
.I2(\ff_active[0] ),
.F(o_25_544) 
);
defparam o_ins16876.INIT=8'hCA;
LUT3 o_ins16878 (
.I0(\ff_reg_volume_b1[0] ),
.I1(\ff_reg_volume_c1[0] ),
.I2(\ff_active[0] ),
.F(o_29_540) 
);
defparam o_ins16878.INIT=8'hCA;
LUT3 o_ins17232 (
.I0(\ff_reg_volume_d1[3] ),
.I1(\ff_reg_volume_e1[3] ),
.I2(\ff_active[0] ),
.F(o_33_545) 
);
defparam o_ins17232.INIT=8'hCA;
LUT3 o_ins17233 (
.I0(\ff_reg_volume_d1[2] ),
.I1(\ff_reg_volume_e1[2] ),
.I2(\ff_active[0] ),
.F(o_35_546) 
);
defparam o_ins17233.INIT=8'hCA;
LUT3 o_ins17234 (
.I0(\ff_reg_volume_d1[1] ),
.I1(\ff_reg_volume_e1[1] ),
.I2(\ff_active[0] ),
.F(o_37_547) 
);
defparam o_ins17234.INIT=8'hCA;
LUT3 o_ins17698 (
.I0(\ff_active[2] ),
.I1(o_17_542),
.I2(o_33_545),
.F(o_41_548) 
);
defparam o_ins17698.INIT=8'hD8;
LUT3 o_ins17699 (
.I0(\ff_active[2] ),
.I1(\ff_reg_volume_a1[3] ),
.I2(\ff_active[0] ),
.F(o_43_549) 
);
defparam o_ins17699.INIT=8'h40;
MUX2_LUT5 o_ins17700 (
.I0(o_41_548),
.I1(o_43_549),
.S0(\ff_active[1] ),
.O(o_45_410) 
);
LUT3 o_ins17701 (
.I0(\ff_active[2] ),
.I1(o_21_543),
.I2(o_35_546),
.F(o_47_550) 
);
defparam o_ins17701.INIT=8'hD8;
LUT3 o_ins17702 (
.I0(\ff_active[2] ),
.I1(\ff_reg_volume_a1[2] ),
.I2(\ff_active[0] ),
.F(o_49_551) 
);
defparam o_ins17702.INIT=8'h40;
MUX2_LUT5 o_ins17703 (
.I0(o_47_550),
.I1(o_49_551),
.S0(\ff_active[1] ),
.O(o_51_409) 
);
LUT3 o_ins17704 (
.I0(\ff_active[2] ),
.I1(o_25_544),
.I2(o_37_547),
.F(o_53_552) 
);
defparam o_ins17704.INIT=8'hD8;
LUT3 o_ins17705 (
.I0(\ff_active[2] ),
.I1(\ff_reg_volume_a1[1] ),
.I2(\ff_active[0] ),
.F(o_55_553) 
);
defparam o_ins17705.INIT=8'h40;
MUX2_LUT5 o_ins17706 (
.I0(o_53_552),
.I1(o_55_553),
.S0(\ff_active[1] ),
.O(o_57_408) 
);
LUT3 o_ins17794 (
.I0(\ff_active[1] ),
.I1(\ff_reg_volume_a1[0] ),
.I2(\ff_reg_volume_d1[0] ),
.F(o_59_554) 
);
defparam o_ins17794.INIT=8'hFA;
LUT3 o_ins17795 (
.I0(\ff_active[1] ),
.I1(\ff_reg_volume_a1[0] ),
.I2(\ff_reg_volume_e1[0] ),
.F(o_61_555) 
);
defparam o_ins17795.INIT=8'hD8;
MUX2_LUT5 o_ins17796 (
.I0(o_59_554),
.I1(o_61_555),
.S0(\ff_active[0] ),
.O(o_63_541) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer  (\sram_id[2] ,clk_3,n84,\sram_id[1] ,\sram_id[0] ,sram_ce0,sram_ce1,\sram_a[6] ,\sram_a[5] ,\sram_a[4] ,\sram_a[3] ,\sram_a[2] ,\sram_a[1] ,\sram_a[0] ,\sram_d[7] ,\sram_d[6] ,\sram_d[5] ,\sram_d[4] ,\sram_d[3] ,\sram_d[2] ,\sram_d[1] ,\sram_d[0] ,sram_we,sram_oe,\reg_timer1_channel[3] ,\reg_wave_length_e0[1] ,\ff_reg_enable_c1[0] ,\ff_reg_enable_d1[1] ,\reg_wave_length_e0[0] ,\ff_reg_enable_d1[0] ,\ff_reg_enable_b1[0] ,\ff_reg_enable_e1[0] ,\ff_reg_enable_a1[0] ,\ff_reg_enable_a1[1] ,\ff_reg_enable_b1[1] ,\ff_reg_enable_e1[1] ,\ff_reg_enable_c1[1] ,\reg_enable_a0[0] ,\reg_enable_b0[0] ,\reg_enable_a0[1] ,\reg_enable_b0[1] ,\ff_reg_wave_length_e1[1] ,ff_reg_clone_wave_e1,\ff_reg_wave_length_e1[0] ,\reg_enable_e0[0] ,\reg_enable_c0[0] ,\reg_enable_d0[0] ,\reg_enable_e0[1] ,\reg_enable_c0[1] ,\reg_enable_d0[1] ,reg_wts_enable,ch_d0_key_off,ch_a0_key_on,ch_b0_key_release,ch_c0_key_release,ch_d0_key_release,ch_a0_key_off,ch_e0_key_off,ch_b0_key_off,ch_c0_key_off,ch_b0_key_on,ch_c0_key_on,ch_d0_key_on,ch_e0_key_on,\reg_dr_a0[7] ,\reg_dr_c0[7] ,\reg_sr_a0[7] ,\reg_sr_d0[5] ,\reg_sr_e0[5] ,\reg_dr_a0[5] ,\reg_rr_a0[5] ,\reg_rr_a0[4] ,\reg_dr_d0[4] ,\reg_sr_a0[4] ,\reg_sr_c0[4] ,\reg_dr_d0[3] ,\reg_dr_e0[3] ,\reg_rr_a0[3] ,\reg_dr_a0[2] ,\reg_dr_c0[2] ,\reg_rr_d0[2] ,\reg_ar_b0[6] ,\reg_ar_c0[6] ,\reg_ar_a0[6] ,\reg_ar_e0[6] ,\reg_ar_a0[5] ,\reg_ar_e0[5] ,\reg_ar_b0[5] ,\reg_ar_c0[5] ,\reg_ar_a0[4] ,\reg_ar_e0[4] ,\reg_ar_b0[4] ,\reg_ar_c0[4] ,\reg_dr_a0[1] ,\reg_dr_c0[1] ,\reg_rr_a0[1] ,ch_e0_key_release,ch_a0_key_release,\reg_sl_a0[1] ,\reg_sl_a0[4] ,\reg_sl_a0[0] ,\reg_sl_a0[3] ,\reg_sl_a0[2] ,\reg_sl_a0[5] ,\reg_sr_d0[7] ,\reg_sr_e0[7] ,\reg_sr_b0[7] ,\reg_sr_c0[7] ,\reg_ar_a0[7] ,\reg_ar_e0[7] ,\reg_ar_b0[7] ,\reg_ar_c0[7] ,\reg_rr_d0[7] ,\reg_rr_e0[7] ,\reg_dr_a0[0] ,\reg_dr_c0[0] ,\reg_rr_a0[0] ,\reg_sr_a0[6] ,\reg_sr_c0[6] ,\reg_dr_a0[6] ,\reg_rr_a0[6] ,\reg_dr_d0[5] ,\reg_dr_e0[5] ,\reg_dr_b0[5] ,\reg_dr_c0[5] ,\reg_rr_b0[5] ,\reg_rr_c0[5] ,\reg_rr_d0[5] ,\reg_rr_e0[5] ,\reg_rr_d0[4] ,\reg_rr_e0[4] ,\reg_rr_b0[4] ,\reg_rr_c0[4] ,\reg_dr_a0[4] ,\reg_dr_e0[4] ,\reg_dr_b0[4] ,\reg_dr_c0[4] ,\reg_sr_d0[3] ,\reg_sr_e0[3] ,\reg_rr_b0[3] ,\reg_rr_c0[3] ,\reg_rr_d0[3] ,\reg_rr_e0[3] ,\reg_ar_b0[3] ,\reg_ar_c0[3] ,\reg_ar_a0[3] ,\reg_ar_e0[3] ,\reg_sr_b0[2] ,\reg_rr_a0[2] ,\reg_rr_e0[2] ,\reg_rr_b0[2] ,\reg_rr_c0[2] ,\reg_ar_b0[2] ,\reg_ar_c0[2] ,\reg_ar_a0[2] ,\reg_ar_e0[2] ,\reg_sr_b0[1] ,\reg_rr_d0[1] ,\reg_rr_e0[1] ,\reg_rr_b0[1] ,\reg_rr_c0[1] ,\reg_ar_b0[1] ,\reg_ar_c0[1] ,\reg_ar_a0[1] ,\reg_ar_e0[1] ,\reg_ar_b0[0] ,\reg_ar_c0[0] ,\reg_ar_a0[0] ,\reg_ar_e0[0] ,\reg_sl_d0[1] ,\reg_sl_e0[1] ,\reg_sl_b0[1] ,\reg_sl_c0[1] ,\reg_sl_d0[4] ,\reg_sl_e0[4] ,\reg_sl_b0[4] ,\reg_sl_c0[4] ,\reg_sl_d0[0] ,\reg_sl_e0[0] ,\reg_sl_b0[0] ,\reg_sl_c0[0] ,\reg_sl_b0[3] ,\reg_sl_c0[3] ,\reg_sl_d0[3] ,\reg_sl_e0[3] ,\reg_sl_b0[2] ,\reg_sl_c0[2] ,\reg_sl_d0[2] ,\reg_sl_e0[2] ,\reg_sl_d0[5] ,\reg_sl_e0[5] ,\reg_sl_b0[5] ,\reg_sl_c0[5] ,\reg_sr_b0[0] ,\reg_rr_d0[0] ,\reg_rr_e0[0] ,\reg_rr_b0[0] ,\reg_rr_c0[0] ,\reg_dr_d0[6] ,\reg_dr_e0[6] ,\reg_dr_b0[6] ,\reg_dr_c0[6] ,\reg_rr_b0[6] ,\reg_rr_c0[6] ,\reg_rr_d0[6] ,\reg_rr_e0[6] ,\reg_sr_d0[2] ,\reg_sr_e0[2] ,\reg_sr_d0[1] ,\reg_sr_e0[1] ,\reg_sr_d0[0] ,\reg_sr_e0[0] ,\reg_dr_e0[7] ,\reg_dr_d0[7] ,\reg_dr_b0[7] ,\reg_sr_b0[5] ,\reg_sr_a0[5] ,\reg_sr_c0[5] ,\reg_sr_b0[4] ,\reg_sr_d0[4] ,\reg_sr_e0[4] ,\reg_dr_b0[3] ,\reg_dr_a0[3] ,\reg_dr_c0[3] ,\reg_dr_b0[2] ,\reg_dr_d0[2] ,\reg_dr_e0[2] ,\reg_sr_a0[2] ,\reg_sr_c0[2] ,\reg_dr_b0[1] ,\reg_dr_d0[1] ,\reg_dr_e0[1] ,\reg_sr_a0[1] ,\reg_sr_c0[1] ,\reg_rr_a0[7] ,\reg_rr_b0[7] ,\reg_rr_c0[7] ,\reg_dr_b0[0] ,\reg_dr_d0[0] ,\reg_dr_e0[0] ,\reg_sr_a0[0] ,\reg_sr_c0[0] ,\reg_sr_b0[6] ,\reg_sr_d0[6] ,\reg_sr_e0[6] ,\reg_sr_a0[3] ,\reg_sr_b0[3] ,\reg_sr_c0[3] ,ff_ch_d1_key_on,ff_reg_clone_key_d1,\ff_reg_ar_a1[5] ,ff_reg_clone_adsr_a1,\ff_reg_ar_d1[5] ,\ff_reg_ar_a1[4] ,\ff_reg_ar_d1[4] ,\ff_reg_ar_a1[3] ,\ff_reg_ar_d1[3] ,\ff_reg_ar_a1[2] ,\ff_reg_ar_d1[2] ,\ff_reg_ar_a1[1] ,\ff_reg_ar_d1[1] ,\ff_reg_ar_a1[0] ,\ff_reg_ar_d1[0] ,ff_ch_a1_key_off,ff_reg_clone_key_a1,ff_ch_e1_key_on,ff_reg_clone_key_e1,ff_ch_b1_key_on,ff_reg_clone_key_b1,ff_ch_c1_key_on,ff_reg_clone_key_c1,\ff_reg_sr_a1[5] ,\ff_reg_sr_a1[2] ,\ff_reg_ar_a1[7] ,\ff_reg_ar_d1[7] ,\ff_reg_ar_a1[6] ,\ff_reg_ar_d1[6] ,ff_reg_clone_adsr_d1,\ff_reg_ar_e1[5] ,ff_reg_clone_adsr_e1,\ff_reg_ar_e1[4] ,\ff_reg_ar_e1[3] ,\ff_reg_ar_e1[2] ,\ff_reg_ar_e1[1] ,\ff_reg_ar_e1[0] ,\ff_reg_rr_a1[0] ,\ff_reg_dr_a1[0] ,\ff_reg_sr_a1[1] ,\ff_reg_sr_a1[7] ,\ff_reg_sr_a1[4] ,\ff_reg_sr_a1[3] ,\ff_reg_rr_a1[2] ,\ff_reg_ar_e1[7] ,\ff_reg_ar_e1[6] ,\ff_reg_sr_a1[0] ,ff_ch_a1_key_release,\ff_reg_sl_a1[5] ,\ff_reg_sr_a1[6] ,\ff_reg_rr_a1[6] ,\ff_reg_dr_a1[7] ,\ff_reg_rr_a1[7] ,\ff_reg_dr_a1[6] ,\ff_reg_rr_a1[5] ,\ff_reg_dr_a1[5] ,\ff_reg_rr_a1[4] ,\ff_reg_dr_a1[4] ,\ff_reg_dr_a1[3] ,\ff_reg_rr_a1[3] ,\ff_reg_sl_a1[1] ,\ff_reg_sl_a1[2] ,\ff_reg_sl_a1[4] ,\ff_reg_rr_a1[1] ,\ff_reg_dr_a1[1] ,\ff_reg_dr_a1[2] ,\ff_reg_sl_a1[0] ,\ff_reg_sl_a1[3] ,\reg_dr_d1[7] ,\reg_dr_e1[7] ,\reg_dr_d1[6] ,\reg_dr_e1[6] ,\reg_dr_d1[5] ,\reg_dr_e1[5] ,\reg_dr_d1[4] ,\reg_dr_e1[4] ,\reg_dr_d1[3] ,\reg_dr_e1[3] ,\reg_dr_d1[2] ,\reg_dr_e1[2] ,\reg_dr_d1[1] ,\reg_dr_e1[1] ,\reg_dr_d1[0] ,\reg_dr_e1[0] ,\reg_dr_b1[7] ,\reg_dr_c1[7] ,\reg_dr_b1[6] ,\reg_dr_c1[6] ,\reg_dr_b1[5] ,\reg_dr_c1[5] ,\reg_dr_b1[4] ,\reg_dr_c1[4] ,\reg_dr_b1[3] ,\reg_dr_c1[3] ,\reg_dr_b1[2] ,\reg_dr_c1[2] ,\reg_dr_b1[1] ,\reg_dr_c1[1] ,\reg_dr_b1[0] ,\reg_dr_c1[0] ,\reg_sr_d1[7] ,\reg_sr_e1[7] ,\reg_sr_d1[6] ,\reg_sr_e1[6] ,\reg_sr_d1[5] ,\reg_sr_e1[5] ,\reg_sr_d1[4] ,\reg_sr_e1[4] ,\reg_sr_d1[3] ,\reg_sr_e1[3] ,\reg_sr_d1[2] ,\reg_sr_e1[2] ,\reg_sr_d1[1] ,\reg_sr_e1[1] ,\reg_sr_d1[0] ,\reg_sr_e1[0] ,\reg_sr_b1[7] ,\reg_sr_c1[7] ,\reg_sr_b1[6] ,\reg_sr_c1[6] ,\reg_sr_b1[5] ,\reg_sr_c1[5] ,\reg_sr_b1[4] ,\reg_sr_c1[4] ,\reg_sr_b1[3] ,\reg_sr_c1[3] ,\reg_sr_b1[2] ,\reg_sr_c1[2] ,\reg_sr_b1[1] ,\reg_sr_c1[1] ,\reg_sr_b1[0] ,\reg_sr_c1[0] ,\reg_rr_d1[7] ,\reg_rr_e1[7] ,\reg_rr_d1[6] ,\reg_rr_e1[6] ,\reg_rr_d1[5] ,\reg_rr_e1[5] ,\reg_rr_d1[4] ,\reg_rr_e1[4] ,\reg_rr_d1[3] ,\reg_rr_e1[3] ,\reg_rr_d1[2] ,\reg_rr_e1[2] ,\reg_rr_d1[1] ,\reg_rr_e1[1] ,\reg_rr_d1[0] ,\reg_rr_e1[0] ,\reg_rr_b1[7] ,\reg_rr_c1[7] ,\reg_rr_b1[6] ,\reg_rr_c1[6] ,\reg_rr_b1[5] ,\reg_rr_c1[5] ,\reg_rr_b1[4] ,\reg_rr_c1[4] ,\reg_rr_b1[3] ,\reg_rr_c1[3] ,\reg_rr_b1[2] ,\reg_rr_c1[2] ,\reg_rr_b1[1] ,\reg_rr_c1[1] ,\reg_rr_b1[0] ,\reg_rr_c1[0] ,\reg_sl_d1[5] ,\reg_sl_e1[5] ,\reg_sl_d1[4] ,\reg_sl_e1[4] ,\reg_sl_d1[3] ,\reg_sl_e1[3] ,\reg_sl_d1[2] ,\reg_sl_e1[2] ,\reg_sl_d1[1] ,\reg_sl_e1[1] ,\reg_sl_d1[0] ,\reg_sl_e1[0] ,\reg_sl_b1[5] ,\reg_sl_c1[5] ,\reg_sl_b1[4] ,\reg_sl_c1[4] ,\reg_sl_b1[3] ,\reg_sl_c1[3] ,\reg_sl_b1[2] ,\reg_sl_c1[2] ,\reg_sl_b1[1] ,\reg_sl_c1[1] ,\reg_sl_b1[0] ,\reg_sl_c1[0] ,ch_d1_key_release,ch_e1_key_release,ch_b1_key_release,ch_c1_key_release,ch_d1_key_off,ch_e1_key_off,ch_b1_key_off,ch_c1_key_off,\reg_ar_b1[7] ,\reg_ar_c1[7] ,\reg_ar_b1[6] ,\reg_ar_c1[6] ,\reg_ar_b1[5] ,\reg_ar_c1[5] ,\reg_ar_b1[4] ,\reg_ar_c1[4] ,\reg_ar_b1[3] ,\reg_ar_c1[3] ,\reg_ar_b1[2] ,\reg_ar_c1[2] ,\reg_ar_b1[1] ,\reg_ar_c1[1] ,\reg_ar_b1[0] ,\reg_ar_c1[0] ,\reg_wave_length_a0[1] ,\reg_wave_length_b0[1] ,\reg_wave_length_c0[1] ,\reg_wave_length_d0[1] ,\reg_wave_length_a0[0] ,\reg_wave_length_b0[0] ,\reg_wave_length_c0[0] ,\reg_wave_length_d0[0] ,\reg_frequency_count_a0[11] ,\reg_frequency_count_b0[11] ,\reg_frequency_count_c0[11] ,\reg_frequency_count_d0[11] ,\reg_frequency_count_a0[10] ,\reg_frequency_count_b0[10] ,\reg_frequency_count_c0[10] ,\reg_frequency_count_d0[10] ,\reg_frequency_count_a0[9] ,\reg_frequency_count_b0[9] ,\reg_frequency_count_c0[9] ,\reg_frequency_count_d0[9] ,\reg_frequency_count_a0[8] ,\reg_frequency_count_b0[8] ,\reg_frequency_count_c0[8] ,\reg_frequency_count_d0[8] ,\reg_frequency_count_a0[7] ,\reg_frequency_count_b0[7] ,\reg_frequency_count_c0[7] ,\reg_frequency_count_d0[7] ,\reg_frequency_count_a0[6] ,\reg_frequency_count_b0[6] ,\reg_frequency_count_c0[6] ,\reg_frequency_count_d0[6] ,\reg_frequency_count_a0[5] ,\reg_frequency_count_b0[5] ,\reg_frequency_count_c0[5] ,\reg_frequency_count_d0[5] ,\reg_frequency_count_a0[4] ,\reg_frequency_count_b0[4] ,\reg_frequency_count_c0[4] ,\reg_frequency_count_d0[4] ,\reg_frequency_count_a0[3] ,\reg_frequency_count_b0[3] ,\reg_frequency_count_c0[3] ,\reg_frequency_count_d0[3] ,\reg_frequency_count_a0[2] ,\reg_frequency_count_b0[2] ,\reg_frequency_count_c0[2] ,\reg_frequency_count_d0[2] ,\reg_frequency_count_a0[1] ,\reg_frequency_count_b0[1] ,\reg_frequency_count_c0[1] ,\reg_frequency_count_d0[1] ,\reg_frequency_count_a0[0] ,\reg_frequency_count_b0[0] ,\reg_frequency_count_c0[0] ,\reg_frequency_count_d0[0] ,\reg_frequency_count_e0[11] ,\reg_frequency_count_e0[10] ,\reg_frequency_count_e0[8] ,\reg_frequency_count_e0[6] ,\reg_frequency_count_e0[5] ,\reg_frequency_count_e0[4] ,\reg_frequency_count_e0[3] ,\reg_frequency_count_e0[2] ,\reg_frequency_count_e0[1] ,\reg_frequency_count_e0[0] ,\reg_frequency_count_e0[9] ,\reg_frequency_count_e0[7] ,\reg_wave_length_a1[1] ,\reg_wave_length_b1[1] ,\reg_wave_length_c1[1] ,\reg_wave_length_d1[1] ,\reg_wave_length_a1[0] ,\reg_wave_length_b1[0] ,\reg_wave_length_c1[0] ,\reg_wave_length_d1[0] ,\reg_frequency_count_a1[11] ,\reg_frequency_count_b1[11] ,\reg_frequency_count_c1[11] ,\reg_frequency_count_d1[11] ,\reg_frequency_count_a1[10] ,\reg_frequency_count_b1[10] ,\reg_frequency_count_c1[10] ,\reg_frequency_count_d1[10] ,\reg_frequency_count_a1[9] ,\reg_frequency_count_b1[9] ,\reg_frequency_count_c1[9] ,\reg_frequency_count_d1[9] ,\reg_frequency_count_a1[8] ,\reg_frequency_count_b1[8] ,\reg_frequency_count_c1[8] ,\reg_frequency_count_d1[8] ,\reg_frequency_count_a1[7] ,\reg_frequency_count_b1[7] ,\reg_frequency_count_c1[7] ,\reg_frequency_count_d1[7] ,\reg_frequency_count_a1[6] ,\reg_frequency_count_b1[6] ,\reg_frequency_count_c1[6] ,\reg_frequency_count_d1[6] ,\reg_frequency_count_a1[5] ,\reg_frequency_count_b1[5] ,\reg_frequency_count_c1[5] ,\reg_frequency_count_d1[5] ,\reg_frequency_count_a1[4] ,\reg_frequency_count_b1[4] ,\reg_frequency_count_c1[4] ,\reg_frequency_count_d1[4] ,\reg_frequency_count_a1[3] ,\reg_frequency_count_b1[3] ,\reg_frequency_count_c1[3] ,\reg_frequency_count_d1[3] ,\reg_frequency_count_a1[2] ,\reg_frequency_count_b1[2] ,\reg_frequency_count_c1[2] ,\reg_frequency_count_d1[2] ,\reg_frequency_count_a1[1] ,\reg_frequency_count_b1[1] ,\reg_frequency_count_c1[1] ,\reg_frequency_count_d1[1] ,\reg_frequency_count_a1[0] ,\reg_frequency_count_b1[0] ,\reg_frequency_count_c1[0] ,\reg_frequency_count_d1[0] ,ff_ch_a1_key_on,\ff_reg_frequency_count_e1[11] ,ff_reg_clone_frequency_e1,\ff_reg_frequency_count_e1[10] ,\ff_reg_frequency_count_e1[9] ,\ff_reg_frequency_count_e1[8] ,\ff_reg_frequency_count_e1[7] ,\ff_reg_frequency_count_e1[6] ,\ff_reg_frequency_count_e1[5] ,\ff_reg_frequency_count_e1[4] ,\ff_reg_frequency_count_e1[3] ,\ff_reg_frequency_count_e1[2] ,\ff_reg_frequency_count_e1[1] ,\ff_reg_frequency_count_e1[0] ,reg_noise_enable_a0,reg_noise_enable_d0,reg_noise_enable_e0,reg_noise_enable_b0,reg_noise_enable_c0,ff_reg_noise_enable_a1,ff_reg_noise_enable_d1,ff_reg_noise_enable_e1,ff_reg_noise_enable_b1,ff_reg_noise_enable_c1,\reg_noise_sel_d0[0] ,\reg_noise_sel_e0[0] ,\ff_reg_noise_sel_a1[0] ,\reg_noise_sel_a0[0] ,ff_reg_clone_noise_a1,\reg_noise_sel_b0[0] ,\reg_noise_sel_c0[0] ,\reg_noise_frequency0[1] ,\reg_noise_frequency0[2] ,\reg_noise_frequency0[3] ,\reg_noise_frequency0[4] ,\reg_noise_frequency0[0] ,\reg_noise_frequency1[1] ,\reg_noise_frequency1[2] ,\reg_noise_frequency1[3] ,\reg_noise_frequency1[4] ,\reg_noise_frequency1[0] ,\reg_noise_frequency2[1] ,\reg_noise_frequency2[2] ,\reg_noise_frequency2[3] ,\reg_noise_frequency2[4] ,\reg_noise_frequency2[0] ,\reg_noise_frequency3[1] ,\reg_noise_frequency3[2] ,\reg_noise_frequency3[3] ,\reg_noise_frequency3[4] ,\reg_noise_frequency3[0] ,\reg_noise_sel_d1[1] ,\reg_noise_sel_e1[1] ,\reg_noise_sel_d1[0] ,\reg_noise_sel_e1[0] ,\reg_noise_sel_b1[1] ,\reg_noise_sel_c1[1] ,\reg_noise_sel_b1[0] ,\reg_noise_sel_c1[0] ,\reg_noise_sel_a0[1] ,\ff_reg_noise_sel_a1[1] ,\reg_noise_sel_b0[1] ,\reg_noise_sel_c0[1] ,\reg_noise_sel_d0[1] ,\reg_noise_sel_e0[1] ,\reg_volume_b0[3] ,\reg_volume_c0[3] ,\reg_volume_b0[2] ,\reg_volume_c0[2] ,\reg_volume_b0[1] ,\reg_volume_c0[1] ,\reg_volume_b0[0] ,\reg_volume_c0[0] ,\reg_volume_d0[2] ,\reg_volume_e0[2] ,\reg_volume_d0[1] ,\reg_volume_e0[1] ,\reg_volume_d0[0] ,\reg_volume_e0[0] ,\reg_volume_a0[2] ,\reg_volume_a0[1] ,\reg_volume_a0[0] ,\reg_volume_a0[3] ,\reg_volume_d0[3] ,\reg_volume_e0[3] ,\ff_reg_volume_b1[3] ,\ff_reg_volume_c1[3] ,\ff_reg_volume_b1[2] ,\ff_reg_volume_c1[2] ,\ff_reg_volume_b1[1] ,\ff_reg_volume_c1[1] ,\ff_reg_volume_b1[0] ,\ff_reg_volume_c1[0] ,\ff_reg_volume_d1[3] ,\ff_reg_volume_e1[3] ,\ff_reg_volume_d1[2] ,\ff_reg_volume_e1[2] ,\ff_reg_volume_d1[1] ,\ff_reg_volume_e1[1] ,\ff_reg_volume_a1[3] ,\ff_reg_volume_a1[2] ,\ff_reg_volume_a1[1] ,\ff_reg_volume_a1[0] ,\ff_reg_volume_d1[0] ,\ff_reg_volume_e1[0] ,ff_sram_ce1,ff_sram_q_en,\ff_active[2] ,\ff_active[1] ,\ff_active[0] ,\ff_left_out[10] ,\ff_left_out[9] ,\ff_left_out[8] ,\ff_left_out[7] ,\ff_left_out[6] ,\ff_left_out[5] ,\ff_left_out[4] ,\ff_left_out[3] ,\ff_left_out[2] ,\ff_left_out[1] ,\ff_left_out[0] ,\ff_right_out[11] ,\ff_right_out[10] ,\ff_right_out[9] ,\ff_right_out[8] ,\ff_right_out[7] ,\ff_right_out[6] ,\ff_right_out[5] ,\ff_right_out[4] ,\ff_right_out[3] ,\ff_right_out[2] ,\ff_right_out[1] ,\ff_right_out[0] ,\ff_left_out[11] ,\timer1_address[1]_3 ,\timer1_address[0]_3 ,\timer1_address[1] ,\w_sram_a0[4] ,\w_sram_a0[3] ,\w_sram_a1[4] ,\w_sram_a1[3] ,\w_sram_a1[2] ,\w_sram_a1[1] ,\w_sram_a1[0] ,\timer1_address[1]_11 ,\timer1_address[0] ,\timer1_address[0]_11 ,o,o_603,o_607,\w_state_out[1] ,\w_state_out[2] ,\w_state_out[0] ,o_15,o_17,o_39,o_41,o_43,o_47,o_49,o_51,o_83,o_85,o_87,o_89,\w_state_out[0]_5 ,\counter_out[19] ,\counter_out[19]_37 ,\counter_out[19]_39 ,\counter_out[19]_41 ,o_15_0,o_25,o_27,o_89_1,o_91,o_93,o_95,\wave_address_out[3] ,\wave_address_out[4] ,\wave_address_out[5] ,\frequency_count_out[9] ,\wave_address_out[5]_7 ,\wave_address_out[6] ,\wave_address_out[0] ,\wave_address_out[0]_15 ,ram_array,ram_array_4_DO1,ram_array_4_DO2,ram_array_4_DO3,ram_array_4_DO4,ram_array_4_DO5,ram_array_4_DO6,ram_array_4_DO7,ram_array_5,ram_array_4_DO1_0,ram_array_4_DO2_0,ram_array_4_DO3_0,ram_array_4_DO4_0,ram_array_4_DO5_0,ram_array_4_DO6_0,ram_array_4_DO7_0,\ff_noise[17] ,\ff_noise[17]_3 ,\ff_noise[17]_3_2 ,\ff_noise[17]_3_3 );
input \sram_id[2] ;
input clk_3;
input n84;
input \sram_id[1] ;
input \sram_id[0] ;
input sram_ce0;
input sram_ce1;
input \sram_a[6] ;
input \sram_a[5] ;
input \sram_a[4] ;
input \sram_a[3] ;
input \sram_a[2] ;
input \sram_a[1] ;
input \sram_a[0] ;
input \sram_d[7] ;
input \sram_d[6] ;
input \sram_d[5] ;
input \sram_d[4] ;
input \sram_d[3] ;
input \sram_d[2] ;
input \sram_d[1] ;
input \sram_d[0] ;
input sram_we;
input sram_oe;
input \reg_timer1_channel[3] ;
input \reg_wave_length_e0[1] ;
input \ff_reg_enable_c1[0] ;
input \ff_reg_enable_d1[1] ;
input \reg_wave_length_e0[0] ;
input \ff_reg_enable_d1[0] ;
input \ff_reg_enable_b1[0] ;
input \ff_reg_enable_e1[0] ;
input \ff_reg_enable_a1[0] ;
input \ff_reg_enable_a1[1] ;
input \ff_reg_enable_b1[1] ;
input \ff_reg_enable_e1[1] ;
input \ff_reg_enable_c1[1] ;
input \reg_enable_a0[0] ;
input \reg_enable_b0[0] ;
input \reg_enable_a0[1] ;
input \reg_enable_b0[1] ;
input \ff_reg_wave_length_e1[1] ;
input ff_reg_clone_wave_e1;
input \ff_reg_wave_length_e1[0] ;
input \reg_enable_e0[0] ;
input \reg_enable_c0[0] ;
input \reg_enable_d0[0] ;
input \reg_enable_e0[1] ;
input \reg_enable_c0[1] ;
input \reg_enable_d0[1] ;
input reg_wts_enable;
input ch_d0_key_off;
input ch_a0_key_on;
input ch_b0_key_release;
input ch_c0_key_release;
input ch_d0_key_release;
input ch_a0_key_off;
input ch_e0_key_off;
input ch_b0_key_off;
input ch_c0_key_off;
input ch_b0_key_on;
input ch_c0_key_on;
input ch_d0_key_on;
input ch_e0_key_on;
input \reg_dr_a0[7] ;
input \reg_dr_c0[7] ;
input \reg_sr_a0[7] ;
input \reg_sr_d0[5] ;
input \reg_sr_e0[5] ;
input \reg_dr_a0[5] ;
input \reg_rr_a0[5] ;
input \reg_rr_a0[4] ;
input \reg_dr_d0[4] ;
input \reg_sr_a0[4] ;
input \reg_sr_c0[4] ;
input \reg_dr_d0[3] ;
input \reg_dr_e0[3] ;
input \reg_rr_a0[3] ;
input \reg_dr_a0[2] ;
input \reg_dr_c0[2] ;
input \reg_rr_d0[2] ;
input \reg_ar_b0[6] ;
input \reg_ar_c0[6] ;
input \reg_ar_a0[6] ;
input \reg_ar_e0[6] ;
input \reg_ar_a0[5] ;
input \reg_ar_e0[5] ;
input \reg_ar_b0[5] ;
input \reg_ar_c0[5] ;
input \reg_ar_a0[4] ;
input \reg_ar_e0[4] ;
input \reg_ar_b0[4] ;
input \reg_ar_c0[4] ;
input \reg_dr_a0[1] ;
input \reg_dr_c0[1] ;
input \reg_rr_a0[1] ;
input ch_e0_key_release;
input ch_a0_key_release;
input \reg_sl_a0[1] ;
input \reg_sl_a0[4] ;
input \reg_sl_a0[0] ;
input \reg_sl_a0[3] ;
input \reg_sl_a0[2] ;
input \reg_sl_a0[5] ;
input \reg_sr_d0[7] ;
input \reg_sr_e0[7] ;
input \reg_sr_b0[7] ;
input \reg_sr_c0[7] ;
input \reg_ar_a0[7] ;
input \reg_ar_e0[7] ;
input \reg_ar_b0[7] ;
input \reg_ar_c0[7] ;
input \reg_rr_d0[7] ;
input \reg_rr_e0[7] ;
input \reg_dr_a0[0] ;
input \reg_dr_c0[0] ;
input \reg_rr_a0[0] ;
input \reg_sr_a0[6] ;
input \reg_sr_c0[6] ;
input \reg_dr_a0[6] ;
input \reg_rr_a0[6] ;
input \reg_dr_d0[5] ;
input \reg_dr_e0[5] ;
input \reg_dr_b0[5] ;
input \reg_dr_c0[5] ;
input \reg_rr_b0[5] ;
input \reg_rr_c0[5] ;
input \reg_rr_d0[5] ;
input \reg_rr_e0[5] ;
input \reg_rr_d0[4] ;
input \reg_rr_e0[4] ;
input \reg_rr_b0[4] ;
input \reg_rr_c0[4] ;
input \reg_dr_a0[4] ;
input \reg_dr_e0[4] ;
input \reg_dr_b0[4] ;
input \reg_dr_c0[4] ;
input \reg_sr_d0[3] ;
input \reg_sr_e0[3] ;
input \reg_rr_b0[3] ;
input \reg_rr_c0[3] ;
input \reg_rr_d0[3] ;
input \reg_rr_e0[3] ;
input \reg_ar_b0[3] ;
input \reg_ar_c0[3] ;
input \reg_ar_a0[3] ;
input \reg_ar_e0[3] ;
input \reg_sr_b0[2] ;
input \reg_rr_a0[2] ;
input \reg_rr_e0[2] ;
input \reg_rr_b0[2] ;
input \reg_rr_c0[2] ;
input \reg_ar_b0[2] ;
input \reg_ar_c0[2] ;
input \reg_ar_a0[2] ;
input \reg_ar_e0[2] ;
input \reg_sr_b0[1] ;
input \reg_rr_d0[1] ;
input \reg_rr_e0[1] ;
input \reg_rr_b0[1] ;
input \reg_rr_c0[1] ;
input \reg_ar_b0[1] ;
input \reg_ar_c0[1] ;
input \reg_ar_a0[1] ;
input \reg_ar_e0[1] ;
input \reg_ar_b0[0] ;
input \reg_ar_c0[0] ;
input \reg_ar_a0[0] ;
input \reg_ar_e0[0] ;
input \reg_sl_d0[1] ;
input \reg_sl_e0[1] ;
input \reg_sl_b0[1] ;
input \reg_sl_c0[1] ;
input \reg_sl_d0[4] ;
input \reg_sl_e0[4] ;
input \reg_sl_b0[4] ;
input \reg_sl_c0[4] ;
input \reg_sl_d0[0] ;
input \reg_sl_e0[0] ;
input \reg_sl_b0[0] ;
input \reg_sl_c0[0] ;
input \reg_sl_b0[3] ;
input \reg_sl_c0[3] ;
input \reg_sl_d0[3] ;
input \reg_sl_e0[3] ;
input \reg_sl_b0[2] ;
input \reg_sl_c0[2] ;
input \reg_sl_d0[2] ;
input \reg_sl_e0[2] ;
input \reg_sl_d0[5] ;
input \reg_sl_e0[5] ;
input \reg_sl_b0[5] ;
input \reg_sl_c0[5] ;
input \reg_sr_b0[0] ;
input \reg_rr_d0[0] ;
input \reg_rr_e0[0] ;
input \reg_rr_b0[0] ;
input \reg_rr_c0[0] ;
input \reg_dr_d0[6] ;
input \reg_dr_e0[6] ;
input \reg_dr_b0[6] ;
input \reg_dr_c0[6] ;
input \reg_rr_b0[6] ;
input \reg_rr_c0[6] ;
input \reg_rr_d0[6] ;
input \reg_rr_e0[6] ;
input \reg_sr_d0[2] ;
input \reg_sr_e0[2] ;
input \reg_sr_d0[1] ;
input \reg_sr_e0[1] ;
input \reg_sr_d0[0] ;
input \reg_sr_e0[0] ;
input \reg_dr_e0[7] ;
input \reg_dr_d0[7] ;
input \reg_dr_b0[7] ;
input \reg_sr_b0[5] ;
input \reg_sr_a0[5] ;
input \reg_sr_c0[5] ;
input \reg_sr_b0[4] ;
input \reg_sr_d0[4] ;
input \reg_sr_e0[4] ;
input \reg_dr_b0[3] ;
input \reg_dr_a0[3] ;
input \reg_dr_c0[3] ;
input \reg_dr_b0[2] ;
input \reg_dr_d0[2] ;
input \reg_dr_e0[2] ;
input \reg_sr_a0[2] ;
input \reg_sr_c0[2] ;
input \reg_dr_b0[1] ;
input \reg_dr_d0[1] ;
input \reg_dr_e0[1] ;
input \reg_sr_a0[1] ;
input \reg_sr_c0[1] ;
input \reg_rr_a0[7] ;
input \reg_rr_b0[7] ;
input \reg_rr_c0[7] ;
input \reg_dr_b0[0] ;
input \reg_dr_d0[0] ;
input \reg_dr_e0[0] ;
input \reg_sr_a0[0] ;
input \reg_sr_c0[0] ;
input \reg_sr_b0[6] ;
input \reg_sr_d0[6] ;
input \reg_sr_e0[6] ;
input \reg_sr_a0[3] ;
input \reg_sr_b0[3] ;
input \reg_sr_c0[3] ;
input ff_ch_d1_key_on;
input ff_reg_clone_key_d1;
input \ff_reg_ar_a1[5] ;
input ff_reg_clone_adsr_a1;
input \ff_reg_ar_d1[5] ;
input \ff_reg_ar_a1[4] ;
input \ff_reg_ar_d1[4] ;
input \ff_reg_ar_a1[3] ;
input \ff_reg_ar_d1[3] ;
input \ff_reg_ar_a1[2] ;
input \ff_reg_ar_d1[2] ;
input \ff_reg_ar_a1[1] ;
input \ff_reg_ar_d1[1] ;
input \ff_reg_ar_a1[0] ;
input \ff_reg_ar_d1[0] ;
input ff_ch_a1_key_off;
input ff_reg_clone_key_a1;
input ff_ch_e1_key_on;
input ff_reg_clone_key_e1;
input ff_ch_b1_key_on;
input ff_reg_clone_key_b1;
input ff_ch_c1_key_on;
input ff_reg_clone_key_c1;
input \ff_reg_sr_a1[5] ;
input \ff_reg_sr_a1[2] ;
input \ff_reg_ar_a1[7] ;
input \ff_reg_ar_d1[7] ;
input \ff_reg_ar_a1[6] ;
input \ff_reg_ar_d1[6] ;
input ff_reg_clone_adsr_d1;
input \ff_reg_ar_e1[5] ;
input ff_reg_clone_adsr_e1;
input \ff_reg_ar_e1[4] ;
input \ff_reg_ar_e1[3] ;
input \ff_reg_ar_e1[2] ;
input \ff_reg_ar_e1[1] ;
input \ff_reg_ar_e1[0] ;
input \ff_reg_rr_a1[0] ;
input \ff_reg_dr_a1[0] ;
input \ff_reg_sr_a1[1] ;
input \ff_reg_sr_a1[7] ;
input \ff_reg_sr_a1[4] ;
input \ff_reg_sr_a1[3] ;
input \ff_reg_rr_a1[2] ;
input \ff_reg_ar_e1[7] ;
input \ff_reg_ar_e1[6] ;
input \ff_reg_sr_a1[0] ;
input ff_ch_a1_key_release;
input \ff_reg_sl_a1[5] ;
input \ff_reg_sr_a1[6] ;
input \ff_reg_rr_a1[6] ;
input \ff_reg_dr_a1[7] ;
input \ff_reg_rr_a1[7] ;
input \ff_reg_dr_a1[6] ;
input \ff_reg_rr_a1[5] ;
input \ff_reg_dr_a1[5] ;
input \ff_reg_rr_a1[4] ;
input \ff_reg_dr_a1[4] ;
input \ff_reg_dr_a1[3] ;
input \ff_reg_rr_a1[3] ;
input \ff_reg_sl_a1[1] ;
input \ff_reg_sl_a1[2] ;
input \ff_reg_sl_a1[4] ;
input \ff_reg_rr_a1[1] ;
input \ff_reg_dr_a1[1] ;
input \ff_reg_dr_a1[2] ;
input \ff_reg_sl_a1[0] ;
input \ff_reg_sl_a1[3] ;
input \reg_dr_d1[7] ;
input \reg_dr_e1[7] ;
input \reg_dr_d1[6] ;
input \reg_dr_e1[6] ;
input \reg_dr_d1[5] ;
input \reg_dr_e1[5] ;
input \reg_dr_d1[4] ;
input \reg_dr_e1[4] ;
input \reg_dr_d1[3] ;
input \reg_dr_e1[3] ;
input \reg_dr_d1[2] ;
input \reg_dr_e1[2] ;
input \reg_dr_d1[1] ;
input \reg_dr_e1[1] ;
input \reg_dr_d1[0] ;
input \reg_dr_e1[0] ;
input \reg_dr_b1[7] ;
input \reg_dr_c1[7] ;
input \reg_dr_b1[6] ;
input \reg_dr_c1[6] ;
input \reg_dr_b1[5] ;
input \reg_dr_c1[5] ;
input \reg_dr_b1[4] ;
input \reg_dr_c1[4] ;
input \reg_dr_b1[3] ;
input \reg_dr_c1[3] ;
input \reg_dr_b1[2] ;
input \reg_dr_c1[2] ;
input \reg_dr_b1[1] ;
input \reg_dr_c1[1] ;
input \reg_dr_b1[0] ;
input \reg_dr_c1[0] ;
input \reg_sr_d1[7] ;
input \reg_sr_e1[7] ;
input \reg_sr_d1[6] ;
input \reg_sr_e1[6] ;
input \reg_sr_d1[5] ;
input \reg_sr_e1[5] ;
input \reg_sr_d1[4] ;
input \reg_sr_e1[4] ;
input \reg_sr_d1[3] ;
input \reg_sr_e1[3] ;
input \reg_sr_d1[2] ;
input \reg_sr_e1[2] ;
input \reg_sr_d1[1] ;
input \reg_sr_e1[1] ;
input \reg_sr_d1[0] ;
input \reg_sr_e1[0] ;
input \reg_sr_b1[7] ;
input \reg_sr_c1[7] ;
input \reg_sr_b1[6] ;
input \reg_sr_c1[6] ;
input \reg_sr_b1[5] ;
input \reg_sr_c1[5] ;
input \reg_sr_b1[4] ;
input \reg_sr_c1[4] ;
input \reg_sr_b1[3] ;
input \reg_sr_c1[3] ;
input \reg_sr_b1[2] ;
input \reg_sr_c1[2] ;
input \reg_sr_b1[1] ;
input \reg_sr_c1[1] ;
input \reg_sr_b1[0] ;
input \reg_sr_c1[0] ;
input \reg_rr_d1[7] ;
input \reg_rr_e1[7] ;
input \reg_rr_d1[6] ;
input \reg_rr_e1[6] ;
input \reg_rr_d1[5] ;
input \reg_rr_e1[5] ;
input \reg_rr_d1[4] ;
input \reg_rr_e1[4] ;
input \reg_rr_d1[3] ;
input \reg_rr_e1[3] ;
input \reg_rr_d1[2] ;
input \reg_rr_e1[2] ;
input \reg_rr_d1[1] ;
input \reg_rr_e1[1] ;
input \reg_rr_d1[0] ;
input \reg_rr_e1[0] ;
input \reg_rr_b1[7] ;
input \reg_rr_c1[7] ;
input \reg_rr_b1[6] ;
input \reg_rr_c1[6] ;
input \reg_rr_b1[5] ;
input \reg_rr_c1[5] ;
input \reg_rr_b1[4] ;
input \reg_rr_c1[4] ;
input \reg_rr_b1[3] ;
input \reg_rr_c1[3] ;
input \reg_rr_b1[2] ;
input \reg_rr_c1[2] ;
input \reg_rr_b1[1] ;
input \reg_rr_c1[1] ;
input \reg_rr_b1[0] ;
input \reg_rr_c1[0] ;
input \reg_sl_d1[5] ;
input \reg_sl_e1[5] ;
input \reg_sl_d1[4] ;
input \reg_sl_e1[4] ;
input \reg_sl_d1[3] ;
input \reg_sl_e1[3] ;
input \reg_sl_d1[2] ;
input \reg_sl_e1[2] ;
input \reg_sl_d1[1] ;
input \reg_sl_e1[1] ;
input \reg_sl_d1[0] ;
input \reg_sl_e1[0] ;
input \reg_sl_b1[5] ;
input \reg_sl_c1[5] ;
input \reg_sl_b1[4] ;
input \reg_sl_c1[4] ;
input \reg_sl_b1[3] ;
input \reg_sl_c1[3] ;
input \reg_sl_b1[2] ;
input \reg_sl_c1[2] ;
input \reg_sl_b1[1] ;
input \reg_sl_c1[1] ;
input \reg_sl_b1[0] ;
input \reg_sl_c1[0] ;
input ch_d1_key_release;
input ch_e1_key_release;
input ch_b1_key_release;
input ch_c1_key_release;
input ch_d1_key_off;
input ch_e1_key_off;
input ch_b1_key_off;
input ch_c1_key_off;
input \reg_ar_b1[7] ;
input \reg_ar_c1[7] ;
input \reg_ar_b1[6] ;
input \reg_ar_c1[6] ;
input \reg_ar_b1[5] ;
input \reg_ar_c1[5] ;
input \reg_ar_b1[4] ;
input \reg_ar_c1[4] ;
input \reg_ar_b1[3] ;
input \reg_ar_c1[3] ;
input \reg_ar_b1[2] ;
input \reg_ar_c1[2] ;
input \reg_ar_b1[1] ;
input \reg_ar_c1[1] ;
input \reg_ar_b1[0] ;
input \reg_ar_c1[0] ;
input \reg_wave_length_a0[1] ;
input \reg_wave_length_b0[1] ;
input \reg_wave_length_c0[1] ;
input \reg_wave_length_d0[1] ;
input \reg_wave_length_a0[0] ;
input \reg_wave_length_b0[0] ;
input \reg_wave_length_c0[0] ;
input \reg_wave_length_d0[0] ;
input \reg_frequency_count_a0[11] ;
input \reg_frequency_count_b0[11] ;
input \reg_frequency_count_c0[11] ;
input \reg_frequency_count_d0[11] ;
input \reg_frequency_count_a0[10] ;
input \reg_frequency_count_b0[10] ;
input \reg_frequency_count_c0[10] ;
input \reg_frequency_count_d0[10] ;
input \reg_frequency_count_a0[9] ;
input \reg_frequency_count_b0[9] ;
input \reg_frequency_count_c0[9] ;
input \reg_frequency_count_d0[9] ;
input \reg_frequency_count_a0[8] ;
input \reg_frequency_count_b0[8] ;
input \reg_frequency_count_c0[8] ;
input \reg_frequency_count_d0[8] ;
input \reg_frequency_count_a0[7] ;
input \reg_frequency_count_b0[7] ;
input \reg_frequency_count_c0[7] ;
input \reg_frequency_count_d0[7] ;
input \reg_frequency_count_a0[6] ;
input \reg_frequency_count_b0[6] ;
input \reg_frequency_count_c0[6] ;
input \reg_frequency_count_d0[6] ;
input \reg_frequency_count_a0[5] ;
input \reg_frequency_count_b0[5] ;
input \reg_frequency_count_c0[5] ;
input \reg_frequency_count_d0[5] ;
input \reg_frequency_count_a0[4] ;
input \reg_frequency_count_b0[4] ;
input \reg_frequency_count_c0[4] ;
input \reg_frequency_count_d0[4] ;
input \reg_frequency_count_a0[3] ;
input \reg_frequency_count_b0[3] ;
input \reg_frequency_count_c0[3] ;
input \reg_frequency_count_d0[3] ;
input \reg_frequency_count_a0[2] ;
input \reg_frequency_count_b0[2] ;
input \reg_frequency_count_c0[2] ;
input \reg_frequency_count_d0[2] ;
input \reg_frequency_count_a0[1] ;
input \reg_frequency_count_b0[1] ;
input \reg_frequency_count_c0[1] ;
input \reg_frequency_count_d0[1] ;
input \reg_frequency_count_a0[0] ;
input \reg_frequency_count_b0[0] ;
input \reg_frequency_count_c0[0] ;
input \reg_frequency_count_d0[0] ;
input \reg_frequency_count_e0[11] ;
input \reg_frequency_count_e0[10] ;
input \reg_frequency_count_e0[8] ;
input \reg_frequency_count_e0[6] ;
input \reg_frequency_count_e0[5] ;
input \reg_frequency_count_e0[4] ;
input \reg_frequency_count_e0[3] ;
input \reg_frequency_count_e0[2] ;
input \reg_frequency_count_e0[1] ;
input \reg_frequency_count_e0[0] ;
input \reg_frequency_count_e0[9] ;
input \reg_frequency_count_e0[7] ;
input \reg_wave_length_a1[1] ;
input \reg_wave_length_b1[1] ;
input \reg_wave_length_c1[1] ;
input \reg_wave_length_d1[1] ;
input \reg_wave_length_a1[0] ;
input \reg_wave_length_b1[0] ;
input \reg_wave_length_c1[0] ;
input \reg_wave_length_d1[0] ;
input \reg_frequency_count_a1[11] ;
input \reg_frequency_count_b1[11] ;
input \reg_frequency_count_c1[11] ;
input \reg_frequency_count_d1[11] ;
input \reg_frequency_count_a1[10] ;
input \reg_frequency_count_b1[10] ;
input \reg_frequency_count_c1[10] ;
input \reg_frequency_count_d1[10] ;
input \reg_frequency_count_a1[9] ;
input \reg_frequency_count_b1[9] ;
input \reg_frequency_count_c1[9] ;
input \reg_frequency_count_d1[9] ;
input \reg_frequency_count_a1[8] ;
input \reg_frequency_count_b1[8] ;
input \reg_frequency_count_c1[8] ;
input \reg_frequency_count_d1[8] ;
input \reg_frequency_count_a1[7] ;
input \reg_frequency_count_b1[7] ;
input \reg_frequency_count_c1[7] ;
input \reg_frequency_count_d1[7] ;
input \reg_frequency_count_a1[6] ;
input \reg_frequency_count_b1[6] ;
input \reg_frequency_count_c1[6] ;
input \reg_frequency_count_d1[6] ;
input \reg_frequency_count_a1[5] ;
input \reg_frequency_count_b1[5] ;
input \reg_frequency_count_c1[5] ;
input \reg_frequency_count_d1[5] ;
input \reg_frequency_count_a1[4] ;
input \reg_frequency_count_b1[4] ;
input \reg_frequency_count_c1[4] ;
input \reg_frequency_count_d1[4] ;
input \reg_frequency_count_a1[3] ;
input \reg_frequency_count_b1[3] ;
input \reg_frequency_count_c1[3] ;
input \reg_frequency_count_d1[3] ;
input \reg_frequency_count_a1[2] ;
input \reg_frequency_count_b1[2] ;
input \reg_frequency_count_c1[2] ;
input \reg_frequency_count_d1[2] ;
input \reg_frequency_count_a1[1] ;
input \reg_frequency_count_b1[1] ;
input \reg_frequency_count_c1[1] ;
input \reg_frequency_count_d1[1] ;
input \reg_frequency_count_a1[0] ;
input \reg_frequency_count_b1[0] ;
input \reg_frequency_count_c1[0] ;
input \reg_frequency_count_d1[0] ;
input ff_ch_a1_key_on;
input \ff_reg_frequency_count_e1[11] ;
input ff_reg_clone_frequency_e1;
input \ff_reg_frequency_count_e1[10] ;
input \ff_reg_frequency_count_e1[9] ;
input \ff_reg_frequency_count_e1[8] ;
input \ff_reg_frequency_count_e1[7] ;
input \ff_reg_frequency_count_e1[6] ;
input \ff_reg_frequency_count_e1[5] ;
input \ff_reg_frequency_count_e1[4] ;
input \ff_reg_frequency_count_e1[3] ;
input \ff_reg_frequency_count_e1[2] ;
input \ff_reg_frequency_count_e1[1] ;
input \ff_reg_frequency_count_e1[0] ;
input reg_noise_enable_a0;
input reg_noise_enable_d0;
input reg_noise_enable_e0;
input reg_noise_enable_b0;
input reg_noise_enable_c0;
input ff_reg_noise_enable_a1;
input ff_reg_noise_enable_d1;
input ff_reg_noise_enable_e1;
input ff_reg_noise_enable_b1;
input ff_reg_noise_enable_c1;
input \reg_noise_sel_d0[0] ;
input \reg_noise_sel_e0[0] ;
input \ff_reg_noise_sel_a1[0] ;
input \reg_noise_sel_a0[0] ;
input ff_reg_clone_noise_a1;
input \reg_noise_sel_b0[0] ;
input \reg_noise_sel_c0[0] ;
input \reg_noise_frequency0[1] ;
input \reg_noise_frequency0[2] ;
input \reg_noise_frequency0[3] ;
input \reg_noise_frequency0[4] ;
input \reg_noise_frequency0[0] ;
input \reg_noise_frequency1[1] ;
input \reg_noise_frequency1[2] ;
input \reg_noise_frequency1[3] ;
input \reg_noise_frequency1[4] ;
input \reg_noise_frequency1[0] ;
input \reg_noise_frequency2[1] ;
input \reg_noise_frequency2[2] ;
input \reg_noise_frequency2[3] ;
input \reg_noise_frequency2[4] ;
input \reg_noise_frequency2[0] ;
input \reg_noise_frequency3[1] ;
input \reg_noise_frequency3[2] ;
input \reg_noise_frequency3[3] ;
input \reg_noise_frequency3[4] ;
input \reg_noise_frequency3[0] ;
input \reg_noise_sel_d1[1] ;
input \reg_noise_sel_e1[1] ;
input \reg_noise_sel_d1[0] ;
input \reg_noise_sel_e1[0] ;
input \reg_noise_sel_b1[1] ;
input \reg_noise_sel_c1[1] ;
input \reg_noise_sel_b1[0] ;
input \reg_noise_sel_c1[0] ;
input \reg_noise_sel_a0[1] ;
input \ff_reg_noise_sel_a1[1] ;
input \reg_noise_sel_b0[1] ;
input \reg_noise_sel_c0[1] ;
input \reg_noise_sel_d0[1] ;
input \reg_noise_sel_e0[1] ;
input \reg_volume_b0[3] ;
input \reg_volume_c0[3] ;
input \reg_volume_b0[2] ;
input \reg_volume_c0[2] ;
input \reg_volume_b0[1] ;
input \reg_volume_c0[1] ;
input \reg_volume_b0[0] ;
input \reg_volume_c0[0] ;
input \reg_volume_d0[2] ;
input \reg_volume_e0[2] ;
input \reg_volume_d0[1] ;
input \reg_volume_e0[1] ;
input \reg_volume_d0[0] ;
input \reg_volume_e0[0] ;
input \reg_volume_a0[2] ;
input \reg_volume_a0[1] ;
input \reg_volume_a0[0] ;
input \reg_volume_a0[3] ;
input \reg_volume_d0[3] ;
input \reg_volume_e0[3] ;
input \ff_reg_volume_b1[3] ;
input \ff_reg_volume_c1[3] ;
input \ff_reg_volume_b1[2] ;
input \ff_reg_volume_c1[2] ;
input \ff_reg_volume_b1[1] ;
input \ff_reg_volume_c1[1] ;
input \ff_reg_volume_b1[0] ;
input \ff_reg_volume_c1[0] ;
input \ff_reg_volume_d1[3] ;
input \ff_reg_volume_e1[3] ;
input \ff_reg_volume_d1[2] ;
input \ff_reg_volume_e1[2] ;
input \ff_reg_volume_d1[1] ;
input \ff_reg_volume_e1[1] ;
input \ff_reg_volume_a1[3] ;
input \ff_reg_volume_a1[2] ;
input \ff_reg_volume_a1[1] ;
input \ff_reg_volume_a1[0] ;
input \ff_reg_volume_d1[0] ;
input \ff_reg_volume_e1[0] ;
output ff_sram_ce1;
output ff_sram_q_en;
output \ff_active[2] ;
output \ff_active[1] ;
output \ff_active[0] ;
output \ff_left_out[10] ;
output \ff_left_out[9] ;
output \ff_left_out[8] ;
output \ff_left_out[7] ;
output \ff_left_out[6] ;
output \ff_left_out[5] ;
output \ff_left_out[4] ;
output \ff_left_out[3] ;
output \ff_left_out[2] ;
output \ff_left_out[1] ;
output \ff_left_out[0] ;
output \ff_right_out[11] ;
output \ff_right_out[10] ;
output \ff_right_out[9] ;
output \ff_right_out[8] ;
output \ff_right_out[7] ;
output \ff_right_out[6] ;
output \ff_right_out[5] ;
output \ff_right_out[4] ;
output \ff_right_out[3] ;
output \ff_right_out[2] ;
output \ff_right_out[1] ;
output \ff_right_out[0] ;
output \ff_left_out[11] ;
output \timer1_address[1]_3 ;
output \timer1_address[0]_3 ;
output \timer1_address[1] ;
output \w_sram_a0[4] ;
output \w_sram_a0[3] ;
output \w_sram_a1[4] ;
output \w_sram_a1[3] ;
output \w_sram_a1[2] ;
output \w_sram_a1[1] ;
output \w_sram_a1[0] ;
output \timer1_address[1]_11 ;
output \timer1_address[0] ;
output \timer1_address[0]_11 ;
output o;
output o_603;
output o_607;
output \w_state_out[1] ;
output \w_state_out[2] ;
output \w_state_out[0] ;
output o_15;
output o_17;
output o_39;
output o_41;
output o_43;
output o_47;
output o_49;
output o_51;
output o_83;
output o_85;
output o_87;
output o_89;
output \w_state_out[0]_5 ;
output \counter_out[19] ;
output \counter_out[19]_37 ;
output \counter_out[19]_39 ;
output \counter_out[19]_41 ;
output o_15_0;
output o_25;
output o_27;
output o_89_1;
output o_91;
output o_93;
output o_95;
output \wave_address_out[3] ;
output \wave_address_out[4] ;
output \wave_address_out[5] ;
output \frequency_count_out[9] ;
output \wave_address_out[5]_7 ;
output \wave_address_out[6] ;
output \wave_address_out[0] ;
output \wave_address_out[0]_15 ;
output ram_array;
output ram_array_4_DO1;
output ram_array_4_DO2;
output ram_array_4_DO3;
output ram_array_4_DO4;
output ram_array_4_DO5;
output ram_array_4_DO6;
output ram_array_4_DO7;
output ram_array_5;
output ram_array_4_DO1_0;
output ram_array_4_DO2_0;
output ram_array_4_DO3_0;
output ram_array_4_DO4_0;
output ram_array_4_DO5_0;
output ram_array_4_DO6_0;
output ram_array_4_DO7_0;
output \ff_noise[17] ;
output \ff_noise[17]_3 ;
output \ff_noise[17]_3_2 ;
output \ff_noise[17]_3_3 ;
wire VCC;
wire \ff_sram_id[2] ;
wire \ff_sram_id[1] ;
wire \ff_sram_id[0] ;
wire ff_sram_ce0;
wire ff_sram_ce1;
wire ff_sram_q_en;
wire \ff_sram_a[6] ;
wire \ff_sram_a[5] ;
wire \ff_sram_a[4] ;
wire \ff_sram_a[3] ;
wire \ff_sram_a[2] ;
wire \ff_sram_a[1] ;
wire \ff_sram_a[0] ;
wire \ff_sram_d[7] ;
wire \ff_sram_d[6] ;
wire \ff_sram_d[5] ;
wire \ff_sram_d[4] ;
wire \ff_sram_d[3] ;
wire \ff_sram_d[2] ;
wire \ff_sram_d[1] ;
wire \ff_sram_d[0] ;
wire \ff_active[2] ;
wire \ff_active[1] ;
wire \ff_active[0] ;
wire \ff_left_integ[11] ;
wire \ff_left_integ[10] ;
wire \ff_left_integ[9] ;
wire \ff_left_integ[8] ;
wire \ff_left_integ[7] ;
wire \ff_left_integ[6] ;
wire \ff_left_integ[5] ;
wire \ff_left_integ[4] ;
wire \ff_left_integ[3] ;
wire \ff_left_integ[2] ;
wire \ff_left_integ[1] ;
wire \ff_left_integ[0] ;
wire \ff_right_integ[11] ;
wire \ff_right_integ[10] ;
wire \ff_right_integ[9] ;
wire \ff_right_integ[8] ;
wire \ff_right_integ[7] ;
wire \ff_right_integ[6] ;
wire \ff_right_integ[5] ;
wire \ff_right_integ[4] ;
wire \ff_right_integ[3] ;
wire \ff_right_integ[2] ;
wire \ff_right_integ[1] ;
wire \ff_right_integ[0] ;
wire \ff_left_out[10] ;
wire \ff_left_out[9] ;
wire \ff_left_out[8] ;
wire \ff_left_out[7] ;
wire \ff_left_out[6] ;
wire \ff_left_out[5] ;
wire \ff_left_out[4] ;
wire \ff_left_out[3] ;
wire \ff_left_out[2] ;
wire \ff_left_out[1] ;
wire \ff_left_out[0] ;
wire \ff_right_out[11] ;
wire \ff_right_out[10] ;
wire \ff_right_out[9] ;
wire \ff_right_out[8] ;
wire \ff_right_out[7] ;
wire \ff_right_out[6] ;
wire \ff_right_out[5] ;
wire \ff_right_out[4] ;
wire \ff_right_out[3] ;
wire \ff_right_out[2] ;
wire \ff_right_out[1] ;
wire \ff_right_out[0] ;
wire \ff_left_out[11] ;
wire ff_sram_we_5;
wire ff_sram_oe_5;
wire n324;
wire n324_1_COUT;
wire n323;
wire n323_1_COUT;
wire n322;
wire n322_1_COUT;
wire n321;
wire n321_1_COUT;
wire n320;
wire n320_1_COUT;
wire n319;
wire n319_1_COUT;
wire n318;
wire n318_1_COUT;
wire n317;
wire n317_1_COUT;
wire n316;
wire n316_1_COUT;
wire n315;
wire n315_1_COUT;
wire n314;
wire n314_1_COUT;
wire n313;
wire n313_1_COUT;
wire n324_4;
wire n324_3_COUT;
wire n323_4;
wire n323_3_COUT;
wire n322_4;
wire n322_3_COUT;
wire n321_4;
wire n321_3_COUT;
wire n320_4;
wire n320_3_COUT;
wire n319_4;
wire n319_3_COUT;
wire n318_4;
wire n318_3_COUT;
wire n317_4;
wire n317_3_COUT;
wire n316_4;
wire n316_3_COUT;
wire n315_4;
wire n315_3_COUT;
wire n314_4;
wire n314_3_COUT;
wire n313_4;
wire n313_3_COUT;
wire n337;
wire n337_1_COUT;
wire n336;
wire n336_1_COUT;
wire n335;
wire n335_1_COUT;
wire n334;
wire n334_1_COUT;
wire n333;
wire n333_1_COUT;
wire n332;
wire n332_1_COUT;
wire n331;
wire n331_1_COUT;
wire n330;
wire n330_1_COUT;
wire n329;
wire n329_1_COUT;
wire n328;
wire n328_1_COUT;
wire n327;
wire n327_1_COUT;
wire n326;
wire n326_1_COUT;
wire n337_4;
wire n337_3_COUT;
wire n336_4;
wire n336_3_COUT;
wire n335_4;
wire n335_3_COUT;
wire n334_4;
wire n334_3_COUT;
wire n333_4;
wire n333_3_COUT;
wire n332_4;
wire n332_3_COUT;
wire n331_4;
wire n331_3_COUT;
wire n330_4;
wire n330_3_COUT;
wire n329_4;
wire n329_3_COUT;
wire n328_4;
wire n328_3_COUT;
wire n327_4;
wire n327_3_COUT;
wire n326_4;
wire n326_3_COUT;
wire \timer1_address[1]_3 ;
wire \timer1_address[0]_3 ;
wire n71;
wire n118;
wire n311;
wire \w_sram_a0[8] ;
wire \w_sram_a0[6] ;
wire \w_sram_a0[5] ;
wire \w_sram_a0[4]_3 ;
wire \w_sram_a0[3]_3 ;
wire \w_sram_a0[2]_3 ;
wire \w_sram_a0[1]_3 ;
wire \w_sram_a0[0]_3 ;
wire \w_sram_a1[6] ;
wire \w_sram_a1[5] ;
wire \w_sram_a1[4]_3 ;
wire \w_sram_a1[3]_3 ;
wire \w_sram_a1[2]_3 ;
wire \w_sram_a1[1]_3 ;
wire \w_sram_a1[0]_3 ;
wire \w_right_channel1[0] ;
wire \w_right_channel1[1] ;
wire \w_right_channel1[2] ;
wire \w_right_channel1[3] ;
wire \w_right_channel1[4] ;
wire \w_right_channel1[5] ;
wire \w_right_channel1[6] ;
wire \w_right_channel1[7] ;
wire \w_left_channel1[0] ;
wire \w_left_channel1[1] ;
wire \w_left_channel1[2] ;
wire \w_left_channel1[3] ;
wire \w_left_channel1[4] ;
wire \w_left_channel1[5] ;
wire \w_left_channel1[6] ;
wire \w_left_channel1[7] ;
wire \w_right_channel0[0] ;
wire \w_right_channel0[1] ;
wire \w_right_channel0[2] ;
wire \w_right_channel0[3] ;
wire \w_right_channel0[4] ;
wire \w_right_channel0[5] ;
wire \w_right_channel0[6] ;
wire \w_right_channel0[7] ;
wire \w_left_channel0[0] ;
wire \w_left_channel0[1] ;
wire \w_left_channel0[2] ;
wire \w_left_channel0[3] ;
wire \w_left_channel0[4] ;
wire \w_left_channel0[5] ;
wire \w_left_channel0[6] ;
wire \w_left_channel0[7] ;
wire w_sram_we1;
wire w_sram_we0;
wire n113;
wire n112;
wire \timer1_address[1] ;
wire \timer1_address[1]_7 ;
wire \timer1_address[0]_5 ;
wire \timer1_address[0]_7 ;
wire \w_sram_a0[9] ;
wire \w_sram_a0[7] ;
wire \w_sram_a0[4] ;
wire \w_sram_a0[3] ;
wire \w_sram_a0[2] ;
wire \w_sram_a0[1] ;
wire \w_sram_a0[0] ;
wire \w_sram_a1[4] ;
wire \w_sram_a1[3] ;
wire \w_sram_a1[2] ;
wire \w_sram_a1[1] ;
wire \w_sram_a1[0] ;
wire \w_right_channel1[0]_7 ;
wire \w_left_channel1[0]_7 ;
wire \w_right_channel0[0]_7 ;
wire \w_left_channel0[0]_7 ;
wire \timer1_address[1]_11 ;
wire \timer1_address[0] ;
wire \timer1_address[0]_11 ;
wire \w_right_channel1[0]_9 ;
wire \w_right_channel1[0]_11 ;
wire \w_left_channel1[0]_9 ;
wire \w_left_channel1[0]_11 ;
wire \w_right_channel0[0]_9 ;
wire \w_left_channel0[0]_9 ;
wire \timer1_address[1]_13 ;
wire \timer1_address[0]_13 ;
wire \w_right_channel0[0]_15 ;
wire \w_right_channel0[0]_17 ;
wire \w_right_channel0[0]_19 ;
wire \w_left_channel0[0]_15 ;
wire \w_left_channel0[0]_17 ;
wire \w_left_channel0[0]_19 ;
wire n338;
wire n339;
wire n340;
wire n341;
wire n342;
wire n343;
wire n344;
wire n345;
wire n346;
wire n347;
wire n348;
wire n349;
wire n350;
wire n351;
wire n352;
wire n353;
wire n354;
wire n355;
wire n356;
wire n357;
wire n358;
wire n359;
wire n360;
wire n361;
wire \w_sram_a0[6]_7 ;
wire n53;
wire ff_sram_oe;
wire ff_sram_we;
wire \w_sram_a0[9]_7 ;
wire \w_sram_a0[7]_7 ;
wire \timer1_address[1]_15 ;
wire n406;
wire n394;
wire n114;
wire o;
wire o_603;
wire o_607;
wire \w_state_out[1] ;
wire \w_state_out[2] ;
wire \w_state_out[0] ;
wire o_15;
wire o_17;
wire o_39;
wire o_41;
wire o_43;
wire o_47;
wire o_49;
wire o_51;
wire o_83;
wire o_85;
wire o_87;
wire o_89;
wire \w_state_out[0]_5 ;
wire \counter_out[19] ;
wire \counter_out[19]_37 ;
wire \counter_out[19]_39 ;
wire \counter_out[19]_41 ;
wire o_15_0;
wire o_25;
wire o_27;
wire o_89_1;
wire o_91;
wire o_93;
wire o_95;
wire \ff_wave_address_e[6] ;
wire \ff_wave_address_e[4] ;
wire \ff_wave_address_e[3] ;
wire \ff_wave_address_e[2] ;
wire \ff_wave_address_e[1] ;
wire \ff_wave_address_e[0] ;
wire n3;
wire n3_7;
wire n3_15;
wire n3_19;
wire n3_21;
wire n3_23;
wire n3_25;
wire n3_27;
wire \wave_address_out[3] ;
wire \wave_address_out[4] ;
wire \wave_address_out[5] ;
wire \ff_wave_address_e[4]_3 ;
wire \ff_wave_address_e[3]_3 ;
wire \ff_wave_address_e[2]_3 ;
wire \ff_wave_address_e[1]_3 ;
wire \ff_wave_address_e[0]_3 ;
wire n3_9;
wire n3_11;
wire n3_19_295;
wire n3_21_296;
wire n3_23_297;
wire n3_25_298;
wire n3_27_299;
wire \frequency_count_out[9] ;
wire \wave_address_out[5]_7 ;
wire \wave_address_out[6] ;
wire \wave_address_out[0] ;
wire \wave_address_out[0]_15 ;
wire \ff_channel[7] ;
wire \ff_channel[6] ;
wire \ff_channel[5] ;
wire \ff_channel[4] ;
wire \ff_channel[3] ;
wire \ff_channel[2] ;
wire \ff_channel[1] ;
wire \ff_channel[0] ;
wire \ff_channel[7]_3 ;
wire \ff_channel[6]_3 ;
wire \ff_channel[5]_3 ;
wire \ff_channel[4]_3 ;
wire \ff_channel[3]_3 ;
wire \ff_channel[2]_3 ;
wire \ff_channel[1]_3 ;
wire \ff_channel[0]_3 ;
wire ram_array;
wire ram_array_4_DO1;
wire ram_array_4_DO2;
wire ram_array_4_DO3;
wire ram_array_4_DO4;
wire ram_array_4_DO5;
wire ram_array_4_DO6;
wire ram_array_4_DO7;
wire ram_array_5;
wire ram_array_4_DO1_0;
wire ram_array_4_DO2_0;
wire ram_array_4_DO3_0;
wire ram_array_4_DO4_0;
wire ram_array_4_DO5_0;
wire ram_array_4_DO6_0;
wire ram_array_4_DO7_0;
wire o_5;
wire o_7;
wire \ff_noise[17] ;
wire \ff_noise[17]_3 ;
wire \ff_noise[17]_3_2 ;
wire \ff_noise[17]_3_3 ;
wire o_9;
wire o_45_406;
wire o_51_405;
wire o_57_404;
wire o_15_407;
wire o_45_410;
wire o_51_409;
wire o_57_408;
wire GND;
VCC VCC_ins10141 (
.V(VCC) 
);
GSR VCC_ins10247 (
.GSRI(VCC) 
);
DFFCE \ff_sram_id[2]_ins11386  (
.D(\sram_id[2] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_id[2] ) 
);
DFFCE \ff_sram_id[1]_ins11387  (
.D(\sram_id[1] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_id[1] ) 
);
DFFCE \ff_sram_id[0]_ins11388  (
.D(\sram_id[0] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_id[0] ) 
);
DFFCE ff_sram_ce0_ins11389 (
.D(sram_ce0),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(ff_sram_ce0) 
);
DFFCE ff_sram_ce1_ins11390 (
.D(sram_ce1),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(ff_sram_ce1) 
);
DFFC ff_sram_q_en_ins11391 (
.D(n53),
.CLK(clk_3),
.CLEAR(n84),
.Q(ff_sram_q_en) 
);
DFFCE \ff_sram_a[6]_ins11392  (
.D(\sram_a[6] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_a[6] ) 
);
DFFCE \ff_sram_a[5]_ins11393  (
.D(\sram_a[5] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_a[5] ) 
);
DFFCE \ff_sram_a[4]_ins11394  (
.D(\sram_a[4] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_a[4] ) 
);
DFFCE \ff_sram_a[3]_ins11395  (
.D(\sram_a[3] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_a[3] ) 
);
DFFCE \ff_sram_a[2]_ins11396  (
.D(\sram_a[2] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_a[2] ) 
);
DFFCE \ff_sram_a[1]_ins11397  (
.D(\sram_a[1] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_a[1] ) 
);
DFFCE \ff_sram_a[0]_ins11398  (
.D(\sram_a[0] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_a[0] ) 
);
DFFCE \ff_sram_d[7]_ins11399  (
.D(\sram_d[7] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_d[7] ) 
);
DFFCE \ff_sram_d[6]_ins11400  (
.D(\sram_d[6] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_d[6] ) 
);
DFFCE \ff_sram_d[5]_ins11401  (
.D(\sram_d[5] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_d[5] ) 
);
DFFCE \ff_sram_d[4]_ins11402  (
.D(\sram_d[4] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_d[4] ) 
);
DFFCE \ff_sram_d[3]_ins11403  (
.D(\sram_d[3] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_d[3] ) 
);
DFFCE \ff_sram_d[2]_ins11404  (
.D(\sram_d[2] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_d[2] ) 
);
DFFCE \ff_sram_d[1]_ins11405  (
.D(\sram_d[1] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_d[1] ) 
);
DFFCE \ff_sram_d[0]_ins11406  (
.D(\sram_d[0] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_d[0] ) 
);
DFFC \ff_active[2]_ins11407  (
.D(n112),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_active[2] ) 
);
DFFC \ff_active[1]_ins11408  (
.D(n113),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_active[1] ) 
);
DFFC \ff_active[0]_ins11409  (
.D(n114),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_active[0] ) 
);
DFFC \ff_left_integ[11]_ins11410  (
.D(n338),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[11] ) 
);
DFFC \ff_left_integ[10]_ins11411  (
.D(n339),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[10] ) 
);
DFFC \ff_left_integ[9]_ins11412  (
.D(n340),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[9] ) 
);
DFFC \ff_left_integ[8]_ins11413  (
.D(n341),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[8] ) 
);
DFFC \ff_left_integ[7]_ins11414  (
.D(n342),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[7] ) 
);
DFFC \ff_left_integ[6]_ins11415  (
.D(n343),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[6] ) 
);
DFFC \ff_left_integ[5]_ins11416  (
.D(n344),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[5] ) 
);
DFFC \ff_left_integ[4]_ins11417  (
.D(n345),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[4] ) 
);
DFFC \ff_left_integ[3]_ins11418  (
.D(n346),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[3] ) 
);
DFFC \ff_left_integ[2]_ins11419  (
.D(n347),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[2] ) 
);
DFFC \ff_left_integ[1]_ins11420  (
.D(n348),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[1] ) 
);
DFFC \ff_left_integ[0]_ins11421  (
.D(n349),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[0] ) 
);
DFFC \ff_right_integ[11]_ins11422  (
.D(n350),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[11] ) 
);
DFFC \ff_right_integ[10]_ins11423  (
.D(n351),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[10] ) 
);
DFFC \ff_right_integ[9]_ins11424  (
.D(n352),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[9] ) 
);
DFFC \ff_right_integ[8]_ins11425  (
.D(n353),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[8] ) 
);
DFFC \ff_right_integ[7]_ins11426  (
.D(n354),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[7] ) 
);
DFFC \ff_right_integ[6]_ins11427  (
.D(n355),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[6] ) 
);
DFFC \ff_right_integ[5]_ins11428  (
.D(n356),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[5] ) 
);
DFFC \ff_right_integ[4]_ins11429  (
.D(n357),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[4] ) 
);
DFFC \ff_right_integ[3]_ins11430  (
.D(n358),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[3] ) 
);
DFFC \ff_right_integ[2]_ins11431  (
.D(n359),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[2] ) 
);
DFFC \ff_right_integ[1]_ins11432  (
.D(n360),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[1] ) 
);
DFFC \ff_right_integ[0]_ins11433  (
.D(n361),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[0] ) 
);
DFFCE \ff_left_out[10]_ins11434  (
.D(\ff_left_integ[10] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_left_out[10] ) 
);
DFFCE \ff_left_out[9]_ins11435  (
.D(\ff_left_integ[9] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_left_out[9] ) 
);
DFFCE \ff_left_out[8]_ins11436  (
.D(\ff_left_integ[8] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_left_out[8] ) 
);
DFFCE \ff_left_out[7]_ins11437  (
.D(\ff_left_integ[7] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_left_out[7] ) 
);
DFFCE \ff_left_out[6]_ins11438  (
.D(\ff_left_integ[6] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_left_out[6] ) 
);
DFFCE \ff_left_out[5]_ins11439  (
.D(\ff_left_integ[5] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_left_out[5] ) 
);
DFFCE \ff_left_out[4]_ins11440  (
.D(\ff_left_integ[4] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_left_out[4] ) 
);
DFFCE \ff_left_out[3]_ins11441  (
.D(\ff_left_integ[3] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_left_out[3] ) 
);
DFFCE \ff_left_out[2]_ins11442  (
.D(\ff_left_integ[2] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_left_out[2] ) 
);
DFFCE \ff_left_out[1]_ins11443  (
.D(\ff_left_integ[1] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_left_out[1] ) 
);
DFFCE \ff_left_out[0]_ins11444  (
.D(\ff_left_integ[0] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_left_out[0] ) 
);
DFFPE \ff_right_out[11]_ins11445  (
.D(n406),
.CLK(clk_3),
.CE(n311),
.PRESET(n84),
.Q(\ff_right_out[11] ) 
);
DFFCE \ff_right_out[10]_ins11447  (
.D(\ff_right_integ[10] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_right_out[10] ) 
);
DFFCE \ff_right_out[9]_ins11448  (
.D(\ff_right_integ[9] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_right_out[9] ) 
);
DFFCE \ff_right_out[8]_ins11449  (
.D(\ff_right_integ[8] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_right_out[8] ) 
);
DFFCE \ff_right_out[7]_ins11450  (
.D(\ff_right_integ[7] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_right_out[7] ) 
);
DFFCE \ff_right_out[6]_ins11451  (
.D(\ff_right_integ[6] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_right_out[6] ) 
);
DFFCE \ff_right_out[5]_ins11452  (
.D(\ff_right_integ[5] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_right_out[5] ) 
);
DFFCE \ff_right_out[4]_ins11453  (
.D(\ff_right_integ[4] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_right_out[4] ) 
);
DFFCE \ff_right_out[3]_ins11454  (
.D(\ff_right_integ[3] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_right_out[3] ) 
);
DFFCE \ff_right_out[2]_ins11455  (
.D(\ff_right_integ[2] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_right_out[2] ) 
);
DFFCE \ff_right_out[1]_ins11456  (
.D(\ff_right_integ[1] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_right_out[1] ) 
);
DFFCE \ff_right_out[0]_ins11457  (
.D(\ff_right_integ[0] ),
.CLK(clk_3),
.CE(n311),
.CLEAR(n84),
.Q(\ff_right_out[0] ) 
);
DFFPE \ff_left_out[11]_ins11459  (
.D(n394),
.CLK(clk_3),
.CE(n311),
.PRESET(n84),
.Q(\ff_left_out[11] ) 
);
DFFCE ff_sram_we_ins12913 (
.D(sram_we),
.CLK(clk_3),
.CE(ff_sram_we),
.CLEAR(n84),
.Q(ff_sram_we_5) 
);
defparam ff_sram_we_ins12913.INIT=1'b0;
DFFCE ff_sram_oe_ins12916 (
.D(sram_oe),
.CLK(clk_3),
.CE(ff_sram_oe),
.CLEAR(n84),
.Q(ff_sram_oe_5) 
);
defparam ff_sram_oe_ins12916.INIT=1'b0;
ALU n324_ins14281 (
.I0(\ff_left_integ[0] ),
.I1(\w_left_channel0[0] ),
.I3(GND),
.CIN(GND),
.SUM(n324),
.COUT(n324_1_COUT) 
);
defparam n324_ins14281.ALU_MODE=0;
ALU n323_ins14282 (
.I0(\ff_left_integ[1] ),
.I1(\w_left_channel0[1] ),
.I3(GND),
.CIN(n324_1_COUT),
.SUM(n323),
.COUT(n323_1_COUT) 
);
defparam n323_ins14282.ALU_MODE=0;
ALU n322_ins14283 (
.I0(\ff_left_integ[2] ),
.I1(\w_left_channel0[2] ),
.I3(GND),
.CIN(n323_1_COUT),
.SUM(n322),
.COUT(n322_1_COUT) 
);
defparam n322_ins14283.ALU_MODE=0;
ALU n321_ins14284 (
.I0(\ff_left_integ[3] ),
.I1(\w_left_channel0[3] ),
.I3(GND),
.CIN(n322_1_COUT),
.SUM(n321),
.COUT(n321_1_COUT) 
);
defparam n321_ins14284.ALU_MODE=0;
ALU n320_ins14285 (
.I0(\ff_left_integ[4] ),
.I1(\w_left_channel0[4] ),
.I3(GND),
.CIN(n321_1_COUT),
.SUM(n320),
.COUT(n320_1_COUT) 
);
defparam n320_ins14285.ALU_MODE=0;
ALU n319_ins14286 (
.I0(\ff_left_integ[5] ),
.I1(\w_left_channel0[5] ),
.I3(GND),
.CIN(n320_1_COUT),
.SUM(n319),
.COUT(n319_1_COUT) 
);
defparam n319_ins14286.ALU_MODE=0;
ALU n318_ins14287 (
.I0(\ff_left_integ[6] ),
.I1(\w_left_channel0[6] ),
.I3(GND),
.CIN(n319_1_COUT),
.SUM(n318),
.COUT(n318_1_COUT) 
);
defparam n318_ins14287.ALU_MODE=0;
ALU n317_ins14288 (
.I0(\ff_left_integ[7] ),
.I1(\w_left_channel0[7] ),
.I3(GND),
.CIN(n318_1_COUT),
.SUM(n317),
.COUT(n317_1_COUT) 
);
defparam n317_ins14288.ALU_MODE=0;
ALU n316_ins14289 (
.I0(\ff_left_integ[8] ),
.I1(\w_left_channel0[7] ),
.I3(GND),
.CIN(n317_1_COUT),
.SUM(n316),
.COUT(n316_1_COUT) 
);
defparam n316_ins14289.ALU_MODE=0;
ALU n315_ins14290 (
.I0(\ff_left_integ[9] ),
.I1(\w_left_channel0[7] ),
.I3(GND),
.CIN(n316_1_COUT),
.SUM(n315),
.COUT(n315_1_COUT) 
);
defparam n315_ins14290.ALU_MODE=0;
ALU n314_ins14291 (
.I0(\ff_left_integ[10] ),
.I1(\w_left_channel0[7] ),
.I3(GND),
.CIN(n315_1_COUT),
.SUM(n314),
.COUT(n314_1_COUT) 
);
defparam n314_ins14291.ALU_MODE=0;
ALU n313_ins14292 (
.I0(\ff_left_integ[11] ),
.I1(\w_left_channel0[7] ),
.I3(GND),
.CIN(n314_1_COUT),
.SUM(n313),
.COUT(n313_1_COUT) 
);
defparam n313_ins14292.ALU_MODE=0;
ALU n324_ins14293 (
.I0(n324),
.I1(\w_left_channel1[0] ),
.I3(GND),
.CIN(GND),
.SUM(n324_4),
.COUT(n324_3_COUT) 
);
defparam n324_ins14293.ALU_MODE=0;
ALU n323_ins14294 (
.I0(n323),
.I1(\w_left_channel1[1] ),
.I3(GND),
.CIN(n324_3_COUT),
.SUM(n323_4),
.COUT(n323_3_COUT) 
);
defparam n323_ins14294.ALU_MODE=0;
ALU n322_ins14295 (
.I0(n322),
.I1(\w_left_channel1[2] ),
.I3(GND),
.CIN(n323_3_COUT),
.SUM(n322_4),
.COUT(n322_3_COUT) 
);
defparam n322_ins14295.ALU_MODE=0;
ALU n321_ins14296 (
.I0(n321),
.I1(\w_left_channel1[3] ),
.I3(GND),
.CIN(n322_3_COUT),
.SUM(n321_4),
.COUT(n321_3_COUT) 
);
defparam n321_ins14296.ALU_MODE=0;
ALU n320_ins14297 (
.I0(n320),
.I1(\w_left_channel1[4] ),
.I3(GND),
.CIN(n321_3_COUT),
.SUM(n320_4),
.COUT(n320_3_COUT) 
);
defparam n320_ins14297.ALU_MODE=0;
ALU n319_ins14298 (
.I0(n319),
.I1(\w_left_channel1[5] ),
.I3(GND),
.CIN(n320_3_COUT),
.SUM(n319_4),
.COUT(n319_3_COUT) 
);
defparam n319_ins14298.ALU_MODE=0;
ALU n318_ins14299 (
.I0(n318),
.I1(\w_left_channel1[6] ),
.I3(GND),
.CIN(n319_3_COUT),
.SUM(n318_4),
.COUT(n318_3_COUT) 
);
defparam n318_ins14299.ALU_MODE=0;
ALU n317_ins14300 (
.I0(n317),
.I1(\w_left_channel1[7] ),
.I3(GND),
.CIN(n318_3_COUT),
.SUM(n317_4),
.COUT(n317_3_COUT) 
);
defparam n317_ins14300.ALU_MODE=0;
ALU n316_ins14301 (
.I0(n316),
.I1(\w_left_channel1[7] ),
.I3(GND),
.CIN(n317_3_COUT),
.SUM(n316_4),
.COUT(n316_3_COUT) 
);
defparam n316_ins14301.ALU_MODE=0;
ALU n315_ins14302 (
.I0(n315),
.I1(\w_left_channel1[7] ),
.I3(GND),
.CIN(n316_3_COUT),
.SUM(n315_4),
.COUT(n315_3_COUT) 
);
defparam n315_ins14302.ALU_MODE=0;
ALU n314_ins14303 (
.I0(n314),
.I1(\w_left_channel1[7] ),
.I3(GND),
.CIN(n315_3_COUT),
.SUM(n314_4),
.COUT(n314_3_COUT) 
);
defparam n314_ins14303.ALU_MODE=0;
ALU n313_ins14304 (
.I0(n313),
.I1(\w_left_channel1[7] ),
.I3(GND),
.CIN(n314_3_COUT),
.SUM(n313_4),
.COUT(n313_3_COUT) 
);
defparam n313_ins14304.ALU_MODE=0;
ALU n337_ins14305 (
.I0(\ff_right_integ[0] ),
.I1(\w_right_channel0[0] ),
.I3(GND),
.CIN(GND),
.SUM(n337),
.COUT(n337_1_COUT) 
);
defparam n337_ins14305.ALU_MODE=0;
ALU n336_ins14306 (
.I0(\ff_right_integ[1] ),
.I1(\w_right_channel0[1] ),
.I3(GND),
.CIN(n337_1_COUT),
.SUM(n336),
.COUT(n336_1_COUT) 
);
defparam n336_ins14306.ALU_MODE=0;
ALU n335_ins14307 (
.I0(\ff_right_integ[2] ),
.I1(\w_right_channel0[2] ),
.I3(GND),
.CIN(n336_1_COUT),
.SUM(n335),
.COUT(n335_1_COUT) 
);
defparam n335_ins14307.ALU_MODE=0;
ALU n334_ins14308 (
.I0(\ff_right_integ[3] ),
.I1(\w_right_channel0[3] ),
.I3(GND),
.CIN(n335_1_COUT),
.SUM(n334),
.COUT(n334_1_COUT) 
);
defparam n334_ins14308.ALU_MODE=0;
ALU n333_ins14309 (
.I0(\ff_right_integ[4] ),
.I1(\w_right_channel0[4] ),
.I3(GND),
.CIN(n334_1_COUT),
.SUM(n333),
.COUT(n333_1_COUT) 
);
defparam n333_ins14309.ALU_MODE=0;
ALU n332_ins14310 (
.I0(\ff_right_integ[5] ),
.I1(\w_right_channel0[5] ),
.I3(GND),
.CIN(n333_1_COUT),
.SUM(n332),
.COUT(n332_1_COUT) 
);
defparam n332_ins14310.ALU_MODE=0;
ALU n331_ins14311 (
.I0(\ff_right_integ[6] ),
.I1(\w_right_channel0[6] ),
.I3(GND),
.CIN(n332_1_COUT),
.SUM(n331),
.COUT(n331_1_COUT) 
);
defparam n331_ins14311.ALU_MODE=0;
ALU n330_ins14312 (
.I0(\ff_right_integ[7] ),
.I1(\w_right_channel0[7] ),
.I3(GND),
.CIN(n331_1_COUT),
.SUM(n330),
.COUT(n330_1_COUT) 
);
defparam n330_ins14312.ALU_MODE=0;
ALU n329_ins14313 (
.I0(\ff_right_integ[8] ),
.I1(\w_right_channel0[7] ),
.I3(GND),
.CIN(n330_1_COUT),
.SUM(n329),
.COUT(n329_1_COUT) 
);
defparam n329_ins14313.ALU_MODE=0;
ALU n328_ins14314 (
.I0(\ff_right_integ[9] ),
.I1(\w_right_channel0[7] ),
.I3(GND),
.CIN(n329_1_COUT),
.SUM(n328),
.COUT(n328_1_COUT) 
);
defparam n328_ins14314.ALU_MODE=0;
ALU n327_ins14315 (
.I0(\ff_right_integ[10] ),
.I1(\w_right_channel0[7] ),
.I3(GND),
.CIN(n328_1_COUT),
.SUM(n327),
.COUT(n327_1_COUT) 
);
defparam n327_ins14315.ALU_MODE=0;
ALU n326_ins14316 (
.I0(\ff_right_integ[11] ),
.I1(\w_right_channel0[7] ),
.I3(GND),
.CIN(n327_1_COUT),
.SUM(n326),
.COUT(n326_1_COUT) 
);
defparam n326_ins14316.ALU_MODE=0;
ALU n337_ins14317 (
.I0(n337),
.I1(\w_right_channel1[0] ),
.I3(GND),
.CIN(GND),
.SUM(n337_4),
.COUT(n337_3_COUT) 
);
defparam n337_ins14317.ALU_MODE=0;
ALU n336_ins14318 (
.I0(n336),
.I1(\w_right_channel1[1] ),
.I3(GND),
.CIN(n337_3_COUT),
.SUM(n336_4),
.COUT(n336_3_COUT) 
);
defparam n336_ins14318.ALU_MODE=0;
ALU n335_ins14319 (
.I0(n335),
.I1(\w_right_channel1[2] ),
.I3(GND),
.CIN(n336_3_COUT),
.SUM(n335_4),
.COUT(n335_3_COUT) 
);
defparam n335_ins14319.ALU_MODE=0;
ALU n334_ins14320 (
.I0(n334),
.I1(\w_right_channel1[3] ),
.I3(GND),
.CIN(n335_3_COUT),
.SUM(n334_4),
.COUT(n334_3_COUT) 
);
defparam n334_ins14320.ALU_MODE=0;
ALU n333_ins14321 (
.I0(n333),
.I1(\w_right_channel1[4] ),
.I3(GND),
.CIN(n334_3_COUT),
.SUM(n333_4),
.COUT(n333_3_COUT) 
);
defparam n333_ins14321.ALU_MODE=0;
ALU n332_ins14322 (
.I0(n332),
.I1(\w_right_channel1[5] ),
.I3(GND),
.CIN(n333_3_COUT),
.SUM(n332_4),
.COUT(n332_3_COUT) 
);
defparam n332_ins14322.ALU_MODE=0;
ALU n331_ins14323 (
.I0(n331),
.I1(\w_right_channel1[6] ),
.I3(GND),
.CIN(n332_3_COUT),
.SUM(n331_4),
.COUT(n331_3_COUT) 
);
defparam n331_ins14323.ALU_MODE=0;
ALU n330_ins14324 (
.I0(n330),
.I1(\w_right_channel1[7] ),
.I3(GND),
.CIN(n331_3_COUT),
.SUM(n330_4),
.COUT(n330_3_COUT) 
);
defparam n330_ins14324.ALU_MODE=0;
ALU n329_ins14325 (
.I0(n329),
.I1(\w_right_channel1[7] ),
.I3(GND),
.CIN(n330_3_COUT),
.SUM(n329_4),
.COUT(n329_3_COUT) 
);
defparam n329_ins14325.ALU_MODE=0;
ALU n328_ins14326 (
.I0(n328),
.I1(\w_right_channel1[7] ),
.I3(GND),
.CIN(n329_3_COUT),
.SUM(n328_4),
.COUT(n328_3_COUT) 
);
defparam n328_ins14326.ALU_MODE=0;
ALU n327_ins14327 (
.I0(n327),
.I1(\w_right_channel1[7] ),
.I3(GND),
.CIN(n328_3_COUT),
.SUM(n327_4),
.COUT(n327_3_COUT) 
);
defparam n327_ins14327.ALU_MODE=0;
ALU n326_ins14328 (
.I0(n326),
.I1(\w_right_channel1[7] ),
.I3(GND),
.CIN(n327_3_COUT),
.SUM(n326_4),
.COUT(n326_3_COUT) 
);
defparam n326_ins14328.ALU_MODE=0;
LUT4 \timer1_address[1]_ins15867  (
.I0(\timer1_address[1] ),
.I1(\timer1_address[1]_7 ),
.I2(\timer1_address[1]_15 ),
.I3(\reg_timer1_channel[3] ),
.F(\timer1_address[1]_3 ) 
);
defparam \timer1_address[1]_ins15867 .INIT=16'hF011;
LUT3 \timer1_address[0]_ins15868  (
.I0(\timer1_address[0]_5 ),
.I1(\timer1_address[0]_7 ),
.I2(\reg_timer1_channel[3] ),
.F(\timer1_address[0]_3 ) 
);
defparam \timer1_address[0]_ins15868 .INIT=8'hCA;
LUT2 n71_ins15869 (
.I0(sram_oe),
.I1(sram_we),
.F(n71) 
);
defparam n71_ins15869.INIT=4'hE;
LUT3 n118_ins15870 (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.F(n118) 
);
defparam n118_ins15870.INIT=8'h01;
LUT3 n311_ins15871 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.F(n311) 
);
defparam n311_ins15871.INIT=8'h40;
LUT4 \w_sram_a0[8]_ins15873  (
.I0(\ff_active[0] ),
.I1(\ff_active[2] ),
.I2(\ff_sram_id[1] ),
.I3(\ff_active[1] ),
.F(\w_sram_a0[8] ) 
);
defparam \w_sram_a0[8]_ins15873 .INIT=16'hFF80;
LUT3 \w_sram_a0[6]_ins15875  (
.I0(\timer1_address[1] ),
.I1(\timer1_address[1]_7 ),
.I2(\w_sram_a0[6]_7 ),
.F(\w_sram_a0[6] ) 
);
defparam \w_sram_a0[6]_ins15875 .INIT=8'hF1;
LUT4 \w_sram_a0[5]_ins15876  (
.I0(\ff_sram_a[5] ),
.I1(\ff_active[2] ),
.I2(\w_sram_a0[9] ),
.I3(\timer1_address[0]_5 ),
.F(\w_sram_a0[5] ) 
);
defparam \w_sram_a0[5]_ins15876 .INIT=16'hFF80;
LUT4 \w_sram_a0[4]_ins15877  (
.I0(\ff_sram_a[4] ),
.I1(\w_sram_a0[9] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[4] ),
.F(\w_sram_a0[4]_3 ) 
);
defparam \w_sram_a0[4]_ins15877 .INIT=16'h80FF;
LUT4 \w_sram_a0[3]_ins15878  (
.I0(\ff_sram_a[3] ),
.I1(\w_sram_a0[9] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[3] ),
.F(\w_sram_a0[3]_3 ) 
);
defparam \w_sram_a0[3]_ins15878 .INIT=16'h80FF;
LUT4 \w_sram_a0[2]_ins15879  (
.I0(\ff_sram_a[2] ),
.I1(\w_sram_a0[9] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[2] ),
.F(\w_sram_a0[2]_3 ) 
);
defparam \w_sram_a0[2]_ins15879 .INIT=16'h80FF;
LUT4 \w_sram_a0[1]_ins15880  (
.I0(\ff_sram_a[1] ),
.I1(\w_sram_a0[9] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[1] ),
.F(\w_sram_a0[1]_3 ) 
);
defparam \w_sram_a0[1]_ins15880 .INIT=16'h80FF;
LUT4 \w_sram_a0[0]_ins15881  (
.I0(\ff_sram_a[0] ),
.I1(\w_sram_a0[9] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[0] ),
.F(\w_sram_a0[0]_3 ) 
);
defparam \w_sram_a0[0]_ins15881 .INIT=16'h80FF;
LUT4 \w_sram_a1[6]_ins15882  (
.I0(\ff_sram_a[6] ),
.I1(\ff_active[2] ),
.I2(\w_sram_a0[9] ),
.I3(\timer1_address[1]_15 ),
.F(\w_sram_a1[6] ) 
);
defparam \w_sram_a1[6]_ins15882 .INIT=16'hFF80;
LUT4 \w_sram_a1[5]_ins15883  (
.I0(\ff_sram_a[5] ),
.I1(\ff_active[2] ),
.I2(\w_sram_a0[9] ),
.I3(\timer1_address[0]_7 ),
.F(\w_sram_a1[5] ) 
);
defparam \w_sram_a1[5]_ins15883 .INIT=16'hFF80;
LUT4 \w_sram_a1[4]_ins15884  (
.I0(\ff_sram_a[4] ),
.I1(\w_sram_a0[9] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a1[4] ),
.F(\w_sram_a1[4]_3 ) 
);
defparam \w_sram_a1[4]_ins15884 .INIT=16'h80FF;
LUT4 \w_sram_a1[3]_ins15885  (
.I0(\ff_sram_a[3] ),
.I1(\w_sram_a0[9] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a1[3] ),
.F(\w_sram_a1[3]_3 ) 
);
defparam \w_sram_a1[3]_ins15885 .INIT=16'h80FF;
LUT4 \w_sram_a1[2]_ins15886  (
.I0(\ff_sram_a[2] ),
.I1(\w_sram_a0[9] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a1[2] ),
.F(\w_sram_a1[2]_3 ) 
);
defparam \w_sram_a1[2]_ins15886 .INIT=16'h80FF;
LUT4 \w_sram_a1[1]_ins15887  (
.I0(\ff_sram_a[1] ),
.I1(\w_sram_a0[9] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a1[1] ),
.F(\w_sram_a1[1]_3 ) 
);
defparam \w_sram_a1[1]_ins15887 .INIT=16'h80FF;
LUT4 \w_sram_a1[0]_ins15888  (
.I0(\ff_sram_a[0] ),
.I1(\w_sram_a0[9] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a1[0] ),
.F(\w_sram_a1[0]_3 ) 
);
defparam \w_sram_a1[0]_ins15888 .INIT=16'h80FF;
LUT2 \w_right_channel1[0]_ins16593  (
.I0(\w_right_channel1[0]_7 ),
.I1(\ff_channel[0]_3 ),
.F(\w_right_channel1[0] ) 
);
defparam \w_right_channel1[0]_ins16593 .INIT=4'h4;
LUT2 \w_right_channel1[1]_ins16594  (
.I0(\w_right_channel1[0]_7 ),
.I1(\ff_channel[1]_3 ),
.F(\w_right_channel1[1] ) 
);
defparam \w_right_channel1[1]_ins16594 .INIT=4'h4;
LUT2 \w_right_channel1[2]_ins16595  (
.I0(\w_right_channel1[0]_7 ),
.I1(\ff_channel[2]_3 ),
.F(\w_right_channel1[2] ) 
);
defparam \w_right_channel1[2]_ins16595 .INIT=4'h4;
LUT2 \w_right_channel1[3]_ins16596  (
.I0(\w_right_channel1[0]_7 ),
.I1(\ff_channel[3]_3 ),
.F(\w_right_channel1[3] ) 
);
defparam \w_right_channel1[3]_ins16596 .INIT=4'h4;
LUT2 \w_right_channel1[4]_ins16597  (
.I0(\w_right_channel1[0]_7 ),
.I1(\ff_channel[4]_3 ),
.F(\w_right_channel1[4] ) 
);
defparam \w_right_channel1[4]_ins16597 .INIT=4'h4;
LUT2 \w_right_channel1[5]_ins16598  (
.I0(\w_right_channel1[0]_7 ),
.I1(\ff_channel[5]_3 ),
.F(\w_right_channel1[5] ) 
);
defparam \w_right_channel1[5]_ins16598 .INIT=4'h4;
LUT2 \w_right_channel1[6]_ins16599  (
.I0(\w_right_channel1[0]_7 ),
.I1(\ff_channel[6]_3 ),
.F(\w_right_channel1[6] ) 
);
defparam \w_right_channel1[6]_ins16599 .INIT=4'h4;
LUT2 \w_right_channel1[7]_ins16600  (
.I0(\w_right_channel1[0]_7 ),
.I1(\ff_channel[7]_3 ),
.F(\w_right_channel1[7] ) 
);
defparam \w_right_channel1[7]_ins16600 .INIT=4'h4;
LUT2 \w_left_channel1[0]_ins16601  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[0]_3 ),
.F(\w_left_channel1[0] ) 
);
defparam \w_left_channel1[0]_ins16601 .INIT=4'h4;
LUT2 \w_left_channel1[1]_ins16602  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[1]_3 ),
.F(\w_left_channel1[1] ) 
);
defparam \w_left_channel1[1]_ins16602 .INIT=4'h4;
LUT2 \w_left_channel1[2]_ins16603  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[2]_3 ),
.F(\w_left_channel1[2] ) 
);
defparam \w_left_channel1[2]_ins16603 .INIT=4'h4;
LUT2 \w_left_channel1[3]_ins16604  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[3]_3 ),
.F(\w_left_channel1[3] ) 
);
defparam \w_left_channel1[3]_ins16604 .INIT=4'h4;
LUT2 \w_left_channel1[4]_ins16605  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[4]_3 ),
.F(\w_left_channel1[4] ) 
);
defparam \w_left_channel1[4]_ins16605 .INIT=4'h4;
LUT2 \w_left_channel1[5]_ins16606  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[5]_3 ),
.F(\w_left_channel1[5] ) 
);
defparam \w_left_channel1[5]_ins16606 .INIT=4'h4;
LUT2 \w_left_channel1[6]_ins16607  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[6]_3 ),
.F(\w_left_channel1[6] ) 
);
defparam \w_left_channel1[6]_ins16607 .INIT=4'h4;
LUT2 \w_left_channel1[7]_ins16608  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[7]_3 ),
.F(\w_left_channel1[7] ) 
);
defparam \w_left_channel1[7]_ins16608 .INIT=4'h4;
LUT2 \w_right_channel0[0]_ins16609  (
.I0(\w_right_channel0[0]_7 ),
.I1(\ff_channel[0] ),
.F(\w_right_channel0[0] ) 
);
defparam \w_right_channel0[0]_ins16609 .INIT=4'h4;
LUT2 \w_right_channel0[1]_ins16610  (
.I0(\w_right_channel0[0]_7 ),
.I1(\ff_channel[1] ),
.F(\w_right_channel0[1] ) 
);
defparam \w_right_channel0[1]_ins16610 .INIT=4'h4;
LUT2 \w_right_channel0[2]_ins16611  (
.I0(\w_right_channel0[0]_7 ),
.I1(\ff_channel[2] ),
.F(\w_right_channel0[2] ) 
);
defparam \w_right_channel0[2]_ins16611 .INIT=4'h4;
LUT2 \w_right_channel0[3]_ins16612  (
.I0(\w_right_channel0[0]_7 ),
.I1(\ff_channel[3] ),
.F(\w_right_channel0[3] ) 
);
defparam \w_right_channel0[3]_ins16612 .INIT=4'h4;
LUT2 \w_right_channel0[4]_ins16613  (
.I0(\w_right_channel0[0]_7 ),
.I1(\ff_channel[4] ),
.F(\w_right_channel0[4] ) 
);
defparam \w_right_channel0[4]_ins16613 .INIT=4'h4;
LUT2 \w_right_channel0[5]_ins16614  (
.I0(\w_right_channel0[0]_7 ),
.I1(\ff_channel[5] ),
.F(\w_right_channel0[5] ) 
);
defparam \w_right_channel0[5]_ins16614 .INIT=4'h4;
LUT2 \w_right_channel0[6]_ins16615  (
.I0(\w_right_channel0[0]_7 ),
.I1(\ff_channel[6] ),
.F(\w_right_channel0[6] ) 
);
defparam \w_right_channel0[6]_ins16615 .INIT=4'h4;
LUT2 \w_right_channel0[7]_ins16616  (
.I0(\w_right_channel0[0]_7 ),
.I1(\ff_channel[7] ),
.F(\w_right_channel0[7] ) 
);
defparam \w_right_channel0[7]_ins16616 .INIT=4'h4;
LUT2 \w_left_channel0[0]_ins16617  (
.I0(\w_left_channel0[0]_7 ),
.I1(\ff_channel[0] ),
.F(\w_left_channel0[0] ) 
);
defparam \w_left_channel0[0]_ins16617 .INIT=4'h4;
LUT2 \w_left_channel0[1]_ins16618  (
.I0(\w_left_channel0[0]_7 ),
.I1(\ff_channel[1] ),
.F(\w_left_channel0[1] ) 
);
defparam \w_left_channel0[1]_ins16618 .INIT=4'h4;
LUT2 \w_left_channel0[2]_ins16619  (
.I0(\w_left_channel0[0]_7 ),
.I1(\ff_channel[2] ),
.F(\w_left_channel0[2] ) 
);
defparam \w_left_channel0[2]_ins16619 .INIT=4'h4;
LUT2 \w_left_channel0[3]_ins16620  (
.I0(\w_left_channel0[0]_7 ),
.I1(\ff_channel[3] ),
.F(\w_left_channel0[3] ) 
);
defparam \w_left_channel0[3]_ins16620 .INIT=4'h4;
LUT2 \w_left_channel0[4]_ins16621  (
.I0(\w_left_channel0[0]_7 ),
.I1(\ff_channel[4] ),
.F(\w_left_channel0[4] ) 
);
defparam \w_left_channel0[4]_ins16621 .INIT=4'h4;
LUT2 \w_left_channel0[5]_ins16622  (
.I0(\w_left_channel0[0]_7 ),
.I1(\ff_channel[5] ),
.F(\w_left_channel0[5] ) 
);
defparam \w_left_channel0[5]_ins16622 .INIT=4'h4;
LUT2 \w_left_channel0[6]_ins16623  (
.I0(\w_left_channel0[0]_7 ),
.I1(\ff_channel[6] ),
.F(\w_left_channel0[6] ) 
);
defparam \w_left_channel0[6]_ins16623 .INIT=4'h4;
LUT2 \w_left_channel0[7]_ins16624  (
.I0(\w_left_channel0[0]_7 ),
.I1(\ff_channel[7] ),
.F(\w_left_channel0[7] ) 
);
defparam \w_left_channel0[7]_ins16624 .INIT=4'h4;
LUT4 w_sram_we1_ins16625 (
.I0(\ff_active[2] ),
.I1(ff_sram_ce1),
.I2(ff_sram_we_5),
.I3(\w_sram_a0[9] ),
.F(w_sram_we1) 
);
defparam w_sram_we1_ins16625.INIT=16'h8000;
LUT4 w_sram_we0_ins16626 (
.I0(\ff_active[2] ),
.I1(ff_sram_ce0),
.I2(ff_sram_we_5),
.I3(\w_sram_a0[9] ),
.F(w_sram_we0) 
);
defparam w_sram_we0_ins16626.INIT=16'h8000;
LUT3 n113_ins16628 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.F(n113) 
);
defparam n113_ins16628.INIT=8'h1C;
LUT3 n112_ins16629 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.F(n112) 
);
defparam n112_ins16629.INIT=8'h2C;
LUT4 \timer1_address[1]_ins16660  (
.I0(\reg_wave_length_e0[1] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3),
.F(\timer1_address[1] ) 
);
defparam \timer1_address[1]_ins16660 .INIT=16'h7077;
LUT4 \timer1_address[1]_ins16661  (
.I0(\ff_wave_address_e[6] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_15),
.F(\timer1_address[1]_7 ) 
);
defparam \timer1_address[1]_ins16661 .INIT=16'h7077;
LUT3 \timer1_address[0]_ins16663  (
.I0(\timer1_address[0] ),
.I1(\timer1_address[1] ),
.I2(\wave_address_out[5] ),
.F(\timer1_address[0]_5 ) 
);
defparam \timer1_address[0]_ins16663 .INIT=8'h07;
LUT3 \timer1_address[0]_ins16664  (
.I0(\timer1_address[0]_11 ),
.I1(\timer1_address[1]_11 ),
.I2(\wave_address_out[5]_7 ),
.F(\timer1_address[0]_7 ) 
);
defparam \timer1_address[0]_ins16664 .INIT=8'h0E;
LUT2 \w_sram_a0[9]_ins16665  (
.I0(\ff_active[1] ),
.I1(\ff_active[0] ),
.F(\w_sram_a0[9] ) 
);
defparam \w_sram_a0[9]_ins16665 .INIT=4'h4;
LUT2 \w_sram_a0[7]_ins16666  (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.F(\w_sram_a0[7] ) 
);
defparam \w_sram_a0[7]_ins16666 .INIT=4'h4;
LUT4 \w_sram_a0[4]_ins16668  (
.I0(\ff_wave_address_e[4] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_19),
.F(\w_sram_a0[4] ) 
);
defparam \w_sram_a0[4]_ins16668 .INIT=16'h7077;
LUT4 \w_sram_a0[3]_ins16669  (
.I0(\ff_wave_address_e[3] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_21),
.F(\w_sram_a0[3] ) 
);
defparam \w_sram_a0[3]_ins16669 .INIT=16'h7077;
LUT4 \w_sram_a0[2]_ins16670  (
.I0(\ff_wave_address_e[2] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_23),
.F(\w_sram_a0[2] ) 
);
defparam \w_sram_a0[2]_ins16670 .INIT=16'h7077;
LUT4 \w_sram_a0[1]_ins16671  (
.I0(\ff_wave_address_e[1] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_25),
.F(\w_sram_a0[1] ) 
);
defparam \w_sram_a0[1]_ins16671 .INIT=16'h7077;
LUT4 \w_sram_a0[0]_ins16672  (
.I0(\ff_wave_address_e[0] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_27),
.F(\w_sram_a0[0] ) 
);
defparam \w_sram_a0[0]_ins16672 .INIT=16'h7077;
LUT4 \w_sram_a1[4]_ins16673  (
.I0(\ff_wave_address_e[4]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_19_295),
.F(\w_sram_a1[4] ) 
);
defparam \w_sram_a1[4]_ins16673 .INIT=16'h7077;
LUT4 \w_sram_a1[3]_ins16674  (
.I0(\ff_wave_address_e[3]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_21_296),
.F(\w_sram_a1[3] ) 
);
defparam \w_sram_a1[3]_ins16674 .INIT=16'h7077;
LUT4 \w_sram_a1[2]_ins16675  (
.I0(\ff_wave_address_e[2]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_23_297),
.F(\w_sram_a1[2] ) 
);
defparam \w_sram_a1[2]_ins16675 .INIT=16'h7077;
LUT4 \w_sram_a1[1]_ins16676  (
.I0(\ff_wave_address_e[1]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_25_298),
.F(\w_sram_a1[1] ) 
);
defparam \w_sram_a1[1]_ins16676 .INIT=16'h7077;
LUT4 \w_sram_a1[0]_ins16677  (
.I0(\ff_wave_address_e[0]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_27_299),
.F(\w_sram_a1[0] ) 
);
defparam \w_sram_a1[0]_ins16677 .INIT=16'h7077;
LUT4 \w_right_channel1[0]_ins17043  (
.I0(n118),
.I1(\ff_reg_enable_c1[0] ),
.I2(\w_right_channel1[0]_9 ),
.I3(\w_right_channel1[0]_11 ),
.F(\w_right_channel1[0]_7 ) 
);
defparam \w_right_channel1[0]_ins17043 .INIT=16'h0700;
LUT4 \w_left_channel1[0]_ins17044  (
.I0(o_607),
.I1(\ff_reg_enable_d1[1] ),
.I2(\w_left_channel1[0]_9 ),
.I3(\w_left_channel1[0]_11 ),
.F(\w_left_channel1[0]_7 ) 
);
defparam \w_left_channel1[0]_ins17044 .INIT=16'h0700;
LUT4 \w_right_channel0[0]_ins17045  (
.I0(\ff_active[1] ),
.I1(\w_right_channel0[0]_9 ),
.I2(\w_right_channel0[0]_19 ),
.I3(\ff_active[2] ),
.F(\w_right_channel0[0]_7 ) 
);
defparam \w_right_channel0[0]_ins17045 .INIT=16'hBBF0;
LUT4 \w_left_channel0[0]_ins17046  (
.I0(\ff_active[1] ),
.I1(\w_left_channel0[0]_9 ),
.I2(\w_left_channel0[0]_19 ),
.I3(\ff_active[2] ),
.F(\w_left_channel0[0]_7 ) 
);
defparam \w_left_channel0[0]_ins17046 .INIT=16'hBBF0;
LUT3 \timer1_address[1]_ins17085  (
.I0(n3_9),
.I1(\timer1_address[1]_13 ),
.I2(o),
.F(\timer1_address[1]_11 ) 
);
defparam \timer1_address[1]_ins17085 .INIT=8'hCA;
LUT4 \timer1_address[0]_ins17086  (
.I0(\reg_wave_length_e0[0] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_7),
.F(\timer1_address[0] ) 
);
defparam \timer1_address[0]_ins17086 .INIT=16'h7077;
LUT3 \timer1_address[0]_ins17087  (
.I0(n3_11),
.I1(\timer1_address[0]_13 ),
.I2(o),
.F(\timer1_address[0]_11 ) 
);
defparam \timer1_address[0]_ins17087 .INIT=8'hCA;
LUT4 \w_right_channel1[0]_ins17294  (
.I0(\ff_reg_enable_d1[0] ),
.I1(\ff_reg_enable_b1[0] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\w_right_channel1[0]_9 ) 
);
defparam \w_right_channel1[0]_ins17294 .INIT=16'hCA00;
LUT4 \w_right_channel1[0]_ins17295  (
.I0(\ff_reg_enable_e1[0] ),
.I1(o_603),
.I2(\ff_reg_enable_a1[0] ),
.I3(o),
.F(\w_right_channel1[0]_11 ) 
);
defparam \w_right_channel1[0]_ins17295 .INIT=16'h0777;
LUT4 \w_left_channel1[0]_ins17296  (
.I0(\ff_reg_enable_a1[1] ),
.I1(\ff_reg_enable_b1[1] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\w_left_channel1[0]_9 ) 
);
defparam \w_left_channel1[0]_ins17296 .INIT=16'hCA00;
LUT4 \w_left_channel1[0]_ins17297  (
.I0(\ff_reg_enable_e1[1] ),
.I1(o_603),
.I2(\ff_reg_enable_c1[1] ),
.I3(n118),
.F(\w_left_channel1[0]_11 ) 
);
defparam \w_left_channel1[0]_ins17297 .INIT=16'h0777;
LUT3 \w_right_channel0[0]_ins17298  (
.I0(\reg_enable_a0[0] ),
.I1(\reg_enable_b0[0] ),
.I2(\ff_active[0] ),
.F(\w_right_channel0[0]_9 ) 
);
defparam \w_right_channel0[0]_ins17298 .INIT=8'hCA;
LUT3 \w_left_channel0[0]_ins17300  (
.I0(\reg_enable_a0[1] ),
.I1(\reg_enable_b0[1] ),
.I2(\ff_active[0] ),
.F(\w_left_channel0[0]_9 ) 
);
defparam \w_left_channel0[0]_ins17300 .INIT=8'hCA;
LUT3 \timer1_address[1]_ins17364  (
.I0(\reg_wave_length_e0[1] ),
.I1(\ff_reg_wave_length_e1[1] ),
.I2(ff_reg_clone_wave_e1),
.F(\timer1_address[1]_13 ) 
);
defparam \timer1_address[1]_ins17364 .INIT=8'hAC;
LUT3 \timer1_address[0]_ins17365  (
.I0(\ff_reg_wave_length_e1[0] ),
.I1(\reg_wave_length_e0[0] ),
.I2(ff_reg_clone_wave_e1),
.F(\timer1_address[0]_13 ) 
);
defparam \timer1_address[0]_ins17365 .INIT=8'hCA;
LUT3 \w_right_channel0[0]_ins17809  (
.I0(\ff_active[1] ),
.I1(\reg_enable_e0[0] ),
.I2(\reg_enable_c0[0] ),
.F(\w_right_channel0[0]_15 ) 
);
defparam \w_right_channel0[0]_ins17809 .INIT=8'h27;
LUT3 \w_right_channel0[0]_ins17810  (
.I0(\ff_active[1] ),
.I1(\reg_enable_e0[0] ),
.I2(\reg_enable_d0[0] ),
.F(\w_right_channel0[0]_17 ) 
);
defparam \w_right_channel0[0]_ins17810 .INIT=8'hAF;
MUX2_LUT5 \w_right_channel0[0]_ins17811  (
.I0(\w_right_channel0[0]_15 ),
.I1(\w_right_channel0[0]_17 ),
.S0(\ff_active[0] ),
.O(\w_right_channel0[0]_19 ) 
);
LUT3 \w_left_channel0[0]_ins17812  (
.I0(\ff_active[1] ),
.I1(\reg_enable_e0[1] ),
.I2(\reg_enable_c0[1] ),
.F(\w_left_channel0[0]_15 ) 
);
defparam \w_left_channel0[0]_ins17812 .INIT=8'h27;
LUT3 \w_left_channel0[0]_ins17813  (
.I0(\ff_active[1] ),
.I1(\reg_enable_e0[1] ),
.I2(\reg_enable_d0[1] ),
.F(\w_left_channel0[0]_17 ) 
);
defparam \w_left_channel0[0]_ins17813 .INIT=8'hAF;
MUX2_LUT5 \w_left_channel0[0]_ins17814  (
.I0(\w_left_channel0[0]_15 ),
.I1(\w_left_channel0[0]_17 ),
.S0(\ff_active[0] ),
.O(\w_left_channel0[0]_19 ) 
);
LUT4 n338_ins17939 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n313_4),
.F(n338) 
);
defparam n338_ins17939.INIT=16'hBF00;
LUT4 n339_ins17940 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n314_4),
.F(n339) 
);
defparam n339_ins17940.INIT=16'hBF00;
LUT4 n340_ins17941 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n315_4),
.F(n340) 
);
defparam n340_ins17941.INIT=16'hBF00;
LUT4 n341_ins17942 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n316_4),
.F(n341) 
);
defparam n341_ins17942.INIT=16'hBF00;
LUT4 n342_ins17943 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n317_4),
.F(n342) 
);
defparam n342_ins17943.INIT=16'hBF00;
LUT4 n343_ins17944 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n318_4),
.F(n343) 
);
defparam n343_ins17944.INIT=16'hBF00;
LUT4 n344_ins17945 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n319_4),
.F(n344) 
);
defparam n344_ins17945.INIT=16'hBF00;
LUT4 n345_ins17946 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n320_4),
.F(n345) 
);
defparam n345_ins17946.INIT=16'hBF00;
LUT4 n346_ins17947 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n321_4),
.F(n346) 
);
defparam n346_ins17947.INIT=16'hBF00;
LUT4 n347_ins17948 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n322_4),
.F(n347) 
);
defparam n347_ins17948.INIT=16'hBF00;
LUT4 n348_ins17949 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n323_4),
.F(n348) 
);
defparam n348_ins17949.INIT=16'hBF00;
LUT4 n349_ins17950 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n324_4),
.F(n349) 
);
defparam n349_ins17950.INIT=16'hBF00;
LUT4 n350_ins17951 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n326_4),
.F(n350) 
);
defparam n350_ins17951.INIT=16'hBF00;
LUT4 n351_ins17952 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n327_4),
.F(n351) 
);
defparam n351_ins17952.INIT=16'hBF00;
LUT4 n352_ins17953 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n328_4),
.F(n352) 
);
defparam n352_ins17953.INIT=16'hBF00;
LUT4 n353_ins17954 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n329_4),
.F(n353) 
);
defparam n353_ins17954.INIT=16'hBF00;
LUT4 n354_ins17955 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n330_4),
.F(n354) 
);
defparam n354_ins17955.INIT=16'hBF00;
LUT4 n355_ins17956 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n331_4),
.F(n355) 
);
defparam n355_ins17956.INIT=16'hBF00;
LUT4 n356_ins17957 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n332_4),
.F(n356) 
);
defparam n356_ins17957.INIT=16'hBF00;
LUT4 n357_ins17958 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n333_4),
.F(n357) 
);
defparam n357_ins17958.INIT=16'hBF00;
LUT4 n358_ins17959 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n334_4),
.F(n358) 
);
defparam n358_ins17959.INIT=16'hBF00;
LUT4 n359_ins17960 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n335_4),
.F(n359) 
);
defparam n359_ins17960.INIT=16'hBF00;
LUT4 n360_ins17961 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n336_4),
.F(n360) 
);
defparam n360_ins17961.INIT=16'hBF00;
LUT4 n361_ins17962 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n337_4),
.F(n361) 
);
defparam n361_ins17962.INIT=16'hBF00;
LUT4 \w_sram_a0[6]_ins17968  (
.I0(\ff_active[2] ),
.I1(\ff_sram_a[6] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(\w_sram_a0[6]_7 ) 
);
defparam \w_sram_a0[6]_ins17968 .INIT=16'h0800;
LUT4 n53_ins17969 (
.I0(\ff_active[2] ),
.I1(ff_sram_oe_5),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(n53) 
);
defparam n53_ins17969.INIT=16'h0800;
LUT4 ff_sram_oe_ins17970 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(sram_oe),
.F(ff_sram_oe) 
);
defparam ff_sram_oe_ins17970.INIT=16'hFF20;
LUT4 ff_sram_we_ins17971 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(sram_we),
.F(ff_sram_we) 
);
defparam ff_sram_we_ins17971.INIT=16'hFF20;
LUT4 \w_sram_a0[9]_ins17973  (
.I0(\ff_active[1] ),
.I1(\ff_active[0] ),
.I2(\ff_sram_id[2] ),
.I3(\ff_active[2] ),
.F(\w_sram_a0[9]_7 ) 
);
defparam \w_sram_a0[9]_ins17973 .INIT=16'hFB00;
LUT4 \w_sram_a0[7]_ins17981  (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_sram_id[0] ),
.I3(\ff_active[0] ),
.F(\w_sram_a0[7]_7 ) 
);
defparam \w_sram_a0[7]_ins17981 .INIT=16'hFB00;
LUT4 \timer1_address[1]_ins18098  (
.I0(n3_9),
.I1(\timer1_address[1]_13 ),
.I2(o),
.I3(\wave_address_out[6] ),
.F(\timer1_address[1]_15 ) 
);
defparam \timer1_address[1]_ins18098 .INIT=16'h00CA;
INV n406_ins18155 (
.I(\ff_right_integ[11] ),
.O(n406) 
);
INV n394_ins18156 (
.I(\ff_left_integ[11] ),
.O(n394) 
);
INV n114_ins18157 (
.I(\ff_active[0] ),
.O(n114) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0  u_adsr_envelope_generator_5ch_0 (
.clk_3(clk_3),
.n118(n118),
.n84(n84),
.n311(n311),
.\ff_active[0] (\ff_active[0] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[2] (\ff_active[2] ),
.reg_wts_enable(reg_wts_enable),
.ch_d0_key_off(ch_d0_key_off),
.ch_a0_key_on(ch_a0_key_on),
.\w_sram_a0[7] (\w_sram_a0[7] ),
.\w_sram_a0[9] (\w_sram_a0[9] ),
.ch_b0_key_release(ch_b0_key_release),
.ch_c0_key_release(ch_c0_key_release),
.ch_d0_key_release(ch_d0_key_release),
.ch_a0_key_off(ch_a0_key_off),
.ch_e0_key_off(ch_e0_key_off),
.ch_b0_key_off(ch_b0_key_off),
.ch_c0_key_off(ch_c0_key_off),
.ch_b0_key_on(ch_b0_key_on),
.ch_c0_key_on(ch_c0_key_on),
.ch_d0_key_on(ch_d0_key_on),
.ch_e0_key_on(ch_e0_key_on),
.\reg_dr_a0[7] (\reg_dr_a0[7] ),
.\reg_dr_c0[7] (\reg_dr_c0[7] ),
.\reg_sr_a0[7] (\reg_sr_a0[7] ),
.\reg_sr_d0[5] (\reg_sr_d0[5] ),
.\reg_sr_e0[5] (\reg_sr_e0[5] ),
.\reg_dr_a0[5] (\reg_dr_a0[5] ),
.\reg_rr_a0[5] (\reg_rr_a0[5] ),
.\reg_rr_a0[4] (\reg_rr_a0[4] ),
.\reg_dr_d0[4] (\reg_dr_d0[4] ),
.\reg_sr_a0[4] (\reg_sr_a0[4] ),
.\reg_sr_c0[4] (\reg_sr_c0[4] ),
.\reg_dr_d0[3] (\reg_dr_d0[3] ),
.\reg_dr_e0[3] (\reg_dr_e0[3] ),
.\reg_rr_a0[3] (\reg_rr_a0[3] ),
.\reg_dr_a0[2] (\reg_dr_a0[2] ),
.\reg_dr_c0[2] (\reg_dr_c0[2] ),
.\reg_rr_d0[2] (\reg_rr_d0[2] ),
.\reg_ar_b0[6] (\reg_ar_b0[6] ),
.\reg_ar_c0[6] (\reg_ar_c0[6] ),
.\reg_ar_a0[6] (\reg_ar_a0[6] ),
.\reg_ar_e0[6] (\reg_ar_e0[6] ),
.\reg_ar_a0[5] (\reg_ar_a0[5] ),
.\reg_ar_e0[5] (\reg_ar_e0[5] ),
.\reg_ar_b0[5] (\reg_ar_b0[5] ),
.\reg_ar_c0[5] (\reg_ar_c0[5] ),
.\reg_ar_a0[4] (\reg_ar_a0[4] ),
.\reg_ar_e0[4] (\reg_ar_e0[4] ),
.\reg_ar_b0[4] (\reg_ar_b0[4] ),
.\reg_ar_c0[4] (\reg_ar_c0[4] ),
.\reg_dr_a0[1] (\reg_dr_a0[1] ),
.\reg_dr_c0[1] (\reg_dr_c0[1] ),
.\reg_rr_a0[1] (\reg_rr_a0[1] ),
.ch_e0_key_release(ch_e0_key_release),
.ch_a0_key_release(ch_a0_key_release),
.\reg_sl_a0[1] (\reg_sl_a0[1] ),
.\reg_sl_a0[4] (\reg_sl_a0[4] ),
.\reg_sl_a0[0] (\reg_sl_a0[0] ),
.\reg_sl_a0[3] (\reg_sl_a0[3] ),
.\reg_sl_a0[2] (\reg_sl_a0[2] ),
.\reg_sl_a0[5] (\reg_sl_a0[5] ),
.\reg_sr_d0[7] (\reg_sr_d0[7] ),
.\reg_sr_e0[7] (\reg_sr_e0[7] ),
.\reg_sr_b0[7] (\reg_sr_b0[7] ),
.\reg_sr_c0[7] (\reg_sr_c0[7] ),
.\reg_ar_a0[7] (\reg_ar_a0[7] ),
.\reg_ar_e0[7] (\reg_ar_e0[7] ),
.\reg_ar_b0[7] (\reg_ar_b0[7] ),
.\reg_ar_c0[7] (\reg_ar_c0[7] ),
.\reg_rr_d0[7] (\reg_rr_d0[7] ),
.\reg_rr_e0[7] (\reg_rr_e0[7] ),
.\reg_dr_a0[0] (\reg_dr_a0[0] ),
.\reg_dr_c0[0] (\reg_dr_c0[0] ),
.\reg_rr_a0[0] (\reg_rr_a0[0] ),
.\reg_sr_a0[6] (\reg_sr_a0[6] ),
.\reg_sr_c0[6] (\reg_sr_c0[6] ),
.\reg_dr_a0[6] (\reg_dr_a0[6] ),
.\reg_rr_a0[6] (\reg_rr_a0[6] ),
.\reg_dr_d0[5] (\reg_dr_d0[5] ),
.\reg_dr_e0[5] (\reg_dr_e0[5] ),
.\reg_dr_b0[5] (\reg_dr_b0[5] ),
.\reg_dr_c0[5] (\reg_dr_c0[5] ),
.\reg_rr_b0[5] (\reg_rr_b0[5] ),
.\reg_rr_c0[5] (\reg_rr_c0[5] ),
.\reg_rr_d0[5] (\reg_rr_d0[5] ),
.\reg_rr_e0[5] (\reg_rr_e0[5] ),
.\reg_rr_d0[4] (\reg_rr_d0[4] ),
.\reg_rr_e0[4] (\reg_rr_e0[4] ),
.\reg_rr_b0[4] (\reg_rr_b0[4] ),
.\reg_rr_c0[4] (\reg_rr_c0[4] ),
.\reg_dr_a0[4] (\reg_dr_a0[4] ),
.\reg_dr_e0[4] (\reg_dr_e0[4] ),
.\reg_dr_b0[4] (\reg_dr_b0[4] ),
.\reg_dr_c0[4] (\reg_dr_c0[4] ),
.\reg_sr_d0[3] (\reg_sr_d0[3] ),
.\reg_sr_e0[3] (\reg_sr_e0[3] ),
.\reg_rr_b0[3] (\reg_rr_b0[3] ),
.\reg_rr_c0[3] (\reg_rr_c0[3] ),
.\reg_rr_d0[3] (\reg_rr_d0[3] ),
.\reg_rr_e0[3] (\reg_rr_e0[3] ),
.\reg_ar_b0[3] (\reg_ar_b0[3] ),
.\reg_ar_c0[3] (\reg_ar_c0[3] ),
.\reg_ar_a0[3] (\reg_ar_a0[3] ),
.\reg_ar_e0[3] (\reg_ar_e0[3] ),
.\reg_sr_b0[2] (\reg_sr_b0[2] ),
.\reg_rr_a0[2] (\reg_rr_a0[2] ),
.\reg_rr_e0[2] (\reg_rr_e0[2] ),
.\reg_rr_b0[2] (\reg_rr_b0[2] ),
.\reg_rr_c0[2] (\reg_rr_c0[2] ),
.\reg_ar_b0[2] (\reg_ar_b0[2] ),
.\reg_ar_c0[2] (\reg_ar_c0[2] ),
.\reg_ar_a0[2] (\reg_ar_a0[2] ),
.\reg_ar_e0[2] (\reg_ar_e0[2] ),
.\reg_sr_b0[1] (\reg_sr_b0[1] ),
.\reg_rr_d0[1] (\reg_rr_d0[1] ),
.\reg_rr_e0[1] (\reg_rr_e0[1] ),
.\reg_rr_b0[1] (\reg_rr_b0[1] ),
.\reg_rr_c0[1] (\reg_rr_c0[1] ),
.\reg_ar_b0[1] (\reg_ar_b0[1] ),
.\reg_ar_c0[1] (\reg_ar_c0[1] ),
.\reg_ar_a0[1] (\reg_ar_a0[1] ),
.\reg_ar_e0[1] (\reg_ar_e0[1] ),
.\reg_ar_b0[0] (\reg_ar_b0[0] ),
.\reg_ar_c0[0] (\reg_ar_c0[0] ),
.\reg_ar_a0[0] (\reg_ar_a0[0] ),
.\reg_ar_e0[0] (\reg_ar_e0[0] ),
.\reg_sl_d0[1] (\reg_sl_d0[1] ),
.\reg_sl_e0[1] (\reg_sl_e0[1] ),
.\reg_sl_b0[1] (\reg_sl_b0[1] ),
.\reg_sl_c0[1] (\reg_sl_c0[1] ),
.\reg_sl_d0[4] (\reg_sl_d0[4] ),
.\reg_sl_e0[4] (\reg_sl_e0[4] ),
.\reg_sl_b0[4] (\reg_sl_b0[4] ),
.\reg_sl_c0[4] (\reg_sl_c0[4] ),
.\reg_sl_d0[0] (\reg_sl_d0[0] ),
.\reg_sl_e0[0] (\reg_sl_e0[0] ),
.\reg_sl_b0[0] (\reg_sl_b0[0] ),
.\reg_sl_c0[0] (\reg_sl_c0[0] ),
.\reg_sl_b0[3] (\reg_sl_b0[3] ),
.\reg_sl_c0[3] (\reg_sl_c0[3] ),
.\reg_sl_d0[3] (\reg_sl_d0[3] ),
.\reg_sl_e0[3] (\reg_sl_e0[3] ),
.\reg_sl_b0[2] (\reg_sl_b0[2] ),
.\reg_sl_c0[2] (\reg_sl_c0[2] ),
.\reg_sl_d0[2] (\reg_sl_d0[2] ),
.\reg_sl_e0[2] (\reg_sl_e0[2] ),
.\reg_sl_d0[5] (\reg_sl_d0[5] ),
.\reg_sl_e0[5] (\reg_sl_e0[5] ),
.\reg_sl_b0[5] (\reg_sl_b0[5] ),
.\reg_sl_c0[5] (\reg_sl_c0[5] ),
.\reg_sr_b0[0] (\reg_sr_b0[0] ),
.\reg_rr_d0[0] (\reg_rr_d0[0] ),
.\reg_rr_e0[0] (\reg_rr_e0[0] ),
.\reg_rr_b0[0] (\reg_rr_b0[0] ),
.\reg_rr_c0[0] (\reg_rr_c0[0] ),
.\reg_dr_d0[6] (\reg_dr_d0[6] ),
.\reg_dr_e0[6] (\reg_dr_e0[6] ),
.\reg_dr_b0[6] (\reg_dr_b0[6] ),
.\reg_dr_c0[6] (\reg_dr_c0[6] ),
.\reg_rr_b0[6] (\reg_rr_b0[6] ),
.\reg_rr_c0[6] (\reg_rr_c0[6] ),
.\reg_rr_d0[6] (\reg_rr_d0[6] ),
.\reg_rr_e0[6] (\reg_rr_e0[6] ),
.\reg_sr_d0[2] (\reg_sr_d0[2] ),
.\reg_sr_e0[2] (\reg_sr_e0[2] ),
.\reg_sr_d0[1] (\reg_sr_d0[1] ),
.\reg_sr_e0[1] (\reg_sr_e0[1] ),
.\reg_sr_d0[0] (\reg_sr_d0[0] ),
.\reg_sr_e0[0] (\reg_sr_e0[0] ),
.\reg_dr_e0[7] (\reg_dr_e0[7] ),
.\reg_dr_d0[7] (\reg_dr_d0[7] ),
.\reg_dr_b0[7] (\reg_dr_b0[7] ),
.\reg_sr_b0[5] (\reg_sr_b0[5] ),
.\reg_sr_a0[5] (\reg_sr_a0[5] ),
.\reg_sr_c0[5] (\reg_sr_c0[5] ),
.\reg_sr_b0[4] (\reg_sr_b0[4] ),
.\reg_sr_d0[4] (\reg_sr_d0[4] ),
.\reg_sr_e0[4] (\reg_sr_e0[4] ),
.\reg_dr_b0[3] (\reg_dr_b0[3] ),
.\reg_dr_a0[3] (\reg_dr_a0[3] ),
.\reg_dr_c0[3] (\reg_dr_c0[3] ),
.\reg_dr_b0[2] (\reg_dr_b0[2] ),
.\reg_dr_d0[2] (\reg_dr_d0[2] ),
.\reg_dr_e0[2] (\reg_dr_e0[2] ),
.\reg_sr_a0[2] (\reg_sr_a0[2] ),
.\reg_sr_c0[2] (\reg_sr_c0[2] ),
.\reg_dr_b0[1] (\reg_dr_b0[1] ),
.\reg_dr_d0[1] (\reg_dr_d0[1] ),
.\reg_dr_e0[1] (\reg_dr_e0[1] ),
.\reg_sr_a0[1] (\reg_sr_a0[1] ),
.\reg_sr_c0[1] (\reg_sr_c0[1] ),
.\reg_rr_a0[7] (\reg_rr_a0[7] ),
.\reg_rr_b0[7] (\reg_rr_b0[7] ),
.\reg_rr_c0[7] (\reg_rr_c0[7] ),
.\reg_dr_b0[0] (\reg_dr_b0[0] ),
.\reg_dr_d0[0] (\reg_dr_d0[0] ),
.\reg_dr_e0[0] (\reg_dr_e0[0] ),
.\reg_sr_a0[0] (\reg_sr_a0[0] ),
.\reg_sr_c0[0] (\reg_sr_c0[0] ),
.\reg_sr_b0[6] (\reg_sr_b0[6] ),
.\reg_sr_d0[6] (\reg_sr_d0[6] ),
.\reg_sr_e0[6] (\reg_sr_e0[6] ),
.\reg_sr_a0[3] (\reg_sr_a0[3] ),
.\reg_sr_b0[3] (\reg_sr_b0[3] ),
.\reg_sr_c0[3] (\reg_sr_c0[3] ),
.o(o),
.o_603(o_603),
.o_607(o_607),
.\w_state_out[1] (\w_state_out[1] ),
.\w_state_out[2] (\w_state_out[2] ),
.\w_state_out[0] (\w_state_out[0] ),
.o_15(o_15),
.o_17(o_17),
.o_39(o_39),
.o_41(o_41),
.o_43(o_43),
.o_47(o_47),
.o_49(o_49),
.o_51(o_51),
.o_83(o_83),
.o_85(o_85),
.o_87(o_87),
.o_89(o_89) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1  u_adsr_envelope_generator_5ch_1 (
.clk_3(clk_3),
.n118(n118),
.n84(n84),
.o_607(o_607),
.o_603(o_603),
.n311(n311),
.o(o),
.reg_wts_enable(reg_wts_enable),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[2] (\ff_active[2] ),
.o_39(o_39),
.\ff_active[0] (\ff_active[0] ),
.ff_ch_d1_key_on(ff_ch_d1_key_on),
.ch_d0_key_on(ch_d0_key_on),
.ff_reg_clone_key_d1(ff_reg_clone_key_d1),
.\wave_address_out[0] (\wave_address_out[0] ),
.\w_sram_a0[9] (\w_sram_a0[9] ),
.\w_sram_a0[7] (\w_sram_a0[7] ),
.\ff_reg_ar_a1[5] (\ff_reg_ar_a1[5] ),
.\reg_ar_a0[5] (\reg_ar_a0[5] ),
.ff_reg_clone_adsr_a1(ff_reg_clone_adsr_a1),
.\ff_reg_ar_d1[5] (\ff_reg_ar_d1[5] ),
.\ff_reg_ar_a1[4] (\ff_reg_ar_a1[4] ),
.\reg_ar_a0[4] (\reg_ar_a0[4] ),
.\ff_reg_ar_d1[4] (\ff_reg_ar_d1[4] ),
.\ff_reg_ar_a1[3] (\ff_reg_ar_a1[3] ),
.\reg_ar_a0[3] (\reg_ar_a0[3] ),
.\ff_reg_ar_d1[3] (\ff_reg_ar_d1[3] ),
.\ff_reg_ar_a1[2] (\ff_reg_ar_a1[2] ),
.\reg_ar_a0[2] (\reg_ar_a0[2] ),
.\ff_reg_ar_d1[2] (\ff_reg_ar_d1[2] ),
.\ff_reg_ar_a1[1] (\ff_reg_ar_a1[1] ),
.\reg_ar_a0[1] (\reg_ar_a0[1] ),
.\ff_reg_ar_d1[1] (\ff_reg_ar_d1[1] ),
.\ff_reg_ar_a1[0] (\ff_reg_ar_a1[0] ),
.\reg_ar_a0[0] (\reg_ar_a0[0] ),
.\ff_reg_ar_d1[0] (\ff_reg_ar_d1[0] ),
.ff_ch_a1_key_off(ff_ch_a1_key_off),
.ch_a0_key_off(ch_a0_key_off),
.ff_reg_clone_key_a1(ff_reg_clone_key_a1),
.ff_ch_e1_key_on(ff_ch_e1_key_on),
.ch_e0_key_on(ch_e0_key_on),
.ff_reg_clone_key_e1(ff_reg_clone_key_e1),
.ff_ch_b1_key_on(ff_ch_b1_key_on),
.ch_b0_key_on(ch_b0_key_on),
.ff_reg_clone_key_b1(ff_reg_clone_key_b1),
.ff_ch_c1_key_on(ff_ch_c1_key_on),
.ch_c0_key_on(ch_c0_key_on),
.ff_reg_clone_key_c1(ff_reg_clone_key_c1),
.\ff_reg_sr_a1[5] (\ff_reg_sr_a1[5] ),
.\reg_sr_a0[5] (\reg_sr_a0[5] ),
.\ff_reg_sr_a1[2] (\ff_reg_sr_a1[2] ),
.\reg_sr_a0[2] (\reg_sr_a0[2] ),
.\reg_ar_a0[7] (\reg_ar_a0[7] ),
.\ff_reg_ar_a1[7] (\ff_reg_ar_a1[7] ),
.\ff_reg_ar_d1[7] (\ff_reg_ar_d1[7] ),
.\ff_reg_ar_a1[6] (\ff_reg_ar_a1[6] ),
.\reg_ar_a0[6] (\reg_ar_a0[6] ),
.\ff_reg_ar_d1[6] (\ff_reg_ar_d1[6] ),
.ff_reg_clone_adsr_d1(ff_reg_clone_adsr_d1),
.\ff_reg_ar_e1[5] (\ff_reg_ar_e1[5] ),
.\reg_ar_e0[5] (\reg_ar_e0[5] ),
.ff_reg_clone_adsr_e1(ff_reg_clone_adsr_e1),
.\ff_reg_ar_e1[4] (\ff_reg_ar_e1[4] ),
.\reg_ar_e0[4] (\reg_ar_e0[4] ),
.\ff_reg_ar_e1[3] (\ff_reg_ar_e1[3] ),
.\reg_ar_e0[3] (\reg_ar_e0[3] ),
.\ff_reg_ar_e1[2] (\ff_reg_ar_e1[2] ),
.\reg_ar_e0[2] (\reg_ar_e0[2] ),
.\ff_reg_ar_e1[1] (\ff_reg_ar_e1[1] ),
.\reg_ar_e0[1] (\reg_ar_e0[1] ),
.\ff_reg_ar_e1[0] (\ff_reg_ar_e1[0] ),
.\reg_ar_e0[0] (\reg_ar_e0[0] ),
.\ff_reg_rr_a1[0] (\ff_reg_rr_a1[0] ),
.\reg_rr_a0[0] (\reg_rr_a0[0] ),
.\ff_reg_dr_a1[0] (\ff_reg_dr_a1[0] ),
.\reg_dr_a0[0] (\reg_dr_a0[0] ),
.\ff_reg_sr_a1[1] (\ff_reg_sr_a1[1] ),
.\reg_sr_a0[1] (\reg_sr_a0[1] ),
.\ff_reg_sr_a1[7] (\ff_reg_sr_a1[7] ),
.\reg_sr_a0[7] (\reg_sr_a0[7] ),
.\ff_reg_sr_a1[4] (\ff_reg_sr_a1[4] ),
.\reg_sr_a0[4] (\reg_sr_a0[4] ),
.\ff_reg_sr_a1[3] (\ff_reg_sr_a1[3] ),
.\reg_sr_a0[3] (\reg_sr_a0[3] ),
.\ff_reg_rr_a1[2] (\ff_reg_rr_a1[2] ),
.\reg_rr_a0[2] (\reg_rr_a0[2] ),
.\reg_ar_e0[7] (\reg_ar_e0[7] ),
.\ff_reg_ar_e1[7] (\ff_reg_ar_e1[7] ),
.\ff_reg_ar_e1[6] (\ff_reg_ar_e1[6] ),
.\reg_ar_e0[6] (\reg_ar_e0[6] ),
.\ff_reg_sr_a1[0] (\ff_reg_sr_a1[0] ),
.\reg_sr_a0[0] (\reg_sr_a0[0] ),
.ff_ch_a1_key_release(ff_ch_a1_key_release),
.ch_a0_key_release(ch_a0_key_release),
.\ff_reg_sl_a1[5] (\ff_reg_sl_a1[5] ),
.\reg_sl_a0[5] (\reg_sl_a0[5] ),
.\ff_reg_sr_a1[6] (\ff_reg_sr_a1[6] ),
.\reg_sr_a0[6] (\reg_sr_a0[6] ),
.\ff_reg_rr_a1[6] (\ff_reg_rr_a1[6] ),
.\reg_rr_a0[6] (\reg_rr_a0[6] ),
.\ff_reg_dr_a1[7] (\ff_reg_dr_a1[7] ),
.\reg_dr_a0[7] (\reg_dr_a0[7] ),
.\ff_reg_rr_a1[7] (\ff_reg_rr_a1[7] ),
.\reg_rr_a0[7] (\reg_rr_a0[7] ),
.\ff_reg_dr_a1[6] (\ff_reg_dr_a1[6] ),
.\reg_dr_a0[6] (\reg_dr_a0[6] ),
.\ff_reg_rr_a1[5] (\ff_reg_rr_a1[5] ),
.\reg_rr_a0[5] (\reg_rr_a0[5] ),
.\ff_reg_dr_a1[5] (\ff_reg_dr_a1[5] ),
.\reg_dr_a0[5] (\reg_dr_a0[5] ),
.\ff_reg_rr_a1[4] (\ff_reg_rr_a1[4] ),
.\reg_rr_a0[4] (\reg_rr_a0[4] ),
.\ff_reg_dr_a1[4] (\ff_reg_dr_a1[4] ),
.\reg_dr_a0[4] (\reg_dr_a0[4] ),
.\ff_reg_dr_a1[3] (\ff_reg_dr_a1[3] ),
.\reg_dr_a0[3] (\reg_dr_a0[3] ),
.\ff_reg_rr_a1[3] (\ff_reg_rr_a1[3] ),
.\reg_rr_a0[3] (\reg_rr_a0[3] ),
.\ff_reg_sl_a1[1] (\ff_reg_sl_a1[1] ),
.\reg_sl_a0[1] (\reg_sl_a0[1] ),
.\ff_reg_sl_a1[2] (\ff_reg_sl_a1[2] ),
.\reg_sl_a0[2] (\reg_sl_a0[2] ),
.\ff_reg_sl_a1[4] (\ff_reg_sl_a1[4] ),
.\reg_sl_a0[4] (\reg_sl_a0[4] ),
.\ff_reg_rr_a1[1] (\ff_reg_rr_a1[1] ),
.\reg_rr_a0[1] (\reg_rr_a0[1] ),
.\ff_reg_dr_a1[1] (\ff_reg_dr_a1[1] ),
.\reg_dr_a0[1] (\reg_dr_a0[1] ),
.\ff_reg_dr_a1[2] (\ff_reg_dr_a1[2] ),
.\reg_dr_a0[2] (\reg_dr_a0[2] ),
.\ff_reg_sl_a1[0] (\ff_reg_sl_a1[0] ),
.\reg_sl_a0[0] (\reg_sl_a0[0] ),
.\ff_reg_sl_a1[3] (\ff_reg_sl_a1[3] ),
.\reg_sl_a0[3] (\reg_sl_a0[3] ),
.\reg_dr_d1[7] (\reg_dr_d1[7] ),
.\reg_dr_e1[7] (\reg_dr_e1[7] ),
.\reg_dr_d1[6] (\reg_dr_d1[6] ),
.\reg_dr_e1[6] (\reg_dr_e1[6] ),
.\reg_dr_d1[5] (\reg_dr_d1[5] ),
.\reg_dr_e1[5] (\reg_dr_e1[5] ),
.\reg_dr_d1[4] (\reg_dr_d1[4] ),
.\reg_dr_e1[4] (\reg_dr_e1[4] ),
.\reg_dr_d1[3] (\reg_dr_d1[3] ),
.\reg_dr_e1[3] (\reg_dr_e1[3] ),
.\reg_dr_d1[2] (\reg_dr_d1[2] ),
.\reg_dr_e1[2] (\reg_dr_e1[2] ),
.\reg_dr_d1[1] (\reg_dr_d1[1] ),
.\reg_dr_e1[1] (\reg_dr_e1[1] ),
.\reg_dr_d1[0] (\reg_dr_d1[0] ),
.\reg_dr_e1[0] (\reg_dr_e1[0] ),
.\reg_dr_b1[7] (\reg_dr_b1[7] ),
.\reg_dr_c1[7] (\reg_dr_c1[7] ),
.\reg_dr_b1[6] (\reg_dr_b1[6] ),
.\reg_dr_c1[6] (\reg_dr_c1[6] ),
.\reg_dr_b1[5] (\reg_dr_b1[5] ),
.\reg_dr_c1[5] (\reg_dr_c1[5] ),
.\reg_dr_b1[4] (\reg_dr_b1[4] ),
.\reg_dr_c1[4] (\reg_dr_c1[4] ),
.\reg_dr_b1[3] (\reg_dr_b1[3] ),
.\reg_dr_c1[3] (\reg_dr_c1[3] ),
.\reg_dr_b1[2] (\reg_dr_b1[2] ),
.\reg_dr_c1[2] (\reg_dr_c1[2] ),
.\reg_dr_b1[1] (\reg_dr_b1[1] ),
.\reg_dr_c1[1] (\reg_dr_c1[1] ),
.\reg_dr_b1[0] (\reg_dr_b1[0] ),
.\reg_dr_c1[0] (\reg_dr_c1[0] ),
.\reg_sr_d1[7] (\reg_sr_d1[7] ),
.\reg_sr_e1[7] (\reg_sr_e1[7] ),
.\reg_sr_d1[6] (\reg_sr_d1[6] ),
.\reg_sr_e1[6] (\reg_sr_e1[6] ),
.\reg_sr_d1[5] (\reg_sr_d1[5] ),
.\reg_sr_e1[5] (\reg_sr_e1[5] ),
.\reg_sr_d1[4] (\reg_sr_d1[4] ),
.\reg_sr_e1[4] (\reg_sr_e1[4] ),
.\reg_sr_d1[3] (\reg_sr_d1[3] ),
.\reg_sr_e1[3] (\reg_sr_e1[3] ),
.\reg_sr_d1[2] (\reg_sr_d1[2] ),
.\reg_sr_e1[2] (\reg_sr_e1[2] ),
.\reg_sr_d1[1] (\reg_sr_d1[1] ),
.\reg_sr_e1[1] (\reg_sr_e1[1] ),
.\reg_sr_d1[0] (\reg_sr_d1[0] ),
.\reg_sr_e1[0] (\reg_sr_e1[0] ),
.\reg_sr_b1[7] (\reg_sr_b1[7] ),
.\reg_sr_c1[7] (\reg_sr_c1[7] ),
.\reg_sr_b1[6] (\reg_sr_b1[6] ),
.\reg_sr_c1[6] (\reg_sr_c1[6] ),
.\reg_sr_b1[5] (\reg_sr_b1[5] ),
.\reg_sr_c1[5] (\reg_sr_c1[5] ),
.\reg_sr_b1[4] (\reg_sr_b1[4] ),
.\reg_sr_c1[4] (\reg_sr_c1[4] ),
.\reg_sr_b1[3] (\reg_sr_b1[3] ),
.\reg_sr_c1[3] (\reg_sr_c1[3] ),
.\reg_sr_b1[2] (\reg_sr_b1[2] ),
.\reg_sr_c1[2] (\reg_sr_c1[2] ),
.\reg_sr_b1[1] (\reg_sr_b1[1] ),
.\reg_sr_c1[1] (\reg_sr_c1[1] ),
.\reg_sr_b1[0] (\reg_sr_b1[0] ),
.\reg_sr_c1[0] (\reg_sr_c1[0] ),
.\reg_rr_d1[7] (\reg_rr_d1[7] ),
.\reg_rr_e1[7] (\reg_rr_e1[7] ),
.\reg_rr_d1[6] (\reg_rr_d1[6] ),
.\reg_rr_e1[6] (\reg_rr_e1[6] ),
.\reg_rr_d1[5] (\reg_rr_d1[5] ),
.\reg_rr_e1[5] (\reg_rr_e1[5] ),
.\reg_rr_d1[4] (\reg_rr_d1[4] ),
.\reg_rr_e1[4] (\reg_rr_e1[4] ),
.\reg_rr_d1[3] (\reg_rr_d1[3] ),
.\reg_rr_e1[3] (\reg_rr_e1[3] ),
.\reg_rr_d1[2] (\reg_rr_d1[2] ),
.\reg_rr_e1[2] (\reg_rr_e1[2] ),
.\reg_rr_d1[1] (\reg_rr_d1[1] ),
.\reg_rr_e1[1] (\reg_rr_e1[1] ),
.\reg_rr_d1[0] (\reg_rr_d1[0] ),
.\reg_rr_e1[0] (\reg_rr_e1[0] ),
.\reg_rr_b1[7] (\reg_rr_b1[7] ),
.\reg_rr_c1[7] (\reg_rr_c1[7] ),
.\reg_rr_b1[6] (\reg_rr_b1[6] ),
.\reg_rr_c1[6] (\reg_rr_c1[6] ),
.\reg_rr_b1[5] (\reg_rr_b1[5] ),
.\reg_rr_c1[5] (\reg_rr_c1[5] ),
.\reg_rr_b1[4] (\reg_rr_b1[4] ),
.\reg_rr_c1[4] (\reg_rr_c1[4] ),
.\reg_rr_b1[3] (\reg_rr_b1[3] ),
.\reg_rr_c1[3] (\reg_rr_c1[3] ),
.\reg_rr_b1[2] (\reg_rr_b1[2] ),
.\reg_rr_c1[2] (\reg_rr_c1[2] ),
.\reg_rr_b1[1] (\reg_rr_b1[1] ),
.\reg_rr_c1[1] (\reg_rr_c1[1] ),
.\reg_rr_b1[0] (\reg_rr_b1[0] ),
.\reg_rr_c1[0] (\reg_rr_c1[0] ),
.\reg_sl_d1[5] (\reg_sl_d1[5] ),
.\reg_sl_e1[5] (\reg_sl_e1[5] ),
.\reg_sl_d1[4] (\reg_sl_d1[4] ),
.\reg_sl_e1[4] (\reg_sl_e1[4] ),
.\reg_sl_d1[3] (\reg_sl_d1[3] ),
.\reg_sl_e1[3] (\reg_sl_e1[3] ),
.\reg_sl_d1[2] (\reg_sl_d1[2] ),
.\reg_sl_e1[2] (\reg_sl_e1[2] ),
.\reg_sl_d1[1] (\reg_sl_d1[1] ),
.\reg_sl_e1[1] (\reg_sl_e1[1] ),
.\reg_sl_d1[0] (\reg_sl_d1[0] ),
.\reg_sl_e1[0] (\reg_sl_e1[0] ),
.\reg_sl_b1[5] (\reg_sl_b1[5] ),
.\reg_sl_c1[5] (\reg_sl_c1[5] ),
.\reg_sl_b1[4] (\reg_sl_b1[4] ),
.\reg_sl_c1[4] (\reg_sl_c1[4] ),
.\reg_sl_b1[3] (\reg_sl_b1[3] ),
.\reg_sl_c1[3] (\reg_sl_c1[3] ),
.\reg_sl_b1[2] (\reg_sl_b1[2] ),
.\reg_sl_c1[2] (\reg_sl_c1[2] ),
.\reg_sl_b1[1] (\reg_sl_b1[1] ),
.\reg_sl_c1[1] (\reg_sl_c1[1] ),
.\reg_sl_b1[0] (\reg_sl_b1[0] ),
.\reg_sl_c1[0] (\reg_sl_c1[0] ),
.ch_d1_key_release(ch_d1_key_release),
.ch_e1_key_release(ch_e1_key_release),
.ch_b1_key_release(ch_b1_key_release),
.ch_c1_key_release(ch_c1_key_release),
.ch_d1_key_off(ch_d1_key_off),
.ch_e1_key_off(ch_e1_key_off),
.ch_b1_key_off(ch_b1_key_off),
.ch_c1_key_off(ch_c1_key_off),
.\reg_ar_b1[7] (\reg_ar_b1[7] ),
.\reg_ar_c1[7] (\reg_ar_c1[7] ),
.\reg_ar_b1[6] (\reg_ar_b1[6] ),
.\reg_ar_c1[6] (\reg_ar_c1[6] ),
.\reg_ar_b1[5] (\reg_ar_b1[5] ),
.\reg_ar_c1[5] (\reg_ar_c1[5] ),
.\reg_ar_b1[4] (\reg_ar_b1[4] ),
.\reg_ar_c1[4] (\reg_ar_c1[4] ),
.\reg_ar_b1[3] (\reg_ar_b1[3] ),
.\reg_ar_c1[3] (\reg_ar_c1[3] ),
.\reg_ar_b1[2] (\reg_ar_b1[2] ),
.\reg_ar_c1[2] (\reg_ar_c1[2] ),
.\reg_ar_b1[1] (\reg_ar_b1[1] ),
.\reg_ar_c1[1] (\reg_ar_c1[1] ),
.\reg_ar_b1[0] (\reg_ar_b1[0] ),
.\reg_ar_c1[0] (\reg_ar_c1[0] ),
.\w_state_out[0]_5 (\w_state_out[0]_5 ),
.\counter_out[19] (\counter_out[19] ),
.\counter_out[19]_37 (\counter_out[19]_37 ),
.\counter_out[19]_39 (\counter_out[19]_39 ),
.\counter_out[19]_41 (\counter_out[19]_41 ),
.o_15_0(o_15_0),
.o_25(o_25),
.o_27(o_27),
.o_89_1(o_89_1),
.o_91(o_91),
.o_93(o_93),
.o_95(o_95) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0  u_tone_generator_5ch_0 (
.clk_3(clk_3),
.n118(n118),
.n84(n84),
.o_607(o_607),
.o_603(o_603),
.n311(n311),
.o(o),
.\ff_active[1] (\ff_active[1] ),
.\reg_wave_length_a0[1] (\reg_wave_length_a0[1] ),
.\reg_wave_length_b0[1] (\reg_wave_length_b0[1] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_wave_length_c0[1] (\reg_wave_length_c0[1] ),
.\reg_wave_length_d0[1] (\reg_wave_length_d0[1] ),
.\reg_wave_length_a0[0] (\reg_wave_length_a0[0] ),
.\reg_wave_length_b0[0] (\reg_wave_length_b0[0] ),
.\reg_wave_length_c0[0] (\reg_wave_length_c0[0] ),
.\reg_wave_length_d0[0] (\reg_wave_length_d0[0] ),
.\reg_frequency_count_a0[11] (\reg_frequency_count_a0[11] ),
.\reg_frequency_count_b0[11] (\reg_frequency_count_b0[11] ),
.\reg_frequency_count_c0[11] (\reg_frequency_count_c0[11] ),
.\reg_frequency_count_d0[11] (\reg_frequency_count_d0[11] ),
.\reg_frequency_count_a0[10] (\reg_frequency_count_a0[10] ),
.\reg_frequency_count_b0[10] (\reg_frequency_count_b0[10] ),
.\reg_frequency_count_c0[10] (\reg_frequency_count_c0[10] ),
.\reg_frequency_count_d0[10] (\reg_frequency_count_d0[10] ),
.\reg_frequency_count_a0[9] (\reg_frequency_count_a0[9] ),
.\reg_frequency_count_b0[9] (\reg_frequency_count_b0[9] ),
.\reg_frequency_count_c0[9] (\reg_frequency_count_c0[9] ),
.\reg_frequency_count_d0[9] (\reg_frequency_count_d0[9] ),
.\reg_frequency_count_a0[8] (\reg_frequency_count_a0[8] ),
.\reg_frequency_count_b0[8] (\reg_frequency_count_b0[8] ),
.\reg_frequency_count_c0[8] (\reg_frequency_count_c0[8] ),
.\reg_frequency_count_d0[8] (\reg_frequency_count_d0[8] ),
.\reg_frequency_count_a0[7] (\reg_frequency_count_a0[7] ),
.\reg_frequency_count_b0[7] (\reg_frequency_count_b0[7] ),
.\reg_frequency_count_c0[7] (\reg_frequency_count_c0[7] ),
.\reg_frequency_count_d0[7] (\reg_frequency_count_d0[7] ),
.\reg_frequency_count_a0[6] (\reg_frequency_count_a0[6] ),
.\reg_frequency_count_b0[6] (\reg_frequency_count_b0[6] ),
.\reg_frequency_count_c0[6] (\reg_frequency_count_c0[6] ),
.\reg_frequency_count_d0[6] (\reg_frequency_count_d0[6] ),
.\reg_frequency_count_a0[5] (\reg_frequency_count_a0[5] ),
.\reg_frequency_count_b0[5] (\reg_frequency_count_b0[5] ),
.\reg_frequency_count_c0[5] (\reg_frequency_count_c0[5] ),
.\reg_frequency_count_d0[5] (\reg_frequency_count_d0[5] ),
.\reg_frequency_count_a0[4] (\reg_frequency_count_a0[4] ),
.\reg_frequency_count_b0[4] (\reg_frequency_count_b0[4] ),
.\reg_frequency_count_c0[4] (\reg_frequency_count_c0[4] ),
.\reg_frequency_count_d0[4] (\reg_frequency_count_d0[4] ),
.\reg_frequency_count_a0[3] (\reg_frequency_count_a0[3] ),
.\reg_frequency_count_b0[3] (\reg_frequency_count_b0[3] ),
.\reg_frequency_count_c0[3] (\reg_frequency_count_c0[3] ),
.\reg_frequency_count_d0[3] (\reg_frequency_count_d0[3] ),
.\reg_frequency_count_a0[2] (\reg_frequency_count_a0[2] ),
.\reg_frequency_count_b0[2] (\reg_frequency_count_b0[2] ),
.\reg_frequency_count_c0[2] (\reg_frequency_count_c0[2] ),
.\reg_frequency_count_d0[2] (\reg_frequency_count_d0[2] ),
.\reg_frequency_count_a0[1] (\reg_frequency_count_a0[1] ),
.\reg_frequency_count_b0[1] (\reg_frequency_count_b0[1] ),
.\reg_frequency_count_c0[1] (\reg_frequency_count_c0[1] ),
.\reg_frequency_count_d0[1] (\reg_frequency_count_d0[1] ),
.\reg_frequency_count_a0[0] (\reg_frequency_count_a0[0] ),
.\reg_frequency_count_b0[0] (\reg_frequency_count_b0[0] ),
.\reg_frequency_count_c0[0] (\reg_frequency_count_c0[0] ),
.\reg_frequency_count_d0[0] (\reg_frequency_count_d0[0] ),
.\w_sram_a0[0] (\w_sram_a0[0] ),
.\w_sram_a0[1] (\w_sram_a0[1] ),
.\w_sram_a0[2] (\w_sram_a0[2] ),
.\w_sram_a0[3] (\w_sram_a0[3] ),
.\w_sram_a0[4] (\w_sram_a0[4] ),
.\timer1_address[1]_7 (\timer1_address[1]_7 ),
.\reg_frequency_count_e0[11] (\reg_frequency_count_e0[11] ),
.\ff_active[2] (\ff_active[2] ),
.\reg_frequency_count_e0[10] (\reg_frequency_count_e0[10] ),
.\reg_frequency_count_e0[8] (\reg_frequency_count_e0[8] ),
.\reg_frequency_count_e0[6] (\reg_frequency_count_e0[6] ),
.\reg_frequency_count_e0[5] (\reg_frequency_count_e0[5] ),
.\reg_frequency_count_e0[4] (\reg_frequency_count_e0[4] ),
.\reg_frequency_count_e0[3] (\reg_frequency_count_e0[3] ),
.\reg_frequency_count_e0[2] (\reg_frequency_count_e0[2] ),
.\reg_frequency_count_e0[1] (\reg_frequency_count_e0[1] ),
.\reg_frequency_count_e0[0] (\reg_frequency_count_e0[0] ),
.ch_a0_key_on(ch_a0_key_on),
.ch_b0_key_on(ch_b0_key_on),
.ch_c0_key_on(ch_c0_key_on),
.ch_d0_key_on(ch_d0_key_on),
.\reg_frequency_count_e0[9] (\reg_frequency_count_e0[9] ),
.\reg_frequency_count_e0[7] (\reg_frequency_count_e0[7] ),
.ch_e0_key_on(ch_e0_key_on),
.\ff_wave_address_e[6] (\ff_wave_address_e[6] ),
.\ff_wave_address_e[4] (\ff_wave_address_e[4] ),
.\ff_wave_address_e[3] (\ff_wave_address_e[3] ),
.\ff_wave_address_e[2] (\ff_wave_address_e[2] ),
.\ff_wave_address_e[1] (\ff_wave_address_e[1] ),
.\ff_wave_address_e[0] (\ff_wave_address_e[0] ),
.n3(n3),
.n3_7(n3_7),
.n3_15(n3_15),
.n3_19(n3_19),
.n3_21(n3_21),
.n3_23(n3_23),
.n3_25(n3_25),
.n3_27(n3_27),
.\wave_address_out[3] (\wave_address_out[3] ),
.\wave_address_out[4] (\wave_address_out[4] ),
.\wave_address_out[5] (\wave_address_out[5] ) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1  u_tone_generator_5ch_1 (
.clk_3(clk_3),
.n118(n118),
.n84(n84),
.o_607(o_607),
.o_603(o_603),
.n311(n311),
.o(o),
.\reg_wave_length_a1[1] (\reg_wave_length_a1[1] ),
.\reg_wave_length_b1[1] (\reg_wave_length_b1[1] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_wave_length_c1[1] (\reg_wave_length_c1[1] ),
.\reg_wave_length_d1[1] (\reg_wave_length_d1[1] ),
.\reg_wave_length_a1[0] (\reg_wave_length_a1[0] ),
.\reg_wave_length_b1[0] (\reg_wave_length_b1[0] ),
.\reg_wave_length_c1[0] (\reg_wave_length_c1[0] ),
.\reg_wave_length_d1[0] (\reg_wave_length_d1[0] ),
.\ff_active[1] (\ff_active[1] ),
.\reg_frequency_count_a1[11] (\reg_frequency_count_a1[11] ),
.\reg_frequency_count_b1[11] (\reg_frequency_count_b1[11] ),
.\reg_frequency_count_c1[11] (\reg_frequency_count_c1[11] ),
.\reg_frequency_count_d1[11] (\reg_frequency_count_d1[11] ),
.\reg_frequency_count_a1[10] (\reg_frequency_count_a1[10] ),
.\reg_frequency_count_b1[10] (\reg_frequency_count_b1[10] ),
.\reg_frequency_count_c1[10] (\reg_frequency_count_c1[10] ),
.\reg_frequency_count_d1[10] (\reg_frequency_count_d1[10] ),
.\reg_frequency_count_a1[9] (\reg_frequency_count_a1[9] ),
.\reg_frequency_count_b1[9] (\reg_frequency_count_b1[9] ),
.\reg_frequency_count_c1[9] (\reg_frequency_count_c1[9] ),
.\reg_frequency_count_d1[9] (\reg_frequency_count_d1[9] ),
.\reg_frequency_count_a1[8] (\reg_frequency_count_a1[8] ),
.\reg_frequency_count_b1[8] (\reg_frequency_count_b1[8] ),
.\reg_frequency_count_c1[8] (\reg_frequency_count_c1[8] ),
.\reg_frequency_count_d1[8] (\reg_frequency_count_d1[8] ),
.\reg_frequency_count_a1[7] (\reg_frequency_count_a1[7] ),
.\reg_frequency_count_b1[7] (\reg_frequency_count_b1[7] ),
.\reg_frequency_count_c1[7] (\reg_frequency_count_c1[7] ),
.\reg_frequency_count_d1[7] (\reg_frequency_count_d1[7] ),
.\reg_frequency_count_a1[6] (\reg_frequency_count_a1[6] ),
.\reg_frequency_count_b1[6] (\reg_frequency_count_b1[6] ),
.\reg_frequency_count_c1[6] (\reg_frequency_count_c1[6] ),
.\reg_frequency_count_d1[6] (\reg_frequency_count_d1[6] ),
.\reg_frequency_count_a1[5] (\reg_frequency_count_a1[5] ),
.\reg_frequency_count_b1[5] (\reg_frequency_count_b1[5] ),
.\reg_frequency_count_c1[5] (\reg_frequency_count_c1[5] ),
.\reg_frequency_count_d1[5] (\reg_frequency_count_d1[5] ),
.\reg_frequency_count_a1[4] (\reg_frequency_count_a1[4] ),
.\reg_frequency_count_b1[4] (\reg_frequency_count_b1[4] ),
.\reg_frequency_count_c1[4] (\reg_frequency_count_c1[4] ),
.\reg_frequency_count_d1[4] (\reg_frequency_count_d1[4] ),
.\reg_frequency_count_a1[3] (\reg_frequency_count_a1[3] ),
.\reg_frequency_count_b1[3] (\reg_frequency_count_b1[3] ),
.\reg_frequency_count_c1[3] (\reg_frequency_count_c1[3] ),
.\reg_frequency_count_d1[3] (\reg_frequency_count_d1[3] ),
.\reg_frequency_count_a1[2] (\reg_frequency_count_a1[2] ),
.\reg_frequency_count_b1[2] (\reg_frequency_count_b1[2] ),
.\reg_frequency_count_c1[2] (\reg_frequency_count_c1[2] ),
.\reg_frequency_count_d1[2] (\reg_frequency_count_d1[2] ),
.\reg_frequency_count_a1[1] (\reg_frequency_count_a1[1] ),
.\reg_frequency_count_b1[1] (\reg_frequency_count_b1[1] ),
.\reg_frequency_count_c1[1] (\reg_frequency_count_c1[1] ),
.\reg_frequency_count_d1[1] (\reg_frequency_count_d1[1] ),
.\reg_frequency_count_a1[0] (\reg_frequency_count_a1[0] ),
.\reg_frequency_count_b1[0] (\reg_frequency_count_b1[0] ),
.\reg_frequency_count_c1[0] (\reg_frequency_count_c1[0] ),
.\reg_frequency_count_d1[0] (\reg_frequency_count_d1[0] ),
.\w_sram_a1[0] (\w_sram_a1[0] ),
.\w_sram_a1[1] (\w_sram_a1[1] ),
.\w_sram_a1[2] (\w_sram_a1[2] ),
.\w_sram_a1[3] (\w_sram_a1[3] ),
.\w_sram_a1[4] (\w_sram_a1[4] ),
.\ff_active[2] (\ff_active[2] ),
.\counter_out[19]_39 (\counter_out[19]_39 ),
.ff_ch_a1_key_on(ff_ch_a1_key_on),
.ch_a0_key_on(ch_a0_key_on),
.ff_reg_clone_key_a1(ff_reg_clone_key_a1),
.\counter_out[19]_41 (\counter_out[19]_41 ),
.\counter_out[19] (\counter_out[19] ),
.\ff_reg_frequency_count_e1[11] (\ff_reg_frequency_count_e1[11] ),
.\reg_frequency_count_e0[11] (\reg_frequency_count_e0[11] ),
.ff_reg_clone_frequency_e1(ff_reg_clone_frequency_e1),
.\ff_reg_frequency_count_e1[10] (\ff_reg_frequency_count_e1[10] ),
.\reg_frequency_count_e0[10] (\reg_frequency_count_e0[10] ),
.\ff_reg_frequency_count_e1[9] (\ff_reg_frequency_count_e1[9] ),
.\reg_frequency_count_e0[9] (\reg_frequency_count_e0[9] ),
.\ff_reg_frequency_count_e1[8] (\ff_reg_frequency_count_e1[8] ),
.\reg_frequency_count_e0[8] (\reg_frequency_count_e0[8] ),
.\ff_reg_frequency_count_e1[7] (\ff_reg_frequency_count_e1[7] ),
.\reg_frequency_count_e0[7] (\reg_frequency_count_e0[7] ),
.\ff_reg_frequency_count_e1[6] (\ff_reg_frequency_count_e1[6] ),
.\reg_frequency_count_e0[6] (\reg_frequency_count_e0[6] ),
.\ff_reg_frequency_count_e1[5] (\ff_reg_frequency_count_e1[5] ),
.\reg_frequency_count_e0[5] (\reg_frequency_count_e0[5] ),
.\ff_reg_frequency_count_e1[4] (\ff_reg_frequency_count_e1[4] ),
.\reg_frequency_count_e0[4] (\reg_frequency_count_e0[4] ),
.\ff_reg_frequency_count_e1[3] (\ff_reg_frequency_count_e1[3] ),
.\reg_frequency_count_e0[3] (\reg_frequency_count_e0[3] ),
.\ff_reg_frequency_count_e1[2] (\ff_reg_frequency_count_e1[2] ),
.\reg_frequency_count_e0[2] (\reg_frequency_count_e0[2] ),
.\ff_reg_frequency_count_e1[1] (\ff_reg_frequency_count_e1[1] ),
.\reg_frequency_count_e0[1] (\reg_frequency_count_e0[1] ),
.\ff_reg_frequency_count_e1[0] (\ff_reg_frequency_count_e1[0] ),
.\reg_frequency_count_e0[0] (\reg_frequency_count_e0[0] ),
.\counter_out[19]_37 (\counter_out[19]_37 ),
.\ff_wave_address_e[4]_3 (\ff_wave_address_e[4]_3 ),
.\ff_wave_address_e[3]_3 (\ff_wave_address_e[3]_3 ),
.\ff_wave_address_e[2]_3 (\ff_wave_address_e[2]_3 ),
.\ff_wave_address_e[1]_3 (\ff_wave_address_e[1]_3 ),
.\ff_wave_address_e[0]_3 (\ff_wave_address_e[0]_3 ),
.n3_9(n3_9),
.n3_11(n3_11),
.n3_19_295(n3_19_295),
.n3_21_296(n3_21_296),
.n3_23_297(n3_23_297),
.n3_25_298(n3_25_298),
.n3_27_299(n3_27_299),
.\frequency_count_out[9] (\frequency_count_out[9] ),
.\wave_address_out[5]_7 (\wave_address_out[5]_7 ),
.\wave_address_out[6] (\wave_address_out[6] ),
.\wave_address_out[0] (\wave_address_out[0] ),
.\wave_address_out[0]_15 (\wave_address_out[0]_15 ) 
);
\u_wts_core/u_wts_channel_mixer/u_channel_volume0  u_channel_volume0 (
.ram_array_4_DO6(ram_array_4_DO6),
.clk_3(clk_3),
.n84(n84),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array(ram_array),
.ram_array_4_DO7(ram_array_4_DO7),
.o_57_404(o_57_404),
.o_51_405(o_51_405),
.o_45_406(o_45_406),
.o_9(o_9),
.o_83(o_83),
.o_87(o_87),
.o_85(o_85),
.o_89(o_89),
.o_17(o_17),
.o_15(o_15),
.o_5(o_5),
.\ff_active[2] (\ff_active[2] ),
.reg_noise_enable_a0(reg_noise_enable_a0),
.\ff_active[1] (\ff_active[1] ),
.reg_noise_enable_d0(reg_noise_enable_d0),
.reg_noise_enable_e0(reg_noise_enable_e0),
.\ff_active[0] (\ff_active[0] ),
.reg_noise_enable_b0(reg_noise_enable_b0),
.reg_noise_enable_c0(reg_noise_enable_c0),
.o_49(o_49),
.o_51(o_51),
.\ff_channel[7] (\ff_channel[7] ),
.\ff_channel[6] (\ff_channel[6] ),
.\ff_channel[5] (\ff_channel[5] ),
.\ff_channel[4] (\ff_channel[4] ),
.\ff_channel[3] (\ff_channel[3] ),
.\ff_channel[2] (\ff_channel[2] ),
.\ff_channel[1] (\ff_channel[1] ),
.\ff_channel[0] (\ff_channel[0] ) 
);
\u_wts_core/u_wts_channel_mixer/u_channel_volume1  u_channel_volume1 (
.ram_array_4_DO6_0(ram_array_4_DO6_0),
.clk_3(clk_3),
.n84(n84),
.ram_array_4_DO5_0(ram_array_4_DO5_0),
.ram_array_4_DO4_0(ram_array_4_DO4_0),
.ram_array_4_DO3_0(ram_array_4_DO3_0),
.ram_array_4_DO2_0(ram_array_4_DO2_0),
.ram_array_4_DO1_0(ram_array_4_DO1_0),
.ram_array_5(ram_array_5),
.ram_array_4_DO7_0(ram_array_4_DO7_0),
.o_15_407(o_15_407),
.o_57_408(o_57_408),
.o_51_409(o_51_409),
.o_45_410(o_45_410),
.o_27(o_27),
.o_25(o_25),
.o_89_1(o_89_1),
.o_91(o_91),
.o_93(o_93),
.o_95(o_95),
.o_15_0(o_15_0),
.o_7(o_7),
.\ff_active[2] (\ff_active[2] ),
.ff_reg_noise_enable_a1(ff_reg_noise_enable_a1),
.\ff_active[1] (\ff_active[1] ),
.ff_reg_noise_enable_d1(ff_reg_noise_enable_d1),
.ff_reg_noise_enable_e1(ff_reg_noise_enable_e1),
.\ff_active[0] (\ff_active[0] ),
.ff_reg_noise_enable_b1(ff_reg_noise_enable_b1),
.ff_reg_noise_enable_c1(ff_reg_noise_enable_c1),
.\ff_channel[7]_3 (\ff_channel[7]_3 ),
.\ff_channel[6]_3 (\ff_channel[6]_3 ),
.\ff_channel[5]_3 (\ff_channel[5]_3 ),
.\ff_channel[4]_3 (\ff_channel[4]_3 ),
.\ff_channel[3]_3 (\ff_channel[3]_3 ),
.\ff_channel[2]_3 (\ff_channel[2]_3 ),
.\ff_channel[1]_3 (\ff_channel[1]_3 ),
.\ff_channel[0]_3 (\ff_channel[0]_3 ) 
);
\u_wts_core/u_wts_channel_mixer/u_ram00  u_ram00 (
.\ff_sram_d[0] (\ff_sram_d[0] ),
.\ff_sram_d[1] (\ff_sram_d[1] ),
.\ff_sram_d[2] (\ff_sram_d[2] ),
.\ff_sram_d[3] (\ff_sram_d[3] ),
.\ff_sram_d[4] (\ff_sram_d[4] ),
.\ff_sram_d[5] (\ff_sram_d[5] ),
.\ff_sram_d[6] (\ff_sram_d[6] ),
.\ff_sram_d[7] (\ff_sram_d[7] ),
.\w_sram_a0[0]_3 (\w_sram_a0[0]_3 ),
.\w_sram_a0[1]_3 (\w_sram_a0[1]_3 ),
.\w_sram_a0[2]_3 (\w_sram_a0[2]_3 ),
.\w_sram_a0[3]_3 (\w_sram_a0[3]_3 ),
.\w_sram_a0[4]_3 (\w_sram_a0[4]_3 ),
.\w_sram_a0[5] (\w_sram_a0[5] ),
.\w_sram_a0[6] (\w_sram_a0[6] ),
.\w_sram_a0[7]_7 (\w_sram_a0[7]_7 ),
.\w_sram_a0[8] (\w_sram_a0[8] ),
.\w_sram_a0[9]_7 (\w_sram_a0[9]_7 ),
.w_sram_we0(w_sram_we0),
.clk_3(clk_3),
.ram_array(ram_array),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO6(ram_array_4_DO6),
.ram_array_4_DO7(ram_array_4_DO7) 
);
\u_wts_core/u_wts_channel_mixer/u_ram10  u_ram10 (
.\ff_sram_d[0] (\ff_sram_d[0] ),
.\ff_sram_d[1] (\ff_sram_d[1] ),
.\ff_sram_d[2] (\ff_sram_d[2] ),
.\ff_sram_d[3] (\ff_sram_d[3] ),
.\ff_sram_d[4] (\ff_sram_d[4] ),
.\ff_sram_d[5] (\ff_sram_d[5] ),
.\ff_sram_d[6] (\ff_sram_d[6] ),
.\ff_sram_d[7] (\ff_sram_d[7] ),
.\w_sram_a1[0]_3 (\w_sram_a1[0]_3 ),
.\w_sram_a1[1]_3 (\w_sram_a1[1]_3 ),
.\w_sram_a1[2]_3 (\w_sram_a1[2]_3 ),
.\w_sram_a1[3]_3 (\w_sram_a1[3]_3 ),
.\w_sram_a1[4]_3 (\w_sram_a1[4]_3 ),
.\w_sram_a1[5] (\w_sram_a1[5] ),
.\w_sram_a1[6] (\w_sram_a1[6] ),
.\w_sram_a0[7]_7 (\w_sram_a0[7]_7 ),
.\w_sram_a0[8] (\w_sram_a0[8] ),
.\w_sram_a0[9]_7 (\w_sram_a0[9]_7 ),
.w_sram_we1(w_sram_we1),
.clk_3(clk_3),
.ram_array_5(ram_array_5),
.ram_array_4_DO1_0(ram_array_4_DO1_0),
.ram_array_4_DO2_0(ram_array_4_DO2_0),
.ram_array_4_DO3_0(ram_array_4_DO3_0),
.ram_array_4_DO4_0(ram_array_4_DO4_0),
.ram_array_4_DO5_0(ram_array_4_DO5_0),
.ram_array_4_DO6_0(ram_array_4_DO6_0),
.ram_array_4_DO7_0(ram_array_4_DO7_0) 
);
\u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch  u_wts_noise_generator_4ch (
.\ff_active[1] (\ff_active[1] ),
.\ff_active[2] (\ff_active[2] ),
.o_607(o_607),
.\reg_noise_sel_d0[0] (\reg_noise_sel_d0[0] ),
.\reg_noise_sel_e0[0] (\reg_noise_sel_e0[0] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_reg_noise_sel_a1[0] (\ff_reg_noise_sel_a1[0] ),
.\reg_noise_sel_a0[0] (\reg_noise_sel_a0[0] ),
.ff_reg_clone_noise_a1(ff_reg_clone_noise_a1),
.\reg_noise_sel_b0[0] (\reg_noise_sel_b0[0] ),
.\reg_noise_sel_c0[0] (\reg_noise_sel_c0[0] ),
.clk_3(clk_3),
.n118(n118),
.n84(n84),
.\reg_noise_frequency0[1] (\reg_noise_frequency0[1] ),
.\reg_noise_frequency0[2] (\reg_noise_frequency0[2] ),
.\reg_noise_frequency0[3] (\reg_noise_frequency0[3] ),
.\reg_noise_frequency0[4] (\reg_noise_frequency0[4] ),
.\reg_noise_frequency0[0] (\reg_noise_frequency0[0] ),
.\reg_noise_frequency1[1] (\reg_noise_frequency1[1] ),
.\reg_noise_frequency1[2] (\reg_noise_frequency1[2] ),
.\reg_noise_frequency1[3] (\reg_noise_frequency1[3] ),
.\reg_noise_frequency1[4] (\reg_noise_frequency1[4] ),
.\reg_noise_frequency1[0] (\reg_noise_frequency1[0] ),
.\reg_noise_frequency2[1] (\reg_noise_frequency2[1] ),
.\reg_noise_frequency2[2] (\reg_noise_frequency2[2] ),
.\reg_noise_frequency2[3] (\reg_noise_frequency2[3] ),
.\reg_noise_frequency2[4] (\reg_noise_frequency2[4] ),
.\reg_noise_frequency2[0] (\reg_noise_frequency2[0] ),
.\reg_noise_frequency3[1] (\reg_noise_frequency3[1] ),
.\reg_noise_frequency3[2] (\reg_noise_frequency3[2] ),
.\reg_noise_frequency3[3] (\reg_noise_frequency3[3] ),
.\reg_noise_frequency3[4] (\reg_noise_frequency3[4] ),
.\reg_noise_frequency3[0] (\reg_noise_frequency3[0] ),
.\reg_noise_sel_d1[1] (\reg_noise_sel_d1[1] ),
.\reg_noise_sel_e1[1] (\reg_noise_sel_e1[1] ),
.\reg_noise_sel_d1[0] (\reg_noise_sel_d1[0] ),
.\reg_noise_sel_e1[0] (\reg_noise_sel_e1[0] ),
.\reg_noise_sel_b1[1] (\reg_noise_sel_b1[1] ),
.\reg_noise_sel_c1[1] (\reg_noise_sel_c1[1] ),
.\reg_noise_sel_b1[0] (\reg_noise_sel_b1[0] ),
.\reg_noise_sel_c1[0] (\reg_noise_sel_c1[0] ),
.\reg_noise_sel_a0[1] (\reg_noise_sel_a0[1] ),
.\ff_reg_noise_sel_a1[1] (\ff_reg_noise_sel_a1[1] ),
.\reg_noise_sel_b0[1] (\reg_noise_sel_b0[1] ),
.\reg_noise_sel_c0[1] (\reg_noise_sel_c0[1] ),
.o_39(o_39),
.\reg_noise_sel_d0[1] (\reg_noise_sel_d0[1] ),
.\reg_noise_sel_e0[1] (\reg_noise_sel_e0[1] ),
.\w_sram_a0[7] (\w_sram_a0[7] ),
.o_5(o_5),
.o_7(o_7),
.\ff_noise[17] (\ff_noise[17] ),
.\ff_noise[17]_3 (\ff_noise[17]_3 ),
.\ff_noise[17]_3_2 (\ff_noise[17]_3_2 ),
.\ff_noise[17]_3_3 (\ff_noise[17]_3_3 ) 
);
\u_wts_core/u_wts_channel_mixer/u_volume_selector0  u_volume_selector0 (
.\ff_active[1] (\ff_active[1] ),
.\ff_active[2] (\ff_active[2] ),
.\reg_volume_b0[3] (\reg_volume_b0[3] ),
.\reg_volume_c0[3] (\reg_volume_c0[3] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_volume_b0[2] (\reg_volume_b0[2] ),
.\reg_volume_c0[2] (\reg_volume_c0[2] ),
.\reg_volume_b0[1] (\reg_volume_b0[1] ),
.\reg_volume_c0[1] (\reg_volume_c0[1] ),
.\reg_volume_b0[0] (\reg_volume_b0[0] ),
.\reg_volume_c0[0] (\reg_volume_c0[0] ),
.\reg_volume_d0[2] (\reg_volume_d0[2] ),
.\reg_volume_e0[2] (\reg_volume_e0[2] ),
.\reg_volume_d0[1] (\reg_volume_d0[1] ),
.\reg_volume_e0[1] (\reg_volume_e0[1] ),
.\reg_volume_d0[0] (\reg_volume_d0[0] ),
.\reg_volume_e0[0] (\reg_volume_e0[0] ),
.\reg_volume_a0[2] (\reg_volume_a0[2] ),
.\reg_volume_a0[1] (\reg_volume_a0[1] ),
.\reg_volume_a0[0] (\reg_volume_a0[0] ),
.\reg_volume_a0[3] (\reg_volume_a0[3] ),
.\reg_volume_d0[3] (\reg_volume_d0[3] ),
.\reg_volume_e0[3] (\reg_volume_e0[3] ),
.o_9(o_9),
.o_45_406(o_45_406),
.o_51_405(o_51_405),
.o_57_404(o_57_404) 
);
\u_wts_core/u_wts_channel_mixer/u_volume_selector1  u_volume_selector1 (
.\ff_active[1] (\ff_active[1] ),
.\ff_active[2] (\ff_active[2] ),
.\ff_reg_volume_b1[3] (\ff_reg_volume_b1[3] ),
.\ff_reg_volume_c1[3] (\ff_reg_volume_c1[3] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_reg_volume_b1[2] (\ff_reg_volume_b1[2] ),
.\ff_reg_volume_c1[2] (\ff_reg_volume_c1[2] ),
.\ff_reg_volume_b1[1] (\ff_reg_volume_b1[1] ),
.\ff_reg_volume_c1[1] (\ff_reg_volume_c1[1] ),
.\ff_reg_volume_b1[0] (\ff_reg_volume_b1[0] ),
.\ff_reg_volume_c1[0] (\ff_reg_volume_c1[0] ),
.\ff_reg_volume_d1[3] (\ff_reg_volume_d1[3] ),
.\ff_reg_volume_e1[3] (\ff_reg_volume_e1[3] ),
.\ff_reg_volume_d1[2] (\ff_reg_volume_d1[2] ),
.\ff_reg_volume_e1[2] (\ff_reg_volume_e1[2] ),
.\ff_reg_volume_d1[1] (\ff_reg_volume_d1[1] ),
.\ff_reg_volume_e1[1] (\ff_reg_volume_e1[1] ),
.\ff_reg_volume_a1[3] (\ff_reg_volume_a1[3] ),
.\ff_reg_volume_a1[2] (\ff_reg_volume_a1[2] ),
.\ff_reg_volume_a1[1] (\ff_reg_volume_a1[1] ),
.\ff_reg_volume_a1[0] (\ff_reg_volume_a1[0] ),
.\ff_reg_volume_d1[0] (\ff_reg_volume_d1[0] ),
.\ff_reg_volume_e1[0] (\ff_reg_volume_e1[0] ),
.o_15_407(o_15_407),
.o_45_410(o_45_410),
.o_51_409(o_51_409),
.o_57_408(o_57_408) 
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_timer  (\timer1_address[1]_3 ,clk_3,n84,\timer1_address[0]_3 ,reg_timer2_clear,reg_timer1_clear,\reg_timer1_channel[3] ,\wave_address_out[4] ,\ff_active[0] ,\reg_timer1_channel[0] ,reg_timer1_enable,\ff_active[1] ,\reg_timer2_channel[1] ,reg_timer2_enable,\w_sram_a1[3] ,\w_sram_a1[2] ,\frequency_count_out[9] ,\wave_address_out[5] ,\timer1_address[1] ,\w_sram_a0[4] ,\timer1_address[0] ,\reg_timer1_channel[1] ,\ff_active[2] ,\reg_timer1_channel[2] ,\w_sram_a0[3] ,\reg_timer2_channel[0] ,\reg_timer2_channel[2] ,\w_sram_a1[1] ,\w_sram_a1[0] ,\wave_address_out[0]_15 ,\wave_address_out[5]_7 ,\timer1_address[1]_11 ,\w_sram_a1[4] ,\timer1_address[0]_11 ,\wave_address_out[3] ,\reg_timer2_channel[3] ,\ff_timer1_address[1] ,\ff_timer1_address[0] ,ff_nint2,ff_nint1,nint);
input \timer1_address[1]_3 ;
input clk_3;
input n84;
input \timer1_address[0]_3 ;
input reg_timer2_clear;
input reg_timer1_clear;
input \reg_timer1_channel[3] ;
input \wave_address_out[4] ;
input \ff_active[0] ;
input \reg_timer1_channel[0] ;
input reg_timer1_enable;
input \ff_active[1] ;
input \reg_timer2_channel[1] ;
input reg_timer2_enable;
input \w_sram_a1[3] ;
input \w_sram_a1[2] ;
input \frequency_count_out[9] ;
input \wave_address_out[5] ;
input \timer1_address[1] ;
input \w_sram_a0[4] ;
input \timer1_address[0] ;
input \reg_timer1_channel[1] ;
input \ff_active[2] ;
input \reg_timer1_channel[2] ;
input \w_sram_a0[3] ;
input \reg_timer2_channel[0] ;
input \reg_timer2_channel[2] ;
input \w_sram_a1[1] ;
input \w_sram_a1[0] ;
input \wave_address_out[0]_15 ;
input \wave_address_out[5]_7 ;
input \timer1_address[1]_11 ;
input \w_sram_a1[4] ;
input \timer1_address[0]_11 ;
input \wave_address_out[3] ;
input \reg_timer2_channel[3] ;
output \ff_timer1_address[1] ;
output \ff_timer1_address[0] ;
output ff_nint2;
output ff_nint1;
output nint;
wire \ff_timer1_address[1] ;
wire \ff_timer1_address[0] ;
wire ff_nint2;
wire ff_nint1;
wire n55;
wire nint;
wire ff_nint1_9;
wire n55_5;
wire n55_7;
wire n55_9;
wire ff_nint2_13;
wire n55_11;
wire n55_13;
wire n55_15;
wire ff_nint2_15;
wire ff_nint2_17;
wire n55_17;
wire n55_19;
wire ff_nint2_19;
wire ff_nint2_21;
wire ff_nint2_23;
wire VCC;
wire GND;
DFFCE \ff_timer1_address[1]_ins12137  (
.D(\timer1_address[1]_3 ),
.CLK(clk_3),
.CE(n55),
.CLEAR(n84),
.Q(\ff_timer1_address[1] ) 
);
DFFCE \ff_timer1_address[0]_ins12138  (
.D(\timer1_address[0]_3 ),
.CLK(clk_3),
.CE(n55),
.CLEAR(n84),
.Q(\ff_timer1_address[0] ) 
);
DFFPE ff_nint2_ins12919 (
.D(reg_timer2_clear),
.CLK(clk_3),
.CE(ff_nint2_23),
.PRESET(n84),
.Q(ff_nint2) 
);
defparam ff_nint2_ins12919.INIT=1'b1;
DFFPE ff_nint1_ins12922 (
.D(reg_timer1_clear),
.CLK(clk_3),
.CE(ff_nint1_9),
.PRESET(n84),
.Q(ff_nint1) 
);
defparam ff_nint1_ins12922.INIT=1'b1;
LUT4 n55_ins16111 (
.I0(reg_timer1_clear),
.I1(n55_5),
.I2(n55_7),
.I3(n55_9),
.F(n55) 
);
defparam n55_ins16111.INIT=16'h0100;
LUT2 nint_ins16112 (
.I0(ff_nint1),
.I1(ff_nint2),
.F(nint) 
);
defparam nint_ins16112.INIT=4'h8;
LUT4 ff_nint1_ins16461 (
.I0(n55_5),
.I1(n55_7),
.I2(n55_9),
.I3(reg_timer1_clear),
.F(ff_nint1_9) 
);
defparam ff_nint1_ins16461.INIT=16'hFF10;
LUT2 n55_ins16906 (
.I0(n55_11),
.I1(\reg_timer1_channel[3] ),
.F(n55_5) 
);
defparam n55_ins16906.INIT=4'h4;
LUT3 n55_ins16907 (
.I0(\wave_address_out[4] ),
.I1(n55_13),
.I2(\reg_timer1_channel[3] ),
.F(n55_7) 
);
defparam n55_ins16907.INIT=8'h0D;
LUT4 n55_ins16908 (
.I0(\ff_active[0] ),
.I1(\reg_timer1_channel[0] ),
.I2(n55_15),
.I3(reg_timer1_enable),
.F(n55_9) 
);
defparam n55_ins16908.INIT=16'h9000;
LUT4 ff_nint2_ins16973 (
.I0(\ff_active[1] ),
.I1(\reg_timer2_channel[1] ),
.I2(ff_nint2_17),
.I3(reg_timer2_enable),
.F(ff_nint2_13) 
);
defparam ff_nint2_ins16973.INIT=16'h9000;
LUT4 n55_ins17242 (
.I0(\w_sram_a1[3] ),
.I1(\w_sram_a1[2] ),
.I2(n55_17),
.I3(\frequency_count_out[9] ),
.F(n55_11) 
);
defparam n55_ins17242.INIT=16'h1000;
LUT4 n55_ins17243 (
.I0(\wave_address_out[5] ),
.I1(\timer1_address[1] ),
.I2(\w_sram_a0[4] ),
.I3(\timer1_address[0] ),
.F(n55_13) 
);
defparam n55_ins17243.INIT=16'h32F3;
LUT4 n55_ins17244 (
.I0(\ff_active[1] ),
.I1(\reg_timer1_channel[1] ),
.I2(\ff_active[2] ),
.I3(\reg_timer1_channel[2] ),
.F(n55_15) 
);
defparam n55_ins17244.INIT=16'h9009;
LUT2 ff_nint2_ins17253 (
.I0(\w_sram_a0[3] ),
.I1(n55_13),
.F(ff_nint2_15) 
);
defparam ff_nint2_ins17253.INIT=4'h1;
LUT4 ff_nint2_ins17254 (
.I0(\ff_active[0] ),
.I1(\reg_timer2_channel[0] ),
.I2(\ff_active[2] ),
.I3(\reg_timer2_channel[2] ),
.F(ff_nint2_17) 
);
defparam ff_nint2_ins17254.INIT=16'h9009;
LUT4 n55_ins17481 (
.I0(\w_sram_a1[1] ),
.I1(\w_sram_a1[0] ),
.I2(n55_19),
.I3(\wave_address_out[0]_15 ),
.F(n55_17) 
);
defparam n55_ins17481.INIT=16'h0100;
LUT4 n55_ins17616 (
.I0(\wave_address_out[5]_7 ),
.I1(\timer1_address[1]_11 ),
.I2(\w_sram_a1[4] ),
.I3(\timer1_address[0]_11 ),
.F(n55_19) 
);
defparam n55_ins17616.INIT=16'hFCC8;
LUT4 ff_nint2_ins17731 (
.I0(reg_timer2_clear),
.I1(ff_nint2_13),
.I2(ff_nint2_15),
.I3(\wave_address_out[3] ),
.F(ff_nint2_19) 
);
defparam ff_nint2_ins17731.INIT=16'hEAAA;
LUT3 ff_nint2_ins17732 (
.I0(reg_timer2_clear),
.I1(ff_nint2_13),
.I2(n55_11),
.F(ff_nint2_21) 
);
defparam ff_nint2_ins17732.INIT=8'hEA;
MUX2_LUT5 ff_nint2_ins17733 (
.I0(ff_nint2_19),
.I1(ff_nint2_21),
.S0(\reg_timer2_channel[3] ),
.O(ff_nint2_23) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_register  (slot_d_14,clk_3,n84,slot_d_12,slot_d_10,slot_d_16,slot_d_8,slot_d_6,slot_d_4,slot_d_2,slot_a_11,slot_a_9,slot_a_7,slot_a_5,slot_a_3,w_rdreq,slot_a_29,slot_a_31,slot_a_13,slot_a_15,slot_a_17,ff_nint1,\ff_timer1_address[1] ,\ff_timer1_address[0] ,ff_sram_q_en,slot_a_25,slot_a_21,slot_a_23,slot_a_19,slot_nsltsl_3,ff_nwr1,slot_nmerq_3,ff_nwr2,slot_a_27,ram_array_4_DO7_0,ram_array_4_DO7,ff_sram_ce1,ram_array_4_DO5,ram_array_4_DO5_0,ram_array_4_DO4,ram_array_4_DO4_0,ram_array_4_DO6,ram_array_4_DO6_0,ram_array_4_DO3,ram_array_4_DO3_0,ram_array_4_DO2,ram_array_4_DO2_0,ram_array_4_DO1,ram_array_4_DO1_0,ram_array,ram_array_5,ff_nint2,ff_nrd2,reg_wts_enable,\sram_a[4] ,\sram_a[3] ,\sram_a[2] ,\sram_a[1] ,\sram_a[0] ,\sram_d[7] ,\sram_d[6] ,\sram_d[5] ,\sram_d[4] ,\sram_d[3] ,\sram_d[2] ,\sram_d[1] ,\sram_d[0] ,sram_oe,\reg_volume_a0[3] ,\reg_volume_a0[2] ,\reg_volume_a0[1] ,\reg_volume_a0[0] ,\reg_enable_a0[1] ,\reg_enable_a0[0] ,reg_noise_enable_a0,\reg_noise_sel_a0[1] ,\reg_noise_sel_a0[0] ,\reg_ar_a0[7] ,\reg_ar_a0[6] ,\reg_ar_a0[5] ,\reg_ar_a0[4] ,\reg_ar_a0[3] ,\reg_ar_a0[2] ,\reg_ar_a0[1] ,\reg_ar_a0[0] ,\reg_dr_a0[7] ,\reg_dr_a0[6] ,\reg_dr_a0[5] ,\reg_dr_a0[4] ,\reg_dr_a0[3] ,\reg_dr_a0[2] ,\reg_dr_a0[1] ,\reg_dr_a0[0] ,\reg_sr_a0[7] ,\reg_sr_a0[6] ,\reg_sr_a0[5] ,\reg_sr_a0[4] ,\reg_sr_a0[3] ,\reg_sr_a0[2] ,\reg_sr_a0[1] ,\reg_sr_a0[0] ,\reg_rr_a0[7] ,\reg_rr_a0[6] ,\reg_rr_a0[5] ,\reg_rr_a0[4] ,\reg_rr_a0[3] ,\reg_rr_a0[2] ,\reg_rr_a0[1] ,\reg_rr_a0[0] ,\reg_sl_a0[5] ,\reg_sl_a0[4] ,\reg_sl_a0[3] ,\reg_sl_a0[2] ,\reg_sl_a0[1] ,\reg_sl_a0[0] ,\reg_wave_length_a0[1] ,\reg_wave_length_a0[0] ,\reg_frequency_count_a0[11] ,\reg_frequency_count_a0[10] ,\reg_frequency_count_a0[9] ,\reg_frequency_count_a0[8] ,\reg_frequency_count_a0[7] ,\reg_frequency_count_a0[6] ,\reg_frequency_count_a0[5] ,\reg_frequency_count_a0[4] ,\reg_frequency_count_a0[3] ,\reg_frequency_count_a0[2] ,\reg_frequency_count_a0[1] ,\reg_frequency_count_a0[0] ,\reg_volume_b0[3] ,\reg_volume_b0[2] ,\reg_volume_b0[1] ,\reg_volume_b0[0] ,\reg_enable_b0[1] ,\reg_enable_b0[0] ,reg_noise_enable_b0,\reg_noise_sel_b0[1] ,\reg_noise_sel_b0[0] ,\reg_ar_b0[7] ,\reg_ar_b0[6] ,\reg_ar_b0[5] ,\reg_ar_b0[4] ,\reg_ar_b0[3] ,\reg_ar_b0[2] ,\reg_ar_b0[1] ,\reg_ar_b0[0] ,\reg_dr_b0[7] ,\reg_dr_b0[6] ,\reg_dr_b0[5] ,\reg_dr_b0[4] ,\reg_dr_b0[3] ,\reg_dr_b0[2] ,\reg_dr_b0[1] ,\reg_dr_b0[0] ,\reg_sr_b0[7] ,\reg_sr_b0[6] ,\reg_sr_b0[5] ,\reg_sr_b0[4] ,\reg_sr_b0[3] ,\reg_sr_b0[2] ,\reg_sr_b0[1] ,\reg_sr_b0[0] ,\reg_rr_b0[7] ,\reg_rr_b0[6] ,\reg_rr_b0[5] ,\reg_rr_b0[4] ,\reg_rr_b0[3] ,\reg_rr_b0[2] ,\reg_rr_b0[1] ,\reg_rr_b0[0] ,\reg_sl_b0[5] ,\reg_sl_b0[4] ,\reg_sl_b0[3] ,\reg_sl_b0[2] ,\reg_sl_b0[1] ,\reg_sl_b0[0] ,\reg_wave_length_b0[1] ,\reg_wave_length_b0[0] ,\reg_frequency_count_b0[11] ,\reg_frequency_count_b0[10] ,\reg_frequency_count_b0[9] ,\reg_frequency_count_b0[8] ,\reg_frequency_count_b0[7] ,\reg_frequency_count_b0[6] ,\reg_frequency_count_b0[5] ,\reg_frequency_count_b0[4] ,\reg_frequency_count_b0[3] ,\reg_frequency_count_b0[2] ,\reg_frequency_count_b0[1] ,\reg_frequency_count_b0[0] ,\reg_volume_c0[3] ,\reg_volume_c0[2] ,\reg_volume_c0[1] ,\reg_volume_c0[0] ,\reg_enable_c0[1] ,\reg_enable_c0[0] ,reg_noise_enable_c0,\reg_noise_sel_c0[1] ,\reg_noise_sel_c0[0] ,\reg_ar_c0[7] ,\reg_ar_c0[6] ,\reg_ar_c0[5] ,\reg_ar_c0[4] ,\reg_ar_c0[3] ,\reg_ar_c0[2] ,\reg_ar_c0[1] ,\reg_ar_c0[0] ,\reg_dr_c0[7] ,\reg_dr_c0[6] ,\reg_dr_c0[5] ,\reg_dr_c0[4] ,\reg_dr_c0[3] ,\reg_dr_c0[2] ,\reg_dr_c0[1] ,\reg_dr_c0[0] ,\reg_sr_c0[7] ,\reg_sr_c0[6] ,\reg_sr_c0[5] ,\reg_sr_c0[4] ,\reg_sr_c0[3] ,\reg_sr_c0[2] ,\reg_sr_c0[1] ,\reg_sr_c0[0] ,\reg_rr_c0[7] ,\reg_rr_c0[6] ,\reg_rr_c0[5] ,\reg_rr_c0[4] ,\reg_rr_c0[3] ,\reg_rr_c0[2] ,\reg_rr_c0[1] ,\reg_rr_c0[0] ,\reg_sl_c0[5] ,\reg_sl_c0[4] ,\reg_sl_c0[3] ,\reg_sl_c0[2] ,\reg_sl_c0[1] ,\reg_sl_c0[0] ,\reg_wave_length_c0[1] ,\reg_wave_length_c0[0] ,\reg_frequency_count_c0[11] ,\reg_frequency_count_c0[10] ,\reg_frequency_count_c0[9] ,\reg_frequency_count_c0[8] ,\reg_frequency_count_c0[7] ,\reg_frequency_count_c0[6] ,\reg_frequency_count_c0[5] ,\reg_frequency_count_c0[4] ,\reg_frequency_count_c0[3] ,\reg_frequency_count_c0[2] ,\reg_frequency_count_c0[1] ,\reg_frequency_count_c0[0] ,\reg_volume_d0[3] ,\reg_volume_d0[2] ,\reg_volume_d0[1] ,\reg_volume_d0[0] ,\reg_enable_d0[1] ,\reg_enable_d0[0] ,reg_noise_enable_d0,\reg_noise_sel_d0[1] ,\reg_noise_sel_d0[0] ,\reg_dr_d0[7] ,\reg_dr_d0[6] ,\reg_dr_d0[5] ,\reg_dr_d0[4] ,\reg_dr_d0[3] ,\reg_dr_d0[2] ,\reg_dr_d0[1] ,\reg_dr_d0[0] ,\reg_sr_d0[7] ,\reg_sr_d0[6] ,\reg_sr_d0[5] ,\reg_sr_d0[4] ,\reg_sr_d0[3] ,\reg_sr_d0[2] ,\reg_sr_d0[1] ,\reg_sr_d0[0] ,\reg_rr_d0[7] ,\reg_rr_d0[6] ,\reg_rr_d0[5] ,\reg_rr_d0[4] ,\reg_rr_d0[3] ,\reg_rr_d0[2] ,\reg_rr_d0[1] ,\reg_rr_d0[0] ,\reg_sl_d0[5] ,\reg_sl_d0[4] ,\reg_sl_d0[3] ,\reg_sl_d0[2] ,\reg_sl_d0[1] ,\reg_sl_d0[0] ,\reg_wave_length_d0[1] ,\reg_wave_length_d0[0] ,\reg_frequency_count_d0[11] ,\reg_frequency_count_d0[10] ,\reg_frequency_count_d0[9] ,\reg_frequency_count_d0[8] ,\reg_frequency_count_d0[7] ,\reg_frequency_count_d0[6] ,\reg_frequency_count_d0[5] ,\reg_frequency_count_d0[4] ,\reg_frequency_count_d0[3] ,\reg_frequency_count_d0[2] ,\reg_frequency_count_d0[1] ,\reg_frequency_count_d0[0] ,\reg_volume_e0[3] ,\reg_volume_e0[2] ,\reg_volume_e0[1] ,\reg_volume_e0[0] ,\reg_enable_e0[1] ,\reg_enable_e0[0] ,reg_noise_enable_e0,\reg_noise_sel_e0[1] ,\reg_noise_sel_e0[0] ,\reg_ar_e0[7] ,\reg_ar_e0[6] ,\reg_ar_e0[5] ,\reg_ar_e0[4] ,\reg_ar_e0[3] ,\reg_ar_e0[2] ,\reg_ar_e0[1] ,\reg_ar_e0[0] ,\reg_dr_e0[7] ,\reg_dr_e0[6] ,\reg_dr_e0[5] ,\reg_dr_e0[4] ,\reg_dr_e0[3] ,\reg_dr_e0[2] ,\reg_dr_e0[1] ,\reg_dr_e0[0] ,\reg_sr_e0[7] ,\reg_sr_e0[6] ,\reg_sr_e0[5] ,\reg_sr_e0[4] ,\reg_sr_e0[3] ,\reg_sr_e0[2] ,\reg_sr_e0[1] ,\reg_sr_e0[0] ,\reg_rr_e0[7] ,\reg_rr_e0[6] ,\reg_rr_e0[5] ,\reg_rr_e0[4] ,\reg_rr_e0[3] ,\reg_rr_e0[2] ,\reg_rr_e0[1] ,\reg_rr_e0[0] ,\reg_sl_e0[5] ,\reg_sl_e0[4] ,\reg_sl_e0[3] ,\reg_sl_e0[2] ,\reg_sl_e0[1] ,\reg_sl_e0[0] ,\reg_wave_length_e0[1] ,\reg_wave_length_e0[0] ,\reg_frequency_count_e0[11] ,\reg_frequency_count_e0[10] ,\reg_frequency_count_e0[9] ,\reg_frequency_count_e0[8] ,\reg_frequency_count_e0[7] ,\reg_frequency_count_e0[6] ,\reg_frequency_count_e0[5] ,\reg_frequency_count_e0[4] ,\reg_frequency_count_e0[3] ,\reg_frequency_count_e0[2] ,\reg_frequency_count_e0[1] ,\reg_frequency_count_e0[0] ,\ff_reg_volume_a1[3] ,\ff_reg_volume_a1[2] ,\ff_reg_volume_a1[1] ,\ff_reg_volume_a1[0] ,\ff_reg_enable_a1[1] ,\ff_reg_enable_a1[0] ,ff_reg_noise_enable_a1,\ff_reg_noise_sel_a1[1] ,\ff_reg_noise_sel_a1[0] ,ff_reg_clone_adsr_a1,ff_reg_clone_noise_a1,ff_reg_clone_key_a1,\ff_reg_ar_a1[7] ,\ff_reg_ar_a1[6] ,\ff_reg_ar_a1[5] ,\ff_reg_ar_a1[4] ,\ff_reg_ar_a1[3] ,\ff_reg_ar_a1[2] ,\ff_reg_ar_a1[1] ,\ff_reg_ar_a1[0] ,\ff_reg_dr_a1[7] ,\ff_reg_dr_a1[6] ,\ff_reg_dr_a1[5] ,\ff_reg_dr_a1[4] ,\ff_reg_dr_a1[3] ,\ff_reg_dr_a1[2] ,\ff_reg_dr_a1[1] ,\ff_reg_dr_a1[0] ,\ff_reg_sr_a1[7] ,\ff_reg_sr_a1[6] ,\ff_reg_sr_a1[5] ,\ff_reg_sr_a1[4] ,\ff_reg_sr_a1[3] ,\ff_reg_sr_a1[2] ,\ff_reg_sr_a1[1] ,\ff_reg_sr_a1[0] ,\ff_reg_rr_a1[7] ,\ff_reg_rr_a1[6] ,\ff_reg_rr_a1[5] ,\ff_reg_rr_a1[4] ,\ff_reg_rr_a1[3] ,\ff_reg_rr_a1[2] ,\ff_reg_rr_a1[1] ,\ff_reg_rr_a1[0] ,\ff_reg_sl_a1[5] ,\ff_reg_sl_a1[4] ,\ff_reg_sl_a1[3] ,\ff_reg_sl_a1[2] ,\ff_reg_sl_a1[1] ,\ff_reg_sl_a1[0] ,\ff_reg_volume_b1[3] ,\ff_reg_volume_b1[2] ,\ff_reg_volume_b1[1] ,\ff_reg_volume_b1[0] ,\ff_reg_enable_b1[1] ,\ff_reg_enable_b1[0] ,ff_reg_noise_enable_b1,ff_reg_clone_key_b1,\ff_reg_volume_c1[3] ,\ff_reg_volume_c1[2] ,\ff_reg_volume_c1[1] ,\ff_reg_volume_c1[0] ,\ff_reg_enable_c1[1] ,\ff_reg_enable_c1[0] ,ff_reg_noise_enable_c1,ff_reg_clone_key_c1,\ff_reg_volume_d1[3] ,\ff_reg_volume_d1[2] ,\ff_reg_volume_d1[1] ,\ff_reg_volume_d1[0] ,\ff_reg_enable_d1[1] ,\ff_reg_enable_d1[0] ,ff_reg_noise_enable_d1,ff_reg_clone_adsr_d1,ff_reg_clone_key_d1,\ff_reg_ar_d1[7] ,\ff_reg_ar_d1[6] ,\ff_reg_ar_d1[5] ,\ff_reg_ar_d1[4] ,\ff_reg_ar_d1[3] ,\ff_reg_ar_d1[2] ,\ff_reg_ar_d1[1] ,\ff_reg_ar_d1[0] ,\ff_reg_volume_e1[3] ,\ff_reg_volume_e1[2] ,\ff_reg_volume_e1[1] ,\ff_reg_volume_e1[0] ,\ff_reg_enable_e1[1] ,\ff_reg_enable_e1[0] ,ff_reg_noise_enable_e1,ff_reg_clone_frequency_e1,ff_reg_clone_adsr_e1,ff_reg_clone_wave_e1,ff_reg_clone_key_e1,\ff_reg_ar_e1[7] ,\ff_reg_ar_e1[6] ,\ff_reg_ar_e1[5] ,\ff_reg_ar_e1[4] ,\ff_reg_ar_e1[3] ,\ff_reg_ar_e1[2] ,\ff_reg_ar_e1[1] ,\ff_reg_ar_e1[0] ,\ff_reg_wave_length_e1[1] ,\ff_reg_wave_length_e1[0] ,\ff_reg_frequency_count_e1[11] ,\ff_reg_frequency_count_e1[10] ,\ff_reg_frequency_count_e1[9] ,\ff_reg_frequency_count_e1[8] ,\ff_reg_frequency_count_e1[7] ,\ff_reg_frequency_count_e1[6] ,\ff_reg_frequency_count_e1[5] ,\ff_reg_frequency_count_e1[4] ,\ff_reg_frequency_count_e1[3] ,\ff_reg_frequency_count_e1[2] ,\ff_reg_frequency_count_e1[1] ,\ff_reg_frequency_count_e1[0] ,\reg_noise_frequency0[4] ,\reg_noise_frequency0[3] ,\reg_noise_frequency0[2] ,\reg_noise_frequency0[1] ,\reg_noise_frequency0[0] ,\reg_noise_frequency1[4] ,\reg_noise_frequency1[3] ,\reg_noise_frequency1[2] ,\reg_noise_frequency1[1] ,\reg_noise_frequency1[0] ,\reg_noise_frequency2[4] ,\reg_noise_frequency2[3] ,\reg_noise_frequency2[2] ,\reg_noise_frequency2[1] ,\reg_noise_frequency2[0] ,\reg_noise_frequency3[4] ,\reg_noise_frequency3[3] ,\reg_noise_frequency3[2] ,\reg_noise_frequency3[1] ,\reg_noise_frequency3[0] ,\reg_timer1_channel[3] ,\reg_timer1_channel[2] ,\reg_timer1_channel[1] ,\reg_timer1_channel[0] ,reg_timer1_clear,\reg_timer2_channel[3] ,\reg_timer2_channel[2] ,\reg_timer2_channel[1] ,\reg_timer2_channel[0] ,reg_timer2_clear,\ff_rddata[6] ,\ff_rddata[3] ,\ff_rddata[2] ,\ff_rddata[1] ,\ff_rddata[0] ,sram_ce0,sram_ce1,\sram_id[2] ,\sram_id[1] ,\sram_id[0] ,\sram_a[6] ,\sram_a[5] ,sram_we,ch_a0_key_on,ch_a0_key_release,ch_a0_key_off,ch_b0_key_on,ch_b0_key_release,ch_b0_key_off,ch_c0_key_on,ch_c0_key_release,ch_c0_key_off,ch_d0_key_on,ch_d0_key_release,ch_d0_key_off,ch_e0_key_on,ch_e0_key_release,ch_e0_key_off,ff_ch_a1_key_on,ff_ch_a1_key_release,ff_ch_a1_key_off,ff_ch_b1_key_on,ff_ch_c1_key_on,ff_ch_d1_key_on,ff_ch_e1_key_on,reg_timer1_enable,reg_timer2_enable,\ff_rddata[7] ,\ff_rddata[5] ,\ff_rddata[4] ,ext_memory_nactive,ch_b1_key_release,ch_b1_key_off,ch_c1_key_release,ch_c1_key_off,ch_d1_key_release,ch_d1_key_off,ch_e1_key_release,ch_e1_key_off,\reg_wave_length_a1[1] ,\reg_wave_length_a1[0] ,\reg_frequency_count_a1[11] ,\reg_frequency_count_a1[10] ,\reg_frequency_count_a1[9] ,\reg_frequency_count_a1[8] ,\reg_frequency_count_a1[7] ,\reg_frequency_count_a1[6] ,\reg_frequency_count_a1[5] ,\reg_frequency_count_a1[4] ,\reg_frequency_count_a1[3] ,\reg_frequency_count_a1[2] ,\reg_frequency_count_a1[1] ,\reg_frequency_count_a1[0] ,\reg_ar_b1[7] ,\reg_ar_b1[6] ,\reg_ar_b1[5] ,\reg_ar_b1[4] ,\reg_ar_b1[3] ,\reg_ar_b1[2] ,\reg_ar_b1[1] ,\reg_ar_b1[0] ,\reg_dr_b1[7] ,\reg_dr_b1[6] ,\reg_dr_b1[5] ,\reg_dr_b1[4] ,\reg_dr_b1[3] ,\reg_dr_b1[2] ,\reg_dr_b1[1] ,\reg_dr_b1[0] ,\reg_sr_b1[7] ,\reg_sr_b1[6] ,\reg_sr_b1[5] ,\reg_sr_b1[4] ,\reg_sr_b1[3] ,\reg_sr_b1[2] ,\reg_sr_b1[1] ,\reg_sr_b1[0] ,\reg_rr_b1[7] ,\reg_rr_b1[6] ,\reg_rr_b1[5] ,\reg_rr_b1[4] ,\reg_rr_b1[3] ,\reg_rr_b1[2] ,\reg_rr_b1[1] ,\reg_rr_b1[0] ,\reg_sl_b1[5] ,\reg_sl_b1[4] ,\reg_sl_b1[3] ,\reg_sl_b1[2] ,\reg_sl_b1[1] ,\reg_sl_b1[0] ,\reg_wave_length_b1[1] ,\reg_wave_length_b1[0] ,\reg_frequency_count_b1[11] ,\reg_frequency_count_b1[10] ,\reg_frequency_count_b1[9] ,\reg_frequency_count_b1[8] ,\reg_frequency_count_b1[7] ,\reg_frequency_count_b1[6] ,\reg_frequency_count_b1[5] ,\reg_frequency_count_b1[4] ,\reg_frequency_count_b1[3] ,\reg_frequency_count_b1[2] ,\reg_frequency_count_b1[1] ,\reg_frequency_count_b1[0] ,\reg_noise_sel_b1[1] ,\reg_noise_sel_b1[0] ,\reg_ar_c1[7] ,\reg_ar_c1[6] ,\reg_ar_c1[5] ,\reg_ar_c1[4] ,\reg_ar_c1[3] ,\reg_ar_c1[2] ,\reg_ar_c1[1] ,\reg_ar_c1[0] ,\reg_dr_c1[7] ,\reg_dr_c1[6] ,\reg_dr_c1[5] ,\reg_dr_c1[4] ,\reg_dr_c1[3] ,\reg_dr_c1[2] ,\reg_dr_c1[1] ,\reg_dr_c1[0] ,\reg_sr_c1[7] ,\reg_sr_c1[6] ,\reg_sr_c1[5] ,\reg_sr_c1[4] ,\reg_sr_c1[3] ,\reg_sr_c1[2] ,\reg_sr_c1[1] ,\reg_sr_c1[0] ,\reg_rr_c1[7] ,\reg_rr_c1[6] ,\reg_rr_c1[5] ,\reg_rr_c1[4] ,\reg_rr_c1[3] ,\reg_rr_c1[2] ,\reg_rr_c1[1] ,\reg_rr_c1[0] ,\reg_sl_c1[5] ,\reg_sl_c1[4] ,\reg_sl_c1[3] ,\reg_sl_c1[2] ,\reg_sl_c1[1] ,\reg_sl_c1[0] ,\reg_wave_length_c1[1] ,\reg_wave_length_c1[0] ,\reg_frequency_count_c1[11] ,\reg_frequency_count_c1[10] ,\reg_frequency_count_c1[9] ,\reg_frequency_count_c1[8] ,\reg_frequency_count_c1[7] ,\reg_frequency_count_c1[6] ,\reg_frequency_count_c1[5] ,\reg_frequency_count_c1[4] ,\reg_frequency_count_c1[3] ,\reg_frequency_count_c1[2] ,\reg_frequency_count_c1[1] ,\reg_frequency_count_c1[0] ,\reg_noise_sel_c1[1] ,\reg_noise_sel_c1[0] ,\reg_dr_d1[7] ,\reg_dr_d1[6] ,\reg_dr_d1[5] ,\reg_dr_d1[4] ,\reg_dr_d1[3] ,\reg_dr_d1[2] ,\reg_dr_d1[1] ,\reg_dr_d1[0] ,\reg_sr_d1[7] ,\reg_sr_d1[6] ,\reg_sr_d1[5] ,\reg_sr_d1[4] ,\reg_sr_d1[3] ,\reg_sr_d1[2] ,\reg_sr_d1[1] ,\reg_sr_d1[0] ,\reg_rr_d1[7] ,\reg_rr_d1[6] ,\reg_rr_d1[5] ,\reg_rr_d1[4] ,\reg_rr_d1[3] ,\reg_rr_d1[2] ,\reg_rr_d1[1] ,\reg_rr_d1[0] ,\reg_sl_d1[5] ,\reg_sl_d1[4] ,\reg_sl_d1[3] ,\reg_sl_d1[2] ,\reg_sl_d1[1] ,\reg_sl_d1[0] ,\reg_wave_length_d1[1] ,\reg_wave_length_d1[0] ,\reg_frequency_count_d1[11] ,\reg_frequency_count_d1[10] ,\reg_frequency_count_d1[9] ,\reg_frequency_count_d1[8] ,\reg_frequency_count_d1[7] ,\reg_frequency_count_d1[6] ,\reg_frequency_count_d1[5] ,\reg_frequency_count_d1[4] ,\reg_frequency_count_d1[3] ,\reg_frequency_count_d1[2] ,\reg_frequency_count_d1[1] ,\reg_frequency_count_d1[0] ,\reg_noise_sel_d1[1] ,\reg_noise_sel_d1[0] ,\reg_dr_e1[7] ,\reg_dr_e1[6] ,\reg_dr_e1[5] ,\reg_dr_e1[4] ,\reg_dr_e1[3] ,\reg_dr_e1[2] ,\reg_dr_e1[1] ,\reg_dr_e1[0] ,\reg_sr_e1[7] ,\reg_sr_e1[6] ,\reg_sr_e1[5] ,\reg_sr_e1[4] ,\reg_sr_e1[3] ,\reg_sr_e1[2] ,\reg_sr_e1[1] ,\reg_sr_e1[0] ,\reg_rr_e1[7] ,\reg_rr_e1[6] ,\reg_rr_e1[5] ,\reg_rr_e1[4] ,\reg_rr_e1[3] ,\reg_rr_e1[2] ,\reg_rr_e1[1] ,\reg_rr_e1[0] ,\reg_sl_e1[5] ,\reg_sl_e1[4] ,\reg_sl_e1[3] ,\reg_sl_e1[2] ,\reg_sl_e1[1] ,\reg_sl_e1[0] ,\reg_noise_sel_e1[1] ,\reg_noise_sel_e1[0] ,\ext_memory_address[20] ,\ext_memory_address[19] ,\ext_memory_address[18] ,\ext_memory_address[17] ,\ext_memory_address[16] ,\ext_memory_address[15] ,\ext_memory_address[14] ,\ext_memory_address[13] );
input slot_d_14;
input clk_3;
input n84;
input slot_d_12;
input slot_d_10;
input slot_d_16;
input slot_d_8;
input slot_d_6;
input slot_d_4;
input slot_d_2;
input slot_a_11;
input slot_a_9;
input slot_a_7;
input slot_a_5;
input slot_a_3;
input w_rdreq;
input slot_a_29;
input slot_a_31;
input slot_a_13;
input slot_a_15;
input slot_a_17;
input ff_nint1;
input \ff_timer1_address[1] ;
input \ff_timer1_address[0] ;
input ff_sram_q_en;
input slot_a_25;
input slot_a_21;
input slot_a_23;
input slot_a_19;
input slot_nsltsl_3;
input ff_nwr1;
input slot_nmerq_3;
input ff_nwr2;
input slot_a_27;
input ram_array_4_DO7_0;
input ram_array_4_DO7;
input ff_sram_ce1;
input ram_array_4_DO5;
input ram_array_4_DO5_0;
input ram_array_4_DO4;
input ram_array_4_DO4_0;
input ram_array_4_DO6;
input ram_array_4_DO6_0;
input ram_array_4_DO3;
input ram_array_4_DO3_0;
input ram_array_4_DO2;
input ram_array_4_DO2_0;
input ram_array_4_DO1;
input ram_array_4_DO1_0;
input ram_array;
input ram_array_5;
input ff_nint2;
input ff_nrd2;
output reg_wts_enable;
output \sram_a[4] ;
output \sram_a[3] ;
output \sram_a[2] ;
output \sram_a[1] ;
output \sram_a[0] ;
output \sram_d[7] ;
output \sram_d[6] ;
output \sram_d[5] ;
output \sram_d[4] ;
output \sram_d[3] ;
output \sram_d[2] ;
output \sram_d[1] ;
output \sram_d[0] ;
output sram_oe;
output \reg_volume_a0[3] ;
output \reg_volume_a0[2] ;
output \reg_volume_a0[1] ;
output \reg_volume_a0[0] ;
output \reg_enable_a0[1] ;
output \reg_enable_a0[0] ;
output reg_noise_enable_a0;
output \reg_noise_sel_a0[1] ;
output \reg_noise_sel_a0[0] ;
output \reg_ar_a0[7] ;
output \reg_ar_a0[6] ;
output \reg_ar_a0[5] ;
output \reg_ar_a0[4] ;
output \reg_ar_a0[3] ;
output \reg_ar_a0[2] ;
output \reg_ar_a0[1] ;
output \reg_ar_a0[0] ;
output \reg_dr_a0[7] ;
output \reg_dr_a0[6] ;
output \reg_dr_a0[5] ;
output \reg_dr_a0[4] ;
output \reg_dr_a0[3] ;
output \reg_dr_a0[2] ;
output \reg_dr_a0[1] ;
output \reg_dr_a0[0] ;
output \reg_sr_a0[7] ;
output \reg_sr_a0[6] ;
output \reg_sr_a0[5] ;
output \reg_sr_a0[4] ;
output \reg_sr_a0[3] ;
output \reg_sr_a0[2] ;
output \reg_sr_a0[1] ;
output \reg_sr_a0[0] ;
output \reg_rr_a0[7] ;
output \reg_rr_a0[6] ;
output \reg_rr_a0[5] ;
output \reg_rr_a0[4] ;
output \reg_rr_a0[3] ;
output \reg_rr_a0[2] ;
output \reg_rr_a0[1] ;
output \reg_rr_a0[0] ;
output \reg_sl_a0[5] ;
output \reg_sl_a0[4] ;
output \reg_sl_a0[3] ;
output \reg_sl_a0[2] ;
output \reg_sl_a0[1] ;
output \reg_sl_a0[0] ;
output \reg_wave_length_a0[1] ;
output \reg_wave_length_a0[0] ;
output \reg_frequency_count_a0[11] ;
output \reg_frequency_count_a0[10] ;
output \reg_frequency_count_a0[9] ;
output \reg_frequency_count_a0[8] ;
output \reg_frequency_count_a0[7] ;
output \reg_frequency_count_a0[6] ;
output \reg_frequency_count_a0[5] ;
output \reg_frequency_count_a0[4] ;
output \reg_frequency_count_a0[3] ;
output \reg_frequency_count_a0[2] ;
output \reg_frequency_count_a0[1] ;
output \reg_frequency_count_a0[0] ;
output \reg_volume_b0[3] ;
output \reg_volume_b0[2] ;
output \reg_volume_b0[1] ;
output \reg_volume_b0[0] ;
output \reg_enable_b0[1] ;
output \reg_enable_b0[0] ;
output reg_noise_enable_b0;
output \reg_noise_sel_b0[1] ;
output \reg_noise_sel_b0[0] ;
output \reg_ar_b0[7] ;
output \reg_ar_b0[6] ;
output \reg_ar_b0[5] ;
output \reg_ar_b0[4] ;
output \reg_ar_b0[3] ;
output \reg_ar_b0[2] ;
output \reg_ar_b0[1] ;
output \reg_ar_b0[0] ;
output \reg_dr_b0[7] ;
output \reg_dr_b0[6] ;
output \reg_dr_b0[5] ;
output \reg_dr_b0[4] ;
output \reg_dr_b0[3] ;
output \reg_dr_b0[2] ;
output \reg_dr_b0[1] ;
output \reg_dr_b0[0] ;
output \reg_sr_b0[7] ;
output \reg_sr_b0[6] ;
output \reg_sr_b0[5] ;
output \reg_sr_b0[4] ;
output \reg_sr_b0[3] ;
output \reg_sr_b0[2] ;
output \reg_sr_b0[1] ;
output \reg_sr_b0[0] ;
output \reg_rr_b0[7] ;
output \reg_rr_b0[6] ;
output \reg_rr_b0[5] ;
output \reg_rr_b0[4] ;
output \reg_rr_b0[3] ;
output \reg_rr_b0[2] ;
output \reg_rr_b0[1] ;
output \reg_rr_b0[0] ;
output \reg_sl_b0[5] ;
output \reg_sl_b0[4] ;
output \reg_sl_b0[3] ;
output \reg_sl_b0[2] ;
output \reg_sl_b0[1] ;
output \reg_sl_b0[0] ;
output \reg_wave_length_b0[1] ;
output \reg_wave_length_b0[0] ;
output \reg_frequency_count_b0[11] ;
output \reg_frequency_count_b0[10] ;
output \reg_frequency_count_b0[9] ;
output \reg_frequency_count_b0[8] ;
output \reg_frequency_count_b0[7] ;
output \reg_frequency_count_b0[6] ;
output \reg_frequency_count_b0[5] ;
output \reg_frequency_count_b0[4] ;
output \reg_frequency_count_b0[3] ;
output \reg_frequency_count_b0[2] ;
output \reg_frequency_count_b0[1] ;
output \reg_frequency_count_b0[0] ;
output \reg_volume_c0[3] ;
output \reg_volume_c0[2] ;
output \reg_volume_c0[1] ;
output \reg_volume_c0[0] ;
output \reg_enable_c0[1] ;
output \reg_enable_c0[0] ;
output reg_noise_enable_c0;
output \reg_noise_sel_c0[1] ;
output \reg_noise_sel_c0[0] ;
output \reg_ar_c0[7] ;
output \reg_ar_c0[6] ;
output \reg_ar_c0[5] ;
output \reg_ar_c0[4] ;
output \reg_ar_c0[3] ;
output \reg_ar_c0[2] ;
output \reg_ar_c0[1] ;
output \reg_ar_c0[0] ;
output \reg_dr_c0[7] ;
output \reg_dr_c0[6] ;
output \reg_dr_c0[5] ;
output \reg_dr_c0[4] ;
output \reg_dr_c0[3] ;
output \reg_dr_c0[2] ;
output \reg_dr_c0[1] ;
output \reg_dr_c0[0] ;
output \reg_sr_c0[7] ;
output \reg_sr_c0[6] ;
output \reg_sr_c0[5] ;
output \reg_sr_c0[4] ;
output \reg_sr_c0[3] ;
output \reg_sr_c0[2] ;
output \reg_sr_c0[1] ;
output \reg_sr_c0[0] ;
output \reg_rr_c0[7] ;
output \reg_rr_c0[6] ;
output \reg_rr_c0[5] ;
output \reg_rr_c0[4] ;
output \reg_rr_c0[3] ;
output \reg_rr_c0[2] ;
output \reg_rr_c0[1] ;
output \reg_rr_c0[0] ;
output \reg_sl_c0[5] ;
output \reg_sl_c0[4] ;
output \reg_sl_c0[3] ;
output \reg_sl_c0[2] ;
output \reg_sl_c0[1] ;
output \reg_sl_c0[0] ;
output \reg_wave_length_c0[1] ;
output \reg_wave_length_c0[0] ;
output \reg_frequency_count_c0[11] ;
output \reg_frequency_count_c0[10] ;
output \reg_frequency_count_c0[9] ;
output \reg_frequency_count_c0[8] ;
output \reg_frequency_count_c0[7] ;
output \reg_frequency_count_c0[6] ;
output \reg_frequency_count_c0[5] ;
output \reg_frequency_count_c0[4] ;
output \reg_frequency_count_c0[3] ;
output \reg_frequency_count_c0[2] ;
output \reg_frequency_count_c0[1] ;
output \reg_frequency_count_c0[0] ;
output \reg_volume_d0[3] ;
output \reg_volume_d0[2] ;
output \reg_volume_d0[1] ;
output \reg_volume_d0[0] ;
output \reg_enable_d0[1] ;
output \reg_enable_d0[0] ;
output reg_noise_enable_d0;
output \reg_noise_sel_d0[1] ;
output \reg_noise_sel_d0[0] ;
output \reg_dr_d0[7] ;
output \reg_dr_d0[6] ;
output \reg_dr_d0[5] ;
output \reg_dr_d0[4] ;
output \reg_dr_d0[3] ;
output \reg_dr_d0[2] ;
output \reg_dr_d0[1] ;
output \reg_dr_d0[0] ;
output \reg_sr_d0[7] ;
output \reg_sr_d0[6] ;
output \reg_sr_d0[5] ;
output \reg_sr_d0[4] ;
output \reg_sr_d0[3] ;
output \reg_sr_d0[2] ;
output \reg_sr_d0[1] ;
output \reg_sr_d0[0] ;
output \reg_rr_d0[7] ;
output \reg_rr_d0[6] ;
output \reg_rr_d0[5] ;
output \reg_rr_d0[4] ;
output \reg_rr_d0[3] ;
output \reg_rr_d0[2] ;
output \reg_rr_d0[1] ;
output \reg_rr_d0[0] ;
output \reg_sl_d0[5] ;
output \reg_sl_d0[4] ;
output \reg_sl_d0[3] ;
output \reg_sl_d0[2] ;
output \reg_sl_d0[1] ;
output \reg_sl_d0[0] ;
output \reg_wave_length_d0[1] ;
output \reg_wave_length_d0[0] ;
output \reg_frequency_count_d0[11] ;
output \reg_frequency_count_d0[10] ;
output \reg_frequency_count_d0[9] ;
output \reg_frequency_count_d0[8] ;
output \reg_frequency_count_d0[7] ;
output \reg_frequency_count_d0[6] ;
output \reg_frequency_count_d0[5] ;
output \reg_frequency_count_d0[4] ;
output \reg_frequency_count_d0[3] ;
output \reg_frequency_count_d0[2] ;
output \reg_frequency_count_d0[1] ;
output \reg_frequency_count_d0[0] ;
output \reg_volume_e0[3] ;
output \reg_volume_e0[2] ;
output \reg_volume_e0[1] ;
output \reg_volume_e0[0] ;
output \reg_enable_e0[1] ;
output \reg_enable_e0[0] ;
output reg_noise_enable_e0;
output \reg_noise_sel_e0[1] ;
output \reg_noise_sel_e0[0] ;
output \reg_ar_e0[7] ;
output \reg_ar_e0[6] ;
output \reg_ar_e0[5] ;
output \reg_ar_e0[4] ;
output \reg_ar_e0[3] ;
output \reg_ar_e0[2] ;
output \reg_ar_e0[1] ;
output \reg_ar_e0[0] ;
output \reg_dr_e0[7] ;
output \reg_dr_e0[6] ;
output \reg_dr_e0[5] ;
output \reg_dr_e0[4] ;
output \reg_dr_e0[3] ;
output \reg_dr_e0[2] ;
output \reg_dr_e0[1] ;
output \reg_dr_e0[0] ;
output \reg_sr_e0[7] ;
output \reg_sr_e0[6] ;
output \reg_sr_e0[5] ;
output \reg_sr_e0[4] ;
output \reg_sr_e0[3] ;
output \reg_sr_e0[2] ;
output \reg_sr_e0[1] ;
output \reg_sr_e0[0] ;
output \reg_rr_e0[7] ;
output \reg_rr_e0[6] ;
output \reg_rr_e0[5] ;
output \reg_rr_e0[4] ;
output \reg_rr_e0[3] ;
output \reg_rr_e0[2] ;
output \reg_rr_e0[1] ;
output \reg_rr_e0[0] ;
output \reg_sl_e0[5] ;
output \reg_sl_e0[4] ;
output \reg_sl_e0[3] ;
output \reg_sl_e0[2] ;
output \reg_sl_e0[1] ;
output \reg_sl_e0[0] ;
output \reg_wave_length_e0[1] ;
output \reg_wave_length_e0[0] ;
output \reg_frequency_count_e0[11] ;
output \reg_frequency_count_e0[10] ;
output \reg_frequency_count_e0[9] ;
output \reg_frequency_count_e0[8] ;
output \reg_frequency_count_e0[7] ;
output \reg_frequency_count_e0[6] ;
output \reg_frequency_count_e0[5] ;
output \reg_frequency_count_e0[4] ;
output \reg_frequency_count_e0[3] ;
output \reg_frequency_count_e0[2] ;
output \reg_frequency_count_e0[1] ;
output \reg_frequency_count_e0[0] ;
output \ff_reg_volume_a1[3] ;
output \ff_reg_volume_a1[2] ;
output \ff_reg_volume_a1[1] ;
output \ff_reg_volume_a1[0] ;
output \ff_reg_enable_a1[1] ;
output \ff_reg_enable_a1[0] ;
output ff_reg_noise_enable_a1;
output \ff_reg_noise_sel_a1[1] ;
output \ff_reg_noise_sel_a1[0] ;
output ff_reg_clone_adsr_a1;
output ff_reg_clone_noise_a1;
output ff_reg_clone_key_a1;
output \ff_reg_ar_a1[7] ;
output \ff_reg_ar_a1[6] ;
output \ff_reg_ar_a1[5] ;
output \ff_reg_ar_a1[4] ;
output \ff_reg_ar_a1[3] ;
output \ff_reg_ar_a1[2] ;
output \ff_reg_ar_a1[1] ;
output \ff_reg_ar_a1[0] ;
output \ff_reg_dr_a1[7] ;
output \ff_reg_dr_a1[6] ;
output \ff_reg_dr_a1[5] ;
output \ff_reg_dr_a1[4] ;
output \ff_reg_dr_a1[3] ;
output \ff_reg_dr_a1[2] ;
output \ff_reg_dr_a1[1] ;
output \ff_reg_dr_a1[0] ;
output \ff_reg_sr_a1[7] ;
output \ff_reg_sr_a1[6] ;
output \ff_reg_sr_a1[5] ;
output \ff_reg_sr_a1[4] ;
output \ff_reg_sr_a1[3] ;
output \ff_reg_sr_a1[2] ;
output \ff_reg_sr_a1[1] ;
output \ff_reg_sr_a1[0] ;
output \ff_reg_rr_a1[7] ;
output \ff_reg_rr_a1[6] ;
output \ff_reg_rr_a1[5] ;
output \ff_reg_rr_a1[4] ;
output \ff_reg_rr_a1[3] ;
output \ff_reg_rr_a1[2] ;
output \ff_reg_rr_a1[1] ;
output \ff_reg_rr_a1[0] ;
output \ff_reg_sl_a1[5] ;
output \ff_reg_sl_a1[4] ;
output \ff_reg_sl_a1[3] ;
output \ff_reg_sl_a1[2] ;
output \ff_reg_sl_a1[1] ;
output \ff_reg_sl_a1[0] ;
output \ff_reg_volume_b1[3] ;
output \ff_reg_volume_b1[2] ;
output \ff_reg_volume_b1[1] ;
output \ff_reg_volume_b1[0] ;
output \ff_reg_enable_b1[1] ;
output \ff_reg_enable_b1[0] ;
output ff_reg_noise_enable_b1;
output ff_reg_clone_key_b1;
output \ff_reg_volume_c1[3] ;
output \ff_reg_volume_c1[2] ;
output \ff_reg_volume_c1[1] ;
output \ff_reg_volume_c1[0] ;
output \ff_reg_enable_c1[1] ;
output \ff_reg_enable_c1[0] ;
output ff_reg_noise_enable_c1;
output ff_reg_clone_key_c1;
output \ff_reg_volume_d1[3] ;
output \ff_reg_volume_d1[2] ;
output \ff_reg_volume_d1[1] ;
output \ff_reg_volume_d1[0] ;
output \ff_reg_enable_d1[1] ;
output \ff_reg_enable_d1[0] ;
output ff_reg_noise_enable_d1;
output ff_reg_clone_adsr_d1;
output ff_reg_clone_key_d1;
output \ff_reg_ar_d1[7] ;
output \ff_reg_ar_d1[6] ;
output \ff_reg_ar_d1[5] ;
output \ff_reg_ar_d1[4] ;
output \ff_reg_ar_d1[3] ;
output \ff_reg_ar_d1[2] ;
output \ff_reg_ar_d1[1] ;
output \ff_reg_ar_d1[0] ;
output \ff_reg_volume_e1[3] ;
output \ff_reg_volume_e1[2] ;
output \ff_reg_volume_e1[1] ;
output \ff_reg_volume_e1[0] ;
output \ff_reg_enable_e1[1] ;
output \ff_reg_enable_e1[0] ;
output ff_reg_noise_enable_e1;
output ff_reg_clone_frequency_e1;
output ff_reg_clone_adsr_e1;
output ff_reg_clone_wave_e1;
output ff_reg_clone_key_e1;
output \ff_reg_ar_e1[7] ;
output \ff_reg_ar_e1[6] ;
output \ff_reg_ar_e1[5] ;
output \ff_reg_ar_e1[4] ;
output \ff_reg_ar_e1[3] ;
output \ff_reg_ar_e1[2] ;
output \ff_reg_ar_e1[1] ;
output \ff_reg_ar_e1[0] ;
output \ff_reg_wave_length_e1[1] ;
output \ff_reg_wave_length_e1[0] ;
output \ff_reg_frequency_count_e1[11] ;
output \ff_reg_frequency_count_e1[10] ;
output \ff_reg_frequency_count_e1[9] ;
output \ff_reg_frequency_count_e1[8] ;
output \ff_reg_frequency_count_e1[7] ;
output \ff_reg_frequency_count_e1[6] ;
output \ff_reg_frequency_count_e1[5] ;
output \ff_reg_frequency_count_e1[4] ;
output \ff_reg_frequency_count_e1[3] ;
output \ff_reg_frequency_count_e1[2] ;
output \ff_reg_frequency_count_e1[1] ;
output \ff_reg_frequency_count_e1[0] ;
output \reg_noise_frequency0[4] ;
output \reg_noise_frequency0[3] ;
output \reg_noise_frequency0[2] ;
output \reg_noise_frequency0[1] ;
output \reg_noise_frequency0[0] ;
output \reg_noise_frequency1[4] ;
output \reg_noise_frequency1[3] ;
output \reg_noise_frequency1[2] ;
output \reg_noise_frequency1[1] ;
output \reg_noise_frequency1[0] ;
output \reg_noise_frequency2[4] ;
output \reg_noise_frequency2[3] ;
output \reg_noise_frequency2[2] ;
output \reg_noise_frequency2[1] ;
output \reg_noise_frequency2[0] ;
output \reg_noise_frequency3[4] ;
output \reg_noise_frequency3[3] ;
output \reg_noise_frequency3[2] ;
output \reg_noise_frequency3[1] ;
output \reg_noise_frequency3[0] ;
output \reg_timer1_channel[3] ;
output \reg_timer1_channel[2] ;
output \reg_timer1_channel[1] ;
output \reg_timer1_channel[0] ;
output reg_timer1_clear;
output \reg_timer2_channel[3] ;
output \reg_timer2_channel[2] ;
output \reg_timer2_channel[1] ;
output \reg_timer2_channel[0] ;
output reg_timer2_clear;
output \ff_rddata[6] ;
output \ff_rddata[3] ;
output \ff_rddata[2] ;
output \ff_rddata[1] ;
output \ff_rddata[0] ;
output sram_ce0;
output sram_ce1;
output \sram_id[2] ;
output \sram_id[1] ;
output \sram_id[0] ;
output \sram_a[6] ;
output \sram_a[5] ;
output sram_we;
output ch_a0_key_on;
output ch_a0_key_release;
output ch_a0_key_off;
output ch_b0_key_on;
output ch_b0_key_release;
output ch_b0_key_off;
output ch_c0_key_on;
output ch_c0_key_release;
output ch_c0_key_off;
output ch_d0_key_on;
output ch_d0_key_release;
output ch_d0_key_off;
output ch_e0_key_on;
output ch_e0_key_release;
output ch_e0_key_off;
output ff_ch_a1_key_on;
output ff_ch_a1_key_release;
output ff_ch_a1_key_off;
output ff_ch_b1_key_on;
output ff_ch_c1_key_on;
output ff_ch_d1_key_on;
output ff_ch_e1_key_on;
output reg_timer1_enable;
output reg_timer2_enable;
output \ff_rddata[7] ;
output \ff_rddata[5] ;
output \ff_rddata[4] ;
output ext_memory_nactive;
output ch_b1_key_release;
output ch_b1_key_off;
output ch_c1_key_release;
output ch_c1_key_off;
output ch_d1_key_release;
output ch_d1_key_off;
output ch_e1_key_release;
output ch_e1_key_off;
output \reg_wave_length_a1[1] ;
output \reg_wave_length_a1[0] ;
output \reg_frequency_count_a1[11] ;
output \reg_frequency_count_a1[10] ;
output \reg_frequency_count_a1[9] ;
output \reg_frequency_count_a1[8] ;
output \reg_frequency_count_a1[7] ;
output \reg_frequency_count_a1[6] ;
output \reg_frequency_count_a1[5] ;
output \reg_frequency_count_a1[4] ;
output \reg_frequency_count_a1[3] ;
output \reg_frequency_count_a1[2] ;
output \reg_frequency_count_a1[1] ;
output \reg_frequency_count_a1[0] ;
output \reg_ar_b1[7] ;
output \reg_ar_b1[6] ;
output \reg_ar_b1[5] ;
output \reg_ar_b1[4] ;
output \reg_ar_b1[3] ;
output \reg_ar_b1[2] ;
output \reg_ar_b1[1] ;
output \reg_ar_b1[0] ;
output \reg_dr_b1[7] ;
output \reg_dr_b1[6] ;
output \reg_dr_b1[5] ;
output \reg_dr_b1[4] ;
output \reg_dr_b1[3] ;
output \reg_dr_b1[2] ;
output \reg_dr_b1[1] ;
output \reg_dr_b1[0] ;
output \reg_sr_b1[7] ;
output \reg_sr_b1[6] ;
output \reg_sr_b1[5] ;
output \reg_sr_b1[4] ;
output \reg_sr_b1[3] ;
output \reg_sr_b1[2] ;
output \reg_sr_b1[1] ;
output \reg_sr_b1[0] ;
output \reg_rr_b1[7] ;
output \reg_rr_b1[6] ;
output \reg_rr_b1[5] ;
output \reg_rr_b1[4] ;
output \reg_rr_b1[3] ;
output \reg_rr_b1[2] ;
output \reg_rr_b1[1] ;
output \reg_rr_b1[0] ;
output \reg_sl_b1[5] ;
output \reg_sl_b1[4] ;
output \reg_sl_b1[3] ;
output \reg_sl_b1[2] ;
output \reg_sl_b1[1] ;
output \reg_sl_b1[0] ;
output \reg_wave_length_b1[1] ;
output \reg_wave_length_b1[0] ;
output \reg_frequency_count_b1[11] ;
output \reg_frequency_count_b1[10] ;
output \reg_frequency_count_b1[9] ;
output \reg_frequency_count_b1[8] ;
output \reg_frequency_count_b1[7] ;
output \reg_frequency_count_b1[6] ;
output \reg_frequency_count_b1[5] ;
output \reg_frequency_count_b1[4] ;
output \reg_frequency_count_b1[3] ;
output \reg_frequency_count_b1[2] ;
output \reg_frequency_count_b1[1] ;
output \reg_frequency_count_b1[0] ;
output \reg_noise_sel_b1[1] ;
output \reg_noise_sel_b1[0] ;
output \reg_ar_c1[7] ;
output \reg_ar_c1[6] ;
output \reg_ar_c1[5] ;
output \reg_ar_c1[4] ;
output \reg_ar_c1[3] ;
output \reg_ar_c1[2] ;
output \reg_ar_c1[1] ;
output \reg_ar_c1[0] ;
output \reg_dr_c1[7] ;
output \reg_dr_c1[6] ;
output \reg_dr_c1[5] ;
output \reg_dr_c1[4] ;
output \reg_dr_c1[3] ;
output \reg_dr_c1[2] ;
output \reg_dr_c1[1] ;
output \reg_dr_c1[0] ;
output \reg_sr_c1[7] ;
output \reg_sr_c1[6] ;
output \reg_sr_c1[5] ;
output \reg_sr_c1[4] ;
output \reg_sr_c1[3] ;
output \reg_sr_c1[2] ;
output \reg_sr_c1[1] ;
output \reg_sr_c1[0] ;
output \reg_rr_c1[7] ;
output \reg_rr_c1[6] ;
output \reg_rr_c1[5] ;
output \reg_rr_c1[4] ;
output \reg_rr_c1[3] ;
output \reg_rr_c1[2] ;
output \reg_rr_c1[1] ;
output \reg_rr_c1[0] ;
output \reg_sl_c1[5] ;
output \reg_sl_c1[4] ;
output \reg_sl_c1[3] ;
output \reg_sl_c1[2] ;
output \reg_sl_c1[1] ;
output \reg_sl_c1[0] ;
output \reg_wave_length_c1[1] ;
output \reg_wave_length_c1[0] ;
output \reg_frequency_count_c1[11] ;
output \reg_frequency_count_c1[10] ;
output \reg_frequency_count_c1[9] ;
output \reg_frequency_count_c1[8] ;
output \reg_frequency_count_c1[7] ;
output \reg_frequency_count_c1[6] ;
output \reg_frequency_count_c1[5] ;
output \reg_frequency_count_c1[4] ;
output \reg_frequency_count_c1[3] ;
output \reg_frequency_count_c1[2] ;
output \reg_frequency_count_c1[1] ;
output \reg_frequency_count_c1[0] ;
output \reg_noise_sel_c1[1] ;
output \reg_noise_sel_c1[0] ;
output \reg_dr_d1[7] ;
output \reg_dr_d1[6] ;
output \reg_dr_d1[5] ;
output \reg_dr_d1[4] ;
output \reg_dr_d1[3] ;
output \reg_dr_d1[2] ;
output \reg_dr_d1[1] ;
output \reg_dr_d1[0] ;
output \reg_sr_d1[7] ;
output \reg_sr_d1[6] ;
output \reg_sr_d1[5] ;
output \reg_sr_d1[4] ;
output \reg_sr_d1[3] ;
output \reg_sr_d1[2] ;
output \reg_sr_d1[1] ;
output \reg_sr_d1[0] ;
output \reg_rr_d1[7] ;
output \reg_rr_d1[6] ;
output \reg_rr_d1[5] ;
output \reg_rr_d1[4] ;
output \reg_rr_d1[3] ;
output \reg_rr_d1[2] ;
output \reg_rr_d1[1] ;
output \reg_rr_d1[0] ;
output \reg_sl_d1[5] ;
output \reg_sl_d1[4] ;
output \reg_sl_d1[3] ;
output \reg_sl_d1[2] ;
output \reg_sl_d1[1] ;
output \reg_sl_d1[0] ;
output \reg_wave_length_d1[1] ;
output \reg_wave_length_d1[0] ;
output \reg_frequency_count_d1[11] ;
output \reg_frequency_count_d1[10] ;
output \reg_frequency_count_d1[9] ;
output \reg_frequency_count_d1[8] ;
output \reg_frequency_count_d1[7] ;
output \reg_frequency_count_d1[6] ;
output \reg_frequency_count_d1[5] ;
output \reg_frequency_count_d1[4] ;
output \reg_frequency_count_d1[3] ;
output \reg_frequency_count_d1[2] ;
output \reg_frequency_count_d1[1] ;
output \reg_frequency_count_d1[0] ;
output \reg_noise_sel_d1[1] ;
output \reg_noise_sel_d1[0] ;
output \reg_dr_e1[7] ;
output \reg_dr_e1[6] ;
output \reg_dr_e1[5] ;
output \reg_dr_e1[4] ;
output \reg_dr_e1[3] ;
output \reg_dr_e1[2] ;
output \reg_dr_e1[1] ;
output \reg_dr_e1[0] ;
output \reg_sr_e1[7] ;
output \reg_sr_e1[6] ;
output \reg_sr_e1[5] ;
output \reg_sr_e1[4] ;
output \reg_sr_e1[3] ;
output \reg_sr_e1[2] ;
output \reg_sr_e1[1] ;
output \reg_sr_e1[0] ;
output \reg_rr_e1[7] ;
output \reg_rr_e1[6] ;
output \reg_rr_e1[5] ;
output \reg_rr_e1[4] ;
output \reg_rr_e1[3] ;
output \reg_rr_e1[2] ;
output \reg_rr_e1[1] ;
output \reg_rr_e1[0] ;
output \reg_sl_e1[5] ;
output \reg_sl_e1[4] ;
output \reg_sl_e1[3] ;
output \reg_sl_e1[2] ;
output \reg_sl_e1[1] ;
output \reg_sl_e1[0] ;
output \reg_noise_sel_e1[1] ;
output \reg_noise_sel_e1[0] ;
output \ext_memory_address[20] ;
output \ext_memory_address[19] ;
output \ext_memory_address[18] ;
output \ext_memory_address[17] ;
output \ext_memory_address[16] ;
output \ext_memory_address[15] ;
output \ext_memory_address[14] ;
output \ext_memory_address[13] ;
wire reg_wts_enable;
wire reg_scci_enable;
wire reg_ram_mode0;
wire reg_ram_mode1;
wire reg_ram_mode2;
wire reg_ram_mode3;
wire \reg_bank0[7] ;
wire \reg_bank0[6] ;
wire \reg_bank0[5] ;
wire \reg_bank0[4] ;
wire \reg_bank0[3] ;
wire \reg_bank0[2] ;
wire \reg_bank0[1] ;
wire \reg_bank0[0] ;
wire \reg_bank1[7] ;
wire \reg_bank1[6] ;
wire \reg_bank1[5] ;
wire \reg_bank1[4] ;
wire \reg_bank1[3] ;
wire \reg_bank1[2] ;
wire \reg_bank1[1] ;
wire \reg_bank1[0] ;
wire \reg_bank2[7] ;
wire \reg_bank2[6] ;
wire \reg_bank2[5] ;
wire \reg_bank2[4] ;
wire \reg_bank2[3] ;
wire \reg_bank2[2] ;
wire \reg_bank2[1] ;
wire \reg_bank2[0] ;
wire \reg_bank3[7] ;
wire \reg_bank3[6] ;
wire \reg_bank3[5] ;
wire \reg_bank3[4] ;
wire \reg_bank3[3] ;
wire \reg_bank3[2] ;
wire \reg_bank3[1] ;
wire \reg_bank3[0] ;
wire \sram_a[4] ;
wire \sram_a[3] ;
wire \sram_a[2] ;
wire \sram_a[1] ;
wire \sram_a[0] ;
wire \sram_d[7] ;
wire \sram_d[6] ;
wire \sram_d[5] ;
wire \sram_d[4] ;
wire \sram_d[3] ;
wire \sram_d[2] ;
wire \sram_d[1] ;
wire \sram_d[0] ;
wire sram_oe;
wire \reg_volume_a0[3] ;
wire \reg_volume_a0[2] ;
wire \reg_volume_a0[1] ;
wire \reg_volume_a0[0] ;
wire \reg_enable_a0[1] ;
wire \reg_enable_a0[0] ;
wire reg_noise_enable_a0;
wire \reg_noise_sel_a0[1] ;
wire \reg_noise_sel_a0[0] ;
wire \reg_ar_a0[7] ;
wire \reg_ar_a0[6] ;
wire \reg_ar_a0[5] ;
wire \reg_ar_a0[4] ;
wire \reg_ar_a0[3] ;
wire \reg_ar_a0[2] ;
wire \reg_ar_a0[1] ;
wire \reg_ar_a0[0] ;
wire \reg_dr_a0[7] ;
wire \reg_dr_a0[6] ;
wire \reg_dr_a0[5] ;
wire \reg_dr_a0[4] ;
wire \reg_dr_a0[3] ;
wire \reg_dr_a0[2] ;
wire \reg_dr_a0[1] ;
wire \reg_dr_a0[0] ;
wire \reg_sr_a0[7] ;
wire \reg_sr_a0[6] ;
wire \reg_sr_a0[5] ;
wire \reg_sr_a0[4] ;
wire \reg_sr_a0[3] ;
wire \reg_sr_a0[2] ;
wire \reg_sr_a0[1] ;
wire \reg_sr_a0[0] ;
wire \reg_rr_a0[7] ;
wire \reg_rr_a0[6] ;
wire \reg_rr_a0[5] ;
wire \reg_rr_a0[4] ;
wire \reg_rr_a0[3] ;
wire \reg_rr_a0[2] ;
wire \reg_rr_a0[1] ;
wire \reg_rr_a0[0] ;
wire \reg_sl_a0[5] ;
wire \reg_sl_a0[4] ;
wire \reg_sl_a0[3] ;
wire \reg_sl_a0[2] ;
wire \reg_sl_a0[1] ;
wire \reg_sl_a0[0] ;
wire \reg_wave_length_a0[1] ;
wire \reg_wave_length_a0[0] ;
wire \reg_frequency_count_a0[11] ;
wire \reg_frequency_count_a0[10] ;
wire \reg_frequency_count_a0[9] ;
wire \reg_frequency_count_a0[8] ;
wire \reg_frequency_count_a0[7] ;
wire \reg_frequency_count_a0[6] ;
wire \reg_frequency_count_a0[5] ;
wire \reg_frequency_count_a0[4] ;
wire \reg_frequency_count_a0[3] ;
wire \reg_frequency_count_a0[2] ;
wire \reg_frequency_count_a0[1] ;
wire \reg_frequency_count_a0[0] ;
wire \reg_volume_b0[3] ;
wire \reg_volume_b0[2] ;
wire \reg_volume_b0[1] ;
wire \reg_volume_b0[0] ;
wire \reg_enable_b0[1] ;
wire \reg_enable_b0[0] ;
wire reg_noise_enable_b0;
wire \reg_noise_sel_b0[1] ;
wire \reg_noise_sel_b0[0] ;
wire \reg_ar_b0[7] ;
wire \reg_ar_b0[6] ;
wire \reg_ar_b0[5] ;
wire \reg_ar_b0[4] ;
wire \reg_ar_b0[3] ;
wire \reg_ar_b0[2] ;
wire \reg_ar_b0[1] ;
wire \reg_ar_b0[0] ;
wire \reg_dr_b0[7] ;
wire \reg_dr_b0[6] ;
wire \reg_dr_b0[5] ;
wire \reg_dr_b0[4] ;
wire \reg_dr_b0[3] ;
wire \reg_dr_b0[2] ;
wire \reg_dr_b0[1] ;
wire \reg_dr_b0[0] ;
wire \reg_sr_b0[7] ;
wire \reg_sr_b0[6] ;
wire \reg_sr_b0[5] ;
wire \reg_sr_b0[4] ;
wire \reg_sr_b0[3] ;
wire \reg_sr_b0[2] ;
wire \reg_sr_b0[1] ;
wire \reg_sr_b0[0] ;
wire \reg_rr_b0[7] ;
wire \reg_rr_b0[6] ;
wire \reg_rr_b0[5] ;
wire \reg_rr_b0[4] ;
wire \reg_rr_b0[3] ;
wire \reg_rr_b0[2] ;
wire \reg_rr_b0[1] ;
wire \reg_rr_b0[0] ;
wire \reg_sl_b0[5] ;
wire \reg_sl_b0[4] ;
wire \reg_sl_b0[3] ;
wire \reg_sl_b0[2] ;
wire \reg_sl_b0[1] ;
wire \reg_sl_b0[0] ;
wire \reg_wave_length_b0[1] ;
wire \reg_wave_length_b0[0] ;
wire \reg_frequency_count_b0[11] ;
wire \reg_frequency_count_b0[10] ;
wire \reg_frequency_count_b0[9] ;
wire \reg_frequency_count_b0[8] ;
wire \reg_frequency_count_b0[7] ;
wire \reg_frequency_count_b0[6] ;
wire \reg_frequency_count_b0[5] ;
wire \reg_frequency_count_b0[4] ;
wire \reg_frequency_count_b0[3] ;
wire \reg_frequency_count_b0[2] ;
wire \reg_frequency_count_b0[1] ;
wire \reg_frequency_count_b0[0] ;
wire \reg_volume_c0[3] ;
wire \reg_volume_c0[2] ;
wire \reg_volume_c0[1] ;
wire \reg_volume_c0[0] ;
wire \reg_enable_c0[1] ;
wire \reg_enable_c0[0] ;
wire reg_noise_enable_c0;
wire \reg_noise_sel_c0[1] ;
wire \reg_noise_sel_c0[0] ;
wire \reg_ar_c0[7] ;
wire \reg_ar_c0[6] ;
wire \reg_ar_c0[5] ;
wire \reg_ar_c0[4] ;
wire \reg_ar_c0[3] ;
wire \reg_ar_c0[2] ;
wire \reg_ar_c0[1] ;
wire \reg_ar_c0[0] ;
wire \reg_dr_c0[7] ;
wire \reg_dr_c0[6] ;
wire \reg_dr_c0[5] ;
wire \reg_dr_c0[4] ;
wire \reg_dr_c0[3] ;
wire \reg_dr_c0[2] ;
wire \reg_dr_c0[1] ;
wire \reg_dr_c0[0] ;
wire \reg_sr_c0[7] ;
wire \reg_sr_c0[6] ;
wire \reg_sr_c0[5] ;
wire \reg_sr_c0[4] ;
wire \reg_sr_c0[3] ;
wire \reg_sr_c0[2] ;
wire \reg_sr_c0[1] ;
wire \reg_sr_c0[0] ;
wire \reg_rr_c0[7] ;
wire \reg_rr_c0[6] ;
wire \reg_rr_c0[5] ;
wire \reg_rr_c0[4] ;
wire \reg_rr_c0[3] ;
wire \reg_rr_c0[2] ;
wire \reg_rr_c0[1] ;
wire \reg_rr_c0[0] ;
wire \reg_sl_c0[5] ;
wire \reg_sl_c0[4] ;
wire \reg_sl_c0[3] ;
wire \reg_sl_c0[2] ;
wire \reg_sl_c0[1] ;
wire \reg_sl_c0[0] ;
wire \reg_wave_length_c0[1] ;
wire \reg_wave_length_c0[0] ;
wire \reg_frequency_count_c0[11] ;
wire \reg_frequency_count_c0[10] ;
wire \reg_frequency_count_c0[9] ;
wire \reg_frequency_count_c0[8] ;
wire \reg_frequency_count_c0[7] ;
wire \reg_frequency_count_c0[6] ;
wire \reg_frequency_count_c0[5] ;
wire \reg_frequency_count_c0[4] ;
wire \reg_frequency_count_c0[3] ;
wire \reg_frequency_count_c0[2] ;
wire \reg_frequency_count_c0[1] ;
wire \reg_frequency_count_c0[0] ;
wire \reg_volume_d0[3] ;
wire \reg_volume_d0[2] ;
wire \reg_volume_d0[1] ;
wire \reg_volume_d0[0] ;
wire \reg_enable_d0[1] ;
wire \reg_enable_d0[0] ;
wire reg_noise_enable_d0;
wire \reg_noise_sel_d0[1] ;
wire \reg_noise_sel_d0[0] ;
wire \reg_dr_d0[7] ;
wire \reg_dr_d0[6] ;
wire \reg_dr_d0[5] ;
wire \reg_dr_d0[4] ;
wire \reg_dr_d0[3] ;
wire \reg_dr_d0[2] ;
wire \reg_dr_d0[1] ;
wire \reg_dr_d0[0] ;
wire \reg_sr_d0[7] ;
wire \reg_sr_d0[6] ;
wire \reg_sr_d0[5] ;
wire \reg_sr_d0[4] ;
wire \reg_sr_d0[3] ;
wire \reg_sr_d0[2] ;
wire \reg_sr_d0[1] ;
wire \reg_sr_d0[0] ;
wire \reg_rr_d0[7] ;
wire \reg_rr_d0[6] ;
wire \reg_rr_d0[5] ;
wire \reg_rr_d0[4] ;
wire \reg_rr_d0[3] ;
wire \reg_rr_d0[2] ;
wire \reg_rr_d0[1] ;
wire \reg_rr_d0[0] ;
wire \reg_sl_d0[5] ;
wire \reg_sl_d0[4] ;
wire \reg_sl_d0[3] ;
wire \reg_sl_d0[2] ;
wire \reg_sl_d0[1] ;
wire \reg_sl_d0[0] ;
wire \reg_wave_length_d0[1] ;
wire \reg_wave_length_d0[0] ;
wire \reg_frequency_count_d0[11] ;
wire \reg_frequency_count_d0[10] ;
wire \reg_frequency_count_d0[9] ;
wire \reg_frequency_count_d0[8] ;
wire \reg_frequency_count_d0[7] ;
wire \reg_frequency_count_d0[6] ;
wire \reg_frequency_count_d0[5] ;
wire \reg_frequency_count_d0[4] ;
wire \reg_frequency_count_d0[3] ;
wire \reg_frequency_count_d0[2] ;
wire \reg_frequency_count_d0[1] ;
wire \reg_frequency_count_d0[0] ;
wire \reg_volume_e0[3] ;
wire \reg_volume_e0[2] ;
wire \reg_volume_e0[1] ;
wire \reg_volume_e0[0] ;
wire \reg_enable_e0[1] ;
wire \reg_enable_e0[0] ;
wire reg_noise_enable_e0;
wire \reg_noise_sel_e0[1] ;
wire \reg_noise_sel_e0[0] ;
wire \reg_ar_e0[7] ;
wire \reg_ar_e0[6] ;
wire \reg_ar_e0[5] ;
wire \reg_ar_e0[4] ;
wire \reg_ar_e0[3] ;
wire \reg_ar_e0[2] ;
wire \reg_ar_e0[1] ;
wire \reg_ar_e0[0] ;
wire \reg_dr_e0[7] ;
wire \reg_dr_e0[6] ;
wire \reg_dr_e0[5] ;
wire \reg_dr_e0[4] ;
wire \reg_dr_e0[3] ;
wire \reg_dr_e0[2] ;
wire \reg_dr_e0[1] ;
wire \reg_dr_e0[0] ;
wire \reg_sr_e0[7] ;
wire \reg_sr_e0[6] ;
wire \reg_sr_e0[5] ;
wire \reg_sr_e0[4] ;
wire \reg_sr_e0[3] ;
wire \reg_sr_e0[2] ;
wire \reg_sr_e0[1] ;
wire \reg_sr_e0[0] ;
wire \reg_rr_e0[7] ;
wire \reg_rr_e0[6] ;
wire \reg_rr_e0[5] ;
wire \reg_rr_e0[4] ;
wire \reg_rr_e0[3] ;
wire \reg_rr_e0[2] ;
wire \reg_rr_e0[1] ;
wire \reg_rr_e0[0] ;
wire \reg_sl_e0[5] ;
wire \reg_sl_e0[4] ;
wire \reg_sl_e0[3] ;
wire \reg_sl_e0[2] ;
wire \reg_sl_e0[1] ;
wire \reg_sl_e0[0] ;
wire \reg_wave_length_e0[1] ;
wire \reg_wave_length_e0[0] ;
wire \reg_frequency_count_e0[11] ;
wire \reg_frequency_count_e0[10] ;
wire \reg_frequency_count_e0[9] ;
wire \reg_frequency_count_e0[8] ;
wire \reg_frequency_count_e0[7] ;
wire \reg_frequency_count_e0[6] ;
wire \reg_frequency_count_e0[5] ;
wire \reg_frequency_count_e0[4] ;
wire \reg_frequency_count_e0[3] ;
wire \reg_frequency_count_e0[2] ;
wire \reg_frequency_count_e0[1] ;
wire \reg_frequency_count_e0[0] ;
wire \ff_reg_volume_a1[3] ;
wire \ff_reg_volume_a1[2] ;
wire \ff_reg_volume_a1[1] ;
wire \ff_reg_volume_a1[0] ;
wire \ff_reg_enable_a1[1] ;
wire \ff_reg_enable_a1[0] ;
wire ff_reg_noise_enable_a1;
wire \ff_reg_noise_sel_a1[1] ;
wire \ff_reg_noise_sel_a1[0] ;
wire ff_reg_clone_frequency_a1;
wire ff_reg_clone_adsr_a1;
wire ff_reg_clone_noise_a1;
wire ff_reg_clone_wave_a1;
wire ff_reg_clone_key_a1;
wire \ff_reg_ar_a1[7] ;
wire \ff_reg_ar_a1[6] ;
wire \ff_reg_ar_a1[5] ;
wire \ff_reg_ar_a1[4] ;
wire \ff_reg_ar_a1[3] ;
wire \ff_reg_ar_a1[2] ;
wire \ff_reg_ar_a1[1] ;
wire \ff_reg_ar_a1[0] ;
wire \ff_reg_dr_a1[7] ;
wire \ff_reg_dr_a1[6] ;
wire \ff_reg_dr_a1[5] ;
wire \ff_reg_dr_a1[4] ;
wire \ff_reg_dr_a1[3] ;
wire \ff_reg_dr_a1[2] ;
wire \ff_reg_dr_a1[1] ;
wire \ff_reg_dr_a1[0] ;
wire \ff_reg_sr_a1[7] ;
wire \ff_reg_sr_a1[6] ;
wire \ff_reg_sr_a1[5] ;
wire \ff_reg_sr_a1[4] ;
wire \ff_reg_sr_a1[3] ;
wire \ff_reg_sr_a1[2] ;
wire \ff_reg_sr_a1[1] ;
wire \ff_reg_sr_a1[0] ;
wire \ff_reg_rr_a1[7] ;
wire \ff_reg_rr_a1[6] ;
wire \ff_reg_rr_a1[5] ;
wire \ff_reg_rr_a1[4] ;
wire \ff_reg_rr_a1[3] ;
wire \ff_reg_rr_a1[2] ;
wire \ff_reg_rr_a1[1] ;
wire \ff_reg_rr_a1[0] ;
wire \ff_reg_sl_a1[5] ;
wire \ff_reg_sl_a1[4] ;
wire \ff_reg_sl_a1[3] ;
wire \ff_reg_sl_a1[2] ;
wire \ff_reg_sl_a1[1] ;
wire \ff_reg_sl_a1[0] ;
wire \ff_reg_wave_length_a1[1] ;
wire \ff_reg_wave_length_a1[0] ;
wire \ff_reg_frequency_count_a1[11] ;
wire \ff_reg_frequency_count_a1[10] ;
wire \ff_reg_frequency_count_a1[9] ;
wire \ff_reg_frequency_count_a1[8] ;
wire \ff_reg_frequency_count_a1[7] ;
wire \ff_reg_frequency_count_a1[6] ;
wire \ff_reg_frequency_count_a1[5] ;
wire \ff_reg_frequency_count_a1[4] ;
wire \ff_reg_frequency_count_a1[3] ;
wire \ff_reg_frequency_count_a1[2] ;
wire \ff_reg_frequency_count_a1[1] ;
wire \ff_reg_frequency_count_a1[0] ;
wire \ff_reg_volume_b1[3] ;
wire \ff_reg_volume_b1[2] ;
wire \ff_reg_volume_b1[1] ;
wire \ff_reg_volume_b1[0] ;
wire \ff_reg_enable_b1[1] ;
wire \ff_reg_enable_b1[0] ;
wire ff_reg_noise_enable_b1;
wire \ff_reg_noise_sel_b1[1] ;
wire \ff_reg_noise_sel_b1[0] ;
wire ff_reg_clone_frequency_b1;
wire ff_reg_clone_adsr_b1;
wire ff_reg_clone_noise_b1;
wire ff_reg_clone_wave_b1;
wire ff_reg_clone_key_b1;
wire \ff_reg_ar_b1[7] ;
wire \ff_reg_ar_b1[6] ;
wire \ff_reg_ar_b1[5] ;
wire \ff_reg_ar_b1[4] ;
wire \ff_reg_ar_b1[3] ;
wire \ff_reg_ar_b1[2] ;
wire \ff_reg_ar_b1[1] ;
wire \ff_reg_ar_b1[0] ;
wire \ff_reg_dr_b1[7] ;
wire \ff_reg_dr_b1[6] ;
wire \ff_reg_dr_b1[5] ;
wire \ff_reg_dr_b1[4] ;
wire \ff_reg_dr_b1[3] ;
wire \ff_reg_dr_b1[2] ;
wire \ff_reg_dr_b1[1] ;
wire \ff_reg_dr_b1[0] ;
wire \ff_reg_sr_b1[7] ;
wire \ff_reg_sr_b1[6] ;
wire \ff_reg_sr_b1[5] ;
wire \ff_reg_sr_b1[4] ;
wire \ff_reg_sr_b1[3] ;
wire \ff_reg_sr_b1[2] ;
wire \ff_reg_sr_b1[1] ;
wire \ff_reg_sr_b1[0] ;
wire \ff_reg_rr_b1[7] ;
wire \ff_reg_rr_b1[6] ;
wire \ff_reg_rr_b1[5] ;
wire \ff_reg_rr_b1[4] ;
wire \ff_reg_rr_b1[3] ;
wire \ff_reg_rr_b1[2] ;
wire \ff_reg_rr_b1[1] ;
wire \ff_reg_rr_b1[0] ;
wire \ff_reg_sl_b1[5] ;
wire \ff_reg_sl_b1[4] ;
wire \ff_reg_sl_b1[3] ;
wire \ff_reg_sl_b1[2] ;
wire \ff_reg_sl_b1[1] ;
wire \ff_reg_sl_b1[0] ;
wire \ff_reg_wave_length_b1[1] ;
wire \ff_reg_wave_length_b1[0] ;
wire \ff_reg_frequency_count_b1[11] ;
wire \ff_reg_frequency_count_b1[10] ;
wire \ff_reg_frequency_count_b1[9] ;
wire \ff_reg_frequency_count_b1[8] ;
wire \ff_reg_frequency_count_b1[7] ;
wire \ff_reg_frequency_count_b1[6] ;
wire \ff_reg_frequency_count_b1[5] ;
wire \ff_reg_frequency_count_b1[4] ;
wire \ff_reg_frequency_count_b1[3] ;
wire \ff_reg_frequency_count_b1[2] ;
wire \ff_reg_frequency_count_b1[1] ;
wire \ff_reg_frequency_count_b1[0] ;
wire \ff_reg_volume_c1[3] ;
wire \ff_reg_volume_c1[2] ;
wire \ff_reg_volume_c1[1] ;
wire \ff_reg_volume_c1[0] ;
wire \ff_reg_enable_c1[1] ;
wire \ff_reg_enable_c1[0] ;
wire ff_reg_noise_enable_c1;
wire \ff_reg_noise_sel_c1[1] ;
wire \ff_reg_noise_sel_c1[0] ;
wire ff_reg_clone_frequency_c1;
wire ff_reg_clone_adsr_c1;
wire ff_reg_clone_noise_c1;
wire ff_reg_clone_wave_c1;
wire ff_reg_clone_key_c1;
wire \ff_reg_ar_c1[7] ;
wire \ff_reg_ar_c1[6] ;
wire \ff_reg_ar_c1[5] ;
wire \ff_reg_ar_c1[4] ;
wire \ff_reg_ar_c1[3] ;
wire \ff_reg_ar_c1[2] ;
wire \ff_reg_ar_c1[1] ;
wire \ff_reg_ar_c1[0] ;
wire \ff_reg_dr_c1[7] ;
wire \ff_reg_dr_c1[6] ;
wire \ff_reg_dr_c1[5] ;
wire \ff_reg_dr_c1[4] ;
wire \ff_reg_dr_c1[3] ;
wire \ff_reg_dr_c1[2] ;
wire \ff_reg_dr_c1[1] ;
wire \ff_reg_dr_c1[0] ;
wire \ff_reg_sr_c1[7] ;
wire \ff_reg_sr_c1[6] ;
wire \ff_reg_sr_c1[5] ;
wire \ff_reg_sr_c1[4] ;
wire \ff_reg_sr_c1[3] ;
wire \ff_reg_sr_c1[2] ;
wire \ff_reg_sr_c1[1] ;
wire \ff_reg_sr_c1[0] ;
wire \ff_reg_rr_c1[7] ;
wire \ff_reg_rr_c1[6] ;
wire \ff_reg_rr_c1[5] ;
wire \ff_reg_rr_c1[4] ;
wire \ff_reg_rr_c1[3] ;
wire \ff_reg_rr_c1[2] ;
wire \ff_reg_rr_c1[1] ;
wire \ff_reg_rr_c1[0] ;
wire \ff_reg_sl_c1[5] ;
wire \ff_reg_sl_c1[4] ;
wire \ff_reg_sl_c1[3] ;
wire \ff_reg_sl_c1[2] ;
wire \ff_reg_sl_c1[1] ;
wire \ff_reg_sl_c1[0] ;
wire \ff_reg_wave_length_c1[1] ;
wire \ff_reg_wave_length_c1[0] ;
wire \ff_reg_frequency_count_c1[11] ;
wire \ff_reg_frequency_count_c1[10] ;
wire \ff_reg_frequency_count_c1[9] ;
wire \ff_reg_frequency_count_c1[8] ;
wire \ff_reg_frequency_count_c1[7] ;
wire \ff_reg_frequency_count_c1[6] ;
wire \ff_reg_frequency_count_c1[5] ;
wire \ff_reg_frequency_count_c1[4] ;
wire \ff_reg_frequency_count_c1[3] ;
wire \ff_reg_frequency_count_c1[2] ;
wire \ff_reg_frequency_count_c1[1] ;
wire \ff_reg_frequency_count_c1[0] ;
wire \ff_reg_volume_d1[3] ;
wire \ff_reg_volume_d1[2] ;
wire \ff_reg_volume_d1[1] ;
wire \ff_reg_volume_d1[0] ;
wire \ff_reg_enable_d1[1] ;
wire \ff_reg_enable_d1[0] ;
wire ff_reg_noise_enable_d1;
wire \ff_reg_noise_sel_d1[1] ;
wire \ff_reg_noise_sel_d1[0] ;
wire ff_reg_clone_frequency_d1;
wire ff_reg_clone_adsr_d1;
wire ff_reg_clone_noise_d1;
wire ff_reg_clone_wave_d1;
wire ff_reg_clone_key_d1;
wire \ff_reg_ar_d1[7] ;
wire \ff_reg_ar_d1[6] ;
wire \ff_reg_ar_d1[5] ;
wire \ff_reg_ar_d1[4] ;
wire \ff_reg_ar_d1[3] ;
wire \ff_reg_ar_d1[2] ;
wire \ff_reg_ar_d1[1] ;
wire \ff_reg_ar_d1[0] ;
wire \ff_reg_dr_d1[7] ;
wire \ff_reg_dr_d1[6] ;
wire \ff_reg_dr_d1[5] ;
wire \ff_reg_dr_d1[4] ;
wire \ff_reg_dr_d1[3] ;
wire \ff_reg_dr_d1[2] ;
wire \ff_reg_dr_d1[1] ;
wire \ff_reg_dr_d1[0] ;
wire \ff_reg_sr_d1[7] ;
wire \ff_reg_sr_d1[6] ;
wire \ff_reg_sr_d1[5] ;
wire \ff_reg_sr_d1[4] ;
wire \ff_reg_sr_d1[3] ;
wire \ff_reg_sr_d1[2] ;
wire \ff_reg_sr_d1[1] ;
wire \ff_reg_sr_d1[0] ;
wire \ff_reg_rr_d1[7] ;
wire \ff_reg_rr_d1[6] ;
wire \ff_reg_rr_d1[5] ;
wire \ff_reg_rr_d1[4] ;
wire \ff_reg_rr_d1[3] ;
wire \ff_reg_rr_d1[2] ;
wire \ff_reg_rr_d1[1] ;
wire \ff_reg_rr_d1[0] ;
wire \ff_reg_sl_d1[5] ;
wire \ff_reg_sl_d1[4] ;
wire \ff_reg_sl_d1[3] ;
wire \ff_reg_sl_d1[2] ;
wire \ff_reg_sl_d1[1] ;
wire \ff_reg_sl_d1[0] ;
wire \ff_reg_wave_length_d1[1] ;
wire \ff_reg_wave_length_d1[0] ;
wire \ff_reg_frequency_count_d1[11]_3 ;
wire \ff_reg_frequency_count_d1[10] ;
wire \ff_reg_frequency_count_d1[9] ;
wire \ff_reg_frequency_count_d1[8] ;
wire \ff_reg_frequency_count_d1[7]_3 ;
wire \ff_reg_frequency_count_d1[6] ;
wire \ff_reg_frequency_count_d1[5] ;
wire \ff_reg_frequency_count_d1[4] ;
wire \ff_reg_frequency_count_d1[3] ;
wire \ff_reg_frequency_count_d1[2] ;
wire \ff_reg_frequency_count_d1[1] ;
wire \ff_reg_frequency_count_d1[0] ;
wire \ff_reg_volume_e1[3] ;
wire \ff_reg_volume_e1[2] ;
wire \ff_reg_volume_e1[1] ;
wire \ff_reg_volume_e1[0] ;
wire \ff_reg_enable_e1[1] ;
wire \ff_reg_enable_e1[0] ;
wire ff_reg_noise_enable_e1;
wire \ff_reg_noise_sel_e1[1] ;
wire \ff_reg_noise_sel_e1[0] ;
wire ff_reg_clone_frequency_e1;
wire ff_reg_clone_adsr_e1;
wire ff_reg_clone_noise_e1;
wire ff_reg_clone_wave_e1;
wire ff_reg_clone_key_e1;
wire \ff_reg_ar_e1[7] ;
wire \ff_reg_ar_e1[6] ;
wire \ff_reg_ar_e1[5] ;
wire \ff_reg_ar_e1[4] ;
wire \ff_reg_ar_e1[3] ;
wire \ff_reg_ar_e1[2] ;
wire \ff_reg_ar_e1[1] ;
wire \ff_reg_ar_e1[0] ;
wire \ff_reg_dr_e1[7] ;
wire \ff_reg_dr_e1[6] ;
wire \ff_reg_dr_e1[5] ;
wire \ff_reg_dr_e1[4] ;
wire \ff_reg_dr_e1[3] ;
wire \ff_reg_dr_e1[2] ;
wire \ff_reg_dr_e1[1] ;
wire \ff_reg_dr_e1[0] ;
wire \ff_reg_sr_e1[7] ;
wire \ff_reg_sr_e1[6] ;
wire \ff_reg_sr_e1[5] ;
wire \ff_reg_sr_e1[4] ;
wire \ff_reg_sr_e1[3] ;
wire \ff_reg_sr_e1[2] ;
wire \ff_reg_sr_e1[1] ;
wire \ff_reg_sr_e1[0] ;
wire \ff_reg_rr_e1[7] ;
wire \ff_reg_rr_e1[6] ;
wire \ff_reg_rr_e1[5] ;
wire \ff_reg_rr_e1[4] ;
wire \ff_reg_rr_e1[3] ;
wire \ff_reg_rr_e1[2] ;
wire \ff_reg_rr_e1[1] ;
wire \ff_reg_rr_e1[0] ;
wire \ff_reg_sl_e1[5] ;
wire \ff_reg_sl_e1[4] ;
wire \ff_reg_sl_e1[3] ;
wire \ff_reg_sl_e1[2] ;
wire \ff_reg_sl_e1[1] ;
wire \ff_reg_sl_e1[0] ;
wire \ff_reg_wave_length_e1[1] ;
wire \ff_reg_wave_length_e1[0] ;
wire \ff_reg_frequency_count_e1[11] ;
wire \ff_reg_frequency_count_e1[10] ;
wire \ff_reg_frequency_count_e1[9] ;
wire \ff_reg_frequency_count_e1[8] ;
wire \ff_reg_frequency_count_e1[7] ;
wire \ff_reg_frequency_count_e1[6] ;
wire \ff_reg_frequency_count_e1[5] ;
wire \ff_reg_frequency_count_e1[4] ;
wire \ff_reg_frequency_count_e1[3] ;
wire \ff_reg_frequency_count_e1[2] ;
wire \ff_reg_frequency_count_e1[1] ;
wire \ff_reg_frequency_count_e1[0] ;
wire \reg_noise_frequency0[4] ;
wire \reg_noise_frequency0[3] ;
wire \reg_noise_frequency0[2] ;
wire \reg_noise_frequency0[1] ;
wire \reg_noise_frequency0[0] ;
wire \reg_noise_frequency1[4] ;
wire \reg_noise_frequency1[3] ;
wire \reg_noise_frequency1[2] ;
wire \reg_noise_frequency1[1] ;
wire \reg_noise_frequency1[0] ;
wire \reg_noise_frequency2[4] ;
wire \reg_noise_frequency2[3] ;
wire \reg_noise_frequency2[2] ;
wire \reg_noise_frequency2[1] ;
wire \reg_noise_frequency2[0] ;
wire \reg_noise_frequency3[4] ;
wire \reg_noise_frequency3[3] ;
wire \reg_noise_frequency3[2] ;
wire \reg_noise_frequency3[1] ;
wire \reg_noise_frequency3[0] ;
wire \reg_timer1_channel[3] ;
wire \reg_timer1_channel[2] ;
wire \reg_timer1_channel[1] ;
wire \reg_timer1_channel[0] ;
wire reg_timer1_oneshot;
wire reg_timer1_clear;
wire \reg_timer2_channel[3] ;
wire \reg_timer2_channel[2] ;
wire \reg_timer2_channel[1] ;
wire \reg_timer2_channel[0] ;
wire reg_timer2_oneshot;
wire reg_timer2_clear;
wire \ff_rddata[6] ;
wire \ff_rddata[3] ;
wire \ff_rddata[2] ;
wire \ff_rddata[1] ;
wire \ff_rddata[0] ;
wire sram_ce0;
wire sram_ce1;
wire \sram_id[2] ;
wire \sram_id[1] ;
wire \sram_id[0] ;
wire \sram_a[6] ;
wire \sram_a[5] ;
wire sram_we;
wire ch_a0_key_on;
wire ch_a0_key_release;
wire ch_a0_key_off;
wire ch_b0_key_on;
wire ch_b0_key_release;
wire ch_b0_key_off;
wire ch_c0_key_on;
wire ch_c0_key_release;
wire ch_c0_key_off;
wire ch_d0_key_on;
wire ch_d0_key_release;
wire ch_d0_key_off;
wire ch_e0_key_on;
wire ch_e0_key_release;
wire ch_e0_key_off;
wire ff_ch_a1_key_on;
wire ff_ch_a1_key_release;
wire ff_ch_a1_key_off;
wire ff_ch_b1_key_on;
wire ff_ch_b1_key_release;
wire ff_ch_b1_key_off;
wire ff_ch_c1_key_on;
wire ff_ch_c1_key_release;
wire ff_ch_c1_key_off;
wire ff_ch_d1_key_on;
wire ff_ch_d1_key_release;
wire ff_ch_d1_key_off;
wire ff_ch_e1_key_on;
wire ff_ch_e1_key_release;
wire ff_ch_e1_key_off;
wire reg_timer1_enable;
wire reg_timer2_enable;
wire \ff_rddata[7] ;
wire \ff_rddata[5] ;
wire \ff_rddata[4] ;
wire ext_memory_nactive;
wire n116;
wire n117;
wire n118_3;
wire n119;
wire n6900;
wire n6914;
wire n6916;
wire n7001;
wire n10150;
wire n10153;
wire n10155;
wire n10163;
wire n10171;
wire n10179;
wire n10187;
wire n10193;
wire n10196;
wire n10198;
wire n10206;
wire n10214;
wire n10222;
wire n10230;
wire n10236;
wire n10239;
wire n10241;
wire n10249;
wire n10257;
wire n10265;
wire n10271;
wire n10274;
wire n10276;
wire n10292;
wire n10332;
wire n10349;
wire n10360;
wire n10368;
wire n10376;
wire n10384;
wire n10392;
wire n10398;
wire n10464;
wire n10530;
wire n10540;
wire n10578;
wire n10595;
wire n10599;
wire n10606;
wire n10614;
wire n10622;
wire n10630;
wire n10638;
wire n10644;
wire n10647;
wire n10649;
wire ch_b1_key_release;
wire ch_b1_key_off;
wire ch_c1_key_release;
wire ch_c1_key_off;
wire ch_d1_key_release;
wire ch_d1_key_off;
wire ch_e1_key_release;
wire ch_e1_key_off;
wire \reg_wave_length_a1[1] ;
wire \reg_wave_length_a1[0] ;
wire \reg_frequency_count_a1[11] ;
wire \reg_frequency_count_a1[10] ;
wire \reg_frequency_count_a1[9] ;
wire \reg_frequency_count_a1[8] ;
wire \reg_frequency_count_a1[7] ;
wire \reg_frequency_count_a1[6] ;
wire \reg_frequency_count_a1[5] ;
wire \reg_frequency_count_a1[4] ;
wire \reg_frequency_count_a1[3] ;
wire \reg_frequency_count_a1[2] ;
wire \reg_frequency_count_a1[1] ;
wire \reg_frequency_count_a1[0] ;
wire \reg_ar_b1[7] ;
wire \reg_ar_b1[6] ;
wire \reg_ar_b1[5] ;
wire \reg_ar_b1[4] ;
wire \reg_ar_b1[3] ;
wire \reg_ar_b1[2] ;
wire \reg_ar_b1[1] ;
wire \reg_ar_b1[0] ;
wire \reg_dr_b1[7] ;
wire \reg_dr_b1[6] ;
wire \reg_dr_b1[5] ;
wire \reg_dr_b1[4] ;
wire \reg_dr_b1[3] ;
wire \reg_dr_b1[2] ;
wire \reg_dr_b1[1] ;
wire \reg_dr_b1[0] ;
wire \reg_sr_b1[7] ;
wire \reg_sr_b1[6] ;
wire \reg_sr_b1[5] ;
wire \reg_sr_b1[4] ;
wire \reg_sr_b1[3] ;
wire \reg_sr_b1[2] ;
wire \reg_sr_b1[1] ;
wire \reg_sr_b1[0] ;
wire \reg_rr_b1[7] ;
wire \reg_rr_b1[6] ;
wire \reg_rr_b1[5] ;
wire \reg_rr_b1[4] ;
wire \reg_rr_b1[3] ;
wire \reg_rr_b1[2] ;
wire \reg_rr_b1[1] ;
wire \reg_rr_b1[0] ;
wire \reg_sl_b1[5] ;
wire \reg_sl_b1[4] ;
wire \reg_sl_b1[3] ;
wire \reg_sl_b1[2] ;
wire \reg_sl_b1[1] ;
wire \reg_sl_b1[0] ;
wire \reg_wave_length_b1[1] ;
wire \reg_wave_length_b1[0] ;
wire \reg_frequency_count_b1[11] ;
wire \reg_frequency_count_b1[10] ;
wire \reg_frequency_count_b1[9] ;
wire \reg_frequency_count_b1[8] ;
wire \reg_frequency_count_b1[7] ;
wire \reg_frequency_count_b1[6] ;
wire \reg_frequency_count_b1[5] ;
wire \reg_frequency_count_b1[4] ;
wire \reg_frequency_count_b1[3] ;
wire \reg_frequency_count_b1[2] ;
wire \reg_frequency_count_b1[1] ;
wire \reg_frequency_count_b1[0] ;
wire \reg_noise_sel_b1[1] ;
wire \reg_noise_sel_b1[0] ;
wire \reg_ar_c1[7] ;
wire \reg_ar_c1[6] ;
wire \reg_ar_c1[5] ;
wire \reg_ar_c1[4] ;
wire \reg_ar_c1[3] ;
wire \reg_ar_c1[2] ;
wire \reg_ar_c1[1] ;
wire \reg_ar_c1[0] ;
wire \reg_dr_c1[7] ;
wire \reg_dr_c1[6] ;
wire \reg_dr_c1[5] ;
wire \reg_dr_c1[4] ;
wire \reg_dr_c1[3] ;
wire \reg_dr_c1[2] ;
wire \reg_dr_c1[1] ;
wire \reg_dr_c1[0] ;
wire \reg_sr_c1[7] ;
wire \reg_sr_c1[6] ;
wire \reg_sr_c1[5] ;
wire \reg_sr_c1[4] ;
wire \reg_sr_c1[3] ;
wire \reg_sr_c1[2] ;
wire \reg_sr_c1[1] ;
wire \reg_sr_c1[0] ;
wire \reg_rr_c1[7] ;
wire \reg_rr_c1[6] ;
wire \reg_rr_c1[5] ;
wire \reg_rr_c1[4] ;
wire \reg_rr_c1[3] ;
wire \reg_rr_c1[2] ;
wire \reg_rr_c1[1] ;
wire \reg_rr_c1[0] ;
wire \reg_sl_c1[5] ;
wire \reg_sl_c1[4] ;
wire \reg_sl_c1[3] ;
wire \reg_sl_c1[2] ;
wire \reg_sl_c1[1] ;
wire \reg_sl_c1[0] ;
wire \reg_wave_length_c1[1] ;
wire \reg_wave_length_c1[0] ;
wire \reg_frequency_count_c1[11] ;
wire \reg_frequency_count_c1[10] ;
wire \reg_frequency_count_c1[9] ;
wire \reg_frequency_count_c1[8] ;
wire \reg_frequency_count_c1[7] ;
wire \reg_frequency_count_c1[6] ;
wire \reg_frequency_count_c1[5] ;
wire \reg_frequency_count_c1[4] ;
wire \reg_frequency_count_c1[3] ;
wire \reg_frequency_count_c1[2] ;
wire \reg_frequency_count_c1[1] ;
wire \reg_frequency_count_c1[0] ;
wire \reg_noise_sel_c1[1] ;
wire \reg_noise_sel_c1[0] ;
wire \reg_dr_d1[7] ;
wire \reg_dr_d1[6] ;
wire \reg_dr_d1[5] ;
wire \reg_dr_d1[4] ;
wire \reg_dr_d1[3] ;
wire \reg_dr_d1[2] ;
wire \reg_dr_d1[1] ;
wire \reg_dr_d1[0] ;
wire \reg_sr_d1[7] ;
wire \reg_sr_d1[6] ;
wire \reg_sr_d1[5] ;
wire \reg_sr_d1[4] ;
wire \reg_sr_d1[3] ;
wire \reg_sr_d1[2] ;
wire \reg_sr_d1[1] ;
wire \reg_sr_d1[0] ;
wire \reg_rr_d1[7] ;
wire \reg_rr_d1[6] ;
wire \reg_rr_d1[5] ;
wire \reg_rr_d1[4] ;
wire \reg_rr_d1[3] ;
wire \reg_rr_d1[2] ;
wire \reg_rr_d1[1] ;
wire \reg_rr_d1[0] ;
wire \reg_sl_d1[5] ;
wire \reg_sl_d1[4] ;
wire \reg_sl_d1[3] ;
wire \reg_sl_d1[2] ;
wire \reg_sl_d1[1] ;
wire \reg_sl_d1[0] ;
wire \reg_wave_length_d1[1] ;
wire \reg_wave_length_d1[0] ;
wire \reg_frequency_count_d1[11] ;
wire \reg_frequency_count_d1[10] ;
wire \reg_frequency_count_d1[9] ;
wire \reg_frequency_count_d1[8] ;
wire \reg_frequency_count_d1[7] ;
wire \reg_frequency_count_d1[6] ;
wire \reg_frequency_count_d1[5] ;
wire \reg_frequency_count_d1[4] ;
wire \reg_frequency_count_d1[3] ;
wire \reg_frequency_count_d1[2] ;
wire \reg_frequency_count_d1[1] ;
wire \reg_frequency_count_d1[0] ;
wire \reg_noise_sel_d1[1] ;
wire \reg_noise_sel_d1[0] ;
wire \reg_dr_e1[7] ;
wire \reg_dr_e1[6] ;
wire \reg_dr_e1[5] ;
wire \reg_dr_e1[4] ;
wire \reg_dr_e1[3] ;
wire \reg_dr_e1[2] ;
wire \reg_dr_e1[1] ;
wire \reg_dr_e1[0] ;
wire \reg_sr_e1[7] ;
wire \reg_sr_e1[6] ;
wire \reg_sr_e1[5] ;
wire \reg_sr_e1[4] ;
wire \reg_sr_e1[3] ;
wire \reg_sr_e1[2] ;
wire \reg_sr_e1[1] ;
wire \reg_sr_e1[0] ;
wire \reg_rr_e1[7] ;
wire \reg_rr_e1[6] ;
wire \reg_rr_e1[5] ;
wire \reg_rr_e1[4] ;
wire \reg_rr_e1[3] ;
wire \reg_rr_e1[2] ;
wire \reg_rr_e1[1] ;
wire \reg_rr_e1[0] ;
wire \reg_sl_e1[5] ;
wire \reg_sl_e1[4] ;
wire \reg_sl_e1[3] ;
wire \reg_sl_e1[2] ;
wire \reg_sl_e1[1] ;
wire \reg_sl_e1[0] ;
wire \reg_noise_sel_e1[1] ;
wire \reg_noise_sel_e1[0] ;
wire n5969;
wire n5971;
wire n5972;
wire n6002;
wire n6005;
wire n6006;
wire n6007;
wire n6008;
wire sram_oe_7;
wire \ff_rddata[7]_9 ;
wire ch_a0_key_on_11;
wire ch_b0_key_on_11;
wire ch_c0_key_on_11;
wire ch_d0_key_on_11;
wire ch_e0_key_on_11;
wire ff_ch_a1_key_on_11;
wire ff_ch_b1_key_on_11;
wire ff_ch_c1_key_on_11;
wire ff_ch_d1_key_on_11;
wire ff_ch_e1_key_on_11;
wire \reg_volume_a0[3]_11 ;
wire \reg_enable_a0[1]_11 ;
wire \reg_volume_b0[3]_11 ;
wire \reg_frequency_count_b0[11]_11 ;
wire \reg_frequency_count_b0[7]_11 ;
wire \reg_volume_c0[3]_11 ;
wire \reg_enable_c0[1]_11 ;
wire \reg_frequency_count_c0[11]_11 ;
wire \reg_frequency_count_c0[7]_11 ;
wire \reg_volume_d0[3]_11 ;
wire \reg_frequency_count_d0[11]_11 ;
wire \reg_frequency_count_d0[7]_11 ;
wire \ff_reg_volume_d1[3]_11 ;
wire \sram_id[2]_13 ;
wire reg_timer1_enable_13;
wire reg_timer2_enable_13;
wire n402;
wire n4140;
wire n343_7;
wire n4108;
wire n4107;
wire n4106;
wire n327_5;
wire n374;
wire n373;
wire n348_9;
wire n116_5;
wire n116_7;
wire n6900_5;
wire n6931_5;
wire n7001_7;
wire n7001_9;
wire n2090_9;
wire n10120_5;
wire n10128_5;
wire n10136_5;
wire n10144_5;
wire n10150_5;
wire n10150_7;
wire n10153_5;
wire n10155_5;
wire n10163_5;
wire n10193_5;
wire n10206_5;
wire n10249_5;
wire n10271_5;
wire n10280_5;
wire n10280_7;
wire n10292_5;
wire n10360_5;
wire n10581_5;
wire n5969_5;
wire n5969_7;
wire n5971_5;
wire n5972_5;
wire n6002_5;
wire n6005_5;
wire n6006_5;
wire n6007_5;
wire n6008_5;
wire reg_timer1_clear_11;
wire reg_timer1_clear_13;
wire reg_timer2_clear_11;
wire \reg_volume_a0[3]_13 ;
wire \reg_volume_a0[3]_15 ;
wire \reg_enable_a0[1]_15 ;
wire \reg_frequency_count_a0[11]_13 ;
wire \reg_volume_b0[3]_13 ;
wire \reg_enable_b0[1]_13 ;
wire \reg_frequency_count_b0[11]_13 ;
wire \reg_volume_c0[3]_13 ;
wire \reg_volume_c0[3]_15 ;
wire \reg_frequency_count_c0[11]_13 ;
wire \reg_frequency_count_c0[7]_13 ;
wire \reg_volume_d0[3]_13 ;
wire \reg_enable_d0[1]_13 ;
wire \reg_frequency_count_d0[11]_13 ;
wire \reg_frequency_count_d0[7]_13 ;
wire \ff_reg_frequency_count_d1[11]_13 ;
wire \sram_id[2]_15 ;
wire reg_timer1_enable_15;
wire reg_timer2_enable_15;
wire n327_7;
wire n374_11;
wire n373_11;
wire n74_9;
wire n116_11;
wire n7001_11;
wire n2090_11;
wire n10150_11;
wire n10540_9;
wire n10654_7;
wire n5969_9;
wire ext_memory_nactive_13;
wire \reg_volume_a0[3]_17 ;
wire \reg_volume_a0[3]_19 ;
wire \reg_volume_a0[3]_21 ;
wire \reg_enable_a0[1]_17 ;
wire \reg_frequency_count_a0[11]_15 ;
wire \reg_frequency_count_c0[11]_15 ;
wire \reg_frequency_count_c0[7]_15 ;
wire \reg_volume_d0[3]_15 ;
wire \reg_frequency_count_d0[11]_15 ;
wire \reg_frequency_count_d0[7]_15 ;
wire n74_11;
wire n116_13;
wire n2090_13;
wire \reg_volume_a0[3]_23 ;
wire \reg_volume_a0[3]_25 ;
wire n74_13;
wire \ext_memory_address[20]_7 ;
wire \ext_memory_address[20]_9 ;
wire \ext_memory_address[20] ;
wire \ext_memory_address[19]_7 ;
wire \ext_memory_address[19]_9 ;
wire \ext_memory_address[19] ;
wire \ext_memory_address[18]_7 ;
wire \ext_memory_address[18]_9 ;
wire \ext_memory_address[18] ;
wire \ext_memory_address[17]_7 ;
wire \ext_memory_address[17]_9 ;
wire \ext_memory_address[17] ;
wire \ext_memory_address[16]_7 ;
wire \ext_memory_address[16]_9 ;
wire \ext_memory_address[16] ;
wire \ext_memory_address[15]_7 ;
wire \ext_memory_address[15]_9 ;
wire \ext_memory_address[15] ;
wire \ext_memory_address[14]_7 ;
wire \ext_memory_address[14]_9 ;
wire \ext_memory_address[14] ;
wire \ext_memory_address[13]_7 ;
wire \ext_memory_address[13]_9 ;
wire \ext_memory_address[13] ;
wire ext_memory_nactive_19;
wire ext_memory_nactive_21;
wire ext_memory_nactive_23;
wire ext_memory_nactive_25;
wire ext_memory_nactive_27;
wire ext_memory_nactive_29;
wire n6931;
wire n74_15;
wire \ff_reg_enable_d1[1]_13 ;
wire \reg_enable_d0[1]_15 ;
wire \reg_enable_b0[1]_15 ;
wire n2610;
wire n2609;
wire n2283;
wire n2282;
wire n2219;
wire n2218;
wire n2155;
wire n2090;
wire n10548_7;
wire n10500;
wire n10434;
wire n10302;
wire n10120;
wire n10556_7;
wire n10508;
wire n10442;
wire n10310;
wire n10128;
wire n10564_7;
wire n10516;
wire n10450;
wire n10318;
wire n10136;
wire n10572_7;
wire n10524;
wire n10458;
wire n10326;
wire n10144;
wire \ff_reg_frequency_count_d1[7] ;
wire \reg_frequency_count_a0[7]_13 ;
wire n10481;
wire n10415;
wire n10288;
wire n10587_7;
wire n10239_7;
wire \ff_reg_frequency_count_d1[11] ;
wire \reg_frequency_count_a0[11]_17 ;
wire n10407;
wire \reg_frequency_count_b0[7]_15 ;
wire n10337_7;
wire n10485;
wire n10353;
wire n10341;
wire n10403;
wire n10401;
wire n10426_7;
wire n10407_9;
wire n10419;
wire n10481_9;
wire n10473;
wire n116_15;
wire n10535;
wire n10533;
wire n10540_11;
wire n10294_7;
wire n10288_9;
wire n10120_11;
wire n10280;
wire n10467;
wire n10335;
wire n10492;
wire \reg_frequency_count_b0[11]_17 ;
wire n10583_7;
wire n10578_7;
wire n7001_13;
wire n10581;
wire n10679;
wire n10674;
wire n10669;
wire n10664;
wire n10659;
wire n10654;
wire reg_timer2_clear_13;
wire reg_timer1_clear_15;
wire n326_7;
wire n393;
wire \ff_reg_volume_d1[3]_17 ;
wire n10236_7;
wire n10150_13;
wire \ff_reg_volume_d1[3]_19 ;
wire \reg_enable_a0[1]_19 ;
wire n10540_13;
wire n10426;
wire n10294;
wire n10587;
wire n10469;
wire n10337;
wire n10548;
wire n10556;
wire n10564;
wire n10572;
wire n10583;
wire VCC;
wire GND;
DFFCE reg_wts_enable_ins12141 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n116),
.CLEAR(n84),
.Q(reg_wts_enable) 
);
DFFCE reg_scci_enable_ins12142 (
.D(slot_d_12),
.CLK(clk_3),
.CE(n116),
.CLEAR(n84),
.Q(reg_scci_enable) 
);
DFFCE reg_ram_mode0_ins12143 (
.D(n117),
.CLK(clk_3),
.CE(n116),
.CLEAR(n84),
.Q(reg_ram_mode0) 
);
DFFCE reg_ram_mode1_ins12144 (
.D(n118_3),
.CLK(clk_3),
.CE(n116),
.CLEAR(n84),
.Q(reg_ram_mode1) 
);
DFFCE reg_ram_mode2_ins12145 (
.D(n119),
.CLK(clk_3),
.CE(n116),
.CLEAR(n84),
.Q(reg_ram_mode2) 
);
DFFCE reg_ram_mode3_ins12146 (
.D(slot_d_10),
.CLK(clk_3),
.CE(n116),
.CLEAR(n84),
.Q(reg_ram_mode3) 
);
DFFCE \reg_bank0[7]_ins12147  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n6900),
.CLEAR(n84),
.Q(\reg_bank0[7] ) 
);
DFFCE \reg_bank0[6]_ins12148  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n6900),
.CLEAR(n84),
.Q(\reg_bank0[6] ) 
);
DFFCE \reg_bank0[5]_ins12149  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n6900),
.CLEAR(n84),
.Q(\reg_bank0[5] ) 
);
DFFCE \reg_bank0[4]_ins12150  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n6900),
.CLEAR(n84),
.Q(\reg_bank0[4] ) 
);
DFFCE \reg_bank0[3]_ins12151  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n6900),
.CLEAR(n84),
.Q(\reg_bank0[3] ) 
);
DFFCE \reg_bank0[2]_ins12152  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n6900),
.CLEAR(n84),
.Q(\reg_bank0[2] ) 
);
DFFCE \reg_bank0[1]_ins12153  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n6900),
.CLEAR(n84),
.Q(\reg_bank0[1] ) 
);
DFFCE \reg_bank0[0]_ins12154  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n6900),
.CLEAR(n84),
.Q(\reg_bank0[0] ) 
);
DFFCE \reg_bank1[7]_ins12155  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n6914),
.CLEAR(n84),
.Q(\reg_bank1[7] ) 
);
DFFCE \reg_bank1[6]_ins12156  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n6914),
.CLEAR(n84),
.Q(\reg_bank1[6] ) 
);
DFFCE \reg_bank1[5]_ins12157  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n6914),
.CLEAR(n84),
.Q(\reg_bank1[5] ) 
);
DFFCE \reg_bank1[4]_ins12158  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n6914),
.CLEAR(n84),
.Q(\reg_bank1[4] ) 
);
DFFCE \reg_bank1[3]_ins12159  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n6914),
.CLEAR(n84),
.Q(\reg_bank1[3] ) 
);
DFFCE \reg_bank1[2]_ins12160  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n6914),
.CLEAR(n84),
.Q(\reg_bank1[2] ) 
);
DFFCE \reg_bank1[1]_ins12161  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n6914),
.CLEAR(n84),
.Q(\reg_bank1[1] ) 
);
DFFPE \reg_bank1[0]_ins12162  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n6914),
.PRESET(n84),
.Q(\reg_bank1[0] ) 
);
DFFCE \reg_bank2[7]_ins12163  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n6916),
.CLEAR(n84),
.Q(\reg_bank2[7] ) 
);
DFFCE \reg_bank2[6]_ins12164  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n6916),
.CLEAR(n84),
.Q(\reg_bank2[6] ) 
);
DFFCE \reg_bank2[5]_ins12165  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n6916),
.CLEAR(n84),
.Q(\reg_bank2[5] ) 
);
DFFCE \reg_bank2[4]_ins12166  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n6916),
.CLEAR(n84),
.Q(\reg_bank2[4] ) 
);
DFFCE \reg_bank2[3]_ins12167  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n6916),
.CLEAR(n84),
.Q(\reg_bank2[3] ) 
);
DFFCE \reg_bank2[2]_ins12168  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n6916),
.CLEAR(n84),
.Q(\reg_bank2[2] ) 
);
DFFPE \reg_bank2[1]_ins12169  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n6916),
.PRESET(n84),
.Q(\reg_bank2[1] ) 
);
DFFCE \reg_bank2[0]_ins12170  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n6916),
.CLEAR(n84),
.Q(\reg_bank2[0] ) 
);
DFFCE \reg_bank3[7]_ins12171  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n6931),
.CLEAR(n84),
.Q(\reg_bank3[7] ) 
);
DFFCE \reg_bank3[6]_ins12172  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n6931),
.CLEAR(n84),
.Q(\reg_bank3[6] ) 
);
DFFCE \reg_bank3[5]_ins12173  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n6931),
.CLEAR(n84),
.Q(\reg_bank3[5] ) 
);
DFFCE \reg_bank3[4]_ins12174  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n6931),
.CLEAR(n84),
.Q(\reg_bank3[4] ) 
);
DFFCE \reg_bank3[3]_ins12175  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n6931),
.CLEAR(n84),
.Q(\reg_bank3[3] ) 
);
DFFCE \reg_bank3[2]_ins12176  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n6931),
.CLEAR(n84),
.Q(\reg_bank3[2] ) 
);
DFFPE \reg_bank3[1]_ins12177  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n6931),
.PRESET(n84),
.Q(\reg_bank3[1] ) 
);
DFFPE \reg_bank3[0]_ins12178  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n6931),
.PRESET(n84),
.Q(\reg_bank3[0] ) 
);
DFFCE \sram_a[4]_ins12186  (
.D(slot_a_11),
.CLK(clk_3),
.CE(n7001),
.CLEAR(n84),
.Q(\sram_a[4] ) 
);
DFFCE \sram_a[3]_ins12187  (
.D(slot_a_9),
.CLK(clk_3),
.CE(n7001),
.CLEAR(n84),
.Q(\sram_a[3] ) 
);
DFFCE \sram_a[2]_ins12188  (
.D(slot_a_7),
.CLK(clk_3),
.CE(n7001),
.CLEAR(n84),
.Q(\sram_a[2] ) 
);
DFFCE \sram_a[1]_ins12189  (
.D(slot_a_5),
.CLK(clk_3),
.CE(n7001),
.CLEAR(n84),
.Q(\sram_a[1] ) 
);
DFFCE \sram_a[0]_ins12190  (
.D(slot_a_3),
.CLK(clk_3),
.CE(n7001),
.CLEAR(n84),
.Q(\sram_a[0] ) 
);
DFFCE \sram_d[7]_ins12191  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n7001),
.CLEAR(n84),
.Q(\sram_d[7] ) 
);
DFFCE \sram_d[6]_ins12192  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n7001),
.CLEAR(n84),
.Q(\sram_d[6] ) 
);
DFFCE \sram_d[5]_ins12193  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n7001),
.CLEAR(n84),
.Q(\sram_d[5] ) 
);
DFFCE \sram_d[4]_ins12194  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n7001),
.CLEAR(n84),
.Q(\sram_d[4] ) 
);
DFFCE \sram_d[3]_ins12195  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n7001),
.CLEAR(n84),
.Q(\sram_d[3] ) 
);
DFFCE \sram_d[2]_ins12196  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n7001),
.CLEAR(n84),
.Q(\sram_d[2] ) 
);
DFFCE \sram_d[1]_ins12197  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n7001),
.CLEAR(n84),
.Q(\sram_d[1] ) 
);
DFFCE \sram_d[0]_ins12198  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n7001),
.CLEAR(n84),
.Q(\sram_d[0] ) 
);
DFFCE sram_oe_ins12199 (
.D(w_rdreq),
.CLK(clk_3),
.CE(sram_oe_7),
.CLEAR(n84),
.Q(sram_oe) 
);
DFFCE \reg_volume_a0[3]_ins12232  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_volume_a0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_a0[3] ) 
);
DFFCE \reg_volume_a0[2]_ins12233  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_volume_a0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_a0[2] ) 
);
DFFCE \reg_volume_a0[1]_ins12234  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_volume_a0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_a0[1] ) 
);
DFFCE \reg_volume_a0[0]_ins12235  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_volume_a0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_a0[0] ) 
);
DFFCE \reg_enable_a0[1]_ins12236  (
.D(n2090),
.CLK(clk_3),
.CE(\reg_enable_a0[1]_11 ),
.CLEAR(n84),
.Q(\reg_enable_a0[1] ) 
);
DFFCE \reg_enable_a0[0]_ins12237  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_enable_a0[1]_11 ),
.CLEAR(n84),
.Q(\reg_enable_a0[0] ) 
);
DFFCE reg_noise_enable_a0_ins12238 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10153),
.CLEAR(n84),
.Q(reg_noise_enable_a0) 
);
DFFCE \reg_noise_sel_a0[1]_ins12239  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10153),
.CLEAR(n84),
.Q(\reg_noise_sel_a0[1] ) 
);
DFFCE \reg_noise_sel_a0[0]_ins12240  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10153),
.CLEAR(n84),
.Q(\reg_noise_sel_a0[0] ) 
);
DFFCE \reg_ar_a0[7]_ins12241  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10120),
.CLEAR(n84),
.Q(\reg_ar_a0[7] ) 
);
DFFCE \reg_ar_a0[6]_ins12242  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10120),
.CLEAR(n84),
.Q(\reg_ar_a0[6] ) 
);
DFFCE \reg_ar_a0[5]_ins12243  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10120),
.CLEAR(n84),
.Q(\reg_ar_a0[5] ) 
);
DFFCE \reg_ar_a0[4]_ins12244  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10120),
.CLEAR(n84),
.Q(\reg_ar_a0[4] ) 
);
DFFCE \reg_ar_a0[3]_ins12245  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10120),
.CLEAR(n84),
.Q(\reg_ar_a0[3] ) 
);
DFFCE \reg_ar_a0[2]_ins12246  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10120),
.CLEAR(n84),
.Q(\reg_ar_a0[2] ) 
);
DFFCE \reg_ar_a0[1]_ins12247  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10120),
.CLEAR(n84),
.Q(\reg_ar_a0[1] ) 
);
DFFCE \reg_ar_a0[0]_ins12248  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10120),
.CLEAR(n84),
.Q(\reg_ar_a0[0] ) 
);
DFFCE \reg_dr_a0[7]_ins12249  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10128),
.CLEAR(n84),
.Q(\reg_dr_a0[7] ) 
);
DFFCE \reg_dr_a0[6]_ins12250  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10128),
.CLEAR(n84),
.Q(\reg_dr_a0[6] ) 
);
DFFCE \reg_dr_a0[5]_ins12251  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10128),
.CLEAR(n84),
.Q(\reg_dr_a0[5] ) 
);
DFFCE \reg_dr_a0[4]_ins12252  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10128),
.CLEAR(n84),
.Q(\reg_dr_a0[4] ) 
);
DFFCE \reg_dr_a0[3]_ins12253  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10128),
.CLEAR(n84),
.Q(\reg_dr_a0[3] ) 
);
DFFCE \reg_dr_a0[2]_ins12254  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10128),
.CLEAR(n84),
.Q(\reg_dr_a0[2] ) 
);
DFFCE \reg_dr_a0[1]_ins12255  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10128),
.CLEAR(n84),
.Q(\reg_dr_a0[1] ) 
);
DFFCE \reg_dr_a0[0]_ins12256  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10128),
.CLEAR(n84),
.Q(\reg_dr_a0[0] ) 
);
DFFCE \reg_sr_a0[7]_ins12257  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10136),
.CLEAR(n84),
.Q(\reg_sr_a0[7] ) 
);
DFFCE \reg_sr_a0[6]_ins12258  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10136),
.CLEAR(n84),
.Q(\reg_sr_a0[6] ) 
);
DFFCE \reg_sr_a0[5]_ins12259  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10136),
.CLEAR(n84),
.Q(\reg_sr_a0[5] ) 
);
DFFCE \reg_sr_a0[4]_ins12260  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10136),
.CLEAR(n84),
.Q(\reg_sr_a0[4] ) 
);
DFFCE \reg_sr_a0[3]_ins12261  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10136),
.CLEAR(n84),
.Q(\reg_sr_a0[3] ) 
);
DFFCE \reg_sr_a0[2]_ins12262  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10136),
.CLEAR(n84),
.Q(\reg_sr_a0[2] ) 
);
DFFCE \reg_sr_a0[1]_ins12263  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10136),
.CLEAR(n84),
.Q(\reg_sr_a0[1] ) 
);
DFFCE \reg_sr_a0[0]_ins12264  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10136),
.CLEAR(n84),
.Q(\reg_sr_a0[0] ) 
);
DFFCE \reg_rr_a0[7]_ins12265  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10144),
.CLEAR(n84),
.Q(\reg_rr_a0[7] ) 
);
DFFCE \reg_rr_a0[6]_ins12266  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10144),
.CLEAR(n84),
.Q(\reg_rr_a0[6] ) 
);
DFFCE \reg_rr_a0[5]_ins12267  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10144),
.CLEAR(n84),
.Q(\reg_rr_a0[5] ) 
);
DFFCE \reg_rr_a0[4]_ins12268  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10144),
.CLEAR(n84),
.Q(\reg_rr_a0[4] ) 
);
DFFCE \reg_rr_a0[3]_ins12269  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10144),
.CLEAR(n84),
.Q(\reg_rr_a0[3] ) 
);
DFFCE \reg_rr_a0[2]_ins12270  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10144),
.CLEAR(n84),
.Q(\reg_rr_a0[2] ) 
);
DFFCE \reg_rr_a0[1]_ins12271  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10144),
.CLEAR(n84),
.Q(\reg_rr_a0[1] ) 
);
DFFCE \reg_rr_a0[0]_ins12272  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10144),
.CLEAR(n84),
.Q(\reg_rr_a0[0] ) 
);
DFFCE \reg_sl_a0[5]_ins12273  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10150),
.CLEAR(n84),
.Q(\reg_sl_a0[5] ) 
);
DFFCE \reg_sl_a0[4]_ins12274  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10150),
.CLEAR(n84),
.Q(\reg_sl_a0[4] ) 
);
DFFCE \reg_sl_a0[3]_ins12275  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10150),
.CLEAR(n84),
.Q(\reg_sl_a0[3] ) 
);
DFFCE \reg_sl_a0[2]_ins12276  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10150),
.CLEAR(n84),
.Q(\reg_sl_a0[2] ) 
);
DFFCE \reg_sl_a0[1]_ins12277  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10150),
.CLEAR(n84),
.Q(\reg_sl_a0[1] ) 
);
DFFCE \reg_sl_a0[0]_ins12278  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10150),
.CLEAR(n84),
.Q(\reg_sl_a0[0] ) 
);
DFFCE \reg_wave_length_a0[1]_ins12279  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10155),
.CLEAR(n84),
.Q(\reg_wave_length_a0[1] ) 
);
DFFCE \reg_wave_length_a0[0]_ins12280  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10155),
.CLEAR(n84),
.Q(\reg_wave_length_a0[0] ) 
);
DFFCE \reg_frequency_count_a0[11]_ins12281  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[11]_17 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[11] ) 
);
DFFCE \reg_frequency_count_a0[10]_ins12282  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[11]_17 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[10] ) 
);
DFFCE \reg_frequency_count_a0[9]_ins12283  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[11]_17 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[9] ) 
);
DFFCE \reg_frequency_count_a0[8]_ins12284  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[11]_17 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[8] ) 
);
DFFCE \reg_frequency_count_a0[7]_ins12285  (
.D(slot_d_16),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[7]_13 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[7] ) 
);
DFFCE \reg_frequency_count_a0[6]_ins12286  (
.D(slot_d_14),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[7]_13 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[6] ) 
);
DFFCE \reg_frequency_count_a0[5]_ins12287  (
.D(slot_d_12),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[7]_13 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[5] ) 
);
DFFCE \reg_frequency_count_a0[4]_ins12288  (
.D(slot_d_10),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[7]_13 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[4] ) 
);
DFFCE \reg_frequency_count_a0[3]_ins12289  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[7]_13 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[3] ) 
);
DFFCE \reg_frequency_count_a0[2]_ins12290  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[7]_13 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[2] ) 
);
DFFCE \reg_frequency_count_a0[1]_ins12291  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[7]_13 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[1] ) 
);
DFFCE \reg_frequency_count_a0[0]_ins12292  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[7]_13 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[0] ) 
);
DFFCE \reg_volume_b0[3]_ins12293  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_volume_b0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_b0[3] ) 
);
DFFCE \reg_volume_b0[2]_ins12294  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_volume_b0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_b0[2] ) 
);
DFFCE \reg_volume_b0[1]_ins12295  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_volume_b0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_b0[1] ) 
);
DFFCE \reg_volume_b0[0]_ins12296  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_volume_b0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_b0[0] ) 
);
DFFCE \reg_enable_b0[1]_ins12297  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_enable_b0[1]_15 ),
.CLEAR(n84),
.Q(\reg_enable_b0[1] ) 
);
DFFCE \reg_enable_b0[0]_ins12298  (
.D(n2155),
.CLK(clk_3),
.CE(\reg_enable_b0[1]_15 ),
.CLEAR(n84),
.Q(\reg_enable_b0[0] ) 
);
DFFCE reg_noise_enable_b0_ins12299 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10196),
.CLEAR(n84),
.Q(reg_noise_enable_b0) 
);
DFFCE \reg_noise_sel_b0[1]_ins12300  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10196),
.CLEAR(n84),
.Q(\reg_noise_sel_b0[1] ) 
);
DFFCE \reg_noise_sel_b0[0]_ins12301  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10196),
.CLEAR(n84),
.Q(\reg_noise_sel_b0[0] ) 
);
DFFCE \reg_ar_b0[7]_ins12302  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10163),
.CLEAR(n84),
.Q(\reg_ar_b0[7] ) 
);
DFFCE \reg_ar_b0[6]_ins12303  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10163),
.CLEAR(n84),
.Q(\reg_ar_b0[6] ) 
);
DFFCE \reg_ar_b0[5]_ins12304  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10163),
.CLEAR(n84),
.Q(\reg_ar_b0[5] ) 
);
DFFCE \reg_ar_b0[4]_ins12305  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10163),
.CLEAR(n84),
.Q(\reg_ar_b0[4] ) 
);
DFFCE \reg_ar_b0[3]_ins12306  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10163),
.CLEAR(n84),
.Q(\reg_ar_b0[3] ) 
);
DFFCE \reg_ar_b0[2]_ins12307  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10163),
.CLEAR(n84),
.Q(\reg_ar_b0[2] ) 
);
DFFCE \reg_ar_b0[1]_ins12308  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10163),
.CLEAR(n84),
.Q(\reg_ar_b0[1] ) 
);
DFFCE \reg_ar_b0[0]_ins12309  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10163),
.CLEAR(n84),
.Q(\reg_ar_b0[0] ) 
);
DFFCE \reg_dr_b0[7]_ins12310  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10171),
.CLEAR(n84),
.Q(\reg_dr_b0[7] ) 
);
DFFCE \reg_dr_b0[6]_ins12311  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10171),
.CLEAR(n84),
.Q(\reg_dr_b0[6] ) 
);
DFFCE \reg_dr_b0[5]_ins12312  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10171),
.CLEAR(n84),
.Q(\reg_dr_b0[5] ) 
);
DFFCE \reg_dr_b0[4]_ins12313  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10171),
.CLEAR(n84),
.Q(\reg_dr_b0[4] ) 
);
DFFCE \reg_dr_b0[3]_ins12314  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10171),
.CLEAR(n84),
.Q(\reg_dr_b0[3] ) 
);
DFFCE \reg_dr_b0[2]_ins12315  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10171),
.CLEAR(n84),
.Q(\reg_dr_b0[2] ) 
);
DFFCE \reg_dr_b0[1]_ins12316  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10171),
.CLEAR(n84),
.Q(\reg_dr_b0[1] ) 
);
DFFCE \reg_dr_b0[0]_ins12317  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10171),
.CLEAR(n84),
.Q(\reg_dr_b0[0] ) 
);
DFFCE \reg_sr_b0[7]_ins12318  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10179),
.CLEAR(n84),
.Q(\reg_sr_b0[7] ) 
);
DFFCE \reg_sr_b0[6]_ins12319  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10179),
.CLEAR(n84),
.Q(\reg_sr_b0[6] ) 
);
DFFCE \reg_sr_b0[5]_ins12320  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10179),
.CLEAR(n84),
.Q(\reg_sr_b0[5] ) 
);
DFFCE \reg_sr_b0[4]_ins12321  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10179),
.CLEAR(n84),
.Q(\reg_sr_b0[4] ) 
);
DFFCE \reg_sr_b0[3]_ins12322  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10179),
.CLEAR(n84),
.Q(\reg_sr_b0[3] ) 
);
DFFCE \reg_sr_b0[2]_ins12323  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10179),
.CLEAR(n84),
.Q(\reg_sr_b0[2] ) 
);
DFFCE \reg_sr_b0[1]_ins12324  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10179),
.CLEAR(n84),
.Q(\reg_sr_b0[1] ) 
);
DFFCE \reg_sr_b0[0]_ins12325  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10179),
.CLEAR(n84),
.Q(\reg_sr_b0[0] ) 
);
DFFCE \reg_rr_b0[7]_ins12326  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10187),
.CLEAR(n84),
.Q(\reg_rr_b0[7] ) 
);
DFFCE \reg_rr_b0[6]_ins12327  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10187),
.CLEAR(n84),
.Q(\reg_rr_b0[6] ) 
);
DFFCE \reg_rr_b0[5]_ins12328  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10187),
.CLEAR(n84),
.Q(\reg_rr_b0[5] ) 
);
DFFCE \reg_rr_b0[4]_ins12329  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10187),
.CLEAR(n84),
.Q(\reg_rr_b0[4] ) 
);
DFFCE \reg_rr_b0[3]_ins12330  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10187),
.CLEAR(n84),
.Q(\reg_rr_b0[3] ) 
);
DFFCE \reg_rr_b0[2]_ins12331  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10187),
.CLEAR(n84),
.Q(\reg_rr_b0[2] ) 
);
DFFCE \reg_rr_b0[1]_ins12332  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10187),
.CLEAR(n84),
.Q(\reg_rr_b0[1] ) 
);
DFFCE \reg_rr_b0[0]_ins12333  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10187),
.CLEAR(n84),
.Q(\reg_rr_b0[0] ) 
);
DFFCE \reg_sl_b0[5]_ins12334  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10193),
.CLEAR(n84),
.Q(\reg_sl_b0[5] ) 
);
DFFCE \reg_sl_b0[4]_ins12335  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10193),
.CLEAR(n84),
.Q(\reg_sl_b0[4] ) 
);
DFFCE \reg_sl_b0[3]_ins12336  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10193),
.CLEAR(n84),
.Q(\reg_sl_b0[3] ) 
);
DFFCE \reg_sl_b0[2]_ins12337  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10193),
.CLEAR(n84),
.Q(\reg_sl_b0[2] ) 
);
DFFCE \reg_sl_b0[1]_ins12338  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10193),
.CLEAR(n84),
.Q(\reg_sl_b0[1] ) 
);
DFFCE \reg_sl_b0[0]_ins12339  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10193),
.CLEAR(n84),
.Q(\reg_sl_b0[0] ) 
);
DFFCE \reg_wave_length_b0[1]_ins12340  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10198),
.CLEAR(n84),
.Q(\reg_wave_length_b0[1] ) 
);
DFFCE \reg_wave_length_b0[0]_ins12341  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10198),
.CLEAR(n84),
.Q(\reg_wave_length_b0[0] ) 
);
DFFCE \reg_frequency_count_b0[11]_ins12342  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[11] ) 
);
DFFCE \reg_frequency_count_b0[10]_ins12343  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[10] ) 
);
DFFCE \reg_frequency_count_b0[9]_ins12344  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[9] ) 
);
DFFCE \reg_frequency_count_b0[8]_ins12345  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[8] ) 
);
DFFCE \reg_frequency_count_b0[7]_ins12346  (
.D(slot_d_16),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[7] ) 
);
DFFCE \reg_frequency_count_b0[6]_ins12347  (
.D(slot_d_14),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[6] ) 
);
DFFCE \reg_frequency_count_b0[5]_ins12348  (
.D(slot_d_12),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[5] ) 
);
DFFCE \reg_frequency_count_b0[4]_ins12349  (
.D(slot_d_10),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[4] ) 
);
DFFCE \reg_frequency_count_b0[3]_ins12350  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[3] ) 
);
DFFCE \reg_frequency_count_b0[2]_ins12351  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[2] ) 
);
DFFCE \reg_frequency_count_b0[1]_ins12352  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[1] ) 
);
DFFCE \reg_frequency_count_b0[0]_ins12353  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[0] ) 
);
DFFCE \reg_volume_c0[3]_ins12354  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_volume_c0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_c0[3] ) 
);
DFFCE \reg_volume_c0[2]_ins12355  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_volume_c0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_c0[2] ) 
);
DFFCE \reg_volume_c0[1]_ins12356  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_volume_c0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_c0[1] ) 
);
DFFCE \reg_volume_c0[0]_ins12357  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_volume_c0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_c0[0] ) 
);
DFFCE \reg_enable_c0[1]_ins12358  (
.D(n2218),
.CLK(clk_3),
.CE(\reg_enable_c0[1]_11 ),
.CLEAR(n84),
.Q(\reg_enable_c0[1] ) 
);
DFFCE \reg_enable_c0[0]_ins12359  (
.D(n2219),
.CLK(clk_3),
.CE(\reg_enable_c0[1]_11 ),
.CLEAR(n84),
.Q(\reg_enable_c0[0] ) 
);
DFFCE reg_noise_enable_c0_ins12360 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10239),
.CLEAR(n84),
.Q(reg_noise_enable_c0) 
);
DFFCE \reg_noise_sel_c0[1]_ins12361  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10239),
.CLEAR(n84),
.Q(\reg_noise_sel_c0[1] ) 
);
DFFCE \reg_noise_sel_c0[0]_ins12362  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10239),
.CLEAR(n84),
.Q(\reg_noise_sel_c0[0] ) 
);
DFFCE \reg_ar_c0[7]_ins12363  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10206),
.CLEAR(n84),
.Q(\reg_ar_c0[7] ) 
);
DFFCE \reg_ar_c0[6]_ins12364  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10206),
.CLEAR(n84),
.Q(\reg_ar_c0[6] ) 
);
DFFCE \reg_ar_c0[5]_ins12365  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10206),
.CLEAR(n84),
.Q(\reg_ar_c0[5] ) 
);
DFFCE \reg_ar_c0[4]_ins12366  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10206),
.CLEAR(n84),
.Q(\reg_ar_c0[4] ) 
);
DFFCE \reg_ar_c0[3]_ins12367  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10206),
.CLEAR(n84),
.Q(\reg_ar_c0[3] ) 
);
DFFCE \reg_ar_c0[2]_ins12368  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10206),
.CLEAR(n84),
.Q(\reg_ar_c0[2] ) 
);
DFFCE \reg_ar_c0[1]_ins12369  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10206),
.CLEAR(n84),
.Q(\reg_ar_c0[1] ) 
);
DFFCE \reg_ar_c0[0]_ins12370  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10206),
.CLEAR(n84),
.Q(\reg_ar_c0[0] ) 
);
DFFCE \reg_dr_c0[7]_ins12371  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10214),
.CLEAR(n84),
.Q(\reg_dr_c0[7] ) 
);
DFFCE \reg_dr_c0[6]_ins12372  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10214),
.CLEAR(n84),
.Q(\reg_dr_c0[6] ) 
);
DFFCE \reg_dr_c0[5]_ins12373  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10214),
.CLEAR(n84),
.Q(\reg_dr_c0[5] ) 
);
DFFCE \reg_dr_c0[4]_ins12374  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10214),
.CLEAR(n84),
.Q(\reg_dr_c0[4] ) 
);
DFFCE \reg_dr_c0[3]_ins12375  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10214),
.CLEAR(n84),
.Q(\reg_dr_c0[3] ) 
);
DFFCE \reg_dr_c0[2]_ins12376  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10214),
.CLEAR(n84),
.Q(\reg_dr_c0[2] ) 
);
DFFCE \reg_dr_c0[1]_ins12377  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10214),
.CLEAR(n84),
.Q(\reg_dr_c0[1] ) 
);
DFFCE \reg_dr_c0[0]_ins12378  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10214),
.CLEAR(n84),
.Q(\reg_dr_c0[0] ) 
);
DFFCE \reg_sr_c0[7]_ins12379  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10222),
.CLEAR(n84),
.Q(\reg_sr_c0[7] ) 
);
DFFCE \reg_sr_c0[6]_ins12380  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10222),
.CLEAR(n84),
.Q(\reg_sr_c0[6] ) 
);
DFFCE \reg_sr_c0[5]_ins12381  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10222),
.CLEAR(n84),
.Q(\reg_sr_c0[5] ) 
);
DFFCE \reg_sr_c0[4]_ins12382  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10222),
.CLEAR(n84),
.Q(\reg_sr_c0[4] ) 
);
DFFCE \reg_sr_c0[3]_ins12383  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10222),
.CLEAR(n84),
.Q(\reg_sr_c0[3] ) 
);
DFFCE \reg_sr_c0[2]_ins12384  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10222),
.CLEAR(n84),
.Q(\reg_sr_c0[2] ) 
);
DFFCE \reg_sr_c0[1]_ins12385  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10222),
.CLEAR(n84),
.Q(\reg_sr_c0[1] ) 
);
DFFCE \reg_sr_c0[0]_ins12386  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10222),
.CLEAR(n84),
.Q(\reg_sr_c0[0] ) 
);
DFFCE \reg_rr_c0[7]_ins12387  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10230),
.CLEAR(n84),
.Q(\reg_rr_c0[7] ) 
);
DFFCE \reg_rr_c0[6]_ins12388  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10230),
.CLEAR(n84),
.Q(\reg_rr_c0[6] ) 
);
DFFCE \reg_rr_c0[5]_ins12389  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10230),
.CLEAR(n84),
.Q(\reg_rr_c0[5] ) 
);
DFFCE \reg_rr_c0[4]_ins12390  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10230),
.CLEAR(n84),
.Q(\reg_rr_c0[4] ) 
);
DFFCE \reg_rr_c0[3]_ins12391  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10230),
.CLEAR(n84),
.Q(\reg_rr_c0[3] ) 
);
DFFCE \reg_rr_c0[2]_ins12392  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10230),
.CLEAR(n84),
.Q(\reg_rr_c0[2] ) 
);
DFFCE \reg_rr_c0[1]_ins12393  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10230),
.CLEAR(n84),
.Q(\reg_rr_c0[1] ) 
);
DFFCE \reg_rr_c0[0]_ins12394  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10230),
.CLEAR(n84),
.Q(\reg_rr_c0[0] ) 
);
DFFCE \reg_sl_c0[5]_ins12395  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10236),
.CLEAR(n84),
.Q(\reg_sl_c0[5] ) 
);
DFFCE \reg_sl_c0[4]_ins12396  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10236),
.CLEAR(n84),
.Q(\reg_sl_c0[4] ) 
);
DFFCE \reg_sl_c0[3]_ins12397  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10236),
.CLEAR(n84),
.Q(\reg_sl_c0[3] ) 
);
DFFCE \reg_sl_c0[2]_ins12398  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10236),
.CLEAR(n84),
.Q(\reg_sl_c0[2] ) 
);
DFFCE \reg_sl_c0[1]_ins12399  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10236),
.CLEAR(n84),
.Q(\reg_sl_c0[1] ) 
);
DFFCE \reg_sl_c0[0]_ins12400  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10236),
.CLEAR(n84),
.Q(\reg_sl_c0[0] ) 
);
DFFCE \reg_wave_length_c0[1]_ins12401  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10241),
.CLEAR(n84),
.Q(\reg_wave_length_c0[1] ) 
);
DFFCE \reg_wave_length_c0[0]_ins12402  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10241),
.CLEAR(n84),
.Q(\reg_wave_length_c0[0] ) 
);
DFFCE \reg_frequency_count_c0[11]_ins12403  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[11] ) 
);
DFFCE \reg_frequency_count_c0[10]_ins12404  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[10] ) 
);
DFFCE \reg_frequency_count_c0[9]_ins12405  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[9] ) 
);
DFFCE \reg_frequency_count_c0[8]_ins12406  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[8] ) 
);
DFFCE \reg_frequency_count_c0[7]_ins12407  (
.D(slot_d_16),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[7] ) 
);
DFFCE \reg_frequency_count_c0[6]_ins12408  (
.D(slot_d_14),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[6] ) 
);
DFFCE \reg_frequency_count_c0[5]_ins12409  (
.D(slot_d_12),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[5] ) 
);
DFFCE \reg_frequency_count_c0[4]_ins12410  (
.D(slot_d_10),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[4] ) 
);
DFFCE \reg_frequency_count_c0[3]_ins12411  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[3] ) 
);
DFFCE \reg_frequency_count_c0[2]_ins12412  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[2] ) 
);
DFFCE \reg_frequency_count_c0[1]_ins12413  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[1] ) 
);
DFFCE \reg_frequency_count_c0[0]_ins12414  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[0] ) 
);
DFFCE \reg_volume_d0[3]_ins12415  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_volume_d0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_d0[3] ) 
);
DFFCE \reg_volume_d0[2]_ins12416  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_volume_d0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_d0[2] ) 
);
DFFCE \reg_volume_d0[1]_ins12417  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_volume_d0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_d0[1] ) 
);
DFFCE \reg_volume_d0[0]_ins12418  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_volume_d0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_d0[0] ) 
);
DFFCE \reg_enable_d0[1]_ins12419  (
.D(n2282),
.CLK(clk_3),
.CE(\reg_enable_d0[1]_15 ),
.CLEAR(n84),
.Q(\reg_enable_d0[1] ) 
);
DFFCE \reg_enable_d0[0]_ins12420  (
.D(n2283),
.CLK(clk_3),
.CE(\reg_enable_d0[1]_15 ),
.CLEAR(n84),
.Q(\reg_enable_d0[0] ) 
);
DFFCE reg_noise_enable_d0_ins12421 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10274),
.CLEAR(n84),
.Q(reg_noise_enable_d0) 
);
DFFCE \reg_noise_sel_d0[1]_ins12422  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10274),
.CLEAR(n84),
.Q(\reg_noise_sel_d0[1] ) 
);
DFFCE \reg_noise_sel_d0[0]_ins12423  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10274),
.CLEAR(n84),
.Q(\reg_noise_sel_d0[0] ) 
);
DFFCE \reg_dr_d0[7]_ins12432  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10249),
.CLEAR(n84),
.Q(\reg_dr_d0[7] ) 
);
DFFCE \reg_dr_d0[6]_ins12433  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10249),
.CLEAR(n84),
.Q(\reg_dr_d0[6] ) 
);
DFFCE \reg_dr_d0[5]_ins12434  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10249),
.CLEAR(n84),
.Q(\reg_dr_d0[5] ) 
);
DFFCE \reg_dr_d0[4]_ins12435  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10249),
.CLEAR(n84),
.Q(\reg_dr_d0[4] ) 
);
DFFCE \reg_dr_d0[3]_ins12436  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10249),
.CLEAR(n84),
.Q(\reg_dr_d0[3] ) 
);
DFFCE \reg_dr_d0[2]_ins12437  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10249),
.CLEAR(n84),
.Q(\reg_dr_d0[2] ) 
);
DFFCE \reg_dr_d0[1]_ins12438  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10249),
.CLEAR(n84),
.Q(\reg_dr_d0[1] ) 
);
DFFCE \reg_dr_d0[0]_ins12439  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10249),
.CLEAR(n84),
.Q(\reg_dr_d0[0] ) 
);
DFFCE \reg_sr_d0[7]_ins12440  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10257),
.CLEAR(n84),
.Q(\reg_sr_d0[7] ) 
);
DFFCE \reg_sr_d0[6]_ins12441  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10257),
.CLEAR(n84),
.Q(\reg_sr_d0[6] ) 
);
DFFCE \reg_sr_d0[5]_ins12442  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10257),
.CLEAR(n84),
.Q(\reg_sr_d0[5] ) 
);
DFFCE \reg_sr_d0[4]_ins12443  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10257),
.CLEAR(n84),
.Q(\reg_sr_d0[4] ) 
);
DFFCE \reg_sr_d0[3]_ins12444  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10257),
.CLEAR(n84),
.Q(\reg_sr_d0[3] ) 
);
DFFCE \reg_sr_d0[2]_ins12445  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10257),
.CLEAR(n84),
.Q(\reg_sr_d0[2] ) 
);
DFFCE \reg_sr_d0[1]_ins12446  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10257),
.CLEAR(n84),
.Q(\reg_sr_d0[1] ) 
);
DFFCE \reg_sr_d0[0]_ins12447  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10257),
.CLEAR(n84),
.Q(\reg_sr_d0[0] ) 
);
DFFCE \reg_rr_d0[7]_ins12448  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10265),
.CLEAR(n84),
.Q(\reg_rr_d0[7] ) 
);
DFFCE \reg_rr_d0[6]_ins12449  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10265),
.CLEAR(n84),
.Q(\reg_rr_d0[6] ) 
);
DFFCE \reg_rr_d0[5]_ins12450  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10265),
.CLEAR(n84),
.Q(\reg_rr_d0[5] ) 
);
DFFCE \reg_rr_d0[4]_ins12451  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10265),
.CLEAR(n84),
.Q(\reg_rr_d0[4] ) 
);
DFFCE \reg_rr_d0[3]_ins12452  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10265),
.CLEAR(n84),
.Q(\reg_rr_d0[3] ) 
);
DFFCE \reg_rr_d0[2]_ins12453  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10265),
.CLEAR(n84),
.Q(\reg_rr_d0[2] ) 
);
DFFCE \reg_rr_d0[1]_ins12454  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10265),
.CLEAR(n84),
.Q(\reg_rr_d0[1] ) 
);
DFFCE \reg_rr_d0[0]_ins12455  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10265),
.CLEAR(n84),
.Q(\reg_rr_d0[0] ) 
);
DFFCE \reg_sl_d0[5]_ins12456  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10271),
.CLEAR(n84),
.Q(\reg_sl_d0[5] ) 
);
DFFCE \reg_sl_d0[4]_ins12457  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10271),
.CLEAR(n84),
.Q(\reg_sl_d0[4] ) 
);
DFFCE \reg_sl_d0[3]_ins12458  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10271),
.CLEAR(n84),
.Q(\reg_sl_d0[3] ) 
);
DFFCE \reg_sl_d0[2]_ins12459  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10271),
.CLEAR(n84),
.Q(\reg_sl_d0[2] ) 
);
DFFCE \reg_sl_d0[1]_ins12460  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10271),
.CLEAR(n84),
.Q(\reg_sl_d0[1] ) 
);
DFFCE \reg_sl_d0[0]_ins12461  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10271),
.CLEAR(n84),
.Q(\reg_sl_d0[0] ) 
);
DFFCE \reg_wave_length_d0[1]_ins12462  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10276),
.CLEAR(n84),
.Q(\reg_wave_length_d0[1] ) 
);
DFFCE \reg_wave_length_d0[0]_ins12463  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10276),
.CLEAR(n84),
.Q(\reg_wave_length_d0[0] ) 
);
DFFCE \reg_frequency_count_d0[11]_ins12464  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[11] ) 
);
DFFCE \reg_frequency_count_d0[10]_ins12465  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[10] ) 
);
DFFCE \reg_frequency_count_d0[9]_ins12466  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[9] ) 
);
DFFCE \reg_frequency_count_d0[8]_ins12467  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[8] ) 
);
DFFCE \reg_frequency_count_d0[7]_ins12468  (
.D(slot_d_16),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[7] ) 
);
DFFCE \reg_frequency_count_d0[6]_ins12469  (
.D(slot_d_14),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[6] ) 
);
DFFCE \reg_frequency_count_d0[5]_ins12470  (
.D(slot_d_12),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[5] ) 
);
DFFCE \reg_frequency_count_d0[4]_ins12471  (
.D(slot_d_10),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[4] ) 
);
DFFCE \reg_frequency_count_d0[3]_ins12472  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[3] ) 
);
DFFCE \reg_frequency_count_d0[2]_ins12473  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[2] ) 
);
DFFCE \reg_frequency_count_d0[1]_ins12474  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[1] ) 
);
DFFCE \reg_frequency_count_d0[0]_ins12475  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[0] ) 
);
DFFCE \reg_volume_e0[3]_ins12476  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10292),
.CLEAR(n84),
.Q(\reg_volume_e0[3] ) 
);
DFFCE \reg_volume_e0[2]_ins12477  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10292),
.CLEAR(n84),
.Q(\reg_volume_e0[2] ) 
);
DFFCE \reg_volume_e0[1]_ins12478  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10292),
.CLEAR(n84),
.Q(\reg_volume_e0[1] ) 
);
DFFCE \reg_volume_e0[0]_ins12479  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10292),
.CLEAR(n84),
.Q(\reg_volume_e0[0] ) 
);
DFFCE \reg_enable_e0[1]_ins12480  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10294),
.CLEAR(n84),
.Q(\reg_enable_e0[1] ) 
);
DFFCE \reg_enable_e0[0]_ins12481  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10294),
.CLEAR(n84),
.Q(\reg_enable_e0[0] ) 
);
DFFCE reg_noise_enable_e0_ins12482 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10335),
.CLEAR(n84),
.Q(reg_noise_enable_e0) 
);
DFFCE \reg_noise_sel_e0[1]_ins12483  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10335),
.CLEAR(n84),
.Q(\reg_noise_sel_e0[1] ) 
);
DFFCE \reg_noise_sel_e0[0]_ins12484  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10335),
.CLEAR(n84),
.Q(\reg_noise_sel_e0[0] ) 
);
DFFCE \reg_ar_e0[7]_ins12485  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10302),
.CLEAR(n84),
.Q(\reg_ar_e0[7] ) 
);
DFFCE \reg_ar_e0[6]_ins12486  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10302),
.CLEAR(n84),
.Q(\reg_ar_e0[6] ) 
);
DFFCE \reg_ar_e0[5]_ins12487  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10302),
.CLEAR(n84),
.Q(\reg_ar_e0[5] ) 
);
DFFCE \reg_ar_e0[4]_ins12488  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10302),
.CLEAR(n84),
.Q(\reg_ar_e0[4] ) 
);
DFFCE \reg_ar_e0[3]_ins12489  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10302),
.CLEAR(n84),
.Q(\reg_ar_e0[3] ) 
);
DFFCE \reg_ar_e0[2]_ins12490  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10302),
.CLEAR(n84),
.Q(\reg_ar_e0[2] ) 
);
DFFCE \reg_ar_e0[1]_ins12491  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10302),
.CLEAR(n84),
.Q(\reg_ar_e0[1] ) 
);
DFFCE \reg_ar_e0[0]_ins12492  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10302),
.CLEAR(n84),
.Q(\reg_ar_e0[0] ) 
);
DFFCE \reg_dr_e0[7]_ins12493  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10310),
.CLEAR(n84),
.Q(\reg_dr_e0[7] ) 
);
DFFCE \reg_dr_e0[6]_ins12494  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10310),
.CLEAR(n84),
.Q(\reg_dr_e0[6] ) 
);
DFFCE \reg_dr_e0[5]_ins12495  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10310),
.CLEAR(n84),
.Q(\reg_dr_e0[5] ) 
);
DFFCE \reg_dr_e0[4]_ins12496  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10310),
.CLEAR(n84),
.Q(\reg_dr_e0[4] ) 
);
DFFCE \reg_dr_e0[3]_ins12497  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10310),
.CLEAR(n84),
.Q(\reg_dr_e0[3] ) 
);
DFFCE \reg_dr_e0[2]_ins12498  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10310),
.CLEAR(n84),
.Q(\reg_dr_e0[2] ) 
);
DFFCE \reg_dr_e0[1]_ins12499  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10310),
.CLEAR(n84),
.Q(\reg_dr_e0[1] ) 
);
DFFCE \reg_dr_e0[0]_ins12500  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10310),
.CLEAR(n84),
.Q(\reg_dr_e0[0] ) 
);
DFFCE \reg_sr_e0[7]_ins12501  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10318),
.CLEAR(n84),
.Q(\reg_sr_e0[7] ) 
);
DFFCE \reg_sr_e0[6]_ins12502  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10318),
.CLEAR(n84),
.Q(\reg_sr_e0[6] ) 
);
DFFCE \reg_sr_e0[5]_ins12503  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10318),
.CLEAR(n84),
.Q(\reg_sr_e0[5] ) 
);
DFFCE \reg_sr_e0[4]_ins12504  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10318),
.CLEAR(n84),
.Q(\reg_sr_e0[4] ) 
);
DFFCE \reg_sr_e0[3]_ins12505  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10318),
.CLEAR(n84),
.Q(\reg_sr_e0[3] ) 
);
DFFCE \reg_sr_e0[2]_ins12506  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10318),
.CLEAR(n84),
.Q(\reg_sr_e0[2] ) 
);
DFFCE \reg_sr_e0[1]_ins12507  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10318),
.CLEAR(n84),
.Q(\reg_sr_e0[1] ) 
);
DFFCE \reg_sr_e0[0]_ins12508  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10318),
.CLEAR(n84),
.Q(\reg_sr_e0[0] ) 
);
DFFCE \reg_rr_e0[7]_ins12509  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10326),
.CLEAR(n84),
.Q(\reg_rr_e0[7] ) 
);
DFFCE \reg_rr_e0[6]_ins12510  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10326),
.CLEAR(n84),
.Q(\reg_rr_e0[6] ) 
);
DFFCE \reg_rr_e0[5]_ins12511  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10326),
.CLEAR(n84),
.Q(\reg_rr_e0[5] ) 
);
DFFCE \reg_rr_e0[4]_ins12512  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10326),
.CLEAR(n84),
.Q(\reg_rr_e0[4] ) 
);
DFFCE \reg_rr_e0[3]_ins12513  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10326),
.CLEAR(n84),
.Q(\reg_rr_e0[3] ) 
);
DFFCE \reg_rr_e0[2]_ins12514  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10326),
.CLEAR(n84),
.Q(\reg_rr_e0[2] ) 
);
DFFCE \reg_rr_e0[1]_ins12515  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10326),
.CLEAR(n84),
.Q(\reg_rr_e0[1] ) 
);
DFFCE \reg_rr_e0[0]_ins12516  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10326),
.CLEAR(n84),
.Q(\reg_rr_e0[0] ) 
);
DFFCE \reg_sl_e0[5]_ins12517  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10332),
.CLEAR(n84),
.Q(\reg_sl_e0[5] ) 
);
DFFCE \reg_sl_e0[4]_ins12518  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10332),
.CLEAR(n84),
.Q(\reg_sl_e0[4] ) 
);
DFFCE \reg_sl_e0[3]_ins12519  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10332),
.CLEAR(n84),
.Q(\reg_sl_e0[3] ) 
);
DFFCE \reg_sl_e0[2]_ins12520  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10332),
.CLEAR(n84),
.Q(\reg_sl_e0[2] ) 
);
DFFCE \reg_sl_e0[1]_ins12521  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10332),
.CLEAR(n84),
.Q(\reg_sl_e0[1] ) 
);
DFFCE \reg_sl_e0[0]_ins12522  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10332),
.CLEAR(n84),
.Q(\reg_sl_e0[0] ) 
);
DFFCE \reg_wave_length_e0[1]_ins12523  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10337),
.CLEAR(n84),
.Q(\reg_wave_length_e0[1] ) 
);
DFFCE \reg_wave_length_e0[0]_ins12524  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10337),
.CLEAR(n84),
.Q(\reg_wave_length_e0[0] ) 
);
DFFCE \reg_frequency_count_e0[11]_ins12525  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10280),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[11] ) 
);
DFFCE \reg_frequency_count_e0[10]_ins12526  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10280),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[10] ) 
);
DFFCE \reg_frequency_count_e0[9]_ins12527  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10280),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[9] ) 
);
DFFCE \reg_frequency_count_e0[8]_ins12528  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10280),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[8] ) 
);
DFFCE \reg_frequency_count_e0[7]_ins12529  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10288),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[7] ) 
);
DFFCE \reg_frequency_count_e0[6]_ins12530  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10288),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[6] ) 
);
DFFCE \reg_frequency_count_e0[5]_ins12531  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10288),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[5] ) 
);
DFFCE \reg_frequency_count_e0[4]_ins12532  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10288),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[4] ) 
);
DFFCE \reg_frequency_count_e0[3]_ins12533  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10288),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[3] ) 
);
DFFCE \reg_frequency_count_e0[2]_ins12534  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10288),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[2] ) 
);
DFFCE \reg_frequency_count_e0[1]_ins12535  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10288),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[1] ) 
);
DFFCE \reg_frequency_count_e0[0]_ins12536  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10288),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[0] ) 
);
DFFCE \ff_reg_volume_a1[3]_ins12537  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10353),
.CLEAR(n84),
.Q(\ff_reg_volume_a1[3] ) 
);
DFFCE \ff_reg_volume_a1[2]_ins12538  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10353),
.CLEAR(n84),
.Q(\ff_reg_volume_a1[2] ) 
);
DFFCE \ff_reg_volume_a1[1]_ins12539  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10353),
.CLEAR(n84),
.Q(\ff_reg_volume_a1[1] ) 
);
DFFCE \ff_reg_volume_a1[0]_ins12540  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10353),
.CLEAR(n84),
.Q(\ff_reg_volume_a1[0] ) 
);
DFFCE \ff_reg_enable_a1[1]_ins12541  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10360),
.CLEAR(n84),
.Q(\ff_reg_enable_a1[1] ) 
);
DFFCE \ff_reg_enable_a1[0]_ins12542  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10360),
.CLEAR(n84),
.Q(\ff_reg_enable_a1[0] ) 
);
DFFCE ff_reg_noise_enable_a1_ins12543 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10401),
.CLEAR(n84),
.Q(ff_reg_noise_enable_a1) 
);
DFFCE \ff_reg_noise_sel_a1[1]_ins12544  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10401),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_a1[1] ) 
);
DFFCE \ff_reg_noise_sel_a1[0]_ins12545  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10401),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_a1[0] ) 
);
DFFPE ff_reg_clone_frequency_a1_ins12546 (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10360),
.PRESET(n84),
.Q(ff_reg_clone_frequency_a1) 
);
DFFPE ff_reg_clone_adsr_a1_ins12547 (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10360),
.PRESET(n84),
.Q(ff_reg_clone_adsr_a1) 
);
DFFPE ff_reg_clone_noise_a1_ins12548 (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10360),
.PRESET(n84),
.Q(ff_reg_clone_noise_a1) 
);
DFFPE ff_reg_clone_wave_a1_ins12549 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10360),
.PRESET(n84),
.Q(ff_reg_clone_wave_a1) 
);
DFFPE ff_reg_clone_key_a1_ins12550 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10360),
.PRESET(n84),
.Q(ff_reg_clone_key_a1) 
);
DFFCE \ff_reg_ar_a1[7]_ins12551  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10368),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[7] ) 
);
DFFCE \ff_reg_ar_a1[6]_ins12552  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10368),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[6] ) 
);
DFFCE \ff_reg_ar_a1[5]_ins12553  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10368),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[5] ) 
);
DFFCE \ff_reg_ar_a1[4]_ins12554  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10368),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[4] ) 
);
DFFCE \ff_reg_ar_a1[3]_ins12555  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10368),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[3] ) 
);
DFFCE \ff_reg_ar_a1[2]_ins12556  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10368),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[2] ) 
);
DFFCE \ff_reg_ar_a1[1]_ins12557  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10368),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[1] ) 
);
DFFCE \ff_reg_ar_a1[0]_ins12558  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10368),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[0] ) 
);
DFFCE \ff_reg_dr_a1[7]_ins12559  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10376),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[7] ) 
);
DFFCE \ff_reg_dr_a1[6]_ins12560  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10376),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[6] ) 
);
DFFCE \ff_reg_dr_a1[5]_ins12561  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10376),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[5] ) 
);
DFFCE \ff_reg_dr_a1[4]_ins12562  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10376),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[4] ) 
);
DFFCE \ff_reg_dr_a1[3]_ins12563  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10376),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[3] ) 
);
DFFCE \ff_reg_dr_a1[2]_ins12564  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10376),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[2] ) 
);
DFFCE \ff_reg_dr_a1[1]_ins12565  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10376),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[1] ) 
);
DFFCE \ff_reg_dr_a1[0]_ins12566  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10376),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[0] ) 
);
DFFCE \ff_reg_sr_a1[7]_ins12567  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10384),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[7] ) 
);
DFFCE \ff_reg_sr_a1[6]_ins12568  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10384),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[6] ) 
);
DFFCE \ff_reg_sr_a1[5]_ins12569  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10384),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[5] ) 
);
DFFCE \ff_reg_sr_a1[4]_ins12570  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10384),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[4] ) 
);
DFFCE \ff_reg_sr_a1[3]_ins12571  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10384),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[3] ) 
);
DFFCE \ff_reg_sr_a1[2]_ins12572  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10384),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[2] ) 
);
DFFCE \ff_reg_sr_a1[1]_ins12573  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10384),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[1] ) 
);
DFFCE \ff_reg_sr_a1[0]_ins12574  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10384),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[0] ) 
);
DFFCE \ff_reg_rr_a1[7]_ins12575  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10392),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[7] ) 
);
DFFCE \ff_reg_rr_a1[6]_ins12576  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10392),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[6] ) 
);
DFFCE \ff_reg_rr_a1[5]_ins12577  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10392),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[5] ) 
);
DFFCE \ff_reg_rr_a1[4]_ins12578  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10392),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[4] ) 
);
DFFCE \ff_reg_rr_a1[3]_ins12579  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10392),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[3] ) 
);
DFFCE \ff_reg_rr_a1[2]_ins12580  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10392),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[2] ) 
);
DFFCE \ff_reg_rr_a1[1]_ins12581  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10392),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[1] ) 
);
DFFCE \ff_reg_rr_a1[0]_ins12582  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10392),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[0] ) 
);
DFFCE \ff_reg_sl_a1[5]_ins12583  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10398),
.CLEAR(n84),
.Q(\ff_reg_sl_a1[5] ) 
);
DFFCE \ff_reg_sl_a1[4]_ins12584  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10398),
.CLEAR(n84),
.Q(\ff_reg_sl_a1[4] ) 
);
DFFCE \ff_reg_sl_a1[3]_ins12585  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10398),
.CLEAR(n84),
.Q(\ff_reg_sl_a1[3] ) 
);
DFFCE \ff_reg_sl_a1[2]_ins12586  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10398),
.CLEAR(n84),
.Q(\ff_reg_sl_a1[2] ) 
);
DFFCE \ff_reg_sl_a1[1]_ins12587  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10398),
.CLEAR(n84),
.Q(\ff_reg_sl_a1[1] ) 
);
DFFCE \ff_reg_sl_a1[0]_ins12588  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10398),
.CLEAR(n84),
.Q(\ff_reg_sl_a1[0] ) 
);
DFFCE \ff_reg_wave_length_a1[1]_ins12589  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10403),
.CLEAR(n84),
.Q(\ff_reg_wave_length_a1[1] ) 
);
DFFCE \ff_reg_wave_length_a1[0]_ins12590  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10403),
.CLEAR(n84),
.Q(\ff_reg_wave_length_a1[0] ) 
);
DFFCE \ff_reg_frequency_count_a1[11]_ins12591  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10341),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[11] ) 
);
DFFCE \ff_reg_frequency_count_a1[10]_ins12592  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10341),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[10] ) 
);
DFFCE \ff_reg_frequency_count_a1[9]_ins12593  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10341),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[9] ) 
);
DFFCE \ff_reg_frequency_count_a1[8]_ins12594  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10341),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[8] ) 
);
DFFCE \ff_reg_frequency_count_a1[7]_ins12595  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10349),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[7] ) 
);
DFFCE \ff_reg_frequency_count_a1[6]_ins12596  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10349),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[6] ) 
);
DFFCE \ff_reg_frequency_count_a1[5]_ins12597  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10349),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[5] ) 
);
DFFCE \ff_reg_frequency_count_a1[4]_ins12598  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10349),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[4] ) 
);
DFFCE \ff_reg_frequency_count_a1[3]_ins12599  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10349),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[3] ) 
);
DFFCE \ff_reg_frequency_count_a1[2]_ins12600  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10349),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[2] ) 
);
DFFCE \ff_reg_frequency_count_a1[1]_ins12601  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10349),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[1] ) 
);
DFFCE \ff_reg_frequency_count_a1[0]_ins12602  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10349),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[0] ) 
);
DFFCE \ff_reg_volume_b1[3]_ins12603  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10419),
.CLEAR(n84),
.Q(\ff_reg_volume_b1[3] ) 
);
DFFCE \ff_reg_volume_b1[2]_ins12604  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10419),
.CLEAR(n84),
.Q(\ff_reg_volume_b1[2] ) 
);
DFFCE \ff_reg_volume_b1[1]_ins12605  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10419),
.CLEAR(n84),
.Q(\ff_reg_volume_b1[1] ) 
);
DFFCE \ff_reg_volume_b1[0]_ins12606  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10419),
.CLEAR(n84),
.Q(\ff_reg_volume_b1[0] ) 
);
DFFCE \ff_reg_enable_b1[1]_ins12607  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10426),
.CLEAR(n84),
.Q(\ff_reg_enable_b1[1] ) 
);
DFFCE \ff_reg_enable_b1[0]_ins12608  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10426),
.CLEAR(n84),
.Q(\ff_reg_enable_b1[0] ) 
);
DFFCE ff_reg_noise_enable_b1_ins12609 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10467),
.CLEAR(n84),
.Q(ff_reg_noise_enable_b1) 
);
DFFCE \ff_reg_noise_sel_b1[1]_ins12610  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10467),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_b1[1] ) 
);
DFFCE \ff_reg_noise_sel_b1[0]_ins12611  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10467),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_b1[0] ) 
);
DFFPE ff_reg_clone_frequency_b1_ins12612 (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10426),
.PRESET(n84),
.Q(ff_reg_clone_frequency_b1) 
);
DFFPE ff_reg_clone_adsr_b1_ins12613 (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10426),
.PRESET(n84),
.Q(ff_reg_clone_adsr_b1) 
);
DFFPE ff_reg_clone_noise_b1_ins12614 (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10426),
.PRESET(n84),
.Q(ff_reg_clone_noise_b1) 
);
DFFPE ff_reg_clone_wave_b1_ins12615 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10426),
.PRESET(n84),
.Q(ff_reg_clone_wave_b1) 
);
DFFPE ff_reg_clone_key_b1_ins12616 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10426),
.PRESET(n84),
.Q(ff_reg_clone_key_b1) 
);
DFFCE \ff_reg_ar_b1[7]_ins12617  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10434),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[7] ) 
);
DFFCE \ff_reg_ar_b1[6]_ins12618  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10434),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[6] ) 
);
DFFCE \ff_reg_ar_b1[5]_ins12619  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10434),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[5] ) 
);
DFFCE \ff_reg_ar_b1[4]_ins12620  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10434),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[4] ) 
);
DFFCE \ff_reg_ar_b1[3]_ins12621  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10434),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[3] ) 
);
DFFCE \ff_reg_ar_b1[2]_ins12622  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10434),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[2] ) 
);
DFFCE \ff_reg_ar_b1[1]_ins12623  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10434),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[1] ) 
);
DFFCE \ff_reg_ar_b1[0]_ins12624  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10434),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[0] ) 
);
DFFCE \ff_reg_dr_b1[7]_ins12625  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10442),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[7] ) 
);
DFFCE \ff_reg_dr_b1[6]_ins12626  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10442),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[6] ) 
);
DFFCE \ff_reg_dr_b1[5]_ins12627  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10442),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[5] ) 
);
DFFCE \ff_reg_dr_b1[4]_ins12628  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10442),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[4] ) 
);
DFFCE \ff_reg_dr_b1[3]_ins12629  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10442),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[3] ) 
);
DFFCE \ff_reg_dr_b1[2]_ins12630  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10442),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[2] ) 
);
DFFCE \ff_reg_dr_b1[1]_ins12631  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10442),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[1] ) 
);
DFFCE \ff_reg_dr_b1[0]_ins12632  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10442),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[0] ) 
);
DFFCE \ff_reg_sr_b1[7]_ins12633  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10450),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[7] ) 
);
DFFCE \ff_reg_sr_b1[6]_ins12634  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10450),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[6] ) 
);
DFFCE \ff_reg_sr_b1[5]_ins12635  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10450),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[5] ) 
);
DFFCE \ff_reg_sr_b1[4]_ins12636  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10450),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[4] ) 
);
DFFCE \ff_reg_sr_b1[3]_ins12637  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10450),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[3] ) 
);
DFFCE \ff_reg_sr_b1[2]_ins12638  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10450),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[2] ) 
);
DFFCE \ff_reg_sr_b1[1]_ins12639  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10450),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[1] ) 
);
DFFCE \ff_reg_sr_b1[0]_ins12640  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10450),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[0] ) 
);
DFFCE \ff_reg_rr_b1[7]_ins12641  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10458),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[7] ) 
);
DFFCE \ff_reg_rr_b1[6]_ins12642  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10458),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[6] ) 
);
DFFCE \ff_reg_rr_b1[5]_ins12643  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10458),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[5] ) 
);
DFFCE \ff_reg_rr_b1[4]_ins12644  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10458),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[4] ) 
);
DFFCE \ff_reg_rr_b1[3]_ins12645  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10458),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[3] ) 
);
DFFCE \ff_reg_rr_b1[2]_ins12646  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10458),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[2] ) 
);
DFFCE \ff_reg_rr_b1[1]_ins12647  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10458),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[1] ) 
);
DFFCE \ff_reg_rr_b1[0]_ins12648  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10458),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[0] ) 
);
DFFCE \ff_reg_sl_b1[5]_ins12649  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10464),
.CLEAR(n84),
.Q(\ff_reg_sl_b1[5] ) 
);
DFFCE \ff_reg_sl_b1[4]_ins12650  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10464),
.CLEAR(n84),
.Q(\ff_reg_sl_b1[4] ) 
);
DFFCE \ff_reg_sl_b1[3]_ins12651  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10464),
.CLEAR(n84),
.Q(\ff_reg_sl_b1[3] ) 
);
DFFCE \ff_reg_sl_b1[2]_ins12652  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10464),
.CLEAR(n84),
.Q(\ff_reg_sl_b1[2] ) 
);
DFFCE \ff_reg_sl_b1[1]_ins12653  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10464),
.CLEAR(n84),
.Q(\ff_reg_sl_b1[1] ) 
);
DFFCE \ff_reg_sl_b1[0]_ins12654  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10464),
.CLEAR(n84),
.Q(\ff_reg_sl_b1[0] ) 
);
DFFCE \ff_reg_wave_length_b1[1]_ins12655  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10469),
.CLEAR(n84),
.Q(\ff_reg_wave_length_b1[1] ) 
);
DFFCE \ff_reg_wave_length_b1[0]_ins12656  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10469),
.CLEAR(n84),
.Q(\ff_reg_wave_length_b1[0] ) 
);
DFFCE \ff_reg_frequency_count_b1[11]_ins12657  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10407),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[11] ) 
);
DFFCE \ff_reg_frequency_count_b1[10]_ins12658  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10407),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[10] ) 
);
DFFCE \ff_reg_frequency_count_b1[9]_ins12659  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10407),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[9] ) 
);
DFFCE \ff_reg_frequency_count_b1[8]_ins12660  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10407),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[8] ) 
);
DFFCE \ff_reg_frequency_count_b1[7]_ins12661  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10415),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[7] ) 
);
DFFCE \ff_reg_frequency_count_b1[6]_ins12662  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10415),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[6] ) 
);
DFFCE \ff_reg_frequency_count_b1[5]_ins12663  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10415),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[5] ) 
);
DFFCE \ff_reg_frequency_count_b1[4]_ins12664  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10415),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[4] ) 
);
DFFCE \ff_reg_frequency_count_b1[3]_ins12665  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10415),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[3] ) 
);
DFFCE \ff_reg_frequency_count_b1[2]_ins12666  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10415),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[2] ) 
);
DFFCE \ff_reg_frequency_count_b1[1]_ins12667  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10415),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[1] ) 
);
DFFCE \ff_reg_frequency_count_b1[0]_ins12668  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10415),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[0] ) 
);
DFFCE \ff_reg_volume_c1[3]_ins12669  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10485),
.CLEAR(n84),
.Q(\ff_reg_volume_c1[3] ) 
);
DFFCE \ff_reg_volume_c1[2]_ins12670  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10485),
.CLEAR(n84),
.Q(\ff_reg_volume_c1[2] ) 
);
DFFCE \ff_reg_volume_c1[1]_ins12671  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10485),
.CLEAR(n84),
.Q(\ff_reg_volume_c1[1] ) 
);
DFFCE \ff_reg_volume_c1[0]_ins12672  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10485),
.CLEAR(n84),
.Q(\ff_reg_volume_c1[0] ) 
);
DFFCE \ff_reg_enable_c1[1]_ins12673  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10492),
.CLEAR(n84),
.Q(\ff_reg_enable_c1[1] ) 
);
DFFCE \ff_reg_enable_c1[0]_ins12674  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10492),
.CLEAR(n84),
.Q(\ff_reg_enable_c1[0] ) 
);
DFFCE ff_reg_noise_enable_c1_ins12675 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10533),
.CLEAR(n84),
.Q(ff_reg_noise_enable_c1) 
);
DFFCE \ff_reg_noise_sel_c1[1]_ins12676  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10533),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_c1[1] ) 
);
DFFCE \ff_reg_noise_sel_c1[0]_ins12677  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10533),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_c1[0] ) 
);
DFFPE ff_reg_clone_frequency_c1_ins12678 (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10492),
.PRESET(n84),
.Q(ff_reg_clone_frequency_c1) 
);
DFFPE ff_reg_clone_adsr_c1_ins12679 (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10492),
.PRESET(n84),
.Q(ff_reg_clone_adsr_c1) 
);
DFFPE ff_reg_clone_noise_c1_ins12680 (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10492),
.PRESET(n84),
.Q(ff_reg_clone_noise_c1) 
);
DFFPE ff_reg_clone_wave_c1_ins12681 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10492),
.PRESET(n84),
.Q(ff_reg_clone_wave_c1) 
);
DFFPE ff_reg_clone_key_c1_ins12682 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10492),
.PRESET(n84),
.Q(ff_reg_clone_key_c1) 
);
DFFCE \ff_reg_ar_c1[7]_ins12683  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10500),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[7] ) 
);
DFFCE \ff_reg_ar_c1[6]_ins12684  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10500),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[6] ) 
);
DFFCE \ff_reg_ar_c1[5]_ins12685  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10500),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[5] ) 
);
DFFCE \ff_reg_ar_c1[4]_ins12686  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10500),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[4] ) 
);
DFFCE \ff_reg_ar_c1[3]_ins12687  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10500),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[3] ) 
);
DFFCE \ff_reg_ar_c1[2]_ins12688  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10500),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[2] ) 
);
DFFCE \ff_reg_ar_c1[1]_ins12689  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10500),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[1] ) 
);
DFFCE \ff_reg_ar_c1[0]_ins12690  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10500),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[0] ) 
);
DFFCE \ff_reg_dr_c1[7]_ins12691  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10508),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[7] ) 
);
DFFCE \ff_reg_dr_c1[6]_ins12692  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10508),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[6] ) 
);
DFFCE \ff_reg_dr_c1[5]_ins12693  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10508),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[5] ) 
);
DFFCE \ff_reg_dr_c1[4]_ins12694  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10508),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[4] ) 
);
DFFCE \ff_reg_dr_c1[3]_ins12695  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10508),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[3] ) 
);
DFFCE \ff_reg_dr_c1[2]_ins12696  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10508),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[2] ) 
);
DFFCE \ff_reg_dr_c1[1]_ins12697  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10508),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[1] ) 
);
DFFCE \ff_reg_dr_c1[0]_ins12698  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10508),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[0] ) 
);
DFFCE \ff_reg_sr_c1[7]_ins12699  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10516),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[7] ) 
);
DFFCE \ff_reg_sr_c1[6]_ins12700  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10516),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[6] ) 
);
DFFCE \ff_reg_sr_c1[5]_ins12701  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10516),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[5] ) 
);
DFFCE \ff_reg_sr_c1[4]_ins12702  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10516),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[4] ) 
);
DFFCE \ff_reg_sr_c1[3]_ins12703  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10516),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[3] ) 
);
DFFCE \ff_reg_sr_c1[2]_ins12704  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10516),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[2] ) 
);
DFFCE \ff_reg_sr_c1[1]_ins12705  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10516),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[1] ) 
);
DFFCE \ff_reg_sr_c1[0]_ins12706  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10516),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[0] ) 
);
DFFCE \ff_reg_rr_c1[7]_ins12707  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10524),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[7] ) 
);
DFFCE \ff_reg_rr_c1[6]_ins12708  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10524),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[6] ) 
);
DFFCE \ff_reg_rr_c1[5]_ins12709  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10524),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[5] ) 
);
DFFCE \ff_reg_rr_c1[4]_ins12710  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10524),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[4] ) 
);
DFFCE \ff_reg_rr_c1[3]_ins12711  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10524),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[3] ) 
);
DFFCE \ff_reg_rr_c1[2]_ins12712  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10524),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[2] ) 
);
DFFCE \ff_reg_rr_c1[1]_ins12713  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10524),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[1] ) 
);
DFFCE \ff_reg_rr_c1[0]_ins12714  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10524),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[0] ) 
);
DFFCE \ff_reg_sl_c1[5]_ins12715  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10530),
.CLEAR(n84),
.Q(\ff_reg_sl_c1[5] ) 
);
DFFCE \ff_reg_sl_c1[4]_ins12716  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10530),
.CLEAR(n84),
.Q(\ff_reg_sl_c1[4] ) 
);
DFFCE \ff_reg_sl_c1[3]_ins12717  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10530),
.CLEAR(n84),
.Q(\ff_reg_sl_c1[3] ) 
);
DFFCE \ff_reg_sl_c1[2]_ins12718  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10530),
.CLEAR(n84),
.Q(\ff_reg_sl_c1[2] ) 
);
DFFCE \ff_reg_sl_c1[1]_ins12719  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10530),
.CLEAR(n84),
.Q(\ff_reg_sl_c1[1] ) 
);
DFFCE \ff_reg_sl_c1[0]_ins12720  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10530),
.CLEAR(n84),
.Q(\ff_reg_sl_c1[0] ) 
);
DFFCE \ff_reg_wave_length_c1[1]_ins12721  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10535),
.CLEAR(n84),
.Q(\ff_reg_wave_length_c1[1] ) 
);
DFFCE \ff_reg_wave_length_c1[0]_ins12722  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10535),
.CLEAR(n84),
.Q(\ff_reg_wave_length_c1[0] ) 
);
DFFCE \ff_reg_frequency_count_c1[11]_ins12723  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10473),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[11] ) 
);
DFFCE \ff_reg_frequency_count_c1[10]_ins12724  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10473),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[10] ) 
);
DFFCE \ff_reg_frequency_count_c1[9]_ins12725  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10473),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[9] ) 
);
DFFCE \ff_reg_frequency_count_c1[8]_ins12726  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10473),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[8] ) 
);
DFFCE \ff_reg_frequency_count_c1[7]_ins12727  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10481),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[7] ) 
);
DFFCE \ff_reg_frequency_count_c1[6]_ins12728  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10481),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[6] ) 
);
DFFCE \ff_reg_frequency_count_c1[5]_ins12729  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10481),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[5] ) 
);
DFFCE \ff_reg_frequency_count_c1[4]_ins12730  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10481),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[4] ) 
);
DFFCE \ff_reg_frequency_count_c1[3]_ins12731  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10481),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[3] ) 
);
DFFCE \ff_reg_frequency_count_c1[2]_ins12732  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10481),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[2] ) 
);
DFFCE \ff_reg_frequency_count_c1[1]_ins12733  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10481),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[1] ) 
);
DFFCE \ff_reg_frequency_count_c1[0]_ins12734  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10481),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[0] ) 
);
DFFCE \ff_reg_volume_d1[3]_ins12735  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\ff_reg_volume_d1[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_d1[3] ) 
);
DFFCE \ff_reg_volume_d1[2]_ins12736  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\ff_reg_volume_d1[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_d1[2] ) 
);
DFFCE \ff_reg_volume_d1[1]_ins12737  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\ff_reg_volume_d1[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_d1[1] ) 
);
DFFCE \ff_reg_volume_d1[0]_ins12738  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\ff_reg_volume_d1[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_d1[0] ) 
);
DFFCE \ff_reg_enable_d1[1]_ins12739  (
.D(n2609),
.CLK(clk_3),
.CE(\ff_reg_enable_d1[1]_13 ),
.CLEAR(n84),
.Q(\ff_reg_enable_d1[1] ) 
);
DFFCE \ff_reg_enable_d1[0]_ins12740  (
.D(n2610),
.CLK(clk_3),
.CE(\ff_reg_enable_d1[1]_13 ),
.CLEAR(n84),
.Q(\ff_reg_enable_d1[0] ) 
);
DFFCE ff_reg_noise_enable_d1_ins12741 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10581),
.CLEAR(n84),
.Q(ff_reg_noise_enable_d1) 
);
DFFCE \ff_reg_noise_sel_d1[1]_ins12742  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10581),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_d1[1] ) 
);
DFFCE \ff_reg_noise_sel_d1[0]_ins12743  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10581),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_d1[0] ) 
);
DFFPE ff_reg_clone_frequency_d1_ins12744 (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10540),
.PRESET(n84),
.Q(ff_reg_clone_frequency_d1) 
);
DFFPE ff_reg_clone_adsr_d1_ins12745 (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10540),
.PRESET(n84),
.Q(ff_reg_clone_adsr_d1) 
);
DFFPE ff_reg_clone_noise_d1_ins12746 (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10540),
.PRESET(n84),
.Q(ff_reg_clone_noise_d1) 
);
DFFPE ff_reg_clone_wave_d1_ins12747 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10540),
.PRESET(n84),
.Q(ff_reg_clone_wave_d1) 
);
DFFPE ff_reg_clone_key_d1_ins12748 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10540),
.PRESET(n84),
.Q(ff_reg_clone_key_d1) 
);
DFFCE \ff_reg_ar_d1[7]_ins12749  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10548),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[7] ) 
);
DFFCE \ff_reg_ar_d1[6]_ins12750  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10548),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[6] ) 
);
DFFCE \ff_reg_ar_d1[5]_ins12751  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10548),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[5] ) 
);
DFFCE \ff_reg_ar_d1[4]_ins12752  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10548),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[4] ) 
);
DFFCE \ff_reg_ar_d1[3]_ins12753  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10548),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[3] ) 
);
DFFCE \ff_reg_ar_d1[2]_ins12754  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10548),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[2] ) 
);
DFFCE \ff_reg_ar_d1[1]_ins12755  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10548),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[1] ) 
);
DFFCE \ff_reg_ar_d1[0]_ins12756  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10548),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[0] ) 
);
DFFCE \ff_reg_dr_d1[7]_ins12757  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10556),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[7] ) 
);
DFFCE \ff_reg_dr_d1[6]_ins12758  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10556),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[6] ) 
);
DFFCE \ff_reg_dr_d1[5]_ins12759  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10556),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[5] ) 
);
DFFCE \ff_reg_dr_d1[4]_ins12760  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10556),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[4] ) 
);
DFFCE \ff_reg_dr_d1[3]_ins12761  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10556),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[3] ) 
);
DFFCE \ff_reg_dr_d1[2]_ins12762  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10556),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[2] ) 
);
DFFCE \ff_reg_dr_d1[1]_ins12763  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10556),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[1] ) 
);
DFFCE \ff_reg_dr_d1[0]_ins12764  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10556),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[0] ) 
);
DFFCE \ff_reg_sr_d1[7]_ins12765  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10564),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[7] ) 
);
DFFCE \ff_reg_sr_d1[6]_ins12766  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10564),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[6] ) 
);
DFFCE \ff_reg_sr_d1[5]_ins12767  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10564),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[5] ) 
);
DFFCE \ff_reg_sr_d1[4]_ins12768  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10564),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[4] ) 
);
DFFCE \ff_reg_sr_d1[3]_ins12769  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10564),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[3] ) 
);
DFFCE \ff_reg_sr_d1[2]_ins12770  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10564),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[2] ) 
);
DFFCE \ff_reg_sr_d1[1]_ins12771  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10564),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[1] ) 
);
DFFCE \ff_reg_sr_d1[0]_ins12772  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10564),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[0] ) 
);
DFFCE \ff_reg_rr_d1[7]_ins12773  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10572),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[7] ) 
);
DFFCE \ff_reg_rr_d1[6]_ins12774  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10572),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[6] ) 
);
DFFCE \ff_reg_rr_d1[5]_ins12775  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10572),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[5] ) 
);
DFFCE \ff_reg_rr_d1[4]_ins12776  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10572),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[4] ) 
);
DFFCE \ff_reg_rr_d1[3]_ins12777  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10572),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[3] ) 
);
DFFCE \ff_reg_rr_d1[2]_ins12778  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10572),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[2] ) 
);
DFFCE \ff_reg_rr_d1[1]_ins12779  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10572),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[1] ) 
);
DFFCE \ff_reg_rr_d1[0]_ins12780  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10572),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[0] ) 
);
DFFCE \ff_reg_sl_d1[5]_ins12781  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10578),
.CLEAR(n84),
.Q(\ff_reg_sl_d1[5] ) 
);
DFFCE \ff_reg_sl_d1[4]_ins12782  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10578),
.CLEAR(n84),
.Q(\ff_reg_sl_d1[4] ) 
);
DFFCE \ff_reg_sl_d1[3]_ins12783  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10578),
.CLEAR(n84),
.Q(\ff_reg_sl_d1[3] ) 
);
DFFCE \ff_reg_sl_d1[2]_ins12784  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10578),
.CLEAR(n84),
.Q(\ff_reg_sl_d1[2] ) 
);
DFFCE \ff_reg_sl_d1[1]_ins12785  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10578),
.CLEAR(n84),
.Q(\ff_reg_sl_d1[1] ) 
);
DFFCE \ff_reg_sl_d1[0]_ins12786  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10578),
.CLEAR(n84),
.Q(\ff_reg_sl_d1[0] ) 
);
DFFCE \ff_reg_wave_length_d1[1]_ins12787  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10583),
.CLEAR(n84),
.Q(\ff_reg_wave_length_d1[1] ) 
);
DFFCE \ff_reg_wave_length_d1[0]_ins12788  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10583),
.CLEAR(n84),
.Q(\ff_reg_wave_length_d1[0] ) 
);
DFFCE \ff_reg_frequency_count_d1[11]_ins12789  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[11] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[11]_3 ) 
);
DFFCE \ff_reg_frequency_count_d1[10]_ins12790  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[11] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[10] ) 
);
DFFCE \ff_reg_frequency_count_d1[9]_ins12791  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[11] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[9] ) 
);
DFFCE \ff_reg_frequency_count_d1[8]_ins12792  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[11] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[8] ) 
);
DFFCE \ff_reg_frequency_count_d1[7]_ins12793  (
.D(slot_d_16),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[7]_3 ) 
);
DFFCE \ff_reg_frequency_count_d1[6]_ins12794  (
.D(slot_d_14),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[6] ) 
);
DFFCE \ff_reg_frequency_count_d1[5]_ins12795  (
.D(slot_d_12),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[5] ) 
);
DFFCE \ff_reg_frequency_count_d1[4]_ins12796  (
.D(slot_d_10),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[4] ) 
);
DFFCE \ff_reg_frequency_count_d1[3]_ins12797  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[3] ) 
);
DFFCE \ff_reg_frequency_count_d1[2]_ins12798  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[2] ) 
);
DFFCE \ff_reg_frequency_count_d1[1]_ins12799  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[1] ) 
);
DFFCE \ff_reg_frequency_count_d1[0]_ins12800  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[0] ) 
);
DFFCE \ff_reg_volume_e1[3]_ins12801  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10599),
.CLEAR(n84),
.Q(\ff_reg_volume_e1[3] ) 
);
DFFCE \ff_reg_volume_e1[2]_ins12802  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10599),
.CLEAR(n84),
.Q(\ff_reg_volume_e1[2] ) 
);
DFFCE \ff_reg_volume_e1[1]_ins12803  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10599),
.CLEAR(n84),
.Q(\ff_reg_volume_e1[1] ) 
);
DFFCE \ff_reg_volume_e1[0]_ins12804  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10599),
.CLEAR(n84),
.Q(\ff_reg_volume_e1[0] ) 
);
DFFCE \ff_reg_enable_e1[1]_ins12805  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10606),
.CLEAR(n84),
.Q(\ff_reg_enable_e1[1] ) 
);
DFFCE \ff_reg_enable_e1[0]_ins12806  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10606),
.CLEAR(n84),
.Q(\ff_reg_enable_e1[0] ) 
);
DFFCE ff_reg_noise_enable_e1_ins12807 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10647),
.CLEAR(n84),
.Q(ff_reg_noise_enable_e1) 
);
DFFCE \ff_reg_noise_sel_e1[1]_ins12808  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10647),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_e1[1] ) 
);
DFFCE \ff_reg_noise_sel_e1[0]_ins12809  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10647),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_e1[0] ) 
);
DFFPE ff_reg_clone_frequency_e1_ins12810 (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10606),
.PRESET(n84),
.Q(ff_reg_clone_frequency_e1) 
);
DFFPE ff_reg_clone_adsr_e1_ins12811 (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10606),
.PRESET(n84),
.Q(ff_reg_clone_adsr_e1) 
);
DFFPE ff_reg_clone_noise_e1_ins12812 (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10606),
.PRESET(n84),
.Q(ff_reg_clone_noise_e1) 
);
DFFPE ff_reg_clone_wave_e1_ins12813 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10606),
.PRESET(n84),
.Q(ff_reg_clone_wave_e1) 
);
DFFPE ff_reg_clone_key_e1_ins12814 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10606),
.PRESET(n84),
.Q(ff_reg_clone_key_e1) 
);
DFFCE \ff_reg_ar_e1[7]_ins12815  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10614),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[7] ) 
);
DFFCE \ff_reg_ar_e1[6]_ins12816  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10614),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[6] ) 
);
DFFCE \ff_reg_ar_e1[5]_ins12817  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10614),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[5] ) 
);
DFFCE \ff_reg_ar_e1[4]_ins12818  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10614),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[4] ) 
);
DFFCE \ff_reg_ar_e1[3]_ins12819  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10614),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[3] ) 
);
DFFCE \ff_reg_ar_e1[2]_ins12820  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10614),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[2] ) 
);
DFFCE \ff_reg_ar_e1[1]_ins12821  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10614),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[1] ) 
);
DFFCE \ff_reg_ar_e1[0]_ins12822  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10614),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[0] ) 
);
DFFCE \ff_reg_dr_e1[7]_ins12823  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10622),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[7] ) 
);
DFFCE \ff_reg_dr_e1[6]_ins12824  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10622),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[6] ) 
);
DFFCE \ff_reg_dr_e1[5]_ins12825  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10622),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[5] ) 
);
DFFCE \ff_reg_dr_e1[4]_ins12826  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10622),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[4] ) 
);
DFFCE \ff_reg_dr_e1[3]_ins12827  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10622),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[3] ) 
);
DFFCE \ff_reg_dr_e1[2]_ins12828  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10622),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[2] ) 
);
DFFCE \ff_reg_dr_e1[1]_ins12829  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10622),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[1] ) 
);
DFFCE \ff_reg_dr_e1[0]_ins12830  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10622),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[0] ) 
);
DFFCE \ff_reg_sr_e1[7]_ins12831  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10630),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[7] ) 
);
DFFCE \ff_reg_sr_e1[6]_ins12832  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10630),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[6] ) 
);
DFFCE \ff_reg_sr_e1[5]_ins12833  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10630),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[5] ) 
);
DFFCE \ff_reg_sr_e1[4]_ins12834  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10630),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[4] ) 
);
DFFCE \ff_reg_sr_e1[3]_ins12835  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10630),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[3] ) 
);
DFFCE \ff_reg_sr_e1[2]_ins12836  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10630),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[2] ) 
);
DFFCE \ff_reg_sr_e1[1]_ins12837  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10630),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[1] ) 
);
DFFCE \ff_reg_sr_e1[0]_ins12838  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10630),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[0] ) 
);
DFFCE \ff_reg_rr_e1[7]_ins12839  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10638),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[7] ) 
);
DFFCE \ff_reg_rr_e1[6]_ins12840  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10638),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[6] ) 
);
DFFCE \ff_reg_rr_e1[5]_ins12841  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10638),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[5] ) 
);
DFFCE \ff_reg_rr_e1[4]_ins12842  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10638),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[4] ) 
);
DFFCE \ff_reg_rr_e1[3]_ins12843  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10638),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[3] ) 
);
DFFCE \ff_reg_rr_e1[2]_ins12844  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10638),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[2] ) 
);
DFFCE \ff_reg_rr_e1[1]_ins12845  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10638),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[1] ) 
);
DFFCE \ff_reg_rr_e1[0]_ins12846  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10638),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[0] ) 
);
DFFCE \ff_reg_sl_e1[5]_ins12847  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10644),
.CLEAR(n84),
.Q(\ff_reg_sl_e1[5] ) 
);
DFFCE \ff_reg_sl_e1[4]_ins12848  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10644),
.CLEAR(n84),
.Q(\ff_reg_sl_e1[4] ) 
);
DFFCE \ff_reg_sl_e1[3]_ins12849  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10644),
.CLEAR(n84),
.Q(\ff_reg_sl_e1[3] ) 
);
DFFCE \ff_reg_sl_e1[2]_ins12850  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10644),
.CLEAR(n84),
.Q(\ff_reg_sl_e1[2] ) 
);
DFFCE \ff_reg_sl_e1[1]_ins12851  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10644),
.CLEAR(n84),
.Q(\ff_reg_sl_e1[1] ) 
);
DFFCE \ff_reg_sl_e1[0]_ins12852  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10644),
.CLEAR(n84),
.Q(\ff_reg_sl_e1[0] ) 
);
DFFCE \ff_reg_wave_length_e1[1]_ins12853  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10649),
.CLEAR(n84),
.Q(\ff_reg_wave_length_e1[1] ) 
);
DFFCE \ff_reg_wave_length_e1[0]_ins12854  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10649),
.CLEAR(n84),
.Q(\ff_reg_wave_length_e1[0] ) 
);
DFFCE \ff_reg_frequency_count_e1[11]_ins12855  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10587),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[11] ) 
);
DFFCE \ff_reg_frequency_count_e1[10]_ins12856  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10587),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[10] ) 
);
DFFCE \ff_reg_frequency_count_e1[9]_ins12857  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10587),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[9] ) 
);
DFFCE \ff_reg_frequency_count_e1[8]_ins12858  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10587),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[8] ) 
);
DFFCE \ff_reg_frequency_count_e1[7]_ins12859  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10595),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[7] ) 
);
DFFCE \ff_reg_frequency_count_e1[6]_ins12860  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10595),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[6] ) 
);
DFFCE \ff_reg_frequency_count_e1[5]_ins12861  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10595),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[5] ) 
);
DFFCE \ff_reg_frequency_count_e1[4]_ins12862  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10595),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[4] ) 
);
DFFCE \ff_reg_frequency_count_e1[3]_ins12863  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10595),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[3] ) 
);
DFFCE \ff_reg_frequency_count_e1[2]_ins12864  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10595),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[2] ) 
);
DFFCE \ff_reg_frequency_count_e1[1]_ins12865  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10595),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[1] ) 
);
DFFCE \ff_reg_frequency_count_e1[0]_ins12866  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10595),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[0] ) 
);
DFFCE \reg_noise_frequency0[4]_ins12867  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10654),
.CLEAR(n84),
.Q(\reg_noise_frequency0[4] ) 
);
DFFCE \reg_noise_frequency0[3]_ins12868  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10654),
.CLEAR(n84),
.Q(\reg_noise_frequency0[3] ) 
);
DFFCE \reg_noise_frequency0[2]_ins12869  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10654),
.CLEAR(n84),
.Q(\reg_noise_frequency0[2] ) 
);
DFFCE \reg_noise_frequency0[1]_ins12870  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10654),
.CLEAR(n84),
.Q(\reg_noise_frequency0[1] ) 
);
DFFCE \reg_noise_frequency0[0]_ins12871  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10654),
.CLEAR(n84),
.Q(\reg_noise_frequency0[0] ) 
);
DFFCE \reg_noise_frequency1[4]_ins12872  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10659),
.CLEAR(n84),
.Q(\reg_noise_frequency1[4] ) 
);
DFFCE \reg_noise_frequency1[3]_ins12873  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10659),
.CLEAR(n84),
.Q(\reg_noise_frequency1[3] ) 
);
DFFCE \reg_noise_frequency1[2]_ins12874  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10659),
.CLEAR(n84),
.Q(\reg_noise_frequency1[2] ) 
);
DFFCE \reg_noise_frequency1[1]_ins12875  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10659),
.CLEAR(n84),
.Q(\reg_noise_frequency1[1] ) 
);
DFFCE \reg_noise_frequency1[0]_ins12876  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10659),
.CLEAR(n84),
.Q(\reg_noise_frequency1[0] ) 
);
DFFCE \reg_noise_frequency2[4]_ins12877  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10664),
.CLEAR(n84),
.Q(\reg_noise_frequency2[4] ) 
);
DFFCE \reg_noise_frequency2[3]_ins12878  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10664),
.CLEAR(n84),
.Q(\reg_noise_frequency2[3] ) 
);
DFFCE \reg_noise_frequency2[2]_ins12879  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10664),
.CLEAR(n84),
.Q(\reg_noise_frequency2[2] ) 
);
DFFCE \reg_noise_frequency2[1]_ins12880  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10664),
.CLEAR(n84),
.Q(\reg_noise_frequency2[1] ) 
);
DFFCE \reg_noise_frequency2[0]_ins12881  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10664),
.CLEAR(n84),
.Q(\reg_noise_frequency2[0] ) 
);
DFFCE \reg_noise_frequency3[4]_ins12882  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10669),
.CLEAR(n84),
.Q(\reg_noise_frequency3[4] ) 
);
DFFCE \reg_noise_frequency3[3]_ins12883  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10669),
.CLEAR(n84),
.Q(\reg_noise_frequency3[3] ) 
);
DFFCE \reg_noise_frequency3[2]_ins12884  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10669),
.CLEAR(n84),
.Q(\reg_noise_frequency3[2] ) 
);
DFFCE \reg_noise_frequency3[1]_ins12885  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10669),
.CLEAR(n84),
.Q(\reg_noise_frequency3[1] ) 
);
DFFCE \reg_noise_frequency3[0]_ins12886  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10669),
.CLEAR(n84),
.Q(\reg_noise_frequency3[0] ) 
);
DFFCE \reg_timer1_channel[3]_ins12887  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10674),
.CLEAR(n84),
.Q(\reg_timer1_channel[3] ) 
);
DFFCE \reg_timer1_channel[2]_ins12888  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10674),
.CLEAR(n84),
.Q(\reg_timer1_channel[2] ) 
);
DFFCE \reg_timer1_channel[1]_ins12889  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10674),
.CLEAR(n84),
.Q(\reg_timer1_channel[1] ) 
);
DFFCE \reg_timer1_channel[0]_ins12890  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10674),
.CLEAR(n84),
.Q(\reg_timer1_channel[0] ) 
);
DFFCE reg_timer1_oneshot_ins12891 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10674),
.CLEAR(n84),
.Q(reg_timer1_oneshot) 
);
DFFCE reg_timer1_clear_ins12893 (
.D(w_rdreq),
.CLK(clk_3),
.CE(reg_timer1_clear_15),
.CLEAR(n84),
.Q(reg_timer1_clear) 
);
DFFCE \reg_timer2_channel[3]_ins12895  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10679),
.CLEAR(n84),
.Q(\reg_timer2_channel[3] ) 
);
DFFCE \reg_timer2_channel[2]_ins12896  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10679),
.CLEAR(n84),
.Q(\reg_timer2_channel[2] ) 
);
DFFCE \reg_timer2_channel[1]_ins12897  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10679),
.CLEAR(n84),
.Q(\reg_timer2_channel[1] ) 
);
DFFCE \reg_timer2_channel[0]_ins12898  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10679),
.CLEAR(n84),
.Q(\reg_timer2_channel[0] ) 
);
DFFCE reg_timer2_oneshot_ins12899 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10679),
.CLEAR(n84),
.Q(reg_timer2_oneshot) 
);
DFFCE reg_timer2_clear_ins12901 (
.D(w_rdreq),
.CLK(clk_3),
.CE(reg_timer2_clear_13),
.CLEAR(n84),
.Q(reg_timer2_clear) 
);
DFF \ff_rddata[6]_ins12904  (
.D(n6002),
.CLK(clk_3),
.Q(\ff_rddata[6] ) 
);
DFF \ff_rddata[3]_ins12907  (
.D(n6005),
.CLK(clk_3),
.Q(\ff_rddata[3] ) 
);
DFF \ff_rddata[2]_ins12908  (
.D(n6006),
.CLK(clk_3),
.Q(\ff_rddata[2] ) 
);
DFF \ff_rddata[1]_ins12909  (
.D(n6007),
.CLK(clk_3),
.Q(\ff_rddata[1] ) 
);
DFF \ff_rddata[0]_ins12910  (
.D(n6008),
.CLK(clk_3),
.Q(\ff_rddata[0] ) 
);
DFFCE sram_ce0_ins12927 (
.D(n348_9),
.CLK(clk_3),
.CE(sram_oe_7),
.CLEAR(n84),
.Q(sram_ce0) 
);
defparam sram_ce0_ins12927.INIT=1'b0;
DFFCE sram_ce1_ins12933 (
.D(n393),
.CLK(clk_3),
.CE(sram_oe_7),
.CLEAR(n84),
.Q(sram_ce1) 
);
defparam sram_ce1_ins12933.INIT=1'b0;
DFFCE \sram_id[2]_ins12936  (
.D(n343_7),
.CLK(clk_3),
.CE(\sram_id[2]_13 ),
.CLEAR(n84),
.Q(\sram_id[2] ) 
);
defparam \sram_id[2]_ins12936 .INIT=1'b0;
DFFCE \sram_id[1]_ins12940  (
.D(n373),
.CLK(clk_3),
.CE(\sram_id[2]_13 ),
.CLEAR(n84),
.Q(\sram_id[1] ) 
);
defparam \sram_id[1]_ins12940 .INIT=1'b0;
DFFCE \sram_id[0]_ins12944  (
.D(n374),
.CLK(clk_3),
.CE(\sram_id[2]_13 ),
.CLEAR(n84),
.Q(\sram_id[0] ) 
);
defparam \sram_id[0]_ins12944 .INIT=1'b0;
DFFCE \sram_a[6]_ins12947  (
.D(n326_7),
.CLK(clk_3),
.CE(n7001),
.CLEAR(n84),
.Q(\sram_a[6] ) 
);
defparam \sram_a[6]_ins12947 .INIT=1'b0;
DFFCE \sram_a[5]_ins12950  (
.D(n327_5),
.CLK(clk_3),
.CE(n7001),
.CLEAR(n84),
.Q(\sram_a[5] ) 
);
defparam \sram_a[5]_ins12950 .INIT=1'b0;
DFFCE sram_we_ins12954 (
.D(n402),
.CLK(clk_3),
.CE(sram_oe_7),
.CLEAR(n84),
.Q(sram_we) 
);
defparam sram_we_ins12954.INIT=1'b0;
DFFCE ch_a0_key_on_ins12957 (
.D(n4106),
.CLK(clk_3),
.CE(ch_a0_key_on_11),
.CLEAR(n84),
.Q(ch_a0_key_on) 
);
defparam ch_a0_key_on_ins12957.INIT=1'b0;
DFFCE ch_a0_key_release_ins12960 (
.D(n4107),
.CLK(clk_3),
.CE(ch_a0_key_on_11),
.CLEAR(n84),
.Q(ch_a0_key_release) 
);
defparam ch_a0_key_release_ins12960.INIT=1'b0;
DFFCE ch_a0_key_off_ins12963 (
.D(n4108),
.CLK(clk_3),
.CE(ch_a0_key_on_11),
.CLEAR(n84),
.Q(ch_a0_key_off) 
);
defparam ch_a0_key_off_ins12963.INIT=1'b0;
DFFCE ch_b0_key_on_ins12966 (
.D(n4106),
.CLK(clk_3),
.CE(ch_b0_key_on_11),
.CLEAR(n84),
.Q(ch_b0_key_on) 
);
defparam ch_b0_key_on_ins12966.INIT=1'b0;
DFFCE ch_b0_key_release_ins12969 (
.D(n4107),
.CLK(clk_3),
.CE(ch_b0_key_on_11),
.CLEAR(n84),
.Q(ch_b0_key_release) 
);
defparam ch_b0_key_release_ins12969.INIT=1'b0;
DFFCE ch_b0_key_off_ins12972 (
.D(n4108),
.CLK(clk_3),
.CE(ch_b0_key_on_11),
.CLEAR(n84),
.Q(ch_b0_key_off) 
);
defparam ch_b0_key_off_ins12972.INIT=1'b0;
DFFCE ch_c0_key_on_ins12975 (
.D(n4106),
.CLK(clk_3),
.CE(ch_c0_key_on_11),
.CLEAR(n84),
.Q(ch_c0_key_on) 
);
defparam ch_c0_key_on_ins12975.INIT=1'b0;
DFFCE ch_c0_key_release_ins12978 (
.D(n4107),
.CLK(clk_3),
.CE(ch_c0_key_on_11),
.CLEAR(n84),
.Q(ch_c0_key_release) 
);
defparam ch_c0_key_release_ins12978.INIT=1'b0;
DFFCE ch_c0_key_off_ins12981 (
.D(n4108),
.CLK(clk_3),
.CE(ch_c0_key_on_11),
.CLEAR(n84),
.Q(ch_c0_key_off) 
);
defparam ch_c0_key_off_ins12981.INIT=1'b0;
DFFCE ch_d0_key_on_ins12984 (
.D(n4106),
.CLK(clk_3),
.CE(ch_d0_key_on_11),
.CLEAR(n84),
.Q(ch_d0_key_on) 
);
defparam ch_d0_key_on_ins12984.INIT=1'b0;
DFFCE ch_d0_key_release_ins12987 (
.D(n4107),
.CLK(clk_3),
.CE(ch_d0_key_on_11),
.CLEAR(n84),
.Q(ch_d0_key_release) 
);
defparam ch_d0_key_release_ins12987.INIT=1'b0;
DFFCE ch_d0_key_off_ins12990 (
.D(n4108),
.CLK(clk_3),
.CE(ch_d0_key_on_11),
.CLEAR(n84),
.Q(ch_d0_key_off) 
);
defparam ch_d0_key_off_ins12990.INIT=1'b0;
DFFCE ch_e0_key_on_ins12993 (
.D(n4106),
.CLK(clk_3),
.CE(ch_e0_key_on_11),
.CLEAR(n84),
.Q(ch_e0_key_on) 
);
defparam ch_e0_key_on_ins12993.INIT=1'b0;
DFFCE ch_e0_key_release_ins12996 (
.D(n4107),
.CLK(clk_3),
.CE(ch_e0_key_on_11),
.CLEAR(n84),
.Q(ch_e0_key_release) 
);
defparam ch_e0_key_release_ins12996.INIT=1'b0;
DFFCE ch_e0_key_off_ins12999 (
.D(n4108),
.CLK(clk_3),
.CE(ch_e0_key_on_11),
.CLEAR(n84),
.Q(ch_e0_key_off) 
);
defparam ch_e0_key_off_ins12999.INIT=1'b0;
DFFCE ff_ch_a1_key_on_ins13002 (
.D(n4106),
.CLK(clk_3),
.CE(ff_ch_a1_key_on_11),
.CLEAR(n84),
.Q(ff_ch_a1_key_on) 
);
defparam ff_ch_a1_key_on_ins13002.INIT=1'b0;
DFFCE ff_ch_a1_key_release_ins13005 (
.D(n4107),
.CLK(clk_3),
.CE(ff_ch_a1_key_on_11),
.CLEAR(n84),
.Q(ff_ch_a1_key_release) 
);
defparam ff_ch_a1_key_release_ins13005.INIT=1'b0;
DFFCE ff_ch_a1_key_off_ins13008 (
.D(n4108),
.CLK(clk_3),
.CE(ff_ch_a1_key_on_11),
.CLEAR(n84),
.Q(ff_ch_a1_key_off) 
);
defparam ff_ch_a1_key_off_ins13008.INIT=1'b0;
DFFCE ff_ch_b1_key_on_ins13011 (
.D(n4106),
.CLK(clk_3),
.CE(ff_ch_b1_key_on_11),
.CLEAR(n84),
.Q(ff_ch_b1_key_on) 
);
defparam ff_ch_b1_key_on_ins13011.INIT=1'b0;
DFFCE ff_ch_b1_key_release_ins13014 (
.D(n4107),
.CLK(clk_3),
.CE(ff_ch_b1_key_on_11),
.CLEAR(n84),
.Q(ff_ch_b1_key_release) 
);
defparam ff_ch_b1_key_release_ins13014.INIT=1'b0;
DFFCE ff_ch_b1_key_off_ins13017 (
.D(n4108),
.CLK(clk_3),
.CE(ff_ch_b1_key_on_11),
.CLEAR(n84),
.Q(ff_ch_b1_key_off) 
);
defparam ff_ch_b1_key_off_ins13017.INIT=1'b0;
DFFCE ff_ch_c1_key_on_ins13020 (
.D(n4106),
.CLK(clk_3),
.CE(ff_ch_c1_key_on_11),
.CLEAR(n84),
.Q(ff_ch_c1_key_on) 
);
defparam ff_ch_c1_key_on_ins13020.INIT=1'b0;
DFFCE ff_ch_c1_key_release_ins13023 (
.D(n4107),
.CLK(clk_3),
.CE(ff_ch_c1_key_on_11),
.CLEAR(n84),
.Q(ff_ch_c1_key_release) 
);
defparam ff_ch_c1_key_release_ins13023.INIT=1'b0;
DFFCE ff_ch_c1_key_off_ins13026 (
.D(n4108),
.CLK(clk_3),
.CE(ff_ch_c1_key_on_11),
.CLEAR(n84),
.Q(ff_ch_c1_key_off) 
);
defparam ff_ch_c1_key_off_ins13026.INIT=1'b0;
DFFCE ff_ch_d1_key_on_ins13029 (
.D(n4106),
.CLK(clk_3),
.CE(ff_ch_d1_key_on_11),
.CLEAR(n84),
.Q(ff_ch_d1_key_on) 
);
defparam ff_ch_d1_key_on_ins13029.INIT=1'b0;
DFFCE ff_ch_d1_key_release_ins13032 (
.D(n4107),
.CLK(clk_3),
.CE(ff_ch_d1_key_on_11),
.CLEAR(n84),
.Q(ff_ch_d1_key_release) 
);
defparam ff_ch_d1_key_release_ins13032.INIT=1'b0;
DFFCE ff_ch_d1_key_off_ins13035 (
.D(n4108),
.CLK(clk_3),
.CE(ff_ch_d1_key_on_11),
.CLEAR(n84),
.Q(ff_ch_d1_key_off) 
);
defparam ff_ch_d1_key_off_ins13035.INIT=1'b0;
DFFCE ff_ch_e1_key_on_ins13038 (
.D(n4106),
.CLK(clk_3),
.CE(ff_ch_e1_key_on_11),
.CLEAR(n84),
.Q(ff_ch_e1_key_on) 
);
defparam ff_ch_e1_key_on_ins13038.INIT=1'b0;
DFFCE ff_ch_e1_key_release_ins13041 (
.D(n4107),
.CLK(clk_3),
.CE(ff_ch_e1_key_on_11),
.CLEAR(n84),
.Q(ff_ch_e1_key_release) 
);
defparam ff_ch_e1_key_release_ins13041.INIT=1'b0;
DFFCE ff_ch_e1_key_off_ins13044 (
.D(n4108),
.CLK(clk_3),
.CE(ff_ch_e1_key_on_11),
.CLEAR(n84),
.Q(ff_ch_e1_key_off) 
);
defparam ff_ch_e1_key_off_ins13044.INIT=1'b0;
DFFCE reg_timer1_enable_ins13227 (
.D(n4140),
.CLK(clk_3),
.CE(reg_timer1_enable_13),
.CLEAR(n84),
.Q(reg_timer1_enable) 
);
defparam reg_timer1_enable_ins13227.INIT=1'b0;
DFFCE reg_timer2_enable_ins13232 (
.D(n4140),
.CLK(clk_3),
.CE(reg_timer2_enable_13),
.CLEAR(n84),
.Q(reg_timer2_enable) 
);
defparam reg_timer2_enable_ins13232.INIT=1'b0;
DFFE \ff_rddata[7]_ins13237  (
.D(n5969),
.CLK(clk_3),
.CE(\ff_rddata[7]_9 ),
.Q(\ff_rddata[7] ) 
);
defparam \ff_rddata[7]_ins13237 .INIT=1'b0;
DFFE \ff_rddata[5]_ins13240  (
.D(n5971),
.CLK(clk_3),
.CE(\ff_rddata[7]_9 ),
.Q(\ff_rddata[5] ) 
);
defparam \ff_rddata[5]_ins13240 .INIT=1'b0;
DFFE \ff_rddata[4]_ins13243  (
.D(n5972),
.CLK(clk_3),
.CE(\ff_rddata[7]_9 ),
.Q(\ff_rddata[4] ) 
);
defparam \ff_rddata[4]_ins13243 .INIT=1'b0;
DFFPE ext_memory_nactive_ins13250 (
.D(n74_15),
.CLK(clk_3),
.CE(ext_memory_nactive_23),
.PRESET(n84),
.Q(ext_memory_nactive) 
);
defparam ext_memory_nactive_ins13250.INIT=1'b1;
LUT2 n116_ins16113 (
.I0(n116_5),
.I1(n116_7),
.F(n116) 
);
defparam n116_ins16113.INIT=4'h8;
LUT2 n117_ins16114 (
.I0(slot_d_10),
.I1(slot_d_2),
.F(n117) 
);
defparam n117_ins16114.INIT=4'hE;
LUT2 n118_ins16115 (
.I0(slot_d_10),
.I1(slot_d_4),
.F(n118_3) 
);
defparam n118_ins16115.INIT=4'hE;
LUT2 n119_ins16116 (
.I0(slot_d_10),
.I1(slot_d_6),
.F(n119) 
);
defparam n119_ins16116.INIT=4'hE;
LUT4 n6900_ins16117 (
.I0(reg_ram_mode0),
.I1(slot_a_29),
.I2(slot_a_31),
.I3(n6900_5),
.F(n6900) 
);
defparam n6900_ins16117.INIT=16'h1000;
LUT4 n6914_ins16118 (
.I0(reg_ram_mode1),
.I1(slot_a_29),
.I2(slot_a_31),
.I3(n6900_5),
.F(n6914) 
);
defparam n6914_ins16118.INIT=16'h4000;
LUT4 n6916_ins16119 (
.I0(reg_ram_mode2),
.I1(slot_a_29),
.I2(slot_a_31),
.I3(n6900_5),
.F(n6916) 
);
defparam n6916_ins16119.INIT=16'h0100;
LUT4 n7001_ins16121 (
.I0(n7001_13),
.I1(slot_a_13),
.I2(n7001_7),
.I3(n7001_9),
.F(n7001) 
);
defparam n7001_ins16121.INIT=16'hF8FF;
LUT3 n10150_ins16134 (
.I0(n10150_5),
.I1(n10150_7),
.I2(n10150_13),
.F(n10150) 
);
defparam n10150_ins16134.INIT=8'h80;
LUT3 n10153_ins16135 (
.I0(n10150_5),
.I1(n10150_13),
.I2(n10153_5),
.F(n10153) 
);
defparam n10153_ins16135.INIT=8'h80;
LUT3 n10155_ins16136 (
.I0(n10150_5),
.I1(n10150_13),
.I2(n10155_5),
.F(n10155) 
);
defparam n10155_ins16136.INIT=8'h80;
LUT3 n10163_ins16137 (
.I0(n10120_5),
.I1(n10150_5),
.I2(n10163_5),
.F(n10163) 
);
defparam n10163_ins16137.INIT=8'h80;
LUT3 n10171_ins16138 (
.I0(n10150_5),
.I1(n10128_5),
.I2(n10163_5),
.F(n10171) 
);
defparam n10171_ins16138.INIT=8'h80;
LUT3 n10179_ins16139 (
.I0(n10150_5),
.I1(n10136_5),
.I2(n10163_5),
.F(n10179) 
);
defparam n10179_ins16139.INIT=8'h80;
LUT3 n10187_ins16140 (
.I0(n10150_5),
.I1(n10144_5),
.I2(n10163_5),
.F(n10187) 
);
defparam n10187_ins16140.INIT=8'h80;
LUT3 n10193_ins16141 (
.I0(n10150_5),
.I1(n10150_7),
.I2(n10193_5),
.F(n10193) 
);
defparam n10193_ins16141.INIT=8'h80;
LUT3 n10196_ins16142 (
.I0(n10150_5),
.I1(n10153_5),
.I2(n10193_5),
.F(n10196) 
);
defparam n10196_ins16142.INIT=8'h80;
LUT3 n10198_ins16143 (
.I0(n10150_5),
.I1(n10155_5),
.I2(n10193_5),
.F(n10198) 
);
defparam n10198_ins16143.INIT=8'h80;
LUT3 n10206_ins16144 (
.I0(n10120_5),
.I1(n10150_5),
.I2(n10206_5),
.F(n10206) 
);
defparam n10206_ins16144.INIT=8'h80;
LUT3 n10214_ins16145 (
.I0(n10150_5),
.I1(n10128_5),
.I2(n10206_5),
.F(n10214) 
);
defparam n10214_ins16145.INIT=8'h80;
LUT3 n10222_ins16146 (
.I0(n10150_5),
.I1(n10136_5),
.I2(n10206_5),
.F(n10222) 
);
defparam n10222_ins16146.INIT=8'h80;
LUT3 n10230_ins16147 (
.I0(n10150_5),
.I1(n10144_5),
.I2(n10206_5),
.F(n10230) 
);
defparam n10230_ins16147.INIT=8'h80;
LUT3 n10236_ins16148 (
.I0(n10150_5),
.I1(n10150_7),
.I2(n10236_7),
.F(n10236) 
);
defparam n10236_ins16148.INIT=8'h80;
LUT4 n10239_ins16149 (
.I0(slot_a_15),
.I1(slot_a_17),
.I2(n10236_7),
.I3(n10239_7),
.F(n10239) 
);
defparam n10239_ins16149.INIT=16'h1000;
LUT3 n10241_ins16150 (
.I0(n10150_5),
.I1(n10155_5),
.I2(n10236_7),
.F(n10241) 
);
defparam n10241_ins16150.INIT=8'h80;
LUT4 n10249_ins16151 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(n10150_5),
.I3(n10249_5),
.F(n10249) 
);
defparam n10249_ins16151.INIT=16'h4000;
LUT3 n10257_ins16152 (
.I0(n10150_5),
.I1(n10136_5),
.I2(n10249_5),
.F(n10257) 
);
defparam n10257_ins16152.INIT=8'h80;
LUT3 n10265_ins16153 (
.I0(n10150_5),
.I1(n10144_5),
.I2(n10249_5),
.F(n10265) 
);
defparam n10265_ins16153.INIT=8'h80;
LUT3 n10271_ins16154 (
.I0(n10271_5),
.I1(n10150_5),
.I2(n10150_7),
.F(n10271) 
);
defparam n10271_ins16154.INIT=8'h80;
LUT4 n10274_ins16155 (
.I0(slot_a_15),
.I1(slot_a_17),
.I2(n10271_5),
.I3(n10239_7),
.F(n10274) 
);
defparam n10274_ins16155.INIT=16'h1000;
LUT3 n10276_ins16156 (
.I0(n10271_5),
.I1(n10150_5),
.I2(n10155_5),
.F(n10276) 
);
defparam n10276_ins16156.INIT=8'h80;
LUT3 n10292_ins16159 (
.I0(n10280_5),
.I1(n10155_5),
.I2(n10292_5),
.F(n10292) 
);
defparam n10292_ins16159.INIT=8'h80;
LUT3 n10332_ins16165 (
.I0(n10150_7),
.I1(n10150_13),
.I2(n10292_5),
.F(n10332) 
);
defparam n10332_ins16165.INIT=8'h80;
LUT3 n10349_ins16169 (
.I0(n10150_7),
.I1(n10163_5),
.I2(n10292_5),
.F(n10349) 
);
defparam n10349_ins16169.INIT=8'h80;
LUT3 n10360_ins16171 (
.I0(n10163_5),
.I1(n10292_5),
.I2(n10360_5),
.F(n10360) 
);
defparam n10360_ins16171.INIT=8'h80;
LUT3 n10368_ins16172 (
.I0(n10120_5),
.I1(n10163_5),
.I2(n10292_5),
.F(n10368) 
);
defparam n10368_ins16172.INIT=8'h80;
LUT3 n10376_ins16173 (
.I0(n10128_5),
.I1(n10163_5),
.I2(n10292_5),
.F(n10376) 
);
defparam n10376_ins16173.INIT=8'h80;
LUT3 n10384_ins16174 (
.I0(n10136_5),
.I1(n10163_5),
.I2(n10292_5),
.F(n10384) 
);
defparam n10384_ins16174.INIT=8'h80;
LUT3 n10392_ins16175 (
.I0(n10144_5),
.I1(n10163_5),
.I2(n10292_5),
.F(n10392) 
);
defparam n10392_ins16175.INIT=8'h80;
LUT3 n10398_ins16176 (
.I0(n10150_7),
.I1(n10193_5),
.I2(n10292_5),
.F(n10398) 
);
defparam n10398_ins16176.INIT=8'h80;
LUT3 n10464_ins16187 (
.I0(n10150_7),
.I1(n10236_7),
.I2(n10292_5),
.F(n10464) 
);
defparam n10464_ins16187.INIT=8'h80;
LUT3 n10530_ins16198 (
.I0(n10271_5),
.I1(n10150_7),
.I2(n10292_5),
.F(n10530) 
);
defparam n10530_ins16198.INIT=8'h80;
LUT3 n10540_ins16201 (
.I0(n10540_13),
.I1(n10360_5),
.I2(n10540_11),
.F(n10540) 
);
defparam n10540_ins16201.INIT=8'h80;
LUT3 n10578_ins16206 (
.I0(n10150_7),
.I1(n10150_13),
.I2(n10578_7),
.F(n10578) 
);
defparam n10578_ins16206.INIT=8'h80;
LUT3 n10595_ins16210 (
.I0(n10150_7),
.I1(n10163_5),
.I2(n10578_7),
.F(n10595) 
);
defparam n10595_ins16210.INIT=8'h80;
LUT3 n10599_ins16211 (
.I0(n10155_5),
.I1(n10163_5),
.I2(n10578_7),
.F(n10599) 
);
defparam n10599_ins16211.INIT=8'h80;
LUT3 n10606_ins16212 (
.I0(n10163_5),
.I1(n10360_5),
.I2(n10578_7),
.F(n10606) 
);
defparam n10606_ins16212.INIT=8'h80;
LUT3 n10614_ins16213 (
.I0(n10120_5),
.I1(n10163_5),
.I2(n10578_7),
.F(n10614) 
);
defparam n10614_ins16213.INIT=8'h80;
LUT3 n10622_ins16214 (
.I0(n10128_5),
.I1(n10163_5),
.I2(n10578_7),
.F(n10622) 
);
defparam n10622_ins16214.INIT=8'h80;
LUT3 n10630_ins16215 (
.I0(n10136_5),
.I1(n10163_5),
.I2(n10578_7),
.F(n10630) 
);
defparam n10630_ins16215.INIT=8'h80;
LUT3 n10638_ins16216 (
.I0(n10144_5),
.I1(n10163_5),
.I2(n10578_7),
.F(n10638) 
);
defparam n10638_ins16216.INIT=8'h80;
LUT3 n10644_ins16217 (
.I0(n10150_7),
.I1(n10193_5),
.I2(n10578_7),
.F(n10644) 
);
defparam n10644_ins16217.INIT=8'h80;
LUT3 n10647_ins16218 (
.I0(n10153_5),
.I1(n10193_5),
.I2(n10578_7),
.F(n10647) 
);
defparam n10647_ins16218.INIT=8'h80;
LUT3 n10649_ins16219 (
.I0(n10155_5),
.I1(n10193_5),
.I2(n10578_7),
.F(n10649) 
);
defparam n10649_ins16219.INIT=8'h80;
LUT3 ch_b1_key_release_ins16226 (
.I0(ff_ch_b1_key_release),
.I1(ch_b0_key_release),
.I2(ff_reg_clone_key_b1),
.F(ch_b1_key_release) 
);
defparam ch_b1_key_release_ins16226.INIT=8'hCA;
LUT3 ch_b1_key_off_ins16227 (
.I0(ff_ch_b1_key_off),
.I1(ch_b0_key_off),
.I2(ff_reg_clone_key_b1),
.F(ch_b1_key_off) 
);
defparam ch_b1_key_off_ins16227.INIT=8'hCA;
LUT3 ch_c1_key_release_ins16228 (
.I0(ff_ch_c1_key_release),
.I1(ch_c0_key_release),
.I2(ff_reg_clone_key_c1),
.F(ch_c1_key_release) 
);
defparam ch_c1_key_release_ins16228.INIT=8'hCA;
LUT3 ch_c1_key_off_ins16229 (
.I0(ff_ch_c1_key_off),
.I1(ch_c0_key_off),
.I2(ff_reg_clone_key_c1),
.F(ch_c1_key_off) 
);
defparam ch_c1_key_off_ins16229.INIT=8'hCA;
LUT3 ch_d1_key_release_ins16230 (
.I0(ff_ch_d1_key_release),
.I1(ch_d0_key_release),
.I2(ff_reg_clone_key_d1),
.F(ch_d1_key_release) 
);
defparam ch_d1_key_release_ins16230.INIT=8'hCA;
LUT3 ch_d1_key_off_ins16231 (
.I0(ff_ch_d1_key_off),
.I1(ch_d0_key_off),
.I2(ff_reg_clone_key_d1),
.F(ch_d1_key_off) 
);
defparam ch_d1_key_off_ins16231.INIT=8'hCA;
LUT3 ch_e1_key_release_ins16232 (
.I0(ff_ch_e1_key_release),
.I1(ch_e0_key_release),
.I2(ff_reg_clone_key_e1),
.F(ch_e1_key_release) 
);
defparam ch_e1_key_release_ins16232.INIT=8'hCA;
LUT3 ch_e1_key_off_ins16233 (
.I0(ff_ch_e1_key_off),
.I1(ch_e0_key_off),
.I2(ff_reg_clone_key_e1),
.F(ch_e1_key_off) 
);
defparam ch_e1_key_off_ins16233.INIT=8'hCA;
LUT3 \reg_wave_length_a1[1]_ins16234  (
.I0(\ff_reg_wave_length_a1[1] ),
.I1(\reg_wave_length_a0[1] ),
.I2(ff_reg_clone_wave_a1),
.F(\reg_wave_length_a1[1] ) 
);
defparam \reg_wave_length_a1[1]_ins16234 .INIT=8'hCA;
LUT3 \reg_wave_length_a1[0]_ins16235  (
.I0(\ff_reg_wave_length_a1[0] ),
.I1(\reg_wave_length_a0[0] ),
.I2(ff_reg_clone_wave_a1),
.F(\reg_wave_length_a1[0] ) 
);
defparam \reg_wave_length_a1[0]_ins16235 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[11]_ins16236  (
.I0(\ff_reg_frequency_count_a1[11] ),
.I1(\reg_frequency_count_a0[11] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[11] ) 
);
defparam \reg_frequency_count_a1[11]_ins16236 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[10]_ins16237  (
.I0(\ff_reg_frequency_count_a1[10] ),
.I1(\reg_frequency_count_a0[10] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[10] ) 
);
defparam \reg_frequency_count_a1[10]_ins16237 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[9]_ins16238  (
.I0(\ff_reg_frequency_count_a1[9] ),
.I1(\reg_frequency_count_a0[9] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[9] ) 
);
defparam \reg_frequency_count_a1[9]_ins16238 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[8]_ins16239  (
.I0(\ff_reg_frequency_count_a1[8] ),
.I1(\reg_frequency_count_a0[8] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[8] ) 
);
defparam \reg_frequency_count_a1[8]_ins16239 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[7]_ins16240  (
.I0(\ff_reg_frequency_count_a1[7] ),
.I1(\reg_frequency_count_a0[7] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[7] ) 
);
defparam \reg_frequency_count_a1[7]_ins16240 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[6]_ins16241  (
.I0(\ff_reg_frequency_count_a1[6] ),
.I1(\reg_frequency_count_a0[6] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[6] ) 
);
defparam \reg_frequency_count_a1[6]_ins16241 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[5]_ins16242  (
.I0(\ff_reg_frequency_count_a1[5] ),
.I1(\reg_frequency_count_a0[5] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[5] ) 
);
defparam \reg_frequency_count_a1[5]_ins16242 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[4]_ins16243  (
.I0(\ff_reg_frequency_count_a1[4] ),
.I1(\reg_frequency_count_a0[4] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[4] ) 
);
defparam \reg_frequency_count_a1[4]_ins16243 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[3]_ins16244  (
.I0(\ff_reg_frequency_count_a1[3] ),
.I1(\reg_frequency_count_a0[3] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[3] ) 
);
defparam \reg_frequency_count_a1[3]_ins16244 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[2]_ins16245  (
.I0(\ff_reg_frequency_count_a1[2] ),
.I1(\reg_frequency_count_a0[2] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[2] ) 
);
defparam \reg_frequency_count_a1[2]_ins16245 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[1]_ins16246  (
.I0(\ff_reg_frequency_count_a1[1] ),
.I1(\reg_frequency_count_a0[1] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[1] ) 
);
defparam \reg_frequency_count_a1[1]_ins16246 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[0]_ins16247  (
.I0(\ff_reg_frequency_count_a1[0] ),
.I1(\reg_frequency_count_a0[0] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[0] ) 
);
defparam \reg_frequency_count_a1[0]_ins16247 .INIT=8'hCA;
LUT3 \reg_ar_b1[7]_ins16248  (
.I0(\ff_reg_ar_b1[7] ),
.I1(\reg_ar_b0[7] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_ar_b1[7] ) 
);
defparam \reg_ar_b1[7]_ins16248 .INIT=8'hCA;
LUT3 \reg_ar_b1[6]_ins16249  (
.I0(\ff_reg_ar_b1[6] ),
.I1(\reg_ar_b0[6] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_ar_b1[6] ) 
);
defparam \reg_ar_b1[6]_ins16249 .INIT=8'hCA;
LUT3 \reg_ar_b1[5]_ins16250  (
.I0(\ff_reg_ar_b1[5] ),
.I1(\reg_ar_b0[5] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_ar_b1[5] ) 
);
defparam \reg_ar_b1[5]_ins16250 .INIT=8'hCA;
LUT3 \reg_ar_b1[4]_ins16251  (
.I0(\ff_reg_ar_b1[4] ),
.I1(\reg_ar_b0[4] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_ar_b1[4] ) 
);
defparam \reg_ar_b1[4]_ins16251 .INIT=8'hCA;
LUT3 \reg_ar_b1[3]_ins16252  (
.I0(\ff_reg_ar_b1[3] ),
.I1(\reg_ar_b0[3] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_ar_b1[3] ) 
);
defparam \reg_ar_b1[3]_ins16252 .INIT=8'hCA;
LUT3 \reg_ar_b1[2]_ins16253  (
.I0(\ff_reg_ar_b1[2] ),
.I1(\reg_ar_b0[2] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_ar_b1[2] ) 
);
defparam \reg_ar_b1[2]_ins16253 .INIT=8'hCA;
LUT3 \reg_ar_b1[1]_ins16254  (
.I0(\ff_reg_ar_b1[1] ),
.I1(\reg_ar_b0[1] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_ar_b1[1] ) 
);
defparam \reg_ar_b1[1]_ins16254 .INIT=8'hCA;
LUT3 \reg_ar_b1[0]_ins16255  (
.I0(\ff_reg_ar_b1[0] ),
.I1(\reg_ar_b0[0] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_ar_b1[0] ) 
);
defparam \reg_ar_b1[0]_ins16255 .INIT=8'hCA;
LUT3 \reg_dr_b1[7]_ins16256  (
.I0(\ff_reg_dr_b1[7] ),
.I1(\reg_dr_b0[7] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_dr_b1[7] ) 
);
defparam \reg_dr_b1[7]_ins16256 .INIT=8'hCA;
LUT3 \reg_dr_b1[6]_ins16257  (
.I0(\ff_reg_dr_b1[6] ),
.I1(\reg_dr_b0[6] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_dr_b1[6] ) 
);
defparam \reg_dr_b1[6]_ins16257 .INIT=8'hCA;
LUT3 \reg_dr_b1[5]_ins16258  (
.I0(\ff_reg_dr_b1[5] ),
.I1(\reg_dr_b0[5] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_dr_b1[5] ) 
);
defparam \reg_dr_b1[5]_ins16258 .INIT=8'hCA;
LUT3 \reg_dr_b1[4]_ins16259  (
.I0(\ff_reg_dr_b1[4] ),
.I1(\reg_dr_b0[4] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_dr_b1[4] ) 
);
defparam \reg_dr_b1[4]_ins16259 .INIT=8'hCA;
LUT3 \reg_dr_b1[3]_ins16260  (
.I0(\ff_reg_dr_b1[3] ),
.I1(\reg_dr_b0[3] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_dr_b1[3] ) 
);
defparam \reg_dr_b1[3]_ins16260 .INIT=8'hCA;
LUT3 \reg_dr_b1[2]_ins16261  (
.I0(\ff_reg_dr_b1[2] ),
.I1(\reg_dr_b0[2] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_dr_b1[2] ) 
);
defparam \reg_dr_b1[2]_ins16261 .INIT=8'hCA;
LUT3 \reg_dr_b1[1]_ins16262  (
.I0(\ff_reg_dr_b1[1] ),
.I1(\reg_dr_b0[1] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_dr_b1[1] ) 
);
defparam \reg_dr_b1[1]_ins16262 .INIT=8'hCA;
LUT3 \reg_dr_b1[0]_ins16263  (
.I0(\ff_reg_dr_b1[0] ),
.I1(\reg_dr_b0[0] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_dr_b1[0] ) 
);
defparam \reg_dr_b1[0]_ins16263 .INIT=8'hCA;
LUT3 \reg_sr_b1[7]_ins16264  (
.I0(\ff_reg_sr_b1[7] ),
.I1(\reg_sr_b0[7] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sr_b1[7] ) 
);
defparam \reg_sr_b1[7]_ins16264 .INIT=8'hCA;
LUT3 \reg_sr_b1[6]_ins16265  (
.I0(\ff_reg_sr_b1[6] ),
.I1(\reg_sr_b0[6] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sr_b1[6] ) 
);
defparam \reg_sr_b1[6]_ins16265 .INIT=8'hCA;
LUT3 \reg_sr_b1[5]_ins16266  (
.I0(\ff_reg_sr_b1[5] ),
.I1(\reg_sr_b0[5] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sr_b1[5] ) 
);
defparam \reg_sr_b1[5]_ins16266 .INIT=8'hCA;
LUT3 \reg_sr_b1[4]_ins16267  (
.I0(\ff_reg_sr_b1[4] ),
.I1(\reg_sr_b0[4] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sr_b1[4] ) 
);
defparam \reg_sr_b1[4]_ins16267 .INIT=8'hCA;
LUT3 \reg_sr_b1[3]_ins16268  (
.I0(\ff_reg_sr_b1[3] ),
.I1(\reg_sr_b0[3] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sr_b1[3] ) 
);
defparam \reg_sr_b1[3]_ins16268 .INIT=8'hCA;
LUT3 \reg_sr_b1[2]_ins16269  (
.I0(\ff_reg_sr_b1[2] ),
.I1(\reg_sr_b0[2] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sr_b1[2] ) 
);
defparam \reg_sr_b1[2]_ins16269 .INIT=8'hCA;
LUT3 \reg_sr_b1[1]_ins16270  (
.I0(\ff_reg_sr_b1[1] ),
.I1(\reg_sr_b0[1] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sr_b1[1] ) 
);
defparam \reg_sr_b1[1]_ins16270 .INIT=8'hCA;
LUT3 \reg_sr_b1[0]_ins16271  (
.I0(\ff_reg_sr_b1[0] ),
.I1(\reg_sr_b0[0] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sr_b1[0] ) 
);
defparam \reg_sr_b1[0]_ins16271 .INIT=8'hCA;
LUT3 \reg_rr_b1[7]_ins16272  (
.I0(\ff_reg_rr_b1[7] ),
.I1(\reg_rr_b0[7] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_rr_b1[7] ) 
);
defparam \reg_rr_b1[7]_ins16272 .INIT=8'hCA;
LUT3 \reg_rr_b1[6]_ins16273  (
.I0(\ff_reg_rr_b1[6] ),
.I1(\reg_rr_b0[6] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_rr_b1[6] ) 
);
defparam \reg_rr_b1[6]_ins16273 .INIT=8'hCA;
LUT3 \reg_rr_b1[5]_ins16274  (
.I0(\ff_reg_rr_b1[5] ),
.I1(\reg_rr_b0[5] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_rr_b1[5] ) 
);
defparam \reg_rr_b1[5]_ins16274 .INIT=8'hCA;
LUT3 \reg_rr_b1[4]_ins16275  (
.I0(\ff_reg_rr_b1[4] ),
.I1(\reg_rr_b0[4] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_rr_b1[4] ) 
);
defparam \reg_rr_b1[4]_ins16275 .INIT=8'hCA;
LUT3 \reg_rr_b1[3]_ins16276  (
.I0(\ff_reg_rr_b1[3] ),
.I1(\reg_rr_b0[3] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_rr_b1[3] ) 
);
defparam \reg_rr_b1[3]_ins16276 .INIT=8'hCA;
LUT3 \reg_rr_b1[2]_ins16277  (
.I0(\ff_reg_rr_b1[2] ),
.I1(\reg_rr_b0[2] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_rr_b1[2] ) 
);
defparam \reg_rr_b1[2]_ins16277 .INIT=8'hCA;
LUT3 \reg_rr_b1[1]_ins16278  (
.I0(\ff_reg_rr_b1[1] ),
.I1(\reg_rr_b0[1] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_rr_b1[1] ) 
);
defparam \reg_rr_b1[1]_ins16278 .INIT=8'hCA;
LUT3 \reg_rr_b1[0]_ins16279  (
.I0(\ff_reg_rr_b1[0] ),
.I1(\reg_rr_b0[0] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_rr_b1[0] ) 
);
defparam \reg_rr_b1[0]_ins16279 .INIT=8'hCA;
LUT3 \reg_sl_b1[5]_ins16280  (
.I0(\ff_reg_sl_b1[5] ),
.I1(\reg_sl_b0[5] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sl_b1[5] ) 
);
defparam \reg_sl_b1[5]_ins16280 .INIT=8'hCA;
LUT3 \reg_sl_b1[4]_ins16281  (
.I0(\ff_reg_sl_b1[4] ),
.I1(\reg_sl_b0[4] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sl_b1[4] ) 
);
defparam \reg_sl_b1[4]_ins16281 .INIT=8'hCA;
LUT3 \reg_sl_b1[3]_ins16282  (
.I0(\ff_reg_sl_b1[3] ),
.I1(\reg_sl_b0[3] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sl_b1[3] ) 
);
defparam \reg_sl_b1[3]_ins16282 .INIT=8'hCA;
LUT3 \reg_sl_b1[2]_ins16283  (
.I0(\ff_reg_sl_b1[2] ),
.I1(\reg_sl_b0[2] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sl_b1[2] ) 
);
defparam \reg_sl_b1[2]_ins16283 .INIT=8'hCA;
LUT3 \reg_sl_b1[1]_ins16284  (
.I0(\ff_reg_sl_b1[1] ),
.I1(\reg_sl_b0[1] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sl_b1[1] ) 
);
defparam \reg_sl_b1[1]_ins16284 .INIT=8'hCA;
LUT3 \reg_sl_b1[0]_ins16285  (
.I0(\ff_reg_sl_b1[0] ),
.I1(\reg_sl_b0[0] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sl_b1[0] ) 
);
defparam \reg_sl_b1[0]_ins16285 .INIT=8'hCA;
LUT3 \reg_wave_length_b1[1]_ins16286  (
.I0(\ff_reg_wave_length_b1[1] ),
.I1(\reg_wave_length_b0[1] ),
.I2(ff_reg_clone_wave_b1),
.F(\reg_wave_length_b1[1] ) 
);
defparam \reg_wave_length_b1[1]_ins16286 .INIT=8'hCA;
LUT3 \reg_wave_length_b1[0]_ins16287  (
.I0(\ff_reg_wave_length_b1[0] ),
.I1(\reg_wave_length_b0[0] ),
.I2(ff_reg_clone_wave_b1),
.F(\reg_wave_length_b1[0] ) 
);
defparam \reg_wave_length_b1[0]_ins16287 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[11]_ins16288  (
.I0(\ff_reg_frequency_count_b1[11] ),
.I1(\reg_frequency_count_b0[11] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[11] ) 
);
defparam \reg_frequency_count_b1[11]_ins16288 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[10]_ins16289  (
.I0(\ff_reg_frequency_count_b1[10] ),
.I1(\reg_frequency_count_b0[10] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[10] ) 
);
defparam \reg_frequency_count_b1[10]_ins16289 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[9]_ins16290  (
.I0(\ff_reg_frequency_count_b1[9] ),
.I1(\reg_frequency_count_b0[9] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[9] ) 
);
defparam \reg_frequency_count_b1[9]_ins16290 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[8]_ins16291  (
.I0(\ff_reg_frequency_count_b1[8] ),
.I1(\reg_frequency_count_b0[8] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[8] ) 
);
defparam \reg_frequency_count_b1[8]_ins16291 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[7]_ins16292  (
.I0(\ff_reg_frequency_count_b1[7] ),
.I1(\reg_frequency_count_b0[7] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[7] ) 
);
defparam \reg_frequency_count_b1[7]_ins16292 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[6]_ins16293  (
.I0(\ff_reg_frequency_count_b1[6] ),
.I1(\reg_frequency_count_b0[6] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[6] ) 
);
defparam \reg_frequency_count_b1[6]_ins16293 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[5]_ins16294  (
.I0(\ff_reg_frequency_count_b1[5] ),
.I1(\reg_frequency_count_b0[5] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[5] ) 
);
defparam \reg_frequency_count_b1[5]_ins16294 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[4]_ins16295  (
.I0(\ff_reg_frequency_count_b1[4] ),
.I1(\reg_frequency_count_b0[4] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[4] ) 
);
defparam \reg_frequency_count_b1[4]_ins16295 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[3]_ins16296  (
.I0(\ff_reg_frequency_count_b1[3] ),
.I1(\reg_frequency_count_b0[3] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[3] ) 
);
defparam \reg_frequency_count_b1[3]_ins16296 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[2]_ins16297  (
.I0(\ff_reg_frequency_count_b1[2] ),
.I1(\reg_frequency_count_b0[2] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[2] ) 
);
defparam \reg_frequency_count_b1[2]_ins16297 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[1]_ins16298  (
.I0(\ff_reg_frequency_count_b1[1] ),
.I1(\reg_frequency_count_b0[1] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[1] ) 
);
defparam \reg_frequency_count_b1[1]_ins16298 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[0]_ins16299  (
.I0(\ff_reg_frequency_count_b1[0] ),
.I1(\reg_frequency_count_b0[0] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[0] ) 
);
defparam \reg_frequency_count_b1[0]_ins16299 .INIT=8'hCA;
LUT3 \reg_noise_sel_b1[1]_ins16300  (
.I0(\ff_reg_noise_sel_b1[1] ),
.I1(\reg_noise_sel_b0[1] ),
.I2(ff_reg_clone_noise_b1),
.F(\reg_noise_sel_b1[1] ) 
);
defparam \reg_noise_sel_b1[1]_ins16300 .INIT=8'hCA;
LUT3 \reg_noise_sel_b1[0]_ins16301  (
.I0(\ff_reg_noise_sel_b1[0] ),
.I1(\reg_noise_sel_b0[0] ),
.I2(ff_reg_clone_noise_b1),
.F(\reg_noise_sel_b1[0] ) 
);
defparam \reg_noise_sel_b1[0]_ins16301 .INIT=8'hCA;
LUT3 \reg_ar_c1[7]_ins16302  (
.I0(\ff_reg_ar_c1[7] ),
.I1(\reg_ar_c0[7] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_ar_c1[7] ) 
);
defparam \reg_ar_c1[7]_ins16302 .INIT=8'hCA;
LUT3 \reg_ar_c1[6]_ins16303  (
.I0(\ff_reg_ar_c1[6] ),
.I1(\reg_ar_c0[6] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_ar_c1[6] ) 
);
defparam \reg_ar_c1[6]_ins16303 .INIT=8'hCA;
LUT3 \reg_ar_c1[5]_ins16304  (
.I0(\ff_reg_ar_c1[5] ),
.I1(\reg_ar_c0[5] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_ar_c1[5] ) 
);
defparam \reg_ar_c1[5]_ins16304 .INIT=8'hCA;
LUT3 \reg_ar_c1[4]_ins16305  (
.I0(\ff_reg_ar_c1[4] ),
.I1(\reg_ar_c0[4] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_ar_c1[4] ) 
);
defparam \reg_ar_c1[4]_ins16305 .INIT=8'hCA;
LUT3 \reg_ar_c1[3]_ins16306  (
.I0(\ff_reg_ar_c1[3] ),
.I1(\reg_ar_c0[3] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_ar_c1[3] ) 
);
defparam \reg_ar_c1[3]_ins16306 .INIT=8'hCA;
LUT3 \reg_ar_c1[2]_ins16307  (
.I0(\ff_reg_ar_c1[2] ),
.I1(\reg_ar_c0[2] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_ar_c1[2] ) 
);
defparam \reg_ar_c1[2]_ins16307 .INIT=8'hCA;
LUT3 \reg_ar_c1[1]_ins16308  (
.I0(\ff_reg_ar_c1[1] ),
.I1(\reg_ar_c0[1] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_ar_c1[1] ) 
);
defparam \reg_ar_c1[1]_ins16308 .INIT=8'hCA;
LUT3 \reg_ar_c1[0]_ins16309  (
.I0(\ff_reg_ar_c1[0] ),
.I1(\reg_ar_c0[0] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_ar_c1[0] ) 
);
defparam \reg_ar_c1[0]_ins16309 .INIT=8'hCA;
LUT3 \reg_dr_c1[7]_ins16310  (
.I0(\ff_reg_dr_c1[7] ),
.I1(\reg_dr_c0[7] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_dr_c1[7] ) 
);
defparam \reg_dr_c1[7]_ins16310 .INIT=8'hCA;
LUT3 \reg_dr_c1[6]_ins16311  (
.I0(\ff_reg_dr_c1[6] ),
.I1(\reg_dr_c0[6] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_dr_c1[6] ) 
);
defparam \reg_dr_c1[6]_ins16311 .INIT=8'hCA;
LUT3 \reg_dr_c1[5]_ins16312  (
.I0(\ff_reg_dr_c1[5] ),
.I1(\reg_dr_c0[5] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_dr_c1[5] ) 
);
defparam \reg_dr_c1[5]_ins16312 .INIT=8'hCA;
LUT3 \reg_dr_c1[4]_ins16313  (
.I0(\ff_reg_dr_c1[4] ),
.I1(\reg_dr_c0[4] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_dr_c1[4] ) 
);
defparam \reg_dr_c1[4]_ins16313 .INIT=8'hCA;
LUT3 \reg_dr_c1[3]_ins16314  (
.I0(\ff_reg_dr_c1[3] ),
.I1(\reg_dr_c0[3] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_dr_c1[3] ) 
);
defparam \reg_dr_c1[3]_ins16314 .INIT=8'hCA;
LUT3 \reg_dr_c1[2]_ins16315  (
.I0(\ff_reg_dr_c1[2] ),
.I1(\reg_dr_c0[2] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_dr_c1[2] ) 
);
defparam \reg_dr_c1[2]_ins16315 .INIT=8'hCA;
LUT3 \reg_dr_c1[1]_ins16316  (
.I0(\ff_reg_dr_c1[1] ),
.I1(\reg_dr_c0[1] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_dr_c1[1] ) 
);
defparam \reg_dr_c1[1]_ins16316 .INIT=8'hCA;
LUT3 \reg_dr_c1[0]_ins16317  (
.I0(\ff_reg_dr_c1[0] ),
.I1(\reg_dr_c0[0] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_dr_c1[0] ) 
);
defparam \reg_dr_c1[0]_ins16317 .INIT=8'hCA;
LUT3 \reg_sr_c1[7]_ins16318  (
.I0(\ff_reg_sr_c1[7] ),
.I1(\reg_sr_c0[7] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sr_c1[7] ) 
);
defparam \reg_sr_c1[7]_ins16318 .INIT=8'hCA;
LUT3 \reg_sr_c1[6]_ins16319  (
.I0(\ff_reg_sr_c1[6] ),
.I1(\reg_sr_c0[6] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sr_c1[6] ) 
);
defparam \reg_sr_c1[6]_ins16319 .INIT=8'hCA;
LUT3 \reg_sr_c1[5]_ins16320  (
.I0(\ff_reg_sr_c1[5] ),
.I1(\reg_sr_c0[5] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sr_c1[5] ) 
);
defparam \reg_sr_c1[5]_ins16320 .INIT=8'hCA;
LUT3 \reg_sr_c1[4]_ins16321  (
.I0(\ff_reg_sr_c1[4] ),
.I1(\reg_sr_c0[4] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sr_c1[4] ) 
);
defparam \reg_sr_c1[4]_ins16321 .INIT=8'hCA;
LUT3 \reg_sr_c1[3]_ins16322  (
.I0(\ff_reg_sr_c1[3] ),
.I1(\reg_sr_c0[3] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sr_c1[3] ) 
);
defparam \reg_sr_c1[3]_ins16322 .INIT=8'hCA;
LUT3 \reg_sr_c1[2]_ins16323  (
.I0(\ff_reg_sr_c1[2] ),
.I1(\reg_sr_c0[2] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sr_c1[2] ) 
);
defparam \reg_sr_c1[2]_ins16323 .INIT=8'hCA;
LUT3 \reg_sr_c1[1]_ins16324  (
.I0(\ff_reg_sr_c1[1] ),
.I1(\reg_sr_c0[1] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sr_c1[1] ) 
);
defparam \reg_sr_c1[1]_ins16324 .INIT=8'hCA;
LUT3 \reg_sr_c1[0]_ins16325  (
.I0(\ff_reg_sr_c1[0] ),
.I1(\reg_sr_c0[0] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sr_c1[0] ) 
);
defparam \reg_sr_c1[0]_ins16325 .INIT=8'hCA;
LUT3 \reg_rr_c1[7]_ins16326  (
.I0(\ff_reg_rr_c1[7] ),
.I1(\reg_rr_c0[7] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_rr_c1[7] ) 
);
defparam \reg_rr_c1[7]_ins16326 .INIT=8'hCA;
LUT3 \reg_rr_c1[6]_ins16327  (
.I0(\ff_reg_rr_c1[6] ),
.I1(\reg_rr_c0[6] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_rr_c1[6] ) 
);
defparam \reg_rr_c1[6]_ins16327 .INIT=8'hCA;
LUT3 \reg_rr_c1[5]_ins16328  (
.I0(\ff_reg_rr_c1[5] ),
.I1(\reg_rr_c0[5] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_rr_c1[5] ) 
);
defparam \reg_rr_c1[5]_ins16328 .INIT=8'hCA;
LUT3 \reg_rr_c1[4]_ins16329  (
.I0(\ff_reg_rr_c1[4] ),
.I1(\reg_rr_c0[4] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_rr_c1[4] ) 
);
defparam \reg_rr_c1[4]_ins16329 .INIT=8'hCA;
LUT3 \reg_rr_c1[3]_ins16330  (
.I0(\ff_reg_rr_c1[3] ),
.I1(\reg_rr_c0[3] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_rr_c1[3] ) 
);
defparam \reg_rr_c1[3]_ins16330 .INIT=8'hCA;
LUT3 \reg_rr_c1[2]_ins16331  (
.I0(\ff_reg_rr_c1[2] ),
.I1(\reg_rr_c0[2] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_rr_c1[2] ) 
);
defparam \reg_rr_c1[2]_ins16331 .INIT=8'hCA;
LUT3 \reg_rr_c1[1]_ins16332  (
.I0(\ff_reg_rr_c1[1] ),
.I1(\reg_rr_c0[1] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_rr_c1[1] ) 
);
defparam \reg_rr_c1[1]_ins16332 .INIT=8'hCA;
LUT3 \reg_rr_c1[0]_ins16333  (
.I0(\ff_reg_rr_c1[0] ),
.I1(\reg_rr_c0[0] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_rr_c1[0] ) 
);
defparam \reg_rr_c1[0]_ins16333 .INIT=8'hCA;
LUT3 \reg_sl_c1[5]_ins16334  (
.I0(\ff_reg_sl_c1[5] ),
.I1(\reg_sl_c0[5] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sl_c1[5] ) 
);
defparam \reg_sl_c1[5]_ins16334 .INIT=8'hCA;
LUT3 \reg_sl_c1[4]_ins16335  (
.I0(\ff_reg_sl_c1[4] ),
.I1(\reg_sl_c0[4] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sl_c1[4] ) 
);
defparam \reg_sl_c1[4]_ins16335 .INIT=8'hCA;
LUT3 \reg_sl_c1[3]_ins16336  (
.I0(\ff_reg_sl_c1[3] ),
.I1(\reg_sl_c0[3] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sl_c1[3] ) 
);
defparam \reg_sl_c1[3]_ins16336 .INIT=8'hCA;
LUT3 \reg_sl_c1[2]_ins16337  (
.I0(\ff_reg_sl_c1[2] ),
.I1(\reg_sl_c0[2] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sl_c1[2] ) 
);
defparam \reg_sl_c1[2]_ins16337 .INIT=8'hCA;
LUT3 \reg_sl_c1[1]_ins16338  (
.I0(\ff_reg_sl_c1[1] ),
.I1(\reg_sl_c0[1] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sl_c1[1] ) 
);
defparam \reg_sl_c1[1]_ins16338 .INIT=8'hCA;
LUT3 \reg_sl_c1[0]_ins16339  (
.I0(\ff_reg_sl_c1[0] ),
.I1(\reg_sl_c0[0] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sl_c1[0] ) 
);
defparam \reg_sl_c1[0]_ins16339 .INIT=8'hCA;
LUT3 \reg_wave_length_c1[1]_ins16340  (
.I0(\ff_reg_wave_length_c1[1] ),
.I1(\reg_wave_length_c0[1] ),
.I2(ff_reg_clone_wave_c1),
.F(\reg_wave_length_c1[1] ) 
);
defparam \reg_wave_length_c1[1]_ins16340 .INIT=8'hCA;
LUT3 \reg_wave_length_c1[0]_ins16341  (
.I0(\ff_reg_wave_length_c1[0] ),
.I1(\reg_wave_length_c0[0] ),
.I2(ff_reg_clone_wave_c1),
.F(\reg_wave_length_c1[0] ) 
);
defparam \reg_wave_length_c1[0]_ins16341 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[11]_ins16342  (
.I0(\ff_reg_frequency_count_c1[11] ),
.I1(\reg_frequency_count_c0[11] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[11] ) 
);
defparam \reg_frequency_count_c1[11]_ins16342 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[10]_ins16343  (
.I0(\ff_reg_frequency_count_c1[10] ),
.I1(\reg_frequency_count_c0[10] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[10] ) 
);
defparam \reg_frequency_count_c1[10]_ins16343 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[9]_ins16344  (
.I0(\ff_reg_frequency_count_c1[9] ),
.I1(\reg_frequency_count_c0[9] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[9] ) 
);
defparam \reg_frequency_count_c1[9]_ins16344 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[8]_ins16345  (
.I0(\ff_reg_frequency_count_c1[8] ),
.I1(\reg_frequency_count_c0[8] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[8] ) 
);
defparam \reg_frequency_count_c1[8]_ins16345 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[7]_ins16346  (
.I0(\ff_reg_frequency_count_c1[7] ),
.I1(\reg_frequency_count_c0[7] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[7] ) 
);
defparam \reg_frequency_count_c1[7]_ins16346 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[6]_ins16347  (
.I0(\ff_reg_frequency_count_c1[6] ),
.I1(\reg_frequency_count_c0[6] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[6] ) 
);
defparam \reg_frequency_count_c1[6]_ins16347 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[5]_ins16348  (
.I0(\ff_reg_frequency_count_c1[5] ),
.I1(\reg_frequency_count_c0[5] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[5] ) 
);
defparam \reg_frequency_count_c1[5]_ins16348 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[4]_ins16349  (
.I0(\ff_reg_frequency_count_c1[4] ),
.I1(\reg_frequency_count_c0[4] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[4] ) 
);
defparam \reg_frequency_count_c1[4]_ins16349 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[3]_ins16350  (
.I0(\ff_reg_frequency_count_c1[3] ),
.I1(\reg_frequency_count_c0[3] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[3] ) 
);
defparam \reg_frequency_count_c1[3]_ins16350 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[2]_ins16351  (
.I0(\ff_reg_frequency_count_c1[2] ),
.I1(\reg_frequency_count_c0[2] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[2] ) 
);
defparam \reg_frequency_count_c1[2]_ins16351 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[1]_ins16352  (
.I0(\ff_reg_frequency_count_c1[1] ),
.I1(\reg_frequency_count_c0[1] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[1] ) 
);
defparam \reg_frequency_count_c1[1]_ins16352 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[0]_ins16353  (
.I0(\ff_reg_frequency_count_c1[0] ),
.I1(\reg_frequency_count_c0[0] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[0] ) 
);
defparam \reg_frequency_count_c1[0]_ins16353 .INIT=8'hCA;
LUT3 \reg_noise_sel_c1[1]_ins16354  (
.I0(\ff_reg_noise_sel_c1[1] ),
.I1(\reg_noise_sel_c0[1] ),
.I2(ff_reg_clone_noise_c1),
.F(\reg_noise_sel_c1[1] ) 
);
defparam \reg_noise_sel_c1[1]_ins16354 .INIT=8'hCA;
LUT3 \reg_noise_sel_c1[0]_ins16355  (
.I0(\ff_reg_noise_sel_c1[0] ),
.I1(\reg_noise_sel_c0[0] ),
.I2(ff_reg_clone_noise_c1),
.F(\reg_noise_sel_c1[0] ) 
);
defparam \reg_noise_sel_c1[0]_ins16355 .INIT=8'hCA;
LUT3 \reg_dr_d1[7]_ins16356  (
.I0(\ff_reg_dr_d1[7] ),
.I1(\reg_dr_d0[7] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_dr_d1[7] ) 
);
defparam \reg_dr_d1[7]_ins16356 .INIT=8'hCA;
LUT3 \reg_dr_d1[6]_ins16357  (
.I0(\ff_reg_dr_d1[6] ),
.I1(\reg_dr_d0[6] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_dr_d1[6] ) 
);
defparam \reg_dr_d1[6]_ins16357 .INIT=8'hCA;
LUT3 \reg_dr_d1[5]_ins16358  (
.I0(\ff_reg_dr_d1[5] ),
.I1(\reg_dr_d0[5] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_dr_d1[5] ) 
);
defparam \reg_dr_d1[5]_ins16358 .INIT=8'hCA;
LUT3 \reg_dr_d1[4]_ins16359  (
.I0(\ff_reg_dr_d1[4] ),
.I1(\reg_dr_d0[4] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_dr_d1[4] ) 
);
defparam \reg_dr_d1[4]_ins16359 .INIT=8'hCA;
LUT3 \reg_dr_d1[3]_ins16360  (
.I0(\ff_reg_dr_d1[3] ),
.I1(\reg_dr_d0[3] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_dr_d1[3] ) 
);
defparam \reg_dr_d1[3]_ins16360 .INIT=8'hCA;
LUT3 \reg_dr_d1[2]_ins16361  (
.I0(\ff_reg_dr_d1[2] ),
.I1(\reg_dr_d0[2] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_dr_d1[2] ) 
);
defparam \reg_dr_d1[2]_ins16361 .INIT=8'hCA;
LUT3 \reg_dr_d1[1]_ins16362  (
.I0(\ff_reg_dr_d1[1] ),
.I1(\reg_dr_d0[1] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_dr_d1[1] ) 
);
defparam \reg_dr_d1[1]_ins16362 .INIT=8'hCA;
LUT3 \reg_dr_d1[0]_ins16363  (
.I0(\ff_reg_dr_d1[0] ),
.I1(\reg_dr_d0[0] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_dr_d1[0] ) 
);
defparam \reg_dr_d1[0]_ins16363 .INIT=8'hCA;
LUT3 \reg_sr_d1[7]_ins16364  (
.I0(\ff_reg_sr_d1[7] ),
.I1(\reg_sr_d0[7] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sr_d1[7] ) 
);
defparam \reg_sr_d1[7]_ins16364 .INIT=8'hCA;
LUT3 \reg_sr_d1[6]_ins16365  (
.I0(\ff_reg_sr_d1[6] ),
.I1(\reg_sr_d0[6] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sr_d1[6] ) 
);
defparam \reg_sr_d1[6]_ins16365 .INIT=8'hCA;
LUT3 \reg_sr_d1[5]_ins16366  (
.I0(\ff_reg_sr_d1[5] ),
.I1(\reg_sr_d0[5] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sr_d1[5] ) 
);
defparam \reg_sr_d1[5]_ins16366 .INIT=8'hCA;
LUT3 \reg_sr_d1[4]_ins16367  (
.I0(\ff_reg_sr_d1[4] ),
.I1(\reg_sr_d0[4] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sr_d1[4] ) 
);
defparam \reg_sr_d1[4]_ins16367 .INIT=8'hCA;
LUT3 \reg_sr_d1[3]_ins16368  (
.I0(\ff_reg_sr_d1[3] ),
.I1(\reg_sr_d0[3] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sr_d1[3] ) 
);
defparam \reg_sr_d1[3]_ins16368 .INIT=8'hCA;
LUT3 \reg_sr_d1[2]_ins16369  (
.I0(\ff_reg_sr_d1[2] ),
.I1(\reg_sr_d0[2] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sr_d1[2] ) 
);
defparam \reg_sr_d1[2]_ins16369 .INIT=8'hCA;
LUT3 \reg_sr_d1[1]_ins16370  (
.I0(\ff_reg_sr_d1[1] ),
.I1(\reg_sr_d0[1] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sr_d1[1] ) 
);
defparam \reg_sr_d1[1]_ins16370 .INIT=8'hCA;
LUT3 \reg_sr_d1[0]_ins16371  (
.I0(\ff_reg_sr_d1[0] ),
.I1(\reg_sr_d0[0] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sr_d1[0] ) 
);
defparam \reg_sr_d1[0]_ins16371 .INIT=8'hCA;
LUT3 \reg_rr_d1[7]_ins16372  (
.I0(\ff_reg_rr_d1[7] ),
.I1(\reg_rr_d0[7] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_rr_d1[7] ) 
);
defparam \reg_rr_d1[7]_ins16372 .INIT=8'hCA;
LUT3 \reg_rr_d1[6]_ins16373  (
.I0(\ff_reg_rr_d1[6] ),
.I1(\reg_rr_d0[6] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_rr_d1[6] ) 
);
defparam \reg_rr_d1[6]_ins16373 .INIT=8'hCA;
LUT3 \reg_rr_d1[5]_ins16374  (
.I0(\ff_reg_rr_d1[5] ),
.I1(\reg_rr_d0[5] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_rr_d1[5] ) 
);
defparam \reg_rr_d1[5]_ins16374 .INIT=8'hCA;
LUT3 \reg_rr_d1[4]_ins16375  (
.I0(\ff_reg_rr_d1[4] ),
.I1(\reg_rr_d0[4] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_rr_d1[4] ) 
);
defparam \reg_rr_d1[4]_ins16375 .INIT=8'hCA;
LUT3 \reg_rr_d1[3]_ins16376  (
.I0(\ff_reg_rr_d1[3] ),
.I1(\reg_rr_d0[3] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_rr_d1[3] ) 
);
defparam \reg_rr_d1[3]_ins16376 .INIT=8'hCA;
LUT3 \reg_rr_d1[2]_ins16377  (
.I0(\ff_reg_rr_d1[2] ),
.I1(\reg_rr_d0[2] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_rr_d1[2] ) 
);
defparam \reg_rr_d1[2]_ins16377 .INIT=8'hCA;
LUT3 \reg_rr_d1[1]_ins16378  (
.I0(\ff_reg_rr_d1[1] ),
.I1(\reg_rr_d0[1] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_rr_d1[1] ) 
);
defparam \reg_rr_d1[1]_ins16378 .INIT=8'hCA;
LUT3 \reg_rr_d1[0]_ins16379  (
.I0(\ff_reg_rr_d1[0] ),
.I1(\reg_rr_d0[0] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_rr_d1[0] ) 
);
defparam \reg_rr_d1[0]_ins16379 .INIT=8'hCA;
LUT3 \reg_sl_d1[5]_ins16380  (
.I0(\ff_reg_sl_d1[5] ),
.I1(\reg_sl_d0[5] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sl_d1[5] ) 
);
defparam \reg_sl_d1[5]_ins16380 .INIT=8'hCA;
LUT3 \reg_sl_d1[4]_ins16381  (
.I0(\ff_reg_sl_d1[4] ),
.I1(\reg_sl_d0[4] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sl_d1[4] ) 
);
defparam \reg_sl_d1[4]_ins16381 .INIT=8'hCA;
LUT3 \reg_sl_d1[3]_ins16382  (
.I0(\ff_reg_sl_d1[3] ),
.I1(\reg_sl_d0[3] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sl_d1[3] ) 
);
defparam \reg_sl_d1[3]_ins16382 .INIT=8'hCA;
LUT3 \reg_sl_d1[2]_ins16383  (
.I0(\ff_reg_sl_d1[2] ),
.I1(\reg_sl_d0[2] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sl_d1[2] ) 
);
defparam \reg_sl_d1[2]_ins16383 .INIT=8'hCA;
LUT3 \reg_sl_d1[1]_ins16384  (
.I0(\ff_reg_sl_d1[1] ),
.I1(\reg_sl_d0[1] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sl_d1[1] ) 
);
defparam \reg_sl_d1[1]_ins16384 .INIT=8'hCA;
LUT3 \reg_sl_d1[0]_ins16385  (
.I0(\ff_reg_sl_d1[0] ),
.I1(\reg_sl_d0[0] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sl_d1[0] ) 
);
defparam \reg_sl_d1[0]_ins16385 .INIT=8'hCA;
LUT3 \reg_wave_length_d1[1]_ins16386  (
.I0(\ff_reg_wave_length_d1[1] ),
.I1(\reg_wave_length_d0[1] ),
.I2(ff_reg_clone_wave_d1),
.F(\reg_wave_length_d1[1] ) 
);
defparam \reg_wave_length_d1[1]_ins16386 .INIT=8'hCA;
LUT3 \reg_wave_length_d1[0]_ins16387  (
.I0(\ff_reg_wave_length_d1[0] ),
.I1(\reg_wave_length_d0[0] ),
.I2(ff_reg_clone_wave_d1),
.F(\reg_wave_length_d1[0] ) 
);
defparam \reg_wave_length_d1[0]_ins16387 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[11]_ins16388  (
.I0(\ff_reg_frequency_count_d1[11]_3 ),
.I1(\reg_frequency_count_d0[11] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[11] ) 
);
defparam \reg_frequency_count_d1[11]_ins16388 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[10]_ins16389  (
.I0(\ff_reg_frequency_count_d1[10] ),
.I1(\reg_frequency_count_d0[10] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[10] ) 
);
defparam \reg_frequency_count_d1[10]_ins16389 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[9]_ins16390  (
.I0(\ff_reg_frequency_count_d1[9] ),
.I1(\reg_frequency_count_d0[9] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[9] ) 
);
defparam \reg_frequency_count_d1[9]_ins16390 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[8]_ins16391  (
.I0(\ff_reg_frequency_count_d1[8] ),
.I1(\reg_frequency_count_d0[8] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[8] ) 
);
defparam \reg_frequency_count_d1[8]_ins16391 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[7]_ins16392  (
.I0(\ff_reg_frequency_count_d1[7]_3 ),
.I1(\reg_frequency_count_d0[7] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[7] ) 
);
defparam \reg_frequency_count_d1[7]_ins16392 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[6]_ins16393  (
.I0(\ff_reg_frequency_count_d1[6] ),
.I1(\reg_frequency_count_d0[6] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[6] ) 
);
defparam \reg_frequency_count_d1[6]_ins16393 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[5]_ins16394  (
.I0(\ff_reg_frequency_count_d1[5] ),
.I1(\reg_frequency_count_d0[5] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[5] ) 
);
defparam \reg_frequency_count_d1[5]_ins16394 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[4]_ins16395  (
.I0(\ff_reg_frequency_count_d1[4] ),
.I1(\reg_frequency_count_d0[4] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[4] ) 
);
defparam \reg_frequency_count_d1[4]_ins16395 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[3]_ins16396  (
.I0(\ff_reg_frequency_count_d1[3] ),
.I1(\reg_frequency_count_d0[3] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[3] ) 
);
defparam \reg_frequency_count_d1[3]_ins16396 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[2]_ins16397  (
.I0(\ff_reg_frequency_count_d1[2] ),
.I1(\reg_frequency_count_d0[2] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[2] ) 
);
defparam \reg_frequency_count_d1[2]_ins16397 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[1]_ins16398  (
.I0(\ff_reg_frequency_count_d1[1] ),
.I1(\reg_frequency_count_d0[1] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[1] ) 
);
defparam \reg_frequency_count_d1[1]_ins16398 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[0]_ins16399  (
.I0(\ff_reg_frequency_count_d1[0] ),
.I1(\reg_frequency_count_d0[0] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[0] ) 
);
defparam \reg_frequency_count_d1[0]_ins16399 .INIT=8'hCA;
LUT3 \reg_noise_sel_d1[1]_ins16400  (
.I0(\ff_reg_noise_sel_d1[1] ),
.I1(\reg_noise_sel_d0[1] ),
.I2(ff_reg_clone_noise_d1),
.F(\reg_noise_sel_d1[1] ) 
);
defparam \reg_noise_sel_d1[1]_ins16400 .INIT=8'hCA;
LUT3 \reg_noise_sel_d1[0]_ins16401  (
.I0(\ff_reg_noise_sel_d1[0] ),
.I1(\reg_noise_sel_d0[0] ),
.I2(ff_reg_clone_noise_d1),
.F(\reg_noise_sel_d1[0] ) 
);
defparam \reg_noise_sel_d1[0]_ins16401 .INIT=8'hCA;
LUT3 \reg_dr_e1[7]_ins16402  (
.I0(\ff_reg_dr_e1[7] ),
.I1(\reg_dr_e0[7] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_dr_e1[7] ) 
);
defparam \reg_dr_e1[7]_ins16402 .INIT=8'hCA;
LUT3 \reg_dr_e1[6]_ins16403  (
.I0(\ff_reg_dr_e1[6] ),
.I1(\reg_dr_e0[6] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_dr_e1[6] ) 
);
defparam \reg_dr_e1[6]_ins16403 .INIT=8'hCA;
LUT3 \reg_dr_e1[5]_ins16404  (
.I0(\ff_reg_dr_e1[5] ),
.I1(\reg_dr_e0[5] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_dr_e1[5] ) 
);
defparam \reg_dr_e1[5]_ins16404 .INIT=8'hCA;
LUT3 \reg_dr_e1[4]_ins16405  (
.I0(\ff_reg_dr_e1[4] ),
.I1(\reg_dr_e0[4] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_dr_e1[4] ) 
);
defparam \reg_dr_e1[4]_ins16405 .INIT=8'hCA;
LUT3 \reg_dr_e1[3]_ins16406  (
.I0(\ff_reg_dr_e1[3] ),
.I1(\reg_dr_e0[3] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_dr_e1[3] ) 
);
defparam \reg_dr_e1[3]_ins16406 .INIT=8'hCA;
LUT3 \reg_dr_e1[2]_ins16407  (
.I0(\ff_reg_dr_e1[2] ),
.I1(\reg_dr_e0[2] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_dr_e1[2] ) 
);
defparam \reg_dr_e1[2]_ins16407 .INIT=8'hCA;
LUT3 \reg_dr_e1[1]_ins16408  (
.I0(\ff_reg_dr_e1[1] ),
.I1(\reg_dr_e0[1] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_dr_e1[1] ) 
);
defparam \reg_dr_e1[1]_ins16408 .INIT=8'hCA;
LUT3 \reg_dr_e1[0]_ins16409  (
.I0(\ff_reg_dr_e1[0] ),
.I1(\reg_dr_e0[0] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_dr_e1[0] ) 
);
defparam \reg_dr_e1[0]_ins16409 .INIT=8'hCA;
LUT3 \reg_sr_e1[7]_ins16410  (
.I0(\ff_reg_sr_e1[7] ),
.I1(\reg_sr_e0[7] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_sr_e1[7] ) 
);
defparam \reg_sr_e1[7]_ins16410 .INIT=8'hCA;
LUT3 \reg_sr_e1[6]_ins16411  (
.I0(\ff_reg_sr_e1[6] ),
.I1(\reg_sr_e0[6] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_sr_e1[6] ) 
);
defparam \reg_sr_e1[6]_ins16411 .INIT=8'hCA;
LUT3 \reg_sr_e1[5]_ins16412  (
.I0(\ff_reg_sr_e1[5] ),
.I1(\reg_sr_e0[5] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_sr_e1[5] ) 
);
defparam \reg_sr_e1[5]_ins16412 .INIT=8'hCA;
LUT3 \reg_sr_e1[4]_ins16413  (
.I0(\ff_reg_sr_e1[4] ),
.I1(\reg_sr_e0[4] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_sr_e1[4] ) 
);
defparam \reg_sr_e1[4]_ins16413 .INIT=8'hCA;
LUT3 \reg_sr_e1[3]_ins16414  (
.I0(\ff_reg_sr_e1[3] ),
.I1(\reg_sr_e0[3] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_sr_e1[3] ) 
);
defparam \reg_sr_e1[3]_ins16414 .INIT=8'hCA;
LUT3 \reg_sr_e1[2]_ins16415  (
.I0(\ff_reg_sr_e1[2] ),
.I1(\reg_sr_e0[2] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_sr_e1[2] ) 
);
defparam \reg_sr_e1[2]_ins16415 .INIT=8'hCA;
LUT3 \reg_sr_e1[1]_ins16416  (
.I0(\ff_reg_sr_e1[1] ),
.I1(\reg_sr_e0[1] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_sr_e1[1] ) 
);
defparam \reg_sr_e1[1]_ins16416 .INIT=8'hCA;
LUT3 \reg_sr_e1[0]_ins16417  (
.I0(\ff_reg_sr_e1[0] ),
.I1(\reg_sr_e0[0] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_sr_e1[0] ) 
);
defparam \reg_sr_e1[0]_ins16417 .INIT=8'hCA;
LUT3 \reg_rr_e1[7]_ins16418  (
.I0(\ff_reg_rr_e1[7] ),
.I1(\reg_rr_e0[7] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_rr_e1[7] ) 
);
defparam \reg_rr_e1[7]_ins16418 .INIT=8'hCA;
LUT3 \reg_rr_e1[6]_ins16419  (
.I0(\ff_reg_rr_e1[6] ),
.I1(\reg_rr_e0[6] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_rr_e1[6] ) 
);
defparam \reg_rr_e1[6]_ins16419 .INIT=8'hCA;
LUT3 \reg_rr_e1[5]_ins16420  (
.I0(\ff_reg_rr_e1[5] ),
.I1(\reg_rr_e0[5] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_rr_e1[5] ) 
);
defparam \reg_rr_e1[5]_ins16420 .INIT=8'hCA;
LUT3 \reg_rr_e1[4]_ins16421  (
.I0(\ff_reg_rr_e1[4] ),
.I1(\reg_rr_e0[4] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_rr_e1[4] ) 
);
defparam \reg_rr_e1[4]_ins16421 .INIT=8'hCA;
LUT3 \reg_rr_e1[3]_ins16422  (
.I0(\ff_reg_rr_e1[3] ),
.I1(\reg_rr_e0[3] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_rr_e1[3] ) 
);
defparam \reg_rr_e1[3]_ins16422 .INIT=8'hCA;
LUT3 \reg_rr_e1[2]_ins16423  (
.I0(\ff_reg_rr_e1[2] ),
.I1(\reg_rr_e0[2] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_rr_e1[2] ) 
);
defparam \reg_rr_e1[2]_ins16423 .INIT=8'hCA;
LUT3 \reg_rr_e1[1]_ins16424  (
.I0(\ff_reg_rr_e1[1] ),
.I1(\reg_rr_e0[1] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_rr_e1[1] ) 
);
defparam \reg_rr_e1[1]_ins16424 .INIT=8'hCA;
LUT3 \reg_rr_e1[0]_ins16425  (
.I0(\ff_reg_rr_e1[0] ),
.I1(\reg_rr_e0[0] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_rr_e1[0] ) 
);
defparam \reg_rr_e1[0]_ins16425 .INIT=8'hCA;
LUT3 \reg_sl_e1[5]_ins16426  (
.I0(\ff_reg_sl_e1[5] ),
.I1(\reg_sl_e0[5] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_sl_e1[5] ) 
);
defparam \reg_sl_e1[5]_ins16426 .INIT=8'hCA;
LUT3 \reg_sl_e1[4]_ins16427  (
.I0(\ff_reg_sl_e1[4] ),
.I1(\reg_sl_e0[4] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_sl_e1[4] ) 
);
defparam \reg_sl_e1[4]_ins16427 .INIT=8'hCA;
LUT3 \reg_sl_e1[3]_ins16428  (
.I0(\ff_reg_sl_e1[3] ),
.I1(\reg_sl_e0[3] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_sl_e1[3] ) 
);
defparam \reg_sl_e1[3]_ins16428 .INIT=8'hCA;
LUT3 \reg_sl_e1[2]_ins16429  (
.I0(\ff_reg_sl_e1[2] ),
.I1(\reg_sl_e0[2] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_sl_e1[2] ) 
);
defparam \reg_sl_e1[2]_ins16429 .INIT=8'hCA;
LUT3 \reg_sl_e1[1]_ins16430  (
.I0(\ff_reg_sl_e1[1] ),
.I1(\reg_sl_e0[1] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_sl_e1[1] ) 
);
defparam \reg_sl_e1[1]_ins16430 .INIT=8'hCA;
LUT3 \reg_sl_e1[0]_ins16431  (
.I0(\ff_reg_sl_e1[0] ),
.I1(\reg_sl_e0[0] ),
.I2(ff_reg_clone_adsr_e1),
.F(\reg_sl_e1[0] ) 
);
defparam \reg_sl_e1[0]_ins16431 .INIT=8'hCA;
LUT3 \reg_noise_sel_e1[1]_ins16432  (
.I0(\ff_reg_noise_sel_e1[1] ),
.I1(\reg_noise_sel_e0[1] ),
.I2(ff_reg_clone_noise_e1),
.F(\reg_noise_sel_e1[1] ) 
);
defparam \reg_noise_sel_e1[1]_ins16432 .INIT=8'hCA;
LUT3 \reg_noise_sel_e1[0]_ins16433  (
.I0(\ff_reg_noise_sel_e1[0] ),
.I1(\reg_noise_sel_e0[0] ),
.I2(ff_reg_clone_noise_e1),
.F(\reg_noise_sel_e1[0] ) 
);
defparam \reg_noise_sel_e1[0]_ins16433 .INIT=8'hCA;
LUT3 n5969_ins16442 (
.I0(ff_nint1),
.I1(n5969_5),
.I2(n5969_7),
.F(n5969) 
);
defparam n5969_ins16442.INIT=8'hAC;
LUT3 n5971_ins16443 (
.I0(\ff_timer1_address[1] ),
.I1(n5971_5),
.I2(n5969_7),
.F(n5971) 
);
defparam n5971_ins16443.INIT=8'hAC;
LUT3 n5972_ins16444 (
.I0(\ff_timer1_address[0] ),
.I1(n5972_5),
.I2(n5969_7),
.F(n5972) 
);
defparam n5972_ins16444.INIT=8'hAC;
LUT4 n6002_ins16445 (
.I0(\ff_rddata[6] ),
.I1(n6002_5),
.I2(n5969_7),
.I3(ff_sram_q_en),
.F(n6002) 
);
defparam n6002_ins16445.INIT=16'h0C0A;
LUT4 n6005_ins16446 (
.I0(\ff_rddata[3] ),
.I1(n6005_5),
.I2(n5969_7),
.I3(ff_sram_q_en),
.F(n6005) 
);
defparam n6005_ins16446.INIT=16'h0C0A;
LUT4 n6006_ins16447 (
.I0(\ff_rddata[2] ),
.I1(n6006_5),
.I2(n5969_7),
.I3(ff_sram_q_en),
.F(n6006) 
);
defparam n6006_ins16447.INIT=16'h0C0A;
LUT4 n6007_ins16448 (
.I0(\ff_rddata[1] ),
.I1(n6007_5),
.I2(n5969_7),
.I3(ff_sram_q_en),
.F(n6007) 
);
defparam n6007_ins16448.INIT=16'h0C0A;
LUT4 n6008_ins16449 (
.I0(\ff_rddata[0] ),
.I1(n6008_5),
.I2(n5969_7),
.I3(ff_sram_q_en),
.F(n6008) 
);
defparam n6008_ins16449.INIT=16'h0C0A;
LUT3 sram_oe_ins16457 (
.I0(n7001_13),
.I1(slot_a_13),
.I2(\sram_id[2]_13 ),
.F(sram_oe_7) 
);
defparam sram_oe_ins16457.INIT=8'hF8;
LUT2 \ff_rddata[7]_ins16464  (
.I0(ff_sram_q_en),
.I1(n5969_7),
.F(\ff_rddata[7]_9 ) 
);
defparam \ff_rddata[7]_ins16464 .INIT=4'hE;
LUT4 ch_a0_key_on_ins16466 (
.I0(n10150_13),
.I1(n10360_5),
.I2(n10150_5),
.I3(reg_timer1_clear_11),
.F(ch_a0_key_on_11) 
);
defparam ch_a0_key_on_ins16466.INIT=16'hFF80;
LUT4 ch_b0_key_on_ins16467 (
.I0(n10193_5),
.I1(n10360_5),
.I2(n10150_5),
.I3(reg_timer1_clear_11),
.F(ch_b0_key_on_11) 
);
defparam ch_b0_key_on_ins16467.INIT=16'hFF80;
LUT4 ch_c0_key_on_ins16468 (
.I0(n10236_7),
.I1(n10360_5),
.I2(n10150_5),
.I3(reg_timer1_clear_11),
.F(ch_c0_key_on_11) 
);
defparam ch_c0_key_on_ins16468.INIT=16'hFF80;
LUT4 ch_d0_key_on_ins16469 (
.I0(n10150_5),
.I1(n10360_5),
.I2(n10271_5),
.I3(reg_timer1_clear_11),
.F(ch_d0_key_on_11) 
);
defparam ch_d0_key_on_ins16469.INIT=16'hFF80;
LUT4 ch_e0_key_on_ins16470 (
.I0(n10292_5),
.I1(n10360_5),
.I2(n10150_13),
.I3(reg_timer1_clear_11),
.F(ch_e0_key_on_11) 
);
defparam ch_e0_key_on_ins16470.INIT=16'hFF80;
LUT4 ff_ch_a1_key_on_ins16471 (
.I0(n10292_5),
.I1(n10360_5),
.I2(n10193_5),
.I3(reg_timer1_clear_11),
.F(ff_ch_a1_key_on_11) 
);
defparam ff_ch_a1_key_on_ins16471.INIT=16'hFF80;
LUT4 ff_ch_b1_key_on_ins16472 (
.I0(n10292_5),
.I1(n10360_5),
.I2(n10236_7),
.I3(reg_timer1_clear_11),
.F(ff_ch_b1_key_on_11) 
);
defparam ff_ch_b1_key_on_ins16472.INIT=16'hFF80;
LUT4 ff_ch_c1_key_on_ins16473 (
.I0(n10292_5),
.I1(n10360_5),
.I2(n10271_5),
.I3(reg_timer1_clear_11),
.F(ff_ch_c1_key_on_11) 
);
defparam ff_ch_c1_key_on_ins16473.INIT=16'hFF80;
LUT4 ff_ch_d1_key_on_ins16474 (
.I0(n10360_5),
.I1(n10578_7),
.I2(n10150_13),
.I3(reg_timer1_clear_11),
.F(ff_ch_d1_key_on_11) 
);
defparam ff_ch_d1_key_on_ins16474.INIT=16'hFF80;
LUT4 ff_ch_e1_key_on_ins16475 (
.I0(n10360_5),
.I1(n10578_7),
.I2(n10193_5),
.I3(reg_timer1_clear_11),
.F(ff_ch_e1_key_on_11) 
);
defparam ff_ch_e1_key_on_ins16475.INIT=16'hFF80;
LUT4 \reg_volume_a0[3]_ins16476  (
.I0(n10583_7),
.I1(\reg_volume_a0[3]_13 ),
.I2(\reg_volume_a0[3]_15 ),
.I3(n116_5),
.F(\reg_volume_a0[3]_11 ) 
);
defparam \reg_volume_a0[3]_ins16476 .INIT=16'h0B00;
LUT4 \reg_enable_a0[1]_ins16477  (
.I0(n10294_7),
.I1(\reg_enable_a0[1]_19 ),
.I2(n2090_9),
.I3(\reg_enable_a0[1]_15 ),
.F(\reg_enable_a0[1]_11 ) 
);
defparam \reg_enable_a0[1]_ins16477 .INIT=16'h8F00;
LUT4 \reg_volume_b0[3]_ins16480  (
.I0(n10150_5),
.I1(n10155_5),
.I2(n10163_5),
.I3(\reg_volume_b0[3]_13 ),
.F(\reg_volume_b0[3]_11 ) 
);
defparam \reg_volume_b0[3]_ins16480 .INIT=16'hFF80;
LUT4 \reg_frequency_count_b0[11]_ins16482  (
.I0(n7001_13),
.I1(n10294_7),
.I2(\reg_frequency_count_b0[11]_13 ),
.I3(n116_5),
.F(\reg_frequency_count_b0[11]_11 ) 
);
defparam \reg_frequency_count_b0[11]_ins16482 .INIT=16'h8F00;
LUT4 \reg_frequency_count_b0[7]_ins16483  (
.I0(n10150_5),
.I1(n10150_7),
.I2(n10163_5),
.I3(\reg_frequency_count_b0[7]_15 ),
.F(\reg_frequency_count_b0[7]_11 ) 
);
defparam \reg_frequency_count_b0[7]_ins16483 .INIT=16'hFF80;
LUT4 \reg_volume_c0[3]_ins16484  (
.I0(n10120_5),
.I1(\reg_volume_c0[3]_13 ),
.I2(n116_5),
.I3(\reg_volume_c0[3]_15 ),
.F(\reg_volume_c0[3]_11 ) 
);
defparam \reg_volume_c0[3]_ins16484 .INIT=16'hE0C0;
LUT4 \reg_enable_c0[1]_ins16485  (
.I0(n10426_7),
.I1(\reg_enable_a0[1]_19 ),
.I2(n2090_9),
.I3(\reg_enable_a0[1]_15 ),
.F(\reg_enable_c0[1]_11 ) 
);
defparam \reg_enable_c0[1]_ins16485 .INIT=16'h8F00;
LUT2 \reg_frequency_count_c0[11]_ins16486  (
.I0(\reg_frequency_count_c0[11]_13 ),
.I1(n116_5),
.F(\reg_frequency_count_c0[11]_11 ) 
);
defparam \reg_frequency_count_c0[11]_ins16486 .INIT=4'h4;
LUT2 \reg_frequency_count_c0[7]_ins16487  (
.I0(\reg_frequency_count_c0[7]_13 ),
.I1(n116_5),
.F(\reg_frequency_count_c0[7]_11 ) 
);
defparam \reg_frequency_count_c0[7]_ins16487 .INIT=4'h4;
LUT4 \reg_volume_d0[3]_ins16488  (
.I0(n10150_5),
.I1(n10155_5),
.I2(n10249_5),
.I3(\reg_volume_d0[3]_13 ),
.F(\reg_volume_d0[3]_11 ) 
);
defparam \reg_volume_d0[3]_ins16488 .INIT=16'hFF80;
LUT4 \reg_frequency_count_d0[11]_ins16490  (
.I0(n10572_7),
.I1(\reg_frequency_count_d0[11]_13 ),
.I2(\reg_volume_a0[3]_13 ),
.I3(n116_5),
.F(\reg_frequency_count_d0[11]_11 ) 
);
defparam \reg_frequency_count_d0[11]_ins16490 .INIT=16'hA300;
LUT4 \reg_frequency_count_d0[7]_ins16491  (
.I0(n10564_7),
.I1(\reg_frequency_count_d0[7]_13 ),
.I2(\reg_volume_a0[3]_13 ),
.I3(n116_5),
.F(\reg_frequency_count_d0[7]_11 ) 
);
defparam \reg_frequency_count_d0[7]_ins16491 .INIT=16'hA300;
LUT3 \ff_reg_volume_d1[3]_ins16492  (
.I0(\ff_reg_volume_d1[3]_17 ),
.I1(\ff_reg_volume_d1[3]_19 ),
.I2(n116_5),
.F(\ff_reg_volume_d1[3]_11 ) 
);
defparam \ff_reg_volume_d1[3]_ins16492 .INIT=8'hE0;
LUT4 \sram_id[2]_ins16496  (
.I0(\sram_id[2]_15 ),
.I1(slot_a_25),
.I2(n7001_7),
.I3(n7001_9),
.F(\sram_id[2]_13 ) 
);
defparam \sram_id[2]_ins16496 .INIT=16'hB0FF;
LUT2 reg_timer1_enable_ins16497 (
.I0(reg_timer1_enable_15),
.I1(n10674),
.F(reg_timer1_enable_13) 
);
defparam reg_timer1_enable_ins16497.INIT=4'hE;
LUT2 reg_timer2_enable_ins16498 (
.I0(reg_timer2_enable_15),
.I1(n10679),
.F(reg_timer2_enable_13) 
);
defparam reg_timer2_enable_ins16498.INIT=4'hE;
LUT3 n402_ins16515 (
.I0(n7001_13),
.I1(slot_a_13),
.I2(n116_5),
.F(n402) 
);
defparam n402_ins16515.INIT=8'h70;
LUT2 n4140_ins16516 (
.I0(slot_d_16),
.I1(n116_5),
.F(n4140) 
);
defparam n4140_ins16516.INIT=4'h8;
LUT4 n343_ins16517 (
.I0(slot_a_21),
.I1(slot_a_23),
.I2(slot_a_19),
.I3(slot_a_25),
.F(n343_7) 
);
defparam n343_ins16517.INIT=16'hF004;
LUT2 n4108_ins16518 (
.I0(slot_d_6),
.I1(n116_5),
.F(n4108) 
);
defparam n4108_ins16518.INIT=4'h8;
LUT2 n4107_ins16519 (
.I0(slot_d_4),
.I1(n116_5),
.F(n4107) 
);
defparam n4107_ins16519.INIT=4'h8;
LUT2 n4106_ins16520 (
.I0(slot_d_2),
.I1(n116_5),
.F(n4106) 
);
defparam n4106_ins16520.INIT=4'h8;
LUT3 n327_ins16521 (
.I0(n7001_13),
.I1(n327_7),
.I2(slot_a_13),
.F(n327_5) 
);
defparam n327_ins16521.INIT=8'h10;
LUT3 n374_ins16635 (
.I0(slot_a_13),
.I1(n374_11),
.I2(n327_7),
.F(n374) 
);
defparam n374_ins16635.INIT=8'hA3;
LUT3 n373_ins16636 (
.I0(n327_7),
.I1(slot_a_15),
.I2(n373_11),
.F(n373) 
);
defparam n373_ins16636.INIT=8'hD0;
LUT4 n348_ins16638 (
.I0(slot_a_23),
.I1(slot_a_25),
.I2(n327_7),
.I3(n343_7),
.F(n348_9) 
);
defparam n348_ins16638.INIT=16'hF3F1;
LUT4 n116_ins16909 (
.I0(slot_nsltsl_3),
.I1(ff_nwr1),
.I2(slot_nmerq_3),
.I3(ff_nwr2),
.F(n116_5) 
);
defparam n116_ins16909.INIT=16'h0100;
LUT4 n116_ins16910 (
.I0(n116_15),
.I1(slot_a_15),
.I2(slot_a_17),
.I3(n116_11),
.F(n116_7) 
);
defparam n116_ins16910.INIT=16'h8000;
LUT3 n6900_ins16911 (
.I0(slot_a_25),
.I1(slot_a_27),
.I2(n116_5),
.F(n6900_5) 
);
defparam n6900_ins16911.INIT=8'h40;
LUT2 n6931_ins16912 (
.I0(slot_a_31),
.I1(slot_a_29),
.F(n6931_5) 
);
defparam n6931_ins16912.INIT=4'h4;
LUT4 n7001_ins16914 (
.I0(slot_a_27),
.I1(\reg_bank3[7] ),
.I2(reg_wts_enable),
.I3(n6931_5),
.F(n7001_7) 
);
defparam n7001_ins16914.INIT=16'h4000;
LUT4 n7001_ins16915 (
.I0(slot_a_15),
.I1(slot_a_13),
.I2(n7001_11),
.I3(n327_7),
.F(n7001_9) 
);
defparam n7001_ins16915.INIT=16'h00EF;
LUT2 n2090_ins16916 (
.I0(\reg_volume_a0[3]_13 ),
.I1(n2090_11),
.F(n2090_9) 
);
defparam n2090_ins16916.INIT=4'h1;
LUT3 n10120_ins16917 (
.I0(slot_a_5),
.I1(slot_a_3),
.I2(slot_a_7),
.F(n10120_5) 
);
defparam n10120_ins16917.INIT=8'h10;
LUT3 n10128_ins16919 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.F(n10128_5) 
);
defparam n10128_ins16919.INIT=8'h40;
LUT3 n10136_ins16920 (
.I0(slot_a_3),
.I1(slot_a_7),
.I2(slot_a_5),
.F(n10136_5) 
);
defparam n10136_ins16920.INIT=8'h40;
LUT3 n10144_ins16921 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.F(n10144_5) 
);
defparam n10144_ins16921.INIT=8'h80;
LUT3 n10150_ins16922 (
.I0(slot_a_15),
.I1(slot_a_17),
.I2(n10540_13),
.F(n10150_5) 
);
defparam n10150_ins16922.INIT=8'h10;
LUT3 n10150_ins16923 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.F(n10150_7) 
);
defparam n10150_ins16923.INIT=8'h01;
LUT3 n10153_ins16925 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.F(n10153_5) 
);
defparam n10153_ins16925.INIT=8'h10;
LUT3 n10155_ins16926 (
.I0(slot_a_7),
.I1(slot_a_3),
.I2(slot_a_5),
.F(n10155_5) 
);
defparam n10155_ins16926.INIT=8'h10;
LUT3 n10163_ins16927 (
.I0(slot_a_9),
.I1(slot_a_13),
.I2(slot_a_11),
.F(n10163_5) 
);
defparam n10163_ins16927.INIT=8'h10;
LUT3 n10193_ins16928 (
.I0(slot_a_13),
.I1(slot_a_11),
.I2(slot_a_9),
.F(n10193_5) 
);
defparam n10193_ins16928.INIT=8'h40;
LUT3 n10206_ins16929 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(slot_a_13),
.F(n10206_5) 
);
defparam n10206_ins16929.INIT=8'h10;
LUT3 n10249_ins16932 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(slot_a_13),
.F(n10249_5) 
);
defparam n10249_ins16932.INIT=8'h40;
LUT3 n10271_ins16933 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(slot_a_13),
.F(n10271_5) 
);
defparam n10271_ins16933.INIT=8'h80;
LUT3 n10280_ins16934 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(slot_a_13),
.F(n10280_5) 
);
defparam n10280_ins16934.INIT=8'h01;
LUT3 n10280_ins16935 (
.I0(slot_a_17),
.I1(slot_a_15),
.I2(n10239_7),
.F(n10280_7) 
);
defparam n10280_ins16935.INIT=8'h40;
LUT3 n10292_ins16937 (
.I0(slot_a_17),
.I1(slot_a_15),
.I2(n10540_13),
.F(n10292_5) 
);
defparam n10292_ins16937.INIT=8'h40;
LUT3 n10360_ins16940 (
.I0(slot_a_7),
.I1(slot_a_5),
.I2(slot_a_3),
.F(n10360_5) 
);
defparam n10360_ins16940.INIT=8'h40;
LUT2 n10581_ins16951 (
.I0(slot_a_15),
.I1(slot_a_17),
.F(n10581_5) 
);
defparam n10581_ins16951.INIT=4'h4;
LUT3 n5969_ins16963 (
.I0(ram_array_4_DO7_0),
.I1(ram_array_4_DO7),
.I2(ff_sram_ce1),
.F(n5969_5) 
);
defparam n5969_ins16963.INIT=8'hAC;
LUT4 n5969_ins16964 (
.I0(n5969_9),
.I1(slot_a_15),
.I2(slot_a_17),
.I3(n10540_9),
.F(n5969_7) 
);
defparam n5969_ins16964.INIT=16'h8000;
LUT3 n5971_ins16965 (
.I0(ram_array_4_DO5),
.I1(ram_array_4_DO5_0),
.I2(ff_sram_ce1),
.F(n5971_5) 
);
defparam n5971_ins16965.INIT=8'hCA;
LUT3 n5972_ins16966 (
.I0(ram_array_4_DO4),
.I1(ram_array_4_DO4_0),
.I2(ff_sram_ce1),
.F(n5972_5) 
);
defparam n5972_ins16966.INIT=8'hCA;
LUT3 n6002_ins16967 (
.I0(ram_array_4_DO6),
.I1(ram_array_4_DO6_0),
.I2(ff_sram_ce1),
.F(n6002_5) 
);
defparam n6002_ins16967.INIT=8'hCA;
LUT3 n6005_ins16968 (
.I0(ram_array_4_DO3),
.I1(ram_array_4_DO3_0),
.I2(ff_sram_ce1),
.F(n6005_5) 
);
defparam n6005_ins16968.INIT=8'hCA;
LUT3 n6006_ins16969 (
.I0(ram_array_4_DO2),
.I1(ram_array_4_DO2_0),
.I2(ff_sram_ce1),
.F(n6006_5) 
);
defparam n6006_ins16969.INIT=8'hCA;
LUT3 n6007_ins16970 (
.I0(ram_array_4_DO1),
.I1(ram_array_4_DO1_0),
.I2(ff_sram_ce1),
.F(n6007_5) 
);
defparam n6007_ins16970.INIT=8'hCA;
LUT3 n6008_ins16971 (
.I0(ram_array),
.I1(ram_array_5),
.I2(ff_sram_ce1),
.F(n6008_5) 
);
defparam n6008_ins16971.INIT=8'hCA;
LUT2 reg_timer1_clear_ins16974 (
.I0(w_rdreq),
.I1(n116_5),
.F(reg_timer1_clear_11) 
);
defparam reg_timer1_clear_ins16974.INIT=4'h1;
LUT4 reg_timer1_clear_ins16975 (
.I0(n116_5),
.I1(n10271_5),
.I2(n10153_5),
.I3(n10654_7),
.F(reg_timer1_clear_13) 
);
defparam reg_timer1_clear_ins16975.INIT=16'h4000;
LUT4 reg_timer2_clear_ins16976 (
.I0(n116_5),
.I1(n10271_5),
.I2(n10360_5),
.I3(n10654_7),
.F(reg_timer2_clear_11) 
);
defparam reg_timer2_clear_ins16976.INIT=16'h4000;
LUT4 \reg_volume_a0[3]_ins16978  (
.I0(slot_a_19),
.I1(slot_a_21),
.I2(\reg_volume_a0[3]_17 ),
.I3(\reg_volume_a0[3]_19 ),
.F(\reg_volume_a0[3]_13 ) 
);
defparam \reg_volume_a0[3]_ins16978 .INIT=16'h1000;
LUT3 \reg_volume_a0[3]_ins16979  (
.I0(n10155_5),
.I1(\reg_volume_a0[3]_21 ),
.I2(\reg_volume_a0[3]_13 ),
.F(\reg_volume_a0[3]_15 ) 
);
defparam \reg_volume_a0[3]_ins16979 .INIT=8'h0D;
LUT4 \reg_enable_a0[1]_ins16981  (
.I0(\reg_enable_a0[1]_17 ),
.I1(n10150_11),
.I2(n2090_9),
.I3(n116_5),
.F(\reg_enable_a0[1]_15 ) 
);
defparam \reg_enable_a0[1]_ins16981 .INIT=16'hF800;
LUT2 \reg_frequency_count_a0[11]_ins16982  (
.I0(n10120_11),
.I1(\reg_frequency_count_a0[11]_15 ),
.F(\reg_frequency_count_a0[11]_13 ) 
);
defparam \reg_frequency_count_a0[11]_ins16982 .INIT=4'h1;
LUT3 \reg_volume_b0[3]_ins16983  (
.I0(n116_5),
.I1(n10360_5),
.I2(\reg_volume_c0[3]_15 ),
.F(\reg_volume_b0[3]_13 ) 
);
defparam \reg_volume_b0[3]_ins16983 .INIT=8'h80;
LUT3 \reg_enable_b0[1]_ins16984  (
.I0(n10163_5),
.I1(n10360_5),
.I2(\reg_enable_a0[1]_19 ),
.F(\reg_enable_b0[1]_13 ) 
);
defparam \reg_enable_b0[1]_ins16984 .INIT=8'h80;
LUT4 \reg_frequency_count_b0[11]_ins16985  (
.I0(\reg_enable_a0[1]_19 ),
.I1(n10587_7),
.I2(n10426_7),
.I3(\reg_frequency_count_b0[11]_17 ),
.F(\reg_frequency_count_b0[11]_13 ) 
);
defparam \reg_frequency_count_b0[11]_ins16985 .INIT=16'h0777;
LUT3 \reg_volume_c0[3]_ins16987  (
.I0(n10155_5),
.I1(n10206_5),
.I2(\reg_enable_a0[1]_19 ),
.F(\reg_volume_c0[3]_13 ) 
);
defparam \reg_volume_c0[3]_ins16987 .INIT=8'h80;
LUT4 \reg_volume_c0[3]_ins16988  (
.I0(n7001_13),
.I1(\reg_frequency_count_b0[11]_17 ),
.I2(slot_a_13),
.I3(n10150_11),
.F(\reg_volume_c0[3]_15 ) 
);
defparam \reg_volume_c0[3]_ins16988 .INIT=16'hCA00;
LUT4 \reg_frequency_count_c0[11]_ins16989  (
.I0(\reg_frequency_count_c0[11]_15 ),
.I1(n10206_5),
.I2(n10556_7),
.I3(\reg_volume_a0[3]_13 ),
.F(\reg_frequency_count_c0[11]_13 ) 
);
defparam \reg_frequency_count_c0[11]_ins16989 .INIT=16'h0FBB;
LUT4 \reg_frequency_count_c0[7]_ins16990  (
.I0(\reg_frequency_count_c0[7]_15 ),
.I1(n10206_5),
.I2(n10548_7),
.I3(\reg_volume_a0[3]_13 ),
.F(\reg_frequency_count_c0[7]_13 ) 
);
defparam \reg_frequency_count_c0[7]_ins16990 .INIT=16'h0FBB;
LUT4 \reg_volume_d0[3]_ins16991  (
.I0(n116_5),
.I1(n10128_5),
.I2(n10150_11),
.I3(\reg_volume_d0[3]_15 ),
.F(\reg_volume_d0[3]_13 ) 
);
defparam \reg_volume_d0[3]_ins16991 .INIT=16'h8000;
LUT3 \reg_enable_d0[1]_ins16992  (
.I0(n10249_5),
.I1(n10360_5),
.I2(\reg_enable_a0[1]_19 ),
.F(\reg_enable_d0[1]_13 ) 
);
defparam \reg_enable_d0[1]_ins16992 .INIT=8'h80;
LUT4 \reg_frequency_count_d0[11]_ins16993  (
.I0(n10249_5),
.I1(\reg_enable_a0[1]_19 ),
.I2(n10153_5),
.I3(\reg_frequency_count_d0[11]_15 ),
.F(\reg_frequency_count_d0[11]_13 ) 
);
defparam \reg_frequency_count_d0[11]_ins16993 .INIT=16'h007F;
LUT4 \reg_frequency_count_d0[7]_ins16994  (
.I0(n10249_5),
.I1(\reg_enable_a0[1]_19 ),
.I2(n10150_7),
.I3(\reg_frequency_count_d0[7]_15 ),
.F(\reg_frequency_count_d0[7]_13 ) 
);
defparam \reg_frequency_count_d0[7]_ins16994 .INIT=16'h007F;
LUT4 \ff_reg_frequency_count_d1[11]_ins16997  (
.I0(n10540_9),
.I1(n10540_11),
.I2(\reg_volume_c0[3]_15 ),
.I3(n116_5),
.F(\ff_reg_frequency_count_d1[11]_13 ) 
);
defparam \ff_reg_frequency_count_d1[11]_ins16997 .INIT=16'hF800;
LUT2 \sram_id[2]_ins16998  (
.I0(slot_a_21),
.I1(slot_a_23),
.F(\sram_id[2]_15 ) 
);
defparam \sram_id[2]_ins16998 .INIT=4'h1;
LUT4 reg_timer1_enable_ins16999 (
.I0(ff_nint1),
.I1(reg_timer1_oneshot),
.I2(w_rdreq),
.I3(reg_timer1_clear_13),
.F(reg_timer1_enable_15) 
);
defparam reg_timer1_enable_ins16999.INIT=16'h4000;
LUT4 reg_timer2_enable_ins17000 (
.I0(ff_nint2),
.I1(reg_timer2_oneshot),
.I2(w_rdreq),
.I3(reg_timer2_clear_11),
.F(reg_timer2_enable_15) 
);
defparam reg_timer2_enable_ins17000.INIT=16'h4000;
LUT3 n327_ins17013 (
.I0(n7001_11),
.I1(\reg_volume_a0[3]_13 ),
.I2(slot_a_17),
.F(n327_7) 
);
defparam n327_ins17013.INIT=8'h0E;
LUT4 n374_ins17047 (
.I0(slot_a_21),
.I1(slot_a_25),
.I2(slot_a_23),
.I3(slot_a_19),
.F(n374_11) 
);
defparam n374_ins17047.INIT=16'hFC13;
LUT4 n373_ins17048 (
.I0(slot_a_23),
.I1(slot_a_19),
.I2(slot_a_21),
.I3(slot_a_25),
.F(n373_11) 
);
defparam n373_ins17048.INIT=16'h33D0;
LUT4 n74_ins17050 (
.I0(n116_7),
.I1(ff_nrd2),
.I2(\reg_volume_a0[3]_13 ),
.I3(n74_11),
.F(n74_9) 
);
defparam n74_ins17050.INIT=16'h3037;
LUT4 n116_ins17246 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_27),
.I3(n6931_5),
.F(n116_11) 
);
defparam n116_ins17246.INIT=16'h8000;
LUT4 n7001_ins17247 (
.I0(slot_a_19),
.I1(slot_a_21),
.I2(slot_a_23),
.I3(n2090_11),
.F(n7001_11) 
);
defparam n7001_ins17247.INIT=16'h0100;
LUT4 n2090_ins17248 (
.I0(n2090_13),
.I1(slot_a_25),
.I2(slot_a_27),
.I3(n6931_5),
.F(n2090_11) 
);
defparam n2090_ins17248.INIT=16'h8000;
LUT2 n10150_ins17249 (
.I0(slot_a_11),
.I1(slot_a_9),
.F(n10150_11) 
);
defparam n10150_ins17249.INIT=4'h4;
LUT2 n10540_ins17250 (
.I0(n116_13),
.I1(n7001_7),
.F(n10540_9) 
);
defparam n10540_ins17250.INIT=4'h8;
LUT4 n10654_ins17251 (
.I0(slot_a_15),
.I1(slot_a_17),
.I2(n116_13),
.I3(n7001_7),
.F(n10654_7) 
);
defparam n10654_ins17251.INIT=16'h8000;
LUT3 n5969_ins17252 (
.I0(w_rdreq),
.I1(n10271_5),
.I2(n10153_5),
.F(n5969_9) 
);
defparam n5969_ins17252.INIT=8'h80;
LUT2 ext_memory_nactive_ins17255 (
.I0(ff_nrd2),
.I1(ext_memory_nactive_29),
.F(ext_memory_nactive_13) 
);
defparam ext_memory_nactive_ins17255.INIT=4'h2;
LUT4 \reg_volume_a0[3]_ins17256  (
.I0(slot_a_23),
.I1(slot_a_25),
.I2(slot_a_27),
.I3(\reg_volume_a0[3]_23 ),
.F(\reg_volume_a0[3]_17 ) 
);
defparam \reg_volume_a0[3]_ins17256 .INIT=16'h4000;
LUT4 \reg_volume_a0[3]_ins17257  (
.I0(\reg_bank2[6] ),
.I1(\reg_bank2[4] ),
.I2(\reg_bank2[5] ),
.I3(\reg_volume_a0[3]_25 ),
.F(\reg_volume_a0[3]_19 ) 
);
defparam \reg_volume_a0[3]_ins17257 .INIT=16'h4000;
LUT4 \reg_volume_a0[3]_ins17258  (
.I0(n10236_7),
.I1(\reg_frequency_count_b0[11]_17 ),
.I2(n10280_5),
.I3(\reg_enable_a0[1]_19 ),
.F(\reg_volume_a0[3]_21 ) 
);
defparam \reg_volume_a0[3]_ins17258 .INIT=16'h0777;
LUT4 \reg_enable_a0[1]_ins17259  (
.I0(slot_a_13),
.I1(\reg_volume_a0[3]_13 ),
.I2(n10581_5),
.I3(n10144_5),
.F(\reg_enable_a0[1]_17 ) 
);
defparam \reg_enable_a0[1]_ins17259 .INIT=16'h6000;
LUT4 \reg_frequency_count_a0[11]_ins17260  (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n116_5),
.I3(\reg_volume_d0[3]_15 ),
.F(\reg_frequency_count_a0[11]_15 ) 
);
defparam \reg_frequency_count_a0[11]_ins17260 .INIT=16'h1000;
LUT4 \reg_frequency_count_c0[11]_ins17262  (
.I0(\reg_enable_a0[1]_19 ),
.I1(n10153_5),
.I2(n10128_5),
.I3(\reg_frequency_count_b0[11]_17 ),
.F(\reg_frequency_count_c0[11]_15 ) 
);
defparam \reg_frequency_count_c0[11]_ins17262 .INIT=16'h0777;
LUT4 \reg_frequency_count_c0[7]_ins17263  (
.I0(\reg_enable_a0[1]_19 ),
.I1(n10150_7),
.I2(n10120_5),
.I3(\reg_frequency_count_b0[11]_17 ),
.F(\reg_frequency_count_c0[7]_15 ) 
);
defparam \reg_frequency_count_c0[7]_ins17263 .INIT=16'h0777;
LUT4 \reg_volume_d0[3]_ins17264  (
.I0(\reg_volume_a0[3]_13 ),
.I1(n2090_11),
.I2(slot_a_13),
.I3(n10581_5),
.F(\reg_volume_d0[3]_15 ) 
);
defparam \reg_volume_d0[3]_ins17264 .INIT=16'hCA00;
LUT3 \reg_frequency_count_d0[11]_ins17265  (
.I0(n10144_5),
.I1(n10206_5),
.I2(\reg_frequency_count_b0[11]_17 ),
.F(\reg_frequency_count_d0[11]_15 ) 
);
defparam \reg_frequency_count_d0[11]_ins17265 .INIT=8'h80;
LUT3 \reg_frequency_count_d0[7]_ins17266  (
.I0(n10136_5),
.I1(n10206_5),
.I2(\reg_frequency_count_b0[11]_17 ),
.F(\reg_frequency_count_d0[7]_15 ) 
);
defparam \reg_frequency_count_d0[7]_ins17266 .INIT=8'h80;
LUT4 n74_ins17302 (
.I0(n7001_7),
.I1(ext_memory_nactive_13),
.I2(n74_13),
.I3(n2090_11),
.F(n74_11) 
);
defparam n74_ins17302.INIT=16'h0FEE;
LUT4 n116_ins17482 (
.I0(slot_a_19),
.I1(slot_a_21),
.I2(slot_a_23),
.I3(slot_a_25),
.F(n116_13) 
);
defparam n116_ins17482.INIT=16'h8000;
LUT2 n2090_ins17483 (
.I0(reg_scci_enable),
.I1(\reg_bank3[7] ),
.F(n2090_13) 
);
defparam n2090_ins17483.INIT=4'h8;
LUT4 \reg_volume_a0[3]_ins17485  (
.I0(\reg_bank2[0] ),
.I1(\reg_bank2[1] ),
.I2(\reg_bank2[2] ),
.I3(\reg_bank2[3] ),
.F(\reg_volume_a0[3]_23 ) 
);
defparam \reg_volume_a0[3]_ins17485 .INIT=16'h8000;
LUT4 \reg_volume_a0[3]_ins17486  (
.I0(\reg_bank2[7] ),
.I1(reg_scci_enable),
.I2(slot_a_29),
.I3(slot_a_31),
.F(\reg_volume_a0[3]_25 ) 
);
defparam \reg_volume_a0[3]_ins17486 .INIT=16'h0001;
LUT3 n74_ins17504 (
.I0(slot_a_15),
.I1(slot_a_13),
.I2(w_rdreq),
.F(n74_13) 
);
defparam n74_ins17504.INIT=8'hE0;
LUT3 \ext_memory_address[20]_ins17707  (
.I0(slot_a_31),
.I1(\reg_bank0[7] ),
.I2(\reg_bank2[7] ),
.F(\ext_memory_address[20]_7 ) 
);
defparam \ext_memory_address[20]_ins17707 .INIT=8'hD8;
LUT3 \ext_memory_address[20]_ins17708  (
.I0(\reg_bank3[7] ),
.I1(\reg_bank1[7] ),
.I2(slot_a_31),
.F(\ext_memory_address[20]_9 ) 
);
defparam \ext_memory_address[20]_ins17708 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[20]_ins17709  (
.I0(\ext_memory_address[20]_7 ),
.I1(\ext_memory_address[20]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[20] ) 
);
LUT3 \ext_memory_address[19]_ins17710  (
.I0(slot_a_31),
.I1(\reg_bank0[6] ),
.I2(\reg_bank2[6] ),
.F(\ext_memory_address[19]_7 ) 
);
defparam \ext_memory_address[19]_ins17710 .INIT=8'hD8;
LUT3 \ext_memory_address[19]_ins17711  (
.I0(\reg_bank3[6] ),
.I1(\reg_bank1[6] ),
.I2(slot_a_31),
.F(\ext_memory_address[19]_9 ) 
);
defparam \ext_memory_address[19]_ins17711 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[19]_ins17712  (
.I0(\ext_memory_address[19]_7 ),
.I1(\ext_memory_address[19]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[19] ) 
);
LUT3 \ext_memory_address[18]_ins17713  (
.I0(slot_a_31),
.I1(\reg_bank0[5] ),
.I2(\reg_bank2[5] ),
.F(\ext_memory_address[18]_7 ) 
);
defparam \ext_memory_address[18]_ins17713 .INIT=8'hD8;
LUT3 \ext_memory_address[18]_ins17714  (
.I0(\reg_bank3[5] ),
.I1(\reg_bank1[5] ),
.I2(slot_a_31),
.F(\ext_memory_address[18]_9 ) 
);
defparam \ext_memory_address[18]_ins17714 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[18]_ins17715  (
.I0(\ext_memory_address[18]_7 ),
.I1(\ext_memory_address[18]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[18] ) 
);
LUT3 \ext_memory_address[17]_ins17716  (
.I0(slot_a_31),
.I1(\reg_bank0[4] ),
.I2(\reg_bank2[4] ),
.F(\ext_memory_address[17]_7 ) 
);
defparam \ext_memory_address[17]_ins17716 .INIT=8'hD8;
LUT3 \ext_memory_address[17]_ins17717  (
.I0(\reg_bank3[4] ),
.I1(\reg_bank1[4] ),
.I2(slot_a_31),
.F(\ext_memory_address[17]_9 ) 
);
defparam \ext_memory_address[17]_ins17717 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[17]_ins17718  (
.I0(\ext_memory_address[17]_7 ),
.I1(\ext_memory_address[17]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[17] ) 
);
LUT3 \ext_memory_address[16]_ins17719  (
.I0(slot_a_31),
.I1(\reg_bank0[3] ),
.I2(\reg_bank2[3] ),
.F(\ext_memory_address[16]_7 ) 
);
defparam \ext_memory_address[16]_ins17719 .INIT=8'hD8;
LUT3 \ext_memory_address[16]_ins17720  (
.I0(\reg_bank3[3] ),
.I1(\reg_bank1[3] ),
.I2(slot_a_31),
.F(\ext_memory_address[16]_9 ) 
);
defparam \ext_memory_address[16]_ins17720 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[16]_ins17721  (
.I0(\ext_memory_address[16]_7 ),
.I1(\ext_memory_address[16]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[16] ) 
);
LUT3 \ext_memory_address[15]_ins17722  (
.I0(slot_a_31),
.I1(\reg_bank0[2] ),
.I2(\reg_bank2[2] ),
.F(\ext_memory_address[15]_7 ) 
);
defparam \ext_memory_address[15]_ins17722 .INIT=8'hD8;
LUT3 \ext_memory_address[15]_ins17723  (
.I0(\reg_bank3[2] ),
.I1(\reg_bank1[2] ),
.I2(slot_a_31),
.F(\ext_memory_address[15]_9 ) 
);
defparam \ext_memory_address[15]_ins17723 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[15]_ins17724  (
.I0(\ext_memory_address[15]_7 ),
.I1(\ext_memory_address[15]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[15] ) 
);
LUT3 \ext_memory_address[14]_ins17725  (
.I0(slot_a_31),
.I1(\reg_bank0[1] ),
.I2(\reg_bank2[1] ),
.F(\ext_memory_address[14]_7 ) 
);
defparam \ext_memory_address[14]_ins17725 .INIT=8'hD8;
LUT3 \ext_memory_address[14]_ins17726  (
.I0(\reg_bank3[1] ),
.I1(\reg_bank1[1] ),
.I2(slot_a_31),
.F(\ext_memory_address[14]_9 ) 
);
defparam \ext_memory_address[14]_ins17726 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[14]_ins17727  (
.I0(\ext_memory_address[14]_7 ),
.I1(\ext_memory_address[14]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[14] ) 
);
LUT3 \ext_memory_address[13]_ins17728  (
.I0(slot_a_31),
.I1(\reg_bank0[0] ),
.I2(\reg_bank2[0] ),
.F(\ext_memory_address[13]_7 ) 
);
defparam \ext_memory_address[13]_ins17728 .INIT=8'hD8;
LUT3 \ext_memory_address[13]_ins17729  (
.I0(\reg_bank3[0] ),
.I1(\reg_bank1[0] ),
.I2(slot_a_31),
.F(\ext_memory_address[13]_9 ) 
);
defparam \ext_memory_address[13]_ins17729 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[13]_ins17730  (
.I0(\ext_memory_address[13]_7 ),
.I1(\ext_memory_address[13]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[13] ) 
);
LUT4 ext_memory_nactive_ins17734 (
.I0(n2090_9),
.I1(n116_7),
.I2(ff_nwr2),
.I3(ext_memory_nactive_13),
.F(ext_memory_nactive_19) 
);
defparam ext_memory_nactive_ins17734.INIT=16'hFDFF;
LUT4 ext_memory_nactive_ins17735 (
.I0(n2090_9),
.I1(n116_7),
.I2(ff_nwr2),
.I3(ext_memory_nactive_13),
.F(ext_memory_nactive_21) 
);
defparam ext_memory_nactive_ins17735.INIT=16'hFFFF;
MUX2_LUT5 ext_memory_nactive_ins17736 (
.I0(ext_memory_nactive_19),
.I1(ext_memory_nactive_21),
.S0(n7001_7),
.O(ext_memory_nactive_23) 
);
LUT3 ext_memory_nactive_ins17893 (
.I0(slot_a_29),
.I1(reg_ram_mode3),
.I2(reg_ram_mode2),
.F(ext_memory_nactive_25) 
);
defparam ext_memory_nactive_ins17893.INIT=8'hD8;
LUT3 ext_memory_nactive_ins17894 (
.I0(reg_ram_mode1),
.I1(reg_ram_mode0),
.I2(slot_a_29),
.F(ext_memory_nactive_27) 
);
defparam ext_memory_nactive_ins17894.INIT=8'hAC;
MUX2_LUT5 ext_memory_nactive_ins17895 (
.I0(ext_memory_nactive_25),
.I1(ext_memory_nactive_27),
.S0(slot_a_31),
.O(ext_memory_nactive_29) 
);
LUT4 n6931_ins18009 (
.I0(reg_ram_mode3),
.I1(slot_a_31),
.I2(slot_a_29),
.I3(n6900_5),
.F(n6931) 
);
defparam n6931_ins18009.INIT=16'h1000;
LUT4 n74_ins18010 (
.I0(slot_a_17),
.I1(\reg_volume_a0[3]_13 ),
.I2(n2090_11),
.I3(n74_9),
.F(n74_15) 
);
defparam n74_ins18010.INIT=16'h54FF;
LUT4 \ff_reg_enable_d1[1]_ins18011  (
.I0(\reg_volume_a0[3]_13 ),
.I1(n2090_11),
.I2(\reg_enable_a0[1]_15 ),
.I3(n10540),
.F(\ff_reg_enable_d1[1]_13 ) 
);
defparam \ff_reg_enable_d1[1]_ins18011 .INIT=16'hF0E0;
LUT4 \reg_enable_d0[1]_ins18012  (
.I0(\reg_volume_a0[3]_13 ),
.I1(n2090_11),
.I2(\reg_enable_d0[1]_13 ),
.I3(\reg_enable_a0[1]_15 ),
.F(\reg_enable_d0[1]_15 ) 
);
defparam \reg_enable_d0[1]_ins18012 .INIT=16'hFE00;
LUT4 \reg_enable_b0[1]_ins18013  (
.I0(\reg_volume_a0[3]_13 ),
.I1(n2090_11),
.I2(\reg_enable_b0[1]_13 ),
.I3(\reg_enable_a0[1]_15 ),
.F(\reg_enable_b0[1]_15 ) 
);
defparam \reg_enable_b0[1]_ins18013 .INIT=16'hFE00;
LUT4 n2610_ins18014 (
.I0(slot_d_2),
.I1(slot_d_10),
.I2(\reg_volume_a0[3]_13 ),
.I3(n2090_11),
.F(n2610) 
);
defparam n2610_ins18014.INIT=16'hCCCA;
LUT4 n2609_ins18015 (
.I0(slot_d_4),
.I1(slot_d_10),
.I2(\reg_volume_a0[3]_13 ),
.I3(n2090_11),
.F(n2609) 
);
defparam n2609_ins18015.INIT=16'hCCCA;
LUT4 n2283_ins18016 (
.I0(slot_d_8),
.I1(slot_d_2),
.I2(\reg_volume_a0[3]_13 ),
.I3(n2090_11),
.F(n2283) 
);
defparam n2283_ins18016.INIT=16'hAAAC;
LUT4 n2282_ins18017 (
.I0(slot_d_8),
.I1(slot_d_4),
.I2(\reg_volume_a0[3]_13 ),
.I3(n2090_11),
.F(n2282) 
);
defparam n2282_ins18017.INIT=16'hAAAC;
LUT4 n2219_ins18018 (
.I0(slot_d_6),
.I1(slot_d_2),
.I2(\reg_volume_a0[3]_13 ),
.I3(n2090_11),
.F(n2219) 
);
defparam n2219_ins18018.INIT=16'hAAAC;
LUT4 n2218_ins18019 (
.I0(slot_d_6),
.I1(slot_d_4),
.I2(\reg_volume_a0[3]_13 ),
.I3(n2090_11),
.F(n2218) 
);
defparam n2218_ins18019.INIT=16'hAAAC;
LUT4 n2155_ins18020 (
.I0(slot_d_4),
.I1(slot_d_2),
.I2(\reg_volume_a0[3]_13 ),
.I3(n2090_11),
.F(n2155) 
);
defparam n2155_ins18020.INIT=16'hAAAC;
LUT4 n2090_ins18021 (
.I0(slot_d_4),
.I1(slot_d_2),
.I2(\reg_volume_a0[3]_13 ),
.I3(n2090_11),
.F(n2090) 
);
defparam n2090_ins18021.INIT=16'hCCCA;
LUT4 n10548_ins18022 (
.I0(slot_a_5),
.I1(slot_a_3),
.I2(slot_a_7),
.I3(n10540_11),
.F(n10548_7) 
);
defparam n10548_ins18022.INIT=16'h1000;
LUT4 n10500_ins18023 (
.I0(slot_a_5),
.I1(slot_a_3),
.I2(slot_a_7),
.I3(n10481_9),
.F(n10500) 
);
defparam n10500_ins18023.INIT=16'h1000;
LUT4 n10434_ins18024 (
.I0(slot_a_5),
.I1(slot_a_3),
.I2(slot_a_7),
.I3(n10407_9),
.F(n10434) 
);
defparam n10434_ins18024.INIT=16'h1000;
LUT4 n10302_ins18025 (
.I0(slot_a_5),
.I1(slot_a_3),
.I2(slot_a_7),
.I3(n10288_9),
.F(n10302) 
);
defparam n10302_ins18025.INIT=16'h1000;
LUT4 n10120_ins18026 (
.I0(slot_a_5),
.I1(slot_a_3),
.I2(slot_a_7),
.I3(n10120_11),
.F(n10120) 
);
defparam n10120_ins18026.INIT=16'h1000;
LUT4 n10556_ins18027 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(n10540_11),
.F(n10556_7) 
);
defparam n10556_ins18027.INIT=16'h4000;
LUT4 n10508_ins18028 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(n10481_9),
.F(n10508) 
);
defparam n10508_ins18028.INIT=16'h4000;
LUT4 n10442_ins18029 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(n10407_9),
.F(n10442) 
);
defparam n10442_ins18029.INIT=16'h4000;
LUT4 n10310_ins18030 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(n10288_9),
.F(n10310) 
);
defparam n10310_ins18030.INIT=16'h4000;
LUT4 n10128_ins18031 (
.I0(n10120_11),
.I1(slot_a_5),
.I2(slot_a_7),
.I3(slot_a_3),
.F(n10128) 
);
defparam n10128_ins18031.INIT=16'h2000;
LUT4 n10564_ins18032 (
.I0(slot_a_3),
.I1(slot_a_7),
.I2(slot_a_5),
.I3(n10540_11),
.F(n10564_7) 
);
defparam n10564_ins18032.INIT=16'h4000;
LUT4 n10516_ins18033 (
.I0(slot_a_3),
.I1(slot_a_7),
.I2(slot_a_5),
.I3(n10481_9),
.F(n10516) 
);
defparam n10516_ins18033.INIT=16'h4000;
LUT4 n10450_ins18034 (
.I0(slot_a_3),
.I1(slot_a_7),
.I2(slot_a_5),
.I3(n10407_9),
.F(n10450) 
);
defparam n10450_ins18034.INIT=16'h4000;
LUT4 n10318_ins18035 (
.I0(slot_a_3),
.I1(slot_a_7),
.I2(slot_a_5),
.I3(n10288_9),
.F(n10318) 
);
defparam n10318_ins18035.INIT=16'h4000;
LUT4 n10136_ins18036 (
.I0(n10120_11),
.I1(slot_a_3),
.I2(slot_a_7),
.I3(slot_a_5),
.F(n10136) 
);
defparam n10136_ins18036.INIT=16'h2000;
LUT4 n10572_ins18037 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(n10540_11),
.F(n10572_7) 
);
defparam n10572_ins18037.INIT=16'h8000;
LUT4 n10524_ins18038 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(n10481_9),
.F(n10524) 
);
defparam n10524_ins18038.INIT=16'h8000;
LUT4 n10458_ins18039 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(n10407_9),
.F(n10458) 
);
defparam n10458_ins18039.INIT=16'h8000;
LUT4 n10326_ins18040 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(n10288_9),
.F(n10326) 
);
defparam n10326_ins18040.INIT=16'h8000;
LUT4 n10144_ins18041 (
.I0(n10120_11),
.I1(slot_a_5),
.I2(slot_a_7),
.I3(slot_a_3),
.F(n10144) 
);
defparam n10144_ins18041.INIT=16'h8000;
LUT4 \ff_reg_frequency_count_d1[7]_ins18042  (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(\ff_reg_frequency_count_d1[11]_13 ),
.F(\ff_reg_frequency_count_d1[7] ) 
);
defparam \ff_reg_frequency_count_d1[7]_ins18042 .INIT=16'h0100;
LUT4 \reg_frequency_count_a0[7]_ins18043  (
.I0(\reg_frequency_count_a0[11]_13 ),
.I1(slot_a_5),
.I2(slot_a_7),
.I3(slot_a_3),
.F(\reg_frequency_count_a0[7]_13 ) 
);
defparam \reg_frequency_count_a0[7]_ins18043 .INIT=16'h0001;
LUT4 n10481_ins18044 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(n10481_9),
.F(n10481) 
);
defparam n10481_ins18044.INIT=16'h0100;
LUT4 n10415_ins18045 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(n10407_9),
.F(n10415) 
);
defparam n10415_ins18045.INIT=16'h0100;
LUT4 n10288_ins18046 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(n10288_9),
.F(n10288) 
);
defparam n10288_ins18046.INIT=16'h0100;
LUT4 n10587_ins18047 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(n10163_5),
.F(n10587_7) 
);
defparam n10587_ins18047.INIT=16'h1000;
LUT4 n10239_ins18048 (
.I0(n10540_13),
.I1(slot_a_5),
.I2(slot_a_7),
.I3(slot_a_3),
.F(n10239_7) 
);
defparam n10239_ins18048.INIT=16'h0200;
LUT4 \ff_reg_frequency_count_d1[11]_ins18049  (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(\ff_reg_frequency_count_d1[11]_13 ),
.F(\ff_reg_frequency_count_d1[11] ) 
);
defparam \ff_reg_frequency_count_d1[11]_ins18049 .INIT=16'h1000;
LUT4 \reg_frequency_count_a0[11]_ins18050  (
.I0(\reg_frequency_count_a0[11]_13 ),
.I1(slot_a_5),
.I2(slot_a_7),
.I3(slot_a_3),
.F(\reg_frequency_count_a0[11]_17 ) 
);
defparam \reg_frequency_count_a0[11]_ins18050 .INIT=16'h0100;
LUT4 n10407_ins18051 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(n10407_9),
.F(n10407) 
);
defparam n10407_ins18051.INIT=16'h1000;
LUT4 \reg_frequency_count_b0[7]_ins18052  (
.I0(slot_a_7),
.I1(slot_a_3),
.I2(slot_a_5),
.I3(\reg_frequency_count_a0[11]_15 ),
.F(\reg_frequency_count_b0[7]_15 ) 
);
defparam \reg_frequency_count_b0[7]_ins18052 .INIT=16'h1000;
LUT4 n10337_ins18053 (
.I0(slot_a_7),
.I1(slot_a_3),
.I2(slot_a_5),
.I3(n10292_5),
.F(n10337_7) 
);
defparam n10337_ins18053.INIT=16'h1000;
LUT4 n10485_ins18054 (
.I0(slot_a_7),
.I1(slot_a_3),
.I2(slot_a_5),
.I3(n10481_9),
.F(n10485) 
);
defparam n10485_ins18054.INIT=16'h1000;
LUT4 n10353_ins18055 (
.I0(slot_a_9),
.I1(slot_a_13),
.I2(slot_a_11),
.I3(n10337_7),
.F(n10353) 
);
defparam n10353_ins18055.INIT=16'h1000;
LUT4 n10341_ins18056 (
.I0(slot_a_9),
.I1(slot_a_13),
.I2(slot_a_11),
.I3(n10280_7),
.F(n10341) 
);
defparam n10341_ins18056.INIT=16'h1000;
LUT4 n10403_ins18057 (
.I0(slot_a_13),
.I1(slot_a_11),
.I2(slot_a_9),
.I3(n10337_7),
.F(n10403) 
);
defparam n10403_ins18057.INIT=16'h4000;
LUT4 n10401_ins18058 (
.I0(slot_a_13),
.I1(slot_a_11),
.I2(slot_a_9),
.I3(n10280_7),
.F(n10401) 
);
defparam n10401_ins18058.INIT=16'h4000;
LUT4 n10426_ins18059 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(slot_a_13),
.I3(n10360_5),
.F(n10426_7) 
);
defparam n10426_ins18059.INIT=16'h1000;
LUT4 n10407_ins18060 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(slot_a_13),
.I3(n10292_5),
.F(n10407_9) 
);
defparam n10407_ins18060.INIT=16'h1000;
LUT4 n10419_ins18061 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(slot_a_13),
.I3(n10337_7),
.F(n10419) 
);
defparam n10419_ins18061.INIT=16'h1000;
LUT4 n10481_ins18062 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(slot_a_13),
.I3(n10292_5),
.F(n10481_9) 
);
defparam n10481_ins18062.INIT=16'h4000;
LUT4 n10473_ins18063 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(slot_a_13),
.I3(n10280_7),
.F(n10473) 
);
defparam n10473_ins18063.INIT=16'h4000;
LUT4 n116_ins18064 (
.I0(n116_13),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(slot_a_13),
.F(n116_15) 
);
defparam n116_ins18064.INIT=16'h8000;
LUT4 n10535_ins18065 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(slot_a_13),
.I3(n10337_7),
.F(n10535) 
);
defparam n10535_ins18065.INIT=16'h8000;
LUT4 n10533_ins18066 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(slot_a_13),
.I3(n10280_7),
.F(n10533) 
);
defparam n10533_ins18066.INIT=16'h8000;
LUT4 n10540_ins18067 (
.I0(n10581_5),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(slot_a_13),
.F(n10540_11) 
);
defparam n10540_ins18067.INIT=16'h0002;
LUT4 n10294_ins18068 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(slot_a_13),
.I3(n10360_5),
.F(n10294_7) 
);
defparam n10294_ins18068.INIT=16'h0100;
LUT4 n10288_ins18069 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(slot_a_13),
.I3(n10292_5),
.F(n10288_9) 
);
defparam n10288_ins18069.INIT=16'h0100;
LUT4 n10120_ins18070 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(slot_a_13),
.I3(n10150_5),
.F(n10120_11) 
);
defparam n10120_ins18070.INIT=16'h0100;
LUT4 n10280_ins18071 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(slot_a_13),
.I3(n10280_7),
.F(n10280) 
);
defparam n10280_ins18071.INIT=16'h0100;
LUT4 n10467_ins18072 (
.I0(n10236_7),
.I1(slot_a_17),
.I2(slot_a_15),
.I3(n10239_7),
.F(n10467) 
);
defparam n10467_ins18072.INIT=16'h2000;
LUT4 n10335_ins18073 (
.I0(n10150_13),
.I1(slot_a_17),
.I2(slot_a_15),
.I3(n10239_7),
.F(n10335) 
);
defparam n10335_ins18073.INIT=16'h2000;
LUT4 n10492_ins18074 (
.I0(slot_a_7),
.I1(slot_a_5),
.I2(slot_a_3),
.I3(n10481_9),
.F(n10492) 
);
defparam n10492_ins18074.INIT=16'h4000;
LUT3 \reg_frequency_count_b0[11]_ins18075  (
.I0(slot_a_15),
.I1(slot_a_17),
.I2(n2090_11),
.F(\reg_frequency_count_b0[11]_17 ) 
);
defparam \reg_frequency_count_b0[11]_ins18075 .INIT=8'h40;
LUT4 n10583_ins18076 (
.I0(slot_a_15),
.I1(slot_a_17),
.I2(n10150_13),
.I3(n10155_5),
.F(n10583_7) 
);
defparam n10583_ins18076.INIT=16'h4000;
LUT3 n10578_ins18077 (
.I0(slot_a_15),
.I1(slot_a_17),
.I2(n10540_13),
.F(n10578_7) 
);
defparam n10578_ins18077.INIT=8'h40;
LUT3 n7001_ins18078 (
.I0(slot_a_15),
.I1(slot_a_17),
.I2(\reg_volume_a0[3]_13 ),
.F(n7001_13) 
);
defparam n7001_ins18078.INIT=8'h40;
LUT4 n10581_ins18079 (
.I0(slot_a_15),
.I1(slot_a_17),
.I2(n10150_13),
.I3(n10239_7),
.F(n10581) 
);
defparam n10581_ins18079.INIT=16'h4000;
LUT4 n10679_ins18080 (
.I0(n10271_5),
.I1(n10155_5),
.I2(n116_5),
.I3(n10654_7),
.F(n10679) 
);
defparam n10679_ins18080.INIT=16'h8000;
LUT4 n10674_ins18081 (
.I0(n10271_5),
.I1(n10150_7),
.I2(n116_5),
.I3(n10654_7),
.F(n10674) 
);
defparam n10674_ins18081.INIT=16'h8000;
LUT4 n10669_ins18082 (
.I0(n10249_5),
.I1(n10360_5),
.I2(n116_5),
.I3(n10654_7),
.F(n10669) 
);
defparam n10669_ins18082.INIT=16'h8000;
LUT4 n10664_ins18083 (
.I0(n10155_5),
.I1(n10249_5),
.I2(n116_5),
.I3(n10654_7),
.F(n10664) 
);
defparam n10664_ins18083.INIT=16'h8000;
LUT4 n10659_ins18084 (
.I0(n10153_5),
.I1(n10249_5),
.I2(n116_5),
.I3(n10654_7),
.F(n10659) 
);
defparam n10659_ins18084.INIT=16'h8000;
LUT4 n10654_ins18085 (
.I0(n10150_7),
.I1(n10249_5),
.I2(n116_5),
.I3(n10654_7),
.F(n10654) 
);
defparam n10654_ins18085.INIT=16'h8000;
LUT3 reg_timer2_clear_ins18086 (
.I0(w_rdreq),
.I1(n116_5),
.I2(reg_timer2_clear_11),
.F(reg_timer2_clear_13) 
);
defparam reg_timer2_clear_ins18086.INIT=8'hF1;
LUT3 reg_timer1_clear_ins18087 (
.I0(w_rdreq),
.I1(n116_5),
.I2(reg_timer1_clear_13),
.F(reg_timer1_clear_15) 
);
defparam reg_timer1_clear_ins18087.INIT=8'hF1;
LUT4 n326_ins18088 (
.I0(n7001_11),
.I1(\reg_volume_a0[3]_13 ),
.I2(slot_a_17),
.I3(slot_a_15),
.F(n326_7) 
);
defparam n326_ins18088.INIT=16'hF100;
LUT4 n393_ins18091 (
.I0(slot_a_15),
.I1(slot_a_13),
.I2(\reg_volume_a0[3]_13 ),
.I3(n348_9),
.F(n393) 
);
defparam n393_ins18091.INIT=16'h80FF;
LUT4 \ff_reg_volume_d1[3]_ins18107  (
.I0(n10136_5),
.I1(slot_a_11),
.I2(slot_a_9),
.I3(\reg_volume_d0[3]_15 ),
.F(\ff_reg_volume_d1[3]_17 ) 
);
defparam \ff_reg_volume_d1[3]_ins18107 .INIT=16'h2000;
LUT3 n10236_ins18108 (
.I0(slot_a_13),
.I1(slot_a_11),
.I2(slot_a_9),
.F(n10236_7) 
);
defparam n10236_ins18108.INIT=8'h20;
LUT3 n10150_ins18109 (
.I0(slot_a_13),
.I1(slot_a_11),
.I2(slot_a_9),
.F(n10150_13) 
);
defparam n10150_ins18109.INIT=8'h10;
LUT4 \ff_reg_volume_d1[3]_ins18110  (
.I0(n116_13),
.I1(n7001_7),
.I2(n10155_5),
.I3(n10540_11),
.F(\ff_reg_volume_d1[3]_19 ) 
);
defparam \ff_reg_volume_d1[3]_ins18110 .INIT=16'h8000;
LUT4 \reg_enable_a0[1]_ins18111  (
.I0(slot_a_15),
.I1(slot_a_17),
.I2(n116_13),
.I3(n7001_7),
.F(\reg_enable_a0[1]_19 ) 
);
defparam \reg_enable_a0[1]_ins18111 .INIT=16'h1000;
LUT3 n10540_ins18112 (
.I0(n116_5),
.I1(n116_13),
.I2(n7001_7),
.F(n10540_13) 
);
defparam n10540_ins18112.INIT=8'h80;
LUT4 n10426_ins18120 (
.I0(slot_a_17),
.I1(slot_a_15),
.I2(n10540_13),
.I3(n10426_7),
.F(n10426) 
);
defparam n10426_ins18120.INIT=16'h4000;
LUT4 n10294_ins18121 (
.I0(slot_a_17),
.I1(slot_a_15),
.I2(n10540_13),
.I3(n10294_7),
.F(n10294) 
);
defparam n10294_ins18121.INIT=16'h4000;
LUT4 n10587_ins18134 (
.I0(slot_a_15),
.I1(slot_a_17),
.I2(n10540_13),
.I3(n10587_7),
.F(n10587) 
);
defparam n10587_ins18134.INIT=16'h4000;
LUT4 n10469_ins18139 (
.I0(slot_a_13),
.I1(slot_a_11),
.I2(slot_a_9),
.I3(n10337_7),
.F(n10469) 
);
defparam n10469_ins18139.INIT=16'h2000;
LUT4 n10337_ins18140 (
.I0(slot_a_13),
.I1(slot_a_11),
.I2(slot_a_9),
.I3(n10337_7),
.F(n10337) 
);
defparam n10337_ins18140.INIT=16'h1000;
LUT4 n10548_ins18141 (
.I0(n116_5),
.I1(n116_13),
.I2(n7001_7),
.I3(n10548_7),
.F(n10548) 
);
defparam n10548_ins18141.INIT=16'h8000;
LUT4 n10556_ins18142 (
.I0(n116_5),
.I1(n116_13),
.I2(n7001_7),
.I3(n10556_7),
.F(n10556) 
);
defparam n10556_ins18142.INIT=16'h8000;
LUT4 n10564_ins18143 (
.I0(n116_5),
.I1(n116_13),
.I2(n7001_7),
.I3(n10564_7),
.F(n10564) 
);
defparam n10564_ins18143.INIT=16'h8000;
LUT4 n10572_ins18144 (
.I0(n116_5),
.I1(n116_13),
.I2(n7001_7),
.I3(n10572_7),
.F(n10572) 
);
defparam n10572_ins18144.INIT=16'h8000;
LUT4 n10583_ins18145 (
.I0(n116_5),
.I1(n116_13),
.I2(n7001_7),
.I3(n10583_7),
.F(n10583) 
);
defparam n10583_ins18145.INIT=16'h8000;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module u_wts_core (clk_3,n84,slot_d_14,slot_d_12,slot_d_10,slot_d_16,slot_d_8,slot_d_6,slot_d_4,slot_d_2,slot_a_11,slot_a_9,slot_a_7,slot_a_5,slot_a_3,w_rdreq,slot_a_29,slot_a_31,slot_a_13,slot_a_15,slot_a_17,slot_a_25,slot_a_21,slot_a_23,slot_a_19,slot_nsltsl_3,ff_nwr1,slot_nmerq_3,ff_nwr2,slot_a_27,ff_nrd2,ff_sram_ce1,\ff_active[2] ,\ff_active[1] ,\ff_active[0] ,\ff_left_out[10] ,\ff_left_out[9] ,\ff_left_out[8] ,\ff_left_out[7] ,\ff_left_out[6] ,\ff_left_out[5] ,\ff_left_out[4] ,\ff_left_out[3] ,\ff_left_out[2] ,\ff_left_out[1] ,\ff_left_out[0] ,\ff_right_out[11] ,\ff_right_out[10] ,\ff_right_out[9] ,\ff_right_out[8] ,\ff_right_out[7] ,\ff_right_out[6] ,\ff_right_out[5] ,\ff_right_out[4] ,\ff_right_out[3] ,\ff_right_out[2] ,\ff_right_out[1] ,\ff_right_out[0] ,\ff_left_out[11] ,\timer1_address[1] ,\w_sram_a0[4] ,\w_sram_a0[3] ,\w_sram_a1[4] ,\w_sram_a1[3] ,\w_sram_a1[2] ,\w_sram_a1[1] ,\w_sram_a1[0] ,\timer1_address[1]_11 ,\timer1_address[0] ,\timer1_address[0]_11 ,o,o_603,o_607,\w_state_out[1] ,\w_state_out[2] ,\w_state_out[0] ,o_15,o_17,o_39,o_41,o_43,o_47,o_49,o_51,o_83,o_85,o_87,o_89,\w_state_out[0]_5 ,\counter_out[19] ,\counter_out[19]_37 ,\counter_out[19]_39 ,\counter_out[19]_41 ,o_15_0,o_25,o_27,o_89_1,o_91,o_93,o_95,\wave_address_out[3] ,\wave_address_out[4] ,\wave_address_out[5] ,\frequency_count_out[9] ,\wave_address_out[5]_7 ,\wave_address_out[6] ,\wave_address_out[0] ,\wave_address_out[0]_15 ,ram_array,ram_array_4_DO1,ram_array_4_DO2,ram_array_4_DO3,ram_array_4_DO4,ram_array_4_DO5,ram_array_4_DO6,ram_array_4_DO7,ram_array_5,ram_array_4_DO1_0,ram_array_4_DO2_0,ram_array_4_DO3_0,ram_array_4_DO4_0,ram_array_4_DO5_0,ram_array_4_DO6_0,ram_array_4_DO7_0,\ff_noise[17] ,\ff_noise[17]_3 ,\ff_noise[17]_3_2 ,\ff_noise[17]_3_3 ,ff_nint2,ff_nint1,nint,reg_wts_enable,\reg_wave_length_a0[1] ,\reg_wave_length_a0[0] ,\reg_frequency_count_a0[11] ,\reg_frequency_count_a0[10] ,\reg_frequency_count_a0[9] ,\reg_frequency_count_a0[8] ,\reg_frequency_count_a0[7] ,\reg_frequency_count_a0[6] ,\reg_frequency_count_a0[5] ,\reg_frequency_count_a0[4] ,\reg_frequency_count_a0[3] ,\reg_frequency_count_a0[2] ,\reg_frequency_count_a0[1] ,\reg_frequency_count_a0[0] ,\reg_noise_sel_b0[1] ,\reg_noise_sel_b0[0] ,\reg_ar_b0[7] ,\reg_ar_b0[6] ,\reg_ar_b0[5] ,\reg_ar_b0[4] ,\reg_ar_b0[3] ,\reg_ar_b0[2] ,\reg_ar_b0[1] ,\reg_ar_b0[0] ,\reg_dr_b0[7] ,\reg_dr_b0[6] ,\reg_dr_b0[5] ,\reg_dr_b0[4] ,\reg_dr_b0[3] ,\reg_dr_b0[2] ,\reg_dr_b0[1] ,\reg_dr_b0[0] ,\reg_sr_b0[7] ,\reg_sr_b0[6] ,\reg_sr_b0[5] ,\reg_sr_b0[4] ,\reg_sr_b0[3] ,\reg_sr_b0[2] ,\reg_sr_b0[1] ,\reg_sr_b0[0] ,\reg_rr_b0[7] ,\reg_rr_b0[6] ,\reg_rr_b0[5] ,\reg_rr_b0[4] ,\reg_rr_b0[3] ,\reg_rr_b0[2] ,\reg_rr_b0[1] ,\reg_rr_b0[0] ,\reg_sl_b0[5] ,\reg_sl_b0[4] ,\reg_sl_b0[3] ,\reg_sl_b0[2] ,\reg_sl_b0[1] ,\reg_sl_b0[0] ,\reg_wave_length_b0[1] ,\reg_wave_length_b0[0] ,\reg_frequency_count_b0[11] ,\reg_frequency_count_b0[10] ,\reg_frequency_count_b0[9] ,\reg_frequency_count_b0[8] ,\reg_frequency_count_b0[7] ,\reg_frequency_count_b0[6] ,\reg_frequency_count_b0[5] ,\reg_frequency_count_b0[4] ,\reg_frequency_count_b0[3] ,\reg_frequency_count_b0[2] ,\reg_frequency_count_b0[1] ,\reg_frequency_count_b0[0] ,\reg_noise_sel_c0[1] ,\reg_noise_sel_c0[0] ,\reg_ar_c0[7] ,\reg_ar_c0[6] ,\reg_ar_c0[5] ,\reg_ar_c0[4] ,\reg_ar_c0[3] ,\reg_ar_c0[2] ,\reg_ar_c0[1] ,\reg_ar_c0[0] ,\reg_dr_c0[7] ,\reg_dr_c0[6] ,\reg_dr_c0[5] ,\reg_dr_c0[4] ,\reg_dr_c0[3] ,\reg_dr_c0[2] ,\reg_dr_c0[1] ,\reg_dr_c0[0] ,\reg_sr_c0[7] ,\reg_sr_c0[6] ,\reg_sr_c0[5] ,\reg_sr_c0[4] ,\reg_sr_c0[3] ,\reg_sr_c0[2] ,\reg_sr_c0[1] ,\reg_sr_c0[0] ,\reg_rr_c0[7] ,\reg_rr_c0[6] ,\reg_rr_c0[5] ,\reg_rr_c0[4] ,\reg_rr_c0[3] ,\reg_rr_c0[2] ,\reg_rr_c0[1] ,\reg_rr_c0[0] ,\reg_sl_c0[5] ,\reg_sl_c0[4] ,\reg_sl_c0[3] ,\reg_sl_c0[2] ,\reg_sl_c0[1] ,\reg_sl_c0[0] ,\reg_wave_length_c0[1] ,\reg_wave_length_c0[0] ,\reg_frequency_count_c0[11] ,\reg_frequency_count_c0[10] ,\reg_frequency_count_c0[9] ,\reg_frequency_count_c0[8] ,\reg_frequency_count_c0[7] ,\reg_frequency_count_c0[6] ,\reg_frequency_count_c0[5] ,\reg_frequency_count_c0[4] ,\reg_frequency_count_c0[3] ,\reg_frequency_count_c0[2] ,\reg_frequency_count_c0[1] ,\reg_frequency_count_c0[0] ,\reg_noise_sel_d0[1] ,\reg_noise_sel_d0[0] ,\reg_dr_d0[7] ,\reg_dr_d0[6] ,\reg_dr_d0[5] ,\reg_dr_d0[4] ,\reg_dr_d0[3] ,\reg_dr_d0[2] ,\reg_dr_d0[1] ,\reg_dr_d0[0] ,\reg_sr_d0[7] ,\reg_sr_d0[6] ,\reg_sr_d0[5] ,\reg_sr_d0[4] ,\reg_sr_d0[3] ,\reg_sr_d0[2] ,\reg_sr_d0[1] ,\reg_sr_d0[0] ,\reg_rr_d0[7] ,\reg_rr_d0[6] ,\reg_rr_d0[5] ,\reg_rr_d0[4] ,\reg_rr_d0[3] ,\reg_rr_d0[2] ,\reg_rr_d0[1] ,\reg_rr_d0[0] ,\reg_sl_d0[5] ,\reg_sl_d0[4] ,\reg_sl_d0[3] ,\reg_sl_d0[2] ,\reg_sl_d0[1] ,\reg_sl_d0[0] ,\reg_wave_length_d0[1] ,\reg_wave_length_d0[0] ,\reg_frequency_count_d0[11] ,\reg_frequency_count_d0[10] ,\reg_frequency_count_d0[9] ,\reg_frequency_count_d0[8] ,\reg_frequency_count_d0[7] ,\reg_frequency_count_d0[6] ,\reg_frequency_count_d0[5] ,\reg_frequency_count_d0[4] ,\reg_frequency_count_d0[3] ,\reg_frequency_count_d0[2] ,\reg_frequency_count_d0[1] ,\reg_frequency_count_d0[0] ,\reg_noise_sel_e0[1] ,\reg_noise_sel_e0[0] ,\reg_dr_e0[7] ,\reg_dr_e0[6] ,\reg_dr_e0[5] ,\reg_dr_e0[4] ,\reg_dr_e0[3] ,\reg_dr_e0[2] ,\reg_dr_e0[1] ,\reg_dr_e0[0] ,\reg_sr_e0[7] ,\reg_sr_e0[6] ,\reg_sr_e0[5] ,\reg_sr_e0[4] ,\reg_sr_e0[3] ,\reg_sr_e0[2] ,\reg_sr_e0[1] ,\reg_sr_e0[0] ,\reg_rr_e0[7] ,\reg_rr_e0[6] ,\reg_rr_e0[5] ,\reg_rr_e0[4] ,\reg_rr_e0[3] ,\reg_rr_e0[2] ,\reg_rr_e0[1] ,\reg_rr_e0[0] ,\reg_sl_e0[5] ,\reg_sl_e0[4] ,\reg_sl_e0[3] ,\reg_sl_e0[2] ,\reg_sl_e0[1] ,\reg_sl_e0[0] ,ff_reg_clone_key_b1,ff_reg_clone_key_c1,ff_reg_clone_adsr_d1,ff_reg_clone_key_d1,ff_reg_clone_adsr_e1,ff_reg_clone_key_e1,\ff_rddata[6] ,\ff_rddata[3] ,\ff_rddata[2] ,\ff_rddata[1] ,\ff_rddata[0] ,ch_b0_key_release,ch_b0_key_off,ch_c0_key_release,ch_c0_key_off,ch_d0_key_release,ch_d0_key_off,ch_e0_key_release,ch_e0_key_off,\ff_rddata[7] ,\ff_rddata[5] ,\ff_rddata[4] ,ext_memory_nactive,\ext_memory_address[20] ,\ext_memory_address[19] ,\ext_memory_address[18] ,\ext_memory_address[17] ,\ext_memory_address[16] ,\ext_memory_address[15] ,\ext_memory_address[14] ,\ext_memory_address[13] );
input clk_3;
input n84;
input slot_d_14;
input slot_d_12;
input slot_d_10;
input slot_d_16;
input slot_d_8;
input slot_d_6;
input slot_d_4;
input slot_d_2;
input slot_a_11;
input slot_a_9;
input slot_a_7;
input slot_a_5;
input slot_a_3;
input w_rdreq;
input slot_a_29;
input slot_a_31;
input slot_a_13;
input slot_a_15;
input slot_a_17;
input slot_a_25;
input slot_a_21;
input slot_a_23;
input slot_a_19;
input slot_nsltsl_3;
input ff_nwr1;
input slot_nmerq_3;
input ff_nwr2;
input slot_a_27;
input ff_nrd2;
output ff_sram_ce1;
output \ff_active[2] ;
output \ff_active[1] ;
output \ff_active[0] ;
output \ff_left_out[10] ;
output \ff_left_out[9] ;
output \ff_left_out[8] ;
output \ff_left_out[7] ;
output \ff_left_out[6] ;
output \ff_left_out[5] ;
output \ff_left_out[4] ;
output \ff_left_out[3] ;
output \ff_left_out[2] ;
output \ff_left_out[1] ;
output \ff_left_out[0] ;
output \ff_right_out[11] ;
output \ff_right_out[10] ;
output \ff_right_out[9] ;
output \ff_right_out[8] ;
output \ff_right_out[7] ;
output \ff_right_out[6] ;
output \ff_right_out[5] ;
output \ff_right_out[4] ;
output \ff_right_out[3] ;
output \ff_right_out[2] ;
output \ff_right_out[1] ;
output \ff_right_out[0] ;
output \ff_left_out[11] ;
output \timer1_address[1] ;
output \w_sram_a0[4] ;
output \w_sram_a0[3] ;
output \w_sram_a1[4] ;
output \w_sram_a1[3] ;
output \w_sram_a1[2] ;
output \w_sram_a1[1] ;
output \w_sram_a1[0] ;
output \timer1_address[1]_11 ;
output \timer1_address[0] ;
output \timer1_address[0]_11 ;
output o;
output o_603;
output o_607;
output \w_state_out[1] ;
output \w_state_out[2] ;
output \w_state_out[0] ;
output o_15;
output o_17;
output o_39;
output o_41;
output o_43;
output o_47;
output o_49;
output o_51;
output o_83;
output o_85;
output o_87;
output o_89;
output \w_state_out[0]_5 ;
output \counter_out[19] ;
output \counter_out[19]_37 ;
output \counter_out[19]_39 ;
output \counter_out[19]_41 ;
output o_15_0;
output o_25;
output o_27;
output o_89_1;
output o_91;
output o_93;
output o_95;
output \wave_address_out[3] ;
output \wave_address_out[4] ;
output \wave_address_out[5] ;
output \frequency_count_out[9] ;
output \wave_address_out[5]_7 ;
output \wave_address_out[6] ;
output \wave_address_out[0] ;
output \wave_address_out[0]_15 ;
output ram_array;
output ram_array_4_DO1;
output ram_array_4_DO2;
output ram_array_4_DO3;
output ram_array_4_DO4;
output ram_array_4_DO5;
output ram_array_4_DO6;
output ram_array_4_DO7;
output ram_array_5;
output ram_array_4_DO1_0;
output ram_array_4_DO2_0;
output ram_array_4_DO3_0;
output ram_array_4_DO4_0;
output ram_array_4_DO5_0;
output ram_array_4_DO6_0;
output ram_array_4_DO7_0;
output \ff_noise[17] ;
output \ff_noise[17]_3 ;
output \ff_noise[17]_3_2 ;
output \ff_noise[17]_3_3 ;
output ff_nint2;
output ff_nint1;
output nint;
output reg_wts_enable;
output \reg_wave_length_a0[1] ;
output \reg_wave_length_a0[0] ;
output \reg_frequency_count_a0[11] ;
output \reg_frequency_count_a0[10] ;
output \reg_frequency_count_a0[9] ;
output \reg_frequency_count_a0[8] ;
output \reg_frequency_count_a0[7] ;
output \reg_frequency_count_a0[6] ;
output \reg_frequency_count_a0[5] ;
output \reg_frequency_count_a0[4] ;
output \reg_frequency_count_a0[3] ;
output \reg_frequency_count_a0[2] ;
output \reg_frequency_count_a0[1] ;
output \reg_frequency_count_a0[0] ;
output \reg_noise_sel_b0[1] ;
output \reg_noise_sel_b0[0] ;
output \reg_ar_b0[7] ;
output \reg_ar_b0[6] ;
output \reg_ar_b0[5] ;
output \reg_ar_b0[4] ;
output \reg_ar_b0[3] ;
output \reg_ar_b0[2] ;
output \reg_ar_b0[1] ;
output \reg_ar_b0[0] ;
output \reg_dr_b0[7] ;
output \reg_dr_b0[6] ;
output \reg_dr_b0[5] ;
output \reg_dr_b0[4] ;
output \reg_dr_b0[3] ;
output \reg_dr_b0[2] ;
output \reg_dr_b0[1] ;
output \reg_dr_b0[0] ;
output \reg_sr_b0[7] ;
output \reg_sr_b0[6] ;
output \reg_sr_b0[5] ;
output \reg_sr_b0[4] ;
output \reg_sr_b0[3] ;
output \reg_sr_b0[2] ;
output \reg_sr_b0[1] ;
output \reg_sr_b0[0] ;
output \reg_rr_b0[7] ;
output \reg_rr_b0[6] ;
output \reg_rr_b0[5] ;
output \reg_rr_b0[4] ;
output \reg_rr_b0[3] ;
output \reg_rr_b0[2] ;
output \reg_rr_b0[1] ;
output \reg_rr_b0[0] ;
output \reg_sl_b0[5] ;
output \reg_sl_b0[4] ;
output \reg_sl_b0[3] ;
output \reg_sl_b0[2] ;
output \reg_sl_b0[1] ;
output \reg_sl_b0[0] ;
output \reg_wave_length_b0[1] ;
output \reg_wave_length_b0[0] ;
output \reg_frequency_count_b0[11] ;
output \reg_frequency_count_b0[10] ;
output \reg_frequency_count_b0[9] ;
output \reg_frequency_count_b0[8] ;
output \reg_frequency_count_b0[7] ;
output \reg_frequency_count_b0[6] ;
output \reg_frequency_count_b0[5] ;
output \reg_frequency_count_b0[4] ;
output \reg_frequency_count_b0[3] ;
output \reg_frequency_count_b0[2] ;
output \reg_frequency_count_b0[1] ;
output \reg_frequency_count_b0[0] ;
output \reg_noise_sel_c0[1] ;
output \reg_noise_sel_c0[0] ;
output \reg_ar_c0[7] ;
output \reg_ar_c0[6] ;
output \reg_ar_c0[5] ;
output \reg_ar_c0[4] ;
output \reg_ar_c0[3] ;
output \reg_ar_c0[2] ;
output \reg_ar_c0[1] ;
output \reg_ar_c0[0] ;
output \reg_dr_c0[7] ;
output \reg_dr_c0[6] ;
output \reg_dr_c0[5] ;
output \reg_dr_c0[4] ;
output \reg_dr_c0[3] ;
output \reg_dr_c0[2] ;
output \reg_dr_c0[1] ;
output \reg_dr_c0[0] ;
output \reg_sr_c0[7] ;
output \reg_sr_c0[6] ;
output \reg_sr_c0[5] ;
output \reg_sr_c0[4] ;
output \reg_sr_c0[3] ;
output \reg_sr_c0[2] ;
output \reg_sr_c0[1] ;
output \reg_sr_c0[0] ;
output \reg_rr_c0[7] ;
output \reg_rr_c0[6] ;
output \reg_rr_c0[5] ;
output \reg_rr_c0[4] ;
output \reg_rr_c0[3] ;
output \reg_rr_c0[2] ;
output \reg_rr_c0[1] ;
output \reg_rr_c0[0] ;
output \reg_sl_c0[5] ;
output \reg_sl_c0[4] ;
output \reg_sl_c0[3] ;
output \reg_sl_c0[2] ;
output \reg_sl_c0[1] ;
output \reg_sl_c0[0] ;
output \reg_wave_length_c0[1] ;
output \reg_wave_length_c0[0] ;
output \reg_frequency_count_c0[11] ;
output \reg_frequency_count_c0[10] ;
output \reg_frequency_count_c0[9] ;
output \reg_frequency_count_c0[8] ;
output \reg_frequency_count_c0[7] ;
output \reg_frequency_count_c0[6] ;
output \reg_frequency_count_c0[5] ;
output \reg_frequency_count_c0[4] ;
output \reg_frequency_count_c0[3] ;
output \reg_frequency_count_c0[2] ;
output \reg_frequency_count_c0[1] ;
output \reg_frequency_count_c0[0] ;
output \reg_noise_sel_d0[1] ;
output \reg_noise_sel_d0[0] ;
output \reg_dr_d0[7] ;
output \reg_dr_d0[6] ;
output \reg_dr_d0[5] ;
output \reg_dr_d0[4] ;
output \reg_dr_d0[3] ;
output \reg_dr_d0[2] ;
output \reg_dr_d0[1] ;
output \reg_dr_d0[0] ;
output \reg_sr_d0[7] ;
output \reg_sr_d0[6] ;
output \reg_sr_d0[5] ;
output \reg_sr_d0[4] ;
output \reg_sr_d0[3] ;
output \reg_sr_d0[2] ;
output \reg_sr_d0[1] ;
output \reg_sr_d0[0] ;
output \reg_rr_d0[7] ;
output \reg_rr_d0[6] ;
output \reg_rr_d0[5] ;
output \reg_rr_d0[4] ;
output \reg_rr_d0[3] ;
output \reg_rr_d0[2] ;
output \reg_rr_d0[1] ;
output \reg_rr_d0[0] ;
output \reg_sl_d0[5] ;
output \reg_sl_d0[4] ;
output \reg_sl_d0[3] ;
output \reg_sl_d0[2] ;
output \reg_sl_d0[1] ;
output \reg_sl_d0[0] ;
output \reg_wave_length_d0[1] ;
output \reg_wave_length_d0[0] ;
output \reg_frequency_count_d0[11] ;
output \reg_frequency_count_d0[10] ;
output \reg_frequency_count_d0[9] ;
output \reg_frequency_count_d0[8] ;
output \reg_frequency_count_d0[7] ;
output \reg_frequency_count_d0[6] ;
output \reg_frequency_count_d0[5] ;
output \reg_frequency_count_d0[4] ;
output \reg_frequency_count_d0[3] ;
output \reg_frequency_count_d0[2] ;
output \reg_frequency_count_d0[1] ;
output \reg_frequency_count_d0[0] ;
output \reg_noise_sel_e0[1] ;
output \reg_noise_sel_e0[0] ;
output \reg_dr_e0[7] ;
output \reg_dr_e0[6] ;
output \reg_dr_e0[5] ;
output \reg_dr_e0[4] ;
output \reg_dr_e0[3] ;
output \reg_dr_e0[2] ;
output \reg_dr_e0[1] ;
output \reg_dr_e0[0] ;
output \reg_sr_e0[7] ;
output \reg_sr_e0[6] ;
output \reg_sr_e0[5] ;
output \reg_sr_e0[4] ;
output \reg_sr_e0[3] ;
output \reg_sr_e0[2] ;
output \reg_sr_e0[1] ;
output \reg_sr_e0[0] ;
output \reg_rr_e0[7] ;
output \reg_rr_e0[6] ;
output \reg_rr_e0[5] ;
output \reg_rr_e0[4] ;
output \reg_rr_e0[3] ;
output \reg_rr_e0[2] ;
output \reg_rr_e0[1] ;
output \reg_rr_e0[0] ;
output \reg_sl_e0[5] ;
output \reg_sl_e0[4] ;
output \reg_sl_e0[3] ;
output \reg_sl_e0[2] ;
output \reg_sl_e0[1] ;
output \reg_sl_e0[0] ;
output ff_reg_clone_key_b1;
output ff_reg_clone_key_c1;
output ff_reg_clone_adsr_d1;
output ff_reg_clone_key_d1;
output ff_reg_clone_adsr_e1;
output ff_reg_clone_key_e1;
output \ff_rddata[6] ;
output \ff_rddata[3] ;
output \ff_rddata[2] ;
output \ff_rddata[1] ;
output \ff_rddata[0] ;
output ch_b0_key_release;
output ch_b0_key_off;
output ch_c0_key_release;
output ch_c0_key_off;
output ch_d0_key_release;
output ch_d0_key_off;
output ch_e0_key_release;
output ch_e0_key_off;
output \ff_rddata[7] ;
output \ff_rddata[5] ;
output \ff_rddata[4] ;
output ext_memory_nactive;
output \ext_memory_address[20] ;
output \ext_memory_address[19] ;
output \ext_memory_address[18] ;
output \ext_memory_address[17] ;
output \ext_memory_address[16] ;
output \ext_memory_address[15] ;
output \ext_memory_address[14] ;
output \ext_memory_address[13] ;
wire ff_sram_ce1;
wire ff_sram_q_en;
wire \ff_active[2] ;
wire \ff_active[1] ;
wire \ff_active[0] ;
wire \ff_left_out[10] ;
wire \ff_left_out[9] ;
wire \ff_left_out[8] ;
wire \ff_left_out[7] ;
wire \ff_left_out[6] ;
wire \ff_left_out[5] ;
wire \ff_left_out[4] ;
wire \ff_left_out[3] ;
wire \ff_left_out[2] ;
wire \ff_left_out[1] ;
wire \ff_left_out[0] ;
wire \ff_right_out[11] ;
wire \ff_right_out[10] ;
wire \ff_right_out[9] ;
wire \ff_right_out[8] ;
wire \ff_right_out[7] ;
wire \ff_right_out[6] ;
wire \ff_right_out[5] ;
wire \ff_right_out[4] ;
wire \ff_right_out[3] ;
wire \ff_right_out[2] ;
wire \ff_right_out[1] ;
wire \ff_right_out[0] ;
wire \ff_left_out[11] ;
wire \timer1_address[1]_3 ;
wire \timer1_address[0]_3 ;
wire \timer1_address[1] ;
wire \w_sram_a0[4] ;
wire \w_sram_a0[3] ;
wire \w_sram_a1[4] ;
wire \w_sram_a1[3] ;
wire \w_sram_a1[2] ;
wire \w_sram_a1[1] ;
wire \w_sram_a1[0] ;
wire \timer1_address[1]_11 ;
wire \timer1_address[0] ;
wire \timer1_address[0]_11 ;
wire o;
wire o_603;
wire o_607;
wire \w_state_out[1] ;
wire \w_state_out[2] ;
wire \w_state_out[0] ;
wire o_15;
wire o_17;
wire o_39;
wire o_41;
wire o_43;
wire o_47;
wire o_49;
wire o_51;
wire o_83;
wire o_85;
wire o_87;
wire o_89;
wire \w_state_out[0]_5 ;
wire \counter_out[19] ;
wire \counter_out[19]_37 ;
wire \counter_out[19]_39 ;
wire \counter_out[19]_41 ;
wire o_15_0;
wire o_25;
wire o_27;
wire o_89_1;
wire o_91;
wire o_93;
wire o_95;
wire \wave_address_out[3] ;
wire \wave_address_out[4] ;
wire \wave_address_out[5] ;
wire \frequency_count_out[9] ;
wire \wave_address_out[5]_7 ;
wire \wave_address_out[6] ;
wire \wave_address_out[0] ;
wire \wave_address_out[0]_15 ;
wire ram_array;
wire ram_array_4_DO1;
wire ram_array_4_DO2;
wire ram_array_4_DO3;
wire ram_array_4_DO4;
wire ram_array_4_DO5;
wire ram_array_4_DO6;
wire ram_array_4_DO7;
wire ram_array_5;
wire ram_array_4_DO1_0;
wire ram_array_4_DO2_0;
wire ram_array_4_DO3_0;
wire ram_array_4_DO4_0;
wire ram_array_4_DO5_0;
wire ram_array_4_DO6_0;
wire ram_array_4_DO7_0;
wire \ff_noise[17] ;
wire \ff_noise[17]_3 ;
wire \ff_noise[17]_3_2 ;
wire \ff_noise[17]_3_3 ;
wire \ff_timer1_address[1] ;
wire \ff_timer1_address[0] ;
wire ff_nint2;
wire ff_nint1;
wire nint;
wire reg_wts_enable;
wire \sram_a[4] ;
wire \sram_a[3] ;
wire \sram_a[2] ;
wire \sram_a[1] ;
wire \sram_a[0] ;
wire \sram_d[7] ;
wire \sram_d[6] ;
wire \sram_d[5] ;
wire \sram_d[4] ;
wire \sram_d[3] ;
wire \sram_d[2] ;
wire \sram_d[1] ;
wire \sram_d[0] ;
wire sram_oe;
wire \reg_volume_a0[3] ;
wire \reg_volume_a0[2] ;
wire \reg_volume_a0[1] ;
wire \reg_volume_a0[0] ;
wire \reg_enable_a0[1] ;
wire \reg_enable_a0[0] ;
wire reg_noise_enable_a0;
wire \reg_noise_sel_a0[1] ;
wire \reg_noise_sel_a0[0] ;
wire \reg_ar_a0[7] ;
wire \reg_ar_a0[6] ;
wire \reg_ar_a0[5] ;
wire \reg_ar_a0[4] ;
wire \reg_ar_a0[3] ;
wire \reg_ar_a0[2] ;
wire \reg_ar_a0[1] ;
wire \reg_ar_a0[0] ;
wire \reg_dr_a0[7] ;
wire \reg_dr_a0[6] ;
wire \reg_dr_a0[5] ;
wire \reg_dr_a0[4] ;
wire \reg_dr_a0[3] ;
wire \reg_dr_a0[2] ;
wire \reg_dr_a0[1] ;
wire \reg_dr_a0[0] ;
wire \reg_sr_a0[7] ;
wire \reg_sr_a0[6] ;
wire \reg_sr_a0[5] ;
wire \reg_sr_a0[4] ;
wire \reg_sr_a0[3] ;
wire \reg_sr_a0[2] ;
wire \reg_sr_a0[1] ;
wire \reg_sr_a0[0] ;
wire \reg_rr_a0[7] ;
wire \reg_rr_a0[6] ;
wire \reg_rr_a0[5] ;
wire \reg_rr_a0[4] ;
wire \reg_rr_a0[3] ;
wire \reg_rr_a0[2] ;
wire \reg_rr_a0[1] ;
wire \reg_rr_a0[0] ;
wire \reg_sl_a0[5] ;
wire \reg_sl_a0[4] ;
wire \reg_sl_a0[3] ;
wire \reg_sl_a0[2] ;
wire \reg_sl_a0[1] ;
wire \reg_sl_a0[0] ;
wire \reg_wave_length_a0[1] ;
wire \reg_wave_length_a0[0] ;
wire \reg_frequency_count_a0[11] ;
wire \reg_frequency_count_a0[10] ;
wire \reg_frequency_count_a0[9] ;
wire \reg_frequency_count_a0[8] ;
wire \reg_frequency_count_a0[7] ;
wire \reg_frequency_count_a0[6] ;
wire \reg_frequency_count_a0[5] ;
wire \reg_frequency_count_a0[4] ;
wire \reg_frequency_count_a0[3] ;
wire \reg_frequency_count_a0[2] ;
wire \reg_frequency_count_a0[1] ;
wire \reg_frequency_count_a0[0] ;
wire \reg_volume_b0[3] ;
wire \reg_volume_b0[2] ;
wire \reg_volume_b0[1] ;
wire \reg_volume_b0[0] ;
wire \reg_enable_b0[1] ;
wire \reg_enable_b0[0] ;
wire reg_noise_enable_b0;
wire \reg_noise_sel_b0[1] ;
wire \reg_noise_sel_b0[0] ;
wire \reg_ar_b0[7] ;
wire \reg_ar_b0[6] ;
wire \reg_ar_b0[5] ;
wire \reg_ar_b0[4] ;
wire \reg_ar_b0[3] ;
wire \reg_ar_b0[2] ;
wire \reg_ar_b0[1] ;
wire \reg_ar_b0[0] ;
wire \reg_dr_b0[7] ;
wire \reg_dr_b0[6] ;
wire \reg_dr_b0[5] ;
wire \reg_dr_b0[4] ;
wire \reg_dr_b0[3] ;
wire \reg_dr_b0[2] ;
wire \reg_dr_b0[1] ;
wire \reg_dr_b0[0] ;
wire \reg_sr_b0[7] ;
wire \reg_sr_b0[6] ;
wire \reg_sr_b0[5] ;
wire \reg_sr_b0[4] ;
wire \reg_sr_b0[3] ;
wire \reg_sr_b0[2] ;
wire \reg_sr_b0[1] ;
wire \reg_sr_b0[0] ;
wire \reg_rr_b0[7] ;
wire \reg_rr_b0[6] ;
wire \reg_rr_b0[5] ;
wire \reg_rr_b0[4] ;
wire \reg_rr_b0[3] ;
wire \reg_rr_b0[2] ;
wire \reg_rr_b0[1] ;
wire \reg_rr_b0[0] ;
wire \reg_sl_b0[5] ;
wire \reg_sl_b0[4] ;
wire \reg_sl_b0[3] ;
wire \reg_sl_b0[2] ;
wire \reg_sl_b0[1] ;
wire \reg_sl_b0[0] ;
wire \reg_wave_length_b0[1] ;
wire \reg_wave_length_b0[0] ;
wire \reg_frequency_count_b0[11] ;
wire \reg_frequency_count_b0[10] ;
wire \reg_frequency_count_b0[9] ;
wire \reg_frequency_count_b0[8] ;
wire \reg_frequency_count_b0[7] ;
wire \reg_frequency_count_b0[6] ;
wire \reg_frequency_count_b0[5] ;
wire \reg_frequency_count_b0[4] ;
wire \reg_frequency_count_b0[3] ;
wire \reg_frequency_count_b0[2] ;
wire \reg_frequency_count_b0[1] ;
wire \reg_frequency_count_b0[0] ;
wire \reg_volume_c0[3] ;
wire \reg_volume_c0[2] ;
wire \reg_volume_c0[1] ;
wire \reg_volume_c0[0] ;
wire \reg_enable_c0[1] ;
wire \reg_enable_c0[0] ;
wire reg_noise_enable_c0;
wire \reg_noise_sel_c0[1] ;
wire \reg_noise_sel_c0[0] ;
wire \reg_ar_c0[7] ;
wire \reg_ar_c0[6] ;
wire \reg_ar_c0[5] ;
wire \reg_ar_c0[4] ;
wire \reg_ar_c0[3] ;
wire \reg_ar_c0[2] ;
wire \reg_ar_c0[1] ;
wire \reg_ar_c0[0] ;
wire \reg_dr_c0[7] ;
wire \reg_dr_c0[6] ;
wire \reg_dr_c0[5] ;
wire \reg_dr_c0[4] ;
wire \reg_dr_c0[3] ;
wire \reg_dr_c0[2] ;
wire \reg_dr_c0[1] ;
wire \reg_dr_c0[0] ;
wire \reg_sr_c0[7] ;
wire \reg_sr_c0[6] ;
wire \reg_sr_c0[5] ;
wire \reg_sr_c0[4] ;
wire \reg_sr_c0[3] ;
wire \reg_sr_c0[2] ;
wire \reg_sr_c0[1] ;
wire \reg_sr_c0[0] ;
wire \reg_rr_c0[7] ;
wire \reg_rr_c0[6] ;
wire \reg_rr_c0[5] ;
wire \reg_rr_c0[4] ;
wire \reg_rr_c0[3] ;
wire \reg_rr_c0[2] ;
wire \reg_rr_c0[1] ;
wire \reg_rr_c0[0] ;
wire \reg_sl_c0[5] ;
wire \reg_sl_c0[4] ;
wire \reg_sl_c0[3] ;
wire \reg_sl_c0[2] ;
wire \reg_sl_c0[1] ;
wire \reg_sl_c0[0] ;
wire \reg_wave_length_c0[1] ;
wire \reg_wave_length_c0[0] ;
wire \reg_frequency_count_c0[11] ;
wire \reg_frequency_count_c0[10] ;
wire \reg_frequency_count_c0[9] ;
wire \reg_frequency_count_c0[8] ;
wire \reg_frequency_count_c0[7] ;
wire \reg_frequency_count_c0[6] ;
wire \reg_frequency_count_c0[5] ;
wire \reg_frequency_count_c0[4] ;
wire \reg_frequency_count_c0[3] ;
wire \reg_frequency_count_c0[2] ;
wire \reg_frequency_count_c0[1] ;
wire \reg_frequency_count_c0[0] ;
wire \reg_volume_d0[3] ;
wire \reg_volume_d0[2] ;
wire \reg_volume_d0[1] ;
wire \reg_volume_d0[0] ;
wire \reg_enable_d0[1] ;
wire \reg_enable_d0[0] ;
wire reg_noise_enable_d0;
wire \reg_noise_sel_d0[1] ;
wire \reg_noise_sel_d0[0] ;
wire \reg_dr_d0[7] ;
wire \reg_dr_d0[6] ;
wire \reg_dr_d0[5] ;
wire \reg_dr_d0[4] ;
wire \reg_dr_d0[3] ;
wire \reg_dr_d0[2] ;
wire \reg_dr_d0[1] ;
wire \reg_dr_d0[0] ;
wire \reg_sr_d0[7] ;
wire \reg_sr_d0[6] ;
wire \reg_sr_d0[5] ;
wire \reg_sr_d0[4] ;
wire \reg_sr_d0[3] ;
wire \reg_sr_d0[2] ;
wire \reg_sr_d0[1] ;
wire \reg_sr_d0[0] ;
wire \reg_rr_d0[7] ;
wire \reg_rr_d0[6] ;
wire \reg_rr_d0[5] ;
wire \reg_rr_d0[4] ;
wire \reg_rr_d0[3] ;
wire \reg_rr_d0[2] ;
wire \reg_rr_d0[1] ;
wire \reg_rr_d0[0] ;
wire \reg_sl_d0[5] ;
wire \reg_sl_d0[4] ;
wire \reg_sl_d0[3] ;
wire \reg_sl_d0[2] ;
wire \reg_sl_d0[1] ;
wire \reg_sl_d0[0] ;
wire \reg_wave_length_d0[1] ;
wire \reg_wave_length_d0[0] ;
wire \reg_frequency_count_d0[11] ;
wire \reg_frequency_count_d0[10] ;
wire \reg_frequency_count_d0[9] ;
wire \reg_frequency_count_d0[8] ;
wire \reg_frequency_count_d0[7] ;
wire \reg_frequency_count_d0[6] ;
wire \reg_frequency_count_d0[5] ;
wire \reg_frequency_count_d0[4] ;
wire \reg_frequency_count_d0[3] ;
wire \reg_frequency_count_d0[2] ;
wire \reg_frequency_count_d0[1] ;
wire \reg_frequency_count_d0[0] ;
wire \reg_volume_e0[3] ;
wire \reg_volume_e0[2] ;
wire \reg_volume_e0[1] ;
wire \reg_volume_e0[0] ;
wire \reg_enable_e0[1] ;
wire \reg_enable_e0[0] ;
wire reg_noise_enable_e0;
wire \reg_noise_sel_e0[1] ;
wire \reg_noise_sel_e0[0] ;
wire \reg_ar_e0[7] ;
wire \reg_ar_e0[6] ;
wire \reg_ar_e0[5] ;
wire \reg_ar_e0[4] ;
wire \reg_ar_e0[3] ;
wire \reg_ar_e0[2] ;
wire \reg_ar_e0[1] ;
wire \reg_ar_e0[0] ;
wire \reg_dr_e0[7] ;
wire \reg_dr_e0[6] ;
wire \reg_dr_e0[5] ;
wire \reg_dr_e0[4] ;
wire \reg_dr_e0[3] ;
wire \reg_dr_e0[2] ;
wire \reg_dr_e0[1] ;
wire \reg_dr_e0[0] ;
wire \reg_sr_e0[7] ;
wire \reg_sr_e0[6] ;
wire \reg_sr_e0[5] ;
wire \reg_sr_e0[4] ;
wire \reg_sr_e0[3] ;
wire \reg_sr_e0[2] ;
wire \reg_sr_e0[1] ;
wire \reg_sr_e0[0] ;
wire \reg_rr_e0[7] ;
wire \reg_rr_e0[6] ;
wire \reg_rr_e0[5] ;
wire \reg_rr_e0[4] ;
wire \reg_rr_e0[3] ;
wire \reg_rr_e0[2] ;
wire \reg_rr_e0[1] ;
wire \reg_rr_e0[0] ;
wire \reg_sl_e0[5] ;
wire \reg_sl_e0[4] ;
wire \reg_sl_e0[3] ;
wire \reg_sl_e0[2] ;
wire \reg_sl_e0[1] ;
wire \reg_sl_e0[0] ;
wire \reg_wave_length_e0[1] ;
wire \reg_wave_length_e0[0] ;
wire \reg_frequency_count_e0[11] ;
wire \reg_frequency_count_e0[10] ;
wire \reg_frequency_count_e0[9] ;
wire \reg_frequency_count_e0[8] ;
wire \reg_frequency_count_e0[7] ;
wire \reg_frequency_count_e0[6] ;
wire \reg_frequency_count_e0[5] ;
wire \reg_frequency_count_e0[4] ;
wire \reg_frequency_count_e0[3] ;
wire \reg_frequency_count_e0[2] ;
wire \reg_frequency_count_e0[1] ;
wire \reg_frequency_count_e0[0] ;
wire \ff_reg_volume_a1[3] ;
wire \ff_reg_volume_a1[2] ;
wire \ff_reg_volume_a1[1] ;
wire \ff_reg_volume_a1[0] ;
wire \ff_reg_enable_a1[1] ;
wire \ff_reg_enable_a1[0] ;
wire ff_reg_noise_enable_a1;
wire \ff_reg_noise_sel_a1[1] ;
wire \ff_reg_noise_sel_a1[0] ;
wire ff_reg_clone_adsr_a1;
wire ff_reg_clone_noise_a1;
wire ff_reg_clone_key_a1;
wire \ff_reg_ar_a1[7] ;
wire \ff_reg_ar_a1[6] ;
wire \ff_reg_ar_a1[5] ;
wire \ff_reg_ar_a1[4] ;
wire \ff_reg_ar_a1[3] ;
wire \ff_reg_ar_a1[2] ;
wire \ff_reg_ar_a1[1] ;
wire \ff_reg_ar_a1[0] ;
wire \ff_reg_dr_a1[7] ;
wire \ff_reg_dr_a1[6] ;
wire \ff_reg_dr_a1[5] ;
wire \ff_reg_dr_a1[4] ;
wire \ff_reg_dr_a1[3] ;
wire \ff_reg_dr_a1[2] ;
wire \ff_reg_dr_a1[1] ;
wire \ff_reg_dr_a1[0] ;
wire \ff_reg_sr_a1[7] ;
wire \ff_reg_sr_a1[6] ;
wire \ff_reg_sr_a1[5] ;
wire \ff_reg_sr_a1[4] ;
wire \ff_reg_sr_a1[3] ;
wire \ff_reg_sr_a1[2] ;
wire \ff_reg_sr_a1[1] ;
wire \ff_reg_sr_a1[0] ;
wire \ff_reg_rr_a1[7] ;
wire \ff_reg_rr_a1[6] ;
wire \ff_reg_rr_a1[5] ;
wire \ff_reg_rr_a1[4] ;
wire \ff_reg_rr_a1[3] ;
wire \ff_reg_rr_a1[2] ;
wire \ff_reg_rr_a1[1] ;
wire \ff_reg_rr_a1[0] ;
wire \ff_reg_sl_a1[5] ;
wire \ff_reg_sl_a1[4] ;
wire \ff_reg_sl_a1[3] ;
wire \ff_reg_sl_a1[2] ;
wire \ff_reg_sl_a1[1] ;
wire \ff_reg_sl_a1[0] ;
wire \ff_reg_volume_b1[3] ;
wire \ff_reg_volume_b1[2] ;
wire \ff_reg_volume_b1[1] ;
wire \ff_reg_volume_b1[0] ;
wire \ff_reg_enable_b1[1] ;
wire \ff_reg_enable_b1[0] ;
wire ff_reg_noise_enable_b1;
wire ff_reg_clone_key_b1;
wire \ff_reg_volume_c1[3] ;
wire \ff_reg_volume_c1[2] ;
wire \ff_reg_volume_c1[1] ;
wire \ff_reg_volume_c1[0] ;
wire \ff_reg_enable_c1[1] ;
wire \ff_reg_enable_c1[0] ;
wire ff_reg_noise_enable_c1;
wire ff_reg_clone_key_c1;
wire \ff_reg_volume_d1[3] ;
wire \ff_reg_volume_d1[2] ;
wire \ff_reg_volume_d1[1] ;
wire \ff_reg_volume_d1[0] ;
wire \ff_reg_enable_d1[1] ;
wire \ff_reg_enable_d1[0] ;
wire ff_reg_noise_enable_d1;
wire ff_reg_clone_adsr_d1;
wire ff_reg_clone_key_d1;
wire \ff_reg_ar_d1[7] ;
wire \ff_reg_ar_d1[6] ;
wire \ff_reg_ar_d1[5] ;
wire \ff_reg_ar_d1[4] ;
wire \ff_reg_ar_d1[3] ;
wire \ff_reg_ar_d1[2] ;
wire \ff_reg_ar_d1[1] ;
wire \ff_reg_ar_d1[0] ;
wire \ff_reg_volume_e1[3] ;
wire \ff_reg_volume_e1[2] ;
wire \ff_reg_volume_e1[1] ;
wire \ff_reg_volume_e1[0] ;
wire \ff_reg_enable_e1[1] ;
wire \ff_reg_enable_e1[0] ;
wire ff_reg_noise_enable_e1;
wire ff_reg_clone_frequency_e1;
wire ff_reg_clone_adsr_e1;
wire ff_reg_clone_wave_e1;
wire ff_reg_clone_key_e1;
wire \ff_reg_ar_e1[7] ;
wire \ff_reg_ar_e1[6] ;
wire \ff_reg_ar_e1[5] ;
wire \ff_reg_ar_e1[4] ;
wire \ff_reg_ar_e1[3] ;
wire \ff_reg_ar_e1[2] ;
wire \ff_reg_ar_e1[1] ;
wire \ff_reg_ar_e1[0] ;
wire \ff_reg_wave_length_e1[1] ;
wire \ff_reg_wave_length_e1[0] ;
wire \ff_reg_frequency_count_e1[11] ;
wire \ff_reg_frequency_count_e1[10] ;
wire \ff_reg_frequency_count_e1[9] ;
wire \ff_reg_frequency_count_e1[8] ;
wire \ff_reg_frequency_count_e1[7] ;
wire \ff_reg_frequency_count_e1[6] ;
wire \ff_reg_frequency_count_e1[5] ;
wire \ff_reg_frequency_count_e1[4] ;
wire \ff_reg_frequency_count_e1[3] ;
wire \ff_reg_frequency_count_e1[2] ;
wire \ff_reg_frequency_count_e1[1] ;
wire \ff_reg_frequency_count_e1[0] ;
wire \reg_noise_frequency0[4] ;
wire \reg_noise_frequency0[3] ;
wire \reg_noise_frequency0[2] ;
wire \reg_noise_frequency0[1] ;
wire \reg_noise_frequency0[0] ;
wire \reg_noise_frequency1[4] ;
wire \reg_noise_frequency1[3] ;
wire \reg_noise_frequency1[2] ;
wire \reg_noise_frequency1[1] ;
wire \reg_noise_frequency1[0] ;
wire \reg_noise_frequency2[4] ;
wire \reg_noise_frequency2[3] ;
wire \reg_noise_frequency2[2] ;
wire \reg_noise_frequency2[1] ;
wire \reg_noise_frequency2[0] ;
wire \reg_noise_frequency3[4] ;
wire \reg_noise_frequency3[3] ;
wire \reg_noise_frequency3[2] ;
wire \reg_noise_frequency3[1] ;
wire \reg_noise_frequency3[0] ;
wire \reg_timer1_channel[3] ;
wire \reg_timer1_channel[2] ;
wire \reg_timer1_channel[1] ;
wire \reg_timer1_channel[0] ;
wire reg_timer1_clear;
wire \reg_timer2_channel[3] ;
wire \reg_timer2_channel[2] ;
wire \reg_timer2_channel[1] ;
wire \reg_timer2_channel[0] ;
wire reg_timer2_clear;
wire \ff_rddata[6] ;
wire \ff_rddata[3] ;
wire \ff_rddata[2] ;
wire \ff_rddata[1] ;
wire \ff_rddata[0] ;
wire sram_ce0;
wire sram_ce1;
wire \sram_id[2] ;
wire \sram_id[1] ;
wire \sram_id[0] ;
wire \sram_a[6] ;
wire \sram_a[5] ;
wire sram_we;
wire ch_a0_key_on;
wire ch_a0_key_release;
wire ch_a0_key_off;
wire ch_b0_key_on;
wire ch_b0_key_release;
wire ch_b0_key_off;
wire ch_c0_key_on;
wire ch_c0_key_release;
wire ch_c0_key_off;
wire ch_d0_key_on;
wire ch_d0_key_release;
wire ch_d0_key_off;
wire ch_e0_key_on;
wire ch_e0_key_release;
wire ch_e0_key_off;
wire ff_ch_a1_key_on;
wire ff_ch_a1_key_release;
wire ff_ch_a1_key_off;
wire ff_ch_b1_key_on;
wire ff_ch_c1_key_on;
wire ff_ch_d1_key_on;
wire ff_ch_e1_key_on;
wire reg_timer1_enable;
wire reg_timer2_enable;
wire \ff_rddata[7] ;
wire \ff_rddata[5] ;
wire \ff_rddata[4] ;
wire ext_memory_nactive;
wire ch_b1_key_release;
wire ch_b1_key_off;
wire ch_c1_key_release;
wire ch_c1_key_off;
wire ch_d1_key_release;
wire ch_d1_key_off;
wire ch_e1_key_release;
wire ch_e1_key_off;
wire \reg_wave_length_a1[1] ;
wire \reg_wave_length_a1[0] ;
wire \reg_frequency_count_a1[11] ;
wire \reg_frequency_count_a1[10] ;
wire \reg_frequency_count_a1[9] ;
wire \reg_frequency_count_a1[8] ;
wire \reg_frequency_count_a1[7] ;
wire \reg_frequency_count_a1[6] ;
wire \reg_frequency_count_a1[5] ;
wire \reg_frequency_count_a1[4] ;
wire \reg_frequency_count_a1[3] ;
wire \reg_frequency_count_a1[2] ;
wire \reg_frequency_count_a1[1] ;
wire \reg_frequency_count_a1[0] ;
wire \reg_ar_b1[7] ;
wire \reg_ar_b1[6] ;
wire \reg_ar_b1[5] ;
wire \reg_ar_b1[4] ;
wire \reg_ar_b1[3] ;
wire \reg_ar_b1[2] ;
wire \reg_ar_b1[1] ;
wire \reg_ar_b1[0] ;
wire \reg_dr_b1[7] ;
wire \reg_dr_b1[6] ;
wire \reg_dr_b1[5] ;
wire \reg_dr_b1[4] ;
wire \reg_dr_b1[3] ;
wire \reg_dr_b1[2] ;
wire \reg_dr_b1[1] ;
wire \reg_dr_b1[0] ;
wire \reg_sr_b1[7] ;
wire \reg_sr_b1[6] ;
wire \reg_sr_b1[5] ;
wire \reg_sr_b1[4] ;
wire \reg_sr_b1[3] ;
wire \reg_sr_b1[2] ;
wire \reg_sr_b1[1] ;
wire \reg_sr_b1[0] ;
wire \reg_rr_b1[7] ;
wire \reg_rr_b1[6] ;
wire \reg_rr_b1[5] ;
wire \reg_rr_b1[4] ;
wire \reg_rr_b1[3] ;
wire \reg_rr_b1[2] ;
wire \reg_rr_b1[1] ;
wire \reg_rr_b1[0] ;
wire \reg_sl_b1[5] ;
wire \reg_sl_b1[4] ;
wire \reg_sl_b1[3] ;
wire \reg_sl_b1[2] ;
wire \reg_sl_b1[1] ;
wire \reg_sl_b1[0] ;
wire \reg_wave_length_b1[1] ;
wire \reg_wave_length_b1[0] ;
wire \reg_frequency_count_b1[11] ;
wire \reg_frequency_count_b1[10] ;
wire \reg_frequency_count_b1[9] ;
wire \reg_frequency_count_b1[8] ;
wire \reg_frequency_count_b1[7] ;
wire \reg_frequency_count_b1[6] ;
wire \reg_frequency_count_b1[5] ;
wire \reg_frequency_count_b1[4] ;
wire \reg_frequency_count_b1[3] ;
wire \reg_frequency_count_b1[2] ;
wire \reg_frequency_count_b1[1] ;
wire \reg_frequency_count_b1[0] ;
wire \reg_noise_sel_b1[1] ;
wire \reg_noise_sel_b1[0] ;
wire \reg_ar_c1[7] ;
wire \reg_ar_c1[6] ;
wire \reg_ar_c1[5] ;
wire \reg_ar_c1[4] ;
wire \reg_ar_c1[3] ;
wire \reg_ar_c1[2] ;
wire \reg_ar_c1[1] ;
wire \reg_ar_c1[0] ;
wire \reg_dr_c1[7] ;
wire \reg_dr_c1[6] ;
wire \reg_dr_c1[5] ;
wire \reg_dr_c1[4] ;
wire \reg_dr_c1[3] ;
wire \reg_dr_c1[2] ;
wire \reg_dr_c1[1] ;
wire \reg_dr_c1[0] ;
wire \reg_sr_c1[7] ;
wire \reg_sr_c1[6] ;
wire \reg_sr_c1[5] ;
wire \reg_sr_c1[4] ;
wire \reg_sr_c1[3] ;
wire \reg_sr_c1[2] ;
wire \reg_sr_c1[1] ;
wire \reg_sr_c1[0] ;
wire \reg_rr_c1[7] ;
wire \reg_rr_c1[6] ;
wire \reg_rr_c1[5] ;
wire \reg_rr_c1[4] ;
wire \reg_rr_c1[3] ;
wire \reg_rr_c1[2] ;
wire \reg_rr_c1[1] ;
wire \reg_rr_c1[0] ;
wire \reg_sl_c1[5] ;
wire \reg_sl_c1[4] ;
wire \reg_sl_c1[3] ;
wire \reg_sl_c1[2] ;
wire \reg_sl_c1[1] ;
wire \reg_sl_c1[0] ;
wire \reg_wave_length_c1[1] ;
wire \reg_wave_length_c1[0] ;
wire \reg_frequency_count_c1[11] ;
wire \reg_frequency_count_c1[10] ;
wire \reg_frequency_count_c1[9] ;
wire \reg_frequency_count_c1[8] ;
wire \reg_frequency_count_c1[7] ;
wire \reg_frequency_count_c1[6] ;
wire \reg_frequency_count_c1[5] ;
wire \reg_frequency_count_c1[4] ;
wire \reg_frequency_count_c1[3] ;
wire \reg_frequency_count_c1[2] ;
wire \reg_frequency_count_c1[1] ;
wire \reg_frequency_count_c1[0] ;
wire \reg_noise_sel_c1[1] ;
wire \reg_noise_sel_c1[0] ;
wire \reg_dr_d1[7] ;
wire \reg_dr_d1[6] ;
wire \reg_dr_d1[5] ;
wire \reg_dr_d1[4] ;
wire \reg_dr_d1[3] ;
wire \reg_dr_d1[2] ;
wire \reg_dr_d1[1] ;
wire \reg_dr_d1[0] ;
wire \reg_sr_d1[7] ;
wire \reg_sr_d1[6] ;
wire \reg_sr_d1[5] ;
wire \reg_sr_d1[4] ;
wire \reg_sr_d1[3] ;
wire \reg_sr_d1[2] ;
wire \reg_sr_d1[1] ;
wire \reg_sr_d1[0] ;
wire \reg_rr_d1[7] ;
wire \reg_rr_d1[6] ;
wire \reg_rr_d1[5] ;
wire \reg_rr_d1[4] ;
wire \reg_rr_d1[3] ;
wire \reg_rr_d1[2] ;
wire \reg_rr_d1[1] ;
wire \reg_rr_d1[0] ;
wire \reg_sl_d1[5] ;
wire \reg_sl_d1[4] ;
wire \reg_sl_d1[3] ;
wire \reg_sl_d1[2] ;
wire \reg_sl_d1[1] ;
wire \reg_sl_d1[0] ;
wire \reg_wave_length_d1[1] ;
wire \reg_wave_length_d1[0] ;
wire \reg_frequency_count_d1[11] ;
wire \reg_frequency_count_d1[10] ;
wire \reg_frequency_count_d1[9] ;
wire \reg_frequency_count_d1[8] ;
wire \reg_frequency_count_d1[7] ;
wire \reg_frequency_count_d1[6] ;
wire \reg_frequency_count_d1[5] ;
wire \reg_frequency_count_d1[4] ;
wire \reg_frequency_count_d1[3] ;
wire \reg_frequency_count_d1[2] ;
wire \reg_frequency_count_d1[1] ;
wire \reg_frequency_count_d1[0] ;
wire \reg_noise_sel_d1[1] ;
wire \reg_noise_sel_d1[0] ;
wire \reg_dr_e1[7] ;
wire \reg_dr_e1[6] ;
wire \reg_dr_e1[5] ;
wire \reg_dr_e1[4] ;
wire \reg_dr_e1[3] ;
wire \reg_dr_e1[2] ;
wire \reg_dr_e1[1] ;
wire \reg_dr_e1[0] ;
wire \reg_sr_e1[7] ;
wire \reg_sr_e1[6] ;
wire \reg_sr_e1[5] ;
wire \reg_sr_e1[4] ;
wire \reg_sr_e1[3] ;
wire \reg_sr_e1[2] ;
wire \reg_sr_e1[1] ;
wire \reg_sr_e1[0] ;
wire \reg_rr_e1[7] ;
wire \reg_rr_e1[6] ;
wire \reg_rr_e1[5] ;
wire \reg_rr_e1[4] ;
wire \reg_rr_e1[3] ;
wire \reg_rr_e1[2] ;
wire \reg_rr_e1[1] ;
wire \reg_rr_e1[0] ;
wire \reg_sl_e1[5] ;
wire \reg_sl_e1[4] ;
wire \reg_sl_e1[3] ;
wire \reg_sl_e1[2] ;
wire \reg_sl_e1[1] ;
wire \reg_sl_e1[0] ;
wire \reg_noise_sel_e1[1] ;
wire \reg_noise_sel_e1[0] ;
wire \ext_memory_address[20] ;
wire \ext_memory_address[19] ;
wire \ext_memory_address[18] ;
wire \ext_memory_address[17] ;
wire \ext_memory_address[16] ;
wire \ext_memory_address[15] ;
wire \ext_memory_address[14] ;
wire \ext_memory_address[13] ;
wire VCC;
wire GND;
\u_wts_core/u_wts_channel_mixer  u_wts_channel_mixer (
.\sram_id[2] (\sram_id[2] ),
.clk_3(clk_3),
.n84(n84),
.\sram_id[1] (\sram_id[1] ),
.\sram_id[0] (\sram_id[0] ),
.sram_ce0(sram_ce0),
.sram_ce1(sram_ce1),
.\sram_a[6] (\sram_a[6] ),
.\sram_a[5] (\sram_a[5] ),
.\sram_a[4] (\sram_a[4] ),
.\sram_a[3] (\sram_a[3] ),
.\sram_a[2] (\sram_a[2] ),
.\sram_a[1] (\sram_a[1] ),
.\sram_a[0] (\sram_a[0] ),
.\sram_d[7] (\sram_d[7] ),
.\sram_d[6] (\sram_d[6] ),
.\sram_d[5] (\sram_d[5] ),
.\sram_d[4] (\sram_d[4] ),
.\sram_d[3] (\sram_d[3] ),
.\sram_d[2] (\sram_d[2] ),
.\sram_d[1] (\sram_d[1] ),
.\sram_d[0] (\sram_d[0] ),
.sram_we(sram_we),
.sram_oe(sram_oe),
.\reg_timer1_channel[3] (\reg_timer1_channel[3] ),
.\reg_wave_length_e0[1] (\reg_wave_length_e0[1] ),
.\ff_reg_enable_c1[0] (\ff_reg_enable_c1[0] ),
.\ff_reg_enable_d1[1] (\ff_reg_enable_d1[1] ),
.\reg_wave_length_e0[0] (\reg_wave_length_e0[0] ),
.\ff_reg_enable_d1[0] (\ff_reg_enable_d1[0] ),
.\ff_reg_enable_b1[0] (\ff_reg_enable_b1[0] ),
.\ff_reg_enable_e1[0] (\ff_reg_enable_e1[0] ),
.\ff_reg_enable_a1[0] (\ff_reg_enable_a1[0] ),
.\ff_reg_enable_a1[1] (\ff_reg_enable_a1[1] ),
.\ff_reg_enable_b1[1] (\ff_reg_enable_b1[1] ),
.\ff_reg_enable_e1[1] (\ff_reg_enable_e1[1] ),
.\ff_reg_enable_c1[1] (\ff_reg_enable_c1[1] ),
.\reg_enable_a0[0] (\reg_enable_a0[0] ),
.\reg_enable_b0[0] (\reg_enable_b0[0] ),
.\reg_enable_a0[1] (\reg_enable_a0[1] ),
.\reg_enable_b0[1] (\reg_enable_b0[1] ),
.\ff_reg_wave_length_e1[1] (\ff_reg_wave_length_e1[1] ),
.ff_reg_clone_wave_e1(ff_reg_clone_wave_e1),
.\ff_reg_wave_length_e1[0] (\ff_reg_wave_length_e1[0] ),
.\reg_enable_e0[0] (\reg_enable_e0[0] ),
.\reg_enable_c0[0] (\reg_enable_c0[0] ),
.\reg_enable_d0[0] (\reg_enable_d0[0] ),
.\reg_enable_e0[1] (\reg_enable_e0[1] ),
.\reg_enable_c0[1] (\reg_enable_c0[1] ),
.\reg_enable_d0[1] (\reg_enable_d0[1] ),
.reg_wts_enable(reg_wts_enable),
.ch_d0_key_off(ch_d0_key_off),
.ch_a0_key_on(ch_a0_key_on),
.ch_b0_key_release(ch_b0_key_release),
.ch_c0_key_release(ch_c0_key_release),
.ch_d0_key_release(ch_d0_key_release),
.ch_a0_key_off(ch_a0_key_off),
.ch_e0_key_off(ch_e0_key_off),
.ch_b0_key_off(ch_b0_key_off),
.ch_c0_key_off(ch_c0_key_off),
.ch_b0_key_on(ch_b0_key_on),
.ch_c0_key_on(ch_c0_key_on),
.ch_d0_key_on(ch_d0_key_on),
.ch_e0_key_on(ch_e0_key_on),
.\reg_dr_a0[7] (\reg_dr_a0[7] ),
.\reg_dr_c0[7] (\reg_dr_c0[7] ),
.\reg_sr_a0[7] (\reg_sr_a0[7] ),
.\reg_sr_d0[5] (\reg_sr_d0[5] ),
.\reg_sr_e0[5] (\reg_sr_e0[5] ),
.\reg_dr_a0[5] (\reg_dr_a0[5] ),
.\reg_rr_a0[5] (\reg_rr_a0[5] ),
.\reg_rr_a0[4] (\reg_rr_a0[4] ),
.\reg_dr_d0[4] (\reg_dr_d0[4] ),
.\reg_sr_a0[4] (\reg_sr_a0[4] ),
.\reg_sr_c0[4] (\reg_sr_c0[4] ),
.\reg_dr_d0[3] (\reg_dr_d0[3] ),
.\reg_dr_e0[3] (\reg_dr_e0[3] ),
.\reg_rr_a0[3] (\reg_rr_a0[3] ),
.\reg_dr_a0[2] (\reg_dr_a0[2] ),
.\reg_dr_c0[2] (\reg_dr_c0[2] ),
.\reg_rr_d0[2] (\reg_rr_d0[2] ),
.\reg_ar_b0[6] (\reg_ar_b0[6] ),
.\reg_ar_c0[6] (\reg_ar_c0[6] ),
.\reg_ar_a0[6] (\reg_ar_a0[6] ),
.\reg_ar_e0[6] (\reg_ar_e0[6] ),
.\reg_ar_a0[5] (\reg_ar_a0[5] ),
.\reg_ar_e0[5] (\reg_ar_e0[5] ),
.\reg_ar_b0[5] (\reg_ar_b0[5] ),
.\reg_ar_c0[5] (\reg_ar_c0[5] ),
.\reg_ar_a0[4] (\reg_ar_a0[4] ),
.\reg_ar_e0[4] (\reg_ar_e0[4] ),
.\reg_ar_b0[4] (\reg_ar_b0[4] ),
.\reg_ar_c0[4] (\reg_ar_c0[4] ),
.\reg_dr_a0[1] (\reg_dr_a0[1] ),
.\reg_dr_c0[1] (\reg_dr_c0[1] ),
.\reg_rr_a0[1] (\reg_rr_a0[1] ),
.ch_e0_key_release(ch_e0_key_release),
.ch_a0_key_release(ch_a0_key_release),
.\reg_sl_a0[1] (\reg_sl_a0[1] ),
.\reg_sl_a0[4] (\reg_sl_a0[4] ),
.\reg_sl_a0[0] (\reg_sl_a0[0] ),
.\reg_sl_a0[3] (\reg_sl_a0[3] ),
.\reg_sl_a0[2] (\reg_sl_a0[2] ),
.\reg_sl_a0[5] (\reg_sl_a0[5] ),
.\reg_sr_d0[7] (\reg_sr_d0[7] ),
.\reg_sr_e0[7] (\reg_sr_e0[7] ),
.\reg_sr_b0[7] (\reg_sr_b0[7] ),
.\reg_sr_c0[7] (\reg_sr_c0[7] ),
.\reg_ar_a0[7] (\reg_ar_a0[7] ),
.\reg_ar_e0[7] (\reg_ar_e0[7] ),
.\reg_ar_b0[7] (\reg_ar_b0[7] ),
.\reg_ar_c0[7] (\reg_ar_c0[7] ),
.\reg_rr_d0[7] (\reg_rr_d0[7] ),
.\reg_rr_e0[7] (\reg_rr_e0[7] ),
.\reg_dr_a0[0] (\reg_dr_a0[0] ),
.\reg_dr_c0[0] (\reg_dr_c0[0] ),
.\reg_rr_a0[0] (\reg_rr_a0[0] ),
.\reg_sr_a0[6] (\reg_sr_a0[6] ),
.\reg_sr_c0[6] (\reg_sr_c0[6] ),
.\reg_dr_a0[6] (\reg_dr_a0[6] ),
.\reg_rr_a0[6] (\reg_rr_a0[6] ),
.\reg_dr_d0[5] (\reg_dr_d0[5] ),
.\reg_dr_e0[5] (\reg_dr_e0[5] ),
.\reg_dr_b0[5] (\reg_dr_b0[5] ),
.\reg_dr_c0[5] (\reg_dr_c0[5] ),
.\reg_rr_b0[5] (\reg_rr_b0[5] ),
.\reg_rr_c0[5] (\reg_rr_c0[5] ),
.\reg_rr_d0[5] (\reg_rr_d0[5] ),
.\reg_rr_e0[5] (\reg_rr_e0[5] ),
.\reg_rr_d0[4] (\reg_rr_d0[4] ),
.\reg_rr_e0[4] (\reg_rr_e0[4] ),
.\reg_rr_b0[4] (\reg_rr_b0[4] ),
.\reg_rr_c0[4] (\reg_rr_c0[4] ),
.\reg_dr_a0[4] (\reg_dr_a0[4] ),
.\reg_dr_e0[4] (\reg_dr_e0[4] ),
.\reg_dr_b0[4] (\reg_dr_b0[4] ),
.\reg_dr_c0[4] (\reg_dr_c0[4] ),
.\reg_sr_d0[3] (\reg_sr_d0[3] ),
.\reg_sr_e0[3] (\reg_sr_e0[3] ),
.\reg_rr_b0[3] (\reg_rr_b0[3] ),
.\reg_rr_c0[3] (\reg_rr_c0[3] ),
.\reg_rr_d0[3] (\reg_rr_d0[3] ),
.\reg_rr_e0[3] (\reg_rr_e0[3] ),
.\reg_ar_b0[3] (\reg_ar_b0[3] ),
.\reg_ar_c0[3] (\reg_ar_c0[3] ),
.\reg_ar_a0[3] (\reg_ar_a0[3] ),
.\reg_ar_e0[3] (\reg_ar_e0[3] ),
.\reg_sr_b0[2] (\reg_sr_b0[2] ),
.\reg_rr_a0[2] (\reg_rr_a0[2] ),
.\reg_rr_e0[2] (\reg_rr_e0[2] ),
.\reg_rr_b0[2] (\reg_rr_b0[2] ),
.\reg_rr_c0[2] (\reg_rr_c0[2] ),
.\reg_ar_b0[2] (\reg_ar_b0[2] ),
.\reg_ar_c0[2] (\reg_ar_c0[2] ),
.\reg_ar_a0[2] (\reg_ar_a0[2] ),
.\reg_ar_e0[2] (\reg_ar_e0[2] ),
.\reg_sr_b0[1] (\reg_sr_b0[1] ),
.\reg_rr_d0[1] (\reg_rr_d0[1] ),
.\reg_rr_e0[1] (\reg_rr_e0[1] ),
.\reg_rr_b0[1] (\reg_rr_b0[1] ),
.\reg_rr_c0[1] (\reg_rr_c0[1] ),
.\reg_ar_b0[1] (\reg_ar_b0[1] ),
.\reg_ar_c0[1] (\reg_ar_c0[1] ),
.\reg_ar_a0[1] (\reg_ar_a0[1] ),
.\reg_ar_e0[1] (\reg_ar_e0[1] ),
.\reg_ar_b0[0] (\reg_ar_b0[0] ),
.\reg_ar_c0[0] (\reg_ar_c0[0] ),
.\reg_ar_a0[0] (\reg_ar_a0[0] ),
.\reg_ar_e0[0] (\reg_ar_e0[0] ),
.\reg_sl_d0[1] (\reg_sl_d0[1] ),
.\reg_sl_e0[1] (\reg_sl_e0[1] ),
.\reg_sl_b0[1] (\reg_sl_b0[1] ),
.\reg_sl_c0[1] (\reg_sl_c0[1] ),
.\reg_sl_d0[4] (\reg_sl_d0[4] ),
.\reg_sl_e0[4] (\reg_sl_e0[4] ),
.\reg_sl_b0[4] (\reg_sl_b0[4] ),
.\reg_sl_c0[4] (\reg_sl_c0[4] ),
.\reg_sl_d0[0] (\reg_sl_d0[0] ),
.\reg_sl_e0[0] (\reg_sl_e0[0] ),
.\reg_sl_b0[0] (\reg_sl_b0[0] ),
.\reg_sl_c0[0] (\reg_sl_c0[0] ),
.\reg_sl_b0[3] (\reg_sl_b0[3] ),
.\reg_sl_c0[3] (\reg_sl_c0[3] ),
.\reg_sl_d0[3] (\reg_sl_d0[3] ),
.\reg_sl_e0[3] (\reg_sl_e0[3] ),
.\reg_sl_b0[2] (\reg_sl_b0[2] ),
.\reg_sl_c0[2] (\reg_sl_c0[2] ),
.\reg_sl_d0[2] (\reg_sl_d0[2] ),
.\reg_sl_e0[2] (\reg_sl_e0[2] ),
.\reg_sl_d0[5] (\reg_sl_d0[5] ),
.\reg_sl_e0[5] (\reg_sl_e0[5] ),
.\reg_sl_b0[5] (\reg_sl_b0[5] ),
.\reg_sl_c0[5] (\reg_sl_c0[5] ),
.\reg_sr_b0[0] (\reg_sr_b0[0] ),
.\reg_rr_d0[0] (\reg_rr_d0[0] ),
.\reg_rr_e0[0] (\reg_rr_e0[0] ),
.\reg_rr_b0[0] (\reg_rr_b0[0] ),
.\reg_rr_c0[0] (\reg_rr_c0[0] ),
.\reg_dr_d0[6] (\reg_dr_d0[6] ),
.\reg_dr_e0[6] (\reg_dr_e0[6] ),
.\reg_dr_b0[6] (\reg_dr_b0[6] ),
.\reg_dr_c0[6] (\reg_dr_c0[6] ),
.\reg_rr_b0[6] (\reg_rr_b0[6] ),
.\reg_rr_c0[6] (\reg_rr_c0[6] ),
.\reg_rr_d0[6] (\reg_rr_d0[6] ),
.\reg_rr_e0[6] (\reg_rr_e0[6] ),
.\reg_sr_d0[2] (\reg_sr_d0[2] ),
.\reg_sr_e0[2] (\reg_sr_e0[2] ),
.\reg_sr_d0[1] (\reg_sr_d0[1] ),
.\reg_sr_e0[1] (\reg_sr_e0[1] ),
.\reg_sr_d0[0] (\reg_sr_d0[0] ),
.\reg_sr_e0[0] (\reg_sr_e0[0] ),
.\reg_dr_e0[7] (\reg_dr_e0[7] ),
.\reg_dr_d0[7] (\reg_dr_d0[7] ),
.\reg_dr_b0[7] (\reg_dr_b0[7] ),
.\reg_sr_b0[5] (\reg_sr_b0[5] ),
.\reg_sr_a0[5] (\reg_sr_a0[5] ),
.\reg_sr_c0[5] (\reg_sr_c0[5] ),
.\reg_sr_b0[4] (\reg_sr_b0[4] ),
.\reg_sr_d0[4] (\reg_sr_d0[4] ),
.\reg_sr_e0[4] (\reg_sr_e0[4] ),
.\reg_dr_b0[3] (\reg_dr_b0[3] ),
.\reg_dr_a0[3] (\reg_dr_a0[3] ),
.\reg_dr_c0[3] (\reg_dr_c0[3] ),
.\reg_dr_b0[2] (\reg_dr_b0[2] ),
.\reg_dr_d0[2] (\reg_dr_d0[2] ),
.\reg_dr_e0[2] (\reg_dr_e0[2] ),
.\reg_sr_a0[2] (\reg_sr_a0[2] ),
.\reg_sr_c0[2] (\reg_sr_c0[2] ),
.\reg_dr_b0[1] (\reg_dr_b0[1] ),
.\reg_dr_d0[1] (\reg_dr_d0[1] ),
.\reg_dr_e0[1] (\reg_dr_e0[1] ),
.\reg_sr_a0[1] (\reg_sr_a0[1] ),
.\reg_sr_c0[1] (\reg_sr_c0[1] ),
.\reg_rr_a0[7] (\reg_rr_a0[7] ),
.\reg_rr_b0[7] (\reg_rr_b0[7] ),
.\reg_rr_c0[7] (\reg_rr_c0[7] ),
.\reg_dr_b0[0] (\reg_dr_b0[0] ),
.\reg_dr_d0[0] (\reg_dr_d0[0] ),
.\reg_dr_e0[0] (\reg_dr_e0[0] ),
.\reg_sr_a0[0] (\reg_sr_a0[0] ),
.\reg_sr_c0[0] (\reg_sr_c0[0] ),
.\reg_sr_b0[6] (\reg_sr_b0[6] ),
.\reg_sr_d0[6] (\reg_sr_d0[6] ),
.\reg_sr_e0[6] (\reg_sr_e0[6] ),
.\reg_sr_a0[3] (\reg_sr_a0[3] ),
.\reg_sr_b0[3] (\reg_sr_b0[3] ),
.\reg_sr_c0[3] (\reg_sr_c0[3] ),
.ff_ch_d1_key_on(ff_ch_d1_key_on),
.ff_reg_clone_key_d1(ff_reg_clone_key_d1),
.\ff_reg_ar_a1[5] (\ff_reg_ar_a1[5] ),
.ff_reg_clone_adsr_a1(ff_reg_clone_adsr_a1),
.\ff_reg_ar_d1[5] (\ff_reg_ar_d1[5] ),
.\ff_reg_ar_a1[4] (\ff_reg_ar_a1[4] ),
.\ff_reg_ar_d1[4] (\ff_reg_ar_d1[4] ),
.\ff_reg_ar_a1[3] (\ff_reg_ar_a1[3] ),
.\ff_reg_ar_d1[3] (\ff_reg_ar_d1[3] ),
.\ff_reg_ar_a1[2] (\ff_reg_ar_a1[2] ),
.\ff_reg_ar_d1[2] (\ff_reg_ar_d1[2] ),
.\ff_reg_ar_a1[1] (\ff_reg_ar_a1[1] ),
.\ff_reg_ar_d1[1] (\ff_reg_ar_d1[1] ),
.\ff_reg_ar_a1[0] (\ff_reg_ar_a1[0] ),
.\ff_reg_ar_d1[0] (\ff_reg_ar_d1[0] ),
.ff_ch_a1_key_off(ff_ch_a1_key_off),
.ff_reg_clone_key_a1(ff_reg_clone_key_a1),
.ff_ch_e1_key_on(ff_ch_e1_key_on),
.ff_reg_clone_key_e1(ff_reg_clone_key_e1),
.ff_ch_b1_key_on(ff_ch_b1_key_on),
.ff_reg_clone_key_b1(ff_reg_clone_key_b1),
.ff_ch_c1_key_on(ff_ch_c1_key_on),
.ff_reg_clone_key_c1(ff_reg_clone_key_c1),
.\ff_reg_sr_a1[5] (\ff_reg_sr_a1[5] ),
.\ff_reg_sr_a1[2] (\ff_reg_sr_a1[2] ),
.\ff_reg_ar_a1[7] (\ff_reg_ar_a1[7] ),
.\ff_reg_ar_d1[7] (\ff_reg_ar_d1[7] ),
.\ff_reg_ar_a1[6] (\ff_reg_ar_a1[6] ),
.\ff_reg_ar_d1[6] (\ff_reg_ar_d1[6] ),
.ff_reg_clone_adsr_d1(ff_reg_clone_adsr_d1),
.\ff_reg_ar_e1[5] (\ff_reg_ar_e1[5] ),
.ff_reg_clone_adsr_e1(ff_reg_clone_adsr_e1),
.\ff_reg_ar_e1[4] (\ff_reg_ar_e1[4] ),
.\ff_reg_ar_e1[3] (\ff_reg_ar_e1[3] ),
.\ff_reg_ar_e1[2] (\ff_reg_ar_e1[2] ),
.\ff_reg_ar_e1[1] (\ff_reg_ar_e1[1] ),
.\ff_reg_ar_e1[0] (\ff_reg_ar_e1[0] ),
.\ff_reg_rr_a1[0] (\ff_reg_rr_a1[0] ),
.\ff_reg_dr_a1[0] (\ff_reg_dr_a1[0] ),
.\ff_reg_sr_a1[1] (\ff_reg_sr_a1[1] ),
.\ff_reg_sr_a1[7] (\ff_reg_sr_a1[7] ),
.\ff_reg_sr_a1[4] (\ff_reg_sr_a1[4] ),
.\ff_reg_sr_a1[3] (\ff_reg_sr_a1[3] ),
.\ff_reg_rr_a1[2] (\ff_reg_rr_a1[2] ),
.\ff_reg_ar_e1[7] (\ff_reg_ar_e1[7] ),
.\ff_reg_ar_e1[6] (\ff_reg_ar_e1[6] ),
.\ff_reg_sr_a1[0] (\ff_reg_sr_a1[0] ),
.ff_ch_a1_key_release(ff_ch_a1_key_release),
.\ff_reg_sl_a1[5] (\ff_reg_sl_a1[5] ),
.\ff_reg_sr_a1[6] (\ff_reg_sr_a1[6] ),
.\ff_reg_rr_a1[6] (\ff_reg_rr_a1[6] ),
.\ff_reg_dr_a1[7] (\ff_reg_dr_a1[7] ),
.\ff_reg_rr_a1[7] (\ff_reg_rr_a1[7] ),
.\ff_reg_dr_a1[6] (\ff_reg_dr_a1[6] ),
.\ff_reg_rr_a1[5] (\ff_reg_rr_a1[5] ),
.\ff_reg_dr_a1[5] (\ff_reg_dr_a1[5] ),
.\ff_reg_rr_a1[4] (\ff_reg_rr_a1[4] ),
.\ff_reg_dr_a1[4] (\ff_reg_dr_a1[4] ),
.\ff_reg_dr_a1[3] (\ff_reg_dr_a1[3] ),
.\ff_reg_rr_a1[3] (\ff_reg_rr_a1[3] ),
.\ff_reg_sl_a1[1] (\ff_reg_sl_a1[1] ),
.\ff_reg_sl_a1[2] (\ff_reg_sl_a1[2] ),
.\ff_reg_sl_a1[4] (\ff_reg_sl_a1[4] ),
.\ff_reg_rr_a1[1] (\ff_reg_rr_a1[1] ),
.\ff_reg_dr_a1[1] (\ff_reg_dr_a1[1] ),
.\ff_reg_dr_a1[2] (\ff_reg_dr_a1[2] ),
.\ff_reg_sl_a1[0] (\ff_reg_sl_a1[0] ),
.\ff_reg_sl_a1[3] (\ff_reg_sl_a1[3] ),
.\reg_dr_d1[7] (\reg_dr_d1[7] ),
.\reg_dr_e1[7] (\reg_dr_e1[7] ),
.\reg_dr_d1[6] (\reg_dr_d1[6] ),
.\reg_dr_e1[6] (\reg_dr_e1[6] ),
.\reg_dr_d1[5] (\reg_dr_d1[5] ),
.\reg_dr_e1[5] (\reg_dr_e1[5] ),
.\reg_dr_d1[4] (\reg_dr_d1[4] ),
.\reg_dr_e1[4] (\reg_dr_e1[4] ),
.\reg_dr_d1[3] (\reg_dr_d1[3] ),
.\reg_dr_e1[3] (\reg_dr_e1[3] ),
.\reg_dr_d1[2] (\reg_dr_d1[2] ),
.\reg_dr_e1[2] (\reg_dr_e1[2] ),
.\reg_dr_d1[1] (\reg_dr_d1[1] ),
.\reg_dr_e1[1] (\reg_dr_e1[1] ),
.\reg_dr_d1[0] (\reg_dr_d1[0] ),
.\reg_dr_e1[0] (\reg_dr_e1[0] ),
.\reg_dr_b1[7] (\reg_dr_b1[7] ),
.\reg_dr_c1[7] (\reg_dr_c1[7] ),
.\reg_dr_b1[6] (\reg_dr_b1[6] ),
.\reg_dr_c1[6] (\reg_dr_c1[6] ),
.\reg_dr_b1[5] (\reg_dr_b1[5] ),
.\reg_dr_c1[5] (\reg_dr_c1[5] ),
.\reg_dr_b1[4] (\reg_dr_b1[4] ),
.\reg_dr_c1[4] (\reg_dr_c1[4] ),
.\reg_dr_b1[3] (\reg_dr_b1[3] ),
.\reg_dr_c1[3] (\reg_dr_c1[3] ),
.\reg_dr_b1[2] (\reg_dr_b1[2] ),
.\reg_dr_c1[2] (\reg_dr_c1[2] ),
.\reg_dr_b1[1] (\reg_dr_b1[1] ),
.\reg_dr_c1[1] (\reg_dr_c1[1] ),
.\reg_dr_b1[0] (\reg_dr_b1[0] ),
.\reg_dr_c1[0] (\reg_dr_c1[0] ),
.\reg_sr_d1[7] (\reg_sr_d1[7] ),
.\reg_sr_e1[7] (\reg_sr_e1[7] ),
.\reg_sr_d1[6] (\reg_sr_d1[6] ),
.\reg_sr_e1[6] (\reg_sr_e1[6] ),
.\reg_sr_d1[5] (\reg_sr_d1[5] ),
.\reg_sr_e1[5] (\reg_sr_e1[5] ),
.\reg_sr_d1[4] (\reg_sr_d1[4] ),
.\reg_sr_e1[4] (\reg_sr_e1[4] ),
.\reg_sr_d1[3] (\reg_sr_d1[3] ),
.\reg_sr_e1[3] (\reg_sr_e1[3] ),
.\reg_sr_d1[2] (\reg_sr_d1[2] ),
.\reg_sr_e1[2] (\reg_sr_e1[2] ),
.\reg_sr_d1[1] (\reg_sr_d1[1] ),
.\reg_sr_e1[1] (\reg_sr_e1[1] ),
.\reg_sr_d1[0] (\reg_sr_d1[0] ),
.\reg_sr_e1[0] (\reg_sr_e1[0] ),
.\reg_sr_b1[7] (\reg_sr_b1[7] ),
.\reg_sr_c1[7] (\reg_sr_c1[7] ),
.\reg_sr_b1[6] (\reg_sr_b1[6] ),
.\reg_sr_c1[6] (\reg_sr_c1[6] ),
.\reg_sr_b1[5] (\reg_sr_b1[5] ),
.\reg_sr_c1[5] (\reg_sr_c1[5] ),
.\reg_sr_b1[4] (\reg_sr_b1[4] ),
.\reg_sr_c1[4] (\reg_sr_c1[4] ),
.\reg_sr_b1[3] (\reg_sr_b1[3] ),
.\reg_sr_c1[3] (\reg_sr_c1[3] ),
.\reg_sr_b1[2] (\reg_sr_b1[2] ),
.\reg_sr_c1[2] (\reg_sr_c1[2] ),
.\reg_sr_b1[1] (\reg_sr_b1[1] ),
.\reg_sr_c1[1] (\reg_sr_c1[1] ),
.\reg_sr_b1[0] (\reg_sr_b1[0] ),
.\reg_sr_c1[0] (\reg_sr_c1[0] ),
.\reg_rr_d1[7] (\reg_rr_d1[7] ),
.\reg_rr_e1[7] (\reg_rr_e1[7] ),
.\reg_rr_d1[6] (\reg_rr_d1[6] ),
.\reg_rr_e1[6] (\reg_rr_e1[6] ),
.\reg_rr_d1[5] (\reg_rr_d1[5] ),
.\reg_rr_e1[5] (\reg_rr_e1[5] ),
.\reg_rr_d1[4] (\reg_rr_d1[4] ),
.\reg_rr_e1[4] (\reg_rr_e1[4] ),
.\reg_rr_d1[3] (\reg_rr_d1[3] ),
.\reg_rr_e1[3] (\reg_rr_e1[3] ),
.\reg_rr_d1[2] (\reg_rr_d1[2] ),
.\reg_rr_e1[2] (\reg_rr_e1[2] ),
.\reg_rr_d1[1] (\reg_rr_d1[1] ),
.\reg_rr_e1[1] (\reg_rr_e1[1] ),
.\reg_rr_d1[0] (\reg_rr_d1[0] ),
.\reg_rr_e1[0] (\reg_rr_e1[0] ),
.\reg_rr_b1[7] (\reg_rr_b1[7] ),
.\reg_rr_c1[7] (\reg_rr_c1[7] ),
.\reg_rr_b1[6] (\reg_rr_b1[6] ),
.\reg_rr_c1[6] (\reg_rr_c1[6] ),
.\reg_rr_b1[5] (\reg_rr_b1[5] ),
.\reg_rr_c1[5] (\reg_rr_c1[5] ),
.\reg_rr_b1[4] (\reg_rr_b1[4] ),
.\reg_rr_c1[4] (\reg_rr_c1[4] ),
.\reg_rr_b1[3] (\reg_rr_b1[3] ),
.\reg_rr_c1[3] (\reg_rr_c1[3] ),
.\reg_rr_b1[2] (\reg_rr_b1[2] ),
.\reg_rr_c1[2] (\reg_rr_c1[2] ),
.\reg_rr_b1[1] (\reg_rr_b1[1] ),
.\reg_rr_c1[1] (\reg_rr_c1[1] ),
.\reg_rr_b1[0] (\reg_rr_b1[0] ),
.\reg_rr_c1[0] (\reg_rr_c1[0] ),
.\reg_sl_d1[5] (\reg_sl_d1[5] ),
.\reg_sl_e1[5] (\reg_sl_e1[5] ),
.\reg_sl_d1[4] (\reg_sl_d1[4] ),
.\reg_sl_e1[4] (\reg_sl_e1[4] ),
.\reg_sl_d1[3] (\reg_sl_d1[3] ),
.\reg_sl_e1[3] (\reg_sl_e1[3] ),
.\reg_sl_d1[2] (\reg_sl_d1[2] ),
.\reg_sl_e1[2] (\reg_sl_e1[2] ),
.\reg_sl_d1[1] (\reg_sl_d1[1] ),
.\reg_sl_e1[1] (\reg_sl_e1[1] ),
.\reg_sl_d1[0] (\reg_sl_d1[0] ),
.\reg_sl_e1[0] (\reg_sl_e1[0] ),
.\reg_sl_b1[5] (\reg_sl_b1[5] ),
.\reg_sl_c1[5] (\reg_sl_c1[5] ),
.\reg_sl_b1[4] (\reg_sl_b1[4] ),
.\reg_sl_c1[4] (\reg_sl_c1[4] ),
.\reg_sl_b1[3] (\reg_sl_b1[3] ),
.\reg_sl_c1[3] (\reg_sl_c1[3] ),
.\reg_sl_b1[2] (\reg_sl_b1[2] ),
.\reg_sl_c1[2] (\reg_sl_c1[2] ),
.\reg_sl_b1[1] (\reg_sl_b1[1] ),
.\reg_sl_c1[1] (\reg_sl_c1[1] ),
.\reg_sl_b1[0] (\reg_sl_b1[0] ),
.\reg_sl_c1[0] (\reg_sl_c1[0] ),
.ch_d1_key_release(ch_d1_key_release),
.ch_e1_key_release(ch_e1_key_release),
.ch_b1_key_release(ch_b1_key_release),
.ch_c1_key_release(ch_c1_key_release),
.ch_d1_key_off(ch_d1_key_off),
.ch_e1_key_off(ch_e1_key_off),
.ch_b1_key_off(ch_b1_key_off),
.ch_c1_key_off(ch_c1_key_off),
.\reg_ar_b1[7] (\reg_ar_b1[7] ),
.\reg_ar_c1[7] (\reg_ar_c1[7] ),
.\reg_ar_b1[6] (\reg_ar_b1[6] ),
.\reg_ar_c1[6] (\reg_ar_c1[6] ),
.\reg_ar_b1[5] (\reg_ar_b1[5] ),
.\reg_ar_c1[5] (\reg_ar_c1[5] ),
.\reg_ar_b1[4] (\reg_ar_b1[4] ),
.\reg_ar_c1[4] (\reg_ar_c1[4] ),
.\reg_ar_b1[3] (\reg_ar_b1[3] ),
.\reg_ar_c1[3] (\reg_ar_c1[3] ),
.\reg_ar_b1[2] (\reg_ar_b1[2] ),
.\reg_ar_c1[2] (\reg_ar_c1[2] ),
.\reg_ar_b1[1] (\reg_ar_b1[1] ),
.\reg_ar_c1[1] (\reg_ar_c1[1] ),
.\reg_ar_b1[0] (\reg_ar_b1[0] ),
.\reg_ar_c1[0] (\reg_ar_c1[0] ),
.\reg_wave_length_a0[1] (\reg_wave_length_a0[1] ),
.\reg_wave_length_b0[1] (\reg_wave_length_b0[1] ),
.\reg_wave_length_c0[1] (\reg_wave_length_c0[1] ),
.\reg_wave_length_d0[1] (\reg_wave_length_d0[1] ),
.\reg_wave_length_a0[0] (\reg_wave_length_a0[0] ),
.\reg_wave_length_b0[0] (\reg_wave_length_b0[0] ),
.\reg_wave_length_c0[0] (\reg_wave_length_c0[0] ),
.\reg_wave_length_d0[0] (\reg_wave_length_d0[0] ),
.\reg_frequency_count_a0[11] (\reg_frequency_count_a0[11] ),
.\reg_frequency_count_b0[11] (\reg_frequency_count_b0[11] ),
.\reg_frequency_count_c0[11] (\reg_frequency_count_c0[11] ),
.\reg_frequency_count_d0[11] (\reg_frequency_count_d0[11] ),
.\reg_frequency_count_a0[10] (\reg_frequency_count_a0[10] ),
.\reg_frequency_count_b0[10] (\reg_frequency_count_b0[10] ),
.\reg_frequency_count_c0[10] (\reg_frequency_count_c0[10] ),
.\reg_frequency_count_d0[10] (\reg_frequency_count_d0[10] ),
.\reg_frequency_count_a0[9] (\reg_frequency_count_a0[9] ),
.\reg_frequency_count_b0[9] (\reg_frequency_count_b0[9] ),
.\reg_frequency_count_c0[9] (\reg_frequency_count_c0[9] ),
.\reg_frequency_count_d0[9] (\reg_frequency_count_d0[9] ),
.\reg_frequency_count_a0[8] (\reg_frequency_count_a0[8] ),
.\reg_frequency_count_b0[8] (\reg_frequency_count_b0[8] ),
.\reg_frequency_count_c0[8] (\reg_frequency_count_c0[8] ),
.\reg_frequency_count_d0[8] (\reg_frequency_count_d0[8] ),
.\reg_frequency_count_a0[7] (\reg_frequency_count_a0[7] ),
.\reg_frequency_count_b0[7] (\reg_frequency_count_b0[7] ),
.\reg_frequency_count_c0[7] (\reg_frequency_count_c0[7] ),
.\reg_frequency_count_d0[7] (\reg_frequency_count_d0[7] ),
.\reg_frequency_count_a0[6] (\reg_frequency_count_a0[6] ),
.\reg_frequency_count_b0[6] (\reg_frequency_count_b0[6] ),
.\reg_frequency_count_c0[6] (\reg_frequency_count_c0[6] ),
.\reg_frequency_count_d0[6] (\reg_frequency_count_d0[6] ),
.\reg_frequency_count_a0[5] (\reg_frequency_count_a0[5] ),
.\reg_frequency_count_b0[5] (\reg_frequency_count_b0[5] ),
.\reg_frequency_count_c0[5] (\reg_frequency_count_c0[5] ),
.\reg_frequency_count_d0[5] (\reg_frequency_count_d0[5] ),
.\reg_frequency_count_a0[4] (\reg_frequency_count_a0[4] ),
.\reg_frequency_count_b0[4] (\reg_frequency_count_b0[4] ),
.\reg_frequency_count_c0[4] (\reg_frequency_count_c0[4] ),
.\reg_frequency_count_d0[4] (\reg_frequency_count_d0[4] ),
.\reg_frequency_count_a0[3] (\reg_frequency_count_a0[3] ),
.\reg_frequency_count_b0[3] (\reg_frequency_count_b0[3] ),
.\reg_frequency_count_c0[3] (\reg_frequency_count_c0[3] ),
.\reg_frequency_count_d0[3] (\reg_frequency_count_d0[3] ),
.\reg_frequency_count_a0[2] (\reg_frequency_count_a0[2] ),
.\reg_frequency_count_b0[2] (\reg_frequency_count_b0[2] ),
.\reg_frequency_count_c0[2] (\reg_frequency_count_c0[2] ),
.\reg_frequency_count_d0[2] (\reg_frequency_count_d0[2] ),
.\reg_frequency_count_a0[1] (\reg_frequency_count_a0[1] ),
.\reg_frequency_count_b0[1] (\reg_frequency_count_b0[1] ),
.\reg_frequency_count_c0[1] (\reg_frequency_count_c0[1] ),
.\reg_frequency_count_d0[1] (\reg_frequency_count_d0[1] ),
.\reg_frequency_count_a0[0] (\reg_frequency_count_a0[0] ),
.\reg_frequency_count_b0[0] (\reg_frequency_count_b0[0] ),
.\reg_frequency_count_c0[0] (\reg_frequency_count_c0[0] ),
.\reg_frequency_count_d0[0] (\reg_frequency_count_d0[0] ),
.\reg_frequency_count_e0[11] (\reg_frequency_count_e0[11] ),
.\reg_frequency_count_e0[10] (\reg_frequency_count_e0[10] ),
.\reg_frequency_count_e0[8] (\reg_frequency_count_e0[8] ),
.\reg_frequency_count_e0[6] (\reg_frequency_count_e0[6] ),
.\reg_frequency_count_e0[5] (\reg_frequency_count_e0[5] ),
.\reg_frequency_count_e0[4] (\reg_frequency_count_e0[4] ),
.\reg_frequency_count_e0[3] (\reg_frequency_count_e0[3] ),
.\reg_frequency_count_e0[2] (\reg_frequency_count_e0[2] ),
.\reg_frequency_count_e0[1] (\reg_frequency_count_e0[1] ),
.\reg_frequency_count_e0[0] (\reg_frequency_count_e0[0] ),
.\reg_frequency_count_e0[9] (\reg_frequency_count_e0[9] ),
.\reg_frequency_count_e0[7] (\reg_frequency_count_e0[7] ),
.\reg_wave_length_a1[1] (\reg_wave_length_a1[1] ),
.\reg_wave_length_b1[1] (\reg_wave_length_b1[1] ),
.\reg_wave_length_c1[1] (\reg_wave_length_c1[1] ),
.\reg_wave_length_d1[1] (\reg_wave_length_d1[1] ),
.\reg_wave_length_a1[0] (\reg_wave_length_a1[0] ),
.\reg_wave_length_b1[0] (\reg_wave_length_b1[0] ),
.\reg_wave_length_c1[0] (\reg_wave_length_c1[0] ),
.\reg_wave_length_d1[0] (\reg_wave_length_d1[0] ),
.\reg_frequency_count_a1[11] (\reg_frequency_count_a1[11] ),
.\reg_frequency_count_b1[11] (\reg_frequency_count_b1[11] ),
.\reg_frequency_count_c1[11] (\reg_frequency_count_c1[11] ),
.\reg_frequency_count_d1[11] (\reg_frequency_count_d1[11] ),
.\reg_frequency_count_a1[10] (\reg_frequency_count_a1[10] ),
.\reg_frequency_count_b1[10] (\reg_frequency_count_b1[10] ),
.\reg_frequency_count_c1[10] (\reg_frequency_count_c1[10] ),
.\reg_frequency_count_d1[10] (\reg_frequency_count_d1[10] ),
.\reg_frequency_count_a1[9] (\reg_frequency_count_a1[9] ),
.\reg_frequency_count_b1[9] (\reg_frequency_count_b1[9] ),
.\reg_frequency_count_c1[9] (\reg_frequency_count_c1[9] ),
.\reg_frequency_count_d1[9] (\reg_frequency_count_d1[9] ),
.\reg_frequency_count_a1[8] (\reg_frequency_count_a1[8] ),
.\reg_frequency_count_b1[8] (\reg_frequency_count_b1[8] ),
.\reg_frequency_count_c1[8] (\reg_frequency_count_c1[8] ),
.\reg_frequency_count_d1[8] (\reg_frequency_count_d1[8] ),
.\reg_frequency_count_a1[7] (\reg_frequency_count_a1[7] ),
.\reg_frequency_count_b1[7] (\reg_frequency_count_b1[7] ),
.\reg_frequency_count_c1[7] (\reg_frequency_count_c1[7] ),
.\reg_frequency_count_d1[7] (\reg_frequency_count_d1[7] ),
.\reg_frequency_count_a1[6] (\reg_frequency_count_a1[6] ),
.\reg_frequency_count_b1[6] (\reg_frequency_count_b1[6] ),
.\reg_frequency_count_c1[6] (\reg_frequency_count_c1[6] ),
.\reg_frequency_count_d1[6] (\reg_frequency_count_d1[6] ),
.\reg_frequency_count_a1[5] (\reg_frequency_count_a1[5] ),
.\reg_frequency_count_b1[5] (\reg_frequency_count_b1[5] ),
.\reg_frequency_count_c1[5] (\reg_frequency_count_c1[5] ),
.\reg_frequency_count_d1[5] (\reg_frequency_count_d1[5] ),
.\reg_frequency_count_a1[4] (\reg_frequency_count_a1[4] ),
.\reg_frequency_count_b1[4] (\reg_frequency_count_b1[4] ),
.\reg_frequency_count_c1[4] (\reg_frequency_count_c1[4] ),
.\reg_frequency_count_d1[4] (\reg_frequency_count_d1[4] ),
.\reg_frequency_count_a1[3] (\reg_frequency_count_a1[3] ),
.\reg_frequency_count_b1[3] (\reg_frequency_count_b1[3] ),
.\reg_frequency_count_c1[3] (\reg_frequency_count_c1[3] ),
.\reg_frequency_count_d1[3] (\reg_frequency_count_d1[3] ),
.\reg_frequency_count_a1[2] (\reg_frequency_count_a1[2] ),
.\reg_frequency_count_b1[2] (\reg_frequency_count_b1[2] ),
.\reg_frequency_count_c1[2] (\reg_frequency_count_c1[2] ),
.\reg_frequency_count_d1[2] (\reg_frequency_count_d1[2] ),
.\reg_frequency_count_a1[1] (\reg_frequency_count_a1[1] ),
.\reg_frequency_count_b1[1] (\reg_frequency_count_b1[1] ),
.\reg_frequency_count_c1[1] (\reg_frequency_count_c1[1] ),
.\reg_frequency_count_d1[1] (\reg_frequency_count_d1[1] ),
.\reg_frequency_count_a1[0] (\reg_frequency_count_a1[0] ),
.\reg_frequency_count_b1[0] (\reg_frequency_count_b1[0] ),
.\reg_frequency_count_c1[0] (\reg_frequency_count_c1[0] ),
.\reg_frequency_count_d1[0] (\reg_frequency_count_d1[0] ),
.ff_ch_a1_key_on(ff_ch_a1_key_on),
.\ff_reg_frequency_count_e1[11] (\ff_reg_frequency_count_e1[11] ),
.ff_reg_clone_frequency_e1(ff_reg_clone_frequency_e1),
.\ff_reg_frequency_count_e1[10] (\ff_reg_frequency_count_e1[10] ),
.\ff_reg_frequency_count_e1[9] (\ff_reg_frequency_count_e1[9] ),
.\ff_reg_frequency_count_e1[8] (\ff_reg_frequency_count_e1[8] ),
.\ff_reg_frequency_count_e1[7] (\ff_reg_frequency_count_e1[7] ),
.\ff_reg_frequency_count_e1[6] (\ff_reg_frequency_count_e1[6] ),
.\ff_reg_frequency_count_e1[5] (\ff_reg_frequency_count_e1[5] ),
.\ff_reg_frequency_count_e1[4] (\ff_reg_frequency_count_e1[4] ),
.\ff_reg_frequency_count_e1[3] (\ff_reg_frequency_count_e1[3] ),
.\ff_reg_frequency_count_e1[2] (\ff_reg_frequency_count_e1[2] ),
.\ff_reg_frequency_count_e1[1] (\ff_reg_frequency_count_e1[1] ),
.\ff_reg_frequency_count_e1[0] (\ff_reg_frequency_count_e1[0] ),
.reg_noise_enable_a0(reg_noise_enable_a0),
.reg_noise_enable_d0(reg_noise_enable_d0),
.reg_noise_enable_e0(reg_noise_enable_e0),
.reg_noise_enable_b0(reg_noise_enable_b0),
.reg_noise_enable_c0(reg_noise_enable_c0),
.ff_reg_noise_enable_a1(ff_reg_noise_enable_a1),
.ff_reg_noise_enable_d1(ff_reg_noise_enable_d1),
.ff_reg_noise_enable_e1(ff_reg_noise_enable_e1),
.ff_reg_noise_enable_b1(ff_reg_noise_enable_b1),
.ff_reg_noise_enable_c1(ff_reg_noise_enable_c1),
.\reg_noise_sel_d0[0] (\reg_noise_sel_d0[0] ),
.\reg_noise_sel_e0[0] (\reg_noise_sel_e0[0] ),
.\ff_reg_noise_sel_a1[0] (\ff_reg_noise_sel_a1[0] ),
.\reg_noise_sel_a0[0] (\reg_noise_sel_a0[0] ),
.ff_reg_clone_noise_a1(ff_reg_clone_noise_a1),
.\reg_noise_sel_b0[0] (\reg_noise_sel_b0[0] ),
.\reg_noise_sel_c0[0] (\reg_noise_sel_c0[0] ),
.\reg_noise_frequency0[1] (\reg_noise_frequency0[1] ),
.\reg_noise_frequency0[2] (\reg_noise_frequency0[2] ),
.\reg_noise_frequency0[3] (\reg_noise_frequency0[3] ),
.\reg_noise_frequency0[4] (\reg_noise_frequency0[4] ),
.\reg_noise_frequency0[0] (\reg_noise_frequency0[0] ),
.\reg_noise_frequency1[1] (\reg_noise_frequency1[1] ),
.\reg_noise_frequency1[2] (\reg_noise_frequency1[2] ),
.\reg_noise_frequency1[3] (\reg_noise_frequency1[3] ),
.\reg_noise_frequency1[4] (\reg_noise_frequency1[4] ),
.\reg_noise_frequency1[0] (\reg_noise_frequency1[0] ),
.\reg_noise_frequency2[1] (\reg_noise_frequency2[1] ),
.\reg_noise_frequency2[2] (\reg_noise_frequency2[2] ),
.\reg_noise_frequency2[3] (\reg_noise_frequency2[3] ),
.\reg_noise_frequency2[4] (\reg_noise_frequency2[4] ),
.\reg_noise_frequency2[0] (\reg_noise_frequency2[0] ),
.\reg_noise_frequency3[1] (\reg_noise_frequency3[1] ),
.\reg_noise_frequency3[2] (\reg_noise_frequency3[2] ),
.\reg_noise_frequency3[3] (\reg_noise_frequency3[3] ),
.\reg_noise_frequency3[4] (\reg_noise_frequency3[4] ),
.\reg_noise_frequency3[0] (\reg_noise_frequency3[0] ),
.\reg_noise_sel_d1[1] (\reg_noise_sel_d1[1] ),
.\reg_noise_sel_e1[1] (\reg_noise_sel_e1[1] ),
.\reg_noise_sel_d1[0] (\reg_noise_sel_d1[0] ),
.\reg_noise_sel_e1[0] (\reg_noise_sel_e1[0] ),
.\reg_noise_sel_b1[1] (\reg_noise_sel_b1[1] ),
.\reg_noise_sel_c1[1] (\reg_noise_sel_c1[1] ),
.\reg_noise_sel_b1[0] (\reg_noise_sel_b1[0] ),
.\reg_noise_sel_c1[0] (\reg_noise_sel_c1[0] ),
.\reg_noise_sel_a0[1] (\reg_noise_sel_a0[1] ),
.\ff_reg_noise_sel_a1[1] (\ff_reg_noise_sel_a1[1] ),
.\reg_noise_sel_b0[1] (\reg_noise_sel_b0[1] ),
.\reg_noise_sel_c0[1] (\reg_noise_sel_c0[1] ),
.\reg_noise_sel_d0[1] (\reg_noise_sel_d0[1] ),
.\reg_noise_sel_e0[1] (\reg_noise_sel_e0[1] ),
.\reg_volume_b0[3] (\reg_volume_b0[3] ),
.\reg_volume_c0[3] (\reg_volume_c0[3] ),
.\reg_volume_b0[2] (\reg_volume_b0[2] ),
.\reg_volume_c0[2] (\reg_volume_c0[2] ),
.\reg_volume_b0[1] (\reg_volume_b0[1] ),
.\reg_volume_c0[1] (\reg_volume_c0[1] ),
.\reg_volume_b0[0] (\reg_volume_b0[0] ),
.\reg_volume_c0[0] (\reg_volume_c0[0] ),
.\reg_volume_d0[2] (\reg_volume_d0[2] ),
.\reg_volume_e0[2] (\reg_volume_e0[2] ),
.\reg_volume_d0[1] (\reg_volume_d0[1] ),
.\reg_volume_e0[1] (\reg_volume_e0[1] ),
.\reg_volume_d0[0] (\reg_volume_d0[0] ),
.\reg_volume_e0[0] (\reg_volume_e0[0] ),
.\reg_volume_a0[2] (\reg_volume_a0[2] ),
.\reg_volume_a0[1] (\reg_volume_a0[1] ),
.\reg_volume_a0[0] (\reg_volume_a0[0] ),
.\reg_volume_a0[3] (\reg_volume_a0[3] ),
.\reg_volume_d0[3] (\reg_volume_d0[3] ),
.\reg_volume_e0[3] (\reg_volume_e0[3] ),
.\ff_reg_volume_b1[3] (\ff_reg_volume_b1[3] ),
.\ff_reg_volume_c1[3] (\ff_reg_volume_c1[3] ),
.\ff_reg_volume_b1[2] (\ff_reg_volume_b1[2] ),
.\ff_reg_volume_c1[2] (\ff_reg_volume_c1[2] ),
.\ff_reg_volume_b1[1] (\ff_reg_volume_b1[1] ),
.\ff_reg_volume_c1[1] (\ff_reg_volume_c1[1] ),
.\ff_reg_volume_b1[0] (\ff_reg_volume_b1[0] ),
.\ff_reg_volume_c1[0] (\ff_reg_volume_c1[0] ),
.\ff_reg_volume_d1[3] (\ff_reg_volume_d1[3] ),
.\ff_reg_volume_e1[3] (\ff_reg_volume_e1[3] ),
.\ff_reg_volume_d1[2] (\ff_reg_volume_d1[2] ),
.\ff_reg_volume_e1[2] (\ff_reg_volume_e1[2] ),
.\ff_reg_volume_d1[1] (\ff_reg_volume_d1[1] ),
.\ff_reg_volume_e1[1] (\ff_reg_volume_e1[1] ),
.\ff_reg_volume_a1[3] (\ff_reg_volume_a1[3] ),
.\ff_reg_volume_a1[2] (\ff_reg_volume_a1[2] ),
.\ff_reg_volume_a1[1] (\ff_reg_volume_a1[1] ),
.\ff_reg_volume_a1[0] (\ff_reg_volume_a1[0] ),
.\ff_reg_volume_d1[0] (\ff_reg_volume_d1[0] ),
.\ff_reg_volume_e1[0] (\ff_reg_volume_e1[0] ),
.ff_sram_ce1(ff_sram_ce1),
.ff_sram_q_en(ff_sram_q_en),
.\ff_active[2] (\ff_active[2] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_left_out[10] (\ff_left_out[10] ),
.\ff_left_out[9] (\ff_left_out[9] ),
.\ff_left_out[8] (\ff_left_out[8] ),
.\ff_left_out[7] (\ff_left_out[7] ),
.\ff_left_out[6] (\ff_left_out[6] ),
.\ff_left_out[5] (\ff_left_out[5] ),
.\ff_left_out[4] (\ff_left_out[4] ),
.\ff_left_out[3] (\ff_left_out[3] ),
.\ff_left_out[2] (\ff_left_out[2] ),
.\ff_left_out[1] (\ff_left_out[1] ),
.\ff_left_out[0] (\ff_left_out[0] ),
.\ff_right_out[11] (\ff_right_out[11] ),
.\ff_right_out[10] (\ff_right_out[10] ),
.\ff_right_out[9] (\ff_right_out[9] ),
.\ff_right_out[8] (\ff_right_out[8] ),
.\ff_right_out[7] (\ff_right_out[7] ),
.\ff_right_out[6] (\ff_right_out[6] ),
.\ff_right_out[5] (\ff_right_out[5] ),
.\ff_right_out[4] (\ff_right_out[4] ),
.\ff_right_out[3] (\ff_right_out[3] ),
.\ff_right_out[2] (\ff_right_out[2] ),
.\ff_right_out[1] (\ff_right_out[1] ),
.\ff_right_out[0] (\ff_right_out[0] ),
.\ff_left_out[11] (\ff_left_out[11] ),
.\timer1_address[1]_3 (\timer1_address[1]_3 ),
.\timer1_address[0]_3 (\timer1_address[0]_3 ),
.\timer1_address[1] (\timer1_address[1] ),
.\w_sram_a0[4] (\w_sram_a0[4] ),
.\w_sram_a0[3] (\w_sram_a0[3] ),
.\w_sram_a1[4] (\w_sram_a1[4] ),
.\w_sram_a1[3] (\w_sram_a1[3] ),
.\w_sram_a1[2] (\w_sram_a1[2] ),
.\w_sram_a1[1] (\w_sram_a1[1] ),
.\w_sram_a1[0] (\w_sram_a1[0] ),
.\timer1_address[1]_11 (\timer1_address[1]_11 ),
.\timer1_address[0] (\timer1_address[0] ),
.\timer1_address[0]_11 (\timer1_address[0]_11 ),
.o(o),
.o_603(o_603),
.o_607(o_607),
.\w_state_out[1] (\w_state_out[1] ),
.\w_state_out[2] (\w_state_out[2] ),
.\w_state_out[0] (\w_state_out[0] ),
.o_15(o_15),
.o_17(o_17),
.o_39(o_39),
.o_41(o_41),
.o_43(o_43),
.o_47(o_47),
.o_49(o_49),
.o_51(o_51),
.o_83(o_83),
.o_85(o_85),
.o_87(o_87),
.o_89(o_89),
.\w_state_out[0]_5 (\w_state_out[0]_5 ),
.\counter_out[19] (\counter_out[19] ),
.\counter_out[19]_37 (\counter_out[19]_37 ),
.\counter_out[19]_39 (\counter_out[19]_39 ),
.\counter_out[19]_41 (\counter_out[19]_41 ),
.o_15_0(o_15_0),
.o_25(o_25),
.o_27(o_27),
.o_89_1(o_89_1),
.o_91(o_91),
.o_93(o_93),
.o_95(o_95),
.\wave_address_out[3] (\wave_address_out[3] ),
.\wave_address_out[4] (\wave_address_out[4] ),
.\wave_address_out[5] (\wave_address_out[5] ),
.\frequency_count_out[9] (\frequency_count_out[9] ),
.\wave_address_out[5]_7 (\wave_address_out[5]_7 ),
.\wave_address_out[6] (\wave_address_out[6] ),
.\wave_address_out[0] (\wave_address_out[0] ),
.\wave_address_out[0]_15 (\wave_address_out[0]_15 ),
.ram_array(ram_array),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO6(ram_array_4_DO6),
.ram_array_4_DO7(ram_array_4_DO7),
.ram_array_5(ram_array_5),
.ram_array_4_DO1_0(ram_array_4_DO1_0),
.ram_array_4_DO2_0(ram_array_4_DO2_0),
.ram_array_4_DO3_0(ram_array_4_DO3_0),
.ram_array_4_DO4_0(ram_array_4_DO4_0),
.ram_array_4_DO5_0(ram_array_4_DO5_0),
.ram_array_4_DO6_0(ram_array_4_DO6_0),
.ram_array_4_DO7_0(ram_array_4_DO7_0),
.\ff_noise[17] (\ff_noise[17] ),
.\ff_noise[17]_3 (\ff_noise[17]_3 ),
.\ff_noise[17]_3_2 (\ff_noise[17]_3_2 ),
.\ff_noise[17]_3_3 (\ff_noise[17]_3_3 ) 
);
\u_wts_core/u_wts_timer  u_wts_timer (
.\timer1_address[1]_3 (\timer1_address[1]_3 ),
.clk_3(clk_3),
.n84(n84),
.\timer1_address[0]_3 (\timer1_address[0]_3 ),
.reg_timer2_clear(reg_timer2_clear),
.reg_timer1_clear(reg_timer1_clear),
.\reg_timer1_channel[3] (\reg_timer1_channel[3] ),
.\wave_address_out[4] (\wave_address_out[4] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_timer1_channel[0] (\reg_timer1_channel[0] ),
.reg_timer1_enable(reg_timer1_enable),
.\ff_active[1] (\ff_active[1] ),
.\reg_timer2_channel[1] (\reg_timer2_channel[1] ),
.reg_timer2_enable(reg_timer2_enable),
.\w_sram_a1[3] (\w_sram_a1[3] ),
.\w_sram_a1[2] (\w_sram_a1[2] ),
.\frequency_count_out[9] (\frequency_count_out[9] ),
.\wave_address_out[5] (\wave_address_out[5] ),
.\timer1_address[1] (\timer1_address[1] ),
.\w_sram_a0[4] (\w_sram_a0[4] ),
.\timer1_address[0] (\timer1_address[0] ),
.\reg_timer1_channel[1] (\reg_timer1_channel[1] ),
.\ff_active[2] (\ff_active[2] ),
.\reg_timer1_channel[2] (\reg_timer1_channel[2] ),
.\w_sram_a0[3] (\w_sram_a0[3] ),
.\reg_timer2_channel[0] (\reg_timer2_channel[0] ),
.\reg_timer2_channel[2] (\reg_timer2_channel[2] ),
.\w_sram_a1[1] (\w_sram_a1[1] ),
.\w_sram_a1[0] (\w_sram_a1[0] ),
.\wave_address_out[0]_15 (\wave_address_out[0]_15 ),
.\wave_address_out[5]_7 (\wave_address_out[5]_7 ),
.\timer1_address[1]_11 (\timer1_address[1]_11 ),
.\w_sram_a1[4] (\w_sram_a1[4] ),
.\timer1_address[0]_11 (\timer1_address[0]_11 ),
.\wave_address_out[3] (\wave_address_out[3] ),
.\reg_timer2_channel[3] (\reg_timer2_channel[3] ),
.\ff_timer1_address[1] (\ff_timer1_address[1] ),
.\ff_timer1_address[0] (\ff_timer1_address[0] ),
.ff_nint2(ff_nint2),
.ff_nint1(ff_nint1),
.nint(nint) 
);
\u_wts_core/u_wts_register  u_wts_register (
.slot_d_14(slot_d_14),
.clk_3(clk_3),
.n84(n84),
.slot_d_12(slot_d_12),
.slot_d_10(slot_d_10),
.slot_d_16(slot_d_16),
.slot_d_8(slot_d_8),
.slot_d_6(slot_d_6),
.slot_d_4(slot_d_4),
.slot_d_2(slot_d_2),
.slot_a_11(slot_a_11),
.slot_a_9(slot_a_9),
.slot_a_7(slot_a_7),
.slot_a_5(slot_a_5),
.slot_a_3(slot_a_3),
.w_rdreq(w_rdreq),
.slot_a_29(slot_a_29),
.slot_a_31(slot_a_31),
.slot_a_13(slot_a_13),
.slot_a_15(slot_a_15),
.slot_a_17(slot_a_17),
.ff_nint1(ff_nint1),
.\ff_timer1_address[1] (\ff_timer1_address[1] ),
.\ff_timer1_address[0] (\ff_timer1_address[0] ),
.ff_sram_q_en(ff_sram_q_en),
.slot_a_25(slot_a_25),
.slot_a_21(slot_a_21),
.slot_a_23(slot_a_23),
.slot_a_19(slot_a_19),
.slot_nsltsl_3(slot_nsltsl_3),
.ff_nwr1(ff_nwr1),
.slot_nmerq_3(slot_nmerq_3),
.ff_nwr2(ff_nwr2),
.slot_a_27(slot_a_27),
.ram_array_4_DO7_0(ram_array_4_DO7_0),
.ram_array_4_DO7(ram_array_4_DO7),
.ff_sram_ce1(ff_sram_ce1),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO5_0(ram_array_4_DO5_0),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO4_0(ram_array_4_DO4_0),
.ram_array_4_DO6(ram_array_4_DO6),
.ram_array_4_DO6_0(ram_array_4_DO6_0),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO3_0(ram_array_4_DO3_0),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO2_0(ram_array_4_DO2_0),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array_4_DO1_0(ram_array_4_DO1_0),
.ram_array(ram_array),
.ram_array_5(ram_array_5),
.ff_nint2(ff_nint2),
.ff_nrd2(ff_nrd2),
.reg_wts_enable(reg_wts_enable),
.\sram_a[4] (\sram_a[4] ),
.\sram_a[3] (\sram_a[3] ),
.\sram_a[2] (\sram_a[2] ),
.\sram_a[1] (\sram_a[1] ),
.\sram_a[0] (\sram_a[0] ),
.\sram_d[7] (\sram_d[7] ),
.\sram_d[6] (\sram_d[6] ),
.\sram_d[5] (\sram_d[5] ),
.\sram_d[4] (\sram_d[4] ),
.\sram_d[3] (\sram_d[3] ),
.\sram_d[2] (\sram_d[2] ),
.\sram_d[1] (\sram_d[1] ),
.\sram_d[0] (\sram_d[0] ),
.sram_oe(sram_oe),
.\reg_volume_a0[3] (\reg_volume_a0[3] ),
.\reg_volume_a0[2] (\reg_volume_a0[2] ),
.\reg_volume_a0[1] (\reg_volume_a0[1] ),
.\reg_volume_a0[0] (\reg_volume_a0[0] ),
.\reg_enable_a0[1] (\reg_enable_a0[1] ),
.\reg_enable_a0[0] (\reg_enable_a0[0] ),
.reg_noise_enable_a0(reg_noise_enable_a0),
.\reg_noise_sel_a0[1] (\reg_noise_sel_a0[1] ),
.\reg_noise_sel_a0[0] (\reg_noise_sel_a0[0] ),
.\reg_ar_a0[7] (\reg_ar_a0[7] ),
.\reg_ar_a0[6] (\reg_ar_a0[6] ),
.\reg_ar_a0[5] (\reg_ar_a0[5] ),
.\reg_ar_a0[4] (\reg_ar_a0[4] ),
.\reg_ar_a0[3] (\reg_ar_a0[3] ),
.\reg_ar_a0[2] (\reg_ar_a0[2] ),
.\reg_ar_a0[1] (\reg_ar_a0[1] ),
.\reg_ar_a0[0] (\reg_ar_a0[0] ),
.\reg_dr_a0[7] (\reg_dr_a0[7] ),
.\reg_dr_a0[6] (\reg_dr_a0[6] ),
.\reg_dr_a0[5] (\reg_dr_a0[5] ),
.\reg_dr_a0[4] (\reg_dr_a0[4] ),
.\reg_dr_a0[3] (\reg_dr_a0[3] ),
.\reg_dr_a0[2] (\reg_dr_a0[2] ),
.\reg_dr_a0[1] (\reg_dr_a0[1] ),
.\reg_dr_a0[0] (\reg_dr_a0[0] ),
.\reg_sr_a0[7] (\reg_sr_a0[7] ),
.\reg_sr_a0[6] (\reg_sr_a0[6] ),
.\reg_sr_a0[5] (\reg_sr_a0[5] ),
.\reg_sr_a0[4] (\reg_sr_a0[4] ),
.\reg_sr_a0[3] (\reg_sr_a0[3] ),
.\reg_sr_a0[2] (\reg_sr_a0[2] ),
.\reg_sr_a0[1] (\reg_sr_a0[1] ),
.\reg_sr_a0[0] (\reg_sr_a0[0] ),
.\reg_rr_a0[7] (\reg_rr_a0[7] ),
.\reg_rr_a0[6] (\reg_rr_a0[6] ),
.\reg_rr_a0[5] (\reg_rr_a0[5] ),
.\reg_rr_a0[4] (\reg_rr_a0[4] ),
.\reg_rr_a0[3] (\reg_rr_a0[3] ),
.\reg_rr_a0[2] (\reg_rr_a0[2] ),
.\reg_rr_a0[1] (\reg_rr_a0[1] ),
.\reg_rr_a0[0] (\reg_rr_a0[0] ),
.\reg_sl_a0[5] (\reg_sl_a0[5] ),
.\reg_sl_a0[4] (\reg_sl_a0[4] ),
.\reg_sl_a0[3] (\reg_sl_a0[3] ),
.\reg_sl_a0[2] (\reg_sl_a0[2] ),
.\reg_sl_a0[1] (\reg_sl_a0[1] ),
.\reg_sl_a0[0] (\reg_sl_a0[0] ),
.\reg_wave_length_a0[1] (\reg_wave_length_a0[1] ),
.\reg_wave_length_a0[0] (\reg_wave_length_a0[0] ),
.\reg_frequency_count_a0[11] (\reg_frequency_count_a0[11] ),
.\reg_frequency_count_a0[10] (\reg_frequency_count_a0[10] ),
.\reg_frequency_count_a0[9] (\reg_frequency_count_a0[9] ),
.\reg_frequency_count_a0[8] (\reg_frequency_count_a0[8] ),
.\reg_frequency_count_a0[7] (\reg_frequency_count_a0[7] ),
.\reg_frequency_count_a0[6] (\reg_frequency_count_a0[6] ),
.\reg_frequency_count_a0[5] (\reg_frequency_count_a0[5] ),
.\reg_frequency_count_a0[4] (\reg_frequency_count_a0[4] ),
.\reg_frequency_count_a0[3] (\reg_frequency_count_a0[3] ),
.\reg_frequency_count_a0[2] (\reg_frequency_count_a0[2] ),
.\reg_frequency_count_a0[1] (\reg_frequency_count_a0[1] ),
.\reg_frequency_count_a0[0] (\reg_frequency_count_a0[0] ),
.\reg_volume_b0[3] (\reg_volume_b0[3] ),
.\reg_volume_b0[2] (\reg_volume_b0[2] ),
.\reg_volume_b0[1] (\reg_volume_b0[1] ),
.\reg_volume_b0[0] (\reg_volume_b0[0] ),
.\reg_enable_b0[1] (\reg_enable_b0[1] ),
.\reg_enable_b0[0] (\reg_enable_b0[0] ),
.reg_noise_enable_b0(reg_noise_enable_b0),
.\reg_noise_sel_b0[1] (\reg_noise_sel_b0[1] ),
.\reg_noise_sel_b0[0] (\reg_noise_sel_b0[0] ),
.\reg_ar_b0[7] (\reg_ar_b0[7] ),
.\reg_ar_b0[6] (\reg_ar_b0[6] ),
.\reg_ar_b0[5] (\reg_ar_b0[5] ),
.\reg_ar_b0[4] (\reg_ar_b0[4] ),
.\reg_ar_b0[3] (\reg_ar_b0[3] ),
.\reg_ar_b0[2] (\reg_ar_b0[2] ),
.\reg_ar_b0[1] (\reg_ar_b0[1] ),
.\reg_ar_b0[0] (\reg_ar_b0[0] ),
.\reg_dr_b0[7] (\reg_dr_b0[7] ),
.\reg_dr_b0[6] (\reg_dr_b0[6] ),
.\reg_dr_b0[5] (\reg_dr_b0[5] ),
.\reg_dr_b0[4] (\reg_dr_b0[4] ),
.\reg_dr_b0[3] (\reg_dr_b0[3] ),
.\reg_dr_b0[2] (\reg_dr_b0[2] ),
.\reg_dr_b0[1] (\reg_dr_b0[1] ),
.\reg_dr_b0[0] (\reg_dr_b0[0] ),
.\reg_sr_b0[7] (\reg_sr_b0[7] ),
.\reg_sr_b0[6] (\reg_sr_b0[6] ),
.\reg_sr_b0[5] (\reg_sr_b0[5] ),
.\reg_sr_b0[4] (\reg_sr_b0[4] ),
.\reg_sr_b0[3] (\reg_sr_b0[3] ),
.\reg_sr_b0[2] (\reg_sr_b0[2] ),
.\reg_sr_b0[1] (\reg_sr_b0[1] ),
.\reg_sr_b0[0] (\reg_sr_b0[0] ),
.\reg_rr_b0[7] (\reg_rr_b0[7] ),
.\reg_rr_b0[6] (\reg_rr_b0[6] ),
.\reg_rr_b0[5] (\reg_rr_b0[5] ),
.\reg_rr_b0[4] (\reg_rr_b0[4] ),
.\reg_rr_b0[3] (\reg_rr_b0[3] ),
.\reg_rr_b0[2] (\reg_rr_b0[2] ),
.\reg_rr_b0[1] (\reg_rr_b0[1] ),
.\reg_rr_b0[0] (\reg_rr_b0[0] ),
.\reg_sl_b0[5] (\reg_sl_b0[5] ),
.\reg_sl_b0[4] (\reg_sl_b0[4] ),
.\reg_sl_b0[3] (\reg_sl_b0[3] ),
.\reg_sl_b0[2] (\reg_sl_b0[2] ),
.\reg_sl_b0[1] (\reg_sl_b0[1] ),
.\reg_sl_b0[0] (\reg_sl_b0[0] ),
.\reg_wave_length_b0[1] (\reg_wave_length_b0[1] ),
.\reg_wave_length_b0[0] (\reg_wave_length_b0[0] ),
.\reg_frequency_count_b0[11] (\reg_frequency_count_b0[11] ),
.\reg_frequency_count_b0[10] (\reg_frequency_count_b0[10] ),
.\reg_frequency_count_b0[9] (\reg_frequency_count_b0[9] ),
.\reg_frequency_count_b0[8] (\reg_frequency_count_b0[8] ),
.\reg_frequency_count_b0[7] (\reg_frequency_count_b0[7] ),
.\reg_frequency_count_b0[6] (\reg_frequency_count_b0[6] ),
.\reg_frequency_count_b0[5] (\reg_frequency_count_b0[5] ),
.\reg_frequency_count_b0[4] (\reg_frequency_count_b0[4] ),
.\reg_frequency_count_b0[3] (\reg_frequency_count_b0[3] ),
.\reg_frequency_count_b0[2] (\reg_frequency_count_b0[2] ),
.\reg_frequency_count_b0[1] (\reg_frequency_count_b0[1] ),
.\reg_frequency_count_b0[0] (\reg_frequency_count_b0[0] ),
.\reg_volume_c0[3] (\reg_volume_c0[3] ),
.\reg_volume_c0[2] (\reg_volume_c0[2] ),
.\reg_volume_c0[1] (\reg_volume_c0[1] ),
.\reg_volume_c0[0] (\reg_volume_c0[0] ),
.\reg_enable_c0[1] (\reg_enable_c0[1] ),
.\reg_enable_c0[0] (\reg_enable_c0[0] ),
.reg_noise_enable_c0(reg_noise_enable_c0),
.\reg_noise_sel_c0[1] (\reg_noise_sel_c0[1] ),
.\reg_noise_sel_c0[0] (\reg_noise_sel_c0[0] ),
.\reg_ar_c0[7] (\reg_ar_c0[7] ),
.\reg_ar_c0[6] (\reg_ar_c0[6] ),
.\reg_ar_c0[5] (\reg_ar_c0[5] ),
.\reg_ar_c0[4] (\reg_ar_c0[4] ),
.\reg_ar_c0[3] (\reg_ar_c0[3] ),
.\reg_ar_c0[2] (\reg_ar_c0[2] ),
.\reg_ar_c0[1] (\reg_ar_c0[1] ),
.\reg_ar_c0[0] (\reg_ar_c0[0] ),
.\reg_dr_c0[7] (\reg_dr_c0[7] ),
.\reg_dr_c0[6] (\reg_dr_c0[6] ),
.\reg_dr_c0[5] (\reg_dr_c0[5] ),
.\reg_dr_c0[4] (\reg_dr_c0[4] ),
.\reg_dr_c0[3] (\reg_dr_c0[3] ),
.\reg_dr_c0[2] (\reg_dr_c0[2] ),
.\reg_dr_c0[1] (\reg_dr_c0[1] ),
.\reg_dr_c0[0] (\reg_dr_c0[0] ),
.\reg_sr_c0[7] (\reg_sr_c0[7] ),
.\reg_sr_c0[6] (\reg_sr_c0[6] ),
.\reg_sr_c0[5] (\reg_sr_c0[5] ),
.\reg_sr_c0[4] (\reg_sr_c0[4] ),
.\reg_sr_c0[3] (\reg_sr_c0[3] ),
.\reg_sr_c0[2] (\reg_sr_c0[2] ),
.\reg_sr_c0[1] (\reg_sr_c0[1] ),
.\reg_sr_c0[0] (\reg_sr_c0[0] ),
.\reg_rr_c0[7] (\reg_rr_c0[7] ),
.\reg_rr_c0[6] (\reg_rr_c0[6] ),
.\reg_rr_c0[5] (\reg_rr_c0[5] ),
.\reg_rr_c0[4] (\reg_rr_c0[4] ),
.\reg_rr_c0[3] (\reg_rr_c0[3] ),
.\reg_rr_c0[2] (\reg_rr_c0[2] ),
.\reg_rr_c0[1] (\reg_rr_c0[1] ),
.\reg_rr_c0[0] (\reg_rr_c0[0] ),
.\reg_sl_c0[5] (\reg_sl_c0[5] ),
.\reg_sl_c0[4] (\reg_sl_c0[4] ),
.\reg_sl_c0[3] (\reg_sl_c0[3] ),
.\reg_sl_c0[2] (\reg_sl_c0[2] ),
.\reg_sl_c0[1] (\reg_sl_c0[1] ),
.\reg_sl_c0[0] (\reg_sl_c0[0] ),
.\reg_wave_length_c0[1] (\reg_wave_length_c0[1] ),
.\reg_wave_length_c0[0] (\reg_wave_length_c0[0] ),
.\reg_frequency_count_c0[11] (\reg_frequency_count_c0[11] ),
.\reg_frequency_count_c0[10] (\reg_frequency_count_c0[10] ),
.\reg_frequency_count_c0[9] (\reg_frequency_count_c0[9] ),
.\reg_frequency_count_c0[8] (\reg_frequency_count_c0[8] ),
.\reg_frequency_count_c0[7] (\reg_frequency_count_c0[7] ),
.\reg_frequency_count_c0[6] (\reg_frequency_count_c0[6] ),
.\reg_frequency_count_c0[5] (\reg_frequency_count_c0[5] ),
.\reg_frequency_count_c0[4] (\reg_frequency_count_c0[4] ),
.\reg_frequency_count_c0[3] (\reg_frequency_count_c0[3] ),
.\reg_frequency_count_c0[2] (\reg_frequency_count_c0[2] ),
.\reg_frequency_count_c0[1] (\reg_frequency_count_c0[1] ),
.\reg_frequency_count_c0[0] (\reg_frequency_count_c0[0] ),
.\reg_volume_d0[3] (\reg_volume_d0[3] ),
.\reg_volume_d0[2] (\reg_volume_d0[2] ),
.\reg_volume_d0[1] (\reg_volume_d0[1] ),
.\reg_volume_d0[0] (\reg_volume_d0[0] ),
.\reg_enable_d0[1] (\reg_enable_d0[1] ),
.\reg_enable_d0[0] (\reg_enable_d0[0] ),
.reg_noise_enable_d0(reg_noise_enable_d0),
.\reg_noise_sel_d0[1] (\reg_noise_sel_d0[1] ),
.\reg_noise_sel_d0[0] (\reg_noise_sel_d0[0] ),
.\reg_dr_d0[7] (\reg_dr_d0[7] ),
.\reg_dr_d0[6] (\reg_dr_d0[6] ),
.\reg_dr_d0[5] (\reg_dr_d0[5] ),
.\reg_dr_d0[4] (\reg_dr_d0[4] ),
.\reg_dr_d0[3] (\reg_dr_d0[3] ),
.\reg_dr_d0[2] (\reg_dr_d0[2] ),
.\reg_dr_d0[1] (\reg_dr_d0[1] ),
.\reg_dr_d0[0] (\reg_dr_d0[0] ),
.\reg_sr_d0[7] (\reg_sr_d0[7] ),
.\reg_sr_d0[6] (\reg_sr_d0[6] ),
.\reg_sr_d0[5] (\reg_sr_d0[5] ),
.\reg_sr_d0[4] (\reg_sr_d0[4] ),
.\reg_sr_d0[3] (\reg_sr_d0[3] ),
.\reg_sr_d0[2] (\reg_sr_d0[2] ),
.\reg_sr_d0[1] (\reg_sr_d0[1] ),
.\reg_sr_d0[0] (\reg_sr_d0[0] ),
.\reg_rr_d0[7] (\reg_rr_d0[7] ),
.\reg_rr_d0[6] (\reg_rr_d0[6] ),
.\reg_rr_d0[5] (\reg_rr_d0[5] ),
.\reg_rr_d0[4] (\reg_rr_d0[4] ),
.\reg_rr_d0[3] (\reg_rr_d0[3] ),
.\reg_rr_d0[2] (\reg_rr_d0[2] ),
.\reg_rr_d0[1] (\reg_rr_d0[1] ),
.\reg_rr_d0[0] (\reg_rr_d0[0] ),
.\reg_sl_d0[5] (\reg_sl_d0[5] ),
.\reg_sl_d0[4] (\reg_sl_d0[4] ),
.\reg_sl_d0[3] (\reg_sl_d0[3] ),
.\reg_sl_d0[2] (\reg_sl_d0[2] ),
.\reg_sl_d0[1] (\reg_sl_d0[1] ),
.\reg_sl_d0[0] (\reg_sl_d0[0] ),
.\reg_wave_length_d0[1] (\reg_wave_length_d0[1] ),
.\reg_wave_length_d0[0] (\reg_wave_length_d0[0] ),
.\reg_frequency_count_d0[11] (\reg_frequency_count_d0[11] ),
.\reg_frequency_count_d0[10] (\reg_frequency_count_d0[10] ),
.\reg_frequency_count_d0[9] (\reg_frequency_count_d0[9] ),
.\reg_frequency_count_d0[8] (\reg_frequency_count_d0[8] ),
.\reg_frequency_count_d0[7] (\reg_frequency_count_d0[7] ),
.\reg_frequency_count_d0[6] (\reg_frequency_count_d0[6] ),
.\reg_frequency_count_d0[5] (\reg_frequency_count_d0[5] ),
.\reg_frequency_count_d0[4] (\reg_frequency_count_d0[4] ),
.\reg_frequency_count_d0[3] (\reg_frequency_count_d0[3] ),
.\reg_frequency_count_d0[2] (\reg_frequency_count_d0[2] ),
.\reg_frequency_count_d0[1] (\reg_frequency_count_d0[1] ),
.\reg_frequency_count_d0[0] (\reg_frequency_count_d0[0] ),
.\reg_volume_e0[3] (\reg_volume_e0[3] ),
.\reg_volume_e0[2] (\reg_volume_e0[2] ),
.\reg_volume_e0[1] (\reg_volume_e0[1] ),
.\reg_volume_e0[0] (\reg_volume_e0[0] ),
.\reg_enable_e0[1] (\reg_enable_e0[1] ),
.\reg_enable_e0[0] (\reg_enable_e0[0] ),
.reg_noise_enable_e0(reg_noise_enable_e0),
.\reg_noise_sel_e0[1] (\reg_noise_sel_e0[1] ),
.\reg_noise_sel_e0[0] (\reg_noise_sel_e0[0] ),
.\reg_ar_e0[7] (\reg_ar_e0[7] ),
.\reg_ar_e0[6] (\reg_ar_e0[6] ),
.\reg_ar_e0[5] (\reg_ar_e0[5] ),
.\reg_ar_e0[4] (\reg_ar_e0[4] ),
.\reg_ar_e0[3] (\reg_ar_e0[3] ),
.\reg_ar_e0[2] (\reg_ar_e0[2] ),
.\reg_ar_e0[1] (\reg_ar_e0[1] ),
.\reg_ar_e0[0] (\reg_ar_e0[0] ),
.\reg_dr_e0[7] (\reg_dr_e0[7] ),
.\reg_dr_e0[6] (\reg_dr_e0[6] ),
.\reg_dr_e0[5] (\reg_dr_e0[5] ),
.\reg_dr_e0[4] (\reg_dr_e0[4] ),
.\reg_dr_e0[3] (\reg_dr_e0[3] ),
.\reg_dr_e0[2] (\reg_dr_e0[2] ),
.\reg_dr_e0[1] (\reg_dr_e0[1] ),
.\reg_dr_e0[0] (\reg_dr_e0[0] ),
.\reg_sr_e0[7] (\reg_sr_e0[7] ),
.\reg_sr_e0[6] (\reg_sr_e0[6] ),
.\reg_sr_e0[5] (\reg_sr_e0[5] ),
.\reg_sr_e0[4] (\reg_sr_e0[4] ),
.\reg_sr_e0[3] (\reg_sr_e0[3] ),
.\reg_sr_e0[2] (\reg_sr_e0[2] ),
.\reg_sr_e0[1] (\reg_sr_e0[1] ),
.\reg_sr_e0[0] (\reg_sr_e0[0] ),
.\reg_rr_e0[7] (\reg_rr_e0[7] ),
.\reg_rr_e0[6] (\reg_rr_e0[6] ),
.\reg_rr_e0[5] (\reg_rr_e0[5] ),
.\reg_rr_e0[4] (\reg_rr_e0[4] ),
.\reg_rr_e0[3] (\reg_rr_e0[3] ),
.\reg_rr_e0[2] (\reg_rr_e0[2] ),
.\reg_rr_e0[1] (\reg_rr_e0[1] ),
.\reg_rr_e0[0] (\reg_rr_e0[0] ),
.\reg_sl_e0[5] (\reg_sl_e0[5] ),
.\reg_sl_e0[4] (\reg_sl_e0[4] ),
.\reg_sl_e0[3] (\reg_sl_e0[3] ),
.\reg_sl_e0[2] (\reg_sl_e0[2] ),
.\reg_sl_e0[1] (\reg_sl_e0[1] ),
.\reg_sl_e0[0] (\reg_sl_e0[0] ),
.\reg_wave_length_e0[1] (\reg_wave_length_e0[1] ),
.\reg_wave_length_e0[0] (\reg_wave_length_e0[0] ),
.\reg_frequency_count_e0[11] (\reg_frequency_count_e0[11] ),
.\reg_frequency_count_e0[10] (\reg_frequency_count_e0[10] ),
.\reg_frequency_count_e0[9] (\reg_frequency_count_e0[9] ),
.\reg_frequency_count_e0[8] (\reg_frequency_count_e0[8] ),
.\reg_frequency_count_e0[7] (\reg_frequency_count_e0[7] ),
.\reg_frequency_count_e0[6] (\reg_frequency_count_e0[6] ),
.\reg_frequency_count_e0[5] (\reg_frequency_count_e0[5] ),
.\reg_frequency_count_e0[4] (\reg_frequency_count_e0[4] ),
.\reg_frequency_count_e0[3] (\reg_frequency_count_e0[3] ),
.\reg_frequency_count_e0[2] (\reg_frequency_count_e0[2] ),
.\reg_frequency_count_e0[1] (\reg_frequency_count_e0[1] ),
.\reg_frequency_count_e0[0] (\reg_frequency_count_e0[0] ),
.\ff_reg_volume_a1[3] (\ff_reg_volume_a1[3] ),
.\ff_reg_volume_a1[2] (\ff_reg_volume_a1[2] ),
.\ff_reg_volume_a1[1] (\ff_reg_volume_a1[1] ),
.\ff_reg_volume_a1[0] (\ff_reg_volume_a1[0] ),
.\ff_reg_enable_a1[1] (\ff_reg_enable_a1[1] ),
.\ff_reg_enable_a1[0] (\ff_reg_enable_a1[0] ),
.ff_reg_noise_enable_a1(ff_reg_noise_enable_a1),
.\ff_reg_noise_sel_a1[1] (\ff_reg_noise_sel_a1[1] ),
.\ff_reg_noise_sel_a1[0] (\ff_reg_noise_sel_a1[0] ),
.ff_reg_clone_adsr_a1(ff_reg_clone_adsr_a1),
.ff_reg_clone_noise_a1(ff_reg_clone_noise_a1),
.ff_reg_clone_key_a1(ff_reg_clone_key_a1),
.\ff_reg_ar_a1[7] (\ff_reg_ar_a1[7] ),
.\ff_reg_ar_a1[6] (\ff_reg_ar_a1[6] ),
.\ff_reg_ar_a1[5] (\ff_reg_ar_a1[5] ),
.\ff_reg_ar_a1[4] (\ff_reg_ar_a1[4] ),
.\ff_reg_ar_a1[3] (\ff_reg_ar_a1[3] ),
.\ff_reg_ar_a1[2] (\ff_reg_ar_a1[2] ),
.\ff_reg_ar_a1[1] (\ff_reg_ar_a1[1] ),
.\ff_reg_ar_a1[0] (\ff_reg_ar_a1[0] ),
.\ff_reg_dr_a1[7] (\ff_reg_dr_a1[7] ),
.\ff_reg_dr_a1[6] (\ff_reg_dr_a1[6] ),
.\ff_reg_dr_a1[5] (\ff_reg_dr_a1[5] ),
.\ff_reg_dr_a1[4] (\ff_reg_dr_a1[4] ),
.\ff_reg_dr_a1[3] (\ff_reg_dr_a1[3] ),
.\ff_reg_dr_a1[2] (\ff_reg_dr_a1[2] ),
.\ff_reg_dr_a1[1] (\ff_reg_dr_a1[1] ),
.\ff_reg_dr_a1[0] (\ff_reg_dr_a1[0] ),
.\ff_reg_sr_a1[7] (\ff_reg_sr_a1[7] ),
.\ff_reg_sr_a1[6] (\ff_reg_sr_a1[6] ),
.\ff_reg_sr_a1[5] (\ff_reg_sr_a1[5] ),
.\ff_reg_sr_a1[4] (\ff_reg_sr_a1[4] ),
.\ff_reg_sr_a1[3] (\ff_reg_sr_a1[3] ),
.\ff_reg_sr_a1[2] (\ff_reg_sr_a1[2] ),
.\ff_reg_sr_a1[1] (\ff_reg_sr_a1[1] ),
.\ff_reg_sr_a1[0] (\ff_reg_sr_a1[0] ),
.\ff_reg_rr_a1[7] (\ff_reg_rr_a1[7] ),
.\ff_reg_rr_a1[6] (\ff_reg_rr_a1[6] ),
.\ff_reg_rr_a1[5] (\ff_reg_rr_a1[5] ),
.\ff_reg_rr_a1[4] (\ff_reg_rr_a1[4] ),
.\ff_reg_rr_a1[3] (\ff_reg_rr_a1[3] ),
.\ff_reg_rr_a1[2] (\ff_reg_rr_a1[2] ),
.\ff_reg_rr_a1[1] (\ff_reg_rr_a1[1] ),
.\ff_reg_rr_a1[0] (\ff_reg_rr_a1[0] ),
.\ff_reg_sl_a1[5] (\ff_reg_sl_a1[5] ),
.\ff_reg_sl_a1[4] (\ff_reg_sl_a1[4] ),
.\ff_reg_sl_a1[3] (\ff_reg_sl_a1[3] ),
.\ff_reg_sl_a1[2] (\ff_reg_sl_a1[2] ),
.\ff_reg_sl_a1[1] (\ff_reg_sl_a1[1] ),
.\ff_reg_sl_a1[0] (\ff_reg_sl_a1[0] ),
.\ff_reg_volume_b1[3] (\ff_reg_volume_b1[3] ),
.\ff_reg_volume_b1[2] (\ff_reg_volume_b1[2] ),
.\ff_reg_volume_b1[1] (\ff_reg_volume_b1[1] ),
.\ff_reg_volume_b1[0] (\ff_reg_volume_b1[0] ),
.\ff_reg_enable_b1[1] (\ff_reg_enable_b1[1] ),
.\ff_reg_enable_b1[0] (\ff_reg_enable_b1[0] ),
.ff_reg_noise_enable_b1(ff_reg_noise_enable_b1),
.ff_reg_clone_key_b1(ff_reg_clone_key_b1),
.\ff_reg_volume_c1[3] (\ff_reg_volume_c1[3] ),
.\ff_reg_volume_c1[2] (\ff_reg_volume_c1[2] ),
.\ff_reg_volume_c1[1] (\ff_reg_volume_c1[1] ),
.\ff_reg_volume_c1[0] (\ff_reg_volume_c1[0] ),
.\ff_reg_enable_c1[1] (\ff_reg_enable_c1[1] ),
.\ff_reg_enable_c1[0] (\ff_reg_enable_c1[0] ),
.ff_reg_noise_enable_c1(ff_reg_noise_enable_c1),
.ff_reg_clone_key_c1(ff_reg_clone_key_c1),
.\ff_reg_volume_d1[3] (\ff_reg_volume_d1[3] ),
.\ff_reg_volume_d1[2] (\ff_reg_volume_d1[2] ),
.\ff_reg_volume_d1[1] (\ff_reg_volume_d1[1] ),
.\ff_reg_volume_d1[0] (\ff_reg_volume_d1[0] ),
.\ff_reg_enable_d1[1] (\ff_reg_enable_d1[1] ),
.\ff_reg_enable_d1[0] (\ff_reg_enable_d1[0] ),
.ff_reg_noise_enable_d1(ff_reg_noise_enable_d1),
.ff_reg_clone_adsr_d1(ff_reg_clone_adsr_d1),
.ff_reg_clone_key_d1(ff_reg_clone_key_d1),
.\ff_reg_ar_d1[7] (\ff_reg_ar_d1[7] ),
.\ff_reg_ar_d1[6] (\ff_reg_ar_d1[6] ),
.\ff_reg_ar_d1[5] (\ff_reg_ar_d1[5] ),
.\ff_reg_ar_d1[4] (\ff_reg_ar_d1[4] ),
.\ff_reg_ar_d1[3] (\ff_reg_ar_d1[3] ),
.\ff_reg_ar_d1[2] (\ff_reg_ar_d1[2] ),
.\ff_reg_ar_d1[1] (\ff_reg_ar_d1[1] ),
.\ff_reg_ar_d1[0] (\ff_reg_ar_d1[0] ),
.\ff_reg_volume_e1[3] (\ff_reg_volume_e1[3] ),
.\ff_reg_volume_e1[2] (\ff_reg_volume_e1[2] ),
.\ff_reg_volume_e1[1] (\ff_reg_volume_e1[1] ),
.\ff_reg_volume_e1[0] (\ff_reg_volume_e1[0] ),
.\ff_reg_enable_e1[1] (\ff_reg_enable_e1[1] ),
.\ff_reg_enable_e1[0] (\ff_reg_enable_e1[0] ),
.ff_reg_noise_enable_e1(ff_reg_noise_enable_e1),
.ff_reg_clone_frequency_e1(ff_reg_clone_frequency_e1),
.ff_reg_clone_adsr_e1(ff_reg_clone_adsr_e1),
.ff_reg_clone_wave_e1(ff_reg_clone_wave_e1),
.ff_reg_clone_key_e1(ff_reg_clone_key_e1),
.\ff_reg_ar_e1[7] (\ff_reg_ar_e1[7] ),
.\ff_reg_ar_e1[6] (\ff_reg_ar_e1[6] ),
.\ff_reg_ar_e1[5] (\ff_reg_ar_e1[5] ),
.\ff_reg_ar_e1[4] (\ff_reg_ar_e1[4] ),
.\ff_reg_ar_e1[3] (\ff_reg_ar_e1[3] ),
.\ff_reg_ar_e1[2] (\ff_reg_ar_e1[2] ),
.\ff_reg_ar_e1[1] (\ff_reg_ar_e1[1] ),
.\ff_reg_ar_e1[0] (\ff_reg_ar_e1[0] ),
.\ff_reg_wave_length_e1[1] (\ff_reg_wave_length_e1[1] ),
.\ff_reg_wave_length_e1[0] (\ff_reg_wave_length_e1[0] ),
.\ff_reg_frequency_count_e1[11] (\ff_reg_frequency_count_e1[11] ),
.\ff_reg_frequency_count_e1[10] (\ff_reg_frequency_count_e1[10] ),
.\ff_reg_frequency_count_e1[9] (\ff_reg_frequency_count_e1[9] ),
.\ff_reg_frequency_count_e1[8] (\ff_reg_frequency_count_e1[8] ),
.\ff_reg_frequency_count_e1[7] (\ff_reg_frequency_count_e1[7] ),
.\ff_reg_frequency_count_e1[6] (\ff_reg_frequency_count_e1[6] ),
.\ff_reg_frequency_count_e1[5] (\ff_reg_frequency_count_e1[5] ),
.\ff_reg_frequency_count_e1[4] (\ff_reg_frequency_count_e1[4] ),
.\ff_reg_frequency_count_e1[3] (\ff_reg_frequency_count_e1[3] ),
.\ff_reg_frequency_count_e1[2] (\ff_reg_frequency_count_e1[2] ),
.\ff_reg_frequency_count_e1[1] (\ff_reg_frequency_count_e1[1] ),
.\ff_reg_frequency_count_e1[0] (\ff_reg_frequency_count_e1[0] ),
.\reg_noise_frequency0[4] (\reg_noise_frequency0[4] ),
.\reg_noise_frequency0[3] (\reg_noise_frequency0[3] ),
.\reg_noise_frequency0[2] (\reg_noise_frequency0[2] ),
.\reg_noise_frequency0[1] (\reg_noise_frequency0[1] ),
.\reg_noise_frequency0[0] (\reg_noise_frequency0[0] ),
.\reg_noise_frequency1[4] (\reg_noise_frequency1[4] ),
.\reg_noise_frequency1[3] (\reg_noise_frequency1[3] ),
.\reg_noise_frequency1[2] (\reg_noise_frequency1[2] ),
.\reg_noise_frequency1[1] (\reg_noise_frequency1[1] ),
.\reg_noise_frequency1[0] (\reg_noise_frequency1[0] ),
.\reg_noise_frequency2[4] (\reg_noise_frequency2[4] ),
.\reg_noise_frequency2[3] (\reg_noise_frequency2[3] ),
.\reg_noise_frequency2[2] (\reg_noise_frequency2[2] ),
.\reg_noise_frequency2[1] (\reg_noise_frequency2[1] ),
.\reg_noise_frequency2[0] (\reg_noise_frequency2[0] ),
.\reg_noise_frequency3[4] (\reg_noise_frequency3[4] ),
.\reg_noise_frequency3[3] (\reg_noise_frequency3[3] ),
.\reg_noise_frequency3[2] (\reg_noise_frequency3[2] ),
.\reg_noise_frequency3[1] (\reg_noise_frequency3[1] ),
.\reg_noise_frequency3[0] (\reg_noise_frequency3[0] ),
.\reg_timer1_channel[3] (\reg_timer1_channel[3] ),
.\reg_timer1_channel[2] (\reg_timer1_channel[2] ),
.\reg_timer1_channel[1] (\reg_timer1_channel[1] ),
.\reg_timer1_channel[0] (\reg_timer1_channel[0] ),
.reg_timer1_clear(reg_timer1_clear),
.\reg_timer2_channel[3] (\reg_timer2_channel[3] ),
.\reg_timer2_channel[2] (\reg_timer2_channel[2] ),
.\reg_timer2_channel[1] (\reg_timer2_channel[1] ),
.\reg_timer2_channel[0] (\reg_timer2_channel[0] ),
.reg_timer2_clear(reg_timer2_clear),
.\ff_rddata[6] (\ff_rddata[6] ),
.\ff_rddata[3] (\ff_rddata[3] ),
.\ff_rddata[2] (\ff_rddata[2] ),
.\ff_rddata[1] (\ff_rddata[1] ),
.\ff_rddata[0] (\ff_rddata[0] ),
.sram_ce0(sram_ce0),
.sram_ce1(sram_ce1),
.\sram_id[2] (\sram_id[2] ),
.\sram_id[1] (\sram_id[1] ),
.\sram_id[0] (\sram_id[0] ),
.\sram_a[6] (\sram_a[6] ),
.\sram_a[5] (\sram_a[5] ),
.sram_we(sram_we),
.ch_a0_key_on(ch_a0_key_on),
.ch_a0_key_release(ch_a0_key_release),
.ch_a0_key_off(ch_a0_key_off),
.ch_b0_key_on(ch_b0_key_on),
.ch_b0_key_release(ch_b0_key_release),
.ch_b0_key_off(ch_b0_key_off),
.ch_c0_key_on(ch_c0_key_on),
.ch_c0_key_release(ch_c0_key_release),
.ch_c0_key_off(ch_c0_key_off),
.ch_d0_key_on(ch_d0_key_on),
.ch_d0_key_release(ch_d0_key_release),
.ch_d0_key_off(ch_d0_key_off),
.ch_e0_key_on(ch_e0_key_on),
.ch_e0_key_release(ch_e0_key_release),
.ch_e0_key_off(ch_e0_key_off),
.ff_ch_a1_key_on(ff_ch_a1_key_on),
.ff_ch_a1_key_release(ff_ch_a1_key_release),
.ff_ch_a1_key_off(ff_ch_a1_key_off),
.ff_ch_b1_key_on(ff_ch_b1_key_on),
.ff_ch_c1_key_on(ff_ch_c1_key_on),
.ff_ch_d1_key_on(ff_ch_d1_key_on),
.ff_ch_e1_key_on(ff_ch_e1_key_on),
.reg_timer1_enable(reg_timer1_enable),
.reg_timer2_enable(reg_timer2_enable),
.\ff_rddata[7] (\ff_rddata[7] ),
.\ff_rddata[5] (\ff_rddata[5] ),
.\ff_rddata[4] (\ff_rddata[4] ),
.ext_memory_nactive(ext_memory_nactive),
.ch_b1_key_release(ch_b1_key_release),
.ch_b1_key_off(ch_b1_key_off),
.ch_c1_key_release(ch_c1_key_release),
.ch_c1_key_off(ch_c1_key_off),
.ch_d1_key_release(ch_d1_key_release),
.ch_d1_key_off(ch_d1_key_off),
.ch_e1_key_release(ch_e1_key_release),
.ch_e1_key_off(ch_e1_key_off),
.\reg_wave_length_a1[1] (\reg_wave_length_a1[1] ),
.\reg_wave_length_a1[0] (\reg_wave_length_a1[0] ),
.\reg_frequency_count_a1[11] (\reg_frequency_count_a1[11] ),
.\reg_frequency_count_a1[10] (\reg_frequency_count_a1[10] ),
.\reg_frequency_count_a1[9] (\reg_frequency_count_a1[9] ),
.\reg_frequency_count_a1[8] (\reg_frequency_count_a1[8] ),
.\reg_frequency_count_a1[7] (\reg_frequency_count_a1[7] ),
.\reg_frequency_count_a1[6] (\reg_frequency_count_a1[6] ),
.\reg_frequency_count_a1[5] (\reg_frequency_count_a1[5] ),
.\reg_frequency_count_a1[4] (\reg_frequency_count_a1[4] ),
.\reg_frequency_count_a1[3] (\reg_frequency_count_a1[3] ),
.\reg_frequency_count_a1[2] (\reg_frequency_count_a1[2] ),
.\reg_frequency_count_a1[1] (\reg_frequency_count_a1[1] ),
.\reg_frequency_count_a1[0] (\reg_frequency_count_a1[0] ),
.\reg_ar_b1[7] (\reg_ar_b1[7] ),
.\reg_ar_b1[6] (\reg_ar_b1[6] ),
.\reg_ar_b1[5] (\reg_ar_b1[5] ),
.\reg_ar_b1[4] (\reg_ar_b1[4] ),
.\reg_ar_b1[3] (\reg_ar_b1[3] ),
.\reg_ar_b1[2] (\reg_ar_b1[2] ),
.\reg_ar_b1[1] (\reg_ar_b1[1] ),
.\reg_ar_b1[0] (\reg_ar_b1[0] ),
.\reg_dr_b1[7] (\reg_dr_b1[7] ),
.\reg_dr_b1[6] (\reg_dr_b1[6] ),
.\reg_dr_b1[5] (\reg_dr_b1[5] ),
.\reg_dr_b1[4] (\reg_dr_b1[4] ),
.\reg_dr_b1[3] (\reg_dr_b1[3] ),
.\reg_dr_b1[2] (\reg_dr_b1[2] ),
.\reg_dr_b1[1] (\reg_dr_b1[1] ),
.\reg_dr_b1[0] (\reg_dr_b1[0] ),
.\reg_sr_b1[7] (\reg_sr_b1[7] ),
.\reg_sr_b1[6] (\reg_sr_b1[6] ),
.\reg_sr_b1[5] (\reg_sr_b1[5] ),
.\reg_sr_b1[4] (\reg_sr_b1[4] ),
.\reg_sr_b1[3] (\reg_sr_b1[3] ),
.\reg_sr_b1[2] (\reg_sr_b1[2] ),
.\reg_sr_b1[1] (\reg_sr_b1[1] ),
.\reg_sr_b1[0] (\reg_sr_b1[0] ),
.\reg_rr_b1[7] (\reg_rr_b1[7] ),
.\reg_rr_b1[6] (\reg_rr_b1[6] ),
.\reg_rr_b1[5] (\reg_rr_b1[5] ),
.\reg_rr_b1[4] (\reg_rr_b1[4] ),
.\reg_rr_b1[3] (\reg_rr_b1[3] ),
.\reg_rr_b1[2] (\reg_rr_b1[2] ),
.\reg_rr_b1[1] (\reg_rr_b1[1] ),
.\reg_rr_b1[0] (\reg_rr_b1[0] ),
.\reg_sl_b1[5] (\reg_sl_b1[5] ),
.\reg_sl_b1[4] (\reg_sl_b1[4] ),
.\reg_sl_b1[3] (\reg_sl_b1[3] ),
.\reg_sl_b1[2] (\reg_sl_b1[2] ),
.\reg_sl_b1[1] (\reg_sl_b1[1] ),
.\reg_sl_b1[0] (\reg_sl_b1[0] ),
.\reg_wave_length_b1[1] (\reg_wave_length_b1[1] ),
.\reg_wave_length_b1[0] (\reg_wave_length_b1[0] ),
.\reg_frequency_count_b1[11] (\reg_frequency_count_b1[11] ),
.\reg_frequency_count_b1[10] (\reg_frequency_count_b1[10] ),
.\reg_frequency_count_b1[9] (\reg_frequency_count_b1[9] ),
.\reg_frequency_count_b1[8] (\reg_frequency_count_b1[8] ),
.\reg_frequency_count_b1[7] (\reg_frequency_count_b1[7] ),
.\reg_frequency_count_b1[6] (\reg_frequency_count_b1[6] ),
.\reg_frequency_count_b1[5] (\reg_frequency_count_b1[5] ),
.\reg_frequency_count_b1[4] (\reg_frequency_count_b1[4] ),
.\reg_frequency_count_b1[3] (\reg_frequency_count_b1[3] ),
.\reg_frequency_count_b1[2] (\reg_frequency_count_b1[2] ),
.\reg_frequency_count_b1[1] (\reg_frequency_count_b1[1] ),
.\reg_frequency_count_b1[0] (\reg_frequency_count_b1[0] ),
.\reg_noise_sel_b1[1] (\reg_noise_sel_b1[1] ),
.\reg_noise_sel_b1[0] (\reg_noise_sel_b1[0] ),
.\reg_ar_c1[7] (\reg_ar_c1[7] ),
.\reg_ar_c1[6] (\reg_ar_c1[6] ),
.\reg_ar_c1[5] (\reg_ar_c1[5] ),
.\reg_ar_c1[4] (\reg_ar_c1[4] ),
.\reg_ar_c1[3] (\reg_ar_c1[3] ),
.\reg_ar_c1[2] (\reg_ar_c1[2] ),
.\reg_ar_c1[1] (\reg_ar_c1[1] ),
.\reg_ar_c1[0] (\reg_ar_c1[0] ),
.\reg_dr_c1[7] (\reg_dr_c1[7] ),
.\reg_dr_c1[6] (\reg_dr_c1[6] ),
.\reg_dr_c1[5] (\reg_dr_c1[5] ),
.\reg_dr_c1[4] (\reg_dr_c1[4] ),
.\reg_dr_c1[3] (\reg_dr_c1[3] ),
.\reg_dr_c1[2] (\reg_dr_c1[2] ),
.\reg_dr_c1[1] (\reg_dr_c1[1] ),
.\reg_dr_c1[0] (\reg_dr_c1[0] ),
.\reg_sr_c1[7] (\reg_sr_c1[7] ),
.\reg_sr_c1[6] (\reg_sr_c1[6] ),
.\reg_sr_c1[5] (\reg_sr_c1[5] ),
.\reg_sr_c1[4] (\reg_sr_c1[4] ),
.\reg_sr_c1[3] (\reg_sr_c1[3] ),
.\reg_sr_c1[2] (\reg_sr_c1[2] ),
.\reg_sr_c1[1] (\reg_sr_c1[1] ),
.\reg_sr_c1[0] (\reg_sr_c1[0] ),
.\reg_rr_c1[7] (\reg_rr_c1[7] ),
.\reg_rr_c1[6] (\reg_rr_c1[6] ),
.\reg_rr_c1[5] (\reg_rr_c1[5] ),
.\reg_rr_c1[4] (\reg_rr_c1[4] ),
.\reg_rr_c1[3] (\reg_rr_c1[3] ),
.\reg_rr_c1[2] (\reg_rr_c1[2] ),
.\reg_rr_c1[1] (\reg_rr_c1[1] ),
.\reg_rr_c1[0] (\reg_rr_c1[0] ),
.\reg_sl_c1[5] (\reg_sl_c1[5] ),
.\reg_sl_c1[4] (\reg_sl_c1[4] ),
.\reg_sl_c1[3] (\reg_sl_c1[3] ),
.\reg_sl_c1[2] (\reg_sl_c1[2] ),
.\reg_sl_c1[1] (\reg_sl_c1[1] ),
.\reg_sl_c1[0] (\reg_sl_c1[0] ),
.\reg_wave_length_c1[1] (\reg_wave_length_c1[1] ),
.\reg_wave_length_c1[0] (\reg_wave_length_c1[0] ),
.\reg_frequency_count_c1[11] (\reg_frequency_count_c1[11] ),
.\reg_frequency_count_c1[10] (\reg_frequency_count_c1[10] ),
.\reg_frequency_count_c1[9] (\reg_frequency_count_c1[9] ),
.\reg_frequency_count_c1[8] (\reg_frequency_count_c1[8] ),
.\reg_frequency_count_c1[7] (\reg_frequency_count_c1[7] ),
.\reg_frequency_count_c1[6] (\reg_frequency_count_c1[6] ),
.\reg_frequency_count_c1[5] (\reg_frequency_count_c1[5] ),
.\reg_frequency_count_c1[4] (\reg_frequency_count_c1[4] ),
.\reg_frequency_count_c1[3] (\reg_frequency_count_c1[3] ),
.\reg_frequency_count_c1[2] (\reg_frequency_count_c1[2] ),
.\reg_frequency_count_c1[1] (\reg_frequency_count_c1[1] ),
.\reg_frequency_count_c1[0] (\reg_frequency_count_c1[0] ),
.\reg_noise_sel_c1[1] (\reg_noise_sel_c1[1] ),
.\reg_noise_sel_c1[0] (\reg_noise_sel_c1[0] ),
.\reg_dr_d1[7] (\reg_dr_d1[7] ),
.\reg_dr_d1[6] (\reg_dr_d1[6] ),
.\reg_dr_d1[5] (\reg_dr_d1[5] ),
.\reg_dr_d1[4] (\reg_dr_d1[4] ),
.\reg_dr_d1[3] (\reg_dr_d1[3] ),
.\reg_dr_d1[2] (\reg_dr_d1[2] ),
.\reg_dr_d1[1] (\reg_dr_d1[1] ),
.\reg_dr_d1[0] (\reg_dr_d1[0] ),
.\reg_sr_d1[7] (\reg_sr_d1[7] ),
.\reg_sr_d1[6] (\reg_sr_d1[6] ),
.\reg_sr_d1[5] (\reg_sr_d1[5] ),
.\reg_sr_d1[4] (\reg_sr_d1[4] ),
.\reg_sr_d1[3] (\reg_sr_d1[3] ),
.\reg_sr_d1[2] (\reg_sr_d1[2] ),
.\reg_sr_d1[1] (\reg_sr_d1[1] ),
.\reg_sr_d1[0] (\reg_sr_d1[0] ),
.\reg_rr_d1[7] (\reg_rr_d1[7] ),
.\reg_rr_d1[6] (\reg_rr_d1[6] ),
.\reg_rr_d1[5] (\reg_rr_d1[5] ),
.\reg_rr_d1[4] (\reg_rr_d1[4] ),
.\reg_rr_d1[3] (\reg_rr_d1[3] ),
.\reg_rr_d1[2] (\reg_rr_d1[2] ),
.\reg_rr_d1[1] (\reg_rr_d1[1] ),
.\reg_rr_d1[0] (\reg_rr_d1[0] ),
.\reg_sl_d1[5] (\reg_sl_d1[5] ),
.\reg_sl_d1[4] (\reg_sl_d1[4] ),
.\reg_sl_d1[3] (\reg_sl_d1[3] ),
.\reg_sl_d1[2] (\reg_sl_d1[2] ),
.\reg_sl_d1[1] (\reg_sl_d1[1] ),
.\reg_sl_d1[0] (\reg_sl_d1[0] ),
.\reg_wave_length_d1[1] (\reg_wave_length_d1[1] ),
.\reg_wave_length_d1[0] (\reg_wave_length_d1[0] ),
.\reg_frequency_count_d1[11] (\reg_frequency_count_d1[11] ),
.\reg_frequency_count_d1[10] (\reg_frequency_count_d1[10] ),
.\reg_frequency_count_d1[9] (\reg_frequency_count_d1[9] ),
.\reg_frequency_count_d1[8] (\reg_frequency_count_d1[8] ),
.\reg_frequency_count_d1[7] (\reg_frequency_count_d1[7] ),
.\reg_frequency_count_d1[6] (\reg_frequency_count_d1[6] ),
.\reg_frequency_count_d1[5] (\reg_frequency_count_d1[5] ),
.\reg_frequency_count_d1[4] (\reg_frequency_count_d1[4] ),
.\reg_frequency_count_d1[3] (\reg_frequency_count_d1[3] ),
.\reg_frequency_count_d1[2] (\reg_frequency_count_d1[2] ),
.\reg_frequency_count_d1[1] (\reg_frequency_count_d1[1] ),
.\reg_frequency_count_d1[0] (\reg_frequency_count_d1[0] ),
.\reg_noise_sel_d1[1] (\reg_noise_sel_d1[1] ),
.\reg_noise_sel_d1[0] (\reg_noise_sel_d1[0] ),
.\reg_dr_e1[7] (\reg_dr_e1[7] ),
.\reg_dr_e1[6] (\reg_dr_e1[6] ),
.\reg_dr_e1[5] (\reg_dr_e1[5] ),
.\reg_dr_e1[4] (\reg_dr_e1[4] ),
.\reg_dr_e1[3] (\reg_dr_e1[3] ),
.\reg_dr_e1[2] (\reg_dr_e1[2] ),
.\reg_dr_e1[1] (\reg_dr_e1[1] ),
.\reg_dr_e1[0] (\reg_dr_e1[0] ),
.\reg_sr_e1[7] (\reg_sr_e1[7] ),
.\reg_sr_e1[6] (\reg_sr_e1[6] ),
.\reg_sr_e1[5] (\reg_sr_e1[5] ),
.\reg_sr_e1[4] (\reg_sr_e1[4] ),
.\reg_sr_e1[3] (\reg_sr_e1[3] ),
.\reg_sr_e1[2] (\reg_sr_e1[2] ),
.\reg_sr_e1[1] (\reg_sr_e1[1] ),
.\reg_sr_e1[0] (\reg_sr_e1[0] ),
.\reg_rr_e1[7] (\reg_rr_e1[7] ),
.\reg_rr_e1[6] (\reg_rr_e1[6] ),
.\reg_rr_e1[5] (\reg_rr_e1[5] ),
.\reg_rr_e1[4] (\reg_rr_e1[4] ),
.\reg_rr_e1[3] (\reg_rr_e1[3] ),
.\reg_rr_e1[2] (\reg_rr_e1[2] ),
.\reg_rr_e1[1] (\reg_rr_e1[1] ),
.\reg_rr_e1[0] (\reg_rr_e1[0] ),
.\reg_sl_e1[5] (\reg_sl_e1[5] ),
.\reg_sl_e1[4] (\reg_sl_e1[4] ),
.\reg_sl_e1[3] (\reg_sl_e1[3] ),
.\reg_sl_e1[2] (\reg_sl_e1[2] ),
.\reg_sl_e1[1] (\reg_sl_e1[1] ),
.\reg_sl_e1[0] (\reg_sl_e1[0] ),
.\reg_noise_sel_e1[1] (\reg_noise_sel_e1[1] ),
.\reg_noise_sel_e1[0] (\reg_noise_sel_e1[0] ),
.\ext_memory_address[20] (\ext_memory_address[20] ),
.\ext_memory_address[19] (\ext_memory_address[19] ),
.\ext_memory_address[18] (\ext_memory_address[18] ),
.\ext_memory_address[17] (\ext_memory_address[17] ),
.\ext_memory_address[16] (\ext_memory_address[16] ),
.\ext_memory_address[15] (\ext_memory_address[15] ),
.\ext_memory_address[14] (\ext_memory_address[14] ),
.\ext_memory_address[13] (\ext_memory_address[13] ) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module wts_for_cartridge ( slot_a,clk,slot_nreset,slot_nsltsl,slot_nmerq,slot_nrd,slot_nwr,sw_mono,mem_a,left_out,right_out,slot_nint,mem_ncs,slot_d);
input [14:0] slot_a;
input clk;
input slot_nreset;
input slot_nsltsl;
input slot_nmerq;
input slot_nrd;
input slot_nwr;
input sw_mono;
output [7:0] mem_a;
output [11:0] left_out;
output [11:0] right_out;
output slot_nint;
output mem_ncs;
inout [7:0] slot_d;
wire slot_a_3;
wire slot_a_5;
wire slot_a_7;
wire slot_a_9;
wire slot_a_11;
wire slot_a_13;
wire slot_a_15;
wire slot_a_17;
wire slot_a_19;
wire slot_a_21;
wire slot_a_23;
wire slot_a_25;
wire slot_a_27;
wire slot_a_29;
wire slot_a_31;
wire clk_3;
wire slot_nreset_3;
wire slot_nsltsl_3;
wire slot_nmerq_3;
wire slot_nrd_3;
wire slot_nwr_3;
wire sw_mono_3;
wire slot_d_2;
wire slot_d_4;
wire slot_d_6;
wire slot_d_8;
wire slot_d_10;
wire slot_d_12;
wire slot_d_14;
wire slot_d_16;
wire GND;
wire ff_nwr1;
wire ff_nrd2;
wire ff_nwr2;
wire ff_nrd1;
wire \w_mono_out[0]_1 ;
wire \w_mono_out[0]_1_0_COUT ;
wire \w_mono_out[1]_1 ;
wire \w_mono_out[1]_1_0_COUT ;
wire \w_mono_out[2]_1 ;
wire \w_mono_out[2]_1_0_COUT ;
wire \w_mono_out[3]_1 ;
wire \w_mono_out[3]_1_0_COUT ;
wire \w_mono_out[4]_1 ;
wire \w_mono_out[4]_1_0_COUT ;
wire \w_mono_out[5]_1 ;
wire \w_mono_out[5]_1_0_COUT ;
wire \w_mono_out[6]_1 ;
wire \w_mono_out[6]_1_0_COUT ;
wire \w_mono_out[7]_1 ;
wire \w_mono_out[7]_1_0_COUT ;
wire \w_mono_out[8]_1 ;
wire \w_mono_out[8]_1_0_COUT ;
wire \w_mono_out[9]_1 ;
wire \w_mono_out[9]_1_0_COUT ;
wire \w_mono_out[10]_1 ;
wire \w_mono_out[10]_1_0_COUT ;
wire \w_mono_out[11]_1 ;
wire \w_mono_out[11]_1_0_COUT ;
wire \left_out[11]_3 ;
wire \left_out[10]_3 ;
wire \left_out[9]_3 ;
wire \left_out[8]_3 ;
wire \left_out[7]_3 ;
wire \left_out[6]_3 ;
wire \left_out[5]_3 ;
wire \left_out[4]_3 ;
wire \left_out[3]_3 ;
wire \left_out[2]_3 ;
wire \left_out[1]_3 ;
wire \left_out[0]_3 ;
wire \right_out[11]_3 ;
wire \right_out[10]_3 ;
wire \right_out[9]_3 ;
wire \right_out[8]_3 ;
wire \right_out[7]_3 ;
wire \right_out[6]_3 ;
wire \right_out[5]_3 ;
wire \right_out[4]_3 ;
wire \right_out[3]_3 ;
wire \right_out[2]_3 ;
wire \right_out[1]_3 ;
wire \right_out[0]_3 ;
wire w_rdreq;
wire mem_ncs_6;
wire \slot_d[0] ;
wire n84;
wire ff_sram_ce1;
wire \ff_active[2] ;
wire \ff_active[1] ;
wire \ff_active[0] ;
wire \ff_left_out[10] ;
wire \ff_left_out[9] ;
wire \ff_left_out[8] ;
wire \ff_left_out[7] ;
wire \ff_left_out[6] ;
wire \ff_left_out[5] ;
wire \ff_left_out[4] ;
wire \ff_left_out[3] ;
wire \ff_left_out[2] ;
wire \ff_left_out[1] ;
wire \ff_left_out[0] ;
wire \ff_right_out[11] ;
wire \ff_right_out[10] ;
wire \ff_right_out[9] ;
wire \ff_right_out[8] ;
wire \ff_right_out[7] ;
wire \ff_right_out[6] ;
wire \ff_right_out[5] ;
wire \ff_right_out[4] ;
wire \ff_right_out[3] ;
wire \ff_right_out[2] ;
wire \ff_right_out[1] ;
wire \ff_right_out[0] ;
wire \ff_left_out[11] ;
wire \timer1_address[1] ;
wire \w_sram_a0[4] ;
wire \w_sram_a0[3] ;
wire \w_sram_a1[4] ;
wire \w_sram_a1[3] ;
wire \w_sram_a1[2] ;
wire \w_sram_a1[1] ;
wire \w_sram_a1[0] ;
wire \timer1_address[1]_11 ;
wire \timer1_address[0] ;
wire \timer1_address[0]_11 ;
wire o;
wire o_603;
wire o_607;
wire \w_state_out[1] ;
wire \w_state_out[2] ;
wire \w_state_out[0] ;
wire o_15;
wire o_17;
wire o_39;
wire o_41;
wire o_43;
wire o_47;
wire o_49;
wire o_51;
wire o_83;
wire o_85;
wire o_87;
wire o_89;
wire \w_state_out[0]_5 ;
wire \counter_out[19] ;
wire \counter_out[19]_37 ;
wire \counter_out[19]_39 ;
wire \counter_out[19]_41 ;
wire o_15_0;
wire o_25;
wire o_27;
wire o_89_1;
wire o_91;
wire o_93;
wire o_95;
wire \wave_address_out[3] ;
wire \wave_address_out[4] ;
wire \wave_address_out[5] ;
wire \frequency_count_out[9] ;
wire \wave_address_out[5]_7 ;
wire \wave_address_out[6] ;
wire \wave_address_out[0] ;
wire \wave_address_out[0]_15 ;
wire ram_array;
wire ram_array_4_DO1;
wire ram_array_4_DO2;
wire ram_array_4_DO3;
wire ram_array_4_DO4;
wire ram_array_4_DO5;
wire ram_array_4_DO6;
wire ram_array_4_DO7;
wire ram_array_5;
wire ram_array_4_DO1_0;
wire ram_array_4_DO2_0;
wire ram_array_4_DO3_0;
wire ram_array_4_DO4_0;
wire ram_array_4_DO5_0;
wire ram_array_4_DO6_0;
wire ram_array_4_DO7_0;
wire \ff_noise[17] ;
wire \ff_noise[17]_3 ;
wire \ff_noise[17]_3_2 ;
wire \ff_noise[17]_3_3 ;
wire ff_nint2;
wire ff_nint1;
wire nint;
wire reg_wts_enable;
wire \reg_wave_length_a0[1] ;
wire \reg_wave_length_a0[0] ;
wire \reg_frequency_count_a0[11] ;
wire \reg_frequency_count_a0[10] ;
wire \reg_frequency_count_a0[9] ;
wire \reg_frequency_count_a0[8] ;
wire \reg_frequency_count_a0[7] ;
wire \reg_frequency_count_a0[6] ;
wire \reg_frequency_count_a0[5] ;
wire \reg_frequency_count_a0[4] ;
wire \reg_frequency_count_a0[3] ;
wire \reg_frequency_count_a0[2] ;
wire \reg_frequency_count_a0[1] ;
wire \reg_frequency_count_a0[0] ;
wire \reg_noise_sel_b0[1] ;
wire \reg_noise_sel_b0[0] ;
wire \reg_ar_b0[7] ;
wire \reg_ar_b0[6] ;
wire \reg_ar_b0[5] ;
wire \reg_ar_b0[4] ;
wire \reg_ar_b0[3] ;
wire \reg_ar_b0[2] ;
wire \reg_ar_b0[1] ;
wire \reg_ar_b0[0] ;
wire \reg_dr_b0[7] ;
wire \reg_dr_b0[6] ;
wire \reg_dr_b0[5] ;
wire \reg_dr_b0[4] ;
wire \reg_dr_b0[3] ;
wire \reg_dr_b0[2] ;
wire \reg_dr_b0[1] ;
wire \reg_dr_b0[0] ;
wire \reg_sr_b0[7] ;
wire \reg_sr_b0[6] ;
wire \reg_sr_b0[5] ;
wire \reg_sr_b0[4] ;
wire \reg_sr_b0[3] ;
wire \reg_sr_b0[2] ;
wire \reg_sr_b0[1] ;
wire \reg_sr_b0[0] ;
wire \reg_rr_b0[7] ;
wire \reg_rr_b0[6] ;
wire \reg_rr_b0[5] ;
wire \reg_rr_b0[4] ;
wire \reg_rr_b0[3] ;
wire \reg_rr_b0[2] ;
wire \reg_rr_b0[1] ;
wire \reg_rr_b0[0] ;
wire \reg_sl_b0[5] ;
wire \reg_sl_b0[4] ;
wire \reg_sl_b0[3] ;
wire \reg_sl_b0[2] ;
wire \reg_sl_b0[1] ;
wire \reg_sl_b0[0] ;
wire \reg_wave_length_b0[1] ;
wire \reg_wave_length_b0[0] ;
wire \reg_frequency_count_b0[11] ;
wire \reg_frequency_count_b0[10] ;
wire \reg_frequency_count_b0[9] ;
wire \reg_frequency_count_b0[8] ;
wire \reg_frequency_count_b0[7] ;
wire \reg_frequency_count_b0[6] ;
wire \reg_frequency_count_b0[5] ;
wire \reg_frequency_count_b0[4] ;
wire \reg_frequency_count_b0[3] ;
wire \reg_frequency_count_b0[2] ;
wire \reg_frequency_count_b0[1] ;
wire \reg_frequency_count_b0[0] ;
wire \reg_noise_sel_c0[1] ;
wire \reg_noise_sel_c0[0] ;
wire \reg_ar_c0[7] ;
wire \reg_ar_c0[6] ;
wire \reg_ar_c0[5] ;
wire \reg_ar_c0[4] ;
wire \reg_ar_c0[3] ;
wire \reg_ar_c0[2] ;
wire \reg_ar_c0[1] ;
wire \reg_ar_c0[0] ;
wire \reg_dr_c0[7] ;
wire \reg_dr_c0[6] ;
wire \reg_dr_c0[5] ;
wire \reg_dr_c0[4] ;
wire \reg_dr_c0[3] ;
wire \reg_dr_c0[2] ;
wire \reg_dr_c0[1] ;
wire \reg_dr_c0[0] ;
wire \reg_sr_c0[7] ;
wire \reg_sr_c0[6] ;
wire \reg_sr_c0[5] ;
wire \reg_sr_c0[4] ;
wire \reg_sr_c0[3] ;
wire \reg_sr_c0[2] ;
wire \reg_sr_c0[1] ;
wire \reg_sr_c0[0] ;
wire \reg_rr_c0[7] ;
wire \reg_rr_c0[6] ;
wire \reg_rr_c0[5] ;
wire \reg_rr_c0[4] ;
wire \reg_rr_c0[3] ;
wire \reg_rr_c0[2] ;
wire \reg_rr_c0[1] ;
wire \reg_rr_c0[0] ;
wire \reg_sl_c0[5] ;
wire \reg_sl_c0[4] ;
wire \reg_sl_c0[3] ;
wire \reg_sl_c0[2] ;
wire \reg_sl_c0[1] ;
wire \reg_sl_c0[0] ;
wire \reg_wave_length_c0[1] ;
wire \reg_wave_length_c0[0] ;
wire \reg_frequency_count_c0[11] ;
wire \reg_frequency_count_c0[10] ;
wire \reg_frequency_count_c0[9] ;
wire \reg_frequency_count_c0[8] ;
wire \reg_frequency_count_c0[7] ;
wire \reg_frequency_count_c0[6] ;
wire \reg_frequency_count_c0[5] ;
wire \reg_frequency_count_c0[4] ;
wire \reg_frequency_count_c0[3] ;
wire \reg_frequency_count_c0[2] ;
wire \reg_frequency_count_c0[1] ;
wire \reg_frequency_count_c0[0] ;
wire \reg_noise_sel_d0[1] ;
wire \reg_noise_sel_d0[0] ;
wire \reg_dr_d0[7] ;
wire \reg_dr_d0[6] ;
wire \reg_dr_d0[5] ;
wire \reg_dr_d0[4] ;
wire \reg_dr_d0[3] ;
wire \reg_dr_d0[2] ;
wire \reg_dr_d0[1] ;
wire \reg_dr_d0[0] ;
wire \reg_sr_d0[7] ;
wire \reg_sr_d0[6] ;
wire \reg_sr_d0[5] ;
wire \reg_sr_d0[4] ;
wire \reg_sr_d0[3] ;
wire \reg_sr_d0[2] ;
wire \reg_sr_d0[1] ;
wire \reg_sr_d0[0] ;
wire \reg_rr_d0[7] ;
wire \reg_rr_d0[6] ;
wire \reg_rr_d0[5] ;
wire \reg_rr_d0[4] ;
wire \reg_rr_d0[3] ;
wire \reg_rr_d0[2] ;
wire \reg_rr_d0[1] ;
wire \reg_rr_d0[0] ;
wire \reg_sl_d0[5] ;
wire \reg_sl_d0[4] ;
wire \reg_sl_d0[3] ;
wire \reg_sl_d0[2] ;
wire \reg_sl_d0[1] ;
wire \reg_sl_d0[0] ;
wire \reg_wave_length_d0[1] ;
wire \reg_wave_length_d0[0] ;
wire \reg_frequency_count_d0[11] ;
wire \reg_frequency_count_d0[10] ;
wire \reg_frequency_count_d0[9] ;
wire \reg_frequency_count_d0[8] ;
wire \reg_frequency_count_d0[7] ;
wire \reg_frequency_count_d0[6] ;
wire \reg_frequency_count_d0[5] ;
wire \reg_frequency_count_d0[4] ;
wire \reg_frequency_count_d0[3] ;
wire \reg_frequency_count_d0[2] ;
wire \reg_frequency_count_d0[1] ;
wire \reg_frequency_count_d0[0] ;
wire \reg_noise_sel_e0[1] ;
wire \reg_noise_sel_e0[0] ;
wire \reg_dr_e0[7] ;
wire \reg_dr_e0[6] ;
wire \reg_dr_e0[5] ;
wire \reg_dr_e0[4] ;
wire \reg_dr_e0[3] ;
wire \reg_dr_e0[2] ;
wire \reg_dr_e0[1] ;
wire \reg_dr_e0[0] ;
wire \reg_sr_e0[7] ;
wire \reg_sr_e0[6] ;
wire \reg_sr_e0[5] ;
wire \reg_sr_e0[4] ;
wire \reg_sr_e0[3] ;
wire \reg_sr_e0[2] ;
wire \reg_sr_e0[1] ;
wire \reg_sr_e0[0] ;
wire \reg_rr_e0[7] ;
wire \reg_rr_e0[6] ;
wire \reg_rr_e0[5] ;
wire \reg_rr_e0[4] ;
wire \reg_rr_e0[3] ;
wire \reg_rr_e0[2] ;
wire \reg_rr_e0[1] ;
wire \reg_rr_e0[0] ;
wire \reg_sl_e0[5] ;
wire \reg_sl_e0[4] ;
wire \reg_sl_e0[3] ;
wire \reg_sl_e0[2] ;
wire \reg_sl_e0[1] ;
wire \reg_sl_e0[0] ;
wire ff_reg_clone_key_b1;
wire ff_reg_clone_key_c1;
wire ff_reg_clone_adsr_d1;
wire ff_reg_clone_key_d1;
wire ff_reg_clone_adsr_e1;
wire ff_reg_clone_key_e1;
wire \ff_rddata[6] ;
wire \ff_rddata[3] ;
wire \ff_rddata[2] ;
wire \ff_rddata[1] ;
wire \ff_rddata[0] ;
wire ch_b0_key_release;
wire ch_b0_key_off;
wire ch_c0_key_release;
wire ch_c0_key_off;
wire ch_d0_key_release;
wire ch_d0_key_off;
wire ch_e0_key_release;
wire ch_e0_key_off;
wire \ff_rddata[7] ;
wire \ff_rddata[5] ;
wire \ff_rddata[4] ;
wire ext_memory_nactive;
wire \ext_memory_address[20] ;
wire \ext_memory_address[19] ;
wire \ext_memory_address[18] ;
wire \ext_memory_address[17] ;
wire \ext_memory_address[16] ;
wire \ext_memory_address[15] ;
wire \ext_memory_address[14] ;
wire \ext_memory_address[13] ;
wire VCC;
IBUF slot_a_ibuf10099 (
.I(slot_a[0]),
.O(slot_a_3) 
);
IBUF slot_a_ibuf10100 (
.I(slot_a[1]),
.O(slot_a_5) 
);
IBUF slot_a_ibuf10101 (
.I(slot_a[2]),
.O(slot_a_7) 
);
IBUF slot_a_ibuf10102 (
.I(slot_a[3]),
.O(slot_a_9) 
);
IBUF slot_a_ibuf10103 (
.I(slot_a[4]),
.O(slot_a_11) 
);
IBUF slot_a_ibuf10104 (
.I(slot_a[5]),
.O(slot_a_13) 
);
IBUF slot_a_ibuf10105 (
.I(slot_a[6]),
.O(slot_a_15) 
);
IBUF slot_a_ibuf10106 (
.I(slot_a[7]),
.O(slot_a_17) 
);
IBUF slot_a_ibuf10107 (
.I(slot_a[8]),
.O(slot_a_19) 
);
IBUF slot_a_ibuf10108 (
.I(slot_a[9]),
.O(slot_a_21) 
);
IBUF slot_a_ibuf10109 (
.I(slot_a[10]),
.O(slot_a_23) 
);
IBUF slot_a_ibuf10110 (
.I(slot_a[11]),
.O(slot_a_25) 
);
IBUF slot_a_ibuf10111 (
.I(slot_a[12]),
.O(slot_a_27) 
);
IBUF slot_a_ibuf10112 (
.I(slot_a[13]),
.O(slot_a_29) 
);
IBUF slot_a_ibuf10113 (
.I(slot_a[14]),
.O(slot_a_31) 
);
IBUF clk_ibuf10114 (
.I(clk),
.O(clk_3) 
);
IBUF slot_nreset_ibuf10115 (
.I(slot_nreset),
.O(slot_nreset_3) 
);
IBUF slot_nsltsl_ibuf10116 (
.I(slot_nsltsl),
.O(slot_nsltsl_3) 
);
IBUF slot_nmerq_ibuf10117 (
.I(slot_nmerq),
.O(slot_nmerq_3) 
);
IBUF slot_nrd_ibuf10118 (
.I(slot_nrd),
.O(slot_nrd_3) 
);
IBUF slot_nwr_ibuf10119 (
.I(slot_nwr),
.O(slot_nwr_3) 
);
IBUF sw_mono_ibuf10120 (
.I(sw_mono),
.O(sw_mono_3) 
);
IOBUF slot_d_iobuf10121 (
.I(\ff_rddata[0] ),
.OEN(\slot_d[0] ),
.O(slot_d_2),
.IO(slot_d[0]) 
);
IOBUF slot_d_iobuf10123 (
.I(\ff_rddata[1] ),
.OEN(\slot_d[0] ),
.O(slot_d_4),
.IO(slot_d[1]) 
);
IOBUF slot_d_iobuf10125 (
.I(\ff_rddata[2] ),
.OEN(\slot_d[0] ),
.O(slot_d_6),
.IO(slot_d[2]) 
);
IOBUF slot_d_iobuf10127 (
.I(\ff_rddata[3] ),
.OEN(\slot_d[0] ),
.O(slot_d_8),
.IO(slot_d[3]) 
);
IOBUF slot_d_iobuf10129 (
.I(\ff_rddata[4] ),
.OEN(\slot_d[0] ),
.O(slot_d_10),
.IO(slot_d[4]) 
);
IOBUF slot_d_iobuf10131 (
.I(\ff_rddata[5] ),
.OEN(\slot_d[0] ),
.O(slot_d_12),
.IO(slot_d[5]) 
);
IOBUF slot_d_iobuf10133 (
.I(\ff_rddata[6] ),
.OEN(\slot_d[0] ),
.O(slot_d_14),
.IO(slot_d[6]) 
);
IOBUF slot_d_iobuf10135 (
.I(\ff_rddata[7] ),
.OEN(\slot_d[0] ),
.O(slot_d_16),
.IO(slot_d[7]) 
);
GND GND_ins10137 (
.G(GND) 
);
TBUF slot_nint_ins10138 (
.I(GND),
.OEN(nint),
.O(slot_nint) 
);
OBUF mem_a_obuf10214 (
.I(\ext_memory_address[13] ),
.O(mem_a[0]) 
);
OBUF mem_a_obuf10215 (
.I(\ext_memory_address[14] ),
.O(mem_a[1]) 
);
OBUF mem_a_obuf10216 (
.I(\ext_memory_address[15] ),
.O(mem_a[2]) 
);
OBUF mem_a_obuf10217 (
.I(\ext_memory_address[16] ),
.O(mem_a[3]) 
);
OBUF mem_a_obuf10218 (
.I(\ext_memory_address[17] ),
.O(mem_a[4]) 
);
OBUF mem_a_obuf10219 (
.I(\ext_memory_address[18] ),
.O(mem_a[5]) 
);
OBUF mem_a_obuf10220 (
.I(\ext_memory_address[19] ),
.O(mem_a[6]) 
);
OBUF mem_a_obuf10221 (
.I(\ext_memory_address[20] ),
.O(mem_a[7]) 
);
OBUF left_out_obuf10222 (
.I(\left_out[0]_3 ),
.O(left_out[0]) 
);
OBUF left_out_obuf10223 (
.I(\left_out[1]_3 ),
.O(left_out[1]) 
);
OBUF left_out_obuf10224 (
.I(\left_out[2]_3 ),
.O(left_out[2]) 
);
OBUF left_out_obuf10225 (
.I(\left_out[3]_3 ),
.O(left_out[3]) 
);
OBUF left_out_obuf10226 (
.I(\left_out[4]_3 ),
.O(left_out[4]) 
);
OBUF left_out_obuf10227 (
.I(\left_out[5]_3 ),
.O(left_out[5]) 
);
OBUF left_out_obuf10228 (
.I(\left_out[6]_3 ),
.O(left_out[6]) 
);
OBUF left_out_obuf10229 (
.I(\left_out[7]_3 ),
.O(left_out[7]) 
);
OBUF left_out_obuf10230 (
.I(\left_out[8]_3 ),
.O(left_out[8]) 
);
OBUF left_out_obuf10231 (
.I(\left_out[9]_3 ),
.O(left_out[9]) 
);
OBUF left_out_obuf10232 (
.I(\left_out[10]_3 ),
.O(left_out[10]) 
);
OBUF left_out_obuf10233 (
.I(\left_out[11]_3 ),
.O(left_out[11]) 
);
OBUF right_out_obuf10234 (
.I(\right_out[0]_3 ),
.O(right_out[0]) 
);
OBUF right_out_obuf10235 (
.I(\right_out[1]_3 ),
.O(right_out[1]) 
);
OBUF right_out_obuf10236 (
.I(\right_out[2]_3 ),
.O(right_out[2]) 
);
OBUF right_out_obuf10237 (
.I(\right_out[3]_3 ),
.O(right_out[3]) 
);
OBUF right_out_obuf10238 (
.I(\right_out[4]_3 ),
.O(right_out[4]) 
);
OBUF right_out_obuf10239 (
.I(\right_out[5]_3 ),
.O(right_out[5]) 
);
OBUF right_out_obuf10240 (
.I(\right_out[6]_3 ),
.O(right_out[6]) 
);
OBUF right_out_obuf10241 (
.I(\right_out[7]_3 ),
.O(right_out[7]) 
);
OBUF right_out_obuf10242 (
.I(\right_out[8]_3 ),
.O(right_out[8]) 
);
OBUF right_out_obuf10243 (
.I(\right_out[9]_3 ),
.O(right_out[9]) 
);
OBUF right_out_obuf10244 (
.I(\right_out[10]_3 ),
.O(right_out[10]) 
);
OBUF right_out_obuf10245 (
.I(\right_out[11]_3 ),
.O(right_out[11]) 
);
OBUF mem_ncs_obuf10246 (
.I(mem_ncs_6),
.O(mem_ncs) 
);
DFFP ff_nwr1_ins11381 (
.D(slot_nwr_3),
.CLK(clk_3),
.PRESET(n84),
.Q(ff_nwr1) 
);
DFFP ff_nrd2_ins11382 (
.D(ff_nrd1),
.CLK(clk_3),
.PRESET(n84),
.Q(ff_nrd2) 
);
DFFP ff_nwr2_ins11383 (
.D(ff_nwr1),
.CLK(clk_3),
.PRESET(n84),
.Q(ff_nwr2) 
);
DFFP ff_nrd1_ins11384 (
.D(slot_nrd_3),
.CLK(clk_3),
.PRESET(n84),
.Q(ff_nrd1) 
);
ALU \w_mono_out[0]_1_ins14733  (
.I0(\ff_left_out[0] ),
.I1(\ff_right_out[0] ),
.I3(GND),
.CIN(GND),
.SUM(\w_mono_out[0]_1 ),
.COUT(\w_mono_out[0]_1_0_COUT ) 
);
defparam \w_mono_out[0]_1_ins14733 .ALU_MODE=0;
ALU \w_mono_out[1]_1_ins14734  (
.I0(\ff_left_out[1] ),
.I1(\ff_right_out[1] ),
.I3(GND),
.CIN(\w_mono_out[0]_1_0_COUT ),
.SUM(\w_mono_out[1]_1 ),
.COUT(\w_mono_out[1]_1_0_COUT ) 
);
defparam \w_mono_out[1]_1_ins14734 .ALU_MODE=0;
ALU \w_mono_out[2]_1_ins14735  (
.I0(\ff_left_out[2] ),
.I1(\ff_right_out[2] ),
.I3(GND),
.CIN(\w_mono_out[1]_1_0_COUT ),
.SUM(\w_mono_out[2]_1 ),
.COUT(\w_mono_out[2]_1_0_COUT ) 
);
defparam \w_mono_out[2]_1_ins14735 .ALU_MODE=0;
ALU \w_mono_out[3]_1_ins14736  (
.I0(\ff_left_out[3] ),
.I1(\ff_right_out[3] ),
.I3(GND),
.CIN(\w_mono_out[2]_1_0_COUT ),
.SUM(\w_mono_out[3]_1 ),
.COUT(\w_mono_out[3]_1_0_COUT ) 
);
defparam \w_mono_out[3]_1_ins14736 .ALU_MODE=0;
ALU \w_mono_out[4]_1_ins14737  (
.I0(\ff_left_out[4] ),
.I1(\ff_right_out[4] ),
.I3(GND),
.CIN(\w_mono_out[3]_1_0_COUT ),
.SUM(\w_mono_out[4]_1 ),
.COUT(\w_mono_out[4]_1_0_COUT ) 
);
defparam \w_mono_out[4]_1_ins14737 .ALU_MODE=0;
ALU \w_mono_out[5]_1_ins14738  (
.I0(\ff_left_out[5] ),
.I1(\ff_right_out[5] ),
.I3(GND),
.CIN(\w_mono_out[4]_1_0_COUT ),
.SUM(\w_mono_out[5]_1 ),
.COUT(\w_mono_out[5]_1_0_COUT ) 
);
defparam \w_mono_out[5]_1_ins14738 .ALU_MODE=0;
ALU \w_mono_out[6]_1_ins14739  (
.I0(\ff_left_out[6] ),
.I1(\ff_right_out[6] ),
.I3(GND),
.CIN(\w_mono_out[5]_1_0_COUT ),
.SUM(\w_mono_out[6]_1 ),
.COUT(\w_mono_out[6]_1_0_COUT ) 
);
defparam \w_mono_out[6]_1_ins14739 .ALU_MODE=0;
ALU \w_mono_out[7]_1_ins14740  (
.I0(\ff_left_out[7] ),
.I1(\ff_right_out[7] ),
.I3(GND),
.CIN(\w_mono_out[6]_1_0_COUT ),
.SUM(\w_mono_out[7]_1 ),
.COUT(\w_mono_out[7]_1_0_COUT ) 
);
defparam \w_mono_out[7]_1_ins14740 .ALU_MODE=0;
ALU \w_mono_out[8]_1_ins14741  (
.I0(\ff_left_out[8] ),
.I1(\ff_right_out[8] ),
.I3(GND),
.CIN(\w_mono_out[7]_1_0_COUT ),
.SUM(\w_mono_out[8]_1 ),
.COUT(\w_mono_out[8]_1_0_COUT ) 
);
defparam \w_mono_out[8]_1_ins14741 .ALU_MODE=0;
ALU \w_mono_out[9]_1_ins14742  (
.I0(\ff_left_out[9] ),
.I1(\ff_right_out[9] ),
.I3(GND),
.CIN(\w_mono_out[8]_1_0_COUT ),
.SUM(\w_mono_out[9]_1 ),
.COUT(\w_mono_out[9]_1_0_COUT ) 
);
defparam \w_mono_out[9]_1_ins14742 .ALU_MODE=0;
ALU \w_mono_out[10]_1_ins14743  (
.I0(\ff_left_out[10] ),
.I1(\ff_right_out[10] ),
.I3(GND),
.CIN(\w_mono_out[9]_1_0_COUT ),
.SUM(\w_mono_out[10]_1 ),
.COUT(\w_mono_out[10]_1_0_COUT ) 
);
defparam \w_mono_out[10]_1_ins14743 .ALU_MODE=0;
ALU \w_mono_out[11]_1_ins14744  (
.I0(\ff_left_out[11] ),
.I1(\ff_right_out[11] ),
.I3(GND),
.CIN(\w_mono_out[10]_1_0_COUT ),
.SUM(\w_mono_out[11]_1 ),
.COUT(\w_mono_out[11]_1_0_COUT ) 
);
defparam \w_mono_out[11]_1_ins14744 .ALU_MODE=0;
LUT3 \left_out[11]_ins15841  (
.I0(\w_mono_out[11]_1_0_COUT ),
.I1(\ff_left_out[11] ),
.I2(sw_mono_3),
.F(\left_out[11]_3 ) 
);
defparam \left_out[11]_ins15841 .INIT=8'hAC;
LUT3 \left_out[10]_ins15842  (
.I0(\ff_left_out[10] ),
.I1(\w_mono_out[11]_1 ),
.I2(sw_mono_3),
.F(\left_out[10]_3 ) 
);
defparam \left_out[10]_ins15842 .INIT=8'hCA;
LUT3 \left_out[9]_ins15843  (
.I0(\ff_left_out[9] ),
.I1(\w_mono_out[10]_1 ),
.I2(sw_mono_3),
.F(\left_out[9]_3 ) 
);
defparam \left_out[9]_ins15843 .INIT=8'hCA;
LUT3 \left_out[8]_ins15844  (
.I0(\ff_left_out[8] ),
.I1(\w_mono_out[9]_1 ),
.I2(sw_mono_3),
.F(\left_out[8]_3 ) 
);
defparam \left_out[8]_ins15844 .INIT=8'hCA;
LUT3 \left_out[7]_ins15845  (
.I0(\ff_left_out[7] ),
.I1(\w_mono_out[8]_1 ),
.I2(sw_mono_3),
.F(\left_out[7]_3 ) 
);
defparam \left_out[7]_ins15845 .INIT=8'hCA;
LUT3 \left_out[6]_ins15846  (
.I0(\ff_left_out[6] ),
.I1(\w_mono_out[7]_1 ),
.I2(sw_mono_3),
.F(\left_out[6]_3 ) 
);
defparam \left_out[6]_ins15846 .INIT=8'hCA;
LUT3 \left_out[5]_ins15847  (
.I0(\ff_left_out[5] ),
.I1(\w_mono_out[6]_1 ),
.I2(sw_mono_3),
.F(\left_out[5]_3 ) 
);
defparam \left_out[5]_ins15847 .INIT=8'hCA;
LUT3 \left_out[4]_ins15848  (
.I0(\ff_left_out[4] ),
.I1(\w_mono_out[5]_1 ),
.I2(sw_mono_3),
.F(\left_out[4]_3 ) 
);
defparam \left_out[4]_ins15848 .INIT=8'hCA;
LUT3 \left_out[3]_ins15849  (
.I0(\ff_left_out[3] ),
.I1(\w_mono_out[4]_1 ),
.I2(sw_mono_3),
.F(\left_out[3]_3 ) 
);
defparam \left_out[3]_ins15849 .INIT=8'hCA;
LUT3 \left_out[2]_ins15850  (
.I0(\ff_left_out[2] ),
.I1(\w_mono_out[3]_1 ),
.I2(sw_mono_3),
.F(\left_out[2]_3 ) 
);
defparam \left_out[2]_ins15850 .INIT=8'hCA;
LUT3 \left_out[1]_ins15851  (
.I0(\ff_left_out[1] ),
.I1(\w_mono_out[2]_1 ),
.I2(sw_mono_3),
.F(\left_out[1]_3 ) 
);
defparam \left_out[1]_ins15851 .INIT=8'hCA;
LUT3 \left_out[0]_ins15852  (
.I0(\ff_left_out[0] ),
.I1(\w_mono_out[1]_1 ),
.I2(sw_mono_3),
.F(\left_out[0]_3 ) 
);
defparam \left_out[0]_ins15852 .INIT=8'hCA;
LUT3 \right_out[11]_ins15853  (
.I0(\ff_right_out[11] ),
.I1(\w_mono_out[11]_1_0_COUT ),
.I2(sw_mono_3),
.F(\right_out[11]_3 ) 
);
defparam \right_out[11]_ins15853 .INIT=8'hCA;
LUT3 \right_out[10]_ins15854  (
.I0(\ff_right_out[10] ),
.I1(\w_mono_out[11]_1 ),
.I2(sw_mono_3),
.F(\right_out[10]_3 ) 
);
defparam \right_out[10]_ins15854 .INIT=8'hCA;
LUT3 \right_out[9]_ins15855  (
.I0(\ff_right_out[9] ),
.I1(\w_mono_out[10]_1 ),
.I2(sw_mono_3),
.F(\right_out[9]_3 ) 
);
defparam \right_out[9]_ins15855 .INIT=8'hCA;
LUT3 \right_out[8]_ins15856  (
.I0(\ff_right_out[8] ),
.I1(\w_mono_out[9]_1 ),
.I2(sw_mono_3),
.F(\right_out[8]_3 ) 
);
defparam \right_out[8]_ins15856 .INIT=8'hCA;
LUT3 \right_out[7]_ins15857  (
.I0(\ff_right_out[7] ),
.I1(\w_mono_out[8]_1 ),
.I2(sw_mono_3),
.F(\right_out[7]_3 ) 
);
defparam \right_out[7]_ins15857 .INIT=8'hCA;
LUT3 \right_out[6]_ins15858  (
.I0(\ff_right_out[6] ),
.I1(\w_mono_out[7]_1 ),
.I2(sw_mono_3),
.F(\right_out[6]_3 ) 
);
defparam \right_out[6]_ins15858 .INIT=8'hCA;
LUT3 \right_out[5]_ins15859  (
.I0(\ff_right_out[5] ),
.I1(\w_mono_out[6]_1 ),
.I2(sw_mono_3),
.F(\right_out[5]_3 ) 
);
defparam \right_out[5]_ins15859 .INIT=8'hCA;
LUT3 \right_out[4]_ins15860  (
.I0(\ff_right_out[4] ),
.I1(\w_mono_out[5]_1 ),
.I2(sw_mono_3),
.F(\right_out[4]_3 ) 
);
defparam \right_out[4]_ins15860 .INIT=8'hCA;
LUT3 \right_out[3]_ins15861  (
.I0(\ff_right_out[3] ),
.I1(\w_mono_out[4]_1 ),
.I2(sw_mono_3),
.F(\right_out[3]_3 ) 
);
defparam \right_out[3]_ins15861 .INIT=8'hCA;
LUT3 \right_out[2]_ins15862  (
.I0(\ff_right_out[2] ),
.I1(\w_mono_out[3]_1 ),
.I2(sw_mono_3),
.F(\right_out[2]_3 ) 
);
defparam \right_out[2]_ins15862 .INIT=8'hCA;
LUT3 \right_out[1]_ins15863  (
.I0(\ff_right_out[1] ),
.I1(\w_mono_out[2]_1 ),
.I2(sw_mono_3),
.F(\right_out[1]_3 ) 
);
defparam \right_out[1]_ins15863 .INIT=8'hCA;
LUT3 \right_out[0]_ins15864  (
.I0(\ff_right_out[0] ),
.I1(\w_mono_out[1]_1 ),
.I2(sw_mono_3),
.F(\right_out[0]_3 ) 
);
defparam \right_out[0]_ins15864 .INIT=8'hCA;
LUT4 w_rdreq_ins15865 (
.I0(slot_nsltsl_3),
.I1(slot_nmerq_3),
.I2(ff_nrd1),
.I3(ff_nrd2),
.F(w_rdreq) 
);
defparam w_rdreq_ins15865.INIT=16'h0100;
LUT2 mem_ncs_ins15866 (
.I0(slot_nsltsl_3),
.I1(ext_memory_nactive),
.F(mem_ncs_6) 
);
defparam mem_ncs_ins15866.INIT=4'hE;
LUT3 \slot_d[0]_ins16451  (
.I0(slot_nsltsl_3),
.I1(slot_nrd_3),
.I2(ext_memory_nactive),
.F(\slot_d[0] ) 
);
defparam \slot_d[0]_ins16451 .INIT=8'hEF;
INV n84_ins18154 (
.I(slot_nreset_3),
.O(n84) 
);
u_wts_core u_wts_core (
.clk_3(clk_3),
.n84(n84),
.slot_d_14(slot_d_14),
.slot_d_12(slot_d_12),
.slot_d_10(slot_d_10),
.slot_d_16(slot_d_16),
.slot_d_8(slot_d_8),
.slot_d_6(slot_d_6),
.slot_d_4(slot_d_4),
.slot_d_2(slot_d_2),
.slot_a_11(slot_a_11),
.slot_a_9(slot_a_9),
.slot_a_7(slot_a_7),
.slot_a_5(slot_a_5),
.slot_a_3(slot_a_3),
.w_rdreq(w_rdreq),
.slot_a_29(slot_a_29),
.slot_a_31(slot_a_31),
.slot_a_13(slot_a_13),
.slot_a_15(slot_a_15),
.slot_a_17(slot_a_17),
.slot_a_25(slot_a_25),
.slot_a_21(slot_a_21),
.slot_a_23(slot_a_23),
.slot_a_19(slot_a_19),
.slot_nsltsl_3(slot_nsltsl_3),
.ff_nwr1(ff_nwr1),
.slot_nmerq_3(slot_nmerq_3),
.ff_nwr2(ff_nwr2),
.slot_a_27(slot_a_27),
.ff_nrd2(ff_nrd2),
.ff_sram_ce1(ff_sram_ce1),
.\ff_active[2] (\ff_active[2] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_left_out[10] (\ff_left_out[10] ),
.\ff_left_out[9] (\ff_left_out[9] ),
.\ff_left_out[8] (\ff_left_out[8] ),
.\ff_left_out[7] (\ff_left_out[7] ),
.\ff_left_out[6] (\ff_left_out[6] ),
.\ff_left_out[5] (\ff_left_out[5] ),
.\ff_left_out[4] (\ff_left_out[4] ),
.\ff_left_out[3] (\ff_left_out[3] ),
.\ff_left_out[2] (\ff_left_out[2] ),
.\ff_left_out[1] (\ff_left_out[1] ),
.\ff_left_out[0] (\ff_left_out[0] ),
.\ff_right_out[11] (\ff_right_out[11] ),
.\ff_right_out[10] (\ff_right_out[10] ),
.\ff_right_out[9] (\ff_right_out[9] ),
.\ff_right_out[8] (\ff_right_out[8] ),
.\ff_right_out[7] (\ff_right_out[7] ),
.\ff_right_out[6] (\ff_right_out[6] ),
.\ff_right_out[5] (\ff_right_out[5] ),
.\ff_right_out[4] (\ff_right_out[4] ),
.\ff_right_out[3] (\ff_right_out[3] ),
.\ff_right_out[2] (\ff_right_out[2] ),
.\ff_right_out[1] (\ff_right_out[1] ),
.\ff_right_out[0] (\ff_right_out[0] ),
.\ff_left_out[11] (\ff_left_out[11] ),
.\timer1_address[1] (\timer1_address[1] ),
.\w_sram_a0[4] (\w_sram_a0[4] ),
.\w_sram_a0[3] (\w_sram_a0[3] ),
.\w_sram_a1[4] (\w_sram_a1[4] ),
.\w_sram_a1[3] (\w_sram_a1[3] ),
.\w_sram_a1[2] (\w_sram_a1[2] ),
.\w_sram_a1[1] (\w_sram_a1[1] ),
.\w_sram_a1[0] (\w_sram_a1[0] ),
.\timer1_address[1]_11 (\timer1_address[1]_11 ),
.\timer1_address[0] (\timer1_address[0] ),
.\timer1_address[0]_11 (\timer1_address[0]_11 ),
.o(o),
.o_603(o_603),
.o_607(o_607),
.\w_state_out[1] (\w_state_out[1] ),
.\w_state_out[2] (\w_state_out[2] ),
.\w_state_out[0] (\w_state_out[0] ),
.o_15(o_15),
.o_17(o_17),
.o_39(o_39),
.o_41(o_41),
.o_43(o_43),
.o_47(o_47),
.o_49(o_49),
.o_51(o_51),
.o_83(o_83),
.o_85(o_85),
.o_87(o_87),
.o_89(o_89),
.\w_state_out[0]_5 (\w_state_out[0]_5 ),
.\counter_out[19] (\counter_out[19] ),
.\counter_out[19]_37 (\counter_out[19]_37 ),
.\counter_out[19]_39 (\counter_out[19]_39 ),
.\counter_out[19]_41 (\counter_out[19]_41 ),
.o_15_0(o_15_0),
.o_25(o_25),
.o_27(o_27),
.o_89_1(o_89_1),
.o_91(o_91),
.o_93(o_93),
.o_95(o_95),
.\wave_address_out[3] (\wave_address_out[3] ),
.\wave_address_out[4] (\wave_address_out[4] ),
.\wave_address_out[5] (\wave_address_out[5] ),
.\frequency_count_out[9] (\frequency_count_out[9] ),
.\wave_address_out[5]_7 (\wave_address_out[5]_7 ),
.\wave_address_out[6] (\wave_address_out[6] ),
.\wave_address_out[0] (\wave_address_out[0] ),
.\wave_address_out[0]_15 (\wave_address_out[0]_15 ),
.ram_array(ram_array),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO6(ram_array_4_DO6),
.ram_array_4_DO7(ram_array_4_DO7),
.ram_array_5(ram_array_5),
.ram_array_4_DO1_0(ram_array_4_DO1_0),
.ram_array_4_DO2_0(ram_array_4_DO2_0),
.ram_array_4_DO3_0(ram_array_4_DO3_0),
.ram_array_4_DO4_0(ram_array_4_DO4_0),
.ram_array_4_DO5_0(ram_array_4_DO5_0),
.ram_array_4_DO6_0(ram_array_4_DO6_0),
.ram_array_4_DO7_0(ram_array_4_DO7_0),
.\ff_noise[17] (\ff_noise[17] ),
.\ff_noise[17]_3 (\ff_noise[17]_3 ),
.\ff_noise[17]_3_2 (\ff_noise[17]_3_2 ),
.\ff_noise[17]_3_3 (\ff_noise[17]_3_3 ),
.ff_nint2(ff_nint2),
.ff_nint1(ff_nint1),
.nint(nint),
.reg_wts_enable(reg_wts_enable),
.\reg_wave_length_a0[1] (\reg_wave_length_a0[1] ),
.\reg_wave_length_a0[0] (\reg_wave_length_a0[0] ),
.\reg_frequency_count_a0[11] (\reg_frequency_count_a0[11] ),
.\reg_frequency_count_a0[10] (\reg_frequency_count_a0[10] ),
.\reg_frequency_count_a0[9] (\reg_frequency_count_a0[9] ),
.\reg_frequency_count_a0[8] (\reg_frequency_count_a0[8] ),
.\reg_frequency_count_a0[7] (\reg_frequency_count_a0[7] ),
.\reg_frequency_count_a0[6] (\reg_frequency_count_a0[6] ),
.\reg_frequency_count_a0[5] (\reg_frequency_count_a0[5] ),
.\reg_frequency_count_a0[4] (\reg_frequency_count_a0[4] ),
.\reg_frequency_count_a0[3] (\reg_frequency_count_a0[3] ),
.\reg_frequency_count_a0[2] (\reg_frequency_count_a0[2] ),
.\reg_frequency_count_a0[1] (\reg_frequency_count_a0[1] ),
.\reg_frequency_count_a0[0] (\reg_frequency_count_a0[0] ),
.\reg_noise_sel_b0[1] (\reg_noise_sel_b0[1] ),
.\reg_noise_sel_b0[0] (\reg_noise_sel_b0[0] ),
.\reg_ar_b0[7] (\reg_ar_b0[7] ),
.\reg_ar_b0[6] (\reg_ar_b0[6] ),
.\reg_ar_b0[5] (\reg_ar_b0[5] ),
.\reg_ar_b0[4] (\reg_ar_b0[4] ),
.\reg_ar_b0[3] (\reg_ar_b0[3] ),
.\reg_ar_b0[2] (\reg_ar_b0[2] ),
.\reg_ar_b0[1] (\reg_ar_b0[1] ),
.\reg_ar_b0[0] (\reg_ar_b0[0] ),
.\reg_dr_b0[7] (\reg_dr_b0[7] ),
.\reg_dr_b0[6] (\reg_dr_b0[6] ),
.\reg_dr_b0[5] (\reg_dr_b0[5] ),
.\reg_dr_b0[4] (\reg_dr_b0[4] ),
.\reg_dr_b0[3] (\reg_dr_b0[3] ),
.\reg_dr_b0[2] (\reg_dr_b0[2] ),
.\reg_dr_b0[1] (\reg_dr_b0[1] ),
.\reg_dr_b0[0] (\reg_dr_b0[0] ),
.\reg_sr_b0[7] (\reg_sr_b0[7] ),
.\reg_sr_b0[6] (\reg_sr_b0[6] ),
.\reg_sr_b0[5] (\reg_sr_b0[5] ),
.\reg_sr_b0[4] (\reg_sr_b0[4] ),
.\reg_sr_b0[3] (\reg_sr_b0[3] ),
.\reg_sr_b0[2] (\reg_sr_b0[2] ),
.\reg_sr_b0[1] (\reg_sr_b0[1] ),
.\reg_sr_b0[0] (\reg_sr_b0[0] ),
.\reg_rr_b0[7] (\reg_rr_b0[7] ),
.\reg_rr_b0[6] (\reg_rr_b0[6] ),
.\reg_rr_b0[5] (\reg_rr_b0[5] ),
.\reg_rr_b0[4] (\reg_rr_b0[4] ),
.\reg_rr_b0[3] (\reg_rr_b0[3] ),
.\reg_rr_b0[2] (\reg_rr_b0[2] ),
.\reg_rr_b0[1] (\reg_rr_b0[1] ),
.\reg_rr_b0[0] (\reg_rr_b0[0] ),
.\reg_sl_b0[5] (\reg_sl_b0[5] ),
.\reg_sl_b0[4] (\reg_sl_b0[4] ),
.\reg_sl_b0[3] (\reg_sl_b0[3] ),
.\reg_sl_b0[2] (\reg_sl_b0[2] ),
.\reg_sl_b0[1] (\reg_sl_b0[1] ),
.\reg_sl_b0[0] (\reg_sl_b0[0] ),
.\reg_wave_length_b0[1] (\reg_wave_length_b0[1] ),
.\reg_wave_length_b0[0] (\reg_wave_length_b0[0] ),
.\reg_frequency_count_b0[11] (\reg_frequency_count_b0[11] ),
.\reg_frequency_count_b0[10] (\reg_frequency_count_b0[10] ),
.\reg_frequency_count_b0[9] (\reg_frequency_count_b0[9] ),
.\reg_frequency_count_b0[8] (\reg_frequency_count_b0[8] ),
.\reg_frequency_count_b0[7] (\reg_frequency_count_b0[7] ),
.\reg_frequency_count_b0[6] (\reg_frequency_count_b0[6] ),
.\reg_frequency_count_b0[5] (\reg_frequency_count_b0[5] ),
.\reg_frequency_count_b0[4] (\reg_frequency_count_b0[4] ),
.\reg_frequency_count_b0[3] (\reg_frequency_count_b0[3] ),
.\reg_frequency_count_b0[2] (\reg_frequency_count_b0[2] ),
.\reg_frequency_count_b0[1] (\reg_frequency_count_b0[1] ),
.\reg_frequency_count_b0[0] (\reg_frequency_count_b0[0] ),
.\reg_noise_sel_c0[1] (\reg_noise_sel_c0[1] ),
.\reg_noise_sel_c0[0] (\reg_noise_sel_c0[0] ),
.\reg_ar_c0[7] (\reg_ar_c0[7] ),
.\reg_ar_c0[6] (\reg_ar_c0[6] ),
.\reg_ar_c0[5] (\reg_ar_c0[5] ),
.\reg_ar_c0[4] (\reg_ar_c0[4] ),
.\reg_ar_c0[3] (\reg_ar_c0[3] ),
.\reg_ar_c0[2] (\reg_ar_c0[2] ),
.\reg_ar_c0[1] (\reg_ar_c0[1] ),
.\reg_ar_c0[0] (\reg_ar_c0[0] ),
.\reg_dr_c0[7] (\reg_dr_c0[7] ),
.\reg_dr_c0[6] (\reg_dr_c0[6] ),
.\reg_dr_c0[5] (\reg_dr_c0[5] ),
.\reg_dr_c0[4] (\reg_dr_c0[4] ),
.\reg_dr_c0[3] (\reg_dr_c0[3] ),
.\reg_dr_c0[2] (\reg_dr_c0[2] ),
.\reg_dr_c0[1] (\reg_dr_c0[1] ),
.\reg_dr_c0[0] (\reg_dr_c0[0] ),
.\reg_sr_c0[7] (\reg_sr_c0[7] ),
.\reg_sr_c0[6] (\reg_sr_c0[6] ),
.\reg_sr_c0[5] (\reg_sr_c0[5] ),
.\reg_sr_c0[4] (\reg_sr_c0[4] ),
.\reg_sr_c0[3] (\reg_sr_c0[3] ),
.\reg_sr_c0[2] (\reg_sr_c0[2] ),
.\reg_sr_c0[1] (\reg_sr_c0[1] ),
.\reg_sr_c0[0] (\reg_sr_c0[0] ),
.\reg_rr_c0[7] (\reg_rr_c0[7] ),
.\reg_rr_c0[6] (\reg_rr_c0[6] ),
.\reg_rr_c0[5] (\reg_rr_c0[5] ),
.\reg_rr_c0[4] (\reg_rr_c0[4] ),
.\reg_rr_c0[3] (\reg_rr_c0[3] ),
.\reg_rr_c0[2] (\reg_rr_c0[2] ),
.\reg_rr_c0[1] (\reg_rr_c0[1] ),
.\reg_rr_c0[0] (\reg_rr_c0[0] ),
.\reg_sl_c0[5] (\reg_sl_c0[5] ),
.\reg_sl_c0[4] (\reg_sl_c0[4] ),
.\reg_sl_c0[3] (\reg_sl_c0[3] ),
.\reg_sl_c0[2] (\reg_sl_c0[2] ),
.\reg_sl_c0[1] (\reg_sl_c0[1] ),
.\reg_sl_c0[0] (\reg_sl_c0[0] ),
.\reg_wave_length_c0[1] (\reg_wave_length_c0[1] ),
.\reg_wave_length_c0[0] (\reg_wave_length_c0[0] ),
.\reg_frequency_count_c0[11] (\reg_frequency_count_c0[11] ),
.\reg_frequency_count_c0[10] (\reg_frequency_count_c0[10] ),
.\reg_frequency_count_c0[9] (\reg_frequency_count_c0[9] ),
.\reg_frequency_count_c0[8] (\reg_frequency_count_c0[8] ),
.\reg_frequency_count_c0[7] (\reg_frequency_count_c0[7] ),
.\reg_frequency_count_c0[6] (\reg_frequency_count_c0[6] ),
.\reg_frequency_count_c0[5] (\reg_frequency_count_c0[5] ),
.\reg_frequency_count_c0[4] (\reg_frequency_count_c0[4] ),
.\reg_frequency_count_c0[3] (\reg_frequency_count_c0[3] ),
.\reg_frequency_count_c0[2] (\reg_frequency_count_c0[2] ),
.\reg_frequency_count_c0[1] (\reg_frequency_count_c0[1] ),
.\reg_frequency_count_c0[0] (\reg_frequency_count_c0[0] ),
.\reg_noise_sel_d0[1] (\reg_noise_sel_d0[1] ),
.\reg_noise_sel_d0[0] (\reg_noise_sel_d0[0] ),
.\reg_dr_d0[7] (\reg_dr_d0[7] ),
.\reg_dr_d0[6] (\reg_dr_d0[6] ),
.\reg_dr_d0[5] (\reg_dr_d0[5] ),
.\reg_dr_d0[4] (\reg_dr_d0[4] ),
.\reg_dr_d0[3] (\reg_dr_d0[3] ),
.\reg_dr_d0[2] (\reg_dr_d0[2] ),
.\reg_dr_d0[1] (\reg_dr_d0[1] ),
.\reg_dr_d0[0] (\reg_dr_d0[0] ),
.\reg_sr_d0[7] (\reg_sr_d0[7] ),
.\reg_sr_d0[6] (\reg_sr_d0[6] ),
.\reg_sr_d0[5] (\reg_sr_d0[5] ),
.\reg_sr_d0[4] (\reg_sr_d0[4] ),
.\reg_sr_d0[3] (\reg_sr_d0[3] ),
.\reg_sr_d0[2] (\reg_sr_d0[2] ),
.\reg_sr_d0[1] (\reg_sr_d0[1] ),
.\reg_sr_d0[0] (\reg_sr_d0[0] ),
.\reg_rr_d0[7] (\reg_rr_d0[7] ),
.\reg_rr_d0[6] (\reg_rr_d0[6] ),
.\reg_rr_d0[5] (\reg_rr_d0[5] ),
.\reg_rr_d0[4] (\reg_rr_d0[4] ),
.\reg_rr_d0[3] (\reg_rr_d0[3] ),
.\reg_rr_d0[2] (\reg_rr_d0[2] ),
.\reg_rr_d0[1] (\reg_rr_d0[1] ),
.\reg_rr_d0[0] (\reg_rr_d0[0] ),
.\reg_sl_d0[5] (\reg_sl_d0[5] ),
.\reg_sl_d0[4] (\reg_sl_d0[4] ),
.\reg_sl_d0[3] (\reg_sl_d0[3] ),
.\reg_sl_d0[2] (\reg_sl_d0[2] ),
.\reg_sl_d0[1] (\reg_sl_d0[1] ),
.\reg_sl_d0[0] (\reg_sl_d0[0] ),
.\reg_wave_length_d0[1] (\reg_wave_length_d0[1] ),
.\reg_wave_length_d0[0] (\reg_wave_length_d0[0] ),
.\reg_frequency_count_d0[11] (\reg_frequency_count_d0[11] ),
.\reg_frequency_count_d0[10] (\reg_frequency_count_d0[10] ),
.\reg_frequency_count_d0[9] (\reg_frequency_count_d0[9] ),
.\reg_frequency_count_d0[8] (\reg_frequency_count_d0[8] ),
.\reg_frequency_count_d0[7] (\reg_frequency_count_d0[7] ),
.\reg_frequency_count_d0[6] (\reg_frequency_count_d0[6] ),
.\reg_frequency_count_d0[5] (\reg_frequency_count_d0[5] ),
.\reg_frequency_count_d0[4] (\reg_frequency_count_d0[4] ),
.\reg_frequency_count_d0[3] (\reg_frequency_count_d0[3] ),
.\reg_frequency_count_d0[2] (\reg_frequency_count_d0[2] ),
.\reg_frequency_count_d0[1] (\reg_frequency_count_d0[1] ),
.\reg_frequency_count_d0[0] (\reg_frequency_count_d0[0] ),
.\reg_noise_sel_e0[1] (\reg_noise_sel_e0[1] ),
.\reg_noise_sel_e0[0] (\reg_noise_sel_e0[0] ),
.\reg_dr_e0[7] (\reg_dr_e0[7] ),
.\reg_dr_e0[6] (\reg_dr_e0[6] ),
.\reg_dr_e0[5] (\reg_dr_e0[5] ),
.\reg_dr_e0[4] (\reg_dr_e0[4] ),
.\reg_dr_e0[3] (\reg_dr_e0[3] ),
.\reg_dr_e0[2] (\reg_dr_e0[2] ),
.\reg_dr_e0[1] (\reg_dr_e0[1] ),
.\reg_dr_e0[0] (\reg_dr_e0[0] ),
.\reg_sr_e0[7] (\reg_sr_e0[7] ),
.\reg_sr_e0[6] (\reg_sr_e0[6] ),
.\reg_sr_e0[5] (\reg_sr_e0[5] ),
.\reg_sr_e0[4] (\reg_sr_e0[4] ),
.\reg_sr_e0[3] (\reg_sr_e0[3] ),
.\reg_sr_e0[2] (\reg_sr_e0[2] ),
.\reg_sr_e0[1] (\reg_sr_e0[1] ),
.\reg_sr_e0[0] (\reg_sr_e0[0] ),
.\reg_rr_e0[7] (\reg_rr_e0[7] ),
.\reg_rr_e0[6] (\reg_rr_e0[6] ),
.\reg_rr_e0[5] (\reg_rr_e0[5] ),
.\reg_rr_e0[4] (\reg_rr_e0[4] ),
.\reg_rr_e0[3] (\reg_rr_e0[3] ),
.\reg_rr_e0[2] (\reg_rr_e0[2] ),
.\reg_rr_e0[1] (\reg_rr_e0[1] ),
.\reg_rr_e0[0] (\reg_rr_e0[0] ),
.\reg_sl_e0[5] (\reg_sl_e0[5] ),
.\reg_sl_e0[4] (\reg_sl_e0[4] ),
.\reg_sl_e0[3] (\reg_sl_e0[3] ),
.\reg_sl_e0[2] (\reg_sl_e0[2] ),
.\reg_sl_e0[1] (\reg_sl_e0[1] ),
.\reg_sl_e0[0] (\reg_sl_e0[0] ),
.ff_reg_clone_key_b1(ff_reg_clone_key_b1),
.ff_reg_clone_key_c1(ff_reg_clone_key_c1),
.ff_reg_clone_adsr_d1(ff_reg_clone_adsr_d1),
.ff_reg_clone_key_d1(ff_reg_clone_key_d1),
.ff_reg_clone_adsr_e1(ff_reg_clone_adsr_e1),
.ff_reg_clone_key_e1(ff_reg_clone_key_e1),
.\ff_rddata[6] (\ff_rddata[6] ),
.\ff_rddata[3] (\ff_rddata[3] ),
.\ff_rddata[2] (\ff_rddata[2] ),
.\ff_rddata[1] (\ff_rddata[1] ),
.\ff_rddata[0] (\ff_rddata[0] ),
.ch_b0_key_release(ch_b0_key_release),
.ch_b0_key_off(ch_b0_key_off),
.ch_c0_key_release(ch_c0_key_release),
.ch_c0_key_off(ch_c0_key_off),
.ch_d0_key_release(ch_d0_key_release),
.ch_d0_key_off(ch_d0_key_off),
.ch_e0_key_release(ch_e0_key_release),
.ch_e0_key_off(ch_e0_key_off),
.\ff_rddata[7] (\ff_rddata[7] ),
.\ff_rddata[5] (\ff_rddata[5] ),
.\ff_rddata[4] (\ff_rddata[4] ),
.ext_memory_nactive(ext_memory_nactive),
.\ext_memory_address[20] (\ext_memory_address[20] ),
.\ext_memory_address[19] (\ext_memory_address[19] ),
.\ext_memory_address[18] (\ext_memory_address[18] ),
.\ext_memory_address[17] (\ext_memory_address[17] ),
.\ext_memory_address[16] (\ext_memory_address[16] ),
.\ext_memory_address[15] (\ext_memory_address[15] ),
.\ext_memory_address[14] (\ext_memory_address[14] ),
.\ext_memory_address[13] (\ext_memory_address[13] ) 
);
VCC VCC_cZ (
.V(VCC)
);
endmodule
