# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: C-Synthesis: Not Defined
# DESIGN: HDL Synthesis: Not Defined
# DESIGN: Physical Synthesis: Not Defined
# DESIGN: Implementation: Not Defined
acom -reorder -O3 -e 100 -work FrCounter -2002  $dsn/src/FrCounter.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/FrCounter/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# Error: COMP96_0018: FrCounter.vhd : (13, 2): Identifier expected.
# Error: COMP96_0757: FrCounter.vhd : (20, 16): ';' or ':' expected.
# Error: COMP96_0019: FrCounter.vhd : (20, 23): Keyword 'begin' expected.
# Error: COMP96_0019: FrCounter.vhd : (24, 3): Keyword 'end' expected.
# Error: COMP96_0016: FrCounter.vhd : (25, 4): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -reorder -O3 -e 100 -work FrCounter -2002  $dsn/src/FrCounter.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/FrCounter/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# Error: COMP96_0757: FrCounter.vhd : (20, 16): ';' or ':' expected.
# Error: COMP96_0019: FrCounter.vhd : (20, 23): Keyword 'begin' expected.
# Error: COMP96_0019: FrCounter.vhd : (24, 3): Keyword 'end' expected.
# Error: COMP96_0016: FrCounter.vhd : (25, 4): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work FrCounter -2002  $dsn/src/FrCounter.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/FrCounter/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# Error: COMP96_0757: FrCounter.vhd : (20, 16): ';' or ':' expected.
# Error: COMP96_0019: FrCounter.vhd : (20, 23): Keyword 'begin' expected.
# Error: COMP96_0019: FrCounter.vhd : (24, 3): Keyword 'end' expected.
# Error: COMP96_0016: FrCounter.vhd : (25, 4): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -reorder -O3 -e 100 -work FrCounter -2002  $dsn/src/FrCounter.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/FrCounter/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# Error: COMP96_0757: FrCounter.vhd : (20, 16): ';' or ':' expected.
# Error: COMP96_0019: FrCounter.vhd : (20, 23): Keyword 'begin' expected.
# Error: COMP96_0019: FrCounter.vhd : (24, 3): Keyword 'end' expected.
# Error: COMP96_0016: FrCounter.vhd : (25, 4): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -reorder -O3 -e 100 -work FrCounter -2002  $dsn/src/FrCounter.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/FrCounter/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# Error: COMP96_0757: FrCounter.vhd : (29, 13): ';' or ':' expected.
# Error: COMP96_0019: FrCounter.vhd : (29, 20): Keyword 'begin' expected.
# Error: COMP96_0757: FrCounter.vhd : (33, 10): ';' or ':' expected.
# Error: COMP96_0019: FrCounter.vhd : (33, 20): Keyword '<=' expected.
# Error: COMP96_0039: FrCounter.vhd : (33, 28): Incorrect syntax of signal assignment.
# Error: COMP96_0019: FrCounter.vhd : (36, 4): Keyword 'end' expected.
# Error: COMP96_0016: FrCounter.vhd : (37, 5): Design unit declaration expected.
# Compile failure 7 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -reorder -O3 -e 100 -work FrCounter -2002  $dsn/src/FrCounter.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/FrCounter/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# Error: COMP96_0015: FrCounter.vhd : (33, 10): ';' expected.
# Error: COMP96_0015: FrCounter.vhd : (33, 20): '<=' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -reorder -O3 -e 100 -work FrCounter -2002  $dsn/src/FrCounter.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/FrCounter/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => FrCounter
# File: C:/My_Designs/SDLR2_std/FrCounter/src/FrCounter.vhd
# Compile Architecture "Behavioral" of Entity "FrCounter"
# Error: COMP96_0071: FrCounter.vhd : (23, 15): Operator "+" is not defined for such operands.
# Error: COMP96_0077: FrCounter.vhd : (23, 10): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -reorder -O3 -e 100 -work FrCounter -2002  $dsn/src/FrCounter.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/FrCounter/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => FrCounter
# File: C:/My_Designs/SDLR2_std/FrCounter/src/FrCounter.vhd
# Compile Architecture "Behavioral" of Entity "FrCounter"
# Error: COMP96_0071: FrCounter.vhd : (23, 15): Operator "+" is not defined for such operands.
# Error: COMP96_0077: FrCounter.vhd : (23, 10): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile failure 2 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -reorder -O3 -e 100 -work FrCounter -2002  $dsn/src/FrCounter.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/FrCounter/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => FrCounter
# File: C:/My_Designs/SDLR2_std/FrCounter/src/FrCounter.vhd
# Compile Architecture "Behavioral" of Entity "FrCounter"
# Error: COMP96_0071: FrCounter.vhd : (24, 15): Operator "+" is not defined for such operands.
# Error: COMP96_0077: FrCounter.vhd : (24, 10): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile failure 2 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -reorder -O3 -e 100 -work FrCounter -2002  $dsn/src/FrCounter.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/FrCounter/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => FrCounter
# File: C:/My_Designs/SDLR2_std/FrCounter/src/FrCounter.vhd
# Compile Architecture "Behavioral" of Entity "FrCounter"
# Error: COMP96_0071: FrCounter.vhd : (24, 15): Operator "+" is not defined for such operands.
# Error: COMP96_0077: FrCounter.vhd : (24, 10): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile failure 2 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -reorder -O3 -e 100 -work FrCounter -2002  $dsn/src/FrCounter.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/FrCounter/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => FrCounter
# File: C:/My_Designs/SDLR2_std/FrCounter/src/FrCounter.vhd
# Compile Architecture "Behavioral" of Entity "FrCounter"
# Error: COMP96_0071: FrCounter.vhd : (24, 15): Operator "+" is not defined for such operands.
# Error: COMP96_0077: FrCounter.vhd : (24, 10): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile failure 2 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -reorder -O3 -e 100 -work FrCounter -2002  $dsn/src/FrCounter.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/FrCounter/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => FrCounter
# File: C:/My_Designs/SDLR2_std/FrCounter/src/FrCounter.vhd
# Compile Architecture "Behavioral" of Entity "FrCounter"
# Error: COMP96_0071: FrCounter.vhd : (24, 15): Operator "+" is not defined for such operands.
# Error: COMP96_0077: FrCounter.vhd : (24, 10): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile failure 2 Errors 0 Warnings  Analysis time :  93.0 [ms]
acom -reorder -O3 -e 100 -work FrCounter -2002  $dsn/src/FrCounter.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/FrCounter/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# Error: COMP96_0015: FrCounter.vhd : (25, 3): ';' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -reorder -O3 -e 100 -work FrCounter -2002  $dsn/src/FrCounter.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/FrCounter/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# Top-level unit(s) detected:
# Entity => FrCounter
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -reorder -O3 -e 100 -work FrCounter -2002  $dsn/src/FrCounter.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/SDLR2_std/FrCounter/src/FrCounter.vhd
# Compile Entity "FrCounter"
# Compile Architecture "Behavioral" of Entity "FrCounter"
# Top-level unit(s) detected:
# Entity => FrCounter
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+FrCounter FrCounter Behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5566 kB (elbread=427 elab2=4999 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SDLR2_std\FrCounter\src\wave.asdb
#  08:48 a. m., lunes, 26 de enero de 2026
#  Simulation has been initialized
# VSIM: 6 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SDLR2_std/FrCounter/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
# Design: 08:52 a. m., lunes, 26 de enero de 2026
# Design: Opening design "C:\My_Designs\SDLR2_std\Timer\Timer.adf"
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Design: Design "Timer" has been set as active.
