<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005291A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005291</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17940239</doc-number><date>20220908</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>JP</country><doc-number>2018-060124</doc-number><date>20180327</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>G</section><class>06</class><subclass>V</subclass><main-group>40</main-group><subgroup>13</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>146</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20220101</date></cpc-version-indicator><section>G</section><class>06</class><subclass>V</subclass><main-group>40</main-group><subgroup>1318</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>14678</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>G</section><class>06</class><subclass>F</subclass><main-group>3</main-group><subgroup>044</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">PHOTODIODE ARRAY</invention-title><us-related-documents><continuation><relation><parent-doc><document-id><country>US</country><doc-number>17033040</doc-number><date>20200925</date></document-id><parent-grant-document><document-id><country>US</country><doc-number>11450135</doc-number></document-id></parent-grant-document></parent-doc><child-doc><document-id><country>US</country><doc-number>17940239</doc-number></document-id></child-doc></relation></continuation><continuation><relation><parent-doc><document-id><country>US</country><doc-number>PCT/JP2019/005165</doc-number><date>20190213</date></document-id><parent-status>PENDING</parent-status></parent-doc><child-doc><document-id><country>US</country><doc-number>17033040</doc-number></document-id></child-doc></relation></continuation></us-related-documents><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>Japan Display Inc.</orgname><address><city>Tokyo</city><country>JP</country></address></addressbook><residence><country>JP</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>UCHIDA</last-name><first-name>Makoto</first-name><address><city>Tokyo</city><country>JP</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>TSUNASHIMA</last-name><first-name>Takanori</first-name><address><city>Tokyo</city><country>JP</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>TADA</last-name><first-name>Masahiro</first-name><address><city>Tokyo</city><country>JP</country></address></addressbook></inventor><inventor sequence="03" designation="us-only"><addressbook><last-name>ITO</last-name><first-name>Tomoyuki</first-name><address><city>Tokyo</city><country>JP</country></address></addressbook></inventor><inventor sequence="04" designation="us-only"><addressbook><last-name>NAKAMURA</last-name><first-name>Takashi</first-name><address><city>Tokyo</city><country>JP</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A photodiode array is provided and includes insulating substrate; photodiodes arrayed in detection region of insulating substrate, photodiodes configured to output signal in accordance with light incident on photodiodes; first switching elements corresponding to photodiodes and including first semiconductor made of oxide semiconductor; gate lines coupled with first switching elements and extending in first direction; signal lines coupled with first switching elements and extending in second direction intersecting first direction; and gate line drive circuit including second switching element that includes second semiconductor made of polycrystalline silicone, gate line drive circuit being provided in peripheral region outside detection region and configured to drive gate lines, wherein photodiodes includes translucent conductive layer that is cathode, and translucent conductive layer overlaps none of signal lines in plan view.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="98.30mm" wi="158.75mm" file="US20230005291A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="186.61mm" wi="93.64mm" file="US20230005291A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="221.23mm" wi="137.41mm" file="US20230005291A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="199.39mm" wi="153.59mm" file="US20230005291A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="72.56mm" wi="85.09mm" file="US20230005291A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="168.15mm" wi="155.45mm" file="US20230005291A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="191.60mm" wi="140.72mm" file="US20230005291A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="225.98mm" wi="153.84mm" orientation="landscape" file="US20230005291A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="213.11mm" wi="147.07mm" orientation="landscape" file="US20230005291A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="221.23mm" wi="145.37mm" orientation="landscape" file="US20230005291A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="199.98mm" wi="153.50mm" orientation="landscape" file="US20230005291A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="87.97mm" wi="111.76mm" file="US20230005291A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading><p id="p-0002" num="0001">This application is a continuation of U.S. patent application Ser. No. 17/033,040, filed on Sep. 25, 2020, which application is a continuation of PCT international application Ser. No. PCT/JP2019/005165 filed on Feb. 13, 2019 which designates the United States, incorporated herein by reference, and which claims the benefit of priority from Japanese Patent Application No. 2018-060124, filed on Mar. 27, 2018, incorporated herein by reference.</p><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="tail"?><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0002" level="1">BACKGROUND</heading><heading id="h-0003" level="1">1. Technical Field</heading><p id="p-0003" num="0002">The present disclosure relates to a fingerprint detection apparatus and a display apparatus.</p><heading id="h-0004" level="1">2. Description of the Related Art</heading><p id="p-0004" num="0003">Recently, an optical fingerprint sensor has been known as a fingerprint sensor used for personal authentication or the like (for example, U.S. Patent application publication No. 2018/0012069). The optical fingerprint sensor includes a photoelectric conversion element, an output signal from which changes in accordance with the quantity of incident light. In a fingerprint sensor disclosed in U.S. Patent application publication No. 2018/0012069, a plurality of photoelectric conversion elements such as photodiodes are arrayed on a semiconductor substrate.</p><p id="p-0005" num="0004">It is potentially difficult to increase the area of a detection region in which a fingerprint is detected in a fingerprint sensor including a semiconductor substrate. Furthermore, the size of a drive circuit configured to drive the fingerprint sensor increases as the area of the detection region increases. Thus, the manufacturing cost of the fingerprint sensor potentially increases.</p><heading id="h-0005" level="1">SUMMARY</heading><p id="p-0006" num="0005">A fingerprint detection apparatus according to one embodiment of the present disclosure includes an insulating substrate, a plurality of photoelectric conversion elements arrayed in a detection region of the insulating substrate, each of the photoelectric conversion elements configured to output a signal in accordance with light incident on each of the photoelectric conversion elements, first switching elements, each corresponding to each of the photoelectric conversion elements and including a first semiconductor made of oxide semiconductor, a plurality of gate lines coupled with the first switching elements and extending in a first direction, a plurality of signal lines coupled with the first switching elements and extending in a second direction intersecting the first direction, and a gate line drive circuit including a second switching element that includes a second semiconductor made of polycrystalline silicone, the gate line drive circuit being provided in a peripheral region outside the detection region and configured to drive the gate lines.</p><p id="p-0007" num="0006">A display apparatus according to one embodiment of the present disclosure includes, the fingerprint detection apparatus described above, and a display panel including a display element for displaying an image and disposed opposite to the fingerprint detection apparatus.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0006" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0008" num="0007"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a plan view illustrating a fingerprint detection apparatus according to a first embodiment;</p><p id="p-0009" num="0008"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a block diagram illustrating an exemplary configuration of the fingerprint detection apparatus according to the first embodiment;</p><p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a circuit diagram illustrating the fingerprint detection apparatus;</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a circuit diagram illustrating a partial detection region;</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a timing waveform diagram illustrating exemplary operations of the fingerprint detection apparatus;</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a plan view schematically illustrating the partial detection region of the fingerprint detection apparatus according to the first embodiment;</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a cross-sectional view taken along line VII-VII&#x2032; in <figref idref="DRAWINGS">FIG. <b>6</b></figref>;</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a cross-sectional view illustrating a schematic section configuration of a fingerprint detection apparatus according to a second embodiment;</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a cross-sectional view illustrating a schematic section configuration of a fingerprint detection apparatus according to a modification of the second embodiment;</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is a cross-sectional view illustrating a schematic section configuration of a fingerprint detection apparatus according to a third embodiment; and</p><p id="p-0018" num="0017"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a cross-sectional view illustrating a schematic section configuration of a display apparatus according to a fourth embodiment.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0007" level="1">DETAILED DESCRIPTION</heading><p id="p-0019" num="0018">Modes (embodiments) for carrying out the present disclosure will be described below in detail with reference to the accompanying drawings. The present disclosure is not limited by the contents of the following description of the embodiments. Components described below include those easily thought of by the skilled person in the art and those identical in effect. Moreover, configurations described below may be combined as appropriate. The disclosure is merely exemplary, and any modification that can be easily thought of by the skilled person in the art as appropriate without departing from the gist of the invention is included in the scope of the present disclosure. For further clarity of description, each drawing schematically illustrates the width, thickness, shape, and the like of each component as compared to those in the actual configuration in some cases, but the illustration is merely exemplary and does not limit interpretation of the present disclosure. In the present specification and the drawings, any element similar to that described with reference to a drawing already described is denoted by an identical reference sign, and detailed description thereof is omitted as appropriate in some cases.</p><heading id="h-0008" level="1">First Embodiment</heading><p id="p-0020" num="0019"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a plan view illustrating a fingerprint detection apparatus according to a first embodiment. <figref idref="DRAWINGS">FIG. <b>2</b></figref> is a block diagram illustrating an exemplary configuration of the fingerprint detection apparatus according to the first embodiment. As illustrated in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, this fingerprint detection apparatus <b>1</b> includes an insulating substrate <b>21</b>, a sensor unit <b>10</b>, a gate line drive circuit <b>15</b>, a signal line selection circuit <b>16</b>, an analog front-end circuit (hereinafter referred to as an analog front end (AFE)) <b>48</b>, a control circuit <b>102</b>, and a power circuit <b>103</b>.</p><p id="p-0021" num="0020">As illustrated in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the insulating substrate <b>21</b> is electrically coupled with a control substrate <b>101</b> through a flexible print substrate <b>71</b>. The flexible print substrate <b>71</b> is provided with the AFE <b>48</b>. The control substrate <b>101</b> is provided with the control circuit <b>102</b> and the power circuit <b>103</b>. The control circuit <b>102</b> is, for example, a field programmable gate array (FPGA). The control circuit <b>102</b> controls detection operation of the sensor unit <b>10</b> by supplying control signals to the sensor unit <b>10</b>, the gate line drive circuit <b>15</b>, and the signal line selection circuit <b>16</b>. The power circuit <b>103</b> supplies a voltage signal such as a power source signal SVS (refer to <figref idref="DRAWINGS">FIG. <b>4</b></figref>) to the sensor unit <b>10</b> and the gate line drive circuit <b>15</b>.</p><p id="p-0022" num="0021">As illustrated in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the insulating substrate <b>21</b> includes a detection region AA and a peripheral region GA. The detection region AA is a region overlapping a plurality of photodiodes PD (refer to <figref idref="DRAWINGS">FIG. <b>4</b></figref>) included in the sensor unit <b>10</b>. The peripheral region GA is a region outside the detection region AA and not overlapping the photodiodes PD. The gate line drive circuit <b>15</b> and the signal line selection circuit <b>16</b> are provided in the peripheral region GA.</p><p id="p-0023" num="0022">As illustrated in <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the fingerprint detection apparatus <b>1</b> further includes a detection controller <b>11</b> and a detector <b>40</b>. Some or all of functions of the detection controller <b>11</b> are included in the control circuit <b>102</b>. Some or all of functions of the detector <b>40</b> except for the AFE <b>48</b> are included in the control circuit <b>102</b>.</p><p id="p-0024" num="0023">The sensor unit <b>10</b> is an optical sensor including the photodiodes PD as photoelectric conversion elements. Each photodiode PD included in the sensor unit <b>10</b> outputs an electric signal in accordance with light incident on the photodiode PD to the signal line selection circuit <b>16</b> as a detection signal Vdet. The sensor unit <b>10</b> performs detection in accordance with a gate drive signal VGCL supplied from the gate line drive circuit <b>15</b>.</p><p id="p-0025" num="0024">The detection controller <b>11</b> is a circuit configured to supply a control signal to each of the gate line drive circuit <b>15</b>, the signal line selection circuit <b>16</b>, and the detector <b>40</b> and control their operations. The detection controller <b>11</b> supplies various kinds of control signals such as a start signal STV, a clock signal CK, and a reset signal RST<b>1</b> to the gate line drive circuit <b>15</b>. The detection controller <b>11</b> also supplies various kinds of control signals such as a selection signal SEL to the signal line selection circuit <b>16</b>.</p><p id="p-0026" num="0025">The gate line drive circuit <b>15</b> is a circuit configured to drive a plurality of gate lines GCL (refer to <figref idref="DRAWINGS">FIG. <b>3</b></figref>) based on various kinds of control signals. The gate line drive circuit <b>15</b> sequentially or simultaneously selects some gate lines GCL and supplies the gate drive signal VGCL to the selected gate lines GCL. Accordingly, the gate line drive circuit <b>15</b> selects some photodiodes PD coupled with the gate lines GCL.</p><p id="p-0027" num="0026">The signal line selection circuit <b>16</b> is a switch circuit configured to sequentially or simultaneously select a plurality of signal lines SGL (refer to <figref idref="DRAWINGS">FIG. <b>3</b></figref>). The signal line selection circuit <b>16</b> couples each selected signal line SGL with the AFE <b>48</b> based on the selection signal SEL supplied from the detection controller <b>11</b>. Accordingly, the signal line selection circuit <b>16</b> outputs the detection signal Vdet of each corresponding photodiode PD to the detector <b>40</b>.</p><p id="p-0028" num="0027">The detector <b>40</b> includes the AFE <b>48</b>, a signal processor <b>44</b>, a coordinate extractor <b>45</b>, a storage unit <b>46</b>, and a detection timing controller <b>47</b>. The detection timing controller <b>47</b> controls the AFE <b>48</b>, the signal processor <b>44</b>, and the coordinate extractor <b>45</b> to operate in synchronization based on a control signal supplied from the detection controller <b>11</b>.</p><p id="p-0029" num="0028">The AFE <b>48</b> is a signal processing circuit having at least functions of a detection signal amplifier <b>42</b> and an A/D converter <b>43</b>. The detection signal amplifier <b>42</b> amplifies the detection signal Vdet. The A/D converter <b>43</b> converts an analog signal output from the detection signal amplifier <b>42</b>, into a digital signal.</p><p id="p-0030" num="0029">The signal processor <b>44</b> is a logic circuit configured to detect, based on an output signal from the AFE <b>48</b>, a predetermined physical quantity input to the sensor unit <b>10</b>. The signal processor <b>44</b> can detect irregularities of the surface of a finger or a palm based on a signal from the AFE <b>48</b> when the finger is in contact with or in the proximity of a detection surface.</p><p id="p-0031" num="0030">The storage unit <b>46</b> temporarily stores a signal calculated by the signal processor <b>44</b>. The storage unit <b>46</b> may be, for example, a random access memory (RAM) or a register circuit.</p><p id="p-0032" num="0031">The coordinate extractor <b>45</b> is a logic circuit configured to calculate detection coordinates of irregularities of the surface of a finger or the like when contact or proximity of the finger is detected by the signal processor <b>44</b>. The coordinate extractor <b>45</b> combines the detection signals Vdet output from the respective photodiodes PD of the sensor unit <b>10</b> to generate two-dimensional information indicating the shape of irregularities of the surface of a finger or the like. The coordinate extractor <b>45</b> may output each detection signal Vdet as a sensor output Vo without calculating the detection coordinates.</p><p id="p-0033" num="0032">Subsequently, an exemplary circuit configuration and exemplary operations of the fingerprint detection apparatus <b>1</b> will be described below. <figref idref="DRAWINGS">FIG. <b>3</b></figref> is a circuit diagram illustrating the fingerprint detection apparatus. <figref idref="DRAWINGS">FIG. <b>4</b></figref> is a circuit diagram illustrating a partial detection region. <figref idref="DRAWINGS">FIG. <b>5</b></figref> is a timing waveform diagram illustrating exemplary operations of the fingerprint detection apparatus.</p><p id="p-0034" num="0033">As illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the sensor unit <b>10</b> includes a plurality of partial detection regions PAA arrayed in a matrix having a row-column configuration. As illustrated in <figref idref="DRAWINGS">FIG. <b>4</b></figref>, each partial detection region PAA includes a photodiode PD, a capacitor Ca, and a first switching element Tr. The first switching element Tr is provided for each photodiode PD. The first switching element Tr is achieved by a thin film transistor, and in this example, is achieved by an n-channel metal oxide semiconductor (MOS) thin film transistor (TFT). The gate of the first switching element Tr is coupled with a gate line GCL. The source of the first switching element Tr is coupled with a signal line SGL. The drain of the first switching element Tr is coupled with the anode of the photodiode PD and the capacitor Ca.</p><p id="p-0035" num="0034">The power source signal SVS is supplied from the power circuit <b>103</b> to the cathode of the photodiode PD. A reference signal VR<b>1</b> as the initial potential of the capacitor Ca is supplied from the power circuit <b>103</b> to the capacitor Ca.</p><p id="p-0036" num="0035">When the partial detection region PAA is irradiated with light, current in accordance with the quantity of the light flows to the photodiode PD, and accordingly, electric charge is accumulated in the capacitor Ca. When the first switching element Tr is turned on, current flows to the signal line SGL in accordance with the electric charge accumulated in the capacitor Ca. The signal line SGL is coupled with the AFE <b>48</b> through the signal line selection circuit <b>16</b>. Accordingly, the fingerprint detection apparatus <b>1</b> can detect, for each partial detection region PAA, a signal in accordance with the quantity of light incident on the photodiode PD.</p><p id="p-0037" num="0036">As illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, each gate line GCL extends in a first direction Dx and is coupled with a plurality of partial detection regions PAA arrayed in the first direction Dx. A plurality of gate lines GCL<b>1</b>, GCL<b>2</b>, . . . , GCL<b>8</b> are arrayed in a second direction Dy and each coupled with the gate line drive circuit <b>15</b>. In the following description, the gate lines GCL<b>1</b>, GCL<b>2</b>, . . . , GCL<b>8</b> are simply referred to as gate lines GCL when not needed to be distinguished from each other. The number of gate lines GCL is eight but merely exemplary, and the number of arrayed gate lines GCL may be larger than eight, for example, may be 256.</p><p id="p-0038" num="0037">The first direction Dx is an in-plane direction parallel to the insulating substrate <b>21</b>, for example, parallel to the gate lines GCL. The second direction Dy is an in-plane direction parallel to the insulating substrate <b>21</b> and orthogonal to the first direction Dx. The second direction Dy may intersect the first direction Dx instead of being orthogonal to the first direction Dx.</p><p id="p-0039" num="0038">Each signal line SGL extends in the second direction Dy and is coupled with a plurality of partial detection regions PAA arrayed in the second direction Dy. A plurality of signal lines SGL<b>1</b>, SGL<b>2</b>, . . . , SGL<b>12</b> are arrayed in the first direction Dx and each coupled with the signal line selection circuit <b>16</b> and a reset circuit <b>17</b>. The number of signal lines SGL is twelve but merely exemplary, and the number of arrayed signal lines SGL may be larger than twelve, for example, may be 252. In <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the sensor unit <b>10</b> is provided between the signal line selection circuit <b>16</b> and the reset circuit <b>17</b>. The signal line selection circuit <b>16</b> and the reset circuit <b>17</b> are not limited to this configuration but may be coupled with end parts of each signal line SGL in a direction along the signal line SGL.</p><p id="p-0040" num="0039">The gate line drive circuit <b>15</b> receives various kinds of control signals such as the start signal STV, the clock signal CK, and a reset signal RST through a level shifter <b>151</b>. The gate line drive circuit <b>15</b> includes a plurality of second switching elements TrG (refer to <figref idref="DRAWINGS">FIG. <b>7</b></figref>) and a shift register (not illustrated). The gate line drive circuit <b>15</b> sequentially selects the gate lines GCL<b>1</b>, GCL<b>2</b>, . . . , GCL<b>8</b> in a time divisional manner through operation of the shift register and the second switching elements TrG. The gate line drive circuit <b>15</b> supplies the gate drive signal VGCL to a plurality of first switching elements Tr through selected gate lines GCL. Accordingly, a plurality of partial detection regions PAA arrayed in the first direction Dx are selected as detection targets.</p><p id="p-0041" num="0040">The signal line selection circuit <b>16</b> includes a plurality of selection signal lines Lsel, a plurality of output signal lines Lout, and a plurality of third switching elements TrS. The third switching elements TrS are provided for a plurality of signal lines SGL, respectively. Six signal lines SGL<b>1</b>, SGL<b>2</b>, . . . , SGL<b>6</b> are coupled with a common output signal line Lout<b>1</b>. Six signal lines SGL<b>7</b>, SGL<b>8</b>, . . . , SGL<b>12</b> are coupled with a common output signal line Lout<b>2</b>. The output signal lines Lout<b>1</b> and Lout<b>2</b> are each coupled with the AFE <b>48</b>.</p><p id="p-0042" num="0041">The signal lines SGL<b>1</b>, SGL<b>2</b>, . . . , SGL<b>6</b> are referred to as a first signal line block, and the signal lines SGL<b>7</b>, SGL<b>8</b>, . . . , SGL<b>12</b> are referred to as a second signal line block. A plurality of selection signal lines Lsel are coupled with the gates of third switching elements TrS, respectively, included in each signal line block. Each selection signal line Lsel is coupled with the gates of the third switching elements TrS, respectively, in the signal line blocks. Specifically, the selection signal lines Lsel<b>1</b>, Lsel<b>2</b>, . . . , Lsel<b>6</b> are coupled with the third switching elements TrS corresponding to the signal lines SGL<b>1</b>, SGL<b>2</b>, . . . , SGL<b>6</b>, respectively. The selection signal line Lsel<b>1</b> is coupled with the third switching element TrS corresponding to the signal line SGL<b>1</b>, and the third switching element TrS corresponding to the signal line SGL<b>7</b>. The selection signal line Lsel<b>2</b> is coupled with the third switching element TrS corresponding to the signal line SGL<b>2</b>, and the third switching element TrS corresponding to the signal line SGL<b>8</b>.</p><p id="p-0043" num="0042">The control circuit <b>102</b> (refer to <figref idref="DRAWINGS">FIG. <b>1</b></figref>) sequentially supplies the selection signals SEL to the selection signal lines Lsel through a level shifter <b>161</b>. Accordingly, the signal line selection circuit <b>16</b> sequentially selects the signal lines SGL in each signal line block in a time divisional manner through operation of the third switching elements TrS. The signal line selection circuit <b>16</b> simultaneously selects signal lines SGL in the respective signal line blocks. With such a configuration, the fingerprint detection apparatus <b>1</b> can achieve reduction in the number of integrated circuits (IC) including the AFE <b>48</b> or the number of terminals of the ICs.</p><p id="p-0044" num="0043">As illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the reset circuit <b>17</b> includes a reference signal line Lvr, a reset signal line Lrst, and a fourth switching element TrR. The fourth switching element TrR is provided for each signal line SGL. The reference signal line Lvr is coupled with one of the source and drain of each fourth switching element TrR. The reset signal line Lrst is coupled with the gate of each fourth switching element TrR.</p><p id="p-0045" num="0044">The control circuit <b>102</b> supplies a reset signal RST<b>2</b> to the reset signal line Lrst through a level shifter <b>171</b>. Accordingly, the fourth switching elements TrR are turned on, and the signal lines SGL are electrically coupled with the reference signal line Lvr. The power circuit <b>103</b> supplies the reference signal VR<b>1</b> to the reference signal line Lvr. Accordingly, the reference signal VR<b>1</b> is supplied to the capacitors Ca included in a plurality of partial detection regions PAA.</p><p id="p-0046" num="0045">As illustrated in <figref idref="DRAWINGS">FIG. <b>5</b></figref>, the fingerprint detection apparatus <b>1</b> has a reset duration Prst, an exposure duration Pex, and a reading duration Pdet. The power circuit <b>103</b> supplies the power source signal SVS to the cathode of each photodiode PD across the reset duration Prst, the exposure duration Pex, and the reading duration Pdet. At a time before the reset duration Prst starts, the control circuit <b>102</b> supplies the reference signal VR<b>1</b> and the reset signal RST<b>2</b> as high-level voltage signals to the reset circuit <b>17</b>. The control circuit <b>102</b> supplies the start signal STV to the gate line drive circuit <b>15</b>, which starts the reset duration Prst.</p><p id="p-0047" num="0046">In the reset duration Prst, the shift register included in the gate line drive circuit <b>15</b> sequentially selects gate lines GCL, based on the start signal STV, the clock signal CK, and the reset signal RST<b>1</b>. The gate line drive circuit <b>15</b> sequentially supplies the gate drive signal VGCL to the gate lines GCL. The gate drive signal VGCL has a waveform in pulses having a high-level voltage VGH and a low-level voltage VGL. In <figref idref="DRAWINGS">FIG. <b>5</b>, <b>256</b></figref> gate lines GCL are provided, and gate drive signals VGCL<b>1</b>, . . . , VGCL<b>256</b> are sequentially supplied to the respective gate lines GCL.</p><p id="p-0048" num="0047">Accordingly, in the reset duration Prst, the capacitors Ca of all partial detection regions PAA are sequentially electrically coupled with the signal lines SGL and supplied with the reference signal VR<b>1</b>. As a result, the capacitance of each capacitor Ca is reset.</p><p id="p-0049" num="0048">After the gate drive signal VGCL<b>256</b> is supplied to the corresponding gate line GCL, the exposure duration Pex starts. Actual exposure durations Pex<b>1</b>, . . . , Pex<b>256</b> start and end at timings different among the partial detection regions PAA corresponding to the gate lines GCL. The exposure durations Pex<b>1</b>, . . . , Pex<b>256</b> each start at a timing when the gate drive signal VGCL changes from the high-level voltage VGH to the low-level voltage VGL in the reset duration Prst. The exposure durations Pex<b>1</b>, . . . , Pex<b>256</b> each end at a timing when the gate drive signal VGCL changes from the low-level voltage VGL to the high-level voltage VGH in the reading duration Pdet. The lengths of exposure time of the exposure durations Pex<b>1</b>, . . . , Pex<b>256</b> are equal.</p><p id="p-0050" num="0049">In each exposure duration Pex, current flows in accordance with light incident on the photodiode PD in each partial detection region PAA. As a result, electric charge is accumulated in each capacitor Ca.</p><p id="p-0051" num="0050">At a timing before the reading duration Pdet starts, the control circuit <b>102</b> sets the reset signal RST<b>2</b> to be the low-level voltage. Accordingly, operation of the reset circuit <b>17</b> stops. In the reading duration Pdet, similarly to the reset duration Prst, the gate line drive circuit <b>15</b> sequentially supplies the gate drive signals VGCL<b>1</b>, . . . , VGCL<b>256</b> to the gate lines GCL.</p><p id="p-0052" num="0051">For example, in a duration in which the gate drive signal VGCL<b>1</b> is at the high-level voltage VGH, the control circuit <b>102</b> sequentially supplies selection signals SEL<b>1</b>, . . . , SEL<b>6</b> to the signal line selection circuit <b>16</b>. Accordingly, the signal lines SGL of partial detection regions PAA selected by the gate drive signal VGCL<b>1</b> are sequentially or simultaneously coupled with the AFE <b>48</b>. As a result, the detection signal Vdet is supplied to the AFE <b>48</b>. Similarly, in a duration in which each gate drive signal VGCL is at the high-level voltage VGH, the signal line selection circuit <b>16</b> sequentially selects signal lines SGL. Accordingly, in the reading duration Pdet, the fingerprint detection apparatus <b>1</b> can output the detection signals Vdet of all partial detection regions PAA to the AFE <b>48</b>.</p><p id="p-0053" num="0052">The fingerprint detection apparatus <b>1</b> may perform fingerprint detection by repeatedly executing the reset duration Prst, the exposure duration Pex, and the reading duration Pdet. Alternatively, the fingerprint detection apparatus <b>1</b> may start detection operation at a timing when contact or proximity of a finger or the like with the detection surface is detected.</p><p id="p-0054" num="0053">Subsequently, a detailed configuration of the fingerprint detection apparatus <b>1</b> will be described below. <figref idref="DRAWINGS">FIG. <b>6</b></figref> is a plan view schematically illustrating a partial detection region of the fingerprint detection apparatus according to the first embodiment. <figref idref="DRAWINGS">FIG. <b>7</b></figref> is a cross-sectional view taken along line VII-VII&#x2032; in <figref idref="DRAWINGS">FIG. <b>6</b></figref>. In <figref idref="DRAWINGS">FIG. <b>7</b></figref>, to indicate the relation between a layer structure of the detection region AA and a layer structure of the peripheral region GA, a section taken along line VII-VII&#x2032; and a section of a part including a second switching element TrG in the peripheral region GA are schematically illustrated in connection with each other. In addition, in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, a section of a part of the peripheral region GA, which includes a terminal unit <b>72</b>, is schematically illustrated in connection.</p><p id="p-0055" num="0054">In description of the fingerprint detection apparatus <b>1</b>, among directions orthogonal to the surface of the insulating substrate <b>21</b>, the direction from the insulating substrate <b>21</b> to the photodiodes PD is defined as an &#x201c;up direction&#x201d;, and the direction from the photodiodes PD to the insulating substrate <b>21</b> is defined as a &#x201c;down direction&#x201d;. &#x201c;Plan view&#x201d; is a view in a direction orthogonal to the surface of the insulating substrate <b>21</b>.</p><p id="p-0056" num="0055">As illustrated in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, a partial detection region PAA is a region surrounded by gate lines GCL and signal lines SGL. In the present embodiment, each gate line GCL includes a first gate line GCLA and a second gate line GCLB. The first gate line GCLA overlaps the second gate line GCLB. The first gate line GCLA and the second gate line GCLB are provided in different layers with insulating layers (a third inorganic insulating layer <b>22</b><i>c </i>and a fourth inorganic insulating layer <b>22</b><i>d </i>(refer to <figref idref="DRAWINGS">FIG. <b>7</b></figref>)) interposed therebetween. The first gate line GCLA and the second gate line GCLB are electrically coupled with each other at an optional place and supplied with gate drive signals VGCL having the same potential. At least one of the first gate line GCLA and the second gate line GCLB is coupled with the gate line drive circuit <b>15</b>. In <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the first gate line GCLA and the second gate line GCLB have widths different from each other but may have the same width.</p><p id="p-0057" num="0056">A photodiode PD is provided in the region surrounded by the gate lines GCL and the signal lines SGL. The photodiode PD includes a third semiconductor <b>31</b>, an upper electrode <b>34</b>, and a lower electrode <b>35</b>. The photodiode PD is, for example, a photodiode of a positive intrinsic negative diode (PIN) type.</p><p id="p-0058" num="0057">Specifically, as illustrated in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, in the photodiode PD, the lower electrode <b>35</b>, the third semiconductor <b>31</b>, and the upper electrode <b>34</b> are stacked in the stated order on a first organic insulating layer <b>23</b><i>a </i>of a backplane <b>2</b>. The backplane <b>2</b> is a drive circuit substrate configured to drive a sensor for each predetermined detection region. The backplane <b>2</b> includes the insulating substrate <b>21</b>, the first switching elements Tr, the second switching elements TrG, various wires, and the like provided to the insulating substrate <b>21</b>.</p><p id="p-0059" num="0058">The third semiconductor <b>31</b> is made of amorphous silicon (a-Si). The third semiconductor <b>31</b> includes an i-type semiconductor <b>32</b><i>a</i>, a p-type semiconductor <b>32</b><i>b</i>, and an n-type semiconductor <b>32</b><i>c</i>. The i-type semiconductor <b>32</b><i>a</i>, the p-type semiconductor <b>32</b><i>b</i>, and the n-type semiconductor <b>32</b><i>c </i>are specific examples of photoelectric conversion elements. In <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the n-type semiconductor <b>32</b><i>c</i>, the i-type semiconductor <b>32</b><i>a</i>, and the p-type semiconductor <b>32</b><i>b </i>are stacked in the stated order in the direction orthogonal to the surface of the insulating substrate <b>21</b>. However, the n-type semiconductor <b>32</b><i>c</i>, the i-type semiconductor <b>32</b><i>a</i>, and the p-type semiconductor <b>32</b><i>b </i>may be stacked in the opposite order, i.e., in the stated order of the p-type semiconductor <b>32</b><i>b</i>, the i-type semiconductor <b>32</b><i>a</i>, and the n-type semiconductor <b>32</b><i>c. </i></p><p id="p-0060" num="0059">The lower electrode <b>35</b> is the anode of the photodiode PD and an electrode for reading the detection signal Vdet. The lower electrode <b>35</b> is made of a metallic material such as molybdenum (Mo) or aluminum (Al). Alternatively, the lower electrode <b>35</b> may be a multilayer film of a plurality of layers of these metallic materials. The lower electrode <b>35</b> may be made of a translucent conductive material such as indium tin oxide (ITO).</p><p id="p-0061" num="0060">The n-type semiconductor <b>32</b><i>c </i>forms an n+region of a-Si doped with impurities. The p-type semiconductor <b>32</b><i>b </i>forms a p+ region of a-Si doped with impurities. The i-type semiconductor <b>32</b><i>a </i>is, for example, an undoped intrinsic semiconductor and has conductivity lower than those of the n-type semiconductor <b>32</b><i>c </i>and the p-type semiconductor <b>32</b><i>b. </i></p><p id="p-0062" num="0061">The upper electrode <b>34</b> is the cathode of the photodiode PD and an electrode for supplying the power source signal SVS to a photoelectric conversion layer. The upper electrode <b>34</b> is a translucent conductive layer of ITO or the like and provided for each photodiode PD.</p><p id="p-0063" num="0062">As illustrated in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, a sixth inorganic insulating layer <b>22</b><i>f </i>and a seventh inorganic insulating layer <b>22</b><i>g </i>are provided on the first organic insulating layer <b>23</b><i>a</i>. The sixth inorganic insulating layer <b>22</b><i>f </i>covers a peripheral part of the upper electrode <b>34</b> and is provided with an opening at a position overlapping the upper electrode <b>34</b>. A coupling wire <b>36</b> is coupled with the upper electrode <b>34</b> through a part of the upper electrode <b>34</b>, at which the sixth inorganic insulating layer <b>22</b><i>f </i>is not provided. The seventh inorganic insulating layer <b>22</b><i>g </i>is provided on the sixth inorganic insulating layer <b>22</b><i>f </i>and covers the upper electrode <b>34</b> and the coupling wire <b>36</b>. A second organic insulating layer <b>23</b><i>b </i>that is a flattening layer is provided on the seventh inorganic insulating layer <b>22</b><i>g. </i></p><p id="p-0064" num="0063">As illustrated in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the upper electrode <b>34</b> is coupled with a power source signal line Lvs through the coupling wire <b>36</b>. The power source signal line Lvs is a wire through which the power source signal SVS is supplied to the photodiode PD. In the present embodiment, the power source signal line Lvs overlaps each signal line SGL and extends in the second direction Dy. A plurality of partial detection regions PAA arrayed in the second direction Dy are coupled with the power source signal line Lvs common thereto. With such a configuration, each partial detection region PAA can have an increased opening. The lower electrode <b>35</b>, the third semiconductor <b>31</b>, and the upper electrode <b>34</b> have rectangular shapes in plan view. However, the shapes of the lower electrode <b>35</b>, the third semiconductor <b>31</b>, and the upper electrode <b>34</b> are not limited thereto but may be changed as appropriate.</p><p id="p-0065" num="0064">As illustrated in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, each first switching element Tr is provided near an intersection of a gate line GCL and a signal line SGL. The first switching element Tr includes a first semiconductor <b>61</b>, a source electrode <b>62</b>, a drain electrode <b>63</b>, a first gate electrode <b>64</b>A, and a second gate electrode <b>64</b>B.</p><p id="p-0066" num="0065">The first semiconductor <b>61</b> is made of oxide semiconductor. More preferably, the first semiconductor <b>61</b> is made of transparent amorphous oxide semiconductor (TAOS) among oxide semiconductors. When such an oxide semiconductor is used in the first switching element Tr, leakage current of the first switching element Tr can be reduced. Specifically, with the first switching element Tr, leakage current from any non-selected partial detection region PAA can be reduced in the reading duration Pdet illustrated in <figref idref="DRAWINGS">FIG. <b>5</b></figref>. Accordingly, the fingerprint detection apparatus <b>1</b> can have an improved S/N ratio.</p><p id="p-0067" num="0066">The first semiconductor <b>61</b> is provided in the first direction Dx and intersects the first gate electrode <b>64</b>A and the second gate electrode <b>64</b>B in plan view. The first gate electrode <b>64</b>A and the second gate electrode <b>64</b>B are provided as bifurcations of the first gate line GCLA and the second gate line GCLB, respectively. In other words, parts of the first gate line GCLA and the second gate line GCLB, which overlap the first semiconductor <b>61</b> functions as the first gate electrode <b>64</b>A and the second gate electrode <b>64</b>B, respectively. The first gate electrode <b>64</b>A and the second gate electrode <b>64</b>B are made of aluminum (Al), copper (Cu), silver (Ag), molybdenum (Mo), or an alloy of these materials. A channel region is formed at a part of the first semiconductor <b>61</b>, which overlaps the first gate electrode <b>64</b>A and the second gate electrode <b>64</b>B.</p><p id="p-0068" num="0067">One end of the first semiconductor <b>61</b> is coupled with the source electrode <b>62</b> through a contact hole H<b>1</b>. The other end of the first semiconductor <b>61</b> is coupled with the drain electrode <b>63</b> through a contact hole H<b>2</b>. A part of the signal line SGL, which overlaps the first semiconductor <b>61</b> is the source electrode <b>62</b>. A part of a third conductive layer <b>67</b>, which overlaps the first semiconductor <b>61</b> functions as the drain electrode <b>63</b>. The third conductive layer <b>67</b> is coupled with the lower electrode <b>35</b> through a contact hole H<b>3</b>. With such a configuration, the first switching element Tr can perform switching of coupling and cutoff between the photodiode PD and the signal line SGL.</p><p id="p-0069" num="0068">Subsequently, a layer configuration of the first switching element Tr will be described below. As illustrated in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the first switching element Tr is provided on the insulating substrate <b>21</b>. The insulating substrate <b>21</b> is, for example, a glass substrate. Alternatively, the insulating substrate <b>21</b> may be a resin substrate or a resin film made of resin such as polyimide.</p><p id="p-0070" num="0069">In the fingerprint detection apparatus <b>1</b>, the first switching element Tr including an oxide semiconductor is formed on the insulating substrate <b>21</b>. Thus, the fingerprint detection apparatus <b>1</b> can easily obtain an increased area of the detection region AA as compared to a case in which a semiconductor substrate such as a silicon substrate is used.</p><p id="p-0071" num="0070">The second gate electrode <b>64</b>B is provided on the insulating substrate <b>21</b> with a first inorganic insulating layer <b>22</b><i>a </i>and a second inorganic insulating layer <b>22</b><i>b </i>interposed therebetween. An inorganic insulating layer such as the first inorganic insulating layer <b>22</b><i>a </i>or the second inorganic insulating layer <b>22</b><i>b </i>is achieved by a silicon oxide film (SiO), a silicon nitride film (SiN), a silicon oxynitride film (SiON), or the like. Each inorganic insulating layer is not limited to a single layer but may be a multilayer film.</p><p id="p-0072" num="0071">The third inorganic insulating layer <b>22</b><i>c </i>is provided on the second inorganic insulating layer <b>22</b><i>b </i>and covers the second gate electrode <b>64</b>B. The first semiconductor <b>61</b>, a first conductive layer <b>65</b>, and a second conductive layer <b>66</b> are provided on the third inorganic insulating layer <b>22</b><i>c</i>. The first conductive layer <b>65</b> is provided to cover an end part of the first semiconductor <b>61</b>, which is coupled with the source electrode <b>62</b>. The second conductive layer <b>66</b> is provided to cover an end part of the first semiconductor <b>61</b>, which is coupled with the drain electrode <b>63</b>.</p><p id="p-0073" num="0072">The fourth inorganic insulating layer <b>22</b><i>d </i>is provided on the third inorganic insulating layer <b>22</b><i>c </i>and covers the first semiconductor <b>61</b>, the first conductive layer <b>65</b>, and the second conductive layer <b>66</b>. The first gate electrode <b>64</b>A is provided on the fourth inorganic insulating layer <b>22</b><i>d</i>. The first semiconductor <b>61</b> is provided between the first gate electrode <b>64</b>A and the second gate electrode <b>64</b>B in the direction orthogonal to the insulating substrate <b>21</b>.</p><p id="p-0074" num="0073">Accordingly, the first switching element Tr has what is called a dual gate structure. However, the first switching element Tr may have a top gate structure in which the first gate electrode <b>64</b>A is provided but the second gate electrode <b>64</b>B is not provided, or may have a bottom gate structure in which the first gate electrode <b>64</b>A is not provided but only the second gate electrode <b>64</b>B is provided.</p><p id="p-0075" num="0074">A fifth inorganic insulating layer <b>22</b><i>e </i>is provided on the fourth inorganic insulating layer <b>22</b><i>d </i>and covers the first gate electrode <b>64</b>A. The source electrode <b>62</b> (signal line SGL) and the drain electrode <b>63</b> (the third conductive layer <b>67</b>) are provided on the fifth inorganic insulating layer <b>22</b><i>e</i>. In the present embodiment, the drain electrode <b>63</b> is the third conductive layer <b>67</b> provided on the first semiconductor <b>61</b> with the fourth inorganic insulating layer <b>22</b><i>d </i>and the fifth inorganic insulating layer <b>22</b><i>e </i>interposed therebetween. The fourth inorganic insulating layer <b>22</b><i>d </i>and the fifth inorganic insulating layer <b>22</b><i>e </i>are provided with the contact hole H<b>1</b> and the contact hole H<b>2</b>. The first conductive layer <b>65</b> is exposed at a bottom part of the contact hole H<b>1</b>. The source electrode <b>62</b> is electrically coupled with the first semiconductor <b>61</b> through the contact hole H<b>1</b> and the first conductive layer <b>65</b>. Similarly, the second conductive layer <b>66</b> is exposed at a bottom part of the contact hole H<b>2</b>. The drain electrode <b>63</b> is electrically coupled with the first semiconductor <b>61</b> through the contact hole H<b>2</b> and the second conductive layer <b>66</b>.</p><p id="p-0076" num="0075">The first conductive layer <b>65</b> is provided between the source electrode <b>62</b> and the first semiconductor <b>61</b> at a part overlapping at least the bottom part of the contact hole H<b>1</b> and is in contact with the first semiconductor <b>61</b>. The second conductive layer <b>66</b> is provided between the drain electrode <b>63</b> and the first semiconductor <b>61</b> at a part overlapping at least the bottom part of the contact hole H<b>2</b> and is in contact with the first semiconductor <b>61</b>. Since the first conductive layer <b>65</b> and the second conductive layer <b>66</b> are provided in the fingerprint detection apparatus <b>1</b>, the first semiconductor <b>61</b> can be prevented from being removed by etching solution when the contact holes H<b>1</b> and H<b>2</b> are formed by etching. Accordingly, since the first switching elements Tr in the detection region AA and the second switching elements TrG in the peripheral region GA can be formed through the same process, the fingerprint detection apparatus <b>1</b> can achieve reduction of manufacturing cost.</p><p id="p-0077" num="0076">The first conductive layer <b>65</b>, the second conductive layer <b>66</b>, and the third conductive layer <b>67</b> are made of a metallic material such as aluminum (Al), copper (Cu), silver (Ag), or molybdenum (Mo), or an alloy of these materials. The first conductive layer <b>65</b> and the second conductive layer <b>66</b> may be made of any conductive material that can prevent the progress of etching when the contact holes H<b>1</b> and H<b>2</b> are formed.</p><p id="p-0078" num="0077">The third conductive layer <b>67</b> is provided in a region overlapping the photodiode PD in plan view. The third conductive layer <b>67</b> is also provided above the first semiconductor <b>61</b>, the first gate electrode <b>64</b>A, and the second gate electrode <b>64</b>B. In other words, the third conductive layer <b>67</b> is provided between the first gate electrode <b>64</b>A and the lower electrode <b>35</b> in the direction orthogonal to the insulating substrate <b>21</b>. Accordingly, the third conductive layer <b>67</b> functions as a protective layer that protects the first switching element Tr.</p><p id="p-0079" num="0078">The second conductive layer <b>66</b> extends oppositely to the third conductive layer <b>67</b> in a region not overlapping the first semiconductor <b>61</b>. In the region not overlapping the first semiconductor <b>61</b>, a fourth conductive layer <b>68</b> is provided on the fourth inorganic insulating layer <b>22</b><i>d</i>. The fourth conductive layer <b>68</b> is provided between the second conductive layer <b>66</b> and the third conductive layer <b>67</b>. Accordingly, capacitance is generated between the second conductive layer <b>66</b> and the fourth conductive layer <b>68</b>, and capacitance is generated between the third conductive layer <b>67</b> and the fourth conductive layer <b>68</b>. The capacitance generated by the second conductive layer <b>66</b>, the third conductive layer <b>67</b>, and the fourth conductive layer <b>68</b> is the capacitance of the capacitor Ca illustrated in <figref idref="DRAWINGS">FIG. <b>4</b></figref>.</p><p id="p-0080" num="0079">The first organic insulating layer <b>23</b><i>a </i>is provided on the fifth inorganic insulating layer <b>22</b><i>e </i>and covers the source electrode <b>62</b> (signal line SGL) and the drain electrode <b>63</b> (third conductive layer <b>67</b>). The first organic insulating layer <b>23</b><i>a </i>is a flattening layer that flattens irregularities formed at the first switching element Tr and various conductive layers. The photodiode PD is provided on the first organic insulating layer <b>23</b><i>a</i>. The lower electrode <b>35</b> is electrically coupled with the third conductive layer <b>67</b> through the contact hole H<b>3</b> provided to the first organic insulating layer <b>23</b><i>a</i>. In other words, the third conductive layer <b>67</b> is electrically coupled with the lower electrode <b>35</b> as the anode of the photodiode PD and provided between the photodiode PD and the first gate electrode <b>64</b>A of the first switching element Tr.</p><p id="p-0081" num="0080">The second switching elements TrG of the gate line drive circuit <b>15</b> are provided in the peripheral region GA. The second switching elements TrG are provided on the insulating substrate <b>21</b> on which the first switching elements Tr are provided. Each second switching element TrG includes a second semiconductor <b>81</b>, a source electrode <b>82</b>, a drain electrode <b>83</b>, and a gate electrode <b>84</b>.</p><p id="p-0082" num="0081">The second semiconductor <b>81</b> is made of polycrystalline silicone. More preferably, the second semiconductor <b>81</b> is made of low temperature polycrystalline silicone (hereinafter referred to as LTPS). The second switching element TrG including the LTPS can be manufactured at a process temperature of 600&#xb0; C. or higher. Thus, circuits such as the gate line drive circuit <b>15</b> and the signal line selection circuit <b>16</b> can be formed on the substrate on which the first switching elements Tr are provided. Polycrystalline silicone has a carrier mobility higher than that of a-Si. Thus, in the fingerprint detection apparatus <b>1</b>, since the second switching elements TrG are made of polycrystalline silicone, the size of the gate line drive circuit <b>15</b> can be reduced. As a result, in the fingerprint detection apparatus <b>1</b>, the area of the peripheral region GA can be reduced. The second switching elements TrG made of polycrystalline silicone are more reliable than those made of a-Si.</p><p id="p-0083" num="0082">The second semiconductor <b>81</b> is provided on the first inorganic insulating layer <b>22</b><i>a</i>. Thus, the first semiconductor <b>61</b> of each first switching element Tr is provided at a position further separated from the insulating substrate <b>21</b> than the second semiconductor <b>81</b> of each second switching element TrG in the direction orthogonal to the insulating substrate <b>21</b>. Accordingly, the second semiconductor <b>81</b> made of polycrystalline silicone and the first semiconductor <b>61</b> made of oxide semiconductor can be formed on the same insulating substrate <b>21</b>.</p><p id="p-0084" num="0083">The gate electrode <b>84</b> is provided above the second semiconductor <b>81</b> with the second inorganic insulating layer <b>22</b><i>b </i>interposed therebetween. The gate electrode <b>84</b> is provided in a layer in which the second gate electrode <b>64</b>B is provided. The second switching element TrG has what is called a top gate structure. However, the second switching element TrG may have a dual gate structure or a bottom gate structure.</p><p id="p-0085" num="0084">The source electrode <b>82</b> and the drain electrode <b>83</b> are provided on the fifth inorganic insulating layer <b>22</b><i>e</i>. The source electrode <b>82</b> and the drain electrode <b>83</b> are provided in a layer in which the source electrode <b>62</b> and the drain electrode <b>63</b> of the first switching element Tr are provided. Contact holes H<b>4</b> and H<b>5</b> are provided through the second inorganic insulating layer <b>22</b><i>b </i>to the fifth inorganic insulating layer <b>22</b><i>e</i>. The source electrode <b>82</b> is electrically coupled with the second semiconductor <b>81</b> through the contact hole H<b>4</b>. The drain electrode <b>83</b> is electrically coupled with the second semiconductor <b>81</b> through the contact hole H<b>5</b>.</p><p id="p-0086" num="0085">The contact holes H<b>4</b> and H<b>5</b> are formed through four inorganic insulating layers (the second inorganic insulating layer <b>22</b><i>b </i>to the fifth inorganic insulating layer <b>22</b><i>e</i>), and the contact holes H<b>1</b> and H<b>2</b> are formed through two inorganic insulating layers (the fourth inorganic insulating layer <b>22</b><i>d </i>and the fifth inorganic insulating layer <b>22</b><i>e</i>). Accordingly, the lengths of the contact holes H<b>4</b> and H<b>5</b> in the direction orthogonal to the insulating substrate <b>21</b> are longer than those of the contact holes H<b>1</b> and H<b>2</b>. In this case as well, since the first switching element Tr includes the first conductive layer <b>65</b> and the second conductive layer <b>66</b>, the contact holes H<b>1</b> and H<b>2</b> and the contact holes H<b>4</b> and H<b>5</b> can be formed through the same process in the fingerprint detection apparatus <b>1</b>.</p><p id="p-0087" num="0086">The third switching elements TrS included in the signal line selection circuit <b>16</b>, which are illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, may have configurations same as those of the second switching elements TrG. Specifically, a semiconductor of each third switching element TrS is made of polycrystalline silicone, more preferably, LTPS. In this case, the fingerprint detection apparatus <b>1</b> can have a reduced circuit size of the signal line selection circuit <b>16</b>. The semiconductor of each third switching element TrS is not limited thereto but may be made of oxide semiconductor such as TAOS. Similarly, the fourth switching elements TrR included in the reset circuit <b>17</b>, which are illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, may have configurations same as those of the second switching elements TrG. Specifically, a semiconductor of each fourth switching element TrR is made of polycrystalline silicone, more preferably, LTPS. In this case, the fingerprint detection apparatus <b>1</b> can have a reduced circuit size of the reset circuit <b>17</b>. The semiconductor of each fourth switching element TrR is not limited thereto but may be made of oxide semiconductor such as TAOS.</p><p id="p-0088" num="0087">The terminal unit <b>72</b> is provided at a position different from a region in which the gate line drive circuit <b>15</b> is provided in the peripheral region GA. The terminal unit <b>72</b> includes a first terminal conductive layer <b>73</b>, a second terminal conductive layer <b>74</b>, a third terminal conductive layer <b>75</b>, and a fourth terminal conductive layer <b>76</b>. The first terminal conductive layer <b>73</b> is provided in a layer in which the second gate electrode <b>64</b>B is provided on the second inorganic insulating layer <b>22</b><i>b</i>. A contact hole H<b>6</b> is provided through the third inorganic insulating layer <b>22</b><i>c</i>, the fourth inorganic insulating layer <b>22</b><i>d</i>, the fifth inorganic insulating layer <b>22</b><i>e</i>, and a first organic insulating layer <b>23</b>.</p><p id="p-0089" num="0088">The second terminal conductive layer <b>74</b>, the third terminal conductive layer <b>75</b>, and the fourth terminal conductive layer <b>76</b> are stacked in the stated order in the contact hole H<b>6</b> and electrically coupled with the first terminal conductive layer <b>73</b>. The second terminal conductive layer <b>74</b> can be formed through a process same as that of the third conductive layer <b>67</b> or the like by using a material same as that of the third conductive layer <b>67</b> or the like. The third terminal conductive layer <b>75</b> can be formed through a process same as that of the lower electrode <b>35</b> by using a material same as that of the lower electrode <b>35</b>. The fourth terminal conductive layer <b>76</b> can be formed through a process same as those of the coupling wire <b>36</b> and the power source signal line Lvs (refer to <figref idref="DRAWINGS">FIG. <b>6</b></figref>) by using a material same as those of the coupling wire <b>36</b> and the power source signal line Lvs.</p><p id="p-0090" num="0089">Although <figref idref="DRAWINGS">FIG. <b>7</b></figref> illustrates one terminal unit <b>72</b>, a plurality of terminal units <b>72</b> are arrayed at intervals. Each terminal unit <b>72</b> is electrically coupled with the flexible print substrate <b>71</b> (refer to <figref idref="DRAWINGS">FIG. <b>1</b></figref>) through, for example, an anisotropic conductive film (ACF).</p><p id="p-0091" num="0090">As described above, the fingerprint detection apparatus <b>1</b> of the present embodiment includes: the insulating substrate <b>21</b>; a plurality of photoelectric conversion elements (photodiodes PD) arrayed in the detection region AA of the insulating substrate <b>21</b> and each configured to output a signal in accordance with light incident on the photoelectric conversion element; a first switching element Tr provided for each photoelectric conversion element and including the first semiconductor <b>61</b> made of oxide semiconductor; the gate lines GCL coupled with the first switching elements Tr and extending in the first direction Dx; the signal lines SGL coupled with the first switching elements Tr and extending in the second direction Dy intersecting the first direction Dx; and the gate line drive circuit <b>15</b> including a second switching element TrG that includes the second semiconductor <b>81</b> made of polycrystalline silicone, the gate line drive circuit <b>15</b> being provided in the peripheral region GA outside the detection region AA and configured to drive the gate lines GCL.</p><p id="p-0092" num="0091">With this configuration, in the fingerprint detection apparatus <b>1</b>, the first switching elements Tr including the oxide semiconductor are formed on the insulating substrate <b>21</b>. Thus, the fingerprint detection apparatus <b>1</b> can easily obtain an increased area of the detection region AA as compared to a case in which a semiconductor substrate such as a silicon substrate is used. The first switching elements Tr provided to the photoelectric conversion elements as the photodiodes PD include the first semiconductor made of oxide semiconductor and can reduce leakage current. Accordingly, the fingerprint detection apparatus <b>1</b> can have an improved SN ratio. Each second switching element TrG in the peripheral region includes the second semiconductor <b>81</b> made of polycrystalline silicone and has a high carrier mobility. Thus, the circuit size of the gate line drive circuit <b>15</b> can be reduced. As a result, the area of the peripheral region GA can be reduced. In addition, since the gate line drive circuit <b>15</b> is provided to the insulating substrate <b>21</b>, the circuit size of ICs included in the control circuit <b>102</b> can be reduced.</p><heading id="h-0009" level="1">Second Embodiment</heading><p id="p-0093" num="0092"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a cross-sectional view illustrating a schematic section configuration of a fingerprint detection apparatus according to a second embodiment. As illustrated in <figref idref="DRAWINGS">FIG. <b>8</b></figref>, in this fingerprint detection apparatus <b>1</b>A of the present embodiment, the configurations of the first switching elements Tr and the second switching elements TrG are same as those in the first embodiment. The drain electrode <b>63</b> is the third conductive layer <b>67</b> provided on the first semiconductor <b>61</b> with the fourth inorganic insulating layer <b>22</b><i>d </i>and the fifth inorganic insulating layer <b>22</b><i>e </i>interposed therebetween. The third conductive layer <b>67</b> serves as the lower electrode <b>35</b> that is the anode of the photodiode PD. A part of the third conductive layer <b>67</b>, which overlaps the third semiconductor <b>31</b> is the lower electrode <b>35</b>, and a part thereof, which overlaps the first semiconductor <b>61</b> is the drain electrode <b>63</b>.</p><p id="p-0094" num="0093">Each photodiode PD is provided on the fifth inorganic insulating layer <b>22</b><i>e</i>. The sixth inorganic insulating layer <b>22</b><i>f </i>is provided on the fifth inorganic insulating layer <b>22</b><i>e </i>and covers the source electrode <b>62</b> (signal line SGL) and the drain electrode <b>63</b> (third conductive layer <b>67</b>). The sixth inorganic insulating layer <b>22</b><i>f </i>is provided to also cover the source electrode <b>82</b> and the drain electrode <b>83</b> of each second switching element TrG. The sixth inorganic insulating layer <b>22</b><i>f </i>covers a peripheral part of the third semiconductor <b>31</b> and is provided with an opening at a position overlapping the third semiconductor <b>31</b>.</p><p id="p-0095" num="0094">The upper electrode <b>34</b> is coupled with the third semiconductor <b>31</b> through a part of the third semiconductor <b>31</b>, at which the sixth inorganic insulating layer <b>22</b><i>f </i>is not provided. The seventh inorganic insulating layer <b>22</b><i>g </i>is provided to cover the sixth inorganic insulating layer <b>22</b><i>f </i>and the upper electrode <b>34</b>. The second organic insulating layer <b>23</b><i>b </i>that is a flattening layer is provided on the seventh inorganic insulating layer <b>22</b><i>g</i>. Thus, in the present embodiment, the first organic insulating layer <b>23</b><i>a </i>illustrated in <figref idref="DRAWINGS">FIG. <b>7</b></figref> can be omitted to reduce the thickness of the fingerprint detection apparatus <b>1</b>A.</p><p id="p-0096" num="0095">The upper electrode <b>34</b> is made of translucent ITO and thus may be provided across a plurality of partial detection regions PAA. The upper electrode <b>34</b> may be continuously provided on the third semiconductor <b>31</b> and the sixth inorganic insulating layer <b>22</b><i>f </i>to couple a plurality of third semiconductors <b>31</b>.</p><p id="p-0097" num="0096">The terminal unit <b>72</b> includes a fifth terminal conductive layer <b>77</b> and a sixth terminal conductive layer <b>78</b>. The contact hole H<b>6</b> is provided through the sixth inorganic insulating layer <b>22</b><i>f </i>and the seventh inorganic insulating layer <b>22</b><i>g</i>. The fifth terminal conductive layer <b>77</b> and the sixth terminal conductive layer <b>78</b> are provided along the inner wall of the contact hole H<b>6</b> and a bottom part thereof. The third conductive layer <b>67</b> extends to the peripheral region GA and is coupled with the sixth inorganic insulating layer <b>22</b><i>f </i>at the bottom part of the contact hole H<b>6</b>. The sixth inorganic insulating layer <b>22</b><i>f </i>and the seventh inorganic insulating layer <b>22</b><i>g </i>are made of, for example, translucent ITO. The sixth inorganic insulating layer <b>22</b><i>f </i>can be formed through a process same as that of the upper electrode <b>34</b>.</p><p id="p-0098" num="0097">In the present embodiment, each photodiode PD is provided in a region not overlapping the corresponding first switching element Tr. The third conductive layer <b>67</b> is provided at a position not overlapping the first gate electrode <b>64</b>A. The second conductive layer <b>66</b> is provided at a position not overlapping the photodiode PD and the fourth conductive layer <b>68</b> and covers an end part of the first semiconductor <b>61</b>. In this case, capacitance generated between the third conductive layer <b>67</b> and the fourth conductive layer <b>68</b> is the capacitance of the capacitor Ca illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref>.</p><heading id="h-0010" level="1">Modification of Second Embodiment</heading><p id="p-0099" num="0098"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a cross-sectional view illustrating a schematic section configuration of a fingerprint detection apparatus according to a modification of the second embodiment. As illustrated in <figref idref="DRAWINGS">FIG. <b>9</b></figref>, this fingerprint detection apparatus <b>1</b>B of the present modification is different from the fingerprint detection apparatus <b>1</b>A illustrated in <figref idref="DRAWINGS">FIG. <b>8</b></figref> in that the coupling wire <b>36</b> is provided on the upper electrode <b>34</b>. In the present modification, the upper electrode <b>34</b> is provided for each partial detection region PAA. The upper electrode <b>34</b> is coupled with the power source signal line Lvs (refer to <figref idref="DRAWINGS">FIG. <b>6</b></figref>) through the coupling wire <b>36</b>.</p><p id="p-0100" num="0099">In the terminal unit <b>72</b>, the sixth terminal conductive layer <b>78</b> is provided on the seventh inorganic insulating layer <b>22</b><i>g </i>and coupled with the fifth terminal conductive layer <b>77</b> through the contact hole H<b>6</b>.</p><heading id="h-0011" level="1">Third Embodiment</heading><p id="p-0101" num="0100"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is a cross-sectional view illustrating a schematic section configuration of a fingerprint detection apparatus according to a third embodiment. As illustrated in <figref idref="DRAWINGS">FIG. <b>10</b></figref>, in this fingerprint detection apparatus <b>1</b>C of the present embodiment, the sixth inorganic insulating layer <b>22</b><i>f </i>and the seventh inorganic insulating layer <b>22</b><i>g </i>are provided to cover the first switching elements Tr and the second switching elements TrG. The photodiodes PD are provided on the seventh inorganic insulating layer <b>22</b><i>g</i>. An eighth inorganic insulating layer <b>22</b><i>h </i>and a ninth inorganic insulating layer <b>22</b><i>i </i>are provided on the seventh inorganic insulating layer <b>22</b><i>g </i>and cover the photodiodes PD.</p><p id="p-0102" num="0101">A contact hole H<b>7</b> is provided through the sixth inorganic insulating layer <b>22</b><i>f </i>and the seventh inorganic insulating layer <b>22</b><i>g</i>. The lower electrode <b>35</b> of each photodiode PD is electrically coupled with the third conductive layer <b>67</b> through the corresponding contact hole H<b>7</b>.</p><p id="p-0103" num="0102">The fourth conductive layer <b>68</b> is provided on the sixth inorganic insulating layer <b>22</b><i>f </i>in a region overlapping each photodiode PD. The fourth conductive layer <b>68</b> is provided between the lower electrode <b>35</b> and the third conductive layer <b>67</b>. Accordingly, capacitance is generated between the lower electrode <b>35</b> and the fourth conductive layer <b>68</b>, and capacitance is generated between the third conductive layer <b>67</b> and the fourth conductive layer <b>68</b>.</p><p id="p-0104" num="0103">The fifth terminal conductive layer <b>77</b> of the terminal unit <b>72</b> is provided in a layer in which the fourth conductive layer <b>68</b> is provided, and is made of a metallic material same as that of the fourth conductive layer <b>68</b>. The sixth terminal conductive layer <b>78</b> is provided in a layer in which the lower electrode <b>35</b> is provided, and is made of a metallic material same as that of the lower electrode <b>35</b>. A seventh terminal conductive layer <b>79</b> is provided on the sixth terminal conductive layer <b>78</b>. The seventh terminal conductive layer <b>79</b> is made of, for example, translucent ITO.</p><heading id="h-0012" level="1">Fourth Embodiment</heading><p id="p-0105" num="0104"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a cross-sectional view illustrating a schematic section configuration of a display apparatus according to a fourth embodiment. As illustrated in <figref idref="DRAWINGS">FIG. <b>11</b></figref>, this display apparatus <b>120</b> includes the fingerprint detection apparatus <b>1</b>, a display panel <b>121</b>, a touch panel <b>122</b>, and a cover glass <b>123</b>. The display panel <b>121</b> may be, for example, an organic light emitting diode (organic EL display panel or OLED) or an inorganic EL display (&#x3bc;-LED or mini-LED) including a light emitting element as a display element. Alternatively, a display panel <b>20</b> may be a liquid crystal display (LCD) panel including a liquid crystal element as the display element, or an electrophoretic display (EPD) panel including an electrophoretic element as the display element. The photoelectric conversion elements included in the fingerprint detection apparatus <b>1</b> may be an organic material or the like, instead of an amorphous silicon material.</p><p id="p-0106" num="0105">The display panel <b>121</b> has a first principal surface <b>121</b><i>a</i>, and a second principal surface <b>121</b><i>b </i>opposite to the first principal surface <b>121</b><i>a</i>. The first principal surface <b>121</b><i>a </i>is a surface from which light L<b>1</b> from the display element is emitted toward the cover glass <b>123</b> to display an image. The first principal surface <b>121</b><i>a </i>has a display region DA in which an image is displayed.</p><p id="p-0107" num="0106">The touch panel <b>122</b> detects a finger Fg in contact with or near the surface of the cover glass <b>123</b> by, for example, a capacitive scheme. The touch panel <b>122</b> is translucent and can transmit the light L<b>1</b> and light L<b>2</b> that is reflected at the interface between the cover glass <b>123</b> and air. The display apparatus <b>120</b> does not necessarily include the touch panel <b>122</b>. The display panel <b>121</b> may be integrated with the touch panel <b>122</b> and have functions of the touch panel <b>122</b>.</p><p id="p-0108" num="0107">The cover glass <b>123</b> is a member for protecting the display panel <b>121</b> and the like and covers the display panel <b>121</b> and the like. The cover glass <b>123</b> is, for example, a glass substrate. Not only the cover glass <b>123</b> but also a resin substrate or the like may be provided on the touch panel <b>122</b>.</p><p id="p-0109" num="0108">The fingerprint detection apparatus <b>1</b> is provided opposite to the second principal surface <b>121</b><i>b </i>of the display panel <b>121</b>. The fingerprint detection apparatus <b>1</b> can detect irregularities of the surface of the finger Fg by detecting the light L<b>2</b> reflected at the interface between the cover glass <b>123</b> and air. Since the area of the fingerprint detection apparatus <b>1</b> can be easily increased, the detection region AA of the fingerprint detection apparatus <b>1</b> is provided opposite to the entire display region DA of the display panel <b>121</b>. The detection region AA is not limited to this configuration but may be provided opposite to a part of the display region DA of the display panel <b>121</b>.</p><p id="p-0110" num="0109">The fingerprint detection apparatus <b>1</b> described in the first to fourth embodiments and the modification is not limited to fingerprint detection but is also applicable to detection of other information related to a living body. The fingerprint detection apparatus <b>1</b> is also applicable to, for example, a detection device configured to detect a blood vessel image (vein pattern) of the finger Fg or a palm, the pulse wave, the pulse beat, the blood oxygen level, and the like.</p><p id="p-0111" num="0110">Preferable embodiments of the present disclosure are described above, but the present disclosure is not limited to such embodiments. Contents disclosed in the embodiments are merely exemplary, and various kinds of modifications are possible without departing from the gist of the present disclosure. Any modification performed as appropriate without departing from the gist of the present disclosure belongs to the technical scope of the present disclosure.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>: A photodiode array comprising:<claim-text>an insulating substrate;</claim-text><claim-text>a plurality of photodiodes arrayed in a detection region of the insulating substrate, each of the photodiodes configured to output a signal in accordance with light incident on each of the photodiodes;</claim-text><claim-text>first switching elements, each corresponding to each of the photodiodes and including a first semiconductor made of oxide semiconductor;</claim-text><claim-text>a plurality of gate lines coupled with the first switching elements and extending in a first direction;</claim-text><claim-text>a plurality of signal lines coupled with the first switching elements and extending in a second direction intersecting the first direction; and</claim-text><claim-text>a gate line drive circuit including a second switching element that includes a second semiconductor made of polycrystalline silicone, the gate line drive circuit being provided in a peripheral region outside the detection region and configured to drive the gate lines, wherein each of the photodiodes includes a translucent conductive layer that is a cathode, and</claim-text><claim-text>the translucent conductive layer overlaps none of the signal lines in a plan view.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>: The photodiode array according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, the translucent conductive layer is electrically coupled with a common power source signal line through coupling wires.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>: The photodiode array according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the common power source signal line overlaps one of the signal lines in the plan view.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>: The photodiode array according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising a signal line selection circuit configured to sequentially select each signal line and couple the signal line with an analog front-end circuit, wherein the signal line selection circuit includes a third switching element including a semiconductor made of polycrystalline silicone.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>: The photodiode array according to <claim-ref idref="CLM-00001">claim 1</claim-ref>,<claim-text>wherein a distance between the first semiconductor and the insulating substrate is larger than a distance between the second semiconductor and the insulating substrate in a direction orthogonal to a main surface of the insulating substrate.</claim-text></claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>: The photodiode array according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>each of the first switching elements includes a source electrode and a drain electrode,</claim-text><claim-text>the source electrode is provided above the first semiconductor with an insulating layer interposed therebetween and electrically coupled with the first semiconductor through a first contact hole provided to the insulating layer, and</claim-text><claim-text>a first conductive layer provided in a region overlapping at least a bottom part of the first contact hole and in contact with the first semiconductor is provided between the first semiconductor and the source electrode.</claim-text></claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>: The photodiode array according to <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein<claim-text>the drain electrode is provided above the first semiconductor with the insulating layer interposed therebetween and electrically coupled with the first semiconductor through a second contact hole provided to the insulating layer, and</claim-text><claim-text>a second conductive layer provided in a region overlapping at least a bottom part of the second contact hole and in contact with the first semiconductor is provided between the first semiconductor and the drain electrode.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>: The photodiode according to <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein<claim-text>the drain electrode is a third conductive layer provided above the first semiconductor, and</claim-text><claim-text>the third conductive layer is electrically coupled with an anode of one of the photodiodes and provided between the one of photodiodes and a gate electrode of corresponding one of the first switching elements in a direction orthogonal to a main surface of the insulating substrate.</claim-text></claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>: The photodiode array according to <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein<claim-text>a fourth conductive layer is provided between the second conductive layer and the third conductive layer,</claim-text><claim-text>capacitance is generated between the second conductive layer and the fourth conductive layer, and</claim-text><claim-text>capacitance is generated between the third conductive layer and the fourth conductive layer.</claim-text></claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>: The photodiode array according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising a flattening layer covering the first switching elements and the second switching element, wherein the photodiodes are provided on the flattening layer.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>: The photodiode array according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>a drain electrode of each of the first switching elements is a third conductive layer provided above the first semiconductor, and</claim-text><claim-text>the third conductive layer serves as an anode of corresponding one of the photodiodes.</claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>: The photodiode array according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising an inorganic insulating layer covering the first switching elements and the second switching element, wherein the photodiodes are provided on the inorganic insulating layer.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>: The photodiode array according to <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein<claim-text>a drain electrode of each of the first switching elements is a third conductive layer provided above the first semiconductor, and</claim-text><claim-text>an anode of corresponding one of the photodiodes is electrically coupled with the third conductive layer through a contact hole provided to the inorganic insulating layer.</claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>: The photodiode array according to <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein a fourth conductive layer is provided between the third conductive layer and the anode.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>: The photodiode array according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein partial detection regions including corresponding one of the respective photodiodes and corresponding one of the first switching elements are provided in a matrix having a row-column configuration in the detection region.</claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>: A display apparatus comprising:<claim-text>the photodiode array according to <claim-ref idref="CLM-00001">claim 1</claim-ref>; and</claim-text><claim-text>a display panel including a display element for displaying an image and disposed opposite to the photodiode array.</claim-text></claim-text></claim></claims></us-patent-application>