# PSU VSLI Digital Design Lab 2

Using simulated DUT (device under test) connected to FOx (fan out 0-6) to find delays and widths of CMOS cells 
