
---------- Begin Simulation Statistics ----------
final_tick                               792726882000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  63096                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701528                       # Number of bytes of host memory used
host_op_rate                                    63306                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9708.49                       # Real time elapsed on the host
host_tick_rate                               81652919                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612568315                       # Number of instructions simulated
sim_ops                                     614605881                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.792727                       # Number of seconds simulated
sim_ticks                                792726882000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.429321                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78560227                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            91959325                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7242710                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        123118128                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11164392                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11328545                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          164153                       # Number of indirect misses.
system.cpu0.branchPred.lookups              157949972                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061897                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018169                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5047478                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143213990                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16567227                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058413                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       44834480                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580305970                       # Number of instructions committed
system.cpu0.commit.committedOps             581325442                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1077359134                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.539584                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.293517                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    787663843     73.11%     73.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    179143713     16.63%     89.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     41096589      3.81%     93.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     35733837      3.32%     96.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10234461      0.95%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3338668      0.31%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2447532      0.23%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1133264      0.11%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16567227      1.54%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1077359134                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887252                       # Number of function calls committed.
system.cpu0.commit.int_insts                561297277                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179953036                       # Number of loads committed
system.cpu0.commit.membars                    2037568                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037574      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322249476     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137068      0.71%     56.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017775      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180971197     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70912302     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581325442                       # Class of committed instruction
system.cpu0.commit.refs                     251883527                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580305970                       # Number of Instructions Simulated
system.cpu0.committedOps                    581325442                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.709165                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.709165                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            189777194                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2204610                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77715083                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             642397435                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               445699566                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                442610221                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5051660                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7190871                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3259875                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  157949972                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 98992969                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    634757400                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1988212                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           99                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     655262076                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          222                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14493856                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.100468                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         444393820                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89724619                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.416795                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1086398516                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.604089                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.895636                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               622400727     57.29%     57.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               344360018     31.70%     88.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                69118535      6.36%     95.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                37936825      3.49%     98.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8174885      0.75%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2330958      0.21%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   36780      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1019019      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020769      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1086398516                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      485746145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5160948                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               149482728                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.394303                       # Inst execution rate
system.cpu0.iew.exec_refs                   275251801                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  76123131                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              153742406                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            199431378                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021732                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3531945                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76724655                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          626136701                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            199128670                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3732521                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            619900767                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1014565                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4194021                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5051660                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6413510                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       110730                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11200299                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        11189                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4675                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2884347                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19478342                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4794164                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4675                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       885766                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4275182                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                270893902                       # num instructions consuming a value
system.cpu0.iew.wb_count                    613051340                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.833665                       # average fanout of values written-back
system.cpu0.iew.wb_producers                225834715                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.389946                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     613110065                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               755388656                       # number of integer regfile reads
system.cpu0.int_regfile_writes              392055467                       # number of integer regfile writes
system.cpu0.ipc                              0.369117                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.369117                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038448      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            339442828     54.43%     54.76% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4212732      0.68%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018309      0.16%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           201618505     32.33%     87.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           75302416     12.07%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             623633288                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1656463                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002656                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 542945     32.78%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     32.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                955598     57.69%     90.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               157918      9.53%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             623251251                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2335432526                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    613051290                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        670951486                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 623077213                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                623633288                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059488                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       44811256                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           111073                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1075                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13349809                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1086398516                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.574037                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.837155                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          640543474     58.96%     58.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          316441681     29.13%     88.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           94746188      8.72%     96.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           26107810      2.40%     99.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5603979      0.52%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1382614      0.13%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1057061      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             421223      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              94486      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1086398516                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.396677                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9970936                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          804782                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           199431378                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76724655                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    870                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1572144661                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13309280                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              167481109                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370583641                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7086671                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               451969682                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4761554                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                15508                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            776910879                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             636451785                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          409193039                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                439014680                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10899533                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5051660                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             22685696                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                38609394                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       776910835                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        195689                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2813                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14419418                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2813                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1686941000                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1261373652                       # The number of ROB writes
system.cpu0.timesIdled                       17196158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  837                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            72.040832                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4624551                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6419347                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           796626                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7962899                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            220534                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         369866                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          149332                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8917026                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3268                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017926                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           473953                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095409                       # Number of branches committed
system.cpu1.commit.bw_lim_events               809975                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054413                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4069063                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32262345                       # Number of instructions committed
system.cpu1.commit.committedOps              33280439                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    198001768                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.168082                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.816631                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    184285178     93.07%     93.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6913166      3.49%     96.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2233830      1.13%     97.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1997711      1.01%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       505415      0.26%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       196522      0.10%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       997387      0.50%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        62584      0.03%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       809975      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    198001768                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320788                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047079                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248436                       # Number of loads committed
system.cpu1.commit.membars                    2035968                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035968      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082218     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266362     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895753      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33280439                       # Class of committed instruction
system.cpu1.commit.refs                      12162127                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32262345                       # Number of Instructions Simulated
system.cpu1.committedOps                     33280439                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.170889                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.170889                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            178562574                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               326222                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4408721                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39928215                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5259651                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12243846                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                474154                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               567900                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2333250                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8917026                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5163388                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    192284577                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                72152                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      41013848                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1593654                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044790                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5792070                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4845085                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.206009                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         198873475                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.211354                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.644453                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               173507122     87.24%     87.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14895999      7.49%     94.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5926256      2.98%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3096674      1.56%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1246617      0.63%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  197582      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2961      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       6      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     258      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           198873475                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         213859                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              504666                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7706944                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.181532                       # Inst execution rate
system.cpu1.iew.exec_refs                    13026576                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2945091                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              152207666                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10116289                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018684                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           675104                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2977312                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37342834                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10081485                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           369309                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36140754                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                905325                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1812159                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                474154                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3835129                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        32919                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          161063                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4849                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          175                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          459                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       867853                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        63621                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           175                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        93400                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        411266                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21314792                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35820278                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.859281                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18315399                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.179922                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35829913                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44485046                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24354073                       # number of integer regfile writes
system.cpu1.ipc                              0.162051                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.162051                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036061      5.58%      5.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21347528     58.47%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  43      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11192363     30.66%     94.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1933972      5.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36510063                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1168753                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.032012                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 240443     20.57%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                817396     69.94%     90.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               110912      9.49%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35642741                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         273154586                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35820266                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41405337                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34287980                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36510063                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054854                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4062394                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            92258                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           441                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1655547                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    198873475                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.183584                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.644766                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          176749623     88.88%     88.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14519749      7.30%     96.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4140000      2.08%     98.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1347760      0.68%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1461418      0.73%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             265221      0.13%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             275430      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              71515      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              42759      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      198873475                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.183387                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6172224                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          529066                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10116289                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2977312                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     93                       # number of misc regfile reads
system.cpu1.numCycles                       199087334                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1386347927                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              163593502                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412382                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6660418                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6333139                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1377377                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 7310                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48083542                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39001950                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26840366                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13008612                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7304871                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                474154                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15449856                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4427984                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        48083530                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         14212                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               604                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13345491                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           604                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   234541126                       # The number of ROB reads
system.cpu1.rob.rob_writes                   75572524                       # The number of ROB writes
system.cpu1.timesIdled                           2184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4125662                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1056823                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5779811                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              25005                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1143984                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8596205                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17174846                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        65012                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        17888                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32722640                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5650715                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65420594                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5668603                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 792726882000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7133114                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1661631                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6916875                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              330                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            266                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1462201                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1462193                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7133115                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           428                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25770153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25770153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    656444032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               656444032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              524                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8596340                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8596340    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8596340                       # Request fanout histogram
system.membus.respLayer1.occupancy        44811015436                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         26280735387                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   792726882000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 792726882000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 792726882000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 792726882000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 792726882000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   792726882000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 792726882000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 792726882000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 792726882000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 792726882000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1109107166.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1350371777.838594                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      4550500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3588420000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   786072239000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6654643000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 792726882000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     81058849                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        81058849                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     81058849                       # number of overall hits
system.cpu0.icache.overall_hits::total       81058849                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17934120                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17934120                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17934120                       # number of overall misses
system.cpu0.icache.overall_misses::total     17934120                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 460635153497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 460635153497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 460635153497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 460635153497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     98992969                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     98992969                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     98992969                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     98992969                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.181166                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.181166                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.181166                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.181166                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25684.848406                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25684.848406                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25684.848406                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25684.848406                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2657                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               46                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    57.760870                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16844720                       # number of writebacks
system.cpu0.icache.writebacks::total         16844720                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1089367                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1089367                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1089367                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1089367                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16844753                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16844753                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16844753                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16844753                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 422693231000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 422693231000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 422693231000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 422693231000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.170161                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.170161                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.170161                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.170161                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25093.465663                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25093.465663                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25093.465663                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25093.465663                       # average overall mshr miss latency
system.cpu0.icache.replacements              16844720                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     81058849                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       81058849                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17934120                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17934120                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 460635153497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 460635153497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     98992969                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     98992969                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.181166                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.181166                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25684.848406                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25684.848406                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1089367                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1089367                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16844753                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16844753                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 422693231000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 422693231000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.170161                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.170161                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25093.465663                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25093.465663                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 792726882000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999929                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           97903392                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16844720                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.812112                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999929                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        214830690                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       214830690                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 792726882000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    234773185                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       234773185                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    234773185                       # number of overall hits
system.cpu0.dcache.overall_hits::total      234773185                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     20659861                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      20659861                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     20659861                       # number of overall misses
system.cpu0.dcache.overall_misses::total     20659861                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 672473912431                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 672473912431                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 672473912431                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 672473912431                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    255433046                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    255433046                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    255433046                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    255433046                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.080882                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.080882                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.080882                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.080882                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32549.779131                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32549.779131                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32549.779131                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32549.779131                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6555838                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       409295                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           117937                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4583                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.587627                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    89.307222                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14817480                       # number of writebacks
system.cpu0.dcache.writebacks::total         14817480                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6235567                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6235567                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6235567                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6235567                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14424294                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14424294                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14424294                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14424294                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 280868582391                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 280868582391                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 280868582391                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 280868582391                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056470                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056470                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056470                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056470                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19471.911928                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19471.911928                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19471.911928                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19471.911928                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14817480                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    167453956                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      167453956                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17068602                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17068602                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 441354874000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 441354874000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184522558                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184522558                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.092501                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.092501                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25857.704925                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25857.704925                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3942152                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3942152                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13126450                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13126450                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 216810373500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 216810373500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16517.060858                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16517.060858                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67319229                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67319229                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3591259                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3591259                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 231119038431                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 231119038431                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70910488                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70910488                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.050645                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.050645                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 64355.992823                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64355.992823                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2293415                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2293415                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1297844                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1297844                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  64058208891                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  64058208891                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018303                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018303                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 49357.402655                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 49357.402655                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1103                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1103                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          777                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          777                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     59954000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     59954000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1880                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1880                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.413298                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.413298                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 77160.875161                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 77160.875161                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          761                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          761                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       913000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       913000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008511                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008511                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 57062.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57062.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1664                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1664                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          169                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1084500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1084500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1833                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1833                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.092199                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.092199                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6417.159763                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6417.159763                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       915500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       915500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.092199                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.092199                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5417.159763                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5417.159763                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612416                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612416                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405753                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405753                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31028591000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31028591000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018169                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018169                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398512                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398512                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 76471.624363                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 76471.624363                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405753                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405753                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30622838000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30622838000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398512                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398512                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 75471.624363                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 75471.624363                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 792726882000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.973859                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250218605                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14829811                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.872677                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.973859                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999183                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999183                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        527739699                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       527739699                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 792726882000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            13605366                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13378468                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 771                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              117529                       # number of demand (read+write) hits
system.l2.demand_hits::total                 27102134                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           13605366                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13378468                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                771                       # number of overall hits
system.l2.overall_hits::.cpu1.data             117529                       # number of overall hits
system.l2.overall_hits::total                27102134                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3239387                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1437578                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1805                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            914322                       # number of demand (read+write) misses
system.l2.demand_misses::total                5593092                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3239387                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1437578                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1805                       # number of overall misses
system.l2.overall_misses::.cpu1.data           914322                       # number of overall misses
system.l2.overall_misses::total               5593092                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 250119296000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 141438380373                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    159710999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  93794237658                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     485511625030                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 250119296000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 141438380373                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    159710999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  93794237658                       # number of overall miss cycles
system.l2.overall_miss_latency::total    485511625030                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16844753                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14816046                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2576                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1031851                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32695226                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16844753                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14816046                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2576                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1031851                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32695226                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.192308                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.097028                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.700699                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.886099                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.171068                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.192308                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.097028                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.700699                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.886099                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.171068                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 77211.921885                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98386.578240                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88482.547922                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102583.376161                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86805.585360                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 77211.921885                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98386.578240                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88482.547922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102583.376161                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86805.585360                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             167593                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      5830                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.746655                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2980302                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1661631                       # number of writebacks
system.l2.writebacks::total                   1661631                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          54568                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3565                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               58151                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         54568                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3565                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              58151                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3239377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1383010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       910757                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5534941                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3239377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1383010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       910757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3094325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8629266                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 217725167000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 123760794014                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    141365999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  84436071173                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 426063398186                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 217725167000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 123760794014                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    141365999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  84436071173                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 293832546611                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 719895944797                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.192308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.093345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.697593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.882644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.169289                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.192308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.093345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.697593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.882644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.263930                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 67212.049416                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89486.550360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78667.779076                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92709.769096                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76977.044233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 67212.049416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89486.550360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78667.779076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92709.769096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94958.527825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83424.933801                       # average overall mshr miss latency
system.l2.replacements                       14190400                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2612766                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2612766                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2612766                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2612766                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30020397                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30020397                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30020397                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30020397                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3094325                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3094325                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 293832546611                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 293832546611                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94958.527825                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94958.527825                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 60                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       240000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       269500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               69                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.960784                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.611111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.869565                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4897.959184                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2681.818182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4491.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            60                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       982000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       215500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1197500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.960784                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.611111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.869565                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20040.816327                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19590.909091                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19958.333333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       206500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       206500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.947368                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        14750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 11472.222222                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       278000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        78500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       356500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.933333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.947368                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19857.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19805.555556                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           859847                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            73175                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                933022                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         830234                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         662011                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1492245                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  81650988713                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  66330890425                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  147981879138                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1690081                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       735186                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2425267                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.491239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.900467                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.615291                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98346.958464                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100196.054786                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99167.280934                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        27829                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2543                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            30372                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       802405                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       659468                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1461873                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  71459216271                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  59548098433                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 131007314704                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.474773                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.897008                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.602768                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89056.294852                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90297.176562                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89616.071098                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      13605366                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           771                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           13606137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3239387                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1805                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3241192                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 250119296000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    159710999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 250279006999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16844753                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2576                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16847329                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.192308                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.700699                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.192386                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 77211.921885                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88482.547922                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77218.198428                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3239377                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1797                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3241174                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 217725167000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    141365999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 217866532999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.192308                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.697593                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.192385                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 67212.049416                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78667.779076                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67218.400801                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12518621                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        44354                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12562975                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       607344                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       252311                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          859655                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  59787391660                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  27463347233                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  87250738893                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13125965                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       296665                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13422630                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.046270                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.850491                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.064045                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98440.738132                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108847.205366                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101495.063593                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        26739                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1022                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        27761                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       580605                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       251289                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       831894                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  52301577743                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  24887972740                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  77189550483                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.044233                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.847046                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.061977                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90081.170061                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99041.234356                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92787.723536                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           34                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                37                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          532                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             542                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      8378993                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       195000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      8573993                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          566                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           579                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.939929                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.769231                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.936097                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15749.986842                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        19500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15819.175277                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          112                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          114                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          420                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          428                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8302496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       163999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8466495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.742049                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.615385                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.739206                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19767.847619                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20499.875000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19781.530374                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 792726882000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 792726882000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999891                       # Cycle average of tags in use
system.l2.tags.total_refs                    68329850                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14190551                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.815165                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.565774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.499228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.611355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.589948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.725915                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.571340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.054675                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.165802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.009218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.198842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            53                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.828125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.171875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 536823063                       # Number of tag accesses
system.l2.tags.data_accesses                536823063                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 792726882000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     207320064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      88541696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        115008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58291072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    195831808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          550099648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    207320064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       115008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     207435072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    106344384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       106344384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3239376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1383464                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         910798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3059872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8595307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1661631                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1661631                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        261527733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        111692561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           145079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         73532352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    247035659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             693933384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    261527733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       145079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        261672812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      134150092                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            134150092                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      134150092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       261527733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       111692561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          145079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        73532352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    247035659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            828083476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1544004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3239375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1254150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    895204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3056352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004999158250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94429                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94429                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15931127                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1453479                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8595308                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1661631                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8595308                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1661631                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 148430                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                117627                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            244551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            246453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            241706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            240465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            868512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            641056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2351820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            308690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            295301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            310742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           314120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           293777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           278294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           262512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           281572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1267307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             68041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             71775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            130032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            121498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            105868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            131452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           140233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           123458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           106824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            95680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            82357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            81354                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.91                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 237252277090                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                42234390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            395631239590                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28087.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46837.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6848938                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  970108                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8595308                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1661631                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4373405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  849025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  401016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  330499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  289118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  254086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  233207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  217595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  200415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  185323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 193892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 334584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 191326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 120847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 104053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  85563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  60213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  21042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  83070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  93786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  95634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  95630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  95810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  95600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  95704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  96373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  99789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  95560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  95337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  94093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  93384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  93664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2171810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    294.415324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.274090                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   338.828286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1062551     48.92%     48.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       387680     17.85%     66.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       111141      5.12%     71.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        70292      3.24%     75.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       111098      5.12%     80.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        54762      2.52%     82.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        98199      4.52%     87.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        24991      1.15%     88.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       251096     11.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2171810                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      89.452149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.696487                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    411.183775                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        94424     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::94208-98303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94429                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.350697                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.327116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.922187                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80488     85.24%     85.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1562      1.65%     86.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7848      8.31%     95.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3025      3.20%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1004      1.06%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              345      0.37%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               93      0.10%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               38      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               18      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94429                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              540600192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9499520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                98814720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               550099712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            106344384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       681.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       124.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    693.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    134.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  792726852000                       # Total gap between requests
system.mem_ctrls.avgGap                      77286.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    207320000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     80265600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       115008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     57293056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    195606528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     98814720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 261527651.840120136738                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 101252526.970568910241                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 145078.970590529323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 72273386.081538230181                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 246751475.749752610922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 124651657.769819393754                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3239376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1383464                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1797                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       910798                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3059873                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1661631                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  84606592791                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  67689822677                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     66277811                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  46793698785                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 196474847526                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 19114167459232                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     26118.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48927.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36882.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51376.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64210.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11503256.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7608919500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4044225240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         23587875360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4526914500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     62577113040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     346484520600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12630684480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       461460252720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.117578                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  29537110374                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  26470860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 736718911626                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7897818180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4197789915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         36722826420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3532655880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     62577113040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     349381652190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10190994720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       474500850345                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        598.567881                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  22888797639                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  26470860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 743367224361                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                159                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      8660096025                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   41071265005.687378                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           77     96.25%     96.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.25%     97.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.25%     98.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.25%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        30000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 318154421000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    99919200000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 692807682000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 792726882000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5159919                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5159919                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5159919                       # number of overall hits
system.cpu1.icache.overall_hits::total        5159919                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3469                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3469                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3469                       # number of overall misses
system.cpu1.icache.overall_misses::total         3469                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    218139500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    218139500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    218139500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    218139500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5163388                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5163388                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5163388                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5163388                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000672                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000672                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000672                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000672                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62882.530989                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62882.530989                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62882.530989                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62882.530989                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          115                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          115                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2544                       # number of writebacks
system.cpu1.icache.writebacks::total             2544                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          893                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          893                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          893                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          893                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2576                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2576                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2576                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2576                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    172206000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    172206000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    172206000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    172206000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000499                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000499                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000499                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000499                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66850.155280                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66850.155280                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66850.155280                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66850.155280                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2544                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5159919                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5159919                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3469                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3469                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    218139500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    218139500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5163388                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5163388                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000672                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000672                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62882.530989                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62882.530989                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          893                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          893                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2576                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2576                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    172206000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    172206000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000499                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000499                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66850.155280                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66850.155280                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 792726882000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.984783                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4801282                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2544                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1887.296384                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        375646500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.984783                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999524                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999524                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10329352                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10329352                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 792726882000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9075635                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9075635                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9075635                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9075635                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2594079                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2594079                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2594079                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2594079                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 261362600487                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 261362600487                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 261362600487                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 261362600487                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11669714                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11669714                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11669714                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11669714                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.222292                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.222292                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.222292                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.222292                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 100753.523885                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100753.523885                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 100753.523885                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100753.523885                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1777220                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       256503                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            32115                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3218                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.339250                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.708825                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1031501                       # number of writebacks
system.cpu1.dcache.writebacks::total          1031501                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1975986                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1975986                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1975986                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1975986                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       618093                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       618093                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       618093                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       618093                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  62505633132                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  62505633132                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  62505633132                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  62505633132                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052966                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052966                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052966                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052966                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101126.583106                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101126.583106                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101126.583106                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101126.583106                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1031501                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8208443                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8208443                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1565932                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1565932                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 132201539000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 132201539000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9774375                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9774375                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.160208                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.160208                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84423.550320                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84423.550320                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1268596                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1268596                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297336                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297336                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  28584062000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  28584062000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030420                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030420                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96133.875481                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96133.875481                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       867192                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        867192                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1028147                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1028147                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 129161061487                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 129161061487                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895339                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895339                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.542461                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.542461                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 125625.092022                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 125625.092022                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       707390                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       707390                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       320757                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       320757                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33921571132                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33921571132                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169235                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169235                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 105754.733745                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 105754.733745                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          408                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          408                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          100                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          100                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3120500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3120500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.196850                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.196850                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        31205                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        31205                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           54                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           54                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2682500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2682500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.090551                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.090551                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 58315.217391                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58315.217391                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           99                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           99                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       504500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       504500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          425                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          425                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.232941                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.232941                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5095.959596                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5095.959596                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           99                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           99                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       406500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       406500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.232941                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.232941                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4106.060606                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4106.060606                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591234                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591234                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426692                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426692                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35033719000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35033719000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419178                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419178                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82105.403898                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82105.403898                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426692                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426692                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34607027000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34607027000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419178                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419178                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81105.403898                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81105.403898                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 792726882000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.625072                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10704776                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1044689                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.246854                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        375658000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.625072                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.894534                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.894534                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26421861                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26421861                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 792726882000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30271150                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4274397                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30083454                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12528769                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5693664                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             337                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           267                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            604                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2450156                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2450156                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16847329                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13423822                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          579                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          579                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50534225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     44464379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3108303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98114603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2156126208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1896544960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       327680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132053632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4185052480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19910662                       # Total snoops (count)
system.tol2bus.snoopTraffic                 108013632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         52607544                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.109812                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.313741                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               46848495     89.05%     89.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5741161     10.91%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  17888      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           52607544                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65407425677                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22244845096                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25267562628                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1567454925                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3867992                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
