
ECAT_AX58100.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ce9c  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b6c  0800d060  0800d060  0001d060  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dbcc  0800dbcc  000203d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800dbcc  0800dbcc  0001dbcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dbd4  0800dbd4  000203d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dbd4  0800dbd4  0001dbd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dbd8  0800dbd8  0001dbd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003d4  20000000  0800dbdc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000818  200003d4  0800dfb0  000203d4  2**2
                  ALLOC
 10 ._user_heap_stack 00001304  20000bec  0800dfb0  00020bec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000203d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c57b  00000000  00000000  00020404  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005041  00000000  00000000  0003c97f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001708  00000000  00000000  000419c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015c0  00000000  00000000  000430c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002937f  00000000  00000000  00044688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025d30  00000000  00000000  0006da07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e8f9a  00000000  00000000  00093737  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0017c6d1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005da0  00000000  00000000  0017c724  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	200003d4 	.word	0x200003d4
 80001e0:	00000000 	.word	0x00000000
 80001e4:	0800d048 	.word	0x0800d048

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	200003d8 	.word	0x200003d8
 8000200:	0800d048 	.word	0x0800d048

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr

08000214 <__aeabi_uldivmod>:
 8000214:	b953      	cbnz	r3, 800022c <__aeabi_uldivmod+0x18>
 8000216:	b94a      	cbnz	r2, 800022c <__aeabi_uldivmod+0x18>
 8000218:	2900      	cmp	r1, #0
 800021a:	bf08      	it	eq
 800021c:	2800      	cmpeq	r0, #0
 800021e:	bf1c      	itt	ne
 8000220:	f04f 31ff 	movne.w	r1, #4294967295
 8000224:	f04f 30ff 	movne.w	r0, #4294967295
 8000228:	f000 b974 	b.w	8000514 <__aeabi_idiv0>
 800022c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000230:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000234:	f000 f806 	bl	8000244 <__udivmoddi4>
 8000238:	f8dd e004 	ldr.w	lr, [sp, #4]
 800023c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000240:	b004      	add	sp, #16
 8000242:	4770      	bx	lr

08000244 <__udivmoddi4>:
 8000244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000248:	9d08      	ldr	r5, [sp, #32]
 800024a:	4604      	mov	r4, r0
 800024c:	468e      	mov	lr, r1
 800024e:	2b00      	cmp	r3, #0
 8000250:	d14d      	bne.n	80002ee <__udivmoddi4+0xaa>
 8000252:	428a      	cmp	r2, r1
 8000254:	4694      	mov	ip, r2
 8000256:	d969      	bls.n	800032c <__udivmoddi4+0xe8>
 8000258:	fab2 f282 	clz	r2, r2
 800025c:	b152      	cbz	r2, 8000274 <__udivmoddi4+0x30>
 800025e:	fa01 f302 	lsl.w	r3, r1, r2
 8000262:	f1c2 0120 	rsb	r1, r2, #32
 8000266:	fa20 f101 	lsr.w	r1, r0, r1
 800026a:	fa0c fc02 	lsl.w	ip, ip, r2
 800026e:	ea41 0e03 	orr.w	lr, r1, r3
 8000272:	4094      	lsls	r4, r2
 8000274:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000278:	0c21      	lsrs	r1, r4, #16
 800027a:	fbbe f6f8 	udiv	r6, lr, r8
 800027e:	fa1f f78c 	uxth.w	r7, ip
 8000282:	fb08 e316 	mls	r3, r8, r6, lr
 8000286:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800028a:	fb06 f107 	mul.w	r1, r6, r7
 800028e:	4299      	cmp	r1, r3
 8000290:	d90a      	bls.n	80002a8 <__udivmoddi4+0x64>
 8000292:	eb1c 0303 	adds.w	r3, ip, r3
 8000296:	f106 30ff 	add.w	r0, r6, #4294967295
 800029a:	f080 811f 	bcs.w	80004dc <__udivmoddi4+0x298>
 800029e:	4299      	cmp	r1, r3
 80002a0:	f240 811c 	bls.w	80004dc <__udivmoddi4+0x298>
 80002a4:	3e02      	subs	r6, #2
 80002a6:	4463      	add	r3, ip
 80002a8:	1a5b      	subs	r3, r3, r1
 80002aa:	b2a4      	uxth	r4, r4
 80002ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80002b0:	fb08 3310 	mls	r3, r8, r0, r3
 80002b4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b8:	fb00 f707 	mul.w	r7, r0, r7
 80002bc:	42a7      	cmp	r7, r4
 80002be:	d90a      	bls.n	80002d6 <__udivmoddi4+0x92>
 80002c0:	eb1c 0404 	adds.w	r4, ip, r4
 80002c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80002c8:	f080 810a 	bcs.w	80004e0 <__udivmoddi4+0x29c>
 80002cc:	42a7      	cmp	r7, r4
 80002ce:	f240 8107 	bls.w	80004e0 <__udivmoddi4+0x29c>
 80002d2:	4464      	add	r4, ip
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002da:	1be4      	subs	r4, r4, r7
 80002dc:	2600      	movs	r6, #0
 80002de:	b11d      	cbz	r5, 80002e8 <__udivmoddi4+0xa4>
 80002e0:	40d4      	lsrs	r4, r2
 80002e2:	2300      	movs	r3, #0
 80002e4:	e9c5 4300 	strd	r4, r3, [r5]
 80002e8:	4631      	mov	r1, r6
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d909      	bls.n	8000306 <__udivmoddi4+0xc2>
 80002f2:	2d00      	cmp	r5, #0
 80002f4:	f000 80ef 	beq.w	80004d6 <__udivmoddi4+0x292>
 80002f8:	2600      	movs	r6, #0
 80002fa:	e9c5 0100 	strd	r0, r1, [r5]
 80002fe:	4630      	mov	r0, r6
 8000300:	4631      	mov	r1, r6
 8000302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000306:	fab3 f683 	clz	r6, r3
 800030a:	2e00      	cmp	r6, #0
 800030c:	d14a      	bne.n	80003a4 <__udivmoddi4+0x160>
 800030e:	428b      	cmp	r3, r1
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xd4>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 80f9 	bhi.w	800050a <__udivmoddi4+0x2c6>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb61 0303 	sbc.w	r3, r1, r3
 800031e:	2001      	movs	r0, #1
 8000320:	469e      	mov	lr, r3
 8000322:	2d00      	cmp	r5, #0
 8000324:	d0e0      	beq.n	80002e8 <__udivmoddi4+0xa4>
 8000326:	e9c5 4e00 	strd	r4, lr, [r5]
 800032a:	e7dd      	b.n	80002e8 <__udivmoddi4+0xa4>
 800032c:	b902      	cbnz	r2, 8000330 <__udivmoddi4+0xec>
 800032e:	deff      	udf	#255	; 0xff
 8000330:	fab2 f282 	clz	r2, r2
 8000334:	2a00      	cmp	r2, #0
 8000336:	f040 8092 	bne.w	800045e <__udivmoddi4+0x21a>
 800033a:	eba1 010c 	sub.w	r1, r1, ip
 800033e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000342:	fa1f fe8c 	uxth.w	lr, ip
 8000346:	2601      	movs	r6, #1
 8000348:	0c20      	lsrs	r0, r4, #16
 800034a:	fbb1 f3f7 	udiv	r3, r1, r7
 800034e:	fb07 1113 	mls	r1, r7, r3, r1
 8000352:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000356:	fb0e f003 	mul.w	r0, lr, r3
 800035a:	4288      	cmp	r0, r1
 800035c:	d908      	bls.n	8000370 <__udivmoddi4+0x12c>
 800035e:	eb1c 0101 	adds.w	r1, ip, r1
 8000362:	f103 38ff 	add.w	r8, r3, #4294967295
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x12a>
 8000368:	4288      	cmp	r0, r1
 800036a:	f200 80cb 	bhi.w	8000504 <__udivmoddi4+0x2c0>
 800036e:	4643      	mov	r3, r8
 8000370:	1a09      	subs	r1, r1, r0
 8000372:	b2a4      	uxth	r4, r4
 8000374:	fbb1 f0f7 	udiv	r0, r1, r7
 8000378:	fb07 1110 	mls	r1, r7, r0, r1
 800037c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000380:	fb0e fe00 	mul.w	lr, lr, r0
 8000384:	45a6      	cmp	lr, r4
 8000386:	d908      	bls.n	800039a <__udivmoddi4+0x156>
 8000388:	eb1c 0404 	adds.w	r4, ip, r4
 800038c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000390:	d202      	bcs.n	8000398 <__udivmoddi4+0x154>
 8000392:	45a6      	cmp	lr, r4
 8000394:	f200 80bb 	bhi.w	800050e <__udivmoddi4+0x2ca>
 8000398:	4608      	mov	r0, r1
 800039a:	eba4 040e 	sub.w	r4, r4, lr
 800039e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003a2:	e79c      	b.n	80002de <__udivmoddi4+0x9a>
 80003a4:	f1c6 0720 	rsb	r7, r6, #32
 80003a8:	40b3      	lsls	r3, r6
 80003aa:	fa22 fc07 	lsr.w	ip, r2, r7
 80003ae:	ea4c 0c03 	orr.w	ip, ip, r3
 80003b2:	fa20 f407 	lsr.w	r4, r0, r7
 80003b6:	fa01 f306 	lsl.w	r3, r1, r6
 80003ba:	431c      	orrs	r4, r3
 80003bc:	40f9      	lsrs	r1, r7
 80003be:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003c2:	fa00 f306 	lsl.w	r3, r0, r6
 80003c6:	fbb1 f8f9 	udiv	r8, r1, r9
 80003ca:	0c20      	lsrs	r0, r4, #16
 80003cc:	fa1f fe8c 	uxth.w	lr, ip
 80003d0:	fb09 1118 	mls	r1, r9, r8, r1
 80003d4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d8:	fb08 f00e 	mul.w	r0, r8, lr
 80003dc:	4288      	cmp	r0, r1
 80003de:	fa02 f206 	lsl.w	r2, r2, r6
 80003e2:	d90b      	bls.n	80003fc <__udivmoddi4+0x1b8>
 80003e4:	eb1c 0101 	adds.w	r1, ip, r1
 80003e8:	f108 3aff 	add.w	sl, r8, #4294967295
 80003ec:	f080 8088 	bcs.w	8000500 <__udivmoddi4+0x2bc>
 80003f0:	4288      	cmp	r0, r1
 80003f2:	f240 8085 	bls.w	8000500 <__udivmoddi4+0x2bc>
 80003f6:	f1a8 0802 	sub.w	r8, r8, #2
 80003fa:	4461      	add	r1, ip
 80003fc:	1a09      	subs	r1, r1, r0
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb1 f0f9 	udiv	r0, r1, r9
 8000404:	fb09 1110 	mls	r1, r9, r0, r1
 8000408:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 800040c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000410:	458e      	cmp	lr, r1
 8000412:	d908      	bls.n	8000426 <__udivmoddi4+0x1e2>
 8000414:	eb1c 0101 	adds.w	r1, ip, r1
 8000418:	f100 34ff 	add.w	r4, r0, #4294967295
 800041c:	d26c      	bcs.n	80004f8 <__udivmoddi4+0x2b4>
 800041e:	458e      	cmp	lr, r1
 8000420:	d96a      	bls.n	80004f8 <__udivmoddi4+0x2b4>
 8000422:	3802      	subs	r0, #2
 8000424:	4461      	add	r1, ip
 8000426:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800042a:	fba0 9402 	umull	r9, r4, r0, r2
 800042e:	eba1 010e 	sub.w	r1, r1, lr
 8000432:	42a1      	cmp	r1, r4
 8000434:	46c8      	mov	r8, r9
 8000436:	46a6      	mov	lr, r4
 8000438:	d356      	bcc.n	80004e8 <__udivmoddi4+0x2a4>
 800043a:	d053      	beq.n	80004e4 <__udivmoddi4+0x2a0>
 800043c:	b15d      	cbz	r5, 8000456 <__udivmoddi4+0x212>
 800043e:	ebb3 0208 	subs.w	r2, r3, r8
 8000442:	eb61 010e 	sbc.w	r1, r1, lr
 8000446:	fa01 f707 	lsl.w	r7, r1, r7
 800044a:	fa22 f306 	lsr.w	r3, r2, r6
 800044e:	40f1      	lsrs	r1, r6
 8000450:	431f      	orrs	r7, r3
 8000452:	e9c5 7100 	strd	r7, r1, [r5]
 8000456:	2600      	movs	r6, #0
 8000458:	4631      	mov	r1, r6
 800045a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045e:	f1c2 0320 	rsb	r3, r2, #32
 8000462:	40d8      	lsrs	r0, r3
 8000464:	fa0c fc02 	lsl.w	ip, ip, r2
 8000468:	fa21 f303 	lsr.w	r3, r1, r3
 800046c:	4091      	lsls	r1, r2
 800046e:	4301      	orrs	r1, r0
 8000470:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000474:	fa1f fe8c 	uxth.w	lr, ip
 8000478:	fbb3 f0f7 	udiv	r0, r3, r7
 800047c:	fb07 3610 	mls	r6, r7, r0, r3
 8000480:	0c0b      	lsrs	r3, r1, #16
 8000482:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000486:	fb00 f60e 	mul.w	r6, r0, lr
 800048a:	429e      	cmp	r6, r3
 800048c:	fa04 f402 	lsl.w	r4, r4, r2
 8000490:	d908      	bls.n	80004a4 <__udivmoddi4+0x260>
 8000492:	eb1c 0303 	adds.w	r3, ip, r3
 8000496:	f100 38ff 	add.w	r8, r0, #4294967295
 800049a:	d22f      	bcs.n	80004fc <__udivmoddi4+0x2b8>
 800049c:	429e      	cmp	r6, r3
 800049e:	d92d      	bls.n	80004fc <__udivmoddi4+0x2b8>
 80004a0:	3802      	subs	r0, #2
 80004a2:	4463      	add	r3, ip
 80004a4:	1b9b      	subs	r3, r3, r6
 80004a6:	b289      	uxth	r1, r1
 80004a8:	fbb3 f6f7 	udiv	r6, r3, r7
 80004ac:	fb07 3316 	mls	r3, r7, r6, r3
 80004b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b4:	fb06 f30e 	mul.w	r3, r6, lr
 80004b8:	428b      	cmp	r3, r1
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x28a>
 80004bc:	eb1c 0101 	adds.w	r1, ip, r1
 80004c0:	f106 38ff 	add.w	r8, r6, #4294967295
 80004c4:	d216      	bcs.n	80004f4 <__udivmoddi4+0x2b0>
 80004c6:	428b      	cmp	r3, r1
 80004c8:	d914      	bls.n	80004f4 <__udivmoddi4+0x2b0>
 80004ca:	3e02      	subs	r6, #2
 80004cc:	4461      	add	r1, ip
 80004ce:	1ac9      	subs	r1, r1, r3
 80004d0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004d4:	e738      	b.n	8000348 <__udivmoddi4+0x104>
 80004d6:	462e      	mov	r6, r5
 80004d8:	4628      	mov	r0, r5
 80004da:	e705      	b.n	80002e8 <__udivmoddi4+0xa4>
 80004dc:	4606      	mov	r6, r0
 80004de:	e6e3      	b.n	80002a8 <__udivmoddi4+0x64>
 80004e0:	4618      	mov	r0, r3
 80004e2:	e6f8      	b.n	80002d6 <__udivmoddi4+0x92>
 80004e4:	454b      	cmp	r3, r9
 80004e6:	d2a9      	bcs.n	800043c <__udivmoddi4+0x1f8>
 80004e8:	ebb9 0802 	subs.w	r8, r9, r2
 80004ec:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004f0:	3801      	subs	r0, #1
 80004f2:	e7a3      	b.n	800043c <__udivmoddi4+0x1f8>
 80004f4:	4646      	mov	r6, r8
 80004f6:	e7ea      	b.n	80004ce <__udivmoddi4+0x28a>
 80004f8:	4620      	mov	r0, r4
 80004fa:	e794      	b.n	8000426 <__udivmoddi4+0x1e2>
 80004fc:	4640      	mov	r0, r8
 80004fe:	e7d1      	b.n	80004a4 <__udivmoddi4+0x260>
 8000500:	46d0      	mov	r8, sl
 8000502:	e77b      	b.n	80003fc <__udivmoddi4+0x1b8>
 8000504:	3b02      	subs	r3, #2
 8000506:	4461      	add	r1, ip
 8000508:	e732      	b.n	8000370 <__udivmoddi4+0x12c>
 800050a:	4630      	mov	r0, r6
 800050c:	e709      	b.n	8000322 <__udivmoddi4+0xde>
 800050e:	4464      	add	r4, ip
 8000510:	3802      	subs	r0, #2
 8000512:	e742      	b.n	800039a <__udivmoddi4+0x156>

08000514 <__aeabi_idiv0>:
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800051e:	463b      	mov	r3, r7
 8000520:	2200      	movs	r2, #0
 8000522:	601a      	str	r2, [r3, #0]
 8000524:	605a      	str	r2, [r3, #4]
 8000526:	609a      	str	r2, [r3, #8]
 8000528:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800052a:	4b21      	ldr	r3, [pc, #132]	; (80005b0 <MX_ADC1_Init+0x98>)
 800052c:	4a21      	ldr	r2, [pc, #132]	; (80005b4 <MX_ADC1_Init+0x9c>)
 800052e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000530:	4b1f      	ldr	r3, [pc, #124]	; (80005b0 <MX_ADC1_Init+0x98>)
 8000532:	2200      	movs	r2, #0
 8000534:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000536:	4b1e      	ldr	r3, [pc, #120]	; (80005b0 <MX_ADC1_Init+0x98>)
 8000538:	2200      	movs	r2, #0
 800053a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800053c:	4b1c      	ldr	r3, [pc, #112]	; (80005b0 <MX_ADC1_Init+0x98>)
 800053e:	2200      	movs	r2, #0
 8000540:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000542:	4b1b      	ldr	r3, [pc, #108]	; (80005b0 <MX_ADC1_Init+0x98>)
 8000544:	2201      	movs	r2, #1
 8000546:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000548:	4b19      	ldr	r3, [pc, #100]	; (80005b0 <MX_ADC1_Init+0x98>)
 800054a:	2200      	movs	r2, #0
 800054c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000550:	4b17      	ldr	r3, [pc, #92]	; (80005b0 <MX_ADC1_Init+0x98>)
 8000552:	2200      	movs	r2, #0
 8000554:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000556:	4b16      	ldr	r3, [pc, #88]	; (80005b0 <MX_ADC1_Init+0x98>)
 8000558:	4a17      	ldr	r2, [pc, #92]	; (80005b8 <MX_ADC1_Init+0xa0>)
 800055a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800055c:	4b14      	ldr	r3, [pc, #80]	; (80005b0 <MX_ADC1_Init+0x98>)
 800055e:	2200      	movs	r2, #0
 8000560:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000562:	4b13      	ldr	r3, [pc, #76]	; (80005b0 <MX_ADC1_Init+0x98>)
 8000564:	2201      	movs	r2, #1
 8000566:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000568:	4b11      	ldr	r3, [pc, #68]	; (80005b0 <MX_ADC1_Init+0x98>)
 800056a:	2200      	movs	r2, #0
 800056c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000570:	4b0f      	ldr	r3, [pc, #60]	; (80005b0 <MX_ADC1_Init+0x98>)
 8000572:	2201      	movs	r2, #1
 8000574:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000576:	480e      	ldr	r0, [pc, #56]	; (80005b0 <MX_ADC1_Init+0x98>)
 8000578:	f000 feca 	bl	8001310 <HAL_ADC_Init>
 800057c:	4603      	mov	r3, r0
 800057e:	2b00      	cmp	r3, #0
 8000580:	d001      	beq.n	8000586 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000582:	f000 fb37 	bl	8000bf4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000586:	2304      	movs	r3, #4
 8000588:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800058a:	2301      	movs	r3, #1
 800058c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 800058e:	2306      	movs	r3, #6
 8000590:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000592:	463b      	mov	r3, r7
 8000594:	4619      	mov	r1, r3
 8000596:	4806      	ldr	r0, [pc, #24]	; (80005b0 <MX_ADC1_Init+0x98>)
 8000598:	f001 f970 	bl	800187c <HAL_ADC_ConfigChannel>
 800059c:	4603      	mov	r3, r0
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d001      	beq.n	80005a6 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80005a2:	f000 fb27 	bl	8000bf4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80005a6:	bf00      	nop
 80005a8:	3710      	adds	r7, #16
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	bf00      	nop
 80005b0:	200003f0 	.word	0x200003f0
 80005b4:	40012000 	.word	0x40012000
 80005b8:	0f000001 	.word	0x0f000001

080005bc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b08a      	sub	sp, #40	; 0x28
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005c4:	f107 0314 	add.w	r3, r7, #20
 80005c8:	2200      	movs	r2, #0
 80005ca:	601a      	str	r2, [r3, #0]
 80005cc:	605a      	str	r2, [r3, #4]
 80005ce:	609a      	str	r2, [r3, #8]
 80005d0:	60da      	str	r2, [r3, #12]
 80005d2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	4a2e      	ldr	r2, [pc, #184]	; (8000694 <HAL_ADC_MspInit+0xd8>)
 80005da:	4293      	cmp	r3, r2
 80005dc:	d156      	bne.n	800068c <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80005de:	2300      	movs	r3, #0
 80005e0:	613b      	str	r3, [r7, #16]
 80005e2:	4b2d      	ldr	r3, [pc, #180]	; (8000698 <HAL_ADC_MspInit+0xdc>)
 80005e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80005e6:	4a2c      	ldr	r2, [pc, #176]	; (8000698 <HAL_ADC_MspInit+0xdc>)
 80005e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005ec:	6453      	str	r3, [r2, #68]	; 0x44
 80005ee:	4b2a      	ldr	r3, [pc, #168]	; (8000698 <HAL_ADC_MspInit+0xdc>)
 80005f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80005f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80005f6:	613b      	str	r3, [r7, #16]
 80005f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005fa:	2300      	movs	r3, #0
 80005fc:	60fb      	str	r3, [r7, #12]
 80005fe:	4b26      	ldr	r3, [pc, #152]	; (8000698 <HAL_ADC_MspInit+0xdc>)
 8000600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000602:	4a25      	ldr	r2, [pc, #148]	; (8000698 <HAL_ADC_MspInit+0xdc>)
 8000604:	f043 0301 	orr.w	r3, r3, #1
 8000608:	6313      	str	r3, [r2, #48]	; 0x30
 800060a:	4b23      	ldr	r3, [pc, #140]	; (8000698 <HAL_ADC_MspInit+0xdc>)
 800060c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060e:	f003 0301 	and.w	r3, r3, #1
 8000612:	60fb      	str	r3, [r7, #12]
 8000614:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000616:	2310      	movs	r3, #16
 8000618:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800061a:	2303      	movs	r3, #3
 800061c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800061e:	2300      	movs	r3, #0
 8000620:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000622:	f107 0314 	add.w	r3, r7, #20
 8000626:	4619      	mov	r1, r3
 8000628:	481c      	ldr	r0, [pc, #112]	; (800069c <HAL_ADC_MspInit+0xe0>)
 800062a:	f002 fc63 	bl	8002ef4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800062e:	4b1c      	ldr	r3, [pc, #112]	; (80006a0 <HAL_ADC_MspInit+0xe4>)
 8000630:	4a1c      	ldr	r2, [pc, #112]	; (80006a4 <HAL_ADC_MspInit+0xe8>)
 8000632:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000634:	4b1a      	ldr	r3, [pc, #104]	; (80006a0 <HAL_ADC_MspInit+0xe4>)
 8000636:	2200      	movs	r2, #0
 8000638:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800063a:	4b19      	ldr	r3, [pc, #100]	; (80006a0 <HAL_ADC_MspInit+0xe4>)
 800063c:	2200      	movs	r2, #0
 800063e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000640:	4b17      	ldr	r3, [pc, #92]	; (80006a0 <HAL_ADC_MspInit+0xe4>)
 8000642:	2200      	movs	r2, #0
 8000644:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000646:	4b16      	ldr	r3, [pc, #88]	; (80006a0 <HAL_ADC_MspInit+0xe4>)
 8000648:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800064c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800064e:	4b14      	ldr	r3, [pc, #80]	; (80006a0 <HAL_ADC_MspInit+0xe4>)
 8000650:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000654:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000656:	4b12      	ldr	r3, [pc, #72]	; (80006a0 <HAL_ADC_MspInit+0xe4>)
 8000658:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800065c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800065e:	4b10      	ldr	r3, [pc, #64]	; (80006a0 <HAL_ADC_MspInit+0xe4>)
 8000660:	2200      	movs	r2, #0
 8000662:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000664:	4b0e      	ldr	r3, [pc, #56]	; (80006a0 <HAL_ADC_MspInit+0xe4>)
 8000666:	2200      	movs	r2, #0
 8000668:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800066a:	4b0d      	ldr	r3, [pc, #52]	; (80006a0 <HAL_ADC_MspInit+0xe4>)
 800066c:	2200      	movs	r2, #0
 800066e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000670:	480b      	ldr	r0, [pc, #44]	; (80006a0 <HAL_ADC_MspInit+0xe4>)
 8000672:	f001 ff55 	bl	8002520 <HAL_DMA_Init>
 8000676:	4603      	mov	r3, r0
 8000678:	2b00      	cmp	r3, #0
 800067a:	d001      	beq.n	8000680 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 800067c:	f000 faba 	bl	8000bf4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	4a07      	ldr	r2, [pc, #28]	; (80006a0 <HAL_ADC_MspInit+0xe4>)
 8000684:	639a      	str	r2, [r3, #56]	; 0x38
 8000686:	4a06      	ldr	r2, [pc, #24]	; (80006a0 <HAL_ADC_MspInit+0xe4>)
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800068c:	bf00      	nop
 800068e:	3728      	adds	r7, #40	; 0x28
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	40012000 	.word	0x40012000
 8000698:	40023800 	.word	0x40023800
 800069c:	40020000 	.word	0x40020000
 80006a0:	20000438 	.word	0x20000438
 80006a4:	40026410 	.word	0x40026410

080006a8 <ADC_Start_DMA>:
}

/* USER CODE BEGIN 1 */
__IO uint16_t adcVal;
void	ADC_Start_DMA	(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, &adcVal, 1);
 80006ac:	2201      	movs	r2, #1
 80006ae:	4904      	ldr	r1, [pc, #16]	; (80006c0 <ADC_Start_DMA+0x18>)
 80006b0:	4804      	ldr	r0, [pc, #16]	; (80006c4 <ADC_Start_DMA+0x1c>)
 80006b2:	f000 ff99 	bl	80015e8 <HAL_ADC_Start_DMA>

	HAL_ADC_ConvCpltCallback(&hadc1);
 80006b6:	4803      	ldr	r0, [pc, #12]	; (80006c4 <ADC_Start_DMA+0x1c>)
 80006b8:	f000 f806 	bl	80006c8 <HAL_ADC_ConvCpltCallback>

}
 80006bc:	bf00      	nop
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	20000498 	.word	0x20000498
 80006c4:	200003f0 	.word	0x200003f0

080006c8 <HAL_ADC_ConvCpltCallback>:

/** ADC convert completed callback */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b082      	sub	sp, #8
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == hadc1.Instance)
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	681a      	ldr	r2, [r3, #0]
 80006d4:	4b06      	ldr	r3, [pc, #24]	; (80006f0 <HAL_ADC_ConvCpltCallback+0x28>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	429a      	cmp	r2, r3
 80006da:	d104      	bne.n	80006e6 <HAL_ADC_ConvCpltCallback+0x1e>
	{
		HAL_ADC_Start_DMA(hadc, &adcVal, 1);
 80006dc:	2201      	movs	r2, #1
 80006de:	4905      	ldr	r1, [pc, #20]	; (80006f4 <HAL_ADC_ConvCpltCallback+0x2c>)
 80006e0:	6878      	ldr	r0, [r7, #4]
 80006e2:	f000 ff81 	bl	80015e8 <HAL_ADC_Start_DMA>
	}
}
 80006e6:	bf00      	nop
 80006e8:	3708      	adds	r7, #8
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	200003f0 	.word	0x200003f0
 80006f4:	20000498 	.word	0x20000498

080006f8 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80006fe:	463b      	mov	r3, r7
 8000700:	2200      	movs	r2, #0
 8000702:	601a      	str	r2, [r3, #0]
 8000704:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000706:	4b0f      	ldr	r3, [pc, #60]	; (8000744 <MX_DAC_Init+0x4c>)
 8000708:	4a0f      	ldr	r2, [pc, #60]	; (8000748 <MX_DAC_Init+0x50>)
 800070a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800070c:	480d      	ldr	r0, [pc, #52]	; (8000744 <MX_DAC_Init+0x4c>)
 800070e:	f001 fd33 	bl	8002178 <HAL_DAC_Init>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000718:	f000 fa6c 	bl	8000bf4 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800071c:	2300      	movs	r3, #0
 800071e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000720:	2300      	movs	r3, #0
 8000722:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000724:	463b      	mov	r3, r7
 8000726:	2210      	movs	r2, #16
 8000728:	4619      	mov	r1, r3
 800072a:	4806      	ldr	r0, [pc, #24]	; (8000744 <MX_DAC_Init+0x4c>)
 800072c:	f001 fe5e 	bl	80023ec <HAL_DAC_ConfigChannel>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000736:	f000 fa5d 	bl	8000bf4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800073a:	bf00      	nop
 800073c:	3708      	adds	r7, #8
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	2000049c 	.word	0x2000049c
 8000748:	40007400 	.word	0x40007400

0800074c <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b08a      	sub	sp, #40	; 0x28
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000754:	f107 0314 	add.w	r3, r7, #20
 8000758:	2200      	movs	r2, #0
 800075a:	601a      	str	r2, [r3, #0]
 800075c:	605a      	str	r2, [r3, #4]
 800075e:	609a      	str	r2, [r3, #8]
 8000760:	60da      	str	r2, [r3, #12]
 8000762:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a1b      	ldr	r2, [pc, #108]	; (80007d8 <HAL_DAC_MspInit+0x8c>)
 800076a:	4293      	cmp	r3, r2
 800076c:	d12f      	bne.n	80007ce <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800076e:	2300      	movs	r3, #0
 8000770:	613b      	str	r3, [r7, #16]
 8000772:	4b1a      	ldr	r3, [pc, #104]	; (80007dc <HAL_DAC_MspInit+0x90>)
 8000774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000776:	4a19      	ldr	r2, [pc, #100]	; (80007dc <HAL_DAC_MspInit+0x90>)
 8000778:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800077c:	6413      	str	r3, [r2, #64]	; 0x40
 800077e:	4b17      	ldr	r3, [pc, #92]	; (80007dc <HAL_DAC_MspInit+0x90>)
 8000780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000782:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000786:	613b      	str	r3, [r7, #16]
 8000788:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800078a:	2300      	movs	r3, #0
 800078c:	60fb      	str	r3, [r7, #12]
 800078e:	4b13      	ldr	r3, [pc, #76]	; (80007dc <HAL_DAC_MspInit+0x90>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000792:	4a12      	ldr	r2, [pc, #72]	; (80007dc <HAL_DAC_MspInit+0x90>)
 8000794:	f043 0301 	orr.w	r3, r3, #1
 8000798:	6313      	str	r3, [r2, #48]	; 0x30
 800079a:	4b10      	ldr	r3, [pc, #64]	; (80007dc <HAL_DAC_MspInit+0x90>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079e:	f003 0301 	and.w	r3, r3, #1
 80007a2:	60fb      	str	r3, [r7, #12]
 80007a4:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80007a6:	2320      	movs	r3, #32
 80007a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007aa:	2303      	movs	r3, #3
 80007ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ae:	2300      	movs	r3, #0
 80007b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007b2:	f107 0314 	add.w	r3, r7, #20
 80007b6:	4619      	mov	r1, r3
 80007b8:	4809      	ldr	r0, [pc, #36]	; (80007e0 <HAL_DAC_MspInit+0x94>)
 80007ba:	f002 fb9b 	bl	8002ef4 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80007be:	2200      	movs	r2, #0
 80007c0:	2100      	movs	r1, #0
 80007c2:	2036      	movs	r0, #54	; 0x36
 80007c4:	f001 fc70 	bl	80020a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80007c8:	2036      	movs	r0, #54	; 0x36
 80007ca:	f001 fc99 	bl	8002100 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 80007ce:	bf00      	nop
 80007d0:	3728      	adds	r7, #40	; 0x28
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	40007400 	.word	0x40007400
 80007dc:	40023800 	.word	0x40023800
 80007e0:	40020000 	.word	0x40020000

080007e4 <dac_setVal>:
  }
}

/* USER CODE BEGIN 1 */
void	dac_setVal (uint32_t Data)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
	HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, Data);
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	2200      	movs	r2, #0
 80007f0:	2110      	movs	r1, #16
 80007f2:	4803      	ldr	r0, [pc, #12]	; (8000800 <dac_setVal+0x1c>)
 80007f4:	f001 fda8 	bl	8002348 <HAL_DAC_SetValue>
}
 80007f8:	bf00      	nop
 80007fa:	3708      	adds	r7, #8
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	2000049c 	.word	0x2000049c

08000804 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800080a:	2300      	movs	r3, #0
 800080c:	607b      	str	r3, [r7, #4]
 800080e:	4b0c      	ldr	r3, [pc, #48]	; (8000840 <MX_DMA_Init+0x3c>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000812:	4a0b      	ldr	r2, [pc, #44]	; (8000840 <MX_DMA_Init+0x3c>)
 8000814:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000818:	6313      	str	r3, [r2, #48]	; 0x30
 800081a:	4b09      	ldr	r3, [pc, #36]	; (8000840 <MX_DMA_Init+0x3c>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000822:	607b      	str	r3, [r7, #4]
 8000824:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000826:	2200      	movs	r2, #0
 8000828:	2100      	movs	r1, #0
 800082a:	2038      	movs	r0, #56	; 0x38
 800082c:	f001 fc3c 	bl	80020a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000830:	2038      	movs	r0, #56	; 0x38
 8000832:	f001 fc65 	bl	8002100 <HAL_NVIC_EnableIRQ>

}
 8000836:	bf00      	nop
 8000838:	3708      	adds	r7, #8
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	40023800 	.word	0x40023800

08000844 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b08e      	sub	sp, #56	; 0x38
 8000848:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800084a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800084e:	2200      	movs	r2, #0
 8000850:	601a      	str	r2, [r3, #0]
 8000852:	605a      	str	r2, [r3, #4]
 8000854:	609a      	str	r2, [r3, #8]
 8000856:	60da      	str	r2, [r3, #12]
 8000858:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800085a:	2300      	movs	r3, #0
 800085c:	623b      	str	r3, [r7, #32]
 800085e:	4b91      	ldr	r3, [pc, #580]	; (8000aa4 <MX_GPIO_Init+0x260>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000862:	4a90      	ldr	r2, [pc, #576]	; (8000aa4 <MX_GPIO_Init+0x260>)
 8000864:	f043 0310 	orr.w	r3, r3, #16
 8000868:	6313      	str	r3, [r2, #48]	; 0x30
 800086a:	4b8e      	ldr	r3, [pc, #568]	; (8000aa4 <MX_GPIO_Init+0x260>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086e:	f003 0310 	and.w	r3, r3, #16
 8000872:	623b      	str	r3, [r7, #32]
 8000874:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000876:	2300      	movs	r3, #0
 8000878:	61fb      	str	r3, [r7, #28]
 800087a:	4b8a      	ldr	r3, [pc, #552]	; (8000aa4 <MX_GPIO_Init+0x260>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087e:	4a89      	ldr	r2, [pc, #548]	; (8000aa4 <MX_GPIO_Init+0x260>)
 8000880:	f043 0304 	orr.w	r3, r3, #4
 8000884:	6313      	str	r3, [r2, #48]	; 0x30
 8000886:	4b87      	ldr	r3, [pc, #540]	; (8000aa4 <MX_GPIO_Init+0x260>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088a:	f003 0304 	and.w	r3, r3, #4
 800088e:	61fb      	str	r3, [r7, #28]
 8000890:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000892:	2300      	movs	r3, #0
 8000894:	61bb      	str	r3, [r7, #24]
 8000896:	4b83      	ldr	r3, [pc, #524]	; (8000aa4 <MX_GPIO_Init+0x260>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089a:	4a82      	ldr	r2, [pc, #520]	; (8000aa4 <MX_GPIO_Init+0x260>)
 800089c:	f043 0320 	orr.w	r3, r3, #32
 80008a0:	6313      	str	r3, [r2, #48]	; 0x30
 80008a2:	4b80      	ldr	r3, [pc, #512]	; (8000aa4 <MX_GPIO_Init+0x260>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a6:	f003 0320 	and.w	r3, r3, #32
 80008aa:	61bb      	str	r3, [r7, #24]
 80008ac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008ae:	2300      	movs	r3, #0
 80008b0:	617b      	str	r3, [r7, #20]
 80008b2:	4b7c      	ldr	r3, [pc, #496]	; (8000aa4 <MX_GPIO_Init+0x260>)
 80008b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b6:	4a7b      	ldr	r2, [pc, #492]	; (8000aa4 <MX_GPIO_Init+0x260>)
 80008b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008bc:	6313      	str	r3, [r2, #48]	; 0x30
 80008be:	4b79      	ldr	r3, [pc, #484]	; (8000aa4 <MX_GPIO_Init+0x260>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008c6:	617b      	str	r3, [r7, #20]
 80008c8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ca:	2300      	movs	r3, #0
 80008cc:	613b      	str	r3, [r7, #16]
 80008ce:	4b75      	ldr	r3, [pc, #468]	; (8000aa4 <MX_GPIO_Init+0x260>)
 80008d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d2:	4a74      	ldr	r2, [pc, #464]	; (8000aa4 <MX_GPIO_Init+0x260>)
 80008d4:	f043 0301 	orr.w	r3, r3, #1
 80008d8:	6313      	str	r3, [r2, #48]	; 0x30
 80008da:	4b72      	ldr	r3, [pc, #456]	; (8000aa4 <MX_GPIO_Init+0x260>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008de:	f003 0301 	and.w	r3, r3, #1
 80008e2:	613b      	str	r3, [r7, #16]
 80008e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008e6:	2300      	movs	r3, #0
 80008e8:	60fb      	str	r3, [r7, #12]
 80008ea:	4b6e      	ldr	r3, [pc, #440]	; (8000aa4 <MX_GPIO_Init+0x260>)
 80008ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ee:	4a6d      	ldr	r2, [pc, #436]	; (8000aa4 <MX_GPIO_Init+0x260>)
 80008f0:	f043 0302 	orr.w	r3, r3, #2
 80008f4:	6313      	str	r3, [r2, #48]	; 0x30
 80008f6:	4b6b      	ldr	r3, [pc, #428]	; (8000aa4 <MX_GPIO_Init+0x260>)
 80008f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008fa:	f003 0302 	and.w	r3, r3, #2
 80008fe:	60fb      	str	r3, [r7, #12]
 8000900:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000902:	2300      	movs	r3, #0
 8000904:	60bb      	str	r3, [r7, #8]
 8000906:	4b67      	ldr	r3, [pc, #412]	; (8000aa4 <MX_GPIO_Init+0x260>)
 8000908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090a:	4a66      	ldr	r2, [pc, #408]	; (8000aa4 <MX_GPIO_Init+0x260>)
 800090c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000910:	6313      	str	r3, [r2, #48]	; 0x30
 8000912:	4b64      	ldr	r3, [pc, #400]	; (8000aa4 <MX_GPIO_Init+0x260>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000916:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800091a:	60bb      	str	r3, [r7, #8]
 800091c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800091e:	2300      	movs	r3, #0
 8000920:	607b      	str	r3, [r7, #4]
 8000922:	4b60      	ldr	r3, [pc, #384]	; (8000aa4 <MX_GPIO_Init+0x260>)
 8000924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000926:	4a5f      	ldr	r2, [pc, #380]	; (8000aa4 <MX_GPIO_Init+0x260>)
 8000928:	f043 0308 	orr.w	r3, r3, #8
 800092c:	6313      	str	r3, [r2, #48]	; 0x30
 800092e:	4b5d      	ldr	r3, [pc, #372]	; (8000aa4 <MX_GPIO_Init+0x260>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000932:	f003 0308 	and.w	r3, r3, #8
 8000936:	607b      	str	r3, [r7, #4]
 8000938:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800093a:	2200      	movs	r2, #0
 800093c:	f244 0181 	movw	r1, #16513	; 0x4081
 8000940:	4859      	ldr	r0, [pc, #356]	; (8000aa8 <MX_GPIO_Init+0x264>)
 8000942:	f002 fe21 	bl	8003588 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_NSS_GPIO_Port, SPI3_NSS_Pin, GPIO_PIN_SET);
 8000946:	2201      	movs	r2, #1
 8000948:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800094c:	4857      	ldr	r0, [pc, #348]	; (8000aac <MX_GPIO_Init+0x268>)
 800094e:	f002 fe1b 	bl	8003588 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE7 PE8 PE9
                           PE10 PE11 PE12 PE13
                           PE14 PE15 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8000952:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000956:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000958:	2303      	movs	r3, #3
 800095a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095c:	2300      	movs	r3, #0
 800095e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000960:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000964:	4619      	mov	r1, r3
 8000966:	4852      	ldr	r0, [pc, #328]	; (8000ab0 <MX_GPIO_Init+0x26c>)
 8000968:	f002 fac4 	bl	8002ef4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800096c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000970:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000972:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000976:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000978:	2300      	movs	r3, #0
 800097a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800097c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000980:	4619      	mov	r1, r3
 8000982:	484c      	ldr	r0, [pc, #304]	; (8000ab4 <MX_GPIO_Init+0x270>)
 8000984:	f002 fab6 	bl	8002ef4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 PC0 PC1
                           PC2 PC3 PC4 PC5
                           PC6 PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 8000988:	f24c 33ff 	movw	r3, #50175	; 0xc3ff
 800098c:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800098e:	2303      	movs	r3, #3
 8000990:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000992:	2300      	movs	r3, #0
 8000994:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000996:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800099a:	4619      	mov	r1, r3
 800099c:	4845      	ldr	r0, [pc, #276]	; (8000ab4 <MX_GPIO_Init+0x270>)
 800099e:	f002 faa9 	bl	8002ef4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 PF3
                           PF4 PF5 PF6 PF7
                           PF8 PF9 PF10 PF11
                           PF12 PF13 PF14 PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80009a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80009a6:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009a8:	2303      	movs	r3, #3
 80009aa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ac:	2300      	movs	r3, #0
 80009ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80009b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009b4:	4619      	mov	r1, r3
 80009b6:	4840      	ldr	r0, [pc, #256]	; (8000ab8 <MX_GPIO_Init+0x274>)
 80009b8:	f002 fa9c 	bl	8002ef4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA6 PA7 PA8 PA9
                           PA10 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80009bc:	f641 73cf 	movw	r3, #8143	; 0x1fcf
 80009c0:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009c2:	2303      	movs	r3, #3
 80009c4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c6:	2300      	movs	r3, #0
 80009c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009ce:	4619      	mov	r1, r3
 80009d0:	4836      	ldr	r0, [pc, #216]	; (8000aac <MX_GPIO_Init+0x268>)
 80009d2:	f002 fa8f 	bl	8002ef4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80009d6:	f244 0381 	movw	r3, #16513	; 0x4081
 80009da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009dc:	2301      	movs	r3, #1
 80009de:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e0:	2300      	movs	r3, #0
 80009e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e4:	2300      	movs	r3, #0
 80009e6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009ec:	4619      	mov	r1, r3
 80009ee:	482e      	ldr	r0, [pc, #184]	; (8000aa8 <MX_GPIO_Init+0x264>)
 80009f0:	f002 fa80 	bl	8002ef4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB10 PB11
                           PB12 PB13 PB15 PB3
                           PB4 PB5 PB6 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11
 80009f4:	f64b 737e 	movw	r3, #49022	; 0xbf7e
 80009f8:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009fa:	2303      	movs	r3, #3
 80009fc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fe:	2300      	movs	r3, #0
 8000a00:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a06:	4619      	mov	r1, r3
 8000a08:	4827      	ldr	r0, [pc, #156]	; (8000aa8 <MX_GPIO_Init+0x264>)
 8000a0a:	f002 fa73 	bl	8002ef4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG1 PG2 PG3
                           PG4 PG5 PG6 PG7
                           PG8 PG9 PG10 PG11
                           PG12 PG13 PG14 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000a0e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a12:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a14:	2303      	movs	r3, #3
 8000a16:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000a1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a20:	4619      	mov	r1, r3
 8000a22:	4826      	ldr	r0, [pc, #152]	; (8000abc <MX_GPIO_Init+0x278>)
 8000a24:	f002 fa66 	bl	8002ef4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD11 PD12 PD13
                           PD14 PD15 PD0 PD1
                           PD2 PD3 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8000a28:	f64f 431f 	movw	r3, #64543	; 0xfc1f
 8000a2c:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a2e:	2303      	movs	r3, #3
 8000a30:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a32:	2300      	movs	r3, #0
 8000a34:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	4820      	ldr	r0, [pc, #128]	; (8000ac0 <MX_GPIO_Init+0x27c>)
 8000a3e:	f002 fa59 	bl	8002ef4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_NSS_Pin;
 8000a42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000a46:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a48:	2301      	movs	r3, #1
 8000a4a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a50:	2300      	movs	r3, #0
 8000a52:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SPI3_NSS_GPIO_Port, &GPIO_InitStruct);
 8000a54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4814      	ldr	r0, [pc, #80]	; (8000aac <MX_GPIO_Init+0x268>)
 8000a5c:	f002 fa4a 	bl	8002ef4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = PDI_IRQ_Pin|sync0_Pin|sync1_Pin;
 8000a60:	23e0      	movs	r3, #224	; 0xe0
 8000a62:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a64:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000a68:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a72:	4619      	mov	r1, r3
 8000a74:	4812      	ldr	r0, [pc, #72]	; (8000ac0 <MX_GPIO_Init+0x27c>)
 8000a76:	f002 fa3d 	bl	8002ef4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	2100      	movs	r1, #0
 8000a7e:	2017      	movs	r0, #23
 8000a80:	f001 fb12 	bl	80020a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000a84:	2017      	movs	r0, #23
 8000a86:	f001 fb3b 	bl	8002100 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	2028      	movs	r0, #40	; 0x28
 8000a90:	f001 fb0a 	bl	80020a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000a94:	2028      	movs	r0, #40	; 0x28
 8000a96:	f001 fb33 	bl	8002100 <HAL_NVIC_EnableIRQ>

}
 8000a9a:	bf00      	nop
 8000a9c:	3738      	adds	r7, #56	; 0x38
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	40023800 	.word	0x40023800
 8000aa8:	40020400 	.word	0x40020400
 8000aac:	40020000 	.word	0x40020000
 8000ab0:	40021000 	.word	0x40021000
 8000ab4:	40020800 	.word	0x40020800
 8000ab8:	40021400 	.word	0x40021400
 8000abc:	40021800 	.word	0x40021800
 8000ac0:	40020c00 	.word	0x40020c00

08000ac4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ac8:	f000 fbb0 	bl	800122c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000acc:	f000 f824 	bl	8000b18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ad0:	f7ff feb8 	bl	8000844 <MX_GPIO_Init>
  MX_SPI3_Init();
 8000ad4:	f000 f89e 	bl	8000c14 <MX_SPI3_Init>
  MX_DMA_Init();
 8000ad8:	f7ff fe94 	bl	8000804 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000adc:	f000 fb0a 	bl	80010f4 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8000ae0:	f7ff fd1a 	bl	8000518 <MX_ADC1_Init>
  MX_TIM6_Init();
 8000ae4:	f000 faa8 	bl	8001038 <MX_TIM6_Init>
  MX_DAC_Init();
 8000ae8:	f7ff fe06 	bl	80006f8 <MX_DAC_Init>
  /* USER CODE BEGIN 2 */
  HW_Init();
 8000aec:	f008 fc0e 	bl	800930c <HW_Init>
  MainInit();
 8000af0:	f005 feb2 	bl	8006858 <MainInit>

  ADC_Start_DMA();
 8000af4:	f7ff fdd8 	bl	80006a8 <ADC_Start_DMA>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_2);
 8000af8:	2110      	movs	r1, #16
 8000afa:	4805      	ldr	r0, [pc, #20]	; (8000b10 <main+0x4c>)
 8000afc:	f001 fb6c 	bl	80021d8 <HAL_DAC_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  MainLoop();
 8000b00:	f005 fecc 	bl	800689c <MainLoop>
	  if (cntMainLoop == 10000)
	  {
//		  cntMainLoop = 0;
//		  HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
	  }
	  cntMainLoop++;
 8000b04:	4b03      	ldr	r3, [pc, #12]	; (8000b14 <main+0x50>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	3301      	adds	r3, #1
 8000b0a:	4a02      	ldr	r2, [pc, #8]	; (8000b14 <main+0x50>)
 8000b0c:	6013      	str	r3, [r2, #0]
  {
 8000b0e:	e7f7      	b.n	8000b00 <main+0x3c>
 8000b10:	2000049c 	.word	0x2000049c
 8000b14:	200004b0 	.word	0x200004b0

08000b18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b094      	sub	sp, #80	; 0x50
 8000b1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b1e:	f107 031c 	add.w	r3, r7, #28
 8000b22:	2234      	movs	r2, #52	; 0x34
 8000b24:	2100      	movs	r1, #0
 8000b26:	4618      	mov	r0, r3
 8000b28:	f00c f988 	bl	800ce3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b2c:	f107 0308 	add.w	r3, r7, #8
 8000b30:	2200      	movs	r2, #0
 8000b32:	601a      	str	r2, [r3, #0]
 8000b34:	605a      	str	r2, [r3, #4]
 8000b36:	609a      	str	r2, [r3, #8]
 8000b38:	60da      	str	r2, [r3, #12]
 8000b3a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	607b      	str	r3, [r7, #4]
 8000b40:	4b2a      	ldr	r3, [pc, #168]	; (8000bec <SystemClock_Config+0xd4>)
 8000b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b44:	4a29      	ldr	r2, [pc, #164]	; (8000bec <SystemClock_Config+0xd4>)
 8000b46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b4a:	6413      	str	r3, [r2, #64]	; 0x40
 8000b4c:	4b27      	ldr	r3, [pc, #156]	; (8000bec <SystemClock_Config+0xd4>)
 8000b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b54:	607b      	str	r3, [r7, #4]
 8000b56:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000b58:	2300      	movs	r3, #0
 8000b5a:	603b      	str	r3, [r7, #0]
 8000b5c:	4b24      	ldr	r3, [pc, #144]	; (8000bf0 <SystemClock_Config+0xd8>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000b64:	4a22      	ldr	r2, [pc, #136]	; (8000bf0 <SystemClock_Config+0xd8>)
 8000b66:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b6a:	6013      	str	r3, [r2, #0]
 8000b6c:	4b20      	ldr	r3, [pc, #128]	; (8000bf0 <SystemClock_Config+0xd8>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000b74:	603b      	str	r3, [r7, #0]
 8000b76:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b7c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b80:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b82:	2302      	movs	r3, #2
 8000b84:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b86:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000b8a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000b8c:	2304      	movs	r3, #4
 8000b8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 90;
 8000b90:	235a      	movs	r3, #90	; 0x5a
 8000b92:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b94:	2302      	movs	r3, #2
 8000b96:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000b98:	2307      	movs	r3, #7
 8000b9a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b9c:	2302      	movs	r3, #2
 8000b9e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ba0:	f107 031c 	add.w	r3, r7, #28
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f003 f943 	bl	8003e30 <HAL_RCC_OscConfig>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000bb0:	f000 f820 	bl	8000bf4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bb4:	230f      	movs	r3, #15
 8000bb6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bb8:	2302      	movs	r3, #2
 8000bba:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000bc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bc4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000bc6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bca:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000bcc:	f107 0308 	add.w	r3, r7, #8
 8000bd0:	2102      	movs	r1, #2
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f002 fd22 	bl	800361c <HAL_RCC_ClockConfig>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000bde:	f000 f809 	bl	8000bf4 <Error_Handler>
  }
}
 8000be2:	bf00      	nop
 8000be4:	3750      	adds	r7, #80	; 0x50
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	40023800 	.word	0x40023800
 8000bf0:	40007000 	.word	0x40007000

08000bf4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bf8:	b672      	cpsid	i
}
 8000bfa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bfc:	e7fe      	b.n	8000bfc <Error_Handler+0x8>

08000bfe <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8000bfe:	b480      	push	{r7}
 8000c00:	b083      	sub	sp, #12
 8000c02:	af00      	add	r7, sp, #0
 8000c04:	6078      	str	r0, [r7, #4]
 8000c06:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8000c08:	bf00      	nop
 8000c0a:	370c      	adds	r7, #12
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr

08000c14 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000c18:	4b17      	ldr	r3, [pc, #92]	; (8000c78 <MX_SPI3_Init+0x64>)
 8000c1a:	4a18      	ldr	r2, [pc, #96]	; (8000c7c <MX_SPI3_Init+0x68>)
 8000c1c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000c1e:	4b16      	ldr	r3, [pc, #88]	; (8000c78 <MX_SPI3_Init+0x64>)
 8000c20:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000c24:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000c26:	4b14      	ldr	r3, [pc, #80]	; (8000c78 <MX_SPI3_Init+0x64>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c2c:	4b12      	ldr	r3, [pc, #72]	; (8000c78 <MX_SPI3_Init+0x64>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000c32:	4b11      	ldr	r3, [pc, #68]	; (8000c78 <MX_SPI3_Init+0x64>)
 8000c34:	2202      	movs	r2, #2
 8000c36:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000c38:	4b0f      	ldr	r3, [pc, #60]	; (8000c78 <MX_SPI3_Init+0x64>)
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000c3e:	4b0e      	ldr	r3, [pc, #56]	; (8000c78 <MX_SPI3_Init+0x64>)
 8000c40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c44:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000c46:	4b0c      	ldr	r3, [pc, #48]	; (8000c78 <MX_SPI3_Init+0x64>)
 8000c48:	2210      	movs	r2, #16
 8000c4a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c4c:	4b0a      	ldr	r3, [pc, #40]	; (8000c78 <MX_SPI3_Init+0x64>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c52:	4b09      	ldr	r3, [pc, #36]	; (8000c78 <MX_SPI3_Init+0x64>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c58:	4b07      	ldr	r3, [pc, #28]	; (8000c78 <MX_SPI3_Init+0x64>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8000c5e:	4b06      	ldr	r3, [pc, #24]	; (8000c78 <MX_SPI3_Init+0x64>)
 8000c60:	220a      	movs	r2, #10
 8000c62:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000c64:	4804      	ldr	r0, [pc, #16]	; (8000c78 <MX_SPI3_Init+0x64>)
 8000c66:	f003 fc3f 	bl	80044e8 <HAL_SPI_Init>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8000c70:	f7ff ffc0 	bl	8000bf4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000c74:	bf00      	nop
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	200004b4 	.word	0x200004b4
 8000c7c:	40003c00 	.word	0x40003c00

08000c80 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b08a      	sub	sp, #40	; 0x28
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c88:	f107 0314 	add.w	r3, r7, #20
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	601a      	str	r2, [r3, #0]
 8000c90:	605a      	str	r2, [r3, #4]
 8000c92:	609a      	str	r2, [r3, #8]
 8000c94:	60da      	str	r2, [r3, #12]
 8000c96:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a19      	ldr	r2, [pc, #100]	; (8000d04 <HAL_SPI_MspInit+0x84>)
 8000c9e:	4293      	cmp	r3, r2
 8000ca0:	d12c      	bne.n	8000cfc <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	613b      	str	r3, [r7, #16]
 8000ca6:	4b18      	ldr	r3, [pc, #96]	; (8000d08 <HAL_SPI_MspInit+0x88>)
 8000ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000caa:	4a17      	ldr	r2, [pc, #92]	; (8000d08 <HAL_SPI_MspInit+0x88>)
 8000cac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000cb0:	6413      	str	r3, [r2, #64]	; 0x40
 8000cb2:	4b15      	ldr	r3, [pc, #84]	; (8000d08 <HAL_SPI_MspInit+0x88>)
 8000cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cb6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000cba:	613b      	str	r3, [r7, #16]
 8000cbc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	60fb      	str	r3, [r7, #12]
 8000cc2:	4b11      	ldr	r3, [pc, #68]	; (8000d08 <HAL_SPI_MspInit+0x88>)
 8000cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc6:	4a10      	ldr	r2, [pc, #64]	; (8000d08 <HAL_SPI_MspInit+0x88>)
 8000cc8:	f043 0304 	orr.w	r3, r3, #4
 8000ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cce:	4b0e      	ldr	r3, [pc, #56]	; (8000d08 <HAL_SPI_MspInit+0x88>)
 8000cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cd2:	f003 0304 	and.w	r3, r3, #4
 8000cd6:	60fb      	str	r3, [r7, #12]
 8000cd8:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000cda:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000cde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ce8:	2303      	movs	r3, #3
 8000cea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000cec:	2306      	movs	r3, #6
 8000cee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cf0:	f107 0314 	add.w	r3, r7, #20
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	4805      	ldr	r0, [pc, #20]	; (8000d0c <HAL_SPI_MspInit+0x8c>)
 8000cf8:	f002 f8fc 	bl	8002ef4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000cfc:	bf00      	nop
 8000cfe:	3728      	adds	r7, #40	; 0x28
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	40003c00 	.word	0x40003c00
 8000d08:	40023800 	.word	0x40023800
 8000d0c:	40020800 	.word	0x40020800

08000d10 <WR_CMD>:
  }
}

/* USER CODE BEGIN 1 */
uint8_t	WR_CMD	(uint8_t cmd)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b086      	sub	sp, #24
 8000d14:	af02      	add	r7, sp, #8
 8000d16:	4603      	mov	r3, r0
 8000d18:	71fb      	strb	r3, [r7, #7]
//	/* Wait for SPI1 data reception */
//	while (__HAL_SPI_GET_FLAG(&hspi3, SPI_FLAG_RXNE) == RESET);
//	/* Read SPI1 received data */
//	HAL_SPI_Receive(&hspi3, &temp, 1, 100);

	HAL_SPI_TransmitReceive(&hspi3, &cmd, &temp, 1, 100);
 8000d1a:	f107 020f 	add.w	r2, r7, #15
 8000d1e:	1df9      	adds	r1, r7, #7
 8000d20:	2364      	movs	r3, #100	; 0x64
 8000d22:	9300      	str	r3, [sp, #0]
 8000d24:	2301      	movs	r3, #1
 8000d26:	4804      	ldr	r0, [pc, #16]	; (8000d38 <WR_CMD+0x28>)
 8000d28:	f003 fd72 	bl	8004810 <HAL_SPI_TransmitReceive>

	return temp;
 8000d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	3710      	adds	r7, #16
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	200004b4 	.word	0x200004b4

08000d3c <spi_Select>:

/**
 * select esc SPI  NSS pin reset
 */
void	spi_Select	(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI3_NSS_GPIO_Port, SPI3_NSS_Pin, GPIO_PIN_RESET);
 8000d40:	2200      	movs	r2, #0
 8000d42:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d46:	4802      	ldr	r0, [pc, #8]	; (8000d50 <spi_Select+0x14>)
 8000d48:	f002 fc1e 	bl	8003588 <HAL_GPIO_WritePin>
}
 8000d4c:	bf00      	nop
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	40020000 	.word	0x40020000

08000d54 <spi_Deselect>:

/**
 * deselect esc SPI  NSS pin set
 */
void	spi_Deselect(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI3_NSS_GPIO_Port, SPI3_NSS_Pin, GPIO_PIN_SET);
 8000d58:	2201      	movs	r2, #1
 8000d5a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d5e:	4802      	ldr	r0, [pc, #8]	; (8000d68 <spi_Deselect+0x14>)
 8000d60:	f002 fc12 	bl	8003588 <HAL_GPIO_WritePin>
}
 8000d64:	bf00      	nop
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	40020000 	.word	0x40020000

08000d6c <al_Event_Int_Enable>:

/**
 *	enable PDI_IRQ, SYNC0, SYNC1 interrupt
 */
void	al_Event_Int_Enable	(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000d70:	2017      	movs	r0, #23
 8000d72:	f001 f9c5 	bl	8002100 <HAL_NVIC_EnableIRQ>
}
 8000d76:	bf00      	nop
 8000d78:	bd80      	pop	{r7, pc}

08000d7a <al_Event_Int_Disable>:

/**
 * disable PDI_IRQ, SYNC0, SYNC1 interrupt
 */
void	al_Event_Int_Disable(void)
{
 8000d7a:	b580      	push	{r7, lr}
 8000d7c:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8000d7e:	2017      	movs	r0, #23
 8000d80:	f001 f9d6 	bl	8002130 <HAL_NVIC_DisableIRQ>
}
 8000d84:	bf00      	nop
 8000d86:	bd80      	pop	{r7, pc}

08000d88 <timer_Esc_IT_Start>:
extern	TIM_HandleTypeDef htim6;
/**
 * Timer6 ESC-tim start IT mode
 */
void	timer_Esc_IT_Start	(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim6);
 8000d8c:	4802      	ldr	r0, [pc, #8]	; (8000d98 <timer_Esc_IT_Start+0x10>)
 8000d8e:	f004 f8a7 	bl	8004ee0 <HAL_TIM_Base_Start_IT>
}
 8000d92:	bf00      	nop
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	2000051c 	.word	0x2000051c

08000d9c <timer_Get_Value>:

/**
 * Timer6 counter value get
 */
uint32_t	timer_Get_Value	(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
	return	__HAL_TIM_GET_COUNTER(&htim6);
 8000da0:	4b03      	ldr	r3, [pc, #12]	; (8000db0 <timer_Get_Value+0x14>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	46bd      	mov	sp, r7
 8000daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dae:	4770      	bx	lr
 8000db0:	2000051c 	.word	0x2000051c

08000db4 <enable_Irq_Sync0_Sync1>:

/**
 * Enable ESC INT, SYNC0, SYNC1
 */
void	enable_Irq_Sync0_Sync1	(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
	al_Event_Int_Enable();
 8000db8:	f7ff ffd8 	bl	8000d6c <al_Event_Int_Enable>
}
 8000dbc:	bf00      	nop
 8000dbe:	bd80      	pop	{r7, pc}

08000dc0 <disable_Irq_Sync0_Sync1>:

/**
 * Disable ESC INT, SYNC0, SYNC1
 */
void	disable_Irq_Sync0_Sync1	(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
	al_Event_Int_Disable();
 8000dc4:	f7ff ffd9 	bl	8000d7a <al_Event_Int_Disable>
}
 8000dc8:	bf00      	nop
 8000dca:	bd80      	pop	{r7, pc}

08000dcc <HAL_TIM_PeriodElapsedCallback>:
/**
 * ESC related PDI_IRQ, SYNC0, SYNC1 interrupt callback
 * and others interrupt callback can be add to here
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
	// timer6 used esc timer 1ms
	if (htim->Instance == htim6.Instance)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681a      	ldr	r2, [r3, #0]
 8000dd8:	4b0a      	ldr	r3, [pc, #40]	; (8000e04 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	d10d      	bne.n	8000dfc <HAL_TIM_PeriodElapsedCallback+0x30>
	{
		/** from <el9800w.c> */
		ECAT_CheckTimer();
 8000de0:	f005 fb44 	bl	800646c <ECAT_CheckTimer>
		static	int cnt = 0;
		if (200 == cnt)
 8000de4:	4b08      	ldr	r3, [pc, #32]	; (8000e08 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	2bc8      	cmp	r3, #200	; 0xc8
 8000dea:	d102      	bne.n	8000df2 <HAL_TIM_PeriodElapsedCallback+0x26>
		{
			cnt = 0;
 8000dec:	4b06      	ldr	r3, [pc, #24]	; (8000e08 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	601a      	str	r2, [r3, #0]
//			HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
		}
		cnt++;
 8000df2:	4b05      	ldr	r3, [pc, #20]	; (8000e08 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	3301      	adds	r3, #1
 8000df8:	4a03      	ldr	r2, [pc, #12]	; (8000e08 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000dfa:	6013      	str	r3, [r2, #0]

	}
}
 8000dfc:	bf00      	nop
 8000dfe:	3708      	adds	r7, #8
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	2000051c 	.word	0x2000051c
 8000e08:	20000510 	.word	0x20000510

08000e0c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b084      	sub	sp, #16
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	4603      	mov	r3, r0
 8000e14:	80fb      	strh	r3, [r7, #6]
	/** handler PDI_IRQ interrupt */
	if (PDI_IRQ_Pin == GPIO_Pin)
 8000e16:	88fb      	ldrh	r3, [r7, #6]
 8000e18:	2b20      	cmp	r3, #32
 8000e1a:	d10e      	bne.n	8000e3a <HAL_GPIO_EXTI_Callback+0x2e>
	{
		/** from <el9800w.c> */
		EscIsr();
 8000e1c:	f008 fb75 	bl	800950a <EscIsr>
		static int cntIrq = 0;
		if (cntIrq == 500)
 8000e20:	4b1e      	ldr	r3, [pc, #120]	; (8000e9c <HAL_GPIO_EXTI_Callback+0x90>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000e28:	d102      	bne.n	8000e30 <HAL_GPIO_EXTI_Callback+0x24>
		{
//			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
			cntIrq = 0;
 8000e2a:	4b1c      	ldr	r3, [pc, #112]	; (8000e9c <HAL_GPIO_EXTI_Callback+0x90>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]
		}
		cntIrq++;
 8000e30:	4b1a      	ldr	r3, [pc, #104]	; (8000e9c <HAL_GPIO_EXTI_Callback+0x90>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	3301      	adds	r3, #1
 8000e36:	4a19      	ldr	r2, [pc, #100]	; (8000e9c <HAL_GPIO_EXTI_Callback+0x90>)
 8000e38:	6013      	str	r3, [r2, #0]
	}
	/** handler SYNC0 interrupt */
	if (sync0_Pin == GPIO_Pin)
 8000e3a:	88fb      	ldrh	r3, [r7, #6]
 8000e3c:	2b40      	cmp	r3, #64	; 0x40
 8000e3e:	d101      	bne.n	8000e44 <HAL_GPIO_EXTI_Callback+0x38>
	{
		/** from <el9800w.c> */
		Sync0Isr();
 8000e40:	f008 fb69 	bl	8009516 <Sync0Isr>
//		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
	}
	/** handler SYNC1 interrupt */
	if (sync1_Pin == GPIO_Pin)
 8000e44:	88fb      	ldrh	r3, [r7, #6]
 8000e46:	2b80      	cmp	r3, #128	; 0x80
 8000e48:	d101      	bne.n	8000e4e <HAL_GPIO_EXTI_Callback+0x42>
	{
		/** from <el9800w.c> */
		Sync1Isr();
 8000e4a:	f008 fb6a 	bl	8009522 <Sync1Isr>
	}

	/** handler User BTB interrupt */
	if (USER_Btn_Pin == GPIO_Pin)
 8000e4e:	88fb      	ldrh	r3, [r7, #6]
 8000e50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000e54:	d11d      	bne.n	8000e92 <HAL_GPIO_EXTI_Callback+0x86>
	{
//		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
		int cntBtn = 0;
 8000e56:	2300      	movs	r3, #0
 8000e58:	60fb      	str	r3, [r7, #12]
		for (cntBtn = 2000; cntBtn > 0; cntBtn--);
 8000e5a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000e5e:	60fb      	str	r3, [r7, #12]
 8000e60:	e002      	b.n	8000e68 <HAL_GPIO_EXTI_Callback+0x5c>
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	3b01      	subs	r3, #1
 8000e66:	60fb      	str	r3, [r7, #12]
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	dcf9      	bgt.n	8000e62 <HAL_GPIO_EXTI_Callback+0x56>
		if (HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin))
 8000e6e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e72:	480b      	ldr	r0, [pc, #44]	; (8000ea0 <HAL_GPIO_EXTI_Callback+0x94>)
 8000e74:	f002 fb62 	bl	800353c <HAL_GPIO_ReadPin>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d009      	beq.n	8000e92 <HAL_GPIO_EXTI_Callback+0x86>
			userBtn1Bit = !userBtn1Bit;
 8000e7e:	4b09      	ldr	r3, [pc, #36]	; (8000ea4 <HAL_GPIO_EXTI_Callback+0x98>)
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	bf0c      	ite	eq
 8000e86:	2301      	moveq	r3, #1
 8000e88:	2300      	movne	r3, #0
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	461a      	mov	r2, r3
 8000e8e:	4b05      	ldr	r3, [pc, #20]	; (8000ea4 <HAL_GPIO_EXTI_Callback+0x98>)
 8000e90:	701a      	strb	r2, [r3, #0]
	}
}
 8000e92:	bf00      	nop
 8000e94:	3710      	adds	r7, #16
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	20000514 	.word	0x20000514
 8000ea0:	40020800 	.word	0x40020800
 8000ea4:	2000050c 	.word	0x2000050c

08000ea8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b083      	sub	sp, #12
 8000eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eae:	2300      	movs	r3, #0
 8000eb0:	607b      	str	r3, [r7, #4]
 8000eb2:	4b10      	ldr	r3, [pc, #64]	; (8000ef4 <HAL_MspInit+0x4c>)
 8000eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eb6:	4a0f      	ldr	r2, [pc, #60]	; (8000ef4 <HAL_MspInit+0x4c>)
 8000eb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ebc:	6453      	str	r3, [r2, #68]	; 0x44
 8000ebe:	4b0d      	ldr	r3, [pc, #52]	; (8000ef4 <HAL_MspInit+0x4c>)
 8000ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ec2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ec6:	607b      	str	r3, [r7, #4]
 8000ec8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eca:	2300      	movs	r3, #0
 8000ecc:	603b      	str	r3, [r7, #0]
 8000ece:	4b09      	ldr	r3, [pc, #36]	; (8000ef4 <HAL_MspInit+0x4c>)
 8000ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ed2:	4a08      	ldr	r2, [pc, #32]	; (8000ef4 <HAL_MspInit+0x4c>)
 8000ed4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ed8:	6413      	str	r3, [r2, #64]	; 0x40
 8000eda:	4b06      	ldr	r3, [pc, #24]	; (8000ef4 <HAL_MspInit+0x4c>)
 8000edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ede:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ee2:	603b      	str	r3, [r7, #0]
 8000ee4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ee6:	bf00      	nop
 8000ee8:	370c      	adds	r7, #12
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	40023800 	.word	0x40023800

08000ef8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000efc:	e7fe      	b.n	8000efc <NMI_Handler+0x4>

08000efe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000efe:	b480      	push	{r7}
 8000f00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f02:	e7fe      	b.n	8000f02 <HardFault_Handler+0x4>

08000f04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f08:	e7fe      	b.n	8000f08 <MemManage_Handler+0x4>

08000f0a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f0a:	b480      	push	{r7}
 8000f0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f0e:	e7fe      	b.n	8000f0e <BusFault_Handler+0x4>

08000f10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f14:	e7fe      	b.n	8000f14 <UsageFault_Handler+0x4>

08000f16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f16:	b480      	push	{r7}
 8000f18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f1a:	bf00      	nop
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f22:	4770      	bx	lr

08000f24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f28:	bf00      	nop
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f30:	4770      	bx	lr

08000f32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f32:	b480      	push	{r7}
 8000f34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f36:	bf00      	nop
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr

08000f40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f44:	f000 f9c4 	bl	80012d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f48:	bf00      	nop
 8000f4a:	bd80      	pop	{r7, pc}

08000f4c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PDI_IRQ_Pin);
 8000f50:	2020      	movs	r0, #32
 8000f52:	f002 fb4b 	bl	80035ec <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(sync0_Pin);
 8000f56:	2040      	movs	r0, #64	; 0x40
 8000f58:	f002 fb48 	bl	80035ec <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(sync1_Pin);
 8000f5c:	2080      	movs	r0, #128	; 0x80
 8000f5e:	f002 fb45 	bl	80035ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000f62:	bf00      	nop
 8000f64:	bd80      	pop	{r7, pc}

08000f66 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000f66:	b580      	push	{r7, lr}
 8000f68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8000f6a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000f6e:	f002 fb3d 	bl	80035ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000f72:	bf00      	nop
 8000f74:	bd80      	pop	{r7, pc}
	...

08000f78 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8000f7c:	4803      	ldr	r0, [pc, #12]	; (8000f8c <TIM6_DAC_IRQHandler+0x14>)
 8000f7e:	f001 f989 	bl	8002294 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8000f82:	4803      	ldr	r0, [pc, #12]	; (8000f90 <TIM6_DAC_IRQHandler+0x18>)
 8000f84:	f004 f872 	bl	800506c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000f88:	bf00      	nop
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	2000049c 	.word	0x2000049c
 8000f90:	2000051c 	.word	0x2000051c

08000f94 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000f98:	4802      	ldr	r0, [pc, #8]	; (8000fa4 <DMA2_Stream0_IRQHandler+0x10>)
 8000f9a:	f001 fd41 	bl	8002a20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8000f9e:	bf00      	nop
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	20000438 	.word	0x20000438

08000fa8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b086      	sub	sp, #24
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fb0:	4a14      	ldr	r2, [pc, #80]	; (8001004 <_sbrk+0x5c>)
 8000fb2:	4b15      	ldr	r3, [pc, #84]	; (8001008 <_sbrk+0x60>)
 8000fb4:	1ad3      	subs	r3, r2, r3
 8000fb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fbc:	4b13      	ldr	r3, [pc, #76]	; (800100c <_sbrk+0x64>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d102      	bne.n	8000fca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fc4:	4b11      	ldr	r3, [pc, #68]	; (800100c <_sbrk+0x64>)
 8000fc6:	4a12      	ldr	r2, [pc, #72]	; (8001010 <_sbrk+0x68>)
 8000fc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fca:	4b10      	ldr	r3, [pc, #64]	; (800100c <_sbrk+0x64>)
 8000fcc:	681a      	ldr	r2, [r3, #0]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4413      	add	r3, r2
 8000fd2:	693a      	ldr	r2, [r7, #16]
 8000fd4:	429a      	cmp	r2, r3
 8000fd6:	d207      	bcs.n	8000fe8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fd8:	f00b fed8 	bl	800cd8c <__errno>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	220c      	movs	r2, #12
 8000fe0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fe2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fe6:	e009      	b.n	8000ffc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fe8:	4b08      	ldr	r3, [pc, #32]	; (800100c <_sbrk+0x64>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fee:	4b07      	ldr	r3, [pc, #28]	; (800100c <_sbrk+0x64>)
 8000ff0:	681a      	ldr	r2, [r3, #0]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	4413      	add	r3, r2
 8000ff6:	4a05      	ldr	r2, [pc, #20]	; (800100c <_sbrk+0x64>)
 8000ff8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ffa:	68fb      	ldr	r3, [r7, #12]
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	3718      	adds	r7, #24
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	20020000 	.word	0x20020000
 8001008:	00000b00 	.word	0x00000b00
 800100c:	20000518 	.word	0x20000518
 8001010:	20000bf0 	.word	0x20000bf0

08001014 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001018:	4b06      	ldr	r3, [pc, #24]	; (8001034 <SystemInit+0x20>)
 800101a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800101e:	4a05      	ldr	r2, [pc, #20]	; (8001034 <SystemInit+0x20>)
 8001020:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001024:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001028:	bf00      	nop
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	e000ed00 	.word	0xe000ed00

08001038 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800103e:	463b      	mov	r3, r7
 8001040:	2200      	movs	r2, #0
 8001042:	601a      	str	r2, [r3, #0]
 8001044:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001046:	4b15      	ldr	r3, [pc, #84]	; (800109c <MX_TIM6_Init+0x64>)
 8001048:	4a15      	ldr	r2, [pc, #84]	; (80010a0 <MX_TIM6_Init+0x68>)
 800104a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 90-1;
 800104c:	4b13      	ldr	r3, [pc, #76]	; (800109c <MX_TIM6_Init+0x64>)
 800104e:	2259      	movs	r2, #89	; 0x59
 8001050:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001052:	4b12      	ldr	r3, [pc, #72]	; (800109c <MX_TIM6_Init+0x64>)
 8001054:	2200      	movs	r2, #0
 8001056:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8001058:	4b10      	ldr	r3, [pc, #64]	; (800109c <MX_TIM6_Init+0x64>)
 800105a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800105e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001060:	4b0e      	ldr	r3, [pc, #56]	; (800109c <MX_TIM6_Init+0x64>)
 8001062:	2280      	movs	r2, #128	; 0x80
 8001064:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001066:	480d      	ldr	r0, [pc, #52]	; (800109c <MX_TIM6_Init+0x64>)
 8001068:	f003 fe4a 	bl	8004d00 <HAL_TIM_Base_Init>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d001      	beq.n	8001076 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001072:	f7ff fdbf 	bl	8000bf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001076:	2300      	movs	r3, #0
 8001078:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800107a:	2300      	movs	r3, #0
 800107c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800107e:	463b      	mov	r3, r7
 8001080:	4619      	mov	r1, r3
 8001082:	4806      	ldr	r0, [pc, #24]	; (800109c <MX_TIM6_Init+0x64>)
 8001084:	f004 f9c2 	bl	800540c <HAL_TIMEx_MasterConfigSynchronization>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800108e:	f7ff fdb1 	bl	8000bf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001092:	bf00      	nop
 8001094:	3708      	adds	r7, #8
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	2000051c 	.word	0x2000051c
 80010a0:	40001000 	.word	0x40001000

080010a4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b084      	sub	sp, #16
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a0e      	ldr	r2, [pc, #56]	; (80010ec <HAL_TIM_Base_MspInit+0x48>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d115      	bne.n	80010e2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80010b6:	2300      	movs	r3, #0
 80010b8:	60fb      	str	r3, [r7, #12]
 80010ba:	4b0d      	ldr	r3, [pc, #52]	; (80010f0 <HAL_TIM_Base_MspInit+0x4c>)
 80010bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010be:	4a0c      	ldr	r2, [pc, #48]	; (80010f0 <HAL_TIM_Base_MspInit+0x4c>)
 80010c0:	f043 0310 	orr.w	r3, r3, #16
 80010c4:	6413      	str	r3, [r2, #64]	; 0x40
 80010c6:	4b0a      	ldr	r3, [pc, #40]	; (80010f0 <HAL_TIM_Base_MspInit+0x4c>)
 80010c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ca:	f003 0310 	and.w	r3, r3, #16
 80010ce:	60fb      	str	r3, [r7, #12]
 80010d0:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80010d2:	2200      	movs	r2, #0
 80010d4:	2100      	movs	r1, #0
 80010d6:	2036      	movs	r0, #54	; 0x36
 80010d8:	f000 ffe6 	bl	80020a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80010dc:	2036      	movs	r0, #54	; 0x36
 80010de:	f001 f80f 	bl	8002100 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80010e2:	bf00      	nop
 80010e4:	3710      	adds	r7, #16
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	40001000 	.word	0x40001000
 80010f0:	40023800 	.word	0x40023800

080010f4 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80010f8:	4b11      	ldr	r3, [pc, #68]	; (8001140 <MX_USART3_UART_Init+0x4c>)
 80010fa:	4a12      	ldr	r2, [pc, #72]	; (8001144 <MX_USART3_UART_Init+0x50>)
 80010fc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80010fe:	4b10      	ldr	r3, [pc, #64]	; (8001140 <MX_USART3_UART_Init+0x4c>)
 8001100:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001104:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001106:	4b0e      	ldr	r3, [pc, #56]	; (8001140 <MX_USART3_UART_Init+0x4c>)
 8001108:	2200      	movs	r2, #0
 800110a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800110c:	4b0c      	ldr	r3, [pc, #48]	; (8001140 <MX_USART3_UART_Init+0x4c>)
 800110e:	2200      	movs	r2, #0
 8001110:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001112:	4b0b      	ldr	r3, [pc, #44]	; (8001140 <MX_USART3_UART_Init+0x4c>)
 8001114:	2200      	movs	r2, #0
 8001116:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001118:	4b09      	ldr	r3, [pc, #36]	; (8001140 <MX_USART3_UART_Init+0x4c>)
 800111a:	220c      	movs	r2, #12
 800111c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800111e:	4b08      	ldr	r3, [pc, #32]	; (8001140 <MX_USART3_UART_Init+0x4c>)
 8001120:	2200      	movs	r2, #0
 8001122:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001124:	4b06      	ldr	r3, [pc, #24]	; (8001140 <MX_USART3_UART_Init+0x4c>)
 8001126:	2200      	movs	r2, #0
 8001128:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800112a:	4805      	ldr	r0, [pc, #20]	; (8001140 <MX_USART3_UART_Init+0x4c>)
 800112c:	f004 fa60 	bl	80055f0 <HAL_UART_Init>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d001      	beq.n	800113a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001136:	f7ff fd5d 	bl	8000bf4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800113a:	bf00      	nop
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	20000564 	.word	0x20000564
 8001144:	40004800 	.word	0x40004800

08001148 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b08a      	sub	sp, #40	; 0x28
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001150:	f107 0314 	add.w	r3, r7, #20
 8001154:	2200      	movs	r2, #0
 8001156:	601a      	str	r2, [r3, #0]
 8001158:	605a      	str	r2, [r3, #4]
 800115a:	609a      	str	r2, [r3, #8]
 800115c:	60da      	str	r2, [r3, #12]
 800115e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a19      	ldr	r2, [pc, #100]	; (80011cc <HAL_UART_MspInit+0x84>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d12c      	bne.n	80011c4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800116a:	2300      	movs	r3, #0
 800116c:	613b      	str	r3, [r7, #16]
 800116e:	4b18      	ldr	r3, [pc, #96]	; (80011d0 <HAL_UART_MspInit+0x88>)
 8001170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001172:	4a17      	ldr	r2, [pc, #92]	; (80011d0 <HAL_UART_MspInit+0x88>)
 8001174:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001178:	6413      	str	r3, [r2, #64]	; 0x40
 800117a:	4b15      	ldr	r3, [pc, #84]	; (80011d0 <HAL_UART_MspInit+0x88>)
 800117c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800117e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001182:	613b      	str	r3, [r7, #16]
 8001184:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001186:	2300      	movs	r3, #0
 8001188:	60fb      	str	r3, [r7, #12]
 800118a:	4b11      	ldr	r3, [pc, #68]	; (80011d0 <HAL_UART_MspInit+0x88>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118e:	4a10      	ldr	r2, [pc, #64]	; (80011d0 <HAL_UART_MspInit+0x88>)
 8001190:	f043 0308 	orr.w	r3, r3, #8
 8001194:	6313      	str	r3, [r2, #48]	; 0x30
 8001196:	4b0e      	ldr	r3, [pc, #56]	; (80011d0 <HAL_UART_MspInit+0x88>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119a:	f003 0308 	and.w	r3, r3, #8
 800119e:	60fb      	str	r3, [r7, #12]
 80011a0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80011a2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80011a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a8:	2302      	movs	r3, #2
 80011aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ac:	2300      	movs	r3, #0
 80011ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011b0:	2303      	movs	r3, #3
 80011b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80011b4:	2307      	movs	r3, #7
 80011b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011b8:	f107 0314 	add.w	r3, r7, #20
 80011bc:	4619      	mov	r1, r3
 80011be:	4805      	ldr	r0, [pc, #20]	; (80011d4 <HAL_UART_MspInit+0x8c>)
 80011c0:	f001 fe98 	bl	8002ef4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80011c4:	bf00      	nop
 80011c6:	3728      	adds	r7, #40	; 0x28
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	40004800 	.word	0x40004800
 80011d0:	40023800 	.word	0x40023800
 80011d4:	40020c00 	.word	0x40020c00

080011d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80011d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001210 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011dc:	480d      	ldr	r0, [pc, #52]	; (8001214 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80011de:	490e      	ldr	r1, [pc, #56]	; (8001218 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80011e0:	4a0e      	ldr	r2, [pc, #56]	; (800121c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011e4:	e002      	b.n	80011ec <LoopCopyDataInit>

080011e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011ea:	3304      	adds	r3, #4

080011ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011f0:	d3f9      	bcc.n	80011e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011f2:	4a0b      	ldr	r2, [pc, #44]	; (8001220 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80011f4:	4c0b      	ldr	r4, [pc, #44]	; (8001224 <LoopFillZerobss+0x26>)
  movs r3, #0
 80011f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011f8:	e001      	b.n	80011fe <LoopFillZerobss>

080011fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011fc:	3204      	adds	r2, #4

080011fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001200:	d3fb      	bcc.n	80011fa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001202:	f7ff ff07 	bl	8001014 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001206:	f00b fdc7 	bl	800cd98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800120a:	f7ff fc5b 	bl	8000ac4 <main>
  bx  lr    
 800120e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001210:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001214:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001218:	200003d4 	.word	0x200003d4
  ldr r2, =_sidata
 800121c:	0800dbdc 	.word	0x0800dbdc
  ldr r2, =_sbss
 8001220:	200003d4 	.word	0x200003d4
  ldr r4, =_ebss
 8001224:	20000bec 	.word	0x20000bec

08001228 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001228:	e7fe      	b.n	8001228 <ADC_IRQHandler>
	...

0800122c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001230:	4b0e      	ldr	r3, [pc, #56]	; (800126c <HAL_Init+0x40>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a0d      	ldr	r2, [pc, #52]	; (800126c <HAL_Init+0x40>)
 8001236:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800123a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800123c:	4b0b      	ldr	r3, [pc, #44]	; (800126c <HAL_Init+0x40>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a0a      	ldr	r2, [pc, #40]	; (800126c <HAL_Init+0x40>)
 8001242:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001246:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001248:	4b08      	ldr	r3, [pc, #32]	; (800126c <HAL_Init+0x40>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a07      	ldr	r2, [pc, #28]	; (800126c <HAL_Init+0x40>)
 800124e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001252:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001254:	2003      	movs	r0, #3
 8001256:	f000 ff07 	bl	8002068 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800125a:	2000      	movs	r0, #0
 800125c:	f000 f808 	bl	8001270 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001260:	f7ff fe22 	bl	8000ea8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001264:	2300      	movs	r3, #0
}
 8001266:	4618      	mov	r0, r3
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	40023c00 	.word	0x40023c00

08001270 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001278:	4b12      	ldr	r3, [pc, #72]	; (80012c4 <HAL_InitTick+0x54>)
 800127a:	681a      	ldr	r2, [r3, #0]
 800127c:	4b12      	ldr	r3, [pc, #72]	; (80012c8 <HAL_InitTick+0x58>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	4619      	mov	r1, r3
 8001282:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001286:	fbb3 f3f1 	udiv	r3, r3, r1
 800128a:	fbb2 f3f3 	udiv	r3, r2, r3
 800128e:	4618      	mov	r0, r3
 8001290:	f000 ff66 	bl	8002160 <HAL_SYSTICK_Config>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e00e      	b.n	80012bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	2b0f      	cmp	r3, #15
 80012a2:	d80a      	bhi.n	80012ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012a4:	2200      	movs	r2, #0
 80012a6:	6879      	ldr	r1, [r7, #4]
 80012a8:	f04f 30ff 	mov.w	r0, #4294967295
 80012ac:	f000 fefc 	bl	80020a8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012b0:	4a06      	ldr	r2, [pc, #24]	; (80012cc <HAL_InitTick+0x5c>)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012b6:	2300      	movs	r3, #0
 80012b8:	e000      	b.n	80012bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012ba:	2301      	movs	r3, #1
}
 80012bc:	4618      	mov	r0, r3
 80012be:	3708      	adds	r7, #8
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	20000000 	.word	0x20000000
 80012c8:	20000008 	.word	0x20000008
 80012cc:	20000004 	.word	0x20000004

080012d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012d4:	4b06      	ldr	r3, [pc, #24]	; (80012f0 <HAL_IncTick+0x20>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	461a      	mov	r2, r3
 80012da:	4b06      	ldr	r3, [pc, #24]	; (80012f4 <HAL_IncTick+0x24>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4413      	add	r3, r2
 80012e0:	4a04      	ldr	r2, [pc, #16]	; (80012f4 <HAL_IncTick+0x24>)
 80012e2:	6013      	str	r3, [r2, #0]
}
 80012e4:	bf00      	nop
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	20000008 	.word	0x20000008
 80012f4:	200005a8 	.word	0x200005a8

080012f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  return uwTick;
 80012fc:	4b03      	ldr	r3, [pc, #12]	; (800130c <HAL_GetTick+0x14>)
 80012fe:	681b      	ldr	r3, [r3, #0]
}
 8001300:	4618      	mov	r0, r3
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr
 800130a:	bf00      	nop
 800130c:	200005a8 	.word	0x200005a8

08001310 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001318:	2300      	movs	r3, #0
 800131a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d101      	bne.n	8001326 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
 8001324:	e15c      	b.n	80015e0 <HAL_ADC_Init+0x2d0>
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4a8e      	ldr	r2, [pc, #568]	; (8001564 <HAL_ADC_Init+0x254>)
 800132c:	4293      	cmp	r3, r2
 800132e:	d00e      	beq.n	800134e <HAL_ADC_Init+0x3e>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a8c      	ldr	r2, [pc, #560]	; (8001568 <HAL_ADC_Init+0x258>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d009      	beq.n	800134e <HAL_ADC_Init+0x3e>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a8b      	ldr	r2, [pc, #556]	; (800156c <HAL_ADC_Init+0x25c>)
 8001340:	4293      	cmp	r3, r2
 8001342:	d004      	beq.n	800134e <HAL_ADC_Init+0x3e>
 8001344:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8001348:	4889      	ldr	r0, [pc, #548]	; (8001570 <HAL_ADC_Init+0x260>)
 800134a:	f7ff fc58 	bl	8000bfe <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d013      	beq.n	800137e <HAL_ADC_Init+0x6e>
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800135e:	d00e      	beq.n	800137e <HAL_ADC_Init+0x6e>
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001368:	d009      	beq.n	800137e <HAL_ADC_Init+0x6e>
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8001372:	d004      	beq.n	800137e <HAL_ADC_Init+0x6e>
 8001374:	f240 1143 	movw	r1, #323	; 0x143
 8001378:	487d      	ldr	r0, [pc, #500]	; (8001570 <HAL_ADC_Init+0x260>)
 800137a:	f7ff fc40 	bl	8000bfe <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d013      	beq.n	80013ae <HAL_ADC_Init+0x9e>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800138e:	d00e      	beq.n	80013ae <HAL_ADC_Init+0x9e>
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	689b      	ldr	r3, [r3, #8]
 8001394:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001398:	d009      	beq.n	80013ae <HAL_ADC_Init+0x9e>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	689b      	ldr	r3, [r3, #8]
 800139e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80013a2:	d004      	beq.n	80013ae <HAL_ADC_Init+0x9e>
 80013a4:	f44f 71a2 	mov.w	r1, #324	; 0x144
 80013a8:	4871      	ldr	r0, [pc, #452]	; (8001570 <HAL_ADC_Init+0x260>)
 80013aa:	f7ff fc28 	bl	8000bfe <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ScanConvMode));
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	691b      	ldr	r3, [r3, #16]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d008      	beq.n	80013c8 <HAL_ADC_Init+0xb8>
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	691b      	ldr	r3, [r3, #16]
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d004      	beq.n	80013c8 <HAL_ADC_Init+0xb8>
 80013be:	f240 1145 	movw	r1, #325	; 0x145
 80013c2:	486b      	ldr	r0, [pc, #428]	; (8001570 <HAL_ADC_Init+0x260>)
 80013c4:	f7ff fc1b 	bl	8000bfe <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	7e1b      	ldrb	r3, [r3, #24]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d008      	beq.n	80013e2 <HAL_ADC_Init+0xd2>
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	7e1b      	ldrb	r3, [r3, #24]
 80013d4:	2b01      	cmp	r3, #1
 80013d6:	d004      	beq.n	80013e2 <HAL_ADC_Init+0xd2>
 80013d8:	f44f 71a3 	mov.w	r1, #326	; 0x146
 80013dc:	4864      	ldr	r0, [pc, #400]	; (8001570 <HAL_ADC_Init+0x260>)
 80013de:	f7ff fc0e 	bl	8000bfe <assert_failed>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d054      	beq.n	8001494 <HAL_ADC_Init+0x184>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013ee:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80013f2:	d04f      	beq.n	8001494 <HAL_ADC_Init+0x184>
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013f8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80013fc:	d04a      	beq.n	8001494 <HAL_ADC_Init+0x184>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001402:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001406:	d045      	beq.n	8001494 <HAL_ADC_Init+0x184>
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800140c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001410:	d040      	beq.n	8001494 <HAL_ADC_Init+0x184>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001416:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800141a:	d03b      	beq.n	8001494 <HAL_ADC_Init+0x184>
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001420:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8001424:	d036      	beq.n	8001494 <HAL_ADC_Init+0x184>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800142a:	f1b3 6fe0 	cmp.w	r3, #117440512	; 0x7000000
 800142e:	d031      	beq.n	8001494 <HAL_ADC_Init+0x184>
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001434:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001438:	d02c      	beq.n	8001494 <HAL_ADC_Init+0x184>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800143e:	f1b3 6f10 	cmp.w	r3, #150994944	; 0x9000000
 8001442:	d027      	beq.n	8001494 <HAL_ADC_Init+0x184>
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001448:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 800144c:	d022      	beq.n	8001494 <HAL_ADC_Init+0x184>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001452:	f1b3 6f30 	cmp.w	r3, #184549376	; 0xb000000
 8001456:	d01d      	beq.n	8001494 <HAL_ADC_Init+0x184>
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800145c:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8001460:	d018      	beq.n	8001494 <HAL_ADC_Init+0x184>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001466:	f1b3 6f50 	cmp.w	r3, #218103808	; 0xd000000
 800146a:	d013      	beq.n	8001494 <HAL_ADC_Init+0x184>
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001470:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8001474:	d00e      	beq.n	8001494 <HAL_ADC_Init+0x184>
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800147a:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 800147e:	d009      	beq.n	8001494 <HAL_ADC_Init+0x184>
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001484:	4a3b      	ldr	r2, [pc, #236]	; (8001574 <HAL_ADC_Init+0x264>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d004      	beq.n	8001494 <HAL_ADC_Init+0x184>
 800148a:	f240 1147 	movw	r1, #327	; 0x147
 800148e:	4838      	ldr	r0, [pc, #224]	; (8001570 <HAL_ADC_Init+0x260>)
 8001490:	f7ff fbb5 	bl	8000bfe <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d009      	beq.n	80014b0 <HAL_ADC_Init+0x1a0>
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	68db      	ldr	r3, [r3, #12]
 80014a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80014a4:	d004      	beq.n	80014b0 <HAL_ADC_Init+0x1a0>
 80014a6:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80014aa:	4831      	ldr	r0, [pc, #196]	; (8001570 <HAL_ADC_Init+0x260>)
 80014ac:	f7ff fba7 	bl	8000bfe <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	69db      	ldr	r3, [r3, #28]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d003      	beq.n	80014c0 <HAL_ADC_Init+0x1b0>
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	69db      	ldr	r3, [r3, #28]
 80014bc:	2b10      	cmp	r3, #16
 80014be:	d904      	bls.n	80014ca <HAL_ADC_Init+0x1ba>
 80014c0:	f240 1149 	movw	r1, #329	; 0x149
 80014c4:	482a      	ldr	r0, [pc, #168]	; (8001570 <HAL_ADC_Init+0x260>)
 80014c6:	f7ff fb9a 	bl	8000bfe <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d009      	beq.n	80014e8 <HAL_ADC_Init+0x1d8>
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80014da:	2b01      	cmp	r3, #1
 80014dc:	d004      	beq.n	80014e8 <HAL_ADC_Init+0x1d8>
 80014de:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 80014e2:	4823      	ldr	r0, [pc, #140]	; (8001570 <HAL_ADC_Init+0x260>)
 80014e4:	f7ff fb8b 	bl	8000bfe <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	695b      	ldr	r3, [r3, #20]
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d00c      	beq.n	800150a <HAL_ADC_Init+0x1fa>
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	695b      	ldr	r3, [r3, #20]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d008      	beq.n	800150a <HAL_ADC_Init+0x1fa>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	695b      	ldr	r3, [r3, #20]
 80014fc:	2b02      	cmp	r3, #2
 80014fe:	d004      	beq.n	800150a <HAL_ADC_Init+0x1fa>
 8001500:	f240 114b 	movw	r1, #331	; 0x14b
 8001504:	481a      	ldr	r0, [pc, #104]	; (8001570 <HAL_ADC_Init+0x260>)
 8001506:	f7ff fb7a 	bl	8000bfe <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d009      	beq.n	8001528 <HAL_ADC_Init+0x218>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f893 3020 	ldrb.w	r3, [r3, #32]
 800151a:	2b01      	cmp	r3, #1
 800151c:	d004      	beq.n	8001528 <HAL_ADC_Init+0x218>
 800151e:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8001522:	4813      	ldr	r0, [pc, #76]	; (8001570 <HAL_ADC_Init+0x260>)
 8001524:	f7ff fb6b 	bl	8000bfe <assert_failed>
  
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800152c:	4a11      	ldr	r2, [pc, #68]	; (8001574 <HAL_ADC_Init+0x264>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d022      	beq.n	8001578 <HAL_ADC_Init+0x268>
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001536:	2b00      	cmp	r3, #0
 8001538:	d01e      	beq.n	8001578 <HAL_ADC_Init+0x268>
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800153e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001542:	d019      	beq.n	8001578 <HAL_ADC_Init+0x268>
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001548:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800154c:	d014      	beq.n	8001578 <HAL_ADC_Init+0x268>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001552:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8001556:	d00f      	beq.n	8001578 <HAL_ADC_Init+0x268>
 8001558:	f44f 71a8 	mov.w	r1, #336	; 0x150
 800155c:	4804      	ldr	r0, [pc, #16]	; (8001570 <HAL_ADC_Init+0x260>)
 800155e:	f7ff fb4e 	bl	8000bfe <assert_failed>
 8001562:	e009      	b.n	8001578 <HAL_ADC_Init+0x268>
 8001564:	40012000 	.word	0x40012000
 8001568:	40012100 	.word	0x40012100
 800156c:	40012200 	.word	0x40012200
 8001570:	0800d060 	.word	0x0800d060
 8001574:	0f000001 	.word	0x0f000001
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157c:	2b00      	cmp	r3, #0
 800157e:	d109      	bne.n	8001594 <HAL_ADC_Init+0x284>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001580:	6878      	ldr	r0, [r7, #4]
 8001582:	f7ff f81b 	bl	80005bc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2200      	movs	r2, #0
 800158a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2200      	movs	r2, #0
 8001590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001598:	f003 0310 	and.w	r3, r3, #16
 800159c:	2b00      	cmp	r3, #0
 800159e:	d118      	bne.n	80015d2 <HAL_ADC_Init+0x2c2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80015a8:	f023 0302 	bic.w	r3, r3, #2
 80015ac:	f043 0202 	orr.w	r2, r3, #2
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80015b4:	6878      	ldr	r0, [r7, #4]
 80015b6:	f000 fad7 	bl	8001b68 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2200      	movs	r2, #0
 80015be:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c4:	f023 0303 	bic.w	r3, r3, #3
 80015c8:	f043 0201 	orr.w	r2, r3, #1
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	641a      	str	r2, [r3, #64]	; 0x40
 80015d0:	e001      	b.n	80015d6 <HAL_ADC_Init+0x2c6>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80015d2:	2301      	movs	r3, #1
 80015d4:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2200      	movs	r2, #0
 80015da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80015de:	7bfb      	ldrb	r3, [r7, #15]
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3710      	adds	r7, #16
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b086      	sub	sp, #24
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	60f8      	str	r0, [r7, #12]
 80015f0:	60b9      	str	r1, [r7, #8]
 80015f2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80015f4:	2300      	movs	r3, #0
 80015f6:	613b      	str	r3, [r7, #16]
  ADC_Common_TypeDef *tmpADC_Common;
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	7e1b      	ldrb	r3, [r3, #24]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d008      	beq.n	8001612 <HAL_ADC_Start_DMA+0x2a>
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	7e1b      	ldrb	r3, [r3, #24]
 8001604:	2b01      	cmp	r3, #1
 8001606:	d004      	beq.n	8001612 <HAL_ADC_Start_DMA+0x2a>
 8001608:	f240 515a 	movw	r1, #1370	; 0x55a
 800160c:	4887      	ldr	r0, [pc, #540]	; (800182c <HAL_ADC_Start_DMA+0x244>)
 800160e:	f7ff faf6 	bl	8000bfe <assert_failed>
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001616:	2b00      	cmp	r3, #0
 8001618:	d013      	beq.n	8001642 <HAL_ADC_Start_DMA+0x5a>
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800161e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001622:	d00e      	beq.n	8001642 <HAL_ADC_Start_DMA+0x5a>
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001628:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800162c:	d009      	beq.n	8001642 <HAL_ADC_Start_DMA+0x5a>
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001632:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8001636:	d004      	beq.n	8001642 <HAL_ADC_Start_DMA+0x5a>
 8001638:	f240 515b 	movw	r1, #1371	; 0x55b
 800163c:	487b      	ldr	r0, [pc, #492]	; (800182c <HAL_ADC_Start_DMA+0x244>)
 800163e:	f7ff fade 	bl	8000bfe <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001648:	2b01      	cmp	r3, #1
 800164a:	d101      	bne.n	8001650 <HAL_ADC_Start_DMA+0x68>
 800164c:	2302      	movs	r3, #2
 800164e:	e0e9      	b.n	8001824 <HAL_ADC_Start_DMA+0x23c>
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	2201      	movs	r2, #1
 8001654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	f003 0301 	and.w	r3, r3, #1
 8001662:	2b01      	cmp	r3, #1
 8001664:	d018      	beq.n	8001698 <HAL_ADC_Start_DMA+0xb0>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	689a      	ldr	r2, [r3, #8]
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f042 0201 	orr.w	r2, r2, #1
 8001674:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001676:	4b6e      	ldr	r3, [pc, #440]	; (8001830 <HAL_ADC_Start_DMA+0x248>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a6e      	ldr	r2, [pc, #440]	; (8001834 <HAL_ADC_Start_DMA+0x24c>)
 800167c:	fba2 2303 	umull	r2, r3, r2, r3
 8001680:	0c9a      	lsrs	r2, r3, #18
 8001682:	4613      	mov	r3, r2
 8001684:	005b      	lsls	r3, r3, #1
 8001686:	4413      	add	r3, r2
 8001688:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800168a:	e002      	b.n	8001692 <HAL_ADC_Start_DMA+0xaa>
    {
      counter--;
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	3b01      	subs	r3, #1
 8001690:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d1f9      	bne.n	800168c <HAL_ADC_Start_DMA+0xa4>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	689b      	ldr	r3, [r3, #8]
 800169e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80016a6:	d107      	bne.n	80016b8 <HAL_ADC_Start_DMA+0xd0>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	689a      	ldr	r2, [r3, #8]
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80016b6:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	689b      	ldr	r3, [r3, #8]
 80016be:	f003 0301 	and.w	r3, r3, #1
 80016c2:	2b01      	cmp	r3, #1
 80016c4:	f040 80a1 	bne.w	800180a <HAL_ADC_Start_DMA+0x222>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016cc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80016d0:	f023 0301 	bic.w	r3, r3, #1
 80016d4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d007      	beq.n	80016fa <HAL_ADC_Start_DMA+0x112>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ee:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80016f2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001702:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001706:	d106      	bne.n	8001716 <HAL_ADC_Start_DMA+0x12e>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800170c:	f023 0206 	bic.w	r2, r3, #6
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	645a      	str	r2, [r3, #68]	; 0x44
 8001714:	e002      	b.n	800171c <HAL_ADC_Start_DMA+0x134>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	2200      	movs	r2, #0
 800171a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	2200      	movs	r2, #0
 8001720:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001724:	4b44      	ldr	r3, [pc, #272]	; (8001838 <HAL_ADC_Start_DMA+0x250>)
 8001726:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800172c:	4a43      	ldr	r2, [pc, #268]	; (800183c <HAL_ADC_Start_DMA+0x254>)
 800172e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001734:	4a42      	ldr	r2, [pc, #264]	; (8001840 <HAL_ADC_Start_DMA+0x258>)
 8001736:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800173c:	4a41      	ldr	r2, [pc, #260]	; (8001844 <HAL_ADC_Start_DMA+0x25c>)
 800173e:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001748:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	685a      	ldr	r2, [r3, #4]
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001758:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	689a      	ldr	r2, [r3, #8]
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001768:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	334c      	adds	r3, #76	; 0x4c
 8001774:	4619      	mov	r1, r3
 8001776:	68ba      	ldr	r2, [r7, #8]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	f001 f8eb 	bl	8002954 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	f003 031f 	and.w	r3, r3, #31
 8001786:	2b00      	cmp	r3, #0
 8001788:	d12a      	bne.n	80017e0 <HAL_ADC_Start_DMA+0x1f8>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a2e      	ldr	r2, [pc, #184]	; (8001848 <HAL_ADC_Start_DMA+0x260>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d015      	beq.n	80017c0 <HAL_ADC_Start_DMA+0x1d8>
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a2c      	ldr	r2, [pc, #176]	; (800184c <HAL_ADC_Start_DMA+0x264>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d105      	bne.n	80017aa <HAL_ADC_Start_DMA+0x1c2>
 800179e:	4b26      	ldr	r3, [pc, #152]	; (8001838 <HAL_ADC_Start_DMA+0x250>)
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	f003 031f 	and.w	r3, r3, #31
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d00a      	beq.n	80017c0 <HAL_ADC_Start_DMA+0x1d8>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a28      	ldr	r2, [pc, #160]	; (8001850 <HAL_ADC_Start_DMA+0x268>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d136      	bne.n	8001822 <HAL_ADC_Start_DMA+0x23a>
 80017b4:	4b20      	ldr	r3, [pc, #128]	; (8001838 <HAL_ADC_Start_DMA+0x250>)
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	f003 0310 	and.w	r3, r3, #16
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d130      	bne.n	8001822 <HAL_ADC_Start_DMA+0x23a>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	689b      	ldr	r3, [r3, #8]
 80017c6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d129      	bne.n	8001822 <HAL_ADC_Start_DMA+0x23a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	689a      	ldr	r2, [r3, #8]
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80017dc:	609a      	str	r2, [r3, #8]
 80017de:	e020      	b.n	8001822 <HAL_ADC_Start_DMA+0x23a>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a18      	ldr	r2, [pc, #96]	; (8001848 <HAL_ADC_Start_DMA+0x260>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d11b      	bne.n	8001822 <HAL_ADC_Start_DMA+0x23a>
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d114      	bne.n	8001822 <HAL_ADC_Start_DMA+0x23a>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	689a      	ldr	r2, [r3, #8]
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001806:	609a      	str	r2, [r3, #8]
 8001808:	e00b      	b.n	8001822 <HAL_ADC_Start_DMA+0x23a>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180e:	f043 0210 	orr.w	r2, r3, #16
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800181a:	f043 0201 	orr.w	r2, r3, #1
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001822:	2300      	movs	r3, #0
}
 8001824:	4618      	mov	r0, r3
 8001826:	3718      	adds	r7, #24
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	0800d060 	.word	0x0800d060
 8001830:	20000000 	.word	0x20000000
 8001834:	431bde83 	.word	0x431bde83
 8001838:	40012300 	.word	0x40012300
 800183c:	08001d7d 	.word	0x08001d7d
 8001840:	08001e37 	.word	0x08001e37
 8001844:	08001e53 	.word	0x08001e53
 8001848:	40012000 	.word	0x40012000
 800184c:	40012100 	.word	0x40012100
 8001850:	40012200 	.word	0x40012200

08001854 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001854:	b480      	push	{r7}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800185c:	bf00      	nop
 800185e:	370c      	adds	r7, #12
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr

08001868 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001868:	b480      	push	{r7}
 800186a:	b083      	sub	sp, #12
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001870:	bf00      	nop
 8001872:	370c      	adds	r7, #12
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr

0800187c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b084      	sub	sp, #16
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
 8001884:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001886:	2300      	movs	r3, #0
 8001888:	60bb      	str	r3, [r7, #8]
  ADC_Common_TypeDef *tmpADC_Common;
  
  /* Check the parameters */
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	2b12      	cmp	r3, #18
 8001890:	d909      	bls.n	80018a6 <HAL_ADC_ConfigChannel+0x2a>
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4a72      	ldr	r2, [pc, #456]	; (8001a60 <HAL_ADC_ConfigChannel+0x1e4>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d004      	beq.n	80018a6 <HAL_ADC_ConfigChannel+0x2a>
 800189c:	f240 618b 	movw	r1, #1675	; 0x68b
 80018a0:	4870      	ldr	r0, [pc, #448]	; (8001a64 <HAL_ADC_ConfigChannel+0x1e8>)
 80018a2:	f7ff f9ac 	bl	8000bfe <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d003      	beq.n	80018b6 <HAL_ADC_ConfigChannel+0x3a>
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	2b10      	cmp	r3, #16
 80018b4:	d904      	bls.n	80018c0 <HAL_ADC_ConfigChannel+0x44>
 80018b6:	f240 618c 	movw	r1, #1676	; 0x68c
 80018ba:	486a      	ldr	r0, [pc, #424]	; (8001a64 <HAL_ADC_ConfigChannel+0x1e8>)
 80018bc:	f7ff f99f 	bl	8000bfe <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d020      	beq.n	800190a <HAL_ADC_ConfigChannel+0x8e>
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	d01c      	beq.n	800190a <HAL_ADC_ConfigChannel+0x8e>
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	689b      	ldr	r3, [r3, #8]
 80018d4:	2b02      	cmp	r3, #2
 80018d6:	d018      	beq.n	800190a <HAL_ADC_ConfigChannel+0x8e>
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	2b03      	cmp	r3, #3
 80018de:	d014      	beq.n	800190a <HAL_ADC_ConfigChannel+0x8e>
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	2b04      	cmp	r3, #4
 80018e6:	d010      	beq.n	800190a <HAL_ADC_ConfigChannel+0x8e>
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	2b05      	cmp	r3, #5
 80018ee:	d00c      	beq.n	800190a <HAL_ADC_ConfigChannel+0x8e>
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	2b06      	cmp	r3, #6
 80018f6:	d008      	beq.n	800190a <HAL_ADC_ConfigChannel+0x8e>
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	2b07      	cmp	r3, #7
 80018fe:	d004      	beq.n	800190a <HAL_ADC_ConfigChannel+0x8e>
 8001900:	f240 618d 	movw	r1, #1677	; 0x68d
 8001904:	4857      	ldr	r0, [pc, #348]	; (8001a64 <HAL_ADC_ConfigChannel+0x1e8>)
 8001906:	f7ff f97a 	bl	8000bfe <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001910:	2b01      	cmp	r3, #1
 8001912:	d101      	bne.n	8001918 <HAL_ADC_ConfigChannel+0x9c>
 8001914:	2302      	movs	r3, #2
 8001916:	e118      	b.n	8001b4a <HAL_ADC_ConfigChannel+0x2ce>
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2201      	movs	r2, #1
 800191c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	2b09      	cmp	r3, #9
 8001926:	d925      	bls.n	8001974 <HAL_ADC_ConfigChannel+0xf8>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	68d9      	ldr	r1, [r3, #12]
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	b29b      	uxth	r3, r3
 8001934:	461a      	mov	r2, r3
 8001936:	4613      	mov	r3, r2
 8001938:	005b      	lsls	r3, r3, #1
 800193a:	4413      	add	r3, r2
 800193c:	3b1e      	subs	r3, #30
 800193e:	2207      	movs	r2, #7
 8001940:	fa02 f303 	lsl.w	r3, r2, r3
 8001944:	43da      	mvns	r2, r3
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	400a      	ands	r2, r1
 800194c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	68d9      	ldr	r1, [r3, #12]
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	689a      	ldr	r2, [r3, #8]
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	b29b      	uxth	r3, r3
 800195e:	4618      	mov	r0, r3
 8001960:	4603      	mov	r3, r0
 8001962:	005b      	lsls	r3, r3, #1
 8001964:	4403      	add	r3, r0
 8001966:	3b1e      	subs	r3, #30
 8001968:	409a      	lsls	r2, r3
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	430a      	orrs	r2, r1
 8001970:	60da      	str	r2, [r3, #12]
 8001972:	e022      	b.n	80019ba <HAL_ADC_ConfigChannel+0x13e>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	6919      	ldr	r1, [r3, #16]
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	b29b      	uxth	r3, r3
 8001980:	461a      	mov	r2, r3
 8001982:	4613      	mov	r3, r2
 8001984:	005b      	lsls	r3, r3, #1
 8001986:	4413      	add	r3, r2
 8001988:	2207      	movs	r2, #7
 800198a:	fa02 f303 	lsl.w	r3, r2, r3
 800198e:	43da      	mvns	r2, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	400a      	ands	r2, r1
 8001996:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	6919      	ldr	r1, [r3, #16]
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	689a      	ldr	r2, [r3, #8]
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	b29b      	uxth	r3, r3
 80019a8:	4618      	mov	r0, r3
 80019aa:	4603      	mov	r3, r0
 80019ac:	005b      	lsls	r3, r3, #1
 80019ae:	4403      	add	r3, r0
 80019b0:	409a      	lsls	r2, r3
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	430a      	orrs	r2, r1
 80019b8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	2b06      	cmp	r3, #6
 80019c0:	d824      	bhi.n	8001a0c <HAL_ADC_ConfigChannel+0x190>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	685a      	ldr	r2, [r3, #4]
 80019cc:	4613      	mov	r3, r2
 80019ce:	009b      	lsls	r3, r3, #2
 80019d0:	4413      	add	r3, r2
 80019d2:	3b05      	subs	r3, #5
 80019d4:	221f      	movs	r2, #31
 80019d6:	fa02 f303 	lsl.w	r3, r2, r3
 80019da:	43da      	mvns	r2, r3
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	400a      	ands	r2, r1
 80019e2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	4618      	mov	r0, r3
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	685a      	ldr	r2, [r3, #4]
 80019f6:	4613      	mov	r3, r2
 80019f8:	009b      	lsls	r3, r3, #2
 80019fa:	4413      	add	r3, r2
 80019fc:	3b05      	subs	r3, #5
 80019fe:	fa00 f203 	lsl.w	r2, r0, r3
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	430a      	orrs	r2, r1
 8001a08:	635a      	str	r2, [r3, #52]	; 0x34
 8001a0a:	e051      	b.n	8001ab0 <HAL_ADC_ConfigChannel+0x234>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	2b0c      	cmp	r3, #12
 8001a12:	d829      	bhi.n	8001a68 <HAL_ADC_ConfigChannel+0x1ec>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	685a      	ldr	r2, [r3, #4]
 8001a1e:	4613      	mov	r3, r2
 8001a20:	009b      	lsls	r3, r3, #2
 8001a22:	4413      	add	r3, r2
 8001a24:	3b23      	subs	r3, #35	; 0x23
 8001a26:	221f      	movs	r2, #31
 8001a28:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2c:	43da      	mvns	r2, r3
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	400a      	ands	r2, r1
 8001a34:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	b29b      	uxth	r3, r3
 8001a42:	4618      	mov	r0, r3
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	685a      	ldr	r2, [r3, #4]
 8001a48:	4613      	mov	r3, r2
 8001a4a:	009b      	lsls	r3, r3, #2
 8001a4c:	4413      	add	r3, r2
 8001a4e:	3b23      	subs	r3, #35	; 0x23
 8001a50:	fa00 f203 	lsl.w	r2, r0, r3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	430a      	orrs	r2, r1
 8001a5a:	631a      	str	r2, [r3, #48]	; 0x30
 8001a5c:	e028      	b.n	8001ab0 <HAL_ADC_ConfigChannel+0x234>
 8001a5e:	bf00      	nop
 8001a60:	10000012 	.word	0x10000012
 8001a64:	0800d060 	.word	0x0800d060
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	685a      	ldr	r2, [r3, #4]
 8001a72:	4613      	mov	r3, r2
 8001a74:	009b      	lsls	r3, r3, #2
 8001a76:	4413      	add	r3, r2
 8001a78:	3b41      	subs	r3, #65	; 0x41
 8001a7a:	221f      	movs	r2, #31
 8001a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a80:	43da      	mvns	r2, r3
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	400a      	ands	r2, r1
 8001a88:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	b29b      	uxth	r3, r3
 8001a96:	4618      	mov	r0, r3
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	685a      	ldr	r2, [r3, #4]
 8001a9c:	4613      	mov	r3, r2
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	4413      	add	r3, r2
 8001aa2:	3b41      	subs	r3, #65	; 0x41
 8001aa4:	fa00 f203 	lsl.w	r2, r0, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	430a      	orrs	r2, r1
 8001aae:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ab0:	4b28      	ldr	r3, [pc, #160]	; (8001b54 <HAL_ADC_ConfigChannel+0x2d8>)
 8001ab2:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a27      	ldr	r2, [pc, #156]	; (8001b58 <HAL_ADC_ConfigChannel+0x2dc>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d10f      	bne.n	8001ade <HAL_ADC_ConfigChannel+0x262>
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2b12      	cmp	r3, #18
 8001ac4:	d10b      	bne.n	8001ade <HAL_ADC_ConfigChannel+0x262>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a1d      	ldr	r2, [pc, #116]	; (8001b58 <HAL_ADC_ConfigChannel+0x2dc>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d12b      	bne.n	8001b40 <HAL_ADC_ConfigChannel+0x2c4>
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a1b      	ldr	r2, [pc, #108]	; (8001b5c <HAL_ADC_ConfigChannel+0x2e0>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d003      	beq.n	8001afa <HAL_ADC_ConfigChannel+0x27e>
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2b11      	cmp	r3, #17
 8001af8:	d122      	bne.n	8001b40 <HAL_ADC_ConfigChannel+0x2c4>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a11      	ldr	r2, [pc, #68]	; (8001b5c <HAL_ADC_ConfigChannel+0x2e0>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d111      	bne.n	8001b40 <HAL_ADC_ConfigChannel+0x2c4>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001b1c:	4b10      	ldr	r3, [pc, #64]	; (8001b60 <HAL_ADC_ConfigChannel+0x2e4>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a10      	ldr	r2, [pc, #64]	; (8001b64 <HAL_ADC_ConfigChannel+0x2e8>)
 8001b22:	fba2 2303 	umull	r2, r3, r2, r3
 8001b26:	0c9a      	lsrs	r2, r3, #18
 8001b28:	4613      	mov	r3, r2
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	4413      	add	r3, r2
 8001b2e:	005b      	lsls	r3, r3, #1
 8001b30:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001b32:	e002      	b.n	8001b3a <HAL_ADC_ConfigChannel+0x2be>
      {
        counter--;
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	3b01      	subs	r3, #1
 8001b38:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d1f9      	bne.n	8001b34 <HAL_ADC_ConfigChannel+0x2b8>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2200      	movs	r2, #0
 8001b44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001b48:	2300      	movs	r3, #0
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3710      	adds	r7, #16
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40012300 	.word	0x40012300
 8001b58:	40012000 	.word	0x40012000
 8001b5c:	10000012 	.word	0x10000012
 8001b60:	20000000 	.word	0x20000000
 8001b64:	431bde83 	.word	0x431bde83

08001b68 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001b70:	4b7f      	ldr	r3, [pc, #508]	; (8001d70 <ADC_Init+0x208>)
 8001b72:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	685a      	ldr	r2, [r3, #4]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	431a      	orrs	r2, r3
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	685a      	ldr	r2, [r3, #4]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001b9c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	6859      	ldr	r1, [r3, #4]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	691b      	ldr	r3, [r3, #16]
 8001ba8:	021a      	lsls	r2, r3, #8
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	430a      	orrs	r2, r1
 8001bb0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	685a      	ldr	r2, [r3, #4]
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001bc0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	6859      	ldr	r1, [r3, #4]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	689a      	ldr	r2, [r3, #8]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	430a      	orrs	r2, r1
 8001bd2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	689a      	ldr	r2, [r3, #8]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001be2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	6899      	ldr	r1, [r3, #8]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	68da      	ldr	r2, [r3, #12]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	430a      	orrs	r2, r1
 8001bf4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bfa:	4a5e      	ldr	r2, [pc, #376]	; (8001d74 <ADC_Init+0x20c>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d022      	beq.n	8001c46 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	689a      	ldr	r2, [r3, #8]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001c0e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	6899      	ldr	r1, [r3, #8]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	430a      	orrs	r2, r1
 8001c20:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	689a      	ldr	r2, [r3, #8]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001c30:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	6899      	ldr	r1, [r3, #8]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	430a      	orrs	r2, r1
 8001c42:	609a      	str	r2, [r3, #8]
 8001c44:	e00f      	b.n	8001c66 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	689a      	ldr	r2, [r3, #8]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001c54:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	689a      	ldr	r2, [r3, #8]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001c64:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	689a      	ldr	r2, [r3, #8]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f022 0202 	bic.w	r2, r2, #2
 8001c74:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	6899      	ldr	r1, [r3, #8]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	7e1b      	ldrb	r3, [r3, #24]
 8001c80:	005a      	lsls	r2, r3, #1
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	430a      	orrs	r2, r1
 8001c88:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d028      	beq.n	8001ce6 <ADC_Init+0x17e>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d003      	beq.n	8001ca4 <ADC_Init+0x13c>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ca0:	2b08      	cmp	r3, #8
 8001ca2:	d904      	bls.n	8001cae <ADC_Init+0x146>
 8001ca4:	f44f 61f5 	mov.w	r1, #1960	; 0x7a8
 8001ca8:	4833      	ldr	r0, [pc, #204]	; (8001d78 <ADC_Init+0x210>)
 8001caa:	f7fe ffa8 	bl	8000bfe <assert_failed>
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	685a      	ldr	r2, [r3, #4]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001cbc:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	685a      	ldr	r2, [r3, #4]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001ccc:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	6859      	ldr	r1, [r3, #4]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cd8:	3b01      	subs	r3, #1
 8001cda:	035a      	lsls	r2, r3, #13
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	430a      	orrs	r2, r1
 8001ce2:	605a      	str	r2, [r3, #4]
 8001ce4:	e007      	b.n	8001cf6 <ADC_Init+0x18e>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	685a      	ldr	r2, [r3, #4]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001cf4:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001d04:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	69db      	ldr	r3, [r3, #28]
 8001d10:	3b01      	subs	r3, #1
 8001d12:	051a      	lsls	r2, r3, #20
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	430a      	orrs	r2, r1
 8001d1a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	689a      	ldr	r2, [r3, #8]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001d2a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	6899      	ldr	r1, [r3, #8]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001d38:	025a      	lsls	r2, r3, #9
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	430a      	orrs	r2, r1
 8001d40:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	689a      	ldr	r2, [r3, #8]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001d50:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	6899      	ldr	r1, [r3, #8]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	695b      	ldr	r3, [r3, #20]
 8001d5c:	029a      	lsls	r2, r3, #10
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	430a      	orrs	r2, r1
 8001d64:	609a      	str	r2, [r3, #8]
}
 8001d66:	bf00      	nop
 8001d68:	3710      	adds	r7, #16
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40012300 	.word	0x40012300
 8001d74:	0f000001 	.word	0x0f000001
 8001d78:	0800d060 	.word	0x0800d060

08001d7c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b084      	sub	sp, #16
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d88:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d13c      	bne.n	8001e10 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d9a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d12b      	bne.n	8001e08 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d127      	bne.n	8001e08 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dbe:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d006      	beq.n	8001dd4 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d119      	bne.n	8001e08 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	685a      	ldr	r2, [r3, #4]
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f022 0220 	bic.w	r2, r2, #32
 8001de2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d105      	bne.n	8001e08 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e00:	f043 0201 	orr.w	r2, r3, #1
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001e08:	68f8      	ldr	r0, [r7, #12]
 8001e0a:	f7fe fc5d 	bl	80006c8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001e0e:	e00e      	b.n	8001e2e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e14:	f003 0310 	and.w	r3, r3, #16
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d003      	beq.n	8001e24 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001e1c:	68f8      	ldr	r0, [r7, #12]
 8001e1e:	f7ff fd23 	bl	8001868 <HAL_ADC_ErrorCallback>
}
 8001e22:	e004      	b.n	8001e2e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e2a:	6878      	ldr	r0, [r7, #4]
 8001e2c:	4798      	blx	r3
}
 8001e2e:	bf00      	nop
 8001e30:	3710      	adds	r7, #16
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}

08001e36 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001e36:	b580      	push	{r7, lr}
 8001e38:	b084      	sub	sp, #16
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e42:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001e44:	68f8      	ldr	r0, [r7, #12]
 8001e46:	f7ff fd05 	bl	8001854 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001e4a:	bf00      	nop
 8001e4c:	3710      	adds	r7, #16
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}

08001e52 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001e52:	b580      	push	{r7, lr}
 8001e54:	b084      	sub	sp, #16
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e5e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	2240      	movs	r2, #64	; 0x40
 8001e64:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e6a:	f043 0204 	orr.w	r2, r3, #4
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001e72:	68f8      	ldr	r0, [r7, #12]
 8001e74:	f7ff fcf8 	bl	8001868 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001e78:	bf00      	nop
 8001e7a:	3710      	adds	r7, #16
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b085      	sub	sp, #20
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	f003 0307 	and.w	r3, r3, #7
 8001e8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e90:	4b0c      	ldr	r3, [pc, #48]	; (8001ec4 <__NVIC_SetPriorityGrouping+0x44>)
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e96:	68ba      	ldr	r2, [r7, #8]
 8001e98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ea8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001eac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001eb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001eb2:	4a04      	ldr	r2, [pc, #16]	; (8001ec4 <__NVIC_SetPriorityGrouping+0x44>)
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	60d3      	str	r3, [r2, #12]
}
 8001eb8:	bf00      	nop
 8001eba:	3714      	adds	r7, #20
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr
 8001ec4:	e000ed00 	.word	0xe000ed00

08001ec8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ecc:	4b04      	ldr	r3, [pc, #16]	; (8001ee0 <__NVIC_GetPriorityGrouping+0x18>)
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	0a1b      	lsrs	r3, r3, #8
 8001ed2:	f003 0307 	and.w	r3, r3, #7
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr
 8001ee0:	e000ed00 	.word	0xe000ed00

08001ee4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	4603      	mov	r3, r0
 8001eec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	db0b      	blt.n	8001f0e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ef6:	79fb      	ldrb	r3, [r7, #7]
 8001ef8:	f003 021f 	and.w	r2, r3, #31
 8001efc:	4907      	ldr	r1, [pc, #28]	; (8001f1c <__NVIC_EnableIRQ+0x38>)
 8001efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f02:	095b      	lsrs	r3, r3, #5
 8001f04:	2001      	movs	r0, #1
 8001f06:	fa00 f202 	lsl.w	r2, r0, r2
 8001f0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f0e:	bf00      	nop
 8001f10:	370c      	adds	r7, #12
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	e000e100 	.word	0xe000e100

08001f20 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b083      	sub	sp, #12
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	4603      	mov	r3, r0
 8001f28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	db12      	blt.n	8001f58 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f32:	79fb      	ldrb	r3, [r7, #7]
 8001f34:	f003 021f 	and.w	r2, r3, #31
 8001f38:	490a      	ldr	r1, [pc, #40]	; (8001f64 <__NVIC_DisableIRQ+0x44>)
 8001f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f3e:	095b      	lsrs	r3, r3, #5
 8001f40:	2001      	movs	r0, #1
 8001f42:	fa00 f202 	lsl.w	r2, r0, r2
 8001f46:	3320      	adds	r3, #32
 8001f48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001f4c:	f3bf 8f4f 	dsb	sy
}
 8001f50:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001f52:	f3bf 8f6f 	isb	sy
}
 8001f56:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001f58:	bf00      	nop
 8001f5a:	370c      	adds	r7, #12
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f62:	4770      	bx	lr
 8001f64:	e000e100 	.word	0xe000e100

08001f68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	4603      	mov	r3, r0
 8001f70:	6039      	str	r1, [r7, #0]
 8001f72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	db0a      	blt.n	8001f92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	b2da      	uxtb	r2, r3
 8001f80:	490c      	ldr	r1, [pc, #48]	; (8001fb4 <__NVIC_SetPriority+0x4c>)
 8001f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f86:	0112      	lsls	r2, r2, #4
 8001f88:	b2d2      	uxtb	r2, r2
 8001f8a:	440b      	add	r3, r1
 8001f8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f90:	e00a      	b.n	8001fa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	b2da      	uxtb	r2, r3
 8001f96:	4908      	ldr	r1, [pc, #32]	; (8001fb8 <__NVIC_SetPriority+0x50>)
 8001f98:	79fb      	ldrb	r3, [r7, #7]
 8001f9a:	f003 030f 	and.w	r3, r3, #15
 8001f9e:	3b04      	subs	r3, #4
 8001fa0:	0112      	lsls	r2, r2, #4
 8001fa2:	b2d2      	uxtb	r2, r2
 8001fa4:	440b      	add	r3, r1
 8001fa6:	761a      	strb	r2, [r3, #24]
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr
 8001fb4:	e000e100 	.word	0xe000e100
 8001fb8:	e000ed00 	.word	0xe000ed00

08001fbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b089      	sub	sp, #36	; 0x24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	60f8      	str	r0, [r7, #12]
 8001fc4:	60b9      	str	r1, [r7, #8]
 8001fc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	f003 0307 	and.w	r3, r3, #7
 8001fce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	f1c3 0307 	rsb	r3, r3, #7
 8001fd6:	2b04      	cmp	r3, #4
 8001fd8:	bf28      	it	cs
 8001fda:	2304      	movcs	r3, #4
 8001fdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	3304      	adds	r3, #4
 8001fe2:	2b06      	cmp	r3, #6
 8001fe4:	d902      	bls.n	8001fec <NVIC_EncodePriority+0x30>
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	3b03      	subs	r3, #3
 8001fea:	e000      	b.n	8001fee <NVIC_EncodePriority+0x32>
 8001fec:	2300      	movs	r3, #0
 8001fee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ff0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ff4:	69bb      	ldr	r3, [r7, #24]
 8001ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffa:	43da      	mvns	r2, r3
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	401a      	ands	r2, r3
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002004:	f04f 31ff 	mov.w	r1, #4294967295
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	fa01 f303 	lsl.w	r3, r1, r3
 800200e:	43d9      	mvns	r1, r3
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002014:	4313      	orrs	r3, r2
         );
}
 8002016:	4618      	mov	r0, r3
 8002018:	3724      	adds	r7, #36	; 0x24
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr
	...

08002024 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	3b01      	subs	r3, #1
 8002030:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002034:	d301      	bcc.n	800203a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002036:	2301      	movs	r3, #1
 8002038:	e00f      	b.n	800205a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800203a:	4a0a      	ldr	r2, [pc, #40]	; (8002064 <SysTick_Config+0x40>)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	3b01      	subs	r3, #1
 8002040:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002042:	210f      	movs	r1, #15
 8002044:	f04f 30ff 	mov.w	r0, #4294967295
 8002048:	f7ff ff8e 	bl	8001f68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800204c:	4b05      	ldr	r3, [pc, #20]	; (8002064 <SysTick_Config+0x40>)
 800204e:	2200      	movs	r2, #0
 8002050:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002052:	4b04      	ldr	r3, [pc, #16]	; (8002064 <SysTick_Config+0x40>)
 8002054:	2207      	movs	r2, #7
 8002056:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002058:	2300      	movs	r3, #0
}
 800205a:	4618      	mov	r0, r3
 800205c:	3708      	adds	r7, #8
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	e000e010 	.word	0xe000e010

08002068 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2b07      	cmp	r3, #7
 8002074:	d00f      	beq.n	8002096 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2b06      	cmp	r3, #6
 800207a:	d00c      	beq.n	8002096 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2b05      	cmp	r3, #5
 8002080:	d009      	beq.n	8002096 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2b04      	cmp	r3, #4
 8002086:	d006      	beq.n	8002096 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2b03      	cmp	r3, #3
 800208c:	d003      	beq.n	8002096 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800208e:	2190      	movs	r1, #144	; 0x90
 8002090:	4804      	ldr	r0, [pc, #16]	; (80020a4 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8002092:	f7fe fdb4 	bl	8000bfe <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	f7ff fef2 	bl	8001e80 <__NVIC_SetPriorityGrouping>
}
 800209c:	bf00      	nop
 800209e:	3708      	adds	r7, #8
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	0800d0d4 	.word	0x0800d0d4

080020a8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b086      	sub	sp, #24
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	4603      	mov	r3, r0
 80020b0:	60b9      	str	r1, [r7, #8]
 80020b2:	607a      	str	r2, [r7, #4]
 80020b4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020b6:	2300      	movs	r3, #0
 80020b8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2b0f      	cmp	r3, #15
 80020be:	d903      	bls.n	80020c8 <HAL_NVIC_SetPriority+0x20>
 80020c0:	21a8      	movs	r1, #168	; 0xa8
 80020c2:	480e      	ldr	r0, [pc, #56]	; (80020fc <HAL_NVIC_SetPriority+0x54>)
 80020c4:	f7fe fd9b 	bl	8000bfe <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	2b0f      	cmp	r3, #15
 80020cc:	d903      	bls.n	80020d6 <HAL_NVIC_SetPriority+0x2e>
 80020ce:	21a9      	movs	r1, #169	; 0xa9
 80020d0:	480a      	ldr	r0, [pc, #40]	; (80020fc <HAL_NVIC_SetPriority+0x54>)
 80020d2:	f7fe fd94 	bl	8000bfe <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020d6:	f7ff fef7 	bl	8001ec8 <__NVIC_GetPriorityGrouping>
 80020da:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020dc:	687a      	ldr	r2, [r7, #4]
 80020de:	68b9      	ldr	r1, [r7, #8]
 80020e0:	6978      	ldr	r0, [r7, #20]
 80020e2:	f7ff ff6b 	bl	8001fbc <NVIC_EncodePriority>
 80020e6:	4602      	mov	r2, r0
 80020e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020ec:	4611      	mov	r1, r2
 80020ee:	4618      	mov	r0, r3
 80020f0:	f7ff ff3a 	bl	8001f68 <__NVIC_SetPriority>
}
 80020f4:	bf00      	nop
 80020f6:	3718      	adds	r7, #24
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	0800d0d4 	.word	0x0800d0d4

08002100 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
 8002106:	4603      	mov	r3, r0
 8002108:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800210a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210e:	2b00      	cmp	r3, #0
 8002110:	da03      	bge.n	800211a <HAL_NVIC_EnableIRQ+0x1a>
 8002112:	21bc      	movs	r1, #188	; 0xbc
 8002114:	4805      	ldr	r0, [pc, #20]	; (800212c <HAL_NVIC_EnableIRQ+0x2c>)
 8002116:	f7fe fd72 	bl	8000bfe <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800211a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211e:	4618      	mov	r0, r3
 8002120:	f7ff fee0 	bl	8001ee4 <__NVIC_EnableIRQ>
}
 8002124:	bf00      	nop
 8002126:	3708      	adds	r7, #8
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	0800d0d4 	.word	0x0800d0d4

08002130 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
 8002136:	4603      	mov	r3, r0
 8002138:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800213a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800213e:	2b00      	cmp	r3, #0
 8002140:	da03      	bge.n	800214a <HAL_NVIC_DisableIRQ+0x1a>
 8002142:	21cc      	movs	r1, #204	; 0xcc
 8002144:	4805      	ldr	r0, [pc, #20]	; (800215c <HAL_NVIC_DisableIRQ+0x2c>)
 8002146:	f7fe fd5a 	bl	8000bfe <assert_failed>
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800214a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800214e:	4618      	mov	r0, r3
 8002150:	f7ff fee6 	bl	8001f20 <__NVIC_DisableIRQ>
}
 8002154:	bf00      	nop
 8002156:	3708      	adds	r7, #8
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	0800d0d4 	.word	0x0800d0d4

08002160 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002168:	6878      	ldr	r0, [r7, #4]
 800216a:	f7ff ff5b 	bl	8002024 <SysTick_Config>
 800216e:	4603      	mov	r3, r0
}
 8002170:	4618      	mov	r0, r3
 8002172:	3708      	adds	r7, #8
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}

08002178 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d101      	bne.n	800218a <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e01e      	b.n	80021c8 <HAL_DAC_Init+0x50>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a10      	ldr	r2, [pc, #64]	; (80021d0 <HAL_DAC_Init+0x58>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d004      	beq.n	800219e <HAL_DAC_Init+0x26>
 8002194:	f240 1117 	movw	r1, #279	; 0x117
 8002198:	480e      	ldr	r0, [pc, #56]	; (80021d4 <HAL_DAC_Init+0x5c>)
 800219a:	f7fe fd30 	bl	8000bfe <assert_failed>

  if (hdac->State == HAL_DAC_STATE_RESET)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	791b      	ldrb	r3, [r3, #4]
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d105      	bne.n	80021b4 <HAL_DAC_Init+0x3c>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2200      	movs	r2, #0
 80021ac:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	f7fe facc 	bl	800074c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2202      	movs	r2, #2
 80021b8:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2200      	movs	r2, #0
 80021be:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2201      	movs	r2, #1
 80021c4:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80021c6:	2300      	movs	r3, #0
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3708      	adds	r7, #8
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	40007400 	.word	0x40007400
 80021d4:	0800d148 	.word	0x0800d148

080021d8 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d007      	beq.n	80021f8 <HAL_DAC_Start+0x20>
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	2b10      	cmp	r3, #16
 80021ec:	d004      	beq.n	80021f8 <HAL_DAC_Start+0x20>
 80021ee:	f44f 71db 	mov.w	r1, #438	; 0x1b6
 80021f2:	4827      	ldr	r0, [pc, #156]	; (8002290 <HAL_DAC_Start+0xb8>)
 80021f4:	f7fe fd03 	bl	8000bfe <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdac);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	795b      	ldrb	r3, [r3, #5]
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d101      	bne.n	8002204 <HAL_DAC_Start+0x2c>
 8002200:	2302      	movs	r3, #2
 8002202:	e040      	b.n	8002286 <HAL_DAC_Start+0xae>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2201      	movs	r2, #1
 8002208:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2202      	movs	r2, #2
 800220e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	6819      	ldr	r1, [r3, #0]
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	f003 0310 	and.w	r3, r3, #16
 800221c:	2201      	movs	r2, #1
 800221e:	409a      	lsls	r2, r3
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	430a      	orrs	r2, r1
 8002226:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d10f      	bne.n	800224e <HAL_DAC_Start+0x76>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8002238:	2b3c      	cmp	r3, #60	; 0x3c
 800223a:	d11d      	bne.n	8002278 <HAL_DAC_Start+0xa0>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	685a      	ldr	r2, [r3, #4]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f042 0201 	orr.w	r2, r2, #1
 800224a:	605a      	str	r2, [r3, #4]
 800224c:	e014      	b.n	8002278 <HAL_DAC_Start+0xa0>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	f003 0310 	and.w	r3, r3, #16
 800225e:	213c      	movs	r1, #60	; 0x3c
 8002260:	fa01 f303 	lsl.w	r3, r1, r3
 8002264:	429a      	cmp	r2, r3
 8002266:	d107      	bne.n	8002278 <HAL_DAC_Start+0xa0>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	685a      	ldr	r2, [r3, #4]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f042 0202 	orr.w	r2, r2, #2
 8002276:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2201      	movs	r2, #1
 800227c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002284:	2300      	movs	r3, #0
}
 8002286:	4618      	mov	r0, r3
 8002288:	3708      	adds	r7, #8
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	0800d148 	.word	0x0800d148

08002294 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80022a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022aa:	d120      	bne.n	80022ee <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022b2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80022b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022ba:	d118      	bne.n	80022ee <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2204      	movs	r2, #4
 80022c0:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	691b      	ldr	r3, [r3, #16]
 80022c6:	f043 0201 	orr.w	r2, r3, #1
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022d6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80022e6:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80022e8:	6878      	ldr	r0, [r7, #4]
 80022ea:	f000 f875 	bl	80023d8 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

#if defined(DAC_CHANNEL2_SUPPORT)
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80022f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80022fc:	d120      	bne.n	8002340 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002304:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002308:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800230c:	d118      	bne.n	8002340 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2204      	movs	r2, #4
 8002312:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	691b      	ldr	r3, [r3, #16]
 8002318:	f043 0202 	orr.w	r2, r3, #2
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002328:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8002338:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800233a:	6878      	ldr	r0, [r7, #4]
 800233c:	f000 f8e6 	bl	800250c <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
}
 8002340:	bf00      	nop
 8002342:	3708      	adds	r7, #8
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}

08002348 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b086      	sub	sp, #24
 800234c:	af00      	add	r7, sp, #0
 800234e:	60f8      	str	r0, [r7, #12]
 8002350:	60b9      	str	r1, [r7, #8]
 8002352:	607a      	str	r2, [r7, #4]
 8002354:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8002356:	2300      	movs	r3, #0
 8002358:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d007      	beq.n	8002370 <HAL_DAC_SetValue+0x28>
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	2b10      	cmp	r3, #16
 8002364:	d004      	beq.n	8002370 <HAL_DAC_SetValue+0x28>
 8002366:	f44f 7143 	mov.w	r1, #780	; 0x30c
 800236a:	481a      	ldr	r0, [pc, #104]	; (80023d4 <HAL_DAC_SetValue+0x8c>)
 800236c:	f7fe fc47 	bl	8000bfe <assert_failed>
  assert_param(IS_DAC_ALIGN(Alignment));
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d00a      	beq.n	800238c <HAL_DAC_SetValue+0x44>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2b04      	cmp	r3, #4
 800237a:	d007      	beq.n	800238c <HAL_DAC_SetValue+0x44>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2b08      	cmp	r3, #8
 8002380:	d004      	beq.n	800238c <HAL_DAC_SetValue+0x44>
 8002382:	f240 310d 	movw	r1, #781	; 0x30d
 8002386:	4813      	ldr	r0, [pc, #76]	; (80023d4 <HAL_DAC_SetValue+0x8c>)
 8002388:	f7fe fc39 	bl	8000bfe <assert_failed>
  assert_param(IS_DAC_DATA(Data));
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8002392:	4293      	cmp	r3, r2
 8002394:	d904      	bls.n	80023a0 <HAL_DAC_SetValue+0x58>
 8002396:	f240 310e 	movw	r1, #782	; 0x30e
 800239a:	480e      	ldr	r0, [pc, #56]	; (80023d4 <HAL_DAC_SetValue+0x8c>)
 800239c:	f7fe fc2f 	bl	8000bfe <assert_failed>

  tmp = (uint32_t)hdac->Instance;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d105      	bne.n	80023b8 <HAL_DAC_SetValue+0x70>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80023ac:	697a      	ldr	r2, [r7, #20]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4413      	add	r3, r2
 80023b2:	3308      	adds	r3, #8
 80023b4:	617b      	str	r3, [r7, #20]
 80023b6:	e004      	b.n	80023c2 <HAL_DAC_SetValue+0x7a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80023b8:	697a      	ldr	r2, [r7, #20]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	4413      	add	r3, r2
 80023be:	3314      	adds	r3, #20
 80023c0:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	461a      	mov	r2, r3
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80023ca:	2300      	movs	r3, #0
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3718      	adds	r7, #24
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	0800d148 	.word	0x0800d148

080023d8 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80023d8:	b480      	push	{r7}
 80023da:	b083      	sub	sp, #12
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80023e0:	bf00      	nop
 80023e2:	370c      	adds	r7, #12
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b086      	sub	sp, #24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	60f8      	str	r0, [r7, #12]
 80023f4:	60b9      	str	r1, [r7, #8]
 80023f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC parameters */
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d024      	beq.n	800244a <HAL_DAC_ConfigChannel+0x5e>
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2b24      	cmp	r3, #36	; 0x24
 8002406:	d020      	beq.n	800244a <HAL_DAC_ConfigChannel+0x5e>
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	2b0c      	cmp	r3, #12
 800240e:	d01c      	beq.n	800244a <HAL_DAC_ConfigChannel+0x5e>
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2b14      	cmp	r3, #20
 8002416:	d018      	beq.n	800244a <HAL_DAC_ConfigChannel+0x5e>
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	2b1c      	cmp	r3, #28
 800241e:	d014      	beq.n	800244a <HAL_DAC_ConfigChannel+0x5e>
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	2b04      	cmp	r3, #4
 8002426:	d010      	beq.n	800244a <HAL_DAC_ConfigChannel+0x5e>
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	2b2c      	cmp	r3, #44	; 0x2c
 800242e:	d00c      	beq.n	800244a <HAL_DAC_ConfigChannel+0x5e>
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	2b34      	cmp	r3, #52	; 0x34
 8002436:	d008      	beq.n	800244a <HAL_DAC_ConfigChannel+0x5e>
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2b3c      	cmp	r3, #60	; 0x3c
 800243e:	d004      	beq.n	800244a <HAL_DAC_ConfigChannel+0x5e>
 8002440:	f240 31a6 	movw	r1, #934	; 0x3a6
 8002444:	4830      	ldr	r0, [pc, #192]	; (8002508 <HAL_DAC_ConfigChannel+0x11c>)
 8002446:	f7fe fbda 	bl	8000bfe <assert_failed>
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d008      	beq.n	8002464 <HAL_DAC_ConfigChannel+0x78>
 8002452:	68bb      	ldr	r3, [r7, #8]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	2b02      	cmp	r3, #2
 8002458:	d004      	beq.n	8002464 <HAL_DAC_ConfigChannel+0x78>
 800245a:	f240 31a7 	movw	r1, #935	; 0x3a7
 800245e:	482a      	ldr	r0, [pc, #168]	; (8002508 <HAL_DAC_ConfigChannel+0x11c>)
 8002460:	f7fe fbcd 	bl	8000bfe <assert_failed>
  assert_param(IS_DAC_CHANNEL(Channel));
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d007      	beq.n	800247a <HAL_DAC_ConfigChannel+0x8e>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2b10      	cmp	r3, #16
 800246e:	d004      	beq.n	800247a <HAL_DAC_ConfigChannel+0x8e>
 8002470:	f44f 716a 	mov.w	r1, #936	; 0x3a8
 8002474:	4824      	ldr	r0, [pc, #144]	; (8002508 <HAL_DAC_ConfigChannel+0x11c>)
 8002476:	f7fe fbc2 	bl	8000bfe <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdac);
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	795b      	ldrb	r3, [r3, #5]
 800247e:	2b01      	cmp	r3, #1
 8002480:	d101      	bne.n	8002486 <HAL_DAC_ConfigChannel+0x9a>
 8002482:	2302      	movs	r3, #2
 8002484:	e03c      	b.n	8002500 <HAL_DAC_ConfigChannel+0x114>
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2201      	movs	r2, #1
 800248a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	2202      	movs	r2, #2
 8002490:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	f003 0310 	and.w	r3, r3, #16
 80024a0:	f640 72fe 	movw	r2, #4094	; 0xffe
 80024a4:	fa02 f303 	lsl.w	r3, r2, r3
 80024a8:	43db      	mvns	r3, r3
 80024aa:	697a      	ldr	r2, [r7, #20]
 80024ac:	4013      	ands	r3, r2
 80024ae:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f003 0310 	and.w	r3, r3, #16
 80024c2:	693a      	ldr	r2, [r7, #16]
 80024c4:	fa02 f303 	lsl.w	r3, r2, r3
 80024c8:	697a      	ldr	r2, [r7, #20]
 80024ca:	4313      	orrs	r3, r2
 80024cc:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	697a      	ldr	r2, [r7, #20]
 80024d4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	6819      	ldr	r1, [r3, #0]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	f003 0310 	and.w	r3, r3, #16
 80024e2:	22c0      	movs	r2, #192	; 0xc0
 80024e4:	fa02 f303 	lsl.w	r3, r2, r3
 80024e8:	43da      	mvns	r2, r3
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	400a      	ands	r2, r1
 80024f0:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	2201      	movs	r2, #1
 80024f6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2200      	movs	r2, #0
 80024fc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80024fe:	2300      	movs	r3, #0
}
 8002500:	4618      	mov	r0, r3
 8002502:	3718      	adds	r7, #24
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}
 8002508:	0800d148 	.word	0x0800d148

0800250c <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8002514:	bf00      	nop
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b086      	sub	sp, #24
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002528:	2300      	movs	r3, #0
 800252a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800252c:	f7fe fee4 	bl	80012f8 <HAL_GetTick>
 8002530:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d101      	bne.n	800253c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e203      	b.n	8002944 <HAL_DMA_Init+0x424>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a8b      	ldr	r2, [pc, #556]	; (8002770 <HAL_DMA_Init+0x250>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d04e      	beq.n	80025e4 <HAL_DMA_Init+0xc4>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a8a      	ldr	r2, [pc, #552]	; (8002774 <HAL_DMA_Init+0x254>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d049      	beq.n	80025e4 <HAL_DMA_Init+0xc4>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a88      	ldr	r2, [pc, #544]	; (8002778 <HAL_DMA_Init+0x258>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d044      	beq.n	80025e4 <HAL_DMA_Init+0xc4>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a87      	ldr	r2, [pc, #540]	; (800277c <HAL_DMA_Init+0x25c>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d03f      	beq.n	80025e4 <HAL_DMA_Init+0xc4>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a85      	ldr	r2, [pc, #532]	; (8002780 <HAL_DMA_Init+0x260>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d03a      	beq.n	80025e4 <HAL_DMA_Init+0xc4>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a84      	ldr	r2, [pc, #528]	; (8002784 <HAL_DMA_Init+0x264>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d035      	beq.n	80025e4 <HAL_DMA_Init+0xc4>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a82      	ldr	r2, [pc, #520]	; (8002788 <HAL_DMA_Init+0x268>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d030      	beq.n	80025e4 <HAL_DMA_Init+0xc4>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a81      	ldr	r2, [pc, #516]	; (800278c <HAL_DMA_Init+0x26c>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d02b      	beq.n	80025e4 <HAL_DMA_Init+0xc4>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a7f      	ldr	r2, [pc, #508]	; (8002790 <HAL_DMA_Init+0x270>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d026      	beq.n	80025e4 <HAL_DMA_Init+0xc4>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a7e      	ldr	r2, [pc, #504]	; (8002794 <HAL_DMA_Init+0x274>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d021      	beq.n	80025e4 <HAL_DMA_Init+0xc4>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a7c      	ldr	r2, [pc, #496]	; (8002798 <HAL_DMA_Init+0x278>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d01c      	beq.n	80025e4 <HAL_DMA_Init+0xc4>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a7b      	ldr	r2, [pc, #492]	; (800279c <HAL_DMA_Init+0x27c>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d017      	beq.n	80025e4 <HAL_DMA_Init+0xc4>
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a79      	ldr	r2, [pc, #484]	; (80027a0 <HAL_DMA_Init+0x280>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d012      	beq.n	80025e4 <HAL_DMA_Init+0xc4>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a78      	ldr	r2, [pc, #480]	; (80027a4 <HAL_DMA_Init+0x284>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d00d      	beq.n	80025e4 <HAL_DMA_Init+0xc4>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a76      	ldr	r2, [pc, #472]	; (80027a8 <HAL_DMA_Init+0x288>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d008      	beq.n	80025e4 <HAL_DMA_Init+0xc4>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a75      	ldr	r2, [pc, #468]	; (80027ac <HAL_DMA_Init+0x28c>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d003      	beq.n	80025e4 <HAL_DMA_Init+0xc4>
 80025dc:	21b7      	movs	r1, #183	; 0xb7
 80025de:	4874      	ldr	r0, [pc, #464]	; (80027b0 <HAL_DMA_Init+0x290>)
 80025e0:	f7fe fb0d 	bl	8000bfe <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d026      	beq.n	800263a <HAL_DMA_Init+0x11a>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80025f4:	d021      	beq.n	800263a <HAL_DMA_Init+0x11a>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80025fe:	d01c      	beq.n	800263a <HAL_DMA_Init+0x11a>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8002608:	d017      	beq.n	800263a <HAL_DMA_Init+0x11a>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002612:	d012      	beq.n	800263a <HAL_DMA_Init+0x11a>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 800261c:	d00d      	beq.n	800263a <HAL_DMA_Init+0x11a>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002626:	d008      	beq.n	800263a <HAL_DMA_Init+0x11a>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8002630:	d003      	beq.n	800263a <HAL_DMA_Init+0x11a>
 8002632:	21b8      	movs	r1, #184	; 0xb8
 8002634:	485e      	ldr	r0, [pc, #376]	; (80027b0 <HAL_DMA_Init+0x290>)
 8002636:	f7fe fae2 	bl	8000bfe <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d00b      	beq.n	800265a <HAL_DMA_Init+0x13a>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	2b40      	cmp	r3, #64	; 0x40
 8002648:	d007      	beq.n	800265a <HAL_DMA_Init+0x13a>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	2b80      	cmp	r3, #128	; 0x80
 8002650:	d003      	beq.n	800265a <HAL_DMA_Init+0x13a>
 8002652:	21b9      	movs	r1, #185	; 0xb9
 8002654:	4856      	ldr	r0, [pc, #344]	; (80027b0 <HAL_DMA_Init+0x290>)
 8002656:	f7fe fad2 	bl	8000bfe <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	68db      	ldr	r3, [r3, #12]
 800265e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002662:	d007      	beq.n	8002674 <HAL_DMA_Init+0x154>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	68db      	ldr	r3, [r3, #12]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d003      	beq.n	8002674 <HAL_DMA_Init+0x154>
 800266c:	21ba      	movs	r1, #186	; 0xba
 800266e:	4850      	ldr	r0, [pc, #320]	; (80027b0 <HAL_DMA_Init+0x290>)
 8002670:	f7fe fac5 	bl	8000bfe <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	691b      	ldr	r3, [r3, #16]
 8002678:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800267c:	d007      	beq.n	800268e <HAL_DMA_Init+0x16e>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	691b      	ldr	r3, [r3, #16]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d003      	beq.n	800268e <HAL_DMA_Init+0x16e>
 8002686:	21bb      	movs	r1, #187	; 0xbb
 8002688:	4849      	ldr	r0, [pc, #292]	; (80027b0 <HAL_DMA_Init+0x290>)
 800268a:	f7fe fab8 	bl	8000bfe <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	695b      	ldr	r3, [r3, #20]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d00d      	beq.n	80026b2 <HAL_DMA_Init+0x192>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	695b      	ldr	r3, [r3, #20]
 800269a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800269e:	d008      	beq.n	80026b2 <HAL_DMA_Init+0x192>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	695b      	ldr	r3, [r3, #20]
 80026a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026a8:	d003      	beq.n	80026b2 <HAL_DMA_Init+0x192>
 80026aa:	21bc      	movs	r1, #188	; 0xbc
 80026ac:	4840      	ldr	r0, [pc, #256]	; (80027b0 <HAL_DMA_Init+0x290>)
 80026ae:	f7fe faa6 	bl	8000bfe <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	699b      	ldr	r3, [r3, #24]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d00d      	beq.n	80026d6 <HAL_DMA_Init+0x1b6>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	699b      	ldr	r3, [r3, #24]
 80026be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026c2:	d008      	beq.n	80026d6 <HAL_DMA_Init+0x1b6>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	699b      	ldr	r3, [r3, #24]
 80026c8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80026cc:	d003      	beq.n	80026d6 <HAL_DMA_Init+0x1b6>
 80026ce:	21bd      	movs	r1, #189	; 0xbd
 80026d0:	4837      	ldr	r0, [pc, #220]	; (80027b0 <HAL_DMA_Init+0x290>)
 80026d2:	f7fe fa94 	bl	8000bfe <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	69db      	ldr	r3, [r3, #28]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d00c      	beq.n	80026f8 <HAL_DMA_Init+0x1d8>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	69db      	ldr	r3, [r3, #28]
 80026e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026e6:	d007      	beq.n	80026f8 <HAL_DMA_Init+0x1d8>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	69db      	ldr	r3, [r3, #28]
 80026ec:	2b20      	cmp	r3, #32
 80026ee:	d003      	beq.n	80026f8 <HAL_DMA_Init+0x1d8>
 80026f0:	21be      	movs	r1, #190	; 0xbe
 80026f2:	482f      	ldr	r0, [pc, #188]	; (80027b0 <HAL_DMA_Init+0x290>)
 80026f4:	f7fe fa83 	bl	8000bfe <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6a1b      	ldr	r3, [r3, #32]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d012      	beq.n	8002726 <HAL_DMA_Init+0x206>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6a1b      	ldr	r3, [r3, #32]
 8002704:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002708:	d00d      	beq.n	8002726 <HAL_DMA_Init+0x206>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6a1b      	ldr	r3, [r3, #32]
 800270e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002712:	d008      	beq.n	8002726 <HAL_DMA_Init+0x206>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6a1b      	ldr	r3, [r3, #32]
 8002718:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800271c:	d003      	beq.n	8002726 <HAL_DMA_Init+0x206>
 800271e:	21bf      	movs	r1, #191	; 0xbf
 8002720:	4823      	ldr	r0, [pc, #140]	; (80027b0 <HAL_DMA_Init+0x290>)
 8002722:	f7fe fa6c 	bl	8000bfe <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800272a:	2b00      	cmp	r3, #0
 800272c:	d007      	beq.n	800273e <HAL_DMA_Init+0x21e>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002732:	2b04      	cmp	r3, #4
 8002734:	d003      	beq.n	800273e <HAL_DMA_Init+0x21e>
 8002736:	21c0      	movs	r1, #192	; 0xc0
 8002738:	481d      	ldr	r0, [pc, #116]	; (80027b0 <HAL_DMA_Init+0x290>)
 800273a:	f7fe fa60 	bl	8000bfe <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002742:	2b00      	cmp	r3, #0
 8002744:	d064      	beq.n	8002810 <HAL_DMA_Init+0x2f0>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800274a:	2b00      	cmp	r3, #0
 800274c:	d032      	beq.n	80027b4 <HAL_DMA_Init+0x294>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002752:	2b01      	cmp	r3, #1
 8002754:	d02e      	beq.n	80027b4 <HAL_DMA_Init+0x294>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800275a:	2b02      	cmp	r3, #2
 800275c:	d02a      	beq.n	80027b4 <HAL_DMA_Init+0x294>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002762:	2b03      	cmp	r3, #3
 8002764:	d026      	beq.n	80027b4 <HAL_DMA_Init+0x294>
 8002766:	21c5      	movs	r1, #197	; 0xc5
 8002768:	4811      	ldr	r0, [pc, #68]	; (80027b0 <HAL_DMA_Init+0x290>)
 800276a:	f7fe fa48 	bl	8000bfe <assert_failed>
 800276e:	e021      	b.n	80027b4 <HAL_DMA_Init+0x294>
 8002770:	40026010 	.word	0x40026010
 8002774:	40026028 	.word	0x40026028
 8002778:	40026040 	.word	0x40026040
 800277c:	40026058 	.word	0x40026058
 8002780:	40026070 	.word	0x40026070
 8002784:	40026088 	.word	0x40026088
 8002788:	400260a0 	.word	0x400260a0
 800278c:	400260b8 	.word	0x400260b8
 8002790:	40026410 	.word	0x40026410
 8002794:	40026428 	.word	0x40026428
 8002798:	40026440 	.word	0x40026440
 800279c:	40026458 	.word	0x40026458
 80027a0:	40026470 	.word	0x40026470
 80027a4:	40026488 	.word	0x40026488
 80027a8:	400264a0 	.word	0x400264a0
 80027ac:	400264b8 	.word	0x400264b8
 80027b0:	0800d1bc 	.word	0x0800d1bc
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d012      	beq.n	80027e2 <HAL_DMA_Init+0x2c2>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027c0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80027c4:	d00d      	beq.n	80027e2 <HAL_DMA_Init+0x2c2>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027ca:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027ce:	d008      	beq.n	80027e2 <HAL_DMA_Init+0x2c2>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027d4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80027d8:	d003      	beq.n	80027e2 <HAL_DMA_Init+0x2c2>
 80027da:	21c6      	movs	r1, #198	; 0xc6
 80027dc:	485b      	ldr	r0, [pc, #364]	; (800294c <HAL_DMA_Init+0x42c>)
 80027de:	f7fe fa0e 	bl	8000bfe <assert_failed>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d012      	beq.n	8002810 <HAL_DMA_Init+0x2f0>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80027f2:	d00d      	beq.n	8002810 <HAL_DMA_Init+0x2f0>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80027fc:	d008      	beq.n	8002810 <HAL_DMA_Init+0x2f0>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002802:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8002806:	d003      	beq.n	8002810 <HAL_DMA_Init+0x2f0>
 8002808:	21c7      	movs	r1, #199	; 0xc7
 800280a:	4850      	ldr	r0, [pc, #320]	; (800294c <HAL_DMA_Init+0x42c>)
 800280c:	f7fe f9f7 	bl	8000bfe <assert_failed>
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2202      	movs	r2, #2
 8002814:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f022 0201 	bic.w	r2, r2, #1
 800282e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002830:	e00f      	b.n	8002852 <HAL_DMA_Init+0x332>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002832:	f7fe fd61 	bl	80012f8 <HAL_GetTick>
 8002836:	4602      	mov	r2, r0
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	1ad3      	subs	r3, r2, r3
 800283c:	2b05      	cmp	r3, #5
 800283e:	d908      	bls.n	8002852 <HAL_DMA_Init+0x332>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2220      	movs	r2, #32
 8002844:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2203      	movs	r2, #3
 800284a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e078      	b.n	8002944 <HAL_DMA_Init+0x424>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f003 0301 	and.w	r3, r3, #1
 800285c:	2b00      	cmp	r3, #0
 800285e:	d1e8      	bne.n	8002832 <HAL_DMA_Init+0x312>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002868:	697a      	ldr	r2, [r7, #20]
 800286a:	4b39      	ldr	r3, [pc, #228]	; (8002950 <HAL_DMA_Init+0x430>)
 800286c:	4013      	ands	r3, r2
 800286e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	685a      	ldr	r2, [r3, #4]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800287e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	691b      	ldr	r3, [r3, #16]
 8002884:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800288a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	699b      	ldr	r3, [r3, #24]
 8002890:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002896:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6a1b      	ldr	r3, [r3, #32]
 800289c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800289e:	697a      	ldr	r2, [r7, #20]
 80028a0:	4313      	orrs	r3, r2
 80028a2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028a8:	2b04      	cmp	r3, #4
 80028aa:	d107      	bne.n	80028bc <HAL_DMA_Init+0x39c>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b4:	4313      	orrs	r3, r2
 80028b6:	697a      	ldr	r2, [r7, #20]
 80028b8:	4313      	orrs	r3, r2
 80028ba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	697a      	ldr	r2, [r7, #20]
 80028c2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	695b      	ldr	r3, [r3, #20]
 80028ca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	f023 0307 	bic.w	r3, r3, #7
 80028d2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d8:	697a      	ldr	r2, [r7, #20]
 80028da:	4313      	orrs	r3, r2
 80028dc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e2:	2b04      	cmp	r3, #4
 80028e4:	d117      	bne.n	8002916 <HAL_DMA_Init+0x3f6>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ea:	697a      	ldr	r2, [r7, #20]
 80028ec:	4313      	orrs	r3, r2
 80028ee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d00e      	beq.n	8002916 <HAL_DMA_Init+0x3f6>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f000 fa7f 	bl	8002dfc <DMA_CheckFifoParam>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	d008      	beq.n	8002916 <HAL_DMA_Init+0x3f6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2240      	movs	r2, #64	; 0x40
 8002908:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2201      	movs	r2, #1
 800290e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002912:	2301      	movs	r3, #1
 8002914:	e016      	b.n	8002944 <HAL_DMA_Init+0x424>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	697a      	ldr	r2, [r7, #20]
 800291c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f000 fa36 	bl	8002d90 <DMA_CalcBaseAndBitshift>
 8002924:	4603      	mov	r3, r0
 8002926:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800292c:	223f      	movs	r2, #63	; 0x3f
 800292e:	409a      	lsls	r2, r3
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2200      	movs	r2, #0
 8002938:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2201      	movs	r2, #1
 800293e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002942:	2300      	movs	r3, #0
}
 8002944:	4618      	mov	r0, r3
 8002946:	3718      	adds	r7, #24
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}
 800294c:	0800d1bc 	.word	0x0800d1bc
 8002950:	f010803f 	.word	0xf010803f

08002954 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b086      	sub	sp, #24
 8002958:	af00      	add	r7, sp, #0
 800295a:	60f8      	str	r0, [r7, #12]
 800295c:	60b9      	str	r1, [r7, #8]
 800295e:	607a      	str	r2, [r7, #4]
 8002960:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002962:	2300      	movs	r3, #0
 8002964:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800296a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d003      	beq.n	800297a <HAL_DMA_Start_IT+0x26>
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002978:	d304      	bcc.n	8002984 <HAL_DMA_Start_IT+0x30>
 800297a:	f240 11cb 	movw	r1, #459	; 0x1cb
 800297e:	4827      	ldr	r0, [pc, #156]	; (8002a1c <HAL_DMA_Start_IT+0xc8>)
 8002980:	f7fe f93d 	bl	8000bfe <assert_failed>
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800298a:	2b01      	cmp	r3, #1
 800298c:	d101      	bne.n	8002992 <HAL_DMA_Start_IT+0x3e>
 800298e:	2302      	movs	r3, #2
 8002990:	e040      	b.n	8002a14 <HAL_DMA_Start_IT+0xc0>
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2201      	movs	r2, #1
 8002996:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d12f      	bne.n	8002a06 <HAL_DMA_Start_IT+0xb2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2202      	movs	r2, #2
 80029aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	2200      	movs	r2, #0
 80029b2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	687a      	ldr	r2, [r7, #4]
 80029b8:	68b9      	ldr	r1, [r7, #8]
 80029ba:	68f8      	ldr	r0, [r7, #12]
 80029bc:	f000 f9ba 	bl	8002d34 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029c4:	223f      	movs	r2, #63	; 0x3f
 80029c6:	409a      	lsls	r2, r3
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f042 0216 	orr.w	r2, r2, #22
 80029da:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d007      	beq.n	80029f4 <HAL_DMA_Start_IT+0xa0>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f042 0208 	orr.w	r2, r2, #8
 80029f2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f042 0201 	orr.w	r2, r2, #1
 8002a02:	601a      	str	r2, [r3, #0]
 8002a04:	e005      	b.n	8002a12 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002a0e:	2302      	movs	r3, #2
 8002a10:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002a12:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	3718      	adds	r7, #24
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	0800d1bc 	.word	0x0800d1bc

08002a20 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b086      	sub	sp, #24
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002a2c:	4b8e      	ldr	r3, [pc, #568]	; (8002c68 <HAL_DMA_IRQHandler+0x248>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a8e      	ldr	r2, [pc, #568]	; (8002c6c <HAL_DMA_IRQHandler+0x24c>)
 8002a32:	fba2 2303 	umull	r2, r3, r2, r3
 8002a36:	0a9b      	lsrs	r3, r3, #10
 8002a38:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a3e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a4a:	2208      	movs	r2, #8
 8002a4c:	409a      	lsls	r2, r3
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	4013      	ands	r3, r2
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d01a      	beq.n	8002a8c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0304 	and.w	r3, r3, #4
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d013      	beq.n	8002a8c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f022 0204 	bic.w	r2, r2, #4
 8002a72:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a78:	2208      	movs	r2, #8
 8002a7a:	409a      	lsls	r2, r3
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a84:	f043 0201 	orr.w	r2, r3, #1
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a90:	2201      	movs	r2, #1
 8002a92:	409a      	lsls	r2, r3
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	4013      	ands	r3, r2
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d012      	beq.n	8002ac2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	695b      	ldr	r3, [r3, #20]
 8002aa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d00b      	beq.n	8002ac2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aae:	2201      	movs	r2, #1
 8002ab0:	409a      	lsls	r2, r3
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002aba:	f043 0202 	orr.w	r2, r3, #2
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ac6:	2204      	movs	r2, #4
 8002ac8:	409a      	lsls	r2, r3
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	4013      	ands	r3, r2
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d012      	beq.n	8002af8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 0302 	and.w	r3, r3, #2
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d00b      	beq.n	8002af8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ae4:	2204      	movs	r2, #4
 8002ae6:	409a      	lsls	r2, r3
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002af0:	f043 0204 	orr.w	r2, r3, #4
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002afc:	2210      	movs	r2, #16
 8002afe:	409a      	lsls	r2, r3
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	4013      	ands	r3, r2
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d043      	beq.n	8002b90 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0308 	and.w	r3, r3, #8
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d03c      	beq.n	8002b90 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b1a:	2210      	movs	r2, #16
 8002b1c:	409a      	lsls	r2, r3
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d018      	beq.n	8002b62 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d108      	bne.n	8002b50 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d024      	beq.n	8002b90 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	4798      	blx	r3
 8002b4e:	e01f      	b.n	8002b90 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d01b      	beq.n	8002b90 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	4798      	blx	r3
 8002b60:	e016      	b.n	8002b90 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d107      	bne.n	8002b80 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f022 0208 	bic.w	r2, r2, #8
 8002b7e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d003      	beq.n	8002b90 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b94:	2220      	movs	r2, #32
 8002b96:	409a      	lsls	r2, r3
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	f000 808f 	beq.w	8002cc0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f003 0310 	and.w	r3, r3, #16
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	f000 8087 	beq.w	8002cc0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bb6:	2220      	movs	r2, #32
 8002bb8:	409a      	lsls	r2, r3
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	2b05      	cmp	r3, #5
 8002bc8:	d136      	bne.n	8002c38 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f022 0216 	bic.w	r2, r2, #22
 8002bd8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	695a      	ldr	r2, [r3, #20]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002be8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d103      	bne.n	8002bfa <HAL_DMA_IRQHandler+0x1da>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d007      	beq.n	8002c0a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f022 0208 	bic.w	r2, r2, #8
 8002c08:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c0e:	223f      	movs	r2, #63	; 0x3f
 8002c10:	409a      	lsls	r2, r3
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2201      	movs	r2, #1
 8002c1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2200      	movs	r2, #0
 8002c22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d07e      	beq.n	8002d2c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c32:	6878      	ldr	r0, [r7, #4]
 8002c34:	4798      	blx	r3
        }
        return;
 8002c36:	e079      	b.n	8002d2c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d01d      	beq.n	8002c82 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d10d      	bne.n	8002c70 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d031      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	4798      	blx	r3
 8002c64:	e02c      	b.n	8002cc0 <HAL_DMA_IRQHandler+0x2a0>
 8002c66:	bf00      	nop
 8002c68:	20000000 	.word	0x20000000
 8002c6c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d023      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	4798      	blx	r3
 8002c80:	e01e      	b.n	8002cc0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d10f      	bne.n	8002cb0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f022 0210 	bic.w	r2, r2, #16
 8002c9e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d003      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d032      	beq.n	8002d2e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ccc:	f003 0301 	and.w	r3, r3, #1
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d022      	beq.n	8002d1a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2205      	movs	r2, #5
 8002cd8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f022 0201 	bic.w	r2, r2, #1
 8002cea:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	3301      	adds	r3, #1
 8002cf0:	60bb      	str	r3, [r7, #8]
 8002cf2:	697a      	ldr	r2, [r7, #20]
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d307      	bcc.n	8002d08 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0301 	and.w	r3, r3, #1
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d1f2      	bne.n	8002cec <HAL_DMA_IRQHandler+0x2cc>
 8002d06:	e000      	b.n	8002d0a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002d08:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d005      	beq.n	8002d2e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	4798      	blx	r3
 8002d2a:	e000      	b.n	8002d2e <HAL_DMA_IRQHandler+0x30e>
        return;
 8002d2c:	bf00      	nop
    }
  }
}
 8002d2e:	3718      	adds	r7, #24
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b085      	sub	sp, #20
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	60f8      	str	r0, [r7, #12]
 8002d3c:	60b9      	str	r1, [r7, #8]
 8002d3e:	607a      	str	r2, [r7, #4]
 8002d40:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002d50:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	683a      	ldr	r2, [r7, #0]
 8002d58:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	2b40      	cmp	r3, #64	; 0x40
 8002d60:	d108      	bne.n	8002d74 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	68ba      	ldr	r2, [r7, #8]
 8002d70:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002d72:	e007      	b.n	8002d84 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	68ba      	ldr	r2, [r7, #8]
 8002d7a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	687a      	ldr	r2, [r7, #4]
 8002d82:	60da      	str	r2, [r3, #12]
}
 8002d84:	bf00      	nop
 8002d86:	3714      	adds	r7, #20
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr

08002d90 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b085      	sub	sp, #20
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	3b10      	subs	r3, #16
 8002da0:	4a14      	ldr	r2, [pc, #80]	; (8002df4 <DMA_CalcBaseAndBitshift+0x64>)
 8002da2:	fba2 2303 	umull	r2, r3, r2, r3
 8002da6:	091b      	lsrs	r3, r3, #4
 8002da8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002daa:	4a13      	ldr	r2, [pc, #76]	; (8002df8 <DMA_CalcBaseAndBitshift+0x68>)
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	4413      	add	r3, r2
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	461a      	mov	r2, r3
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	2b03      	cmp	r3, #3
 8002dbc:	d909      	bls.n	8002dd2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002dc6:	f023 0303 	bic.w	r3, r3, #3
 8002dca:	1d1a      	adds	r2, r3, #4
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	659a      	str	r2, [r3, #88]	; 0x58
 8002dd0:	e007      	b.n	8002de2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002dda:	f023 0303 	bic.w	r3, r3, #3
 8002dde:	687a      	ldr	r2, [r7, #4]
 8002de0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3714      	adds	r7, #20
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop
 8002df4:	aaaaaaab 	.word	0xaaaaaaab
 8002df8:	0800d578 	.word	0x0800d578

08002dfc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b085      	sub	sp, #20
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e04:	2300      	movs	r3, #0
 8002e06:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e0c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	699b      	ldr	r3, [r3, #24]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d11f      	bne.n	8002e56 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	2b03      	cmp	r3, #3
 8002e1a:	d856      	bhi.n	8002eca <DMA_CheckFifoParam+0xce>
 8002e1c:	a201      	add	r2, pc, #4	; (adr r2, 8002e24 <DMA_CheckFifoParam+0x28>)
 8002e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e22:	bf00      	nop
 8002e24:	08002e35 	.word	0x08002e35
 8002e28:	08002e47 	.word	0x08002e47
 8002e2c:	08002e35 	.word	0x08002e35
 8002e30:	08002ecb 	.word	0x08002ecb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d046      	beq.n	8002ece <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e44:	e043      	b.n	8002ece <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e4a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002e4e:	d140      	bne.n	8002ed2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e54:	e03d      	b.n	8002ed2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	699b      	ldr	r3, [r3, #24]
 8002e5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e5e:	d121      	bne.n	8002ea4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	2b03      	cmp	r3, #3
 8002e64:	d837      	bhi.n	8002ed6 <DMA_CheckFifoParam+0xda>
 8002e66:	a201      	add	r2, pc, #4	; (adr r2, 8002e6c <DMA_CheckFifoParam+0x70>)
 8002e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e6c:	08002e7d 	.word	0x08002e7d
 8002e70:	08002e83 	.word	0x08002e83
 8002e74:	08002e7d 	.word	0x08002e7d
 8002e78:	08002e95 	.word	0x08002e95
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	73fb      	strb	r3, [r7, #15]
      break;
 8002e80:	e030      	b.n	8002ee4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e86:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d025      	beq.n	8002eda <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e92:	e022      	b.n	8002eda <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e98:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002e9c:	d11f      	bne.n	8002ede <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002ea2:	e01c      	b.n	8002ede <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	2b02      	cmp	r3, #2
 8002ea8:	d903      	bls.n	8002eb2 <DMA_CheckFifoParam+0xb6>
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	2b03      	cmp	r3, #3
 8002eae:	d003      	beq.n	8002eb8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002eb0:	e018      	b.n	8002ee4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	73fb      	strb	r3, [r7, #15]
      break;
 8002eb6:	e015      	b.n	8002ee4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ebc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d00e      	beq.n	8002ee2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	73fb      	strb	r3, [r7, #15]
      break;
 8002ec8:	e00b      	b.n	8002ee2 <DMA_CheckFifoParam+0xe6>
      break;
 8002eca:	bf00      	nop
 8002ecc:	e00a      	b.n	8002ee4 <DMA_CheckFifoParam+0xe8>
      break;
 8002ece:	bf00      	nop
 8002ed0:	e008      	b.n	8002ee4 <DMA_CheckFifoParam+0xe8>
      break;
 8002ed2:	bf00      	nop
 8002ed4:	e006      	b.n	8002ee4 <DMA_CheckFifoParam+0xe8>
      break;
 8002ed6:	bf00      	nop
 8002ed8:	e004      	b.n	8002ee4 <DMA_CheckFifoParam+0xe8>
      break;
 8002eda:	bf00      	nop
 8002edc:	e002      	b.n	8002ee4 <DMA_CheckFifoParam+0xe8>
      break;   
 8002ede:	bf00      	nop
 8002ee0:	e000      	b.n	8002ee4 <DMA_CheckFifoParam+0xe8>
      break;
 8002ee2:	bf00      	nop
    }
  } 
  
  return status; 
 8002ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3714      	adds	r7, #20
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop

08002ef4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b088      	sub	sp, #32
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002efe:	2300      	movs	r3, #0
 8002f00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f02:	2300      	movs	r3, #0
 8002f04:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f06:	2300      	movs	r3, #0
 8002f08:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	4a37      	ldr	r2, [pc, #220]	; (8002fec <HAL_GPIO_Init+0xf8>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d01f      	beq.n	8002f52 <HAL_GPIO_Init+0x5e>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	4a36      	ldr	r2, [pc, #216]	; (8002ff0 <HAL_GPIO_Init+0xfc>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d01b      	beq.n	8002f52 <HAL_GPIO_Init+0x5e>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	4a35      	ldr	r2, [pc, #212]	; (8002ff4 <HAL_GPIO_Init+0x100>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d017      	beq.n	8002f52 <HAL_GPIO_Init+0x5e>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	4a34      	ldr	r2, [pc, #208]	; (8002ff8 <HAL_GPIO_Init+0x104>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d013      	beq.n	8002f52 <HAL_GPIO_Init+0x5e>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	4a33      	ldr	r2, [pc, #204]	; (8002ffc <HAL_GPIO_Init+0x108>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d00f      	beq.n	8002f52 <HAL_GPIO_Init+0x5e>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	4a32      	ldr	r2, [pc, #200]	; (8003000 <HAL_GPIO_Init+0x10c>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d00b      	beq.n	8002f52 <HAL_GPIO_Init+0x5e>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	4a31      	ldr	r2, [pc, #196]	; (8003004 <HAL_GPIO_Init+0x110>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d007      	beq.n	8002f52 <HAL_GPIO_Init+0x5e>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	4a30      	ldr	r2, [pc, #192]	; (8003008 <HAL_GPIO_Init+0x114>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d003      	beq.n	8002f52 <HAL_GPIO_Init+0x5e>
 8002f4a:	21ac      	movs	r1, #172	; 0xac
 8002f4c:	482f      	ldr	r0, [pc, #188]	; (800300c <HAL_GPIO_Init+0x118>)
 8002f4e:	f7fd fe56 	bl	8000bfe <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	b29b      	uxth	r3, r3
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d005      	beq.n	8002f68 <HAL_GPIO_Init+0x74>
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	0c1b      	lsrs	r3, r3, #16
 8002f62:	041b      	lsls	r3, r3, #16
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d003      	beq.n	8002f70 <HAL_GPIO_Init+0x7c>
 8002f68:	21ad      	movs	r1, #173	; 0xad
 8002f6a:	4828      	ldr	r0, [pc, #160]	; (800300c <HAL_GPIO_Init+0x118>)
 8002f6c:	f7fd fe47 	bl	8000bfe <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d035      	beq.n	8002fe4 <HAL_GPIO_Init+0xf0>
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d031      	beq.n	8002fe4 <HAL_GPIO_Init+0xf0>
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	2b11      	cmp	r3, #17
 8002f86:	d02d      	beq.n	8002fe4 <HAL_GPIO_Init+0xf0>
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	2b02      	cmp	r3, #2
 8002f8e:	d029      	beq.n	8002fe4 <HAL_GPIO_Init+0xf0>
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	2b12      	cmp	r3, #18
 8002f96:	d025      	beq.n	8002fe4 <HAL_GPIO_Init+0xf0>
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 8002fa0:	d020      	beq.n	8002fe4 <HAL_GPIO_Init+0xf0>
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8002faa:	d01b      	beq.n	8002fe4 <HAL_GPIO_Init+0xf0>
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 8002fb4:	d016      	beq.n	8002fe4 <HAL_GPIO_Init+0xf0>
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 8002fbe:	d011      	beq.n	8002fe4 <HAL_GPIO_Init+0xf0>
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 8002fc8:	d00c      	beq.n	8002fe4 <HAL_GPIO_Init+0xf0>
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 8002fd2:	d007      	beq.n	8002fe4 <HAL_GPIO_Init+0xf0>
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	2b03      	cmp	r3, #3
 8002fda:	d003      	beq.n	8002fe4 <HAL_GPIO_Init+0xf0>
 8002fdc:	21ae      	movs	r1, #174	; 0xae
 8002fde:	480b      	ldr	r0, [pc, #44]	; (800300c <HAL_GPIO_Init+0x118>)
 8002fe0:	f7fd fe0d 	bl	8000bfe <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	61fb      	str	r3, [r7, #28]
 8002fe8:	e289      	b.n	80034fe <HAL_GPIO_Init+0x60a>
 8002fea:	bf00      	nop
 8002fec:	40020000 	.word	0x40020000
 8002ff0:	40020400 	.word	0x40020400
 8002ff4:	40020800 	.word	0x40020800
 8002ff8:	40020c00 	.word	0x40020c00
 8002ffc:	40021000 	.word	0x40021000
 8003000:	40021400 	.word	0x40021400
 8003004:	40021800 	.word	0x40021800
 8003008:	40021c00 	.word	0x40021c00
 800300c:	0800d230 	.word	0x0800d230
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003010:	2201      	movs	r2, #1
 8003012:	69fb      	ldr	r3, [r7, #28]
 8003014:	fa02 f303 	lsl.w	r3, r2, r3
 8003018:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	697a      	ldr	r2, [r7, #20]
 8003020:	4013      	ands	r3, r2
 8003022:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003024:	693a      	ldr	r2, [r7, #16]
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	429a      	cmp	r2, r3
 800302a:	f040 8265 	bne.w	80034f8 <HAL_GPIO_Init+0x604>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f003 0303 	and.w	r3, r3, #3
 8003036:	2b01      	cmp	r3, #1
 8003038:	d005      	beq.n	8003046 <HAL_GPIO_Init+0x152>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003042:	2b02      	cmp	r3, #2
 8003044:	d144      	bne.n	80030d0 <HAL_GPIO_Init+0x1dc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d00f      	beq.n	800306e <HAL_GPIO_Init+0x17a>
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	68db      	ldr	r3, [r3, #12]
 8003052:	2b01      	cmp	r3, #1
 8003054:	d00b      	beq.n	800306e <HAL_GPIO_Init+0x17a>
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	68db      	ldr	r3, [r3, #12]
 800305a:	2b02      	cmp	r3, #2
 800305c:	d007      	beq.n	800306e <HAL_GPIO_Init+0x17a>
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	2b03      	cmp	r3, #3
 8003064:	d003      	beq.n	800306e <HAL_GPIO_Init+0x17a>
 8003066:	21c0      	movs	r1, #192	; 0xc0
 8003068:	4831      	ldr	r0, [pc, #196]	; (8003130 <HAL_GPIO_Init+0x23c>)
 800306a:	f7fd fdc8 	bl	8000bfe <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003074:	69fb      	ldr	r3, [r7, #28]
 8003076:	005b      	lsls	r3, r3, #1
 8003078:	2203      	movs	r2, #3
 800307a:	fa02 f303 	lsl.w	r3, r2, r3
 800307e:	43db      	mvns	r3, r3
 8003080:	69ba      	ldr	r2, [r7, #24]
 8003082:	4013      	ands	r3, r2
 8003084:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	68da      	ldr	r2, [r3, #12]
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	005b      	lsls	r3, r3, #1
 800308e:	fa02 f303 	lsl.w	r3, r2, r3
 8003092:	69ba      	ldr	r2, [r7, #24]
 8003094:	4313      	orrs	r3, r2
 8003096:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	69ba      	ldr	r2, [r7, #24]
 800309c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80030a4:	2201      	movs	r2, #1
 80030a6:	69fb      	ldr	r3, [r7, #28]
 80030a8:	fa02 f303 	lsl.w	r3, r2, r3
 80030ac:	43db      	mvns	r3, r3
 80030ae:	69ba      	ldr	r2, [r7, #24]
 80030b0:	4013      	ands	r3, r2
 80030b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	091b      	lsrs	r3, r3, #4
 80030ba:	f003 0201 	and.w	r2, r3, #1
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	fa02 f303 	lsl.w	r3, r2, r3
 80030c4:	69ba      	ldr	r2, [r7, #24]
 80030c6:	4313      	orrs	r3, r2
 80030c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	69ba      	ldr	r2, [r7, #24]
 80030ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f003 0303 	and.w	r3, r3, #3
 80030d8:	2b03      	cmp	r3, #3
 80030da:	d02b      	beq.n	8003134 <HAL_GPIO_Init+0x240>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d00b      	beq.n	80030fc <HAL_GPIO_Init+0x208>
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d007      	beq.n	80030fc <HAL_GPIO_Init+0x208>
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	2b02      	cmp	r3, #2
 80030f2:	d003      	beq.n	80030fc <HAL_GPIO_Init+0x208>
 80030f4:	21d1      	movs	r1, #209	; 0xd1
 80030f6:	480e      	ldr	r0, [pc, #56]	; (8003130 <HAL_GPIO_Init+0x23c>)
 80030f8:	f7fd fd81 	bl	8000bfe <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003102:	69fb      	ldr	r3, [r7, #28]
 8003104:	005b      	lsls	r3, r3, #1
 8003106:	2203      	movs	r2, #3
 8003108:	fa02 f303 	lsl.w	r3, r2, r3
 800310c:	43db      	mvns	r3, r3
 800310e:	69ba      	ldr	r2, [r7, #24]
 8003110:	4013      	ands	r3, r2
 8003112:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	689a      	ldr	r2, [r3, #8]
 8003118:	69fb      	ldr	r3, [r7, #28]
 800311a:	005b      	lsls	r3, r3, #1
 800311c:	fa02 f303 	lsl.w	r3, r2, r3
 8003120:	69ba      	ldr	r2, [r7, #24]
 8003122:	4313      	orrs	r3, r2
 8003124:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	69ba      	ldr	r2, [r7, #24]
 800312a:	60da      	str	r2, [r3, #12]
 800312c:	e002      	b.n	8003134 <HAL_GPIO_Init+0x240>
 800312e:	bf00      	nop
 8003130:	0800d230 	.word	0x0800d230
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f003 0303 	and.w	r3, r3, #3
 800313c:	2b02      	cmp	r3, #2
 800313e:	f040 810c 	bne.w	800335a <HAL_GPIO_Init+0x466>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	691b      	ldr	r3, [r3, #16]
 8003146:	2b00      	cmp	r3, #0
 8003148:	f000 80e3 	beq.w	8003312 <HAL_GPIO_Init+0x41e>
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	691b      	ldr	r3, [r3, #16]
 8003150:	2b09      	cmp	r3, #9
 8003152:	f000 80de 	beq.w	8003312 <HAL_GPIO_Init+0x41e>
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	691b      	ldr	r3, [r3, #16]
 800315a:	2b00      	cmp	r3, #0
 800315c:	f000 80d9 	beq.w	8003312 <HAL_GPIO_Init+0x41e>
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	691b      	ldr	r3, [r3, #16]
 8003164:	2b00      	cmp	r3, #0
 8003166:	f000 80d4 	beq.w	8003312 <HAL_GPIO_Init+0x41e>
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	691b      	ldr	r3, [r3, #16]
 800316e:	2b00      	cmp	r3, #0
 8003170:	f000 80cf 	beq.w	8003312 <HAL_GPIO_Init+0x41e>
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	691b      	ldr	r3, [r3, #16]
 8003178:	2b00      	cmp	r3, #0
 800317a:	f000 80ca 	beq.w	8003312 <HAL_GPIO_Init+0x41e>
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	691b      	ldr	r3, [r3, #16]
 8003182:	2b01      	cmp	r3, #1
 8003184:	f000 80c5 	beq.w	8003312 <HAL_GPIO_Init+0x41e>
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	691b      	ldr	r3, [r3, #16]
 800318c:	2b01      	cmp	r3, #1
 800318e:	f000 80c0 	beq.w	8003312 <HAL_GPIO_Init+0x41e>
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	691b      	ldr	r3, [r3, #16]
 8003196:	2b02      	cmp	r3, #2
 8003198:	f000 80bb 	beq.w	8003312 <HAL_GPIO_Init+0x41e>
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	691b      	ldr	r3, [r3, #16]
 80031a0:	2b02      	cmp	r3, #2
 80031a2:	f000 80b6 	beq.w	8003312 <HAL_GPIO_Init+0x41e>
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	691b      	ldr	r3, [r3, #16]
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	f000 80b1 	beq.w	8003312 <HAL_GPIO_Init+0x41e>
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	691b      	ldr	r3, [r3, #16]
 80031b4:	2b03      	cmp	r3, #3
 80031b6:	f000 80ac 	beq.w	8003312 <HAL_GPIO_Init+0x41e>
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	691b      	ldr	r3, [r3, #16]
 80031be:	2b04      	cmp	r3, #4
 80031c0:	f000 80a7 	beq.w	8003312 <HAL_GPIO_Init+0x41e>
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	691b      	ldr	r3, [r3, #16]
 80031c8:	2b04      	cmp	r3, #4
 80031ca:	f000 80a2 	beq.w	8003312 <HAL_GPIO_Init+0x41e>
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	691b      	ldr	r3, [r3, #16]
 80031d2:	2b04      	cmp	r3, #4
 80031d4:	f000 809d 	beq.w	8003312 <HAL_GPIO_Init+0x41e>
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	691b      	ldr	r3, [r3, #16]
 80031dc:	2b05      	cmp	r3, #5
 80031de:	f000 8098 	beq.w	8003312 <HAL_GPIO_Init+0x41e>
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	691b      	ldr	r3, [r3, #16]
 80031e6:	2b05      	cmp	r3, #5
 80031e8:	f000 8093 	beq.w	8003312 <HAL_GPIO_Init+0x41e>
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	691b      	ldr	r3, [r3, #16]
 80031f0:	2b09      	cmp	r3, #9
 80031f2:	f000 808e 	beq.w	8003312 <HAL_GPIO_Init+0x41e>
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	691b      	ldr	r3, [r3, #16]
 80031fa:	2b06      	cmp	r3, #6
 80031fc:	f000 8089 	beq.w	8003312 <HAL_GPIO_Init+0x41e>
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	691b      	ldr	r3, [r3, #16]
 8003204:	2b09      	cmp	r3, #9
 8003206:	f000 8084 	beq.w	8003312 <HAL_GPIO_Init+0x41e>
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	691b      	ldr	r3, [r3, #16]
 800320e:	2b07      	cmp	r3, #7
 8003210:	d07f      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	691b      	ldr	r3, [r3, #16]
 8003216:	2b07      	cmp	r3, #7
 8003218:	d07b      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	691b      	ldr	r3, [r3, #16]
 800321e:	2b07      	cmp	r3, #7
 8003220:	d077      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	691b      	ldr	r3, [r3, #16]
 8003226:	2b08      	cmp	r3, #8
 8003228:	d073      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	691b      	ldr	r3, [r3, #16]
 800322e:	2b08      	cmp	r3, #8
 8003230:	d06f      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	691b      	ldr	r3, [r3, #16]
 8003236:	2b08      	cmp	r3, #8
 8003238:	d06b      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	691b      	ldr	r3, [r3, #16]
 800323e:	2b09      	cmp	r3, #9
 8003240:	d067      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	691b      	ldr	r3, [r3, #16]
 8003246:	2b09      	cmp	r3, #9
 8003248:	d063      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	691b      	ldr	r3, [r3, #16]
 800324e:	2b0a      	cmp	r3, #10
 8003250:	d05f      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	691b      	ldr	r3, [r3, #16]
 8003256:	2b0a      	cmp	r3, #10
 8003258:	d05b      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	691b      	ldr	r3, [r3, #16]
 800325e:	2b0b      	cmp	r3, #11
 8003260:	d057      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	691b      	ldr	r3, [r3, #16]
 8003266:	2b0c      	cmp	r3, #12
 8003268:	d053      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	691b      	ldr	r3, [r3, #16]
 800326e:	2b0c      	cmp	r3, #12
 8003270:	d04f      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	691b      	ldr	r3, [r3, #16]
 8003276:	2b0d      	cmp	r3, #13
 8003278:	d04b      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	691b      	ldr	r3, [r3, #16]
 800327e:	2b0f      	cmp	r3, #15
 8003280:	d047      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	691b      	ldr	r3, [r3, #16]
 8003286:	2b05      	cmp	r3, #5
 8003288:	d043      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	691b      	ldr	r3, [r3, #16]
 800328e:	2b0c      	cmp	r3, #12
 8003290:	d03f      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	691b      	ldr	r3, [r3, #16]
 8003296:	2b06      	cmp	r3, #6
 8003298:	d03b      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	691b      	ldr	r3, [r3, #16]
 800329e:	2b03      	cmp	r3, #3
 80032a0:	d037      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	691b      	ldr	r3, [r3, #16]
 80032a6:	2b04      	cmp	r3, #4
 80032a8:	d033      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	691b      	ldr	r3, [r3, #16]
 80032ae:	2b05      	cmp	r3, #5
 80032b0:	d02f      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	691b      	ldr	r3, [r3, #16]
 80032b6:	2b06      	cmp	r3, #6
 80032b8:	d02b      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	691b      	ldr	r3, [r3, #16]
 80032be:	2b06      	cmp	r3, #6
 80032c0:	d027      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	691b      	ldr	r3, [r3, #16]
 80032c6:	2b07      	cmp	r3, #7
 80032c8:	d023      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	691b      	ldr	r3, [r3, #16]
 80032ce:	2b07      	cmp	r3, #7
 80032d0:	d01f      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	691b      	ldr	r3, [r3, #16]
 80032d6:	2b07      	cmp	r3, #7
 80032d8:	d01b      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	691b      	ldr	r3, [r3, #16]
 80032de:	2b07      	cmp	r3, #7
 80032e0:	d017      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	691b      	ldr	r3, [r3, #16]
 80032e6:	2b08      	cmp	r3, #8
 80032e8:	d013      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	691b      	ldr	r3, [r3, #16]
 80032ee:	2b08      	cmp	r3, #8
 80032f0:	d00f      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	691b      	ldr	r3, [r3, #16]
 80032f6:	2b09      	cmp	r3, #9
 80032f8:	d00b      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	691b      	ldr	r3, [r3, #16]
 80032fe:	2b0a      	cmp	r3, #10
 8003300:	d007      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	691b      	ldr	r3, [r3, #16]
 8003306:	2b0a      	cmp	r3, #10
 8003308:	d003      	beq.n	8003312 <HAL_GPIO_Init+0x41e>
 800330a:	21de      	movs	r1, #222	; 0xde
 800330c:	4880      	ldr	r0, [pc, #512]	; (8003510 <HAL_GPIO_Init+0x61c>)
 800330e:	f7fd fc76 	bl	8000bfe <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	08da      	lsrs	r2, r3, #3
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	3208      	adds	r2, #8
 800331a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800331e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	f003 0307 	and.w	r3, r3, #7
 8003326:	009b      	lsls	r3, r3, #2
 8003328:	220f      	movs	r2, #15
 800332a:	fa02 f303 	lsl.w	r3, r2, r3
 800332e:	43db      	mvns	r3, r3
 8003330:	69ba      	ldr	r2, [r7, #24]
 8003332:	4013      	ands	r3, r2
 8003334:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	691a      	ldr	r2, [r3, #16]
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	f003 0307 	and.w	r3, r3, #7
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	fa02 f303 	lsl.w	r3, r2, r3
 8003346:	69ba      	ldr	r2, [r7, #24]
 8003348:	4313      	orrs	r3, r2
 800334a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800334c:	69fb      	ldr	r3, [r7, #28]
 800334e:	08da      	lsrs	r2, r3, #3
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	3208      	adds	r2, #8
 8003354:	69b9      	ldr	r1, [r7, #24]
 8003356:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	005b      	lsls	r3, r3, #1
 8003364:	2203      	movs	r2, #3
 8003366:	fa02 f303 	lsl.w	r3, r2, r3
 800336a:	43db      	mvns	r3, r3
 800336c:	69ba      	ldr	r2, [r7, #24]
 800336e:	4013      	ands	r3, r2
 8003370:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f003 0203 	and.w	r2, r3, #3
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	005b      	lsls	r3, r3, #1
 800337e:	fa02 f303 	lsl.w	r3, r2, r3
 8003382:	69ba      	ldr	r2, [r7, #24]
 8003384:	4313      	orrs	r3, r2
 8003386:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	69ba      	ldr	r2, [r7, #24]
 800338c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003396:	2b00      	cmp	r3, #0
 8003398:	f000 80ae 	beq.w	80034f8 <HAL_GPIO_Init+0x604>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800339c:	2300      	movs	r3, #0
 800339e:	60fb      	str	r3, [r7, #12]
 80033a0:	4b5c      	ldr	r3, [pc, #368]	; (8003514 <HAL_GPIO_Init+0x620>)
 80033a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033a4:	4a5b      	ldr	r2, [pc, #364]	; (8003514 <HAL_GPIO_Init+0x620>)
 80033a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033aa:	6453      	str	r3, [r2, #68]	; 0x44
 80033ac:	4b59      	ldr	r3, [pc, #356]	; (8003514 <HAL_GPIO_Init+0x620>)
 80033ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033b4:	60fb      	str	r3, [r7, #12]
 80033b6:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80033b8:	4a57      	ldr	r2, [pc, #348]	; (8003518 <HAL_GPIO_Init+0x624>)
 80033ba:	69fb      	ldr	r3, [r7, #28]
 80033bc:	089b      	lsrs	r3, r3, #2
 80033be:	3302      	adds	r3, #2
 80033c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	f003 0303 	and.w	r3, r3, #3
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	220f      	movs	r2, #15
 80033d0:	fa02 f303 	lsl.w	r3, r2, r3
 80033d4:	43db      	mvns	r3, r3
 80033d6:	69ba      	ldr	r2, [r7, #24]
 80033d8:	4013      	ands	r3, r2
 80033da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	4a4f      	ldr	r2, [pc, #316]	; (800351c <HAL_GPIO_Init+0x628>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d025      	beq.n	8003430 <HAL_GPIO_Init+0x53c>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	4a4e      	ldr	r2, [pc, #312]	; (8003520 <HAL_GPIO_Init+0x62c>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d01f      	beq.n	800342c <HAL_GPIO_Init+0x538>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	4a4d      	ldr	r2, [pc, #308]	; (8003524 <HAL_GPIO_Init+0x630>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d019      	beq.n	8003428 <HAL_GPIO_Init+0x534>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	4a4c      	ldr	r2, [pc, #304]	; (8003528 <HAL_GPIO_Init+0x634>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d013      	beq.n	8003424 <HAL_GPIO_Init+0x530>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	4a4b      	ldr	r2, [pc, #300]	; (800352c <HAL_GPIO_Init+0x638>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d00d      	beq.n	8003420 <HAL_GPIO_Init+0x52c>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	4a4a      	ldr	r2, [pc, #296]	; (8003530 <HAL_GPIO_Init+0x63c>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d007      	beq.n	800341c <HAL_GPIO_Init+0x528>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	4a49      	ldr	r2, [pc, #292]	; (8003534 <HAL_GPIO_Init+0x640>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d101      	bne.n	8003418 <HAL_GPIO_Init+0x524>
 8003414:	2306      	movs	r3, #6
 8003416:	e00c      	b.n	8003432 <HAL_GPIO_Init+0x53e>
 8003418:	2307      	movs	r3, #7
 800341a:	e00a      	b.n	8003432 <HAL_GPIO_Init+0x53e>
 800341c:	2305      	movs	r3, #5
 800341e:	e008      	b.n	8003432 <HAL_GPIO_Init+0x53e>
 8003420:	2304      	movs	r3, #4
 8003422:	e006      	b.n	8003432 <HAL_GPIO_Init+0x53e>
 8003424:	2303      	movs	r3, #3
 8003426:	e004      	b.n	8003432 <HAL_GPIO_Init+0x53e>
 8003428:	2302      	movs	r3, #2
 800342a:	e002      	b.n	8003432 <HAL_GPIO_Init+0x53e>
 800342c:	2301      	movs	r3, #1
 800342e:	e000      	b.n	8003432 <HAL_GPIO_Init+0x53e>
 8003430:	2300      	movs	r3, #0
 8003432:	69fa      	ldr	r2, [r7, #28]
 8003434:	f002 0203 	and.w	r2, r2, #3
 8003438:	0092      	lsls	r2, r2, #2
 800343a:	4093      	lsls	r3, r2
 800343c:	69ba      	ldr	r2, [r7, #24]
 800343e:	4313      	orrs	r3, r2
 8003440:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003442:	4935      	ldr	r1, [pc, #212]	; (8003518 <HAL_GPIO_Init+0x624>)
 8003444:	69fb      	ldr	r3, [r7, #28]
 8003446:	089b      	lsrs	r3, r3, #2
 8003448:	3302      	adds	r3, #2
 800344a:	69ba      	ldr	r2, [r7, #24]
 800344c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003450:	4b39      	ldr	r3, [pc, #228]	; (8003538 <HAL_GPIO_Init+0x644>)
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	43db      	mvns	r3, r3
 800345a:	69ba      	ldr	r2, [r7, #24]
 800345c:	4013      	ands	r3, r2
 800345e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003468:	2b00      	cmp	r3, #0
 800346a:	d003      	beq.n	8003474 <HAL_GPIO_Init+0x580>
        {
          temp |= iocurrent;
 800346c:	69ba      	ldr	r2, [r7, #24]
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	4313      	orrs	r3, r2
 8003472:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003474:	4a30      	ldr	r2, [pc, #192]	; (8003538 <HAL_GPIO_Init+0x644>)
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800347a:	4b2f      	ldr	r3, [pc, #188]	; (8003538 <HAL_GPIO_Init+0x644>)
 800347c:	68db      	ldr	r3, [r3, #12]
 800347e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	43db      	mvns	r3, r3
 8003484:	69ba      	ldr	r2, [r7, #24]
 8003486:	4013      	ands	r3, r2
 8003488:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003492:	2b00      	cmp	r3, #0
 8003494:	d003      	beq.n	800349e <HAL_GPIO_Init+0x5aa>
        {
          temp |= iocurrent;
 8003496:	69ba      	ldr	r2, [r7, #24]
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	4313      	orrs	r3, r2
 800349c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800349e:	4a26      	ldr	r2, [pc, #152]	; (8003538 <HAL_GPIO_Init+0x644>)
 80034a0:	69bb      	ldr	r3, [r7, #24]
 80034a2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80034a4:	4b24      	ldr	r3, [pc, #144]	; (8003538 <HAL_GPIO_Init+0x644>)
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	43db      	mvns	r3, r3
 80034ae:	69ba      	ldr	r2, [r7, #24]
 80034b0:	4013      	ands	r3, r2
 80034b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d003      	beq.n	80034c8 <HAL_GPIO_Init+0x5d4>
        {
          temp |= iocurrent;
 80034c0:	69ba      	ldr	r2, [r7, #24]
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034c8:	4a1b      	ldr	r2, [pc, #108]	; (8003538 <HAL_GPIO_Init+0x644>)
 80034ca:	69bb      	ldr	r3, [r7, #24]
 80034cc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034ce:	4b1a      	ldr	r3, [pc, #104]	; (8003538 <HAL_GPIO_Init+0x644>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	43db      	mvns	r3, r3
 80034d8:	69ba      	ldr	r2, [r7, #24]
 80034da:	4013      	ands	r3, r2
 80034dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d003      	beq.n	80034f2 <HAL_GPIO_Init+0x5fe>
        {
          temp |= iocurrent;
 80034ea:	69ba      	ldr	r2, [r7, #24]
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034f2:	4a11      	ldr	r2, [pc, #68]	; (8003538 <HAL_GPIO_Init+0x644>)
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034f8:	69fb      	ldr	r3, [r7, #28]
 80034fa:	3301      	adds	r3, #1
 80034fc:	61fb      	str	r3, [r7, #28]
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	2b0f      	cmp	r3, #15
 8003502:	f67f ad85 	bls.w	8003010 <HAL_GPIO_Init+0x11c>
      }
    }
  }
}
 8003506:	bf00      	nop
 8003508:	bf00      	nop
 800350a:	3720      	adds	r7, #32
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}
 8003510:	0800d230 	.word	0x0800d230
 8003514:	40023800 	.word	0x40023800
 8003518:	40013800 	.word	0x40013800
 800351c:	40020000 	.word	0x40020000
 8003520:	40020400 	.word	0x40020400
 8003524:	40020800 	.word	0x40020800
 8003528:	40020c00 	.word	0x40020c00
 800352c:	40021000 	.word	0x40021000
 8003530:	40021400 	.word	0x40021400
 8003534:	40021800 	.word	0x40021800
 8003538:	40013c00 	.word	0x40013c00

0800353c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b084      	sub	sp, #16
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
 8003544:	460b      	mov	r3, r1
 8003546:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003548:	887b      	ldrh	r3, [r7, #2]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d004      	beq.n	8003558 <HAL_GPIO_ReadPin+0x1c>
 800354e:	887b      	ldrh	r3, [r7, #2]
 8003550:	0c1b      	lsrs	r3, r3, #16
 8003552:	041b      	lsls	r3, r3, #16
 8003554:	2b00      	cmp	r3, #0
 8003556:	d004      	beq.n	8003562 <HAL_GPIO_ReadPin+0x26>
 8003558:	f44f 71be 	mov.w	r1, #380	; 0x17c
 800355c:	4809      	ldr	r0, [pc, #36]	; (8003584 <HAL_GPIO_ReadPin+0x48>)
 800355e:	f7fd fb4e 	bl	8000bfe <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	691a      	ldr	r2, [r3, #16]
 8003566:	887b      	ldrh	r3, [r7, #2]
 8003568:	4013      	ands	r3, r2
 800356a:	2b00      	cmp	r3, #0
 800356c:	d002      	beq.n	8003574 <HAL_GPIO_ReadPin+0x38>
  {
    bitstatus = GPIO_PIN_SET;
 800356e:	2301      	movs	r3, #1
 8003570:	73fb      	strb	r3, [r7, #15]
 8003572:	e001      	b.n	8003578 <HAL_GPIO_ReadPin+0x3c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003574:	2300      	movs	r3, #0
 8003576:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003578:	7bfb      	ldrb	r3, [r7, #15]
}
 800357a:	4618      	mov	r0, r3
 800357c:	3710      	adds	r7, #16
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	0800d230 	.word	0x0800d230

08003588 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b082      	sub	sp, #8
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
 8003590:	460b      	mov	r3, r1
 8003592:	807b      	strh	r3, [r7, #2]
 8003594:	4613      	mov	r3, r2
 8003596:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003598:	887b      	ldrh	r3, [r7, #2]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d004      	beq.n	80035a8 <HAL_GPIO_WritePin+0x20>
 800359e:	887b      	ldrh	r3, [r7, #2]
 80035a0:	0c1b      	lsrs	r3, r3, #16
 80035a2:	041b      	lsls	r3, r3, #16
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d004      	beq.n	80035b2 <HAL_GPIO_WritePin+0x2a>
 80035a8:	f240 119d 	movw	r1, #413	; 0x19d
 80035ac:	480e      	ldr	r0, [pc, #56]	; (80035e8 <HAL_GPIO_WritePin+0x60>)
 80035ae:	f7fd fb26 	bl	8000bfe <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80035b2:	787b      	ldrb	r3, [r7, #1]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d007      	beq.n	80035c8 <HAL_GPIO_WritePin+0x40>
 80035b8:	787b      	ldrb	r3, [r7, #1]
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d004      	beq.n	80035c8 <HAL_GPIO_WritePin+0x40>
 80035be:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 80035c2:	4809      	ldr	r0, [pc, #36]	; (80035e8 <HAL_GPIO_WritePin+0x60>)
 80035c4:	f7fd fb1b 	bl	8000bfe <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 80035c8:	787b      	ldrb	r3, [r7, #1]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d003      	beq.n	80035d6 <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035ce:	887a      	ldrh	r2, [r7, #2]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80035d4:	e003      	b.n	80035de <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80035d6:	887b      	ldrh	r3, [r7, #2]
 80035d8:	041a      	lsls	r2, r3, #16
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	619a      	str	r2, [r3, #24]
}
 80035de:	bf00      	nop
 80035e0:	3708      	adds	r7, #8
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	bf00      	nop
 80035e8:	0800d230 	.word	0x0800d230

080035ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b082      	sub	sp, #8
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	4603      	mov	r3, r0
 80035f4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80035f6:	4b08      	ldr	r3, [pc, #32]	; (8003618 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035f8:	695a      	ldr	r2, [r3, #20]
 80035fa:	88fb      	ldrh	r3, [r7, #6]
 80035fc:	4013      	ands	r3, r2
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d006      	beq.n	8003610 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003602:	4a05      	ldr	r2, [pc, #20]	; (8003618 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003604:	88fb      	ldrh	r3, [r7, #6]
 8003606:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003608:	88fb      	ldrh	r3, [r7, #6]
 800360a:	4618      	mov	r0, r3
 800360c:	f7fd fbfe 	bl	8000e0c <HAL_GPIO_EXTI_Callback>
  }
}
 8003610:	bf00      	nop
 8003612:	3708      	adds	r7, #8
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}
 8003618:	40013c00 	.word	0x40013c00

0800361c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b084      	sub	sp, #16
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
 8003624:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d101      	bne.n	8003630 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	e18c      	b.n	800394a <HAL_RCC_ClockConfig+0x32e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d003      	beq.n	8003640 <HAL_RCC_ClockConfig+0x24>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	2b0f      	cmp	r3, #15
 800363e:	d904      	bls.n	800364a <HAL_RCC_ClockConfig+0x2e>
 8003640:	f240 215a 	movw	r1, #602	; 0x25a
 8003644:	4887      	ldr	r0, [pc, #540]	; (8003864 <HAL_RCC_ClockConfig+0x248>)
 8003646:	f7fd fada 	bl	8000bfe <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d031      	beq.n	80036b4 <HAL_RCC_ClockConfig+0x98>
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	2b01      	cmp	r3, #1
 8003654:	d02e      	beq.n	80036b4 <HAL_RCC_ClockConfig+0x98>
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	2b02      	cmp	r3, #2
 800365a:	d02b      	beq.n	80036b4 <HAL_RCC_ClockConfig+0x98>
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	2b03      	cmp	r3, #3
 8003660:	d028      	beq.n	80036b4 <HAL_RCC_ClockConfig+0x98>
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	2b04      	cmp	r3, #4
 8003666:	d025      	beq.n	80036b4 <HAL_RCC_ClockConfig+0x98>
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	2b05      	cmp	r3, #5
 800366c:	d022      	beq.n	80036b4 <HAL_RCC_ClockConfig+0x98>
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	2b06      	cmp	r3, #6
 8003672:	d01f      	beq.n	80036b4 <HAL_RCC_ClockConfig+0x98>
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	2b07      	cmp	r3, #7
 8003678:	d01c      	beq.n	80036b4 <HAL_RCC_ClockConfig+0x98>
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	2b08      	cmp	r3, #8
 800367e:	d019      	beq.n	80036b4 <HAL_RCC_ClockConfig+0x98>
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	2b09      	cmp	r3, #9
 8003684:	d016      	beq.n	80036b4 <HAL_RCC_ClockConfig+0x98>
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	2b0a      	cmp	r3, #10
 800368a:	d013      	beq.n	80036b4 <HAL_RCC_ClockConfig+0x98>
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	2b0b      	cmp	r3, #11
 8003690:	d010      	beq.n	80036b4 <HAL_RCC_ClockConfig+0x98>
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	2b0c      	cmp	r3, #12
 8003696:	d00d      	beq.n	80036b4 <HAL_RCC_ClockConfig+0x98>
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	2b0d      	cmp	r3, #13
 800369c:	d00a      	beq.n	80036b4 <HAL_RCC_ClockConfig+0x98>
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	2b0e      	cmp	r3, #14
 80036a2:	d007      	beq.n	80036b4 <HAL_RCC_ClockConfig+0x98>
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	2b0f      	cmp	r3, #15
 80036a8:	d004      	beq.n	80036b4 <HAL_RCC_ClockConfig+0x98>
 80036aa:	f240 215b 	movw	r1, #603	; 0x25b
 80036ae:	486d      	ldr	r0, [pc, #436]	; (8003864 <HAL_RCC_ClockConfig+0x248>)
 80036b0:	f7fd faa5 	bl	8000bfe <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036b4:	4b6c      	ldr	r3, [pc, #432]	; (8003868 <HAL_RCC_ClockConfig+0x24c>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 030f 	and.w	r3, r3, #15
 80036bc:	683a      	ldr	r2, [r7, #0]
 80036be:	429a      	cmp	r2, r3
 80036c0:	d90c      	bls.n	80036dc <HAL_RCC_ClockConfig+0xc0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036c2:	4b69      	ldr	r3, [pc, #420]	; (8003868 <HAL_RCC_ClockConfig+0x24c>)
 80036c4:	683a      	ldr	r2, [r7, #0]
 80036c6:	b2d2      	uxtb	r2, r2
 80036c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036ca:	4b67      	ldr	r3, [pc, #412]	; (8003868 <HAL_RCC_ClockConfig+0x24c>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f003 030f 	and.w	r3, r3, #15
 80036d2:	683a      	ldr	r2, [r7, #0]
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d001      	beq.n	80036dc <HAL_RCC_ClockConfig+0xc0>
    {
      return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e136      	b.n	800394a <HAL_RCC_ClockConfig+0x32e>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 0302 	and.w	r3, r3, #2
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d049      	beq.n	800377c <HAL_RCC_ClockConfig+0x160>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0304 	and.w	r3, r3, #4
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d005      	beq.n	8003700 <HAL_RCC_ClockConfig+0xe4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036f4:	4b5d      	ldr	r3, [pc, #372]	; (800386c <HAL_RCC_ClockConfig+0x250>)
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	4a5c      	ldr	r2, [pc, #368]	; (800386c <HAL_RCC_ClockConfig+0x250>)
 80036fa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80036fe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 0308 	and.w	r3, r3, #8
 8003708:	2b00      	cmp	r3, #0
 800370a:	d005      	beq.n	8003718 <HAL_RCC_ClockConfig+0xfc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800370c:	4b57      	ldr	r3, [pc, #348]	; (800386c <HAL_RCC_ClockConfig+0x250>)
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	4a56      	ldr	r2, [pc, #344]	; (800386c <HAL_RCC_ClockConfig+0x250>)
 8003712:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003716:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d024      	beq.n	800376a <HAL_RCC_ClockConfig+0x14e>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	2b80      	cmp	r3, #128	; 0x80
 8003726:	d020      	beq.n	800376a <HAL_RCC_ClockConfig+0x14e>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	2b90      	cmp	r3, #144	; 0x90
 800372e:	d01c      	beq.n	800376a <HAL_RCC_ClockConfig+0x14e>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	2ba0      	cmp	r3, #160	; 0xa0
 8003736:	d018      	beq.n	800376a <HAL_RCC_ClockConfig+0x14e>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	2bb0      	cmp	r3, #176	; 0xb0
 800373e:	d014      	beq.n	800376a <HAL_RCC_ClockConfig+0x14e>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	2bc0      	cmp	r3, #192	; 0xc0
 8003746:	d010      	beq.n	800376a <HAL_RCC_ClockConfig+0x14e>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	2bd0      	cmp	r3, #208	; 0xd0
 800374e:	d00c      	beq.n	800376a <HAL_RCC_ClockConfig+0x14e>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	2be0      	cmp	r3, #224	; 0xe0
 8003756:	d008      	beq.n	800376a <HAL_RCC_ClockConfig+0x14e>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	2bf0      	cmp	r3, #240	; 0xf0
 800375e:	d004      	beq.n	800376a <HAL_RCC_ClockConfig+0x14e>
 8003760:	f240 217e 	movw	r1, #638	; 0x27e
 8003764:	483f      	ldr	r0, [pc, #252]	; (8003864 <HAL_RCC_ClockConfig+0x248>)
 8003766:	f7fd fa4a 	bl	8000bfe <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800376a:	4b40      	ldr	r3, [pc, #256]	; (800386c <HAL_RCC_ClockConfig+0x250>)
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	493d      	ldr	r1, [pc, #244]	; (800386c <HAL_RCC_ClockConfig+0x250>)
 8003778:	4313      	orrs	r3, r2
 800377a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 0301 	and.w	r3, r3, #1
 8003784:	2b00      	cmp	r3, #0
 8003786:	d059      	beq.n	800383c <HAL_RCC_ClockConfig+0x220>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d010      	beq.n	80037b2 <HAL_RCC_ClockConfig+0x196>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	2b01      	cmp	r3, #1
 8003796:	d00c      	beq.n	80037b2 <HAL_RCC_ClockConfig+0x196>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	2b02      	cmp	r3, #2
 800379e:	d008      	beq.n	80037b2 <HAL_RCC_ClockConfig+0x196>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	2b03      	cmp	r3, #3
 80037a6:	d004      	beq.n	80037b2 <HAL_RCC_ClockConfig+0x196>
 80037a8:	f240 2185 	movw	r1, #645	; 0x285
 80037ac:	482d      	ldr	r0, [pc, #180]	; (8003864 <HAL_RCC_ClockConfig+0x248>)
 80037ae:	f7fd fa26 	bl	8000bfe <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d107      	bne.n	80037ca <HAL_RCC_ClockConfig+0x1ae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037ba:	4b2c      	ldr	r3, [pc, #176]	; (800386c <HAL_RCC_ClockConfig+0x250>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d119      	bne.n	80037fa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e0bf      	b.n	800394a <HAL_RCC_ClockConfig+0x32e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d003      	beq.n	80037da <HAL_RCC_ClockConfig+0x1be>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037d6:	2b03      	cmp	r3, #3
 80037d8:	d107      	bne.n	80037ea <HAL_RCC_ClockConfig+0x1ce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037da:	4b24      	ldr	r3, [pc, #144]	; (800386c <HAL_RCC_ClockConfig+0x250>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d109      	bne.n	80037fa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e0af      	b.n	800394a <HAL_RCC_ClockConfig+0x32e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037ea:	4b20      	ldr	r3, [pc, #128]	; (800386c <HAL_RCC_ClockConfig+0x250>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0302 	and.w	r3, r3, #2
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d101      	bne.n	80037fa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e0a7      	b.n	800394a <HAL_RCC_ClockConfig+0x32e>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037fa:	4b1c      	ldr	r3, [pc, #112]	; (800386c <HAL_RCC_ClockConfig+0x250>)
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	f023 0203 	bic.w	r2, r3, #3
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	4919      	ldr	r1, [pc, #100]	; (800386c <HAL_RCC_ClockConfig+0x250>)
 8003808:	4313      	orrs	r3, r2
 800380a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800380c:	f7fd fd74 	bl	80012f8 <HAL_GetTick>
 8003810:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003812:	e00a      	b.n	800382a <HAL_RCC_ClockConfig+0x20e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003814:	f7fd fd70 	bl	80012f8 <HAL_GetTick>
 8003818:	4602      	mov	r2, r0
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	1ad3      	subs	r3, r2, r3
 800381e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003822:	4293      	cmp	r3, r2
 8003824:	d901      	bls.n	800382a <HAL_RCC_ClockConfig+0x20e>
      {
        return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e08f      	b.n	800394a <HAL_RCC_ClockConfig+0x32e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800382a:	4b10      	ldr	r3, [pc, #64]	; (800386c <HAL_RCC_ClockConfig+0x250>)
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	f003 020c 	and.w	r2, r3, #12
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	429a      	cmp	r2, r3
 800383a:	d1eb      	bne.n	8003814 <HAL_RCC_ClockConfig+0x1f8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800383c:	4b0a      	ldr	r3, [pc, #40]	; (8003868 <HAL_RCC_ClockConfig+0x24c>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 030f 	and.w	r3, r3, #15
 8003844:	683a      	ldr	r2, [r7, #0]
 8003846:	429a      	cmp	r2, r3
 8003848:	d212      	bcs.n	8003870 <HAL_RCC_ClockConfig+0x254>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800384a:	4b07      	ldr	r3, [pc, #28]	; (8003868 <HAL_RCC_ClockConfig+0x24c>)
 800384c:	683a      	ldr	r2, [r7, #0]
 800384e:	b2d2      	uxtb	r2, r2
 8003850:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003852:	4b05      	ldr	r3, [pc, #20]	; (8003868 <HAL_RCC_ClockConfig+0x24c>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 030f 	and.w	r3, r3, #15
 800385a:	683a      	ldr	r2, [r7, #0]
 800385c:	429a      	cmp	r2, r3
 800385e:	d007      	beq.n	8003870 <HAL_RCC_ClockConfig+0x254>
    {
      return HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	e072      	b.n	800394a <HAL_RCC_ClockConfig+0x32e>
 8003864:	0800d2a4 	.word	0x0800d2a4
 8003868:	40023c00 	.word	0x40023c00
 800386c:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 0304 	and.w	r3, r3, #4
 8003878:	2b00      	cmp	r3, #0
 800387a:	d025      	beq.n	80038c8 <HAL_RCC_ClockConfig+0x2ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d018      	beq.n	80038b6 <HAL_RCC_ClockConfig+0x29a>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800388c:	d013      	beq.n	80038b6 <HAL_RCC_ClockConfig+0x29a>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	68db      	ldr	r3, [r3, #12]
 8003892:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003896:	d00e      	beq.n	80038b6 <HAL_RCC_ClockConfig+0x29a>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80038a0:	d009      	beq.n	80038b6 <HAL_RCC_ClockConfig+0x29a>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	68db      	ldr	r3, [r3, #12]
 80038a6:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 80038aa:	d004      	beq.n	80038b6 <HAL_RCC_ClockConfig+0x29a>
 80038ac:	f240 21c3 	movw	r1, #707	; 0x2c3
 80038b0:	4828      	ldr	r0, [pc, #160]	; (8003954 <HAL_RCC_ClockConfig+0x338>)
 80038b2:	f7fd f9a4 	bl	8000bfe <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038b6:	4b28      	ldr	r3, [pc, #160]	; (8003958 <HAL_RCC_ClockConfig+0x33c>)
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	68db      	ldr	r3, [r3, #12]
 80038c2:	4925      	ldr	r1, [pc, #148]	; (8003958 <HAL_RCC_ClockConfig+0x33c>)
 80038c4:	4313      	orrs	r3, r2
 80038c6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 0308 	and.w	r3, r3, #8
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d026      	beq.n	8003922 <HAL_RCC_ClockConfig+0x306>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	691b      	ldr	r3, [r3, #16]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d018      	beq.n	800390e <HAL_RCC_ClockConfig+0x2f2>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	691b      	ldr	r3, [r3, #16]
 80038e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038e4:	d013      	beq.n	800390e <HAL_RCC_ClockConfig+0x2f2>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	691b      	ldr	r3, [r3, #16]
 80038ea:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80038ee:	d00e      	beq.n	800390e <HAL_RCC_ClockConfig+0x2f2>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	691b      	ldr	r3, [r3, #16]
 80038f4:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80038f8:	d009      	beq.n	800390e <HAL_RCC_ClockConfig+0x2f2>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	691b      	ldr	r3, [r3, #16]
 80038fe:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8003902:	d004      	beq.n	800390e <HAL_RCC_ClockConfig+0x2f2>
 8003904:	f240 21ca 	movw	r1, #714	; 0x2ca
 8003908:	4812      	ldr	r0, [pc, #72]	; (8003954 <HAL_RCC_ClockConfig+0x338>)
 800390a:	f7fd f978 	bl	8000bfe <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800390e:	4b12      	ldr	r3, [pc, #72]	; (8003958 <HAL_RCC_ClockConfig+0x33c>)
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	691b      	ldr	r3, [r3, #16]
 800391a:	00db      	lsls	r3, r3, #3
 800391c:	490e      	ldr	r1, [pc, #56]	; (8003958 <HAL_RCC_ClockConfig+0x33c>)
 800391e:	4313      	orrs	r3, r2
 8003920:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003922:	f000 f855 	bl	80039d0 <HAL_RCC_GetSysClockFreq>
 8003926:	4602      	mov	r2, r0
 8003928:	4b0b      	ldr	r3, [pc, #44]	; (8003958 <HAL_RCC_ClockConfig+0x33c>)
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	091b      	lsrs	r3, r3, #4
 800392e:	f003 030f 	and.w	r3, r3, #15
 8003932:	490a      	ldr	r1, [pc, #40]	; (800395c <HAL_RCC_ClockConfig+0x340>)
 8003934:	5ccb      	ldrb	r3, [r1, r3]
 8003936:	fa22 f303 	lsr.w	r3, r2, r3
 800393a:	4a09      	ldr	r2, [pc, #36]	; (8003960 <HAL_RCC_ClockConfig+0x344>)
 800393c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800393e:	4b09      	ldr	r3, [pc, #36]	; (8003964 <HAL_RCC_ClockConfig+0x348>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4618      	mov	r0, r3
 8003944:	f7fd fc94 	bl	8001270 <HAL_InitTick>

  return HAL_OK;
 8003948:	2300      	movs	r3, #0
}
 800394a:	4618      	mov	r0, r3
 800394c:	3710      	adds	r7, #16
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	0800d2a4 	.word	0x0800d2a4
 8003958:	40023800 	.word	0x40023800
 800395c:	0800d560 	.word	0x0800d560
 8003960:	20000000 	.word	0x20000000
 8003964:	20000004 	.word	0x20000004

08003968 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003968:	b480      	push	{r7}
 800396a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800396c:	4b03      	ldr	r3, [pc, #12]	; (800397c <HAL_RCC_GetHCLKFreq+0x14>)
 800396e:	681b      	ldr	r3, [r3, #0]
}
 8003970:	4618      	mov	r0, r3
 8003972:	46bd      	mov	sp, r7
 8003974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003978:	4770      	bx	lr
 800397a:	bf00      	nop
 800397c:	20000000 	.word	0x20000000

08003980 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003984:	f7ff fff0 	bl	8003968 <HAL_RCC_GetHCLKFreq>
 8003988:	4602      	mov	r2, r0
 800398a:	4b05      	ldr	r3, [pc, #20]	; (80039a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	0a9b      	lsrs	r3, r3, #10
 8003990:	f003 0307 	and.w	r3, r3, #7
 8003994:	4903      	ldr	r1, [pc, #12]	; (80039a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003996:	5ccb      	ldrb	r3, [r1, r3]
 8003998:	fa22 f303 	lsr.w	r3, r2, r3
}
 800399c:	4618      	mov	r0, r3
 800399e:	bd80      	pop	{r7, pc}
 80039a0:	40023800 	.word	0x40023800
 80039a4:	0800d570 	.word	0x0800d570

080039a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80039ac:	f7ff ffdc 	bl	8003968 <HAL_RCC_GetHCLKFreq>
 80039b0:	4602      	mov	r2, r0
 80039b2:	4b05      	ldr	r3, [pc, #20]	; (80039c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	0b5b      	lsrs	r3, r3, #13
 80039b8:	f003 0307 	and.w	r3, r3, #7
 80039bc:	4903      	ldr	r1, [pc, #12]	; (80039cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80039be:	5ccb      	ldrb	r3, [r1, r3]
 80039c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039c4:	4618      	mov	r0, r3
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	40023800 	.word	0x40023800
 80039cc:	0800d570 	.word	0x0800d570

080039d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039d4:	b0ae      	sub	sp, #184	; 0xb8
 80039d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80039d8:	2300      	movs	r3, #0
 80039da:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80039de:	2300      	movs	r3, #0
 80039e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80039e4:	2300      	movs	r3, #0
 80039e6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80039ea:	2300      	movs	r3, #0
 80039ec:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80039f0:	2300      	movs	r3, #0
 80039f2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80039f6:	4bcb      	ldr	r3, [pc, #812]	; (8003d24 <HAL_RCC_GetSysClockFreq+0x354>)
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	f003 030c 	and.w	r3, r3, #12
 80039fe:	2b0c      	cmp	r3, #12
 8003a00:	f200 8206 	bhi.w	8003e10 <HAL_RCC_GetSysClockFreq+0x440>
 8003a04:	a201      	add	r2, pc, #4	; (adr r2, 8003a0c <HAL_RCC_GetSysClockFreq+0x3c>)
 8003a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a0a:	bf00      	nop
 8003a0c:	08003a41 	.word	0x08003a41
 8003a10:	08003e11 	.word	0x08003e11
 8003a14:	08003e11 	.word	0x08003e11
 8003a18:	08003e11 	.word	0x08003e11
 8003a1c:	08003a49 	.word	0x08003a49
 8003a20:	08003e11 	.word	0x08003e11
 8003a24:	08003e11 	.word	0x08003e11
 8003a28:	08003e11 	.word	0x08003e11
 8003a2c:	08003a51 	.word	0x08003a51
 8003a30:	08003e11 	.word	0x08003e11
 8003a34:	08003e11 	.word	0x08003e11
 8003a38:	08003e11 	.word	0x08003e11
 8003a3c:	08003c41 	.word	0x08003c41
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a40:	4bb9      	ldr	r3, [pc, #740]	; (8003d28 <HAL_RCC_GetSysClockFreq+0x358>)
 8003a42:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8003a46:	e1e7      	b.n	8003e18 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a48:	4bb8      	ldr	r3, [pc, #736]	; (8003d2c <HAL_RCC_GetSysClockFreq+0x35c>)
 8003a4a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003a4e:	e1e3      	b.n	8003e18 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a50:	4bb4      	ldr	r3, [pc, #720]	; (8003d24 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a58:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a5c:	4bb1      	ldr	r3, [pc, #708]	; (8003d24 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d071      	beq.n	8003b4c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a68:	4bae      	ldr	r3, [pc, #696]	; (8003d24 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	099b      	lsrs	r3, r3, #6
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003a74:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003a78:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003a7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a80:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003a84:	2300      	movs	r3, #0
 8003a86:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003a8a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003a8e:	4622      	mov	r2, r4
 8003a90:	462b      	mov	r3, r5
 8003a92:	f04f 0000 	mov.w	r0, #0
 8003a96:	f04f 0100 	mov.w	r1, #0
 8003a9a:	0159      	lsls	r1, r3, #5
 8003a9c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003aa0:	0150      	lsls	r0, r2, #5
 8003aa2:	4602      	mov	r2, r0
 8003aa4:	460b      	mov	r3, r1
 8003aa6:	4621      	mov	r1, r4
 8003aa8:	1a51      	subs	r1, r2, r1
 8003aaa:	6439      	str	r1, [r7, #64]	; 0x40
 8003aac:	4629      	mov	r1, r5
 8003aae:	eb63 0301 	sbc.w	r3, r3, r1
 8003ab2:	647b      	str	r3, [r7, #68]	; 0x44
 8003ab4:	f04f 0200 	mov.w	r2, #0
 8003ab8:	f04f 0300 	mov.w	r3, #0
 8003abc:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8003ac0:	4649      	mov	r1, r9
 8003ac2:	018b      	lsls	r3, r1, #6
 8003ac4:	4641      	mov	r1, r8
 8003ac6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003aca:	4641      	mov	r1, r8
 8003acc:	018a      	lsls	r2, r1, #6
 8003ace:	4641      	mov	r1, r8
 8003ad0:	1a51      	subs	r1, r2, r1
 8003ad2:	63b9      	str	r1, [r7, #56]	; 0x38
 8003ad4:	4649      	mov	r1, r9
 8003ad6:	eb63 0301 	sbc.w	r3, r3, r1
 8003ada:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003adc:	f04f 0200 	mov.w	r2, #0
 8003ae0:	f04f 0300 	mov.w	r3, #0
 8003ae4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8003ae8:	4649      	mov	r1, r9
 8003aea:	00cb      	lsls	r3, r1, #3
 8003aec:	4641      	mov	r1, r8
 8003aee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003af2:	4641      	mov	r1, r8
 8003af4:	00ca      	lsls	r2, r1, #3
 8003af6:	4610      	mov	r0, r2
 8003af8:	4619      	mov	r1, r3
 8003afa:	4603      	mov	r3, r0
 8003afc:	4622      	mov	r2, r4
 8003afe:	189b      	adds	r3, r3, r2
 8003b00:	633b      	str	r3, [r7, #48]	; 0x30
 8003b02:	462b      	mov	r3, r5
 8003b04:	460a      	mov	r2, r1
 8003b06:	eb42 0303 	adc.w	r3, r2, r3
 8003b0a:	637b      	str	r3, [r7, #52]	; 0x34
 8003b0c:	f04f 0200 	mov.w	r2, #0
 8003b10:	f04f 0300 	mov.w	r3, #0
 8003b14:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003b18:	4629      	mov	r1, r5
 8003b1a:	024b      	lsls	r3, r1, #9
 8003b1c:	4621      	mov	r1, r4
 8003b1e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003b22:	4621      	mov	r1, r4
 8003b24:	024a      	lsls	r2, r1, #9
 8003b26:	4610      	mov	r0, r2
 8003b28:	4619      	mov	r1, r3
 8003b2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003b2e:	2200      	movs	r2, #0
 8003b30:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003b34:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003b38:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003b3c:	f7fc fb6a 	bl	8000214 <__aeabi_uldivmod>
 8003b40:	4602      	mov	r2, r0
 8003b42:	460b      	mov	r3, r1
 8003b44:	4613      	mov	r3, r2
 8003b46:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003b4a:	e067      	b.n	8003c1c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b4c:	4b75      	ldr	r3, [pc, #468]	; (8003d24 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	099b      	lsrs	r3, r3, #6
 8003b52:	2200      	movs	r2, #0
 8003b54:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003b58:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003b5c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003b60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b64:	67bb      	str	r3, [r7, #120]	; 0x78
 8003b66:	2300      	movs	r3, #0
 8003b68:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003b6a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8003b6e:	4622      	mov	r2, r4
 8003b70:	462b      	mov	r3, r5
 8003b72:	f04f 0000 	mov.w	r0, #0
 8003b76:	f04f 0100 	mov.w	r1, #0
 8003b7a:	0159      	lsls	r1, r3, #5
 8003b7c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b80:	0150      	lsls	r0, r2, #5
 8003b82:	4602      	mov	r2, r0
 8003b84:	460b      	mov	r3, r1
 8003b86:	4621      	mov	r1, r4
 8003b88:	1a51      	subs	r1, r2, r1
 8003b8a:	62b9      	str	r1, [r7, #40]	; 0x28
 8003b8c:	4629      	mov	r1, r5
 8003b8e:	eb63 0301 	sbc.w	r3, r3, r1
 8003b92:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b94:	f04f 0200 	mov.w	r2, #0
 8003b98:	f04f 0300 	mov.w	r3, #0
 8003b9c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8003ba0:	4649      	mov	r1, r9
 8003ba2:	018b      	lsls	r3, r1, #6
 8003ba4:	4641      	mov	r1, r8
 8003ba6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003baa:	4641      	mov	r1, r8
 8003bac:	018a      	lsls	r2, r1, #6
 8003bae:	4641      	mov	r1, r8
 8003bb0:	ebb2 0a01 	subs.w	sl, r2, r1
 8003bb4:	4649      	mov	r1, r9
 8003bb6:	eb63 0b01 	sbc.w	fp, r3, r1
 8003bba:	f04f 0200 	mov.w	r2, #0
 8003bbe:	f04f 0300 	mov.w	r3, #0
 8003bc2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003bc6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003bca:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003bce:	4692      	mov	sl, r2
 8003bd0:	469b      	mov	fp, r3
 8003bd2:	4623      	mov	r3, r4
 8003bd4:	eb1a 0303 	adds.w	r3, sl, r3
 8003bd8:	623b      	str	r3, [r7, #32]
 8003bda:	462b      	mov	r3, r5
 8003bdc:	eb4b 0303 	adc.w	r3, fp, r3
 8003be0:	627b      	str	r3, [r7, #36]	; 0x24
 8003be2:	f04f 0200 	mov.w	r2, #0
 8003be6:	f04f 0300 	mov.w	r3, #0
 8003bea:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003bee:	4629      	mov	r1, r5
 8003bf0:	028b      	lsls	r3, r1, #10
 8003bf2:	4621      	mov	r1, r4
 8003bf4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003bf8:	4621      	mov	r1, r4
 8003bfa:	028a      	lsls	r2, r1, #10
 8003bfc:	4610      	mov	r0, r2
 8003bfe:	4619      	mov	r1, r3
 8003c00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003c04:	2200      	movs	r2, #0
 8003c06:	673b      	str	r3, [r7, #112]	; 0x70
 8003c08:	677a      	str	r2, [r7, #116]	; 0x74
 8003c0a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8003c0e:	f7fc fb01 	bl	8000214 <__aeabi_uldivmod>
 8003c12:	4602      	mov	r2, r0
 8003c14:	460b      	mov	r3, r1
 8003c16:	4613      	mov	r3, r2
 8003c18:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003c1c:	4b41      	ldr	r3, [pc, #260]	; (8003d24 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	0c1b      	lsrs	r3, r3, #16
 8003c22:	f003 0303 	and.w	r3, r3, #3
 8003c26:	3301      	adds	r3, #1
 8003c28:	005b      	lsls	r3, r3, #1
 8003c2a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8003c2e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003c32:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003c36:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c3a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003c3e:	e0eb      	b.n	8003e18 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c40:	4b38      	ldr	r3, [pc, #224]	; (8003d24 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c48:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c4c:	4b35      	ldr	r3, [pc, #212]	; (8003d24 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d06b      	beq.n	8003d30 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c58:	4b32      	ldr	r3, [pc, #200]	; (8003d24 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	099b      	lsrs	r3, r3, #6
 8003c5e:	2200      	movs	r2, #0
 8003c60:	66bb      	str	r3, [r7, #104]	; 0x68
 8003c62:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003c64:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003c66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c6a:	663b      	str	r3, [r7, #96]	; 0x60
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	667b      	str	r3, [r7, #100]	; 0x64
 8003c70:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003c74:	4622      	mov	r2, r4
 8003c76:	462b      	mov	r3, r5
 8003c78:	f04f 0000 	mov.w	r0, #0
 8003c7c:	f04f 0100 	mov.w	r1, #0
 8003c80:	0159      	lsls	r1, r3, #5
 8003c82:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c86:	0150      	lsls	r0, r2, #5
 8003c88:	4602      	mov	r2, r0
 8003c8a:	460b      	mov	r3, r1
 8003c8c:	4621      	mov	r1, r4
 8003c8e:	1a51      	subs	r1, r2, r1
 8003c90:	61b9      	str	r1, [r7, #24]
 8003c92:	4629      	mov	r1, r5
 8003c94:	eb63 0301 	sbc.w	r3, r3, r1
 8003c98:	61fb      	str	r3, [r7, #28]
 8003c9a:	f04f 0200 	mov.w	r2, #0
 8003c9e:	f04f 0300 	mov.w	r3, #0
 8003ca2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003ca6:	4659      	mov	r1, fp
 8003ca8:	018b      	lsls	r3, r1, #6
 8003caa:	4651      	mov	r1, sl
 8003cac:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003cb0:	4651      	mov	r1, sl
 8003cb2:	018a      	lsls	r2, r1, #6
 8003cb4:	4651      	mov	r1, sl
 8003cb6:	ebb2 0801 	subs.w	r8, r2, r1
 8003cba:	4659      	mov	r1, fp
 8003cbc:	eb63 0901 	sbc.w	r9, r3, r1
 8003cc0:	f04f 0200 	mov.w	r2, #0
 8003cc4:	f04f 0300 	mov.w	r3, #0
 8003cc8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ccc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003cd0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003cd4:	4690      	mov	r8, r2
 8003cd6:	4699      	mov	r9, r3
 8003cd8:	4623      	mov	r3, r4
 8003cda:	eb18 0303 	adds.w	r3, r8, r3
 8003cde:	613b      	str	r3, [r7, #16]
 8003ce0:	462b      	mov	r3, r5
 8003ce2:	eb49 0303 	adc.w	r3, r9, r3
 8003ce6:	617b      	str	r3, [r7, #20]
 8003ce8:	f04f 0200 	mov.w	r2, #0
 8003cec:	f04f 0300 	mov.w	r3, #0
 8003cf0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003cf4:	4629      	mov	r1, r5
 8003cf6:	024b      	lsls	r3, r1, #9
 8003cf8:	4621      	mov	r1, r4
 8003cfa:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003cfe:	4621      	mov	r1, r4
 8003d00:	024a      	lsls	r2, r1, #9
 8003d02:	4610      	mov	r0, r2
 8003d04:	4619      	mov	r1, r3
 8003d06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	65bb      	str	r3, [r7, #88]	; 0x58
 8003d0e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003d10:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003d14:	f7fc fa7e 	bl	8000214 <__aeabi_uldivmod>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	460b      	mov	r3, r1
 8003d1c:	4613      	mov	r3, r2
 8003d1e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003d22:	e065      	b.n	8003df0 <HAL_RCC_GetSysClockFreq+0x420>
 8003d24:	40023800 	.word	0x40023800
 8003d28:	00f42400 	.word	0x00f42400
 8003d2c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d30:	4b3d      	ldr	r3, [pc, #244]	; (8003e28 <HAL_RCC_GetSysClockFreq+0x458>)
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	099b      	lsrs	r3, r3, #6
 8003d36:	2200      	movs	r2, #0
 8003d38:	4618      	mov	r0, r3
 8003d3a:	4611      	mov	r1, r2
 8003d3c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003d40:	653b      	str	r3, [r7, #80]	; 0x50
 8003d42:	2300      	movs	r3, #0
 8003d44:	657b      	str	r3, [r7, #84]	; 0x54
 8003d46:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8003d4a:	4642      	mov	r2, r8
 8003d4c:	464b      	mov	r3, r9
 8003d4e:	f04f 0000 	mov.w	r0, #0
 8003d52:	f04f 0100 	mov.w	r1, #0
 8003d56:	0159      	lsls	r1, r3, #5
 8003d58:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d5c:	0150      	lsls	r0, r2, #5
 8003d5e:	4602      	mov	r2, r0
 8003d60:	460b      	mov	r3, r1
 8003d62:	4641      	mov	r1, r8
 8003d64:	1a51      	subs	r1, r2, r1
 8003d66:	60b9      	str	r1, [r7, #8]
 8003d68:	4649      	mov	r1, r9
 8003d6a:	eb63 0301 	sbc.w	r3, r3, r1
 8003d6e:	60fb      	str	r3, [r7, #12]
 8003d70:	f04f 0200 	mov.w	r2, #0
 8003d74:	f04f 0300 	mov.w	r3, #0
 8003d78:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003d7c:	4659      	mov	r1, fp
 8003d7e:	018b      	lsls	r3, r1, #6
 8003d80:	4651      	mov	r1, sl
 8003d82:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d86:	4651      	mov	r1, sl
 8003d88:	018a      	lsls	r2, r1, #6
 8003d8a:	4651      	mov	r1, sl
 8003d8c:	1a54      	subs	r4, r2, r1
 8003d8e:	4659      	mov	r1, fp
 8003d90:	eb63 0501 	sbc.w	r5, r3, r1
 8003d94:	f04f 0200 	mov.w	r2, #0
 8003d98:	f04f 0300 	mov.w	r3, #0
 8003d9c:	00eb      	lsls	r3, r5, #3
 8003d9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003da2:	00e2      	lsls	r2, r4, #3
 8003da4:	4614      	mov	r4, r2
 8003da6:	461d      	mov	r5, r3
 8003da8:	4643      	mov	r3, r8
 8003daa:	18e3      	adds	r3, r4, r3
 8003dac:	603b      	str	r3, [r7, #0]
 8003dae:	464b      	mov	r3, r9
 8003db0:	eb45 0303 	adc.w	r3, r5, r3
 8003db4:	607b      	str	r3, [r7, #4]
 8003db6:	f04f 0200 	mov.w	r2, #0
 8003dba:	f04f 0300 	mov.w	r3, #0
 8003dbe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003dc2:	4629      	mov	r1, r5
 8003dc4:	028b      	lsls	r3, r1, #10
 8003dc6:	4621      	mov	r1, r4
 8003dc8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003dcc:	4621      	mov	r1, r4
 8003dce:	028a      	lsls	r2, r1, #10
 8003dd0:	4610      	mov	r0, r2
 8003dd2:	4619      	mov	r1, r3
 8003dd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003dd8:	2200      	movs	r2, #0
 8003dda:	64bb      	str	r3, [r7, #72]	; 0x48
 8003ddc:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003dde:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003de2:	f7fc fa17 	bl	8000214 <__aeabi_uldivmod>
 8003de6:	4602      	mov	r2, r0
 8003de8:	460b      	mov	r3, r1
 8003dea:	4613      	mov	r3, r2
 8003dec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003df0:	4b0d      	ldr	r3, [pc, #52]	; (8003e28 <HAL_RCC_GetSysClockFreq+0x458>)
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	0f1b      	lsrs	r3, r3, #28
 8003df6:	f003 0307 	and.w	r3, r3, #7
 8003dfa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003dfe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003e02:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003e06:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e0a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003e0e:	e003      	b.n	8003e18 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e10:	4b06      	ldr	r3, [pc, #24]	; (8003e2c <HAL_RCC_GetSysClockFreq+0x45c>)
 8003e12:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003e16:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e18:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	37b8      	adds	r7, #184	; 0xb8
 8003e20:	46bd      	mov	sp, r7
 8003e22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e26:	bf00      	nop
 8003e28:	40023800 	.word	0x40023800
 8003e2c:	00f42400 	.word	0x00f42400

08003e30 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b086      	sub	sp, #24
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d101      	bne.n	8003e42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e347      	b.n	80044d2 <HAL_RCC_OscConfig+0x6a2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	2b0f      	cmp	r3, #15
 8003e48:	d904      	bls.n	8003e54 <HAL_RCC_OscConfig+0x24>
 8003e4a:	f44f 6151 	mov.w	r1, #3344	; 0xd10
 8003e4e:	4893      	ldr	r0, [pc, #588]	; (800409c <HAL_RCC_OscConfig+0x26c>)
 8003e50:	f7fc fed5 	bl	8000bfe <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 0301 	and.w	r3, r3, #1
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	f000 8096 	beq.w	8003f8e <HAL_RCC_OscConfig+0x15e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d00e      	beq.n	8003e88 <HAL_RCC_OscConfig+0x58>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e72:	d009      	beq.n	8003e88 <HAL_RCC_OscConfig+0x58>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e7c:	d004      	beq.n	8003e88 <HAL_RCC_OscConfig+0x58>
 8003e7e:	f640 5115 	movw	r1, #3349	; 0xd15
 8003e82:	4886      	ldr	r0, [pc, #536]	; (800409c <HAL_RCC_OscConfig+0x26c>)
 8003e84:	f7fc febb 	bl	8000bfe <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003e88:	4b85      	ldr	r3, [pc, #532]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	f003 030c 	and.w	r3, r3, #12
 8003e90:	2b04      	cmp	r3, #4
 8003e92:	d019      	beq.n	8003ec8 <HAL_RCC_OscConfig+0x98>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003e94:	4b82      	ldr	r3, [pc, #520]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003e9c:	2b08      	cmp	r3, #8
 8003e9e:	d106      	bne.n	8003eae <HAL_RCC_OscConfig+0x7e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003ea0:	4b7f      	ldr	r3, [pc, #508]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ea8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003eac:	d00c      	beq.n	8003ec8 <HAL_RCC_OscConfig+0x98>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003eae:	4b7c      	ldr	r3, [pc, #496]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003eb6:	2b0c      	cmp	r3, #12
 8003eb8:	d112      	bne.n	8003ee0 <HAL_RCC_OscConfig+0xb0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003eba:	4b79      	ldr	r3, [pc, #484]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ec2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ec6:	d10b      	bne.n	8003ee0 <HAL_RCC_OscConfig+0xb0>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ec8:	4b75      	ldr	r3, [pc, #468]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d05b      	beq.n	8003f8c <HAL_RCC_OscConfig+0x15c>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d157      	bne.n	8003f8c <HAL_RCC_OscConfig+0x15c>
      {
        return HAL_ERROR;
 8003edc:	2301      	movs	r3, #1
 8003ede:	e2f8      	b.n	80044d2 <HAL_RCC_OscConfig+0x6a2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ee8:	d106      	bne.n	8003ef8 <HAL_RCC_OscConfig+0xc8>
 8003eea:	4b6d      	ldr	r3, [pc, #436]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a6c      	ldr	r2, [pc, #432]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 8003ef0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ef4:	6013      	str	r3, [r2, #0]
 8003ef6:	e01d      	b.n	8003f34 <HAL_RCC_OscConfig+0x104>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f00:	d10c      	bne.n	8003f1c <HAL_RCC_OscConfig+0xec>
 8003f02:	4b67      	ldr	r3, [pc, #412]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a66      	ldr	r2, [pc, #408]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 8003f08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f0c:	6013      	str	r3, [r2, #0]
 8003f0e:	4b64      	ldr	r3, [pc, #400]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a63      	ldr	r2, [pc, #396]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 8003f14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f18:	6013      	str	r3, [r2, #0]
 8003f1a:	e00b      	b.n	8003f34 <HAL_RCC_OscConfig+0x104>
 8003f1c:	4b60      	ldr	r3, [pc, #384]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a5f      	ldr	r2, [pc, #380]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 8003f22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f26:	6013      	str	r3, [r2, #0]
 8003f28:	4b5d      	ldr	r3, [pc, #372]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a5c      	ldr	r2, [pc, #368]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 8003f2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d013      	beq.n	8003f64 <HAL_RCC_OscConfig+0x134>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f3c:	f7fd f9dc 	bl	80012f8 <HAL_GetTick>
 8003f40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f42:	e008      	b.n	8003f56 <HAL_RCC_OscConfig+0x126>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f44:	f7fd f9d8 	bl	80012f8 <HAL_GetTick>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	1ad3      	subs	r3, r2, r3
 8003f4e:	2b64      	cmp	r3, #100	; 0x64
 8003f50:	d901      	bls.n	8003f56 <HAL_RCC_OscConfig+0x126>
          {
            return HAL_TIMEOUT;
 8003f52:	2303      	movs	r3, #3
 8003f54:	e2bd      	b.n	80044d2 <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f56:	4b52      	ldr	r3, [pc, #328]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d0f0      	beq.n	8003f44 <HAL_RCC_OscConfig+0x114>
 8003f62:	e014      	b.n	8003f8e <HAL_RCC_OscConfig+0x15e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f64:	f7fd f9c8 	bl	80012f8 <HAL_GetTick>
 8003f68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f6a:	e008      	b.n	8003f7e <HAL_RCC_OscConfig+0x14e>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f6c:	f7fd f9c4 	bl	80012f8 <HAL_GetTick>
 8003f70:	4602      	mov	r2, r0
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	1ad3      	subs	r3, r2, r3
 8003f76:	2b64      	cmp	r3, #100	; 0x64
 8003f78:	d901      	bls.n	8003f7e <HAL_RCC_OscConfig+0x14e>
          {
            return HAL_TIMEOUT;
 8003f7a:	2303      	movs	r3, #3
 8003f7c:	e2a9      	b.n	80044d2 <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f7e:	4b48      	ldr	r3, [pc, #288]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d1f0      	bne.n	8003f6c <HAL_RCC_OscConfig+0x13c>
 8003f8a:	e000      	b.n	8003f8e <HAL_RCC_OscConfig+0x15e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f003 0302 	and.w	r3, r3, #2
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	f000 808c 	beq.w	80040b4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	68db      	ldr	r3, [r3, #12]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d008      	beq.n	8003fb6 <HAL_RCC_OscConfig+0x186>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	68db      	ldr	r3, [r3, #12]
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d004      	beq.n	8003fb6 <HAL_RCC_OscConfig+0x186>
 8003fac:	f640 514d 	movw	r1, #3405	; 0xd4d
 8003fb0:	483a      	ldr	r0, [pc, #232]	; (800409c <HAL_RCC_OscConfig+0x26c>)
 8003fb2:	f7fc fe24 	bl	8000bfe <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	691b      	ldr	r3, [r3, #16]
 8003fba:	2b1f      	cmp	r3, #31
 8003fbc:	d904      	bls.n	8003fc8 <HAL_RCC_OscConfig+0x198>
 8003fbe:	f640 514e 	movw	r1, #3406	; 0xd4e
 8003fc2:	4836      	ldr	r0, [pc, #216]	; (800409c <HAL_RCC_OscConfig+0x26c>)
 8003fc4:	f7fc fe1b 	bl	8000bfe <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003fc8:	4b35      	ldr	r3, [pc, #212]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	f003 030c 	and.w	r3, r3, #12
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d017      	beq.n	8004004 <HAL_RCC_OscConfig+0x1d4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003fd4:	4b32      	ldr	r3, [pc, #200]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003fdc:	2b08      	cmp	r3, #8
 8003fde:	d105      	bne.n	8003fec <HAL_RCC_OscConfig+0x1bc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003fe0:	4b2f      	ldr	r3, [pc, #188]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d00b      	beq.n	8004004 <HAL_RCC_OscConfig+0x1d4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fec:	4b2c      	ldr	r3, [pc, #176]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003ff4:	2b0c      	cmp	r3, #12
 8003ff6:	d11c      	bne.n	8004032 <HAL_RCC_OscConfig+0x202>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ff8:	4b29      	ldr	r3, [pc, #164]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004000:	2b00      	cmp	r3, #0
 8004002:	d116      	bne.n	8004032 <HAL_RCC_OscConfig+0x202>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004004:	4b26      	ldr	r3, [pc, #152]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f003 0302 	and.w	r3, r3, #2
 800400c:	2b00      	cmp	r3, #0
 800400e:	d005      	beq.n	800401c <HAL_RCC_OscConfig+0x1ec>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	2b01      	cmp	r3, #1
 8004016:	d001      	beq.n	800401c <HAL_RCC_OscConfig+0x1ec>
      {
        return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	e25a      	b.n	80044d2 <HAL_RCC_OscConfig+0x6a2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800401c:	4b20      	ldr	r3, [pc, #128]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	691b      	ldr	r3, [r3, #16]
 8004028:	00db      	lsls	r3, r3, #3
 800402a:	491d      	ldr	r1, [pc, #116]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 800402c:	4313      	orrs	r3, r2
 800402e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004030:	e040      	b.n	80040b4 <HAL_RCC_OscConfig+0x284>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	68db      	ldr	r3, [r3, #12]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d020      	beq.n	800407c <HAL_RCC_OscConfig+0x24c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800403a:	4b1a      	ldr	r3, [pc, #104]	; (80040a4 <HAL_RCC_OscConfig+0x274>)
 800403c:	2201      	movs	r2, #1
 800403e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004040:	f7fd f95a 	bl	80012f8 <HAL_GetTick>
 8004044:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004046:	e008      	b.n	800405a <HAL_RCC_OscConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004048:	f7fd f956 	bl	80012f8 <HAL_GetTick>
 800404c:	4602      	mov	r2, r0
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	2b02      	cmp	r3, #2
 8004054:	d901      	bls.n	800405a <HAL_RCC_OscConfig+0x22a>
          {
            return HAL_TIMEOUT;
 8004056:	2303      	movs	r3, #3
 8004058:	e23b      	b.n	80044d2 <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800405a:	4b11      	ldr	r3, [pc, #68]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 0302 	and.w	r3, r3, #2
 8004062:	2b00      	cmp	r3, #0
 8004064:	d0f0      	beq.n	8004048 <HAL_RCC_OscConfig+0x218>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004066:	4b0e      	ldr	r3, [pc, #56]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	691b      	ldr	r3, [r3, #16]
 8004072:	00db      	lsls	r3, r3, #3
 8004074:	490a      	ldr	r1, [pc, #40]	; (80040a0 <HAL_RCC_OscConfig+0x270>)
 8004076:	4313      	orrs	r3, r2
 8004078:	600b      	str	r3, [r1, #0]
 800407a:	e01b      	b.n	80040b4 <HAL_RCC_OscConfig+0x284>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800407c:	4b09      	ldr	r3, [pc, #36]	; (80040a4 <HAL_RCC_OscConfig+0x274>)
 800407e:	2200      	movs	r2, #0
 8004080:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004082:	f7fd f939 	bl	80012f8 <HAL_GetTick>
 8004086:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004088:	e00e      	b.n	80040a8 <HAL_RCC_OscConfig+0x278>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800408a:	f7fd f935 	bl	80012f8 <HAL_GetTick>
 800408e:	4602      	mov	r2, r0
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	1ad3      	subs	r3, r2, r3
 8004094:	2b02      	cmp	r3, #2
 8004096:	d907      	bls.n	80040a8 <HAL_RCC_OscConfig+0x278>
          {
            return HAL_TIMEOUT;
 8004098:	2303      	movs	r3, #3
 800409a:	e21a      	b.n	80044d2 <HAL_RCC_OscConfig+0x6a2>
 800409c:	0800d318 	.word	0x0800d318
 80040a0:	40023800 	.word	0x40023800
 80040a4:	42470000 	.word	0x42470000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040a8:	4b74      	ldr	r3, [pc, #464]	; (800427c <HAL_RCC_OscConfig+0x44c>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 0302 	and.w	r3, r3, #2
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d1ea      	bne.n	800408a <HAL_RCC_OscConfig+0x25a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0308 	and.w	r3, r3, #8
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d03d      	beq.n	800413c <HAL_RCC_OscConfig+0x30c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	695b      	ldr	r3, [r3, #20]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d008      	beq.n	80040da <HAL_RCC_OscConfig+0x2aa>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	695b      	ldr	r3, [r3, #20]
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	d004      	beq.n	80040da <HAL_RCC_OscConfig+0x2aa>
 80040d0:	f640 5194 	movw	r1, #3476	; 0xd94
 80040d4:	486a      	ldr	r0, [pc, #424]	; (8004280 <HAL_RCC_OscConfig+0x450>)
 80040d6:	f7fc fd92 	bl	8000bfe <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	695b      	ldr	r3, [r3, #20]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d016      	beq.n	8004110 <HAL_RCC_OscConfig+0x2e0>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040e2:	4b68      	ldr	r3, [pc, #416]	; (8004284 <HAL_RCC_OscConfig+0x454>)
 80040e4:	2201      	movs	r2, #1
 80040e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040e8:	f7fd f906 	bl	80012f8 <HAL_GetTick>
 80040ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040ee:	e008      	b.n	8004102 <HAL_RCC_OscConfig+0x2d2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040f0:	f7fd f902 	bl	80012f8 <HAL_GetTick>
 80040f4:	4602      	mov	r2, r0
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	2b02      	cmp	r3, #2
 80040fc:	d901      	bls.n	8004102 <HAL_RCC_OscConfig+0x2d2>
        {
          return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e1e7      	b.n	80044d2 <HAL_RCC_OscConfig+0x6a2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004102:	4b5e      	ldr	r3, [pc, #376]	; (800427c <HAL_RCC_OscConfig+0x44c>)
 8004104:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004106:	f003 0302 	and.w	r3, r3, #2
 800410a:	2b00      	cmp	r3, #0
 800410c:	d0f0      	beq.n	80040f0 <HAL_RCC_OscConfig+0x2c0>
 800410e:	e015      	b.n	800413c <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004110:	4b5c      	ldr	r3, [pc, #368]	; (8004284 <HAL_RCC_OscConfig+0x454>)
 8004112:	2200      	movs	r2, #0
 8004114:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004116:	f7fd f8ef 	bl	80012f8 <HAL_GetTick>
 800411a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800411c:	e008      	b.n	8004130 <HAL_RCC_OscConfig+0x300>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800411e:	f7fd f8eb 	bl	80012f8 <HAL_GetTick>
 8004122:	4602      	mov	r2, r0
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	1ad3      	subs	r3, r2, r3
 8004128:	2b02      	cmp	r3, #2
 800412a:	d901      	bls.n	8004130 <HAL_RCC_OscConfig+0x300>
        {
          return HAL_TIMEOUT;
 800412c:	2303      	movs	r3, #3
 800412e:	e1d0      	b.n	80044d2 <HAL_RCC_OscConfig+0x6a2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004130:	4b52      	ldr	r3, [pc, #328]	; (800427c <HAL_RCC_OscConfig+0x44c>)
 8004132:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004134:	f003 0302 	and.w	r3, r3, #2
 8004138:	2b00      	cmp	r3, #0
 800413a:	d1f0      	bne.n	800411e <HAL_RCC_OscConfig+0x2ee>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 0304 	and.w	r3, r3, #4
 8004144:	2b00      	cmp	r3, #0
 8004146:	f000 80b0 	beq.w	80042aa <HAL_RCC_OscConfig+0x47a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800414a:	2300      	movs	r3, #0
 800414c:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d00c      	beq.n	8004170 <HAL_RCC_OscConfig+0x340>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	2b01      	cmp	r3, #1
 800415c:	d008      	beq.n	8004170 <HAL_RCC_OscConfig+0x340>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	2b05      	cmp	r3, #5
 8004164:	d004      	beq.n	8004170 <HAL_RCC_OscConfig+0x340>
 8004166:	f44f 615c 	mov.w	r1, #3520	; 0xdc0
 800416a:	4845      	ldr	r0, [pc, #276]	; (8004280 <HAL_RCC_OscConfig+0x450>)
 800416c:	f7fc fd47 	bl	8000bfe <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004170:	4b42      	ldr	r3, [pc, #264]	; (800427c <HAL_RCC_OscConfig+0x44c>)
 8004172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004174:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004178:	2b00      	cmp	r3, #0
 800417a:	d10f      	bne.n	800419c <HAL_RCC_OscConfig+0x36c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800417c:	2300      	movs	r3, #0
 800417e:	60bb      	str	r3, [r7, #8]
 8004180:	4b3e      	ldr	r3, [pc, #248]	; (800427c <HAL_RCC_OscConfig+0x44c>)
 8004182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004184:	4a3d      	ldr	r2, [pc, #244]	; (800427c <HAL_RCC_OscConfig+0x44c>)
 8004186:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800418a:	6413      	str	r3, [r2, #64]	; 0x40
 800418c:	4b3b      	ldr	r3, [pc, #236]	; (800427c <HAL_RCC_OscConfig+0x44c>)
 800418e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004190:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004194:	60bb      	str	r3, [r7, #8]
 8004196:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004198:	2301      	movs	r3, #1
 800419a:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800419c:	4b3a      	ldr	r3, [pc, #232]	; (8004288 <HAL_RCC_OscConfig+0x458>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d118      	bne.n	80041da <HAL_RCC_OscConfig+0x3aa>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041a8:	4b37      	ldr	r3, [pc, #220]	; (8004288 <HAL_RCC_OscConfig+0x458>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a36      	ldr	r2, [pc, #216]	; (8004288 <HAL_RCC_OscConfig+0x458>)
 80041ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041b2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041b4:	f7fd f8a0 	bl	80012f8 <HAL_GetTick>
 80041b8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041ba:	e008      	b.n	80041ce <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041bc:	f7fd f89c 	bl	80012f8 <HAL_GetTick>
 80041c0:	4602      	mov	r2, r0
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	2b02      	cmp	r3, #2
 80041c8:	d901      	bls.n	80041ce <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80041ca:	2303      	movs	r3, #3
 80041cc:	e181      	b.n	80044d2 <HAL_RCC_OscConfig+0x6a2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041ce:	4b2e      	ldr	r3, [pc, #184]	; (8004288 <HAL_RCC_OscConfig+0x458>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d0f0      	beq.n	80041bc <HAL_RCC_OscConfig+0x38c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d106      	bne.n	80041f0 <HAL_RCC_OscConfig+0x3c0>
 80041e2:	4b26      	ldr	r3, [pc, #152]	; (800427c <HAL_RCC_OscConfig+0x44c>)
 80041e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041e6:	4a25      	ldr	r2, [pc, #148]	; (800427c <HAL_RCC_OscConfig+0x44c>)
 80041e8:	f043 0301 	orr.w	r3, r3, #1
 80041ec:	6713      	str	r3, [r2, #112]	; 0x70
 80041ee:	e01c      	b.n	800422a <HAL_RCC_OscConfig+0x3fa>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	2b05      	cmp	r3, #5
 80041f6:	d10c      	bne.n	8004212 <HAL_RCC_OscConfig+0x3e2>
 80041f8:	4b20      	ldr	r3, [pc, #128]	; (800427c <HAL_RCC_OscConfig+0x44c>)
 80041fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041fc:	4a1f      	ldr	r2, [pc, #124]	; (800427c <HAL_RCC_OscConfig+0x44c>)
 80041fe:	f043 0304 	orr.w	r3, r3, #4
 8004202:	6713      	str	r3, [r2, #112]	; 0x70
 8004204:	4b1d      	ldr	r3, [pc, #116]	; (800427c <HAL_RCC_OscConfig+0x44c>)
 8004206:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004208:	4a1c      	ldr	r2, [pc, #112]	; (800427c <HAL_RCC_OscConfig+0x44c>)
 800420a:	f043 0301 	orr.w	r3, r3, #1
 800420e:	6713      	str	r3, [r2, #112]	; 0x70
 8004210:	e00b      	b.n	800422a <HAL_RCC_OscConfig+0x3fa>
 8004212:	4b1a      	ldr	r3, [pc, #104]	; (800427c <HAL_RCC_OscConfig+0x44c>)
 8004214:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004216:	4a19      	ldr	r2, [pc, #100]	; (800427c <HAL_RCC_OscConfig+0x44c>)
 8004218:	f023 0301 	bic.w	r3, r3, #1
 800421c:	6713      	str	r3, [r2, #112]	; 0x70
 800421e:	4b17      	ldr	r3, [pc, #92]	; (800427c <HAL_RCC_OscConfig+0x44c>)
 8004220:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004222:	4a16      	ldr	r2, [pc, #88]	; (800427c <HAL_RCC_OscConfig+0x44c>)
 8004224:	f023 0304 	bic.w	r3, r3, #4
 8004228:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d015      	beq.n	800425e <HAL_RCC_OscConfig+0x42e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004232:	f7fd f861 	bl	80012f8 <HAL_GetTick>
 8004236:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004238:	e00a      	b.n	8004250 <HAL_RCC_OscConfig+0x420>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800423a:	f7fd f85d 	bl	80012f8 <HAL_GetTick>
 800423e:	4602      	mov	r2, r0
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	1ad3      	subs	r3, r2, r3
 8004244:	f241 3288 	movw	r2, #5000	; 0x1388
 8004248:	4293      	cmp	r3, r2
 800424a:	d901      	bls.n	8004250 <HAL_RCC_OscConfig+0x420>
        {
          return HAL_TIMEOUT;
 800424c:	2303      	movs	r3, #3
 800424e:	e140      	b.n	80044d2 <HAL_RCC_OscConfig+0x6a2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004250:	4b0a      	ldr	r3, [pc, #40]	; (800427c <HAL_RCC_OscConfig+0x44c>)
 8004252:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004254:	f003 0302 	and.w	r3, r3, #2
 8004258:	2b00      	cmp	r3, #0
 800425a:	d0ee      	beq.n	800423a <HAL_RCC_OscConfig+0x40a>
 800425c:	e01c      	b.n	8004298 <HAL_RCC_OscConfig+0x468>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800425e:	f7fd f84b 	bl	80012f8 <HAL_GetTick>
 8004262:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004264:	e012      	b.n	800428c <HAL_RCC_OscConfig+0x45c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004266:	f7fd f847 	bl	80012f8 <HAL_GetTick>
 800426a:	4602      	mov	r2, r0
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	1ad3      	subs	r3, r2, r3
 8004270:	f241 3288 	movw	r2, #5000	; 0x1388
 8004274:	4293      	cmp	r3, r2
 8004276:	d909      	bls.n	800428c <HAL_RCC_OscConfig+0x45c>
        {
          return HAL_TIMEOUT;
 8004278:	2303      	movs	r3, #3
 800427a:	e12a      	b.n	80044d2 <HAL_RCC_OscConfig+0x6a2>
 800427c:	40023800 	.word	0x40023800
 8004280:	0800d318 	.word	0x0800d318
 8004284:	42470e80 	.word	0x42470e80
 8004288:	40007000 	.word	0x40007000
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800428c:	4b93      	ldr	r3, [pc, #588]	; (80044dc <HAL_RCC_OscConfig+0x6ac>)
 800428e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004290:	f003 0302 	and.w	r3, r3, #2
 8004294:	2b00      	cmp	r3, #0
 8004296:	d1e6      	bne.n	8004266 <HAL_RCC_OscConfig+0x436>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004298:	7dfb      	ldrb	r3, [r7, #23]
 800429a:	2b01      	cmp	r3, #1
 800429c:	d105      	bne.n	80042aa <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800429e:	4b8f      	ldr	r3, [pc, #572]	; (80044dc <HAL_RCC_OscConfig+0x6ac>)
 80042a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a2:	4a8e      	ldr	r2, [pc, #568]	; (80044dc <HAL_RCC_OscConfig+0x6ac>)
 80042a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042a8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	699b      	ldr	r3, [r3, #24]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d00c      	beq.n	80042cc <HAL_RCC_OscConfig+0x49c>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	699b      	ldr	r3, [r3, #24]
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	d008      	beq.n	80042cc <HAL_RCC_OscConfig+0x49c>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	699b      	ldr	r3, [r3, #24]
 80042be:	2b02      	cmp	r3, #2
 80042c0:	d004      	beq.n	80042cc <HAL_RCC_OscConfig+0x49c>
 80042c2:	f640 6103 	movw	r1, #3587	; 0xe03
 80042c6:	4886      	ldr	r0, [pc, #536]	; (80044e0 <HAL_RCC_OscConfig+0x6b0>)
 80042c8:	f7fc fc99 	bl	8000bfe <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	699b      	ldr	r3, [r3, #24]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	f000 80fd 	beq.w	80044d0 <HAL_RCC_OscConfig+0x6a0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80042d6:	4b81      	ldr	r3, [pc, #516]	; (80044dc <HAL_RCC_OscConfig+0x6ac>)
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	f003 030c 	and.w	r3, r3, #12
 80042de:	2b08      	cmp	r3, #8
 80042e0:	f000 80b6 	beq.w	8004450 <HAL_RCC_OscConfig+0x620>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	699b      	ldr	r3, [r3, #24]
 80042e8:	2b02      	cmp	r3, #2
 80042ea:	f040 809a 	bne.w	8004422 <HAL_RCC_OscConfig+0x5f2>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	69db      	ldr	r3, [r3, #28]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d009      	beq.n	800430a <HAL_RCC_OscConfig+0x4da>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	69db      	ldr	r3, [r3, #28]
 80042fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042fe:	d004      	beq.n	800430a <HAL_RCC_OscConfig+0x4da>
 8004300:	f640 610c 	movw	r1, #3596	; 0xe0c
 8004304:	4876      	ldr	r0, [pc, #472]	; (80044e0 <HAL_RCC_OscConfig+0x6b0>)
 8004306:	f7fc fc7a 	bl	8000bfe <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6a1b      	ldr	r3, [r3, #32]
 800430e:	2b3f      	cmp	r3, #63	; 0x3f
 8004310:	d904      	bls.n	800431c <HAL_RCC_OscConfig+0x4ec>
 8004312:	f640 610d 	movw	r1, #3597	; 0xe0d
 8004316:	4872      	ldr	r0, [pc, #456]	; (80044e0 <HAL_RCC_OscConfig+0x6b0>)
 8004318:	f7fc fc71 	bl	8000bfe <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004320:	2b31      	cmp	r3, #49	; 0x31
 8004322:	d904      	bls.n	800432e <HAL_RCC_OscConfig+0x4fe>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004328:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 800432c:	d904      	bls.n	8004338 <HAL_RCC_OscConfig+0x508>
 800432e:	f640 610e 	movw	r1, #3598	; 0xe0e
 8004332:	486b      	ldr	r0, [pc, #428]	; (80044e0 <HAL_RCC_OscConfig+0x6b0>)
 8004334:	f7fc fc63 	bl	8000bfe <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800433c:	2b02      	cmp	r3, #2
 800433e:	d010      	beq.n	8004362 <HAL_RCC_OscConfig+0x532>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004344:	2b04      	cmp	r3, #4
 8004346:	d00c      	beq.n	8004362 <HAL_RCC_OscConfig+0x532>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800434c:	2b06      	cmp	r3, #6
 800434e:	d008      	beq.n	8004362 <HAL_RCC_OscConfig+0x532>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004354:	2b08      	cmp	r3, #8
 8004356:	d004      	beq.n	8004362 <HAL_RCC_OscConfig+0x532>
 8004358:	f640 610f 	movw	r1, #3599	; 0xe0f
 800435c:	4860      	ldr	r0, [pc, #384]	; (80044e0 <HAL_RCC_OscConfig+0x6b0>)
 800435e:	f7fc fc4e 	bl	8000bfe <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004366:	2b01      	cmp	r3, #1
 8004368:	d903      	bls.n	8004372 <HAL_RCC_OscConfig+0x542>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800436e:	2b0f      	cmp	r3, #15
 8004370:	d904      	bls.n	800437c <HAL_RCC_OscConfig+0x54c>
 8004372:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8004376:	485a      	ldr	r0, [pc, #360]	; (80044e0 <HAL_RCC_OscConfig+0x6b0>)
 8004378:	f7fc fc41 	bl	8000bfe <assert_failed>
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004380:	2b01      	cmp	r3, #1
 8004382:	d903      	bls.n	800438c <HAL_RCC_OscConfig+0x55c>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004388:	2b07      	cmp	r3, #7
 800438a:	d904      	bls.n	8004396 <HAL_RCC_OscConfig+0x566>
 800438c:	f640 6111 	movw	r1, #3601	; 0xe11
 8004390:	4853      	ldr	r0, [pc, #332]	; (80044e0 <HAL_RCC_OscConfig+0x6b0>)
 8004392:	f7fc fc34 	bl	8000bfe <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004396:	4b53      	ldr	r3, [pc, #332]	; (80044e4 <HAL_RCC_OscConfig+0x6b4>)
 8004398:	2200      	movs	r2, #0
 800439a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800439c:	f7fc ffac 	bl	80012f8 <HAL_GetTick>
 80043a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043a2:	e008      	b.n	80043b6 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043a4:	f7fc ffa8 	bl	80012f8 <HAL_GetTick>
 80043a8:	4602      	mov	r2, r0
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	1ad3      	subs	r3, r2, r3
 80043ae:	2b02      	cmp	r3, #2
 80043b0:	d901      	bls.n	80043b6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80043b2:	2303      	movs	r3, #3
 80043b4:	e08d      	b.n	80044d2 <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043b6:	4b49      	ldr	r3, [pc, #292]	; (80044dc <HAL_RCC_OscConfig+0x6ac>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d1f0      	bne.n	80043a4 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	69da      	ldr	r2, [r3, #28]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6a1b      	ldr	r3, [r3, #32]
 80043ca:	431a      	orrs	r2, r3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d0:	019b      	lsls	r3, r3, #6
 80043d2:	431a      	orrs	r2, r3
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043d8:	085b      	lsrs	r3, r3, #1
 80043da:	3b01      	subs	r3, #1
 80043dc:	041b      	lsls	r3, r3, #16
 80043de:	431a      	orrs	r2, r3
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043e4:	061b      	lsls	r3, r3, #24
 80043e6:	431a      	orrs	r2, r3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ec:	071b      	lsls	r3, r3, #28
 80043ee:	493b      	ldr	r1, [pc, #236]	; (80044dc <HAL_RCC_OscConfig+0x6ac>)
 80043f0:	4313      	orrs	r3, r2
 80043f2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043f4:	4b3b      	ldr	r3, [pc, #236]	; (80044e4 <HAL_RCC_OscConfig+0x6b4>)
 80043f6:	2201      	movs	r2, #1
 80043f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043fa:	f7fc ff7d 	bl	80012f8 <HAL_GetTick>
 80043fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004400:	e008      	b.n	8004414 <HAL_RCC_OscConfig+0x5e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004402:	f7fc ff79 	bl	80012f8 <HAL_GetTick>
 8004406:	4602      	mov	r2, r0
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	1ad3      	subs	r3, r2, r3
 800440c:	2b02      	cmp	r3, #2
 800440e:	d901      	bls.n	8004414 <HAL_RCC_OscConfig+0x5e4>
          {
            return HAL_TIMEOUT;
 8004410:	2303      	movs	r3, #3
 8004412:	e05e      	b.n	80044d2 <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004414:	4b31      	ldr	r3, [pc, #196]	; (80044dc <HAL_RCC_OscConfig+0x6ac>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800441c:	2b00      	cmp	r3, #0
 800441e:	d0f0      	beq.n	8004402 <HAL_RCC_OscConfig+0x5d2>
 8004420:	e056      	b.n	80044d0 <HAL_RCC_OscConfig+0x6a0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004422:	4b30      	ldr	r3, [pc, #192]	; (80044e4 <HAL_RCC_OscConfig+0x6b4>)
 8004424:	2200      	movs	r2, #0
 8004426:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004428:	f7fc ff66 	bl	80012f8 <HAL_GetTick>
 800442c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800442e:	e008      	b.n	8004442 <HAL_RCC_OscConfig+0x612>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004430:	f7fc ff62 	bl	80012f8 <HAL_GetTick>
 8004434:	4602      	mov	r2, r0
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	1ad3      	subs	r3, r2, r3
 800443a:	2b02      	cmp	r3, #2
 800443c:	d901      	bls.n	8004442 <HAL_RCC_OscConfig+0x612>
          {
            return HAL_TIMEOUT;
 800443e:	2303      	movs	r3, #3
 8004440:	e047      	b.n	80044d2 <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004442:	4b26      	ldr	r3, [pc, #152]	; (80044dc <HAL_RCC_OscConfig+0x6ac>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800444a:	2b00      	cmp	r3, #0
 800444c:	d1f0      	bne.n	8004430 <HAL_RCC_OscConfig+0x600>
 800444e:	e03f      	b.n	80044d0 <HAL_RCC_OscConfig+0x6a0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	699b      	ldr	r3, [r3, #24]
 8004454:	2b01      	cmp	r3, #1
 8004456:	d101      	bne.n	800445c <HAL_RCC_OscConfig+0x62c>
      {
        return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e03a      	b.n	80044d2 <HAL_RCC_OscConfig+0x6a2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800445c:	4b1f      	ldr	r3, [pc, #124]	; (80044dc <HAL_RCC_OscConfig+0x6ac>)
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	699b      	ldr	r3, [r3, #24]
 8004466:	2b01      	cmp	r3, #1
 8004468:	d030      	beq.n	80044cc <HAL_RCC_OscConfig+0x69c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004474:	429a      	cmp	r2, r3
 8004476:	d129      	bne.n	80044cc <HAL_RCC_OscConfig+0x69c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004482:	429a      	cmp	r2, r3
 8004484:	d122      	bne.n	80044cc <HAL_RCC_OscConfig+0x69c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004486:	68fa      	ldr	r2, [r7, #12]
 8004488:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800448c:	4013      	ands	r3, r2
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004492:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004494:	4293      	cmp	r3, r2
 8004496:	d119      	bne.n	80044cc <HAL_RCC_OscConfig+0x69c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044a2:	085b      	lsrs	r3, r3, #1
 80044a4:	3b01      	subs	r3, #1
 80044a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d10f      	bne.n	80044cc <HAL_RCC_OscConfig+0x69c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d107      	bne.n	80044cc <HAL_RCC_OscConfig+0x69c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044c6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d001      	beq.n	80044d0 <HAL_RCC_OscConfig+0x6a0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	e000      	b.n	80044d2 <HAL_RCC_OscConfig+0x6a2>
        }
      }
    }
  }
  return HAL_OK;
 80044d0:	2300      	movs	r3, #0
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3718      	adds	r7, #24
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	bf00      	nop
 80044dc:	40023800 	.word	0x40023800
 80044e0:	0800d318 	.word	0x0800d318
 80044e4:	42470060 	.word	0x42470060

080044e8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b082      	sub	sp, #8
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d101      	bne.n	80044fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e184      	b.n	8004804 <HAL_SPI_Init+0x31c>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a72      	ldr	r2, [pc, #456]	; (80046c8 <HAL_SPI_Init+0x1e0>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d013      	beq.n	800452c <HAL_SPI_Init+0x44>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a70      	ldr	r2, [pc, #448]	; (80046cc <HAL_SPI_Init+0x1e4>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d00e      	beq.n	800452c <HAL_SPI_Init+0x44>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a6f      	ldr	r2, [pc, #444]	; (80046d0 <HAL_SPI_Init+0x1e8>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d009      	beq.n	800452c <HAL_SPI_Init+0x44>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a6d      	ldr	r2, [pc, #436]	; (80046d4 <HAL_SPI_Init+0x1ec>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d004      	beq.n	800452c <HAL_SPI_Init+0x44>
 8004522:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8004526:	486c      	ldr	r0, [pc, #432]	; (80046d8 <HAL_SPI_Init+0x1f0>)
 8004528:	f7fc fb69 	bl	8000bfe <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d009      	beq.n	8004548 <HAL_SPI_Init+0x60>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800453c:	d004      	beq.n	8004548 <HAL_SPI_Init+0x60>
 800453e:	f240 1141 	movw	r1, #321	; 0x141
 8004542:	4865      	ldr	r0, [pc, #404]	; (80046d8 <HAL_SPI_Init+0x1f0>)
 8004544:	f7fc fb5b 	bl	8000bfe <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d00e      	beq.n	800456e <HAL_SPI_Init+0x86>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004558:	d009      	beq.n	800456e <HAL_SPI_Init+0x86>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004562:	d004      	beq.n	800456e <HAL_SPI_Init+0x86>
 8004564:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8004568:	485b      	ldr	r0, [pc, #364]	; (80046d8 <HAL_SPI_Init+0x1f0>)
 800456a:	f7fc fb48 	bl	8000bfe <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004576:	d008      	beq.n	800458a <HAL_SPI_Init+0xa2>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	68db      	ldr	r3, [r3, #12]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d004      	beq.n	800458a <HAL_SPI_Init+0xa2>
 8004580:	f240 1143 	movw	r1, #323	; 0x143
 8004584:	4854      	ldr	r0, [pc, #336]	; (80046d8 <HAL_SPI_Init+0x1f0>)
 8004586:	f7fc fb3a 	bl	8000bfe <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	699b      	ldr	r3, [r3, #24]
 800458e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004592:	d00d      	beq.n	80045b0 <HAL_SPI_Init+0xc8>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	699b      	ldr	r3, [r3, #24]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d009      	beq.n	80045b0 <HAL_SPI_Init+0xc8>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	699b      	ldr	r3, [r3, #24]
 80045a0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80045a4:	d004      	beq.n	80045b0 <HAL_SPI_Init+0xc8>
 80045a6:	f44f 71a2 	mov.w	r1, #324	; 0x144
 80045aa:	484b      	ldr	r0, [pc, #300]	; (80046d8 <HAL_SPI_Init+0x1f0>)
 80045ac:	f7fc fb27 	bl	8000bfe <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	69db      	ldr	r3, [r3, #28]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d020      	beq.n	80045fa <HAL_SPI_Init+0x112>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	69db      	ldr	r3, [r3, #28]
 80045bc:	2b08      	cmp	r3, #8
 80045be:	d01c      	beq.n	80045fa <HAL_SPI_Init+0x112>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	69db      	ldr	r3, [r3, #28]
 80045c4:	2b10      	cmp	r3, #16
 80045c6:	d018      	beq.n	80045fa <HAL_SPI_Init+0x112>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	69db      	ldr	r3, [r3, #28]
 80045cc:	2b18      	cmp	r3, #24
 80045ce:	d014      	beq.n	80045fa <HAL_SPI_Init+0x112>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	69db      	ldr	r3, [r3, #28]
 80045d4:	2b20      	cmp	r3, #32
 80045d6:	d010      	beq.n	80045fa <HAL_SPI_Init+0x112>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	69db      	ldr	r3, [r3, #28]
 80045dc:	2b28      	cmp	r3, #40	; 0x28
 80045de:	d00c      	beq.n	80045fa <HAL_SPI_Init+0x112>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	69db      	ldr	r3, [r3, #28]
 80045e4:	2b30      	cmp	r3, #48	; 0x30
 80045e6:	d008      	beq.n	80045fa <HAL_SPI_Init+0x112>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	69db      	ldr	r3, [r3, #28]
 80045ec:	2b38      	cmp	r3, #56	; 0x38
 80045ee:	d004      	beq.n	80045fa <HAL_SPI_Init+0x112>
 80045f0:	f240 1145 	movw	r1, #325	; 0x145
 80045f4:	4838      	ldr	r0, [pc, #224]	; (80046d8 <HAL_SPI_Init+0x1f0>)
 80045f6:	f7fc fb02 	bl	8000bfe <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6a1b      	ldr	r3, [r3, #32]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d008      	beq.n	8004614 <HAL_SPI_Init+0x12c>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6a1b      	ldr	r3, [r3, #32]
 8004606:	2b80      	cmp	r3, #128	; 0x80
 8004608:	d004      	beq.n	8004614 <HAL_SPI_Init+0x12c>
 800460a:	f44f 71a3 	mov.w	r1, #326	; 0x146
 800460e:	4832      	ldr	r0, [pc, #200]	; (80046d8 <HAL_SPI_Init+0x1f0>)
 8004610:	f7fc faf5 	bl	8000bfe <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004618:	2b00      	cmp	r3, #0
 800461a:	d008      	beq.n	800462e <HAL_SPI_Init+0x146>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004620:	2b10      	cmp	r3, #16
 8004622:	d004      	beq.n	800462e <HAL_SPI_Init+0x146>
 8004624:	f240 1147 	movw	r1, #327	; 0x147
 8004628:	482b      	ldr	r0, [pc, #172]	; (80046d8 <HAL_SPI_Init+0x1f0>)
 800462a:	f7fc fae8 	bl	8000bfe <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004632:	2b00      	cmp	r3, #0
 8004634:	d152      	bne.n	80046dc <HAL_SPI_Init+0x1f4>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	691b      	ldr	r3, [r3, #16]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d008      	beq.n	8004650 <HAL_SPI_Init+0x168>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	691b      	ldr	r3, [r3, #16]
 8004642:	2b02      	cmp	r3, #2
 8004644:	d004      	beq.n	8004650 <HAL_SPI_Init+0x168>
 8004646:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 800464a:	4823      	ldr	r0, [pc, #140]	; (80046d8 <HAL_SPI_Init+0x1f0>)
 800464c:	f7fc fad7 	bl	8000bfe <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	695b      	ldr	r3, [r3, #20]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d008      	beq.n	800466a <HAL_SPI_Init+0x182>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	695b      	ldr	r3, [r3, #20]
 800465c:	2b01      	cmp	r3, #1
 800465e:	d004      	beq.n	800466a <HAL_SPI_Init+0x182>
 8004660:	f240 114b 	movw	r1, #331	; 0x14b
 8004664:	481c      	ldr	r0, [pc, #112]	; (80046d8 <HAL_SPI_Init+0x1f0>)
 8004666:	f7fc faca 	bl	8000bfe <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004672:	d125      	bne.n	80046c0 <HAL_SPI_Init+0x1d8>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	69db      	ldr	r3, [r3, #28]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d05a      	beq.n	8004732 <HAL_SPI_Init+0x24a>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	69db      	ldr	r3, [r3, #28]
 8004680:	2b08      	cmp	r3, #8
 8004682:	d056      	beq.n	8004732 <HAL_SPI_Init+0x24a>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	69db      	ldr	r3, [r3, #28]
 8004688:	2b10      	cmp	r3, #16
 800468a:	d052      	beq.n	8004732 <HAL_SPI_Init+0x24a>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	69db      	ldr	r3, [r3, #28]
 8004690:	2b18      	cmp	r3, #24
 8004692:	d04e      	beq.n	8004732 <HAL_SPI_Init+0x24a>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	69db      	ldr	r3, [r3, #28]
 8004698:	2b20      	cmp	r3, #32
 800469a:	d04a      	beq.n	8004732 <HAL_SPI_Init+0x24a>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	69db      	ldr	r3, [r3, #28]
 80046a0:	2b28      	cmp	r3, #40	; 0x28
 80046a2:	d046      	beq.n	8004732 <HAL_SPI_Init+0x24a>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	69db      	ldr	r3, [r3, #28]
 80046a8:	2b30      	cmp	r3, #48	; 0x30
 80046aa:	d042      	beq.n	8004732 <HAL_SPI_Init+0x24a>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	69db      	ldr	r3, [r3, #28]
 80046b0:	2b38      	cmp	r3, #56	; 0x38
 80046b2:	d03e      	beq.n	8004732 <HAL_SPI_Init+0x24a>
 80046b4:	f240 114f 	movw	r1, #335	; 0x14f
 80046b8:	4807      	ldr	r0, [pc, #28]	; (80046d8 <HAL_SPI_Init+0x1f0>)
 80046ba:	f7fc faa0 	bl	8000bfe <assert_failed>
 80046be:	e038      	b.n	8004732 <HAL_SPI_Init+0x24a>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	61da      	str	r2, [r3, #28]
 80046c6:	e034      	b.n	8004732 <HAL_SPI_Init+0x24a>
 80046c8:	40013000 	.word	0x40013000
 80046cc:	40003800 	.word	0x40003800
 80046d0:	40003c00 	.word	0x40003c00
 80046d4:	40013400 	.word	0x40013400
 80046d8:	0800d38c 	.word	0x0800d38c
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	69db      	ldr	r3, [r3, #28]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d020      	beq.n	8004726 <HAL_SPI_Init+0x23e>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	69db      	ldr	r3, [r3, #28]
 80046e8:	2b08      	cmp	r3, #8
 80046ea:	d01c      	beq.n	8004726 <HAL_SPI_Init+0x23e>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	69db      	ldr	r3, [r3, #28]
 80046f0:	2b10      	cmp	r3, #16
 80046f2:	d018      	beq.n	8004726 <HAL_SPI_Init+0x23e>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	69db      	ldr	r3, [r3, #28]
 80046f8:	2b18      	cmp	r3, #24
 80046fa:	d014      	beq.n	8004726 <HAL_SPI_Init+0x23e>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	69db      	ldr	r3, [r3, #28]
 8004700:	2b20      	cmp	r3, #32
 8004702:	d010      	beq.n	8004726 <HAL_SPI_Init+0x23e>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	69db      	ldr	r3, [r3, #28]
 8004708:	2b28      	cmp	r3, #40	; 0x28
 800470a:	d00c      	beq.n	8004726 <HAL_SPI_Init+0x23e>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	69db      	ldr	r3, [r3, #28]
 8004710:	2b30      	cmp	r3, #48	; 0x30
 8004712:	d008      	beq.n	8004726 <HAL_SPI_Init+0x23e>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	69db      	ldr	r3, [r3, #28]
 8004718:	2b38      	cmp	r3, #56	; 0x38
 800471a:	d004      	beq.n	8004726 <HAL_SPI_Init+0x23e>
 800471c:	f240 1159 	movw	r1, #345	; 0x159
 8004720:	483a      	ldr	r0, [pc, #232]	; (800480c <HAL_SPI_Init+0x324>)
 8004722:	f7fc fa6c 	bl	8000bfe <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2200      	movs	r2, #0
 800472a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2200      	movs	r2, #0
 8004730:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2200      	movs	r2, #0
 8004736:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800473e:	b2db      	uxtb	r3, r3
 8004740:	2b00      	cmp	r3, #0
 8004742:	d106      	bne.n	8004752 <HAL_SPI_Init+0x26a>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2200      	movs	r2, #0
 8004748:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	f7fc fa97 	bl	8000c80 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2202      	movs	r2, #2
 8004756:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004768:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800477a:	431a      	orrs	r2, r3
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	68db      	ldr	r3, [r3, #12]
 8004780:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004784:	431a      	orrs	r2, r3
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	691b      	ldr	r3, [r3, #16]
 800478a:	f003 0302 	and.w	r3, r3, #2
 800478e:	431a      	orrs	r2, r3
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	695b      	ldr	r3, [r3, #20]
 8004794:	f003 0301 	and.w	r3, r3, #1
 8004798:	431a      	orrs	r2, r3
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	699b      	ldr	r3, [r3, #24]
 800479e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047a2:	431a      	orrs	r2, r3
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	69db      	ldr	r3, [r3, #28]
 80047a8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80047ac:	431a      	orrs	r2, r3
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6a1b      	ldr	r3, [r3, #32]
 80047b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047b6:	ea42 0103 	orr.w	r1, r2, r3
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047be:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	430a      	orrs	r2, r1
 80047c8:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	699b      	ldr	r3, [r3, #24]
 80047ce:	0c1b      	lsrs	r3, r3, #16
 80047d0:	f003 0104 	and.w	r1, r3, #4
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d8:	f003 0210 	and.w	r2, r3, #16
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	430a      	orrs	r2, r1
 80047e2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	69da      	ldr	r2, [r3, #28]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047f2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2200      	movs	r2, #0
 80047f8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2201      	movs	r2, #1
 80047fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004802:	2300      	movs	r3, #0
}
 8004804:	4618      	mov	r0, r3
 8004806:	3708      	adds	r7, #8
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}
 800480c:	0800d38c 	.word	0x0800d38c

08004810 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b08c      	sub	sp, #48	; 0x30
 8004814:	af00      	add	r7, sp, #0
 8004816:	60f8      	str	r0, [r7, #12]
 8004818:	60b9      	str	r1, [r7, #8]
 800481a:	607a      	str	r2, [r7, #4]
 800481c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800481e:	2301      	movs	r3, #1
 8004820:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004822:	2300      	movs	r3, #0
 8004824:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d004      	beq.n	800483a <HAL_SPI_TransmitReceive+0x2a>
 8004830:	f240 417c 	movw	r1, #1148	; 0x47c
 8004834:	4884      	ldr	r0, [pc, #528]	; (8004a48 <HAL_SPI_TransmitReceive+0x238>)
 8004836:	f7fc f9e2 	bl	8000bfe <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004840:	2b01      	cmp	r3, #1
 8004842:	d101      	bne.n	8004848 <HAL_SPI_TransmitReceive+0x38>
 8004844:	2302      	movs	r3, #2
 8004846:	e18d      	b.n	8004b64 <HAL_SPI_TransmitReceive+0x354>
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2201      	movs	r2, #1
 800484c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004850:	f7fc fd52 	bl	80012f8 <HAL_GetTick>
 8004854:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800485c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004866:	887b      	ldrh	r3, [r7, #2]
 8004868:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800486a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800486e:	2b01      	cmp	r3, #1
 8004870:	d00f      	beq.n	8004892 <HAL_SPI_TransmitReceive+0x82>
 8004872:	69fb      	ldr	r3, [r7, #28]
 8004874:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004878:	d107      	bne.n	800488a <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d103      	bne.n	800488a <HAL_SPI_TransmitReceive+0x7a>
 8004882:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004886:	2b04      	cmp	r3, #4
 8004888:	d003      	beq.n	8004892 <HAL_SPI_TransmitReceive+0x82>
  {
    errorcode = HAL_BUSY;
 800488a:	2302      	movs	r3, #2
 800488c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004890:	e15e      	b.n	8004b50 <HAL_SPI_TransmitReceive+0x340>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d005      	beq.n	80048a4 <HAL_SPI_TransmitReceive+0x94>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d002      	beq.n	80048a4 <HAL_SPI_TransmitReceive+0x94>
 800489e:	887b      	ldrh	r3, [r7, #2]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d103      	bne.n	80048ac <HAL_SPI_TransmitReceive+0x9c>
  {
    errorcode = HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80048aa:	e151      	b.n	8004b50 <HAL_SPI_TransmitReceive+0x340>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	2b04      	cmp	r3, #4
 80048b6:	d003      	beq.n	80048c0 <HAL_SPI_TransmitReceive+0xb0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2205      	movs	r2, #5
 80048bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2200      	movs	r2, #0
 80048c4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	687a      	ldr	r2, [r7, #4]
 80048ca:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	887a      	ldrh	r2, [r7, #2]
 80048d0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	887a      	ldrh	r2, [r7, #2]
 80048d6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	68ba      	ldr	r2, [r7, #8]
 80048dc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	887a      	ldrh	r2, [r7, #2]
 80048e2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	887a      	ldrh	r2, [r7, #2]
 80048e8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2200      	movs	r2, #0
 80048ee:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2200      	movs	r2, #0
 80048f4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004900:	2b40      	cmp	r3, #64	; 0x40
 8004902:	d007      	beq.n	8004914 <HAL_SPI_TransmitReceive+0x104>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004912:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800491c:	d178      	bne.n	8004a10 <HAL_SPI_TransmitReceive+0x200>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d002      	beq.n	800492c <HAL_SPI_TransmitReceive+0x11c>
 8004926:	8b7b      	ldrh	r3, [r7, #26]
 8004928:	2b01      	cmp	r3, #1
 800492a:	d166      	bne.n	80049fa <HAL_SPI_TransmitReceive+0x1ea>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004930:	881a      	ldrh	r2, [r3, #0]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800493c:	1c9a      	adds	r2, r3, #2
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004946:	b29b      	uxth	r3, r3
 8004948:	3b01      	subs	r3, #1
 800494a:	b29a      	uxth	r2, r3
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004950:	e053      	b.n	80049fa <HAL_SPI_TransmitReceive+0x1ea>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	f003 0302 	and.w	r3, r3, #2
 800495c:	2b02      	cmp	r3, #2
 800495e:	d11b      	bne.n	8004998 <HAL_SPI_TransmitReceive+0x188>
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004964:	b29b      	uxth	r3, r3
 8004966:	2b00      	cmp	r3, #0
 8004968:	d016      	beq.n	8004998 <HAL_SPI_TransmitReceive+0x188>
 800496a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800496c:	2b01      	cmp	r3, #1
 800496e:	d113      	bne.n	8004998 <HAL_SPI_TransmitReceive+0x188>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004974:	881a      	ldrh	r2, [r3, #0]
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004980:	1c9a      	adds	r2, r3, #2
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800498a:	b29b      	uxth	r3, r3
 800498c:	3b01      	subs	r3, #1
 800498e:	b29a      	uxth	r2, r3
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004994:	2300      	movs	r3, #0
 8004996:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	689b      	ldr	r3, [r3, #8]
 800499e:	f003 0301 	and.w	r3, r3, #1
 80049a2:	2b01      	cmp	r3, #1
 80049a4:	d119      	bne.n	80049da <HAL_SPI_TransmitReceive+0x1ca>
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049aa:	b29b      	uxth	r3, r3
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d014      	beq.n	80049da <HAL_SPI_TransmitReceive+0x1ca>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	68da      	ldr	r2, [r3, #12]
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ba:	b292      	uxth	r2, r2
 80049bc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049c2:	1c9a      	adds	r2, r3, #2
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	3b01      	subs	r3, #1
 80049d0:	b29a      	uxth	r2, r3
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80049d6:	2301      	movs	r3, #1
 80049d8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80049da:	f7fc fc8d 	bl	80012f8 <HAL_GetTick>
 80049de:	4602      	mov	r2, r0
 80049e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e2:	1ad3      	subs	r3, r2, r3
 80049e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d807      	bhi.n	80049fa <HAL_SPI_TransmitReceive+0x1ea>
 80049ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049f0:	d003      	beq.n	80049fa <HAL_SPI_TransmitReceive+0x1ea>
      {
        errorcode = HAL_TIMEOUT;
 80049f2:	2303      	movs	r3, #3
 80049f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80049f8:	e0aa      	b.n	8004b50 <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049fe:	b29b      	uxth	r3, r3
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d1a6      	bne.n	8004952 <HAL_SPI_TransmitReceive+0x142>
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a08:	b29b      	uxth	r3, r3
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d1a1      	bne.n	8004952 <HAL_SPI_TransmitReceive+0x142>
 8004a0e:	e07f      	b.n	8004b10 <HAL_SPI_TransmitReceive+0x300>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d002      	beq.n	8004a1e <HAL_SPI_TransmitReceive+0x20e>
 8004a18:	8b7b      	ldrh	r3, [r7, #26]
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d16e      	bne.n	8004afc <HAL_SPI_TransmitReceive+0x2ec>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	330c      	adds	r3, #12
 8004a28:	7812      	ldrb	r2, [r2, #0]
 8004a2a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a30:	1c5a      	adds	r2, r3, #1
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a3a:	b29b      	uxth	r3, r3
 8004a3c:	3b01      	subs	r3, #1
 8004a3e:	b29a      	uxth	r2, r3
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a44:	e05a      	b.n	8004afc <HAL_SPI_TransmitReceive+0x2ec>
 8004a46:	bf00      	nop
 8004a48:	0800d38c 	.word	0x0800d38c
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	f003 0302 	and.w	r3, r3, #2
 8004a56:	2b02      	cmp	r3, #2
 8004a58:	d11c      	bne.n	8004a94 <HAL_SPI_TransmitReceive+0x284>
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d017      	beq.n	8004a94 <HAL_SPI_TransmitReceive+0x284>
 8004a64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	d114      	bne.n	8004a94 <HAL_SPI_TransmitReceive+0x284>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	330c      	adds	r3, #12
 8004a74:	7812      	ldrb	r2, [r2, #0]
 8004a76:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a7c:	1c5a      	adds	r2, r3, #1
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a86:	b29b      	uxth	r3, r3
 8004a88:	3b01      	subs	r3, #1
 8004a8a:	b29a      	uxth	r2, r3
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a90:	2300      	movs	r3, #0
 8004a92:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	f003 0301 	and.w	r3, r3, #1
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d119      	bne.n	8004ad6 <HAL_SPI_TransmitReceive+0x2c6>
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004aa6:	b29b      	uxth	r3, r3
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d014      	beq.n	8004ad6 <HAL_SPI_TransmitReceive+0x2c6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	68da      	ldr	r2, [r3, #12]
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ab6:	b2d2      	uxtb	r2, r2
 8004ab8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004abe:	1c5a      	adds	r2, r3, #1
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ac8:	b29b      	uxth	r3, r3
 8004aca:	3b01      	subs	r3, #1
 8004acc:	b29a      	uxth	r2, r3
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004ad6:	f7fc fc0f 	bl	80012f8 <HAL_GetTick>
 8004ada:	4602      	mov	r2, r0
 8004adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ade:	1ad3      	subs	r3, r2, r3
 8004ae0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d803      	bhi.n	8004aee <HAL_SPI_TransmitReceive+0x2de>
 8004ae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ae8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aec:	d102      	bne.n	8004af4 <HAL_SPI_TransmitReceive+0x2e4>
 8004aee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d103      	bne.n	8004afc <HAL_SPI_TransmitReceive+0x2ec>
      {
        errorcode = HAL_TIMEOUT;
 8004af4:	2303      	movs	r3, #3
 8004af6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004afa:	e029      	b.n	8004b50 <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b00:	b29b      	uxth	r3, r3
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d1a2      	bne.n	8004a4c <HAL_SPI_TransmitReceive+0x23c>
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b0a:	b29b      	uxth	r3, r3
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d19d      	bne.n	8004a4c <HAL_SPI_TransmitReceive+0x23c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b12:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004b14:	68f8      	ldr	r0, [r7, #12]
 8004b16:	f000 f8b1 	bl	8004c7c <SPI_EndRxTxTransaction>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d006      	beq.n	8004b2e <HAL_SPI_TransmitReceive+0x31e>
  {
    errorcode = HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2220      	movs	r2, #32
 8004b2a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004b2c:	e010      	b.n	8004b50 <HAL_SPI_TransmitReceive+0x340>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	689b      	ldr	r3, [r3, #8]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d10b      	bne.n	8004b4e <HAL_SPI_TransmitReceive+0x33e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b36:	2300      	movs	r3, #0
 8004b38:	617b      	str	r3, [r7, #20]
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	68db      	ldr	r3, [r3, #12]
 8004b40:	617b      	str	r3, [r7, #20]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	617b      	str	r3, [r7, #20]
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	e000      	b.n	8004b50 <HAL_SPI_TransmitReceive+0x340>
  }

error :
 8004b4e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2201      	movs	r2, #1
 8004b54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004b60:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	3730      	adds	r7, #48	; 0x30
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}

08004b6c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b088      	sub	sp, #32
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	60f8      	str	r0, [r7, #12]
 8004b74:	60b9      	str	r1, [r7, #8]
 8004b76:	603b      	str	r3, [r7, #0]
 8004b78:	4613      	mov	r3, r2
 8004b7a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004b7c:	f7fc fbbc 	bl	80012f8 <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b84:	1a9b      	subs	r3, r3, r2
 8004b86:	683a      	ldr	r2, [r7, #0]
 8004b88:	4413      	add	r3, r2
 8004b8a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004b8c:	f7fc fbb4 	bl	80012f8 <HAL_GetTick>
 8004b90:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004b92:	4b39      	ldr	r3, [pc, #228]	; (8004c78 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	015b      	lsls	r3, r3, #5
 8004b98:	0d1b      	lsrs	r3, r3, #20
 8004b9a:	69fa      	ldr	r2, [r7, #28]
 8004b9c:	fb02 f303 	mul.w	r3, r2, r3
 8004ba0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ba2:	e054      	b.n	8004c4e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004baa:	d050      	beq.n	8004c4e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004bac:	f7fc fba4 	bl	80012f8 <HAL_GetTick>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	69bb      	ldr	r3, [r7, #24]
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	69fa      	ldr	r2, [r7, #28]
 8004bb8:	429a      	cmp	r2, r3
 8004bba:	d902      	bls.n	8004bc2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004bbc:	69fb      	ldr	r3, [r7, #28]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d13d      	bne.n	8004c3e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	685a      	ldr	r2, [r3, #4]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004bd0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004bda:	d111      	bne.n	8004c00 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004be4:	d004      	beq.n	8004bf0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bee:	d107      	bne.n	8004c00 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	681a      	ldr	r2, [r3, #0]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004bfe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c08:	d10f      	bne.n	8004c2a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c18:	601a      	str	r2, [r3, #0]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c28:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2200      	movs	r2, #0
 8004c36:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004c3a:	2303      	movs	r3, #3
 8004c3c:	e017      	b.n	8004c6e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d101      	bne.n	8004c48 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004c44:	2300      	movs	r3, #0
 8004c46:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	3b01      	subs	r3, #1
 8004c4c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	689a      	ldr	r2, [r3, #8]
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	4013      	ands	r3, r2
 8004c58:	68ba      	ldr	r2, [r7, #8]
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	bf0c      	ite	eq
 8004c5e:	2301      	moveq	r3, #1
 8004c60:	2300      	movne	r3, #0
 8004c62:	b2db      	uxtb	r3, r3
 8004c64:	461a      	mov	r2, r3
 8004c66:	79fb      	ldrb	r3, [r7, #7]
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	d19b      	bne.n	8004ba4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004c6c:	2300      	movs	r3, #0
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	3720      	adds	r7, #32
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}
 8004c76:	bf00      	nop
 8004c78:	20000000 	.word	0x20000000

08004c7c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b088      	sub	sp, #32
 8004c80:	af02      	add	r7, sp, #8
 8004c82:	60f8      	str	r0, [r7, #12]
 8004c84:	60b9      	str	r1, [r7, #8]
 8004c86:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004c88:	4b1b      	ldr	r3, [pc, #108]	; (8004cf8 <SPI_EndRxTxTransaction+0x7c>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a1b      	ldr	r2, [pc, #108]	; (8004cfc <SPI_EndRxTxTransaction+0x80>)
 8004c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c92:	0d5b      	lsrs	r3, r3, #21
 8004c94:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004c98:	fb02 f303 	mul.w	r3, r2, r3
 8004c9c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ca6:	d112      	bne.n	8004cce <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	9300      	str	r3, [sp, #0]
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	2180      	movs	r1, #128	; 0x80
 8004cb2:	68f8      	ldr	r0, [r7, #12]
 8004cb4:	f7ff ff5a 	bl	8004b6c <SPI_WaitFlagStateUntilTimeout>
 8004cb8:	4603      	mov	r3, r0
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d016      	beq.n	8004cec <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cc2:	f043 0220 	orr.w	r2, r3, #32
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004cca:	2303      	movs	r3, #3
 8004ccc:	e00f      	b.n	8004cee <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d00a      	beq.n	8004cea <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	3b01      	subs	r3, #1
 8004cd8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ce4:	2b80      	cmp	r3, #128	; 0x80
 8004ce6:	d0f2      	beq.n	8004cce <SPI_EndRxTxTransaction+0x52>
 8004ce8:	e000      	b.n	8004cec <SPI_EndRxTxTransaction+0x70>
        break;
 8004cea:	bf00      	nop
  }

  return HAL_OK;
 8004cec:	2300      	movs	r3, #0
}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	3718      	adds	r7, #24
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd80      	pop	{r7, pc}
 8004cf6:	bf00      	nop
 8004cf8:	20000000 	.word	0x20000000
 8004cfc:	165e9f81 	.word	0x165e9f81

08004d00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b082      	sub	sp, #8
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d101      	bne.n	8004d12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e0c5      	b.n	8004e9e <HAL_TIM_Base_Init+0x19e>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a64      	ldr	r2, [pc, #400]	; (8004ea8 <HAL_TIM_Base_Init+0x1a8>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d045      	beq.n	8004da8 <HAL_TIM_Base_Init+0xa8>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d24:	d040      	beq.n	8004da8 <HAL_TIM_Base_Init+0xa8>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a60      	ldr	r2, [pc, #384]	; (8004eac <HAL_TIM_Base_Init+0x1ac>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d03b      	beq.n	8004da8 <HAL_TIM_Base_Init+0xa8>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a5e      	ldr	r2, [pc, #376]	; (8004eb0 <HAL_TIM_Base_Init+0x1b0>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d036      	beq.n	8004da8 <HAL_TIM_Base_Init+0xa8>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4a5d      	ldr	r2, [pc, #372]	; (8004eb4 <HAL_TIM_Base_Init+0x1b4>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d031      	beq.n	8004da8 <HAL_TIM_Base_Init+0xa8>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a5b      	ldr	r2, [pc, #364]	; (8004eb8 <HAL_TIM_Base_Init+0x1b8>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d02c      	beq.n	8004da8 <HAL_TIM_Base_Init+0xa8>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a5a      	ldr	r2, [pc, #360]	; (8004ebc <HAL_TIM_Base_Init+0x1bc>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d027      	beq.n	8004da8 <HAL_TIM_Base_Init+0xa8>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a58      	ldr	r2, [pc, #352]	; (8004ec0 <HAL_TIM_Base_Init+0x1c0>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d022      	beq.n	8004da8 <HAL_TIM_Base_Init+0xa8>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a57      	ldr	r2, [pc, #348]	; (8004ec4 <HAL_TIM_Base_Init+0x1c4>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d01d      	beq.n	8004da8 <HAL_TIM_Base_Init+0xa8>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a55      	ldr	r2, [pc, #340]	; (8004ec8 <HAL_TIM_Base_Init+0x1c8>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d018      	beq.n	8004da8 <HAL_TIM_Base_Init+0xa8>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a54      	ldr	r2, [pc, #336]	; (8004ecc <HAL_TIM_Base_Init+0x1cc>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d013      	beq.n	8004da8 <HAL_TIM_Base_Init+0xa8>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a52      	ldr	r2, [pc, #328]	; (8004ed0 <HAL_TIM_Base_Init+0x1d0>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d00e      	beq.n	8004da8 <HAL_TIM_Base_Init+0xa8>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a51      	ldr	r2, [pc, #324]	; (8004ed4 <HAL_TIM_Base_Init+0x1d4>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d009      	beq.n	8004da8 <HAL_TIM_Base_Init+0xa8>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a4f      	ldr	r2, [pc, #316]	; (8004ed8 <HAL_TIM_Base_Init+0x1d8>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d004      	beq.n	8004da8 <HAL_TIM_Base_Init+0xa8>
 8004d9e:	f240 1113 	movw	r1, #275	; 0x113
 8004da2:	484e      	ldr	r0, [pc, #312]	; (8004edc <HAL_TIM_Base_Init+0x1dc>)
 8004da4:	f7fb ff2b 	bl	8000bfe <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d014      	beq.n	8004dda <HAL_TIM_Base_Init+0xda>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	2b10      	cmp	r3, #16
 8004db6:	d010      	beq.n	8004dda <HAL_TIM_Base_Init+0xda>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	2b20      	cmp	r3, #32
 8004dbe:	d00c      	beq.n	8004dda <HAL_TIM_Base_Init+0xda>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	2b40      	cmp	r3, #64	; 0x40
 8004dc6:	d008      	beq.n	8004dda <HAL_TIM_Base_Init+0xda>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	2b60      	cmp	r3, #96	; 0x60
 8004dce:	d004      	beq.n	8004dda <HAL_TIM_Base_Init+0xda>
 8004dd0:	f44f 718a 	mov.w	r1, #276	; 0x114
 8004dd4:	4841      	ldr	r0, [pc, #260]	; (8004edc <HAL_TIM_Base_Init+0x1dc>)
 8004dd6:	f7fb ff12 	bl	8000bfe <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	691b      	ldr	r3, [r3, #16]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d00e      	beq.n	8004e00 <HAL_TIM_Base_Init+0x100>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	691b      	ldr	r3, [r3, #16]
 8004de6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004dea:	d009      	beq.n	8004e00 <HAL_TIM_Base_Init+0x100>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	691b      	ldr	r3, [r3, #16]
 8004df0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004df4:	d004      	beq.n	8004e00 <HAL_TIM_Base_Init+0x100>
 8004df6:	f240 1115 	movw	r1, #277	; 0x115
 8004dfa:	4838      	ldr	r0, [pc, #224]	; (8004edc <HAL_TIM_Base_Init+0x1dc>)
 8004dfc:	f7fb feff 	bl	8000bfe <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	699b      	ldr	r3, [r3, #24]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d008      	beq.n	8004e1a <HAL_TIM_Base_Init+0x11a>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	699b      	ldr	r3, [r3, #24]
 8004e0c:	2b80      	cmp	r3, #128	; 0x80
 8004e0e:	d004      	beq.n	8004e1a <HAL_TIM_Base_Init+0x11a>
 8004e10:	f44f 718b 	mov.w	r1, #278	; 0x116
 8004e14:	4831      	ldr	r0, [pc, #196]	; (8004edc <HAL_TIM_Base_Init+0x1dc>)
 8004e16:	f7fb fef2 	bl	8000bfe <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e20:	b2db      	uxtb	r3, r3
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d106      	bne.n	8004e34 <HAL_TIM_Base_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f7fc f938 	bl	80010a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2202      	movs	r2, #2
 8004e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681a      	ldr	r2, [r3, #0]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	3304      	adds	r3, #4
 8004e44:	4619      	mov	r1, r3
 8004e46:	4610      	mov	r0, r2
 8004e48:	f000 fa40 	bl	80052cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2201      	movs	r2, #1
 8004e50:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2201      	movs	r2, #1
 8004e58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2201      	movs	r2, #1
 8004e68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2201      	movs	r2, #1
 8004e78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2201      	movs	r2, #1
 8004e88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2201      	movs	r2, #1
 8004e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e9c:	2300      	movs	r3, #0
}
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	3708      	adds	r7, #8
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}
 8004ea6:	bf00      	nop
 8004ea8:	40010000 	.word	0x40010000
 8004eac:	40000400 	.word	0x40000400
 8004eb0:	40000800 	.word	0x40000800
 8004eb4:	40000c00 	.word	0x40000c00
 8004eb8:	40001000 	.word	0x40001000
 8004ebc:	40001400 	.word	0x40001400
 8004ec0:	40010400 	.word	0x40010400
 8004ec4:	40014000 	.word	0x40014000
 8004ec8:	40014400 	.word	0x40014400
 8004ecc:	40014800 	.word	0x40014800
 8004ed0:	40001800 	.word	0x40001800
 8004ed4:	40001c00 	.word	0x40001c00
 8004ed8:	40002000 	.word	0x40002000
 8004edc:	0800d400 	.word	0x0800d400

08004ee0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b084      	sub	sp, #16
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a51      	ldr	r2, [pc, #324]	; (8005034 <HAL_TIM_Base_Start_IT+0x154>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d045      	beq.n	8004f7e <HAL_TIM_Base_Start_IT+0x9e>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004efa:	d040      	beq.n	8004f7e <HAL_TIM_Base_Start_IT+0x9e>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a4d      	ldr	r2, [pc, #308]	; (8005038 <HAL_TIM_Base_Start_IT+0x158>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d03b      	beq.n	8004f7e <HAL_TIM_Base_Start_IT+0x9e>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a4c      	ldr	r2, [pc, #304]	; (800503c <HAL_TIM_Base_Start_IT+0x15c>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d036      	beq.n	8004f7e <HAL_TIM_Base_Start_IT+0x9e>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4a4a      	ldr	r2, [pc, #296]	; (8005040 <HAL_TIM_Base_Start_IT+0x160>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d031      	beq.n	8004f7e <HAL_TIM_Base_Start_IT+0x9e>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a49      	ldr	r2, [pc, #292]	; (8005044 <HAL_TIM_Base_Start_IT+0x164>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d02c      	beq.n	8004f7e <HAL_TIM_Base_Start_IT+0x9e>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a47      	ldr	r2, [pc, #284]	; (8005048 <HAL_TIM_Base_Start_IT+0x168>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d027      	beq.n	8004f7e <HAL_TIM_Base_Start_IT+0x9e>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a46      	ldr	r2, [pc, #280]	; (800504c <HAL_TIM_Base_Start_IT+0x16c>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d022      	beq.n	8004f7e <HAL_TIM_Base_Start_IT+0x9e>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a44      	ldr	r2, [pc, #272]	; (8005050 <HAL_TIM_Base_Start_IT+0x170>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d01d      	beq.n	8004f7e <HAL_TIM_Base_Start_IT+0x9e>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a43      	ldr	r2, [pc, #268]	; (8005054 <HAL_TIM_Base_Start_IT+0x174>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d018      	beq.n	8004f7e <HAL_TIM_Base_Start_IT+0x9e>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a41      	ldr	r2, [pc, #260]	; (8005058 <HAL_TIM_Base_Start_IT+0x178>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d013      	beq.n	8004f7e <HAL_TIM_Base_Start_IT+0x9e>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a40      	ldr	r2, [pc, #256]	; (800505c <HAL_TIM_Base_Start_IT+0x17c>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d00e      	beq.n	8004f7e <HAL_TIM_Base_Start_IT+0x9e>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a3e      	ldr	r2, [pc, #248]	; (8005060 <HAL_TIM_Base_Start_IT+0x180>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d009      	beq.n	8004f7e <HAL_TIM_Base_Start_IT+0x9e>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a3d      	ldr	r2, [pc, #244]	; (8005064 <HAL_TIM_Base_Start_IT+0x184>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d004      	beq.n	8004f7e <HAL_TIM_Base_Start_IT+0x9e>
 8004f74:	f240 11cf 	movw	r1, #463	; 0x1cf
 8004f78:	483b      	ldr	r0, [pc, #236]	; (8005068 <HAL_TIM_Base_Start_IT+0x188>)
 8004f7a:	f7fb fe40 	bl	8000bfe <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f84:	b2db      	uxtb	r3, r3
 8004f86:	2b01      	cmp	r3, #1
 8004f88:	d001      	beq.n	8004f8e <HAL_TIM_Base_Start_IT+0xae>
  {
    return HAL_ERROR;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	e04e      	b.n	800502c <HAL_TIM_Base_Start_IT+0x14c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2202      	movs	r2, #2
 8004f92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	68da      	ldr	r2, [r3, #12]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f042 0201 	orr.w	r2, r2, #1
 8004fa4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a22      	ldr	r2, [pc, #136]	; (8005034 <HAL_TIM_Base_Start_IT+0x154>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d022      	beq.n	8004ff6 <HAL_TIM_Base_Start_IT+0x116>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fb8:	d01d      	beq.n	8004ff6 <HAL_TIM_Base_Start_IT+0x116>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a1e      	ldr	r2, [pc, #120]	; (8005038 <HAL_TIM_Base_Start_IT+0x158>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d018      	beq.n	8004ff6 <HAL_TIM_Base_Start_IT+0x116>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a1c      	ldr	r2, [pc, #112]	; (800503c <HAL_TIM_Base_Start_IT+0x15c>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d013      	beq.n	8004ff6 <HAL_TIM_Base_Start_IT+0x116>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a1b      	ldr	r2, [pc, #108]	; (8005040 <HAL_TIM_Base_Start_IT+0x160>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d00e      	beq.n	8004ff6 <HAL_TIM_Base_Start_IT+0x116>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4a1b      	ldr	r2, [pc, #108]	; (800504c <HAL_TIM_Base_Start_IT+0x16c>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d009      	beq.n	8004ff6 <HAL_TIM_Base_Start_IT+0x116>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a1a      	ldr	r2, [pc, #104]	; (8005050 <HAL_TIM_Base_Start_IT+0x170>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d004      	beq.n	8004ff6 <HAL_TIM_Base_Start_IT+0x116>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a1a      	ldr	r2, [pc, #104]	; (800505c <HAL_TIM_Base_Start_IT+0x17c>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d111      	bne.n	800501a <HAL_TIM_Base_Start_IT+0x13a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	f003 0307 	and.w	r3, r3, #7
 8005000:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2b06      	cmp	r3, #6
 8005006:	d010      	beq.n	800502a <HAL_TIM_Base_Start_IT+0x14a>
    {
      __HAL_TIM_ENABLE(htim);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f042 0201 	orr.w	r2, r2, #1
 8005016:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005018:	e007      	b.n	800502a <HAL_TIM_Base_Start_IT+0x14a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f042 0201 	orr.w	r2, r2, #1
 8005028:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800502a:	2300      	movs	r3, #0
}
 800502c:	4618      	mov	r0, r3
 800502e:	3710      	adds	r7, #16
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}
 8005034:	40010000 	.word	0x40010000
 8005038:	40000400 	.word	0x40000400
 800503c:	40000800 	.word	0x40000800
 8005040:	40000c00 	.word	0x40000c00
 8005044:	40001000 	.word	0x40001000
 8005048:	40001400 	.word	0x40001400
 800504c:	40010400 	.word	0x40010400
 8005050:	40014000 	.word	0x40014000
 8005054:	40014400 	.word	0x40014400
 8005058:	40014800 	.word	0x40014800
 800505c:	40001800 	.word	0x40001800
 8005060:	40001c00 	.word	0x40001c00
 8005064:	40002000 	.word	0x40002000
 8005068:	0800d400 	.word	0x0800d400

0800506c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b082      	sub	sp, #8
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	691b      	ldr	r3, [r3, #16]
 800507a:	f003 0302 	and.w	r3, r3, #2
 800507e:	2b02      	cmp	r3, #2
 8005080:	d122      	bne.n	80050c8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	68db      	ldr	r3, [r3, #12]
 8005088:	f003 0302 	and.w	r3, r3, #2
 800508c:	2b02      	cmp	r3, #2
 800508e:	d11b      	bne.n	80050c8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f06f 0202 	mvn.w	r2, #2
 8005098:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2201      	movs	r2, #1
 800509e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	699b      	ldr	r3, [r3, #24]
 80050a6:	f003 0303 	and.w	r3, r3, #3
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d003      	beq.n	80050b6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f000 f8ee 	bl	8005290 <HAL_TIM_IC_CaptureCallback>
 80050b4:	e005      	b.n	80050c2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80050b6:	6878      	ldr	r0, [r7, #4]
 80050b8:	f000 f8e0 	bl	800527c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050bc:	6878      	ldr	r0, [r7, #4]
 80050be:	f000 f8f1 	bl	80052a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2200      	movs	r2, #0
 80050c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	691b      	ldr	r3, [r3, #16]
 80050ce:	f003 0304 	and.w	r3, r3, #4
 80050d2:	2b04      	cmp	r3, #4
 80050d4:	d122      	bne.n	800511c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	68db      	ldr	r3, [r3, #12]
 80050dc:	f003 0304 	and.w	r3, r3, #4
 80050e0:	2b04      	cmp	r3, #4
 80050e2:	d11b      	bne.n	800511c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f06f 0204 	mvn.w	r2, #4
 80050ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2202      	movs	r2, #2
 80050f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	699b      	ldr	r3, [r3, #24]
 80050fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d003      	beq.n	800510a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f000 f8c4 	bl	8005290 <HAL_TIM_IC_CaptureCallback>
 8005108:	e005      	b.n	8005116 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f000 f8b6 	bl	800527c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005110:	6878      	ldr	r0, [r7, #4]
 8005112:	f000 f8c7 	bl	80052a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2200      	movs	r2, #0
 800511a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	691b      	ldr	r3, [r3, #16]
 8005122:	f003 0308 	and.w	r3, r3, #8
 8005126:	2b08      	cmp	r3, #8
 8005128:	d122      	bne.n	8005170 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	68db      	ldr	r3, [r3, #12]
 8005130:	f003 0308 	and.w	r3, r3, #8
 8005134:	2b08      	cmp	r3, #8
 8005136:	d11b      	bne.n	8005170 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f06f 0208 	mvn.w	r2, #8
 8005140:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2204      	movs	r2, #4
 8005146:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	69db      	ldr	r3, [r3, #28]
 800514e:	f003 0303 	and.w	r3, r3, #3
 8005152:	2b00      	cmp	r3, #0
 8005154:	d003      	beq.n	800515e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f000 f89a 	bl	8005290 <HAL_TIM_IC_CaptureCallback>
 800515c:	e005      	b.n	800516a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	f000 f88c 	bl	800527c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005164:	6878      	ldr	r0, [r7, #4]
 8005166:	f000 f89d 	bl	80052a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	691b      	ldr	r3, [r3, #16]
 8005176:	f003 0310 	and.w	r3, r3, #16
 800517a:	2b10      	cmp	r3, #16
 800517c:	d122      	bne.n	80051c4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	68db      	ldr	r3, [r3, #12]
 8005184:	f003 0310 	and.w	r3, r3, #16
 8005188:	2b10      	cmp	r3, #16
 800518a:	d11b      	bne.n	80051c4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f06f 0210 	mvn.w	r2, #16
 8005194:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2208      	movs	r2, #8
 800519a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	69db      	ldr	r3, [r3, #28]
 80051a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d003      	beq.n	80051b2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f000 f870 	bl	8005290 <HAL_TIM_IC_CaptureCallback>
 80051b0:	e005      	b.n	80051be <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051b2:	6878      	ldr	r0, [r7, #4]
 80051b4:	f000 f862 	bl	800527c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051b8:	6878      	ldr	r0, [r7, #4]
 80051ba:	f000 f873 	bl	80052a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2200      	movs	r2, #0
 80051c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	691b      	ldr	r3, [r3, #16]
 80051ca:	f003 0301 	and.w	r3, r3, #1
 80051ce:	2b01      	cmp	r3, #1
 80051d0:	d10e      	bne.n	80051f0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	68db      	ldr	r3, [r3, #12]
 80051d8:	f003 0301 	and.w	r3, r3, #1
 80051dc:	2b01      	cmp	r3, #1
 80051de:	d107      	bne.n	80051f0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f06f 0201 	mvn.w	r2, #1
 80051e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f7fb fdee 	bl	8000dcc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	691b      	ldr	r3, [r3, #16]
 80051f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051fa:	2b80      	cmp	r3, #128	; 0x80
 80051fc:	d10e      	bne.n	800521c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	68db      	ldr	r3, [r3, #12]
 8005204:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005208:	2b80      	cmp	r3, #128	; 0x80
 800520a:	d107      	bne.n	800521c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005214:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f000 f9e0 	bl	80055dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	691b      	ldr	r3, [r3, #16]
 8005222:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005226:	2b40      	cmp	r3, #64	; 0x40
 8005228:	d10e      	bne.n	8005248 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	68db      	ldr	r3, [r3, #12]
 8005230:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005234:	2b40      	cmp	r3, #64	; 0x40
 8005236:	d107      	bne.n	8005248 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005240:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005242:	6878      	ldr	r0, [r7, #4]
 8005244:	f000 f838 	bl	80052b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	691b      	ldr	r3, [r3, #16]
 800524e:	f003 0320 	and.w	r3, r3, #32
 8005252:	2b20      	cmp	r3, #32
 8005254:	d10e      	bne.n	8005274 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	68db      	ldr	r3, [r3, #12]
 800525c:	f003 0320 	and.w	r3, r3, #32
 8005260:	2b20      	cmp	r3, #32
 8005262:	d107      	bne.n	8005274 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f06f 0220 	mvn.w	r2, #32
 800526c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f000 f9aa 	bl	80055c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005274:	bf00      	nop
 8005276:	3708      	adds	r7, #8
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}

0800527c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800527c:	b480      	push	{r7}
 800527e:	b083      	sub	sp, #12
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005284:	bf00      	nop
 8005286:	370c      	adds	r7, #12
 8005288:	46bd      	mov	sp, r7
 800528a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528e:	4770      	bx	lr

08005290 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005290:	b480      	push	{r7}
 8005292:	b083      	sub	sp, #12
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005298:	bf00      	nop
 800529a:	370c      	adds	r7, #12
 800529c:	46bd      	mov	sp, r7
 800529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a2:	4770      	bx	lr

080052a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80052a4:	b480      	push	{r7}
 80052a6:	b083      	sub	sp, #12
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80052ac:	bf00      	nop
 80052ae:	370c      	adds	r7, #12
 80052b0:	46bd      	mov	sp, r7
 80052b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b6:	4770      	bx	lr

080052b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b083      	sub	sp, #12
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80052c0:	bf00      	nop
 80052c2:	370c      	adds	r7, #12
 80052c4:	46bd      	mov	sp, r7
 80052c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ca:	4770      	bx	lr

080052cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80052cc:	b480      	push	{r7}
 80052ce:	b085      	sub	sp, #20
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
 80052d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	4a40      	ldr	r2, [pc, #256]	; (80053e0 <TIM_Base_SetConfig+0x114>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d013      	beq.n	800530c <TIM_Base_SetConfig+0x40>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052ea:	d00f      	beq.n	800530c <TIM_Base_SetConfig+0x40>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	4a3d      	ldr	r2, [pc, #244]	; (80053e4 <TIM_Base_SetConfig+0x118>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d00b      	beq.n	800530c <TIM_Base_SetConfig+0x40>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	4a3c      	ldr	r2, [pc, #240]	; (80053e8 <TIM_Base_SetConfig+0x11c>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d007      	beq.n	800530c <TIM_Base_SetConfig+0x40>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	4a3b      	ldr	r2, [pc, #236]	; (80053ec <TIM_Base_SetConfig+0x120>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d003      	beq.n	800530c <TIM_Base_SetConfig+0x40>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	4a3a      	ldr	r2, [pc, #232]	; (80053f0 <TIM_Base_SetConfig+0x124>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d108      	bne.n	800531e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005312:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	68fa      	ldr	r2, [r7, #12]
 800531a:	4313      	orrs	r3, r2
 800531c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4a2f      	ldr	r2, [pc, #188]	; (80053e0 <TIM_Base_SetConfig+0x114>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d02b      	beq.n	800537e <TIM_Base_SetConfig+0xb2>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800532c:	d027      	beq.n	800537e <TIM_Base_SetConfig+0xb2>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	4a2c      	ldr	r2, [pc, #176]	; (80053e4 <TIM_Base_SetConfig+0x118>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d023      	beq.n	800537e <TIM_Base_SetConfig+0xb2>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4a2b      	ldr	r2, [pc, #172]	; (80053e8 <TIM_Base_SetConfig+0x11c>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d01f      	beq.n	800537e <TIM_Base_SetConfig+0xb2>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a2a      	ldr	r2, [pc, #168]	; (80053ec <TIM_Base_SetConfig+0x120>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d01b      	beq.n	800537e <TIM_Base_SetConfig+0xb2>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a29      	ldr	r2, [pc, #164]	; (80053f0 <TIM_Base_SetConfig+0x124>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d017      	beq.n	800537e <TIM_Base_SetConfig+0xb2>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	4a28      	ldr	r2, [pc, #160]	; (80053f4 <TIM_Base_SetConfig+0x128>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d013      	beq.n	800537e <TIM_Base_SetConfig+0xb2>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	4a27      	ldr	r2, [pc, #156]	; (80053f8 <TIM_Base_SetConfig+0x12c>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d00f      	beq.n	800537e <TIM_Base_SetConfig+0xb2>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	4a26      	ldr	r2, [pc, #152]	; (80053fc <TIM_Base_SetConfig+0x130>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d00b      	beq.n	800537e <TIM_Base_SetConfig+0xb2>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	4a25      	ldr	r2, [pc, #148]	; (8005400 <TIM_Base_SetConfig+0x134>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d007      	beq.n	800537e <TIM_Base_SetConfig+0xb2>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	4a24      	ldr	r2, [pc, #144]	; (8005404 <TIM_Base_SetConfig+0x138>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d003      	beq.n	800537e <TIM_Base_SetConfig+0xb2>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	4a23      	ldr	r2, [pc, #140]	; (8005408 <TIM_Base_SetConfig+0x13c>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d108      	bne.n	8005390 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005384:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	68db      	ldr	r3, [r3, #12]
 800538a:	68fa      	ldr	r2, [r7, #12]
 800538c:	4313      	orrs	r3, r2
 800538e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	695b      	ldr	r3, [r3, #20]
 800539a:	4313      	orrs	r3, r2
 800539c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	689a      	ldr	r2, [r3, #8]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	4a0a      	ldr	r2, [pc, #40]	; (80053e0 <TIM_Base_SetConfig+0x114>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d003      	beq.n	80053c4 <TIM_Base_SetConfig+0xf8>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	4a0c      	ldr	r2, [pc, #48]	; (80053f0 <TIM_Base_SetConfig+0x124>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d103      	bne.n	80053cc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	691a      	ldr	r2, [r3, #16]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2201      	movs	r2, #1
 80053d0:	615a      	str	r2, [r3, #20]
}
 80053d2:	bf00      	nop
 80053d4:	3714      	adds	r7, #20
 80053d6:	46bd      	mov	sp, r7
 80053d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053dc:	4770      	bx	lr
 80053de:	bf00      	nop
 80053e0:	40010000 	.word	0x40010000
 80053e4:	40000400 	.word	0x40000400
 80053e8:	40000800 	.word	0x40000800
 80053ec:	40000c00 	.word	0x40000c00
 80053f0:	40010400 	.word	0x40010400
 80053f4:	40014000 	.word	0x40014000
 80053f8:	40014400 	.word	0x40014400
 80053fc:	40014800 	.word	0x40014800
 8005400:	40001800 	.word	0x40001800
 8005404:	40001c00 	.word	0x40001c00
 8005408:	40002000 	.word	0x40002000

0800540c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b084      	sub	sp, #16
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
 8005414:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4a61      	ldr	r2, [pc, #388]	; (80055a0 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d027      	beq.n	8005470 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005428:	d022      	beq.n	8005470 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a5d      	ldr	r2, [pc, #372]	; (80055a4 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d01d      	beq.n	8005470 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a5b      	ldr	r2, [pc, #364]	; (80055a8 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d018      	beq.n	8005470 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a5a      	ldr	r2, [pc, #360]	; (80055ac <HAL_TIMEx_MasterConfigSynchronization+0x1a0>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d013      	beq.n	8005470 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a58      	ldr	r2, [pc, #352]	; (80055b0 <HAL_TIMEx_MasterConfigSynchronization+0x1a4>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d00e      	beq.n	8005470 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a57      	ldr	r2, [pc, #348]	; (80055b4 <HAL_TIMEx_MasterConfigSynchronization+0x1a8>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d009      	beq.n	8005470 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a55      	ldr	r2, [pc, #340]	; (80055b8 <HAL_TIMEx_MasterConfigSynchronization+0x1ac>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d004      	beq.n	8005470 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8005466:	f240 71b1 	movw	r1, #1969	; 0x7b1
 800546a:	4854      	ldr	r0, [pc, #336]	; (80055bc <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 800546c:	f7fb fbc7 	bl	8000bfe <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d020      	beq.n	80054ba <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	2b10      	cmp	r3, #16
 800547e:	d01c      	beq.n	80054ba <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	2b20      	cmp	r3, #32
 8005486:	d018      	beq.n	80054ba <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	2b30      	cmp	r3, #48	; 0x30
 800548e:	d014      	beq.n	80054ba <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	2b40      	cmp	r3, #64	; 0x40
 8005496:	d010      	beq.n	80054ba <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	2b50      	cmp	r3, #80	; 0x50
 800549e:	d00c      	beq.n	80054ba <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	2b60      	cmp	r3, #96	; 0x60
 80054a6:	d008      	beq.n	80054ba <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	2b70      	cmp	r3, #112	; 0x70
 80054ae:	d004      	beq.n	80054ba <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80054b0:	f240 71b2 	movw	r1, #1970	; 0x7b2
 80054b4:	4841      	ldr	r0, [pc, #260]	; (80055bc <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 80054b6:	f7fb fba2 	bl	8000bfe <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	2b80      	cmp	r3, #128	; 0x80
 80054c0:	d008      	beq.n	80054d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d004      	beq.n	80054d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80054ca:	f240 71b3 	movw	r1, #1971	; 0x7b3
 80054ce:	483b      	ldr	r0, [pc, #236]	; (80055bc <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 80054d0:	f7fb fb95 	bl	8000bfe <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054da:	2b01      	cmp	r3, #1
 80054dc:	d101      	bne.n	80054e2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80054de:	2302      	movs	r3, #2
 80054e0:	e05a      	b.n	8005598 <HAL_TIMEx_MasterConfigSynchronization+0x18c>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2201      	movs	r2, #1
 80054e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2202      	movs	r2, #2
 80054ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	689b      	ldr	r3, [r3, #8]
 8005500:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005508:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	68fa      	ldr	r2, [r7, #12]
 8005510:	4313      	orrs	r3, r2
 8005512:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	68fa      	ldr	r2, [r7, #12]
 800551a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4a1f      	ldr	r2, [pc, #124]	; (80055a0 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d022      	beq.n	800556c <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800552e:	d01d      	beq.n	800556c <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4a1b      	ldr	r2, [pc, #108]	; (80055a4 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d018      	beq.n	800556c <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4a1a      	ldr	r2, [pc, #104]	; (80055a8 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d013      	beq.n	800556c <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a18      	ldr	r2, [pc, #96]	; (80055ac <HAL_TIMEx_MasterConfigSynchronization+0x1a0>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d00e      	beq.n	800556c <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4a19      	ldr	r2, [pc, #100]	; (80055b8 <HAL_TIMEx_MasterConfigSynchronization+0x1ac>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d009      	beq.n	800556c <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4a18      	ldr	r2, [pc, #96]	; (80055c0 <HAL_TIMEx_MasterConfigSynchronization+0x1b4>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d004      	beq.n	800556c <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a17      	ldr	r2, [pc, #92]	; (80055c4 <HAL_TIMEx_MasterConfigSynchronization+0x1b8>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d10c      	bne.n	8005586 <HAL_TIMEx_MasterConfigSynchronization+0x17a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005572:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	68ba      	ldr	r2, [r7, #8]
 800557a:	4313      	orrs	r3, r2
 800557c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	68ba      	ldr	r2, [r7, #8]
 8005584:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2201      	movs	r2, #1
 800558a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2200      	movs	r2, #0
 8005592:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005596:	2300      	movs	r3, #0
}
 8005598:	4618      	mov	r0, r3
 800559a:	3710      	adds	r7, #16
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}
 80055a0:	40010000 	.word	0x40010000
 80055a4:	40000400 	.word	0x40000400
 80055a8:	40000800 	.word	0x40000800
 80055ac:	40000c00 	.word	0x40000c00
 80055b0:	40001000 	.word	0x40001000
 80055b4:	40001400 	.word	0x40001400
 80055b8:	40010400 	.word	0x40010400
 80055bc:	0800d474 	.word	0x0800d474
 80055c0:	40014000 	.word	0x40014000
 80055c4:	40001800 	.word	0x40001800

080055c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80055d0:	bf00      	nop
 80055d2:	370c      	adds	r7, #12
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr

080055dc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80055dc:	b480      	push	{r7}
 80055de:	b083      	sub	sp, #12
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80055e4:	bf00      	nop
 80055e6:	370c      	adds	r7, #12
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr

080055f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b082      	sub	sp, #8
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d101      	bne.n	8005602 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	e0be      	b.n	8005780 <HAL_UART_Init+0x190>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	699b      	ldr	r3, [r3, #24]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d03b      	beq.n	8005682 <HAL_UART_Init+0x92>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a5e      	ldr	r2, [pc, #376]	; (8005788 <HAL_UART_Init+0x198>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d01d      	beq.n	8005650 <HAL_UART_Init+0x60>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a5c      	ldr	r2, [pc, #368]	; (800578c <HAL_UART_Init+0x19c>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d018      	beq.n	8005650 <HAL_UART_Init+0x60>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a5b      	ldr	r2, [pc, #364]	; (8005790 <HAL_UART_Init+0x1a0>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d013      	beq.n	8005650 <HAL_UART_Init+0x60>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a59      	ldr	r2, [pc, #356]	; (8005794 <HAL_UART_Init+0x1a4>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d00e      	beq.n	8005650 <HAL_UART_Init+0x60>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a58      	ldr	r2, [pc, #352]	; (8005798 <HAL_UART_Init+0x1a8>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d009      	beq.n	8005650 <HAL_UART_Init+0x60>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a56      	ldr	r2, [pc, #344]	; (800579c <HAL_UART_Init+0x1ac>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d004      	beq.n	8005650 <HAL_UART_Init+0x60>
 8005646:	f240 1173 	movw	r1, #371	; 0x173
 800564a:	4855      	ldr	r0, [pc, #340]	; (80057a0 <HAL_UART_Init+0x1b0>)
 800564c:	f7fb fad7 	bl	8000bfe <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	699b      	ldr	r3, [r3, #24]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d037      	beq.n	80056c8 <HAL_UART_Init+0xd8>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	699b      	ldr	r3, [r3, #24]
 800565c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005660:	d032      	beq.n	80056c8 <HAL_UART_Init+0xd8>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	699b      	ldr	r3, [r3, #24]
 8005666:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800566a:	d02d      	beq.n	80056c8 <HAL_UART_Init+0xd8>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	699b      	ldr	r3, [r3, #24]
 8005670:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005674:	d028      	beq.n	80056c8 <HAL_UART_Init+0xd8>
 8005676:	f44f 71ba 	mov.w	r1, #372	; 0x174
 800567a:	4849      	ldr	r0, [pc, #292]	; (80057a0 <HAL_UART_Init+0x1b0>)
 800567c:	f7fb fabf 	bl	8000bfe <assert_failed>
 8005680:	e022      	b.n	80056c8 <HAL_UART_Init+0xd8>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a40      	ldr	r2, [pc, #256]	; (8005788 <HAL_UART_Init+0x198>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d01d      	beq.n	80056c8 <HAL_UART_Init+0xd8>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a3e      	ldr	r2, [pc, #248]	; (800578c <HAL_UART_Init+0x19c>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d018      	beq.n	80056c8 <HAL_UART_Init+0xd8>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a3d      	ldr	r2, [pc, #244]	; (8005790 <HAL_UART_Init+0x1a0>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d013      	beq.n	80056c8 <HAL_UART_Init+0xd8>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a3b      	ldr	r2, [pc, #236]	; (8005794 <HAL_UART_Init+0x1a4>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d00e      	beq.n	80056c8 <HAL_UART_Init+0xd8>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a3a      	ldr	r2, [pc, #232]	; (8005798 <HAL_UART_Init+0x1a8>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d009      	beq.n	80056c8 <HAL_UART_Init+0xd8>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a38      	ldr	r2, [pc, #224]	; (800579c <HAL_UART_Init+0x1ac>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d004      	beq.n	80056c8 <HAL_UART_Init+0xd8>
 80056be:	f44f 71bc 	mov.w	r1, #376	; 0x178
 80056c2:	4837      	ldr	r0, [pc, #220]	; (80057a0 <HAL_UART_Init+0x1b0>)
 80056c4:	f7fb fa9b 	bl	8000bfe <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d009      	beq.n	80056e4 <HAL_UART_Init+0xf4>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056d8:	d004      	beq.n	80056e4 <HAL_UART_Init+0xf4>
 80056da:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 80056de:	4830      	ldr	r0, [pc, #192]	; (80057a0 <HAL_UART_Init+0x1b0>)
 80056e0:	f7fb fa8d 	bl	8000bfe <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	69db      	ldr	r3, [r3, #28]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d009      	beq.n	8005700 <HAL_UART_Init+0x110>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	69db      	ldr	r3, [r3, #28]
 80056f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80056f4:	d004      	beq.n	8005700 <HAL_UART_Init+0x110>
 80056f6:	f240 117b 	movw	r1, #379	; 0x17b
 80056fa:	4829      	ldr	r0, [pc, #164]	; (80057a0 <HAL_UART_Init+0x1b0>)
 80056fc:	f7fb fa7f 	bl	8000bfe <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005706:	b2db      	uxtb	r3, r3
 8005708:	2b00      	cmp	r3, #0
 800570a:	d106      	bne.n	800571a <HAL_UART_Init+0x12a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2200      	movs	r2, #0
 8005710:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005714:	6878      	ldr	r0, [r7, #4]
 8005716:	f7fb fd17 	bl	8001148 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2224      	movs	r2, #36	; 0x24
 800571e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	68da      	ldr	r2, [r3, #12]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005730:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	f000 f836 	bl	80057a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	691a      	ldr	r2, [r3, #16]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005746:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	695a      	ldr	r2, [r3, #20]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005756:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	68da      	ldr	r2, [r3, #12]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005766:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2200      	movs	r2, #0
 800576c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2220      	movs	r2, #32
 8005772:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2220      	movs	r2, #32
 800577a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800577e:	2300      	movs	r3, #0
}
 8005780:	4618      	mov	r0, r3
 8005782:	3708      	adds	r7, #8
 8005784:	46bd      	mov	sp, r7
 8005786:	bd80      	pop	{r7, pc}
 8005788:	40011000 	.word	0x40011000
 800578c:	40004400 	.word	0x40004400
 8005790:	40004800 	.word	0x40004800
 8005794:	40004c00 	.word	0x40004c00
 8005798:	40005000 	.word	0x40005000
 800579c:	40011400 	.word	0x40011400
 80057a0:	0800d4e8 	.word	0x0800d4e8

080057a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80057a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80057a8:	b0c0      	sub	sp, #256	; 0x100
 80057aa:	af00      	add	r7, sp, #0
 80057ac:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 80057b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057b4:	685a      	ldr	r2, [r3, #4]
 80057b6:	4bcf      	ldr	r3, [pc, #828]	; (8005af4 <UART_SetConfig+0x350>)
 80057b8:	429a      	cmp	r2, r3
 80057ba:	d904      	bls.n	80057c6 <UART_SetConfig+0x22>
 80057bc:	f640 6161 	movw	r1, #3681	; 0xe61
 80057c0:	48cd      	ldr	r0, [pc, #820]	; (8005af8 <UART_SetConfig+0x354>)
 80057c2:	f7fb fa1c 	bl	8000bfe <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 80057c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057ca:	68db      	ldr	r3, [r3, #12]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d00a      	beq.n	80057e6 <UART_SetConfig+0x42>
 80057d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057d4:	68db      	ldr	r3, [r3, #12]
 80057d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057da:	d004      	beq.n	80057e6 <UART_SetConfig+0x42>
 80057dc:	f640 6162 	movw	r1, #3682	; 0xe62
 80057e0:	48c5      	ldr	r0, [pc, #788]	; (8005af8 <UART_SetConfig+0x354>)
 80057e2:	f7fb fa0c 	bl	8000bfe <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 80057e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057ea:	691b      	ldr	r3, [r3, #16]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d010      	beq.n	8005812 <UART_SetConfig+0x6e>
 80057f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057f4:	691b      	ldr	r3, [r3, #16]
 80057f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057fa:	d00a      	beq.n	8005812 <UART_SetConfig+0x6e>
 80057fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005800:	691b      	ldr	r3, [r3, #16]
 8005802:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005806:	d004      	beq.n	8005812 <UART_SetConfig+0x6e>
 8005808:	f640 6163 	movw	r1, #3683	; 0xe63
 800580c:	48ba      	ldr	r0, [pc, #744]	; (8005af8 <UART_SetConfig+0x354>)
 800580e:	f7fb f9f6 	bl	8000bfe <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8005812:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005816:	695a      	ldr	r2, [r3, #20]
 8005818:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 800581c:	4013      	ands	r3, r2
 800581e:	2b00      	cmp	r3, #0
 8005820:	d104      	bne.n	800582c <UART_SetConfig+0x88>
 8005822:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005826:	695b      	ldr	r3, [r3, #20]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d104      	bne.n	8005836 <UART_SetConfig+0x92>
 800582c:	f640 6164 	movw	r1, #3684	; 0xe64
 8005830:	48b1      	ldr	r0, [pc, #708]	; (8005af8 <UART_SetConfig+0x354>)
 8005832:	f7fb f9e4 	bl	8000bfe <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005836:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	691b      	ldr	r3, [r3, #16]
 800583e:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005842:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005846:	68d9      	ldr	r1, [r3, #12]
 8005848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800584c:	681a      	ldr	r2, [r3, #0]
 800584e:	ea40 0301 	orr.w	r3, r0, r1
 8005852:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005858:	689a      	ldr	r2, [r3, #8]
 800585a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800585e:	691b      	ldr	r3, [r3, #16]
 8005860:	431a      	orrs	r2, r3
 8005862:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005866:	695b      	ldr	r3, [r3, #20]
 8005868:	431a      	orrs	r2, r3
 800586a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800586e:	69db      	ldr	r3, [r3, #28]
 8005870:	4313      	orrs	r3, r2
 8005872:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005876:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	68db      	ldr	r3, [r3, #12]
 800587e:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005882:	f021 010c 	bic.w	r1, r1, #12
 8005886:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800588a:	681a      	ldr	r2, [r3, #0]
 800588c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005890:	430b      	orrs	r3, r1
 8005892:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	695b      	ldr	r3, [r3, #20]
 800589c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80058a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058a4:	6999      	ldr	r1, [r3, #24]
 80058a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058aa:	681a      	ldr	r2, [r3, #0]
 80058ac:	ea40 0301 	orr.w	r3, r0, r1
 80058b0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80058b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058b6:	681a      	ldr	r2, [r3, #0]
 80058b8:	4b90      	ldr	r3, [pc, #576]	; (8005afc <UART_SetConfig+0x358>)
 80058ba:	429a      	cmp	r2, r3
 80058bc:	d005      	beq.n	80058ca <UART_SetConfig+0x126>
 80058be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058c2:	681a      	ldr	r2, [r3, #0]
 80058c4:	4b8e      	ldr	r3, [pc, #568]	; (8005b00 <UART_SetConfig+0x35c>)
 80058c6:	429a      	cmp	r2, r3
 80058c8:	d104      	bne.n	80058d4 <UART_SetConfig+0x130>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80058ca:	f7fe f86d 	bl	80039a8 <HAL_RCC_GetPCLK2Freq>
 80058ce:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80058d2:	e003      	b.n	80058dc <UART_SetConfig+0x138>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80058d4:	f7fe f854 	bl	8003980 <HAL_RCC_GetPCLK1Freq>
 80058d8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80058dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058e0:	69db      	ldr	r3, [r3, #28]
 80058e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80058e6:	f040 810f 	bne.w	8005b08 <UART_SetConfig+0x364>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80058ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80058ee:	2200      	movs	r2, #0
 80058f0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80058f4:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80058f8:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80058fc:	4622      	mov	r2, r4
 80058fe:	462b      	mov	r3, r5
 8005900:	1891      	adds	r1, r2, r2
 8005902:	65b9      	str	r1, [r7, #88]	; 0x58
 8005904:	415b      	adcs	r3, r3
 8005906:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005908:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800590c:	4621      	mov	r1, r4
 800590e:	eb12 0801 	adds.w	r8, r2, r1
 8005912:	4629      	mov	r1, r5
 8005914:	eb43 0901 	adc.w	r9, r3, r1
 8005918:	f04f 0200 	mov.w	r2, #0
 800591c:	f04f 0300 	mov.w	r3, #0
 8005920:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005924:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005928:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800592c:	4690      	mov	r8, r2
 800592e:	4699      	mov	r9, r3
 8005930:	4623      	mov	r3, r4
 8005932:	eb18 0303 	adds.w	r3, r8, r3
 8005936:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800593a:	462b      	mov	r3, r5
 800593c:	eb49 0303 	adc.w	r3, r9, r3
 8005940:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	2200      	movs	r2, #0
 800594c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005950:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005954:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005958:	460b      	mov	r3, r1
 800595a:	18db      	adds	r3, r3, r3
 800595c:	653b      	str	r3, [r7, #80]	; 0x50
 800595e:	4613      	mov	r3, r2
 8005960:	eb42 0303 	adc.w	r3, r2, r3
 8005964:	657b      	str	r3, [r7, #84]	; 0x54
 8005966:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800596a:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800596e:	f7fa fc51 	bl	8000214 <__aeabi_uldivmod>
 8005972:	4602      	mov	r2, r0
 8005974:	460b      	mov	r3, r1
 8005976:	4b63      	ldr	r3, [pc, #396]	; (8005b04 <UART_SetConfig+0x360>)
 8005978:	fba3 2302 	umull	r2, r3, r3, r2
 800597c:	095b      	lsrs	r3, r3, #5
 800597e:	011c      	lsls	r4, r3, #4
 8005980:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005984:	2200      	movs	r2, #0
 8005986:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800598a:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800598e:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005992:	4642      	mov	r2, r8
 8005994:	464b      	mov	r3, r9
 8005996:	1891      	adds	r1, r2, r2
 8005998:	64b9      	str	r1, [r7, #72]	; 0x48
 800599a:	415b      	adcs	r3, r3
 800599c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800599e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80059a2:	4641      	mov	r1, r8
 80059a4:	eb12 0a01 	adds.w	sl, r2, r1
 80059a8:	4649      	mov	r1, r9
 80059aa:	eb43 0b01 	adc.w	fp, r3, r1
 80059ae:	f04f 0200 	mov.w	r2, #0
 80059b2:	f04f 0300 	mov.w	r3, #0
 80059b6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80059ba:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80059be:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80059c2:	4692      	mov	sl, r2
 80059c4:	469b      	mov	fp, r3
 80059c6:	4643      	mov	r3, r8
 80059c8:	eb1a 0303 	adds.w	r3, sl, r3
 80059cc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80059d0:	464b      	mov	r3, r9
 80059d2:	eb4b 0303 	adc.w	r3, fp, r3
 80059d6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80059da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	2200      	movs	r2, #0
 80059e2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80059e6:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80059ea:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80059ee:	460b      	mov	r3, r1
 80059f0:	18db      	adds	r3, r3, r3
 80059f2:	643b      	str	r3, [r7, #64]	; 0x40
 80059f4:	4613      	mov	r3, r2
 80059f6:	eb42 0303 	adc.w	r3, r2, r3
 80059fa:	647b      	str	r3, [r7, #68]	; 0x44
 80059fc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005a00:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005a04:	f7fa fc06 	bl	8000214 <__aeabi_uldivmod>
 8005a08:	4602      	mov	r2, r0
 8005a0a:	460b      	mov	r3, r1
 8005a0c:	4611      	mov	r1, r2
 8005a0e:	4b3d      	ldr	r3, [pc, #244]	; (8005b04 <UART_SetConfig+0x360>)
 8005a10:	fba3 2301 	umull	r2, r3, r3, r1
 8005a14:	095b      	lsrs	r3, r3, #5
 8005a16:	2264      	movs	r2, #100	; 0x64
 8005a18:	fb02 f303 	mul.w	r3, r2, r3
 8005a1c:	1acb      	subs	r3, r1, r3
 8005a1e:	00db      	lsls	r3, r3, #3
 8005a20:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005a24:	4b37      	ldr	r3, [pc, #220]	; (8005b04 <UART_SetConfig+0x360>)
 8005a26:	fba3 2302 	umull	r2, r3, r3, r2
 8005a2a:	095b      	lsrs	r3, r3, #5
 8005a2c:	005b      	lsls	r3, r3, #1
 8005a2e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005a32:	441c      	add	r4, r3
 8005a34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a38:	2200      	movs	r2, #0
 8005a3a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005a3e:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005a42:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005a46:	4642      	mov	r2, r8
 8005a48:	464b      	mov	r3, r9
 8005a4a:	1891      	adds	r1, r2, r2
 8005a4c:	63b9      	str	r1, [r7, #56]	; 0x38
 8005a4e:	415b      	adcs	r3, r3
 8005a50:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a52:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005a56:	4641      	mov	r1, r8
 8005a58:	1851      	adds	r1, r2, r1
 8005a5a:	6339      	str	r1, [r7, #48]	; 0x30
 8005a5c:	4649      	mov	r1, r9
 8005a5e:	414b      	adcs	r3, r1
 8005a60:	637b      	str	r3, [r7, #52]	; 0x34
 8005a62:	f04f 0200 	mov.w	r2, #0
 8005a66:	f04f 0300 	mov.w	r3, #0
 8005a6a:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005a6e:	4659      	mov	r1, fp
 8005a70:	00cb      	lsls	r3, r1, #3
 8005a72:	4651      	mov	r1, sl
 8005a74:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a78:	4651      	mov	r1, sl
 8005a7a:	00ca      	lsls	r2, r1, #3
 8005a7c:	4610      	mov	r0, r2
 8005a7e:	4619      	mov	r1, r3
 8005a80:	4603      	mov	r3, r0
 8005a82:	4642      	mov	r2, r8
 8005a84:	189b      	adds	r3, r3, r2
 8005a86:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005a8a:	464b      	mov	r3, r9
 8005a8c:	460a      	mov	r2, r1
 8005a8e:	eb42 0303 	adc.w	r3, r2, r3
 8005a92:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005a96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005aa2:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005aa6:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005aaa:	460b      	mov	r3, r1
 8005aac:	18db      	adds	r3, r3, r3
 8005aae:	62bb      	str	r3, [r7, #40]	; 0x28
 8005ab0:	4613      	mov	r3, r2
 8005ab2:	eb42 0303 	adc.w	r3, r2, r3
 8005ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ab8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005abc:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005ac0:	f7fa fba8 	bl	8000214 <__aeabi_uldivmod>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	460b      	mov	r3, r1
 8005ac8:	4b0e      	ldr	r3, [pc, #56]	; (8005b04 <UART_SetConfig+0x360>)
 8005aca:	fba3 1302 	umull	r1, r3, r3, r2
 8005ace:	095b      	lsrs	r3, r3, #5
 8005ad0:	2164      	movs	r1, #100	; 0x64
 8005ad2:	fb01 f303 	mul.w	r3, r1, r3
 8005ad6:	1ad3      	subs	r3, r2, r3
 8005ad8:	00db      	lsls	r3, r3, #3
 8005ada:	3332      	adds	r3, #50	; 0x32
 8005adc:	4a09      	ldr	r2, [pc, #36]	; (8005b04 <UART_SetConfig+0x360>)
 8005ade:	fba2 2303 	umull	r2, r3, r2, r3
 8005ae2:	095b      	lsrs	r3, r3, #5
 8005ae4:	f003 0207 	and.w	r2, r3, #7
 8005ae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4422      	add	r2, r4
 8005af0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005af2:	e108      	b.n	8005d06 <UART_SetConfig+0x562>
 8005af4:	00a037a0 	.word	0x00a037a0
 8005af8:	0800d4e8 	.word	0x0800d4e8
 8005afc:	40011000 	.word	0x40011000
 8005b00:	40011400 	.word	0x40011400
 8005b04:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005b08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005b12:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005b16:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005b1a:	4642      	mov	r2, r8
 8005b1c:	464b      	mov	r3, r9
 8005b1e:	1891      	adds	r1, r2, r2
 8005b20:	6239      	str	r1, [r7, #32]
 8005b22:	415b      	adcs	r3, r3
 8005b24:	627b      	str	r3, [r7, #36]	; 0x24
 8005b26:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005b2a:	4641      	mov	r1, r8
 8005b2c:	1854      	adds	r4, r2, r1
 8005b2e:	4649      	mov	r1, r9
 8005b30:	eb43 0501 	adc.w	r5, r3, r1
 8005b34:	f04f 0200 	mov.w	r2, #0
 8005b38:	f04f 0300 	mov.w	r3, #0
 8005b3c:	00eb      	lsls	r3, r5, #3
 8005b3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b42:	00e2      	lsls	r2, r4, #3
 8005b44:	4614      	mov	r4, r2
 8005b46:	461d      	mov	r5, r3
 8005b48:	4643      	mov	r3, r8
 8005b4a:	18e3      	adds	r3, r4, r3
 8005b4c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005b50:	464b      	mov	r3, r9
 8005b52:	eb45 0303 	adc.w	r3, r5, r3
 8005b56:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005b5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	2200      	movs	r2, #0
 8005b62:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005b66:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005b6a:	f04f 0200 	mov.w	r2, #0
 8005b6e:	f04f 0300 	mov.w	r3, #0
 8005b72:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005b76:	4629      	mov	r1, r5
 8005b78:	008b      	lsls	r3, r1, #2
 8005b7a:	4621      	mov	r1, r4
 8005b7c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b80:	4621      	mov	r1, r4
 8005b82:	008a      	lsls	r2, r1, #2
 8005b84:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005b88:	f7fa fb44 	bl	8000214 <__aeabi_uldivmod>
 8005b8c:	4602      	mov	r2, r0
 8005b8e:	460b      	mov	r3, r1
 8005b90:	4b60      	ldr	r3, [pc, #384]	; (8005d14 <UART_SetConfig+0x570>)
 8005b92:	fba3 2302 	umull	r2, r3, r3, r2
 8005b96:	095b      	lsrs	r3, r3, #5
 8005b98:	011c      	lsls	r4, r3, #4
 8005b9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005ba4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005ba8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005bac:	4642      	mov	r2, r8
 8005bae:	464b      	mov	r3, r9
 8005bb0:	1891      	adds	r1, r2, r2
 8005bb2:	61b9      	str	r1, [r7, #24]
 8005bb4:	415b      	adcs	r3, r3
 8005bb6:	61fb      	str	r3, [r7, #28]
 8005bb8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005bbc:	4641      	mov	r1, r8
 8005bbe:	1851      	adds	r1, r2, r1
 8005bc0:	6139      	str	r1, [r7, #16]
 8005bc2:	4649      	mov	r1, r9
 8005bc4:	414b      	adcs	r3, r1
 8005bc6:	617b      	str	r3, [r7, #20]
 8005bc8:	f04f 0200 	mov.w	r2, #0
 8005bcc:	f04f 0300 	mov.w	r3, #0
 8005bd0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005bd4:	4659      	mov	r1, fp
 8005bd6:	00cb      	lsls	r3, r1, #3
 8005bd8:	4651      	mov	r1, sl
 8005bda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005bde:	4651      	mov	r1, sl
 8005be0:	00ca      	lsls	r2, r1, #3
 8005be2:	4610      	mov	r0, r2
 8005be4:	4619      	mov	r1, r3
 8005be6:	4603      	mov	r3, r0
 8005be8:	4642      	mov	r2, r8
 8005bea:	189b      	adds	r3, r3, r2
 8005bec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005bf0:	464b      	mov	r3, r9
 8005bf2:	460a      	mov	r2, r1
 8005bf4:	eb42 0303 	adc.w	r3, r2, r3
 8005bf8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005bfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	2200      	movs	r2, #0
 8005c04:	67bb      	str	r3, [r7, #120]	; 0x78
 8005c06:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005c08:	f04f 0200 	mov.w	r2, #0
 8005c0c:	f04f 0300 	mov.w	r3, #0
 8005c10:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005c14:	4649      	mov	r1, r9
 8005c16:	008b      	lsls	r3, r1, #2
 8005c18:	4641      	mov	r1, r8
 8005c1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c1e:	4641      	mov	r1, r8
 8005c20:	008a      	lsls	r2, r1, #2
 8005c22:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005c26:	f7fa faf5 	bl	8000214 <__aeabi_uldivmod>
 8005c2a:	4602      	mov	r2, r0
 8005c2c:	460b      	mov	r3, r1
 8005c2e:	4b39      	ldr	r3, [pc, #228]	; (8005d14 <UART_SetConfig+0x570>)
 8005c30:	fba3 1302 	umull	r1, r3, r3, r2
 8005c34:	095b      	lsrs	r3, r3, #5
 8005c36:	2164      	movs	r1, #100	; 0x64
 8005c38:	fb01 f303 	mul.w	r3, r1, r3
 8005c3c:	1ad3      	subs	r3, r2, r3
 8005c3e:	011b      	lsls	r3, r3, #4
 8005c40:	3332      	adds	r3, #50	; 0x32
 8005c42:	4a34      	ldr	r2, [pc, #208]	; (8005d14 <UART_SetConfig+0x570>)
 8005c44:	fba2 2303 	umull	r2, r3, r2, r3
 8005c48:	095b      	lsrs	r3, r3, #5
 8005c4a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c4e:	441c      	add	r4, r3
 8005c50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c54:	2200      	movs	r2, #0
 8005c56:	673b      	str	r3, [r7, #112]	; 0x70
 8005c58:	677a      	str	r2, [r7, #116]	; 0x74
 8005c5a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005c5e:	4642      	mov	r2, r8
 8005c60:	464b      	mov	r3, r9
 8005c62:	1891      	adds	r1, r2, r2
 8005c64:	60b9      	str	r1, [r7, #8]
 8005c66:	415b      	adcs	r3, r3
 8005c68:	60fb      	str	r3, [r7, #12]
 8005c6a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005c6e:	4641      	mov	r1, r8
 8005c70:	1851      	adds	r1, r2, r1
 8005c72:	6039      	str	r1, [r7, #0]
 8005c74:	4649      	mov	r1, r9
 8005c76:	414b      	adcs	r3, r1
 8005c78:	607b      	str	r3, [r7, #4]
 8005c7a:	f04f 0200 	mov.w	r2, #0
 8005c7e:	f04f 0300 	mov.w	r3, #0
 8005c82:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005c86:	4659      	mov	r1, fp
 8005c88:	00cb      	lsls	r3, r1, #3
 8005c8a:	4651      	mov	r1, sl
 8005c8c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c90:	4651      	mov	r1, sl
 8005c92:	00ca      	lsls	r2, r1, #3
 8005c94:	4610      	mov	r0, r2
 8005c96:	4619      	mov	r1, r3
 8005c98:	4603      	mov	r3, r0
 8005c9a:	4642      	mov	r2, r8
 8005c9c:	189b      	adds	r3, r3, r2
 8005c9e:	66bb      	str	r3, [r7, #104]	; 0x68
 8005ca0:	464b      	mov	r3, r9
 8005ca2:	460a      	mov	r2, r1
 8005ca4:	eb42 0303 	adc.w	r3, r2, r3
 8005ca8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005caa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	663b      	str	r3, [r7, #96]	; 0x60
 8005cb4:	667a      	str	r2, [r7, #100]	; 0x64
 8005cb6:	f04f 0200 	mov.w	r2, #0
 8005cba:	f04f 0300 	mov.w	r3, #0
 8005cbe:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005cc2:	4649      	mov	r1, r9
 8005cc4:	008b      	lsls	r3, r1, #2
 8005cc6:	4641      	mov	r1, r8
 8005cc8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ccc:	4641      	mov	r1, r8
 8005cce:	008a      	lsls	r2, r1, #2
 8005cd0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005cd4:	f7fa fa9e 	bl	8000214 <__aeabi_uldivmod>
 8005cd8:	4602      	mov	r2, r0
 8005cda:	460b      	mov	r3, r1
 8005cdc:	4b0d      	ldr	r3, [pc, #52]	; (8005d14 <UART_SetConfig+0x570>)
 8005cde:	fba3 1302 	umull	r1, r3, r3, r2
 8005ce2:	095b      	lsrs	r3, r3, #5
 8005ce4:	2164      	movs	r1, #100	; 0x64
 8005ce6:	fb01 f303 	mul.w	r3, r1, r3
 8005cea:	1ad3      	subs	r3, r2, r3
 8005cec:	011b      	lsls	r3, r3, #4
 8005cee:	3332      	adds	r3, #50	; 0x32
 8005cf0:	4a08      	ldr	r2, [pc, #32]	; (8005d14 <UART_SetConfig+0x570>)
 8005cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8005cf6:	095b      	lsrs	r3, r3, #5
 8005cf8:	f003 020f 	and.w	r2, r3, #15
 8005cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4422      	add	r2, r4
 8005d04:	609a      	str	r2, [r3, #8]
}
 8005d06:	bf00      	nop
 8005d08:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d12:	bf00      	nop
 8005d14:	51eb851f 	.word	0x51eb851f

08005d18 <APPL_AckErrorInd>:
 \brief    The function is called when an error state was acknowledged by the master

*////////////////////////////////////////////////////////////////////////////////////////

void    APPL_AckErrorInd(UINT16 stateTrans)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b083      	sub	sp, #12
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	4603      	mov	r3, r0
 8005d20:	80fb      	strh	r3, [r7, #6]

}
 8005d22:	bf00      	nop
 8005d24:	370c      	adds	r7, #12
 8005d26:	46bd      	mov	sp, r7
 8005d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2c:	4770      	bx	lr

08005d2e <APPL_StartMailboxHandler>:
            until a value unequal NOERROR_INWORK is returned

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 APPL_StartMailboxHandler(void)
{
 8005d2e:	b480      	push	{r7}
 8005d30:	af00      	add	r7, sp, #0
    return ALSTATUSCODE_NOERROR;
 8005d32:	2300      	movs	r3, #0
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	46bd      	mov	sp, r7
 8005d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3c:	4770      	bx	lr

08005d3e <APPL_StopMailboxHandler>:
             the state transition.

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 APPL_StopMailboxHandler(void)
{
 8005d3e:	b480      	push	{r7}
 8005d40:	af00      	add	r7, sp, #0
    return ALSTATUSCODE_NOERROR;
 8005d42:	2300      	movs	r3, #0
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	46bd      	mov	sp, r7
 8005d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4c:	4770      	bx	lr

08005d4e <APPL_StartInputHandler>:
           the state transition immediately, in that case the application need to be complete 
           the transition by calling ECAT_StateChange.
*////////////////////////////////////////////////////////////////////////////////////////

UINT16 APPL_StartInputHandler(UINT16 *pIntMask)
{
 8005d4e:	b480      	push	{r7}
 8005d50:	b083      	sub	sp, #12
 8005d52:	af00      	add	r7, sp, #0
 8005d54:	6078      	str	r0, [r7, #4]
    return ALSTATUSCODE_NOERROR;
 8005d56:	2300      	movs	r3, #0
}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	370c      	adds	r7, #12
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d62:	4770      	bx	lr

08005d64 <APPL_StopInputHandler>:
             the state transition.

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 APPL_StopInputHandler(void)
{
 8005d64:	b480      	push	{r7}
 8005d66:	af00      	add	r7, sp, #0
    return ALSTATUSCODE_NOERROR;
 8005d68:	2300      	movs	r3, #0
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d72:	4770      	bx	lr

08005d74 <APPL_StartOutputHandler>:
           the state transition immediately, in that case the application need to be complete 
           the transition by calling ECAT_StateChange.
*////////////////////////////////////////////////////////////////////////////////////////

UINT16 APPL_StartOutputHandler(void)
{
 8005d74:	b480      	push	{r7}
 8005d76:	af00      	add	r7, sp, #0
    return ALSTATUSCODE_NOERROR;
 8005d78:	2300      	movs	r3, #0
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d82:	4770      	bx	lr

08005d84 <APPL_StopOutputHandler>:
             the state transition.

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 APPL_StopOutputHandler(void)
{
 8005d84:	b480      	push	{r7}
 8005d86:	af00      	add	r7, sp, #0
    return ALSTATUSCODE_NOERROR;
 8005d88:	2300      	movs	r3, #0
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d92:	4770      	bx	lr

08005d94 <APPL_GenerateMapping>:

\brief    This function calculates the process data sizes from the actual SM-PDO-Assign
            and PDO mapping
*////////////////////////////////////////////////////////////////////////////////////////
UINT16 APPL_GenerateMapping(UINT16 *pInputSize,UINT16 *pOutputSize)
{
 8005d94:	b590      	push	{r4, r7, lr}
 8005d96:	b089      	sub	sp, #36	; 0x24
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
 8005d9c:	6039      	str	r1, [r7, #0]
    UINT16 result = ALSTATUSCODE_NOERROR;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	83fb      	strh	r3, [r7, #30]
    UINT16 InputSize = 0;
 8005da2:	2300      	movs	r3, #0
 8005da4:	83bb      	strh	r3, [r7, #28]
    UINT16 OutputSize = 0;
 8005da6:	2300      	movs	r3, #0
 8005da8:	837b      	strh	r3, [r7, #26]

#if COE_SUPPORTED
    UINT16 PDOAssignEntryCnt = 0;
 8005daa:	2300      	movs	r3, #0
 8005dac:	833b      	strh	r3, [r7, #24]
    OBJCONST TOBJECT OBJMEM * pPDO = NULL;
 8005dae:	2300      	movs	r3, #0
 8005db0:	613b      	str	r3, [r7, #16]
    UINT16 PDOSubindex0 = 0;
 8005db2:	2300      	movs	r3, #0
 8005db4:	81fb      	strh	r3, [r7, #14]
    UINT32 *pPDOEntry = NULL;
 8005db6:	2300      	movs	r3, #0
 8005db8:	60bb      	str	r3, [r7, #8]
    UINT16 PDOEntryCnt = 0;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	82fb      	strh	r3, [r7, #22]
   
    /*Scan object 0x1C12 RXPDO assign*/
    for(PDOAssignEntryCnt = 0; PDOAssignEntryCnt < sRxPDOassign.u16SubIndex0; PDOAssignEntryCnt++)
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	833b      	strh	r3, [r7, #24]
 8005dc2:	e039      	b.n	8005e38 <APPL_GenerateMapping+0xa4>
    {
        pPDO = OBJ_GetObjectHandle(sRxPDOassign.aEntries[PDOAssignEntryCnt]);
 8005dc4:	8b3b      	ldrh	r3, [r7, #24]
 8005dc6:	4a4b      	ldr	r2, [pc, #300]	; (8005ef4 <APPL_GenerateMapping+0x160>)
 8005dc8:	005b      	lsls	r3, r3, #1
 8005dca:	4413      	add	r3, r2
 8005dcc:	885b      	ldrh	r3, [r3, #2]
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f004 fbec 	bl	800a5ac <OBJ_GetObjectHandle>
 8005dd4:	6138      	str	r0, [r7, #16]
        if(pPDO != NULL)
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d025      	beq.n	8005e28 <APPL_GenerateMapping+0x94>
        {
            PDOSubindex0 = *((UINT16 *)pPDO->pVarPtr);
 8005ddc:	693b      	ldr	r3, [r7, #16]
 8005dde:	699b      	ldr	r3, [r3, #24]
 8005de0:	881b      	ldrh	r3, [r3, #0]
 8005de2:	81fb      	strh	r3, [r7, #14]
            for(PDOEntryCnt = 0; PDOEntryCnt < PDOSubindex0; PDOEntryCnt++)
 8005de4:	2300      	movs	r3, #0
 8005de6:	82fb      	strh	r3, [r7, #22]
 8005de8:	e019      	b.n	8005e1e <APPL_GenerateMapping+0x8a>
            {
                pPDOEntry = (UINT32 *)((UINT8 *)pPDO->pVarPtr + (OBJ_GetEntryOffset((PDOEntryCnt+1),pPDO)>>3));    //goto PDO entry
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	699c      	ldr	r4, [r3, #24]
 8005dee:	8afb      	ldrh	r3, [r7, #22]
 8005df0:	b2db      	uxtb	r3, r3
 8005df2:	3301      	adds	r3, #1
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	6939      	ldr	r1, [r7, #16]
 8005df8:	4618      	mov	r0, r3
 8005dfa:	f004 fe59 	bl	800aab0 <OBJ_GetEntryOffset>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	08db      	lsrs	r3, r3, #3
 8005e02:	b29b      	uxth	r3, r3
 8005e04:	4423      	add	r3, r4
 8005e06:	60bb      	str	r3, [r7, #8]
                // we increment the expected output size depending on the mapped Entry
                OutputSize += (UINT16) ((*pPDOEntry) & 0xFF);
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	b29b      	uxth	r3, r3
 8005e0e:	b2db      	uxtb	r3, r3
 8005e10:	b29a      	uxth	r2, r3
 8005e12:	8b7b      	ldrh	r3, [r7, #26]
 8005e14:	4413      	add	r3, r2
 8005e16:	837b      	strh	r3, [r7, #26]
            for(PDOEntryCnt = 0; PDOEntryCnt < PDOSubindex0; PDOEntryCnt++)
 8005e18:	8afb      	ldrh	r3, [r7, #22]
 8005e1a:	3301      	adds	r3, #1
 8005e1c:	82fb      	strh	r3, [r7, #22]
 8005e1e:	8afa      	ldrh	r2, [r7, #22]
 8005e20:	89fb      	ldrh	r3, [r7, #14]
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d3e1      	bcc.n	8005dea <APPL_GenerateMapping+0x56>
 8005e26:	e004      	b.n	8005e32 <APPL_GenerateMapping+0x9e>
            }
        }
        else
        {
            /*assigned PDO was not found in object dictionary. return invalid mapping*/
            OutputSize = 0;
 8005e28:	2300      	movs	r3, #0
 8005e2a:	837b      	strh	r3, [r7, #26]
            result = ALSTATUSCODE_INVALIDOUTPUTMAPPING;
 8005e2c:	2325      	movs	r3, #37	; 0x25
 8005e2e:	83fb      	strh	r3, [r7, #30]
            break;
 8005e30:	e007      	b.n	8005e42 <APPL_GenerateMapping+0xae>
    for(PDOAssignEntryCnt = 0; PDOAssignEntryCnt < sRxPDOassign.u16SubIndex0; PDOAssignEntryCnt++)
 8005e32:	8b3b      	ldrh	r3, [r7, #24]
 8005e34:	3301      	adds	r3, #1
 8005e36:	833b      	strh	r3, [r7, #24]
 8005e38:	4b2e      	ldr	r3, [pc, #184]	; (8005ef4 <APPL_GenerateMapping+0x160>)
 8005e3a:	881b      	ldrh	r3, [r3, #0]
 8005e3c:	8b3a      	ldrh	r2, [r7, #24]
 8005e3e:	429a      	cmp	r2, r3
 8005e40:	d3c0      	bcc.n	8005dc4 <APPL_GenerateMapping+0x30>
        }
    }

    OutputSize = (OutputSize + 7) >> 3;
 8005e42:	8b7b      	ldrh	r3, [r7, #26]
 8005e44:	3307      	adds	r3, #7
 8005e46:	10db      	asrs	r3, r3, #3
 8005e48:	837b      	strh	r3, [r7, #26]

    if(result == 0)
 8005e4a:	8bfb      	ldrh	r3, [r7, #30]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d141      	bne.n	8005ed4 <APPL_GenerateMapping+0x140>
    {
        /*Scan Object 0x1C13 TXPDO assign*/
        for(PDOAssignEntryCnt = 0; PDOAssignEntryCnt < sTxPDOassign.u16SubIndex0; PDOAssignEntryCnt++)
 8005e50:	2300      	movs	r3, #0
 8005e52:	833b      	strh	r3, [r7, #24]
 8005e54:	e039      	b.n	8005eca <APPL_GenerateMapping+0x136>
        {
            pPDO = OBJ_GetObjectHandle(sTxPDOassign.aEntries[PDOAssignEntryCnt]);
 8005e56:	8b3b      	ldrh	r3, [r7, #24]
 8005e58:	4a27      	ldr	r2, [pc, #156]	; (8005ef8 <APPL_GenerateMapping+0x164>)
 8005e5a:	005b      	lsls	r3, r3, #1
 8005e5c:	4413      	add	r3, r2
 8005e5e:	885b      	ldrh	r3, [r3, #2]
 8005e60:	4618      	mov	r0, r3
 8005e62:	f004 fba3 	bl	800a5ac <OBJ_GetObjectHandle>
 8005e66:	6138      	str	r0, [r7, #16]
            if(pPDO != NULL)
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d025      	beq.n	8005eba <APPL_GenerateMapping+0x126>
            {
                PDOSubindex0 = *((UINT16 *)pPDO->pVarPtr);
 8005e6e:	693b      	ldr	r3, [r7, #16]
 8005e70:	699b      	ldr	r3, [r3, #24]
 8005e72:	881b      	ldrh	r3, [r3, #0]
 8005e74:	81fb      	strh	r3, [r7, #14]
                for(PDOEntryCnt = 0; PDOEntryCnt < PDOSubindex0; PDOEntryCnt++)
 8005e76:	2300      	movs	r3, #0
 8005e78:	82fb      	strh	r3, [r7, #22]
 8005e7a:	e019      	b.n	8005eb0 <APPL_GenerateMapping+0x11c>
                {
                    pPDOEntry = (UINT32 *)((UINT8 *)pPDO->pVarPtr + (OBJ_GetEntryOffset((PDOEntryCnt+1),pPDO)>>3));    //goto PDO entry
 8005e7c:	693b      	ldr	r3, [r7, #16]
 8005e7e:	699c      	ldr	r4, [r3, #24]
 8005e80:	8afb      	ldrh	r3, [r7, #22]
 8005e82:	b2db      	uxtb	r3, r3
 8005e84:	3301      	adds	r3, #1
 8005e86:	b2db      	uxtb	r3, r3
 8005e88:	6939      	ldr	r1, [r7, #16]
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	f004 fe10 	bl	800aab0 <OBJ_GetEntryOffset>
 8005e90:	4603      	mov	r3, r0
 8005e92:	08db      	lsrs	r3, r3, #3
 8005e94:	b29b      	uxth	r3, r3
 8005e96:	4423      	add	r3, r4
 8005e98:	60bb      	str	r3, [r7, #8]
                    // we increment the expected output size depending on the mapped Entry
                    InputSize += (UINT16) ((*pPDOEntry) & 0xFF);
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	b29a      	uxth	r2, r3
 8005ea4:	8bbb      	ldrh	r3, [r7, #28]
 8005ea6:	4413      	add	r3, r2
 8005ea8:	83bb      	strh	r3, [r7, #28]
                for(PDOEntryCnt = 0; PDOEntryCnt < PDOSubindex0; PDOEntryCnt++)
 8005eaa:	8afb      	ldrh	r3, [r7, #22]
 8005eac:	3301      	adds	r3, #1
 8005eae:	82fb      	strh	r3, [r7, #22]
 8005eb0:	8afa      	ldrh	r2, [r7, #22]
 8005eb2:	89fb      	ldrh	r3, [r7, #14]
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	d3e1      	bcc.n	8005e7c <APPL_GenerateMapping+0xe8>
 8005eb8:	e004      	b.n	8005ec4 <APPL_GenerateMapping+0x130>
                }
            }
            else
            {
                /*assigned PDO was not found in object dictionary. return invalid mapping*/
                InputSize = 0;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	83bb      	strh	r3, [r7, #28]
                result = ALSTATUSCODE_INVALIDINPUTMAPPING;
 8005ebe:	2324      	movs	r3, #36	; 0x24
 8005ec0:	83fb      	strh	r3, [r7, #30]
                break;
 8005ec2:	e007      	b.n	8005ed4 <APPL_GenerateMapping+0x140>
        for(PDOAssignEntryCnt = 0; PDOAssignEntryCnt < sTxPDOassign.u16SubIndex0; PDOAssignEntryCnt++)
 8005ec4:	8b3b      	ldrh	r3, [r7, #24]
 8005ec6:	3301      	adds	r3, #1
 8005ec8:	833b      	strh	r3, [r7, #24]
 8005eca:	4b0b      	ldr	r3, [pc, #44]	; (8005ef8 <APPL_GenerateMapping+0x164>)
 8005ecc:	881b      	ldrh	r3, [r3, #0]
 8005ece:	8b3a      	ldrh	r2, [r7, #24]
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d3c0      	bcc.n	8005e56 <APPL_GenerateMapping+0xc2>
            }
        }
    }
    InputSize = (InputSize + 7) >> 3;
 8005ed4:	8bbb      	ldrh	r3, [r7, #28]
 8005ed6:	3307      	adds	r3, #7
 8005ed8:	10db      	asrs	r3, r3, #3
 8005eda:	83bb      	strh	r3, [r7, #28]
#else
    #warning "Define 'InputSize' and 'OutputSize'."
#endif
#endif

    *pInputSize = InputSize;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	8bba      	ldrh	r2, [r7, #28]
 8005ee0:	801a      	strh	r2, [r3, #0]
    *pOutputSize = OutputSize;
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	8b7a      	ldrh	r2, [r7, #26]
 8005ee6:	801a      	strh	r2, [r3, #0]
    return result;
 8005ee8:	8bfb      	ldrh	r3, [r7, #30]
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	3724      	adds	r7, #36	; 0x24
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd90      	pop	{r4, r7, pc}
 8005ef2:	bf00      	nop
 8005ef4:	20000030 	.word	0x20000030
 8005ef8:	20000034 	.word	0x20000034

08005efc <APPL_InputMapping>:

\brief      This function will copies the inputs from the local memory to the ESC memory
            to the hardware
*////////////////////////////////////////////////////////////////////////////////////////
void APPL_InputMapping(UINT16* pData)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b083      	sub	sp, #12
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
#if _WIN32
   #pragma message ("Warning: Implement input (Slave -> Master) mapping")
#else
    #warning "Implement input (Slave -> Master) mapping"

	MEMCPY((UINT8 *)pData, &(((UINT8 *)&DIChannel0x6000)[2]), SIZEOF(DIChannel0x6000)-2);
 8005f04:	4b05      	ldr	r3, [pc, #20]	; (8005f1c <APPL_InputMapping+0x20>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	461a      	mov	r2, r3
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	601a      	str	r2, [r3, #0]
#endif
}
 8005f0e:	bf00      	nop
 8005f10:	370c      	adds	r7, #12
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr
 8005f1a:	bf00      	nop
 8005f1c:	2000003a 	.word	0x2000003a

08005f20 <APPL_OutputMapping>:

\brief    This function will copies the outputs from the ESC memory to the local memory
            to the hardware
*////////////////////////////////////////////////////////////////////////////////////////
void APPL_OutputMapping(UINT16* pData)
{
 8005f20:	b480      	push	{r7}
 8005f22:	b083      	sub	sp, #12
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
#if _WIN32
   #pragma message ("Warning: Implement output (Master -> Slave) mapping")
#else
    #warning "Implement output (Master -> Slave) mapping"

	MEMCPY(&(((UINT8 *)&DOChannels0x7000)[2]), (UINT8 *)pData, SIZEOF(DOChannels0x7000)-2);
 8005f28:	4a04      	ldr	r2, [pc, #16]	; (8005f3c <APPL_OutputMapping+0x1c>)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	6013      	str	r3, [r2, #0]
#endif
}
 8005f30:	bf00      	nop
 8005f32:	370c      	adds	r7, #12
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr
 8005f3c:	20000042 	.word	0x20000042

08005f40 <APPL_Application>:
/**
\brief    This function will called from the synchronisation ISR 
            or from the mainloop if no synchronisation is supported
*////////////////////////////////////////////////////////////////////////////////////////
void APPL_Application(void)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	af00      	add	r7, sp, #0
#if _WIN32
   #pragma message ("Warning: Implement the slave application")
#else
    #warning "Implement the slave application"

	DIChannel0x6000.BTN = userBtn1Bit;
 8005f44:	4b24      	ldr	r3, [pc, #144]	; (8005fd8 <APPL_Application+0x98>)
 8005f46:	781b      	ldrb	r3, [r3, #0]
 8005f48:	b29a      	uxth	r2, r3
 8005f4a:	4b24      	ldr	r3, [pc, #144]	; (8005fdc <APPL_Application+0x9c>)
 8005f4c:	805a      	strh	r2, [r3, #2]
	DIChannel0x6000.ADCVal = adcVal;
 8005f4e:	4b24      	ldr	r3, [pc, #144]	; (8005fe0 <APPL_Application+0xa0>)
 8005f50:	881b      	ldrh	r3, [r3, #0]
 8005f52:	b29a      	uxth	r2, r3
 8005f54:	4b21      	ldr	r3, [pc, #132]	; (8005fdc <APPL_Application+0x9c>)
 8005f56:	809a      	strh	r2, [r3, #4]

	if (DOChannels0x7000.LED1 == 0x0001)
 8005f58:	4b22      	ldr	r3, [pc, #136]	; (8005fe4 <APPL_Application+0xa4>)
 8005f5a:	789b      	ldrb	r3, [r3, #2]
 8005f5c:	f003 0301 	and.w	r3, r3, #1
 8005f60:	b2db      	uxtb	r3, r3
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d005      	beq.n	8005f72 <APPL_Application+0x32>
		HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 8005f66:	2201      	movs	r2, #1
 8005f68:	2101      	movs	r1, #1
 8005f6a:	481f      	ldr	r0, [pc, #124]	; (8005fe8 <APPL_Application+0xa8>)
 8005f6c:	f7fd fb0c 	bl	8003588 <HAL_GPIO_WritePin>
 8005f70:	e004      	b.n	8005f7c <APPL_Application+0x3c>
	else
		HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8005f72:	2200      	movs	r2, #0
 8005f74:	2101      	movs	r1, #1
 8005f76:	481c      	ldr	r0, [pc, #112]	; (8005fe8 <APPL_Application+0xa8>)
 8005f78:	f7fd fb06 	bl	8003588 <HAL_GPIO_WritePin>

	if (DOChannels0x7000.LED2 == 0x0001)
 8005f7c:	4b19      	ldr	r3, [pc, #100]	; (8005fe4 <APPL_Application+0xa4>)
 8005f7e:	789b      	ldrb	r3, [r3, #2]
 8005f80:	f003 0302 	and.w	r3, r3, #2
 8005f84:	b2db      	uxtb	r3, r3
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d005      	beq.n	8005f96 <APPL_Application+0x56>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	2180      	movs	r1, #128	; 0x80
 8005f8e:	4816      	ldr	r0, [pc, #88]	; (8005fe8 <APPL_Application+0xa8>)
 8005f90:	f7fd fafa 	bl	8003588 <HAL_GPIO_WritePin>
 8005f94:	e004      	b.n	8005fa0 <APPL_Application+0x60>
	else
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8005f96:	2200      	movs	r2, #0
 8005f98:	2180      	movs	r1, #128	; 0x80
 8005f9a:	4813      	ldr	r0, [pc, #76]	; (8005fe8 <APPL_Application+0xa8>)
 8005f9c:	f7fd faf4 	bl	8003588 <HAL_GPIO_WritePin>

	if (DOChannels0x7000.LED3 == 0x0001)
 8005fa0:	4b10      	ldr	r3, [pc, #64]	; (8005fe4 <APPL_Application+0xa4>)
 8005fa2:	789b      	ldrb	r3, [r3, #2]
 8005fa4:	f003 0304 	and.w	r3, r3, #4
 8005fa8:	b2db      	uxtb	r3, r3
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d006      	beq.n	8005fbc <APPL_Application+0x7c>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005fb4:	480c      	ldr	r0, [pc, #48]	; (8005fe8 <APPL_Application+0xa8>)
 8005fb6:	f7fd fae7 	bl	8003588 <HAL_GPIO_WritePin>
 8005fba:	e005      	b.n	8005fc8 <APPL_Application+0x88>
	else
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005fc2:	4809      	ldr	r0, [pc, #36]	; (8005fe8 <APPL_Application+0xa8>)
 8005fc4:	f7fd fae0 	bl	8003588 <HAL_GPIO_WritePin>

	dac_setVal( DOChannels0x7000.DACVal );
 8005fc8:	4b06      	ldr	r3, [pc, #24]	; (8005fe4 <APPL_Application+0xa4>)
 8005fca:	889b      	ldrh	r3, [r3, #4]
 8005fcc:	4618      	mov	r0, r3
 8005fce:	f7fa fc09 	bl	80007e4 <dac_setVal>

#endif
}
 8005fd2:	bf00      	nop
 8005fd4:	bd80      	pop	{r7, pc}
 8005fd6:	bf00      	nop
 8005fd8:	2000050c 	.word	0x2000050c
 8005fdc:	20000038 	.word	0x20000038
 8005fe0:	20000498 	.word	0x20000498
 8005fe4:	20000040 	.word	0x20000040
 8005fe8:	40020400 	.word	0x40020400

08005fec <COE_GetObjectDictionary>:
/**

 \brief    returns the pointer to the object dictionary
*////////////////////////////////////////////////////////////////////////////////////////
OBJCONST TOBJECT OBJMEM * COE_GetObjectDictionary(void)
{
 8005fec:	b480      	push	{r7}
 8005fee:	af00      	add	r7, sp, #0
    return (OBJCONST TOBJECT OBJMEM *) ObjDicList;
 8005ff0:	4b03      	ldr	r3, [pc, #12]	; (8006000 <COE_GetObjectDictionary+0x14>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffc:	4770      	bx	lr
 8005ffe:	bf00      	nop
 8006000:	200005b0 	.word	0x200005b0

08006004 <COE_ObjInit>:
/**
 \brief     This function initialize the several objects
*////////////////////////////////////////////////////////////////////////////////////////

void COE_ObjInit(void)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b082      	sub	sp, #8
 8006008:	af00      	add	r7, sp, #0

    /* initialize the Sync Manager Output parameter object 0x1C32 */

    sSyncManOutPar.subindex0         = 32;
 800600a:	4b34      	ldr	r3, [pc, #208]	; (80060dc <COE_ObjInit+0xd8>)
 800600c:	2220      	movs	r2, #32
 800600e:	801a      	strh	r2, [r3, #0]
      from the master to switch between ECAT FreeRun and ECAT Synchron Mode
        if the slave supports both modes,
        in DC mode (selected by the DC registers) this value will be overwritten
        with SYNCTYPE_DCSYNC0 or SYNCTYPE_DCSYNC1 */
     /*default mode is ECAT Synchron Mode */
    sSyncManOutPar.u16SyncType     = SYNCTYPE_FREERUN;
 8006010:	4b32      	ldr	r3, [pc, #200]	; (80060dc <COE_ObjInit+0xd8>)
 8006012:	2200      	movs	r2, #0
 8006014:	805a      	strh	r2, [r3, #2]
    /* subindex 2 contains the cycle time of the application,
       in ECAT FreeRun mode it could be used for a timer interrupt to run the application,
        in ECAT Synchron mode it could be written from the master with its local cycle time
        that the slave can check if this cycle time is supported,
        in DC Mode this value will be overwritten with the DC cycle time register */
    sSyncManOutPar.u32CycleTime     = 0;
 8006016:	4b31      	ldr	r3, [pc, #196]	; (80060dc <COE_ObjInit+0xd8>)
 8006018:	2200      	movs	r2, #0
 800601a:	605a      	str	r2, [r3, #4]
    /* only for DC Mode important: the subindex 3 contains the time shift between the
       SYNC0 (SYNC1) signal and when the outputs are put to the hardware to allow the
        master a very exactly calculation of delay times*/
    sSyncManOutPar.u32ShiftTime     = 0;
 800601c:	4b2f      	ldr	r3, [pc, #188]	; (80060dc <COE_ObjInit+0xd8>)
 800601e:	2200      	movs	r2, #0
 8006020:	609a      	str	r2, [r3, #8]

    /* the subindex 4 contains the supported synchronization types */

    sSyncManOutPar.u16SyncTypesSupported    = SYNCTYPE_FREERUNSUPP            /* ECAT FreeRun Mode is supported */
 8006022:	4b2e      	ldr	r3, [pc, #184]	; (80060dc <COE_ObjInit+0xd8>)
 8006024:	f244 021f 	movw	r2, #16415	; 0x401f
 8006028:	819a      	strh	r2, [r3, #12]

    /* subindex 5 contains the minimum cycle time the slave is able to support,
       will be calculated dynamically because it depends on the connected modules
        (in this example we will make an online measurement in the ESC Interrupt Routine).
        For the sample application this value is set to MIN_PD_CYCLE_TIME */
    sSyncManOutPar.u32MinCycleTime = MIN_PD_CYCLE_TIME;
 800602a:	4b2c      	ldr	r3, [pc, #176]	; (80060dc <COE_ObjInit+0xd8>)
 800602c:	4a2c      	ldr	r2, [pc, #176]	; (80060e0 <COE_ObjInit+0xdc>)
 800602e:	611a      	str	r2, [r3, #16]
    /* only for DC Mode important: subindex 6 contains the minimum delay time the slave
       needs after receiving the SM2-event before the SYNC0(SYNC1) can be received without delays
       will be calculated dynamically because it depends on the connected modules
        (in this example we will make an online measurement in the ESC Interrupt Routine) */
    sSyncManOutPar.u32CalcAndCopyTime = (PD_OUTPUT_CALC_AND_COPY_TIME);
 8006030:	4b2a      	ldr	r3, [pc, #168]	; (80060dc <COE_ObjInit+0xd8>)
 8006032:	2200      	movs	r2, #0
 8006034:	615a      	str	r2, [r3, #20]

    /*subindex 8: trigger cycle time measurement*/
    sSyncManOutPar.u16GetCycleTime = 0;
 8006036:	4b29      	ldr	r3, [pc, #164]	; (80060dc <COE_ObjInit+0xd8>)
 8006038:	2200      	movs	r2, #0
 800603a:	839a      	strh	r2, [r3, #28]

    /*subindex 9: time from start driving outputs until outputs are valid*/
    sSyncManOutPar.u32DelayTime = (PD_OUTPUT_DELAY_TIME);
 800603c:	4b27      	ldr	r3, [pc, #156]	; (80060dc <COE_ObjInit+0xd8>)
 800603e:	2200      	movs	r2, #0
 8006040:	621a      	str	r2, [r3, #32]

    /*subindex 32: indicates if a synchronisation error has occurred*/
    sSyncManOutPar.u8SyncError = 0;
 8006042:	4b26      	ldr	r3, [pc, #152]	; (80060dc <COE_ObjInit+0xd8>)
 8006044:	2200      	movs	r2, #0
 8006046:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

/*ECATCHANGE_START(V5.11) ECAT4*/
    /* initialize the Sync Manager Input parameter object 0x1C33 */
    sSyncManInPar.subindex0         = 32;
 800604a:	4b26      	ldr	r3, [pc, #152]	; (80060e4 <COE_ObjInit+0xe0>)
 800604c:	2220      	movs	r2, #32
 800604e:	801a      	strh	r2, [r3, #0]
    /* default mode is ECAT Synchron Mode, if output size > 0 the inputs are updated with the SM2-event */
    sSyncManInPar.u16SyncType         = SYNCTYPE_FREERUN;
 8006050:	4b24      	ldr	r3, [pc, #144]	; (80060e4 <COE_ObjInit+0xe0>)
 8006052:	2200      	movs	r2, #0
 8006054:	805a      	strh	r2, [r3, #2]

    /* subindex 2: same as 0x1C32:02 */
    sSyncManInPar.u32CycleTime     = sSyncManOutPar.u32CycleTime;
 8006056:	4b21      	ldr	r3, [pc, #132]	; (80060dc <COE_ObjInit+0xd8>)
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	4a22      	ldr	r2, [pc, #136]	; (80060e4 <COE_ObjInit+0xe0>)
 800605c:	6053      	str	r3, [r2, #4]
    /* only for DC Mode important: subindex 3 contains the time shift between the
       SYNC0 (SYNC1) signal and when the inputs are got to the hardware to allow the
        master a very exactly calculation of delay times,
       will be calculated dynamically because it depends on the connected modules
        (in this example we will make an online measurement in the ESC Interrupt Routine) */
    sSyncManInPar.u32ShiftTime     = 0;
 800605e:	4b21      	ldr	r3, [pc, #132]	; (80060e4 <COE_ObjInit+0xe0>)
 8006060:	2200      	movs	r2, #0
 8006062:	609a      	str	r2, [r3, #8]
    /* subindex 4: same as 0x1C32:04 */
    sSyncManInPar.u16SyncTypesSupported    = sSyncManOutPar.u16SyncTypesSupported;
 8006064:	4b1d      	ldr	r3, [pc, #116]	; (80060dc <COE_ObjInit+0xd8>)
 8006066:	899a      	ldrh	r2, [r3, #12]
 8006068:	4b1e      	ldr	r3, [pc, #120]	; (80060e4 <COE_ObjInit+0xe0>)
 800606a:	819a      	strh	r2, [r3, #12]

    /* subindex 5: same as 0x1C32:05 */
    sSyncManInPar.u32MinCycleTime = MIN_PD_CYCLE_TIME;
 800606c:	4b1d      	ldr	r3, [pc, #116]	; (80060e4 <COE_ObjInit+0xe0>)
 800606e:	4a1c      	ldr	r2, [pc, #112]	; (80060e0 <COE_ObjInit+0xdc>)
 8006070:	611a      	str	r2, [r3, #16]
    /* subindex 6: delay read inputs, calculation and copy to SM buffer*/
    sSyncManInPar.u32CalcAndCopyTime = (PD_INPUT_CALC_AND_COPY_TIME);
 8006072:	4b1c      	ldr	r3, [pc, #112]	; (80060e4 <COE_ObjInit+0xe0>)
 8006074:	2200      	movs	r2, #0
 8006076:	615a      	str	r2, [r3, #20]
    /*subindex 8: trigger cycle time measurement*/
    sSyncManInPar.u16GetCycleTime = 0;
 8006078:	4b1a      	ldr	r3, [pc, #104]	; (80060e4 <COE_ObjInit+0xe0>)
 800607a:	2200      	movs	r2, #0
 800607c:	839a      	strh	r2, [r3, #28]
    /*subindex 9: delay to prepare input latch*/
    sSyncManInPar.u32DelayTime = (PD_INPUT_DELAY_TIME);
 800607e:	4b19      	ldr	r3, [pc, #100]	; (80060e4 <COE_ObjInit+0xe0>)
 8006080:	2200      	movs	r2, #0
 8006082:	621a      	str	r2, [r3, #32]

    /*subindex 32: incremented if a synchronisation error has occurred*/
    sSyncManInPar.u8SyncError = 0;
 8006084:	4b17      	ldr	r3, [pc, #92]	; (80060e4 <COE_ObjInit+0xe0>)
 8006086:	2200      	movs	r2, #0
 8006088:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
/*ECATCHANGE_END(V5.11) ECAT4*/

    /*Indicate no user specified Sync mode*/
    bSyncSetByUser = FALSE;
 800608c:	4b16      	ldr	r3, [pc, #88]	; (80060e8 <COE_ObjInit+0xe4>)
 800608e:	2200      	movs	r2, #0
 8006090:	701a      	strb	r2, [r3, #0]

    {
    UINT16 result = COE_ObjDictionaryInit();
 8006092:	f000 f931 	bl	80062f8 <COE_ObjDictionaryInit>
 8006096:	4603      	mov	r3, r0
 8006098:	80fb      	strh	r3, [r7, #6]
    if(result != 0)
 800609a:	88fb      	ldrh	r3, [r7, #6]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d001      	beq.n	80060a4 <COE_ObjInit+0xa0>
    {
        /*clear already linked objects*/
        COE_ClearObjDictionary();
 80060a0:	f000 f8e8 	bl	8006274 <COE_ClearObjDictionary>
    }
    }

    u8PendingSdo = 0;
 80060a4:	4b11      	ldr	r3, [pc, #68]	; (80060ec <COE_ObjInit+0xe8>)
 80060a6:	2200      	movs	r2, #0
 80060a8:	701a      	strb	r2, [r3, #0]
    bStoreCompleteAccess = FALSE;
 80060aa:	4b11      	ldr	r3, [pc, #68]	; (80060f0 <COE_ObjInit+0xec>)
 80060ac:	2200      	movs	r2, #0
 80060ae:	701a      	strb	r2, [r3, #0]
    u16StoreIndex   =   0;
 80060b0:	4b10      	ldr	r3, [pc, #64]	; (80060f4 <COE_ObjInit+0xf0>)
 80060b2:	2200      	movs	r2, #0
 80060b4:	801a      	strh	r2, [r3, #0]
    u8StoreSubindex = 0;
 80060b6:	4b10      	ldr	r3, [pc, #64]	; (80060f8 <COE_ObjInit+0xf4>)
 80060b8:	2200      	movs	r2, #0
 80060ba:	701a      	strb	r2, [r3, #0]
    u32StoreDataSize = 0;
 80060bc:	4b0f      	ldr	r3, [pc, #60]	; (80060fc <COE_ObjInit+0xf8>)
 80060be:	2200      	movs	r2, #0
 80060c0:	601a      	str	r2, [r3, #0]
    pStoreData = NULL;
 80060c2:	4b0f      	ldr	r3, [pc, #60]	; (8006100 <COE_ObjInit+0xfc>)
 80060c4:	2200      	movs	r2, #0
 80060c6:	601a      	str	r2, [r3, #0]
    pSdoPendFunc    = NULL;
 80060c8:	4b0e      	ldr	r3, [pc, #56]	; (8006104 <COE_ObjInit+0x100>)
 80060ca:	2200      	movs	r2, #0
 80060cc:	601a      	str	r2, [r3, #0]

    pSdoSegData = NULL;
 80060ce:	4b0e      	ldr	r3, [pc, #56]	; (8006108 <COE_ObjInit+0x104>)
 80060d0:	2200      	movs	r2, #0
 80060d2:	601a      	str	r2, [r3, #0]
}
 80060d4:	bf00      	nop
 80060d6:	3708      	adds	r7, #8
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd80      	pop	{r7, pc}
 80060dc:	20000b08 	.word	0x20000b08
 80060e0:	0007a120 	.word	0x0007a120
 80060e4:	20000b4c 	.word	0x20000b4c
 80060e8:	20000b01 	.word	0x20000b01
 80060ec:	20000b90 	.word	0x20000b90
 80060f0:	20000b91 	.word	0x20000b91
 80060f4:	20000b94 	.word	0x20000b94
 80060f8:	20000b92 	.word	0x20000b92
 80060fc:	20000b98 	.word	0x20000b98
 8006100:	20000b9c 	.word	0x20000b9c
 8006104:	20000ba0 	.word	0x20000ba0
 8006108:	20000bb4 	.word	0x20000bb4

0800610c <COE_AddObjectToDic>:
            ALSTATUSCODE_XX add object failed

 \brief    This function adds an object to the object dictionary
 *////////////////////////////////////////////////////////////////////////////////////////
UINT16 COE_AddObjectToDic(TOBJECT OBJMEM * pNewObjEntry)
{
 800610c:	b480      	push	{r7}
 800610e:	b085      	sub	sp, #20
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
    if(pNewObjEntry != NULL)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d062      	beq.n	80061e0 <COE_AddObjectToDic+0xd4>
    {
        if(ObjDicList == NULL)
 800611a:	4b35      	ldr	r3, [pc, #212]	; (80061f0 <COE_AddObjectToDic+0xe4>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d10c      	bne.n	800613c <COE_AddObjectToDic+0x30>
        {
            /* Object dictionary is empty */
            ObjDicList = pNewObjEntry;
 8006122:	4a33      	ldr	r2, [pc, #204]	; (80061f0 <COE_AddObjectToDic+0xe4>)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6013      	str	r3, [r2, #0]
            ObjDicList->pNext = NULL;
 8006128:	4b31      	ldr	r3, [pc, #196]	; (80061f0 <COE_AddObjectToDic+0xe4>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	2200      	movs	r2, #0
 800612e:	605a      	str	r2, [r3, #4]
            ObjDicList->pPrev = NULL;
 8006130:	4b2f      	ldr	r3, [pc, #188]	; (80061f0 <COE_AddObjectToDic+0xe4>)
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	2200      	movs	r2, #0
 8006136:	601a      	str	r2, [r3, #0]
            return 0;
 8006138:	2300      	movs	r3, #0
 800613a:	e052      	b.n	80061e2 <COE_AddObjectToDic+0xd6>
        }
        else if(ObjDicList->Index > pNewObjEntry->Index)
 800613c:	4b2c      	ldr	r3, [pc, #176]	; (80061f0 <COE_AddObjectToDic+0xe4>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	891a      	ldrh	r2, [r3, #8]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	891b      	ldrh	r3, [r3, #8]
 8006146:	429a      	cmp	r2, r3
 8006148:	d90f      	bls.n	800616a <COE_AddObjectToDic+0x5e>
        {
            /*insert new object dictionary head*/
            pNewObjEntry->pPrev = NULL;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2200      	movs	r2, #0
 800614e:	601a      	str	r2, [r3, #0]
            pNewObjEntry->pNext = ObjDicList;
 8006150:	4b27      	ldr	r3, [pc, #156]	; (80061f0 <COE_AddObjectToDic+0xe4>)
 8006152:	681a      	ldr	r2, [r3, #0]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	605a      	str	r2, [r3, #4]
            ObjDicList->pPrev = pNewObjEntry;
 8006158:	4b25      	ldr	r3, [pc, #148]	; (80061f0 <COE_AddObjectToDic+0xe4>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	687a      	ldr	r2, [r7, #4]
 800615e:	601a      	str	r2, [r3, #0]
            ObjDicList = pNewObjEntry;
 8006160:	4a23      	ldr	r2, [pc, #140]	; (80061f0 <COE_AddObjectToDic+0xe4>)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6013      	str	r3, [r2, #0]
            return 0;
 8006166:	2300      	movs	r3, #0
 8006168:	e03b      	b.n	80061e2 <COE_AddObjectToDic+0xd6>
        }
        else
        {
            TOBJECT    OBJMEM * pDicEntry = ObjDicList;
 800616a:	4b21      	ldr	r3, [pc, #132]	; (80061f0 <COE_AddObjectToDic+0xe4>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	60fb      	str	r3, [r7, #12]
            while(pDicEntry != NULL)
 8006170:	e033      	b.n	80061da <COE_AddObjectToDic+0xce>
            {
                if(pDicEntry->Index == pNewObjEntry->Index)
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	891a      	ldrh	r2, [r3, #8]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	891b      	ldrh	r3, [r3, #8]
 800617a:	429a      	cmp	r2, r3
 800617c:	d101      	bne.n	8006182 <COE_AddObjectToDic+0x76>
                {
                    /*object already exists in object dictionary*/
                    return ALSTATUSCODE_UNSPECIFIEDERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	e02f      	b.n	80061e2 <COE_AddObjectToDic+0xd6>
                }
                else if(pDicEntry->Index > pNewObjEntry->Index)
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	891a      	ldrh	r2, [r3, #8]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	891b      	ldrh	r3, [r3, #8]
 800618a:	429a      	cmp	r2, r3
 800618c:	d913      	bls.n	80061b6 <COE_AddObjectToDic+0xaa>
                {
                    pNewObjEntry->pPrev = pDicEntry->pPrev;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681a      	ldr	r2, [r3, #0]
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	601a      	str	r2, [r3, #0]
                    pNewObjEntry->pNext = pDicEntry;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	68fa      	ldr	r2, [r7, #12]
 800619a:	605a      	str	r2, [r3, #4]

                    if(pDicEntry->pPrev != NULL)
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d003      	beq.n	80061ac <COE_AddObjectToDic+0xa0>
                        pDicEntry->pPrev->pNext = pNewObjEntry;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	687a      	ldr	r2, [r7, #4]
 80061aa:	605a      	str	r2, [r3, #4]

                    pDicEntry->pPrev = pNewObjEntry;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	687a      	ldr	r2, [r7, #4]
 80061b0:	601a      	str	r2, [r3, #0]

                    return 0;
 80061b2:	2300      	movs	r3, #0
 80061b4:	e015      	b.n	80061e2 <COE_AddObjectToDic+0xd6>
                }
                else if(pDicEntry->pNext == NULL)
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d10a      	bne.n	80061d4 <COE_AddObjectToDic+0xc8>
                {
                    /*Last entry reached => add object to list tail*/
                    pDicEntry->pNext = pNewObjEntry;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	687a      	ldr	r2, [r7, #4]
 80061c2:	605a      	str	r2, [r3, #4]
                    pNewObjEntry->pPrev = pDicEntry;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	68fa      	ldr	r2, [r7, #12]
 80061c8:	601a      	str	r2, [r3, #0]
                    pNewObjEntry->pNext = NULL;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2200      	movs	r2, #0
 80061ce:	605a      	str	r2, [r3, #4]
                    return 0;
 80061d0:	2300      	movs	r3, #0
 80061d2:	e006      	b.n	80061e2 <COE_AddObjectToDic+0xd6>
                }
                else
                {
                    /*The new object index is smaller than the current index. Get next object handle.*/
                    pDicEntry = pDicEntry->pNext;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	60fb      	str	r3, [r7, #12]
            while(pDicEntry != NULL)
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d1c8      	bne.n	8006172 <COE_AddObjectToDic+0x66>
                }
            }
        }
    }
    return ALSTATUSCODE_UNSPECIFIEDERROR;
 80061e0:	2301      	movs	r3, #1
}
 80061e2:	4618      	mov	r0, r3
 80061e4:	3714      	adds	r7, #20
 80061e6:	46bd      	mov	sp, r7
 80061e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ec:	4770      	bx	lr
 80061ee:	bf00      	nop
 80061f0:	200005b0 	.word	0x200005b0

080061f4 <COE_RemoveDicEntry>:
/**

 \brief    This function removes an object to the object dictionary
*////////////////////////////////////////////////////////////////////////////////////////
void COE_RemoveDicEntry(UINT16 index)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b087      	sub	sp, #28
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	4603      	mov	r3, r0
 80061fc:	80fb      	strh	r3, [r7, #6]
    TOBJECT    OBJMEM * pDicEntry = ObjDicList;
 80061fe:	4b1c      	ldr	r3, [pc, #112]	; (8006270 <COE_RemoveDicEntry+0x7c>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	617b      	str	r3, [r7, #20]

    while(pDicEntry != NULL)
 8006204:	e02a      	b.n	800625c <COE_RemoveDicEntry+0x68>
    {
        if(pDicEntry->Index == index)
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	891b      	ldrh	r3, [r3, #8]
 800620a:	88fa      	ldrh	r2, [r7, #6]
 800620c:	429a      	cmp	r2, r3
 800620e:	d122      	bne.n	8006256 <COE_RemoveDicEntry+0x62>
        {
            TOBJECT OBJMEM *pPrevEntry = pDicEntry->pPrev;
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	613b      	str	r3, [r7, #16]
            TOBJECT OBJMEM *pNextEntry = pDicEntry->pNext;
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	60fb      	str	r3, [r7, #12]

            if(pPrevEntry != NULL)
 800621c:	693b      	ldr	r3, [r7, #16]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d002      	beq.n	8006228 <COE_RemoveDicEntry+0x34>
                pPrevEntry->pNext = pNextEntry;
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	68fa      	ldr	r2, [r7, #12]
 8006226:	605a      	str	r2, [r3, #4]

            if(pNextEntry != NULL)
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d002      	beq.n	8006234 <COE_RemoveDicEntry+0x40>
                pNextEntry->pPrev = pPrevEntry;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	693a      	ldr	r2, [r7, #16]
 8006232:	601a      	str	r2, [r3, #0]

            pDicEntry->pPrev = NULL;
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	2200      	movs	r2, #0
 8006238:	601a      	str	r2, [r3, #0]
            pDicEntry->pNext = NULL;
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	2200      	movs	r2, #0
 800623e:	605a      	str	r2, [r3, #4]
            /*Update Object dictionary pointer if list head was removed*/
            if(pDicEntry->Index == ObjDicList->Index)
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	891a      	ldrh	r2, [r3, #8]
 8006244:	4b0a      	ldr	r3, [pc, #40]	; (8006270 <COE_RemoveDicEntry+0x7c>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	891b      	ldrh	r3, [r3, #8]
 800624a:	429a      	cmp	r2, r3
 800624c:	d10a      	bne.n	8006264 <COE_RemoveDicEntry+0x70>
            {
                ObjDicList = pNextEntry;
 800624e:	4a08      	ldr	r2, [pc, #32]	; (8006270 <COE_RemoveDicEntry+0x7c>)
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	6013      	str	r3, [r2, #0]
            }
            return;
 8006254:	e006      	b.n	8006264 <COE_RemoveDicEntry+0x70>
        }

        pDicEntry = pDicEntry->pNext;
 8006256:	697b      	ldr	r3, [r7, #20]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	617b      	str	r3, [r7, #20]
    while(pDicEntry != NULL)
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d1d1      	bne.n	8006206 <COE_RemoveDicEntry+0x12>
 8006262:	e000      	b.n	8006266 <COE_RemoveDicEntry+0x72>
            return;
 8006264:	bf00      	nop
    }
}
 8006266:	371c      	adds	r7, #28
 8006268:	46bd      	mov	sp, r7
 800626a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626e:	4770      	bx	lr
 8006270:	200005b0 	.word	0x200005b0

08006274 <COE_ClearObjDictionary>:
/**

 \brief    This function clear the object dictionary
*////////////////////////////////////////////////////////////////////////////////////////
void COE_ClearObjDictionary(void)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b082      	sub	sp, #8
 8006278:	af00      	add	r7, sp, #0
    TOBJECT OBJMEM * pObjEntry = (TOBJECT OBJMEM *) ObjDicList;
 800627a:	4b0d      	ldr	r3, [pc, #52]	; (80062b0 <COE_ClearObjDictionary+0x3c>)
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	607b      	str	r3, [r7, #4]
    UINT16 Index = 0;
 8006280:	2300      	movs	r3, #0
 8006282:	807b      	strh	r3, [r7, #2]

    while(pObjEntry != NULL)
 8006284:	e009      	b.n	800629a <COE_ClearObjDictionary+0x26>
    {
        Index = pObjEntry->Index;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	891b      	ldrh	r3, [r3, #8]
 800628a:	807b      	strh	r3, [r7, #2]
        pObjEntry = pObjEntry->pNext;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	607b      	str	r3, [r7, #4]

        COE_RemoveDicEntry(Index);
 8006292:	887b      	ldrh	r3, [r7, #2]
 8006294:	4618      	mov	r0, r3
 8006296:	f7ff ffad 	bl	80061f4 <COE_RemoveDicEntry>
    while(pObjEntry != NULL)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d1f2      	bne.n	8006286 <COE_ClearObjDictionary+0x12>
    }
    ObjDicList = NULL;
 80062a0:	4b03      	ldr	r3, [pc, #12]	; (80062b0 <COE_ClearObjDictionary+0x3c>)
 80062a2:	2200      	movs	r2, #0
 80062a4:	601a      	str	r2, [r3, #0]
}
 80062a6:	bf00      	nop
 80062a8:	3708      	adds	r7, #8
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}
 80062ae:	bf00      	nop
 80062b0:	200005b0 	.word	0x200005b0

080062b4 <AddObjectsToObjDictionary>:


UINT16 AddObjectsToObjDictionary(TOBJECT OBJMEM * pObjEntry)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b084      	sub	sp, #16
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
    UINT16 result = 0;
 80062bc:	2300      	movs	r3, #0
 80062be:	81fb      	strh	r3, [r7, #14]
    TOBJECT OBJMEM * pEntry = (TOBJECT OBJMEM *)pObjEntry;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	60bb      	str	r3, [r7, #8]

    while(pEntry->Index != 0xFFFF)
 80062c4:	e00c      	b.n	80062e0 <AddObjectsToObjDictionary+0x2c>
    {
        result = COE_AddObjectToDic(pEntry);
 80062c6:	68b8      	ldr	r0, [r7, #8]
 80062c8:	f7ff ff20 	bl	800610c <COE_AddObjectToDic>
 80062cc:	4603      	mov	r3, r0
 80062ce:	81fb      	strh	r3, [r7, #14]

        if(result != 0)
 80062d0:	89fb      	ldrh	r3, [r7, #14]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d001      	beq.n	80062da <AddObjectsToObjDictionary+0x26>
            return result;
 80062d6:	89fb      	ldrh	r3, [r7, #14]
 80062d8:	e009      	b.n	80062ee <AddObjectsToObjDictionary+0x3a>

        pEntry++;
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	3328      	adds	r3, #40	; 0x28
 80062de:	60bb      	str	r3, [r7, #8]
    while(pEntry->Index != 0xFFFF)
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	891b      	ldrh	r3, [r3, #8]
 80062e4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d1ec      	bne.n	80062c6 <AddObjectsToObjDictionary+0x12>
    }

    return result;
 80062ec:	89fb      	ldrh	r3, [r7, #14]

}
 80062ee:	4618      	mov	r0, r3
 80062f0:	3710      	adds	r7, #16
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}
	...

080062f8 <COE_ObjDictionaryInit>:
            ALSTATUSCODE_XX create object dictionary failed

 \brief    This function initialize the object dictionary
*////////////////////////////////////////////////////////////////////////////////////////
UINT16 COE_ObjDictionaryInit(void)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b082      	sub	sp, #8
 80062fc:	af00      	add	r7, sp, #0
    UINT16 result = 0;
 80062fe:	2300      	movs	r3, #0
 8006300:	80fb      	strh	r3, [r7, #6]

    /*Reset object dictionary pointer*/
    ObjDicList = NULL;
 8006302:	4b0b      	ldr	r3, [pc, #44]	; (8006330 <COE_ObjDictionaryInit+0x38>)
 8006304:	2200      	movs	r2, #0
 8006306:	601a      	str	r2, [r3, #0]

    result = AddObjectsToObjDictionary((TOBJECT OBJMEM *) GenObjDic);
 8006308:	480a      	ldr	r0, [pc, #40]	; (8006334 <COE_ObjDictionaryInit+0x3c>)
 800630a:	f7ff ffd3 	bl	80062b4 <AddObjectsToObjDictionary>
 800630e:	4603      	mov	r3, r0
 8006310:	80fb      	strh	r3, [r7, #6]

    if(result != 0)
 8006312:	88fb      	ldrh	r3, [r7, #6]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d001      	beq.n	800631c <COE_ObjDictionaryInit+0x24>
        return result;
 8006318:	88fb      	ldrh	r3, [r7, #6]
 800631a:	e005      	b.n	8006328 <COE_ObjDictionaryInit+0x30>
    if(ApplicationObjDic != NULL)
    {
        result = AddObjectsToObjDictionary((TOBJECT OBJMEM *) ApplicationObjDic);
 800631c:	4806      	ldr	r0, [pc, #24]	; (8006338 <COE_ObjDictionaryInit+0x40>)
 800631e:	f7ff ffc9 	bl	80062b4 <AddObjectsToObjDictionary>
 8006322:	4603      	mov	r3, r0
 8006324:	80fb      	strh	r3, [r7, #6]
    }

    return result;
 8006326:	88fb      	ldrh	r3, [r7, #6]
}
 8006328:	4618      	mov	r0, r3
 800632a:	3708      	adds	r7, #8
 800632c:	46bd      	mov	sp, r7
 800632e:	bd80      	pop	{r7, pc}
 8006330:	200005b0 	.word	0x200005b0
 8006334:	2000019c 	.word	0x2000019c
 8006338:	20000048 	.word	0x20000048

0800633c <COE_Main>:
 \brief    is called for background calculations which should not influence the
             ECAT_Application in synchronous modes
*////////////////////////////////////////////////////////////////////////////////////////

void COE_Main(void)
{
 800633c:	b5b0      	push	{r4, r5, r7, lr}
 800633e:	b084      	sub	sp, #16
 8006340:	af02      	add	r7, sp, #8
     UINT8 abort = 0;
 8006342:	2300      	movs	r3, #0
 8006344:	71fb      	strb	r3, [r7, #7]
    if(pSdoPendFunc != NULL)
 8006346:	4b2b      	ldr	r3, [pc, #172]	; (80063f4 <COE_Main+0xb8>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d04e      	beq.n	80063ec <COE_Main+0xb0>
    {
        abort = pSdoPendFunc(u16StoreIndex,u8StoreSubindex,u32StoreDataSize,pStoreData,bStoreCompleteAccess);
 800634e:	4b29      	ldr	r3, [pc, #164]	; (80063f4 <COE_Main+0xb8>)
 8006350:	681c      	ldr	r4, [r3, #0]
 8006352:	4b29      	ldr	r3, [pc, #164]	; (80063f8 <COE_Main+0xbc>)
 8006354:	8818      	ldrh	r0, [r3, #0]
 8006356:	4b29      	ldr	r3, [pc, #164]	; (80063fc <COE_Main+0xc0>)
 8006358:	7819      	ldrb	r1, [r3, #0]
 800635a:	4b29      	ldr	r3, [pc, #164]	; (8006400 <COE_Main+0xc4>)
 800635c:	681a      	ldr	r2, [r3, #0]
 800635e:	4b29      	ldr	r3, [pc, #164]	; (8006404 <COE_Main+0xc8>)
 8006360:	681d      	ldr	r5, [r3, #0]
 8006362:	4b29      	ldr	r3, [pc, #164]	; (8006408 <COE_Main+0xcc>)
 8006364:	781b      	ldrb	r3, [r3, #0]
 8006366:	9300      	str	r3, [sp, #0]
 8006368:	462b      	mov	r3, r5
 800636a:	47a0      	blx	r4
 800636c:	4603      	mov	r3, r0
 800636e:	71fb      	strb	r3, [r7, #7]

        if(abort != ABORTIDX_WORKING)
 8006370:	79fb      	ldrb	r3, [r7, #7]
 8006372:	2bff      	cmp	r3, #255	; 0xff
 8006374:	d03a      	beq.n	80063ec <COE_Main+0xb0>
        {
            switch(u8PendingSdo)
 8006376:	4b25      	ldr	r3, [pc, #148]	; (800640c <COE_Main+0xd0>)
 8006378:	781b      	ldrb	r3, [r3, #0]
 800637a:	2b04      	cmp	r3, #4
 800637c:	dc21      	bgt.n	80063c2 <COE_Main+0x86>
 800637e:	2b03      	cmp	r3, #3
 8006380:	da16      	bge.n	80063b0 <COE_Main+0x74>
 8006382:	2b01      	cmp	r3, #1
 8006384:	d00d      	beq.n	80063a2 <COE_Main+0x66>
 8006386:	2b02      	cmp	r3, #2
 8006388:	d11b      	bne.n	80063c2 <COE_Main+0x86>
            {
                case SDO_PENDING_SEG_WRITE:
                    if(pSdoSegData)
 800638a:	4b21      	ldr	r3, [pc, #132]	; (8006410 <COE_Main+0xd4>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d007      	beq.n	80063a2 <COE_Main+0x66>
                    {
                        /* the allocated buffer can be released */
                        FREEMEM( (UINT16 VARMEM *) pSdoSegData );
 8006392:	4b1f      	ldr	r3, [pc, #124]	; (8006410 <COE_Main+0xd4>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4618      	mov	r0, r3
 8006398:	f006 fd2a 	bl	800cdf0 <free>
                        pSdoSegData = NULL;
 800639c:	4b1c      	ldr	r3, [pc, #112]	; (8006410 <COE_Main+0xd4>)
 800639e:	2200      	movs	r2, #0
 80063a0:	601a      	str	r2, [r3, #0]
                    }
                case SDO_PENDING_WRITE:
                     /*send SDO Download Response*/
                    SDOS_SdoRes(abort, 0, NULL);
 80063a2:	79fb      	ldrb	r3, [r7, #7]
 80063a4:	2200      	movs	r2, #0
 80063a6:	2100      	movs	r1, #0
 80063a8:	4618      	mov	r0, r3
 80063aa:	f006 fa63 	bl	800c874 <SDOS_SdoRes>
                break;
 80063ae:	e008      	b.n	80063c2 <COE_Main+0x86>

                case SDO_PENDING_SEG_READ:
                case SDO_PENDING_READ:
                    /* send SDO upload response */
                      SDOS_SdoRes(abort, u32StoreDataSize, pStoreData);
 80063b0:	4b13      	ldr	r3, [pc, #76]	; (8006400 <COE_Main+0xc4>)
 80063b2:	6819      	ldr	r1, [r3, #0]
 80063b4:	4b13      	ldr	r3, [pc, #76]	; (8006404 <COE_Main+0xc8>)
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	79fb      	ldrb	r3, [r7, #7]
 80063ba:	4618      	mov	r0, r3
 80063bc:	f006 fa5a 	bl	800c874 <SDOS_SdoRes>
                    break;
 80063c0:	bf00      	nop

            }

            u8PendingSdo = 0;
 80063c2:	4b12      	ldr	r3, [pc, #72]	; (800640c <COE_Main+0xd0>)
 80063c4:	2200      	movs	r2, #0
 80063c6:	701a      	strb	r2, [r3, #0]
            u16StoreIndex = 0;
 80063c8:	4b0b      	ldr	r3, [pc, #44]	; (80063f8 <COE_Main+0xbc>)
 80063ca:	2200      	movs	r2, #0
 80063cc:	801a      	strh	r2, [r3, #0]
            u8StoreSubindex = 0;
 80063ce:	4b0b      	ldr	r3, [pc, #44]	; (80063fc <COE_Main+0xc0>)
 80063d0:	2200      	movs	r2, #0
 80063d2:	701a      	strb	r2, [r3, #0]
            u32StoreDataSize = 0;
 80063d4:	4b0a      	ldr	r3, [pc, #40]	; (8006400 <COE_Main+0xc4>)
 80063d6:	2200      	movs	r2, #0
 80063d8:	601a      	str	r2, [r3, #0]
            pStoreData = NULL;
 80063da:	4b0a      	ldr	r3, [pc, #40]	; (8006404 <COE_Main+0xc8>)
 80063dc:	2200      	movs	r2, #0
 80063de:	601a      	str	r2, [r3, #0]
            bStoreCompleteAccess = 0;
 80063e0:	4b09      	ldr	r3, [pc, #36]	; (8006408 <COE_Main+0xcc>)
 80063e2:	2200      	movs	r2, #0
 80063e4:	701a      	strb	r2, [r3, #0]
            pSdoPendFunc = NULL;
 80063e6:	4b03      	ldr	r3, [pc, #12]	; (80063f4 <COE_Main+0xb8>)
 80063e8:	2200      	movs	r2, #0
 80063ea:	601a      	str	r2, [r3, #0]
        }
    }
}
 80063ec:	bf00      	nop
 80063ee:	3708      	adds	r7, #8
 80063f0:	46bd      	mov	sp, r7
 80063f2:	bdb0      	pop	{r4, r5, r7, pc}
 80063f4:	20000ba0 	.word	0x20000ba0
 80063f8:	20000b94 	.word	0x20000b94
 80063fc:	20000b92 	.word	0x20000b92
 8006400:	20000b98 	.word	0x20000b98
 8006404:	20000b9c 	.word	0x20000b9c
 8006408:	20000b91 	.word	0x20000b91
 800640c:	20000b90 	.word	0x20000b90
 8006410:	20000bb4 	.word	0x20000bb4

08006414 <PDO_InputMapping>:
/**
\brief      This function will copies the inputs from the local memory to the ESC memory
            to the hardware
*////////////////////////////////////////////////////////////////////////////////////////
void PDO_InputMapping(void)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	af00      	add	r7, sp, #0
    APPL_InputMapping((UINT16*)aPdInputData);
 8006418:	4806      	ldr	r0, [pc, #24]	; (8006434 <PDO_InputMapping+0x20>)
 800641a:	f7ff fd6f 	bl	8005efc <APPL_InputMapping>
    HW_EscWriteIsr(((MEM_ADDR *) aPdInputData), nEscAddrInputData, nPdInputSize );
 800641e:	4b06      	ldr	r3, [pc, #24]	; (8006438 <PDO_InputMapping+0x24>)
 8006420:	881b      	ldrh	r3, [r3, #0]
 8006422:	4a06      	ldr	r2, [pc, #24]	; (800643c <PDO_InputMapping+0x28>)
 8006424:	8812      	ldrh	r2, [r2, #0]
 8006426:	4619      	mov	r1, r3
 8006428:	4802      	ldr	r0, [pc, #8]	; (8006434 <PDO_InputMapping+0x20>)
 800642a:	f003 f846 	bl	80094ba <HW_EscWriteIsr>
}
 800642e:	bf00      	nop
 8006430:	bd80      	pop	{r7, pc}
 8006432:	bf00      	nop
 8006434:	20000604 	.word	0x20000604
 8006438:	200006b8 	.word	0x200006b8
 800643c:	200006aa 	.word	0x200006aa

08006440 <PDO_OutputMapping>:
\brief    This function will copies the outputs from the ESC memory to the local memory
          to the hardware. This function is only called in case of an SM2 
          (output process data) event.
*////////////////////////////////////////////////////////////////////////////////////////
void PDO_OutputMapping(void)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	af00      	add	r7, sp, #0

    HW_EscReadIsr(((MEM_ADDR *)aPdOutputData), nEscAddrOutputData, nPdOutputSize );
 8006444:	4b06      	ldr	r3, [pc, #24]	; (8006460 <PDO_OutputMapping+0x20>)
 8006446:	881b      	ldrh	r3, [r3, #0]
 8006448:	4a06      	ldr	r2, [pc, #24]	; (8006464 <PDO_OutputMapping+0x24>)
 800644a:	8812      	ldrh	r2, [r2, #0]
 800644c:	4619      	mov	r1, r3
 800644e:	4806      	ldr	r0, [pc, #24]	; (8006468 <PDO_OutputMapping+0x28>)
 8006450:	f002 ffd6 	bl	8009400 <HW_EscReadIsr>

    APPL_OutputMapping((UINT16*) aPdOutputData);
 8006454:	4804      	ldr	r0, [pc, #16]	; (8006468 <PDO_OutputMapping+0x28>)
 8006456:	f7ff fd63 	bl	8005f20 <APPL_OutputMapping>
}
 800645a:	bf00      	nop
 800645c:	bd80      	pop	{r7, pc}
 800645e:	bf00      	nop
 8006460:	200006b6 	.word	0x200006b6
 8006464:	200006ac 	.word	0x200006ac
 8006468:	200005c0 	.word	0x200005c0

0800646c <ECAT_CheckTimer>:
 \brief interrupts. In this case a local timer register is checked every ECAT_Main cycle
 \brief and the function is triggered if 1 ms is elapsed
 *////////////////////////////////////////////////////////////////////////////////////////

void ECAT_CheckTimer(void)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	af00      	add	r7, sp, #0
    if(sSyncManOutPar.u32CycleTime == 0)
 8006470:	4b0f      	ldr	r3, [pc, #60]	; (80064b0 <ECAT_CheckTimer+0x44>)
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d105      	bne.n	8006484 <ECAT_CheckTimer+0x18>
    {
        u16BusCycleCntMs++;
 8006478:	4b0e      	ldr	r3, [pc, #56]	; (80064b4 <ECAT_CheckTimer+0x48>)
 800647a:	881b      	ldrh	r3, [r3, #0]
 800647c:	3301      	adds	r3, #1
 800647e:	b29a      	uxth	r2, r3
 8006480:	4b0c      	ldr	r3, [pc, #48]	; (80064b4 <ECAT_CheckTimer+0x48>)
 8006482:	801a      	strh	r2, [r3, #0]
    }

    /*decrement the state transition timeout counter*/
    if(bEcatWaitForAlControlRes &&  (EsmTimeoutCounter > 0))
 8006484:	4b0c      	ldr	r3, [pc, #48]	; (80064b8 <ECAT_CheckTimer+0x4c>)
 8006486:	781b      	ldrb	r3, [r3, #0]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d00d      	beq.n	80064a8 <ECAT_CheckTimer+0x3c>
 800648c:	4b0b      	ldr	r3, [pc, #44]	; (80064bc <ECAT_CheckTimer+0x50>)
 800648e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006492:	2b00      	cmp	r3, #0
 8006494:	dd08      	ble.n	80064a8 <ECAT_CheckTimer+0x3c>
    {
        EsmTimeoutCounter--;
 8006496:	4b09      	ldr	r3, [pc, #36]	; (80064bc <ECAT_CheckTimer+0x50>)
 8006498:	f9b3 3000 	ldrsh.w	r3, [r3]
 800649c:	b29b      	uxth	r3, r3
 800649e:	3b01      	subs	r3, #1
 80064a0:	b29b      	uxth	r3, r3
 80064a2:	b21a      	sxth	r2, r3
 80064a4:	4b05      	ldr	r3, [pc, #20]	; (80064bc <ECAT_CheckTimer+0x50>)
 80064a6:	801a      	strh	r2, [r3, #0]
    }



    DC_CheckWatchdog();
 80064a8:	f002 fc56 	bl	8008d58 <DC_CheckWatchdog>
}
 80064ac:	bf00      	nop
 80064ae:	bd80      	pop	{r7, pc}
 80064b0:	20000b08 	.word	0x20000b08
 80064b4:	200005b4 	.word	0x200005b4
 80064b8:	200006a7 	.word	0x200006a7
 80064bc:	20000686 	.word	0x20000686

080064c0 <HandleBusCycleCalculation>:
/////////////////////////////////////////////////////////////////////////////////////////
/**
 \brief    This function is called from the PDI_Isr and is used to calculate the bus cycle time 
  *////////////////////////////////////////////////////////////////////////////////////////
void HandleBusCycleCalculation(void)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b084      	sub	sp, #16
 80064c4:	af00      	add	r7, sp, #0
    /*calculate the cycle time if device is in SM Sync mode and Cycle time was not calculated yet*/
    if ( !bDcSyncActive && bEscIntEnabled)
 80064c6:	4b23      	ldr	r3, [pc, #140]	; (8006554 <HandleBusCycleCalculation+0x94>)
 80064c8:	781b      	ldrb	r3, [r3, #0]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d13e      	bne.n	800654c <HandleBusCycleCalculation+0x8c>
 80064ce:	4b22      	ldr	r3, [pc, #136]	; (8006558 <HandleBusCycleCalculation+0x98>)
 80064d0:	781b      	ldrb	r3, [r3, #0]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d03a      	beq.n	800654c <HandleBusCycleCalculation+0x8c>
    {
        BOOL bTiggerCalcCycleTime = FALSE;
 80064d6:	2300      	movs	r3, #0
 80064d8:	73fb      	strb	r3, [r7, #15]

        if(sSyncManOutPar.u16GetCycleTime == 1)
 80064da:	4b20      	ldr	r3, [pc, #128]	; (800655c <HandleBusCycleCalculation+0x9c>)
 80064dc:	8b9b      	ldrh	r3, [r3, #28]
 80064de:	2b01      	cmp	r3, #1
 80064e0:	d101      	bne.n	80064e6 <HandleBusCycleCalculation+0x26>
            bTiggerCalcCycleTime = TRUE;
 80064e2:	2301      	movs	r3, #1
 80064e4:	73fb      	strb	r3, [r7, #15]
        if(bTiggerCalcCycleTime)
 80064e6:	7bfb      	ldrb	r3, [r7, #15]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d017      	beq.n	800651c <HandleBusCycleCalculation+0x5c>
        {
            /*get bus cycle time triggered */
            sSyncManOutPar.u32CycleTime = 0;
 80064ec:	4b1b      	ldr	r3, [pc, #108]	; (800655c <HandleBusCycleCalculation+0x9c>)
 80064ee:	2200      	movs	r2, #0
 80064f0:	605a      	str	r2, [r3, #4]
            sSyncManOutPar.u16GetCycleTime = 0;
 80064f2:	4b1a      	ldr	r3, [pc, #104]	; (800655c <HandleBusCycleCalculation+0x9c>)
 80064f4:	2200      	movs	r2, #0
 80064f6:	839a      	strh	r2, [r3, #28]

            sSyncManInPar.u32CycleTime  = 0;
 80064f8:	4b19      	ldr	r3, [pc, #100]	; (8006560 <HandleBusCycleCalculation+0xa0>)
 80064fa:	2200      	movs	r2, #0
 80064fc:	605a      	str	r2, [r3, #4]
            sSyncManInPar.u16GetCycleTime = 0;
 80064fe:	4b18      	ldr	r3, [pc, #96]	; (8006560 <HandleBusCycleCalculation+0xa0>)
 8006500:	2200      	movs	r2, #0
 8006502:	839a      	strh	r2, [r3, #28]
            
            u16BusCycleCntMs = 0;
 8006504:	4b17      	ldr	r3, [pc, #92]	; (8006564 <HandleBusCycleCalculation+0xa4>)
 8006506:	2200      	movs	r2, #0
 8006508:	801a      	strh	r2, [r3, #0]
            bCycleTimeMeasurementStarted = TRUE;
 800650a:	4b17      	ldr	r3, [pc, #92]	; (8006568 <HandleBusCycleCalculation+0xa8>)
 800650c:	2201      	movs	r2, #1
 800650e:	701a      	strb	r2, [r3, #0]
            StartTimerCnt = (UINT32) HW_GetTimer();
 8006510:	f7fa fc44 	bl	8000d9c <timer_Get_Value>
 8006514:	4603      	mov	r3, r0
 8006516:	4a15      	ldr	r2, [pc, #84]	; (800656c <HandleBusCycleCalculation+0xac>)
 8006518:	6013      	str	r3, [r2, #0]
/*ECATCHANGE_END(V5.11) ECAT3*/
            /* CiA402 Motion controller cycle time is only set if DC Synchronisation is active*/
            }
        }
    }
}
 800651a:	e017      	b.n	800654c <HandleBusCycleCalculation+0x8c>
            if(bCycleTimeMeasurementStarted == TRUE)
 800651c:	4b12      	ldr	r3, [pc, #72]	; (8006568 <HandleBusCycleCalculation+0xa8>)
 800651e:	781b      	ldrb	r3, [r3, #0]
 8006520:	2b01      	cmp	r3, #1
 8006522:	d113      	bne.n	800654c <HandleBusCycleCalculation+0x8c>
                UINT32 CurTimerCnt = (UINT32)HW_GetTimer();
 8006524:	f7fa fc3a 	bl	8000d9c <timer_Get_Value>
 8006528:	60b8      	str	r0, [r7, #8]
                UINT32 CalcCycleTime = 0;
 800652a:	2300      	movs	r3, #0
 800652c:	607b      	str	r3, [r7, #4]
                sSyncManOutPar.u32CycleTime = CalcCycleTime;
 800652e:	4a0b      	ldr	r2, [pc, #44]	; (800655c <HandleBusCycleCalculation+0x9c>)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6053      	str	r3, [r2, #4]
                sSyncManInPar.u32CycleTime  = CalcCycleTime;
 8006534:	4a0a      	ldr	r2, [pc, #40]	; (8006560 <HandleBusCycleCalculation+0xa0>)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6053      	str	r3, [r2, #4]
                u16BusCycleCntMs = 0;
 800653a:	4b0a      	ldr	r3, [pc, #40]	; (8006564 <HandleBusCycleCalculation+0xa4>)
 800653c:	2200      	movs	r2, #0
 800653e:	801a      	strh	r2, [r3, #0]
                StartTimerCnt = 0;
 8006540:	4b0a      	ldr	r3, [pc, #40]	; (800656c <HandleBusCycleCalculation+0xac>)
 8006542:	2200      	movs	r2, #0
 8006544:	601a      	str	r2, [r3, #0]
                bCycleTimeMeasurementStarted = FALSE;
 8006546:	4b08      	ldr	r3, [pc, #32]	; (8006568 <HandleBusCycleCalculation+0xa8>)
 8006548:	2200      	movs	r2, #0
 800654a:	701a      	strb	r2, [r3, #0]
}
 800654c:	bf00      	nop
 800654e:	3710      	adds	r7, #16
 8006550:	46bd      	mov	sp, r7
 8006552:	bd80      	pop	{r7, pc}
 8006554:	20000684 	.word	0x20000684
 8006558:	200006a0 	.word	0x200006a0
 800655c:	20000b08 	.word	0x20000b08
 8006560:	20000b4c 	.word	0x20000b4c
 8006564:	200005b4 	.word	0x200005b4
 8006568:	200005bc 	.word	0x200005bc
 800656c:	200005b8 	.word	0x200005b8

08006570 <PDI_Isr>:
/*ECATCHANGE_END(V5.11) ECAT6*/

void PDI_Isr(void)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b082      	sub	sp, #8
 8006574:	af00      	add	r7, sp, #0
    if(bEscIntEnabled)
 8006576:	4b46      	ldr	r3, [pc, #280]	; (8006690 <PDI_Isr+0x120>)
 8006578:	781b      	ldrb	r3, [r3, #0]
 800657a:	2b00      	cmp	r3, #0
 800657c:	f000 8084 	beq.w	8006688 <PDI_Isr+0x118>
    {
        /* get the AL event register */
        UINT16  ALEvent = HW_GetALEventRegister_Isr();
 8006580:	f002 ff06 	bl	8009390 <HW_GetALEventRegister_Isr>
 8006584:	4603      	mov	r3, r0
 8006586:	80fb      	strh	r3, [r7, #6]
        ALEvent = SWAPWORD(ALEvent);

        if ( ALEvent & PROCESS_OUTPUT_EVENT )
 8006588:	88fb      	ldrh	r3, [r7, #6]
 800658a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800658e:	2b00      	cmp	r3, #0
 8006590:	d034      	beq.n	80065fc <PDI_Isr+0x8c>
        {
            if(bDcRunning && bDcSyncActive)
 8006592:	4b40      	ldr	r3, [pc, #256]	; (8006694 <PDI_Isr+0x124>)
 8006594:	781b      	ldrb	r3, [r3, #0]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d006      	beq.n	80065a8 <PDI_Isr+0x38>
 800659a:	4b3f      	ldr	r3, [pc, #252]	; (8006698 <PDI_Isr+0x128>)
 800659c:	781b      	ldrb	r3, [r3, #0]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d002      	beq.n	80065a8 <PDI_Isr+0x38>
            {
                /* Reset SM/Sync0 counter. Will be incremented on every Sync0 event*/
                u16SmSync0Counter = 0;
 80065a2:	4b3e      	ldr	r3, [pc, #248]	; (800669c <PDI_Isr+0x12c>)
 80065a4:	2200      	movs	r2, #0
 80065a6:	801a      	strh	r2, [r3, #0]
            }
            if(sSyncManOutPar.u16SmEventMissedCounter > 0)
 80065a8:	4b3d      	ldr	r3, [pc, #244]	; (80066a0 <PDI_Isr+0x130>)
 80065aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d005      	beq.n	80065bc <PDI_Isr+0x4c>
                sSyncManOutPar.u16SmEventMissedCounter--;
 80065b0:	4b3b      	ldr	r3, [pc, #236]	; (80066a0 <PDI_Isr+0x130>)
 80065b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065b4:	3b01      	subs	r3, #1
 80065b6:	b29a      	uxth	r2, r3
 80065b8:	4b39      	ldr	r3, [pc, #228]	; (80066a0 <PDI_Isr+0x130>)
 80065ba:	851a      	strh	r2, [r3, #40]	; 0x28


/*ECATCHANGE_START(V5.11) ECAT6*/
            //calculate the bus cycle time if required
            HandleBusCycleCalculation();
 80065bc:	f7ff ff80 	bl	80064c0 <HandleBusCycleCalculation>
/*ECATCHANGE_END(V5.11) ECAT6*/

        /* Outputs were updated, set flag for watchdog monitoring */
        bEcatFirstOutputsReceived = TRUE;
 80065c0:	4b38      	ldr	r3, [pc, #224]	; (80066a4 <PDI_Isr+0x134>)
 80065c2:	2201      	movs	r2, #1
 80065c4:	701a      	strb	r2, [r3, #0]


        /*
            handle output process data event
        */
        if ( bEcatOutputUpdateRunning )
 80065c6:	4b38      	ldr	r3, [pc, #224]	; (80066a8 <PDI_Isr+0x138>)
 80065c8:	781b      	ldrb	r3, [r3, #0]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d002      	beq.n	80065d4 <PDI_Isr+0x64>
        {
            /* slave is in OP, update the outputs */
            PDO_OutputMapping();
 80065ce:	f7ff ff37 	bl	8006440 <PDO_OutputMapping>
 80065d2:	e013      	b.n	80065fc <PDI_Isr+0x8c>
        }
        else
        {
            /* Just acknowledge the process data event in the INIT,PreOP and SafeOP state */
            HW_EscReadWordIsr(u16dummy,nEscAddrOutputData);
 80065d4:	4b35      	ldr	r3, [pc, #212]	; (80066ac <PDI_Isr+0x13c>)
 80065d6:	881b      	ldrh	r3, [r3, #0]
 80065d8:	2202      	movs	r2, #2
 80065da:	4619      	mov	r1, r3
 80065dc:	4834      	ldr	r0, [pc, #208]	; (80066b0 <PDI_Isr+0x140>)
 80065de:	f002 ff0f 	bl	8009400 <HW_EscReadIsr>
            HW_EscReadWordIsr(u16dummy,(nEscAddrOutputData+nPdOutputSize-2));
 80065e2:	4b32      	ldr	r3, [pc, #200]	; (80066ac <PDI_Isr+0x13c>)
 80065e4:	881a      	ldrh	r2, [r3, #0]
 80065e6:	4b33      	ldr	r3, [pc, #204]	; (80066b4 <PDI_Isr+0x144>)
 80065e8:	881b      	ldrh	r3, [r3, #0]
 80065ea:	4413      	add	r3, r2
 80065ec:	b29b      	uxth	r3, r3
 80065ee:	3b02      	subs	r3, #2
 80065f0:	b29b      	uxth	r3, r3
 80065f2:	2202      	movs	r2, #2
 80065f4:	4619      	mov	r1, r3
 80065f6:	482e      	ldr	r0, [pc, #184]	; (80066b0 <PDI_Isr+0x140>)
 80065f8:	f002 ff02 	bl	8009400 <HW_EscReadIsr>
        }
        }

/*ECATCHANGE_START(V5.11) ECAT4*/
        if (( ALEvent & PROCESS_INPUT_EVENT ) && (nPdOutputSize == 0))
 80065fc:	88fb      	ldrh	r3, [r7, #6]
 80065fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006602:	2b00      	cmp	r3, #0
 8006604:	d005      	beq.n	8006612 <PDI_Isr+0xa2>
 8006606:	4b2b      	ldr	r3, [pc, #172]	; (80066b4 <PDI_Isr+0x144>)
 8006608:	881b      	ldrh	r3, [r3, #0]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d101      	bne.n	8006612 <PDI_Isr+0xa2>
        {
            //calculate the bus cycle time if required
            HandleBusCycleCalculation();
 800660e:	f7ff ff57 	bl	80064c0 <HandleBusCycleCalculation>
/*ECATCHANGE_END(V5.11) ECAT4*/

        /*
            Call ECAT_Application() in SM Sync mode
        */
        if (sSyncManOutPar.u16SyncType == SYNCTYPE_SM_SYNCHRON)
 8006612:	4b23      	ldr	r3, [pc, #140]	; (80066a0 <PDI_Isr+0x130>)
 8006614:	885b      	ldrh	r3, [r3, #2]
 8006616:	2b01      	cmp	r3, #1
 8006618:	d101      	bne.n	800661e <PDI_Isr+0xae>
        {
            /* The Application is synchronized to process data Sync Manager event*/
            ECAT_Application();
 800661a:	f000 f99b 	bl	8006954 <ECAT_Application>
        }

    if ( bEcatInputUpdateRunning 
 800661e:	4b26      	ldr	r3, [pc, #152]	; (80066b8 <PDI_Isr+0x148>)
 8006620:	781b      	ldrb	r3, [r3, #0]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d009      	beq.n	800663a <PDI_Isr+0xca>
/*ECATCHANGE_START(V5.11) ESM7*/
       && ((sSyncManInPar.u16SyncType == SYNCTYPE_SM_SYNCHRON) || (sSyncManInPar.u16SyncType == SYNCTYPE_SM2_SYNCHRON))
 8006626:	4b25      	ldr	r3, [pc, #148]	; (80066bc <PDI_Isr+0x14c>)
 8006628:	885b      	ldrh	r3, [r3, #2]
 800662a:	2b01      	cmp	r3, #1
 800662c:	d003      	beq.n	8006636 <PDI_Isr+0xc6>
 800662e:	4b23      	ldr	r3, [pc, #140]	; (80066bc <PDI_Isr+0x14c>)
 8006630:	885b      	ldrh	r3, [r3, #2]
 8006632:	2b22      	cmp	r3, #34	; 0x22
 8006634:	d101      	bne.n	800663a <PDI_Isr+0xca>
/*ECATCHANGE_END(V5.11) ESM7*/
        )
    {
        /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
        PDO_InputMapping();
 8006636:	f7ff feed 	bl	8006414 <PDO_InputMapping>

    /*
      Check if cycle exceed
    */
    /*if next SM event was triggered during runtime increment cycle exceed counter*/
    ALEvent = HW_GetALEventRegister_Isr();
 800663a:	f002 fea9 	bl	8009390 <HW_GetALEventRegister_Isr>
 800663e:	4603      	mov	r3, r0
 8006640:	80fb      	strh	r3, [r7, #6]
    ALEvent = SWAPWORD(ALEvent);

    if ( ALEvent & PROCESS_OUTPUT_EVENT )
 8006642:	88fb      	ldrh	r3, [r7, #6]
 8006644:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006648:	2b00      	cmp	r3, #0
 800664a:	d01d      	beq.n	8006688 <PDI_Isr+0x118>
    {
        sSyncManOutPar.u16CycleExceededCounter++;
 800664c:	4b14      	ldr	r3, [pc, #80]	; (80066a0 <PDI_Isr+0x130>)
 800664e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006650:	3301      	adds	r3, #1
 8006652:	b29a      	uxth	r2, r3
 8006654:	4b12      	ldr	r3, [pc, #72]	; (80066a0 <PDI_Isr+0x130>)
 8006656:	855a      	strh	r2, [r3, #42]	; 0x2a
        sSyncManInPar.u16CycleExceededCounter = sSyncManOutPar.u16CycleExceededCounter;
 8006658:	4b11      	ldr	r3, [pc, #68]	; (80066a0 <PDI_Isr+0x130>)
 800665a:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800665c:	4b17      	ldr	r3, [pc, #92]	; (80066bc <PDI_Isr+0x14c>)
 800665e:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Acknowledge the process data event*/
            HW_EscReadWordIsr(u16dummy,nEscAddrOutputData);
 8006660:	4b12      	ldr	r3, [pc, #72]	; (80066ac <PDI_Isr+0x13c>)
 8006662:	881b      	ldrh	r3, [r3, #0]
 8006664:	2202      	movs	r2, #2
 8006666:	4619      	mov	r1, r3
 8006668:	4811      	ldr	r0, [pc, #68]	; (80066b0 <PDI_Isr+0x140>)
 800666a:	f002 fec9 	bl	8009400 <HW_EscReadIsr>
            HW_EscReadWordIsr(u16dummy,(nEscAddrOutputData+nPdOutputSize-2));
 800666e:	4b0f      	ldr	r3, [pc, #60]	; (80066ac <PDI_Isr+0x13c>)
 8006670:	881a      	ldrh	r2, [r3, #0]
 8006672:	4b10      	ldr	r3, [pc, #64]	; (80066b4 <PDI_Isr+0x144>)
 8006674:	881b      	ldrh	r3, [r3, #0]
 8006676:	4413      	add	r3, r2
 8006678:	b29b      	uxth	r3, r3
 800667a:	3b02      	subs	r3, #2
 800667c:	b29b      	uxth	r3, r3
 800667e:	2202      	movs	r2, #2
 8006680:	4619      	mov	r1, r3
 8006682:	480b      	ldr	r0, [pc, #44]	; (80066b0 <PDI_Isr+0x140>)
 8006684:	f002 febc 	bl	8009400 <HW_EscReadIsr>
    }
    } //if(bEscIntEnabled)
}
 8006688:	bf00      	nop
 800668a:	3708      	adds	r7, #8
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}
 8006690:	200006a0 	.word	0x200006a0
 8006694:	20000688 	.word	0x20000688
 8006698:	20000684 	.word	0x20000684
 800669c:	2000068a 	.word	0x2000068a
 80066a0:	20000b08 	.word	0x20000b08
 80066a4:	20000682 	.word	0x20000682
 80066a8:	20000680 	.word	0x20000680
 80066ac:	200006b6 	.word	0x200006b6
 80066b0:	200006bc 	.word	0x200006bc
 80066b4:	200006ac 	.word	0x200006ac
 80066b8:	20000681 	.word	0x20000681
 80066bc:	20000b4c 	.word	0x20000b4c

080066c0 <Sync0_Isr>:

void Sync0_Isr(void)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b082      	sub	sp, #8
 80066c4:	af00      	add	r7, sp, #0
     Sync0WdCounter = 0;
 80066c6:	4b45      	ldr	r3, [pc, #276]	; (80067dc <Sync0_Isr+0x11c>)
 80066c8:	2200      	movs	r2, #0
 80066ca:	801a      	strh	r2, [r3, #0]

    if(bDcSyncActive)
 80066cc:	4b44      	ldr	r3, [pc, #272]	; (80067e0 <Sync0_Isr+0x120>)
 80066ce:	781b      	ldrb	r3, [r3, #0]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d07f      	beq.n	80067d4 <Sync0_Isr+0x114>
    {

        if ( bEcatInputUpdateRunning )
 80066d4:	4b43      	ldr	r3, [pc, #268]	; (80067e4 <Sync0_Isr+0x124>)
 80066d6:	781b      	ldrb	r3, [r3, #0]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d005      	beq.n	80066e8 <Sync0_Isr+0x28>
        {
            LatchInputSync0Counter++;
 80066dc:	4b42      	ldr	r3, [pc, #264]	; (80067e8 <Sync0_Isr+0x128>)
 80066de:	881b      	ldrh	r3, [r3, #0]
 80066e0:	3301      	adds	r3, #1
 80066e2:	b29a      	uxth	r2, r3
 80066e4:	4b40      	ldr	r3, [pc, #256]	; (80067e8 <Sync0_Isr+0x128>)
 80066e6:	801a      	strh	r2, [r3, #0]
        }

/*ECATCHANGE_START(V5.11) ECAT4*/
        if(u16SmSync0Value > 0)
 80066e8:	4b40      	ldr	r3, [pc, #256]	; (80067ec <Sync0_Isr+0x12c>)
 80066ea:	881b      	ldrh	r3, [r3, #0]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d04e      	beq.n	800678e <Sync0_Isr+0xce>
        {
           /* Check if Sm-Sync sequence is invalid */
           if (u16SmSync0Counter > u16SmSync0Value)
 80066f0:	4b3f      	ldr	r3, [pc, #252]	; (80067f0 <Sync0_Isr+0x130>)
 80066f2:	881a      	ldrh	r2, [r3, #0]
 80066f4:	4b3d      	ldr	r3, [pc, #244]	; (80067ec <Sync0_Isr+0x12c>)
 80066f6:	881b      	ldrh	r3, [r3, #0]
 80066f8:	429a      	cmp	r2, r3
 80066fa:	d923      	bls.n	8006744 <Sync0_Isr+0x84>
           {
              /*ECATCHANGE_START(V5.11) COE3*/
              if ((nPdOutputSize > 0) && (sSyncManOutPar.u16SmEventMissedCounter <= sErrorSettings.u16SyncErrorCounterLimit))
 80066fc:	4b3d      	ldr	r3, [pc, #244]	; (80067f4 <Sync0_Isr+0x134>)
 80066fe:	881b      	ldrh	r3, [r3, #0]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d00b      	beq.n	800671c <Sync0_Isr+0x5c>
 8006704:	4b3c      	ldr	r3, [pc, #240]	; (80067f8 <Sync0_Isr+0x138>)
 8006706:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8006708:	4b3c      	ldr	r3, [pc, #240]	; (80067fc <Sync0_Isr+0x13c>)
 800670a:	891b      	ldrh	r3, [r3, #8]
 800670c:	429a      	cmp	r2, r3
 800670e:	d805      	bhi.n	800671c <Sync0_Isr+0x5c>
              {
                 /*ECATCHANGE_END(V5.11) COE3*/
                 sSyncManOutPar.u16SmEventMissedCounter = sSyncManOutPar.u16SmEventMissedCounter + 3;
 8006710:	4b39      	ldr	r3, [pc, #228]	; (80067f8 <Sync0_Isr+0x138>)
 8006712:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006714:	3303      	adds	r3, #3
 8006716:	b29a      	uxth	r2, r3
 8006718:	4b37      	ldr	r3, [pc, #220]	; (80067f8 <Sync0_Isr+0x138>)
 800671a:	851a      	strh	r2, [r3, #40]	; 0x28
              }

/*ECATCHANGE_START(V5.11) COE3*/
           if ((nPdInputSize > 0) && (nPdOutputSize == 0) && (sSyncManInPar.u16SmEventMissedCounter <= sErrorSettings.u16SyncErrorCounterLimit))
 800671c:	4b38      	ldr	r3, [pc, #224]	; (8006800 <Sync0_Isr+0x140>)
 800671e:	881b      	ldrh	r3, [r3, #0]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d00f      	beq.n	8006744 <Sync0_Isr+0x84>
 8006724:	4b33      	ldr	r3, [pc, #204]	; (80067f4 <Sync0_Isr+0x134>)
 8006726:	881b      	ldrh	r3, [r3, #0]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d10b      	bne.n	8006744 <Sync0_Isr+0x84>
 800672c:	4b35      	ldr	r3, [pc, #212]	; (8006804 <Sync0_Isr+0x144>)
 800672e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8006730:	4b32      	ldr	r3, [pc, #200]	; (80067fc <Sync0_Isr+0x13c>)
 8006732:	891b      	ldrh	r3, [r3, #8]
 8006734:	429a      	cmp	r2, r3
 8006736:	d805      	bhi.n	8006744 <Sync0_Isr+0x84>
           {
/*ECATCHANGE_END(V5.11) COE3*/
               sSyncManInPar.u16SmEventMissedCounter = sSyncManInPar.u16SmEventMissedCounter + 3;
 8006738:	4b32      	ldr	r3, [pc, #200]	; (8006804 <Sync0_Isr+0x144>)
 800673a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800673c:	3303      	adds	r3, #3
 800673e:	b29a      	uxth	r2, r3
 8006740:	4b30      	ldr	r3, [pc, #192]	; (8006804 <Sync0_Isr+0x144>)
 8006742:	851a      	strh	r2, [r3, #40]	; 0x28
           }

           } // if (u16SmSync0Counter > u16SmSync0Value)

           
           if ((nPdOutputSize == 0) && (nPdInputSize > 0))
 8006744:	4b2b      	ldr	r3, [pc, #172]	; (80067f4 <Sync0_Isr+0x134>)
 8006746:	881b      	ldrh	r3, [r3, #0]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d11a      	bne.n	8006782 <Sync0_Isr+0xc2>
 800674c:	4b2c      	ldr	r3, [pc, #176]	; (8006800 <Sync0_Isr+0x140>)
 800674e:	881b      	ldrh	r3, [r3, #0]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d016      	beq.n	8006782 <Sync0_Isr+0xc2>
           {
              /* Input only with DC, check if the last input data was read*/
              UINT16  ALEvent = HW_GetALEventRegister_Isr();
 8006754:	f002 fe1c 	bl	8009390 <HW_GetALEventRegister_Isr>
 8006758:	4603      	mov	r3, r0
 800675a:	80fb      	strh	r3, [r7, #6]
              ALEvent = SWAPWORD(ALEvent);

              if ((ALEvent & PROCESS_INPUT_EVENT) == 0)
 800675c:	88fb      	ldrh	r3, [r7, #6]
 800675e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006762:	2b00      	cmp	r3, #0
 8006764:	d106      	bne.n	8006774 <Sync0_Isr+0xb4>
              {
                 /* no input data was read by the master, increment the sm missed counter*/
                 u16SmSync0Counter++;
 8006766:	4b22      	ldr	r3, [pc, #136]	; (80067f0 <Sync0_Isr+0x130>)
 8006768:	881b      	ldrh	r3, [r3, #0]
 800676a:	3301      	adds	r3, #1
 800676c:	b29a      	uxth	r2, r3
 800676e:	4b20      	ldr	r3, [pc, #128]	; (80067f0 <Sync0_Isr+0x130>)
 8006770:	801a      	strh	r2, [r3, #0]
           {
 8006772:	e00c      	b.n	800678e <Sync0_Isr+0xce>
              }
              else
              {
                 /* Reset SM/Sync0 counter*/
                 u16SmSync0Counter = 0;
 8006774:	4b1e      	ldr	r3, [pc, #120]	; (80067f0 <Sync0_Isr+0x130>)
 8006776:	2200      	movs	r2, #0
 8006778:	801a      	strh	r2, [r3, #0]

                 sSyncManInPar.u16SmEventMissedCounter = 0;
 800677a:	4b22      	ldr	r3, [pc, #136]	; (8006804 <Sync0_Isr+0x144>)
 800677c:	2200      	movs	r2, #0
 800677e:	851a      	strh	r2, [r3, #40]	; 0x28
           {
 8006780:	e005      	b.n	800678e <Sync0_Isr+0xce>

              }
           }
           else
           {
              u16SmSync0Counter++;
 8006782:	4b1b      	ldr	r3, [pc, #108]	; (80067f0 <Sync0_Isr+0x130>)
 8006784:	881b      	ldrh	r3, [r3, #0]
 8006786:	3301      	adds	r3, #1
 8006788:	b29a      	uxth	r2, r3
 800678a:	4b19      	ldr	r3, [pc, #100]	; (80067f0 <Sync0_Isr+0x130>)
 800678c:	801a      	strh	r2, [r3, #0]
           }
        }//SM -Sync monitoring enabled
/*ECATCHANGE_END(V5.11) ECAT4*/


        if(!bEscIntEnabled && bEcatOutputUpdateRunning)
 800678e:	4b1e      	ldr	r3, [pc, #120]	; (8006808 <Sync0_Isr+0x148>)
 8006790:	781b      	ldrb	r3, [r3, #0]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d105      	bne.n	80067a2 <Sync0_Isr+0xe2>
 8006796:	4b1d      	ldr	r3, [pc, #116]	; (800680c <Sync0_Isr+0x14c>)
 8006798:	781b      	ldrb	r3, [r3, #0]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d001      	beq.n	80067a2 <Sync0_Isr+0xe2>
        {
            /* Output mapping was not done by the PDI ISR */
            PDO_OutputMapping();
 800679e:	f7ff fe4f 	bl	8006440 <PDO_OutputMapping>
        }

        /* Application is synchronized to SYNC0 event*/
        ECAT_Application();
 80067a2:	f000 f8d7 	bl	8006954 <ECAT_Application>

        if ( bEcatInputUpdateRunning 
 80067a6:	4b0f      	ldr	r3, [pc, #60]	; (80067e4 <Sync0_Isr+0x124>)
 80067a8:	781b      	ldrb	r3, [r3, #0]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d012      	beq.n	80067d4 <Sync0_Isr+0x114>
           && (LatchInputSync0Value > 0) && (LatchInputSync0Value == LatchInputSync0Counter) ) /* Inputs shall be latched on a specific Sync0 event */
 80067ae:	4b18      	ldr	r3, [pc, #96]	; (8006810 <Sync0_Isr+0x150>)
 80067b0:	881b      	ldrh	r3, [r3, #0]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d00e      	beq.n	80067d4 <Sync0_Isr+0x114>
 80067b6:	4b16      	ldr	r3, [pc, #88]	; (8006810 <Sync0_Isr+0x150>)
 80067b8:	881a      	ldrh	r2, [r3, #0]
 80067ba:	4b0b      	ldr	r3, [pc, #44]	; (80067e8 <Sync0_Isr+0x128>)
 80067bc:	881b      	ldrh	r3, [r3, #0]
 80067be:	429a      	cmp	r2, r3
 80067c0:	d108      	bne.n	80067d4 <Sync0_Isr+0x114>
        {
            /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
            PDO_InputMapping();
 80067c2:	f7ff fe27 	bl	8006414 <PDO_InputMapping>

            if(LatchInputSync0Value == 1)
 80067c6:	4b12      	ldr	r3, [pc, #72]	; (8006810 <Sync0_Isr+0x150>)
 80067c8:	881b      	ldrh	r3, [r3, #0]
 80067ca:	2b01      	cmp	r3, #1
 80067cc:	d102      	bne.n	80067d4 <Sync0_Isr+0x114>
            {
                /* if inputs are latched on every Sync0 event (otherwise the counter is reset on the next Sync1 event) */
                LatchInputSync0Counter = 0;
 80067ce:	4b06      	ldr	r3, [pc, #24]	; (80067e8 <Sync0_Isr+0x128>)
 80067d0:	2200      	movs	r2, #0
 80067d2:	801a      	strh	r2, [r3, #0]
            }
        }

    }
}
 80067d4:	bf00      	nop
 80067d6:	3708      	adds	r7, #8
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}
 80067dc:	20000694 	.word	0x20000694
 80067e0:	20000684 	.word	0x20000684
 80067e4:	20000681 	.word	0x20000681
 80067e8:	2000069e 	.word	0x2000069e
 80067ec:	2000068c 	.word	0x2000068c
 80067f0:	2000068a 	.word	0x2000068a
 80067f4:	200006ac 	.word	0x200006ac
 80067f8:	20000b08 	.word	0x20000b08
 80067fc:	20000354 	.word	0x20000354
 8006800:	200006aa 	.word	0x200006aa
 8006804:	20000b4c 	.word	0x20000b4c
 8006808:	200006a0 	.word	0x200006a0
 800680c:	20000680 	.word	0x20000680
 8006810:	2000069c 	.word	0x2000069c

08006814 <Sync1_Isr>:

void Sync1_Isr(void)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	af00      	add	r7, sp, #0
    Sync1WdCounter = 0;
 8006818:	4b0a      	ldr	r3, [pc, #40]	; (8006844 <Sync1_Isr+0x30>)
 800681a:	2200      	movs	r2, #0
 800681c:	801a      	strh	r2, [r3, #0]

        if ( bEcatInputUpdateRunning 
 800681e:	4b0a      	ldr	r3, [pc, #40]	; (8006848 <Sync1_Isr+0x34>)
 8006820:	781b      	ldrb	r3, [r3, #0]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d009      	beq.n	800683a <Sync1_Isr+0x26>
            && (sSyncManInPar.u16SyncType == SYNCTYPE_DCSYNC1)
 8006826:	4b09      	ldr	r3, [pc, #36]	; (800684c <Sync1_Isr+0x38>)
 8006828:	885b      	ldrh	r3, [r3, #2]
 800682a:	2b03      	cmp	r3, #3
 800682c:	d105      	bne.n	800683a <Sync1_Isr+0x26>
            && (LatchInputSync0Value == 0)) /* Inputs are latched on Sync1 (LatchInputSync0Value == 0), if LatchInputSync0Value > 0 inputs are latched with Sync0 */
 800682e:	4b08      	ldr	r3, [pc, #32]	; (8006850 <Sync1_Isr+0x3c>)
 8006830:	881b      	ldrh	r3, [r3, #0]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d101      	bne.n	800683a <Sync1_Isr+0x26>
        {
            /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
            PDO_InputMapping();
 8006836:	f7ff fded 	bl	8006414 <PDO_InputMapping>
        }

        /* Reset Sync0 latch counter (to start next Sync0 latch cycle) */
        LatchInputSync0Counter = 0;
 800683a:	4b06      	ldr	r3, [pc, #24]	; (8006854 <Sync1_Isr+0x40>)
 800683c:	2200      	movs	r2, #0
 800683e:	801a      	strh	r2, [r3, #0]
}
 8006840:	bf00      	nop
 8006842:	bd80      	pop	{r7, pc}
 8006844:	20000698 	.word	0x20000698
 8006848:	20000681 	.word	0x20000681
 800684c:	20000b4c 	.word	0x20000b4c
 8006850:	2000069c 	.word	0x2000069c
 8006854:	2000069e 	.word	0x2000069e

08006858 <MainInit>:
 \brief    This function initialize the EtherCAT Sample Code

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 MainInit(void)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b082      	sub	sp, #8
 800685c:	af00      	add	r7, sp, #0
    UINT16 Error = 0;
 800685e:	2300      	movs	r3, #0
 8006860:	80fb      	strh	r3, [r7, #6]
    SET_EEPROM_PTR
#endif
/*ECATCHANGE_END(V5.11) EEPROM1*/

    /* initialize the EtherCAT Slave Interface */
    ECAT_Init();
 8006862:	f002 fb59 	bl	8008f18 <ECAT_Init>
    /* initialize the objects */
    COE_ObjInit();
 8006866:	f7ff fbcd 	bl	8006004 <COE_ObjInit>


    /*Timer initialization*/
    u16BusCycleCntMs = 0;
 800686a:	4b08      	ldr	r3, [pc, #32]	; (800688c <MainInit+0x34>)
 800686c:	2200      	movs	r2, #0
 800686e:	801a      	strh	r2, [r3, #0]
    StartTimerCnt = 0;
 8006870:	4b07      	ldr	r3, [pc, #28]	; (8006890 <MainInit+0x38>)
 8006872:	2200      	movs	r2, #0
 8006874:	601a      	str	r2, [r3, #0]
    bCycleTimeMeasurementStarted = FALSE;
 8006876:	4b07      	ldr	r3, [pc, #28]	; (8006894 <MainInit+0x3c>)
 8006878:	2200      	movs	r2, #0
 800687a:	701a      	strb	r2, [r3, #0]

    /*indicate that the slave stack initialization finished*/
    bInitFinished = TRUE;
 800687c:	4b06      	ldr	r3, [pc, #24]	; (8006898 <MainInit+0x40>)
 800687e:	2201      	movs	r2, #1
 8006880:	701a      	strb	r2, [r3, #0]

/*Application Init need to be called from the application layer*/
     return Error;
 8006882:	88fb      	ldrh	r3, [r7, #6]
}
 8006884:	4618      	mov	r0, r3
 8006886:	3708      	adds	r7, #8
 8006888:	46bd      	mov	sp, r7
 800688a:	bd80      	pop	{r7, pc}
 800688c:	200005b4 	.word	0x200005b4
 8006890:	200005b8 	.word	0x200005b8
 8006894:	200005bc 	.word	0x200005bc
 8006898:	20000648 	.word	0x20000648

0800689c <MainLoop>:
 \brief    This function shall be called cyclically from main

*////////////////////////////////////////////////////////////////////////////////////////

void MainLoop(void)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b082      	sub	sp, #8
 80068a0:	af00      	add	r7, sp, #0
    /*return if initialization not finished */
    if(bInitFinished == FALSE)
 80068a2:	4b25      	ldr	r3, [pc, #148]	; (8006938 <MainLoop+0x9c>)
 80068a4:	781b      	ldrb	r3, [r3, #0]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d041      	beq.n	800692e <MainLoop+0x92>

        /* FreeRun-Mode:  bEscIntEnabled = FALSE, bDcSyncActive = FALSE
           Synchron-Mode: bEscIntEnabled = TRUE, bDcSyncActive = FALSE
           DC-Mode:       bEscIntEnabled = TRUE, bDcSyncActive = TRUE */
        if (
            (!bEscIntEnabled || !bEcatFirstOutputsReceived)     /* SM-Synchronous, but not SM-event received */
 80068aa:	4b24      	ldr	r3, [pc, #144]	; (800693c <MainLoop+0xa0>)
 80068ac:	781b      	ldrb	r3, [r3, #0]
        if (
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d003      	beq.n	80068ba <MainLoop+0x1e>
            (!bEscIntEnabled || !bEcatFirstOutputsReceived)     /* SM-Synchronous, but not SM-event received */
 80068b2:	4b23      	ldr	r3, [pc, #140]	; (8006940 <MainLoop+0xa4>)
 80068b4:	781b      	ldrb	r3, [r3, #0]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d132      	bne.n	8006920 <MainLoop+0x84>
          && !bDcSyncActive                                               /* DC-Synchronous */
 80068ba:	4b22      	ldr	r3, [pc, #136]	; (8006944 <MainLoop+0xa8>)
 80068bc:	781b      	ldrb	r3, [r3, #0]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d12e      	bne.n	8006920 <MainLoop+0x84>
               from the ESC interrupt routine (in mcihw.c or spihw.c),
               in ECAT Synchron Mode it should be additionally checked, if the SM-event is received
               at least once (bEcatFirstOutputsReceived = 1), otherwise no interrupt is generated
               and the function ECAT_Application has to be called here (with interrupts disabled,
               because the SM-event could be generated while executing ECAT_Application) */
            if ( !bEscIntEnabled )
 80068c2:	4b1e      	ldr	r3, [pc, #120]	; (800693c <MainLoop+0xa0>)
 80068c4:	781b      	ldrb	r3, [r3, #0]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d11e      	bne.n	8006908 <MainLoop+0x6c>
            {
                /* application is running in ECAT FreeRun Mode,
                   first we have to check, if outputs were received */
                UINT16 ALEvent = HW_GetALEventRegister();
 80068ca:	f002 fd57 	bl	800937c <HW_GetALEventRegister>
 80068ce:	4603      	mov	r3, r0
 80068d0:	80fb      	strh	r3, [r7, #6]
                ALEvent = SWAPWORD(ALEvent);

                if ( ALEvent & PROCESS_OUTPUT_EVENT )
 80068d2:	88fb      	ldrh	r3, [r7, #6]
 80068d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d009      	beq.n	80068f0 <MainLoop+0x54>
                {
                    /* set the flag for the state machine behaviour */
                    bEcatFirstOutputsReceived = TRUE;
 80068dc:	4b18      	ldr	r3, [pc, #96]	; (8006940 <MainLoop+0xa4>)
 80068de:	2201      	movs	r2, #1
 80068e0:	701a      	strb	r2, [r3, #0]
                    if ( bEcatOutputUpdateRunning )
 80068e2:	4b19      	ldr	r3, [pc, #100]	; (8006948 <MainLoop+0xac>)
 80068e4:	781b      	ldrb	r3, [r3, #0]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d00e      	beq.n	8006908 <MainLoop+0x6c>
                    {
                        /* update the outputs */
                        PDO_OutputMapping();
 80068ea:	f7ff fda9 	bl	8006440 <PDO_OutputMapping>
 80068ee:	e00b      	b.n	8006908 <MainLoop+0x6c>
                    }
                }
                else if ( nPdOutputSize == 0 )
 80068f0:	4b16      	ldr	r3, [pc, #88]	; (800694c <MainLoop+0xb0>)
 80068f2:	881b      	ldrh	r3, [r3, #0]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d107      	bne.n	8006908 <MainLoop+0x6c>
                {
                    /* if no outputs are transmitted, the watchdog must be reset, when the inputs were read */
                    if ( ALEvent & PROCESS_INPUT_EVENT )
 80068f8:	88fb      	ldrh	r3, [r7, #6]
 80068fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d002      	beq.n	8006908 <MainLoop+0x6c>
                    {
                        /* Outputs were updated, set flag for watchdog monitoring */
                        bEcatFirstOutputsReceived = TRUE;
 8006902:	4b0f      	ldr	r3, [pc, #60]	; (8006940 <MainLoop+0xa4>)
 8006904:	2201      	movs	r2, #1
 8006906:	701a      	strb	r2, [r3, #0]
                    }
                }
            }

            DISABLE_ESC_INT();
 8006908:	f7fa fa5a 	bl	8000dc0 <disable_Irq_Sync0_Sync1>
            ECAT_Application();
 800690c:	f000 f822 	bl	8006954 <ECAT_Application>

            if ( bEcatInputUpdateRunning )
 8006910:	4b0f      	ldr	r3, [pc, #60]	; (8006950 <MainLoop+0xb4>)
 8006912:	781b      	ldrb	r3, [r3, #0]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d001      	beq.n	800691c <MainLoop+0x80>
            {
                /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
                PDO_InputMapping();
 8006918:	f7ff fd7c 	bl	8006414 <PDO_InputMapping>
            }
            ENABLE_ESC_INT();
 800691c:	f7fa fa4a 	bl	8000db4 <enable_Irq_Sync0_Sync1>
        }


        /* call EtherCAT functions */
        ECAT_Main();
 8006920:	f002 fba4 	bl	800906c <ECAT_Main>

        /* call lower prior application part */
       COE_Main();
 8006924:	f7ff fd0a 	bl	800633c <COE_Main>
       CheckIfEcatError();
 8006928:	f002 faa4 	bl	8008e74 <CheckIfEcatError>
 800692c:	e000      	b.n	8006930 <MainLoop+0x94>
        return;
 800692e:	bf00      	nop

}
 8006930:	3708      	adds	r7, #8
 8006932:	46bd      	mov	sp, r7
 8006934:	bd80      	pop	{r7, pc}
 8006936:	bf00      	nop
 8006938:	20000648 	.word	0x20000648
 800693c:	200006a0 	.word	0x200006a0
 8006940:	20000682 	.word	0x20000682
 8006944:	20000684 	.word	0x20000684
 8006948:	20000680 	.word	0x20000680
 800694c:	200006ac 	.word	0x200006ac
 8006950:	20000681 	.word	0x20000681

08006954 <ECAT_Application>:
/**
 \brief    ECAT_Application (prev. SSC versions "COE_Application")
 this function calculates and the physical process signals and triggers the input mapping
*////////////////////////////////////////////////////////////////////////////////////////
void ECAT_Application(void)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	af00      	add	r7, sp, #0
    {
        APPL_Application();
 8006958:	f7ff faf2 	bl	8005f40 <APPL_Application>
    }
/* PDO Input mapping is called from the specific trigger ISR */
}
 800695c:	bf00      	nop
 800695e:	bd80      	pop	{r7, pc}

08006960 <COE_Init>:

 \brief    This function intialize the CoE Interface.
*////////////////////////////////////////////////////////////////////////////////////////

void COE_Init(void)
{
 8006960:	b480      	push	{r7}
 8006962:	af00      	add	r7, sp, #0
    pCoeSendStored = 0;
 8006964:	4b05      	ldr	r3, [pc, #20]	; (800697c <COE_Init+0x1c>)
 8006966:	2200      	movs	r2, #0
 8006968:	601a      	str	r2, [r3, #0]
    nSdoInfoFragmentsLeft = 0;
 800696a:	4b05      	ldr	r3, [pc, #20]	; (8006980 <COE_Init+0x20>)
 800696c:	2200      	movs	r2, #0
 800696e:	801a      	strh	r2, [r3, #0]
}
 8006970:	bf00      	nop
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr
 800697a:	bf00      	nop
 800697c:	2000064c 	.word	0x2000064c
 8006980:	20000bb8 	.word	0x20000bb8

08006984 <COE_ServiceInd>:
 \brief    This function is called when a CoE (CAN application layer over EtherCAT) service is received from
             the master.
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 COE_ServiceInd(TCOEMBX MBXMEM *pCoeMbx)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b084      	sub	sp, #16
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
    UINT8 result = 0;
 800698c:	2300      	movs	r3, #0
 800698e:	73fb      	strb	r3, [r7, #15]

    switch ((pCoeMbx->CoeHeader & COEHEADER_COESERVICEMASK) >> COEHEADER_COESERVICESHIFT)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	88db      	ldrh	r3, [r3, #6]
 8006994:	0b1b      	lsrs	r3, r3, #12
 8006996:	b29b      	uxth	r3, r3
 8006998:	3b01      	subs	r3, #1
 800699a:	2b07      	cmp	r3, #7
 800699c:	d821      	bhi.n	80069e2 <COE_ServiceInd+0x5e>
 800699e:	a201      	add	r2, pc, #4	; (adr r2, 80069a4 <COE_ServiceInd+0x20>)
 80069a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069a4:	080069dd 	.word	0x080069dd
 80069a8:	080069c5 	.word	0x080069c5
 80069ac:	080069dd 	.word	0x080069dd
 80069b0:	080069dd 	.word	0x080069dd
 80069b4:	080069dd 	.word	0x080069dd
 80069b8:	080069dd 	.word	0x080069dd
 80069bc:	080069dd 	.word	0x080069dd
 80069c0:	080069d1 	.word	0x080069d1
    {
    case COESERVICE_SDOREQUEST:
        /* SDO-Request received, call SDOS_SdoInd to process the SDO-Request
           if an existing SDO-Stack shall be used, the corresponding function
            should be called */
        result = SDOS_SdoInd( (TINITSDOMBX MBXMEM *) pCoeMbx );
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f005 fca1 	bl	800c30c <SDOS_SdoInd>
 80069ca:	4603      	mov	r3, r0
 80069cc:	73fb      	strb	r3, [r7, #15]
        break;
 80069ce:	e00b      	b.n	80069e8 <COE_ServiceInd+0x64>

    case COESERVICE_SDOINFO:
        /* SDO-Information Request received, call SDOS_SdoInfoInd to process the SDO-Request */
        result = SDOS_SdoInfoInd( (TSDOINFORMATION MBXMEM *) pCoeMbx );
 80069d0:	6878      	ldr	r0, [r7, #4]
 80069d2:	f005 ffdd 	bl	800c990 <SDOS_SdoInfoInd>
 80069d6:	4603      	mov	r3, r0
 80069d8:	73fb      	strb	r3, [r7, #15]
        /*NOERROR_INWORK is never returned by SDOS_SdoInfoInd() => delete return code handling*/
        break;
 80069da:	e005      	b.n	80069e8 <COE_ServiceInd+0x64>
    case COESERVICE_TXPDO:
    case COESERVICE_RXPDO:
    case COESERVICE_TXPDOREMREQ:
    case COESERVICE_RXPDOREMREQ:
        /* these CoE services are not supported yet */
        result = MBXERR_SERVICENOTSUPPORTED;
 80069dc:	2304      	movs	r3, #4
 80069de:	73fb      	strb	r3, [r7, #15]
        break;
 80069e0:	e002      	b.n	80069e8 <COE_ServiceInd+0x64>

    default:
        result = MBXERR_INVALIDHEADER;
 80069e2:	2305      	movs	r3, #5
 80069e4:	73fb      	strb	r3, [r7, #15]
        break;
 80069e6:	bf00      	nop
    }
    return result;
 80069e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80069ea:	4618      	mov	r0, r3
 80069ec:	3710      	adds	r7, #16
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}
 80069f2:	bf00      	nop

080069f4 <COE_ContinueInd>:
*////////////////////////////////////////////////////////////////////////////////////////

/*ECATCHANGE_START(V5.11) COE4*/
UINT8 COE_ContinueInd(TMBX MBXMEM * pMbx)
/*ECATCHANGE_END(V5.11) COE4*/
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b082      	sub	sp, #8
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
    if (pCoeSendStored)
 80069fc:	4b12      	ldr	r3, [pc, #72]	; (8006a48 <COE_ContinueInd+0x54>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d009      	beq.n	8006a18 <COE_ContinueInd+0x24>
    {
        /* send the stored CoE service which could not be sent before */
        MBX_MailboxSendReq(pCoeSendStored, 0);
 8006a04:	4b10      	ldr	r3, [pc, #64]	; (8006a48 <COE_ContinueInd+0x54>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	2100      	movs	r1, #0
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	f003 fbfa 	bl	800a204 <MBX_MailboxSendReq>
        pCoeSendStored = 0;
 8006a10:	4b0d      	ldr	r3, [pc, #52]	; (8006a48 <COE_ContinueInd+0x54>)
 8006a12:	2200      	movs	r2, #0
 8006a14:	601a      	str	r2, [r3, #0]
 8006a16:	e012      	b.n	8006a3e <COE_ContinueInd+0x4a>
    }
    else
    {
        /* send the next fragment of the last CoE service (only for SDO-Information possible) */
        /* in mailbox queue mode pMbx is always 0, so a mailbox buffer shall be get */
        pMbx = (TMBX MBXMEM *) APPL_AllocMailboxBuffer(SIZEOF(TMBX));
 8006a18:	f44f 7080 	mov.w	r0, #256	; 0x100
 8006a1c:	f006 f9e0 	bl	800cde0 <malloc>
 8006a20:	4603      	mov	r3, r0
 8006a22:	607b      	str	r3, [r7, #4]
        /* it shall be checked if a valid pointer was returned */
/*ECATCHANGE_START(V5.11) COE4*/
        if (pMbx == NULL)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d101      	bne.n	8006a2e <COE_ContinueInd+0x3a>
        {
            return MBXERR_NOMOREMEMORY;
 8006a2a:	2307      	movs	r3, #7
 8006a2c:	e008      	b.n	8006a40 <COE_ContinueInd+0x4c>
        }
        else
/*ECATCHANGE_END(V5.11) COE4*/
        {
            /* copy the stored SDO-Info-Header in the request */
            MBXMEMCPY(pMbx, aSdoInfoHeader, SDO_INFO_HEADER_BYTE_SIZE);
 8006a2e:	220e      	movs	r2, #14
 8006a30:	4906      	ldr	r1, [pc, #24]	; (8006a4c <COE_ContinueInd+0x58>)
 8006a32:	6878      	ldr	r0, [r7, #4]
 8006a34:	f006 f9f4 	bl	800ce20 <memcpy>
            /* call SDOS_SdoInfoInd to generate and send the next fragment */
            SDOS_SdoInfoInd( (TSDOINFORMATION MBXMEM *) pMbx );
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f005 ffa9 	bl	800c990 <SDOS_SdoInfoInd>
        }
    }

    return 0;
 8006a3e:	2300      	movs	r3, #0
}
 8006a40:	4618      	mov	r0, r3
 8006a42:	3708      	adds	r7, #8
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bd80      	pop	{r7, pc}
 8006a48:	2000064c 	.word	0x2000064c
 8006a4c:	20000ba4 	.word	0x20000ba4

08006a50 <EOE_ServiceInd>:
 \brief    This function is called when a EoE (Ethernet over EtherCAT) service is received from
             the master.
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 EOE_ServiceInd(TMBX MBXMEM *pMbx)
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b088      	sub	sp, #32
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
    UINT16 result = 0;
 8006a58:	2300      	movs	r3, #0
 8006a5a:	83bb      	strh	r3, [r7, #28]
    ETHERCAT_EOE_HEADER MBXMEM * pEoe = (ETHERCAT_EOE_HEADER MBXMEM *) pMbx->Data;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	3306      	adds	r3, #6
 8006a60:	61bb      	str	r3, [r7, #24]
    ETHERCAT_EOE_INIT MBXMEM * pEoeInit;
    UINT16 mbxSize = SWAPWORD(pMbx->MbxHeader.Length);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	881b      	ldrh	r3, [r3, #0]
 8006a66:	82fb      	strh	r3, [r7, #22]
    UINT16 expSize = ETHERCAT_EOE_HEADER_LEN;
 8006a68:	2304      	movs	r3, #4
 8006a6a:	83fb      	strh	r3, [r7, #30]

    /* check, if mailbox header is correct for EoE */
    if ( mbxSize >= ETHERCAT_EOE_HEADER_LEN)
 8006a6c:	8afb      	ldrh	r3, [r7, #22]
 8006a6e:	2b03      	cmp	r3, #3
 8006a70:	f240 8199 	bls.w	8006da6 <EOE_ServiceInd+0x356>
    {
        /* enough bytes were received, check EoE service */
        switch ( SWAPWORD(pEoe->Flags1) & EOEHEADER_TYPE )
 8006a74:	69bb      	ldr	r3, [r7, #24]
 8006a76:	881b      	ldrh	r3, [r3, #0]
 8006a78:	f003 030f 	and.w	r3, r3, #15
 8006a7c:	2b06      	cmp	r3, #6
 8006a7e:	f000 8178 	beq.w	8006d72 <EOE_ServiceInd+0x322>
 8006a82:	2b06      	cmp	r3, #6
 8006a84:	f300 8185 	bgt.w	8006d92 <EOE_ServiceInd+0x342>
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d003      	beq.n	8006a94 <EOE_ServiceInd+0x44>
 8006a8c:	2b02      	cmp	r3, #2
 8006a8e:	f000 80fd 	beq.w	8006c8c <EOE_ServiceInd+0x23c>
 8006a92:	e17e      	b.n	8006d92 <EOE_ServiceInd+0x342>
        {
        case EOE_TYPE_FRAME_FRAG:
            /* EoE fragment received, check fragment number, the fragments are expected one after another
               and u8ReceiveFragmentNo stores the next expected fragmentNo to be received */
            if ( (SWAPWORD(pEoe->Flags2) & EOEHEADER_FRAGMENT) != u8ReceiveFragmentNo )
 8006a94:	69bb      	ldr	r3, [r7, #24]
 8006a96:	885b      	ldrh	r3, [r3, #2]
 8006a98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006a9c:	4a93      	ldr	r2, [pc, #588]	; (8006cec <EOE_ServiceInd+0x29c>)
 8006a9e:	7812      	ldrb	r2, [r2, #0]
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d01a      	beq.n	8006ada <EOE_ServiceInd+0x8a>
            {
                /* wrong fragment received, that means fragments got lost, we have to check if fragments
                   of an old Ethernet frame are still stored in the buffer pEthernetReceiveFrame */
                if ( u8ReceiveFragmentNo != 0 )
 8006aa4:	4b91      	ldr	r3, [pc, #580]	; (8006cec <EOE_ServiceInd+0x29c>)
 8006aa6:	781b      	ldrb	r3, [r3, #0]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d00e      	beq.n	8006aca <EOE_ServiceInd+0x7a>
                {
                    /* expected fragmentNo was unequal 0, that means fragments of an old Ethernet frame were stored,
                       so we have to free the old buffer (because the old Ethernet frame was not received completely) */
                    /* for the PIC18 (Eva-Board demo) there is only one buffer for an Ethernet frame available,
                       for all other microcontroller we have to free the buffer here to dynamic memory handling */
                    if (pEthernetReceiveFrame != NULL)
 8006aac:	4b90      	ldr	r3, [pc, #576]	; (8006cf0 <EOE_ServiceInd+0x2a0>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d007      	beq.n	8006ac4 <EOE_ServiceInd+0x74>
                    {
                        FREEMEM((MEM_ADDR MBXMEM *) pEthernetReceiveFrame);
 8006ab4:	4b8e      	ldr	r3, [pc, #568]	; (8006cf0 <EOE_ServiceInd+0x2a0>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4618      	mov	r0, r3
 8006aba:	f006 f999 	bl	800cdf0 <free>
                        pEthernetReceiveFrame = NULL;
 8006abe:	4b8c      	ldr	r3, [pc, #560]	; (8006cf0 <EOE_ServiceInd+0x2a0>)
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	601a      	str	r2, [r3, #0]
                    }
                    /* next fragment which will be accepted is a the beginning of a new EoE frame (fragmentNo=0) */
                    u8ReceiveFragmentNo = 0;
 8006ac4:	4b89      	ldr	r3, [pc, #548]	; (8006cec <EOE_ServiceInd+0x29c>)
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	701a      	strb	r2, [r3, #0]
                }

                /* ignore fragment if it is not the beginning of a new EoE frame */
                if ( SWAPWORD(pEoe->Flags2) & EOEHEADER_FRAGMENT )
 8006aca:	69bb      	ldr	r3, [r7, #24]
 8006acc:	885b      	ldrh	r3, [r3, #2]
 8006ace:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d001      	beq.n	8006ada <EOE_ServiceInd+0x8a>
                    /* fragmentNo != 0 -> ignore */
                    return 0;
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	e172      	b.n	8006dc0 <EOE_ServiceInd+0x370>
            }

            if ( u8ReceiveFragmentNo == 0 )
 8006ada:	4b84      	ldr	r3, [pc, #528]	; (8006cec <EOE_ServiceInd+0x29c>)
 8006adc:	781b      	ldrb	r3, [r3, #0]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d131      	bne.n	8006b46 <EOE_ServiceInd+0xf6>
            {
                /* fragmentNo = 0, the fragment is the beginning of a new frame, get buffer for the whole Ethernet frame */
                u16EthernetReceiveSize = ((SWAPWORD(pEoe->Flags2) & EOEHEADER_OFFSETBUFFER) >> EOEHEADERSHIFT_OFFSETBUFFER) << 5;    // * 32
 8006ae2:	69bb      	ldr	r3, [r7, #24]
 8006ae4:	885b      	ldrh	r3, [r3, #2]
 8006ae6:	119b      	asrs	r3, r3, #6
 8006ae8:	015b      	lsls	r3, r3, #5
 8006aea:	b29b      	uxth	r3, r3
 8006aec:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8006af0:	b29a      	uxth	r2, r3
 8006af2:	4b80      	ldr	r3, [pc, #512]	; (8006cf4 <EOE_ServiceInd+0x2a4>)
 8006af4:	801a      	strh	r2, [r3, #0]
                /* for the PIC18 (Eva-Board demo) there is only one buffer for an Ethernet frame available,
                   for all other microcontroller we have to get a buffer from the dynamic memory handling */

                if (pEthernetReceiveFrame != NULL)
 8006af6:	4b7e      	ldr	r3, [pc, #504]	; (8006cf0 <EOE_ServiceInd+0x2a0>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d007      	beq.n	8006b0e <EOE_ServiceInd+0xbe>
                {
                    FREEMEM((MEM_ADDR MBXMEM *) pEthernetReceiveFrame);
 8006afe:	4b7c      	ldr	r3, [pc, #496]	; (8006cf0 <EOE_ServiceInd+0x2a0>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	4618      	mov	r0, r3
 8006b04:	f006 f974 	bl	800cdf0 <free>
                    pEthernetReceiveFrame = NULL;
 8006b08:	4b79      	ldr	r3, [pc, #484]	; (8006cf0 <EOE_ServiceInd+0x2a0>)
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	601a      	str	r2, [r3, #0]
                }

                pEthernetReceiveFrame = (MEM_ADDR MBXMEM *) ALLOCMEM( u16EthernetReceiveSize );
 8006b0e:	4b79      	ldr	r3, [pc, #484]	; (8006cf4 <EOE_ServiceInd+0x2a4>)
 8006b10:	881b      	ldrh	r3, [r3, #0]
 8006b12:	4618      	mov	r0, r3
 8006b14:	f006 f964 	bl	800cde0 <malloc>
 8006b18:	4603      	mov	r3, r0
 8006b1a:	461a      	mov	r2, r3
 8006b1c:	4b74      	ldr	r3, [pc, #464]	; (8006cf0 <EOE_ServiceInd+0x2a0>)
 8006b1e:	601a      	str	r2, [r3, #0]
                if ( pEthernetReceiveFrame == NULL )
 8006b20:	4b73      	ldr	r3, [pc, #460]	; (8006cf0 <EOE_ServiceInd+0x2a0>)
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d101      	bne.n	8006b2c <EOE_ServiceInd+0xdc>
                    return MBXERR_NOMOREMEMORY;
 8006b28:	2307      	movs	r3, #7
 8006b2a:	e149      	b.n	8006dc0 <EOE_ServiceInd+0x370>

                /* u16EthernetReceiveOffset stores the actual offset of the Ethernet frame,
                   where the next fragment is copied to */
                u16EthernetReceiveOffset = 0;
 8006b2c:	4b72      	ldr	r3, [pc, #456]	; (8006cf8 <EOE_ServiceInd+0x2a8>)
 8006b2e:	2200      	movs	r2, #0
 8006b30:	801a      	strh	r2, [r3, #0]
                /* store the frameNo, which has to be the same for all fragments of the whole Ethernet frame */
                u16ReceiveFrameNo = SWAPWORD(pEoe->Flags2) & EOEHEADER_FRAMENO;
 8006b32:	69bb      	ldr	r3, [r7, #24]
 8006b34:	885b      	ldrh	r3, [r3, #2]
 8006b36:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006b3a:	f023 030f 	bic.w	r3, r3, #15
 8006b3e:	b29a      	uxth	r2, r3
 8006b40:	4b6e      	ldr	r3, [pc, #440]	; (8006cfc <EOE_ServiceInd+0x2ac>)
 8006b42:	801a      	strh	r2, [r3, #0]
 8006b44:	e031      	b.n	8006baa <EOE_ServiceInd+0x15a>
            }
            else
            {
                /* fragment > 0, the next correct fragment is received,
                   get the offset of the fragment inside the Ethernet frame */
                UINT16 offset = ((SWAPWORD(pEoe->Flags2) & EOEHEADER_OFFSETBUFFER) >> EOEHEADERSHIFT_OFFSETBUFFER) << 5;    // * 32
 8006b46:	69bb      	ldr	r3, [r7, #24]
 8006b48:	885b      	ldrh	r3, [r3, #2]
 8006b4a:	119b      	asrs	r3, r3, #6
 8006b4c:	015b      	lsls	r3, r3, #5
 8006b4e:	b29b      	uxth	r3, r3
 8006b50:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8006b54:	81fb      	strh	r3, [r7, #14]
                /* get the sent frameNo */
                UINT16 frameNo = SWAPWORD(pEoe->Flags2) & EOEHEADER_FRAMENO;
 8006b56:	69bb      	ldr	r3, [r7, #24]
 8006b58:	885b      	ldrh	r3, [r3, #2]
 8006b5a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006b5e:	f023 030f 	bic.w	r3, r3, #15
 8006b62:	81bb      	strh	r3, [r7, #12]

                /* check if offset is correct and frameNo match to the expected values */
                if ( offset != u16EthernetReceiveOffset || frameNo != u16ReceiveFrameNo )
 8006b64:	4b64      	ldr	r3, [pc, #400]	; (8006cf8 <EOE_ServiceInd+0x2a8>)
 8006b66:	881b      	ldrh	r3, [r3, #0]
 8006b68:	89fa      	ldrh	r2, [r7, #14]
 8006b6a:	429a      	cmp	r2, r3
 8006b6c:	d104      	bne.n	8006b78 <EOE_ServiceInd+0x128>
 8006b6e:	4b63      	ldr	r3, [pc, #396]	; (8006cfc <EOE_ServiceInd+0x2ac>)
 8006b70:	881b      	ldrh	r3, [r3, #0]
 8006b72:	89ba      	ldrh	r2, [r7, #12]
 8006b74:	429a      	cmp	r2, r3
 8006b76:	d018      	beq.n	8006baa <EOE_ServiceInd+0x15a>
                {
                    /* wrong offset or wrong frameNo -> free buffer, ignore fragment */
                    if (pEthernetReceiveFrame != NULL)
 8006b78:	4b5d      	ldr	r3, [pc, #372]	; (8006cf0 <EOE_ServiceInd+0x2a0>)
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d007      	beq.n	8006b90 <EOE_ServiceInd+0x140>
                    {
                        FREEMEM((MEM_ADDR MBXMEM *) pEthernetReceiveFrame);
 8006b80:	4b5b      	ldr	r3, [pc, #364]	; (8006cf0 <EOE_ServiceInd+0x2a0>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4618      	mov	r0, r3
 8006b86:	f006 f933 	bl	800cdf0 <free>
                        pEthernetReceiveFrame = NULL;
 8006b8a:	4b59      	ldr	r3, [pc, #356]	; (8006cf0 <EOE_ServiceInd+0x2a0>)
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	601a      	str	r2, [r3, #0]
                    }
                    if(pMbx != NULL)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d004      	beq.n	8006ba0 <EOE_ServiceInd+0x150>
                    {
                        /*free mailbox buffer*/
                        APPL_FreeMailboxBuffer(pMbx);
 8006b96:	6878      	ldr	r0, [r7, #4]
 8006b98:	f006 f92a 	bl	800cdf0 <free>
                        pMbx = NULL;
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	607b      	str	r3, [r7, #4]
                    }

                    /* next fragment which will be accepted is a the beginning of a new EoE frame (fragmentNo=0) */
                    u8ReceiveFragmentNo = 0;
 8006ba0:	4b52      	ldr	r3, [pc, #328]	; (8006cec <EOE_ServiceInd+0x29c>)
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	701a      	strb	r2, [r3, #0]
                    return 0;
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	e10a      	b.n	8006dc0 <EOE_ServiceInd+0x370>
                }
            }

            /* subtract the EoE header from the mailbox data size to get the size of the fragment */
            mbxSize -= 4;
 8006baa:	8afb      	ldrh	r3, [r7, #22]
 8006bac:	3b04      	subs	r3, #4
 8006bae:	82fb      	strh	r3, [r7, #22]
            /* check if new fragment fits in the allocated buffer (u16EthernetReceiveSize stores the size
               of the whole Ethernet frame) */
            if ( (u16EthernetReceiveOffset + mbxSize) <= u16EthernetReceiveSize )
 8006bb0:	4b51      	ldr	r3, [pc, #324]	; (8006cf8 <EOE_ServiceInd+0x2a8>)
 8006bb2:	881b      	ldrh	r3, [r3, #0]
 8006bb4:	461a      	mov	r2, r3
 8006bb6:	8afb      	ldrh	r3, [r7, #22]
 8006bb8:	4413      	add	r3, r2
 8006bba:	4a4e      	ldr	r2, [pc, #312]	; (8006cf4 <EOE_ServiceInd+0x2a4>)
 8006bbc:	8812      	ldrh	r2, [r2, #0]
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	dc1e      	bgt.n	8006c00 <EOE_ServiceInd+0x1b0>
            {
                /* fragment fits in buffer, copy fragment data */

                MBXMEMCPY(&((UINT8*)pEthernetReceiveFrame)[u16EthernetReceiveOffset],&pEoe[1], mbxSize);
 8006bc2:	4b4b      	ldr	r3, [pc, #300]	; (8006cf0 <EOE_ServiceInd+0x2a0>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	4a4c      	ldr	r2, [pc, #304]	; (8006cf8 <EOE_ServiceInd+0x2a8>)
 8006bc8:	8812      	ldrh	r2, [r2, #0]
 8006bca:	1898      	adds	r0, r3, r2
 8006bcc:	69bb      	ldr	r3, [r7, #24]
 8006bce:	3304      	adds	r3, #4
 8006bd0:	8afa      	ldrh	r2, [r7, #22]
 8006bd2:	4619      	mov	r1, r3
 8006bd4:	f006 f924 	bl	800ce20 <memcpy>

                /* increment the offset, where the next fragment has to be stored */

                u16EthernetReceiveOffset += mbxSize;
 8006bd8:	4b47      	ldr	r3, [pc, #284]	; (8006cf8 <EOE_ServiceInd+0x2a8>)
 8006bda:	881a      	ldrh	r2, [r3, #0]
 8006bdc:	8afb      	ldrh	r3, [r7, #22]
 8006bde:	4413      	add	r3, r2
 8006be0:	b29a      	uxth	r2, r3
 8006be2:	4b45      	ldr	r3, [pc, #276]	; (8006cf8 <EOE_ServiceInd+0x2a8>)
 8006be4:	801a      	strh	r2, [r3, #0]
                /* increment the expected fragmentNo */
                u8ReceiveFragmentNo++;
 8006be6:	4b41      	ldr	r3, [pc, #260]	; (8006cec <EOE_ServiceInd+0x29c>)
 8006be8:	781b      	ldrb	r3, [r3, #0]
 8006bea:	3301      	adds	r3, #1
 8006bec:	b2da      	uxtb	r2, r3
 8006bee:	4b3f      	ldr	r3, [pc, #252]	; (8006cec <EOE_ServiceInd+0x29c>)
 8006bf0:	701a      	strb	r2, [r3, #0]
                /* next fragment which will be accepted is a the beginning of a new EoE frame (fragmentNo=0) */
                u8ReceiveFragmentNo = 0;
                return 0;
            }

            if ( SWAPWORD(pEoe->Flags1) & EOEHEADER_LASTFRAGMENT )
 8006bf2:	69bb      	ldr	r3, [r7, #24]
 8006bf4:	881b      	ldrh	r3, [r3, #0]
 8006bf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d03c      	beq.n	8006c78 <EOE_ServiceInd+0x228>
 8006bfe:	e018      	b.n	8006c32 <EOE_ServiceInd+0x1e2>
                if (pEthernetReceiveFrame != NULL)
 8006c00:	4b3b      	ldr	r3, [pc, #236]	; (8006cf0 <EOE_ServiceInd+0x2a0>)
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d007      	beq.n	8006c18 <EOE_ServiceInd+0x1c8>
                    FREEMEM((MEM_ADDR MBXMEM *) pEthernetReceiveFrame);
 8006c08:	4b39      	ldr	r3, [pc, #228]	; (8006cf0 <EOE_ServiceInd+0x2a0>)
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	f006 f8ef 	bl	800cdf0 <free>
                    pEthernetReceiveFrame = NULL;
 8006c12:	4b37      	ldr	r3, [pc, #220]	; (8006cf0 <EOE_ServiceInd+0x2a0>)
 8006c14:	2200      	movs	r2, #0
 8006c16:	601a      	str	r2, [r3, #0]
                if(pMbx != NULL)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d004      	beq.n	8006c28 <EOE_ServiceInd+0x1d8>
                    APPL_FreeMailboxBuffer(pMbx);
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	f006 f8e6 	bl	800cdf0 <free>
                    pMbx = NULL;
 8006c24:	2300      	movs	r3, #0
 8006c26:	607b      	str	r3, [r7, #4]
                u8ReceiveFragmentNo = 0;
 8006c28:	4b30      	ldr	r3, [pc, #192]	; (8006cec <EOE_ServiceInd+0x29c>)
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	701a      	strb	r2, [r3, #0]
                return 0;
 8006c2e:	2300      	movs	r3, #0
 8006c30:	e0c6      	b.n	8006dc0 <EOE_ServiceInd+0x370>
            {
                /* Ethernet frame is completely received */
                if ( SWAPWORD(pEoe->Flags1) & EOEHEADER_TIMESTAMPAPPENDED )
 8006c32:	69bb      	ldr	r3, [r7, #24]
 8006c34:	881b      	ldrh	r3, [r3, #0]
 8006c36:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d005      	beq.n	8006c4a <EOE_ServiceInd+0x1fa>
                {
                    /* time stamp appended, ignore time stamp (only for gateways), u16EthernetReceiveOffset holds
                       the length of the received Ethernet frame, subtract the size of the time stamp */
                    u16EthernetReceiveOffset -= 4;
 8006c3e:	4b2e      	ldr	r3, [pc, #184]	; (8006cf8 <EOE_ServiceInd+0x2a8>)
 8006c40:	881b      	ldrh	r3, [r3, #0]
 8006c42:	3b04      	subs	r3, #4
 8006c44:	b29a      	uxth	r2, r3
 8006c46:	4b2c      	ldr	r3, [pc, #176]	; (8006cf8 <EOE_ServiceInd+0x2a8>)
 8006c48:	801a      	strh	r2, [r3, #0]
                }

                /* call application function with the received frame and size */
                EOEAPPL_ReceiveFrameInd((UINT8 *) pEthernetReceiveFrame, u16EthernetReceiveOffset );
 8006c4a:	4b29      	ldr	r3, [pc, #164]	; (8006cf0 <EOE_ServiceInd+0x2a0>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4a2a      	ldr	r2, [pc, #168]	; (8006cf8 <EOE_ServiceInd+0x2a8>)
 8006c50:	8812      	ldrh	r2, [r2, #0]
 8006c52:	4611      	mov	r1, r2
 8006c54:	4618      	mov	r0, r3
 8006c56:	f002 fcaf 	bl	80095b8 <EOEAPPL_ReceiveFrameInd>
                /* next fragment which will be accepted is a the beginning of a new EoE frame (fragmentNo=0) */
                u8ReceiveFragmentNo = 0;
 8006c5a:	4b24      	ldr	r3, [pc, #144]	; (8006cec <EOE_ServiceInd+0x29c>)
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	701a      	strb	r2, [r3, #0]

                // Ethernet frame was forwarded free receive buffer 
                if (pEthernetReceiveFrame != NULL)
 8006c60:	4b23      	ldr	r3, [pc, #140]	; (8006cf0 <EOE_ServiceInd+0x2a0>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d007      	beq.n	8006c78 <EOE_ServiceInd+0x228>
                {
                    FREEMEM((MEM_ADDR MBXMEM *) pEthernetReceiveFrame);
 8006c68:	4b21      	ldr	r3, [pc, #132]	; (8006cf0 <EOE_ServiceInd+0x2a0>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	f006 f8bf 	bl	800cdf0 <free>
                    pEthernetReceiveFrame = NULL;
 8006c72:	4b1f      	ldr	r3, [pc, #124]	; (8006cf0 <EOE_ServiceInd+0x2a0>)
 8006c74:	2200      	movs	r2, #0
 8006c76:	601a      	str	r2, [r3, #0]
                }
            }

            if(pMbx != NULL)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d004      	beq.n	8006c88 <EOE_ServiceInd+0x238>
            {
                /*free mailbox buffer*/
                APPL_FreeMailboxBuffer(pMbx);
 8006c7e:	6878      	ldr	r0, [r7, #4]
 8006c80:	f006 f8b6 	bl	800cdf0 <free>
                pMbx = NULL;
 8006c84:	2300      	movs	r3, #0
 8006c86:	607b      	str	r3, [r7, #4]
            }

            return 0;
 8006c88:	2300      	movs	r3, #0
 8006c8a:	e099      	b.n	8006dc0 <EOE_ServiceInd+0x370>

        case EOE_TYPE_INIT_REQ:
            /* EoE datagram with IP settings received */
            pEoeInit = (ETHERCAT_EOE_INIT MBXMEM *) &pEoe[1];
 8006c8c:	69bb      	ldr	r3, [r7, #24]
 8006c8e:	3304      	adds	r3, #4
 8006c90:	613b      	str	r3, [r7, #16]
            if ( SWAPWORD(pEoeInit->Flags1) & EOEINIT_CONTAINSMACADDR )
 8006c92:	693b      	ldr	r3, [r7, #16]
 8006c94:	881b      	ldrh	r3, [r3, #0]
 8006c96:	f003 0301 	and.w	r3, r3, #1
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d008      	beq.n	8006cb0 <EOE_ServiceInd+0x260>
            {
                /* EoE datagram contains MAC Address, so the MAC Address is expected (6 bytes) */
                expSize += 6;
 8006c9e:	8bfb      	ldrh	r3, [r7, #30]
 8006ca0:	3306      	adds	r3, #6
 8006ca2:	83fb      	strh	r3, [r7, #30]
                /* check if enough bytes were received */
                if ( mbxSize < expSize )
 8006ca4:	8afa      	ldrh	r2, [r7, #22]
 8006ca6:	8bfb      	ldrh	r3, [r7, #30]
 8006ca8:	429a      	cmp	r2, r3
 8006caa:	d201      	bcs.n	8006cb0 <EOE_ServiceInd+0x260>
                    return MBXERR_SIZETOOSHORT;
 8006cac:	2306      	movs	r3, #6
 8006cae:	e087      	b.n	8006dc0 <EOE_ServiceInd+0x370>
            }
            if ( SWAPWORD(pEoeInit->Flags1) & EOEINIT_CONTAINSIPADDR )
 8006cb0:	693b      	ldr	r3, [r7, #16]
 8006cb2:	881b      	ldrh	r3, [r3, #0]
 8006cb4:	f003 0302 	and.w	r3, r3, #2
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d008      	beq.n	8006cce <EOE_ServiceInd+0x27e>
            {
                /* EoE datagram contains IP Address, so the IP Address is expected (4 bytes) */
                expSize += 4;
 8006cbc:	8bfb      	ldrh	r3, [r7, #30]
 8006cbe:	3304      	adds	r3, #4
 8006cc0:	83fb      	strh	r3, [r7, #30]
                /* check if enough bytes were received */
                if ( mbxSize < expSize )
 8006cc2:	8afa      	ldrh	r2, [r7, #22]
 8006cc4:	8bfb      	ldrh	r3, [r7, #30]
 8006cc6:	429a      	cmp	r2, r3
 8006cc8:	d201      	bcs.n	8006cce <EOE_ServiceInd+0x27e>
                    return MBXERR_SIZETOOSHORT;
 8006cca:	2306      	movs	r3, #6
 8006ccc:	e078      	b.n	8006dc0 <EOE_ServiceInd+0x370>
            }
            if ( SWAPWORD(pEoeInit->Flags1) & EOEINIT_CONTAINSSUBNETMASK )
 8006cce:	693b      	ldr	r3, [r7, #16]
 8006cd0:	881b      	ldrh	r3, [r3, #0]
 8006cd2:	f003 0304 	and.w	r3, r3, #4
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d012      	beq.n	8006d00 <EOE_ServiceInd+0x2b0>
            {
                /* EoE datagram contains Subnet Mask, so the Subnet Mask is expected (4 bytes) */
                expSize += 4;
 8006cda:	8bfb      	ldrh	r3, [r7, #30]
 8006cdc:	3304      	adds	r3, #4
 8006cde:	83fb      	strh	r3, [r7, #30]
                /* check if enough bytes were received */
                if ( mbxSize < expSize )
 8006ce0:	8afa      	ldrh	r2, [r7, #22]
 8006ce2:	8bfb      	ldrh	r3, [r7, #30]
 8006ce4:	429a      	cmp	r2, r3
 8006ce6:	d20b      	bcs.n	8006d00 <EOE_ServiceInd+0x2b0>
                    return MBXERR_SIZETOOSHORT;
 8006ce8:	2306      	movs	r3, #6
 8006cea:	e069      	b.n	8006dc0 <EOE_ServiceInd+0x370>
 8006cec:	20000651 	.word	0x20000651
 8006cf0:	20000658 	.word	0x20000658
 8006cf4:	20000652 	.word	0x20000652
 8006cf8:	20000654 	.word	0x20000654
 8006cfc:	20000656 	.word	0x20000656
            }
            if ( SWAPWORD(pEoeInit->Flags1) & EOEINIT_CONTAINSDEFAULTGATEWAY )
 8006d00:	693b      	ldr	r3, [r7, #16]
 8006d02:	881b      	ldrh	r3, [r3, #0]
 8006d04:	f003 0308 	and.w	r3, r3, #8
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d008      	beq.n	8006d1e <EOE_ServiceInd+0x2ce>
            {
                /* EoE datagram contains Default Gateway, so the Default Gateway is expected (4 bytes) */
                expSize += 4;
 8006d0c:	8bfb      	ldrh	r3, [r7, #30]
 8006d0e:	3304      	adds	r3, #4
 8006d10:	83fb      	strh	r3, [r7, #30]
                /* check if enough bytes were received */
                if ( mbxSize < expSize )
 8006d12:	8afa      	ldrh	r2, [r7, #22]
 8006d14:	8bfb      	ldrh	r3, [r7, #30]
 8006d16:	429a      	cmp	r2, r3
 8006d18:	d201      	bcs.n	8006d1e <EOE_ServiceInd+0x2ce>
                    return MBXERR_SIZETOOSHORT;
 8006d1a:	2306      	movs	r3, #6
 8006d1c:	e050      	b.n	8006dc0 <EOE_ServiceInd+0x370>
            }
            if ( SWAPWORD(pEoeInit->Flags1) & EOEINIT_CONTAINSDNSSERVER )
 8006d1e:	693b      	ldr	r3, [r7, #16]
 8006d20:	881b      	ldrh	r3, [r3, #0]
 8006d22:	f003 0310 	and.w	r3, r3, #16
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d008      	beq.n	8006d3c <EOE_ServiceInd+0x2ec>
            {
                /* EoE datagram contains Dns Server, so the Dns Server is expected (4 bytes) */
                expSize += 4;
 8006d2a:	8bfb      	ldrh	r3, [r7, #30]
 8006d2c:	3304      	adds	r3, #4
 8006d2e:	83fb      	strh	r3, [r7, #30]
                /* check if enough bytes were received */
                if ( mbxSize < expSize )
 8006d30:	8afa      	ldrh	r2, [r7, #22]
 8006d32:	8bfb      	ldrh	r3, [r7, #30]
 8006d34:	429a      	cmp	r2, r3
 8006d36:	d201      	bcs.n	8006d3c <EOE_ServiceInd+0x2ec>
                    return MBXERR_SIZETOOSHORT;
 8006d38:	2306      	movs	r3, #6
 8006d3a:	e041      	b.n	8006dc0 <EOE_ServiceInd+0x370>
            }
            if ( SWAPWORD(pEoeInit->Flags1) & EOEINIT_CONTAINSDNSNAME )
 8006d3c:	693b      	ldr	r3, [r7, #16]
 8006d3e:	881b      	ldrh	r3, [r3, #0]
 8006d40:	f003 0320 	and.w	r3, r3, #32
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d005      	beq.n	8006d54 <EOE_ServiceInd+0x304>
            {
                /* EoE datagram contains DNS name, so the DNS name is expected (1-32 bytes) */
                /* check if enough bytes were received */
                if ( mbxSize < (expSize+1) )
 8006d48:	8bfa      	ldrh	r2, [r7, #30]
 8006d4a:	8afb      	ldrh	r3, [r7, #22]
 8006d4c:	429a      	cmp	r2, r3
 8006d4e:	d301      	bcc.n	8006d54 <EOE_ServiceInd+0x304>
                    return MBXERR_SIZETOOSHORT;
 8006d50:	2306      	movs	r3, #6
 8006d52:	e035      	b.n	8006dc0 <EOE_ServiceInd+0x370>
            }

            /* EoE datagram is correct, call application function to store the settings */
            result = EOEAPPL_SettingsInd(pEoeInit);
 8006d54:	6938      	ldr	r0, [r7, #16]
 8006d56:	f002 fd81 	bl	800985c <EOEAPPL_SettingsInd>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	83bb      	strh	r3, [r7, #28]

/* ECATCHANGE_START(V5.11) EOE1*/
            pMbx->MbxHeader.Length = ETHERCAT_EOE_HEADER_LEN;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2204      	movs	r2, #4
 8006d62:	801a      	strh	r2, [r3, #0]
            pMbx->Data[1] = SWAPWORD(result);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	8bba      	ldrh	r2, [r7, #28]
 8006d68:	811a      	strh	r2, [r3, #8]
/* ECATCHANGE_END(V5.11) EOE1*/

            /* Update EoE type flag */
            pMbx->Data[0] = SWAPWORD(EOE_TYPE_INIT_RES);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2203      	movs	r2, #3
 8006d6e:	80da      	strh	r2, [r3, #6]
            break;
 8006d70:	e01b      	b.n	8006daa <EOE_ServiceInd+0x35a>
        case EOE_TYPE_GET_IP_PARAM_REQ:
/* ECATCHANGE_START(V5.11) EOE1*/
            result = EOEAPPL_GetSettingsInd(((ETHERCAT_EOE_INIT MBXMEM *) &pEoe[1]),&pMbx->MbxHeader.Length);
 8006d72:	69bb      	ldr	r3, [r7, #24]
 8006d74:	3304      	adds	r3, #4
 8006d76:	687a      	ldr	r2, [r7, #4]
 8006d78:	4611      	mov	r1, r2
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	f002 fd18 	bl	80097b0 <EOEAPPL_GetSettingsInd>
 8006d80:	4603      	mov	r3, r0
 8006d82:	83bb      	strh	r3, [r7, #28]
/* ECATCHANGE_END(V5.11) EOE1*/

            /* Update EoE type flag */
            pMbx->Data[0] = SWAPWORD(EOE_TYPE_GET_IP_PARAM_RES);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2207      	movs	r2, #7
 8006d88:	80da      	strh	r2, [r3, #6]
/* ECATCHANGE_START(V5.11) EOE1*/
            pMbx->Data[1] = SWAPWORD(result);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	8bba      	ldrh	r2, [r7, #28]
 8006d8e:	811a      	strh	r2, [r3, #8]
/* ECATCHANGE_END(V5.11) EOE1*/

            break;
 8006d90:	e00b      	b.n	8006daa <EOE_ServiceInd+0x35a>
        case EOE_TYPE_TIMESTAMP_RES: // only supported by gateways
        case EOE_TYPE_MACFILTER_REQ: // only supported by gateways
        case EOE_TYPE_MACFILTER_RES: // only supported by gateways
        default:
            /* Update EoE type flag */
            pMbx->Data[0] = SWAPWORD(EOE_TYPE_INIT_RES);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2203      	movs	r2, #3
 8006d96:	80da      	strh	r2, [r3, #6]

/* ECATCHANGE_START(V5.11) EOE1*/
            pMbx->MbxHeader.Length = ETHERCAT_EOE_HEADER_LEN;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2204      	movs	r2, #4
 8006d9c:	801a      	strh	r2, [r3, #0]
            pMbx->Data[1] = SWAPWORD(EOE_RESULT_UNSUPPORTED_TYPE);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2202      	movs	r2, #2
 8006da2:	811a      	strh	r2, [r3, #8]
/* ECATCHANGE_END(V5.11) EOE1*/
            break;
 8006da4:	e001      	b.n	8006daa <EOE_ServiceInd+0x35a>
        }
    }
    else
        return MBXERR_SIZETOOSHORT;
 8006da6:	2306      	movs	r3, #6
 8006da8:	e00a      	b.n	8006dc0 <EOE_ServiceInd+0x370>

    if ( MBX_MailboxSendReq(pMbx, EOE_SERVICE) != 0 )
 8006daa:	2108      	movs	r1, #8
 8006dac:	6878      	ldr	r0, [r7, #4]
 8006dae:	f003 fa29 	bl	800a204 <MBX_MailboxSendReq>
 8006db2:	4603      	mov	r3, r0
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d002      	beq.n	8006dbe <EOE_ServiceInd+0x36e>
    {
        /* if the mailbox service could not be sent (or stored), the response will be
           stored in the variable pEoeSendStored and will be sent automatically
            from the mailbox handler (EOE_ContinueInd) when the send mailbox will be read
            the next time from the master */
        pEoeSendStored = pMbx;
 8006db8:	4a03      	ldr	r2, [pc, #12]	; (8006dc8 <EOE_ServiceInd+0x378>)
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6013      	str	r3, [r2, #0]
    }

    return 0;
 8006dbe:	2300      	movs	r3, #0
}
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	3720      	adds	r7, #32
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd80      	pop	{r7, pc}
 8006dc8:	20000668 	.word	0x20000668

08006dcc <SendFragment>:

 \brief    This function sends an EoE fragment
*////////////////////////////////////////////////////////////////////////////////////////

void SendFragment(void)
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b082      	sub	sp, #8
 8006dd0:	af00      	add	r7, sp, #0
    /* size contains the number of bytes which still has to be sent of the Ethernet frame */
    UINT16 size = u16EthernetSendSize - u16EthernetSendOffset;
 8006dd2:	4b6f      	ldr	r3, [pc, #444]	; (8006f90 <SendFragment+0x1c4>)
 8006dd4:	881a      	ldrh	r2, [r3, #0]
 8006dd6:	4b6f      	ldr	r3, [pc, #444]	; (8006f94 <SendFragment+0x1c8>)
 8006dd8:	881b      	ldrh	r3, [r3, #0]
 8006dda:	1ad3      	subs	r3, r2, r3
 8006ddc:	80fb      	strh	r3, [r7, #6]
/* ECATCHANGE_START(V5.11) EOE2*/
    UINT8 result = 0;
 8006dde:	2300      	movs	r3, #0
 8006de0:	717b      	strb	r3, [r7, #5]
/* ECATCHANGE_END(V5.11) EOE2*/
    ETHERCAT_EOE_HEADER MBXMEM * pEoe;

    if ( (size + ETHERCAT_EOE_HEADER_LEN + MBX_HEADER_SIZE) > u16SendMbxSize )
 8006de2:	88fb      	ldrh	r3, [r7, #6]
 8006de4:	330a      	adds	r3, #10
 8006de6:	4a6c      	ldr	r2, [pc, #432]	; (8006f98 <SendFragment+0x1cc>)
 8006de8:	8812      	ldrh	r2, [r2, #0]
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d906      	bls.n	8006dfc <SendFragment+0x30>
        /* the remaining bytes cannot be sent with one mailbox service, so we have to
           send the next fragment which must be dividable by 32,
           the available mailbox size shall be rounded down to a value dividable by 32 */
        size = ((u16SendMbxSize - ETHERCAT_EOE_HEADER_LEN - MBX_HEADER_SIZE) >> 5) << 5;
 8006dee:	4b6a      	ldr	r3, [pc, #424]	; (8006f98 <SendFragment+0x1cc>)
 8006df0:	881b      	ldrh	r3, [r3, #0]
 8006df2:	3b0a      	subs	r3, #10
 8006df4:	b29b      	uxth	r3, r3
 8006df6:	f023 031f 	bic.w	r3, r3, #31
 8006dfa:	80fb      	strh	r3, [r7, #6]

    /* get a mailbox buffer to be sent */
    psWriteMbx = (TMBX MBXMEM *) APPL_AllocMailboxBuffer((size + ETHERCAT_EOE_HEADER_LEN + MBX_HEADER_SIZE));
 8006dfc:	88fb      	ldrh	r3, [r7, #6]
 8006dfe:	330a      	adds	r3, #10
 8006e00:	4618      	mov	r0, r3
 8006e02:	f005 ffed 	bl	800cde0 <malloc>
 8006e06:	4603      	mov	r3, r0
 8006e08:	461a      	mov	r2, r3
 8006e0a:	4b64      	ldr	r3, [pc, #400]	; (8006f9c <SendFragment+0x1d0>)
 8006e0c:	601a      	str	r2, [r3, #0]
    if (psWriteMbx == NULL)
 8006e0e:	4b63      	ldr	r3, [pc, #396]	; (8006f9c <SendFragment+0x1d0>)
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d103      	bne.n	8006e1e <SendFragment+0x52>
    {
        /* set flag that the processing of the mailbox service will be checked in the
            function MBX_Main (called from ECAT_Main) */
        bReceiveMbxIsLocked = TRUE;
 8006e16:	4b62      	ldr	r3, [pc, #392]	; (8006fa0 <SendFragment+0x1d4>)
 8006e18:	2201      	movs	r2, #1
 8006e1a:	701a      	strb	r2, [r3, #0]
        return;
 8006e1c:	e0b5      	b.n	8006f8a <SendFragment+0x1be>
    }
    /* size of the mailbox data */
    psWriteMbx->MbxHeader.Length = size + ETHERCAT_EOE_HEADER_LEN;
 8006e1e:	4b5f      	ldr	r3, [pc, #380]	; (8006f9c <SendFragment+0x1d0>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	88fa      	ldrh	r2, [r7, #6]
 8006e24:	3204      	adds	r2, #4
 8006e26:	b292      	uxth	r2, r2
 8006e28:	801a      	strh	r2, [r3, #0]
    /* initialize the mailbox header */
    psWriteMbx->MbxHeader.Address = 0;
 8006e2a:	4b5c      	ldr	r3, [pc, #368]	; (8006f9c <SendFragment+0x1d0>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	805a      	strh	r2, [r3, #2]
    psWriteMbx->MbxHeader.Flags[0] = 0;
 8006e32:	4b5a      	ldr	r3, [pc, #360]	; (8006f9c <SendFragment+0x1d0>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	2200      	movs	r2, #0
 8006e38:	809a      	strh	r2, [r3, #4]
    psWriteMbx->MbxHeader.Flags[MBX_OFFS_TYPE] = (UINT16) (MBX_TYPE_EOE << MBX_SHIFT_TYPE);
 8006e3a:	4b58      	ldr	r3, [pc, #352]	; (8006f9c <SendFragment+0x1d0>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e42:	809a      	strh	r2, [r3, #4]

    /* pEoe is a pointer to the EoE part of the mailbox service */
    pEoe = (ETHERCAT_EOE_HEADER MBXMEM *) psWriteMbx->Data;
 8006e44:	4b55      	ldr	r3, [pc, #340]	; (8006f9c <SendFragment+0x1d0>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	3306      	adds	r3, #6
 8006e4a:	603b      	str	r3, [r7, #0]
    /* check if it is the last fragment */
    if ( size == (u16EthernetSendSize - u16EthernetSendOffset) )
 8006e4c:	88fa      	ldrh	r2, [r7, #6]
 8006e4e:	4b50      	ldr	r3, [pc, #320]	; (8006f90 <SendFragment+0x1c4>)
 8006e50:	881b      	ldrh	r3, [r3, #0]
 8006e52:	4619      	mov	r1, r3
 8006e54:	4b4f      	ldr	r3, [pc, #316]	; (8006f94 <SendFragment+0x1c8>)
 8006e56:	881b      	ldrh	r3, [r3, #0]
 8006e58:	1acb      	subs	r3, r1, r3
 8006e5a:	429a      	cmp	r2, r3
 8006e5c:	d104      	bne.n	8006e68 <SendFragment+0x9c>
        pEoe->Flags1 = SWAPWORD(EOEHEADER_LASTFRAGMENT);
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006e64:	801a      	strh	r2, [r3, #0]
 8006e66:	e002      	b.n	8006e6e <SendFragment+0xa2>
    else
        pEoe->Flags1 = 0;
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	801a      	strh	r2, [r3, #0]

    /* store the actual fragment number in the mailbox buffer */
    pEoe->Flags2 = SWAPWORD(u8SendFragmentNo);
 8006e6e:	4b4d      	ldr	r3, [pc, #308]	; (8006fa4 <SendFragment+0x1d8>)
 8006e70:	781b      	ldrb	r3, [r3, #0]
 8006e72:	b29a      	uxth	r2, r3
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	805a      	strh	r2, [r3, #2]
    if ( u8SendFragmentNo )
 8006e78:	4b4a      	ldr	r3, [pc, #296]	; (8006fa4 <SendFragment+0x1d8>)
 8006e7a:	781b      	ldrb	r3, [r3, #0]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d00e      	beq.n	8006e9e <SendFragment+0xd2>
    {
        /* it is not the first fragment, store the offset of the actual fragment to be sent
           in the mailbox buffer */
        pEoe->Flags2 |= SWAPWORD((u16EthernetSendOffset >> 5) << EOEHEADERSHIFT_OFFSETBUFFER);
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	885b      	ldrh	r3, [r3, #2]
 8006e84:	b21a      	sxth	r2, r3
 8006e86:	4b43      	ldr	r3, [pc, #268]	; (8006f94 <SendFragment+0x1c8>)
 8006e88:	881b      	ldrh	r3, [r3, #0]
 8006e8a:	095b      	lsrs	r3, r3, #5
 8006e8c:	b29b      	uxth	r3, r3
 8006e8e:	019b      	lsls	r3, r3, #6
 8006e90:	b21b      	sxth	r3, r3
 8006e92:	4313      	orrs	r3, r2
 8006e94:	b21b      	sxth	r3, r3
 8006e96:	b29a      	uxth	r2, r3
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	805a      	strh	r2, [r3, #2]
 8006e9c:	e014      	b.n	8006ec8 <SendFragment+0xfc>
    }
    else
    {
        /* it is the first fragment, store the size of the Ethernet frame (in 32 bytes blocks)
           in the mailbox buffer */
        pEoe->Flags2 |= SWAPWORD(((u16EthernetSendSize+31) >> 5) << EOEHEADERSHIFT_OFFSETBUFFER);
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	885b      	ldrh	r3, [r3, #2]
 8006ea2:	b21a      	sxth	r2, r3
 8006ea4:	4b3a      	ldr	r3, [pc, #232]	; (8006f90 <SendFragment+0x1c4>)
 8006ea6:	881b      	ldrh	r3, [r3, #0]
 8006ea8:	331f      	adds	r3, #31
 8006eaa:	115b      	asrs	r3, r3, #5
 8006eac:	019b      	lsls	r3, r3, #6
 8006eae:	b21b      	sxth	r3, r3
 8006eb0:	4313      	orrs	r3, r2
 8006eb2:	b21b      	sxth	r3, r3
 8006eb4:	b29a      	uxth	r2, r3
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	805a      	strh	r2, [r3, #2]
        /* the frame number is a 4-bit-field (bit 12-15) so we increment it here */
        u16SendFrameNo += 0x1000;
 8006eba:	4b3b      	ldr	r3, [pc, #236]	; (8006fa8 <SendFragment+0x1dc>)
 8006ebc:	881b      	ldrh	r3, [r3, #0]
 8006ebe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006ec2:	b29a      	uxth	r2, r3
 8006ec4:	4b38      	ldr	r3, [pc, #224]	; (8006fa8 <SendFragment+0x1dc>)
 8006ec6:	801a      	strh	r2, [r3, #0]
    }
    /* store the frame number in the mailbox buffer */
    pEoe->Flags2 |= SWAPWORD(u16SendFrameNo);
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	885a      	ldrh	r2, [r3, #2]
 8006ecc:	4b36      	ldr	r3, [pc, #216]	; (8006fa8 <SendFragment+0x1dc>)
 8006ece:	881b      	ldrh	r3, [r3, #0]
 8006ed0:	4313      	orrs	r3, r2
 8006ed2:	b29a      	uxth	r2, r3
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	805a      	strh	r2, [r3, #2]

    /* copy the actual fragment in the mailbox buffer */
    MBXMEMCPY((UINT8 *)&pEoe[1], &((UINT8 *)pEthernetSendFrame)[u16EthernetSendOffset], size);
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	1d18      	adds	r0, r3, #4
 8006edc:	4b33      	ldr	r3, [pc, #204]	; (8006fac <SendFragment+0x1e0>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4a2c      	ldr	r2, [pc, #176]	; (8006f94 <SendFragment+0x1c8>)
 8006ee2:	8812      	ldrh	r2, [r2, #0]
 8006ee4:	4413      	add	r3, r2
 8006ee6:	88fa      	ldrh	r2, [r7, #6]
 8006ee8:	4619      	mov	r1, r3
 8006eea:	f005 ff99 	bl	800ce20 <memcpy>

/* ECATCHANGE_START(V5.11) EOE2*/
    result = MBX_MailboxSendReq(psWriteMbx, EOE_SERVICE);
 8006eee:	4b2b      	ldr	r3, [pc, #172]	; (8006f9c <SendFragment+0x1d0>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	2108      	movs	r1, #8
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	f003 f985 	bl	800a204 <MBX_MailboxSendReq>
 8006efa:	4603      	mov	r3, r0
 8006efc:	717b      	strb	r3, [r7, #5]
    if ( result != 0 )
 8006efe:	797b      	ldrb	r3, [r7, #5]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d003      	beq.n	8006f0c <SendFragment+0x140>
    {
        /* if the mailbox service could not be sent (or stored), the response will be
           stored in the variable pEoeSendStored and will be sent automatically
            from the mailbox handler (EOE_ContinueInd) when the send mailbox will be read
            the next time from the master */
        pEoeSendStored = psWriteMbx;
 8006f04:	4b25      	ldr	r3, [pc, #148]	; (8006f9c <SendFragment+0x1d0>)
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a29      	ldr	r2, [pc, #164]	; (8006fb0 <SendFragment+0x1e4>)
 8006f0a:	6013      	str	r3, [r2, #0]
    }

    if ( size == (u16EthernetSendSize - u16EthernetSendOffset) )
 8006f0c:	88fa      	ldrh	r2, [r7, #6]
 8006f0e:	4b20      	ldr	r3, [pc, #128]	; (8006f90 <SendFragment+0x1c4>)
 8006f10:	881b      	ldrh	r3, [r3, #0]
 8006f12:	4619      	mov	r1, r3
 8006f14:	4b1f      	ldr	r3, [pc, #124]	; (8006f94 <SendFragment+0x1c8>)
 8006f16:	881b      	ldrh	r3, [r3, #0]
 8006f18:	1acb      	subs	r3, r1, r3
 8006f1a:	429a      	cmp	r2, r3
 8006f1c:	d121      	bne.n	8006f62 <SendFragment+0x196>
    {
        /* it was the last fragment, we can return the buffer to the memory management */
        if(pEthernetSendFrame != NULL)
 8006f1e:	4b23      	ldr	r3, [pc, #140]	; (8006fac <SendFragment+0x1e0>)
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d007      	beq.n	8006f36 <SendFragment+0x16a>
        {
            FREEMEM((void MBXMEM *) pEthernetSendFrame);
 8006f26:	4b21      	ldr	r3, [pc, #132]	; (8006fac <SendFragment+0x1e0>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	f005 ff60 	bl	800cdf0 <free>
            pEthernetSendFrame = NULL;
 8006f30:	4b1e      	ldr	r3, [pc, #120]	; (8006fac <SendFragment+0x1e0>)
 8006f32:	2200      	movs	r2, #0
 8006f34:	601a      	str	r2, [r3, #0]
        }
        /* next frame can be sent */
        bEoESendFramePending = FALSE;
 8006f36:	4b1f      	ldr	r3, [pc, #124]	; (8006fb4 <SendFragment+0x1e8>)
 8006f38:	2200      	movs	r2, #0
 8006f3a:	701a      	strb	r2, [r3, #0]

/* ECATCHANGE_START(V5.11) EOE2*/
        if (result == 0)
 8006f3c:	797b      	ldrb	r3, [r7, #5]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d107      	bne.n	8006f52 <SendFragment+0x186>
        {
            /*clear the pending EoE flag only if the last EoE Fragment was successfully written to the mailbox buffer*/
            u8MailboxSendReqStored &= ~EOE_SERVICE;
 8006f42:	4b1d      	ldr	r3, [pc, #116]	; (8006fb8 <SendFragment+0x1ec>)
 8006f44:	781b      	ldrb	r3, [r3, #0]
 8006f46:	f023 0308 	bic.w	r3, r3, #8
 8006f4a:	b2da      	uxtb	r2, r3
 8006f4c:	4b1a      	ldr	r3, [pc, #104]	; (8006fb8 <SendFragment+0x1ec>)
 8006f4e:	701a      	strb	r2, [r3, #0]
 8006f50:	e01b      	b.n	8006f8a <SendFragment+0x1be>
        }
        else
        {
            /*Copy the last EoE fragment to the mailbox buffer failed. 
            Set the EoE pending indication to copy the fragment to the mailbox buffer when the buffer was read by the master*/
            u8MailboxSendReqStored |= EOE_SERVICE;
 8006f52:	4b19      	ldr	r3, [pc, #100]	; (8006fb8 <SendFragment+0x1ec>)
 8006f54:	781b      	ldrb	r3, [r3, #0]
 8006f56:	f043 0308 	orr.w	r3, r3, #8
 8006f5a:	b2da      	uxtb	r2, r3
 8006f5c:	4b16      	ldr	r3, [pc, #88]	; (8006fb8 <SendFragment+0x1ec>)
 8006f5e:	701a      	strb	r2, [r3, #0]
 8006f60:	e013      	b.n	8006f8a <SendFragment+0x1be>
/* ECATCHANGE_END(V5.11) EOE2*/
    }
    else
    {
        /* we have to increment the offset for the next fragment to be sent */
        u16EthernetSendOffset += size;
 8006f62:	4b0c      	ldr	r3, [pc, #48]	; (8006f94 <SendFragment+0x1c8>)
 8006f64:	881a      	ldrh	r2, [r3, #0]
 8006f66:	88fb      	ldrh	r3, [r7, #6]
 8006f68:	4413      	add	r3, r2
 8006f6a:	b29a      	uxth	r2, r3
 8006f6c:	4b09      	ldr	r3, [pc, #36]	; (8006f94 <SendFragment+0x1c8>)
 8006f6e:	801a      	strh	r2, [r3, #0]
        /* increment the fragment number */
        u8SendFragmentNo++;
 8006f70:	4b0c      	ldr	r3, [pc, #48]	; (8006fa4 <SendFragment+0x1d8>)
 8006f72:	781b      	ldrb	r3, [r3, #0]
 8006f74:	3301      	adds	r3, #1
 8006f76:	b2da      	uxtb	r2, r3
 8006f78:	4b0a      	ldr	r3, [pc, #40]	; (8006fa4 <SendFragment+0x1d8>)
 8006f7a:	701a      	strb	r2, [r3, #0]
        u8MailboxSendReqStored |= EOE_SERVICE;
 8006f7c:	4b0e      	ldr	r3, [pc, #56]	; (8006fb8 <SendFragment+0x1ec>)
 8006f7e:	781b      	ldrb	r3, [r3, #0]
 8006f80:	f043 0308 	orr.w	r3, r3, #8
 8006f84:	b2da      	uxtb	r2, r3
 8006f86:	4b0c      	ldr	r3, [pc, #48]	; (8006fb8 <SendFragment+0x1ec>)
 8006f88:	701a      	strb	r2, [r3, #0]
    }
}
 8006f8a:	3708      	adds	r7, #8
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}
 8006f90:	2000065e 	.word	0x2000065e
 8006f94:	20000660 	.word	0x20000660
 8006f98:	20000878 	.word	0x20000878
 8006f9c:	20000a88 	.word	0x20000a88
 8006fa0:	20000874 	.word	0x20000874
 8006fa4:	2000065c 	.word	0x2000065c
 8006fa8:	20000662 	.word	0x20000662
 8006fac:	20000664 	.word	0x20000664
 8006fb0:	20000668 	.word	0x20000668
 8006fb4:	20000650 	.word	0x20000650
 8006fb8:	20000a84 	.word	0x20000a84

08006fbc <EOE_ContinueInd>:

 \brief    This function is called when the next mailbox fragment can be sent.
*////////////////////////////////////////////////////////////////////////////////////////

void EOE_ContinueInd(TMBX MBXMEM * pMbx)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b082      	sub	sp, #8
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
    if ( pEoeSendStored )
 8006fc4:	4b0b      	ldr	r3, [pc, #44]	; (8006ff4 <EOE_ContinueInd+0x38>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d009      	beq.n	8006fe0 <EOE_ContinueInd+0x24>
    {
        /* send the stored EoE service which could not be sent before */
        MBX_MailboxSendReq(pEoeSendStored, 0);
 8006fcc:	4b09      	ldr	r3, [pc, #36]	; (8006ff4 <EOE_ContinueInd+0x38>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	2100      	movs	r1, #0
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	f003 f916 	bl	800a204 <MBX_MailboxSendReq>
        pEoeSendStored = 0;
 8006fd8:	4b06      	ldr	r3, [pc, #24]	; (8006ff4 <EOE_ContinueInd+0x38>)
 8006fda:	2200      	movs	r2, #0
 8006fdc:	601a      	str	r2, [r3, #0]
    else if ( bEoESendFramePending )
    {
        /* send the next fragment of the actual frame */
        SendFragment();
    }
}
 8006fde:	e005      	b.n	8006fec <EOE_ContinueInd+0x30>
    else if ( bEoESendFramePending )
 8006fe0:	4b05      	ldr	r3, [pc, #20]	; (8006ff8 <EOE_ContinueInd+0x3c>)
 8006fe2:	781b      	ldrb	r3, [r3, #0]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d001      	beq.n	8006fec <EOE_ContinueInd+0x30>
        SendFragment();
 8006fe8:	f7ff fef0 	bl	8006dcc <SendFragment>
}
 8006fec:	bf00      	nop
 8006fee:	3708      	adds	r7, #8
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}
 8006ff4:	20000668 	.word	0x20000668
 8006ff8:	20000650 	.word	0x20000650

08006ffc <EOE_SendFrameReq>:

 \brief    This function is called from the application to sent an Ethernet frame
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 EOE_SendFrameReq(UINT8 MBXMEM * pFrame, UINT16 frameSize)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b082      	sub	sp, #8
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
 8007004:	460b      	mov	r3, r1
 8007006:	807b      	strh	r3, [r7, #2]
    if ( !bEoESendFramePending && nAlStatus != STATE_INIT
 8007008:	4b14      	ldr	r3, [pc, #80]	; (800705c <EOE_SendFrameReq+0x60>)
 800700a:	781b      	ldrb	r3, [r3, #0]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d11f      	bne.n	8007050 <EOE_SendFrameReq+0x54>
 8007010:	4b13      	ldr	r3, [pc, #76]	; (8007060 <EOE_SendFrameReq+0x64>)
 8007012:	781b      	ldrb	r3, [r3, #0]
 8007014:	2b01      	cmp	r3, #1
 8007016:	d01b      	beq.n	8007050 <EOE_SendFrameReq+0x54>
        && (pEoeSendStored == NULL || pFrame == (UINT8 MBXMEM *)pEoeSendStored)
 8007018:	4b12      	ldr	r3, [pc, #72]	; (8007064 <EOE_SendFrameReq+0x68>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d004      	beq.n	800702a <EOE_SendFrameReq+0x2e>
 8007020:	4b10      	ldr	r3, [pc, #64]	; (8007064 <EOE_SendFrameReq+0x68>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	687a      	ldr	r2, [r7, #4]
 8007026:	429a      	cmp	r2, r3
 8007028:	d112      	bne.n	8007050 <EOE_SendFrameReq+0x54>
    {
        /* no Ethernet is sent yet, no datagram is currently stored and the slave is at least in PRE-OP,
           so we could sent the requested frame */
        DISABLE_MBX_INT;
        /* Ethernet frame is to be sent */
        bEoESendFramePending        = TRUE;
 800702a:	4b0c      	ldr	r3, [pc, #48]	; (800705c <EOE_SendFrameReq+0x60>)
 800702c:	2201      	movs	r2, #1
 800702e:	701a      	strb	r2, [r3, #0]
        /* store the size of the Ethernet frame to be sent */
        u16EthernetSendSize      = frameSize;
 8007030:	4a0d      	ldr	r2, [pc, #52]	; (8007068 <EOE_SendFrameReq+0x6c>)
 8007032:	887b      	ldrh	r3, [r7, #2]
 8007034:	8013      	strh	r3, [r2, #0]
        /* store the buffer of the Ethernet frame to be sent */
        pEthernetSendFrame       = (MEM_ADDR MBXMEM *)pFrame;
 8007036:	4a0d      	ldr	r2, [pc, #52]	; (800706c <EOE_SendFrameReq+0x70>)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6013      	str	r3, [r2, #0]
        /* we start with the first fragment */
        u16EthernetSendOffset    = 0;
 800703c:	4b0c      	ldr	r3, [pc, #48]	; (8007070 <EOE_SendFrameReq+0x74>)
 800703e:	2200      	movs	r2, #0
 8007040:	801a      	strh	r2, [r3, #0]
        u8SendFragmentNo         = 0;
 8007042:	4b0c      	ldr	r3, [pc, #48]	; (8007074 <EOE_SendFrameReq+0x78>)
 8007044:	2200      	movs	r2, #0
 8007046:	701a      	strb	r2, [r3, #0]

        SendFragment();
 8007048:	f7ff fec0 	bl	8006dcc <SendFragment>
    }
    else
        /* frame could not be sent, try it later */
        return 1;

    return 0;
 800704c:	2300      	movs	r3, #0
 800704e:	e000      	b.n	8007052 <EOE_SendFrameReq+0x56>
        return 1;
 8007050:	2301      	movs	r3, #1
}
 8007052:	4618      	mov	r0, r3
 8007054:	3708      	adds	r7, #8
 8007056:	46bd      	mov	sp, r7
 8007058:	bd80      	pop	{r7, pc}
 800705a:	bf00      	nop
 800705c:	20000650 	.word	0x20000650
 8007060:	200006b2 	.word	0x200006b2
 8007064:	20000668 	.word	0x20000668
 8007068:	2000065e 	.word	0x2000065e
 800706c:	20000664 	.word	0x20000664
 8007070:	20000660 	.word	0x20000660
 8007074:	2000065c 	.word	0x2000065c

08007078 <FOE_ServiceInd>:
 \brief    This function is called when a FoE (File Access over EtherCAT) service is received from
             the master.
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 FOE_ServiceInd(TFOEMBX MBXMEM * pFoeInd)
{
 8007078:	b580      	push	{r7, lr}
 800707a:	b08c      	sub	sp, #48	; 0x30
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
    /* initialize the result of the service checking */
    UINT16 nextState = ECAT_FOE_ERRCODE_ILLEGAL;
 8007080:	f248 0304 	movw	r3, #32772	; 0x8004
 8007084:	85fb      	strh	r3, [r7, #46]	; 0x2e
    /* dataSize contains the size of the file data */
    UINT16 dataSize = SWAPWORD(pFoeInd->MbxHeader.Length) - FOE_HEADER_SIZE;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	881b      	ldrh	r3, [r3, #0]
 800708a:	3b08      	subs	r3, #8
 800708c:	857b      	strh	r3, [r7, #42]	; 0x2a


    /* it has to be checked if the mailbox protocol is correct, the sent mailbox data length has to
       great enough for the service header of the FoE service */
    if ( SWAPWORD(pFoeInd->MbxHeader.Length) < FOE_HEADER_SIZE )
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	881b      	ldrh	r3, [r3, #0]
 8007092:	2b07      	cmp	r3, #7
 8007094:	d801      	bhi.n	800709a <FOE_ServiceInd+0x22>
        return MBXERR_SIZETOOSHORT;
 8007096:	2306      	movs	r3, #6
 8007098:	e1a6      	b.n	80073e8 <FOE_ServiceInd+0x370>

    switch ( SWAPWORD(pFoeInd->FoeHeader.OpCode) )
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	891b      	ldrh	r3, [r3, #8]
 800709e:	3b01      	subs	r3, #1
 80070a0:	2b05      	cmp	r3, #5
 80070a2:	f200 80d9 	bhi.w	8007258 <FOE_ServiceInd+0x1e0>
 80070a6:	a201      	add	r2, pc, #4	; (adr r2, 80070ac <FOE_ServiceInd+0x34>)
 80070a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070ac:	080070c5 	.word	0x080070c5
 80070b0:	0800712b 	.word	0x0800712b
 80070b4:	08007161 	.word	0x08007161
 80070b8:	080071a9 	.word	0x080071a9
 80070bc:	080071ff 	.word	0x080071ff
 80070c0:	0800721b 	.word	0x0800721b
    {
    case ECAT_FOE_OPCODE_RRQ:
        /* file read is requested */
        if ( u16FileAccessState == FOE_READY )
 80070c4:	4b94      	ldr	r3, [pc, #592]	; (8007318 <FOE_ServiceInd+0x2a0>)
 80070c6:	881b      	ldrh	r3, [r3, #0]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	f040 80ba 	bne.w	8007242 <FOE_ServiceInd+0x1ca>
        {
            UINT32 u32Password = SWAPDWORD(pFoeInd->FoeHeader.Cmd.Password);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	68db      	ldr	r3, [r3, #12]
 80070d2:	61bb      	str	r3, [r7, #24]
            /* last FoE sequence was finished, call application function */
            nextState = FOE_Read(pFoeInd->Data, dataSize, pFoeInd->Data, SWAPDWORD(u32Password));
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	f103 0010 	add.w	r0, r3, #16
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	f103 0210 	add.w	r2, r3, #16
 80070e0:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
 80070e2:	69bb      	ldr	r3, [r7, #24]
 80070e4:	f002 fc04 	bl	80098f0 <FOE_Read>
 80070e8:	4603      	mov	r3, r0
 80070ea:	85fb      	strh	r3, [r7, #46]	; 0x2e

/* ECATCHANGE_START(V5.11) FOE1*/
            /* u32LastFileOffset contains the offset of the file which is sent now */
            u32LastFileOffset = 0;
 80070ec:	4b8b      	ldr	r3, [pc, #556]	; (800731c <FOE_ServiceInd+0x2a4>)
 80070ee:	2200      	movs	r2, #0
 80070f0:	601a      	str	r2, [r3, #0]

            if (nextState <= FOE_MAXDATA)
 80070f2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80070f4:	f647 7295 	movw	r2, #32661	; 0x7f95
 80070f8:	4293      	cmp	r3, r2
 80070fa:	d806      	bhi.n	800710a <FOE_ServiceInd+0x92>
            {
                /* the first data packet shall be sent */
                u32PacketNo    = 1;
 80070fc:	4b88      	ldr	r3, [pc, #544]	; (8007320 <FOE_ServiceInd+0x2a8>)
 80070fe:	2201      	movs	r2, #1
 8007100:	601a      	str	r2, [r3, #0]
                /* u32FileOffset contains the offset of the file which shall be sent when the next FoE ACK is received */
                u32FileOffset = nextState;
 8007102:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007104:	4a87      	ldr	r2, [pc, #540]	; (8007324 <FOE_ServiceInd+0x2ac>)
 8007106:	6013      	str	r3, [r2, #0]
                u32FileOffset = 0;
                u16FileAccessState = FOE_WAIT_FOR_ACK;
            }
/* ECATCHANGE_END(V5.11) FOE1*/
        }
        break;
 8007108:	e09b      	b.n	8007242 <FOE_ServiceInd+0x1ca>
            else if (nextState <= FOE_MAXBUSY)
 800710a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800710c:	f647 72fa 	movw	r2, #32762	; 0x7ffa
 8007110:	4293      	cmp	r3, r2
 8007112:	f200 8096 	bhi.w	8007242 <FOE_ServiceInd+0x1ca>
                u32PacketNo    = 0;
 8007116:	4b82      	ldr	r3, [pc, #520]	; (8007320 <FOE_ServiceInd+0x2a8>)
 8007118:	2200      	movs	r2, #0
 800711a:	601a      	str	r2, [r3, #0]
                u32FileOffset = 0;
 800711c:	4b81      	ldr	r3, [pc, #516]	; (8007324 <FOE_ServiceInd+0x2ac>)
 800711e:	2200      	movs	r2, #0
 8007120:	601a      	str	r2, [r3, #0]
                u16FileAccessState = FOE_WAIT_FOR_ACK;
 8007122:	4b7d      	ldr	r3, [pc, #500]	; (8007318 <FOE_ServiceInd+0x2a0>)
 8007124:	2201      	movs	r2, #1
 8007126:	801a      	strh	r2, [r3, #0]
        break;
 8007128:	e08b      	b.n	8007242 <FOE_ServiceInd+0x1ca>

    case ECAT_FOE_OPCODE_WRQ:
        /* file write is requested */
        if ( u16FileAccessState == FOE_READY )
 800712a:	4b7b      	ldr	r3, [pc, #492]	; (8007318 <FOE_ServiceInd+0x2a0>)
 800712c:	881b      	ldrh	r3, [r3, #0]
 800712e:	2b00      	cmp	r3, #0
 8007130:	f040 8089 	bne.w	8007246 <FOE_ServiceInd+0x1ce>
        {
            UINT32 u32Password = SWAPDWORD(pFoeInd->FoeHeader.Cmd.Password);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	68db      	ldr	r3, [r3, #12]
 8007138:	61fb      	str	r3, [r7, #28]
            /* last FoE sequence was finished, call application function */
            nextState = FOE_Write(pFoeInd->Data, dataSize, SWAPDWORD(u32Password));
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	3310      	adds	r3, #16
 800713e:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
 8007140:	69fa      	ldr	r2, [r7, #28]
 8007142:	4618      	mov	r0, r3
 8007144:	f002 fc2e 	bl	80099a4 <FOE_Write>
 8007148:	4603      	mov	r3, r0
 800714a:	85fb      	strh	r3, [r7, #46]	; 0x2e
            if ( nextState == 0 )
 800714c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800714e:	2b00      	cmp	r3, #0
 8007150:	d102      	bne.n	8007158 <FOE_ServiceInd+0xe0>
            {
                /* checking was successful, sent a FoE Ack service */
                nextState = FOE_ACK;
 8007152:	f647 73fd 	movw	r3, #32765	; 0x7ffd
 8007156:	85fb      	strh	r3, [r7, #46]	; 0x2e
            }
            /* initialize the packet number */
            u32PacketNo    = 0;
 8007158:	4b71      	ldr	r3, [pc, #452]	; (8007320 <FOE_ServiceInd+0x2a8>)
 800715a:	2200      	movs	r2, #0
 800715c:	601a      	str	r2, [r3, #0]
        }
        break;
 800715e:	e072      	b.n	8007246 <FOE_ServiceInd+0x1ce>

    case ECAT_FOE_OPCODE_DATA:
        /* file data is received */
        if ( u16FileAccessState == FOE_WAIT_FOR_DATA
 8007160:	4b6d      	ldr	r3, [pc, #436]	; (8007318 <FOE_ServiceInd+0x2a0>)
 8007162:	881b      	ldrh	r3, [r3, #0]
 8007164:	2b02      	cmp	r3, #2
 8007166:	d003      	beq.n	8007170 <FOE_ServiceInd+0xf8>
          || u16FileAccessState == FOE_WAIT_FOR_LAST_DATA )
 8007168:	4b6b      	ldr	r3, [pc, #428]	; (8007318 <FOE_ServiceInd+0x2a0>)
 800716a:	881b      	ldrh	r3, [r3, #0]
 800716c:	2b06      	cmp	r3, #6
 800716e:	d16c      	bne.n	800724a <FOE_ServiceInd+0x1d2>
        {
            UINT32 u32CmdPacketNo = SWAPDWORD(pFoeInd->FoeHeader.Cmd.PacketNo);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	68db      	ldr	r3, [r3, #12]
 8007174:	623b      	str	r3, [r7, #32]
            /* we are waiting for file data, service is correct */
            if ( u32CmdPacketNo == u32PacketNo )
 8007176:	4b6a      	ldr	r3, [pc, #424]	; (8007320 <FOE_ServiceInd+0x2a8>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	6a3a      	ldr	r2, [r7, #32]
 800717c:	429a      	cmp	r2, r3
 800717e:	d10f      	bne.n	80071a0 <FOE_ServiceInd+0x128>
            {
                /* the packet number is correct, call application function to store the file data */
                nextState = FOE_Data(pFoeInd->Data, dataSize);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	3310      	adds	r3, #16
 8007184:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8007186:	4611      	mov	r1, r2
 8007188:	4618      	mov	r0, r3
 800718a:	f002 fc39 	bl	8009a00 <FOE_Data>
 800718e:	4603      	mov	r3, r0
 8007190:	85fb      	strh	r3, [r7, #46]	; 0x2e
                if ( nextState == 0 )
 8007192:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007194:	2b00      	cmp	r3, #0
 8007196:	d158      	bne.n	800724a <FOE_ServiceInd+0x1d2>
                {
                    /* checking was successful, sent a FoE Ack service */
                    nextState = FOE_ACK;
 8007198:	f647 73fd 	movw	r3, #32765	; 0x7ffd
 800719c:	85fb      	strh	r3, [r7, #46]	; 0x2e
                }
            }
            else
                nextState = ECAT_FOE_ERRCODE_PACKENO;
        }
        break;
 800719e:	e054      	b.n	800724a <FOE_ServiceInd+0x1d2>
                nextState = ECAT_FOE_ERRCODE_PACKENO;
 80071a0:	f248 0305 	movw	r3, #32773	; 0x8005
 80071a4:	85fb      	strh	r3, [r7, #46]	; 0x2e
        break;
 80071a6:	e050      	b.n	800724a <FOE_ServiceInd+0x1d2>

    case ECAT_FOE_OPCODE_ACK:
        /* acknowledge is received, next file part can be sent */
        if ( u16FileAccessState == FOE_WAIT_FOR_ACK )
 80071a8:	4b5b      	ldr	r3, [pc, #364]	; (8007318 <FOE_ServiceInd+0x2a0>)
 80071aa:	881b      	ldrh	r3, [r3, #0]
 80071ac:	2b01      	cmp	r3, #1
 80071ae:	d11e      	bne.n	80071ee <FOE_ServiceInd+0x176>
        {
            /* we are waiting for an acknowledge, service is correct, call the application function
               to get the next part of the file */
            nextState = FOE_Ack( u32FileOffset, pFoeInd->Data );
 80071b0:	4b5c      	ldr	r3, [pc, #368]	; (8007324 <FOE_ServiceInd+0x2ac>)
 80071b2:	681a      	ldr	r2, [r3, #0]
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	3310      	adds	r3, #16
 80071b8:	4619      	mov	r1, r3
 80071ba:	4610      	mov	r0, r2
 80071bc:	f002 fc64 	bl	8009a88 <FOE_Ack>
 80071c0:	4603      	mov	r3, r0
 80071c2:	85fb      	strh	r3, [r7, #46]	; 0x2e
            /* u32LastFileOffset contains the offset of the file which is sent now */
            u32LastFileOffset = u32FileOffset;
 80071c4:	4b57      	ldr	r3, [pc, #348]	; (8007324 <FOE_ServiceInd+0x2ac>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4a54      	ldr	r2, [pc, #336]	; (800731c <FOE_ServiceInd+0x2a4>)
 80071ca:	6013      	str	r3, [r2, #0]

/* ECATCHANGE_START(V5.11) FOE1*/
            if (nextState <= FOE_MAXDATA) 
 80071cc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80071ce:	f647 7295 	movw	r2, #32661	; 0x7f95
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d83b      	bhi.n	800724e <FOE_ServiceInd+0x1d6>
            {
                /* u32FileOffset contains the offset of the file which shall be sent when the next FoE ACK is received */
                u32FileOffset += nextState;
 80071d6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80071d8:	4b52      	ldr	r3, [pc, #328]	; (8007324 <FOE_ServiceInd+0x2ac>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4413      	add	r3, r2
 80071de:	4a51      	ldr	r2, [pc, #324]	; (8007324 <FOE_ServiceInd+0x2ac>)
 80071e0:	6013      	str	r3, [r2, #0]
                /* increment the packet number */
                u32PacketNo++;
 80071e2:	4b4f      	ldr	r3, [pc, #316]	; (8007320 <FOE_ServiceInd+0x2a8>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	3301      	adds	r3, #1
 80071e8:	4a4d      	ldr	r2, [pc, #308]	; (8007320 <FOE_ServiceInd+0x2a8>)
 80071ea:	6013      	str	r3, [r2, #0]
        else if ( u16FileAccessState == FOE_WAIT_FOR_LAST_ACK )
        {
            /* we were waiting for the last acknowledge, now the sequence is finished */
            nextState = FOE_FINISHED_NOACK;
        }
        break;
 80071ec:	e02f      	b.n	800724e <FOE_ServiceInd+0x1d6>
        else if ( u16FileAccessState == FOE_WAIT_FOR_LAST_ACK )
 80071ee:	4b4a      	ldr	r3, [pc, #296]	; (8007318 <FOE_ServiceInd+0x2a0>)
 80071f0:	881b      	ldrh	r3, [r3, #0]
 80071f2:	2b04      	cmp	r3, #4
 80071f4:	d12b      	bne.n	800724e <FOE_ServiceInd+0x1d6>
            nextState = FOE_FINISHED_NOACK;
 80071f6:	f647 73fe 	movw	r3, #32766	; 0x7ffe
 80071fa:	85fb      	strh	r3, [r7, #46]	; 0x2e
        break;
 80071fc:	e027      	b.n	800724e <FOE_ServiceInd+0x1d6>

    case ECAT_FOE_OPCODE_ERR:
        /* a FoE Error service is received */
        if ( u16FileAccessState != FOE_READY )
 80071fe:	4b46      	ldr	r3, [pc, #280]	; (8007318 <FOE_ServiceInd+0x2a0>)
 8007200:	881b      	ldrh	r3, [r3, #0]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d025      	beq.n	8007252 <FOE_ServiceInd+0x1da>
        {
            UINT32 u32CmdErrorCode = SWAPDWORD(pFoeInd->FoeHeader.Cmd.ErrorCode);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	68db      	ldr	r3, [r3, #12]
 800720a:	627b      	str	r3, [r7, #36]	; 0x24
            /* a file transmission sequence is active, inform the application, that this sequence
               was stopped */
            FOE_Error( u32CmdErrorCode );
 800720c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800720e:	f002 fc87 	bl	8009b20 <FOE_Error>
            nextState = FOE_FINISHED;
 8007212:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8007216:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
        break;
 8007218:	e01b      	b.n	8007252 <FOE_ServiceInd+0x1da>

    case ECAT_FOE_OPCODE_BUSY:
        /* a FoE Busy service is received */
        if ( u16FileAccessState == FOE_WAIT_FOR_ACK
 800721a:	4b3f      	ldr	r3, [pc, #252]	; (8007318 <FOE_ServiceInd+0x2a0>)
 800721c:	881b      	ldrh	r3, [r3, #0]
 800721e:	2b01      	cmp	r3, #1
 8007220:	d003      	beq.n	800722a <FOE_ServiceInd+0x1b2>
          || u16FileAccessState == FOE_WAIT_FOR_LAST_ACK )
 8007222:	4b3d      	ldr	r3, [pc, #244]	; (8007318 <FOE_ServiceInd+0x2a0>)
 8007224:	881b      	ldrh	r3, [r3, #0]
 8007226:	2b04      	cmp	r3, #4
 8007228:	d115      	bne.n	8007256 <FOE_ServiceInd+0x1de>
        {
            /* we are waiting for an acknowledge, service is correct, call the application function
               to resend the last part of the file */
            nextState = FOE_Busy( SWAPWORD(pFoeInd->FoeHeader.Cmd.Busy.Done), u32LastFileOffset, pFoeInd->Data );
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	8998      	ldrh	r0, [r3, #12]
 800722e:	4b3b      	ldr	r3, [pc, #236]	; (800731c <FOE_ServiceInd+0x2a4>)
 8007230:	6819      	ldr	r1, [r3, #0]
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	3310      	adds	r3, #16
 8007236:	461a      	mov	r2, r3
 8007238:	f002 fc62 	bl	8009b00 <FOE_Busy>
 800723c:	4603      	mov	r3, r0
 800723e:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
        break;
 8007240:	e009      	b.n	8007256 <FOE_ServiceInd+0x1de>
        break;
 8007242:	bf00      	nop
 8007244:	e008      	b.n	8007258 <FOE_ServiceInd+0x1e0>
        break;
 8007246:	bf00      	nop
 8007248:	e006      	b.n	8007258 <FOE_ServiceInd+0x1e0>
        break;
 800724a:	bf00      	nop
 800724c:	e004      	b.n	8007258 <FOE_ServiceInd+0x1e0>
        break;
 800724e:	bf00      	nop
 8007250:	e002      	b.n	8007258 <FOE_ServiceInd+0x1e0>
        break;
 8007252:	bf00      	nop
 8007254:	e000      	b.n	8007258 <FOE_ServiceInd+0x1e0>
        break;
 8007256:	bf00      	nop

    }

    if ( nextState <= FOE_MAXDATA )
 8007258:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800725a:	f647 7295 	movw	r2, #32661	; 0x7f95
 800725e:	4293      	cmp	r3, r2
 8007260:	d81b      	bhi.n	800729a <FOE_ServiceInd+0x222>
    {
        /* we send DATA and wait for ACK */
        UINT32 d = SWAPDWORD(u32PacketNo);
 8007262:	4b2f      	ldr	r3, [pc, #188]	; (8007320 <FOE_ServiceInd+0x2a8>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	60bb      	str	r3, [r7, #8]

        /* store the OpCode in the mailbox buffer */
        pFoeInd->FoeHeader.OpCode           = SWAPWORD(ECAT_FOE_OPCODE_DATA);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2203      	movs	r2, #3
 800726c:	811a      	strh	r2, [r3, #8]
        /* store the packet number in the mailbox buffer */
        pFoeInd->FoeHeader.Cmd.PacketNo     = d;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	68ba      	ldr	r2, [r7, #8]
 8007272:	60da      	str	r2, [r3, #12]
     
        /* store the size of the mailbox data in the mailbox buffer */
        pFoeInd->MbxHeader.Length           = FOE_HEADER_SIZE + nextState;
 8007274:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007276:	3308      	adds	r3, #8
 8007278:	b29a      	uxth	r2, r3
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	801a      	strh	r2, [r3, #0]

        if ( nextState == u16SendMbxSize - FOE_HEADER_SIZE - MBX_HEADER_SIZE )
 800727e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007280:	4b29      	ldr	r3, [pc, #164]	; (8007328 <FOE_ServiceInd+0x2b0>)
 8007282:	881b      	ldrh	r3, [r3, #0]
 8007284:	3b0e      	subs	r3, #14
 8007286:	429a      	cmp	r2, r3
 8007288:	d103      	bne.n	8007292 <FOE_ServiceInd+0x21a>
        {
            /* packets still following, we wait for an ACK */
            u16FileAccessState = FOE_WAIT_FOR_ACK;
 800728a:	4b23      	ldr	r3, [pc, #140]	; (8007318 <FOE_ServiceInd+0x2a0>)
 800728c:	2201      	movs	r2, #1
 800728e:	801a      	strh	r2, [r3, #0]
 8007290:	e09f      	b.n	80073d2 <FOE_ServiceInd+0x35a>
        }
        else
        {
            /* it was the last Packet, we wait for the last ACK */
            u16FileAccessState = FOE_WAIT_FOR_LAST_ACK;
 8007292:	4b21      	ldr	r3, [pc, #132]	; (8007318 <FOE_ServiceInd+0x2a0>)
 8007294:	2204      	movs	r2, #4
 8007296:	801a      	strh	r2, [r3, #0]
 8007298:	e09b      	b.n	80073d2 <FOE_ServiceInd+0x35a>
        }
    }
    else if ( nextState <= FOE_MAXBUSY )
 800729a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800729c:	f647 72fa 	movw	r2, #32762	; 0x7ffa
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d810      	bhi.n	80072c6 <FOE_ServiceInd+0x24e>
    {
        /* we are still storing the received file data (in flash for example) and
           send BUSY and wait for the DATA to be sent again */
        /* store the OpCode in the mailbox buffer */
        pFoeInd->FoeHeader.OpCode                   = SWAPWORD(ECAT_FOE_OPCODE_BUSY);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2206      	movs	r2, #6
 80072a8:	811a      	strh	r2, [r3, #8]
        /* store the information how much progress we made until we can receive file data again */
/* ECATCHANGE_START(V5.11) FOE1*/
        pFoeInd->FoeHeader.Cmd.Busy.Done            = SWAPWORD(nextState-FOE_MAXBUSY_ZERO);
 80072aa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80072ac:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 80072b0:	3b16      	subs	r3, #22
 80072b2:	b29a      	uxth	r2, r3
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	819a      	strh	r2, [r3, #12]
/* ECATCHANGE_END(V5.11) FOE1*/

        pFoeInd->FoeHeader.Cmd.Busy.Entire          = 0;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2200      	movs	r2, #0
 80072bc:	81da      	strh	r2, [r3, #14]
        /* store the size of the mailbox data in the mailbox buffer */

        pFoeInd->MbxHeader.Length                   = FOE_HEADER_SIZE;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2208      	movs	r2, #8
 80072c2:	801a      	strh	r2, [r3, #0]
 80072c4:	e085      	b.n	80073d2 <FOE_ServiceInd+0x35a>
    }
    else if ( nextState == FOE_ACK || nextState == FOE_ACKFINISHED )
 80072c6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80072c8:	f647 72fd 	movw	r2, #32765	; 0x7ffd
 80072cc:	4293      	cmp	r3, r2
 80072ce:	d004      	beq.n	80072da <FOE_ServiceInd+0x262>
 80072d0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80072d2:	f647 72fc 	movw	r2, #32764	; 0x7ffc
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d128      	bne.n	800732c <FOE_ServiceInd+0x2b4>
    {
        /* we send ACK and wait for DATA
            the next file data is expected with an incremented packet number, but
            we have to acknowledge the old packet first */
        UINT32 d = SWAPDWORD(u32PacketNo);
 80072da:	4b11      	ldr	r3, [pc, #68]	; (8007320 <FOE_ServiceInd+0x2a8>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	60fb      	str	r3, [r7, #12]
        u32PacketNo++;
 80072e0:	4b0f      	ldr	r3, [pc, #60]	; (8007320 <FOE_ServiceInd+0x2a8>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	3301      	adds	r3, #1
 80072e6:	4a0e      	ldr	r2, [pc, #56]	; (8007320 <FOE_ServiceInd+0x2a8>)
 80072e8:	6013      	str	r3, [r2, #0]
        /* store the OpCode in the mailbox buffer */
        pFoeInd->FoeHeader.OpCode                   = SWAPWORD(ECAT_FOE_OPCODE_ACK);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2204      	movs	r2, #4
 80072ee:	811a      	strh	r2, [r3, #8]
        /* store the packet number in the mailbox buffer */
        pFoeInd->FoeHeader.Cmd.PacketNo             = d;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	68fa      	ldr	r2, [r7, #12]
 80072f4:	60da      	str	r2, [r3, #12]
        /* store the size of the mailbox data in the mailbox buffer */
        pFoeInd->MbxHeader.Length                   = SIZEOF(TFOEHEADER);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2208      	movs	r2, #8
 80072fa:	801a      	strh	r2, [r3, #0]

        /* we wait for the next data part */
        if ( nextState == FOE_ACK )
 80072fc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80072fe:	f647 72fd 	movw	r2, #32765	; 0x7ffd
 8007302:	4293      	cmp	r3, r2
 8007304:	d103      	bne.n	800730e <FOE_ServiceInd+0x296>
            /* we wait for the next data part */
            u16FileAccessState = FOE_WAIT_FOR_DATA;
 8007306:	4b04      	ldr	r3, [pc, #16]	; (8007318 <FOE_ServiceInd+0x2a0>)
 8007308:	2202      	movs	r2, #2
 800730a:	801a      	strh	r2, [r3, #0]
    {
 800730c:	e061      	b.n	80073d2 <FOE_ServiceInd+0x35a>
        else
            /* the last data part was received */
            u16FileAccessState = FOE_READY;
 800730e:	4b02      	ldr	r3, [pc, #8]	; (8007318 <FOE_ServiceInd+0x2a0>)
 8007310:	2200      	movs	r2, #0
 8007312:	801a      	strh	r2, [r3, #0]
    {
 8007314:	e05d      	b.n	80073d2 <FOE_ServiceInd+0x35a>
 8007316:	bf00      	nop
 8007318:	20000678 	.word	0x20000678
 800731c:	20000674 	.word	0x20000674
 8007320:	2000066c 	.word	0x2000066c
 8007324:	20000670 	.word	0x20000670
 8007328:	20000878 	.word	0x20000878
    }
    else if ( nextState < FOE_ERROR )
 800732c:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8007330:	2b00      	cmp	r3, #0
 8007332:	db07      	blt.n	8007344 <FOE_ServiceInd+0x2cc>
    {
        /* the file transmission sequence is finished, we have to send nothing */
        u16FileAccessState = FOE_READY;
 8007334:	4b2e      	ldr	r3, [pc, #184]	; (80073f0 <FOE_ServiceInd+0x378>)
 8007336:	2200      	movs	r2, #0
 8007338:	801a      	strh	r2, [r3, #0]
        APPL_FreeMailboxBuffer(pFoeInd);
 800733a:	6878      	ldr	r0, [r7, #4]
 800733c:	f005 fd58 	bl	800cdf0 <free>
        return 0;
 8007340:	2300      	movs	r3, #0
 8007342:	e051      	b.n	80073e8 <FOE_ServiceInd+0x370>
    }
    else
    {
        UINT32 d = SWAPDWORD(nextState);
 8007344:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007346:	617b      	str	r3, [r7, #20]
        UINT8 b = 0;
 8007348:	2300      	movs	r3, #0
 800734a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

        /* store the OpCode in the mailbox buffer */
        pFoeInd->FoeHeader.OpCode                    = SWAPWORD(ECAT_FOE_OPCODE_ERR);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2205      	movs	r2, #5
 8007352:	811a      	strh	r2, [r3, #8]
        /* store the ErrorCode in the mailbox buffer */
        pFoeInd->FoeHeader.Cmd.ErrorCode            = d;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	697a      	ldr	r2, [r7, #20]
 8007358:	60da      	str	r2, [r3, #12]
        /* store the size of the mailbox data in the mailbox buffer */
        pFoeInd->MbxHeader.Length                   = SIZEOF(TFOEHEADER);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2208      	movs	r2, #8
 800735e:	801a      	strh	r2, [r3, #0]

        /* Error Text is returned in pFoeInd->Data */
        while (b < 32)
 8007360:	e01d      	b.n	800739e <FOE_ServiceInd+0x326>
        {
            UINT16 data = ((UINT16 MBXMEM *) pFoeInd->Data)[(b >> 1)];
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	f103 0210 	add.w	r2, r3, #16
 8007368:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800736c:	085b      	lsrs	r3, r3, #1
 800736e:	b2db      	uxtb	r3, r3
 8007370:	005b      	lsls	r3, r3, #1
 8007372:	4413      	add	r3, r2
 8007374:	881b      	ldrh	r3, [r3, #0]
 8007376:	827b      	strh	r3, [r7, #18]

            if ((data & 0x00FF) == 0)
 8007378:	8a7b      	ldrh	r3, [r7, #18]
 800737a:	b2db      	uxtb	r3, r3
 800737c:	2b00      	cmp	r3, #0
 800737e:	d013      	beq.n	80073a8 <FOE_ServiceInd+0x330>
                break;
            b++;
 8007380:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8007384:	3301      	adds	r3, #1
 8007386:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
        
            if ((data & 0xFF00) == 0)
 800738a:	8a7b      	ldrh	r3, [r7, #18]
 800738c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8007390:	2b00      	cmp	r3, #0
 8007392:	d00b      	beq.n	80073ac <FOE_ServiceInd+0x334>
                break;
            b++;
 8007394:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8007398:	3301      	adds	r3, #1
 800739a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
        while (b < 32)
 800739e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80073a2:	2b1f      	cmp	r3, #31
 80073a4:	d9dd      	bls.n	8007362 <FOE_ServiceInd+0x2ea>
 80073a6:	e002      	b.n	80073ae <FOE_ServiceInd+0x336>
                break;
 80073a8:	bf00      	nop
 80073aa:	e000      	b.n	80073ae <FOE_ServiceInd+0x336>
                break;
 80073ac:	bf00      	nop
        }
        if ( b < 32 )
 80073ae:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80073b2:	2b1f      	cmp	r3, #31
 80073b4:	d80a      	bhi.n	80073cc <FOE_ServiceInd+0x354>
        {
            pFoeInd->MbxHeader.Length    += b+1;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	881a      	ldrh	r2, [r3, #0]
 80073ba:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80073be:	b29b      	uxth	r3, r3
 80073c0:	4413      	add	r3, r2
 80073c2:	b29b      	uxth	r3, r3
 80073c4:	3301      	adds	r3, #1
 80073c6:	b29a      	uxth	r2, r3
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	801a      	strh	r2, [r3, #0]
        }

        /* the file transmission sequence is finished */
        u16FileAccessState = FOE_READY;
 80073cc:	4b08      	ldr	r3, [pc, #32]	; (80073f0 <FOE_ServiceInd+0x378>)
 80073ce:	2200      	movs	r2, #0
 80073d0:	801a      	strh	r2, [r3, #0]
    }

    {
        if ( MBX_MailboxSendReq((TMBX MBXMEM *) pFoeInd, FOE_SERVICE) != 0 )
 80073d2:	2140      	movs	r1, #64	; 0x40
 80073d4:	6878      	ldr	r0, [r7, #4]
 80073d6:	f002 ff15 	bl	800a204 <MBX_MailboxSendReq>
 80073da:	4603      	mov	r3, r0
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d002      	beq.n	80073e6 <FOE_ServiceInd+0x36e>
        {
            /* if the mailbox service could not be sent (or stored), the response will be
               stored in the variable pFoeSendStored and will be sent automatically
                from the mailbox handler (FOE_ContinueInd) when the send mailbox will be read
                the next time from the master */
            pFoeSendStored = (TMBX MBXMEM *) pFoeInd;
 80073e0:	4a04      	ldr	r2, [pc, #16]	; (80073f4 <FOE_ServiceInd+0x37c>)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6013      	str	r3, [r2, #0]
        }
    }

    return 0;
 80073e6:	2300      	movs	r3, #0
}
 80073e8:	4618      	mov	r0, r3
 80073ea:	3730      	adds	r7, #48	; 0x30
 80073ec:	46bd      	mov	sp, r7
 80073ee:	bd80      	pop	{r7, pc}
 80073f0:	20000678 	.word	0x20000678
 80073f4:	2000067c 	.word	0x2000067c

080073f8 <FOE_ContinueInd>:

 \brief    This function is called when the next mailbox fragment can be sent.
*////////////////////////////////////////////////////////////////////////////////////////

void FOE_ContinueInd(TMBX MBXMEM * pMbx)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b082      	sub	sp, #8
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
    if ( pFoeSendStored )
 8007400:	4b08      	ldr	r3, [pc, #32]	; (8007424 <FOE_ContinueInd+0x2c>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d008      	beq.n	800741a <FOE_ContinueInd+0x22>
    {
        /* send the stored FoE service which could not be sent before */
        MBX_MailboxSendReq(pFoeSendStored, 0);
 8007408:	4b06      	ldr	r3, [pc, #24]	; (8007424 <FOE_ContinueInd+0x2c>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	2100      	movs	r1, #0
 800740e:	4618      	mov	r0, r3
 8007410:	f002 fef8 	bl	800a204 <MBX_MailboxSendReq>
        pFoeSendStored = 0;
 8007414:	4b03      	ldr	r3, [pc, #12]	; (8007424 <FOE_ContinueInd+0x2c>)
 8007416:	2200      	movs	r2, #0
 8007418:	601a      	str	r2, [r3, #0]
    }
}
 800741a:	bf00      	nop
 800741c:	3708      	adds	r7, #8
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}
 8007422:	bf00      	nop
 8007424:	2000067c 	.word	0x2000067c

08007428 <ResetALEventMask>:
 \param    intMask        interrupt mask (disabled interrupt shall be zero)

 \brief    This function makes an logical and with the AL Event Mask register (0x204)
*////////////////////////////////////////////////////////////////////////////////////////
void ResetALEventMask(UINT16 intMask)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b084      	sub	sp, #16
 800742c:	af00      	add	r7, sp, #0
 800742e:	4603      	mov	r3, r0
 8007430:	80fb      	strh	r3, [r7, #6]
    UINT16 mask;
    HW_EscReadWord(mask, ESC_AL_EVENTMASK_OFFSET);
 8007432:	f107 030e 	add.w	r3, r7, #14
 8007436:	2202      	movs	r2, #2
 8007438:	f44f 7101 	mov.w	r1, #516	; 0x204
 800743c:	4618      	mov	r0, r3
 800743e:	f001 ffb1 	bl	80093a4 <HW_EscRead>
    
    mask &= intMask;
 8007442:	89fa      	ldrh	r2, [r7, #14]
 8007444:	88fb      	ldrh	r3, [r7, #6]
 8007446:	4013      	ands	r3, r2
 8007448:	b29b      	uxth	r3, r3
 800744a:	81fb      	strh	r3, [r7, #14]

    DISABLE_ESC_INT();
 800744c:	f7f9 fcb8 	bl	8000dc0 <disable_Irq_Sync0_Sync1>


    HW_EscWriteWord(mask, ESC_AL_EVENTMASK_OFFSET);
 8007450:	f107 030e 	add.w	r3, r7, #14
 8007454:	2202      	movs	r2, #2
 8007456:	f44f 7101 	mov.w	r1, #516	; 0x204
 800745a:	4618      	mov	r0, r3
 800745c:	f001 fffe 	bl	800945c <HW_EscWrite>
    ENABLE_ESC_INT();
 8007460:	f7f9 fca8 	bl	8000db4 <enable_Irq_Sync0_Sync1>
}
 8007464:	bf00      	nop
 8007466:	3710      	adds	r7, #16
 8007468:	46bd      	mov	sp, r7
 800746a:	bd80      	pop	{r7, pc}

0800746c <SetALEventMask>:
 \param    intMask        interrupt mask (enabled interrupt shall be one)

  \brief    This function makes an logical or with the AL Event Mask register (0x204)
*////////////////////////////////////////////////////////////////////////////////////////
void SetALEventMask(UINT16 intMask)
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b084      	sub	sp, #16
 8007470:	af00      	add	r7, sp, #0
 8007472:	4603      	mov	r3, r0
 8007474:	80fb      	strh	r3, [r7, #6]
    UINT16 mask;
    HW_EscReadWord(mask, ESC_AL_EVENTMASK_OFFSET);
 8007476:	f107 030e 	add.w	r3, r7, #14
 800747a:	2202      	movs	r2, #2
 800747c:	f44f 7101 	mov.w	r1, #516	; 0x204
 8007480:	4618      	mov	r0, r3
 8007482:	f001 ff8f 	bl	80093a4 <HW_EscRead>
    
    mask |= intMask;
 8007486:	89fa      	ldrh	r2, [r7, #14]
 8007488:	88fb      	ldrh	r3, [r7, #6]
 800748a:	4313      	orrs	r3, r2
 800748c:	b29b      	uxth	r3, r3
 800748e:	81fb      	strh	r3, [r7, #14]

    DISABLE_ESC_INT();
 8007490:	f7f9 fc96 	bl	8000dc0 <disable_Irq_Sync0_Sync1>


    HW_EscWriteWord(mask, ESC_AL_EVENTMASK_OFFSET);
 8007494:	f107 030e 	add.w	r3, r7, #14
 8007498:	2202      	movs	r2, #2
 800749a:	f44f 7101 	mov.w	r1, #516	; 0x204
 800749e:	4618      	mov	r0, r3
 80074a0:	f001 ffdc 	bl	800945c <HW_EscWrite>
    ENABLE_ESC_INT();
 80074a4:	f7f9 fc86 	bl	8000db4 <enable_Irq_Sync0_Sync1>
}
 80074a8:	bf00      	nop
 80074aa:	3710      	adds	r7, #16
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}

080074b0 <UpdateEEPROMLoadedState>:
/**

\brief    This function reads the EEPROM loaded state
*////////////////////////////////////////////////////////////////////////////////////////
void UpdateEEPROMLoadedState(void)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b082      	sub	sp, #8
 80074b4:	af00      	add	r7, sp, #0
    {
       UINT16 TmpVar = 0;
 80074b6:	2300      	movs	r3, #0
 80074b8:	80fb      	strh	r3, [r7, #6]
       //read EEPROM loaded information
       HW_EscReadWord(TmpVar, ESC_EEPROM_CONTROL_OFFSET);
 80074ba:	1dbb      	adds	r3, r7, #6
 80074bc:	2202      	movs	r2, #2
 80074be:	f240 5102 	movw	r1, #1282	; 0x502
 80074c2:	4618      	mov	r0, r3
 80074c4:	f001 ff6e 	bl	80093a4 <HW_EscRead>
       TmpVar = SWAPWORD(TmpVar);
 80074c8:	88fb      	ldrh	r3, [r7, #6]
 80074ca:	80fb      	strh	r3, [r7, #6]

       if (((TmpVar & ESC_EEPROM_ERROR_CRC) > 0)
 80074cc:	88fb      	ldrh	r3, [r7, #6]
 80074ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	dc04      	bgt.n	80074e0 <UpdateEEPROMLoadedState+0x30>
          || ((TmpVar & ESC_EEPROM_ERROR_LOAD) > 0))
 80074d6:	88fb      	ldrh	r3, [r7, #6]
 80074d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80074dc:	2b00      	cmp	r3, #0
 80074de:	dd03      	ble.n	80074e8 <UpdateEEPROMLoadedState+0x38>
       {
          EepromLoaded = FALSE;
 80074e0:	4b05      	ldr	r3, [pc, #20]	; (80074f8 <UpdateEEPROMLoadedState+0x48>)
 80074e2:	2200      	movs	r2, #0
 80074e4:	701a      	strb	r2, [r3, #0]
 80074e6:	e003      	b.n	80074f0 <UpdateEEPROMLoadedState+0x40>
       }
       else
       {
          EepromLoaded = TRUE;
 80074e8:	4b03      	ldr	r3, [pc, #12]	; (80074f8 <UpdateEEPROMLoadedState+0x48>)
 80074ea:	2201      	movs	r2, #1
 80074ec:	701a      	strb	r2, [r3, #0]
       }
    }
}
 80074ee:	bf00      	nop
 80074f0:	bf00      	nop
 80074f2:	3708      	adds	r7, #8
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}
 80074f8:	200006c8 	.word	0x200006c8

080074fc <GetSyncMan>:
 \brief    This function is called to read the SYNC Manager channel descriptions of the
             process data SYNC Managers.
*////////////////////////////////////////////////////////////////////////////////////////

TSYNCMAN ESCMEM * GetSyncMan( UINT8 channel )
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b082      	sub	sp, #8
 8007500:	af00      	add	r7, sp, #0
 8007502:	4603      	mov	r3, r0
 8007504:	71fb      	strb	r3, [r7, #7]
    HW_EscRead((MEM_ADDR *)&SyncManInfo, ESC_SYNCMAN_REG_OFFSET + (channel * SIZEOF_SM_REGISTER), SIZEOF_SM_REGISTER );
 8007506:	79fb      	ldrb	r3, [r7, #7]
 8007508:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800750c:	b29b      	uxth	r3, r3
 800750e:	00db      	lsls	r3, r3, #3
 8007510:	b29b      	uxth	r3, r3
 8007512:	2208      	movs	r2, #8
 8007514:	4619      	mov	r1, r3
 8007516:	4804      	ldr	r0, [pc, #16]	; (8007528 <GetSyncMan+0x2c>)
 8007518:	f001 ff44 	bl	80093a4 <HW_EscRead>


    return &SyncManInfo;
 800751c:	4b02      	ldr	r3, [pc, #8]	; (8007528 <GetSyncMan+0x2c>)
}
 800751e:	4618      	mov	r0, r3
 8007520:	3708      	adds	r7, #8
 8007522:	46bd      	mov	sp, r7
 8007524:	bd80      	pop	{r7, pc}
 8007526:	bf00      	nop
 8007528:	200006c0 	.word	0x200006c0

0800752c <DisableSyncManChannel>:
 \param     channel        Sync Manager channel

 \brief    This function disables a Sync Manager channel
*////////////////////////////////////////////////////////////////////////////////////////
void DisableSyncManChannel(UINT8 channel)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b084      	sub	sp, #16
 8007530:	af00      	add	r7, sp, #0
 8007532:	4603      	mov	r3, r0
 8007534:	71fb      	strb	r3, [r7, #7]
    UINT16 Offset;
    //The register 0x806 is only readable from PDI => writing 0 is valid
    VARVOLATILE UINT16 smStatus = SM_SETTING_PDI_DISABLE;
 8007536:	f44f 7380 	mov.w	r3, #256	; 0x100
 800753a:	81bb      	strh	r3, [r7, #12]
    Offset = (ESC_SYNCMAN_ACTIVE_OFFSET + (SIZEOF_SM_REGISTER*channel));
 800753c:	79fb      	ldrb	r3, [r7, #7]
 800753e:	b29b      	uxth	r3, r3
 8007540:	00db      	lsls	r3, r3, #3
 8007542:	b29b      	uxth	r3, r3
 8007544:	f603 0306 	addw	r3, r3, #2054	; 0x806
 8007548:	81fb      	strh	r3, [r7, #14]


    HW_EscWriteWord(smStatus,Offset);
 800754a:	89f9      	ldrh	r1, [r7, #14]
 800754c:	f107 030c 	add.w	r3, r7, #12
 8007550:	2202      	movs	r2, #2
 8007552:	4618      	mov	r0, r3
 8007554:	f001 ff82 	bl	800945c <HW_EscWrite>
    
    /*wait until SyncManager is disabled*/
    do
    {
        HW_EscReadWord(smStatus, Offset);
 8007558:	89f9      	ldrh	r1, [r7, #14]
 800755a:	f107 030c 	add.w	r3, r7, #12
 800755e:	2202      	movs	r2, #2
 8007560:	4618      	mov	r0, r3
 8007562:	f001 ff1f 	bl	80093a4 <HW_EscRead>
    }while(!(smStatus & SM_SETTING_PDI_DISABLE));
 8007566:	89bb      	ldrh	r3, [r7, #12]
 8007568:	b29b      	uxth	r3, r3
 800756a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800756e:	2b00      	cmp	r3, #0
 8007570:	d0f2      	beq.n	8007558 <DisableSyncManChannel+0x2c>
}
 8007572:	bf00      	nop
 8007574:	bf00      	nop
 8007576:	3710      	adds	r7, #16
 8007578:	46bd      	mov	sp, r7
 800757a:	bd80      	pop	{r7, pc}

0800757c <EnableSyncManChannel>:
 \param     channel        Sync Manager channel

 \brief    This function enables a Sync Manager channel
*////////////////////////////////////////////////////////////////////////////////////////
void EnableSyncManChannel(UINT8 channel)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b084      	sub	sp, #16
 8007580:	af00      	add	r7, sp, #0
 8007582:	4603      	mov	r3, r0
 8007584:	71fb      	strb	r3, [r7, #7]
    UINT16 Offset;
    //The register 0x806 is only readable from PDI => writing 0 is valid
    VARVOLATILE UINT16 smStatus = 0x0000;
 8007586:	2300      	movs	r3, #0
 8007588:	81bb      	strh	r3, [r7, #12]
    Offset = (ESC_SYNCMAN_ACTIVE_OFFSET + (SIZEOF_SM_REGISTER*channel));
 800758a:	79fb      	ldrb	r3, [r7, #7]
 800758c:	b29b      	uxth	r3, r3
 800758e:	00db      	lsls	r3, r3, #3
 8007590:	b29b      	uxth	r3, r3
 8007592:	f603 0306 	addw	r3, r3, #2054	; 0x806
 8007596:	81fb      	strh	r3, [r7, #14]


    HW_EscWriteWord(smStatus,Offset);
 8007598:	89f9      	ldrh	r1, [r7, #14]
 800759a:	f107 030c 	add.w	r3, r7, #12
 800759e:	2202      	movs	r2, #2
 80075a0:	4618      	mov	r0, r3
 80075a2:	f001 ff5b 	bl	800945c <HW_EscWrite>
    
    /*wait until SyncManager is enabled*/
    do
    {
        HW_EscReadWord(smStatus,Offset);
 80075a6:	89f9      	ldrh	r1, [r7, #14]
 80075a8:	f107 030c 	add.w	r3, r7, #12
 80075ac:	2202      	movs	r2, #2
 80075ae:	4618      	mov	r0, r3
 80075b0:	f001 fef8 	bl	80093a4 <HW_EscRead>

    }while((smStatus & SM_SETTING_PDI_DISABLE));
 80075b4:	89bb      	ldrh	r3, [r7, #12]
 80075b6:	b29b      	uxth	r3, r3
 80075b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d1f2      	bne.n	80075a6 <EnableSyncManChannel+0x2a>
}
 80075c0:	bf00      	nop
 80075c2:	bf00      	nop
 80075c4:	3710      	adds	r7, #16
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bd80      	pop	{r7, pc}
	...

080075cc <CheckSmSettings>:
 \brief    This function checks all SM channels

*////////////////////////////////////////////////////////////////////////////////////////

UINT8    CheckSmSettings(UINT8 maxChannel)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b086      	sub	sp, #24
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	4603      	mov	r3, r0
 80075d4:	71fb      	strb	r3, [r7, #7]
    UINT8 i;
    UINT8 result = 0;
 80075d6:	2300      	movs	r3, #0
 80075d8:	75bb      	strb	r3, [r7, #22]
    TSYNCMAN ESCMEM *pSyncMan;
    UINT16 SMLength = 0;
 80075da:	2300      	movs	r3, #0
 80075dc:	82bb      	strh	r3, [r7, #20]
    UINT16 SMAddress = 0;
 80075de:	2300      	movs	r3, #0
 80075e0:	827b      	strh	r3, [r7, #18]

    //Check if max address defines are within the available ESC address range
    if((nMaxEscAddress < MAX_PD_WRITE_ADDRESS)
 80075e2:	4b92      	ldr	r3, [pc, #584]	; (800782c <CheckSmSettings+0x260>)
 80075e4:	881b      	ldrh	r3, [r3, #0]
 80075e6:	f642 72fe 	movw	r2, #12286	; 0x2ffe
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d911      	bls.n	8007612 <CheckSmSettings+0x46>
        ||(nMaxEscAddress < MAX_PD_READ_ADDRESS)
 80075ee:	4b8f      	ldr	r3, [pc, #572]	; (800782c <CheckSmSettings+0x260>)
 80075f0:	881b      	ldrh	r3, [r3, #0]
 80075f2:	f642 72fe 	movw	r2, #12286	; 0x2ffe
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d90b      	bls.n	8007612 <CheckSmSettings+0x46>
/*ECATCHANGE_START(V5.11) ESM5*/
        ||(nMaxEscAddress < MAX_MBX_WRITE_ADDRESS)
 80075fa:	4b8c      	ldr	r3, [pc, #560]	; (800782c <CheckSmSettings+0x260>)
 80075fc:	881b      	ldrh	r3, [r3, #0]
 80075fe:	f642 72fe 	movw	r2, #12286	; 0x2ffe
 8007602:	4293      	cmp	r3, r2
 8007604:	d905      	bls.n	8007612 <CheckSmSettings+0x46>
/*ECATCHANGE_END(V5.11) ESM5*/
        ||(nMaxEscAddress < MAX_MBX_READ_ADDRESS))
 8007606:	4b89      	ldr	r3, [pc, #548]	; (800782c <CheckSmSettings+0x260>)
 8007608:	881b      	ldrh	r3, [r3, #0]
 800760a:	f642 72fe 	movw	r2, #12286	; 0x2ffe
 800760e:	4293      	cmp	r3, r2
 8007610:	d801      	bhi.n	8007616 <CheckSmSettings+0x4a>
    {
        /*The defines for maximum SM addresses are invalid for the used ESC (change the defines in the file ecat_def.h or the SSC Tool)
        It may be also required to adapt the SM settings in the ESI file*/

        return ALSTATUSCODE_NOVALIDFIRMWARE;
 8007612:	2314      	movs	r3, #20
 8007614:	e1c1      	b.n	800799a <CheckSmSettings+0x3ce>
    }

    /* check the Sync Manager Parameter for the Receive Mailbox (Sync Manager Channel 0) */
/*ECATCHANGE_START(V5.11) HW1*/
    pSyncMan = GetSyncMan(MAILBOX_WRITE);
 8007616:	2000      	movs	r0, #0
 8007618:	f7ff ff70 	bl	80074fc <GetSyncMan>
 800761c:	60f8      	str	r0, [r7, #12]
/*ECATCHANGE_END(V5.11) HW1*/

    SMLength = pSyncMan->Length;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	885b      	ldrh	r3, [r3, #2]
 8007622:	82bb      	strh	r3, [r7, #20]
    SMAddress = pSyncMan->PhysicalStartAddress;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	881b      	ldrh	r3, [r3, #0]
 8007628:	827b      	strh	r3, [r7, #18]

/* ECATCHANGE_START(V5.11) HW2*/
    //Check if the start address and length are even 16Bit addresses
    if ((SMLength & 0x1) > 0)
 800762a:	8abb      	ldrh	r3, [r7, #20]
 800762c:	f003 0301 	and.w	r3, r3, #1
 8007630:	2b00      	cmp	r3, #0
 8007632:	dd01      	ble.n	8007638 <CheckSmSettings+0x6c>
        return ALSTATUSCODE_INVALIDSMCFG;
 8007634:	2317      	movs	r3, #23
 8007636:	e1b0      	b.n	800799a <CheckSmSettings+0x3ce>

    if ((SMAddress & 0x1) > 0)
 8007638:	8a7b      	ldrh	r3, [r7, #18]
 800763a:	f003 0301 	and.w	r3, r3, #1
 800763e:	2b00      	cmp	r3, #0
 8007640:	dd01      	ble.n	8007646 <CheckSmSettings+0x7a>
        return ALSTATUSCODE_INVALIDSMCFG;
 8007642:	2317      	movs	r3, #23
 8007644:	e1a9      	b.n	800799a <CheckSmSettings+0x3ce>
/* ECATCHANGE_END(V5.11) HW2*/

    if (!(pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE))
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	88db      	ldrh	r3, [r3, #6]
 800764a:	f003 0301 	and.w	r3, r3, #1
 800764e:	2b00      	cmp	r3, #0
 8007650:	d102      	bne.n	8007658 <CheckSmSettings+0x8c>
        /* receive mailbox is not enabled */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 8007652:	2316      	movs	r3, #22
 8007654:	75bb      	strb	r3, [r7, #22]
 8007656:	e02b      	b.n	80076b0 <CheckSmSettings+0xe4>
    else if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_DIRECTION_MASK) != SM_SETTING_DIRECTION_WRITE_VALUE)
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	889b      	ldrh	r3, [r3, #4]
 800765c:	f003 030c 	and.w	r3, r3, #12
 8007660:	2b04      	cmp	r3, #4
 8007662:	d002      	beq.n	800766a <CheckSmSettings+0x9e>
       /* receive mailbox is not writable by the master*/
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 8007664:	2316      	movs	r3, #22
 8007666:	75bb      	strb	r3, [r7, #22]
 8007668:	e022      	b.n	80076b0 <CheckSmSettings+0xe4>
    else if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) != SM_SETTING_MODE_ONE_BUFFER_VALUE )
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	889b      	ldrh	r3, [r3, #4]
 800766e:	f003 0302 	and.w	r3, r3, #2
 8007672:	2b00      	cmp	r3, #0
 8007674:	d102      	bne.n	800767c <CheckSmSettings+0xb0>
        /* receive mailbox is not in one buffer mode */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 8007676:	2316      	movs	r3, #22
 8007678:	75bb      	strb	r3, [r7, #22]
 800767a:	e019      	b.n	80076b0 <CheckSmSettings+0xe4>
    else if ( SMLength < MIN_MBX_SIZE )
 800767c:	8abb      	ldrh	r3, [r7, #20]
 800767e:	2b21      	cmp	r3, #33	; 0x21
 8007680:	d802      	bhi.n	8007688 <CheckSmSettings+0xbc>
        /* receive mailbox size is too small */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 8007682:	2316      	movs	r3, #22
 8007684:	75bb      	strb	r3, [r7, #22]
 8007686:	e013      	b.n	80076b0 <CheckSmSettings+0xe4>
    else if ( SMLength > MAX_MBX_SIZE )
 8007688:	8abb      	ldrh	r3, [r7, #20]
 800768a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800768e:	d902      	bls.n	8007696 <CheckSmSettings+0xca>
        /* receive mailbox size is too great */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 8007690:	2316      	movs	r3, #22
 8007692:	75bb      	strb	r3, [r7, #22]
 8007694:	e00c      	b.n	80076b0 <CheckSmSettings+0xe4>
     else if ( SMAddress < MIN_MBX_WRITE_ADDRESS )
 8007696:	8a7b      	ldrh	r3, [r7, #18]
 8007698:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800769c:	d202      	bcs.n	80076a4 <CheckSmSettings+0xd8>
        /* receive mailbox address is too small */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 800769e:	2316      	movs	r3, #22
 80076a0:	75bb      	strb	r3, [r7, #22]
 80076a2:	e005      	b.n	80076b0 <CheckSmSettings+0xe4>
    else if ( SMAddress > MAX_MBX_WRITE_ADDRESS)
 80076a4:	8a7b      	ldrh	r3, [r7, #18]
 80076a6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80076aa:	d301      	bcc.n	80076b0 <CheckSmSettings+0xe4>
        /* receive mailbox address is too great */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 80076ac:	2316      	movs	r3, #22
 80076ae:	75bb      	strb	r3, [r7, #22]


    if ( result == 0 )
 80076b0:	7dbb      	ldrb	r3, [r7, #22]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d14c      	bne.n	8007750 <CheckSmSettings+0x184>
    {
        /* check the Sync Manager Parameter for the Send Mailbox (Sync Manager Channel 1) */
/*ECATCHANGE_START(V5.11) HW1*/
        pSyncMan = GetSyncMan(MAILBOX_READ);
 80076b6:	2001      	movs	r0, #1
 80076b8:	f7ff ff20 	bl	80074fc <GetSyncMan>
 80076bc:	60f8      	str	r0, [r7, #12]
/*ECATCHANGE_END(V5.11) HW1*/

    SMLength = pSyncMan->Length;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	885b      	ldrh	r3, [r3, #2]
 80076c2:	82bb      	strh	r3, [r7, #20]
    SMAddress = pSyncMan->PhysicalStartAddress;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	881b      	ldrh	r3, [r3, #0]
 80076c8:	827b      	strh	r3, [r7, #18]

/* ECATCHANGE_START(V5.11) HW2*/
    //Check if the start address and length are even 16Bit addresses
    if ((SMLength & 0x1) > 0)
 80076ca:	8abb      	ldrh	r3, [r7, #20]
 80076cc:	f003 0301 	and.w	r3, r3, #1
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	dd01      	ble.n	80076d8 <CheckSmSettings+0x10c>
        return ALSTATUSCODE_INVALIDSMCFG;
 80076d4:	2317      	movs	r3, #23
 80076d6:	e160      	b.n	800799a <CheckSmSettings+0x3ce>

    if ((SMAddress & 0x1) > 0)
 80076d8:	8a7b      	ldrh	r3, [r7, #18]
 80076da:	f003 0301 	and.w	r3, r3, #1
 80076de:	2b00      	cmp	r3, #0
 80076e0:	dd01      	ble.n	80076e6 <CheckSmSettings+0x11a>
        return ALSTATUSCODE_INVALIDSMCFG;
 80076e2:	2317      	movs	r3, #23
 80076e4:	e159      	b.n	800799a <CheckSmSettings+0x3ce>
/* ECATCHANGE_END(V5.11) HW2*/

      if (!(pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE))
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	88db      	ldrh	r3, [r3, #6]
 80076ea:	f003 0301 	and.w	r3, r3, #1
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d102      	bne.n	80076f8 <CheckSmSettings+0x12c>
            /* send mailbox is not enabled */
            result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 80076f2:	2316      	movs	r3, #22
 80076f4:	75bb      	strb	r3, [r7, #22]
 80076f6:	e02b      	b.n	8007750 <CheckSmSettings+0x184>
        else if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_DIRECTION_MASK) != SM_SETTING_DIRECTION_READ_VALUE)
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	889b      	ldrh	r3, [r3, #4]
 80076fc:	f003 030c 	and.w	r3, r3, #12
 8007700:	2b00      	cmp	r3, #0
 8007702:	d002      	beq.n	800770a <CheckSmSettings+0x13e>
           /* receive mailbox is not readable by the master*/
            result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 8007704:	2316      	movs	r3, #22
 8007706:	75bb      	strb	r3, [r7, #22]
 8007708:	e022      	b.n	8007750 <CheckSmSettings+0x184>
        else if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) != SM_SETTING_MODE_ONE_BUFFER_VALUE )
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	889b      	ldrh	r3, [r3, #4]
 800770e:	f003 0302 	and.w	r3, r3, #2
 8007712:	2b00      	cmp	r3, #0
 8007714:	d102      	bne.n	800771c <CheckSmSettings+0x150>
            /* receive mailbox is not in one buffer mode */
            result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 8007716:	2316      	movs	r3, #22
 8007718:	75bb      	strb	r3, [r7, #22]
 800771a:	e019      	b.n	8007750 <CheckSmSettings+0x184>
        else if ( SMLength < MIN_MBX_SIZE )
 800771c:	8abb      	ldrh	r3, [r7, #20]
 800771e:	2b21      	cmp	r3, #33	; 0x21
 8007720:	d802      	bhi.n	8007728 <CheckSmSettings+0x15c>
            /* send mailbox size is too small */
            result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 8007722:	2316      	movs	r3, #22
 8007724:	75bb      	strb	r3, [r7, #22]
 8007726:	e013      	b.n	8007750 <CheckSmSettings+0x184>
        else if ( SMLength > MAX_MBX_SIZE )
 8007728:	8abb      	ldrh	r3, [r7, #20]
 800772a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800772e:	d902      	bls.n	8007736 <CheckSmSettings+0x16a>
            /* send mailbox size is too great */
            result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 8007730:	2316      	movs	r3, #22
 8007732:	75bb      	strb	r3, [r7, #22]
 8007734:	e00c      	b.n	8007750 <CheckSmSettings+0x184>
         else if ( SMAddress < MIN_MBX_READ_ADDRESS )
 8007736:	8a7b      	ldrh	r3, [r7, #18]
 8007738:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800773c:	d202      	bcs.n	8007744 <CheckSmSettings+0x178>
            /* send mailbox address is too small */
            result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 800773e:	2316      	movs	r3, #22
 8007740:	75bb      	strb	r3, [r7, #22]
 8007742:	e005      	b.n	8007750 <CheckSmSettings+0x184>
        else if ( SMAddress > MAX_MBX_READ_ADDRESS )
 8007744:	8a7b      	ldrh	r3, [r7, #18]
 8007746:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800774a:	d301      	bcc.n	8007750 <CheckSmSettings+0x184>
            /* send mailbox address is too great */
            result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 800774c:	2316      	movs	r3, #22
 800774e:	75bb      	strb	r3, [r7, #22]

    }

    if ( result == 0 && maxChannel > PROCESS_DATA_IN )
 8007750:	7dbb      	ldrb	r3, [r7, #22]
 8007752:	2b00      	cmp	r3, #0
 8007754:	f040 8082 	bne.w	800785c <CheckSmSettings+0x290>
 8007758:	79fb      	ldrb	r3, [r7, #7]
 800775a:	2b03      	cmp	r3, #3
 800775c:	d97e      	bls.n	800785c <CheckSmSettings+0x290>
    {
        /* b3BufferMode is only set, if inputs and outputs are running in 3-Buffer-Mode when leaving this function */
        b3BufferMode = TRUE;
 800775e:	4b34      	ldr	r3, [pc, #208]	; (8007830 <CheckSmSettings+0x264>)
 8007760:	2201      	movs	r2, #1
 8007762:	701a      	strb	r2, [r3, #0]
        /* check the Sync Manager Parameter for the Inputs (Sync Manager Channel 2) */
/*ECATCHANGE_START(V5.11) HW1*/
        pSyncMan = GetSyncMan(PROCESS_DATA_IN);
 8007764:	2003      	movs	r0, #3
 8007766:	f7ff fec9 	bl	80074fc <GetSyncMan>
 800776a:	60f8      	str	r0, [r7, #12]
/*ECATCHANGE_END(V5.11) HW1*/

    SMLength = pSyncMan->Length;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	885b      	ldrh	r3, [r3, #2]
 8007770:	82bb      	strh	r3, [r7, #20]
    SMAddress = pSyncMan->PhysicalStartAddress;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	881b      	ldrh	r3, [r3, #0]
 8007776:	827b      	strh	r3, [r7, #18]

/* ECATCHANGE_START(V5.11) HW2*/
    //Check if the start address and length are even 16Bit addresses
    if ((SMLength & 0x1) > 0)
 8007778:	8abb      	ldrh	r3, [r7, #20]
 800777a:	f003 0301 	and.w	r3, r3, #1
 800777e:	2b00      	cmp	r3, #0
 8007780:	dd01      	ble.n	8007786 <CheckSmSettings+0x1ba>
        return ALSTATUSCODE_INVALIDSMCFG;
 8007782:	2317      	movs	r3, #23
 8007784:	e109      	b.n	800799a <CheckSmSettings+0x3ce>

    if ((SMAddress & 0x1) > 0)
 8007786:	8a7b      	ldrh	r3, [r7, #18]
 8007788:	f003 0301 	and.w	r3, r3, #1
 800778c:	2b00      	cmp	r3, #0
 800778e:	dd01      	ble.n	8007794 <CheckSmSettings+0x1c8>
        return ALSTATUSCODE_INVALIDSMCFG;
 8007790:	2317      	movs	r3, #23
 8007792:	e102      	b.n	800799a <CheckSmSettings+0x3ce>
/* ECATCHANGE_END(V5.11) HW2*/

        if ((pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE) != 0 && SMLength == 0 )
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	88db      	ldrh	r3, [r3, #6]
 8007798:	f003 0301 	and.w	r3, r3, #1
 800779c:	2b00      	cmp	r3, #0
 800779e:	d005      	beq.n	80077ac <CheckSmSettings+0x1e0>
 80077a0:	8abb      	ldrh	r3, [r7, #20]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d102      	bne.n	80077ac <CheckSmSettings+0x1e0>
            /* the SM3 size is 0 and the SM3 is active */
            result = SYNCMANCHSETTINGS+1;
 80077a6:	2304      	movs	r3, #4
 80077a8:	75bb      	strb	r3, [r7, #22]
 80077aa:	e052      	b.n	8007852 <CheckSmSettings+0x286>
        else if (pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE)
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	88db      	ldrh	r3, [r3, #6]
 80077b0:	f003 0301 	and.w	r3, r3, #1
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d043      	beq.n	8007840 <CheckSmSettings+0x274>
        {
            /* Sync Manager Channel 3 is active, input size has to greater 0 */
            if ( SMLength != nPdInputSize || nPdInputSize == 0 || SMLength > MAX_PD_INPUT_SIZE)
 80077b8:	4b1e      	ldr	r3, [pc, #120]	; (8007834 <CheckSmSettings+0x268>)
 80077ba:	881b      	ldrh	r3, [r3, #0]
 80077bc:	8aba      	ldrh	r2, [r7, #20]
 80077be:	429a      	cmp	r2, r3
 80077c0:	d106      	bne.n	80077d0 <CheckSmSettings+0x204>
 80077c2:	4b1c      	ldr	r3, [pc, #112]	; (8007834 <CheckSmSettings+0x268>)
 80077c4:	881b      	ldrh	r3, [r3, #0]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d002      	beq.n	80077d0 <CheckSmSettings+0x204>
 80077ca:	8abb      	ldrh	r3, [r7, #20]
 80077cc:	2b44      	cmp	r3, #68	; 0x44
 80077ce:	d902      	bls.n	80077d6 <CheckSmSettings+0x20a>
                /* sizes don't match */
                result = SYNCMANCHSIZE+1;
 80077d0:	2303      	movs	r3, #3
 80077d2:	75bb      	strb	r3, [r7, #22]
 80077d4:	e03d      	b.n	8007852 <CheckSmSettings+0x286>
            else
                /* sizes matches */
            if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_DIRECTION_MASK) == SM_SETTING_DIRECTION_READ_VALUE )
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	889b      	ldrh	r3, [r3, #4]
 80077da:	f003 030c 	and.w	r3, r3, #12
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d121      	bne.n	8007826 <CheckSmSettings+0x25a>
            {
                /* settings match */
                if ( ( ( nAlStatus == STATE_PREOP )&&( SMAddress >= MIN_PD_READ_ADDRESS )&&( SMAddress <= MAX_PD_READ_ADDRESS ) )
 80077e2:	4b15      	ldr	r3, [pc, #84]	; (8007838 <CheckSmSettings+0x26c>)
 80077e4:	781b      	ldrb	r3, [r3, #0]
 80077e6:	2b02      	cmp	r3, #2
 80077e8:	d107      	bne.n	80077fa <CheckSmSettings+0x22e>
 80077ea:	8a7b      	ldrh	r3, [r7, #18]
 80077ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077f0:	d303      	bcc.n	80077fa <CheckSmSettings+0x22e>
 80077f2:	8a7b      	ldrh	r3, [r7, #18]
 80077f4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80077f8:	d308      	bcc.n	800780c <CheckSmSettings+0x240>
                   ||( ( nAlStatus != STATE_PREOP )&&( SMAddress == nEscAddrInputData ) )
 80077fa:	4b0f      	ldr	r3, [pc, #60]	; (8007838 <CheckSmSettings+0x26c>)
 80077fc:	781b      	ldrb	r3, [r3, #0]
 80077fe:	2b02      	cmp	r3, #2
 8007800:	d00e      	beq.n	8007820 <CheckSmSettings+0x254>
 8007802:	4b0e      	ldr	r3, [pc, #56]	; (800783c <CheckSmSettings+0x270>)
 8007804:	881b      	ldrh	r3, [r3, #0]
 8007806:	8a7a      	ldrh	r2, [r7, #18]
 8007808:	429a      	cmp	r2, r3
 800780a:	d109      	bne.n	8007820 <CheckSmSettings+0x254>
                    )
                {
                    /* addresses match */

                    if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) == SM_SETTING_MODE_ONE_BUFFER_VALUE )
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	889b      	ldrh	r3, [r3, #4]
 8007810:	f003 0302 	and.w	r3, r3, #2
 8007814:	2b00      	cmp	r3, #0
 8007816:	d01c      	beq.n	8007852 <CheckSmSettings+0x286>
                        /* inputs are running in 1-Buffer-Mode, reset flag b3BufferMode */
                        b3BufferMode = FALSE;
 8007818:	4b05      	ldr	r3, [pc, #20]	; (8007830 <CheckSmSettings+0x264>)
 800781a:	2200      	movs	r2, #0
 800781c:	701a      	strb	r2, [r3, #0]
                    if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) == SM_SETTING_MODE_ONE_BUFFER_VALUE )
 800781e:	e018      	b.n	8007852 <CheckSmSettings+0x286>
                }
                else
                    /* input address is out of the allowed area or has changed in SAFEOP or OP */
                    result = SYNCMANCHADDRESS+1;
 8007820:	2302      	movs	r3, #2
 8007822:	75bb      	strb	r3, [r7, #22]
 8007824:	e015      	b.n	8007852 <CheckSmSettings+0x286>
            }
            else
                /* input settings do not match */
                result = SYNCMANCHSETTINGS+1;
 8007826:	2304      	movs	r3, #4
 8007828:	75bb      	strb	r3, [r7, #22]
 800782a:	e012      	b.n	8007852 <CheckSmSettings+0x286>
 800782c:	200006b0 	.word	0x200006b0
 8007830:	200006a1 	.word	0x200006a1
 8007834:	200006aa 	.word	0x200006aa
 8007838:	200006b2 	.word	0x200006b2
 800783c:	200006b8 	.word	0x200006b8
        }
        else if ( SMLength != 0 || nPdInputSize != 0 )
 8007840:	8abb      	ldrh	r3, [r7, #20]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d103      	bne.n	800784e <CheckSmSettings+0x282>
 8007846:	4b57      	ldr	r3, [pc, #348]	; (80079a4 <CheckSmSettings+0x3d8>)
 8007848:	881b      	ldrh	r3, [r3, #0]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d001      	beq.n	8007852 <CheckSmSettings+0x286>
            /* input size is not zero although the SM3 channel is not enabled */
            result = SYNCMANCHSIZE+1;
 800784e:	2303      	movs	r3, #3
 8007850:	75bb      	strb	r3, [r7, #22]



        if ( result != 0 )
 8007852:	7dbb      	ldrb	r3, [r7, #22]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d001      	beq.n	800785c <CheckSmSettings+0x290>
        {
            result = ALSTATUSCODE_INVALIDSMINCFG;
 8007858:	231e      	movs	r3, #30
 800785a:	75bb      	strb	r3, [r7, #22]
        }
    }


//    else
    if ( result == 0 && maxChannel > PROCESS_DATA_OUT )
 800785c:	7dbb      	ldrb	r3, [r7, #22]
 800785e:	2b00      	cmp	r3, #0
 8007860:	f040 8083 	bne.w	800796a <CheckSmSettings+0x39e>
 8007864:	79fb      	ldrb	r3, [r7, #7]
 8007866:	2b02      	cmp	r3, #2
 8007868:	d97f      	bls.n	800796a <CheckSmSettings+0x39e>
    {
        /* check the Sync Manager Parameter for the Outputs (Sync Manager Channel 2) */
/*ECATCHANGE_START(V5.11) HW1*/
        pSyncMan = GetSyncMan(PROCESS_DATA_OUT);
 800786a:	2002      	movs	r0, #2
 800786c:	f7ff fe46 	bl	80074fc <GetSyncMan>
 8007870:	60f8      	str	r0, [r7, #12]
/*ECATCHANGE_END(V5.11) HW1*/

    SMLength = pSyncMan->Length;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	885b      	ldrh	r3, [r3, #2]
 8007876:	82bb      	strh	r3, [r7, #20]
    SMAddress = pSyncMan->PhysicalStartAddress;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	881b      	ldrh	r3, [r3, #0]
 800787c:	827b      	strh	r3, [r7, #18]

/* ECATCHANGE_START(V5.11) HW2*/
    //Check if the start address and length are even 16Bit addresses
    if ((SMLength & 0x1) > 0)
 800787e:	8abb      	ldrh	r3, [r7, #20]
 8007880:	f003 0301 	and.w	r3, r3, #1
 8007884:	2b00      	cmp	r3, #0
 8007886:	dd01      	ble.n	800788c <CheckSmSettings+0x2c0>
        return ALSTATUSCODE_INVALIDSMCFG;
 8007888:	2317      	movs	r3, #23
 800788a:	e086      	b.n	800799a <CheckSmSettings+0x3ce>

    if ((SMAddress & 0x1) > 0)
 800788c:	8a7b      	ldrh	r3, [r7, #18]
 800788e:	f003 0301 	and.w	r3, r3, #1
 8007892:	2b00      	cmp	r3, #0
 8007894:	dd01      	ble.n	800789a <CheckSmSettings+0x2ce>
        return ALSTATUSCODE_INVALIDSMCFG;
 8007896:	2317      	movs	r3, #23
 8007898:	e07f      	b.n	800799a <CheckSmSettings+0x3ce>
/* ECATCHANGE_END(V5.11) HW2*/

    if ( (pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE) != 0 && SMLength == 0 )
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	88db      	ldrh	r3, [r3, #6]
 800789e:	f003 0301 	and.w	r3, r3, #1
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d005      	beq.n	80078b2 <CheckSmSettings+0x2e6>
 80078a6:	8abb      	ldrh	r3, [r7, #20]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d102      	bne.n	80078b2 <CheckSmSettings+0x2e6>
            /* the SM2 size is 0 and the SM2 is active */
            result = SYNCMANCHSETTINGS+1;
 80078ac:	2304      	movs	r3, #4
 80078ae:	75bb      	strb	r3, [r7, #22]
 80078b0:	e056      	b.n	8007960 <CheckSmSettings+0x394>
        else if (pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE)
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	88db      	ldrh	r3, [r3, #6]
 80078b6:	f003 0301 	and.w	r3, r3, #1
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d047      	beq.n	800794e <CheckSmSettings+0x382>
        {
            /* Sync Manager Channel 2 is active, output size has to greater 0 */
            if ( SMLength == nPdOutputSize && nPdOutputSize != 0 && SMLength <= ((UINT16)MAX_PD_OUTPUT_SIZE))
 80078be:	4b3a      	ldr	r3, [pc, #232]	; (80079a8 <CheckSmSettings+0x3dc>)
 80078c0:	881b      	ldrh	r3, [r3, #0]
 80078c2:	8aba      	ldrh	r2, [r7, #20]
 80078c4:	429a      	cmp	r2, r3
 80078c6:	d13f      	bne.n	8007948 <CheckSmSettings+0x37c>
 80078c8:	4b37      	ldr	r3, [pc, #220]	; (80079a8 <CheckSmSettings+0x3dc>)
 80078ca:	881b      	ldrh	r3, [r3, #0]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d03b      	beq.n	8007948 <CheckSmSettings+0x37c>
 80078d0:	8abb      	ldrh	r3, [r7, #20]
 80078d2:	2b44      	cmp	r3, #68	; 0x44
 80078d4:	d838      	bhi.n	8007948 <CheckSmSettings+0x37c>

            {
                /* sizes match */
                if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_DIRECTION_MASK) == SM_SETTING_DIRECTION_WRITE_VALUE )
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	889b      	ldrh	r3, [r3, #4]
 80078da:	f003 030c 	and.w	r3, r3, #12
 80078de:	2b04      	cmp	r3, #4
 80078e0:	d12e      	bne.n	8007940 <CheckSmSettings+0x374>
                {
                    /* settings match */
                    if ( ( ( nAlStatus == STATE_PREOP )&&( SMAddress >= MIN_PD_WRITE_ADDRESS )&&( SMAddress <= MAX_PD_WRITE_ADDRESS ) )
 80078e2:	4b32      	ldr	r3, [pc, #200]	; (80079ac <CheckSmSettings+0x3e0>)
 80078e4:	781b      	ldrb	r3, [r3, #0]
 80078e6:	2b02      	cmp	r3, #2
 80078e8:	d107      	bne.n	80078fa <CheckSmSettings+0x32e>
 80078ea:	8a7b      	ldrh	r3, [r7, #18]
 80078ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078f0:	d303      	bcc.n	80078fa <CheckSmSettings+0x32e>
 80078f2:	8a7b      	ldrh	r3, [r7, #18]
 80078f4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80078f8:	d308      	bcc.n	800790c <CheckSmSettings+0x340>
                       ||( ( nAlStatus != STATE_PREOP )&&( SMAddress == nEscAddrOutputData ) )
 80078fa:	4b2c      	ldr	r3, [pc, #176]	; (80079ac <CheckSmSettings+0x3e0>)
 80078fc:	781b      	ldrb	r3, [r3, #0]
 80078fe:	2b02      	cmp	r3, #2
 8007900:	d01b      	beq.n	800793a <CheckSmSettings+0x36e>
 8007902:	4b2b      	ldr	r3, [pc, #172]	; (80079b0 <CheckSmSettings+0x3e4>)
 8007904:	881b      	ldrh	r3, [r3, #0]
 8007906:	8a7a      	ldrh	r2, [r7, #18]
 8007908:	429a      	cmp	r2, r3
 800790a:	d116      	bne.n	800793a <CheckSmSettings+0x36e>
                        )
                    {
                        /* addresses match */
                        {
                            /* check, if watchdog trigger is enabled */
                            if (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_WATCHDOG_VALUE)
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	889b      	ldrh	r3, [r3, #4]
 8007910:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007914:	2b00      	cmp	r3, #0
 8007916:	d003      	beq.n	8007920 <CheckSmSettings+0x354>
                            {
                                bWdTrigger = TRUE;
 8007918:	4b26      	ldr	r3, [pc, #152]	; (80079b4 <CheckSmSettings+0x3e8>)
 800791a:	2201      	movs	r2, #1
 800791c:	701a      	strb	r2, [r3, #0]
 800791e:	e002      	b.n	8007926 <CheckSmSettings+0x35a>
                            }
                            else
                            {
                                bWdTrigger = FALSE;
 8007920:	4b24      	ldr	r3, [pc, #144]	; (80079b4 <CheckSmSettings+0x3e8>)
 8007922:	2200      	movs	r2, #0
 8007924:	701a      	strb	r2, [r3, #0]
                            }

                            if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) == SM_SETTING_MODE_ONE_BUFFER_VALUE )
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	889b      	ldrh	r3, [r3, #4]
 800792a:	f003 0302 	and.w	r3, r3, #2
 800792e:	2b00      	cmp	r3, #0
 8007930:	d009      	beq.n	8007946 <CheckSmSettings+0x37a>
                                /* outputs are running in 1-Buffer-Mode, reset flag b3BufferMode */
                                b3BufferMode = FALSE;
 8007932:	4b21      	ldr	r3, [pc, #132]	; (80079b8 <CheckSmSettings+0x3ec>)
 8007934:	2200      	movs	r2, #0
 8007936:	701a      	strb	r2, [r3, #0]
                            if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) == SM_SETTING_MODE_ONE_BUFFER_VALUE )
 8007938:	e005      	b.n	8007946 <CheckSmSettings+0x37a>
                        }
                    }
                    else
                        /* output address is out of the allowed area or has changed in SAFEOP or OP */
                        result = SYNCMANCHADDRESS+1;
 800793a:	2302      	movs	r3, #2
 800793c:	75bb      	strb	r3, [r7, #22]
                if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_DIRECTION_MASK) == SM_SETTING_DIRECTION_WRITE_VALUE )
 800793e:	e00f      	b.n	8007960 <CheckSmSettings+0x394>
                }
                else
                    /* output settings do not match */
                    result = SYNCMANCHSETTINGS+1;
 8007940:	2304      	movs	r3, #4
 8007942:	75bb      	strb	r3, [r7, #22]
                if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_DIRECTION_MASK) == SM_SETTING_DIRECTION_WRITE_VALUE )
 8007944:	e00c      	b.n	8007960 <CheckSmSettings+0x394>
 8007946:	e00b      	b.n	8007960 <CheckSmSettings+0x394>
            }
            else
                /* output sizes don't match */
                result = SYNCMANCHSIZE+1;
 8007948:	2303      	movs	r3, #3
 800794a:	75bb      	strb	r3, [r7, #22]
 800794c:	e008      	b.n	8007960 <CheckSmSettings+0x394>
        }
        else if ( SMLength != 0 || nPdOutputSize != 0 )
 800794e:	8abb      	ldrh	r3, [r7, #20]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d103      	bne.n	800795c <CheckSmSettings+0x390>
 8007954:	4b14      	ldr	r3, [pc, #80]	; (80079a8 <CheckSmSettings+0x3dc>)
 8007956:	881b      	ldrh	r3, [r3, #0]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d001      	beq.n	8007960 <CheckSmSettings+0x394>
            /* output size is not zero although the SM2 channel is not enabled */
            result = SYNCMANCHSIZE+1;
 800795c:	2303      	movs	r3, #3
 800795e:	75bb      	strb	r3, [r7, #22]

        if ( result != 0 )
 8007960:	7dbb      	ldrb	r3, [r7, #22]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d001      	beq.n	800796a <CheckSmSettings+0x39e>
        {
            result = ALSTATUSCODE_INVALIDSMOUTCFG;
 8007966:	231d      	movs	r3, #29
 8007968:	75bb      	strb	r3, [r7, #22]
        }
    }


    if ( result == 0 )
 800796a:	7dbb      	ldrb	r3, [r7, #22]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d113      	bne.n	8007998 <CheckSmSettings+0x3cc>
    {
        /* the Enable-Byte of the rest of the SM channels has to be read to acknowledge the SM-Change-Interrupt */
        for (i = maxChannel; i < nMaxSyncMan; i++)
 8007970:	79fb      	ldrb	r3, [r7, #7]
 8007972:	75fb      	strb	r3, [r7, #23]
 8007974:	e00b      	b.n	800798e <CheckSmSettings+0x3c2>
        {
/*ECATCHANGE_START(V5.11) HW1*/
            pSyncMan = GetSyncMan(i);
 8007976:	7dfb      	ldrb	r3, [r7, #23]
 8007978:	4618      	mov	r0, r3
 800797a:	f7ff fdbf 	bl	80074fc <GetSyncMan>
 800797e:	60f8      	str	r0, [r7, #12]
/*ECATCHANGE_END(V5.11) HW1*/
            SMActivate = pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET];
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	88da      	ldrh	r2, [r3, #6]
 8007984:	4b0d      	ldr	r3, [pc, #52]	; (80079bc <CheckSmSettings+0x3f0>)
 8007986:	801a      	strh	r2, [r3, #0]
        for (i = maxChannel; i < nMaxSyncMan; i++)
 8007988:	7dfb      	ldrb	r3, [r7, #23]
 800798a:	3301      	adds	r3, #1
 800798c:	75fb      	strb	r3, [r7, #23]
 800798e:	4b0c      	ldr	r3, [pc, #48]	; (80079c0 <CheckSmSettings+0x3f4>)
 8007990:	781b      	ldrb	r3, [r3, #0]
 8007992:	7dfa      	ldrb	r2, [r7, #23]
 8007994:	429a      	cmp	r2, r3
 8007996:	d3ee      	bcc.n	8007976 <CheckSmSettings+0x3aa>
        }
    }
    return result;
 8007998:	7dbb      	ldrb	r3, [r7, #22]
}
 800799a:	4618      	mov	r0, r3
 800799c:	3718      	adds	r7, #24
 800799e:	46bd      	mov	sp, r7
 80079a0:	bd80      	pop	{r7, pc}
 80079a2:	bf00      	nop
 80079a4:	200006aa 	.word	0x200006aa
 80079a8:	200006ac 	.word	0x200006ac
 80079ac:	200006b2 	.word	0x200006b2
 80079b0:	200006b6 	.word	0x200006b6
 80079b4:	20000683 	.word	0x20000683
 80079b8:	200006a1 	.word	0x200006a1
 80079bc:	200006be 	.word	0x200006be
 80079c0:	200006ae 	.word	0x200006ae

080079c4 <StartInputHandler>:
 \brief  and the AL Event Mask register will be set

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 StartInputHandler(void)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b08c      	sub	sp, #48	; 0x30
 80079c8:	af00      	add	r7, sp, #0
    TSYNCMAN ESCMEM * pSyncMan;
    UINT16        dcControl;
    UINT16     wdiv = 0;
 80079ca:	2300      	movs	r3, #0
 80079cc:	823b      	strh	r3, [r7, #16]
/*ECATCHANGE_START(V5.11) ECAT4*/
    UINT16     wd = 0;
 80079ce:	2300      	movs	r3, #0
 80079d0:	81fb      	strh	r3, [r7, #14]
/*ECATCHANGE_END(V5.11) ECAT4*/
    UINT32     cycleTimeSync0 = 0; /* Sync0 cycle time */
 80079d2:	2300      	movs	r3, #0
 80079d4:	60bb      	str	r3, [r7, #8]
    UINT32     cycleTimeSync1 = 0; /* Delay between the Sync0 and Sycn1 signal. A new Sync1 cycle starts on the next Sync0 signal after Sync1 signal.*/
 80079d6:	2300      	movs	r3, #0
 80079d8:	607b      	str	r3, [r7, #4]
    BOOL bSubordinatedCycles = FALSE;
 80079da:	2300      	movs	r3, #0
 80079dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    UINT16    nPdInputBuffer = 3;
 80079e0:	2303      	movs	r3, #3
 80079e2:	85bb      	strh	r3, [r7, #44]	; 0x2c
    UINT16    nPdOutputBuffer = 3;
 80079e4:	2303      	movs	r3, #3
 80079e6:	857b      	strh	r3, [r7, #42]	; 0x2a

    UINT16 SyncType0x1C32 = 0; /* Helper variable for sync type for SM2 (required if no CoE is supported or no output process data available)*/
 80079e8:	2300      	movs	r3, #0
 80079ea:	853b      	strh	r3, [r7, #40]	; 0x28
    UINT16 SyncType0x1C33 = 0; /* Helper variable for sync type for SM3 (required if no CoE is supported or no input process data available)*/
 80079ec:	2300      	movs	r3, #0
 80079ee:	84fb      	strh	r3, [r7, #38]	; 0x26

    UINT16 u16MinSuppSyncType = 0xFFFF;  /* Minimum supported Sync Types */
 80079f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80079f4:	84bb      	strh	r3, [r7, #36]	; 0x24

    u16MinSuppSyncType &= sSyncManOutPar.u16SyncTypesSupported;
 80079f6:	4b98      	ldr	r3, [pc, #608]	; (8007c58 <StartInputHandler+0x294>)
 80079f8:	899a      	ldrh	r2, [r3, #12]
 80079fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80079fc:	4013      	ands	r3, r2
 80079fe:	84bb      	strh	r3, [r7, #36]	; 0x24
    u16MinSuppSyncType &= sSyncManInPar.u16SyncTypesSupported;
 8007a00:	4b96      	ldr	r3, [pc, #600]	; (8007c5c <StartInputHandler+0x298>)
 8007a02:	899a      	ldrh	r2, [r3, #12]
 8007a04:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007a06:	4013      	ands	r3, r2
 8007a08:	84bb      	strh	r3, [r7, #36]	; 0x24

    u16ALEventMask = 0;
 8007a0a:	4b95      	ldr	r3, [pc, #596]	; (8007c60 <StartInputHandler+0x29c>)
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	801a      	strh	r2, [r3, #0]

    /* 
        --- Check if SyncManager areas overlapping --- 
    */
    bEcatFirstOutputsReceived = FALSE;
 8007a10:	4b94      	ldr	r3, [pc, #592]	; (8007c64 <StartInputHandler+0x2a0>)
 8007a12:	2200      	movs	r2, #0
 8007a14:	701a      	strb	r2, [r3, #0]

    /* get a pointer to the Sync Manager Channel 2 (Outputs) */
/*ECATCHANGE_START(V5.11) HW1*/
    pSyncMan = GetSyncMan(PROCESS_DATA_OUT);
 8007a16:	2002      	movs	r0, #2
 8007a18:	f7ff fd70 	bl	80074fc <GetSyncMan>
 8007a1c:	6238      	str	r0, [r7, #32]
/*ECATCHANGE_END(V5.11) HW1*/
    /* store the address of the Sync Manager Channel 2 (Outputs) */
    nEscAddrOutputData = pSyncMan->PhysicalStartAddress;
 8007a1e:	6a3b      	ldr	r3, [r7, #32]
 8007a20:	881a      	ldrh	r2, [r3, #0]
 8007a22:	4b91      	ldr	r3, [pc, #580]	; (8007c68 <StartInputHandler+0x2a4>)
 8007a24:	801a      	strh	r2, [r3, #0]
    /* get the number of output buffer used for calculating the address areas */
    if (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_ONE_BUFFER_VALUE)
 8007a26:	6a3b      	ldr	r3, [r7, #32]
 8007a28:	889b      	ldrh	r3, [r3, #4]
 8007a2a:	f003 0302 	and.w	r3, r3, #2
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d001      	beq.n	8007a36 <StartInputHandler+0x72>
    {
       nPdOutputBuffer = 1;
 8007a32:	2301      	movs	r3, #1
 8007a34:	857b      	strh	r3, [r7, #42]	; 0x2a
    }


    /* get a pointer to the Sync Manager Channel 3 (Inputs) */
/*ECATCHANGE_START(V5.11) HW1*/
    pSyncMan = GetSyncMan(PROCESS_DATA_IN);
 8007a36:	2003      	movs	r0, #3
 8007a38:	f7ff fd60 	bl	80074fc <GetSyncMan>
 8007a3c:	6238      	str	r0, [r7, #32]
/*ECATCHANGE_END(V5.11) HW1*/
    /* store the address of the Sync Manager Channel 3 (Inputs)*/
    nEscAddrInputData = pSyncMan->PhysicalStartAddress;
 8007a3e:	6a3b      	ldr	r3, [r7, #32]
 8007a40:	881a      	ldrh	r2, [r3, #0]
 8007a42:	4b8a      	ldr	r3, [pc, #552]	; (8007c6c <StartInputHandler+0x2a8>)
 8007a44:	801a      	strh	r2, [r3, #0]
    
    /* get the number of input buffer used for calculating the address areas */
    if ( pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_ONE_BUFFER_VALUE )
 8007a46:	6a3b      	ldr	r3, [r7, #32]
 8007a48:	889b      	ldrh	r3, [r3, #4]
 8007a4a:	f003 0302 	and.w	r3, r3, #2
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d001      	beq.n	8007a56 <StartInputHandler+0x92>
        nPdInputBuffer = 1;
 8007a52:	2301      	movs	r3, #1
 8007a54:	85bb      	strh	r3, [r7, #44]	; 0x2c

    /* it has be checked if the Sync Manager memory areas for Inputs and Outputs will not overlap
       the Sync Manager memory areas for the Mailbox */

    if (((nEscAddrInputData + nPdInputSize * nPdInputBuffer) > u16EscAddrSendMbx && (nEscAddrInputData < (u16EscAddrSendMbx + u16SendMbxSize)))
 8007a56:	4b85      	ldr	r3, [pc, #532]	; (8007c6c <StartInputHandler+0x2a8>)
 8007a58:	881b      	ldrh	r3, [r3, #0]
 8007a5a:	461a      	mov	r2, r3
 8007a5c:	4b84      	ldr	r3, [pc, #528]	; (8007c70 <StartInputHandler+0x2ac>)
 8007a5e:	881b      	ldrh	r3, [r3, #0]
 8007a60:	4619      	mov	r1, r3
 8007a62:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8007a64:	fb01 f303 	mul.w	r3, r1, r3
 8007a68:	4413      	add	r3, r2
 8007a6a:	4a82      	ldr	r2, [pc, #520]	; (8007c74 <StartInputHandler+0x2b0>)
 8007a6c:	8812      	ldrh	r2, [r2, #0]
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	dd0a      	ble.n	8007a88 <StartInputHandler+0xc4>
 8007a72:	4b7e      	ldr	r3, [pc, #504]	; (8007c6c <StartInputHandler+0x2a8>)
 8007a74:	881b      	ldrh	r3, [r3, #0]
 8007a76:	461a      	mov	r2, r3
 8007a78:	4b7e      	ldr	r3, [pc, #504]	; (8007c74 <StartInputHandler+0x2b0>)
 8007a7a:	881b      	ldrh	r3, [r3, #0]
 8007a7c:	4619      	mov	r1, r3
 8007a7e:	4b7e      	ldr	r3, [pc, #504]	; (8007c78 <StartInputHandler+0x2b4>)
 8007a80:	881b      	ldrh	r3, [r3, #0]
 8007a82:	440b      	add	r3, r1
 8007a84:	429a      	cmp	r2, r3
 8007a86:	db18      	blt.n	8007aba <StartInputHandler+0xf6>
       || ((nEscAddrInputData + nPdInputSize * nPdInputBuffer) > u16EscAddrReceiveMbx && (nEscAddrInputData < (u16EscAddrReceiveMbx + u16ReceiveMbxSize)))
 8007a88:	4b78      	ldr	r3, [pc, #480]	; (8007c6c <StartInputHandler+0x2a8>)
 8007a8a:	881b      	ldrh	r3, [r3, #0]
 8007a8c:	461a      	mov	r2, r3
 8007a8e:	4b78      	ldr	r3, [pc, #480]	; (8007c70 <StartInputHandler+0x2ac>)
 8007a90:	881b      	ldrh	r3, [r3, #0]
 8007a92:	4619      	mov	r1, r3
 8007a94:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8007a96:	fb01 f303 	mul.w	r3, r1, r3
 8007a9a:	4413      	add	r3, r2
 8007a9c:	4a77      	ldr	r2, [pc, #476]	; (8007c7c <StartInputHandler+0x2b8>)
 8007a9e:	8812      	ldrh	r2, [r2, #0]
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	dd0c      	ble.n	8007abe <StartInputHandler+0xfa>
 8007aa4:	4b71      	ldr	r3, [pc, #452]	; (8007c6c <StartInputHandler+0x2a8>)
 8007aa6:	881b      	ldrh	r3, [r3, #0]
 8007aa8:	461a      	mov	r2, r3
 8007aaa:	4b74      	ldr	r3, [pc, #464]	; (8007c7c <StartInputHandler+0x2b8>)
 8007aac:	881b      	ldrh	r3, [r3, #0]
 8007aae:	4619      	mov	r1, r3
 8007ab0:	4b73      	ldr	r3, [pc, #460]	; (8007c80 <StartInputHandler+0x2bc>)
 8007ab2:	881b      	ldrh	r3, [r3, #0]
 8007ab4:	440b      	add	r3, r1
 8007ab6:	429a      	cmp	r2, r3
 8007ab8:	da01      	bge.n	8007abe <StartInputHandler+0xfa>
        )
    {
        return ALSTATUSCODE_INVALIDSMINCFG;
 8007aba:	231e      	movs	r3, #30
 8007abc:	e314      	b.n	80080e8 <StartInputHandler+0x724>
    }

    if (
        ((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > u16EscAddrSendMbx && (nEscAddrOutputData < (u16EscAddrSendMbx + u16SendMbxSize)))
 8007abe:	4b6a      	ldr	r3, [pc, #424]	; (8007c68 <StartInputHandler+0x2a4>)
 8007ac0:	881b      	ldrh	r3, [r3, #0]
 8007ac2:	461a      	mov	r2, r3
 8007ac4:	4b6f      	ldr	r3, [pc, #444]	; (8007c84 <StartInputHandler+0x2c0>)
 8007ac6:	881b      	ldrh	r3, [r3, #0]
 8007ac8:	4619      	mov	r1, r3
 8007aca:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8007acc:	fb01 f303 	mul.w	r3, r1, r3
 8007ad0:	4413      	add	r3, r2
 8007ad2:	4a68      	ldr	r2, [pc, #416]	; (8007c74 <StartInputHandler+0x2b0>)
 8007ad4:	8812      	ldrh	r2, [r2, #0]
    if (
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	dd0a      	ble.n	8007af0 <StartInputHandler+0x12c>
        ((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > u16EscAddrSendMbx && (nEscAddrOutputData < (u16EscAddrSendMbx + u16SendMbxSize)))
 8007ada:	4b63      	ldr	r3, [pc, #396]	; (8007c68 <StartInputHandler+0x2a4>)
 8007adc:	881b      	ldrh	r3, [r3, #0]
 8007ade:	461a      	mov	r2, r3
 8007ae0:	4b64      	ldr	r3, [pc, #400]	; (8007c74 <StartInputHandler+0x2b0>)
 8007ae2:	881b      	ldrh	r3, [r3, #0]
 8007ae4:	4619      	mov	r1, r3
 8007ae6:	4b64      	ldr	r3, [pc, #400]	; (8007c78 <StartInputHandler+0x2b4>)
 8007ae8:	881b      	ldrh	r3, [r3, #0]
 8007aea:	440b      	add	r3, r1
 8007aec:	429a      	cmp	r2, r3
 8007aee:	db31      	blt.n	8007b54 <StartInputHandler+0x190>
        ||((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > u16EscAddrReceiveMbx && (nEscAddrOutputData < (u16EscAddrReceiveMbx + u16ReceiveMbxSize)))
 8007af0:	4b5d      	ldr	r3, [pc, #372]	; (8007c68 <StartInputHandler+0x2a4>)
 8007af2:	881b      	ldrh	r3, [r3, #0]
 8007af4:	461a      	mov	r2, r3
 8007af6:	4b63      	ldr	r3, [pc, #396]	; (8007c84 <StartInputHandler+0x2c0>)
 8007af8:	881b      	ldrh	r3, [r3, #0]
 8007afa:	4619      	mov	r1, r3
 8007afc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8007afe:	fb01 f303 	mul.w	r3, r1, r3
 8007b02:	4413      	add	r3, r2
 8007b04:	4a5d      	ldr	r2, [pc, #372]	; (8007c7c <StartInputHandler+0x2b8>)
 8007b06:	8812      	ldrh	r2, [r2, #0]
 8007b08:	4293      	cmp	r3, r2
 8007b0a:	dd0a      	ble.n	8007b22 <StartInputHandler+0x15e>
 8007b0c:	4b56      	ldr	r3, [pc, #344]	; (8007c68 <StartInputHandler+0x2a4>)
 8007b0e:	881b      	ldrh	r3, [r3, #0]
 8007b10:	461a      	mov	r2, r3
 8007b12:	4b5a      	ldr	r3, [pc, #360]	; (8007c7c <StartInputHandler+0x2b8>)
 8007b14:	881b      	ldrh	r3, [r3, #0]
 8007b16:	4619      	mov	r1, r3
 8007b18:	4b59      	ldr	r3, [pc, #356]	; (8007c80 <StartInputHandler+0x2bc>)
 8007b1a:	881b      	ldrh	r3, [r3, #0]
 8007b1c:	440b      	add	r3, r1
 8007b1e:	429a      	cmp	r2, r3
 8007b20:	db18      	blt.n	8007b54 <StartInputHandler+0x190>
        ||
        ((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > nEscAddrInputData && (nEscAddrOutputData < (nEscAddrInputData + nPdInputSize)))
 8007b22:	4b51      	ldr	r3, [pc, #324]	; (8007c68 <StartInputHandler+0x2a4>)
 8007b24:	881b      	ldrh	r3, [r3, #0]
 8007b26:	461a      	mov	r2, r3
 8007b28:	4b56      	ldr	r3, [pc, #344]	; (8007c84 <StartInputHandler+0x2c0>)
 8007b2a:	881b      	ldrh	r3, [r3, #0]
 8007b2c:	4619      	mov	r1, r3
 8007b2e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8007b30:	fb01 f303 	mul.w	r3, r1, r3
 8007b34:	4413      	add	r3, r2
 8007b36:	4a4d      	ldr	r2, [pc, #308]	; (8007c6c <StartInputHandler+0x2a8>)
 8007b38:	8812      	ldrh	r2, [r2, #0]
        ||
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	dd0c      	ble.n	8007b58 <StartInputHandler+0x194>
        ((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > nEscAddrInputData && (nEscAddrOutputData < (nEscAddrInputData + nPdInputSize)))
 8007b3e:	4b4a      	ldr	r3, [pc, #296]	; (8007c68 <StartInputHandler+0x2a4>)
 8007b40:	881b      	ldrh	r3, [r3, #0]
 8007b42:	461a      	mov	r2, r3
 8007b44:	4b49      	ldr	r3, [pc, #292]	; (8007c6c <StartInputHandler+0x2a8>)
 8007b46:	881b      	ldrh	r3, [r3, #0]
 8007b48:	4619      	mov	r1, r3
 8007b4a:	4b49      	ldr	r3, [pc, #292]	; (8007c70 <StartInputHandler+0x2ac>)
 8007b4c:	881b      	ldrh	r3, [r3, #0]
 8007b4e:	440b      	add	r3, r1
 8007b50:	429a      	cmp	r2, r3
 8007b52:	da01      	bge.n	8007b58 <StartInputHandler+0x194>
        )
    {
        /* Sync Manager Channel 2 memory area (Outputs) overlaps the Sync Manager memory areas for the Mailbox
           or the Sync Manager Channel 3 memory area (Inputs) */
        return ALSTATUSCODE_INVALIDSMOUTCFG;
 8007b54:	231d      	movs	r3, #29
 8007b56:	e2c7      	b.n	80080e8 <StartInputHandler+0x724>
        --- Check configured synchronisation ---
    */

    /* Get the DC Control/Activation register value*/
    /*Read registers 0x980:0x981 (corresponding masks are adapted)*/
    HW_EscReadWord(dcControl, ESC_DC_UNIT_CONTROL_OFFSET);
 8007b58:	f107 0312 	add.w	r3, r7, #18
 8007b5c:	2202      	movs	r2, #2
 8007b5e:	f44f 6118 	mov.w	r1, #2432	; 0x980
 8007b62:	4618      	mov	r0, r3
 8007b64:	f001 fc1e 	bl	80093a4 <HW_EscRead>
    dcControl = SWAPWORD(dcControl);
 8007b68:	8a7b      	ldrh	r3, [r7, #18]
 8007b6a:	827b      	strh	r3, [r7, #18]

    // Cycle time for Sync0
        HW_EscReadDWord(cycleTimeSync0, ESC_DC_SYNC0_CYCLETIME_OFFSET);
 8007b6c:	f107 0308 	add.w	r3, r7, #8
 8007b70:	2204      	movs	r2, #4
 8007b72:	f44f 611a 	mov.w	r1, #2464	; 0x9a0
 8007b76:	4618      	mov	r0, r3
 8007b78:	f001 fc14 	bl	80093a4 <HW_EscRead>
        cycleTimeSync0 = SWAPDWORD(cycleTimeSync0);
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	60bb      	str	r3, [r7, #8]

    // Cycle time for Sync1
        HW_EscReadDWord(cycleTimeSync1, ESC_DC_SYNC1_CYCLETIME_OFFSET);
 8007b80:	1d3b      	adds	r3, r7, #4
 8007b82:	2204      	movs	r2, #4
 8007b84:	f640 11a4 	movw	r1, #2468	; 0x9a4
 8007b88:	4618      	mov	r0, r3
 8007b8a:	f001 fc0b 	bl	80093a4 <HW_EscRead>
        cycleTimeSync1 = SWAPDWORD(cycleTimeSync1);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	607b      	str	r3, [r7, #4]


    SyncType0x1C32 = sSyncManOutPar.u16SyncType;
 8007b92:	4b31      	ldr	r3, [pc, #196]	; (8007c58 <StartInputHandler+0x294>)
 8007b94:	885b      	ldrh	r3, [r3, #2]
 8007b96:	853b      	strh	r3, [r7, #40]	; 0x28
    SyncType0x1C33 = sSyncManInPar.u16SyncType;
 8007b98:	4b30      	ldr	r3, [pc, #192]	; (8007c5c <StartInputHandler+0x298>)
 8007b9a:	885b      	ldrh	r3, [r3, #2]
 8007b9c:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* check general DC register plausibility and if configuration is supported
       - 0x981 DC Active
       - 0x9A0:0x9A3 Sync0 Cycle
       - 0x9A4:0x9A7 Sync1 Cycle
    */
    if((dcControl & (ESC_DC_SYNC_UNIT_ACTIVE_MASK | ESC_DC_SYNC_UNIT_AUTO_ACTIVE_MASK)) != 0)
 8007b9e:	8a7b      	ldrh	r3, [r7, #18]
 8007ba0:	f403 6310 	and.w	r3, r3, #2304	; 0x900
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d073      	beq.n	8007c90 <StartInputHandler+0x2cc>
    {
        /* DC unit is active at least one Sync signal shall be generated */
        if((dcControl & (ESC_DC_SYNC0_ACTIVE_MASK | ESC_DC_SYNC1_ACTIVE_MASK)) == 0)
 8007ba8:	8a7b      	ldrh	r3, [r7, #18]
 8007baa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d101      	bne.n	8007bb6 <StartInputHandler+0x1f2>
        {
            return ALSTATUSCODE_DCINVALIDSYNCCFG;
 8007bb2:	2330      	movs	r3, #48	; 0x30
 8007bb4:	e298      	b.n	80080e8 <StartInputHandler+0x724>
        }

        /* If Sync1 shall only be active if also Sync0 will be generated*/
        if(((dcControl & ESC_DC_SYNC0_ACTIVE_MASK) == 0)
 8007bb6:	8a7b      	ldrh	r3, [r7, #18]
 8007bb8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d106      	bne.n	8007bce <StartInputHandler+0x20a>
            && ((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) != 0))
 8007bc0:	8a7b      	ldrh	r3, [r7, #18]
 8007bc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d001      	beq.n	8007bce <StartInputHandler+0x20a>
        {
            return ALSTATUSCODE_DCINVALIDSYNCCFG;
 8007bca:	2330      	movs	r3, #48	; 0x30
 8007bcc:	e28c      	b.n	80080e8 <StartInputHandler+0x724>
        }

        if(u16MinSuppSyncType != 0)
 8007bce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d015      	beq.n	8007c00 <StartInputHandler+0x23c>
        {
/*ECATCHANGE_START(V5.11) ESM2*/
            if((((u16MinSuppSyncType & SYNCTYPE_DCSYNC0SUPP) == 0) && ((dcControl & ESC_DC_SYNC0_ACTIVE_MASK) != 0))
 8007bd4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007bd6:	f003 0304 	and.w	r3, r3, #4
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d104      	bne.n	8007be8 <StartInputHandler+0x224>
 8007bde:	8a7b      	ldrh	r3, [r7, #18]
 8007be0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d109      	bne.n	8007bfc <StartInputHandler+0x238>
                ||(((u16MinSuppSyncType & SYNCTYPE_DCSYNC1SUPP) == 0) && ((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) != 0)))
 8007be8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007bea:	f003 0308 	and.w	r3, r3, #8
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d106      	bne.n	8007c00 <StartInputHandler+0x23c>
 8007bf2:	8a7b      	ldrh	r3, [r7, #18]
 8007bf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d001      	beq.n	8007c00 <StartInputHandler+0x23c>
/*ECATCHANGE_END(V5.11) ESM2*/
            {
                /* Sync0 is not supported but will be generated*/
                return ALSTATUSCODE_DCINVALIDSYNCCFG;                   
 8007bfc:	2330      	movs	r3, #48	; 0x30
 8007bfe:	e273      	b.n	80080e8 <StartInputHandler+0x724>
    }
        }

        /*Check if Sync0 cycle time is supported*/
        if ( cycleTimeSync0 != 0 && (cycleTimeSync0 < MIN_PD_CYCLE_TIME || cycleTimeSync0 > MAX_PD_CYCLE_TIME) )
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d009      	beq.n	8007c1a <StartInputHandler+0x256>
 8007c06:	68bb      	ldr	r3, [r7, #8]
 8007c08:	4a1f      	ldr	r2, [pc, #124]	; (8007c88 <StartInputHandler+0x2c4>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d903      	bls.n	8007c16 <StartInputHandler+0x252>
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	4a1e      	ldr	r2, [pc, #120]	; (8007c8c <StartInputHandler+0x2c8>)
 8007c12:	4293      	cmp	r3, r2
 8007c14:	d901      	bls.n	8007c1a <StartInputHandler+0x256>
            return ALSTATUSCODE_DCSYNC0CYCLETIME;
 8007c16:	2336      	movs	r3, #54	; 0x36
 8007c18:	e266      	b.n	80080e8 <StartInputHandler+0x724>


        /* Check if Subordinated cycles are configured */
        if(((dcControl & ESC_DC_SYNC0_ACTIVE_MASK) != 0) && ((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) != 0))
 8007c1a:	8a7b      	ldrh	r3, [r7, #18]
 8007c1c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d00e      	beq.n	8007c42 <StartInputHandler+0x27e>
 8007c24:	8a7b      	ldrh	r3, [r7, #18]
 8007c26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d009      	beq.n	8007c42 <StartInputHandler+0x27e>
        {
            /* For Subordinated cycles both Sync signals shall be active and Sync0 is not configured in single shot (cycle time == 0)*/
/*ECATCHANGE_START(V5.11) ESM1*/
            if((cycleTimeSync1 > 0) && (cycleTimeSync1 >= cycleTimeSync0))
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d006      	beq.n	8007c42 <StartInputHandler+0x27e>
 8007c34:	687a      	ldr	r2, [r7, #4]
 8007c36:	68bb      	ldr	r3, [r7, #8]
 8007c38:	429a      	cmp	r2, r3
 8007c3a:	d302      	bcc.n	8007c42 <StartInputHandler+0x27e>
/*ECATCHANGE_END(V5.11) ESM1*/
            {
                bSubordinatedCycles = TRUE;
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            }
        }

        /* Dump an error if subordinated cycles are configured but not supported */
        if(bSubordinatedCycles && ((u16MinSuppSyncType & SYNCTYPE_SUBCYCLESUPP) == 0))
 8007c42:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d022      	beq.n	8007c90 <StartInputHandler+0x2cc>
 8007c4a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007c4c:	f003 0310 	and.w	r3, r3, #16
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d11d      	bne.n	8007c90 <StartInputHandler+0x2cc>
        {
             return ALSTATUSCODE_DCINVALIDSYNCCFG;
 8007c54:	2330      	movs	r3, #48	; 0x30
 8007c56:	e247      	b.n	80080e8 <StartInputHandler+0x724>
 8007c58:	20000b08 	.word	0x20000b08
 8007c5c:	20000b4c 	.word	0x20000b4c
 8007c60:	200006ba 	.word	0x200006ba
 8007c64:	20000682 	.word	0x20000682
 8007c68:	200006b6 	.word	0x200006b6
 8007c6c:	200006b8 	.word	0x200006b8
 8007c70:	200006aa 	.word	0x200006aa
 8007c74:	2000087e 	.word	0x2000087e
 8007c78:	20000878 	.word	0x20000878
 8007c7c:	2000087c 	.word	0x2000087c
 8007c80:	2000087a 	.word	0x2000087a
 8007c84:	200006ac 	.word	0x200006ac
 8007c88:	0007a11f 	.word	0x0007a11f
 8007c8c:	c3500000 	.word	0xc3500000


    /*
        Check if the user configured Sync Type matches the DC register values (if the Sync Type is supported was already checked in the object write function)
    */
    if(bSyncSetByUser)
 8007c90:	4b8b      	ldr	r3, [pc, #556]	; (8007ec0 <StartInputHandler+0x4fc>)
 8007c92:	781b      	ldrb	r3, [r3, #0]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d02c      	beq.n	8007cf2 <StartInputHandler+0x32e>
    {
        if((dcControl & (ESC_DC_SYNC_UNIT_ACTIVE_MASK | ESC_DC_SYNC_UNIT_AUTO_ACTIVE_MASK)) == 0)
 8007c98:	8a7b      	ldrh	r3, [r7, #18]
 8007c9a:	f403 6310 	and.w	r3, r3, #2304	; 0x900
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d10d      	bne.n	8007cbe <StartInputHandler+0x2fa>
        {
            /* DC out unit not enabled => no DC mode shall be set */
            if((SyncType0x1C32 == SYNCTYPE_DCSYNC0) || (SyncType0x1C32 == SYNCTYPE_DCSYNC1)
 8007ca2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007ca4:	2b02      	cmp	r3, #2
 8007ca6:	d008      	beq.n	8007cba <StartInputHandler+0x2f6>
 8007ca8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007caa:	2b03      	cmp	r3, #3
 8007cac:	d005      	beq.n	8007cba <StartInputHandler+0x2f6>
                ||(SyncType0x1C33 == SYNCTYPE_DCSYNC0) || (SyncType0x1C33 == SYNCTYPE_DCSYNC1))
 8007cae:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007cb0:	2b02      	cmp	r3, #2
 8007cb2:	d002      	beq.n	8007cba <StartInputHandler+0x2f6>
 8007cb4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007cb6:	2b03      	cmp	r3, #3
 8007cb8:	d162      	bne.n	8007d80 <StartInputHandler+0x3bc>
            {
                return ALSTATUSCODE_DCINVALIDSYNCCFG;
 8007cba:	2330      	movs	r3, #48	; 0x30
 8007cbc:	e214      	b.n	80080e8 <StartInputHandler+0x724>
            }
        } //if((dcControl & (ESC_DC_SYNC_UNIT_ACTIVE_MASK | ESC_DC_SYNC_UNIT_AUTO_ACTIVE_MASK)) == 0)
    else
    {
            if((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) == 0)
 8007cbe:	8a7b      	ldrh	r3, [r7, #18]
 8007cc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d107      	bne.n	8007cd8 <StartInputHandler+0x314>
            {
                /* No Sync 1 is generated => No Sync1 Sync Type shall configured*/
/*ECATCHANGE_START(V5.11) ESM3*/
                if((SyncType0x1C32 == (UINT16)SYNCTYPE_DCSYNC1)
 8007cc8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007cca:	2b03      	cmp	r3, #3
 8007ccc:	d002      	beq.n	8007cd4 <StartInputHandler+0x310>
                    ||(SyncType0x1C33 == (UINT16)SYNCTYPE_DCSYNC1))
 8007cce:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007cd0:	2b03      	cmp	r3, #3
 8007cd2:	d101      	bne.n	8007cd8 <StartInputHandler+0x314>
/*ECATCHANGE_END(V5.11) ESM3*/
                {
                    return ALSTATUSCODE_DCINVALIDSYNCCFG;
 8007cd4:	2330      	movs	r3, #48	; 0x30
 8007cd6:	e207      	b.n	80080e8 <StartInputHandler+0x724>
                }
            } //if((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) == 0)

            if((dcControl & ESC_DC_SYNC0_ACTIVE_MASK) == 0)
 8007cd8:	8a7b      	ldrh	r3, [r7, #18]
 8007cda:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d14e      	bne.n	8007d80 <StartInputHandler+0x3bc>
            {
                /* No Sync 0 is generated => No Sync0 Sync Type shall configured*/
/*ECATCHANGE_START(V5.11) ESM3*/
                if((SyncType0x1C32 == (UINT16)SYNCTYPE_DCSYNC0)
 8007ce2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007ce4:	2b02      	cmp	r3, #2
 8007ce6:	d002      	beq.n	8007cee <StartInputHandler+0x32a>
                    ||(SyncType0x1C33 == (UINT16)SYNCTYPE_DCSYNC0))
 8007ce8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007cea:	2b02      	cmp	r3, #2
 8007cec:	d148      	bne.n	8007d80 <StartInputHandler+0x3bc>
/*ECATCHANGE_END(V5.11) ESM3*/
                {
                    return ALSTATUSCODE_DCINVALIDSYNCCFG;
 8007cee:	2330      	movs	r3, #48	; 0x30
 8007cf0:	e1fa      	b.n	80080e8 <StartInputHandler+0x724>
        }
    } //if(bSyncSetByUser)
    else
    {
        /* No Sync Type selected by user => Configure Sync Type based on DC register values*/
        if((dcControl & (ESC_DC_SYNC_UNIT_ACTIVE_MASK | ESC_DC_SYNC_UNIT_AUTO_ACTIVE_MASK)) == 0)
 8007cf2:	8a7b      	ldrh	r3, [r7, #18]
 8007cf4:	f403 6310 	and.w	r3, r3, #2304	; 0x900
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d120      	bne.n	8007d3e <StartInputHandler+0x37a>
        {
            /* Activation or auto activation of the Sync Out Unit is disabled => Free Run or SM Sync is configured*/

            /* AL Event enabled => Configure SM Sync*/
            if (nPdOutputSize > 0)
 8007cfc:	4b71      	ldr	r3, [pc, #452]	; (8007ec4 <StartInputHandler+0x500>)
 8007cfe:	881b      	ldrh	r3, [r3, #0]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d00b      	beq.n	8007d1c <StartInputHandler+0x358>
            {
                SyncType0x1C32 = SYNCTYPE_SM_SYNCHRON;
 8007d04:	2301      	movs	r3, #1
 8007d06:	853b      	strh	r3, [r7, #40]	; 0x28
                
                if (nPdInputSize > 0)
 8007d08:	4b6f      	ldr	r3, [pc, #444]	; (8007ec8 <StartInputHandler+0x504>)
 8007d0a:	881b      	ldrh	r3, [r3, #0]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d002      	beq.n	8007d16 <StartInputHandler+0x352>
                    SyncType0x1C33 = SYNCTYPE_SM2_SYNCHRON;
 8007d10:	2322      	movs	r3, #34	; 0x22
 8007d12:	84fb      	strh	r3, [r7, #38]	; 0x26
 8007d14:	e00f      	b.n	8007d36 <StartInputHandler+0x372>
                else
                    SyncType0x1C33 = SYNCTYPE_FREERUN;
 8007d16:	2300      	movs	r3, #0
 8007d18:	84fb      	strh	r3, [r7, #38]	; 0x26
 8007d1a:	e00c      	b.n	8007d36 <StartInputHandler+0x372>
            }
            else if (nPdInputSize > 0)
 8007d1c:	4b6a      	ldr	r3, [pc, #424]	; (8007ec8 <StartInputHandler+0x504>)
 8007d1e:	881b      	ldrh	r3, [r3, #0]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d004      	beq.n	8007d2e <StartInputHandler+0x36a>
            {
                SyncType0x1C32 = SYNCTYPE_FREERUN;
 8007d24:	2300      	movs	r3, #0
 8007d26:	853b      	strh	r3, [r7, #40]	; 0x28
                SyncType0x1C33 = SYNCTYPE_SM_SYNCHRON;
 8007d28:	2301      	movs	r3, #1
 8007d2a:	84fb      	strh	r3, [r7, #38]	; 0x26
 8007d2c:	e003      	b.n	8007d36 <StartInputHandler+0x372>
            }
            else
            {
                SyncType0x1C32 = SYNCTYPE_FREERUN;
 8007d2e:	2300      	movs	r3, #0
 8007d30:	853b      	strh	r3, [r7, #40]	; 0x28
                SyncType0x1C33 = SYNCTYPE_FREERUN;
 8007d32:	2300      	movs	r3, #0
 8007d34:	84fb      	strh	r3, [r7, #38]	; 0x26
            }
            sSyncManOutPar.u16GetCycleTime = 1;
 8007d36:	4b65      	ldr	r3, [pc, #404]	; (8007ecc <StartInputHandler+0x508>)
 8007d38:	2201      	movs	r2, #1
 8007d3a:	839a      	strh	r2, [r3, #28]
 8007d3c:	e020      	b.n	8007d80 <StartInputHandler+0x3bc>

        }
        else
        {
            if (nPdOutputSize > 0)
 8007d3e:	4b61      	ldr	r3, [pc, #388]	; (8007ec4 <StartInputHandler+0x500>)
 8007d40:	881b      	ldrh	r3, [r3, #0]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d009      	beq.n	8007d5a <StartInputHandler+0x396>
            {
                /* Sync Signal generation is active*/
                if (bSubordinatedCycles)
 8007d46:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d002      	beq.n	8007d54 <StartInputHandler+0x390>
                {
                    SyncType0x1C32 = SYNCTYPE_DCSYNC1;
 8007d4e:	2303      	movs	r3, #3
 8007d50:	853b      	strh	r3, [r7, #40]	; 0x28
 8007d52:	e004      	b.n	8007d5e <StartInputHandler+0x39a>
                }
                else
                {
                    SyncType0x1C32 = SYNCTYPE_DCSYNC0;
 8007d54:	2302      	movs	r3, #2
 8007d56:	853b      	strh	r3, [r7, #40]	; 0x28
 8007d58:	e001      	b.n	8007d5e <StartInputHandler+0x39a>
                }
            }
            else
            {
                SyncType0x1C32 = SYNCTYPE_FREERUN;
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	853b      	strh	r3, [r7, #40]	; 0x28
            }


            if (nPdInputSize > 0)
 8007d5e:	4b5a      	ldr	r3, [pc, #360]	; (8007ec8 <StartInputHandler+0x504>)
 8007d60:	881b      	ldrh	r3, [r3, #0]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d00a      	beq.n	8007d7c <StartInputHandler+0x3b8>
            {
                if ((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) != 0)
 8007d66:	8a7b      	ldrh	r3, [r7, #18]
 8007d68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d002      	beq.n	8007d76 <StartInputHandler+0x3b2>
                {
                    /* If Sync1 is available the inputs will always be mapped with Sync1 */
                    SyncType0x1C33 = SYNCTYPE_DCSYNC1;
 8007d70:	2303      	movs	r3, #3
 8007d72:	84fb      	strh	r3, [r7, #38]	; 0x26
 8007d74:	e004      	b.n	8007d80 <StartInputHandler+0x3bc>
                }
                else
                {
                    /* Map Inputs based on Sync0*/
                    SyncType0x1C33 = SYNCTYPE_DCSYNC0;
 8007d76:	2302      	movs	r3, #2
 8007d78:	84fb      	strh	r3, [r7, #38]	; 0x26
 8007d7a:	e001      	b.n	8007d80 <StartInputHandler+0x3bc>
                }
            }
            else
            {
                SyncType0x1C33 = SYNCTYPE_FREERUN;
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	84fb      	strh	r3, [r7, #38]	; 0x26
            }
        }
    }

    /* Update Cycle time entries if DC Sync Mode enabled */
    if(SyncType0x1C32 == SYNCTYPE_DCSYNC1)
 8007d80:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007d82:	2b03      	cmp	r3, #3
 8007d84:	d106      	bne.n	8007d94 <StartInputHandler+0x3d0>
    {
        sSyncManOutPar.u32Sync0CycleTime = (UINT32)cycleTimeSync0;
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	4a50      	ldr	r2, [pc, #320]	; (8007ecc <StartInputHandler+0x508>)
 8007d8a:	6253      	str	r3, [r2, #36]	; 0x24

/*ECATCHANGE_START(V5.11) ECAT4*/
        sSyncManInPar.u32Sync0CycleTime = (UINT32)cycleTimeSync0;
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	4a50      	ldr	r2, [pc, #320]	; (8007ed0 <StartInputHandler+0x50c>)
 8007d90:	6253      	str	r3, [r2, #36]	; 0x24
 8007d92:	e00a      	b.n	8007daa <StartInputHandler+0x3e6>
/*ECATCHANGE_END(V5.11) ECAT4*/
    }
    else if(SyncType0x1C32 == SYNCTYPE_DCSYNC0)
 8007d94:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007d96:	2b02      	cmp	r3, #2
 8007d98:	d107      	bne.n	8007daa <StartInputHandler+0x3e6>
    {
        sSyncManOutPar.u32Sync0CycleTime = (UINT32)cycleTimeSync0;
 8007d9a:	68bb      	ldr	r3, [r7, #8]
 8007d9c:	4a4b      	ldr	r2, [pc, #300]	; (8007ecc <StartInputHandler+0x508>)
 8007d9e:	6253      	str	r3, [r2, #36]	; 0x24

/*ECATCHANGE_START(V5.11) ECAT4*/
        sSyncManInPar.u32Sync0CycleTime = (UINT16)cycleTimeSync0;
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	b29b      	uxth	r3, r3
 8007da4:	461a      	mov	r2, r3
 8007da6:	4b4a      	ldr	r3, [pc, #296]	; (8007ed0 <StartInputHandler+0x50c>)
 8007da8:	625a      	str	r2, [r3, #36]	; 0x24
/*ECATCHANGE_END(V5.11) ECAT4*/
    }

    /* Set global flags based on Sync Type */
    if ( !b3BufferMode )
 8007daa:	4b4a      	ldr	r3, [pc, #296]	; (8007ed4 <StartInputHandler+0x510>)
 8007dac:	781b      	ldrb	r3, [r3, #0]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d107      	bne.n	8007dc2 <StartInputHandler+0x3fe>
    {
        /* 1-Buffer-Mode configured => For free run it shall be 3Buffer mode*/
        if (( SyncType0x1C32 == SYNCTYPE_FREERUN ) || ( SyncType0x1C33 == SYNCTYPE_FREERUN ))
 8007db2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d002      	beq.n	8007dbe <StartInputHandler+0x3fa>
 8007db8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d101      	bne.n	8007dc2 <StartInputHandler+0x3fe>
        {
                return ALSTATUSCODE_FREERUNNEEDS3BUFFERMODE;
 8007dbe:	2329      	movs	r3, #41	; 0x29
 8007dc0:	e192      	b.n	80080e8 <StartInputHandler+0x724>
        }
    }

    /* If no free run is supported the EscInt is always enabled*/
        if (( SyncType0x1C32 != SYNCTYPE_FREERUN ) || ( SyncType0x1C33 != SYNCTYPE_FREERUN ))
 8007dc2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d102      	bne.n	8007dce <StartInputHandler+0x40a>
 8007dc8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d002      	beq.n	8007dd4 <StartInputHandler+0x410>
        {
        /* ECAT Synchron Mode, the ESC interrupt is enabled */
        bEscIntEnabled = TRUE;
 8007dce:	4b42      	ldr	r3, [pc, #264]	; (8007ed8 <StartInputHandler+0x514>)
 8007dd0:	2201      	movs	r2, #1
 8007dd2:	701a      	strb	r2, [r3, #0]
    }

        /* Update value for AL Event Mask register (0x204) */
        if(bEscIntEnabled)
 8007dd4:	4b40      	ldr	r3, [pc, #256]	; (8007ed8 <StartInputHandler+0x514>)
 8007dd6:	781b      	ldrb	r3, [r3, #0]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d010      	beq.n	8007dfe <StartInputHandler+0x43a>
        {
            if(nPdOutputSize > 0)
 8007ddc:	4b39      	ldr	r3, [pc, #228]	; (8007ec4 <StartInputHandler+0x500>)
 8007dde:	881b      	ldrh	r3, [r3, #0]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d004      	beq.n	8007dee <StartInputHandler+0x42a>
            {
                u16ALEventMask = PROCESS_OUTPUT_EVENT;
 8007de4:	4b3d      	ldr	r3, [pc, #244]	; (8007edc <StartInputHandler+0x518>)
 8007de6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007dea:	801a      	strh	r2, [r3, #0]
 8007dec:	e007      	b.n	8007dfe <StartInputHandler+0x43a>
            }
            else if(nPdInputSize > 0)
 8007dee:	4b36      	ldr	r3, [pc, #216]	; (8007ec8 <StartInputHandler+0x504>)
 8007df0:	881b      	ldrh	r3, [r3, #0]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d003      	beq.n	8007dfe <StartInputHandler+0x43a>
            {
                u16ALEventMask = PROCESS_INPUT_EVENT;
 8007df6:	4b39      	ldr	r3, [pc, #228]	; (8007edc <StartInputHandler+0x518>)
 8007df8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007dfc:	801a      	strh	r2, [r3, #0]
            }

        }

        if ((SyncType0x1C32 == SYNCTYPE_DCSYNC0) || (SyncType0x1C32 == SYNCTYPE_DCSYNC1)
 8007dfe:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007e00:	2b02      	cmp	r3, #2
 8007e02:	d008      	beq.n	8007e16 <StartInputHandler+0x452>
 8007e04:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007e06:	2b03      	cmp	r3, #3
 8007e08:	d005      	beq.n	8007e16 <StartInputHandler+0x452>
            || (SyncType0x1C33 == SYNCTYPE_DCSYNC0) || (SyncType0x1C33 == SYNCTYPE_DCSYNC1))/* Sync to Sync0 or Sync1 is enabled*/
 8007e0a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007e0c:	2b02      	cmp	r3, #2
 8007e0e:	d002      	beq.n	8007e16 <StartInputHandler+0x452>
 8007e10:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007e12:	2b03      	cmp	r3, #3
 8007e14:	d109      	bne.n	8007e2a <StartInputHandler+0x466>
        {
            /* slave is running in DC-mode */
            bDcSyncActive = TRUE;
 8007e16:	4b32      	ldr	r3, [pc, #200]	; (8007ee0 <StartInputHandler+0x51c>)
 8007e18:	2201      	movs	r2, #1
 8007e1a:	701a      	strb	r2, [r3, #0]

/*ECATCHANGE_START(V5.11) ECAT4*/
            /*In case of an Input only application with DC no PDI Isr handling is required*/
            if (nPdOutputSize == 0)
 8007e1c:	4b29      	ldr	r3, [pc, #164]	; (8007ec4 <StartInputHandler+0x500>)
 8007e1e:	881b      	ldrh	r3, [r3, #0]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d102      	bne.n	8007e2a <StartInputHandler+0x466>
            {
               u16ALEventMask = 0;
 8007e24:	4b2d      	ldr	r3, [pc, #180]	; (8007edc <StartInputHandler+0x518>)
 8007e26:	2200      	movs	r2, #0
 8007e28:	801a      	strh	r2, [r3, #0]
            }
/*ECATCHANGE_END(V5.11) ECAT4*/
        }

    sSyncManOutPar.u16SyncType = SyncType0x1C32;
 8007e2a:	4a28      	ldr	r2, [pc, #160]	; (8007ecc <StartInputHandler+0x508>)
 8007e2c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007e2e:	8053      	strh	r3, [r2, #2]
    sSyncManInPar.u16SyncType = SyncType0x1C33;
 8007e30:	4a27      	ldr	r2, [pc, #156]	; (8007ed0 <StartInputHandler+0x50c>)
 8007e32:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007e34:	8053      	strh	r3, [r2, #2]

    /* Calculate number of Sync0 events within one SM cycle and the Sync0 events on which the inputs has to be latched*/
    LatchInputSync0Value = 0;
 8007e36:	4b2b      	ldr	r3, [pc, #172]	; (8007ee4 <StartInputHandler+0x520>)
 8007e38:	2200      	movs	r2, #0
 8007e3a:	801a      	strh	r2, [r3, #0]
    LatchInputSync0Counter = 0;
 8007e3c:	4b2a      	ldr	r3, [pc, #168]	; (8007ee8 <StartInputHandler+0x524>)
 8007e3e:	2200      	movs	r2, #0
 8007e40:	801a      	strh	r2, [r3, #0]
    u16SmSync0Value = 0;
 8007e42:	4b2a      	ldr	r3, [pc, #168]	; (8007eec <StartInputHandler+0x528>)
 8007e44:	2200      	movs	r2, #0
 8007e46:	801a      	strh	r2, [r3, #0]
    u16SmSync0Counter = 0;
 8007e48:	4b29      	ldr	r3, [pc, #164]	; (8007ef0 <StartInputHandler+0x52c>)
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	801a      	strh	r2, [r3, #0]


    if(bSubordinatedCycles == TRUE)
 8007e4e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007e52:	2b01      	cmp	r3, #1
 8007e54:	d14e      	bne.n	8007ef4 <StartInputHandler+0x530>
    {
        /* get the number of Sync0 event within on SM cycle */
        if(cycleTimeSync1 >= cycleTimeSync0)
 8007e56:	687a      	ldr	r2, [r7, #4]
 8007e58:	68bb      	ldr	r3, [r7, #8]
 8007e5a:	429a      	cmp	r2, r3
 8007e5c:	d316      	bcc.n	8007e8c <StartInputHandler+0x4c8>
        {
            u16SmSync0Value = (UINT16)(cycleTimeSync1 / cycleTimeSync0);
 8007e5e:	687a      	ldr	r2, [r7, #4]
 8007e60:	68bb      	ldr	r3, [r7, #8]
 8007e62:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e66:	b29a      	uxth	r2, r3
 8007e68:	4b20      	ldr	r3, [pc, #128]	; (8007eec <StartInputHandler+0x528>)
 8007e6a:	801a      	strh	r2, [r3, #0]
            
            if((cycleTimeSync1 % cycleTimeSync0) == 0)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	68ba      	ldr	r2, [r7, #8]
 8007e70:	fbb3 f1f2 	udiv	r1, r3, r2
 8007e74:	fb01 f202 	mul.w	r2, r1, r2
 8007e78:	1a9b      	subs	r3, r3, r2
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d109      	bne.n	8007e92 <StartInputHandler+0x4ce>
            {
                /* if the Sync1cycletime/Sync0cycletime ratio is even one additional tick */
                u16SmSync0Value ++;
 8007e7e:	4b1b      	ldr	r3, [pc, #108]	; (8007eec <StartInputHandler+0x528>)
 8007e80:	881b      	ldrh	r3, [r3, #0]
 8007e82:	3301      	adds	r3, #1
 8007e84:	b29a      	uxth	r2, r3
 8007e86:	4b19      	ldr	r3, [pc, #100]	; (8007eec <StartInputHandler+0x528>)
 8007e88:	801a      	strh	r2, [r3, #0]
 8007e8a:	e002      	b.n	8007e92 <StartInputHandler+0x4ce>
        }
        }
        else
        {
            u16SmSync0Value = 1;
 8007e8c:	4b17      	ldr	r3, [pc, #92]	; (8007eec <StartInputHandler+0x528>)
 8007e8e:	2201      	movs	r2, #1
 8007e90:	801a      	strh	r2, [r3, #0]
        }

        /* Calculate the Sync0 tick on which the inputs shall be latched (last Sync0 before the next Sync1 event)*/
        LatchInputSync0Value = (UINT16) (cycleTimeSync1 / cycleTimeSync0);
 8007e92:	687a      	ldr	r2, [r7, #4]
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e9a:	b29a      	uxth	r2, r3
 8007e9c:	4b11      	ldr	r3, [pc, #68]	; (8007ee4 <StartInputHandler+0x520>)
 8007e9e:	801a      	strh	r2, [r3, #0]

        if((cycleTimeSync1 % cycleTimeSync0) > 0)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	68ba      	ldr	r2, [r7, #8]
 8007ea4:	fbb3 f1f2 	udiv	r1, r3, r2
 8007ea8:	fb01 f202 	mul.w	r2, r1, r2
 8007eac:	1a9b      	subs	r3, r3, r2
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d02c      	beq.n	8007f0c <StartInputHandler+0x548>
            LatchInputSync0Value++;
 8007eb2:	4b0c      	ldr	r3, [pc, #48]	; (8007ee4 <StartInputHandler+0x520>)
 8007eb4:	881b      	ldrh	r3, [r3, #0]
 8007eb6:	3301      	adds	r3, #1
 8007eb8:	b29a      	uxth	r2, r3
 8007eba:	4b0a      	ldr	r3, [pc, #40]	; (8007ee4 <StartInputHandler+0x520>)
 8007ebc:	801a      	strh	r2, [r3, #0]
 8007ebe:	e025      	b.n	8007f0c <StartInputHandler+0x548>
 8007ec0:	20000b01 	.word	0x20000b01
 8007ec4:	200006ac 	.word	0x200006ac
 8007ec8:	200006aa 	.word	0x200006aa
 8007ecc:	20000b08 	.word	0x20000b08
 8007ed0:	20000b4c 	.word	0x20000b4c
 8007ed4:	200006a1 	.word	0x200006a1
 8007ed8:	200006a0 	.word	0x200006a0
 8007edc:	200006ba 	.word	0x200006ba
 8007ee0:	20000684 	.word	0x20000684
 8007ee4:	2000069c 	.word	0x2000069c
 8007ee8:	2000069e 	.word	0x2000069e
 8007eec:	2000068c 	.word	0x2000068c
 8007ef0:	2000068a 	.word	0x2000068a

    }
    else 
    {
        if(SyncType0x1C32 == SYNCTYPE_DCSYNC0)
 8007ef4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007ef6:	2b02      	cmp	r3, #2
 8007ef8:	d102      	bne.n	8007f00 <StartInputHandler+0x53c>
        {
            /* if SyncType of 0x1C32 is 2 the Sync0 event is trigger once during a SM cycle */
            u16SmSync0Value = 1;
 8007efa:	4b7d      	ldr	r3, [pc, #500]	; (80080f0 <StartInputHandler+0x72c>)
 8007efc:	2201      	movs	r2, #1
 8007efe:	801a      	strh	r2, [r3, #0]
        }   

        if(SyncType0x1C33 != SYNCTYPE_DCSYNC1)
 8007f00:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007f02:	2b03      	cmp	r3, #3
 8007f04:	d002      	beq.n	8007f0c <StartInputHandler+0x548>
        {
            LatchInputSync0Value = 1;
 8007f06:	4b7b      	ldr	r3, [pc, #492]	; (80080f4 <StartInputHandler+0x730>)
 8007f08:	2201      	movs	r2, #1
 8007f0a:	801a      	strh	r2, [r3, #0]
    }



    /* reset the error counter indicating synchronization problems */
    sCycleDiag.syncFailedCounter = 0;
 8007f0c:	4b7a      	ldr	r3, [pc, #488]	; (80080f8 <StartInputHandler+0x734>)
 8007f0e:	2200      	movs	r2, #0
 8007f10:	801a      	strh	r2, [r3, #0]
        --- Check watchdog settings ---
    */

    /*get the watchdog time (register 0x420). if value is > 0 watchdog is active*/
/*ECATCHANGE_START(V5.11) ECAT4*/
    HW_EscReadWord(wd, ESC_PD_WD_TIME);
 8007f12:	f107 030e 	add.w	r3, r7, #14
 8007f16:	2202      	movs	r2, #2
 8007f18:	f44f 6184 	mov.w	r1, #1056	; 0x420
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	f001 fa41 	bl	80093a4 <HW_EscRead>
    wd = SWAPWORD(wd);
 8007f22:	89fb      	ldrh	r3, [r7, #14]
 8007f24:	81fb      	strh	r3, [r7, #14]
/*ECATCHANGE_END(V5.11) ECAT4*/

    if (nPdOutputSize > 0 &&  wd != 0 )
 8007f26:	4b75      	ldr	r3, [pc, #468]	; (80080fc <StartInputHandler+0x738>)
 8007f28:	881b      	ldrh	r3, [r3, #0]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d02f      	beq.n	8007f8e <StartInputHandler+0x5ca>
 8007f2e:	89fb      	ldrh	r3, [r7, #14]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d02c      	beq.n	8007f8e <StartInputHandler+0x5ca>
    {
    /*get watchdog divider (register 0x400)*/
    HW_EscReadWord(wdiv, ESC_WD_DIVIDER_OFFSET);
 8007f34:	f107 0310 	add.w	r3, r7, #16
 8007f38:	2202      	movs	r2, #2
 8007f3a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007f3e:	4618      	mov	r0, r3
 8007f40:	f001 fa30 	bl	80093a4 <HW_EscRead>
    wdiv = SWAPWORD(wdiv);
 8007f44:	8a3b      	ldrh	r3, [r7, #16]
 8007f46:	823b      	strh	r3, [r7, #16]
        if ( wdiv != 0 )
 8007f48:	8a3b      	ldrh	r3, [r7, #16]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d019      	beq.n	8007f82 <StartInputHandler+0x5be>
        {
            /* the ESC subtracts 2 in register 0x400 so it has to be added here */
            UINT32 d = wdiv+2;
 8007f4e:	8a3b      	ldrh	r3, [r7, #16]
 8007f50:	3302      	adds	r3, #2
 8007f52:	61fb      	str	r3, [r7, #28]

            d *= wd;
 8007f54:	89fb      	ldrh	r3, [r7, #14]
 8007f56:	461a      	mov	r2, r3
 8007f58:	69fb      	ldr	r3, [r7, #28]
 8007f5a:	fb02 f303 	mul.w	r3, r2, r3
 8007f5e:	61fb      	str	r3, [r7, #28]
            /* store watchdog in ms in variable u16WdValue */
            /* watchdog value has to be rounded up */
            d += 24999;
 8007f60:	69fb      	ldr	r3, [r7, #28]
 8007f62:	f503 43c3 	add.w	r3, r3, #24960	; 0x6180
 8007f66:	3327      	adds	r3, #39	; 0x27
 8007f68:	61fb      	str	r3, [r7, #28]
            d /= 25000;
 8007f6a:	69fb      	ldr	r3, [r7, #28]
 8007f6c:	08db      	lsrs	r3, r3, #3
 8007f6e:	4a64      	ldr	r2, [pc, #400]	; (8008100 <StartInputHandler+0x73c>)
 8007f70:	fba2 2303 	umull	r2, r3, r2, r3
 8007f74:	0a1b      	lsrs	r3, r3, #8
 8007f76:	61fb      	str	r3, [r7, #28]
            EcatWdValue = (UINT16) d;
 8007f78:	69fb      	ldr	r3, [r7, #28]
 8007f7a:	b29a      	uxth	r2, r3
 8007f7c:	4b61      	ldr	r3, [pc, #388]	; (8008104 <StartInputHandler+0x740>)
 8007f7e:	801a      	strh	r2, [r3, #0]
        if ( wdiv != 0 )
 8007f80:	e00a      	b.n	8007f98 <StartInputHandler+0x5d4>
        }
        else
        {
            wd = 0;
 8007f82:	2300      	movs	r3, #0
 8007f84:	81fb      	strh	r3, [r7, #14]
            /* wd value has to be set to zero, if the wd is 0 */
            EcatWdValue = 0;
 8007f86:	4b5f      	ldr	r3, [pc, #380]	; (8008104 <StartInputHandler+0x740>)
 8007f88:	2200      	movs	r2, #0
 8007f8a:	801a      	strh	r2, [r3, #0]
        if ( wdiv != 0 )
 8007f8c:	e004      	b.n	8007f98 <StartInputHandler+0x5d4>
        }
    }
    else
    {
        /* the watchdog is deactivated or slave has no output process data*/
        wdiv = 0;
 8007f8e:	2300      	movs	r3, #0
 8007f90:	823b      	strh	r3, [r7, #16]
        EcatWdValue = 0;
 8007f92:	4b5c      	ldr	r3, [pc, #368]	; (8008104 <StartInputHandler+0x740>)
 8007f94:	2200      	movs	r2, #0
 8007f96:	801a      	strh	r2, [r3, #0]
    }

    if((EcatWdValue == 0 && bWdTrigger) || (EcatWdValue != 0 && !bWdTrigger))
 8007f98:	4b5a      	ldr	r3, [pc, #360]	; (8008104 <StartInputHandler+0x740>)
 8007f9a:	881b      	ldrh	r3, [r3, #0]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d103      	bne.n	8007fa8 <StartInputHandler+0x5e4>
 8007fa0:	4b59      	ldr	r3, [pc, #356]	; (8008108 <StartInputHandler+0x744>)
 8007fa2:	781b      	ldrb	r3, [r3, #0]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d107      	bne.n	8007fb8 <StartInputHandler+0x5f4>
 8007fa8:	4b56      	ldr	r3, [pc, #344]	; (8008104 <StartInputHandler+0x740>)
 8007faa:	881b      	ldrh	r3, [r3, #0]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d005      	beq.n	8007fbc <StartInputHandler+0x5f8>
 8007fb0:	4b55      	ldr	r3, [pc, #340]	; (8008108 <StartInputHandler+0x744>)
 8007fb2:	781b      	ldrb	r3, [r3, #0]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d101      	bne.n	8007fbc <StartInputHandler+0x5f8>
    {
        /* if the WD-Trigger in the Sync Manager Channel 2 Control-Byte is set (Bit 6 of Register 0x814)
            an error has to be returned */
        return ALSTATUSCODE_INVALIDWDCFG;
 8007fb8:	231f      	movs	r3, #31
 8007fba:	e095      	b.n	80080e8 <StartInputHandler+0x724>
    }

    if ( bEscIntEnabled && nPdOutputSize != 0 )
 8007fbc:	4b53      	ldr	r3, [pc, #332]	; (800810c <StartInputHandler+0x748>)
 8007fbe:	781b      	ldrb	r3, [r3, #0]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d00a      	beq.n	8007fda <StartInputHandler+0x616>
 8007fc4:	4b4d      	ldr	r3, [pc, #308]	; (80080fc <StartInputHandler+0x738>)
 8007fc6:	881b      	ldrh	r3, [r3, #0]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d006      	beq.n	8007fda <StartInputHandler+0x616>
    {
        /* ECAT synchron Mode is active, the Sync Manager Channel 2 event
           has to activated in the AL-Event mask register */
        u16ALEventMask |= PROCESS_OUTPUT_EVENT;
 8007fcc:	4b50      	ldr	r3, [pc, #320]	; (8008110 <StartInputHandler+0x74c>)
 8007fce:	881b      	ldrh	r3, [r3, #0]
 8007fd0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007fd4:	b29a      	uxth	r2, r3
 8007fd6:	4b4e      	ldr	r3, [pc, #312]	; (8008110 <StartInputHandler+0x74c>)
 8007fd8:	801a      	strh	r2, [r3, #0]
    }
/*The application ESM function is separated from this function to handle pending transitions*/

    Sync0WdValue = 0;
 8007fda:	4b4e      	ldr	r3, [pc, #312]	; (8008114 <StartInputHandler+0x750>)
 8007fdc:	2200      	movs	r2, #0
 8007fde:	801a      	strh	r2, [r3, #0]
    Sync0WdCounter = 0;
 8007fe0:	4b4d      	ldr	r3, [pc, #308]	; (8008118 <StartInputHandler+0x754>)
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	801a      	strh	r2, [r3, #0]
    Sync1WdCounter = 0;
 8007fe6:	4b4d      	ldr	r3, [pc, #308]	; (800811c <StartInputHandler+0x758>)
 8007fe8:	2200      	movs	r2, #0
 8007fea:	801a      	strh	r2, [r3, #0]
    Sync1WdValue = 0;
 8007fec:	4b4c      	ldr	r3, [pc, #304]	; (8008120 <StartInputHandler+0x75c>)
 8007fee:	2200      	movs	r2, #0
 8007ff0:	801a      	strh	r2, [r3, #0]
    bDcRunning = FALSE;
 8007ff2:	4b4c      	ldr	r3, [pc, #304]	; (8008124 <StartInputHandler+0x760>)
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	701a      	strb	r2, [r3, #0]
    bSmSyncSequenceValid = FALSE;
 8007ff8:	4b4b      	ldr	r3, [pc, #300]	; (8008128 <StartInputHandler+0x764>)
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	701a      	strb	r2, [r3, #0]
    i16WaitForPllRunningTimeout = 0;
 8007ffe:	4b4b      	ldr	r3, [pc, #300]	; (800812c <StartInputHandler+0x768>)
 8008000:	2200      	movs	r2, #0
 8008002:	801a      	strh	r2, [r3, #0]
/*ECATCHANGE_START(V5.11) ECAT4*/
    sSyncManInPar.u8SyncError = 0;
 8008004:	4b4a      	ldr	r3, [pc, #296]	; (8008130 <StartInputHandler+0x76c>)
 8008006:	2200      	movs	r2, #0
 8008008:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
/*ECATCHANGE_END(V5.11) ECAT4*/
    sSyncManOutPar.u8SyncError = 0;
 800800c:	4b49      	ldr	r3, [pc, #292]	; (8008134 <StartInputHandler+0x770>)
 800800e:	2200      	movs	r2, #0
 8008010:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    sSyncManOutPar.u16SmEventMissedCounter = 0;
 8008014:	4b47      	ldr	r3, [pc, #284]	; (8008134 <StartInputHandler+0x770>)
 8008016:	2200      	movs	r2, #0
 8008018:	851a      	strh	r2, [r3, #40]	; 0x28

    /* calculate the Sync0/Sync1 watchdog timeouts */
    if ( (dcControl & ESC_DC_SYNC0_ACTIVE_MASK) != 0 )
 800801a:	8a7b      	ldrh	r3, [r7, #18]
 800801c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008020:	2b00      	cmp	r3, #0
 8008022:	d050      	beq.n	80080c6 <StartInputHandler+0x702>
    {
        /*calculate the Sync0 Watchdog counter value the minimum value is 1 ms
            if the sync0 cycle is greater 500us the Sync0 Wd value is 2*Sycn0 cycle */
        if(cycleTimeSync0 == 0)
 8008024:	68bb      	ldr	r3, [r7, #8]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d103      	bne.n	8008032 <StartInputHandler+0x66e>
        {
            Sync0WdValue = 0;
 800802a:	4b3a      	ldr	r3, [pc, #232]	; (8008114 <StartInputHandler+0x750>)
 800802c:	2200      	movs	r2, #0
 800802e:	801a      	strh	r2, [r3, #0]
 8008030:	e018      	b.n	8008064 <StartInputHandler+0x6a0>
        }
        else
        {
            UINT32 Sync0Cycle = cycleTimeSync0/100000;
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	095b      	lsrs	r3, r3, #5
 8008036:	4a40      	ldr	r2, [pc, #256]	; (8008138 <StartInputHandler+0x774>)
 8008038:	fba2 2303 	umull	r2, r3, r2, r3
 800803c:	09db      	lsrs	r3, r3, #7
 800803e:	61bb      	str	r3, [r7, #24]
            if(Sync0Cycle < 5)
 8008040:	69bb      	ldr	r3, [r7, #24]
 8008042:	2b04      	cmp	r3, #4
 8008044:	d803      	bhi.n	800804e <StartInputHandler+0x68a>
            {
                /*Sync0 cycle less than 500us*/
                Sync0WdValue = 1;
 8008046:	4b33      	ldr	r3, [pc, #204]	; (8008114 <StartInputHandler+0x750>)
 8008048:	2201      	movs	r2, #1
 800804a:	801a      	strh	r2, [r3, #0]
 800804c:	e00a      	b.n	8008064 <StartInputHandler+0x6a0>
            }
            else
            {
                Sync0WdValue = (UINT16)(Sync0Cycle*2)/10;
 800804e:	69bb      	ldr	r3, [r7, #24]
 8008050:	b29b      	uxth	r3, r3
 8008052:	005b      	lsls	r3, r3, #1
 8008054:	b29b      	uxth	r3, r3
 8008056:	4a39      	ldr	r2, [pc, #228]	; (800813c <StartInputHandler+0x778>)
 8008058:	fba2 2303 	umull	r2, r3, r2, r3
 800805c:	08db      	lsrs	r3, r3, #3
 800805e:	b29a      	uxth	r2, r3
 8008060:	4b2c      	ldr	r3, [pc, #176]	; (8008114 <StartInputHandler+0x750>)
 8008062:	801a      	strh	r2, [r3, #0]
            }
        }

        /* Calculate also the watchdog time for Sync1*/
        if ( (dcControl & ESC_DC_SYNC1_ACTIVE_MASK) != 0 )
 8008064:	8a7b      	ldrh	r3, [r7, #18]
 8008066:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800806a:	2b00      	cmp	r3, #0
 800806c:	d02b      	beq.n	80080c6 <StartInputHandler+0x702>
        {
            if(cycleTimeSync1 < cycleTimeSync0)
 800806e:	687a      	ldr	r2, [r7, #4]
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	429a      	cmp	r2, r3
 8008074:	d204      	bcs.n	8008080 <StartInputHandler+0x6bc>
        {
                /* Sync 1 has the same cycle time than Sync0 (maybe with a shift (cycleTimeSync1 > 0))*/
                Sync1WdValue = Sync0WdValue;
 8008076:	4b27      	ldr	r3, [pc, #156]	; (8008114 <StartInputHandler+0x750>)
 8008078:	881a      	ldrh	r2, [r3, #0]
 800807a:	4b29      	ldr	r3, [pc, #164]	; (8008120 <StartInputHandler+0x75c>)
 800807c:	801a      	strh	r2, [r3, #0]
 800807e:	e022      	b.n	80080c6 <StartInputHandler+0x702>
        }
        else
        {
                /* Sync1 cycle is larger than Sync0 (e.g. subordinated Sync0 cycles) */
                UINT32 Sync1Cycle = cycleTimeSync1/100000;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	095b      	lsrs	r3, r3, #5
 8008084:	4a2c      	ldr	r2, [pc, #176]	; (8008138 <StartInputHandler+0x774>)
 8008086:	fba2 2303 	umull	r2, r3, r2, r3
 800808a:	09db      	lsrs	r3, r3, #7
 800808c:	617b      	str	r3, [r7, #20]
                if(Sync1Cycle < 5)
 800808e:	697b      	ldr	r3, [r7, #20]
 8008090:	2b04      	cmp	r3, #4
 8008092:	d803      	bhi.n	800809c <StartInputHandler+0x6d8>
                {
                    /*Sync0 cycle less than 500us*/
                    Sync1WdValue = 1;
 8008094:	4b22      	ldr	r3, [pc, #136]	; (8008120 <StartInputHandler+0x75c>)
 8008096:	2201      	movs	r2, #1
 8008098:	801a      	strh	r2, [r3, #0]
 800809a:	e00a      	b.n	80080b2 <StartInputHandler+0x6ee>
    }
    else
    {
                    Sync1WdValue = (UINT16)(Sync1Cycle*2)/10;
 800809c:	697b      	ldr	r3, [r7, #20]
 800809e:	b29b      	uxth	r3, r3
 80080a0:	005b      	lsls	r3, r3, #1
 80080a2:	b29b      	uxth	r3, r3
 80080a4:	4a25      	ldr	r2, [pc, #148]	; (800813c <StartInputHandler+0x778>)
 80080a6:	fba2 2303 	umull	r2, r3, r2, r3
 80080aa:	08db      	lsrs	r3, r3, #3
 80080ac:	b29a      	uxth	r2, r3
 80080ae:	4b1c      	ldr	r3, [pc, #112]	; (8008120 <StartInputHandler+0x75c>)
 80080b0:	801a      	strh	r2, [r3, #0]
                }

                /* add one Sync0 cycle because the Sync1 cycle starts on the next Sync0 after the Sync1 signal */
                Sync1WdValue += Sync0WdValue/2;
 80080b2:	4b18      	ldr	r3, [pc, #96]	; (8008114 <StartInputHandler+0x750>)
 80080b4:	881b      	ldrh	r3, [r3, #0]
 80080b6:	085b      	lsrs	r3, r3, #1
 80080b8:	b29a      	uxth	r2, r3
 80080ba:	4b19      	ldr	r3, [pc, #100]	; (8008120 <StartInputHandler+0x75c>)
 80080bc:	881b      	ldrh	r3, [r3, #0]
 80080be:	4413      	add	r3, r2
 80080c0:	b29a      	uxth	r2, r3
 80080c2:	4b17      	ldr	r3, [pc, #92]	; (8008120 <StartInputHandler+0x75c>)
 80080c4:	801a      	strh	r2, [r3, #0]





    if(nPdOutputSize > 0)
 80080c6:	4b0d      	ldr	r3, [pc, #52]	; (80080fc <StartInputHandler+0x738>)
 80080c8:	881b      	ldrh	r3, [r3, #0]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d002      	beq.n	80080d4 <StartInputHandler+0x710>
    {
/*ECATCHANGE_START(V5.11) HW1*/
        EnableSyncManChannel(PROCESS_DATA_OUT);
 80080ce:	2002      	movs	r0, #2
 80080d0:	f7ff fa54 	bl	800757c <EnableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/
    }

    if(nPdInputSize > 0)
 80080d4:	4b1a      	ldr	r3, [pc, #104]	; (8008140 <StartInputHandler+0x77c>)
 80080d6:	881b      	ldrh	r3, [r3, #0]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d002      	beq.n	80080e2 <StartInputHandler+0x71e>
    {
/*ECATCHANGE_START(V5.11) HW1*/
        EnableSyncManChannel(PROCESS_DATA_IN);
 80080dc:	2003      	movs	r0, #3
 80080de:	f7ff fa4d 	bl	800757c <EnableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/
    }

    /*write initial input data*/
    PDO_InputMapping();
 80080e2:	f7fe f997 	bl	8006414 <PDO_InputMapping>

    return ALSTATUSCODE_NOERROR;
 80080e6:	2300      	movs	r3, #0
}
 80080e8:	4618      	mov	r0, r3
 80080ea:	3730      	adds	r7, #48	; 0x30
 80080ec:	46bd      	mov	sp, r7
 80080ee:	bd80      	pop	{r7, pc}
 80080f0:	2000068c 	.word	0x2000068c
 80080f4:	2000069c 	.word	0x2000069c
 80080f8:	20000b04 	.word	0x20000b04
 80080fc:	200006ac 	.word	0x200006ac
 8008100:	14f8b589 	.word	0x14f8b589
 8008104:	200006b4 	.word	0x200006b4
 8008108:	20000683 	.word	0x20000683
 800810c:	200006a0 	.word	0x200006a0
 8008110:	200006ba 	.word	0x200006ba
 8008114:	20000696 	.word	0x20000696
 8008118:	20000694 	.word	0x20000694
 800811c:	20000698 	.word	0x20000698
 8008120:	2000069a 	.word	0x2000069a
 8008124:	20000688 	.word	0x20000688
 8008128:	2000068e 	.word	0x2000068e
 800812c:	20000690 	.word	0x20000690
 8008130:	20000b4c 	.word	0x20000b4c
 8008134:	20000b08 	.word	0x20000b08
 8008138:	0a7c5ac5 	.word	0x0a7c5ac5
 800813c:	cccccccd 	.word	0xcccccccd
 8008140:	200006aa 	.word	0x200006aa

08008144 <StartOutputHandler>:
 \brief  and the state transition would be refused if outputs are missing

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 StartOutputHandler(void)
{
 8008144:	b480      	push	{r7}
 8008146:	b083      	sub	sp, #12
 8008148:	af00      	add	r7, sp, #0
/*ECATCHANGE_START(V5.11) ESM6*/
    /* by default the SO transition should be completed in AlControlRes().
       required to support also masters which starts to send process data after the SO transition was triggered
       (if the master don't send process data within "SAFEOP2OPTIMEOUT" the transition is rejected)*/
    UINT16 result = NOERROR_INWORK;
 800814a:	23ff      	movs	r3, #255	; 0xff
 800814c:	80fb      	strh	r3, [r7, #6]
/*ECATCHANGE_END(V5.11) ESM6*/
    if(bLocalErrorFlag)
 800814e:	4b0c      	ldr	r3, [pc, #48]	; (8008180 <StartOutputHandler+0x3c>)
 8008150:	781b      	ldrb	r3, [r3, #0]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d002      	beq.n	800815c <StartOutputHandler+0x18>
    {
        /*Local error still exists => skip state request to OP and response with "u16LocalErrorCode"*/
        return u16LocalErrorCode;
 8008156:	4b0b      	ldr	r3, [pc, #44]	; (8008184 <StartOutputHandler+0x40>)
 8008158:	881b      	ldrh	r3, [r3, #0]
 800815a:	e00a      	b.n	8008172 <StartOutputHandler+0x2e>
    }
/*The application ESM function is separated from this function to handle pending transitions*/


    /*DC synchronisation is active wait until pll is valid*/
    if(bDcSyncActive)
 800815c:	4b0a      	ldr	r3, [pc, #40]	; (8008188 <StartOutputHandler+0x44>)
 800815e:	781b      	ldrb	r3, [r3, #0]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d005      	beq.n	8008170 <StartOutputHandler+0x2c>
    {
        i16WaitForPllRunningTimeout = 200;
 8008164:	4b09      	ldr	r3, [pc, #36]	; (800818c <StartOutputHandler+0x48>)
 8008166:	22c8      	movs	r2, #200	; 0xc8
 8008168:	801a      	strh	r2, [r3, #0]
        i16WaitForPllRunningCnt = 0;
 800816a:	4b09      	ldr	r3, [pc, #36]	; (8008190 <StartOutputHandler+0x4c>)
 800816c:	2200      	movs	r2, #0
 800816e:	801a      	strh	r2, [r3, #0]
    }


    return result;
 8008170:	88fb      	ldrh	r3, [r7, #6]
}
 8008172:	4618      	mov	r0, r3
 8008174:	370c      	adds	r7, #12
 8008176:	46bd      	mov	sp, r7
 8008178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817c:	4770      	bx	lr
 800817e:	bf00      	nop
 8008180:	200006a2 	.word	0x200006a2
 8008184:	200006a4 	.word	0x200006a4
 8008188:	20000684 	.word	0x20000684
 800818c:	20000690 	.word	0x20000690
 8008190:	20000692 	.word	0x20000692

08008194 <StopOutputHandler>:
 \brief  the state transition can be delayed by returning NOERROR_INWORK

*////////////////////////////////////////////////////////////////////////////////////////

void StopOutputHandler(void)
{
 8008194:	b480      	push	{r7}
 8008196:	af00      	add	r7, sp, #0
    /* reset the flags that outputs were received and that the slave is in OP */
    bEcatFirstOutputsReceived = FALSE;
 8008198:	4b05      	ldr	r3, [pc, #20]	; (80081b0 <StopOutputHandler+0x1c>)
 800819a:	2200      	movs	r2, #0
 800819c:	701a      	strb	r2, [r3, #0]
    bEcatOutputUpdateRunning = FALSE;
 800819e:	4b05      	ldr	r3, [pc, #20]	; (80081b4 <StopOutputHandler+0x20>)
 80081a0:	2200      	movs	r2, #0
 80081a2:	701a      	strb	r2, [r3, #0]
}
 80081a4:	bf00      	nop
 80081a6:	46bd      	mov	sp, r7
 80081a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ac:	4770      	bx	lr
 80081ae:	bf00      	nop
 80081b0:	20000682 	.word	0x20000682
 80081b4:	20000680 	.word	0x20000680

080081b8 <StopInputHandler>:
  \brief    This function is called in case of the state transition from SAFEOP to PREOP

*////////////////////////////////////////////////////////////////////////////////////////

void StopInputHandler(void)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b082      	sub	sp, #8
 80081bc:	af00      	add	r7, sp, #0
    if(nPdOutputSize > 0)
 80081be:	4b2c      	ldr	r3, [pc, #176]	; (8008270 <StopInputHandler+0xb8>)
 80081c0:	881b      	ldrh	r3, [r3, #0]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d002      	beq.n	80081cc <StopInputHandler+0x14>
    {
        /* disable the Sync Manager Channel 2 (outputs) */
/*ECATCHANGE_END(V5.11) HW1*/
        DisableSyncManChannel(PROCESS_DATA_OUT);
 80081c6:	2002      	movs	r0, #2
 80081c8:	f7ff f9b0 	bl	800752c <DisableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/
    }

    if(nPdInputSize > 0)
 80081cc:	4b29      	ldr	r3, [pc, #164]	; (8008274 <StopInputHandler+0xbc>)
 80081ce:	881b      	ldrh	r3, [r3, #0]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d002      	beq.n	80081da <StopInputHandler+0x22>
    {
        /*disable Sync Manager 3 (inputs) if no outputs available*/
/*ECATCHANGE_START(V5.11) HW1*/
        DisableSyncManChannel(PROCESS_DATA_IN);
 80081d4:	2003      	movs	r0, #3
 80081d6:	f7ff f9a9 	bl	800752c <DisableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/
    }

    /* reset the events in the AL Event mask register (0x204) */
    {
        UINT16 ResetMask = SYNC0_EVENT | SYNC1_EVENT;
 80081da:	230c      	movs	r3, #12
 80081dc:	80fb      	strh	r3, [r7, #6]
        ResetMask |= PROCESS_OUTPUT_EVENT;
 80081de:	88fb      	ldrh	r3, [r7, #6]
 80081e0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80081e4:	80fb      	strh	r3, [r7, #6]
        ResetMask |= PROCESS_INPUT_EVENT;
 80081e6:	88fb      	ldrh	r3, [r7, #6]
 80081e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80081ec:	80fb      	strh	r3, [r7, #6]

/*ECATCHANGE_START(V5.11) HW1*/
    ResetALEventMask( ~(ResetMask) );
 80081ee:	88fb      	ldrh	r3, [r7, #6]
 80081f0:	43db      	mvns	r3, r3
 80081f2:	b29b      	uxth	r3, r3
 80081f4:	4618      	mov	r0, r3
 80081f6:	f7ff f917 	bl	8007428 <ResetALEventMask>
/*ECATCHANGE_END(V5.11) HW1*/
    }
    /* reset the flags */
    bEcatFirstOutputsReceived = FALSE;
 80081fa:	4b1f      	ldr	r3, [pc, #124]	; (8008278 <StopInputHandler+0xc0>)
 80081fc:	2200      	movs	r2, #0
 80081fe:	701a      	strb	r2, [r3, #0]
    bEscIntEnabled = FALSE;
 8008200:	4b1e      	ldr	r3, [pc, #120]	; (800827c <StopInputHandler+0xc4>)
 8008202:	2200      	movs	r2, #0
 8008204:	701a      	strb	r2, [r3, #0]
/*The application ESM function is separated from this function to handle pending transitions*/

    bDcSyncActive = FALSE;
 8008206:	4b1e      	ldr	r3, [pc, #120]	; (8008280 <StopInputHandler+0xc8>)
 8008208:	2200      	movs	r2, #0
 800820a:	701a      	strb	r2, [r3, #0]
    bDcRunning = FALSE;
 800820c:	4b1d      	ldr	r3, [pc, #116]	; (8008284 <StopInputHandler+0xcc>)
 800820e:	2200      	movs	r2, #0
 8008210:	701a      	strb	r2, [r3, #0]
    bSmSyncSequenceValid = FALSE;
 8008212:	4b1d      	ldr	r3, [pc, #116]	; (8008288 <StopInputHandler+0xd0>)
 8008214:	2200      	movs	r2, #0
 8008216:	701a      	strb	r2, [r3, #0]
    u16SmSync0Value = 0;
 8008218:	4b1c      	ldr	r3, [pc, #112]	; (800828c <StopInputHandler+0xd4>)
 800821a:	2200      	movs	r2, #0
 800821c:	801a      	strh	r2, [r3, #0]
    u16SmSync0Counter = 0;
 800821e:	4b1c      	ldr	r3, [pc, #112]	; (8008290 <StopInputHandler+0xd8>)
 8008220:	2200      	movs	r2, #0
 8008222:	801a      	strh	r2, [r3, #0]

    Sync0WdValue = 0;
 8008224:	4b1b      	ldr	r3, [pc, #108]	; (8008294 <StopInputHandler+0xdc>)
 8008226:	2200      	movs	r2, #0
 8008228:	801a      	strh	r2, [r3, #0]
    Sync0WdCounter = 0;
 800822a:	4b1b      	ldr	r3, [pc, #108]	; (8008298 <StopInputHandler+0xe0>)
 800822c:	2200      	movs	r2, #0
 800822e:	801a      	strh	r2, [r3, #0]
    Sync1WdCounter = 0;
 8008230:	4b1a      	ldr	r3, [pc, #104]	; (800829c <StopInputHandler+0xe4>)
 8008232:	2200      	movs	r2, #0
 8008234:	801a      	strh	r2, [r3, #0]
    Sync1WdValue = 0;
 8008236:	4b1a      	ldr	r3, [pc, #104]	; (80082a0 <StopInputHandler+0xe8>)
 8008238:	2200      	movs	r2, #0
 800823a:	801a      	strh	r2, [r3, #0]
    LatchInputSync0Value = 0;
 800823c:	4b19      	ldr	r3, [pc, #100]	; (80082a4 <StopInputHandler+0xec>)
 800823e:	2200      	movs	r2, #0
 8008240:	801a      	strh	r2, [r3, #0]
    LatchInputSync0Counter = 0;
 8008242:	4b19      	ldr	r3, [pc, #100]	; (80082a8 <StopInputHandler+0xf0>)
 8008244:	2200      	movs	r2, #0
 8008246:	801a      	strh	r2, [r3, #0]
/*ECATCHANGE_START(V5.11) ECAT4*/
    sSyncManInPar.u8SyncError = 0;
 8008248:	4b18      	ldr	r3, [pc, #96]	; (80082ac <StopInputHandler+0xf4>)
 800824a:	2200      	movs	r2, #0
 800824c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
/*ECATCHANGE_END(V5.11) ECAT4*/

    i16WaitForPllRunningTimeout = 0;
 8008250:	4b17      	ldr	r3, [pc, #92]	; (80082b0 <StopInputHandler+0xf8>)
 8008252:	2200      	movs	r2, #0
 8008254:	801a      	strh	r2, [r3, #0]

    bWdTrigger = FALSE;
 8008256:	4b17      	ldr	r3, [pc, #92]	; (80082b4 <StopInputHandler+0xfc>)
 8008258:	2200      	movs	r2, #0
 800825a:	701a      	strb	r2, [r3, #0]
    bEcatInputUpdateRunning = FALSE;
 800825c:	4b16      	ldr	r3, [pc, #88]	; (80082b8 <StopInputHandler+0x100>)
 800825e:	2200      	movs	r2, #0
 8008260:	701a      	strb	r2, [r3, #0]

    /*Indicate no user specified Sync mode*/
    bSyncSetByUser = FALSE;
 8008262:	4b16      	ldr	r3, [pc, #88]	; (80082bc <StopInputHandler+0x104>)
 8008264:	2200      	movs	r2, #0
 8008266:	701a      	strb	r2, [r3, #0]
}
 8008268:	bf00      	nop
 800826a:	3708      	adds	r7, #8
 800826c:	46bd      	mov	sp, r7
 800826e:	bd80      	pop	{r7, pc}
 8008270:	200006ac 	.word	0x200006ac
 8008274:	200006aa 	.word	0x200006aa
 8008278:	20000682 	.word	0x20000682
 800827c:	200006a0 	.word	0x200006a0
 8008280:	20000684 	.word	0x20000684
 8008284:	20000688 	.word	0x20000688
 8008288:	2000068e 	.word	0x2000068e
 800828c:	2000068c 	.word	0x2000068c
 8008290:	2000068a 	.word	0x2000068a
 8008294:	20000696 	.word	0x20000696
 8008298:	20000694 	.word	0x20000694
 800829c:	20000698 	.word	0x20000698
 80082a0:	2000069a 	.word	0x2000069a
 80082a4:	2000069c 	.word	0x2000069c
 80082a8:	2000069e 	.word	0x2000069e
 80082ac:	20000b4c 	.word	0x20000b4c
 80082b0:	20000690 	.word	0x20000690
 80082b4:	20000683 	.word	0x20000683
 80082b8:	20000681 	.word	0x20000681
 80082bc:	20000b01 	.word	0x20000b01

080082c0 <BackToInitTransition>:
\brief    This function is called when a X to Init transition is completed

*////////////////////////////////////////////////////////////////////////////////////////

void BackToInitTransition(void)
{
 80082c0:	b480      	push	{r7}
 80082c2:	af00      	add	r7, sp, #0
    /* Reset indication that the user has written a sync mode*/
    bSyncSetByUser = FALSE;
 80082c4:	4b03      	ldr	r3, [pc, #12]	; (80082d4 <BackToInitTransition+0x14>)
 80082c6:	2200      	movs	r2, #0
 80082c8:	701a      	strb	r2, [r3, #0]
}
 80082ca:	bf00      	nop
 80082cc:	46bd      	mov	sp, r7
 80082ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d2:	4770      	bx	lr
 80082d4:	20000b01 	.word	0x20000b01

080082d8 <SetALStatus>:
 \param alStatusCode    New AL Status Code (written to register 0x134)

  \brief  The function changes the state of the EtherCAT ASIC to the requested.
*////////////////////////////////////////////////////////////////////////////////////////
void SetALStatus(UINT8 alStatus, UINT16 alStatusCode)
{
 80082d8:	b580      	push	{r7, lr}
 80082da:	b084      	sub	sp, #16
 80082dc:	af00      	add	r7, sp, #0
 80082de:	4603      	mov	r3, r0
 80082e0:	460a      	mov	r2, r1
 80082e2:	71fb      	strb	r3, [r7, #7]
 80082e4:	4613      	mov	r3, r2
 80082e6:	80bb      	strh	r3, [r7, #4]
    UINT16 Value = alStatusCode;
 80082e8:	88bb      	ldrh	r3, [r7, #4]
 80082ea:	81fb      	strh	r3, [r7, #14]

    /*update global status variable if required*/
    if(nAlStatus != alStatus)
 80082ec:	4b14      	ldr	r3, [pc, #80]	; (8008340 <SetALStatus+0x68>)
 80082ee:	781b      	ldrb	r3, [r3, #0]
 80082f0:	79fa      	ldrb	r2, [r7, #7]
 80082f2:	429a      	cmp	r2, r3
 80082f4:	d002      	beq.n	80082fc <SetALStatus+0x24>
    {
        nAlStatus = alStatus;
 80082f6:	4a12      	ldr	r2, [pc, #72]	; (8008340 <SetALStatus+0x68>)
 80082f8:	79fb      	ldrb	r3, [r7, #7]
 80082fa:	7013      	strb	r3, [r2, #0]
    }


    if (alStatusCode != 0xFFFF)
 80082fc:	88bb      	ldrh	r3, [r7, #4]
 80082fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008302:	4293      	cmp	r3, r2
 8008304:	d009      	beq.n	800831a <SetALStatus+0x42>
    {
        Value = SWAPWORD(Value);
 8008306:	89fb      	ldrh	r3, [r7, #14]
 8008308:	81fb      	strh	r3, [r7, #14]

        HW_EscWriteWord(Value,ESC_AL_STATUS_CODE_OFFSET);
 800830a:	f107 030e 	add.w	r3, r7, #14
 800830e:	2202      	movs	r2, #2
 8008310:	f44f 719a 	mov.w	r1, #308	; 0x134
 8008314:	4618      	mov	r0, r3
 8008316:	f001 f8a1 	bl	800945c <HW_EscWrite>
    }

    Value = nAlStatus;
 800831a:	4b09      	ldr	r3, [pc, #36]	; (8008340 <SetALStatus+0x68>)
 800831c:	781b      	ldrb	r3, [r3, #0]
 800831e:	b29b      	uxth	r3, r3
 8008320:	81fb      	strh	r3, [r7, #14]
    Value = SWAPWORD(Value);
 8008322:	89fb      	ldrh	r3, [r7, #14]
 8008324:	81fb      	strh	r3, [r7, #14]
    HW_EscWriteWord(Value,ESC_AL_STATUS_OFFSET);
 8008326:	f107 030e 	add.w	r3, r7, #14
 800832a:	2202      	movs	r2, #2
 800832c:	f44f 7198 	mov.w	r1, #304	; 0x130
 8008330:	4618      	mov	r0, r3
 8008332:	f001 f893 	bl	800945c <HW_EscWrite>

}
 8008336:	bf00      	nop
 8008338:	3710      	adds	r7, #16
 800833a:	46bd      	mov	sp, r7
 800833c:	bd80      	pop	{r7, pc}
 800833e:	bf00      	nop
 8008340:	200006b2 	.word	0x200006b2

08008344 <AL_ControlInd>:
              alControl contains the requested new state (INIT, PRE_OP or SAFE_OP)

*////////////////////////////////////////////////////////////////////////////////////////

void AL_ControlInd(UINT8 alControl, UINT16 alStatusCode)
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b084      	sub	sp, #16
 8008348:	af00      	add	r7, sp, #0
 800834a:	4603      	mov	r3, r0
 800834c:	460a      	mov	r2, r1
 800834e:	71fb      	strb	r3, [r7, #7]
 8008350:	4613      	mov	r3, r2
 8008352:	80bb      	strh	r3, [r7, #4]
    UINT16        result = 0;
 8008354:	2300      	movs	r3, #0
 8008356:	81fb      	strh	r3, [r7, #14]
    UINT8            bErrAck = 0;
 8008358:	2300      	movs	r3, #0
 800835a:	737b      	strb	r3, [r7, #13]
    UINT8         stateTrans;
    /*deactivate ESM timeout counter*/
    EsmTimeoutCounter = -1;
 800835c:	4bdb      	ldr	r3, [pc, #876]	; (80086cc <AL_ControlInd+0x388>)
 800835e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008362:	801a      	strh	r2, [r3, #0]
    bApplEsmPending = TRUE;
 8008364:	4bda      	ldr	r3, [pc, #872]	; (80086d0 <AL_ControlInd+0x38c>)
 8008366:	2201      	movs	r2, #1
 8008368:	701a      	strb	r2, [r3, #0]

    /* reset the Error Flag in case of acknowledge by the Master */
    if ( alControl & STATE_CHANGE )
 800836a:	79fb      	ldrb	r3, [r7, #7]
 800836c:	f003 0310 	and.w	r3, r3, #16
 8008370:	2b00      	cmp	r3, #0
 8008372:	d009      	beq.n	8008388 <AL_ControlInd+0x44>
    {
        bErrAck = 1;
 8008374:	2301      	movs	r3, #1
 8008376:	737b      	strb	r3, [r7, #13]
        nAlStatus &= ~STATE_CHANGE;
 8008378:	4bd6      	ldr	r3, [pc, #856]	; (80086d4 <AL_ControlInd+0x390>)
 800837a:	781b      	ldrb	r3, [r3, #0]
 800837c:	f023 0310 	bic.w	r3, r3, #16
 8008380:	b2da      	uxtb	r2, r3
 8008382:	4bd4      	ldr	r3, [pc, #848]	; (80086d4 <AL_ControlInd+0x390>)
 8008384:	701a      	strb	r2, [r3, #0]
 8008386:	e012      	b.n	80083ae <AL_ControlInd+0x6a>
        /*enable SM2 is moved to state transition block. First check SM Settings.*/
    }
    else if ( (nAlStatus & STATE_CHANGE)
 8008388:	4bd2      	ldr	r3, [pc, #840]	; (80086d4 <AL_ControlInd+0x390>)
 800838a:	781b      	ldrb	r3, [r3, #0]
 800838c:	f003 0310 	and.w	r3, r3, #16
 8008390:	2b00      	cmp	r3, #0
 8008392:	d005      	beq.n	80083a0 <AL_ControlInd+0x5c>
    // HBu 17.04.08: the error has to be acknowledged before when sending the same (or a higher) state
    //               (the error was acknowledged with the same state before independent of the acknowledge flag)
    /*Error Acknowledge with 0xX1 is allowed*/
           && (alControl & STATE_MASK) != STATE_INIT )
 8008394:	79fb      	ldrb	r3, [r7, #7]
 8008396:	f003 030f 	and.w	r3, r3, #15
 800839a:	2b01      	cmp	r3, #1
 800839c:	f040 8374 	bne.w	8008a88 <AL_ControlInd+0x744>
           is not set in the AL-Control, so the state cannot be set to a higher state
           and the new state request will be ignored */
        return;
    else
    {
        nAlStatus &= STATE_MASK;
 80083a0:	4bcc      	ldr	r3, [pc, #816]	; (80086d4 <AL_ControlInd+0x390>)
 80083a2:	781b      	ldrb	r3, [r3, #0]
 80083a4:	f003 030f 	and.w	r3, r3, #15
 80083a8:	b2da      	uxtb	r2, r3
 80083aa:	4bca      	ldr	r3, [pc, #808]	; (80086d4 <AL_ControlInd+0x390>)
 80083ac:	701a      	strb	r2, [r3, #0]
    }

    /* generate a variable for the state transition
      (Bit 0-3: new state (AL Control), Bit 4-7: old state (AL Status) */
    alControl &= STATE_MASK;
 80083ae:	79fb      	ldrb	r3, [r7, #7]
 80083b0:	f003 030f 	and.w	r3, r3, #15
 80083b4:	71fb      	strb	r3, [r7, #7]
    stateTrans = nAlStatus;
 80083b6:	4bc7      	ldr	r3, [pc, #796]	; (80086d4 <AL_ControlInd+0x390>)
 80083b8:	781b      	ldrb	r3, [r3, #0]
 80083ba:	733b      	strb	r3, [r7, #12]
    stateTrans <<= 4;
 80083bc:	7b3b      	ldrb	r3, [r7, #12]
 80083be:	011b      	lsls	r3, r3, #4
 80083c0:	733b      	strb	r3, [r7, #12]
    stateTrans += alControl;
 80083c2:	7b3a      	ldrb	r2, [r7, #12]
 80083c4:	79fb      	ldrb	r3, [r7, #7]
 80083c6:	4413      	add	r3, r2
 80083c8:	733b      	strb	r3, [r7, #12]


    /* check the SYNCM settings depending on the state transition */
    switch ( stateTrans )
 80083ca:	7b3b      	ldrb	r3, [r7, #12]
 80083cc:	2b88      	cmp	r3, #136	; 0x88
 80083ce:	d074      	beq.n	80084ba <AL_ControlInd+0x176>
 80083d0:	2b88      	cmp	r3, #136	; 0x88
 80083d2:	dc7b      	bgt.n	80084cc <AL_ControlInd+0x188>
 80083d4:	2b84      	cmp	r3, #132	; 0x84
 80083d6:	d070      	beq.n	80084ba <AL_ControlInd+0x176>
 80083d8:	2b84      	cmp	r3, #132	; 0x84
 80083da:	dc77      	bgt.n	80084cc <AL_ControlInd+0x188>
 80083dc:	2b82      	cmp	r3, #130	; 0x82
 80083de:	d05d      	beq.n	800849c <AL_ControlInd+0x158>
 80083e0:	2b82      	cmp	r3, #130	; 0x82
 80083e2:	dc73      	bgt.n	80084cc <AL_ControlInd+0x188>
 80083e4:	2b12      	cmp	r3, #18
 80083e6:	d059      	beq.n	800849c <AL_ControlInd+0x158>
 80083e8:	2b12      	cmp	r3, #18
 80083ea:	db6f      	blt.n	80084cc <AL_ControlInd+0x188>
 80083ec:	2b48      	cmp	r3, #72	; 0x48
 80083ee:	dc6d      	bgt.n	80084cc <AL_ControlInd+0x188>
 80083f0:	2b22      	cmp	r3, #34	; 0x22
 80083f2:	db6b      	blt.n	80084cc <AL_ControlInd+0x188>
 80083f4:	3b22      	subs	r3, #34	; 0x22
 80083f6:	2b26      	cmp	r3, #38	; 0x26
 80083f8:	d868      	bhi.n	80084cc <AL_ControlInd+0x188>
 80083fa:	a201      	add	r2, pc, #4	; (adr r2, 8008400 <AL_ControlInd+0xbc>)
 80083fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008400:	0800849d 	.word	0x0800849d
 8008404:	080084cd 	.word	0x080084cd
 8008408:	080084a9 	.word	0x080084a9
 800840c:	080084cd 	.word	0x080084cd
 8008410:	080084cd 	.word	0x080084cd
 8008414:	080084cd 	.word	0x080084cd
 8008418:	080084cd 	.word	0x080084cd
 800841c:	080084cd 	.word	0x080084cd
 8008420:	080084cd 	.word	0x080084cd
 8008424:	080084cd 	.word	0x080084cd
 8008428:	080084cd 	.word	0x080084cd
 800842c:	080084cd 	.word	0x080084cd
 8008430:	080084cd 	.word	0x080084cd
 8008434:	080084cd 	.word	0x080084cd
 8008438:	080084cd 	.word	0x080084cd
 800843c:	080084cd 	.word	0x080084cd
 8008440:	080084cd 	.word	0x080084cd
 8008444:	080084cd 	.word	0x080084cd
 8008448:	080084cd 	.word	0x080084cd
 800844c:	080084cd 	.word	0x080084cd
 8008450:	080084cd 	.word	0x080084cd
 8008454:	080084cd 	.word	0x080084cd
 8008458:	080084cd 	.word	0x080084cd
 800845c:	080084cd 	.word	0x080084cd
 8008460:	080084cd 	.word	0x080084cd
 8008464:	080084cd 	.word	0x080084cd
 8008468:	080084cd 	.word	0x080084cd
 800846c:	080084cd 	.word	0x080084cd
 8008470:	080084cd 	.word	0x080084cd
 8008474:	080084cd 	.word	0x080084cd
 8008478:	080084cd 	.word	0x080084cd
 800847c:	080084cd 	.word	0x080084cd
 8008480:	0800849d 	.word	0x0800849d
 8008484:	080084cd 	.word	0x080084cd
 8008488:	080084bb 	.word	0x080084bb
 800848c:	080084cd 	.word	0x080084cd
 8008490:	080084cd 	.word	0x080084cd
 8008494:	080084cd 	.word	0x080084cd
 8008498:	080084bb 	.word	0x080084bb
    case SAFEOP_2_PREOP:
    case PREOP_2_PREOP:
        /* in PREOP only the SYNCM settings for SYNCM0 and SYNCM1 (mailbox)
           are checked, if result is unequal 0, the slave will stay in or
           switch to INIT and set the ErrorInd Bit (bit 4) of the AL-Status */
        result = CheckSmSettings(MAILBOX_READ+1);
 800849c:	2002      	movs	r0, #2
 800849e:	f7ff f895 	bl	80075cc <CheckSmSettings>
 80084a2:	4603      	mov	r3, r0
 80084a4:	81fb      	strh	r3, [r7, #14]
        break;
 80084a6:	e011      	b.n	80084cc <AL_ControlInd+0x188>
        /* before checking the SYNCM settings for SYNCM2 and SYNCM3 (process data)
           the expected length of input data (nPdInputSize) and output data (nPdOutputSize)
            could be adapted (changed by PDO-Assign and/or PDO-Mapping)
            if result is unequal 0, the slave will stay in PREOP and set
            the ErrorInd Bit (bit 4) of the AL-Status */
        result = APPL_GenerateMapping(&nPdInputSize,&nPdOutputSize);
 80084a8:	498b      	ldr	r1, [pc, #556]	; (80086d8 <AL_ControlInd+0x394>)
 80084aa:	488c      	ldr	r0, [pc, #560]	; (80086dc <AL_ControlInd+0x398>)
 80084ac:	f7fd fc72 	bl	8005d94 <APPL_GenerateMapping>
 80084b0:	4603      	mov	r3, r0
 80084b2:	81fb      	strh	r3, [r7, #14]

        if (result != 0)
 80084b4:	89fb      	ldrh	r3, [r7, #14]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d107      	bne.n	80084ca <AL_ControlInd+0x186>
    case SAFEOP_2_SAFEOP:
    case OP_2_OP:
        /* in SAFEOP or OP the SYNCM settings for all SYNCM are checked
           if result is unequal 0, the slave will stay in or
           switch to PREOP and set the ErrorInd Bit (bit 4) of the AL-Status */
        result = CheckSmSettings(nMaxSyncMan);
 80084ba:	4b89      	ldr	r3, [pc, #548]	; (80086e0 <AL_ControlInd+0x39c>)
 80084bc:	781b      	ldrb	r3, [r3, #0]
 80084be:	4618      	mov	r0, r3
 80084c0:	f7ff f884 	bl	80075cc <CheckSmSettings>
 80084c4:	4603      	mov	r3, r0
 80084c6:	81fb      	strh	r3, [r7, #14]
        break;
 80084c8:	e000      	b.n	80084cc <AL_ControlInd+0x188>
            break;
 80084ca:	bf00      	nop
    }

    if ( result == 0 )
 80084cc:	89fb      	ldrh	r3, [r7, #14]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	f040 8203 	bne.w	80088da <AL_ControlInd+0x596>
    {
        /* execute the corresponding local management service(s) depending on the state transition */
        nEcatStateTrans = 0;
 80084d4:	4b83      	ldr	r3, [pc, #524]	; (80086e4 <AL_ControlInd+0x3a0>)
 80084d6:	2200      	movs	r2, #0
 80084d8:	801a      	strh	r2, [r3, #0]
        switch ( stateTrans )
 80084da:	7b3b      	ldrb	r3, [r7, #12]
 80084dc:	3b11      	subs	r3, #17
 80084de:	2b77      	cmp	r3, #119	; 0x77
 80084e0:	f200 81f8 	bhi.w	80088d4 <AL_ControlInd+0x590>
 80084e4:	a201      	add	r2, pc, #4	; (adr r2, 80084ec <AL_ControlInd+0x1a8>)
 80084e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084ea:	bf00      	nop
 80084ec:	08008883 	.word	0x08008883
 80084f0:	080086f9 	.word	0x080086f9
 80084f4:	080086e9 	.word	0x080086e9
 80084f8:	080088cf 	.word	0x080088cf
 80084fc:	080088d5 	.word	0x080088d5
 8008500:	080088d5 	.word	0x080088d5
 8008504:	080088d5 	.word	0x080088d5
 8008508:	080088cf 	.word	0x080088cf
 800850c:	080088d5 	.word	0x080088d5
 8008510:	080088d5 	.word	0x080088d5
 8008514:	080088d5 	.word	0x080088d5
 8008518:	080088d5 	.word	0x080088d5
 800851c:	080088d5 	.word	0x080088d5
 8008520:	080088d5 	.word	0x080088d5
 8008524:	080088d5 	.word	0x080088d5
 8008528:	080088d5 	.word	0x080088d5
 800852c:	08008871 	.word	0x08008871
 8008530:	08008887 	.word	0x08008887
 8008534:	080088cf 	.word	0x080088cf
 8008538:	0800875b 	.word	0x0800875b
 800853c:	080088d5 	.word	0x080088d5
 8008540:	080088d5 	.word	0x080088d5
 8008544:	080088d5 	.word	0x080088d5
 8008548:	080088cf 	.word	0x080088cf
 800854c:	080088d5 	.word	0x080088d5
 8008550:	080088d5 	.word	0x080088d5
 8008554:	080088d5 	.word	0x080088d5
 8008558:	080088d5 	.word	0x080088d5
 800855c:	080088d5 	.word	0x080088d5
 8008560:	080088d5 	.word	0x080088d5
 8008564:	080088d5 	.word	0x080088d5
 8008568:	080088d5 	.word	0x080088d5
 800856c:	080086ef 	.word	0x080086ef
 8008570:	080088cf 	.word	0x080088cf
 8008574:	080088d5 	.word	0x080088d5
 8008578:	080088cf 	.word	0x080088cf
 800857c:	080088d5 	.word	0x080088d5
 8008580:	080088d5 	.word	0x080088d5
 8008584:	080088d5 	.word	0x080088d5
 8008588:	080088cf 	.word	0x080088cf
 800858c:	080088d5 	.word	0x080088d5
 8008590:	080088d5 	.word	0x080088d5
 8008594:	080088d5 	.word	0x080088d5
 8008598:	080088d5 	.word	0x080088d5
 800859c:	080088d5 	.word	0x080088d5
 80085a0:	080088d5 	.word	0x080088d5
 80085a4:	080088d5 	.word	0x080088d5
 80085a8:	080088d5 	.word	0x080088d5
 80085ac:	08008855 	.word	0x08008855
 80085b0:	08008829 	.word	0x08008829
 80085b4:	080088cf 	.word	0x080088cf
 80085b8:	08008887 	.word	0x08008887
 80085bc:	080088d5 	.word	0x080088d5
 80085c0:	080088d5 	.word	0x080088d5
 80085c4:	080088d5 	.word	0x080088d5
 80085c8:	080087b1 	.word	0x080087b1
 80085cc:	080088d5 	.word	0x080088d5
 80085d0:	080088d5 	.word	0x080088d5
 80085d4:	080088d5 	.word	0x080088d5
 80085d8:	080088d5 	.word	0x080088d5
 80085dc:	080088d5 	.word	0x080088d5
 80085e0:	080088d5 	.word	0x080088d5
 80085e4:	080088d5 	.word	0x080088d5
 80085e8:	080088d5 	.word	0x080088d5
 80085ec:	080088d5 	.word	0x080088d5
 80085f0:	080088d5 	.word	0x080088d5
 80085f4:	080088d5 	.word	0x080088d5
 80085f8:	080088d5 	.word	0x080088d5
 80085fc:	080088d5 	.word	0x080088d5
 8008600:	080088d5 	.word	0x080088d5
 8008604:	080088d5 	.word	0x080088d5
 8008608:	080088d5 	.word	0x080088d5
 800860c:	080088d5 	.word	0x080088d5
 8008610:	080088d5 	.word	0x080088d5
 8008614:	080088d5 	.word	0x080088d5
 8008618:	080088d5 	.word	0x080088d5
 800861c:	080088d5 	.word	0x080088d5
 8008620:	080088d5 	.word	0x080088d5
 8008624:	080088d5 	.word	0x080088d5
 8008628:	080088d5 	.word	0x080088d5
 800862c:	080088d5 	.word	0x080088d5
 8008630:	080088d5 	.word	0x080088d5
 8008634:	080088d5 	.word	0x080088d5
 8008638:	080088d5 	.word	0x080088d5
 800863c:	080088d5 	.word	0x080088d5
 8008640:	080088d5 	.word	0x080088d5
 8008644:	080088d5 	.word	0x080088d5
 8008648:	080088d5 	.word	0x080088d5
 800864c:	080088d5 	.word	0x080088d5
 8008650:	080088d5 	.word	0x080088d5
 8008654:	080088d5 	.word	0x080088d5
 8008658:	080088d5 	.word	0x080088d5
 800865c:	080088d5 	.word	0x080088d5
 8008660:	080088d5 	.word	0x080088d5
 8008664:	080088d5 	.word	0x080088d5
 8008668:	080088d5 	.word	0x080088d5
 800866c:	080088d5 	.word	0x080088d5
 8008670:	080088d5 	.word	0x080088d5
 8008674:	080088d5 	.word	0x080088d5
 8008678:	080088d5 	.word	0x080088d5
 800867c:	080088d5 	.word	0x080088d5
 8008680:	080088d5 	.word	0x080088d5
 8008684:	080088d5 	.word	0x080088d5
 8008688:	080088d5 	.word	0x080088d5
 800868c:	080088d5 	.word	0x080088d5
 8008690:	080088d5 	.word	0x080088d5
 8008694:	080088d5 	.word	0x080088d5
 8008698:	080088d5 	.word	0x080088d5
 800869c:	080088d5 	.word	0x080088d5
 80086a0:	080088d5 	.word	0x080088d5
 80086a4:	080088d5 	.word	0x080088d5
 80086a8:	080088d5 	.word	0x080088d5
 80086ac:	08008839 	.word	0x08008839
 80086b0:	0800880b 	.word	0x0800880b
 80086b4:	080088cf 	.word	0x080088cf
 80086b8:	080087fb 	.word	0x080087fb
 80086bc:	080088d5 	.word	0x080088d5
 80086c0:	080088d5 	.word	0x080088d5
 80086c4:	080088d5 	.word	0x080088d5
 80086c8:	08008887 	.word	0x08008887
 80086cc:	20000686 	.word	0x20000686
 80086d0:	200006a6 	.word	0x200006a6
 80086d4:	200006b2 	.word	0x200006b2
 80086d8:	200006ac 	.word	0x200006ac
 80086dc:	200006aa 	.word	0x200006aa
 80086e0:	200006ae 	.word	0x200006ae
 80086e4:	200006a8 	.word	0x200006a8
        {
        case INIT_2_BOOT    :
            result = ALSTATUSCODE_BOOTNOTSUPP;
 80086e8:	2313      	movs	r3, #19
 80086ea:	81fb      	strh	r3, [r7, #14]
            break;
 80086ec:	e122      	b.n	8008934 <AL_ControlInd+0x5f0>

        case BOOT_2_INIT    :
            result = ALSTATUSCODE_BOOTNOTSUPP;
 80086ee:	2313      	movs	r3, #19
 80086f0:	81fb      	strh	r3, [r7, #14]

            BackToInitTransition();
 80086f2:	f7ff fde5 	bl	80082c0 <BackToInitTransition>

            break;
 80086f6:	e11d      	b.n	8008934 <AL_ControlInd+0x5f0>
        case INIT_2_PREOP :

           UpdateEEPROMLoadedState();
 80086f8:	f7fe feda 	bl	80074b0 <UpdateEEPROMLoadedState>

            if (EepromLoaded == FALSE)
 80086fc:	4ba5      	ldr	r3, [pc, #660]	; (8008994 <AL_ControlInd+0x650>)
 80086fe:	781b      	ldrb	r3, [r3, #0]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d101      	bne.n	8008708 <AL_ControlInd+0x3c4>
            {
                //return an error if the EEPROM was not loaded correct  (device restart is required after the new EEPORM update)
                result = ALSTATUSCODE_EE_ERROR;
 8008704:	2351      	movs	r3, #81	; 0x51
 8008706:	81fb      	strh	r3, [r7, #14]
            }
            if (result == 0)
 8008708:	89fb      	ldrh	r3, [r7, #14]
 800870a:	2b00      	cmp	r3, #0
 800870c:	f040 8107 	bne.w	800891e <AL_ControlInd+0x5da>
            {
            /* MBX_StartMailboxHandler (in mailbox.c) checks if the areas of the mailbox
               sync managers SYNCM0 and SYNCM1 overlap each other
              if result is unequal 0, the slave will stay in INIT
              and sets the ErrorInd Bit (bit 4) of the AL-Status */
            result = MBX_StartMailboxHandler();
 8008710:	f001 fb00 	bl	8009d14 <MBX_StartMailboxHandler>
 8008714:	4603      	mov	r3, r0
 8008716:	81fb      	strh	r3, [r7, #14]
            if (result == 0)
 8008718:	89fb      	ldrh	r3, [r7, #14]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d10c      	bne.n	8008738 <AL_ControlInd+0x3f4>
            {
                bApplEsmPending = FALSE;
 800871e:	4b9e      	ldr	r3, [pc, #632]	; (8008998 <AL_ControlInd+0x654>)
 8008720:	2200      	movs	r2, #0
 8008722:	701a      	strb	r2, [r3, #0]
                /* additionally there could be an application specific check (in ecatappl.c)
                   if the state transition from INIT to PREOP should be done
                 if result is unequal 0, the slave will stay in INIT
                 and sets the ErrorInd Bit (bit 4) of the AL-Status */
                result = APPL_StartMailboxHandler();
 8008724:	f7fd fb03 	bl	8005d2e <APPL_StartMailboxHandler>
 8008728:	4603      	mov	r3, r0
 800872a:	81fb      	strh	r3, [r7, #14]
                if ( result == 0 )
 800872c:	89fb      	ldrh	r3, [r7, #14]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d102      	bne.n	8008738 <AL_ControlInd+0x3f4>
                {
                    bMbxRunning = TRUE;
 8008732:	4b9a      	ldr	r3, [pc, #616]	; (800899c <AL_ControlInd+0x658>)
 8008734:	2201      	movs	r2, #1
 8008736:	701a      	strb	r2, [r3, #0]
                }
            }

            if(result != 0 && result != NOERROR_INWORK)
 8008738:	89fb      	ldrh	r3, [r7, #14]
 800873a:	2b00      	cmp	r3, #0
 800873c:	f000 80ef 	beq.w	800891e <AL_ControlInd+0x5da>
 8008740:	89fb      	ldrh	r3, [r7, #14]
 8008742:	2bff      	cmp	r3, #255	; 0xff
 8008744:	f000 80eb 	beq.w	800891e <AL_ControlInd+0x5da>
            {
                /*Stop APPL Mbx handler if APPL Start Mbx handler was called before*/
                if(!bApplEsmPending)
 8008748:	4b93      	ldr	r3, [pc, #588]	; (8008998 <AL_ControlInd+0x654>)
 800874a:	781b      	ldrb	r3, [r3, #0]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d101      	bne.n	8008754 <AL_ControlInd+0x410>
                    APPL_StopMailboxHandler();
 8008750:	f7fd faf5 	bl	8005d3e <APPL_StopMailboxHandler>

                 MBX_StopMailboxHandler();
 8008754:	f001 fb54 	bl	8009e00 <MBX_StopMailboxHandler>
            }

            }
            break;
 8008758:	e0e1      	b.n	800891e <AL_ControlInd+0x5da>

        case PREOP_2_SAFEOP:
            /* start the input handler (function is defined above) */
            result = StartInputHandler();
 800875a:	f7ff f933 	bl	80079c4 <StartInputHandler>
 800875e:	4603      	mov	r3, r0
 8008760:	81fb      	strh	r3, [r7, #14]
            if ( result == 0 )
 8008762:	89fb      	ldrh	r3, [r7, #14]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d112      	bne.n	800878e <AL_ControlInd+0x44a>
            {
                bApplEsmPending = FALSE;
 8008768:	4b8b      	ldr	r3, [pc, #556]	; (8008998 <AL_ControlInd+0x654>)
 800876a:	2200      	movs	r2, #0
 800876c:	701a      	strb	r2, [r3, #0]
                result = APPL_StartInputHandler(&u16ALEventMask);
 800876e:	488c      	ldr	r0, [pc, #560]	; (80089a0 <AL_ControlInd+0x65c>)
 8008770:	f7fd faed 	bl	8005d4e <APPL_StartInputHandler>
 8008774:	4603      	mov	r3, r0
 8008776:	81fb      	strh	r3, [r7, #14]

                if(result == 0)
 8008778:	89fb      	ldrh	r3, [r7, #14]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d107      	bne.n	800878e <AL_ControlInd+0x44a>
                {
                    /* initialize the AL Event Mask register (0x204) */
/*ECATCHANGE_START(V5.11) HW1*/
                    SetALEventMask( u16ALEventMask );
 800877e:	4b88      	ldr	r3, [pc, #544]	; (80089a0 <AL_ControlInd+0x65c>)
 8008780:	881b      	ldrh	r3, [r3, #0]
 8008782:	4618      	mov	r0, r3
 8008784:	f7fe fe72 	bl	800746c <SetALEventMask>
/*ECATCHANGE_END(V5.11) HW1*/

                    bEcatInputUpdateRunning = TRUE;
 8008788:	4b86      	ldr	r3, [pc, #536]	; (80089a4 <AL_ControlInd+0x660>)
 800878a:	2201      	movs	r2, #1
 800878c:	701a      	strb	r2, [r3, #0]
                }
            }

            /*if one start input handler returned an error stop the input handler*/
            if(result != 0 && result != NOERROR_INWORK)
 800878e:	89fb      	ldrh	r3, [r7, #14]
 8008790:	2b00      	cmp	r3, #0
 8008792:	f000 80c6 	beq.w	8008922 <AL_ControlInd+0x5de>
 8008796:	89fb      	ldrh	r3, [r7, #14]
 8008798:	2bff      	cmp	r3, #255	; 0xff
 800879a:	f000 80c2 	beq.w	8008922 <AL_ControlInd+0x5de>
            {
                if(!bApplEsmPending)
 800879e:	4b7e      	ldr	r3, [pc, #504]	; (8008998 <AL_ControlInd+0x654>)
 80087a0:	781b      	ldrb	r3, [r3, #0]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d101      	bne.n	80087aa <AL_ControlInd+0x466>
                {
                    /*Call only the APPL stop handler if the APPL start handler was called before*/
                    /*The application can react to the state transition in the function APPL_StopInputHandler */
                    APPL_StopInputHandler();
 80087a6:	f7fd fadd 	bl	8005d64 <APPL_StopInputHandler>
                }

                StopInputHandler();
 80087aa:	f7ff fd05 	bl	80081b8 <StopInputHandler>
            }
            break;
 80087ae:	e0b8      	b.n	8008922 <AL_ControlInd+0x5de>

        case SAFEOP_2_OP:
            /* start the output handler (function is defined above) */
            result = StartOutputHandler();
 80087b0:	f7ff fcc8 	bl	8008144 <StartOutputHandler>
 80087b4:	4603      	mov	r3, r0
 80087b6:	81fb      	strh	r3, [r7, #14]
            if(result == 0)
 80087b8:	89fb      	ldrh	r3, [r7, #14]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d10c      	bne.n	80087d8 <AL_ControlInd+0x494>
            {
                bApplEsmPending = FALSE;
 80087be:	4b76      	ldr	r3, [pc, #472]	; (8008998 <AL_ControlInd+0x654>)
 80087c0:	2200      	movs	r2, #0
 80087c2:	701a      	strb	r2, [r3, #0]
                result = APPL_StartOutputHandler();
 80087c4:	f7fd fad6 	bl	8005d74 <APPL_StartOutputHandler>
 80087c8:	4603      	mov	r3, r0
 80087ca:	81fb      	strh	r3, [r7, #14]

                if(result == 0)
 80087cc:	89fb      	ldrh	r3, [r7, #14]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d102      	bne.n	80087d8 <AL_ControlInd+0x494>
                {
                    /*Device is in OPERATINAL*/
                    bEcatOutputUpdateRunning = TRUE;
 80087d2:	4b75      	ldr	r3, [pc, #468]	; (80089a8 <AL_ControlInd+0x664>)
 80087d4:	2201      	movs	r2, #1
 80087d6:	701a      	strb	r2, [r3, #0]
                }

            }

            if ( result != 0 && result != NOERROR_INWORK)
 80087d8:	89fb      	ldrh	r3, [r7, #14]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	f000 80a3 	beq.w	8008926 <AL_ControlInd+0x5e2>
 80087e0:	89fb      	ldrh	r3, [r7, #14]
 80087e2:	2bff      	cmp	r3, #255	; 0xff
 80087e4:	f000 809f 	beq.w	8008926 <AL_ControlInd+0x5e2>
            {
                if(!bApplEsmPending)
 80087e8:	4b6b      	ldr	r3, [pc, #428]	; (8008998 <AL_ControlInd+0x654>)
 80087ea:	781b      	ldrb	r3, [r3, #0]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d101      	bne.n	80087f4 <AL_ControlInd+0x4b0>
                    APPL_StopOutputHandler();
 80087f0:	f7fd fac8 	bl	8005d84 <APPL_StopOutputHandler>

                StopOutputHandler();
 80087f4:	f7ff fcce 	bl	8008194 <StopOutputHandler>
            }

            break;
 80087f8:	e095      	b.n	8008926 <AL_ControlInd+0x5e2>

        case OP_2_SAFEOP:
            /* stop the output handler (function is defined above) */
            APPL_StopOutputHandler();
 80087fa:	f7fd fac3 	bl	8005d84 <APPL_StopOutputHandler>

            StopOutputHandler();
 80087fe:	f7ff fcc9 	bl	8008194 <StopOutputHandler>

            bApplEsmPending = FALSE;
 8008802:	4b65      	ldr	r3, [pc, #404]	; (8008998 <AL_ControlInd+0x654>)
 8008804:	2200      	movs	r2, #0
 8008806:	701a      	strb	r2, [r3, #0]

            break;
 8008808:	e094      	b.n	8008934 <AL_ControlInd+0x5f0>

        case OP_2_PREOP:
            /* stop the output handler (function is defined above) */
            result = APPL_StopOutputHandler();
 800880a:	f7fd fabb 	bl	8005d84 <APPL_StopOutputHandler>
 800880e:	4603      	mov	r3, r0
 8008810:	81fb      	strh	r3, [r7, #14]

            StopOutputHandler();
 8008812:	f7ff fcbf 	bl	8008194 <StopOutputHandler>

            bApplEsmPending = FALSE;
 8008816:	4b60      	ldr	r3, [pc, #384]	; (8008998 <AL_ControlInd+0x654>)
 8008818:	2200      	movs	r2, #0
 800881a:	701a      	strb	r2, [r3, #0]

            if (result != 0)
 800881c:	89fb      	ldrh	r3, [r7, #14]
 800881e:	2b00      	cmp	r3, #0
 8008820:	f040 8083 	bne.w	800892a <AL_ControlInd+0x5e6>
                break;

            stateTrans = SAFEOP_2_PREOP;
 8008824:	2342      	movs	r3, #66	; 0x42
 8008826:	733b      	strb	r3, [r7, #12]

        case SAFEOP_2_PREOP:
            /* stop the input handler (function is defined above) */
            APPL_StopInputHandler();
 8008828:	f7fd fa9c 	bl	8005d64 <APPL_StopInputHandler>
           
            StopInputHandler();
 800882c:	f7ff fcc4 	bl	80081b8 <StopInputHandler>

            bApplEsmPending = FALSE;
 8008830:	4b59      	ldr	r3, [pc, #356]	; (8008998 <AL_ControlInd+0x654>)
 8008832:	2200      	movs	r2, #0
 8008834:	701a      	strb	r2, [r3, #0]

            break;
 8008836:	e07d      	b.n	8008934 <AL_ControlInd+0x5f0>

        case OP_2_INIT:
            /* stop the output handler (function is defined above) */
            result = APPL_StopOutputHandler();
 8008838:	f7fd faa4 	bl	8005d84 <APPL_StopOutputHandler>
 800883c:	4603      	mov	r3, r0
 800883e:	81fb      	strh	r3, [r7, #14]

            StopOutputHandler();
 8008840:	f7ff fca8 	bl	8008194 <StopOutputHandler>

            bApplEsmPending = FALSE;
 8008844:	4b54      	ldr	r3, [pc, #336]	; (8008998 <AL_ControlInd+0x654>)
 8008846:	2200      	movs	r2, #0
 8008848:	701a      	strb	r2, [r3, #0]

            if (result != 0)
 800884a:	89fb      	ldrh	r3, [r7, #14]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d16e      	bne.n	800892e <AL_ControlInd+0x5ea>
                break;
            
            stateTrans = SAFEOP_2_INIT;
 8008850:	2341      	movs	r3, #65	; 0x41
 8008852:	733b      	strb	r3, [r7, #12]

        case SAFEOP_2_INIT:
            /* stop the input handler (function is defined above) */
            result = APPL_StopInputHandler();
 8008854:	f7fd fa86 	bl	8005d64 <APPL_StopInputHandler>
 8008858:	4603      	mov	r3, r0
 800885a:	81fb      	strh	r3, [r7, #14]
            
            StopInputHandler();
 800885c:	f7ff fcac 	bl	80081b8 <StopInputHandler>

            bApplEsmPending = FALSE;
 8008860:	4b4d      	ldr	r3, [pc, #308]	; (8008998 <AL_ControlInd+0x654>)
 8008862:	2200      	movs	r2, #0
 8008864:	701a      	strb	r2, [r3, #0]

            if (result != 0)
 8008866:	89fb      	ldrh	r3, [r7, #14]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d162      	bne.n	8008932 <AL_ControlInd+0x5ee>
                break;
            stateTrans = PREOP_2_INIT;
 800886c:	2321      	movs	r3, #33	; 0x21
 800886e:	733b      	strb	r3, [r7, #12]

        case PREOP_2_INIT:
            MBX_StopMailboxHandler();
 8008870:	f001 fac6 	bl	8009e00 <MBX_StopMailboxHandler>
            result = APPL_StopMailboxHandler();
 8008874:	f7fd fa63 	bl	8005d3e <APPL_StopMailboxHandler>
 8008878:	4603      	mov	r3, r0
 800887a:	81fb      	strh	r3, [r7, #14]

            BackToInitTransition();
 800887c:	f7ff fd20 	bl	80082c0 <BackToInitTransition>
            break;
 8008880:	e058      	b.n	8008934 <AL_ControlInd+0x5f0>

        case INIT_2_INIT:
            BackToInitTransition();
 8008882:	f7ff fd1d 	bl	80082c0 <BackToInitTransition>
        case PREOP_2_PREOP:
        case SAFEOP_2_SAFEOP:
        case OP_2_OP:
            if(bErrAck)
 8008886:	7b7b      	ldrb	r3, [r7, #13]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d004      	beq.n	8008896 <AL_ControlInd+0x552>
                APPL_AckErrorInd(stateTrans);
 800888c:	7b3b      	ldrb	r3, [r7, #12]
 800888e:	b29b      	uxth	r3, r3
 8008890:	4618      	mov	r0, r3
 8008892:	f7fd fa41 	bl	8005d18 <APPL_AckErrorInd>

            if(!bLocalErrorFlag)
 8008896:	4b45      	ldr	r3, [pc, #276]	; (80089ac <AL_ControlInd+0x668>)
 8008898:	781b      	ldrb	r3, [r3, #0]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d114      	bne.n	80088c8 <AL_ControlInd+0x584>
            {
                /*no local error flag is currently active, enable SM*/
                if ( nAlStatus & (STATE_SAFEOP | STATE_OP))
 800889e:	4b44      	ldr	r3, [pc, #272]	; (80089b0 <AL_ControlInd+0x66c>)
 80088a0:	781b      	ldrb	r3, [r3, #0]
 80088a2:	f003 030c 	and.w	r3, r3, #12
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d00e      	beq.n	80088c8 <AL_ControlInd+0x584>
                {
                    if(nPdOutputSize > 0)
 80088aa:	4b42      	ldr	r3, [pc, #264]	; (80089b4 <AL_ControlInd+0x670>)
 80088ac:	881b      	ldrh	r3, [r3, #0]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d003      	beq.n	80088ba <AL_ControlInd+0x576>
                    {
/*ECATCHANGE_START(V5.11) HW1*/
                        EnableSyncManChannel(PROCESS_DATA_OUT);
 80088b2:	2002      	movs	r0, #2
 80088b4:	f7fe fe62 	bl	800757c <EnableSyncManChannel>
 80088b8:	e006      	b.n	80088c8 <AL_ControlInd+0x584>
/*ECATCHANGE_END(V5.11) HW1*/
                    }
                    else 
                    if(nPdInputSize > 0)
 80088ba:	4b3f      	ldr	r3, [pc, #252]	; (80089b8 <AL_ControlInd+0x674>)
 80088bc:	881b      	ldrh	r3, [r3, #0]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d002      	beq.n	80088c8 <AL_ControlInd+0x584>
                    {
/*ECATCHANGE_START(V5.11) HW1*/
                        EnableSyncManChannel(PROCESS_DATA_IN);
 80088c2:	2003      	movs	r0, #3
 80088c4:	f7fe fe5a 	bl	800757c <EnableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/
                    }
                }
            }
            result = NOERROR_NOSTATECHANGE;
 80088c8:	23fe      	movs	r3, #254	; 0xfe
 80088ca:	81fb      	strh	r3, [r7, #14]
            break;
 80088cc:	e032      	b.n	8008934 <AL_ControlInd+0x5f0>
        case SAFEOP_2_BOOT:
        case OP_2_BOOT:
        case BOOT_2_PREOP:
        case BOOT_2_SAFEOP:
        case BOOT_2_OP:
            result = ALSTATUSCODE_INVALIDALCONTROL;
 80088ce:	2311      	movs	r3, #17
 80088d0:	81fb      	strh	r3, [r7, #14]
            break;
 80088d2:	e02f      	b.n	8008934 <AL_ControlInd+0x5f0>

        default:
            result = ALSTATUSCODE_UNKNOWNALCONTROL;
 80088d4:	2312      	movs	r3, #18
 80088d6:	81fb      	strh	r3, [r7, #14]
            break;
 80088d8:	e02c      	b.n	8008934 <AL_ControlInd+0x5f0>
    }
    else
    {
        /* the checking of the sync manager settings was not successful
            switch back the state to PREOP or INIT */
        switch (nAlStatus)
 80088da:	4b35      	ldr	r3, [pc, #212]	; (80089b0 <AL_ControlInd+0x66c>)
 80088dc:	781b      	ldrb	r3, [r3, #0]
 80088de:	2b08      	cmp	r3, #8
 80088e0:	d006      	beq.n	80088f0 <AL_ControlInd+0x5ac>
 80088e2:	2b08      	cmp	r3, #8
 80088e4:	dc26      	bgt.n	8008934 <AL_ControlInd+0x5f0>
 80088e6:	2b02      	cmp	r3, #2
 80088e8:	d00a      	beq.n	8008900 <AL_ControlInd+0x5bc>
 80088ea:	2b04      	cmp	r3, #4
 80088ec:	d004      	beq.n	80088f8 <AL_ControlInd+0x5b4>
 80088ee:	e021      	b.n	8008934 <AL_ControlInd+0x5f0>
        {
        case STATE_OP:
            /* stop the output handler (function is defined above) */
            APPL_StopOutputHandler();
 80088f0:	f7fd fa48 	bl	8005d84 <APPL_StopOutputHandler>
            StopOutputHandler();
 80088f4:	f7ff fc4e 	bl	8008194 <StopOutputHandler>
        case STATE_SAFEOP:
            /* stop the input handler (function is defined above) */
            APPL_StopInputHandler();
 80088f8:	f7fd fa34 	bl	8005d64 <APPL_StopInputHandler>

            StopInputHandler();
 80088fc:	f7ff fc5c 	bl	80081b8 <StopInputHandler>

        case STATE_PREOP:

            if ( result == ALSTATUSCODE_INVALIDMBXCFGINPREOP )
 8008900:	89fb      	ldrh	r3, [r7, #14]
 8008902:	2b16      	cmp	r3, #22
 8008904:	d107      	bne.n	8008916 <AL_ControlInd+0x5d2>
            {
                /* the mailbox sync manager settings were wrong, switch back to INIT */
                MBX_StopMailboxHandler();
 8008906:	f001 fa7b 	bl	8009e00 <MBX_StopMailboxHandler>
                APPL_StopMailboxHandler();
 800890a:	f7fd fa18 	bl	8005d3e <APPL_StopMailboxHandler>

                nAlStatus = STATE_INIT;
 800890e:	4b28      	ldr	r3, [pc, #160]	; (80089b0 <AL_ControlInd+0x66c>)
 8008910:	2201      	movs	r2, #1
 8008912:	701a      	strb	r2, [r3, #0]
 8008914:	e00e      	b.n	8008934 <AL_ControlInd+0x5f0>
            }
            else
                nAlStatus = STATE_PREOP;
 8008916:	4b26      	ldr	r3, [pc, #152]	; (80089b0 <AL_ControlInd+0x66c>)
 8008918:	2202      	movs	r2, #2
 800891a:	701a      	strb	r2, [r3, #0]
 800891c:	e00a      	b.n	8008934 <AL_ControlInd+0x5f0>
            break;
 800891e:	bf00      	nop
 8008920:	e008      	b.n	8008934 <AL_ControlInd+0x5f0>
            break;
 8008922:	bf00      	nop
 8008924:	e006      	b.n	8008934 <AL_ControlInd+0x5f0>
            break;
 8008926:	bf00      	nop
 8008928:	e004      	b.n	8008934 <AL_ControlInd+0x5f0>
                break;
 800892a:	bf00      	nop
 800892c:	e002      	b.n	8008934 <AL_ControlInd+0x5f0>
                break;
 800892e:	bf00      	nop
 8008930:	e000      	b.n	8008934 <AL_ControlInd+0x5f0>
                break;
 8008932:	bf00      	nop
        }
    }

    if ( result == NOERROR_INWORK )
 8008934:	89fb      	ldrh	r3, [r7, #14]
 8008936:	2bff      	cmp	r3, #255	; 0xff
 8008938:	d146      	bne.n	80089c8 <AL_ControlInd+0x684>
    {
        /* state transition is still in work
            ECAT_StateChange must be called from the application */
        bEcatWaitForAlControlRes = TRUE;
 800893a:	4b20      	ldr	r3, [pc, #128]	; (80089bc <AL_ControlInd+0x678>)
 800893c:	2201      	movs	r2, #1
 800893e:	701a      	strb	r2, [r3, #0]
        /* state transition has to be stored */
        nEcatStateTrans = stateTrans;
 8008940:	7b3b      	ldrb	r3, [r7, #12]
 8008942:	b29a      	uxth	r2, r3
 8008944:	4b1e      	ldr	r3, [pc, #120]	; (80089c0 <AL_ControlInd+0x67c>)
 8008946:	801a      	strh	r2, [r3, #0]

        /*Init ESM timeout counter (will be decremented with the local 1ms timer)*/
        switch(nEcatStateTrans)
 8008948:	4b1d      	ldr	r3, [pc, #116]	; (80089c0 <AL_ControlInd+0x67c>)
 800894a:	881b      	ldrh	r3, [r3, #0]
 800894c:	2b48      	cmp	r3, #72	; 0x48
 800894e:	d00e      	beq.n	800896e <AL_ControlInd+0x62a>
 8008950:	2b48      	cmp	r3, #72	; 0x48
 8008952:	dc11      	bgt.n	8008978 <AL_ControlInd+0x634>
 8008954:	2b13      	cmp	r3, #19
 8008956:	dc02      	bgt.n	800895e <AL_ControlInd+0x61a>
 8008958:	2b12      	cmp	r3, #18
 800895a:	da03      	bge.n	8008964 <AL_ControlInd+0x620>
 800895c:	e00c      	b.n	8008978 <AL_ControlInd+0x634>
 800895e:	2b24      	cmp	r3, #36	; 0x24
 8008960:	d005      	beq.n	800896e <AL_ControlInd+0x62a>
 8008962:	e009      	b.n	8008978 <AL_ControlInd+0x634>
        {
            case INIT_2_PREOP:
            case INIT_2_BOOT:
                EsmTimeoutCounter = PREOPTIMEOUT;
 8008964:	4b17      	ldr	r3, [pc, #92]	; (80089c4 <AL_ControlInd+0x680>)
 8008966:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800896a:	801a      	strh	r2, [r3, #0]
            break;
 800896c:	e008      	b.n	8008980 <AL_ControlInd+0x63c>
            case PREOP_2_SAFEOP:
            case SAFEOP_2_OP:
                EsmTimeoutCounter = SAFEOP2OPTIMEOUT;
 800896e:	4b15      	ldr	r3, [pc, #84]	; (80089c4 <AL_ControlInd+0x680>)
 8008970:	f242 3228 	movw	r2, #9000	; 0x2328
 8008974:	801a      	strh	r2, [r3, #0]
                break;
 8008976:	e003      	b.n	8008980 <AL_ControlInd+0x63c>
           default:
                EsmTimeoutCounter = 200; //Set default timeout value to 200ms
 8008978:	4b12      	ldr	r3, [pc, #72]	; (80089c4 <AL_ControlInd+0x680>)
 800897a:	22c8      	movs	r2, #200	; 0xc8
 800897c:	801a      	strh	r2, [r3, #0]
                break;
 800897e:	bf00      	nop
        }
        EsmTimeoutCounter -= 50; //subtract 50ms from the timeout to react before the master runs into a timeout.
 8008980:	4b10      	ldr	r3, [pc, #64]	; (80089c4 <AL_ControlInd+0x680>)
 8008982:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008986:	b29b      	uxth	r3, r3
 8008988:	3b32      	subs	r3, #50	; 0x32
 800898a:	b29b      	uxth	r3, r3
 800898c:	b21a      	sxth	r2, r3
 800898e:	4b0d      	ldr	r3, [pc, #52]	; (80089c4 <AL_ControlInd+0x680>)
 8008990:	801a      	strh	r2, [r3, #0]
 8008992:	e07a      	b.n	8008a8a <AL_ControlInd+0x746>
 8008994:	200006c8 	.word	0x200006c8
 8008998:	200006a6 	.word	0x200006a6
 800899c:	20000876 	.word	0x20000876
 80089a0:	200006ba 	.word	0x200006ba
 80089a4:	20000681 	.word	0x20000681
 80089a8:	20000680 	.word	0x20000680
 80089ac:	200006a2 	.word	0x200006a2
 80089b0:	200006b2 	.word	0x200006b2
 80089b4:	200006ac 	.word	0x200006ac
 80089b8:	200006aa 	.word	0x200006aa
 80089bc:	200006a7 	.word	0x200006a7
 80089c0:	200006a8 	.word	0x200006a8
 80089c4:	20000686 	.word	0x20000686

    }
    else if ( alControl != (nAlStatus & STATE_MASK) )
 80089c8:	79fa      	ldrb	r2, [r7, #7]
 80089ca:	4b31      	ldr	r3, [pc, #196]	; (8008a90 <AL_ControlInd+0x74c>)
 80089cc:	781b      	ldrb	r3, [r3, #0]
 80089ce:	f003 030f 	and.w	r3, r3, #15
 80089d2:	429a      	cmp	r2, r3
 80089d4:	d04e      	beq.n	8008a74 <AL_ControlInd+0x730>
    {
        /* The slave state has changed */

        if ( (result != 0 || alStatusCode != 0) && ((alControl | nAlStatus) & STATE_OP) )
 80089d6:	89fb      	ldrh	r3, [r7, #14]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d102      	bne.n	80089e2 <AL_ControlInd+0x69e>
 80089dc:	88bb      	ldrh	r3, [r7, #4]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d01f      	beq.n	8008a22 <AL_ControlInd+0x6de>
 80089e2:	4b2b      	ldr	r3, [pc, #172]	; (8008a90 <AL_ControlInd+0x74c>)
 80089e4:	781a      	ldrb	r2, [r3, #0]
 80089e6:	79fb      	ldrb	r3, [r7, #7]
 80089e8:	4313      	orrs	r3, r2
 80089ea:	b2db      	uxtb	r3, r3
 80089ec:	f003 0308 	and.w	r3, r3, #8
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d016      	beq.n	8008a22 <AL_ControlInd+0x6de>
        {
            /* the local application requested to leave the state OP so we have to disable the SM2
               and make the state change from OP to SAFEOP by calling StopOutputHandler */

            //only execute StopOutputHandler() if Output update is still running
            if(bEcatOutputUpdateRunning)
 80089f4:	4b27      	ldr	r3, [pc, #156]	; (8008a94 <AL_ControlInd+0x750>)
 80089f6:	781b      	ldrb	r3, [r3, #0]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d003      	beq.n	8008a04 <AL_ControlInd+0x6c0>
            {
                APPL_StopOutputHandler();
 80089fc:	f7fd f9c2 	bl	8005d84 <APPL_StopOutputHandler>

                StopOutputHandler();
 8008a00:	f7ff fbc8 	bl	8008194 <StopOutputHandler>
            }

            if(nPdOutputSize > 0)
 8008a04:	4b24      	ldr	r3, [pc, #144]	; (8008a98 <AL_ControlInd+0x754>)
 8008a06:	881b      	ldrh	r3, [r3, #0]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d003      	beq.n	8008a14 <AL_ControlInd+0x6d0>
            {
                /* disable the Sync Manager Channel 2 (outputs) */
/*ECATCHANGE_START(V5.11) HW1*/
                DisableSyncManChannel(PROCESS_DATA_OUT);
 8008a0c:	2002      	movs	r0, #2
 8008a0e:	f7fe fd8d 	bl	800752c <DisableSyncManChannel>
 8008a12:	e006      	b.n	8008a22 <AL_ControlInd+0x6de>
/*ECATCHANGE_END(V5.11) HW1*/
            }
            else
                if(nPdInputSize > 0)
 8008a14:	4b21      	ldr	r3, [pc, #132]	; (8008a9c <AL_ControlInd+0x758>)
 8008a16:	881b      	ldrh	r3, [r3, #0]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d002      	beq.n	8008a22 <AL_ControlInd+0x6de>
            {
                /*disable Sync Manager 3 (inputs) if no outputs available*/
/*ECATCHANGE_START(V5.11) HW1*/
                DisableSyncManChannel(PROCESS_DATA_IN);
 8008a1c:	2003      	movs	r0, #3
 8008a1e:	f7fe fd85 	bl	800752c <DisableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/
            }

        }
        if ( result != 0 )
 8008a22:	89fb      	ldrh	r3, [r7, #14]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d00e      	beq.n	8008a46 <AL_ControlInd+0x702>
        {
            if ( nAlStatus == STATE_OP )
 8008a28:	4b19      	ldr	r3, [pc, #100]	; (8008a90 <AL_ControlInd+0x74c>)
 8008a2a:	781b      	ldrb	r3, [r3, #0]
 8008a2c:	2b08      	cmp	r3, #8
 8008a2e:	d102      	bne.n	8008a36 <AL_ControlInd+0x6f2>
                nAlStatus = STATE_SAFEOP;
 8008a30:	4b17      	ldr	r3, [pc, #92]	; (8008a90 <AL_ControlInd+0x74c>)
 8008a32:	2204      	movs	r2, #4
 8008a34:	701a      	strb	r2, [r3, #0]
            /* save the failed status to be able to decide, if the AL Status Code shall be
               reset in case of a coming successful state transition */
            nAlStatus |= STATE_CHANGE;
 8008a36:	4b16      	ldr	r3, [pc, #88]	; (8008a90 <AL_ControlInd+0x74c>)
 8008a38:	781b      	ldrb	r3, [r3, #0]
 8008a3a:	f043 0310 	orr.w	r3, r3, #16
 8008a3e:	b2da      	uxtb	r2, r3
 8008a40:	4b13      	ldr	r3, [pc, #76]	; (8008a90 <AL_ControlInd+0x74c>)
 8008a42:	701a      	strb	r2, [r3, #0]
 8008a44:	e00b      	b.n	8008a5e <AL_ControlInd+0x71a>
        }
        else
        {
            /* state transition was successful */
            if ( alStatusCode != 0 )
 8008a46:	88bb      	ldrh	r3, [r7, #4]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d005      	beq.n	8008a58 <AL_ControlInd+0x714>
            {
                /* state change request from the user */
                result = alStatusCode;
 8008a4c:	88bb      	ldrh	r3, [r7, #4]
 8008a4e:	81fb      	strh	r3, [r7, #14]
                alControl |= STATE_CHANGE;
 8008a50:	79fb      	ldrb	r3, [r7, #7]
 8008a52:	f043 0310 	orr.w	r3, r3, #16
 8008a56:	71fb      	strb	r3, [r7, #7]
            }
            /* acknowledge the new state */
            nAlStatus = alControl;
 8008a58:	4a0d      	ldr	r2, [pc, #52]	; (8008a90 <AL_ControlInd+0x74c>)
 8008a5a:	79fb      	ldrb	r3, [r7, #7]
 8008a5c:	7013      	strb	r3, [r2, #0]
        }

        bEcatWaitForAlControlRes = FALSE;
 8008a5e:	4b10      	ldr	r3, [pc, #64]	; (8008aa0 <AL_ControlInd+0x75c>)
 8008a60:	2200      	movs	r2, #0
 8008a62:	701a      	strb	r2, [r3, #0]

        /* write the AL Status register */
        SetALStatus(nAlStatus, result);
 8008a64:	4b0a      	ldr	r3, [pc, #40]	; (8008a90 <AL_ControlInd+0x74c>)
 8008a66:	781b      	ldrb	r3, [r3, #0]
 8008a68:	89fa      	ldrh	r2, [r7, #14]
 8008a6a:	4611      	mov	r1, r2
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	f7ff fc33 	bl	80082d8 <SetALStatus>
 8008a72:	e00a      	b.n	8008a8a <AL_ControlInd+0x746>
    }
    else
    {
        /* Error acknowledgement without a state transition */

         bEcatWaitForAlControlRes = FALSE;
 8008a74:	4b0a      	ldr	r3, [pc, #40]	; (8008aa0 <AL_ControlInd+0x75c>)
 8008a76:	2200      	movs	r2, #0
 8008a78:	701a      	strb	r2, [r3, #0]

        /* AL-Status has to be updated and AL-Status-Code has to be reset
           if the the error bit was acknowledged */
        SetALStatus(nAlStatus, 0);
 8008a7a:	4b05      	ldr	r3, [pc, #20]	; (8008a90 <AL_ControlInd+0x74c>)
 8008a7c:	781b      	ldrb	r3, [r3, #0]
 8008a7e:	2100      	movs	r1, #0
 8008a80:	4618      	mov	r0, r3
 8008a82:	f7ff fc29 	bl	80082d8 <SetALStatus>
 8008a86:	e000      	b.n	8008a8a <AL_ControlInd+0x746>
        return;
 8008a88:	bf00      	nop
    }

}
 8008a8a:	3710      	adds	r7, #16
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	bd80      	pop	{r7, pc}
 8008a90:	200006b2 	.word	0x200006b2
 8008a94:	20000680 	.word	0x20000680
 8008a98:	200006ac 	.word	0x200006ac
 8008a9c:	200006aa 	.word	0x200006aa
 8008aa0:	200006a7 	.word	0x200006a7

08008aa4 <AL_ControlRes>:
 \brief    This function is called cyclic if a state transition is pending (bEcatWaitForAlControlRes == TRUE)
 \brief    If the ESM timeout is expired the state transition will be rejected. Otherwise the application specific state transition function is called.
 \brief    If the pending state transition is triggered by the application the transition need to be completed by the application (ECAT_StateChange())
  *////////////////////////////////////////////////////////////////////////////////////////
void AL_ControlRes(void)
{
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	b082      	sub	sp, #8
 8008aa8:	af00      	add	r7, sp, #0
    if(bEcatWaitForAlControlRes)
 8008aaa:	4b9b      	ldr	r3, [pc, #620]	; (8008d18 <AL_ControlRes+0x274>)
 8008aac:	781b      	ldrb	r3, [r3, #0]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	f000 812d 	beq.w	8008d0e <AL_ControlRes+0x26a>
    {
        UINT16 result = 0;
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	807b      	strh	r3, [r7, #2]
        UINT8 Status = 0;
 8008ab8:	2300      	movs	r3, #0
 8008aba:	71fb      	strb	r3, [r7, #7]
        UINT16 StatusCode = 0;
 8008abc:	2300      	movs	r3, #0
 8008abe:	80bb      	strh	r3, [r7, #4]

        if(EsmTimeoutCounter == 0)
 8008ac0:	4b96      	ldr	r3, [pc, #600]	; (8008d1c <AL_ControlRes+0x278>)
 8008ac2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d16d      	bne.n	8008ba6 <AL_ControlRes+0x102>
        {
            Status =  (UINT8)(nEcatStateTrans >> 4);
 8008aca:	4b95      	ldr	r3, [pc, #596]	; (8008d20 <AL_ControlRes+0x27c>)
 8008acc:	881b      	ldrh	r3, [r3, #0]
 8008ace:	091b      	lsrs	r3, r3, #4
 8008ad0:	b29b      	uxth	r3, r3
 8008ad2:	71fb      	strb	r3, [r7, #7]

            /* ESM timeout expired*/
            switch(nEcatStateTrans)
 8008ad4:	4b92      	ldr	r3, [pc, #584]	; (8008d20 <AL_ControlRes+0x27c>)
 8008ad6:	881b      	ldrh	r3, [r3, #0]
 8008ad8:	2b48      	cmp	r3, #72	; 0x48
 8008ada:	d030      	beq.n	8008b3e <AL_ControlRes+0x9a>
 8008adc:	2b48      	cmp	r3, #72	; 0x48
 8008ade:	f300 8103 	bgt.w	8008ce8 <AL_ControlRes+0x244>
 8008ae2:	2b13      	cmp	r3, #19
 8008ae4:	dc02      	bgt.n	8008aec <AL_ControlRes+0x48>
 8008ae6:	2b12      	cmp	r3, #18
 8008ae8:	da03      	bge.n	8008af2 <AL_ControlRes+0x4e>
 8008aea:	e0fd      	b.n	8008ce8 <AL_ControlRes+0x244>
 8008aec:	2b24      	cmp	r3, #36	; 0x24
 8008aee:	d013      	beq.n	8008b18 <AL_ControlRes+0x74>
 8008af0:	e0fa      	b.n	8008ce8 <AL_ControlRes+0x244>
            {
                case INIT_2_PREOP:
                case INIT_2_BOOT:

                    if(!bApplEsmPending)
 8008af2:	4b8c      	ldr	r3, [pc, #560]	; (8008d24 <AL_ControlRes+0x280>)
 8008af4:	781b      	ldrb	r3, [r3, #0]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d101      	bne.n	8008afe <AL_ControlRes+0x5a>
                        APPL_StopMailboxHandler();
 8008afa:	f7fd f920 	bl	8005d3e <APPL_StopMailboxHandler>

                    MBX_StopMailboxHandler();
 8008afe:	f001 f97f 	bl	8009e00 <MBX_StopMailboxHandler>
                    if(bLocalErrorFlag)
 8008b02:	4b89      	ldr	r3, [pc, #548]	; (8008d28 <AL_ControlRes+0x284>)
 8008b04:	781b      	ldrb	r3, [r3, #0]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d003      	beq.n	8008b12 <AL_ControlRes+0x6e>
                    {
                        /*Set application specified error*/
                        StatusCode = u16LocalErrorCode;
 8008b0a:	4b88      	ldr	r3, [pc, #544]	; (8008d2c <AL_ControlRes+0x288>)
 8008b0c:	881b      	ldrh	r3, [r3, #0]
 8008b0e:	80bb      	strh	r3, [r7, #4]
                    else
                    {
                        /*Set unspecified error*/
                        StatusCode = ALSTATUSCODE_UNSPECIFIEDERROR;
                    }
                break;
 8008b10:	e0ea      	b.n	8008ce8 <AL_ControlRes+0x244>
                        StatusCode = ALSTATUSCODE_UNSPECIFIEDERROR;
 8008b12:	2301      	movs	r3, #1
 8008b14:	80bb      	strh	r3, [r7, #4]
                break;
 8008b16:	e0e7      	b.n	8008ce8 <AL_ControlRes+0x244>
                case PREOP_2_SAFEOP:
                    if(!bApplEsmPending)
 8008b18:	4b82      	ldr	r3, [pc, #520]	; (8008d24 <AL_ControlRes+0x280>)
 8008b1a:	781b      	ldrb	r3, [r3, #0]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d101      	bne.n	8008b24 <AL_ControlRes+0x80>
                        APPL_StopInputHandler();
 8008b20:	f7fd f920 	bl	8005d64 <APPL_StopInputHandler>

                    StopInputHandler();
 8008b24:	f7ff fb48 	bl	80081b8 <StopInputHandler>
                    
                    if(bLocalErrorFlag)
 8008b28:	4b7f      	ldr	r3, [pc, #508]	; (8008d28 <AL_ControlRes+0x284>)
 8008b2a:	781b      	ldrb	r3, [r3, #0]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d003      	beq.n	8008b38 <AL_ControlRes+0x94>
                    {
                        /*Set application specified error*/
                        StatusCode = u16LocalErrorCode;
 8008b30:	4b7e      	ldr	r3, [pc, #504]	; (8008d2c <AL_ControlRes+0x288>)
 8008b32:	881b      	ldrh	r3, [r3, #0]
 8008b34:	80bb      	strh	r3, [r7, #4]
                    else
                    {
                        /*Set unspecified error*/
                        StatusCode = ALSTATUSCODE_UNSPECIFIEDERROR;
                    }
                break;
 8008b36:	e0d7      	b.n	8008ce8 <AL_ControlRes+0x244>
                        StatusCode = ALSTATUSCODE_UNSPECIFIEDERROR;
 8008b38:	2301      	movs	r3, #1
 8008b3a:	80bb      	strh	r3, [r7, #4]
                break;
 8008b3c:	e0d4      	b.n	8008ce8 <AL_ControlRes+0x244>
                case SAFEOP_2_OP:
                    if(bDcSyncActive)
 8008b3e:	4b7c      	ldr	r3, [pc, #496]	; (8008d30 <AL_ControlRes+0x28c>)
 8008b40:	781b      	ldrb	r3, [r3, #0]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d014      	beq.n	8008b70 <AL_ControlRes+0xcc>
                    {
                        /*SafeOP to OP timeout expired check which AL status code need to be written*/
                        if(!bDcRunning)
 8008b46:	4b7b      	ldr	r3, [pc, #492]	; (8008d34 <AL_ControlRes+0x290>)
 8008b48:	781b      	ldrb	r3, [r3, #0]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d102      	bne.n	8008b54 <AL_ControlRes+0xb0>
                        {
                            /*no Sync0 signal received*/
                            StatusCode = ALSTATUSCODE_NOSYNCERROR;
 8008b4e:	232d      	movs	r3, #45	; 0x2d
 8008b50:	80bb      	strh	r3, [r7, #4]
 8008b52:	e01b      	b.n	8008b8c <AL_ControlRes+0xe8>
                        }
/*ECATCHANGE_START(V5.11) ECAT4*/
                        else if(!bEcatFirstOutputsReceived && (nPdOutputSize > 0))
 8008b54:	4b78      	ldr	r3, [pc, #480]	; (8008d38 <AL_ControlRes+0x294>)
 8008b56:	781b      	ldrb	r3, [r3, #0]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d106      	bne.n	8008b6a <AL_ControlRes+0xc6>
 8008b5c:	4b77      	ldr	r3, [pc, #476]	; (8008d3c <AL_ControlRes+0x298>)
 8008b5e:	881b      	ldrh	r3, [r3, #0]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d002      	beq.n	8008b6a <AL_ControlRes+0xc6>
/*ECATCHANGE_END(V5.11) ECAT4*/
                        {
                            /*no process data received*/
                            StatusCode = ALSTATUSCODE_SMWATCHDOG;
 8008b64:	231b      	movs	r3, #27
 8008b66:	80bb      	strh	r3, [r7, #4]
 8008b68:	e010      	b.n	8008b8c <AL_ControlRes+0xe8>
                        }
                        else
                        {
                            /*SM/Sync Sequence is not valid*/
                            StatusCode = ALSTATUSCODE_SYNCERROR;
 8008b6a:	231a      	movs	r3, #26
 8008b6c:	80bb      	strh	r3, [r7, #4]
 8008b6e:	e00d      	b.n	8008b8c <AL_ControlRes+0xe8>
                        }
                    }
                    else
                    {
/*ECATCHANGE_START(V5.11) ECAT4*/
                        if (nPdOutputSize > 0)
 8008b70:	4b72      	ldr	r3, [pc, #456]	; (8008d3c <AL_ControlRes+0x298>)
 8008b72:	881b      	ldrh	r3, [r3, #0]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d002      	beq.n	8008b7e <AL_ControlRes+0xda>
                        {
                            StatusCode = ALSTATUSCODE_SMWATCHDOG;
 8008b78:	231b      	movs	r3, #27
 8008b7a:	80bb      	strh	r3, [r7, #4]
 8008b7c:	e006      	b.n	8008b8c <AL_ControlRes+0xe8>
                        }
                        else
/*ECATCHANGE_END(V5.11) ECAT4*/
                        {
                            /*Set valid state transition even if timeout expired*/
                            Status = STATE_OP;
 8008b7e:	2308      	movs	r3, #8
 8008b80:	71fb      	strb	r3, [r7, #7]
                            StatusCode = 0;
 8008b82:	2300      	movs	r3, #0
 8008b84:	80bb      	strh	r3, [r7, #4]
                            /* Slave is OPERATIONAL */
                            bEcatOutputUpdateRunning = TRUE;
 8008b86:	4b6e      	ldr	r3, [pc, #440]	; (8008d40 <AL_ControlRes+0x29c>)
 8008b88:	2201      	movs	r2, #1
 8008b8a:	701a      	strb	r2, [r3, #0]
                        }
                    }

                    /*Stop handler on failed transition*/
                    if(StatusCode != 0)
 8008b8c:	88bb      	ldrh	r3, [r7, #4]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	f000 80a3 	beq.w	8008cda <AL_ControlRes+0x236>
                    {
                        if(!bApplEsmPending)
 8008b94:	4b63      	ldr	r3, [pc, #396]	; (8008d24 <AL_ControlRes+0x280>)
 8008b96:	781b      	ldrb	r3, [r3, #0]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d101      	bne.n	8008ba0 <AL_ControlRes+0xfc>
                            APPL_StopOutputHandler();
 8008b9c:	f7fd f8f2 	bl	8005d84 <APPL_StopOutputHandler>

                        StopOutputHandler();
 8008ba0:	f7ff faf8 	bl	8008194 <StopOutputHandler>
                    }
                break;
 8008ba4:	e099      	b.n	8008cda <AL_ControlRes+0x236>
            }
        } //ESM timeout
        else
        {
            /*Call application specific transition function and complete transition it the function returns 0*/
            switch(nEcatStateTrans)
 8008ba6:	4b5e      	ldr	r3, [pc, #376]	; (8008d20 <AL_ControlRes+0x27c>)
 8008ba8:	881b      	ldrh	r3, [r3, #0]
 8008baa:	2b48      	cmp	r3, #72	; 0x48
 8008bac:	d048      	beq.n	8008c40 <AL_ControlRes+0x19c>
 8008bae:	2b48      	cmp	r3, #72	; 0x48
 8008bb0:	f300 809a 	bgt.w	8008ce8 <AL_ControlRes+0x244>
 8008bb4:	2b13      	cmp	r3, #19
 8008bb6:	dc02      	bgt.n	8008bbe <AL_ControlRes+0x11a>
 8008bb8:	2b12      	cmp	r3, #18
 8008bba:	da03      	bge.n	8008bc4 <AL_ControlRes+0x120>
 8008bbc:	e094      	b.n	8008ce8 <AL_ControlRes+0x244>
 8008bbe:	2b24      	cmp	r3, #36	; 0x24
 8008bc0:	d021      	beq.n	8008c06 <AL_ControlRes+0x162>
 8008bc2:	e091      	b.n	8008ce8 <AL_ControlRes+0x244>
            {
                case INIT_2_PREOP:
                case INIT_2_BOOT:
                    if(bApplEsmPending)
 8008bc4:	4b57      	ldr	r3, [pc, #348]	; (8008d24 <AL_ControlRes+0x280>)
 8008bc6:	781b      	ldrb	r3, [r3, #0]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	f000 8088 	beq.w	8008cde <AL_ControlRes+0x23a>
                    {
                        bApplEsmPending = FALSE;
 8008bce:	4b55      	ldr	r3, [pc, #340]	; (8008d24 <AL_ControlRes+0x280>)
 8008bd0:	2200      	movs	r2, #0
 8008bd2:	701a      	strb	r2, [r3, #0]
                        /*APPL_StartMailboxHandler() need to be called*/
                        result = APPL_StartMailboxHandler();
 8008bd4:	f7fd f8ab 	bl	8005d2e <APPL_StartMailboxHandler>
 8008bd8:	4603      	mov	r3, r0
 8008bda:	807b      	strh	r3, [r7, #2]

                        if(result == 0)
 8008bdc:	887b      	ldrh	r3, [r7, #2]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d109      	bne.n	8008bf6 <AL_ControlRes+0x152>
                        {
                            /*The application specific transition was successful => set active mailbox handler indication*/
                            bMbxRunning = TRUE;
 8008be2:	4b58      	ldr	r3, [pc, #352]	; (8008d44 <AL_ControlRes+0x2a0>)
 8008be4:	2201      	movs	r2, #1
 8008be6:	701a      	strb	r2, [r3, #0]
                            Status =  (UINT8)(nEcatStateTrans & STATE_MASK);
 8008be8:	4b4d      	ldr	r3, [pc, #308]	; (8008d20 <AL_ControlRes+0x27c>)
 8008bea:	881b      	ldrh	r3, [r3, #0]
 8008bec:	b2db      	uxtb	r3, r3
 8008bee:	f003 030f 	and.w	r3, r3, #15
 8008bf2:	71fb      	strb	r3, [r7, #7]
                                APPL_StopMailboxHandler();
                                MBX_StopMailboxHandler();
                            }
                        }
                    }
                break;
 8008bf4:	e073      	b.n	8008cde <AL_ControlRes+0x23a>
                            if(result != NOERROR_INWORK)
 8008bf6:	887b      	ldrh	r3, [r7, #2]
 8008bf8:	2bff      	cmp	r3, #255	; 0xff
 8008bfa:	d070      	beq.n	8008cde <AL_ControlRes+0x23a>
                                APPL_StopMailboxHandler();
 8008bfc:	f7fd f89f 	bl	8005d3e <APPL_StopMailboxHandler>
                                MBX_StopMailboxHandler();
 8008c00:	f001 f8fe 	bl	8009e00 <MBX_StopMailboxHandler>
                break;
 8008c04:	e06b      	b.n	8008cde <AL_ControlRes+0x23a>
                case PREOP_2_SAFEOP:
                    if(bApplEsmPending)
 8008c06:	4b47      	ldr	r3, [pc, #284]	; (8008d24 <AL_ControlRes+0x280>)
 8008c08:	781b      	ldrb	r3, [r3, #0]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d069      	beq.n	8008ce2 <AL_ControlRes+0x23e>
                    {
                        bApplEsmPending = FALSE;
 8008c0e:	4b45      	ldr	r3, [pc, #276]	; (8008d24 <AL_ControlRes+0x280>)
 8008c10:	2200      	movs	r2, #0
 8008c12:	701a      	strb	r2, [r3, #0]
                        result = APPL_StartInputHandler(&u16ALEventMask);
 8008c14:	484c      	ldr	r0, [pc, #304]	; (8008d48 <AL_ControlRes+0x2a4>)
 8008c16:	f7fd f89a 	bl	8005d4e <APPL_StartInputHandler>
 8008c1a:	4603      	mov	r3, r0
 8008c1c:	807b      	strh	r3, [r7, #2]

                        if(result == 0)
 8008c1e:	887b      	ldrh	r3, [r7, #2]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d105      	bne.n	8008c30 <AL_ControlRes+0x18c>
                        {
                            bEcatInputUpdateRunning = TRUE;
 8008c24:	4b49      	ldr	r3, [pc, #292]	; (8008d4c <AL_ControlRes+0x2a8>)
 8008c26:	2201      	movs	r2, #1
 8008c28:	701a      	strb	r2, [r3, #0]
                            Status = STATE_SAFEOP;
 8008c2a:	2304      	movs	r3, #4
 8008c2c:	71fb      	strb	r3, [r7, #7]
                                APPL_StopInputHandler();
                                StopInputHandler();
                            }
                        }
                    }
                break;
 8008c2e:	e058      	b.n	8008ce2 <AL_ControlRes+0x23e>
                            if(result != NOERROR_INWORK)
 8008c30:	887b      	ldrh	r3, [r7, #2]
 8008c32:	2bff      	cmp	r3, #255	; 0xff
 8008c34:	d055      	beq.n	8008ce2 <AL_ControlRes+0x23e>
                                APPL_StopInputHandler();
 8008c36:	f7fd f895 	bl	8005d64 <APPL_StopInputHandler>
                                StopInputHandler();
 8008c3a:	f7ff fabd 	bl	80081b8 <StopInputHandler>
                break;
 8008c3e:	e050      	b.n	8008ce2 <AL_ControlRes+0x23e>
                case SAFEOP_2_OP:
                   if(bApplEsmPending)
 8008c40:	4b38      	ldr	r3, [pc, #224]	; (8008d24 <AL_ControlRes+0x280>)
 8008c42:	781b      	ldrb	r3, [r3, #0]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d04e      	beq.n	8008ce6 <AL_ControlRes+0x242>
                    {
                        if(bDcSyncActive)
 8008c48:	4b39      	ldr	r3, [pc, #228]	; (8008d30 <AL_ControlRes+0x28c>)
 8008c4a:	781b      	ldrb	r3, [r3, #0]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d027      	beq.n	8008ca0 <AL_ControlRes+0x1fc>
                        {
                            if(i16WaitForPllRunningTimeout > 0 && i16WaitForPllRunningTimeout <= i16WaitForPllRunningCnt)
 8008c50:	4b3f      	ldr	r3, [pc, #252]	; (8008d50 <AL_ControlRes+0x2ac>)
 8008c52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	dd45      	ble.n	8008ce6 <AL_ControlRes+0x242>
 8008c5a:	4b3d      	ldr	r3, [pc, #244]	; (8008d50 <AL_ControlRes+0x2ac>)
 8008c5c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8008c60:	4b3c      	ldr	r3, [pc, #240]	; (8008d54 <AL_ControlRes+0x2b0>)
 8008c62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008c66:	429a      	cmp	r2, r3
 8008c68:	dc3d      	bgt.n	8008ce6 <AL_ControlRes+0x242>
                            {
                                /*Pll sequence valid for 200ms (set in APPL_StartOutputHandler() )
                                acknowledge state transition to OP */

                                i16WaitForPllRunningTimeout = 0;
 8008c6a:	4b39      	ldr	r3, [pc, #228]	; (8008d50 <AL_ControlRes+0x2ac>)
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	801a      	strh	r2, [r3, #0]
                                i16WaitForPllRunningCnt = 0;
 8008c70:	4b38      	ldr	r3, [pc, #224]	; (8008d54 <AL_ControlRes+0x2b0>)
 8008c72:	2200      	movs	r2, #0
 8008c74:	801a      	strh	r2, [r3, #0]

                                result = APPL_StartOutputHandler();
 8008c76:	f7fd f87d 	bl	8005d74 <APPL_StartOutputHandler>
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	807b      	strh	r3, [r7, #2]

                                if(result == 0)
 8008c7e:	887b      	ldrh	r3, [r7, #2]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d105      	bne.n	8008c90 <AL_ControlRes+0x1ec>
                                {
                                    /* Slave is OPERATIONAL */
                                    bEcatOutputUpdateRunning = TRUE;
 8008c84:	4b2e      	ldr	r3, [pc, #184]	; (8008d40 <AL_ControlRes+0x29c>)
 8008c86:	2201      	movs	r2, #1
 8008c88:	701a      	strb	r2, [r3, #0]
                                    Status = STATE_OP;
 8008c8a:	2308      	movs	r3, #8
 8008c8c:	71fb      	strb	r3, [r7, #7]
                                    }
                                }
                            }
                        }       
                    }             
                break;
 8008c8e:	e02a      	b.n	8008ce6 <AL_ControlRes+0x242>
                                    if(result != NOERROR_INWORK)
 8008c90:	887b      	ldrh	r3, [r7, #2]
 8008c92:	2bff      	cmp	r3, #255	; 0xff
 8008c94:	d027      	beq.n	8008ce6 <AL_ControlRes+0x242>
                                        APPL_StopOutputHandler();
 8008c96:	f7fd f875 	bl	8005d84 <APPL_StopOutputHandler>
                                        StopOutputHandler();
 8008c9a:	f7ff fa7b 	bl	8008194 <StopOutputHandler>
                break;
 8008c9e:	e022      	b.n	8008ce6 <AL_ControlRes+0x242>
                            if(nPdOutputSize == 0 || bEcatFirstOutputsReceived)
 8008ca0:	4b26      	ldr	r3, [pc, #152]	; (8008d3c <AL_ControlRes+0x298>)
 8008ca2:	881b      	ldrh	r3, [r3, #0]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d003      	beq.n	8008cb0 <AL_ControlRes+0x20c>
 8008ca8:	4b23      	ldr	r3, [pc, #140]	; (8008d38 <AL_ControlRes+0x294>)
 8008caa:	781b      	ldrb	r3, [r3, #0]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d01a      	beq.n	8008ce6 <AL_ControlRes+0x242>
                                result = APPL_StartOutputHandler();
 8008cb0:	f7fd f860 	bl	8005d74 <APPL_StartOutputHandler>
 8008cb4:	4603      	mov	r3, r0
 8008cb6:	807b      	strh	r3, [r7, #2]
                                if(result == 0)
 8008cb8:	887b      	ldrh	r3, [r7, #2]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d105      	bne.n	8008cca <AL_ControlRes+0x226>
                                    bEcatOutputUpdateRunning = TRUE;
 8008cbe:	4b20      	ldr	r3, [pc, #128]	; (8008d40 <AL_ControlRes+0x29c>)
 8008cc0:	2201      	movs	r2, #1
 8008cc2:	701a      	strb	r2, [r3, #0]
                                    Status = STATE_OP;
 8008cc4:	2308      	movs	r3, #8
 8008cc6:	71fb      	strb	r3, [r7, #7]
                break;
 8008cc8:	e00d      	b.n	8008ce6 <AL_ControlRes+0x242>
                                    if(result != NOERROR_INWORK)
 8008cca:	887b      	ldrh	r3, [r7, #2]
 8008ccc:	2bff      	cmp	r3, #255	; 0xff
 8008cce:	d00a      	beq.n	8008ce6 <AL_ControlRes+0x242>
                                        APPL_StopOutputHandler();
 8008cd0:	f7fd f858 	bl	8005d84 <APPL_StopOutputHandler>
                                        StopOutputHandler();
 8008cd4:	f7ff fa5e 	bl	8008194 <StopOutputHandler>
                break;
 8008cd8:	e005      	b.n	8008ce6 <AL_ControlRes+0x242>
                break;
 8008cda:	bf00      	nop
 8008cdc:	e004      	b.n	8008ce8 <AL_ControlRes+0x244>
                break;
 8008cde:	bf00      	nop
 8008ce0:	e002      	b.n	8008ce8 <AL_ControlRes+0x244>
                break;
 8008ce2:	bf00      	nop
 8008ce4:	e000      	b.n	8008ce8 <AL_ControlRes+0x244>
                break;
 8008ce6:	bf00      	nop
            }//Switch - transition
        }

        if(Status != 0)
 8008ce8:	79fb      	ldrb	r3, [r7, #7]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d00f      	beq.n	8008d0e <AL_ControlRes+0x26a>
        {
            /*Pending state transition finished => write AL Status and AL Status Code*/
            bEcatWaitForAlControlRes = FALSE;
 8008cee:	4b0a      	ldr	r3, [pc, #40]	; (8008d18 <AL_ControlRes+0x274>)
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	701a      	strb	r2, [r3, #0]

            if (StatusCode != 0)
 8008cf4:	88bb      	ldrh	r3, [r7, #4]
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d003      	beq.n	8008d02 <AL_ControlRes+0x25e>
            {
                Status |= STATE_CHANGE;
 8008cfa:	79fb      	ldrb	r3, [r7, #7]
 8008cfc:	f043 0310 	orr.w	r3, r3, #16
 8008d00:	71fb      	strb	r3, [r7, #7]
            }

            SetALStatus(Status,StatusCode);
 8008d02:	88ba      	ldrh	r2, [r7, #4]
 8008d04:	79fb      	ldrb	r3, [r7, #7]
 8008d06:	4611      	mov	r1, r2
 8008d08:	4618      	mov	r0, r3
 8008d0a:	f7ff fae5 	bl	80082d8 <SetALStatus>
        }
    }// Pending state transition (bEcatWaitForAlControlRes == true)
}
 8008d0e:	bf00      	nop
 8008d10:	3708      	adds	r7, #8
 8008d12:	46bd      	mov	sp, r7
 8008d14:	bd80      	pop	{r7, pc}
 8008d16:	bf00      	nop
 8008d18:	200006a7 	.word	0x200006a7
 8008d1c:	20000686 	.word	0x20000686
 8008d20:	200006a8 	.word	0x200006a8
 8008d24:	200006a6 	.word	0x200006a6
 8008d28:	200006a2 	.word	0x200006a2
 8008d2c:	200006a4 	.word	0x200006a4
 8008d30:	20000684 	.word	0x20000684
 8008d34:	20000688 	.word	0x20000688
 8008d38:	20000682 	.word	0x20000682
 8008d3c:	200006ac 	.word	0x200006ac
 8008d40:	20000680 	.word	0x20000680
 8008d44:	20000876 	.word	0x20000876
 8008d48:	200006ba 	.word	0x200006ba
 8008d4c:	20000681 	.word	0x20000681
 8008d50:	20000690 	.word	0x20000690
 8008d54:	20000692 	.word	0x20000692

08008d58 <DC_CheckWatchdog>:
 \brief    This function checks the current Sync state and set the local flags
 The analyse of the local flags is handled in "CheckIfEcatError"

*////////////////////////////////////////////////////////////////////////////////////////
void DC_CheckWatchdog(void)
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	af00      	add	r7, sp, #0
    DISABLE_ESC_INT();
 8008d5c:	f7f8 f830 	bl	8000dc0 <disable_Irq_Sync0_Sync1>
    if(bDcSyncActive)
 8008d60:	4b39      	ldr	r3, [pc, #228]	; (8008e48 <DC_CheckWatchdog+0xf0>)
 8008d62:	781b      	ldrb	r3, [r3, #0]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d06b      	beq.n	8008e40 <DC_CheckWatchdog+0xe8>
    {
/*ECATCHANGE_START(V5.11) ESM4*/
        /*If Sync0 watchdog is enabled and expired*/
        if((Sync0WdValue > 0) && (Sync0WdCounter >= Sync0WdValue))
 8008d68:	4b38      	ldr	r3, [pc, #224]	; (8008e4c <DC_CheckWatchdog+0xf4>)
 8008d6a:	881b      	ldrh	r3, [r3, #0]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d009      	beq.n	8008d84 <DC_CheckWatchdog+0x2c>
 8008d70:	4b37      	ldr	r3, [pc, #220]	; (8008e50 <DC_CheckWatchdog+0xf8>)
 8008d72:	881a      	ldrh	r2, [r3, #0]
 8008d74:	4b35      	ldr	r3, [pc, #212]	; (8008e4c <DC_CheckWatchdog+0xf4>)
 8008d76:	881b      	ldrh	r3, [r3, #0]
 8008d78:	429a      	cmp	r2, r3
 8008d7a:	d303      	bcc.n	8008d84 <DC_CheckWatchdog+0x2c>
        {
                /*Sync0 watchdog expired*/
                bDcRunning = FALSE;        
 8008d7c:	4b35      	ldr	r3, [pc, #212]	; (8008e54 <DC_CheckWatchdog+0xfc>)
 8008d7e:	2200      	movs	r2, #0
 8008d80:	701a      	strb	r2, [r3, #0]
 8008d82:	e00e      	b.n	8008da2 <DC_CheckWatchdog+0x4a>
        }
        else
        {
            if(Sync0WdCounter < Sync0WdValue)
 8008d84:	4b32      	ldr	r3, [pc, #200]	; (8008e50 <DC_CheckWatchdog+0xf8>)
 8008d86:	881a      	ldrh	r2, [r3, #0]
 8008d88:	4b30      	ldr	r3, [pc, #192]	; (8008e4c <DC_CheckWatchdog+0xf4>)
 8008d8a:	881b      	ldrh	r3, [r3, #0]
 8008d8c:	429a      	cmp	r2, r3
 8008d8e:	d205      	bcs.n	8008d9c <DC_CheckWatchdog+0x44>
            {
                Sync0WdCounter ++;
 8008d90:	4b2f      	ldr	r3, [pc, #188]	; (8008e50 <DC_CheckWatchdog+0xf8>)
 8008d92:	881b      	ldrh	r3, [r3, #0]
 8008d94:	3301      	adds	r3, #1
 8008d96:	b29a      	uxth	r2, r3
 8008d98:	4b2d      	ldr	r3, [pc, #180]	; (8008e50 <DC_CheckWatchdog+0xf8>)
 8008d9a:	801a      	strh	r2, [r3, #0]
            }

            bDcRunning = TRUE;
 8008d9c:	4b2d      	ldr	r3, [pc, #180]	; (8008e54 <DC_CheckWatchdog+0xfc>)
 8008d9e:	2201      	movs	r2, #1
 8008da0:	701a      	strb	r2, [r3, #0]
        }

        if(bDcRunning)
 8008da2:	4b2c      	ldr	r3, [pc, #176]	; (8008e54 <DC_CheckWatchdog+0xfc>)
 8008da4:	781b      	ldrb	r3, [r3, #0]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d013      	beq.n	8008dd2 <DC_CheckWatchdog+0x7a>
        {
            /*Check the Sync1 cycle if Sync1 Wd is enabled*/
            if(Sync1WdValue > 0)
 8008daa:	4b2b      	ldr	r3, [pc, #172]	; (8008e58 <DC_CheckWatchdog+0x100>)
 8008dac:	881b      	ldrh	r3, [r3, #0]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d00f      	beq.n	8008dd2 <DC_CheckWatchdog+0x7a>
            {
                if(Sync1WdCounter < Sync1WdValue)
 8008db2:	4b2a      	ldr	r3, [pc, #168]	; (8008e5c <DC_CheckWatchdog+0x104>)
 8008db4:	881a      	ldrh	r2, [r3, #0]
 8008db6:	4b28      	ldr	r3, [pc, #160]	; (8008e58 <DC_CheckWatchdog+0x100>)
 8008db8:	881b      	ldrh	r3, [r3, #0]
 8008dba:	429a      	cmp	r2, r3
 8008dbc:	d206      	bcs.n	8008dcc <DC_CheckWatchdog+0x74>
                {
                    Sync1WdCounter ++;
 8008dbe:	4b27      	ldr	r3, [pc, #156]	; (8008e5c <DC_CheckWatchdog+0x104>)
 8008dc0:	881b      	ldrh	r3, [r3, #0]
 8008dc2:	3301      	adds	r3, #1
 8008dc4:	b29a      	uxth	r2, r3
 8008dc6:	4b25      	ldr	r3, [pc, #148]	; (8008e5c <DC_CheckWatchdog+0x104>)
 8008dc8:	801a      	strh	r2, [r3, #0]
 8008dca:	e002      	b.n	8008dd2 <DC_CheckWatchdog+0x7a>
                }
                else
                {
                    /*Sync1 watchdog expired*/
                    bDcRunning = FALSE;
 8008dcc:	4b21      	ldr	r3, [pc, #132]	; (8008e54 <DC_CheckWatchdog+0xfc>)
 8008dce:	2200      	movs	r2, #0
 8008dd0:	701a      	strb	r2, [r3, #0]
                }
            }
        }
/*ECATCHANGE_END(V5.11) ESM4*/

        if(bDcRunning)
 8008dd2:	4b20      	ldr	r3, [pc, #128]	; (8008e54 <DC_CheckWatchdog+0xfc>)
 8008dd4:	781b      	ldrb	r3, [r3, #0]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d02b      	beq.n	8008e32 <DC_CheckWatchdog+0xda>
        {
/*ECATCHANGE_START(V5.11) COE3*/
           if(sSyncManOutPar.u16SmEventMissedCounter < sErrorSettings.u16SyncErrorCounterLimit)
 8008dda:	4b21      	ldr	r3, [pc, #132]	; (8008e60 <DC_CheckWatchdog+0x108>)
 8008ddc:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8008dde:	4b21      	ldr	r3, [pc, #132]	; (8008e64 <DC_CheckWatchdog+0x10c>)
 8008de0:	891b      	ldrh	r3, [r3, #8]
 8008de2:	429a      	cmp	r2, r3
 8008de4:	d211      	bcs.n	8008e0a <DC_CheckWatchdog+0xb2>
/*ECATCHANGE_END(V5.11) COE3*/
            {
                bSmSyncSequenceValid = TRUE;
 8008de6:	4b20      	ldr	r3, [pc, #128]	; (8008e68 <DC_CheckWatchdog+0x110>)
 8008de8:	2201      	movs	r2, #1
 8008dea:	701a      	strb	r2, [r3, #0]

                /*Wait for PLL is active increment the Pll valid counter*/
                if(i16WaitForPllRunningTimeout > 0)
 8008dec:	4b1f      	ldr	r3, [pc, #124]	; (8008e6c <DC_CheckWatchdog+0x114>)
 8008dee:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	dd24      	ble.n	8008e40 <DC_CheckWatchdog+0xe8>
                {
                    i16WaitForPllRunningCnt++;
 8008df6:	4b1e      	ldr	r3, [pc, #120]	; (8008e70 <DC_CheckWatchdog+0x118>)
 8008df8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008dfc:	b29b      	uxth	r3, r3
 8008dfe:	3301      	adds	r3, #1
 8008e00:	b29b      	uxth	r3, r3
 8008e02:	b21a      	sxth	r2, r3
 8008e04:	4b1a      	ldr	r3, [pc, #104]	; (8008e70 <DC_CheckWatchdog+0x118>)
 8008e06:	801a      	strh	r2, [r3, #0]
 8008e08:	e01a      	b.n	8008e40 <DC_CheckWatchdog+0xe8>
                }
            }
            else if(bSmSyncSequenceValid)
 8008e0a:	4b17      	ldr	r3, [pc, #92]	; (8008e68 <DC_CheckWatchdog+0x110>)
 8008e0c:	781b      	ldrb	r3, [r3, #0]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d016      	beq.n	8008e40 <DC_CheckWatchdog+0xe8>
            {
                bSmSyncSequenceValid = FALSE;
 8008e12:	4b15      	ldr	r3, [pc, #84]	; (8008e68 <DC_CheckWatchdog+0x110>)
 8008e14:	2200      	movs	r2, #0
 8008e16:	701a      	strb	r2, [r3, #0]
                sSyncManOutPar.u8SyncError = 1;
 8008e18:	4b11      	ldr	r3, [pc, #68]	; (8008e60 <DC_CheckWatchdog+0x108>)
 8008e1a:	2201      	movs	r2, #1
 8008e1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

                /*Wait for PLL is active reset the Pll valid counter*/
                if(i16WaitForPllRunningTimeout > 0)
 8008e20:	4b12      	ldr	r3, [pc, #72]	; (8008e6c <DC_CheckWatchdog+0x114>)
 8008e22:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	dd0a      	ble.n	8008e40 <DC_CheckWatchdog+0xe8>
                {
                    i16WaitForPllRunningCnt = 0;
 8008e2a:	4b11      	ldr	r3, [pc, #68]	; (8008e70 <DC_CheckWatchdog+0x118>)
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	801a      	strh	r2, [r3, #0]
 8008e30:	e006      	b.n	8008e40 <DC_CheckWatchdog+0xe8>
                }
            }
        }
        else if(bSmSyncSequenceValid)
 8008e32:	4b0d      	ldr	r3, [pc, #52]	; (8008e68 <DC_CheckWatchdog+0x110>)
 8008e34:	781b      	ldrb	r3, [r3, #0]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d002      	beq.n	8008e40 <DC_CheckWatchdog+0xe8>
        {
            bSmSyncSequenceValid = FALSE;
 8008e3a:	4b0b      	ldr	r3, [pc, #44]	; (8008e68 <DC_CheckWatchdog+0x110>)
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	701a      	strb	r2, [r3, #0]
        }

    }
    ENABLE_ESC_INT();
 8008e40:	f7f7 ffb8 	bl	8000db4 <enable_Irq_Sync0_Sync1>
}
 8008e44:	bf00      	nop
 8008e46:	bd80      	pop	{r7, pc}
 8008e48:	20000684 	.word	0x20000684
 8008e4c:	20000696 	.word	0x20000696
 8008e50:	20000694 	.word	0x20000694
 8008e54:	20000688 	.word	0x20000688
 8008e58:	2000069a 	.word	0x2000069a
 8008e5c:	20000698 	.word	0x20000698
 8008e60:	20000b08 	.word	0x20000b08
 8008e64:	20000354 	.word	0x20000354
 8008e68:	2000068e 	.word	0x2000068e
 8008e6c:	20000690 	.word	0x20000690
 8008e70:	20000692 	.word	0x20000692

08008e74 <CheckIfEcatError>:

 \brief    Checks communication and synchronisation variables and update AL status / AL status code if an error has occurred

*////////////////////////////////////////////////////////////////////////////////////////
void CheckIfEcatError(void)
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b082      	sub	sp, #8
 8008e78:	af00      	add	r7, sp, #0
   /*if the watchdog is enabled check the the process data watchdog in the ESC
   and set the AL status code 0x1B if the watchdog expired*/
   if (EcatWdValue != 0)
 8008e7a:	4b20      	ldr	r3, [pc, #128]	; (8008efc <CheckIfEcatError+0x88>)
 8008e7c:	881b      	ldrh	r3, [r3, #0]
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d01f      	beq.n	8008ec2 <CheckIfEcatError+0x4e>
   {
      /*watchdog time is set => watchdog is active*/
      UINT16 WdStatusOK = 0;
 8008e82:	2300      	movs	r3, #0
 8008e84:	80fb      	strh	r3, [r7, #6]

      HW_EscReadWord(WdStatusOK, ESC_PD_WD_STATE);
 8008e86:	1dbb      	adds	r3, r7, #6
 8008e88:	2202      	movs	r2, #2
 8008e8a:	f44f 6188 	mov.w	r1, #1088	; 0x440
 8008e8e:	4618      	mov	r0, r3
 8008e90:	f000 fa88 	bl	80093a4 <HW_EscRead>
      WdStatusOK = SWAPWORD(WdStatusOK);
 8008e94:	88fb      	ldrh	r3, [r7, #6]
 8008e96:	80fb      	strh	r3, [r7, #6]

      /*ECATCHANGE_START(V5.11) ECAT4*/
      if (!(WdStatusOK & ESC_PD_WD_TRIGGER_MASK) && (nPdOutputSize > 0))
 8008e98:	88fb      	ldrh	r3, [r7, #6]
 8008e9a:	f003 0301 	and.w	r3, r3, #1
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d10f      	bne.n	8008ec2 <CheckIfEcatError+0x4e>
 8008ea2:	4b17      	ldr	r3, [pc, #92]	; (8008f00 <CheckIfEcatError+0x8c>)
 8008ea4:	881b      	ldrh	r3, [r3, #0]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d00b      	beq.n	8008ec2 <CheckIfEcatError+0x4e>
      {
         /*The device is in OP state*/

         if (bEcatOutputUpdateRunning
 8008eaa:	4b16      	ldr	r3, [pc, #88]	; (8008f04 <CheckIfEcatError+0x90>)
 8008eac:	781b      	ldrb	r3, [r3, #0]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d004      	beq.n	8008ebc <CheckIfEcatError+0x48>
            )
         {
            AL_ControlInd(STATE_SAFEOP, ALSTATUSCODE_SMWATCHDOG);
 8008eb2:	211b      	movs	r1, #27
 8008eb4:	2004      	movs	r0, #4
 8008eb6:	f7ff fa45 	bl	8008344 <AL_ControlInd>
 8008eba:	e01c      	b.n	8008ef6 <CheckIfEcatError+0x82>
            return;
         }

         else
         {
            bEcatFirstOutputsReceived = FALSE;
 8008ebc:	4b12      	ldr	r3, [pc, #72]	; (8008f08 <CheckIfEcatError+0x94>)
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	701a      	strb	r2, [r3, #0]
         }
      }
      /*ECATCHANGE_END(V5.11) ECAT4*/
   }

   if(bDcSyncActive)
 8008ec2:	4b12      	ldr	r3, [pc, #72]	; (8008f0c <CheckIfEcatError+0x98>)
 8008ec4:	781b      	ldrb	r3, [r3, #0]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d015      	beq.n	8008ef6 <CheckIfEcatError+0x82>
   {
       if(bEcatOutputUpdateRunning)
 8008eca:	4b0e      	ldr	r3, [pc, #56]	; (8008f04 <CheckIfEcatError+0x90>)
 8008ecc:	781b      	ldrb	r3, [r3, #0]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d011      	beq.n	8008ef6 <CheckIfEcatError+0x82>
       {
           /*Slave is in OP state*/
           if(!bDcRunning)
 8008ed2:	4b0f      	ldr	r3, [pc, #60]	; (8008f10 <CheckIfEcatError+0x9c>)
 8008ed4:	781b      	ldrb	r3, [r3, #0]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d104      	bne.n	8008ee4 <CheckIfEcatError+0x70>
           {
               AL_ControlInd(STATE_SAFEOP, ALSTATUSCODE_FATALSYNCERROR);
 8008eda:	212c      	movs	r1, #44	; 0x2c
 8008edc:	2004      	movs	r0, #4
 8008ede:	f7ff fa31 	bl	8008344 <AL_ControlInd>
               return;
 8008ee2:	e008      	b.n	8008ef6 <CheckIfEcatError+0x82>
           }
           else if(!bSmSyncSequenceValid)
 8008ee4:	4b0b      	ldr	r3, [pc, #44]	; (8008f14 <CheckIfEcatError+0xa0>)
 8008ee6:	781b      	ldrb	r3, [r3, #0]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d104      	bne.n	8008ef6 <CheckIfEcatError+0x82>
           {
               AL_ControlInd(STATE_SAFEOP, ALSTATUSCODE_SYNCERROR);
 8008eec:	211a      	movs	r1, #26
 8008eee:	2004      	movs	r0, #4
 8008ef0:	f7ff fa28 	bl	8008344 <AL_ControlInd>
               return;
 8008ef4:	bf00      	nop
           }
        
       }
   }
}
 8008ef6:	3708      	adds	r7, #8
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	bd80      	pop	{r7, pc}
 8008efc:	200006b4 	.word	0x200006b4
 8008f00:	200006ac 	.word	0x200006ac
 8008f04:	20000680 	.word	0x20000680
 8008f08:	20000682 	.word	0x20000682
 8008f0c:	20000684 	.word	0x20000684
 8008f10:	20000688 	.word	0x20000688
 8008f14:	2000068e 	.word	0x2000068e

08008f18 <ECAT_Init>:

 \brief    This function initialize the EtherCAT Slave Interface.
*////////////////////////////////////////////////////////////////////////////////////////

void ECAT_Init(void)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b082      	sub	sp, #8
 8008f1c:	af00      	add	r7, sp, #0
    UINT8 i;

    /*Get Maximum Number of SyncManagers and supported DPRAM size*/
    {
    UINT16 TmpVar = 0;
 8008f1e:	2300      	movs	r3, #0
 8008f20:	80bb      	strh	r3, [r7, #4]

    HW_EscReadWord(TmpVar, ESC_COMM_INFO_OFFSET);
 8008f22:	1d3b      	adds	r3, r7, #4
 8008f24:	2202      	movs	r2, #2
 8008f26:	2104      	movs	r1, #4
 8008f28:	4618      	mov	r0, r3
 8008f2a:	f000 fa3b 	bl	80093a4 <HW_EscRead>

    TmpVar = SWAPWORD(TmpVar);
 8008f2e:	88bb      	ldrh	r3, [r7, #4]
 8008f30:	80bb      	strh	r3, [r7, #4]
    nMaxSyncMan = (UINT8) ((TmpVar & ESC_SM_CHANNELS_MASK)>> ESC_SM_CHANNELS_SHIFT);
 8008f32:	88bb      	ldrh	r3, [r7, #4]
 8008f34:	0a1b      	lsrs	r3, r3, #8
 8008f36:	b29b      	uxth	r3, r3
 8008f38:	b2da      	uxtb	r2, r3
 8008f3a:	4b36      	ldr	r3, [pc, #216]	; (8009014 <ECAT_Init+0xfc>)
 8008f3c:	701a      	strb	r2, [r3, #0]

    HW_EscReadWord(TmpVar, ESC_DPRAM_SIZE_OFFSET);
 8008f3e:	1d3b      	adds	r3, r7, #4
 8008f40:	2202      	movs	r2, #2
 8008f42:	2106      	movs	r1, #6
 8008f44:	4618      	mov	r0, r3
 8008f46:	f000 fa2d 	bl	80093a4 <HW_EscRead>
    TmpVar = SWAPWORD(TmpVar);
 8008f4a:	88bb      	ldrh	r3, [r7, #4]
 8008f4c:	80bb      	strh	r3, [r7, #4]

    //get max address (register + DPRAM size in Byte (in the register it is stored in KB))
    /* ECATCHANGE_START(V5.11) ESC1*/
    nMaxEscAddress = (UINT16) ((TmpVar & ESC_DPRAM_SIZE_MASK) << 10) + 0xFFF;
 8008f4e:	88bb      	ldrh	r3, [r7, #4]
 8008f50:	029b      	lsls	r3, r3, #10
 8008f52:	b29b      	uxth	r3, r3
 8008f54:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8008f58:	b29a      	uxth	r2, r3
 8008f5a:	4b2f      	ldr	r3, [pc, #188]	; (8009018 <ECAT_Init+0x100>)
 8008f5c:	801a      	strh	r2, [r3, #0]
    /* ECATCHANGE_END(V5.11) ESC1*/
    }

    /* Get EEPROM loaded information */
    UpdateEEPROMLoadedState();
 8008f5e:	f7fe faa7 	bl	80074b0 <UpdateEEPROMLoadedState>

    /* disable all Sync Manager channels */
    for (i = 0; i < nMaxSyncMan; i++)
 8008f62:	2300      	movs	r3, #0
 8008f64:	71fb      	strb	r3, [r7, #7]
 8008f66:	e006      	b.n	8008f76 <ECAT_Init+0x5e>
    {
/*ECATCHANGE_START(V5.11) HW1*/
        DisableSyncManChannel(i);
 8008f68:	79fb      	ldrb	r3, [r7, #7]
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	f7fe fade 	bl	800752c <DisableSyncManChannel>
    for (i = 0; i < nMaxSyncMan; i++)
 8008f70:	79fb      	ldrb	r3, [r7, #7]
 8008f72:	3301      	adds	r3, #1
 8008f74:	71fb      	strb	r3, [r7, #7]
 8008f76:	4b27      	ldr	r3, [pc, #156]	; (8009014 <ECAT_Init+0xfc>)
 8008f78:	781b      	ldrb	r3, [r3, #0]
 8008f7a:	79fa      	ldrb	r2, [r7, #7]
 8008f7c:	429a      	cmp	r2, r3
 8008f7e:	d3f3      	bcc.n	8008f68 <ECAT_Init+0x50>
/*ECATCHANGE_END(V5.11) HW1*/
    }

    /* initialize the mailbox handler */
    MBX_Init();
 8008f80:	f000 fe42 	bl	8009c08 <MBX_Init>

    /* initialize variables */
    bApplEsmPending = FALSE;
 8008f84:	4b25      	ldr	r3, [pc, #148]	; (800901c <ECAT_Init+0x104>)
 8008f86:	2200      	movs	r2, #0
 8008f88:	701a      	strb	r2, [r3, #0]
    bEcatWaitForAlControlRes = FALSE;
 8008f8a:	4b25      	ldr	r3, [pc, #148]	; (8009020 <ECAT_Init+0x108>)
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	701a      	strb	r2, [r3, #0]
    bEcatFirstOutputsReceived = FALSE;
 8008f90:	4b24      	ldr	r3, [pc, #144]	; (8009024 <ECAT_Init+0x10c>)
 8008f92:	2200      	movs	r2, #0
 8008f94:	701a      	strb	r2, [r3, #0]
     bEcatOutputUpdateRunning = FALSE;
 8008f96:	4b24      	ldr	r3, [pc, #144]	; (8009028 <ECAT_Init+0x110>)
 8008f98:	2200      	movs	r2, #0
 8008f9a:	701a      	strb	r2, [r3, #0]
     bEcatInputUpdateRunning = FALSE;
 8008f9c:	4b23      	ldr	r3, [pc, #140]	; (800902c <ECAT_Init+0x114>)
 8008f9e:	2200      	movs	r2, #0
 8008fa0:	701a      	strb	r2, [r3, #0]
    bWdTrigger = FALSE;
 8008fa2:	4b23      	ldr	r3, [pc, #140]	; (8009030 <ECAT_Init+0x118>)
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	701a      	strb	r2, [r3, #0]
    EcatWdValue = 0;
 8008fa8:	4b22      	ldr	r3, [pc, #136]	; (8009034 <ECAT_Init+0x11c>)
 8008faa:	2200      	movs	r2, #0
 8008fac:	801a      	strh	r2, [r3, #0]
    Sync0WdCounter = 0;
 8008fae:	4b22      	ldr	r3, [pc, #136]	; (8009038 <ECAT_Init+0x120>)
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	801a      	strh	r2, [r3, #0]
    Sync0WdValue = 0;
 8008fb4:	4b21      	ldr	r3, [pc, #132]	; (800903c <ECAT_Init+0x124>)
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	801a      	strh	r2, [r3, #0]
    Sync1WdCounter = 0;
 8008fba:	4b21      	ldr	r3, [pc, #132]	; (8009040 <ECAT_Init+0x128>)
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	801a      	strh	r2, [r3, #0]
    Sync1WdValue = 0;
 8008fc0:	4b20      	ldr	r3, [pc, #128]	; (8009044 <ECAT_Init+0x12c>)
 8008fc2:	2200      	movs	r2, #0
 8008fc4:	801a      	strh	r2, [r3, #0]
    bDcSyncActive = FALSE;
 8008fc6:	4b20      	ldr	r3, [pc, #128]	; (8009048 <ECAT_Init+0x130>)
 8008fc8:	2200      	movs	r2, #0
 8008fca:	701a      	strb	r2, [r3, #0]
    bLocalErrorFlag = FALSE;
 8008fcc:	4b1f      	ldr	r3, [pc, #124]	; (800904c <ECAT_Init+0x134>)
 8008fce:	2200      	movs	r2, #0
 8008fd0:	701a      	strb	r2, [r3, #0]
    u16LocalErrorCode = 0x00;
 8008fd2:	4b1f      	ldr	r3, [pc, #124]	; (8009050 <ECAT_Init+0x138>)
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	801a      	strh	r2, [r3, #0]

    u16ALEventMask = 0;
 8008fd8:	4b1e      	ldr	r3, [pc, #120]	; (8009054 <ECAT_Init+0x13c>)
 8008fda:	2200      	movs	r2, #0
 8008fdc:	801a      	strh	r2, [r3, #0]
    nPdOutputSize = 0;
 8008fde:	4b1e      	ldr	r3, [pc, #120]	; (8009058 <ECAT_Init+0x140>)
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	801a      	strh	r2, [r3, #0]
    nPdInputSize = 0;
 8008fe4:	4b1d      	ldr	r3, [pc, #116]	; (800905c <ECAT_Init+0x144>)
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	801a      	strh	r2, [r3, #0]

    /* initialize the AL Status register */
    nAlStatus    = STATE_INIT;
 8008fea:	4b1d      	ldr	r3, [pc, #116]	; (8009060 <ECAT_Init+0x148>)
 8008fec:	2201      	movs	r2, #1
 8008fee:	701a      	strb	r2, [r3, #0]
    SetALStatus(nAlStatus, 0);
 8008ff0:	4b1b      	ldr	r3, [pc, #108]	; (8009060 <ECAT_Init+0x148>)
 8008ff2:	781b      	ldrb	r3, [r3, #0]
 8008ff4:	2100      	movs	r1, #0
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	f7ff f96e 	bl	80082d8 <SetALStatus>
    nEcatStateTrans = 0;
 8008ffc:	4b19      	ldr	r3, [pc, #100]	; (8009064 <ECAT_Init+0x14c>)
 8008ffe:	2200      	movs	r2, #0
 8009000:	801a      	strh	r2, [r3, #0]

/* ECATCHANGE_START(V5.11) ECAT5*/
    bEscIntEnabled = FALSE;
 8009002:	4b19      	ldr	r3, [pc, #100]	; (8009068 <ECAT_Init+0x150>)
 8009004:	2200      	movs	r2, #0
 8009006:	701a      	strb	r2, [r3, #0]
/* ECATCHANGE_END(V5.11) ECAT5*/

    /* initialize the COE part */
    COE_Init();
 8009008:	f7fd fcaa 	bl	8006960 <COE_Init>
}
 800900c:	bf00      	nop
 800900e:	3708      	adds	r7, #8
 8009010:	46bd      	mov	sp, r7
 8009012:	bd80      	pop	{r7, pc}
 8009014:	200006ae 	.word	0x200006ae
 8009018:	200006b0 	.word	0x200006b0
 800901c:	200006a6 	.word	0x200006a6
 8009020:	200006a7 	.word	0x200006a7
 8009024:	20000682 	.word	0x20000682
 8009028:	20000680 	.word	0x20000680
 800902c:	20000681 	.word	0x20000681
 8009030:	20000683 	.word	0x20000683
 8009034:	200006b4 	.word	0x200006b4
 8009038:	20000694 	.word	0x20000694
 800903c:	20000696 	.word	0x20000696
 8009040:	20000698 	.word	0x20000698
 8009044:	2000069a 	.word	0x2000069a
 8009048:	20000684 	.word	0x20000684
 800904c:	200006a2 	.word	0x200006a2
 8009050:	200006a4 	.word	0x200006a4
 8009054:	200006ba 	.word	0x200006ba
 8009058:	200006ac 	.word	0x200006ac
 800905c:	200006aa 	.word	0x200006aa
 8009060:	200006b2 	.word	0x200006b2
 8009064:	200006a8 	.word	0x200006a8
 8009068:	200006a0 	.word	0x200006a0

0800906c <ECAT_Main>:
/**
 \brief        This function has to be called cyclically.
*////////////////////////////////////////////////////////////////////////////////////////

void ECAT_Main(void)
{
 800906c:	b580      	push	{r7, lr}
 800906e:	b082      	sub	sp, #8
 8009070:	af00      	add	r7, sp, #0
    UINT16 ALEventReg;
    UINT16 EscAlControl = 0x0000;
 8009072:	2300      	movs	r3, #0
 8009074:	80bb      	strh	r3, [r7, #4]
    UINT16 sm1Activate = SM_SETTING_ENABLE_VALUE;
 8009076:	2301      	movs	r3, #1
 8009078:	807b      	strh	r3, [r7, #2]

    /* check if services are stored in the mailbox */
    MBX_Main();
 800907a:	f001 fa5b 	bl	800a534 <MBX_Main>


    if ( bMbxRunning )
 800907e:	4b5d      	ldr	r3, [pc, #372]	; (80091f4 <ECAT_Main+0x188>)
 8009080:	781b      	ldrb	r3, [r3, #0]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d008      	beq.n	8009098 <ECAT_Main+0x2c>
    {
        /* Slave is at least in PREOP, Mailbox is running */
        /* get the Activate-Byte of SM 1 (Register 0x80E) to check if a mailbox repeat request was received */
        HW_EscReadWord(sm1Activate,(ESC_SYNCMAN_ACTIVE_OFFSET + SIZEOF_SM_REGISTER));
 8009086:	1cbb      	adds	r3, r7, #2
 8009088:	2202      	movs	r2, #2
 800908a:	f640 010e 	movw	r1, #2062	; 0x80e
 800908e:	4618      	mov	r0, r3
 8009090:	f000 f988 	bl	80093a4 <HW_EscRead>
        sm1Activate = SWAPWORD(sm1Activate);
 8009094:	887b      	ldrh	r3, [r7, #2]
 8009096:	807b      	strh	r3, [r7, #2]
    }

    /* Read AL Event-Register from ESC */
    ALEventReg = HW_GetALEventRegister();
 8009098:	f000 f970 	bl	800937c <HW_GetALEventRegister>
 800909c:	4603      	mov	r3, r0
 800909e:	80fb      	strh	r3, [r7, #6]
    ALEventReg = SWAPWORD(ALEventReg);


    if ((ALEventReg & AL_CONTROL_EVENT) && !bEcatWaitForAlControlRes)
 80090a0:	88fb      	ldrh	r3, [r7, #6]
 80090a2:	f003 0301 	and.w	r3, r3, #1
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d016      	beq.n	80090d8 <ECAT_Main+0x6c>
 80090aa:	4b53      	ldr	r3, [pc, #332]	; (80091f8 <ECAT_Main+0x18c>)
 80090ac:	781b      	ldrb	r3, [r3, #0]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d112      	bne.n	80090d8 <ECAT_Main+0x6c>
    {
        /* AL Control event is set, get the AL Control register sent by the Master to acknowledge the event
          (that the corresponding bit in the AL Event register will be reset) */
        HW_EscReadWord( EscAlControl, ESC_AL_CONTROL_OFFSET);
 80090b2:	1d3b      	adds	r3, r7, #4
 80090b4:	2202      	movs	r2, #2
 80090b6:	f44f 7190 	mov.w	r1, #288	; 0x120
 80090ba:	4618      	mov	r0, r3
 80090bc:	f000 f972 	bl	80093a4 <HW_EscRead>
        EscAlControl = SWAPWORD(EscAlControl);
 80090c0:	88bb      	ldrh	r3, [r7, #4]
 80090c2:	80bb      	strh	r3, [r7, #4]


        /* reset AL Control event and the SM Change event (because the Sync Manager settings will be checked
           in AL_ControlInd, too)*/
        ALEventReg &= ~((AL_CONTROL_EVENT) | (SM_CHANGE_EVENT));
 80090c4:	88fb      	ldrh	r3, [r7, #6]
 80090c6:	f023 0311 	bic.w	r3, r3, #17
 80090ca:	80fb      	strh	r3, [r7, #6]

        AL_ControlInd((UINT8)EscAlControl, 0); /* in AL_ControlInd the state transition will be checked and done */
 80090cc:	88bb      	ldrh	r3, [r7, #4]
 80090ce:	b2db      	uxtb	r3, r3
 80090d0:	2100      	movs	r1, #0
 80090d2:	4618      	mov	r0, r3
 80090d4:	f7ff f936 	bl	8008344 <AL_ControlInd>
        
        /* SM-Change-Event was handled too */
    }

    if ( (ALEventReg & SM_CHANGE_EVENT) && !bEcatWaitForAlControlRes && (nAlStatus & STATE_CHANGE) == 0 && (nAlStatus & ~STATE_CHANGE) != STATE_INIT )
 80090d8:	88fb      	ldrh	r3, [r7, #6]
 80090da:	f003 0310 	and.w	r3, r3, #16
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d01c      	beq.n	800911c <ECAT_Main+0xb0>
 80090e2:	4b45      	ldr	r3, [pc, #276]	; (80091f8 <ECAT_Main+0x18c>)
 80090e4:	781b      	ldrb	r3, [r3, #0]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d118      	bne.n	800911c <ECAT_Main+0xb0>
 80090ea:	4b44      	ldr	r3, [pc, #272]	; (80091fc <ECAT_Main+0x190>)
 80090ec:	781b      	ldrb	r3, [r3, #0]
 80090ee:	f003 0310 	and.w	r3, r3, #16
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d112      	bne.n	800911c <ECAT_Main+0xb0>
 80090f6:	4b41      	ldr	r3, [pc, #260]	; (80091fc <ECAT_Main+0x190>)
 80090f8:	781b      	ldrb	r3, [r3, #0]
 80090fa:	f023 0310 	bic.w	r3, r3, #16
 80090fe:	2b01      	cmp	r3, #1
 8009100:	d00c      	beq.n	800911c <ECAT_Main+0xb0>
    {
        /* the SM Change event is set (Bit 4 of Register 0x220), when the Byte 6 (Enable, Lo-Byte of Register 0x806, 0x80E, 0x816,...)
           of a Sync Manager channel was written */
        ALEventReg &= ~(SM_CHANGE_EVENT);
 8009102:	88fb      	ldrh	r3, [r7, #6]
 8009104:	f023 0310 	bic.w	r3, r3, #16
 8009108:	80fb      	strh	r3, [r7, #6]

        /* AL_ControlInd is called with the actual state, so that the correct SM settings will be checked */
        AL_ControlInd(nAlStatus & STATE_MASK, 0);
 800910a:	4b3c      	ldr	r3, [pc, #240]	; (80091fc <ECAT_Main+0x190>)
 800910c:	781b      	ldrb	r3, [r3, #0]
 800910e:	f003 030f 	and.w	r3, r3, #15
 8009112:	b2db      	uxtb	r3, r3
 8009114:	2100      	movs	r1, #0
 8009116:	4618      	mov	r0, r3
 8009118:	f7ff f914 	bl	8008344 <AL_ControlInd>
    }

    if(bEcatWaitForAlControlRes)
 800911c:	4b36      	ldr	r3, [pc, #216]	; (80091f8 <ECAT_Main+0x18c>)
 800911e:	781b      	ldrb	r3, [r3, #0]
 8009120:	2b00      	cmp	r3, #0
 8009122:	d001      	beq.n	8009128 <ECAT_Main+0xbc>
    {
        AL_ControlRes();
 8009124:	f7ff fcbe 	bl	8008aa4 <AL_ControlRes>
        The SM1 activate Byte (Register 0x80E) was read before reading AL Event register.
        1. Handle Mailbox Read event
        2. Handle repeat toggle request
        3. Handle Mailbox write event
    */
    if ( bMbxRunning )
 8009128:	4b32      	ldr	r3, [pc, #200]	; (80091f4 <ECAT_Main+0x188>)
 800912a:	781b      	ldrb	r3, [r3, #0]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d05d      	beq.n	80091ec <ECAT_Main+0x180>
    {
        /*SnycManger change event (0x220:4) could be acknowledged by reading the SM1 control register without notification to the local application
        => check if the SyncManger 1 is still enabled*/
        if(!(sm1Activate & SM_SETTING_ENABLE_VALUE))
 8009130:	887b      	ldrh	r3, [r7, #2]
 8009132:	f003 0301 	and.w	r3, r3, #1
 8009136:	2b00      	cmp	r3, #0
 8009138:	d108      	bne.n	800914c <ECAT_Main+0xe0>
            AL_ControlInd(nAlStatus & STATE_MASK, 0);
 800913a:	4b30      	ldr	r3, [pc, #192]	; (80091fc <ECAT_Main+0x190>)
 800913c:	781b      	ldrb	r3, [r3, #0]
 800913e:	f003 030f 	and.w	r3, r3, #15
 8009142:	b2db      	uxtb	r3, r3
 8009144:	2100      	movs	r1, #0
 8009146:	4618      	mov	r0, r3
 8009148:	f7ff f8fc 	bl	8008344 <AL_ControlInd>

        if ( ALEventReg & (MAILBOX_READ_EVENT) )
 800914c:	88fb      	ldrh	r3, [r7, #6]
 800914e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009152:	2b00      	cmp	r3, #0
 8009154:	d00f      	beq.n	8009176 <ECAT_Main+0x10a>
        {
            /* SM 1 (Mailbox Read) event is set, when the mailbox was read from the master,
               to acknowledge the event the first byte of the mailbox has to be written,
               by writing the first byte the mailbox is locked, too */
            u16dummy = 0;
 8009156:	4b2a      	ldr	r3, [pc, #168]	; (8009200 <ECAT_Main+0x194>)
 8009158:	2200      	movs	r2, #0
 800915a:	801a      	strh	r2, [r3, #0]
            HW_EscWriteWord(u16dummy,u16EscAddrSendMbx);
 800915c:	4b29      	ldr	r3, [pc, #164]	; (8009204 <ECAT_Main+0x198>)
 800915e:	881b      	ldrh	r3, [r3, #0]
 8009160:	2202      	movs	r2, #2
 8009162:	4619      	mov	r1, r3
 8009164:	4826      	ldr	r0, [pc, #152]	; (8009200 <ECAT_Main+0x194>)
 8009166:	f000 f979 	bl	800945c <HW_EscWrite>

            /* the Mailbox Read event in the variable ALEventReg shall be reset before calling
               MBX_MailboxReadInd, where a new mailbox datagram (if available) could be stored in the send mailbox */
            ALEventReg &= ~(MAILBOX_READ_EVENT);
 800916a:	88fb      	ldrh	r3, [r7, #6]
 800916c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009170:	80fb      	strh	r3, [r7, #6]
            MBX_MailboxReadInd();
 8009172:	f000 ff7b 	bl	800a06c <MBX_MailboxReadInd>
        }

        DISABLE_MBX_INT;
        /* bMbxRepeatToggle holds the last state of the Repeat Bit (Bit 1) */

        if ( ( (sm1Activate & SM_SETTING_REPAET_REQ_MASK) && !bMbxRepeatToggle )
 8009176:	887b      	ldrh	r3, [r7, #2]
 8009178:	f003 0302 	and.w	r3, r3, #2
 800917c:	2b00      	cmp	r3, #0
 800917e:	d003      	beq.n	8009188 <ECAT_Main+0x11c>
 8009180:	4b21      	ldr	r3, [pc, #132]	; (8009208 <ECAT_Main+0x19c>)
 8009182:	781b      	ldrb	r3, [r3, #0]
 8009184:	2b00      	cmp	r3, #0
 8009186:	d008      	beq.n	800919a <ECAT_Main+0x12e>
            ||( !(sm1Activate & SM_SETTING_REPAET_REQ_MASK) && bMbxRepeatToggle ))
 8009188:	887b      	ldrh	r3, [r7, #2]
 800918a:	f003 0302 	and.w	r3, r3, #2
 800918e:	2b00      	cmp	r3, #0
 8009190:	d11d      	bne.n	80091ce <ECAT_Main+0x162>
 8009192:	4b1d      	ldr	r3, [pc, #116]	; (8009208 <ECAT_Main+0x19c>)
 8009194:	781b      	ldrb	r3, [r3, #0]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d019      	beq.n	80091ce <ECAT_Main+0x162>
        {
            /* Repeat Bit (Bit 1) has toggled, there is a repeat request, in MBX_MailboxRepeatReq the correct
               response will put in the send mailbox again */
            MBX_MailboxRepeatReq();
 800919a:	f000 fff5 	bl	800a188 <MBX_MailboxRepeatReq>
            /* acknowledge the repeat request after the send mailbox was updated by writing the Repeat Bit
               in the Repeat Ack Bit (Bit 1) of the PDI Ctrl-Byte of SM 1 (Register 0x80F) */
            if(bMbxRepeatToggle)
 800919e:	4b1a      	ldr	r3, [pc, #104]	; (8009208 <ECAT_Main+0x19c>)
 80091a0:	781b      	ldrb	r3, [r3, #0]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d005      	beq.n	80091b2 <ECAT_Main+0x146>
                sm1Activate |= SM_SETTING_REPEAT_ACK; //set repeat acknowledge bit (bit 9)
 80091a6:	887b      	ldrh	r3, [r7, #2]
 80091a8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80091ac:	b29b      	uxth	r3, r3
 80091ae:	807b      	strh	r3, [r7, #2]
 80091b0:	e004      	b.n	80091bc <ECAT_Main+0x150>
            else
                sm1Activate &= ~SM_SETTING_REPEAT_ACK; //clear repeat acknowledge bit (bit 9)
 80091b2:	887b      	ldrh	r3, [r7, #2]
 80091b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80091b8:	b29b      	uxth	r3, r3
 80091ba:	807b      	strh	r3, [r7, #2]

            sm1Activate = SWAPWORD(sm1Activate);
 80091bc:	887b      	ldrh	r3, [r7, #2]
 80091be:	807b      	strh	r3, [r7, #2]
            HW_EscWriteWord(sm1Activate,(ESC_SYNCMAN_ACTIVE_OFFSET + SIZEOF_SM_REGISTER));
 80091c0:	1cbb      	adds	r3, r7, #2
 80091c2:	2202      	movs	r2, #2
 80091c4:	f640 010e 	movw	r1, #2062	; 0x80e
 80091c8:	4618      	mov	r0, r3
 80091ca:	f000 f947 	bl	800945c <HW_EscWrite>
        }
        ENABLE_MBX_INT;

        /* Reload the AlEvent because it may be changed due to a SM disable, enable in case of an repeat request */
        ALEventReg = HW_GetALEventRegister();
 80091ce:	f000 f8d5 	bl	800937c <HW_GetALEventRegister>
 80091d2:	4603      	mov	r3, r0
 80091d4:	80fb      	strh	r3, [r7, #6]
        ALEventReg = SWAPWORD(ALEventReg);

        if ( ALEventReg & (MAILBOX_WRITE_EVENT) )
 80091d6:	88fb      	ldrh	r3, [r7, #6]
 80091d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d005      	beq.n	80091ec <ECAT_Main+0x180>
            /* SM 0 (Mailbox Write) event is set, when the mailbox was written from the master,
               to acknowledge the event the first byte of the mailbox has to be read,
               which will be done in MBX_CheckAndCopyMailbox */
            /* the Mailbox Write event in the variable ALEventReg shall be reset before calling
               MBX_CheckAndCopyMailbox, where the received mailbox datagram will be processed */
            ALEventReg &= ~(MAILBOX_WRITE_EVENT);
 80091e0:	88fb      	ldrh	r3, [r7, #6]
 80091e2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80091e6:	80fb      	strh	r3, [r7, #6]
            MBX_CheckAndCopyMailbox();
 80091e8:	f001 f878 	bl	800a2dc <MBX_CheckAndCopyMailbox>

        }
    }
}
 80091ec:	bf00      	nop
 80091ee:	3708      	adds	r7, #8
 80091f0:	46bd      	mov	sp, r7
 80091f2:	bd80      	pop	{r7, pc}
 80091f4:	20000876 	.word	0x20000876
 80091f8:	200006a7 	.word	0x200006a7
 80091fc:	200006b2 	.word	0x200006b2
 8009200:	200006bc 	.word	0x200006bc
 8009204:	2000087e 	.word	0x2000087e
 8009208:	20000877 	.word	0x20000877

0800920c <GetInterruptRegister>:

        The first two bytes of an access to the EtherCAT ASIC always deliver the AL_Event register (0x220).
        It will be saved in the global "EscALEvent"
*////////////////////////////////////////////////////////////////////////////////////////
static void GetInterruptRegister(void)
{
 800920c:	b580      	push	{r7, lr}
 800920e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8009210:	b672      	cpsid	i
}
 8009212:	bf00      	nop
    DISABLE_AL_EVENT_INT;

    /* select the SPI */
    SELECT_SPI;
 8009214:	f7f7 fd92 	bl	8000d3c <spi_Select>

//	HW_EscRead( (UINT16 *)(&EscALEvent.Byte[0] ), 0x220, 2 );

    EscALEvent.Byte[0] = WR_CMD((UINT8) (0xFF >> 5));
 8009218:	2007      	movs	r0, #7
 800921a:	f7f7 fd79 	bl	8000d10 <WR_CMD>
 800921e:	4603      	mov	r3, r0
 8009220:	b2da      	uxtb	r2, r3
 8009222:	4b07      	ldr	r3, [pc, #28]	; (8009240 <GetInterruptRegister+0x34>)
 8009224:	701a      	strb	r2, [r3, #0]
    EscALEvent.Byte[1] = WR_CMD((UINT8) (((0xFF & 0x1F) << 3) | ESC_RD));
 8009226:	20fa      	movs	r0, #250	; 0xfa
 8009228:	f7f7 fd72 	bl	8000d10 <WR_CMD>
 800922c:	4603      	mov	r3, r0
 800922e:	b2da      	uxtb	r2, r3
 8009230:	4b03      	ldr	r3, [pc, #12]	; (8009240 <GetInterruptRegister+0x34>)
 8009232:	705a      	strb	r2, [r3, #1]
//	WR_CMD(0xFF);
    /* if the SPI transmission rate is higher than 15 MBaud, the Busy detection shall be
       done here */

    DESELECT_SPI;
 8009234:	f7f7 fd8e 	bl	8000d54 <spi_Deselect>
  __ASM volatile ("cpsie i" : : : "memory");
 8009238:	b662      	cpsie	i
}
 800923a:	bf00      	nop

    ENABLE_AL_EVENT_INT;
}
 800923c:	bf00      	nop
 800923e:	bd80      	pop	{r7, pc}
 8009240:	200006cc 	.word	0x200006cc

08009244 <ISR_GetInterruptRegister>:

        The first two bytes of an access to the EtherCAT ASIC always deliver the AL_Event register (0x220).
        It will be saved in the global "EscALEvent"
*////////////////////////////////////////////////////////////////////////////////////////
static void ISR_GetInterruptRegister(void)
{
 8009244:	b580      	push	{r7, lr}
 8009246:	af00      	add	r7, sp, #0
    /* SPI should be deactivated to interrupt a possible transmission */
    DESELECT_SPI
 8009248:	f7f7 fd84 	bl	8000d54 <spi_Deselect>

    /* select the SPI */
    SELECT_SPI;
 800924c:	f7f7 fd76 	bl	8000d3c <spi_Select>

//		HW_EscRead( (UINT16 *)(&EscALEvent.Byte[0] ), 0x220, 2 );

	EscALEvent.Byte[0] = WR_CMD(0x00);
 8009250:	2000      	movs	r0, #0
 8009252:	f7f7 fd5d 	bl	8000d10 <WR_CMD>
 8009256:	4603      	mov	r3, r0
 8009258:	b2da      	uxtb	r2, r3
 800925a:	4b06      	ldr	r3, [pc, #24]	; (8009274 <ISR_GetInterruptRegister+0x30>)
 800925c:	701a      	strb	r2, [r3, #0]
	EscALEvent.Byte[1] = WR_CMD(0x00);
 800925e:	2000      	movs	r0, #0
 8009260:	f7f7 fd56 	bl	8000d10 <WR_CMD>
 8009264:	4603      	mov	r3, r0
 8009266:	b2da      	uxtb	r2, r3
 8009268:	4b02      	ldr	r3, [pc, #8]	; (8009274 <ISR_GetInterruptRegister+0x30>)
 800926a:	705a      	strb	r2, [r3, #1]

  /* if the SPI transmission rate is higher than 15 MBaud, the Busy detection shall be
       done here */

    DESELECT_SPI;
 800926c:	f7f7 fd72 	bl	8000d54 <spi_Deselect>
}
 8009270:	bf00      	nop
 8009272:	bd80      	pop	{r7, pc}
 8009274:	200006cc 	.word	0x200006cc

08009278 <AddressingEsc>:
 \param Command    ESC_WR performs a write access; ESC_RD performs a read access.

 \brief The function addresses the EtherCAT ASIC via SPI for a following SPI access.
*////////////////////////////////////////////////////////////////////////////////////////
static void AddressingEsc( UINT16 Address, UINT8 Command )
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b084      	sub	sp, #16
 800927c:	af00      	add	r7, sp, #0
 800927e:	4603      	mov	r3, r0
 8009280:	460a      	mov	r2, r1
 8009282:	80fb      	strh	r3, [r7, #6]
 8009284:	4613      	mov	r3, r2
 8009286:	717b      	strb	r3, [r7, #5]
    UBYTETOWORD tmp;
    VARVOLATILE UINT8 dummy;
    tmp.Word = ( Address << 3 ) | Command;
 8009288:	88fb      	ldrh	r3, [r7, #6]
 800928a:	00db      	lsls	r3, r3, #3
 800928c:	b21a      	sxth	r2, r3
 800928e:	797b      	ldrb	r3, [r7, #5]
 8009290:	b21b      	sxth	r3, r3
 8009292:	4313      	orrs	r3, r2
 8009294:	b21b      	sxth	r3, r3
 8009296:	b29b      	uxth	r3, r3
 8009298:	81bb      	strh	r3, [r7, #12]
    /* select the SPI */
    SELECT_SPI;
 800929a:	f7f7 fd4f 	bl	8000d3c <spi_Select>

    /* there have to be at least 15 ns after the SPI1_SEL signal was active (0) before
       the transmission shall be started */
    /* send the first address/command byte to the ESC */

	dummy = 	WR_CMD(tmp.Byte[1]);
 800929e:	7b7b      	ldrb	r3, [r7, #13]
 80092a0:	4618      	mov	r0, r3
 80092a2:	f7f7 fd35 	bl	8000d10 <WR_CMD>
 80092a6:	4603      	mov	r3, r0
 80092a8:	b2db      	uxtb	r3, r3
 80092aa:	72fb      	strb	r3, [r7, #11]

    /* send the second address/command byte to the ESC */

	dummy =	WR_CMD(tmp.Byte[0]);
 80092ac:	7b3b      	ldrb	r3, [r7, #12]
 80092ae:	4618      	mov	r0, r3
 80092b0:	f7f7 fd2e 	bl	8000d10 <WR_CMD>
 80092b4:	4603      	mov	r3, r0
 80092b6:	b2db      	uxtb	r3, r3
 80092b8:	72fb      	strb	r3, [r7, #11]

    /* if the SPI transmission rate is higher than 15 MBaud, the Busy detection shall be
       done here */
}
 80092ba:	bf00      	nop
 80092bc:	3710      	adds	r7, #16
 80092be:	46bd      	mov	sp, r7
 80092c0:	bd80      	pop	{r7, pc}

080092c2 <ISR_AddressingEsc>:

 \brief The function addresses the EtherCAT ASIC via SPI for a following SPI access.
        Shall be implemented if interrupts are supported else this function is equal to "AddressingEsc()"
*////////////////////////////////////////////////////////////////////////////////////////
static void ISR_AddressingEsc( UINT16 Address, UINT8 Command )
{
 80092c2:	b580      	push	{r7, lr}
 80092c4:	b084      	sub	sp, #16
 80092c6:	af00      	add	r7, sp, #0
 80092c8:	4603      	mov	r3, r0
 80092ca:	460a      	mov	r2, r1
 80092cc:	80fb      	strh	r3, [r7, #6]
 80092ce:	4613      	mov	r3, r2
 80092d0:	717b      	strb	r3, [r7, #5]
    VARVOLATILE UINT8 dummy;
    UBYTETOWORD tmp;
    tmp.Word = ( Address << 3 ) | Command;
 80092d2:	88fb      	ldrh	r3, [r7, #6]
 80092d4:	00db      	lsls	r3, r3, #3
 80092d6:	b21a      	sxth	r2, r3
 80092d8:	797b      	ldrb	r3, [r7, #5]
 80092da:	b21b      	sxth	r3, r3
 80092dc:	4313      	orrs	r3, r2
 80092de:	b21b      	sxth	r3, r3
 80092e0:	b29b      	uxth	r3, r3
 80092e2:	81bb      	strh	r3, [r7, #12]

    /* select the SPI */
    SELECT_SPI;
 80092e4:	f7f7 fd2a 	bl	8000d3c <spi_Select>

    /* there have to be at least 15 ns after the SPI1_SEL signal was active (0) before
      the transmission shall be started */

    /* send the first address/command byte to the ESC */
	dummy= WR_CMD(tmp.Byte[1]);
 80092e8:	7b7b      	ldrb	r3, [r7, #13]
 80092ea:	4618      	mov	r0, r3
 80092ec:	f7f7 fd10 	bl	8000d10 <WR_CMD>
 80092f0:	4603      	mov	r3, r0
 80092f2:	b2db      	uxtb	r3, r3
 80092f4:	73fb      	strb	r3, [r7, #15]

   /* send the second address/command byte to the ESC */

	dummy= WR_CMD(tmp.Byte[0]);
 80092f6:	7b3b      	ldrb	r3, [r7, #12]
 80092f8:	4618      	mov	r0, r3
 80092fa:	f7f7 fd09 	bl	8000d10 <WR_CMD>
 80092fe:	4603      	mov	r3, r0
 8009300:	b2db      	uxtb	r3, r3
 8009302:	73fb      	strb	r3, [r7, #15]
    /* if the SPI transmission rate is higher than 15 MBaud, the Busy detection shall be
       done here */
}
 8009304:	bf00      	nop
 8009306:	3710      	adds	r7, #16
 8009308:	46bd      	mov	sp, r7
 800930a:	bd80      	pop	{r7, pc}

0800930c <HW_Init>:
\return     0 if initialization was successful

 \brief    This function intialize the Process Data Interface (PDI) and the host controller.
*////////////////////////////////////////////////////////////////////////////////////////
UINT8 HW_Init(void)
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b082      	sub	sp, #8
 8009310:	af00      	add	r7, sp, #0
      /* initialize the SPI registers for the ESC SPI */
//    SPI1_CON1 = SPI1_CON1_VALUE;
//    SPI1_STAT = SPI1_STAT_VALUE;
    do
    {
    	intMask = 0x00;
 8009312:	2300      	movs	r3, #0
 8009314:	607b      	str	r3, [r7, #4]
    	HW_EscRead(&intMask, ESC_PDI_CONTROL_OFFSET, 1);
 8009316:	1d3b      	adds	r3, r7, #4
 8009318:	2201      	movs	r2, #1
 800931a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800931e:	4618      	mov	r0, r3
 8009320:	f000 f840 	bl	80093a4 <HW_EscRead>
    } while (intMask != 0x05);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2b05      	cmp	r3, #5
 8009328:	d1f3      	bne.n	8009312 <HW_Init+0x6>
/*ECATCHANGE_START(V5.11) EL9800 2*/
    do
    {
        intMask = 0x93;
 800932a:	2393      	movs	r3, #147	; 0x93
 800932c:	607b      	str	r3, [r7, #4]
        HW_EscWriteDWord(intMask, ESC_AL_EVENTMASK_OFFSET);
 800932e:	1d3b      	adds	r3, r7, #4
 8009330:	2204      	movs	r2, #4
 8009332:	f44f 7101 	mov.w	r1, #516	; 0x204
 8009336:	4618      	mov	r0, r3
 8009338:	f000 f890 	bl	800945c <HW_EscWrite>
        intMask = 0;
 800933c:	2300      	movs	r3, #0
 800933e:	607b      	str	r3, [r7, #4]
        HW_EscReadDWord(intMask, ESC_AL_EVENTMASK_OFFSET);
 8009340:	1d3b      	adds	r3, r7, #4
 8009342:	2204      	movs	r2, #4
 8009344:	f44f 7101 	mov.w	r1, #516	; 0x204
 8009348:	4618      	mov	r0, r3
 800934a:	f000 f82b 	bl	80093a4 <HW_EscRead>

    } while (intMask != 0x93);
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	2b93      	cmp	r3, #147	; 0x93
 8009352:	d1ea      	bne.n	800932a <HW_Init+0x1e>

    intMask = 0x00;
 8009354:	2300      	movs	r3, #0
 8009356:	607b      	str	r3, [r7, #4]

    HW_EscWriteDWord(intMask, ESC_AL_EVENTMASK_OFFSET);
 8009358:	1d3b      	adds	r3, r7, #4
 800935a:	2204      	movs	r2, #4
 800935c:	f44f 7101 	mov.w	r1, #516	; 0x204
 8009360:	4618      	mov	r0, r3
 8009362:	f000 f87b 	bl	800945c <HW_EscWrite>

/*ECATCHANGE_END(V5.11) EL9800 2*/
    al_Event_Int_Enable();
 8009366:	f7f7 fd01 	bl	8000d6c <al_Event_Int_Enable>
    START_ECAT_TIMER;
 800936a:	f7f7 fd0d 	bl	8000d88 <timer_Esc_IT_Start>
  __ASM volatile ("cpsie i" : : : "memory");
 800936e:	b662      	cpsie	i
}
 8009370:	bf00      	nop

    /* enable all interrupts */
    ENABLE_GLOBAL_INT;

    return 0;
 8009372:	2300      	movs	r3, #0
}
 8009374:	4618      	mov	r0, r3
 8009376:	3708      	adds	r7, #8
 8009378:	46bd      	mov	sp, r7
 800937a:	bd80      	pop	{r7, pc}

0800937c <HW_GetALEventRegister>:
 \return    first two Bytes of ALEvent register (0x220)

 \brief  This function gets the current content of ALEvent register
*////////////////////////////////////////////////////////////////////////////////////////
UINT16 HW_GetALEventRegister(void)
{
 800937c:	b580      	push	{r7, lr}
 800937e:	af00      	add	r7, sp, #0
    GetInterruptRegister();
 8009380:	f7ff ff44 	bl	800920c <GetInterruptRegister>
    return EscALEvent.Word;
 8009384:	4b01      	ldr	r3, [pc, #4]	; (800938c <HW_GetALEventRegister+0x10>)
 8009386:	881b      	ldrh	r3, [r3, #0]
}
 8009388:	4618      	mov	r0, r3
 800938a:	bd80      	pop	{r7, pc}
 800938c:	200006cc 	.word	0x200006cc

08009390 <HW_GetALEventRegister_Isr>:

 \brief  The SPI PDI requires an extra ESC read access functions from interrupts service routines.
        The behaviour is equal to "HW_GetALEventRegister()"
*////////////////////////////////////////////////////////////////////////////////////////
UINT16 HW_GetALEventRegister_Isr(void)
{
 8009390:	b580      	push	{r7, lr}
 8009392:	af00      	add	r7, sp, #0
     ISR_GetInterruptRegister();
 8009394:	f7ff ff56 	bl	8009244 <ISR_GetInterruptRegister>
    return EscALEvent.Word;
 8009398:	4b01      	ldr	r3, [pc, #4]	; (80093a0 <HW_GetALEventRegister_Isr+0x10>)
 800939a:	881b      	ldrh	r3, [r3, #0]
}
 800939c:	4618      	mov	r0, r3
 800939e:	bd80      	pop	{r7, pc}
 80093a0:	200006cc 	.word	0x200006cc

080093a4 <HW_EscRead>:
 \param Len            Access size in Bytes.

 \brief  This function operates the SPI read access to the EtherCAT ASIC.
*////////////////////////////////////////////////////////////////////////////////////////
void HW_EscRead( MEM_ADDR *pData, UINT16 Address, UINT16 Len )
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b084      	sub	sp, #16
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
 80093ac:	460b      	mov	r3, r1
 80093ae:	807b      	strh	r3, [r7, #2]
 80093b0:	4613      	mov	r3, r2
 80093b2:	803b      	strh	r3, [r7, #0]
    /* HBu 24.01.06: if the SPI will be read by an interrupt routine too the
                     mailbox reading may be interrupted but an interrupted
                     reading will remain in a SPI transmission fault that will
                     reset the internal Sync Manager status. Therefore the reading
                     will be divided in 1-byte reads with disabled interrupt */
    UINT16 i = Len;
 80093b4:	883b      	ldrh	r3, [r7, #0]
 80093b6:	81fb      	strh	r3, [r7, #14]
    UINT8 *pTmpData = (UINT8 *)pData;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	60bb      	str	r3, [r7, #8]

    /* loop for all bytes to be read */
    while ( i-- > 0 )
 80093bc:	e016      	b.n	80093ec <HW_EscRead+0x48>
  __ASM volatile ("cpsid i" : : : "memory");
 80093be:	b672      	cpsid	i
}
 80093c0:	bf00      	nop
           in that case the status flag will indicate an error because
           the reading operation was interrupted without setting the last
           sent byte to 0xFF */
        DISABLE_AL_EVENT_INT;
#endif
         AddressingEsc( Address, ESC_RD );
 80093c2:	887b      	ldrh	r3, [r7, #2]
 80093c4:	2102      	movs	r1, #2
 80093c6:	4618      	mov	r0, r3
 80093c8:	f7ff ff56 	bl	8009278 <AddressingEsc>

        /* when reading the last byte the DI pin shall be 1 */
			*pTmpData++= WR_CMD(0xFF);
 80093cc:	20ff      	movs	r0, #255	; 0xff
 80093ce:	f7f7 fc9f 	bl	8000d10 <WR_CMD>
 80093d2:	4601      	mov	r1, r0
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	1c5a      	adds	r2, r3, #1
 80093d8:	60ba      	str	r2, [r7, #8]
 80093da:	b2ca      	uxtb	r2, r1
 80093dc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80093de:	b662      	cpsie	i
}
 80093e0:	bf00      	nop
#if AL_EVENT_ENABLED
        ENABLE_AL_EVENT_INT;
#endif
        /* there has to be at least 15 ns + CLK/2 after the transmission is finished
           before the SPI1_SEL signal shall be 1 */
        DESELECT_SPI;
 80093e2:	f7f7 fcb7 	bl	8000d54 <spi_Deselect>
        /* next address */
        Address++;
 80093e6:	887b      	ldrh	r3, [r7, #2]
 80093e8:	3301      	adds	r3, #1
 80093ea:	807b      	strh	r3, [r7, #2]
    while ( i-- > 0 )
 80093ec:	89fb      	ldrh	r3, [r7, #14]
 80093ee:	1e5a      	subs	r2, r3, #1
 80093f0:	81fa      	strh	r2, [r7, #14]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d1e3      	bne.n	80093be <HW_EscRead+0x1a>
//        /* reset transmission flag */
//        SPI1_IF = 0;
    }
}
 80093f6:	bf00      	nop
 80093f8:	bf00      	nop
 80093fa:	3710      	adds	r7, #16
 80093fc:	46bd      	mov	sp, r7
 80093fe:	bd80      	pop	{r7, pc}

08009400 <HW_EscReadIsr>:

\brief  The SPI PDI requires an extra ESC read access functions from interrupts service routines.
        The behaviour is equal to "HW_EscRead()"
*////////////////////////////////////////////////////////////////////////////////////////
void HW_EscReadIsr( MEM_ADDR *pData, UINT16 Address, UINT16 Len )
{
 8009400:	b580      	push	{r7, lr}
 8009402:	b084      	sub	sp, #16
 8009404:	af00      	add	r7, sp, #0
 8009406:	6078      	str	r0, [r7, #4]
 8009408:	460b      	mov	r3, r1
 800940a:	807b      	strh	r3, [r7, #2]
 800940c:	4613      	mov	r3, r2
 800940e:	803b      	strh	r3, [r7, #0]
    UINT16 i = Len;
 8009410:	883b      	ldrh	r3, [r7, #0]
 8009412:	81fb      	strh	r3, [r7, #14]
    UINT8 data = 0;
 8009414:	2300      	movs	r3, #0
 8009416:	737b      	strb	r3, [r7, #13]

   UINT8 *pTmpData = (UINT8 *)pData;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	60bb      	str	r3, [r7, #8]

    /* send the address and command to the ESC */
     ISR_AddressingEsc( Address, ESC_RD );
 800941c:	887b      	ldrh	r3, [r7, #2]
 800941e:	2102      	movs	r1, #2
 8009420:	4618      	mov	r0, r3
 8009422:	f7ff ff4e 	bl	80092c2 <ISR_AddressingEsc>
    /* loop for all bytes to be read */
    while ( i-- > 0 )
 8009426:	e00e      	b.n	8009446 <HW_EscReadIsr+0x46>
    {
        if ( i == 0 )
 8009428:	89fb      	ldrh	r3, [r7, #14]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d101      	bne.n	8009432 <HW_EscReadIsr+0x32>
        {
            /* when reading the last byte the DI pin shall be 1 */
            data = 0xFF;
 800942e:	23ff      	movs	r3, #255	; 0xff
 8009430:	737b      	strb	r3, [r7, #13]
        }

		*pTmpData++= WR_CMD(data);
 8009432:	7b7b      	ldrb	r3, [r7, #13]
 8009434:	4618      	mov	r0, r3
 8009436:	f7f7 fc6b 	bl	8000d10 <WR_CMD>
 800943a:	4601      	mov	r1, r0
 800943c:	68bb      	ldr	r3, [r7, #8]
 800943e:	1c5a      	adds	r2, r3, #1
 8009440:	60ba      	str	r2, [r7, #8]
 8009442:	b2ca      	uxtb	r2, r1
 8009444:	701a      	strb	r2, [r3, #0]
    while ( i-- > 0 )
 8009446:	89fb      	ldrh	r3, [r7, #14]
 8009448:	1e5a      	subs	r2, r3, #1
 800944a:	81fa      	strh	r2, [r7, #14]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d1eb      	bne.n	8009428 <HW_EscReadIsr+0x28>
    }

    /* there has to be at least 15 ns + CLK/2 after the transmission is finished
       before the SPI1_SEL signal shall be 1 */
    DESELECT_SPI;
 8009450:	f7f7 fc80 	bl	8000d54 <spi_Deselect>
}
 8009454:	bf00      	nop
 8009456:	3710      	adds	r7, #16
 8009458:	46bd      	mov	sp, r7
 800945a:	bd80      	pop	{r7, pc}

0800945c <HW_EscWrite>:
 \param Len            Access size in Bytes.

  \brief  This function operates the SPI write access to the EtherCAT ASIC.
*////////////////////////////////////////////////////////////////////////////////////////
void HW_EscWrite( MEM_ADDR *pData, UINT16 Address, UINT16 Len )
{
 800945c:	b580      	push	{r7, lr}
 800945e:	b086      	sub	sp, #24
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
 8009464:	460b      	mov	r3, r1
 8009466:	807b      	strh	r3, [r7, #2]
 8009468:	4613      	mov	r3, r2
 800946a:	803b      	strh	r3, [r7, #0]
    UINT16 i = Len;
 800946c:	883b      	ldrh	r3, [r7, #0]
 800946e:	82fb      	strh	r3, [r7, #22]
    VARVOLATILE UINT8 dummy;

    UINT8 *pTmpData = (UINT8 *)pData;
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	613b      	str	r3, [r7, #16]

    /* loop for all bytes to be written */
    while ( i-- > 0 )
 8009474:	e017      	b.n	80094a6 <HW_EscWrite+0x4a>
  __ASM volatile ("cpsid i" : : : "memory");
 8009476:	b672      	cpsid	i
}
 8009478:	bf00      	nop
        /* the reading of data from the ESC can be interrupted by the
           AL Event ISR, so every byte will be written separate */
        DISABLE_AL_EVENT_INT;
#endif
        /* HBu 24.01.06: wrong parameter ESC_RD */
         AddressingEsc( Address, ESC_WR );
 800947a:	887b      	ldrh	r3, [r7, #2]
 800947c:	2104      	movs	r1, #4
 800947e:	4618      	mov	r0, r3
 8009480:	f7ff fefa 	bl	8009278 <AddressingEsc>

        /* enable the ESC interrupt to get the AL Event ISR the chance to interrupt */
        /* SPI1_BUF must be read, otherwise the module will not transfer the next received data from SPIxSR to SPIxRXB.*/
			dummy= WR_CMD(*pTmpData++);
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	1c5a      	adds	r2, r3, #1
 8009488:	613a      	str	r2, [r7, #16]
 800948a:	781b      	ldrb	r3, [r3, #0]
 800948c:	4618      	mov	r0, r3
 800948e:	f7f7 fc3f 	bl	8000d10 <WR_CMD>
 8009492:	4603      	mov	r3, r0
 8009494:	b2db      	uxtb	r3, r3
 8009496:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 8009498:	b662      	cpsie	i
}
 800949a:	bf00      	nop

#if AL_EVENT_ENABLED
        ENABLE_AL_EVENT_INT;
#endif

        DESELECT_SPI;
 800949c:	f7f7 fc5a 	bl	8000d54 <spi_Deselect>
        /* next address */
        Address++;
 80094a0:	887b      	ldrh	r3, [r7, #2]
 80094a2:	3301      	adds	r3, #1
 80094a4:	807b      	strh	r3, [r7, #2]
    while ( i-- > 0 )
 80094a6:	8afb      	ldrh	r3, [r7, #22]
 80094a8:	1e5a      	subs	r2, r3, #1
 80094aa:	82fa      	strh	r2, [r7, #22]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d1e2      	bne.n	8009476 <HW_EscWrite+0x1a>
    }
}
 80094b0:	bf00      	nop
 80094b2:	bf00      	nop
 80094b4:	3718      	adds	r7, #24
 80094b6:	46bd      	mov	sp, r7
 80094b8:	bd80      	pop	{r7, pc}

080094ba <HW_EscWriteIsr>:

 \brief  The SPI PDI requires an extra ESC write access functions from interrupts service routines.
        The behaviour is equal to "HW_EscWrite()"
*////////////////////////////////////////////////////////////////////////////////////////
void HW_EscWriteIsr( MEM_ADDR *pData, UINT16 Address, UINT16 Len )
{
 80094ba:	b580      	push	{r7, lr}
 80094bc:	b086      	sub	sp, #24
 80094be:	af00      	add	r7, sp, #0
 80094c0:	6078      	str	r0, [r7, #4]
 80094c2:	460b      	mov	r3, r1
 80094c4:	807b      	strh	r3, [r7, #2]
 80094c6:	4613      	mov	r3, r2
 80094c8:	803b      	strh	r3, [r7, #0]
    UINT16 i = Len;
 80094ca:	883b      	ldrh	r3, [r7, #0]
 80094cc:	82fb      	strh	r3, [r7, #22]
    VARVOLATILE UINT16 dummy;
    UINT8 *pTmpData = (UINT8 *)pData;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	613b      	str	r3, [r7, #16]

    /* send the address and command to the ESC */
     ISR_AddressingEsc( Address, ESC_WR );
 80094d2:	887b      	ldrh	r3, [r7, #2]
 80094d4:	2104      	movs	r1, #4
 80094d6:	4618      	mov	r0, r3
 80094d8:	f7ff fef3 	bl	80092c2 <ISR_AddressingEsc>
    /* loop for all bytes to be written */
    while ( i-- > 0 )
 80094dc:	e00a      	b.n	80094f4 <HW_EscWriteIsr+0x3a>
    {
        /* start transmission */
		dummy= WR_CMD(*pTmpData);
 80094de:	693b      	ldr	r3, [r7, #16]
 80094e0:	781b      	ldrb	r3, [r3, #0]
 80094e2:	4618      	mov	r0, r3
 80094e4:	f7f7 fc14 	bl	8000d10 <WR_CMD>
 80094e8:	4603      	mov	r3, r0
 80094ea:	b29b      	uxth	r3, r3
 80094ec:	81fb      	strh	r3, [r7, #14]
      /* increment data pointer */
        pTmpData++;
 80094ee:	693b      	ldr	r3, [r7, #16]
 80094f0:	3301      	adds	r3, #1
 80094f2:	613b      	str	r3, [r7, #16]
    while ( i-- > 0 )
 80094f4:	8afb      	ldrh	r3, [r7, #22]
 80094f6:	1e5a      	subs	r2, r3, #1
 80094f8:	82fa      	strh	r2, [r7, #22]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d1ef      	bne.n	80094de <HW_EscWriteIsr+0x24>
    }

    /* there has to be at least 15 ns + CLK/2 after the transmission is finished
       before the SPI1_SEL signal shall be 1 */
    DESELECT_SPI;
 80094fe:	f7f7 fc29 	bl	8000d54 <spi_Deselect>
}
 8009502:	bf00      	nop
 8009504:	3718      	adds	r7, #24
 8009506:	46bd      	mov	sp, r7
 8009508:	bd80      	pop	{r7, pc}

0800950a <EscIsr>:
 \brief    Interrupt service routine for the PDI interrupt from the EtherCAT Slave Controller
*////////////////////////////////////////////////////////////////////////////////////////

//void __attribute__ ((__interrupt__, no_auto_psv)) EscIsr(void)
void EscIsr(void)
{
 800950a:	b580      	push	{r7, lr}
 800950c:	af00      	add	r7, sp, #0
     PDI_Isr();
 800950e:	f7fd f82f 	bl	8006570 <PDI_Isr>

    /* reset the interrupt flag */
//    ACK_ESC_INT;
}
 8009512:	bf00      	nop
 8009514:	bd80      	pop	{r7, pc}

08009516 <Sync0Isr>:
/**
 \brief    Interrupt service routine for the interrupts from SYNC0
*////////////////////////////////////////////////////////////////////////////////////////
//void __attribute__((__interrupt__, no_auto_psv)) Sync0Isr(void)
void Sync0Isr(void)
{
 8009516:	b580      	push	{r7, lr}
 8009518:	af00      	add	r7, sp, #0
    Sync0_Isr();
 800951a:	f7fd f8d1 	bl	80066c0 <Sync0_Isr>
    /* reset the interrupt flag */

//    ACK_SYNC0_INT;
}
 800951e:	bf00      	nop
 8009520:	bd80      	pop	{r7, pc}

08009522 <Sync1Isr>:
/**
 \brief    Interrupt service routine for the interrupts from SYNC1
*////////////////////////////////////////////////////////////////////////////////////////
//void __attribute__((__interrupt__, no_auto_psv)) Sync1Isr(void)
void Sync1Isr(void)
{
 8009522:	b580      	push	{r7, lr}
 8009524:	af00      	add	r7, sp, #0
    Sync1_Isr();
 8009526:	f7fd f975 	bl	8006814 <Sync1_Isr>
    /* reset the interrupt flag */

//    ACK_SYNC1_INT;
}
 800952a:	bf00      	nop
 800952c:	bd80      	pop	{r7, pc}

0800952e <EOEAPPL_CalcCheckSum>:
 \brief you have to compliment the output.

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 EOEAPPL_CalcCheckSum (UINT16 MBXMEM *pWord, UINT16 nLen)
{
 800952e:	b480      	push	{r7}
 8009530:	b087      	sub	sp, #28
 8009532:	af00      	add	r7, sp, #0
 8009534:	6078      	str	r0, [r7, #4]
 8009536:	460b      	mov	r3, r1
 8009538:	807b      	strh	r3, [r7, #2]
    UINT32 crc;
    UINT32 CrcLo;
    UINT32 CrcHi;
    UINT16 RetCrc;

    crc = 0;
 800953a:	2300      	movs	r3, #0
 800953c:	617b      	str	r3, [r7, #20]
    while (nLen > 1)
 800953e:	e00b      	b.n	8009558 <EOEAPPL_CalcCheckSum+0x2a>
    {
        crc += SWAPWORD(*pWord);
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	881b      	ldrh	r3, [r3, #0]
 8009544:	461a      	mov	r2, r3
 8009546:	697b      	ldr	r3, [r7, #20]
 8009548:	4413      	add	r3, r2
 800954a:	617b      	str	r3, [r7, #20]
          pWord++;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	3302      	adds	r3, #2
 8009550:	607b      	str	r3, [r7, #4]
          nLen -= 2;
 8009552:	887b      	ldrh	r3, [r7, #2]
 8009554:	3b02      	subs	r3, #2
 8009556:	807b      	strh	r3, [r7, #2]
    while (nLen > 1)
 8009558:	887b      	ldrh	r3, [r7, #2]
 800955a:	2b01      	cmp	r3, #1
 800955c:	d8f0      	bhi.n	8009540 <EOEAPPL_CalcCheckSum+0x12>
    }
    if ( nLen == 1 )                          // if nLen odd
 800955e:	887b      	ldrh	r3, [r7, #2]
 8009560:	2b01      	cmp	r3, #1
 8009562:	d105      	bne.n	8009570 <EOEAPPL_CalcCheckSum+0x42>
          crc += *((UINT8*)pWord);
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	781b      	ldrb	r3, [r3, #0]
 8009568:	461a      	mov	r2, r3
 800956a:	697b      	ldr	r3, [r7, #20]
 800956c:	4413      	add	r3, r2
 800956e:	617b      	str	r3, [r7, #20]
    CrcLo = LOWORD(crc);
 8009570:	697b      	ldr	r3, [r7, #20]
 8009572:	b29b      	uxth	r3, r3
 8009574:	613b      	str	r3, [r7, #16]
    CrcHi = HIWORD(crc);
 8009576:	697b      	ldr	r3, [r7, #20]
 8009578:	0c1b      	lsrs	r3, r3, #16
 800957a:	60fb      	str	r3, [r7, #12]
    crc = CrcLo + CrcHi;
 800957c:	693a      	ldr	r2, [r7, #16]
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	4413      	add	r3, r2
 8009582:	617b      	str	r3, [r7, #20]

    CrcHi = HIWORD(crc);
 8009584:	697b      	ldr	r3, [r7, #20]
 8009586:	0c1b      	lsrs	r3, r3, #16
 8009588:	60fb      	str	r3, [r7, #12]
    crc += CrcHi;
 800958a:	697a      	ldr	r2, [r7, #20]
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	4413      	add	r3, r2
 8009590:	617b      	str	r3, [r7, #20]
    if (crc == 0xFFFF)                     // remove the -0 ambiguity
 8009592:	697b      	ldr	r3, [r7, #20]
 8009594:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009598:	4293      	cmp	r3, r2
 800959a:	d101      	bne.n	80095a0 <EOEAPPL_CalcCheckSum+0x72>
          crc = 0;
 800959c:	2300      	movs	r3, #0
 800959e:	617b      	str	r3, [r7, #20]

    RetCrc = (UINT16)crc;
 80095a0:	697b      	ldr	r3, [r7, #20]
 80095a2:	817b      	strh	r3, [r7, #10]
    RetCrc = ~RetCrc;
 80095a4:	897b      	ldrh	r3, [r7, #10]
 80095a6:	43db      	mvns	r3, r3
 80095a8:	817b      	strh	r3, [r7, #10]
    return(RetCrc);
 80095aa:	897b      	ldrh	r3, [r7, #10]
}
 80095ac:	4618      	mov	r0, r3
 80095ae:	371c      	adds	r7, #28
 80095b0:	46bd      	mov	sp, r7
 80095b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b6:	4770      	bx	lr

080095b8 <EOEAPPL_ReceiveFrameInd>:

 \brief    This function is called when an Ethernet frame is received over EoE
*////////////////////////////////////////////////////////////////////////////////////////

void EOEAPPL_ReceiveFrameInd(UINT8 MBXMEM * pFrame, UINT16 frameSize)
{
 80095b8:	b580      	push	{r7, lr}
 80095ba:	b088      	sub	sp, #32
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
 80095c0:	460b      	mov	r3, r1
 80095c2:	807b      	strh	r3, [r7, #2]
    switch ( ((ETHERNET_FRAME *) pFrame)->FrameType )
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	899b      	ldrh	r3, [r3, #12]
 80095c8:	2b08      	cmp	r3, #8
 80095ca:	d069      	beq.n	80096a0 <EOEAPPL_ReceiveFrameInd+0xe8>
 80095cc:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 80095d0:	f040 80e4 	bne.w	800979c <EOEAPPL_ReceiveFrameInd+0x1e4>
    {
    case ETHERNET_FRAME_TYPE_ARP1_SW:
        {
            ETHERNET_FRAME MBXMEM * pSendFrame = (ETHERNET_FRAME MBXMEM *) ALLOCMEM(frameSize);
 80095d4:	887b      	ldrh	r3, [r7, #2]
 80095d6:	4618      	mov	r0, r3
 80095d8:	f003 fc02 	bl	800cde0 <malloc>
 80095dc:	4603      	mov	r3, r0
 80095de:	61fb      	str	r3, [r7, #28]
            ARP_IP_HEADER MBXMEM    * pArpIp = (ARP_IP_HEADER MBXMEM    *) &pSendFrame[1];
 80095e0:	69fb      	ldr	r3, [r7, #28]
 80095e2:	330e      	adds	r3, #14
 80095e4:	61bb      	str	r3, [r7, #24]

            /*Copy Receive Frame to create ARP Reply*/
            MBXMEMCPY(pSendFrame,pFrame,frameSize);
 80095e6:	887b      	ldrh	r3, [r7, #2]
 80095e8:	461a      	mov	r2, r3
 80095ea:	6879      	ldr	r1, [r7, #4]
 80095ec:	69f8      	ldr	r0, [r7, #28]
 80095ee:	f003 fc17 	bl	800ce20 <memcpy>
            if ( ( MBXMEMCMP(BroadcastEthernetAddress, pSendFrame->Destination.b, 4) == 0 )
 80095f2:	69fb      	ldr	r3, [r7, #28]
 80095f4:	2204      	movs	r2, #4
 80095f6:	4619      	mov	r1, r3
 80095f8:	486a      	ldr	r0, [pc, #424]	; (80097a4 <EOEAPPL_ReceiveFrameInd+0x1ec>)
 80095fa:	f003 fc01 	bl	800ce00 <memcmp>
 80095fe:	4603      	mov	r3, r0
 8009600:	2b00      	cmp	r3, #0
 8009602:	f040 80c8 	bne.w	8009796 <EOEAPPL_ReceiveFrameInd+0x1de>
                &&( pArpIp->hwAddrSpace == SWAPWORD(ARP_HW_ADDR_SPACE_ETHERNET_SW) )
 8009606:	69bb      	ldr	r3, [r7, #24]
 8009608:	881b      	ldrh	r3, [r3, #0]
 800960a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800960e:	f040 80c2 	bne.w	8009796 <EOEAPPL_ReceiveFrameInd+0x1de>
                &&( pArpIp->lengthHwAddr == ETHERNET_ADDRESS_LEN )
 8009612:	69bb      	ldr	r3, [r7, #24]
 8009614:	791b      	ldrb	r3, [r3, #4]
 8009616:	2b06      	cmp	r3, #6
 8009618:	f040 80bd 	bne.w	8009796 <EOEAPPL_ReceiveFrameInd+0x1de>
                &&( pArpIp->protAddrSpace == SWAPWORD(ETHERNET_FRAME_TYPE_IP_SW) )
 800961c:	69bb      	ldr	r3, [r7, #24]
 800961e:	885b      	ldrh	r3, [r3, #2]
 8009620:	2b08      	cmp	r3, #8
 8009622:	f040 80b8 	bne.w	8009796 <EOEAPPL_ReceiveFrameInd+0x1de>
                &&( pArpIp->lengthProtAddr == SIZEOF(UINT32) )
 8009626:	69bb      	ldr	r3, [r7, #24]
 8009628:	795b      	ldrb	r3, [r3, #5]
 800962a:	2b04      	cmp	r3, #4
 800962c:	f040 80b3 	bne.w	8009796 <EOEAPPL_ReceiveFrameInd+0x1de>
                &&( pArpIp->opcode == SWAPWORD(ARP_OPCODE_REQUEST_SW) )
 8009630:	69bb      	ldr	r3, [r7, #24]
 8009632:	88db      	ldrh	r3, [r3, #6]
 8009634:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009638:	f040 80ad 	bne.w	8009796 <EOEAPPL_ReceiveFrameInd+0x1de>
                )
            {
                MBXMEMCPY(pSendFrame->Destination.b, pSendFrame->Source.b, 6);
 800963c:	69f8      	ldr	r0, [r7, #28]
 800963e:	69fb      	ldr	r3, [r7, #28]
 8009640:	3306      	adds	r3, #6
 8009642:	2206      	movs	r2, #6
 8009644:	4619      	mov	r1, r3
 8009646:	f003 fbeb 	bl	800ce20 <memcpy>
                MBXMEMCPY(pSendFrame->Source.b, &aMacAdd[0], 6);
 800964a:	69fb      	ldr	r3, [r7, #28]
 800964c:	3306      	adds	r3, #6
 800964e:	2206      	movs	r2, #6
 8009650:	4955      	ldr	r1, [pc, #340]	; (80097a8 <EOEAPPL_ReceiveFrameInd+0x1f0>)
 8009652:	4618      	mov	r0, r3
 8009654:	f003 fbe4 	bl	800ce20 <memcpy>

                MBXMEMCPY(pArpIp->macDest.b, pArpIp->macSource.b, 6);
 8009658:	69bb      	ldr	r3, [r7, #24]
 800965a:	f103 0014 	add.w	r0, r3, #20
 800965e:	69bb      	ldr	r3, [r7, #24]
 8009660:	3308      	adds	r3, #8
 8009662:	2206      	movs	r2, #6
 8009664:	4619      	mov	r1, r3
 8009666:	f003 fbdb 	bl	800ce20 <memcpy>
                MBXMEMCPY(pArpIp->macSource.b, &aMacAdd[0], 6);
 800966a:	69bb      	ldr	r3, [r7, #24]
 800966c:	3308      	adds	r3, #8
 800966e:	2206      	movs	r2, #6
 8009670:	494d      	ldr	r1, [pc, #308]	; (80097a8 <EOEAPPL_ReceiveFrameInd+0x1f0>)
 8009672:	4618      	mov	r0, r3
 8009674:	f003 fbd4 	bl	800ce20 <memcpy>

                MBXMEMCPY( &pArpIp->ipDest, &pArpIp->ipSource, 4);
 8009678:	69bb      	ldr	r3, [r7, #24]
 800967a:	331c      	adds	r3, #28
 800967c:	69ba      	ldr	r2, [r7, #24]
 800967e:	3210      	adds	r2, #16
 8009680:	6812      	ldr	r2, [r2, #0]
 8009682:	601a      	str	r2, [r3, #0]
                MBXMEMCPY( &pArpIp->ipSource, &aIpAdd[0], 4);
 8009684:	69bb      	ldr	r3, [r7, #24]
 8009686:	3310      	adds	r3, #16
 8009688:	4a48      	ldr	r2, [pc, #288]	; (80097ac <EOEAPPL_ReceiveFrameInd+0x1f4>)
 800968a:	6812      	ldr	r2, [r2, #0]
 800968c:	601a      	str	r2, [r3, #0]

                pArpIp->opcode = SWAPWORD(ARP_OPCODE_REPLY_SW);
 800968e:	69bb      	ldr	r3, [r7, #24]
 8009690:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009694:	80da      	strh	r2, [r3, #6]

                EOE_SendFrameReq((UINT8 MBXMEM *) pSendFrame, ARP_IP_HEADER_LEN + ETHERNET_FRAME_LEN);
 8009696:	212e      	movs	r1, #46	; 0x2e
 8009698:	69f8      	ldr	r0, [r7, #28]
 800969a:	f7fd fcaf 	bl	8006ffc <EOE_SendFrameReq>
            }
        }
        break;
 800969e:	e07a      	b.n	8009796 <EOEAPPL_ReceiveFrameInd+0x1de>
    case ETHERNET_FRAME_TYPE_IP_SW:
        {
            ETHERNET_IP_MAX_FRAME MBXMEM * pIPHeader = (ETHERNET_IP_MAX_FRAME MBXMEM *) ALLOCMEM(frameSize);			
 80096a0:	887b      	ldrh	r3, [r7, #2]
 80096a2:	4618      	mov	r0, r3
 80096a4:	f003 fb9c 	bl	800cde0 <malloc>
 80096a8:	4603      	mov	r3, r0
 80096aa:	617b      	str	r3, [r7, #20]

            /*Copy Receive Frame to create ICMP Reply*/
            MBXMEMCPY(pIPHeader,pFrame,frameSize);
 80096ac:	887b      	ldrh	r3, [r7, #2]
 80096ae:	461a      	mov	r2, r3
 80096b0:	6879      	ldr	r1, [r7, #4]
 80096b2:	6978      	ldr	r0, [r7, #20]
 80096b4:	f003 fbb4 	bl	800ce20 <memcpy>

            if (  ( pIPHeader->Ip.protocol == IP_PROTOCOL_ICMP )
 80096b8:	697b      	ldr	r3, [r7, #20]
 80096ba:	7e5b      	ldrb	r3, [r3, #25]
 80096bc:	2b01      	cmp	r3, #1
 80096be:	d161      	bne.n	8009784 <EOEAPPL_ReceiveFrameInd+0x1cc>
                &&( pIPHeader->IpData.Icmp.type == ICMP_TYPE_ECHO )
 80096c0:	697b      	ldr	r3, [r7, #20]
 80096c2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80096c6:	2b08      	cmp	r3, #8
 80096c8:	d15c      	bne.n	8009784 <EOEAPPL_ReceiveFrameInd+0x1cc>
                &&( MBXMEMCMP(&pIPHeader->Ip.dest, aIpAdd, 4) == 0 )
 80096ca:	697b      	ldr	r3, [r7, #20]
 80096cc:	3320      	adds	r3, #32
 80096ce:	2204      	movs	r2, #4
 80096d0:	4936      	ldr	r1, [pc, #216]	; (80097ac <EOEAPPL_ReceiveFrameInd+0x1f4>)
 80096d2:	4618      	mov	r0, r3
 80096d4:	f003 fb94 	bl	800ce00 <memcmp>
 80096d8:	4603      	mov	r3, r0
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d152      	bne.n	8009784 <EOEAPPL_ReceiveFrameInd+0x1cc>
                )
            {
                // ping requested
                UINT16 length;
                UINT16 lo = 0;
 80096de:	2300      	movs	r3, #0
 80096e0:	827b      	strh	r3, [r7, #18]
                UINT16 hi = 0;
 80096e2:	2300      	movs	r3, #0
 80096e4:	823b      	strh	r3, [r7, #16]
                UINT32 tmp;

                // length is in BigEndian format -> swap bytes
                lo = (( pIPHeader->Ip.length) & 0xff) << 8;
 80096e6:	697b      	ldr	r3, [r7, #20]
 80096e8:	8a5b      	ldrh	r3, [r3, #18]
 80096ea:	021b      	lsls	r3, r3, #8
 80096ec:	827b      	strh	r3, [r7, #18]
                hi = pIPHeader->Ip.length >> 8;
 80096ee:	697b      	ldr	r3, [r7, #20]
 80096f0:	8a5b      	ldrh	r3, [r3, #18]
 80096f2:	0a1b      	lsrs	r3, r3, #8
 80096f4:	823b      	strh	r3, [r7, #16]
                length = hi + lo;
 80096f6:	8a3a      	ldrh	r2, [r7, #16]
 80096f8:	8a7b      	ldrh	r3, [r7, #18]
 80096fa:	4413      	add	r3, r2
 80096fc:	81fb      	strh	r3, [r7, #14]
                // swap src and dest ip address
                tmp = pIPHeader->Ip.src;
 80096fe:	697b      	ldr	r3, [r7, #20]
 8009700:	69db      	ldr	r3, [r3, #28]
 8009702:	60bb      	str	r3, [r7, #8]
                pIPHeader->Ip.src = pIPHeader->Ip.dest;
 8009704:	697b      	ldr	r3, [r7, #20]
 8009706:	6a1a      	ldr	r2, [r3, #32]
 8009708:	697b      	ldr	r3, [r7, #20]
 800970a:	61da      	str	r2, [r3, #28]
                pIPHeader->Ip.dest = tmp;
 800970c:	697b      	ldr	r3, [r7, #20]
 800970e:	68ba      	ldr	r2, [r7, #8]
 8009710:	621a      	str	r2, [r3, #32]

                // set ping reply command
                pIPHeader->IpData.Icmp.type = ICMP_TYPE_ECHO_REPLY;
 8009712:	697b      	ldr	r3, [r7, #20]
 8009714:	2200      	movs	r2, #0
 8009716:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

                // swap src and dest mac address
                MBXMEMCPY(pIPHeader->Ether.Destination.b, pIPHeader->Ether.Source.b, 6);
 800971a:	6978      	ldr	r0, [r7, #20]
 800971c:	697b      	ldr	r3, [r7, #20]
 800971e:	3306      	adds	r3, #6
 8009720:	2206      	movs	r2, #6
 8009722:	4619      	mov	r1, r3
 8009724:	f003 fb7c 	bl	800ce20 <memcpy>
                MBXMEMCPY(pIPHeader->Ether.Source.b, aMacAdd, 6);
 8009728:	697b      	ldr	r3, [r7, #20]
 800972a:	3306      	adds	r3, #6
 800972c:	4a1e      	ldr	r2, [pc, #120]	; (80097a8 <EOEAPPL_ReceiveFrameInd+0x1f0>)
 800972e:	6810      	ldr	r0, [r2, #0]
 8009730:	6018      	str	r0, [r3, #0]
 8009732:	8892      	ldrh	r2, [r2, #4]
 8009734:	809a      	strh	r2, [r3, #4]

                // calculate ip checksum
                pIPHeader->Ip.cksum = 0;
 8009736:	697b      	ldr	r3, [r7, #20]
 8009738:	2200      	movs	r2, #0
 800973a:	835a      	strh	r2, [r3, #26]
                pIPHeader->Ip.cksum = SWAPWORD(EOEAPPL_CalcCheckSum((UINT16 MBXMEM *) &pIPHeader->Ip, IP_HEADER_MINIMUM_LEN));
 800973c:	697b      	ldr	r3, [r7, #20]
 800973e:	3310      	adds	r3, #16
 8009740:	2114      	movs	r1, #20
 8009742:	4618      	mov	r0, r3
 8009744:	f7ff fef3 	bl	800952e <EOEAPPL_CalcCheckSum>
 8009748:	4603      	mov	r3, r0
 800974a:	461a      	mov	r2, r3
 800974c:	697b      	ldr	r3, [r7, #20]
 800974e:	835a      	strh	r2, [r3, #26]
                // calculate icmp checksum
                pIPHeader->IpData.Icmp.checksum = 0;
 8009750:	697b      	ldr	r3, [r7, #20]
 8009752:	2200      	movs	r2, #0
 8009754:	84da      	strh	r2, [r3, #38]	; 0x26
                /* type cast because of warning was added */
                pIPHeader->IpData.Icmp.checksum = SWAPWORD(EOEAPPL_CalcCheckSum((UINT16 MBXMEM *) &pIPHeader->IpData.Icmp, (UINT16) (length - 20)));
 8009756:	697b      	ldr	r3, [r7, #20]
 8009758:	f103 0224 	add.w	r2, r3, #36	; 0x24
 800975c:	89fb      	ldrh	r3, [r7, #14]
 800975e:	3b14      	subs	r3, #20
 8009760:	b29b      	uxth	r3, r3
 8009762:	4619      	mov	r1, r3
 8009764:	4610      	mov	r0, r2
 8009766:	f7ff fee2 	bl	800952e <EOEAPPL_CalcCheckSum>
 800976a:	4603      	mov	r3, r0
 800976c:	461a      	mov	r2, r3
 800976e:	697b      	ldr	r3, [r7, #20]
 8009770:	84da      	strh	r2, [r3, #38]	; 0x26
                /* type cast because of warning was added */
                EOE_SendFrameReq((UINT8 MBXMEM *) pIPHeader, (UINT16) (ETHERNET_FRAME_LEN + length));
 8009772:	89fb      	ldrh	r3, [r7, #14]
 8009774:	330e      	adds	r3, #14
 8009776:	b29b      	uxth	r3, r3
 8009778:	4619      	mov	r1, r3
 800977a:	6978      	ldr	r0, [r7, #20]
 800977c:	f7fd fc3e 	bl	8006ffc <EOE_SendFrameReq>
            {
 8009780:	bf00      	nop
                    FREEMEM(pIPHeader);
                    pIPHeader = NULL;
                }
            }
        }
        break;
 8009782:	e00a      	b.n	800979a <EOEAPPL_ReceiveFrameInd+0x1e2>
                if(pIPHeader != NULL)
 8009784:	697b      	ldr	r3, [r7, #20]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d007      	beq.n	800979a <EOEAPPL_ReceiveFrameInd+0x1e2>
                    FREEMEM(pIPHeader);
 800978a:	6978      	ldr	r0, [r7, #20]
 800978c:	f003 fb30 	bl	800cdf0 <free>
                    pIPHeader = NULL;
 8009790:	2300      	movs	r3, #0
 8009792:	617b      	str	r3, [r7, #20]
        break;
 8009794:	e001      	b.n	800979a <EOEAPPL_ReceiveFrameInd+0x1e2>
        break;
 8009796:	bf00      	nop
 8009798:	e000      	b.n	800979c <EOEAPPL_ReceiveFrameInd+0x1e4>
        break;
 800979a:	bf00      	nop
    }
}
 800979c:	bf00      	nop
 800979e:	3720      	adds	r7, #32
 80097a0:	46bd      	mov	sp, r7
 80097a2:	bd80      	pop	{r7, pc}
 80097a4:	0800db2c 	.word	0x0800db2c
 80097a8:	200006d4 	.word	0x200006d4
 80097ac:	200006d0 	.word	0x200006d0

080097b0 <EOEAPPL_GetSettingsInd>:

 \brief    This function is called when the IP get settings were received over EoE
*////////////////////////////////////////////////////////////////////////////////////////
/* ECATCHANGE_START(V5.11) EOE1*/
UINT16 EOEAPPL_GetSettingsInd(ETHERCAT_EOE_INIT MBXMEM *pEoeInit,UINT16 *pMbxLength)
{
 80097b0:	b480      	push	{r7}
 80097b2:	b083      	sub	sp, #12
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	6078      	str	r0, [r7, #4]
 80097b8:	6039      	str	r1, [r7, #0]
    /* Clear include Flags */
    pEoeInit->Flags1 = 0;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	2200      	movs	r2, #0
 80097be:	801a      	strh	r2, [r3, #0]
    pEoeInit->Flags2 = 0;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	2200      	movs	r2, #0
 80097c4:	805a      	strh	r2, [r3, #2]

    /* set initial get IP parameter response length */
    *pMbxLength = 10;
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	220a      	movs	r2, #10
 80097ca:	801a      	strh	r2, [r3, #0]

     /* set MAC Address */
    MBXMEMCPY(&pEoeInit->MacAddr,aMacAdd, 6);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	3304      	adds	r3, #4
 80097d0:	4a20      	ldr	r2, [pc, #128]	; (8009854 <EOEAPPL_GetSettingsInd+0xa4>)
 80097d2:	6810      	ldr	r0, [r2, #0]
 80097d4:	6018      	str	r0, [r3, #0]
 80097d6:	8892      	ldrh	r2, [r2, #4]
 80097d8:	809a      	strh	r2, [r3, #4]
    pEoeInit->Flags1 |= EOEINIT_CONTAINSMACADDR;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	881b      	ldrh	r3, [r3, #0]
 80097de:	f043 0301 	orr.w	r3, r3, #1
 80097e2:	b29a      	uxth	r2, r3
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	801a      	strh	r2, [r3, #0]
    *pMbxLength += 6;
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	881b      	ldrh	r3, [r3, #0]
 80097ec:	3306      	adds	r3, #6
 80097ee:	b29a      	uxth	r2, r3
 80097f0:	683b      	ldr	r3, [r7, #0]
 80097f2:	801a      	strh	r2, [r3, #0]

    // set IP Address
    ((UINT8 MBXMEM *) &pEoeInit->IpAddr)[3] = aIpAdd[0];
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	330c      	adds	r3, #12
 80097f8:	3303      	adds	r3, #3
 80097fa:	4a17      	ldr	r2, [pc, #92]	; (8009858 <EOEAPPL_GetSettingsInd+0xa8>)
 80097fc:	7812      	ldrb	r2, [r2, #0]
 80097fe:	701a      	strb	r2, [r3, #0]
    ((UINT8 MBXMEM *) &pEoeInit->IpAddr)[2] = aIpAdd[1];
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	330c      	adds	r3, #12
 8009804:	3302      	adds	r3, #2
 8009806:	4a14      	ldr	r2, [pc, #80]	; (8009858 <EOEAPPL_GetSettingsInd+0xa8>)
 8009808:	7852      	ldrb	r2, [r2, #1]
 800980a:	701a      	strb	r2, [r3, #0]
    ((UINT8 MBXMEM *) &pEoeInit->IpAddr)[1] = aIpAdd[2];
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	330c      	adds	r3, #12
 8009810:	3301      	adds	r3, #1
 8009812:	4a11      	ldr	r2, [pc, #68]	; (8009858 <EOEAPPL_GetSettingsInd+0xa8>)
 8009814:	7892      	ldrb	r2, [r2, #2]
 8009816:	701a      	strb	r2, [r3, #0]
    ((UINT8 MBXMEM *) &pEoeInit->IpAddr)[0] = aIpAdd[3];
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	330c      	adds	r3, #12
 800981c:	4a0e      	ldr	r2, [pc, #56]	; (8009858 <EOEAPPL_GetSettingsInd+0xa8>)
 800981e:	78d2      	ldrb	r2, [r2, #3]
 8009820:	701a      	strb	r2, [r3, #0]
    pEoeInit->Flags1 |= EOEINIT_CONTAINSIPADDR;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	881b      	ldrh	r3, [r3, #0]
 8009826:	f043 0302 	orr.w	r3, r3, #2
 800982a:	b29a      	uxth	r2, r3
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	801a      	strh	r2, [r3, #0]
    *pMbxLength += 4;
 8009830:	683b      	ldr	r3, [r7, #0]
 8009832:	881b      	ldrh	r3, [r3, #0]
 8009834:	3304      	adds	r3, #4
 8009836:	b29a      	uxth	r2, r3
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	801a      	strh	r2, [r3, #0]

    pEoeInit->Flags1 = SWAPWORD(pEoeInit->Flags1);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	881a      	ldrh	r2, [r3, #0]
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	801a      	strh	r2, [r3, #0]
    
    return 0;
 8009844:	2300      	movs	r3, #0
}
 8009846:	4618      	mov	r0, r3
 8009848:	370c      	adds	r7, #12
 800984a:	46bd      	mov	sp, r7
 800984c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009850:	4770      	bx	lr
 8009852:	bf00      	nop
 8009854:	200006d4 	.word	0x200006d4
 8009858:	200006d0 	.word	0x200006d0

0800985c <EOEAPPL_SettingsInd>:

 \brief    This function is called when the IP settings were received over EoE
*////////////////////////////////////////////////////////////////////////////////////////

UINT16 EOEAPPL_SettingsInd(ETHERCAT_EOE_INIT MBXMEM *pEoeInit)
{
 800985c:	b480      	push	{r7}
 800985e:	b085      	sub	sp, #20
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]
    UINT16 result = 0;
 8009864:	2300      	movs	r3, #0
 8009866:	81fb      	strh	r3, [r7, #14]

    if ( SWAPWORD(pEoeInit->Flags1) & EOEINIT_CONTAINSMACADDR )
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	881b      	ldrh	r3, [r3, #0]
 800986c:	f003 0301 	and.w	r3, r3, #1
 8009870:	2b00      	cmp	r3, #0
 8009872:	d006      	beq.n	8009882 <EOEAPPL_SettingsInd+0x26>
    {
        // set MAC Address
        MBXMEMCPY(aMacAdd, &pEoeInit->MacAddr, 6);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	1d1a      	adds	r2, r3, #4
 8009878:	4b1b      	ldr	r3, [pc, #108]	; (80098e8 <EOEAPPL_SettingsInd+0x8c>)
 800987a:	6810      	ldr	r0, [r2, #0]
 800987c:	6018      	str	r0, [r3, #0]
 800987e:	8892      	ldrh	r2, [r2, #4]
 8009880:	809a      	strh	r2, [r3, #4]
    }
    if(!(pEoeInit->Flags1 & EOEINIT_CONTAINSIPADDR)
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	881b      	ldrh	r3, [r3, #0]
 8009886:	f003 0302 	and.w	r3, r3, #2
 800988a:	2b00      	cmp	r3, #0
 800988c:	d009      	beq.n	80098a2 <EOEAPPL_SettingsInd+0x46>
        ||((pEoeInit->Flags1 & EOEINIT_CONTAINSIPADDR) && (pEoeInit->IpAddr == 0)))
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	881b      	ldrh	r3, [r3, #0]
 8009892:	f003 0302 	and.w	r3, r3, #2
 8009896:	2b00      	cmp	r3, #0
 8009898:	d007      	beq.n	80098aa <EOEAPPL_SettingsInd+0x4e>
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	68db      	ldr	r3, [r3, #12]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d103      	bne.n	80098aa <EOEAPPL_SettingsInd+0x4e>
    {
        /*no IP defined (IP is assigned via DHCP) => not supported yet*/
        result = EOE_RESULT_NO_DHCP_SUPPORT;
 80098a2:	f240 2302 	movw	r3, #514	; 0x202
 80098a6:	81fb      	strh	r3, [r7, #14]
 80098a8:	e016      	b.n	80098d8 <EOEAPPL_SettingsInd+0x7c>
    }
    else
    {
        // set IP Address
        aIpAdd[0] = ((UINT8 MBXMEM *) &pEoeInit->IpAddr)[3];
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	330c      	adds	r3, #12
 80098ae:	3303      	adds	r3, #3
 80098b0:	781a      	ldrb	r2, [r3, #0]
 80098b2:	4b0e      	ldr	r3, [pc, #56]	; (80098ec <EOEAPPL_SettingsInd+0x90>)
 80098b4:	701a      	strb	r2, [r3, #0]
        aIpAdd[1] = ((UINT8 MBXMEM *) &pEoeInit->IpAddr)[2];
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	330c      	adds	r3, #12
 80098ba:	3302      	adds	r3, #2
 80098bc:	781a      	ldrb	r2, [r3, #0]
 80098be:	4b0b      	ldr	r3, [pc, #44]	; (80098ec <EOEAPPL_SettingsInd+0x90>)
 80098c0:	705a      	strb	r2, [r3, #1]
        aIpAdd[2] = ((UINT8 MBXMEM *) &pEoeInit->IpAddr)[1];
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	330c      	adds	r3, #12
 80098c6:	3301      	adds	r3, #1
 80098c8:	781a      	ldrb	r2, [r3, #0]
 80098ca:	4b08      	ldr	r3, [pc, #32]	; (80098ec <EOEAPPL_SettingsInd+0x90>)
 80098cc:	709a      	strb	r2, [r3, #2]
        aIpAdd[3] = ((UINT8 MBXMEM *) &pEoeInit->IpAddr)[0];
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	330c      	adds	r3, #12
 80098d2:	781a      	ldrb	r2, [r3, #0]
 80098d4:	4b05      	ldr	r3, [pc, #20]	; (80098ec <EOEAPPL_SettingsInd+0x90>)
 80098d6:	70da      	strb	r2, [r3, #3]
    }

    return result;
 80098d8:	89fb      	ldrh	r3, [r7, #14]
}
 80098da:	4618      	mov	r0, r3
 80098dc:	3714      	adds	r7, #20
 80098de:	46bd      	mov	sp, r7
 80098e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e4:	4770      	bx	lr
 80098e6:	bf00      	nop
 80098e8:	200006d4 	.word	0x200006d4
 80098ec:	200006d0 	.word	0x200006d0

080098f0 <FOE_Read>:
 \brief    The function starts a file reading

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 FOE_Read(UINT16 MBXMEM * pName, UINT16 nameSize, UINT16 MBXMEM * pData, UINT32 password)
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b08a      	sub	sp, #40	; 0x28
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	60f8      	str	r0, [r7, #12]
 80098f8:	607a      	str	r2, [r7, #4]
 80098fa:	603b      	str	r3, [r7, #0]
 80098fc:	460b      	mov	r3, r1
 80098fe:	817b      	strh	r3, [r7, #10]
    UINT16 size = 0;
 8009900:	2300      	movs	r3, #0
 8009902:	84fb      	strh	r3, [r7, #38]	; 0x26
    UINT16 i = 0;
 8009904:	2300      	movs	r3, #0
 8009906:	84bb      	strh	r3, [r7, #36]	; 0x24

    CHAR aReadFileName[MAX_FILE_NAME_SIZE];

    /* ECATCHANGE_START(V5.11) FOE2*/
    if ((nameSize + 1) > MAX_FILE_NAME_SIZE)
 8009908:	897b      	ldrh	r3, [r7, #10]
 800990a:	2b0f      	cmp	r3, #15
 800990c:	d902      	bls.n	8009914 <FOE_Read+0x24>
    {
        return ECAT_FOE_ERRCODE_DISKFULL;
 800990e:	f248 0303 	movw	r3, #32771	; 0x8003
 8009912:	e03a      	b.n	800998a <FOE_Read+0x9a>
    }

    /*Read requested file name to endianess conversion if required*/
    MBXSTRCPY(aReadFileName, pName, nameSize);
 8009914:	897a      	ldrh	r2, [r7, #10]
 8009916:	f107 0314 	add.w	r3, r7, #20
 800991a:	68f9      	ldr	r1, [r7, #12]
 800991c:	4618      	mov	r0, r3
 800991e:	f003 fa7f 	bl	800ce20 <memcpy>
    aReadFileName[nameSize] = '\0';
 8009922:	897b      	ldrh	r3, [r7, #10]
 8009924:	3328      	adds	r3, #40	; 0x28
 8009926:	443b      	add	r3, r7
 8009928:	2200      	movs	r2, #0
 800992a:	f803 2c14 	strb.w	r2, [r3, #-20]
    /* ECATCHANGE_END(V5.11) FOE2*/


    {
    /* for test only the written file name can be read */
    for (i = 0; i < nameSize; i++)
 800992e:	2300      	movs	r3, #0
 8009930:	84bb      	strh	r3, [r7, #36]	; 0x24
 8009932:	e00f      	b.n	8009954 <FOE_Read+0x64>
    {
        if (aReadFileName[i] != aFileName[i] )
 8009934:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009936:	3328      	adds	r3, #40	; 0x28
 8009938:	443b      	add	r3, r7
 800993a:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 800993e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009940:	4914      	ldr	r1, [pc, #80]	; (8009994 <FOE_Read+0xa4>)
 8009942:	5ccb      	ldrb	r3, [r1, r3]
 8009944:	429a      	cmp	r2, r3
 8009946:	d002      	beq.n	800994e <FOE_Read+0x5e>
            /* file name not found */
            return ECAT_FOE_ERRCODE_NOTFOUND;
 8009948:	f248 0301 	movw	r3, #32769	; 0x8001
 800994c:	e01d      	b.n	800998a <FOE_Read+0x9a>
    for (i = 0; i < nameSize; i++)
 800994e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009950:	3301      	adds	r3, #1
 8009952:	84bb      	strh	r3, [r7, #36]	; 0x24
 8009954:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009956:	897b      	ldrh	r3, [r7, #10]
 8009958:	429a      	cmp	r2, r3
 800995a:	d3eb      	bcc.n	8009934 <FOE_Read+0x44>
    }

    if ( nFileSize >= (u16SendMbxSize-SIZEOF(TFOEHEADER)-MBX_HEADER_SIZE) )
 800995c:	4b0e      	ldr	r3, [pc, #56]	; (8009998 <FOE_Read+0xa8>)
 800995e:	881b      	ldrh	r3, [r3, #0]
 8009960:	f1a3 020e 	sub.w	r2, r3, #14
 8009964:	4b0d      	ldr	r3, [pc, #52]	; (800999c <FOE_Read+0xac>)
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	429a      	cmp	r2, r3
 800996a:	d804      	bhi.n	8009976 <FOE_Read+0x86>
        size = (u16SendMbxSize-SIZEOF(TFOEHEADER)-MBX_HEADER_SIZE);
 800996c:	4b0a      	ldr	r3, [pc, #40]	; (8009998 <FOE_Read+0xa8>)
 800996e:	881b      	ldrh	r3, [r3, #0]
 8009970:	3b0e      	subs	r3, #14
 8009972:	84fb      	strh	r3, [r7, #38]	; 0x26
 8009974:	e002      	b.n	800997c <FOE_Read+0x8c>
    else
        size = (unsigned short) nFileSize;
 8009976:	4b09      	ldr	r3, [pc, #36]	; (800999c <FOE_Read+0xac>)
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	84fb      	strh	r3, [r7, #38]	; 0x26

    MBXMEMCPY(pData, aFileData, size);
 800997c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800997e:	461a      	mov	r2, r3
 8009980:	4907      	ldr	r1, [pc, #28]	; (80099a0 <FOE_Read+0xb0>)
 8009982:	6878      	ldr	r0, [r7, #4]
 8009984:	f003 fa4c 	bl	800ce20 <memcpy>
    }
    return size;
 8009988:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
 800998a:	4618      	mov	r0, r3
 800998c:	3728      	adds	r7, #40	; 0x28
 800998e:	46bd      	mov	sp, r7
 8009990:	bd80      	pop	{r7, pc}
 8009992:	bf00      	nop
 8009994:	200006e4 	.word	0x200006e4
 8009998:	20000878 	.word	0x20000878
 800999c:	200006dc 	.word	0x200006dc
 80099a0:	200006f4 	.word	0x200006f4

080099a4 <FOE_Write>:
 \brief    The function starts a file writing

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 FOE_Write(UINT16 MBXMEM * pName, UINT16 nameSize, UINT32 password)
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b084      	sub	sp, #16
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	60f8      	str	r0, [r7, #12]
 80099ac:	460b      	mov	r3, r1
 80099ae:	607a      	str	r2, [r7, #4]
 80099b0:	817b      	strh	r3, [r7, #10]
    if ( nameSize < MAX_FILE_NAME_SIZE )
 80099b2:	897b      	ldrh	r3, [r7, #10]
 80099b4:	2b0f      	cmp	r3, #15
 80099b6:	d815      	bhi.n	80099e4 <FOE_Write+0x40>
    {
        /* for test every file name can be written */
        MBXSTRCPY(aFileName, pName, nameSize);
 80099b8:	897b      	ldrh	r3, [r7, #10]
 80099ba:	461a      	mov	r2, r3
 80099bc:	68f9      	ldr	r1, [r7, #12]
 80099be:	480c      	ldr	r0, [pc, #48]	; (80099f0 <FOE_Write+0x4c>)
 80099c0:	f003 fa2e 	bl	800ce20 <memcpy>
        MBXSTRCPY(aFileName+nameSize, "\0", 1); //string termination
 80099c4:	897b      	ldrh	r3, [r7, #10]
 80099c6:	4a0a      	ldr	r2, [pc, #40]	; (80099f0 <FOE_Write+0x4c>)
 80099c8:	4413      	add	r3, r2
 80099ca:	2201      	movs	r2, #1
 80099cc:	4909      	ldr	r1, [pc, #36]	; (80099f4 <FOE_Write+0x50>)
 80099ce:	4618      	mov	r0, r3
 80099d0:	f003 fa26 	bl	800ce20 <memcpy>


        nFileWriteOffset = 0;
 80099d4:	4b08      	ldr	r3, [pc, #32]	; (80099f8 <FOE_Write+0x54>)
 80099d6:	2200      	movs	r2, #0
 80099d8:	601a      	str	r2, [r3, #0]
        nFileSize = 0;
 80099da:	4b08      	ldr	r3, [pc, #32]	; (80099fc <FOE_Write+0x58>)
 80099dc:	2200      	movs	r2, #0
 80099de:	601a      	str	r2, [r3, #0]
        return 0;
 80099e0:	2300      	movs	r3, #0
 80099e2:	e001      	b.n	80099e8 <FOE_Write+0x44>
    }
    else
        return ECAT_FOE_ERRCODE_DISKFULL;
 80099e4:	f248 0303 	movw	r3, #32771	; 0x8003
}
 80099e8:	4618      	mov	r0, r3
 80099ea:	3710      	adds	r7, #16
 80099ec:	46bd      	mov	sp, r7
 80099ee:	bd80      	pop	{r7, pc}
 80099f0:	200006e4 	.word	0x200006e4
 80099f4:	0800d55c 	.word	0x0800d55c
 80099f8:	200006e0 	.word	0x200006e0
 80099fc:	200006dc 	.word	0x200006dc

08009a00 <FOE_Data>:
 \brief    The function is called to write the next part of a file

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 FOE_Data(UINT16 MBXMEM * pData, UINT16 Size)
{
 8009a00:	b580      	push	{r7, lr}
 8009a02:	b082      	sub	sp, #8
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
 8009a08:	460b      	mov	r3, r1
 8009a0a:	807b      	strh	r3, [r7, #2]
        if((nFileWriteOffset + Size) > MAX_FILE_SIZE)
 8009a0c:	887a      	ldrh	r2, [r7, #2]
 8009a0e:	4b1a      	ldr	r3, [pc, #104]	; (8009a78 <FOE_Data+0x78>)
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	4413      	add	r3, r2
 8009a14:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 8009a18:	d902      	bls.n	8009a20 <FOE_Data+0x20>
            return ECAT_FOE_ERRCODE_DISKFULL;
 8009a1a:	f248 0303 	movw	r3, #32771	; 0x8003
 8009a1e:	e026      	b.n	8009a6e <FOE_Data+0x6e>

        if ( Size )
 8009a20:	887b      	ldrh	r3, [r7, #2]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d00a      	beq.n	8009a3c <FOE_Data+0x3c>
        {

                MBXMEMCPY(&aFileData[(nFileWriteOffset >> 1)], pData, Size);
 8009a26:	4b14      	ldr	r3, [pc, #80]	; (8009a78 <FOE_Data+0x78>)
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	085b      	lsrs	r3, r3, #1
 8009a2c:	005b      	lsls	r3, r3, #1
 8009a2e:	4a13      	ldr	r2, [pc, #76]	; (8009a7c <FOE_Data+0x7c>)
 8009a30:	4413      	add	r3, r2
 8009a32:	887a      	ldrh	r2, [r7, #2]
 8009a34:	6879      	ldr	r1, [r7, #4]
 8009a36:	4618      	mov	r0, r3
 8009a38:	f003 f9f2 	bl	800ce20 <memcpy>

        }
        if ( Size == (u16ReceiveMbxSize - MBX_HEADER_SIZE - FOE_HEADER_SIZE) )
 8009a3c:	887a      	ldrh	r2, [r7, #2]
 8009a3e:	4b10      	ldr	r3, [pc, #64]	; (8009a80 <FOE_Data+0x80>)
 8009a40:	881b      	ldrh	r3, [r3, #0]
 8009a42:	3b0e      	subs	r3, #14
 8009a44:	429a      	cmp	r2, r3
 8009a46:	d107      	bne.n	8009a58 <FOE_Data+0x58>
        {
            /* FoE-Data services will follow */
            nFileWriteOffset += Size;
 8009a48:	887a      	ldrh	r2, [r7, #2]
 8009a4a:	4b0b      	ldr	r3, [pc, #44]	; (8009a78 <FOE_Data+0x78>)
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	4413      	add	r3, r2
 8009a50:	4a09      	ldr	r2, [pc, #36]	; (8009a78 <FOE_Data+0x78>)
 8009a52:	6013      	str	r3, [r2, #0]
            return 0;
 8009a54:	2300      	movs	r3, #0
 8009a56:	e00a      	b.n	8009a6e <FOE_Data+0x6e>
        }
        else
        {
            /* last part of the file is written */
            nFileSize = nFileWriteOffset + Size;
 8009a58:	887a      	ldrh	r2, [r7, #2]
 8009a5a:	4b07      	ldr	r3, [pc, #28]	; (8009a78 <FOE_Data+0x78>)
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	4413      	add	r3, r2
 8009a60:	4a08      	ldr	r2, [pc, #32]	; (8009a84 <FOE_Data+0x84>)
 8009a62:	6013      	str	r3, [r2, #0]
            nFileWriteOffset = 0;
 8009a64:	4b04      	ldr	r3, [pc, #16]	; (8009a78 <FOE_Data+0x78>)
 8009a66:	2200      	movs	r2, #0
 8009a68:	601a      	str	r2, [r3, #0]

            return FOE_ACKFINISHED;
 8009a6a:	f647 73fc 	movw	r3, #32764	; 0x7ffc
        }


}
 8009a6e:	4618      	mov	r0, r3
 8009a70:	3708      	adds	r7, #8
 8009a72:	46bd      	mov	sp, r7
 8009a74:	bd80      	pop	{r7, pc}
 8009a76:	bf00      	nop
 8009a78:	200006e0 	.word	0x200006e0
 8009a7c:	200006f4 	.word	0x200006f4
 8009a80:	2000087a 	.word	0x2000087a
 8009a84:	200006dc 	.word	0x200006dc

08009a88 <FOE_Ack>:
 \brief    The function is called when the reading of a part of a file is acknowledged

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 FOE_Ack(UINT32 fileOffset, UINT16 MBXMEM * pData)
{
 8009a88:	b580      	push	{r7, lr}
 8009a8a:	b084      	sub	sp, #16
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	6078      	str	r0, [r7, #4]
 8009a90:	6039      	str	r1, [r7, #0]
    if ( fileOffset < nFileSize )
 8009a92:	4b18      	ldr	r3, [pc, #96]	; (8009af4 <FOE_Ack+0x6c>)
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	687a      	ldr	r2, [r7, #4]
 8009a98:	429a      	cmp	r2, r3
 8009a9a:	d21e      	bcs.n	8009ada <FOE_Ack+0x52>
    {
        /* send next part of the file */
        UINT32 size;
        UINT32 sendSize = nFileSize-fileOffset;
 8009a9c:	4b15      	ldr	r3, [pc, #84]	; (8009af4 <FOE_Ack+0x6c>)
 8009a9e:	681a      	ldr	r2, [r3, #0]
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	1ad3      	subs	r3, r2, r3
 8009aa4:	60bb      	str	r3, [r7, #8]

        if ( sendSize >= (u16SendMbxSize-SIZEOF(TFOEHEADER)-MBX_HEADER_SIZE) )
 8009aa6:	4b14      	ldr	r3, [pc, #80]	; (8009af8 <FOE_Ack+0x70>)
 8009aa8:	881b      	ldrh	r3, [r3, #0]
 8009aaa:	3b0e      	subs	r3, #14
 8009aac:	68ba      	ldr	r2, [r7, #8]
 8009aae:	429a      	cmp	r2, r3
 8009ab0:	d304      	bcc.n	8009abc <FOE_Ack+0x34>
        {
            size = (u16SendMbxSize-SIZEOF(TFOEHEADER)-MBX_HEADER_SIZE);
 8009ab2:	4b11      	ldr	r3, [pc, #68]	; (8009af8 <FOE_Ack+0x70>)
 8009ab4:	881b      	ldrh	r3, [r3, #0]
 8009ab6:	3b0e      	subs	r3, #14
 8009ab8:	60fb      	str	r3, [r7, #12]
 8009aba:	e001      	b.n	8009ac0 <FOE_Ack+0x38>
        }
        else
        {
            size = sendSize;
 8009abc:	68bb      	ldr	r3, [r7, #8]
 8009abe:	60fb      	str	r3, [r7, #12]
        }
        MBXMEMCPY(pData, &aFileData[(fileOffset >> 1)], size);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	085b      	lsrs	r3, r3, #1
 8009ac4:	005b      	lsls	r3, r3, #1
 8009ac6:	4a0d      	ldr	r2, [pc, #52]	; (8009afc <FOE_Ack+0x74>)
 8009ac8:	4413      	add	r3, r2
 8009aca:	68fa      	ldr	r2, [r7, #12]
 8009acc:	4619      	mov	r1, r3
 8009ace:	6838      	ldr	r0, [r7, #0]
 8009ad0:	f003 f9a6 	bl	800ce20 <memcpy>

        return ((UINT16) size);
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	b29b      	uxth	r3, r3
 8009ad8:	e008      	b.n	8009aec <FOE_Ack+0x64>
    }
    else if ( fileOffset == nFileSize )
 8009ada:	4b06      	ldr	r3, [pc, #24]	; (8009af4 <FOE_Ack+0x6c>)
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	687a      	ldr	r2, [r7, #4]
 8009ae0:	429a      	cmp	r2, r3
 8009ae2:	d101      	bne.n	8009ae8 <FOE_Ack+0x60>
    {
        /* file transfer is finished */
        return 0; // size = 0
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	e001      	b.n	8009aec <FOE_Ack+0x64>
    }
    else
        return ECAT_FOE_ERRCODE_ILLEGAL;
 8009ae8:	f248 0304 	movw	r3, #32772	; 0x8004

}
 8009aec:	4618      	mov	r0, r3
 8009aee:	3710      	adds	r7, #16
 8009af0:	46bd      	mov	sp, r7
 8009af2:	bd80      	pop	{r7, pc}
 8009af4:	200006dc 	.word	0x200006dc
 8009af8:	20000878 	.word	0x20000878
 8009afc:	200006f4 	.word	0x200006f4

08009b00 <FOE_Busy>:
 \brief    The function is called when the reading of a part of a file should be repeated

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 FOE_Busy(UINT16 done, UINT32 fileOffset, UINT16 MBXMEM * pData)
{
 8009b00:	b580      	push	{r7, lr}
 8009b02:	b084      	sub	sp, #16
 8009b04:	af00      	add	r7, sp, #0
 8009b06:	4603      	mov	r3, r0
 8009b08:	60b9      	str	r1, [r7, #8]
 8009b0a:	607a      	str	r2, [r7, #4]
 8009b0c:	81fb      	strh	r3, [r7, #14]
    /* send last part again */
    return FOE_Ack(fileOffset, pData);
 8009b0e:	6879      	ldr	r1, [r7, #4]
 8009b10:	68b8      	ldr	r0, [r7, #8]
 8009b12:	f7ff ffb9 	bl	8009a88 <FOE_Ack>
 8009b16:	4603      	mov	r3, r0
}
 8009b18:	4618      	mov	r0, r3
 8009b1a:	3710      	adds	r7, #16
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	bd80      	pop	{r7, pc}

08009b20 <FOE_Error>:
 \brief    The function is called when a file transfer is aborted from the other station

*////////////////////////////////////////////////////////////////////////////////////////

void FOE_Error(UINT32 errorCode)
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b082      	sub	sp, #8
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
    if ( nFileWriteOffset )
 8009b28:	4b09      	ldr	r3, [pc, #36]	; (8009b50 <FOE_Error+0x30>)
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d00a      	beq.n	8009b46 <FOE_Error+0x26>
    {
        /* no file is stored */
        memset(aFileName, 0, MAX_FILE_NAME_SIZE);
 8009b30:	2210      	movs	r2, #16
 8009b32:	2100      	movs	r1, #0
 8009b34:	4807      	ldr	r0, [pc, #28]	; (8009b54 <FOE_Error+0x34>)
 8009b36:	f003 f981 	bl	800ce3c <memset>
        nFileWriteOffset = 0;
 8009b3a:	4b05      	ldr	r3, [pc, #20]	; (8009b50 <FOE_Error+0x30>)
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	601a      	str	r2, [r3, #0]
        nFileSize = 0;
 8009b40:	4b05      	ldr	r3, [pc, #20]	; (8009b58 <FOE_Error+0x38>)
 8009b42:	2200      	movs	r2, #0
 8009b44:	601a      	str	r2, [r3, #0]
    }
}
 8009b46:	bf00      	nop
 8009b48:	3708      	adds	r7, #8
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	bd80      	pop	{r7, pc}
 8009b4e:	bf00      	nop
 8009b50:	200006e0 	.word	0x200006e0
 8009b54:	200006e4 	.word	0x200006e4
 8009b58:	200006dc 	.word	0x200006dc

08009b5c <PutInMbxQueue>:
//
//    PutInMbxQueue
//

UINT8 PutInMbxQueue(TMBX MBXMEM * pMbx, TMBXQUEUE MBXMEM * pQueue)
{
 8009b5c:	b480      	push	{r7}
 8009b5e:	b085      	sub	sp, #20
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
 8009b64:	6039      	str	r1, [r7, #0]
    UINT16 lastInQueue;
    ENTER_MBX_CRITICAL;


    lastInQueue = pQueue->lastInQueue+1;
 8009b66:	683b      	ldr	r3, [r7, #0]
 8009b68:	885b      	ldrh	r3, [r3, #2]
 8009b6a:	3301      	adds	r3, #1
 8009b6c:	81fb      	strh	r3, [r7, #14]
    if (lastInQueue == pQueue->maxQueueSize)
 8009b6e:	683b      	ldr	r3, [r7, #0]
 8009b70:	889b      	ldrh	r3, [r3, #4]
 8009b72:	89fa      	ldrh	r2, [r7, #14]
 8009b74:	429a      	cmp	r2, r3
 8009b76:	d101      	bne.n	8009b7c <PutInMbxQueue+0x20>
    {
        // Umbruch der Queue
        lastInQueue = 0;
 8009b78:	2300      	movs	r3, #0
 8009b7a:	81fb      	strh	r3, [r7, #14]
    }

    if (pQueue->firstInQueue == lastInQueue)
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	881b      	ldrh	r3, [r3, #0]
 8009b80:	89fa      	ldrh	r2, [r7, #14]
 8009b82:	429a      	cmp	r2, r3
 8009b84:	d101      	bne.n	8009b8a <PutInMbxQueue+0x2e>
    {
        // Ueberlauf der Queue -> letztes Element wieder herausnehmen
        LEAVE_MBX_CRITICAL;
        return MBXERR_NOMOREMEMORY;
 8009b86:	2307      	movs	r3, #7
 8009b88:	e00b      	b.n	8009ba2 <PutInMbxQueue+0x46>
    }

    pQueue->queue[pQueue->lastInQueue] = pMbx;
 8009b8a:	683b      	ldr	r3, [r7, #0]
 8009b8c:	885b      	ldrh	r3, [r3, #2]
 8009b8e:	461a      	mov	r2, r3
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	3202      	adds	r2, #2
 8009b94:	6879      	ldr	r1, [r7, #4]
 8009b96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pQueue->lastInQueue = lastInQueue;
 8009b9a:	683b      	ldr	r3, [r7, #0]
 8009b9c:	89fa      	ldrh	r2, [r7, #14]
 8009b9e:	805a      	strh	r2, [r3, #2]

    LEAVE_MBX_CRITICAL;

    return 0;
 8009ba0:	2300      	movs	r3, #0
}
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	3714      	adds	r7, #20
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bac:	4770      	bx	lr

08009bae <GetOutOfMbxQueue>:
//
//    GetOutOfMbxQueue
//

TMBX MBXMEM * GetOutOfMbxQueue(TMBXQUEUE MBXMEM * pQueue)
{
 8009bae:	b480      	push	{r7}
 8009bb0:	b085      	sub	sp, #20
 8009bb2:	af00      	add	r7, sp, #0
 8009bb4:	6078      	str	r0, [r7, #4]
    TMBX MBXMEM * pMbx;
    ENTER_MBX_CRITICAL;

    if (pQueue->firstInQueue != pQueue->lastInQueue)
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	881a      	ldrh	r2, [r3, #0]
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	885b      	ldrh	r3, [r3, #2]
 8009bbe:	429a      	cmp	r2, r3
 8009bc0:	d018      	beq.n	8009bf4 <GetOutOfMbxQueue+0x46>
    {
        // Queue ist nicht leer
        UINT16 firstInQueue = pQueue->firstInQueue;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	881b      	ldrh	r3, [r3, #0]
 8009bc6:	817b      	strh	r3, [r7, #10]
        pMbx = pQueue->queue[firstInQueue];
 8009bc8:	897a      	ldrh	r2, [r7, #10]
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	3202      	adds	r2, #2
 8009bce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bd2:	60fb      	str	r3, [r7, #12]
        firstInQueue++;
 8009bd4:	897b      	ldrh	r3, [r7, #10]
 8009bd6:	3301      	adds	r3, #1
 8009bd8:	817b      	strh	r3, [r7, #10]
        pQueue->firstInQueue = firstInQueue;
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	897a      	ldrh	r2, [r7, #10]
 8009bde:	801a      	strh	r2, [r3, #0]
        if (pQueue->firstInQueue == pQueue->maxQueueSize)
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	881a      	ldrh	r2, [r3, #0]
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	889b      	ldrh	r3, [r3, #4]
 8009be8:	429a      	cmp	r2, r3
 8009bea:	d105      	bne.n	8009bf8 <GetOutOfMbxQueue+0x4a>
        {
            // Umbruch der Queue
            pQueue->firstInQueue = 0;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	2200      	movs	r2, #0
 8009bf0:	801a      	strh	r2, [r3, #0]
 8009bf2:	e001      	b.n	8009bf8 <GetOutOfMbxQueue+0x4a>
        }
    }
    else
        pMbx = 0;
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	60fb      	str	r3, [r7, #12]


    LEAVE_MBX_CRITICAL;

    return pMbx;
 8009bf8:	68fb      	ldr	r3, [r7, #12]
}
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	3714      	adds	r7, #20
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c04:	4770      	bx	lr
	...

08009c08 <MBX_Init>:
/**
 \brief    This function intialize the Mailbox Interface.
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_Init(void)
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b082      	sub	sp, #8
 8009c0c:	af00      	add	r7, sp, #0
    u16ReceiveMbxSize = MIN_MBX_SIZE;
 8009c0e:	4b2f      	ldr	r3, [pc, #188]	; (8009ccc <MBX_Init+0xc4>)
 8009c10:	2222      	movs	r2, #34	; 0x22
 8009c12:	801a      	strh	r2, [r3, #0]
    u16SendMbxSize = MAX_MBX_SIZE;
 8009c14:	4b2e      	ldr	r3, [pc, #184]	; (8009cd0 <MBX_Init+0xc8>)
 8009c16:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009c1a:	801a      	strh	r2, [r3, #0]
    u16EscAddrReceiveMbx = MIN_MBX_WRITE_ADDRESS;
 8009c1c:	4b2d      	ldr	r3, [pc, #180]	; (8009cd4 <MBX_Init+0xcc>)
 8009c1e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009c22:	801a      	strh	r2, [r3, #0]
    u16EscAddrSendMbx = MIN_MBX_READ_ADDRESS;
 8009c24:	4b2c      	ldr	r3, [pc, #176]	; (8009cd8 <MBX_Init+0xd0>)
 8009c26:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009c2a:	801a      	strh	r2, [r3, #0]

    sMbxReceiveQueue.firstInQueue    = 0;
 8009c2c:	4b2b      	ldr	r3, [pc, #172]	; (8009cdc <MBX_Init+0xd4>)
 8009c2e:	2200      	movs	r2, #0
 8009c30:	801a      	strh	r2, [r3, #0]
    sMbxReceiveQueue.lastInQueue     = 0;
 8009c32:	4b2a      	ldr	r3, [pc, #168]	; (8009cdc <MBX_Init+0xd4>)
 8009c34:	2200      	movs	r2, #0
 8009c36:	805a      	strh	r2, [r3, #2]
    sMbxReceiveQueue.maxQueueSize = MAX_MBX_QUEUE_SIZE;
 8009c38:	4b28      	ldr	r3, [pc, #160]	; (8009cdc <MBX_Init+0xd4>)
 8009c3a:	220a      	movs	r2, #10
 8009c3c:	809a      	strh	r2, [r3, #4]
    sMbxSendQueue.firstInQueue        = 0;
 8009c3e:	4b28      	ldr	r3, [pc, #160]	; (8009ce0 <MBX_Init+0xd8>)
 8009c40:	2200      	movs	r2, #0
 8009c42:	801a      	strh	r2, [r3, #0]
    sMbxSendQueue.lastInQueue         = 0;
 8009c44:	4b26      	ldr	r3, [pc, #152]	; (8009ce0 <MBX_Init+0xd8>)
 8009c46:	2200      	movs	r2, #0
 8009c48:	805a      	strh	r2, [r3, #2]
    sMbxSendQueue.maxQueueSize     = MAX_MBX_QUEUE_SIZE;
 8009c4a:	4b25      	ldr	r3, [pc, #148]	; (8009ce0 <MBX_Init+0xd8>)
 8009c4c:	220a      	movs	r2, #10
 8009c4e:	809a      	strh	r2, [r3, #4]
    psWriteMbx  = NULL;
 8009c50:	4b24      	ldr	r3, [pc, #144]	; (8009ce4 <MBX_Init+0xdc>)
 8009c52:	2200      	movs	r2, #0
 8009c54:	601a      	str	r2, [r3, #0]

    bEoESendFramePending = FALSE;
 8009c56:	4b24      	ldr	r3, [pc, #144]	; (8009ce8 <MBX_Init+0xe0>)
 8009c58:	2200      	movs	r2, #0
 8009c5a:	701a      	strb	r2, [r3, #0]

    psRepeatMbx = NULL;
 8009c5c:	4b23      	ldr	r3, [pc, #140]	; (8009cec <MBX_Init+0xe4>)
 8009c5e:	2200      	movs	r2, #0
 8009c60:	601a      	str	r2, [r3, #0]
    psReadMbx    = NULL;
 8009c62:	4b23      	ldr	r3, [pc, #140]	; (8009cf0 <MBX_Init+0xe8>)
 8009c64:	2200      	movs	r2, #0
 8009c66:	601a      	str	r2, [r3, #0]
    psStoreMbx    = NULL;
 8009c68:	4b22      	ldr	r3, [pc, #136]	; (8009cf4 <MBX_Init+0xec>)
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	601a      	str	r2, [r3, #0]

    bMbxRepeatToggle    = FALSE;
 8009c6e:	4b22      	ldr	r3, [pc, #136]	; (8009cf8 <MBX_Init+0xf0>)
 8009c70:	2200      	movs	r2, #0
 8009c72:	701a      	strb	r2, [r3, #0]
    /*Reset Repeat acknowledge bit of SyncManager1 (0x80F bit 2)*/
    {
        UINT16 sm1Activate = 0;
 8009c74:	2300      	movs	r3, #0
 8009c76:	80fb      	strh	r3, [r7, #6]
        HW_EscReadWord(sm1Activate,(ESC_SYNCMAN_ACTIVE_OFFSET + SIZEOF_SM_REGISTER));
 8009c78:	1dbb      	adds	r3, r7, #6
 8009c7a:	2202      	movs	r2, #2
 8009c7c:	f640 010e 	movw	r1, #2062	; 0x80e
 8009c80:	4618      	mov	r0, r3
 8009c82:	f7ff fb8f 	bl	80093a4 <HW_EscRead>
        sm1Activate &= SWAPWORD(~0x0200);
 8009c86:	88fb      	ldrh	r3, [r7, #6]
 8009c88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009c8c:	b29b      	uxth	r3, r3
 8009c8e:	80fb      	strh	r3, [r7, #6]
        HW_EscWriteWord(sm1Activate,(ESC_SYNCMAN_ACTIVE_OFFSET + SIZEOF_SM_REGISTER));
 8009c90:	1dbb      	adds	r3, r7, #6
 8009c92:	2202      	movs	r2, #2
 8009c94:	f640 010e 	movw	r1, #2062	; 0x80e
 8009c98:	4618      	mov	r0, r3
 8009c9a:	f7ff fbdf 	bl	800945c <HW_EscWrite>
    }
    bMbxRunning = FALSE;
 8009c9e:	4b17      	ldr	r3, [pc, #92]	; (8009cfc <MBX_Init+0xf4>)
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	701a      	strb	r2, [r3, #0]
    bSendMbxIsFull = FALSE;
 8009ca4:	4b16      	ldr	r3, [pc, #88]	; (8009d00 <MBX_Init+0xf8>)
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	701a      	strb	r2, [r3, #0]
    bReceiveMbxIsLocked = FALSE;
 8009caa:	4b16      	ldr	r3, [pc, #88]	; (8009d04 <MBX_Init+0xfc>)
 8009cac:	2200      	movs	r2, #0
 8009cae:	701a      	strb	r2, [r3, #0]
    u8MailboxSendReqStored    = 0;
 8009cb0:	4b15      	ldr	r3, [pc, #84]	; (8009d08 <MBX_Init+0x100>)
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	701a      	strb	r2, [r3, #0]
    u8MbxWriteCounter = 0;
 8009cb6:	4b15      	ldr	r3, [pc, #84]	; (8009d0c <MBX_Init+0x104>)
 8009cb8:	2200      	movs	r2, #0
 8009cba:	701a      	strb	r2, [r3, #0]
    u8MbxReadCounter    = 0;
 8009cbc:	4b14      	ldr	r3, [pc, #80]	; (8009d10 <MBX_Init+0x108>)
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	701a      	strb	r2, [r3, #0]
}
 8009cc2:	bf00      	nop
 8009cc4:	3708      	adds	r7, #8
 8009cc6:	46bd      	mov	sp, r7
 8009cc8:	bd80      	pop	{r7, pc}
 8009cca:	bf00      	nop
 8009ccc:	2000087a 	.word	0x2000087a
 8009cd0:	20000878 	.word	0x20000878
 8009cd4:	2000087c 	.word	0x2000087c
 8009cd8:	2000087e 	.word	0x2000087e
 8009cdc:	20000acc 	.word	0x20000acc
 8009ce0:	20000a98 	.word	0x20000a98
 8009ce4:	20000a88 	.word	0x20000a88
 8009ce8:	20000650 	.word	0x20000650
 8009cec:	20000a90 	.word	0x20000a90
 8009cf0:	20000a8c 	.word	0x20000a8c
 8009cf4:	20000a94 	.word	0x20000a94
 8009cf8:	20000877 	.word	0x20000877
 8009cfc:	20000876 	.word	0x20000876
 8009d00:	20000875 	.word	0x20000875
 8009d04:	20000874 	.word	0x20000874
 8009d08:	20000a84 	.word	0x20000a84
 8009d0c:	20000880 	.word	0x20000880
 8009d10:	20000881 	.word	0x20000881

08009d14 <MBX_StartMailboxHandler>:
 \brief     it is checked if the mailbox areas overlaps each other
 \brief     and the Sync Manager channels 0 and 1 are enabled.
 \brief     This function shall only be called if mailbox is supported.
*////////////////////////////////////////////////////////////////////////////////////////
UINT16 MBX_StartMailboxHandler(void)
{
 8009d14:	b580      	push	{r7, lr}
 8009d16:	b082      	sub	sp, #8
 8009d18:	af00      	add	r7, sp, #0
    UINT16 result = 0;
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	80fb      	strh	r3, [r7, #6]
    /* get address of the receive mailbox sync manager (SM0) */
/*ECATCHANGE_START(V5.11) HW1*/
    TSYNCMAN ESCMEM * pSyncMan = (TSYNCMAN ESCMEM *)GetSyncMan(MAILBOX_WRITE);
 8009d1e:	2000      	movs	r0, #0
 8009d20:	f7fd fbec 	bl	80074fc <GetSyncMan>
 8009d24:	6038      	str	r0, [r7, #0]
/*ECATCHANGE_END(V5.11) HW1*/
    /* store size of the receive mailbox */
    u16ReceiveMbxSize     = pSyncMan->Length;
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	885a      	ldrh	r2, [r3, #2]
 8009d2a:	4b2f      	ldr	r3, [pc, #188]	; (8009de8 <MBX_StartMailboxHandler+0xd4>)
 8009d2c:	801a      	strh	r2, [r3, #0]
    /* store the address of the receive mailbox */
    u16EscAddrReceiveMbx = pSyncMan->PhysicalStartAddress;
 8009d2e:	683b      	ldr	r3, [r7, #0]
 8009d30:	881a      	ldrh	r2, [r3, #0]
 8009d32:	4b2e      	ldr	r3, [pc, #184]	; (8009dec <MBX_StartMailboxHandler+0xd8>)
 8009d34:	801a      	strh	r2, [r3, #0]

    /* get address of the send mailbox sync manager (SM1) */
/*ECATCHANGE_START(V5.11) HW1*/
    pSyncMan =(TSYNCMAN ESCMEM *) GetSyncMan(MAILBOX_READ);
 8009d36:	2001      	movs	r0, #1
 8009d38:	f7fd fbe0 	bl	80074fc <GetSyncMan>
 8009d3c:	6038      	str	r0, [r7, #0]
/*ECATCHANGE_END(V5.11) HW1*/

    /* store the size of the send mailbox */
    u16SendMbxSize = pSyncMan->Length;
 8009d3e:	683b      	ldr	r3, [r7, #0]
 8009d40:	885a      	ldrh	r2, [r3, #2]
 8009d42:	4b2b      	ldr	r3, [pc, #172]	; (8009df0 <MBX_StartMailboxHandler+0xdc>)
 8009d44:	801a      	strh	r2, [r3, #0]
    /* store the address of the send mailbox */
    u16EscAddrSendMbx = pSyncMan->PhysicalStartAddress;
 8009d46:	683b      	ldr	r3, [r7, #0]
 8009d48:	881a      	ldrh	r2, [r3, #0]
 8009d4a:	4b2a      	ldr	r3, [pc, #168]	; (8009df4 <MBX_StartMailboxHandler+0xe0>)
 8009d4c:	801a      	strh	r2, [r3, #0]

    // HBu 02.05.06: it should be checked if there are overlaps in the sync manager areas
    if ((u16EscAddrReceiveMbx + u16ReceiveMbxSize) > u16EscAddrSendMbx && (u16EscAddrReceiveMbx < (u16EscAddrSendMbx + u16SendMbxSize)))
 8009d4e:	4b27      	ldr	r3, [pc, #156]	; (8009dec <MBX_StartMailboxHandler+0xd8>)
 8009d50:	881b      	ldrh	r3, [r3, #0]
 8009d52:	461a      	mov	r2, r3
 8009d54:	4b24      	ldr	r3, [pc, #144]	; (8009de8 <MBX_StartMailboxHandler+0xd4>)
 8009d56:	881b      	ldrh	r3, [r3, #0]
 8009d58:	4413      	add	r3, r2
 8009d5a:	4a26      	ldr	r2, [pc, #152]	; (8009df4 <MBX_StartMailboxHandler+0xe0>)
 8009d5c:	8812      	ldrh	r2, [r2, #0]
 8009d5e:	4293      	cmp	r3, r2
 8009d60:	dd0c      	ble.n	8009d7c <MBX_StartMailboxHandler+0x68>
 8009d62:	4b22      	ldr	r3, [pc, #136]	; (8009dec <MBX_StartMailboxHandler+0xd8>)
 8009d64:	881b      	ldrh	r3, [r3, #0]
 8009d66:	461a      	mov	r2, r3
 8009d68:	4b22      	ldr	r3, [pc, #136]	; (8009df4 <MBX_StartMailboxHandler+0xe0>)
 8009d6a:	881b      	ldrh	r3, [r3, #0]
 8009d6c:	4619      	mov	r1, r3
 8009d6e:	4b20      	ldr	r3, [pc, #128]	; (8009df0 <MBX_StartMailboxHandler+0xdc>)
 8009d70:	881b      	ldrh	r3, [r3, #0]
 8009d72:	440b      	add	r3, r1
 8009d74:	429a      	cmp	r2, r3
 8009d76:	da01      	bge.n	8009d7c <MBX_StartMailboxHandler+0x68>
    {
        return ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 8009d78:	2316      	movs	r3, #22
 8009d7a:	e031      	b.n	8009de0 <MBX_StartMailboxHandler+0xcc>
    }

    /* enable the receive mailbox sync manager channel */
/*ECATCHANGE_START(V5.11) HW1*/
    EnableSyncManChannel(MAILBOX_WRITE);
 8009d7c:	2000      	movs	r0, #0
 8009d7e:	f7fd fbfd 	bl	800757c <EnableSyncManChannel>
    /* enable the send mailbox sync manager channel */
    EnableSyncManChannel(MAILBOX_READ);
 8009d82:	2001      	movs	r0, #1
 8009d84:	f7fd fbfa 	bl	800757c <EnableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/

/* ECATCHANGE_START(V5.11) MBX2*/
        psWriteMbx = (TMBX MBXMEM *) APPL_AllocMailboxBuffer(u16ReceiveMbxSize);
 8009d88:	4b17      	ldr	r3, [pc, #92]	; (8009de8 <MBX_StartMailboxHandler+0xd4>)
 8009d8a:	881b      	ldrh	r3, [r3, #0]
 8009d8c:	4618      	mov	r0, r3
 8009d8e:	f003 f827 	bl	800cde0 <malloc>
 8009d92:	4603      	mov	r3, r0
 8009d94:	461a      	mov	r2, r3
 8009d96:	4b18      	ldr	r3, [pc, #96]	; (8009df8 <MBX_StartMailboxHandler+0xe4>)
 8009d98:	601a      	str	r2, [r3, #0]
        if(psWriteMbx == NULL)
 8009d9a:	4b17      	ldr	r3, [pc, #92]	; (8009df8 <MBX_StartMailboxHandler+0xe4>)
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d115      	bne.n	8009dce <MBX_StartMailboxHandler+0xba>
        {
            bNoMbxMemoryAvailable = TRUE;
 8009da2:	4b16      	ldr	r3, [pc, #88]	; (8009dfc <MBX_StartMailboxHandler+0xe8>)
 8009da4:	2201      	movs	r2, #1
 8009da6:	701a      	strb	r2, [r3, #0]

            //check if at least enough memory for an mailbox error is available (other wise stop the state transition)
            psWriteMbx = (TMBX MBXMEM *) APPL_AllocMailboxBuffer(10); /* a mailbox error datagram length*/
 8009da8:	200a      	movs	r0, #10
 8009daa:	f003 f819 	bl	800cde0 <malloc>
 8009dae:	4603      	mov	r3, r0
 8009db0:	461a      	mov	r2, r3
 8009db2:	4b11      	ldr	r3, [pc, #68]	; (8009df8 <MBX_StartMailboxHandler+0xe4>)
 8009db4:	601a      	str	r2, [r3, #0]
            if(psWriteMbx == NULL)
 8009db6:	4b10      	ldr	r3, [pc, #64]	; (8009df8 <MBX_StartMailboxHandler+0xe4>)
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d101      	bne.n	8009dc2 <MBX_StartMailboxHandler+0xae>
            {
                result = ALSTATUSCODE_NOMEMORY;
 8009dbe:	2302      	movs	r3, #2
 8009dc0:	80fb      	strh	r3, [r7, #6]
            }
           
            APPL_FreeMailboxBuffer(psWriteMbx);
 8009dc2:	4b0d      	ldr	r3, [pc, #52]	; (8009df8 <MBX_StartMailboxHandler+0xe4>)
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	4618      	mov	r0, r3
 8009dc8:	f003 f812 	bl	800cdf0 <free>
 8009dcc:	e007      	b.n	8009dde <MBX_StartMailboxHandler+0xca>
        }
        else
        {
            bNoMbxMemoryAvailable = FALSE;
 8009dce:	4b0b      	ldr	r3, [pc, #44]	; (8009dfc <MBX_StartMailboxHandler+0xe8>)
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	701a      	strb	r2, [r3, #0]
            APPL_FreeMailboxBuffer(psWriteMbx);
 8009dd4:	4b08      	ldr	r3, [pc, #32]	; (8009df8 <MBX_StartMailboxHandler+0xe4>)
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	4618      	mov	r0, r3
 8009dda:	f003 f809 	bl	800cdf0 <free>
        }
/* ECATCHANGE_END(V5.11) MBX2*/

    return result;
 8009dde:	88fb      	ldrh	r3, [r7, #6]
}
 8009de0:	4618      	mov	r0, r3
 8009de2:	3708      	adds	r7, #8
 8009de4:	46bd      	mov	sp, r7
 8009de6:	bd80      	pop	{r7, pc}
 8009de8:	2000087a 	.word	0x2000087a
 8009dec:	2000087c 	.word	0x2000087c
 8009df0:	20000878 	.word	0x20000878
 8009df4:	2000087e 	.word	0x2000087e
 8009df8:	20000a88 	.word	0x20000a88
 8009dfc:	20000b00 	.word	0x20000b00

08009e00 <MBX_StopMailboxHandler>:
 \brief  local management service Stop Mailbox Handler
 \brief  the Sync Manager channels 0 and 1 are disabled
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_StopMailboxHandler(void)
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b082      	sub	sp, #8
 8009e04:	af00      	add	r7, sp, #0
    TMBX MBXMEM * pMbx;

    /* mailbox handler is stopped */
    bMbxRunning = FALSE;
 8009e06:	4b46      	ldr	r3, [pc, #280]	; (8009f20 <MBX_StopMailboxHandler+0x120>)
 8009e08:	2200      	movs	r2, #0
 8009e0a:	701a      	strb	r2, [r3, #0]
    /* disable the receive mailbox sync manager channel */
/*ECATCHANGE_START(V5.11) HW1*/
    DisableSyncManChannel(MAILBOX_WRITE);
 8009e0c:	2000      	movs	r0, #0
 8009e0e:	f7fd fb8d 	bl	800752c <DisableSyncManChannel>
    /* disable the send mailbox sync manager channel */
    DisableSyncManChannel(MAILBOX_READ);
 8009e12:	2001      	movs	r0, #1
 8009e14:	f7fd fb8a 	bl	800752c <DisableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/
    /* initialize variables again */


    if (psRepeatMbx != NULL)
 8009e18:	4b42      	ldr	r3, [pc, #264]	; (8009f24 <MBX_StopMailboxHandler+0x124>)
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d004      	beq.n	8009e2a <MBX_StopMailboxHandler+0x2a>
        APPL_FreeMailboxBuffer(psRepeatMbx);
 8009e20:	4b40      	ldr	r3, [pc, #256]	; (8009f24 <MBX_StopMailboxHandler+0x124>)
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	4618      	mov	r0, r3
 8009e26:	f002 ffe3 	bl	800cdf0 <free>

    if (psStoreMbx != NULL && psStoreMbx != psRepeatMbx)
 8009e2a:	4b3f      	ldr	r3, [pc, #252]	; (8009f28 <MBX_StopMailboxHandler+0x128>)
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d00a      	beq.n	8009e48 <MBX_StopMailboxHandler+0x48>
 8009e32:	4b3d      	ldr	r3, [pc, #244]	; (8009f28 <MBX_StopMailboxHandler+0x128>)
 8009e34:	681a      	ldr	r2, [r3, #0]
 8009e36:	4b3b      	ldr	r3, [pc, #236]	; (8009f24 <MBX_StopMailboxHandler+0x124>)
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	429a      	cmp	r2, r3
 8009e3c:	d004      	beq.n	8009e48 <MBX_StopMailboxHandler+0x48>
        APPL_FreeMailboxBuffer(psStoreMbx);
 8009e3e:	4b3a      	ldr	r3, [pc, #232]	; (8009f28 <MBX_StopMailboxHandler+0x128>)
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	4618      	mov	r0, r3
 8009e44:	f002 ffd4 	bl	800cdf0 <free>

    if (psReadMbx != NULL && psReadMbx != psRepeatMbx && psReadMbx != psStoreMbx)
 8009e48:	4b38      	ldr	r3, [pc, #224]	; (8009f2c <MBX_StopMailboxHandler+0x12c>)
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d010      	beq.n	8009e72 <MBX_StopMailboxHandler+0x72>
 8009e50:	4b36      	ldr	r3, [pc, #216]	; (8009f2c <MBX_StopMailboxHandler+0x12c>)
 8009e52:	681a      	ldr	r2, [r3, #0]
 8009e54:	4b33      	ldr	r3, [pc, #204]	; (8009f24 <MBX_StopMailboxHandler+0x124>)
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	429a      	cmp	r2, r3
 8009e5a:	d00a      	beq.n	8009e72 <MBX_StopMailboxHandler+0x72>
 8009e5c:	4b33      	ldr	r3, [pc, #204]	; (8009f2c <MBX_StopMailboxHandler+0x12c>)
 8009e5e:	681a      	ldr	r2, [r3, #0]
 8009e60:	4b31      	ldr	r3, [pc, #196]	; (8009f28 <MBX_StopMailboxHandler+0x128>)
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	429a      	cmp	r2, r3
 8009e66:	d004      	beq.n	8009e72 <MBX_StopMailboxHandler+0x72>
        APPL_FreeMailboxBuffer(psReadMbx);
 8009e68:	4b30      	ldr	r3, [pc, #192]	; (8009f2c <MBX_StopMailboxHandler+0x12c>)
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	4618      	mov	r0, r3
 8009e6e:	f002 ffbf 	bl	800cdf0 <free>

    bEoESendFramePending = FALSE;
 8009e72:	4b2f      	ldr	r3, [pc, #188]	; (8009f30 <MBX_StopMailboxHandler+0x130>)
 8009e74:	2200      	movs	r2, #0
 8009e76:	701a      	strb	r2, [r3, #0]

    psRepeatMbx = NULL;
 8009e78:	4b2a      	ldr	r3, [pc, #168]	; (8009f24 <MBX_StopMailboxHandler+0x124>)
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	601a      	str	r2, [r3, #0]
    psReadMbx = NULL;
 8009e7e:	4b2b      	ldr	r3, [pc, #172]	; (8009f2c <MBX_StopMailboxHandler+0x12c>)
 8009e80:	2200      	movs	r2, #0
 8009e82:	601a      	str	r2, [r3, #0]
    psStoreMbx = NULL;
 8009e84:	4b28      	ldr	r3, [pc, #160]	; (8009f28 <MBX_StopMailboxHandler+0x128>)
 8009e86:	2200      	movs	r2, #0
 8009e88:	601a      	str	r2, [r3, #0]

    bMbxRepeatToggle    = FALSE;
 8009e8a:	4b2a      	ldr	r3, [pc, #168]	; (8009f34 <MBX_StopMailboxHandler+0x134>)
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	701a      	strb	r2, [r3, #0]
    /*Reset Repeat acknowledge bit of SyncManager1 (0x080F bit 2)*/
    {
        UINT16 sm1Activate = 0;
 8009e90:	2300      	movs	r3, #0
 8009e92:	807b      	strh	r3, [r7, #2]
        HW_EscReadWord(sm1Activate,(ESC_SYNCMAN_ACTIVE_OFFSET + SIZEOF_SM_REGISTER));
 8009e94:	1cbb      	adds	r3, r7, #2
 8009e96:	2202      	movs	r2, #2
 8009e98:	f640 010e 	movw	r1, #2062	; 0x80e
 8009e9c:	4618      	mov	r0, r3
 8009e9e:	f7ff fa81 	bl	80093a4 <HW_EscRead>
        sm1Activate &= SWAPWORD(~0x0200);
 8009ea2:	887b      	ldrh	r3, [r7, #2]
 8009ea4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009ea8:	b29b      	uxth	r3, r3
 8009eaa:	807b      	strh	r3, [r7, #2]
        HW_EscWriteWord(sm1Activate,(ESC_SYNCMAN_ACTIVE_OFFSET + SIZEOF_SM_REGISTER));
 8009eac:	1cbb      	adds	r3, r7, #2
 8009eae:	2202      	movs	r2, #2
 8009eb0:	f640 010e 	movw	r1, #2062	; 0x80e
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	f7ff fad1 	bl	800945c <HW_EscWrite>
    }
    bSendMbxIsFull         = FALSE;
 8009eba:	4b1f      	ldr	r3, [pc, #124]	; (8009f38 <MBX_StopMailboxHandler+0x138>)
 8009ebc:	2200      	movs	r2, #0
 8009ebe:	701a      	strb	r2, [r3, #0]
    bReceiveMbxIsLocked = FALSE;
 8009ec0:	4b1e      	ldr	r3, [pc, #120]	; (8009f3c <MBX_StopMailboxHandler+0x13c>)
 8009ec2:	2200      	movs	r2, #0
 8009ec4:	701a      	strb	r2, [r3, #0]
    u8MailboxSendReqStored    = 0;
 8009ec6:	4b1e      	ldr	r3, [pc, #120]	; (8009f40 <MBX_StopMailboxHandler+0x140>)
 8009ec8:	2200      	movs	r2, #0
 8009eca:	701a      	strb	r2, [r3, #0]
    u8MbxWriteCounter         = 0;
 8009ecc:	4b1d      	ldr	r3, [pc, #116]	; (8009f44 <MBX_StopMailboxHandler+0x144>)
 8009ece:	2200      	movs	r2, #0
 8009ed0:	701a      	strb	r2, [r3, #0]
    u8MbxReadCounter        = 0;
 8009ed2:	4b1d      	ldr	r3, [pc, #116]	; (8009f48 <MBX_StopMailboxHandler+0x148>)
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	701a      	strb	r2, [r3, #0]

    do
    {
        pMbx = GetOutOfMbxQueue(&sMbxReceiveQueue);
 8009ed8:	481c      	ldr	r0, [pc, #112]	; (8009f4c <MBX_StopMailboxHandler+0x14c>)
 8009eda:	f7ff fe68 	bl	8009bae <GetOutOfMbxQueue>
 8009ede:	6078      	str	r0, [r7, #4]
        if (pMbx)
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d004      	beq.n	8009ef0 <MBX_StopMailboxHandler+0xf0>
        {
            APPL_FreeMailboxBuffer(pMbx);
 8009ee6:	6878      	ldr	r0, [r7, #4]
 8009ee8:	f002 ff82 	bl	800cdf0 <free>
            pMbx = NULL;
 8009eec:	2300      	movs	r3, #0
 8009eee:	607b      	str	r3, [r7, #4]
        }
    } while (pMbx != NULL);
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d1f0      	bne.n	8009ed8 <MBX_StopMailboxHandler+0xd8>
    do
    {
        pMbx = GetOutOfMbxQueue(&sMbxSendQueue);
 8009ef6:	4816      	ldr	r0, [pc, #88]	; (8009f50 <MBX_StopMailboxHandler+0x150>)
 8009ef8:	f7ff fe59 	bl	8009bae <GetOutOfMbxQueue>
 8009efc:	6078      	str	r0, [r7, #4]
        if (pMbx)
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d004      	beq.n	8009f0e <MBX_StopMailboxHandler+0x10e>
        {
            APPL_FreeMailboxBuffer(pMbx);
 8009f04:	6878      	ldr	r0, [r7, #4]
 8009f06:	f002 ff73 	bl	800cdf0 <free>
            pMbx = NULL;
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	607b      	str	r3, [r7, #4]
        }
    } while (pMbx != NULL);
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d1f0      	bne.n	8009ef6 <MBX_StopMailboxHandler+0xf6>

}
 8009f14:	bf00      	nop
 8009f16:	bf00      	nop
 8009f18:	3708      	adds	r7, #8
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	bd80      	pop	{r7, pc}
 8009f1e:	bf00      	nop
 8009f20:	20000876 	.word	0x20000876
 8009f24:	20000a90 	.word	0x20000a90
 8009f28:	20000a94 	.word	0x20000a94
 8009f2c:	20000a8c 	.word	0x20000a8c
 8009f30:	20000650 	.word	0x20000650
 8009f34:	20000877 	.word	0x20000877
 8009f38:	20000875 	.word	0x20000875
 8009f3c:	20000874 	.word	0x20000874
 8009f40:	20000a84 	.word	0x20000a84
 8009f44:	20000880 	.word	0x20000880
 8009f48:	20000881 	.word	0x20000881
 8009f4c:	20000acc 	.word	0x20000acc
 8009f50:	20000a98 	.word	0x20000a98

08009f54 <MailboxServiceInd>:
 \brief    The function checks the mailbox header for the requested service and calls the
 \brief    corresponding XXXX_ServiceInd-function
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 MailboxServiceInd(TMBX MBXMEM *pMbx)
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b084      	sub	sp, #16
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
    UINT8 result;


    switch ( (pMbx->MbxHeader.Flags[MBX_OFFS_TYPE] & MBX_MASK_TYPE) >> MBX_SHIFT_TYPE )
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	889b      	ldrh	r3, [r3, #4]
 8009f60:	121b      	asrs	r3, r3, #8
 8009f62:	f003 030f 	and.w	r3, r3, #15
 8009f66:	2b04      	cmp	r3, #4
 8009f68:	d011      	beq.n	8009f8e <MailboxServiceInd+0x3a>
 8009f6a:	2b04      	cmp	r3, #4
 8009f6c:	dc15      	bgt.n	8009f9a <MailboxServiceInd+0x46>
 8009f6e:	2b02      	cmp	r3, #2
 8009f70:	d007      	beq.n	8009f82 <MailboxServiceInd+0x2e>
 8009f72:	2b03      	cmp	r3, #3
 8009f74:	d111      	bne.n	8009f9a <MailboxServiceInd+0x46>
    {
    case MBX_TYPE_COE:
        /* CoE datagram received */
        result = COE_ServiceInd((TCOEMBX MBXMEM *) pMbx);
 8009f76:	6878      	ldr	r0, [r7, #4]
 8009f78:	f7fc fd04 	bl	8006984 <COE_ServiceInd>
 8009f7c:	4603      	mov	r3, r0
 8009f7e:	73fb      	strb	r3, [r7, #15]
        break;
 8009f80:	e00e      	b.n	8009fa0 <MailboxServiceInd+0x4c>

    case MBX_TYPE_EOE:
        /* EoE datagram received */
        result = EOE_ServiceInd(pMbx);
 8009f82:	6878      	ldr	r0, [r7, #4]
 8009f84:	f7fc fd64 	bl	8006a50 <EOE_ServiceInd>
 8009f88:	4603      	mov	r3, r0
 8009f8a:	73fb      	strb	r3, [r7, #15]
        break;
 8009f8c:	e008      	b.n	8009fa0 <MailboxServiceInd+0x4c>

    case MBX_TYPE_FOE:
        /* FoE datagram received */
        result = FOE_ServiceInd((TFOEMBX MBXMEM *) pMbx);
 8009f8e:	6878      	ldr	r0, [r7, #4]
 8009f90:	f7fd f872 	bl	8007078 <FOE_ServiceInd>
 8009f94:	4603      	mov	r3, r0
 8009f96:	73fb      	strb	r3, [r7, #15]
        break;
 8009f98:	e002      	b.n	8009fa0 <MailboxServiceInd+0x4c>

    default:

        result = MBXERR_UNSUPPORTEDPROTOCOL;
 8009f9a:	2302      	movs	r3, #2
 8009f9c:	73fb      	strb	r3, [r7, #15]
        break;
 8009f9e:	bf00      	nop
    }

    return result;
 8009fa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	3710      	adds	r7, #16
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	bd80      	pop	{r7, pc}
	...

08009fac <MBX_MailboxWriteInd>:
 \brief    The function checks the mailbox header for the requested service and calls the
 \brief    corresponding XXXX_ServiceInd-function
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_MailboxWriteInd(TMBX MBXMEM *pMbx)
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b084      	sub	sp, #16
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
    UINT8 result = 0;
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	73fb      	strb	r3, [r7, #15]
    UINT8 mbxCounter = pMbx->MbxHeader.Flags[MBX_OFFS_COUNTER] >> MBX_SHIFT_COUNTER;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	889b      	ldrh	r3, [r3, #4]
 8009fbc:	0b1b      	lsrs	r3, r3, #12
 8009fbe:	b29b      	uxth	r3, r3
 8009fc0:	73bb      	strb	r3, [r7, #14]
    UINT16 MbxLen = SWAPWORD(pMbx->MbxHeader.Length);
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	881b      	ldrh	r3, [r3, #0]
 8009fc6:	81bb      	strh	r3, [r7, #12]

    if(MbxLen > MAX_MBX_SIZE)
 8009fc8:	89bb      	ldrh	r3, [r7, #12]
 8009fca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009fce:	d914      	bls.n	8009ffa <MBX_MailboxWriteInd+0x4e>
    {
        /* Mailbox error response: size specified in mailbox header too large*/
        pMbx->MbxHeader.Length     = 4;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2204      	movs	r2, #4
 8009fd4:	801a      	strh	r2, [r3, #0]
        pMbx->MbxHeader.Flags[MBX_OFFS_TYPE]        &= ~MBX_MASK_TYPE;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	889b      	ldrh	r3, [r3, #4]
 8009fda:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8009fde:	b29a      	uxth	r2, r3
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	809a      	strh	r2, [r3, #4]
        pMbx->Data[0]                        = SWAPWORD(MBXSERVICE_MBXERRORCMD);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	2201      	movs	r2, #1
 8009fe8:	80da      	strh	r2, [r3, #6]
        pMbx->Data[1]                        = SWAPWORD(MBXERR_INVALIDSIZE);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	2208      	movs	r2, #8
 8009fee:	811a      	strh	r2, [r3, #8]
        MBX_MailboxSendReq(pMbx, 0);
 8009ff0:	2100      	movs	r1, #0
 8009ff2:	6878      	ldr	r0, [r7, #4]
 8009ff4:	f000 f906 	bl	800a204 <MBX_MailboxSendReq>
    else
    {
        APPL_FreeMailboxBuffer(pMbx);
        pMbx = NULL;
    }
}
 8009ff8:	e02f      	b.n	800a05a <MBX_MailboxWriteInd+0xae>
    if ( mbxCounter == 0 || mbxCounter != u8MbxWriteCounter )
 8009ffa:	7bbb      	ldrb	r3, [r7, #14]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d004      	beq.n	800a00a <MBX_MailboxWriteInd+0x5e>
 800a000:	4b18      	ldr	r3, [pc, #96]	; (800a064 <MBX_MailboxWriteInd+0xb8>)
 800a002:	781b      	ldrb	r3, [r3, #0]
 800a004:	7bba      	ldrb	r2, [r7, #14]
 800a006:	429a      	cmp	r2, r3
 800a008:	d021      	beq.n	800a04e <MBX_MailboxWriteInd+0xa2>
        u8MbxWriteCounter = mbxCounter;
 800a00a:	4a16      	ldr	r2, [pc, #88]	; (800a064 <MBX_MailboxWriteInd+0xb8>)
 800a00c:	7bbb      	ldrb	r3, [r7, #14]
 800a00e:	7013      	strb	r3, [r2, #0]
            result = PutInMbxQueue(pMbx, &sMbxReceiveQueue);
 800a010:	4915      	ldr	r1, [pc, #84]	; (800a068 <MBX_MailboxWriteInd+0xbc>)
 800a012:	6878      	ldr	r0, [r7, #4]
 800a014:	f7ff fda2 	bl	8009b5c <PutInMbxQueue>
 800a018:	4603      	mov	r3, r0
 800a01a:	73fb      	strb	r3, [r7, #15]
        if ( result != 0 )
 800a01c:	7bfb      	ldrb	r3, [r7, #15]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d01b      	beq.n	800a05a <MBX_MailboxWriteInd+0xae>
            pMbx->MbxHeader.Length     = 4;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	2204      	movs	r2, #4
 800a026:	801a      	strh	r2, [r3, #0]
            pMbx->MbxHeader.Flags[MBX_OFFS_TYPE]        &= ~MBX_MASK_TYPE;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	889b      	ldrh	r3, [r3, #4]
 800a02c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800a030:	b29a      	uxth	r2, r3
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	809a      	strh	r2, [r3, #4]
            pMbx->Data[0]                        = SWAPWORD(MBXSERVICE_MBXERRORCMD);
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	2201      	movs	r2, #1
 800a03a:	80da      	strh	r2, [r3, #6]
            pMbx->Data[1]                        = SWAPWORD(result);
 800a03c:	7bfb      	ldrb	r3, [r7, #15]
 800a03e:	b29a      	uxth	r2, r3
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	811a      	strh	r2, [r3, #8]
            MBX_MailboxSendReq(pMbx, 0);
 800a044:	2100      	movs	r1, #0
 800a046:	6878      	ldr	r0, [r7, #4]
 800a048:	f000 f8dc 	bl	800a204 <MBX_MailboxSendReq>
        if ( result != 0 )
 800a04c:	e005      	b.n	800a05a <MBX_MailboxWriteInd+0xae>
        APPL_FreeMailboxBuffer(pMbx);
 800a04e:	6878      	ldr	r0, [r7, #4]
 800a050:	f002 fece 	bl	800cdf0 <free>
        pMbx = NULL;
 800a054:	2300      	movs	r3, #0
 800a056:	607b      	str	r3, [r7, #4]
}
 800a058:	e7ff      	b.n	800a05a <MBX_MailboxWriteInd+0xae>
 800a05a:	bf00      	nop
 800a05c:	3710      	adds	r7, #16
 800a05e:	46bd      	mov	sp, r7
 800a060:	bd80      	pop	{r7, pc}
 800a062:	bf00      	nop
 800a064:	20000880 	.word	0x20000880
 800a068:	20000acc 	.word	0x20000acc

0800a06c <MBX_MailboxReadInd>:
/**
 \brief This function is called when the Master has read the Send-Mailbox.
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_MailboxReadInd(void)
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	b082      	sub	sp, #8
 800a070:	af00      	add	r7, sp, #0
    bSendMbxIsFull = FALSE;
 800a072:	4b3e      	ldr	r3, [pc, #248]	; (800a16c <MBX_MailboxReadInd+0x100>)
 800a074:	2200      	movs	r2, #0
 800a076:	701a      	strb	r2, [r3, #0]
    // HBu 02.05.06: the pointer psRepeatMbx is only free if there is no stored
    //               mailbox service from the last repeat
    if ( psRepeatMbx && psStoreMbx == NULL )
 800a078:	4b3d      	ldr	r3, [pc, #244]	; (800a170 <MBX_MailboxReadInd+0x104>)
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d00b      	beq.n	800a098 <MBX_MailboxReadInd+0x2c>
 800a080:	4b3c      	ldr	r3, [pc, #240]	; (800a174 <MBX_MailboxReadInd+0x108>)
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	2b00      	cmp	r3, #0
 800a086:	d107      	bne.n	800a098 <MBX_MailboxReadInd+0x2c>
    {
    /* the last sent service is not stored for repeat any longer */
        APPL_FreeMailboxBuffer(psRepeatMbx);
 800a088:	4b39      	ldr	r3, [pc, #228]	; (800a170 <MBX_MailboxReadInd+0x104>)
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	4618      	mov	r0, r3
 800a08e:	f002 feaf 	bl	800cdf0 <free>
        psRepeatMbx = NULL;
 800a092:	4b37      	ldr	r3, [pc, #220]	; (800a170 <MBX_MailboxReadInd+0x104>)
 800a094:	2200      	movs	r2, #0
 800a096:	601a      	str	r2, [r3, #0]
    }

    /* the actual sent service has to be stored for repeat */
    psRepeatMbx = psReadMbx;
 800a098:	4b37      	ldr	r3, [pc, #220]	; (800a178 <MBX_MailboxReadInd+0x10c>)
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	4a34      	ldr	r2, [pc, #208]	; (800a170 <MBX_MailboxReadInd+0x104>)
 800a09e:	6013      	str	r3, [r2, #0]

      if ( psStoreMbx )
 800a0a0:	4b34      	ldr	r3, [pc, #208]	; (800a174 <MBX_MailboxReadInd+0x108>)
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d008      	beq.n	800a0ba <MBX_MailboxReadInd+0x4e>
      {
        /* there was a buffer stored */
        MBX_CopyToSendMailbox(psStoreMbx);
 800a0a8:	4b32      	ldr	r3, [pc, #200]	; (800a174 <MBX_MailboxReadInd+0x108>)
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	f000 f9b7 	bl	800a420 <MBX_CopyToSendMailbox>
        /* no more buffer to be stored any more */
        psStoreMbx = NULL;
 800a0b2:	4b30      	ldr	r3, [pc, #192]	; (800a174 <MBX_MailboxReadInd+0x108>)
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	601a      	str	r2, [r3, #0]
 800a0b8:	e009      	b.n	800a0ce <MBX_MailboxReadInd+0x62>
      }
      else
    {
        TMBX MBXMEM *pMbx = GetOutOfMbxQueue(&sMbxSendQueue);
 800a0ba:	4830      	ldr	r0, [pc, #192]	; (800a17c <MBX_MailboxReadInd+0x110>)
 800a0bc:	f7ff fd77 	bl	8009bae <GetOutOfMbxQueue>
 800a0c0:	6078      	str	r0, [r7, #4]
        if (pMbx)
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d002      	beq.n	800a0ce <MBX_MailboxReadInd+0x62>
        {
            MBX_CopyToSendMailbox(pMbx);
 800a0c8:	6878      	ldr	r0, [r7, #4]
 800a0ca:	f000 f9a9 	bl	800a420 <MBX_CopyToSendMailbox>
        }
    }

      if ( u8MailboxSendReqStored )
 800a0ce:	4b2c      	ldr	r3, [pc, #176]	; (800a180 <MBX_MailboxReadInd+0x114>)
 800a0d0:	781b      	ldrb	r3, [r3, #0]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d045      	beq.n	800a162 <MBX_MailboxReadInd+0xf6>
    {
        /* there are mailbox services stored to be sent */
        if ( u8MailboxSendReqStored & COE_SERVICE )
 800a0d6:	4b2a      	ldr	r3, [pc, #168]	; (800a180 <MBX_MailboxReadInd+0x114>)
 800a0d8:	781b      	ldrb	r3, [r3, #0]
 800a0da:	f003 0302 	and.w	r3, r3, #2
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d01a      	beq.n	800a118 <MBX_MailboxReadInd+0xac>
        {
           UINT8 result = 0;
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	70fb      	strb	r3, [r7, #3]
            /* reset the flag indicating that CoE service to be sent was stored */
            u8MailboxSendReqStored &= ~COE_SERVICE;
 800a0e6:	4b26      	ldr	r3, [pc, #152]	; (800a180 <MBX_MailboxReadInd+0x114>)
 800a0e8:	781b      	ldrb	r3, [r3, #0]
 800a0ea:	f023 0302 	bic.w	r3, r3, #2
 800a0ee:	b2da      	uxtb	r2, r3
 800a0f0:	4b23      	ldr	r3, [pc, #140]	; (800a180 <MBX_MailboxReadInd+0x114>)
 800a0f2:	701a      	strb	r2, [r3, #0]

            /* call CoE function that will send the stored CoE service */
            result = COE_ContinueInd(psWriteMbx);
 800a0f4:	4b23      	ldr	r3, [pc, #140]	; (800a184 <MBX_MailboxReadInd+0x118>)
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	f7fc fc7b 	bl	80069f4 <COE_ContinueInd>
 800a0fe:	4603      	mov	r3, r0
 800a100:	70fb      	strb	r3, [r7, #3]

            if (result != 0)
 800a102:	78fb      	ldrb	r3, [r7, #3]
 800a104:	2b00      	cmp	r3, #0
 800a106:	d02c      	beq.n	800a162 <MBX_MailboxReadInd+0xf6>
            {
                /*Set the pending CoE indication is an error occurred during the continue indication*/
                u8MailboxSendReqStored |= COE_SERVICE;
 800a108:	4b1d      	ldr	r3, [pc, #116]	; (800a180 <MBX_MailboxReadInd+0x114>)
 800a10a:	781b      	ldrb	r3, [r3, #0]
 800a10c:	f043 0302 	orr.w	r3, r3, #2
 800a110:	b2da      	uxtb	r2, r3
 800a112:	4b1b      	ldr	r3, [pc, #108]	; (800a180 <MBX_MailboxReadInd+0x114>)
 800a114:	701a      	strb	r2, [r3, #0]
        }
        else
        {
        }
    }
}
 800a116:	e024      	b.n	800a162 <MBX_MailboxReadInd+0xf6>
        if ( u8MailboxSendReqStored & EOE_SERVICE )
 800a118:	4b19      	ldr	r3, [pc, #100]	; (800a180 <MBX_MailboxReadInd+0x114>)
 800a11a:	781b      	ldrb	r3, [r3, #0]
 800a11c:	f003 0308 	and.w	r3, r3, #8
 800a120:	2b00      	cmp	r3, #0
 800a122:	d00c      	beq.n	800a13e <MBX_MailboxReadInd+0xd2>
            u8MailboxSendReqStored &= ~EOE_SERVICE;
 800a124:	4b16      	ldr	r3, [pc, #88]	; (800a180 <MBX_MailboxReadInd+0x114>)
 800a126:	781b      	ldrb	r3, [r3, #0]
 800a128:	f023 0308 	bic.w	r3, r3, #8
 800a12c:	b2da      	uxtb	r2, r3
 800a12e:	4b14      	ldr	r3, [pc, #80]	; (800a180 <MBX_MailboxReadInd+0x114>)
 800a130:	701a      	strb	r2, [r3, #0]
            EOE_ContinueInd(psWriteMbx);
 800a132:	4b14      	ldr	r3, [pc, #80]	; (800a184 <MBX_MailboxReadInd+0x118>)
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	4618      	mov	r0, r3
 800a138:	f7fc ff40 	bl	8006fbc <EOE_ContinueInd>
}
 800a13c:	e011      	b.n	800a162 <MBX_MailboxReadInd+0xf6>
        if ( u8MailboxSendReqStored & FOE_SERVICE )
 800a13e:	4b10      	ldr	r3, [pc, #64]	; (800a180 <MBX_MailboxReadInd+0x114>)
 800a140:	781b      	ldrb	r3, [r3, #0]
 800a142:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a146:	2b00      	cmp	r3, #0
 800a148:	d00b      	beq.n	800a162 <MBX_MailboxReadInd+0xf6>
            u8MailboxSendReqStored &= ~FOE_SERVICE;
 800a14a:	4b0d      	ldr	r3, [pc, #52]	; (800a180 <MBX_MailboxReadInd+0x114>)
 800a14c:	781b      	ldrb	r3, [r3, #0]
 800a14e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a152:	b2da      	uxtb	r2, r3
 800a154:	4b0a      	ldr	r3, [pc, #40]	; (800a180 <MBX_MailboxReadInd+0x114>)
 800a156:	701a      	strb	r2, [r3, #0]
            FOE_ContinueInd(psWriteMbx);
 800a158:	4b0a      	ldr	r3, [pc, #40]	; (800a184 <MBX_MailboxReadInd+0x118>)
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	4618      	mov	r0, r3
 800a15e:	f7fd f94b 	bl	80073f8 <FOE_ContinueInd>
}
 800a162:	bf00      	nop
 800a164:	3708      	adds	r7, #8
 800a166:	46bd      	mov	sp, r7
 800a168:	bd80      	pop	{r7, pc}
 800a16a:	bf00      	nop
 800a16c:	20000875 	.word	0x20000875
 800a170:	20000a90 	.word	0x20000a90
 800a174:	20000a94 	.word	0x20000a94
 800a178:	20000a8c 	.word	0x20000a8c
 800a17c:	20000a98 	.word	0x20000a98
 800a180:	20000a84 	.word	0x20000a84
 800a184:	20000a88 	.word	0x20000a88

0800a188 <MBX_MailboxRepeatReq>:
 \brief This function is called if the Master has requested a resending of the last
 \brief sent mailbox
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_MailboxRepeatReq(void)
{
 800a188:	b580      	push	{r7, lr}
 800a18a:	b082      	sub	sp, #8
 800a18c:	af00      	add	r7, sp, #0
    if (psRepeatMbx)
 800a18e:	4b18      	ldr	r3, [pc, #96]	; (800a1f0 <MBX_MailboxRepeatReq+0x68>)
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	2b00      	cmp	r3, #0
 800a194:	d01d      	beq.n	800a1d2 <MBX_MailboxRepeatReq+0x4a>
    {
        TMBX MBXMEM *pMbx = psRepeatMbx;
 800a196:	4b16      	ldr	r3, [pc, #88]	; (800a1f0 <MBX_MailboxRepeatReq+0x68>)
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	607b      	str	r3, [r7, #4]
        /* HBu 13.10.06: if a repeat request is received (again) before the previously repeated mailbox telegram
           was read from the master (psStoreMbx != NULL) the next mailbox telegram to be sent is still in the
            read mailbox so it has not to updated exchanged */
        ENTER_MBX_CRITICAL;

       if (bSendMbxIsFull && psStoreMbx == NULL)
 800a19c:	4b15      	ldr	r3, [pc, #84]	; (800a1f4 <MBX_MailboxRepeatReq+0x6c>)
 800a19e:	781b      	ldrb	r3, [r3, #0]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d010      	beq.n	800a1c6 <MBX_MailboxRepeatReq+0x3e>
 800a1a4:	4b14      	ldr	r3, [pc, #80]	; (800a1f8 <MBX_MailboxRepeatReq+0x70>)
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d10c      	bne.n	800a1c6 <MBX_MailboxRepeatReq+0x3e>
        {
            /* mailbox is full, take the buffer off */
/*ECATCHANGE_START(V5.11) HW1*/
            DisableSyncManChannel(MAILBOX_READ);
 800a1ac:	2001      	movs	r0, #1
 800a1ae:	f7fd f9bd 	bl	800752c <DisableSyncManChannel>

            /* store the buffer to be sent next */
            psStoreMbx = psReadMbx;
 800a1b2:	4b12      	ldr	r3, [pc, #72]	; (800a1fc <MBX_MailboxRepeatReq+0x74>)
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	4a10      	ldr	r2, [pc, #64]	; (800a1f8 <MBX_MailboxRepeatReq+0x70>)
 800a1b8:	6013      	str	r3, [r2, #0]
            /* enable the mailbox again */
            EnableSyncManChannel(MAILBOX_READ);
 800a1ba:	2001      	movs	r0, #1
 800a1bc:	f7fd f9de 	bl	800757c <EnableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/

            /* HBu 15.02.06: flag has to be reset otherwise the mailbox service
                             will not be copied by MBX_CopyToSendMailbox */
            bSendMbxIsFull = FALSE;
 800a1c0:	4b0c      	ldr	r3, [pc, #48]	; (800a1f4 <MBX_MailboxRepeatReq+0x6c>)
 800a1c2:	2200      	movs	r2, #0
 800a1c4:	701a      	strb	r2, [r3, #0]
        }


        MBX_CopyToSendMailbox(pMbx);
 800a1c6:	6878      	ldr	r0, [r7, #4]
 800a1c8:	f000 f92a 	bl	800a420 <MBX_CopyToSendMailbox>
        // HBu 17.06.06: psRepeatMbx has to be set to 0, when it was repeated, otherwise it would be returned twice
        // to the empty queue (MAILBOX_QUEUE=1) or a buffer get lost, if the the next repeat request will happen before
        // the repeated buffer was read
        psRepeatMbx = NULL;
 800a1cc:	4b08      	ldr	r3, [pc, #32]	; (800a1f0 <MBX_MailboxRepeatReq+0x68>)
 800a1ce:	2200      	movs	r2, #0
 800a1d0:	601a      	str	r2, [r3, #0]
        LEAVE_MBX_CRITICAL;
    }

    // Repeat was finished, toggle the acknowledge bit
    bMbxRepeatToggle = !bMbxRepeatToggle;
 800a1d2:	4b0b      	ldr	r3, [pc, #44]	; (800a200 <MBX_MailboxRepeatReq+0x78>)
 800a1d4:	781b      	ldrb	r3, [r3, #0]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	bf0c      	ite	eq
 800a1da:	2301      	moveq	r3, #1
 800a1dc:	2300      	movne	r3, #0
 800a1de:	b2db      	uxtb	r3, r3
 800a1e0:	461a      	mov	r2, r3
 800a1e2:	4b07      	ldr	r3, [pc, #28]	; (800a200 <MBX_MailboxRepeatReq+0x78>)
 800a1e4:	701a      	strb	r2, [r3, #0]
}
 800a1e6:	bf00      	nop
 800a1e8:	3708      	adds	r7, #8
 800a1ea:	46bd      	mov	sp, r7
 800a1ec:	bd80      	pop	{r7, pc}
 800a1ee:	bf00      	nop
 800a1f0:	20000a90 	.word	0x20000a90
 800a1f4:	20000875 	.word	0x20000875
 800a1f8:	20000a94 	.word	0x20000a94
 800a1fc:	20000a8c 	.word	0x20000a8c
 800a200:	20000877 	.word	0x20000877

0800a204 <MBX_MailboxSendReq>:

 \brief        This function puts a new Mailbox service in the Send Mailbox
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 MBX_MailboxSendReq( TMBX MBXMEM * pMbx, UINT8 flags )
{
 800a204:	b580      	push	{r7, lr}
 800a206:	b084      	sub	sp, #16
 800a208:	af00      	add	r7, sp, #0
 800a20a:	6078      	str	r0, [r7, #4]
 800a20c:	460b      	mov	r3, r1
 800a20e:	70fb      	strb	r3, [r7, #3]
    UINT8 result = 0;
 800a210:	2300      	movs	r3, #0
 800a212:	73fb      	strb	r3, [r7, #15]

    /* HBu 06.02.06: in INIT-state a mailbox send request shall be refused */
    if ( (nAlStatus & STATE_MASK) == STATE_INIT )
 800a214:	4b2d      	ldr	r3, [pc, #180]	; (800a2cc <MBX_MailboxSendReq+0xc8>)
 800a216:	781b      	ldrb	r3, [r3, #0]
 800a218:	f003 030f 	and.w	r3, r3, #15
 800a21c:	2b01      	cmp	r3, #1
 800a21e:	d101      	bne.n	800a224 <MBX_MailboxSendReq+0x20>
        return ERROR_INVALIDSTATE;
 800a220:	23f0      	movs	r3, #240	; 0xf0
 800a222:	e04e      	b.n	800a2c2 <MBX_MailboxSendReq+0xbe>
    ENTER_MBX_CRITICAL;
    DISABLE_MBX_INT;

    /* the counter in the mailbox header has to be incremented with every new mailbox service to be sent
       if the mailbox data link layer is supported (software switch MAILBOX_REPEAT_SUPPORTED set)*/
    pMbx->MbxHeader.Flags[MBX_OFFS_COUNTER] &= ~MBX_MASK_COUNTER;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	889b      	ldrh	r3, [r3, #4]
 800a228:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a22c:	b29a      	uxth	r2, r3
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	809a      	strh	r2, [r3, #4]
    /* HBu 13.02.06: Repeat-Counter was incremented too much if the mailbox service could not be sent */
    /* u8MbxCounter holds the actual counter for the mailbox header, only the values
       1-7 are allowed if the mailbox data link layer is supported  */
    if ( (u8MbxReadCounter & 0x07) == 0 )
 800a232:	4b27      	ldr	r3, [pc, #156]	; (800a2d0 <MBX_MailboxSendReq+0xcc>)
 800a234:	781b      	ldrb	r3, [r3, #0]
 800a236:	f003 0307 	and.w	r3, r3, #7
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d102      	bne.n	800a244 <MBX_MailboxSendReq+0x40>
        u8MbxReadCounter = 1;
 800a23e:	4b24      	ldr	r3, [pc, #144]	; (800a2d0 <MBX_MailboxSendReq+0xcc>)
 800a240:	2201      	movs	r2, #1
 800a242:	701a      	strb	r2, [r3, #0]

    pMbx->MbxHeader.Flags[MBX_OFFS_COUNTER] |= u8MbxReadCounter << MBX_SHIFT_COUNTER;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	889b      	ldrh	r3, [r3, #4]
 800a248:	b21a      	sxth	r2, r3
 800a24a:	4b21      	ldr	r3, [pc, #132]	; (800a2d0 <MBX_MailboxSendReq+0xcc>)
 800a24c:	781b      	ldrb	r3, [r3, #0]
 800a24e:	031b      	lsls	r3, r3, #12
 800a250:	b21b      	sxth	r3, r3
 800a252:	4313      	orrs	r3, r2
 800a254:	b21b      	sxth	r3, r3
 800a256:	b29a      	uxth	r2, r3
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	809a      	strh	r2, [r3, #4]

    /* try to copy the mailbox command in the ESC */
    if ( MBX_CopyToSendMailbox(pMbx) != 0 )
 800a25c:	6878      	ldr	r0, [r7, #4]
 800a25e:	f000 f8df 	bl	800a420 <MBX_CopyToSendMailbox>
 800a262:	4603      	mov	r3, r0
 800a264:	2b00      	cmp	r3, #0
 800a266:	d014      	beq.n	800a292 <MBX_MailboxSendReq+0x8e>
    {
        /* no success, send mailbox was full, set flag  */
        result = PutInMbxQueue(pMbx, &sMbxSendQueue);
 800a268:	491a      	ldr	r1, [pc, #104]	; (800a2d4 <MBX_MailboxSendReq+0xd0>)
 800a26a:	6878      	ldr	r0, [r7, #4]
 800a26c:	f7ff fc76 	bl	8009b5c <PutInMbxQueue>
 800a270:	4603      	mov	r3, r0
 800a272:	73fb      	strb	r3, [r7, #15]
        if (result != 0)
 800a274:	7bfb      	ldrb	r3, [r7, #15]
 800a276:	2b00      	cmp	r3, #0
 800a278:	d004      	beq.n	800a284 <MBX_MailboxSendReq+0x80>
            flags |= FRAGMENTS_FOLLOW;
 800a27a:	78fb      	ldrb	r3, [r7, #3]
 800a27c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a280:	70fb      	strb	r3, [r7, #3]
 800a282:	e00c      	b.n	800a29e <MBX_MailboxSendReq+0x9a>
        else
            u8MbxReadCounter++;
 800a284:	4b12      	ldr	r3, [pc, #72]	; (800a2d0 <MBX_MailboxSendReq+0xcc>)
 800a286:	781b      	ldrb	r3, [r3, #0]
 800a288:	3301      	adds	r3, #1
 800a28a:	b2da      	uxtb	r2, r3
 800a28c:	4b10      	ldr	r3, [pc, #64]	; (800a2d0 <MBX_MailboxSendReq+0xcc>)
 800a28e:	701a      	strb	r2, [r3, #0]
 800a290:	e005      	b.n	800a29e <MBX_MailboxSendReq+0x9a>
    }
    /* HBu 13.02.06: Repeat-Counter was incremented too much if the mailbox service could not be sent */
    else
    {
        u8MbxReadCounter++;
 800a292:	4b0f      	ldr	r3, [pc, #60]	; (800a2d0 <MBX_MailboxSendReq+0xcc>)
 800a294:	781b      	ldrb	r3, [r3, #0]
 800a296:	3301      	adds	r3, #1
 800a298:	b2da      	uxtb	r2, r3
 800a29a:	4b0d      	ldr	r3, [pc, #52]	; (800a2d0 <MBX_MailboxSendReq+0xcc>)
 800a29c:	701a      	strb	r2, [r3, #0]
    }

    if ( flags & FRAGMENTS_FOLLOW )
 800a29e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	da0c      	bge.n	800a2c0 <MBX_MailboxSendReq+0xbc>
    {
        /* store the mailbox service that the corresponding XXX_ContinueInd function will
           be called when the send mailbox will have been read by the master because there
           are mailbox commands to be sent for this service */
        u8MailboxSendReqStored |= (flags & ((UINT8) ~FRAGMENTS_FOLLOW));
 800a2a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a2aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a2ae:	b25a      	sxtb	r2, r3
 800a2b0:	4b09      	ldr	r3, [pc, #36]	; (800a2d8 <MBX_MailboxSendReq+0xd4>)
 800a2b2:	781b      	ldrb	r3, [r3, #0]
 800a2b4:	b25b      	sxtb	r3, r3
 800a2b6:	4313      	orrs	r3, r2
 800a2b8:	b25b      	sxtb	r3, r3
 800a2ba:	b2da      	uxtb	r2, r3
 800a2bc:	4b06      	ldr	r3, [pc, #24]	; (800a2d8 <MBX_MailboxSendReq+0xd4>)
 800a2be:	701a      	strb	r2, [r3, #0]
    }

    ENABLE_MBX_INT;
    LEAVE_MBX_CRITICAL;

    return result;
 800a2c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	3710      	adds	r7, #16
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	bd80      	pop	{r7, pc}
 800a2ca:	bf00      	nop
 800a2cc:	200006b2 	.word	0x200006b2
 800a2d0:	20000881 	.word	0x20000881
 800a2d4:	20000a98 	.word	0x20000a98
 800a2d8:	20000a84 	.word	0x20000a84

0800a2dc <MBX_CheckAndCopyMailbox>:

        Also the contents of the Receive Mailbox will be copied in the variable sMbx.
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_CheckAndCopyMailbox( void )
{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b082      	sub	sp, #8
 800a2e0:	af00      	add	r7, sp, #0
    UINT16 mbxLen;

    /* get the size of the received mailbox command and acknowledge the event*/
    HW_EscReadWord(mbxLen,u16EscAddrReceiveMbx);
 800a2e2:	4b47      	ldr	r3, [pc, #284]	; (800a400 <MBX_CheckAndCopyMailbox+0x124>)
 800a2e4:	8819      	ldrh	r1, [r3, #0]
 800a2e6:	1cbb      	adds	r3, r7, #2
 800a2e8:	2202      	movs	r2, #2
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	f7ff f85a 	bl	80093a4 <HW_EscRead>
    
    /* the size has to be swapped here, all other bytes of the mailbox service will be swapped later */
    mbxLen = SWAPWORD(mbxLen);
 800a2f0:	887b      	ldrh	r3, [r7, #2]
 800a2f2:	807b      	strh	r3, [r7, #2]

/* ECATCHANGE_START(V5.11) MBX2*/
    if(bNoMbxMemoryAvailable == TRUE)
 800a2f4:	4b43      	ldr	r3, [pc, #268]	; (800a404 <MBX_CheckAndCopyMailbox+0x128>)
 800a2f6:	781b      	ldrb	r3, [r3, #0]
 800a2f8:	2b01      	cmp	r3, #1
 800a2fa:	d123      	bne.n	800a344 <MBX_CheckAndCopyMailbox+0x68>
    {
        /* Return a no memory error in case of any mailbox request*/
        TMBX MBXMEM *pMbx = (TMBX MBXMEM *) APPL_AllocMailboxBuffer(10); /* a mailbox error datagram length*/
 800a2fc:	200a      	movs	r0, #10
 800a2fe:	f002 fd6f 	bl	800cde0 <malloc>
 800a302:	4603      	mov	r3, r0
 800a304:	607b      	str	r3, [r7, #4]

        if(pMbx != NULL)
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d01b      	beq.n	800a344 <MBX_CheckAndCopyMailbox+0x68>
        {
            HMEMSET(pMbx,0x00,10);
 800a30c:	220a      	movs	r2, #10
 800a30e:	2100      	movs	r1, #0
 800a310:	6878      	ldr	r0, [r7, #4]
 800a312:	f002 fd93 	bl	800ce3c <memset>

            /* Mailbox error response: type 0 (mailbox service protocol) */
            pMbx->MbxHeader.Length     = 4;
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	2204      	movs	r2, #4
 800a31a:	801a      	strh	r2, [r3, #0]
            pMbx->MbxHeader.Flags[MBX_OFFS_TYPE]        &= ~(MBX_MASK_TYPE);
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	889b      	ldrh	r3, [r3, #4]
 800a320:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800a324:	b29a      	uxth	r2, r3
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	809a      	strh	r2, [r3, #4]
            pMbx->Data[0]                        = SWAPWORD(MBXSERVICE_MBXERRORCMD);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	2201      	movs	r2, #1
 800a32e:	80da      	strh	r2, [r3, #6]
            pMbx->Data[1]                        = SWAPWORD(MBXERR_NOMOREMEMORY);
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	2207      	movs	r2, #7
 800a334:	811a      	strh	r2, [r3, #8]
            MBX_MailboxSendReq(pMbx, 0);
 800a336:	2100      	movs	r1, #0
 800a338:	6878      	ldr	r0, [r7, #4]
 800a33a:	f7ff ff63 	bl	800a204 <MBX_MailboxSendReq>

            APPL_FreeMailboxBuffer(pMbx);
 800a33e:	6878      	ldr	r0, [r7, #4]
 800a340:	f002 fd56 	bl	800cdf0 <free>
        }
    }
/* ECATCHANGE_END(V5.11) MBX2*/
    /* the length of the mailbox data is in the first two bytes of the mailbox,
       so the length of the mailbox header has to be added */
    mbxLen += MBX_HEADER_SIZE;
 800a344:	887b      	ldrh	r3, [r7, #2]
 800a346:	3306      	adds	r3, #6
 800a348:	b29b      	uxth	r3, r3
 800a34a:	807b      	strh	r3, [r7, #2]

    /* in this example there are only two mailbox buffers available in the firmware (one for processing and
       one to stored the last sent response for a possible repeat request), so a
       received mailbox service can only be processed if a free buffer is available */
    if ( ( bSendMbxIsFull )                /* a received mailbox service will not be processed
 800a34c:	4b2e      	ldr	r3, [pc, #184]	; (800a408 <MBX_CheckAndCopyMailbox+0x12c>)
 800a34e:	781b      	ldrb	r3, [r3, #0]
 800a350:	2b00      	cmp	r3, #0
 800a352:	d103      	bne.n	800a35c <MBX_CheckAndCopyMailbox+0x80>
                                                    as long as the send mailbox is still full
                                                    (waits to be read from the master) */
        ||( u8MailboxSendReqStored )    /* a mailbox service to be sent is still stored
 800a354:	4b2d      	ldr	r3, [pc, #180]	; (800a40c <MBX_CheckAndCopyMailbox+0x130>)
 800a356:	781b      	ldrb	r3, [r3, #0]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d003      	beq.n	800a364 <MBX_CheckAndCopyMailbox+0x88>
                                                    until all stored mailbox services are sent */
        )
    {
        /* set flag that the processing of the mailbox service will be checked in the
            function MBX_Main (called from ECAT_Main) */
        bReceiveMbxIsLocked = TRUE;
 800a35c:	4b2c      	ldr	r3, [pc, #176]	; (800a410 <MBX_CheckAndCopyMailbox+0x134>)
 800a35e:	2201      	movs	r2, #1
 800a360:	701a      	strb	r2, [r3, #0]
 800a362:	e04a      	b.n	800a3fa <MBX_CheckAndCopyMailbox+0x11e>
    }
    else
    {
        /* received mailbox command can be processed, reset flag */
        bReceiveMbxIsLocked = FALSE;
 800a364:	4b2a      	ldr	r3, [pc, #168]	; (800a410 <MBX_CheckAndCopyMailbox+0x134>)
 800a366:	2200      	movs	r2, #0
 800a368:	701a      	strb	r2, [r3, #0]

        /* if the read mailbox size is too big for the buffer, set the copy size to the maximum buffer size, otherwise
           memory could be overwritten,
           the evaluation of the mailbox size will be done in the mailbox protocols called from MBX_WriteMailboxInd */

        if (mbxLen > u16ReceiveMbxSize)
 800a36a:	887a      	ldrh	r2, [r7, #2]
 800a36c:	4b29      	ldr	r3, [pc, #164]	; (800a414 <MBX_CheckAndCopyMailbox+0x138>)
 800a36e:	881b      	ldrh	r3, [r3, #0]
 800a370:	429a      	cmp	r2, r3
 800a372:	d902      	bls.n	800a37a <MBX_CheckAndCopyMailbox+0x9e>
            mbxLen = u16ReceiveMbxSize;
 800a374:	4b27      	ldr	r3, [pc, #156]	; (800a414 <MBX_CheckAndCopyMailbox+0x138>)
 800a376:	881b      	ldrh	r3, [r3, #0]
 800a378:	807b      	strh	r3, [r7, #2]

        psWriteMbx = (TMBX MBXMEM *) APPL_AllocMailboxBuffer(u16ReceiveMbxSize);
 800a37a:	4b26      	ldr	r3, [pc, #152]	; (800a414 <MBX_CheckAndCopyMailbox+0x138>)
 800a37c:	881b      	ldrh	r3, [r3, #0]
 800a37e:	4618      	mov	r0, r3
 800a380:	f002 fd2e 	bl	800cde0 <malloc>
 800a384:	4603      	mov	r3, r0
 800a386:	461a      	mov	r2, r3
 800a388:	4b23      	ldr	r3, [pc, #140]	; (800a418 <MBX_CheckAndCopyMailbox+0x13c>)
 800a38a:	601a      	str	r2, [r3, #0]

        /* if there is no more memory for mailbox buffer, the mailbox should not be read */
        if (psWriteMbx == NULL)
 800a38c:	4b22      	ldr	r3, [pc, #136]	; (800a418 <MBX_CheckAndCopyMailbox+0x13c>)
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	2b00      	cmp	r3, #0
 800a392:	d103      	bne.n	800a39c <MBX_CheckAndCopyMailbox+0xc0>
        {
            /* set flag that the processing of the mailbox service will be checked in the
                function MBX_Main (called from ECAT_Main) */
            bReceiveMbxIsLocked = TRUE;
 800a394:	4b1e      	ldr	r3, [pc, #120]	; (800a410 <MBX_CheckAndCopyMailbox+0x134>)
 800a396:	2201      	movs	r2, #1
 800a398:	701a      	strb	r2, [r3, #0]
 800a39a:	e02e      	b.n	800a3fa <MBX_CheckAndCopyMailbox+0x11e>
            return;
        }
        /* copy the mailbox header and data*/
        HW_EscReadMbxMem((MEM_ADDR MBXMEM *) psWriteMbx,u16EscAddrReceiveMbx,mbxLen);
 800a39c:	4b1e      	ldr	r3, [pc, #120]	; (800a418 <MBX_CheckAndCopyMailbox+0x13c>)
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	4a17      	ldr	r2, [pc, #92]	; (800a400 <MBX_CheckAndCopyMailbox+0x124>)
 800a3a2:	8811      	ldrh	r1, [r2, #0]
 800a3a4:	887a      	ldrh	r2, [r7, #2]
 800a3a6:	4618      	mov	r0, r3
 800a3a8:	f7fe fffc 	bl	80093a4 <HW_EscRead>


        {
        /*Read Control and Status of SyncManager 0 to check if the buffer is unlocked*/
        VARVOLATILE UINT16 smstate = 0x00;
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	803b      	strh	r3, [r7, #0]
        HW_EscReadWord(smstate,ESC_SYNCMAN_CONTROL_OFFSET);
 800a3b0:	463b      	mov	r3, r7
 800a3b2:	2202      	movs	r2, #2
 800a3b4:	f640 0104 	movw	r1, #2052	; 0x804
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	f7fe fff3 	bl	80093a4 <HW_EscRead>
/*ECATCHANGE_START(V5.11) ECAT7*/
        smstate = SWAPWORD(smstate);
 800a3be:	883b      	ldrh	r3, [r7, #0]
 800a3c0:	b29b      	uxth	r3, r3
 800a3c2:	803b      	strh	r3, [r7, #0]
/*ECATCHANGE_END(V5.11) ECAT7*/

        if(smstate & SM_STATUS_MBX_BUFFER_FULL)
 800a3c4:	883b      	ldrh	r3, [r7, #0]
 800a3c6:	b29b      	uxth	r3, r3
 800a3c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d00f      	beq.n	800a3f0 <MBX_CheckAndCopyMailbox+0x114>
        {
            /*Unlock the mailbox SyncManger buffer*/
            u16dummy = 0;
 800a3d0:	4b12      	ldr	r3, [pc, #72]	; (800a41c <MBX_CheckAndCopyMailbox+0x140>)
 800a3d2:	2200      	movs	r2, #0
 800a3d4:	801a      	strh	r2, [r3, #0]
            HW_EscReadWord(u16dummy,(u16EscAddrReceiveMbx + u16ReceiveMbxSize - 2));
 800a3d6:	4b0a      	ldr	r3, [pc, #40]	; (800a400 <MBX_CheckAndCopyMailbox+0x124>)
 800a3d8:	881a      	ldrh	r2, [r3, #0]
 800a3da:	4b0e      	ldr	r3, [pc, #56]	; (800a414 <MBX_CheckAndCopyMailbox+0x138>)
 800a3dc:	881b      	ldrh	r3, [r3, #0]
 800a3de:	4413      	add	r3, r2
 800a3e0:	b29b      	uxth	r3, r3
 800a3e2:	3b02      	subs	r3, #2
 800a3e4:	b29b      	uxth	r3, r3
 800a3e6:	2202      	movs	r2, #2
 800a3e8:	4619      	mov	r1, r3
 800a3ea:	480c      	ldr	r0, [pc, #48]	; (800a41c <MBX_CheckAndCopyMailbox+0x140>)
 800a3ec:	f7fe ffda 	bl	80093a4 <HW_EscRead>
        }

        }

        /* in MBX_MailboxWriteInd the mailbox protocol will be processed */
        MBX_MailboxWriteInd( psWriteMbx );
 800a3f0:	4b09      	ldr	r3, [pc, #36]	; (800a418 <MBX_CheckAndCopyMailbox+0x13c>)
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	f7ff fdd9 	bl	8009fac <MBX_MailboxWriteInd>

    }
}
 800a3fa:	3708      	adds	r7, #8
 800a3fc:	46bd      	mov	sp, r7
 800a3fe:	bd80      	pop	{r7, pc}
 800a400:	2000087c 	.word	0x2000087c
 800a404:	20000b00 	.word	0x20000b00
 800a408:	20000875 	.word	0x20000875
 800a40c:	20000a84 	.word	0x20000a84
 800a410:	20000874 	.word	0x20000874
 800a414:	2000087a 	.word	0x2000087a
 800a418:	20000a88 	.word	0x20000a88
 800a41c:	200006bc 	.word	0x200006bc

0800a420 <MBX_CopyToSendMailbox>:

 \brief    This function copies data to the Send Mailbox.
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 MBX_CopyToSendMailbox( TMBX MBXMEM *pMbx )
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b086      	sub	sp, #24
 800a424:	af00      	add	r7, sp, #0
 800a426:	6078      	str	r0, [r7, #4]
    if ( (nAlStatus & STATE_MASK) == STATE_INIT)
 800a428:	4b39      	ldr	r3, [pc, #228]	; (800a510 <MBX_CopyToSendMailbox+0xf0>)
 800a42a:	781b      	ldrb	r3, [r3, #0]
 800a42c:	f003 030f 	and.w	r3, r3, #15
 800a430:	2b01      	cmp	r3, #1
 800a432:	d101      	bne.n	800a438 <MBX_CopyToSendMailbox+0x18>
    {
        /* the mailbox is disabled if the slave is in the INIT state */
        return( ERROR_INVALIDSTATE );
 800a434:	23f0      	movs	r3, #240	; 0xf0
 800a436:	e067      	b.n	800a508 <MBX_CopyToSendMailbox+0xe8>
    }


    if ( !bMbxRunning )
 800a438:	4b36      	ldr	r3, [pc, #216]	; (800a514 <MBX_CopyToSendMailbox+0xf4>)
 800a43a:	781b      	ldrb	r3, [r3, #0]
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d101      	bne.n	800a444 <MBX_CopyToSendMailbox+0x24>
    {
        /* the mailbox is disabled if the slave is in the INIT state */
        return( ERROR_INVALIDSTATE );
 800a440:	23f0      	movs	r3, #240	; 0xf0
 800a442:	e061      	b.n	800a508 <MBX_CopyToSendMailbox+0xe8>
    }

    if ( bSendMbxIsFull )
 800a444:	4b34      	ldr	r3, [pc, #208]	; (800a518 <MBX_CopyToSendMailbox+0xf8>)
 800a446:	781b      	ldrb	r3, [r3, #0]
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d001      	beq.n	800a450 <MBX_CopyToSendMailbox+0x30>
    {
        /* mailbox service cannot be sent because the send mailbox is still full */
        return MBXERR_NOMOREMEMORY;
 800a44c:	2307      	movs	r3, #7
 800a44e:	e05b      	b.n	800a508 <MBX_CopyToSendMailbox+0xe8>
    }
    else
    {
        /* the variable mbxSize contains the size of the mailbox data to be sent */
        UINT16 mbxSize = pMbx->MbxHeader.Length;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	881b      	ldrh	r3, [r3, #0]
 800a454:	82fb      	strh	r3, [r7, #22]
        HW_EscWriteMbxMem((MEM_ADDR *)pMbx, u16EscAddrSendMbx, (mbxSize + MBX_HEADER_SIZE));
 800a456:	4b31      	ldr	r3, [pc, #196]	; (800a51c <MBX_CopyToSendMailbox+0xfc>)
 800a458:	8819      	ldrh	r1, [r3, #0]
 800a45a:	8afb      	ldrh	r3, [r7, #22]
 800a45c:	3306      	adds	r3, #6
 800a45e:	b29b      	uxth	r3, r3
 800a460:	461a      	mov	r2, r3
 800a462:	6878      	ldr	r0, [r7, #4]
 800a464:	f7fe fffa 	bl	800945c <HW_EscWrite>
/* ECATCHANGE_HW(V5.10) HW1*/

        {
        /*Read Control and Status of SyncManager 1 to check if the buffer is still marked as empty*/
        VARVOLATILE UINT16 smstate = 0x00;
 800a468:	2300      	movs	r3, #0
 800a46a:	81fb      	strh	r3, [r7, #14]
        HW_EscReadWord(smstate,(ESC_SYNCMAN_CONTROL_OFFSET + SIZEOF_SM_REGISTER));
 800a46c:	f107 030e 	add.w	r3, r7, #14
 800a470:	2202      	movs	r2, #2
 800a472:	f640 010c 	movw	r1, #2060	; 0x80c
 800a476:	4618      	mov	r0, r3
 800a478:	f7fe ff94 	bl	80093a4 <HW_EscRead>
/*ECATCHANGE_START(V5.11) ECAT7*/
        smstate = SWAPWORD(smstate);
 800a47c:	89fb      	ldrh	r3, [r7, #14]
 800a47e:	b29b      	uxth	r3, r3
 800a480:	81fb      	strh	r3, [r7, #14]
/*ECATCHANGE_END(V5.11) ECAT7*/

        if(!(smstate & SM_STATUS_MBX_BUFFER_FULL))
 800a482:	89fb      	ldrh	r3, [r7, #14]
 800a484:	b29b      	uxth	r3, r3
 800a486:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d12a      	bne.n	800a4e4 <MBX_CopyToSendMailbox+0xc4>
        {
            UINT8 BytesLeft = u16SendMbxSize - (mbxSize + MBX_HEADER_SIZE);
 800a48e:	4b24      	ldr	r3, [pc, #144]	; (800a520 <MBX_CopyToSendMailbox+0x100>)
 800a490:	881b      	ldrh	r3, [r3, #0]
 800a492:	b2da      	uxtb	r2, r3
 800a494:	8afb      	ldrh	r3, [r7, #22]
 800a496:	b2db      	uxtb	r3, r3
 800a498:	1ad3      	subs	r3, r2, r3
 800a49a:	b2db      	uxtb	r3, r3
 800a49c:	3b06      	subs	r3, #6
 800a49e:	757b      	strb	r3, [r7, #21]

            /*Write last Byte to trigger mailbox full flag*/
            /*Read last 2 Bytes and write them again (required if low Byte of the WORD were written before)*/
            u16dummy = 0;
 800a4a0:	4b20      	ldr	r3, [pc, #128]	; (800a524 <MBX_CopyToSendMailbox+0x104>)
 800a4a2:	2200      	movs	r2, #0
 800a4a4:	801a      	strh	r2, [r3, #0]
            if(BytesLeft < 2)
 800a4a6:	7d7b      	ldrb	r3, [r7, #21]
 800a4a8:	2b01      	cmp	r3, #1
 800a4aa:	d80e      	bhi.n	800a4ca <MBX_CopyToSendMailbox+0xaa>
            {
                /*The last 2Bytes are overlapping the already written buffer*/
                                
                /*Get the valid 16Bit address*/
                UINT32 LastDataAddress = ((mbxSize + MBX_HEADER_SIZE)/2)*2;
 800a4ac:	8afb      	ldrh	r3, [r7, #22]
 800a4ae:	3306      	adds	r3, #6
 800a4b0:	f023 0301 	bic.w	r3, r3, #1
 800a4b4:	613b      	str	r3, [r7, #16]
            
                /*Copy the buffer to overwrite*/
                MEMCPY((UINT16 *)&u16dummy,(((UINT8 *)pMbx) + LastDataAddress),(2 - BytesLeft));
 800a4b6:	687a      	ldr	r2, [r7, #4]
 800a4b8:	693b      	ldr	r3, [r7, #16]
 800a4ba:	18d1      	adds	r1, r2, r3
 800a4bc:	7d7b      	ldrb	r3, [r7, #21]
 800a4be:	f1c3 0302 	rsb	r3, r3, #2
 800a4c2:	461a      	mov	r2, r3
 800a4c4:	4817      	ldr	r0, [pc, #92]	; (800a524 <MBX_CopyToSendMailbox+0x104>)
 800a4c6:	f002 fcab 	bl	800ce20 <memcpy>
            }
            
            HW_EscWriteWord(u16dummy,(u16EscAddrSendMbx + u16SendMbxSize - 2));
 800a4ca:	4b14      	ldr	r3, [pc, #80]	; (800a51c <MBX_CopyToSendMailbox+0xfc>)
 800a4cc:	881a      	ldrh	r2, [r3, #0]
 800a4ce:	4b14      	ldr	r3, [pc, #80]	; (800a520 <MBX_CopyToSendMailbox+0x100>)
 800a4d0:	881b      	ldrh	r3, [r3, #0]
 800a4d2:	4413      	add	r3, r2
 800a4d4:	b29b      	uxth	r3, r3
 800a4d6:	3b02      	subs	r3, #2
 800a4d8:	b29b      	uxth	r3, r3
 800a4da:	2202      	movs	r2, #2
 800a4dc:	4619      	mov	r1, r3
 800a4de:	4811      	ldr	r0, [pc, #68]	; (800a524 <MBX_CopyToSendMailbox+0x104>)
 800a4e0:	f7fe ffbc 	bl	800945c <HW_EscWrite>
            the other one the actual service to be sent (psReadMbx),
            there is no buffer available for a mailbox receive service
            until the last sent buffer was read from the master
            the exception is after the INIT2PREOP transition, in that
            case there is no last sent service (psReadMbx = 0) */
        if ( psReadMbx )
 800a4e4:	4b10      	ldr	r3, [pc, #64]	; (800a528 <MBX_CopyToSendMailbox+0x108>)
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d003      	beq.n	800a4f4 <MBX_CopyToSendMailbox+0xd4>
            psWriteMbx = NULL;
 800a4ec:	4b0f      	ldr	r3, [pc, #60]	; (800a52c <MBX_CopyToSendMailbox+0x10c>)
 800a4ee:	2200      	movs	r2, #0
 800a4f0:	601a      	str	r2, [r3, #0]
 800a4f2:	e002      	b.n	800a4fa <MBX_CopyToSendMailbox+0xda>
        else
        {
            /* only the first time after the INIT2PREOP-transition */
            psWriteMbx = &asMbx[1];
 800a4f4:	4b0d      	ldr	r3, [pc, #52]	; (800a52c <MBX_CopyToSendMailbox+0x10c>)
 800a4f6:	4a0e      	ldr	r2, [pc, #56]	; (800a530 <MBX_CopyToSendMailbox+0x110>)
 800a4f8:	601a      	str	r2, [r3, #0]
        }
        // HBu 17.06.06: psRepeatMbx was already updated in MBX_MailboxReadInd
        // psRepeatMbx = psReadMbx;
        psReadMbx = pMbx;
 800a4fa:	4a0b      	ldr	r2, [pc, #44]	; (800a528 <MBX_CopyToSendMailbox+0x108>)
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	6013      	str	r3, [r2, #0]

        /* set flag that send mailbox is full now */
        bSendMbxIsFull = TRUE;
 800a500:	4b05      	ldr	r3, [pc, #20]	; (800a518 <MBX_CopyToSendMailbox+0xf8>)
 800a502:	2201      	movs	r2, #1
 800a504:	701a      	strb	r2, [r3, #0]


        return 0;
 800a506:	2300      	movs	r3, #0
    }
}
 800a508:	4618      	mov	r0, r3
 800a50a:	3718      	adds	r7, #24
 800a50c:	46bd      	mov	sp, r7
 800a50e:	bd80      	pop	{r7, pc}
 800a510:	200006b2 	.word	0x200006b2
 800a514:	20000876 	.word	0x20000876
 800a518:	20000875 	.word	0x20000875
 800a51c:	2000087e 	.word	0x2000087e
 800a520:	20000878 	.word	0x20000878
 800a524:	200006bc 	.word	0x200006bc
 800a528:	20000a8c 	.word	0x20000a8c
 800a52c:	20000a88 	.word	0x20000a88
 800a530:	20000984 	.word	0x20000984

0800a534 <MBX_Main>:
 \brief    This function is called cyclically to check if a received Mailbox service was
             stored.
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_Main(void)
{
 800a534:	b580      	push	{r7, lr}
 800a536:	b082      	sub	sp, #8
 800a538:	af00      	add	r7, sp, #0
    TMBX MBXMEM *pMbx = NULL;
 800a53a:	2300      	movs	r3, #0
 800a53c:	603b      	str	r3, [r7, #0]

    do
    {
        UINT8 result = 0;
 800a53e:	2300      	movs	r3, #0
 800a540:	71fb      	strb	r3, [r7, #7]

        pMbx = GetOutOfMbxQueue(&sMbxReceiveQueue);
 800a542:	4818      	ldr	r0, [pc, #96]	; (800a5a4 <MBX_Main+0x70>)
 800a544:	f7ff fb33 	bl	8009bae <GetOutOfMbxQueue>
 800a548:	6038      	str	r0, [r7, #0]
        if ( pMbx )
 800a54a:	683b      	ldr	r3, [r7, #0]
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d004      	beq.n	800a55a <MBX_Main+0x26>
            result = MailboxServiceInd(pMbx);
 800a550:	6838      	ldr	r0, [r7, #0]
 800a552:	f7ff fcff 	bl	8009f54 <MailboxServiceInd>
 800a556:	4603      	mov	r3, r0
 800a558:	71fb      	strb	r3, [r7, #7]

        if ( result != 0 )
 800a55a:	79fb      	ldrb	r3, [r7, #7]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d014      	beq.n	800a58a <MBX_Main+0x56>
        {
            /* Mailbox error response: type 0 (mailbox service protocol) */
            pMbx->MbxHeader.Length     = 4;
 800a560:	683b      	ldr	r3, [r7, #0]
 800a562:	2204      	movs	r2, #4
 800a564:	801a      	strh	r2, [r3, #0]
            pMbx->MbxHeader.Flags[MBX_OFFS_TYPE]        &= ~(MBX_MASK_TYPE);
 800a566:	683b      	ldr	r3, [r7, #0]
 800a568:	889b      	ldrh	r3, [r3, #4]
 800a56a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800a56e:	b29a      	uxth	r2, r3
 800a570:	683b      	ldr	r3, [r7, #0]
 800a572:	809a      	strh	r2, [r3, #4]
            pMbx->Data[0]                        = SWAPWORD(MBXSERVICE_MBXERRORCMD);
 800a574:	683b      	ldr	r3, [r7, #0]
 800a576:	2201      	movs	r2, #1
 800a578:	80da      	strh	r2, [r3, #6]
            pMbx->Data[1]                        = SWAPWORD(result);
 800a57a:	79fb      	ldrb	r3, [r7, #7]
 800a57c:	b29a      	uxth	r2, r3
 800a57e:	683b      	ldr	r3, [r7, #0]
 800a580:	811a      	strh	r2, [r3, #8]
            MBX_MailboxSendReq(pMbx, 0);
 800a582:	2100      	movs	r1, #0
 800a584:	6838      	ldr	r0, [r7, #0]
 800a586:	f7ff fe3d 	bl	800a204 <MBX_MailboxSendReq>
        }
    }
    while ( pMbx != NULL );
 800a58a:	683b      	ldr	r3, [r7, #0]
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d1d6      	bne.n	800a53e <MBX_Main+0xa>



      if ( bReceiveMbxIsLocked )
 800a590:	4b05      	ldr	r3, [pc, #20]	; (800a5a8 <MBX_Main+0x74>)
 800a592:	781b      	ldrb	r3, [r3, #0]
 800a594:	2b00      	cmp	r3, #0
 800a596:	d001      	beq.n	800a59c <MBX_Main+0x68>
      {
          /* the work on the receive mailbox is locked, check if it can be unlocked (if all
             mailbox commands has been sent */
          MBX_CheckAndCopyMailbox();
 800a598:	f7ff fea0 	bl	800a2dc <MBX_CheckAndCopyMailbox>
      }
}
 800a59c:	bf00      	nop
 800a59e:	3708      	adds	r7, #8
 800a5a0:	46bd      	mov	sp, r7
 800a5a2:	bd80      	pop	{r7, pc}
 800a5a4:	20000acc 	.word	0x20000acc
 800a5a8:	20000874 	.word	0x20000874

0800a5ac <OBJ_GetObjectHandle>:
             and returns a handle if found.

*////////////////////////////////////////////////////////////////////////////////////////

OBJCONST TOBJECT OBJMEM *  OBJ_GetObjectHandle( UINT16 index )
{
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	b084      	sub	sp, #16
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	4603      	mov	r3, r0
 800a5b4:	80fb      	strh	r3, [r7, #6]
    OBJCONST TOBJECT OBJMEM * pObjEntry = (OBJCONST TOBJECT OBJMEM *) COE_GetObjectDictionary();
 800a5b6:	f7fb fd19 	bl	8005fec <COE_GetObjectDictionary>
 800a5ba:	60f8      	str	r0, [r7, #12]

    while (pObjEntry!= NULL)
 800a5bc:	e009      	b.n	800a5d2 <OBJ_GetObjectHandle+0x26>
    {
        if (pObjEntry->Index == index)
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	891b      	ldrh	r3, [r3, #8]
 800a5c2:	88fa      	ldrh	r2, [r7, #6]
 800a5c4:	429a      	cmp	r2, r3
 800a5c6:	d101      	bne.n	800a5cc <OBJ_GetObjectHandle+0x20>
            return pObjEntry;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	e006      	b.n	800a5da <OBJ_GetObjectHandle+0x2e>
        pObjEntry = (TOBJECT OBJMEM *) pObjEntry->pNext;
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	685b      	ldr	r3, [r3, #4]
 800a5d0:	60fb      	str	r3, [r7, #12]
    while (pObjEntry!= NULL)
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d1f2      	bne.n	800a5be <OBJ_GetObjectHandle+0x12>
    }
    return 0;
 800a5d8:	2300      	movs	r3, #0
}
 800a5da:	4618      	mov	r0, r3
 800a5dc:	3710      	adds	r7, #16
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	bd80      	pop	{r7, pc}

0800a5e2 <OBJ_GetObjectLength>:

 \brief     This function returns the size of the requested entry. If bCompleteaccess is set the size of the complete object is returned (the returned size is byte packed, gaps based on the used platform/compiler are not taken into account)

*////////////////////////////////////////////////////////////////////////////////////////
UINT32 OBJ_GetObjectLength( UINT16 index, UINT8 subindex, OBJCONST TOBJECT OBJMEM * pObjEntry, UINT8 bCompleteAccess)
{
 800a5e2:	b480      	push	{r7}
 800a5e4:	b085      	sub	sp, #20
 800a5e6:	af00      	add	r7, sp, #0
 800a5e8:	603a      	str	r2, [r7, #0]
 800a5ea:	461a      	mov	r2, r3
 800a5ec:	4603      	mov	r3, r0
 800a5ee:	80fb      	strh	r3, [r7, #6]
 800a5f0:	460b      	mov	r3, r1
 800a5f2:	717b      	strb	r3, [r7, #5]
 800a5f4:	4613      	mov	r3, r2
 800a5f6:	713b      	strb	r3, [r7, #4]
    /* get the information of ObjCode and MaxSubindex in local variables to support different types of microcontroller */
    UINT8 objCode = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 800a5f8:	683b      	ldr	r3, [r7, #0]
 800a5fa:	899b      	ldrh	r3, [r3, #12]
 800a5fc:	121b      	asrs	r3, r3, #8
 800a5fe:	b2db      	uxtb	r3, r3
 800a600:	f003 030f 	and.w	r3, r3, #15
 800a604:	72bb      	strb	r3, [r7, #10]
    UINT8 maxSubindex = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT;
 800a606:	683b      	ldr	r3, [r7, #0]
 800a608:	899b      	ldrh	r3, [r3, #12]
 800a60a:	727b      	strb	r3, [r7, #9]
    UINT32 size = 0;
 800a60c:	2300      	movs	r3, #0
 800a60e:	60fb      	str	r3, [r7, #12]

    if ( bCompleteAccess )
 800a610:	793b      	ldrb	r3, [r7, #4]
 800a612:	2b00      	cmp	r3, #0
 800a614:	d043      	beq.n	800a69e <OBJ_GetObjectLength+0xbc>
    {
        if ( objCode == OBJCODE_VAR )
 800a616:	7abb      	ldrb	r3, [r7, #10]
 800a618:	2b07      	cmp	r3, #7
 800a61a:	d101      	bne.n	800a620 <OBJ_GetObjectLength+0x3e>
            return 0;
 800a61c:	2300      	movs	r3, #0
 800a61e:	e061      	b.n	800a6e4 <OBJ_GetObjectLength+0x102>
        else if ((objCode == OBJCODE_ARR)
 800a620:	7abb      	ldrb	r3, [r7, #10]
 800a622:	2b08      	cmp	r3, #8
 800a624:	d118      	bne.n	800a658 <OBJ_GetObjectLength+0x76>
            )
        {

            /* we have to get the maxSubindex from the actual value of subindex 0,
                which is stored as UINT16 at the beginning of the object's variable */
            maxSubindex = (UINT8) ((UINT16 MBXMEM *) (pObjEntry->pVarPtr))[0];
 800a626:	683b      	ldr	r3, [r7, #0]
 800a628:	699b      	ldr	r3, [r3, #24]
 800a62a:	881b      	ldrh	r3, [r3, #0]
 800a62c:	727b      	strb	r3, [r7, #9]


            size = pObjEntry->pEntryDesc[1].BitLength *maxSubindex;
 800a62e:	683b      	ldr	r3, [r7, #0]
 800a630:	691b      	ldr	r3, [r3, #16]
 800a632:	3306      	adds	r3, #6
 800a634:	885b      	ldrh	r3, [r3, #2]
 800a636:	461a      	mov	r2, r3
 800a638:	7a7b      	ldrb	r3, [r7, #9]
 800a63a:	fb02 f303 	mul.w	r3, r2, r3
 800a63e:	60fb      	str	r3, [r7, #12]

/* no padding required: Bit entries within an array object may overlap byte borders*/

            /* we have to convert the size in bytes */
            size = BIT2BYTE(size);
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	3307      	adds	r3, #7
 800a644:	08db      	lsrs	r3, r3, #3
 800a646:	60fb      	str	r3, [r7, #12]

            if ( subindex == 0 )
 800a648:	797b      	ldrb	r3, [r7, #5]
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d102      	bne.n	800a654 <OBJ_GetObjectLength+0x72>
            {
                /* add size for subindex 0 (is transmitted as UINT16) */
                size += 2;
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	3302      	adds	r3, #2
 800a652:	60fb      	str	r3, [r7, #12]
            }
            return size;
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	e045      	b.n	800a6e4 <OBJ_GetObjectLength+0x102>
        else
        {
            UINT8 i;

            /* add the sizes of all entries */
            for (i = 1; i <= maxSubindex; i++)
 800a658:	2301      	movs	r3, #1
 800a65a:	72fb      	strb	r3, [r7, #11]
 800a65c:	e00f      	b.n	800a67e <OBJ_GetObjectLength+0x9c>
            {
                size += pObjEntry->pEntryDesc[i].BitLength;
 800a65e:	683b      	ldr	r3, [r7, #0]
 800a660:	6919      	ldr	r1, [r3, #16]
 800a662:	7afa      	ldrb	r2, [r7, #11]
 800a664:	4613      	mov	r3, r2
 800a666:	005b      	lsls	r3, r3, #1
 800a668:	4413      	add	r3, r2
 800a66a:	005b      	lsls	r3, r3, #1
 800a66c:	440b      	add	r3, r1
 800a66e:	885b      	ldrh	r3, [r3, #2]
 800a670:	461a      	mov	r2, r3
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	4413      	add	r3, r2
 800a676:	60fb      	str	r3, [r7, #12]
            for (i = 1; i <= maxSubindex; i++)
 800a678:	7afb      	ldrb	r3, [r7, #11]
 800a67a:	3301      	adds	r3, #1
 800a67c:	72fb      	strb	r3, [r7, #11]
 800a67e:	7afa      	ldrb	r2, [r7, #11]
 800a680:	7a7b      	ldrb	r3, [r7, #9]
 800a682:	429a      	cmp	r2, r3
 800a684:	d9eb      	bls.n	800a65e <OBJ_GetObjectLength+0x7c>
            }
            /* we have to convert the size in bytes */
            size = BIT2BYTE(size);
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	3307      	adds	r3, #7
 800a68a:	08db      	lsrs	r3, r3, #3
 800a68c:	60fb      	str	r3, [r7, #12]

            if ( subindex == 0 )
 800a68e:	797b      	ldrb	r3, [r7, #5]
 800a690:	2b00      	cmp	r3, #0
 800a692:	d102      	bne.n	800a69a <OBJ_GetObjectLength+0xb8>
            {
                /* add size for subindex 0 (is transmitted as UINT16) */
                size += 2;
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	3302      	adds	r3, #2
 800a698:	60fb      	str	r3, [r7, #12]
            }
            return size;
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	e022      	b.n	800a6e4 <OBJ_GetObjectLength+0x102>
        }
    }
    else
    {
        if ( objCode == OBJCODE_VAR )
 800a69e:	7abb      	ldrb	r3, [r7, #10]
 800a6a0:	2b07      	cmp	r3, #7
 800a6a2:	d105      	bne.n	800a6b0 <OBJ_GetObjectLength+0xce>
        {
            return (BIT2BYTE(pObjEntry->pEntryDesc->BitLength));
 800a6a4:	683b      	ldr	r3, [r7, #0]
 800a6a6:	691b      	ldr	r3, [r3, #16]
 800a6a8:	885b      	ldrh	r3, [r3, #2]
 800a6aa:	3307      	adds	r3, #7
 800a6ac:	10db      	asrs	r3, r3, #3
 800a6ae:	e019      	b.n	800a6e4 <OBJ_GetObjectLength+0x102>

        }
        else if ( subindex == 0 )
 800a6b0:	797b      	ldrb	r3, [r7, #5]
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d101      	bne.n	800a6ba <OBJ_GetObjectLength+0xd8>
        {
            /* for single access subindex 0 is transmitted as UINT8 */
            return 1;
 800a6b6:	2301      	movs	r3, #1
 800a6b8:	e014      	b.n	800a6e4 <OBJ_GetObjectLength+0x102>
        }
        else if((objCode == OBJCODE_ARR)
 800a6ba:	7abb      	ldrb	r3, [r7, #10]
 800a6bc:	2b08      	cmp	r3, #8
 800a6be:	d106      	bne.n	800a6ce <OBJ_GetObjectLength+0xec>
            )
        {
            return (BIT2BYTE(pObjEntry->pEntryDesc[1].BitLength));
 800a6c0:	683b      	ldr	r3, [r7, #0]
 800a6c2:	691b      	ldr	r3, [r3, #16]
 800a6c4:	3306      	adds	r3, #6
 800a6c6:	885b      	ldrh	r3, [r3, #2]
 800a6c8:	3307      	adds	r3, #7
 800a6ca:	10db      	asrs	r3, r3, #3
 800a6cc:	e00a      	b.n	800a6e4 <OBJ_GetObjectLength+0x102>
        }
        else
        {
                return (BIT2BYTE(pObjEntry->pEntryDesc[subindex].BitLength));
 800a6ce:	683b      	ldr	r3, [r7, #0]
 800a6d0:	6919      	ldr	r1, [r3, #16]
 800a6d2:	797a      	ldrb	r2, [r7, #5]
 800a6d4:	4613      	mov	r3, r2
 800a6d6:	005b      	lsls	r3, r3, #1
 800a6d8:	4413      	add	r3, r2
 800a6da:	005b      	lsls	r3, r3, #1
 800a6dc:	440b      	add	r3, r1
 800a6de:	885b      	ldrh	r3, [r3, #2]
 800a6e0:	3307      	adds	r3, #7
 800a6e2:	10db      	asrs	r3, r3, #3
        }
    }
}
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	3714      	adds	r7, #20
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ee:	4770      	bx	lr

0800a6f0 <OBJ_CopyNumberToString>:
         which shall be initialized with 000

*////////////////////////////////////////////////////////////////////////////////////////

void OBJ_CopyNumberToString(UCHAR MBXMEM *pStr, UINT8 Number)
{
 800a6f0:	b480      	push	{r7}
 800a6f2:	b085      	sub	sp, #20
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	6078      	str	r0, [r7, #4]
 800a6f8:	460b      	mov	r3, r1
 800a6fa:	70fb      	strb	r3, [r7, #3]
    UINT8 Modulo;

    pStr[2] = '0';
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	3302      	adds	r3, #2
 800a700:	2230      	movs	r2, #48	; 0x30
 800a702:	701a      	strb	r2, [r3, #0]
    pStr[0] += (Number / 100);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	781a      	ldrb	r2, [r3, #0]
 800a708:	78fb      	ldrb	r3, [r7, #3]
 800a70a:	491d      	ldr	r1, [pc, #116]	; (800a780 <OBJ_CopyNumberToString+0x90>)
 800a70c:	fba1 1303 	umull	r1, r3, r1, r3
 800a710:	095b      	lsrs	r3, r3, #5
 800a712:	b2db      	uxtb	r3, r3
 800a714:	4413      	add	r3, r2
 800a716:	b2da      	uxtb	r2, r3
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	701a      	strb	r2, [r3, #0]
    Modulo = Number % 100;
 800a71c:	78fb      	ldrb	r3, [r7, #3]
 800a71e:	4a18      	ldr	r2, [pc, #96]	; (800a780 <OBJ_CopyNumberToString+0x90>)
 800a720:	fba2 1203 	umull	r1, r2, r2, r3
 800a724:	0952      	lsrs	r2, r2, #5
 800a726:	2164      	movs	r1, #100	; 0x64
 800a728:	fb01 f202 	mul.w	r2, r1, r2
 800a72c:	1a9b      	subs	r3, r3, r2
 800a72e:	73fb      	strb	r3, [r7, #15]
    pStr[1] += (Modulo / 10);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	3301      	adds	r3, #1
 800a734:	7819      	ldrb	r1, [r3, #0]
 800a736:	7bfb      	ldrb	r3, [r7, #15]
 800a738:	4a12      	ldr	r2, [pc, #72]	; (800a784 <OBJ_CopyNumberToString+0x94>)
 800a73a:	fba2 2303 	umull	r2, r3, r2, r3
 800a73e:	08db      	lsrs	r3, r3, #3
 800a740:	b2da      	uxtb	r2, r3
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	3301      	adds	r3, #1
 800a746:	440a      	add	r2, r1
 800a748:	b2d2      	uxtb	r2, r2
 800a74a:	701a      	strb	r2, [r3, #0]
    pStr[2] += (Modulo % 10);
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	3302      	adds	r3, #2
 800a750:	7818      	ldrb	r0, [r3, #0]
 800a752:	7bfa      	ldrb	r2, [r7, #15]
 800a754:	4b0b      	ldr	r3, [pc, #44]	; (800a784 <OBJ_CopyNumberToString+0x94>)
 800a756:	fba3 1302 	umull	r1, r3, r3, r2
 800a75a:	08d9      	lsrs	r1, r3, #3
 800a75c:	460b      	mov	r3, r1
 800a75e:	009b      	lsls	r3, r3, #2
 800a760:	440b      	add	r3, r1
 800a762:	005b      	lsls	r3, r3, #1
 800a764:	1ad3      	subs	r3, r2, r3
 800a766:	b2da      	uxtb	r2, r3
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	3302      	adds	r3, #2
 800a76c:	4402      	add	r2, r0
 800a76e:	b2d2      	uxtb	r2, r2
 800a770:	701a      	strb	r2, [r3, #0]
}
 800a772:	bf00      	nop
 800a774:	3714      	adds	r7, #20
 800a776:	46bd      	mov	sp, r7
 800a778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77c:	4770      	bx	lr
 800a77e:	bf00      	nop
 800a780:	51eb851f 	.word	0x51eb851f
 800a784:	cccccccd 	.word	0xcccccccd

0800a788 <OBJ_GetNoOfObjects>:
 \brief    The function counts the number of objects of the requested list type

*////////////////////////////////////////////////////////////////////////////////////////

UINT16    OBJ_GetNoOfObjects(UINT8 listType)
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b086      	sub	sp, #24
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	4603      	mov	r3, r0
 800a790:	71fb      	strb	r3, [r7, #7]
    /* the variable listFlags contains the mask used for the ObjAccess in the Entry-Desc
       see the structure TSDOINFOENTRYDESC in sdoserv.h, listType = 0 indicates that
       all objects has to be counted */
    
    UINT16 listFlags = 0x0020 << listType;
 800a792:	79fb      	ldrb	r3, [r7, #7]
 800a794:	2220      	movs	r2, #32
 800a796:	fa02 f303 	lsl.w	r3, r2, r3
 800a79a:	81bb      	strh	r3, [r7, #12]
    
    /* set pObjEntry to the beginning of the object dictionary */
    OBJCONST TOBJECT OBJMEM * pObjEntry = (OBJCONST TOBJECT OBJMEM *) COE_GetObjectDictionary();
 800a79c:	f7fb fc26 	bl	8005fec <COE_GetObjectDictionary>
 800a7a0:	6178      	str	r0, [r7, #20]
    UINT16 n = 0;
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	827b      	strh	r3, [r7, #18]


    while (pObjEntry != NULL)
 800a7a6:	e032      	b.n	800a80e <OBJ_GetNoOfObjects+0x86>
    {
        /* count the objects of the requested list type */
        if ( pObjEntry->Index >= 0x1000 )
 800a7a8:	697b      	ldr	r3, [r7, #20]
 800a7aa:	891b      	ldrh	r3, [r3, #8]
 800a7ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a7b0:	d32a      	bcc.n	800a808 <OBJ_GetNoOfObjects+0x80>
        {
            UINT8 t = listType;
 800a7b2:	79fb      	ldrb	r3, [r7, #7]
 800a7b4:	747b      	strb	r3, [r7, #17]
            if ( t )
 800a7b6:	7c7b      	ldrb	r3, [r7, #17]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d01f      	beq.n	800a7fc <OBJ_GetNoOfObjects+0x74>
            {
                UINT8 maxSubindex = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT;
 800a7bc:	697b      	ldr	r3, [r7, #20]
 800a7be:	899b      	ldrh	r3, [r3, #12]
 800a7c0:	72fb      	strb	r3, [r7, #11]
                UINT16 i = 0;
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	81fb      	strh	r3, [r7, #14]

                while ( t && i <= maxSubindex )
 800a7c6:	e011      	b.n	800a7ec <OBJ_GetNoOfObjects+0x64>
                {
                    if ( OBJ_GetEntryDesc(pObjEntry,(UINT8) i)->ObjAccess & listFlags )
 800a7c8:	89fb      	ldrh	r3, [r7, #14]
 800a7ca:	b2db      	uxtb	r3, r3
 800a7cc:	4619      	mov	r1, r3
 800a7ce:	6978      	ldr	r0, [r7, #20]
 800a7d0:	f000 f936 	bl	800aa40 <OBJ_GetEntryDesc>
 800a7d4:	4603      	mov	r3, r0
 800a7d6:	889a      	ldrh	r2, [r3, #4]
 800a7d8:	89bb      	ldrh	r3, [r7, #12]
 800a7da:	4013      	ands	r3, r2
 800a7dc:	b29b      	uxth	r3, r3
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d001      	beq.n	800a7e6 <OBJ_GetNoOfObjects+0x5e>
                        t = 0;
 800a7e2:	2300      	movs	r3, #0
 800a7e4:	747b      	strb	r3, [r7, #17]
                    i++;
 800a7e6:	89fb      	ldrh	r3, [r7, #14]
 800a7e8:	3301      	adds	r3, #1
 800a7ea:	81fb      	strh	r3, [r7, #14]
                while ( t && i <= maxSubindex )
 800a7ec:	7c7b      	ldrb	r3, [r7, #17]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d004      	beq.n	800a7fc <OBJ_GetNoOfObjects+0x74>
 800a7f2:	7afb      	ldrb	r3, [r7, #11]
 800a7f4:	b29b      	uxth	r3, r3
 800a7f6:	89fa      	ldrh	r2, [r7, #14]
 800a7f8:	429a      	cmp	r2, r3
 800a7fa:	d9e5      	bls.n	800a7c8 <OBJ_GetNoOfObjects+0x40>
                }
            }
            if ( !t )
 800a7fc:	7c7b      	ldrb	r3, [r7, #17]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d102      	bne.n	800a808 <OBJ_GetNoOfObjects+0x80>
            {
                /* object from listType found */
                n++;
 800a802:	8a7b      	ldrh	r3, [r7, #18]
 800a804:	3301      	adds	r3, #1
 800a806:	827b      	strh	r3, [r7, #18]
            }
        }
        /* next object in object dictionary */
        pObjEntry = (TOBJECT OBJMEM *) pObjEntry->pNext;
 800a808:	697b      	ldr	r3, [r7, #20]
 800a80a:	685b      	ldr	r3, [r3, #4]
 800a80c:	617b      	str	r3, [r7, #20]
    while (pObjEntry != NULL)
 800a80e:	697b      	ldr	r3, [r7, #20]
 800a810:	2b00      	cmp	r3, #0
 800a812:	d1c9      	bne.n	800a7a8 <OBJ_GetNoOfObjects+0x20>
    }

    return n;
 800a814:	8a7b      	ldrh	r3, [r7, #18]
}
 800a816:	4618      	mov	r0, r3
 800a818:	3718      	adds	r7, #24
 800a81a:	46bd      	mov	sp, r7
 800a81c:	bd80      	pop	{r7, pc}
	...

0800a820 <OBJ_GetObjectList>:

 \brief    The function copies (the part of) the object list in the mailbox buffer

*////////////////////////////////////////////////////////////////////////////////////////
UINT16    OBJ_GetObjectList(UINT16 listType, UINT16 *pIndex, UINT16 size, UINT16 MBXMEM *pData,UINT8 *pAbort)
{
 800a820:	b580      	push	{r7, lr}
 800a822:	b088      	sub	sp, #32
 800a824:	af00      	add	r7, sp, #0
 800a826:	60b9      	str	r1, [r7, #8]
 800a828:	607b      	str	r3, [r7, #4]
 800a82a:	4603      	mov	r3, r0
 800a82c:	81fb      	strh	r3, [r7, #14]
 800a82e:	4613      	mov	r3, r2
 800a830:	81bb      	strh	r3, [r7, #12]
    /* the variable listFlags contains the mask used for the ObjAccess in the Entry-Desc
       see the structure TSDOINFOENTRYDESC in sdoserv.h, listType = 0 indicates that
       all objects has to be counted */
    UINT16 listFlags = 0x0020 << listType;
 800a832:	89fb      	ldrh	r3, [r7, #14]
 800a834:	2220      	movs	r2, #32
 800a836:	fa02 f303 	lsl.w	r3, r2, r3
 800a83a:	82fb      	strh	r3, [r7, #22]
    OBJCONST TOBJECT OBJMEM * pObjEntry;


    if ( pIndex[0] == 0x1000 )
 800a83c:	68bb      	ldr	r3, [r7, #8]
 800a83e:	881b      	ldrh	r3, [r3, #0]
 800a840:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a844:	d10c      	bne.n	800a860 <OBJ_GetObjectList+0x40>
    {
        /* beginning of object list, set pObjEntry to the beginning of the object dictionary */
       pObjEntry = (OBJCONST TOBJECT OBJMEM *) COE_GetObjectDictionary();
 800a846:	f7fb fbd1 	bl	8005fec <COE_GetObjectDictionary>
 800a84a:	61f8      	str	r0, [r7, #28]
        // set abort code if no object dictionary is available
        if((pObjEntry == NULL) && (pAbort != NULL))
 800a84c:	69fb      	ldr	r3, [r7, #28]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d109      	bne.n	800a866 <OBJ_GetObjectList+0x46>
 800a852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a854:	2b00      	cmp	r3, #0
 800a856:	d006      	beq.n	800a866 <OBJ_GetObjectList+0x46>
        {
            *pAbort = ABORTIDX_NO_OBJECT_DICTIONARY_IS_PRESENT;
 800a858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a85a:	221b      	movs	r2, #27
 800a85c:	701a      	strb	r2, [r3, #0]
 800a85e:	e002      	b.n	800a866 <OBJ_GetObjectList+0x46>
        }
    }
    else
    {
        /* next fragment, the next object to be handled was stored in pSdoInfoObjEntry */
        pObjEntry = pSdoInfoObjEntry;
 800a860:	4b2c      	ldr	r3, [pc, #176]	; (800a914 <OBJ_GetObjectList+0xf4>)
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	61fb      	str	r3, [r7, #28]
    }

    if ( pObjEntry != NULL )
 800a866:	69fb      	ldr	r3, [r7, #28]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d03e      	beq.n	800a8ea <OBJ_GetObjectList+0xca>
    {
        while (pObjEntry != NULL && size > 1 )
 800a86c:	e037      	b.n	800a8de <OBJ_GetObjectList+0xbe>
        {
            /* get the next index of the requested object list if there is enough space in the mailbox buffer */
            if ( pObjEntry->Index >= 0x1000 )
 800a86e:	69fb      	ldr	r3, [r7, #28]
 800a870:	891b      	ldrh	r3, [r3, #8]
 800a872:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a876:	d32f      	bcc.n	800a8d8 <OBJ_GetObjectList+0xb8>
            {
                /* UINT8 was changed to UINT16 */
                UINT16 t = listType;
 800a878:	89fb      	ldrh	r3, [r7, #14]
 800a87a:	837b      	strh	r3, [r7, #26]
                if ( t )
 800a87c:	8b7b      	ldrh	r3, [r7, #26]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d01d      	beq.n	800a8be <OBJ_GetObjectList+0x9e>
                {
                    UINT8 maxSubindex = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT;
 800a882:	69fb      	ldr	r3, [r7, #28]
 800a884:	899b      	ldrh	r3, [r3, #12]
 800a886:	757b      	strb	r3, [r7, #21]
                    UINT8 i = 0;
 800a888:	2300      	movs	r3, #0
 800a88a:	767b      	strb	r3, [r7, #25]

                    while ( t && i <= maxSubindex )
 800a88c:	e010      	b.n	800a8b0 <OBJ_GetObjectList+0x90>
                    {
                        if ( OBJ_GetEntryDesc(pObjEntry, i)->ObjAccess & listFlags )
 800a88e:	7e7b      	ldrb	r3, [r7, #25]
 800a890:	4619      	mov	r1, r3
 800a892:	69f8      	ldr	r0, [r7, #28]
 800a894:	f000 f8d4 	bl	800aa40 <OBJ_GetEntryDesc>
 800a898:	4603      	mov	r3, r0
 800a89a:	889a      	ldrh	r2, [r3, #4]
 800a89c:	8afb      	ldrh	r3, [r7, #22]
 800a89e:	4013      	ands	r3, r2
 800a8a0:	b29b      	uxth	r3, r3
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d001      	beq.n	800a8aa <OBJ_GetObjectList+0x8a>
                            t = 0;
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	837b      	strh	r3, [r7, #26]
                        i++;
 800a8aa:	7e7b      	ldrb	r3, [r7, #25]
 800a8ac:	3301      	adds	r3, #1
 800a8ae:	767b      	strb	r3, [r7, #25]
                    while ( t && i <= maxSubindex )
 800a8b0:	8b7b      	ldrh	r3, [r7, #26]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d003      	beq.n	800a8be <OBJ_GetObjectList+0x9e>
 800a8b6:	7e7a      	ldrb	r2, [r7, #25]
 800a8b8:	7d7b      	ldrb	r3, [r7, #21]
 800a8ba:	429a      	cmp	r2, r3
 800a8bc:	d9e7      	bls.n	800a88e <OBJ_GetObjectList+0x6e>
                    }
                }
                if ( !t )
 800a8be:	8b7b      	ldrh	r3, [r7, #26]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d109      	bne.n	800a8d8 <OBJ_GetObjectList+0xb8>
                {
                    /* store the index in the mailbox buffer */
                    *pData = SWAPWORD(pObjEntry->Index);
 800a8c4:	69fb      	ldr	r3, [r7, #28]
 800a8c6:	891a      	ldrh	r2, [r3, #8]
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	801a      	strh	r2, [r3, #0]
                    pData++;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	3302      	adds	r3, #2
 800a8d0:	607b      	str	r3, [r7, #4]
                    size -= 2;
 800a8d2:	89bb      	ldrh	r3, [r7, #12]
 800a8d4:	3b02      	subs	r3, #2
 800a8d6:	81bb      	strh	r3, [r7, #12]
                }
            }
        pObjEntry = (TOBJECT OBJMEM *) pObjEntry->pNext;
 800a8d8:	69fb      	ldr	r3, [r7, #28]
 800a8da:	685b      	ldr	r3, [r3, #4]
 800a8dc:	61fb      	str	r3, [r7, #28]
        while (pObjEntry != NULL && size > 1 )
 800a8de:	69fb      	ldr	r3, [r7, #28]
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d002      	beq.n	800a8ea <OBJ_GetObjectList+0xca>
 800a8e4:	89bb      	ldrh	r3, [r7, #12]
 800a8e6:	2b01      	cmp	r3, #1
 800a8e8:	d8c1      	bhi.n	800a86e <OBJ_GetObjectList+0x4e>
        }
    }

        /* return the next Index to be handled */
        if(pObjEntry != NULL)
 800a8ea:	69fb      	ldr	r3, [r7, #28]
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d004      	beq.n	800a8fa <OBJ_GetObjectList+0xda>
        {
            pIndex[0] = pObjEntry->Index;
 800a8f0:	69fb      	ldr	r3, [r7, #28]
 800a8f2:	891a      	ldrh	r2, [r3, #8]
 800a8f4:	68bb      	ldr	r3, [r7, #8]
 800a8f6:	801a      	strh	r2, [r3, #0]
 800a8f8:	e003      	b.n	800a902 <OBJ_GetObjectList+0xe2>
        }
        else
        {
            /*last entry reached*/
            pIndex[0] = 0xFFFF;
 800a8fa:	68bb      	ldr	r3, [r7, #8]
 800a8fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a900:	801a      	strh	r2, [r3, #0]
        }

    /* store object description pointer and index for next fragment */
    pSdoInfoObjEntry = pObjEntry;
 800a902:	4a04      	ldr	r2, [pc, #16]	; (800a914 <OBJ_GetObjectList+0xf4>)
 800a904:	69fb      	ldr	r3, [r7, #28]
 800a906:	6013      	str	r3, [r2, #0]

    /* return the size of the available mailbox buffer which was not copied to */
    return size;
 800a908:	89bb      	ldrh	r3, [r7, #12]
}
 800a90a:	4618      	mov	r0, r3
 800a90c:	3720      	adds	r7, #32
 800a90e:	46bd      	mov	sp, r7
 800a910:	bd80      	pop	{r7, pc}
 800a912:	bf00      	nop
 800a914:	20000bbc 	.word	0x20000bbc

0800a918 <OBJ_GetDesc>:
                0xFF                                            <br>
            }
*////////////////////////////////////////////////////////////////////////////////////////

UINT16 OBJ_GetDesc( UINT16 index, UINT8 subindex, OBJCONST TOBJECT OBJMEM * pObjEntry, UINT16 MBXMEM * pData )
{
 800a918:	b590      	push	{r4, r7, lr}
 800a91a:	b08d      	sub	sp, #52	; 0x34
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	60ba      	str	r2, [r7, #8]
 800a920:	607b      	str	r3, [r7, #4]
 800a922:	4603      	mov	r3, r0
 800a924:	81fb      	strh	r3, [r7, #14]
 800a926:	460b      	mov	r3, r1
 800a928:	737b      	strb	r3, [r7, #13]
    UINT16 strSize = 0;
 800a92a:	2300      	movs	r3, #0
 800a92c:	85fb      	strh	r3, [r7, #46]	; 0x2e
    OBJCONST UCHAR OBJMEM * pDesc = (OBJCONST UCHAR OBJMEM *) pObjEntry->pName;
 800a92e:	68bb      	ldr	r3, [r7, #8]
 800a930:	695b      	ldr	r3, [r3, #20]
 800a932:	627b      	str	r3, [r7, #36]	; 0x24
/* get the information of ObjCode and MaxSubindex in local variables to support different types of microcontroller */
    UINT8 objCode = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 800a934:	68bb      	ldr	r3, [r7, #8]
 800a936:	899b      	ldrh	r3, [r3, #12]
 800a938:	121b      	asrs	r3, r3, #8
 800a93a:	b2db      	uxtb	r3, r3
 800a93c:	f003 030f 	and.w	r3, r3, #15
 800a940:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    if ( (subindex == 0) || (objCode == OBJCODE_VAR) )
 800a944:	7b7b      	ldrb	r3, [r7, #13]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d003      	beq.n	800a952 <OBJ_GetDesc+0x3a>
 800a94a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a94e:	2b07      	cmp	r3, #7
 800a950:	d10e      	bne.n	800a970 <OBJ_GetDesc+0x58>
    {
        // Get object description length
        strSize = OBJSTRLEN( (OBJCONST CHAR OBJMEM *) pDesc );
 800a952:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a954:	f7f5 fc56 	bl	8000204 <strlen>
 800a958:	4603      	mov	r3, r0
 800a95a:	85fb      	strh	r3, [r7, #46]	; 0x2e

        // If there is a pointer given, copy data:
        if ( pData )
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d067      	beq.n	800aa32 <OBJ_GetDesc+0x11a>
        {
            OBJTOMBXSTRCPY( pData, pDesc, strSize );
 800a962:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a964:	461a      	mov	r2, r3
 800a966:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a968:	6878      	ldr	r0, [r7, #4]
 800a96a:	f002 fa59 	bl	800ce20 <memcpy>
        if ( pData )
 800a96e:	e060      	b.n	800aa32 <OBJ_GetDesc+0x11a>
        }
    }
    else
    {
        if ( objCode == OBJCODE_REC )
 800a970:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a974:	2b09      	cmp	r3, #9
 800a976:	d13c      	bne.n	800a9f2 <OBJ_GetDesc+0xda>
        {
            {
            // get pointer to description of subindex 1 :
            // 16bit variable to avoid overflow if subindex 0xFF is read
            UINT16 i = 1;
 800a978:	2301      	movs	r3, #1
 800a97a:	85bb      	strh	r3, [r7, #44]	; 0x2c
            UINT16 tmpSubindex = subindex;
 800a97c:	7b7b      	ldrb	r3, [r7, #13]
 800a97e:	843b      	strh	r3, [r7, #32]

            {

            OBJCONST UCHAR OBJMEM * pSubDesc = (OBJCONST UCHAR OBJMEM *) OBJGETNEXTSTR( pDesc );
 800a980:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a982:	f7f5 fc3f 	bl	8000204 <strlen>
 800a986:	4603      	mov	r3, r0
 800a988:	3301      	adds	r3, #1
 800a98a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a98c:	4413      	add	r3, r2
 800a98e:	62bb      	str	r3, [r7, #40]	; 0x28
            while (( i <= tmpSubindex )
 800a990:	e023      	b.n	800a9da <OBJ_GetDesc+0xc2>
                &&( pSubDesc[0] != 0xFF && pSubDesc[0] != 0xFE ))
            {
                if ( i == tmpSubindex )
 800a992:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800a994:	8c3b      	ldrh	r3, [r7, #32]
 800a996:	429a      	cmp	r2, r3
 800a998:	d114      	bne.n	800a9c4 <OBJ_GetDesc+0xac>
                {
                    strSize = OBJSTRLEN( (OBJCONST CHAR OBJMEM *) pSubDesc );
 800a99a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a99c:	f7f5 fc32 	bl	8000204 <strlen>
 800a9a0:	4603      	mov	r3, r0
 800a9a2:	85fb      	strh	r3, [r7, #46]	; 0x2e
                    if ( pData && strSize )
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d009      	beq.n	800a9be <OBJ_GetDesc+0xa6>
 800a9aa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d006      	beq.n	800a9be <OBJ_GetDesc+0xa6>
                        OBJTOMBXSTRCPY( pData, pSubDesc, strSize );
 800a9b0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a9b2:	461a      	mov	r2, r3
 800a9b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a9b6:	6878      	ldr	r0, [r7, #4]
 800a9b8:	f002 fa32 	bl	800ce20 <memcpy>
/* ECATCHANGE_START(V5.11) SDO6*/
                    else
                        strSize = 0;
/* ECATCHANGE_END(V5.11) SDO6*/

                    break;
 800a9bc:	e019      	b.n	800a9f2 <OBJ_GetDesc+0xda>
                        strSize = 0;
 800a9be:	2300      	movs	r3, #0
 800a9c0:	85fb      	strh	r3, [r7, #46]	; 0x2e
                    break;
 800a9c2:	e016      	b.n	800a9f2 <OBJ_GetDesc+0xda>
                }
                else
                {
                    i++;
 800a9c4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800a9c6:	3301      	adds	r3, #1
 800a9c8:	85bb      	strh	r3, [r7, #44]	; 0x2c
                    pSubDesc = (OBJCONST UCHAR OBJMEM *) OBJGETNEXTSTR( pSubDesc );
 800a9ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a9cc:	f7f5 fc1a 	bl	8000204 <strlen>
 800a9d0:	4603      	mov	r3, r0
 800a9d2:	3301      	adds	r3, #1
 800a9d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a9d6:	4413      	add	r3, r2
 800a9d8:	62bb      	str	r3, [r7, #40]	; 0x28
            while (( i <= tmpSubindex )
 800a9da:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800a9dc:	8c3b      	ldrh	r3, [r7, #32]
 800a9de:	429a      	cmp	r2, r3
 800a9e0:	d807      	bhi.n	800a9f2 <OBJ_GetDesc+0xda>
                &&( pSubDesc[0] != 0xFF && pSubDesc[0] != 0xFE ))
 800a9e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9e4:	781b      	ldrb	r3, [r3, #0]
 800a9e6:	2bff      	cmp	r3, #255	; 0xff
 800a9e8:	d003      	beq.n	800a9f2 <OBJ_GetDesc+0xda>
 800a9ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9ec:	781b      	ldrb	r3, [r3, #0]
 800a9ee:	2bfe      	cmp	r3, #254	; 0xfe
 800a9f0:	d1cf      	bne.n	800a992 <OBJ_GetDesc+0x7a>
            }
            }
            }
        }

        if ( strSize == 0 )
 800a9f2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d11c      	bne.n	800aa32 <OBJ_GetDesc+0x11a>
        {
            // no string found for subindex x -> name is Subindex x
            strSize =    12;
 800a9f8:	230c      	movs	r3, #12
 800a9fa:	85fb      	strh	r3, [r7, #46]	; 0x2e

            if ( pData )
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d017      	beq.n	800aa32 <OBJ_GetDesc+0x11a>
            {
                UCHAR OBJMEM         TmpDescr[13];
                OBJSTRCPY(TmpDescr,aSubindexDesc,SIZEOF(TmpDescr));
 800aa02:	4b0e      	ldr	r3, [pc, #56]	; (800aa3c <OBJ_GetDesc+0x124>)
 800aa04:	f107 0410 	add.w	r4, r7, #16
 800aa08:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800aa0a:	c407      	stmia	r4!, {r0, r1, r2}
 800aa0c:	7023      	strb	r3, [r4, #0]
                
                OBJ_CopyNumberToString( &TmpDescr[9], subindex );
 800aa0e:	7b7a      	ldrb	r2, [r7, #13]
 800aa10:	f107 0310 	add.w	r3, r7, #16
 800aa14:	3309      	adds	r3, #9
 800aa16:	4611      	mov	r1, r2
 800aa18:	4618      	mov	r0, r3
 800aa1a:	f7ff fe69 	bl	800a6f0 <OBJ_CopyNumberToString>
                MBXSTRCPY( pData, TmpDescr, SIZEOF(TmpDescr) );
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	461c      	mov	r4, r3
 800aa22:	f107 0310 	add.w	r3, r7, #16
 800aa26:	cb07      	ldmia	r3!, {r0, r1, r2}
 800aa28:	6020      	str	r0, [r4, #0]
 800aa2a:	6061      	str	r1, [r4, #4]
 800aa2c:	60a2      	str	r2, [r4, #8]
 800aa2e:	781b      	ldrb	r3, [r3, #0]
 800aa30:	7323      	strb	r3, [r4, #12]
            }
        }
    }

    return strSize;
 800aa32:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
}
 800aa34:	4618      	mov	r0, r3
 800aa36:	3734      	adds	r7, #52	; 0x34
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	bd90      	pop	{r4, r7, pc}
 800aa3c:	20000360 	.word	0x20000360

0800aa40 <OBJ_GetEntryDesc>:
         to define the object dictionary independent of the sdoserv-files

*////////////////////////////////////////////////////////////////////////////////////////

OBJCONST TSDOINFOENTRYDESC OBJMEM * OBJ_GetEntryDesc(OBJCONST TOBJECT OBJMEM * pObjEntry, UINT8 Subindex)
{
 800aa40:	b480      	push	{r7}
 800aa42:	b085      	sub	sp, #20
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	6078      	str	r0, [r7, #4]
 800aa48:	460b      	mov	r3, r1
 800aa4a:	70fb      	strb	r3, [r7, #3]
    OBJCONST TSDOINFOENTRYDESC OBJMEM *pEntry;
    UINT8 objCode = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	899b      	ldrh	r3, [r3, #12]
 800aa50:	121b      	asrs	r3, r3, #8
 800aa52:	b2db      	uxtb	r3, r3
 800aa54:	f003 030f 	and.w	r3, r3, #15
 800aa58:	72fb      	strb	r3, [r7, #11]

    if ((objCode == OBJCODE_ARR)
 800aa5a:	7afb      	ldrb	r3, [r7, #11]
 800aa5c:	2b08      	cmp	r3, #8
 800aa5e:	d10b      	bne.n	800aa78 <OBJ_GetEntryDesc+0x38>
        )
    {
        /* object is an array */
        if ( Subindex == 0 )
 800aa60:	78fb      	ldrb	r3, [r7, #3]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d103      	bne.n	800aa6e <OBJ_GetEntryDesc+0x2e>
            /* subindex 0 has a description */
            pEntry = &pObjEntry->pEntryDesc[0];
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	691b      	ldr	r3, [r3, #16]
 800aa6a:	60fb      	str	r3, [r7, #12]
 800aa6c:	e00d      	b.n	800aa8a <OBJ_GetEntryDesc+0x4a>
        else
            /* and all other elements have the same description */
            pEntry = &pObjEntry->pEntryDesc[1];
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	691b      	ldr	r3, [r3, #16]
 800aa72:	3306      	adds	r3, #6
 800aa74:	60fb      	str	r3, [r7, #12]
 800aa76:	e008      	b.n	800aa8a <OBJ_GetEntryDesc+0x4a>
    }
    else
    {
        {
            /* object is a variable or a record return the corresponding entry */
            pEntry = &pObjEntry->pEntryDesc[Subindex];
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	6919      	ldr	r1, [r3, #16]
 800aa7c:	78fa      	ldrb	r2, [r7, #3]
 800aa7e:	4613      	mov	r3, r2
 800aa80:	005b      	lsls	r3, r3, #1
 800aa82:	4413      	add	r3, r2
 800aa84:	005b      	lsls	r3, r3, #1
 800aa86:	440b      	add	r3, r1
 800aa88:	60fb      	str	r3, [r7, #12]
        }
    }

    return pEntry;
 800aa8a:	68fb      	ldr	r3, [r7, #12]
}
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	3714      	adds	r7, #20
 800aa90:	46bd      	mov	sp, r7
 800aa92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa96:	4770      	bx	lr

0800aa98 <OBJ_GetObjDesc>:
         to define the object dictionary independent of the sdoserv-files

*////////////////////////////////////////////////////////////////////////////////////////

OBJCONST TSDOINFOOBJDESC OBJMEM * OBJ_GetObjDesc(OBJCONST TOBJECT OBJMEM * pObjEntry)
{
 800aa98:	b480      	push	{r7}
 800aa9a:	b083      	sub	sp, #12
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	6078      	str	r0, [r7, #4]
    return &pObjEntry->ObjDesc;
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	330a      	adds	r3, #10
}
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	370c      	adds	r7, #12
 800aaa8:	46bd      	mov	sp, r7
 800aaaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaae:	4770      	bx	lr

0800aab0 <OBJ_GetEntryOffset>:

 \brief    This function calculates the bit offset of the entry in the object's variable
*////////////////////////////////////////////////////////////////////////////////////////

UINT16 OBJ_GetEntryOffset(UINT8 subindex, OBJCONST TOBJECT OBJMEM * pObjEntry)
{
 800aab0:	b480      	push	{r7}
 800aab2:	b087      	sub	sp, #28
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	4603      	mov	r3, r0
 800aab8:	6039      	str	r1, [r7, #0]
 800aaba:	71fb      	strb	r3, [r7, #7]
    UINT16 i;
    /* bitOffset will be initialized with the bit offset of subindex 1 */
/*ECATCHANGE_START(V5.11) OBJ1*/
    UINT16 bitOffset = 0;
 800aabc:	2300      	movs	r3, #0
 800aabe:	82bb      	strh	r3, [r7, #20]
    UINT8 objCode = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 800aac0:	683b      	ldr	r3, [r7, #0]
 800aac2:	899b      	ldrh	r3, [r3, #12]
 800aac4:	121b      	asrs	r3, r3, #8
 800aac6:	b2db      	uxtb	r3, r3
 800aac8:	f003 030f 	and.w	r3, r3, #15
 800aacc:	73fb      	strb	r3, [r7, #15]
    OBJCONST TSDOINFOENTRYDESC OBJMEM *pEntry;

    if(subindex > 0)
 800aace:	79fb      	ldrb	r3, [r7, #7]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d002      	beq.n	800aada <OBJ_GetEntryOffset+0x2a>
    {
        /*subindex 1 has an offset of 16Bit (even if Si0 is only an UINT8) */
        bitOffset +=16;
 800aad4:	8abb      	ldrh	r3, [r7, #20]
 800aad6:	3310      	adds	r3, #16
 800aad8:	82bb      	strh	r3, [r7, #20]
    }
/*ECATCHANGE_END(V5.11) OBJ1*/

    if (objCode == OBJCODE_VAR)
 800aada:	7bfb      	ldrb	r3, [r7, #15]
 800aadc:	2b07      	cmp	r3, #7
 800aade:	d101      	bne.n	800aae4 <OBJ_GetEntryOffset+0x34>
        return 0;
 800aae0:	2300      	movs	r3, #0
 800aae2:	e0e0      	b.n	800aca6 <OBJ_GetEntryOffset+0x1f6>

    for (i = 1; i <= subindex; i++)
 800aae4:	2301      	movs	r3, #1
 800aae6:	82fb      	strh	r3, [r7, #22]
 800aae8:	e0d6      	b.n	800ac98 <OBJ_GetEntryOffset+0x1e8>
    {
        /* get the entry description */
        if ((objCode == OBJCODE_ARR)
 800aaea:	7bfb      	ldrb	r3, [r7, #15]
 800aaec:	2b08      	cmp	r3, #8
 800aaee:	d104      	bne.n	800aafa <OBJ_GetEntryOffset+0x4a>
           )
            pEntry = &pObjEntry->pEntryDesc[1];
 800aaf0:	683b      	ldr	r3, [r7, #0]
 800aaf2:	691b      	ldr	r3, [r3, #16]
 800aaf4:	3306      	adds	r3, #6
 800aaf6:	613b      	str	r3, [r7, #16]
 800aaf8:	e008      	b.n	800ab0c <OBJ_GetEntryOffset+0x5c>
        else
        {
            pEntry = &pObjEntry->pEntryDesc[i];
 800aafa:	683b      	ldr	r3, [r7, #0]
 800aafc:	6919      	ldr	r1, [r3, #16]
 800aafe:	8afa      	ldrh	r2, [r7, #22]
 800ab00:	4613      	mov	r3, r2
 800ab02:	005b      	lsls	r3, r3, #1
 800ab04:	4413      	add	r3, r2
 800ab06:	005b      	lsls	r3, r3, #1
 800ab08:	440b      	add	r3, r1
 800ab0a:	613b      	str	r3, [r7, #16]
        }

        switch (pEntry->DataType)
 800ab0c:	693b      	ldr	r3, [r7, #16]
 800ab0e:	881b      	ldrh	r3, [r3, #0]
 800ab10:	f5b3 7f19 	cmp.w	r3, #612	; 0x264
 800ab14:	f280 80ad 	bge.w	800ac72 <OBJ_GetEntryOffset+0x1c2>
 800ab18:	f240 2262 	movw	r2, #610	; 0x262
 800ab1c:	4293      	cmp	r3, r2
 800ab1e:	f280 8087 	bge.w	800ac30 <OBJ_GetEntryOffset+0x180>
 800ab22:	2b2f      	cmp	r3, #47	; 0x2f
 800ab24:	dc64      	bgt.n	800abf0 <OBJ_GetEntryOffset+0x140>
 800ab26:	2b03      	cmp	r3, #3
 800ab28:	f2c0 80a3 	blt.w	800ac72 <OBJ_GetEntryOffset+0x1c2>
 800ab2c:	3b03      	subs	r3, #3
 800ab2e:	2b2c      	cmp	r3, #44	; 0x2c
 800ab30:	f200 809f 	bhi.w	800ac72 <OBJ_GetEntryOffset+0x1c2>
 800ab34:	a201      	add	r2, pc, #4	; (adr r2, 800ab3c <OBJ_GetEntryOffset+0x8c>)
 800ab36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab3a:	bf00      	nop
 800ab3c:	0800abf7 	.word	0x0800abf7
 800ab40:	0800ac31 	.word	0x0800ac31
 800ab44:	0800ac73 	.word	0x0800ac73
 800ab48:	0800abf7 	.word	0x0800abf7
 800ab4c:	0800ac31 	.word	0x0800ac31
 800ab50:	0800ac31 	.word	0x0800ac31
 800ab54:	0800ac73 	.word	0x0800ac73
 800ab58:	0800ac73 	.word	0x0800ac73
 800ab5c:	0800abf7 	.word	0x0800abf7
 800ab60:	0800ac73 	.word	0x0800ac73
 800ab64:	0800ac73 	.word	0x0800ac73
 800ab68:	0800ac73 	.word	0x0800ac73
 800ab6c:	0800ac73 	.word	0x0800ac73
 800ab70:	0800ac73 	.word	0x0800ac73
 800ab74:	0800ac73 	.word	0x0800ac73
 800ab78:	0800ac73 	.word	0x0800ac73
 800ab7c:	0800ac73 	.word	0x0800ac73
 800ab80:	0800ac73 	.word	0x0800ac73
 800ab84:	0800ac73 	.word	0x0800ac73
 800ab88:	0800ac73 	.word	0x0800ac73
 800ab8c:	0800ac73 	.word	0x0800ac73
 800ab90:	0800ac73 	.word	0x0800ac73
 800ab94:	0800ac73 	.word	0x0800ac73
 800ab98:	0800ac73 	.word	0x0800ac73
 800ab9c:	0800ac73 	.word	0x0800ac73
 800aba0:	0800ac73 	.word	0x0800ac73
 800aba4:	0800ac73 	.word	0x0800ac73
 800aba8:	0800ac73 	.word	0x0800ac73
 800abac:	0800abf7 	.word	0x0800abf7
 800abb0:	0800ac31 	.word	0x0800ac31
 800abb4:	0800ac73 	.word	0x0800ac73
 800abb8:	0800ac73 	.word	0x0800ac73
 800abbc:	0800ac73 	.word	0x0800ac73
 800abc0:	0800ac73 	.word	0x0800ac73
 800abc4:	0800ac73 	.word	0x0800ac73
 800abc8:	0800ac73 	.word	0x0800ac73
 800abcc:	0800ac73 	.word	0x0800ac73
 800abd0:	0800ac73 	.word	0x0800ac73
 800abd4:	0800ac73 	.word	0x0800ac73
 800abd8:	0800ac73 	.word	0x0800ac73
 800abdc:	0800ac73 	.word	0x0800ac73
 800abe0:	0800ac73 	.word	0x0800ac73
 800abe4:	0800ac73 	.word	0x0800ac73
 800abe8:	0800abf7 	.word	0x0800abf7
 800abec:	0800ac31 	.word	0x0800ac31
 800abf0:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 800abf4:	d13d      	bne.n	800ac72 <OBJ_GetEntryOffset+0x1c2>
/*ECATCHANGE_END(V5.11) SDO9*/

#if OBJ_WORD_ALIGN    || OBJ_DWORD_ALIGN
            /* the 16-bit variables in the structure are word-aligned,
               align the actual bitOffset to a word */
            bitOffset = (bitOffset+15) & 0xFFF0;
 800abf6:	8abb      	ldrh	r3, [r7, #20]
 800abf8:	330f      	adds	r3, #15
 800abfa:	b29b      	uxth	r3, r3
 800abfc:	f023 030f 	bic.w	r3, r3, #15
 800ac00:	82bb      	strh	r3, [r7, #20]
#endif


/*ECATCHANGE_START(V5.11) SDO9*/
            if (i < subindex)
 800ac02:	79fb      	ldrb	r3, [r7, #7]
 800ac04:	b29b      	uxth	r3, r3
 800ac06:	8afa      	ldrh	r2, [r7, #22]
 800ac08:	429a      	cmp	r2, r3
 800ac0a:	d23d      	bcs.n	800ac88 <OBJ_GetEntryOffset+0x1d8>
            {
                if((pEntry->DataType == DEFTYPE_UNICODE_STRING)
 800ac0c:	693b      	ldr	r3, [r7, #16]
 800ac0e:	881b      	ldrh	r3, [r3, #0]
 800ac10:	2b0b      	cmp	r3, #11
 800ac12:	d004      	beq.n	800ac1e <OBJ_GetEntryOffset+0x16e>
                    ||(pEntry->DataType == DEFTYPE_ARRAY_OF_INT))
 800ac14:	693b      	ldr	r3, [r7, #16]
 800ac16:	881b      	ldrh	r3, [r3, #0]
 800ac18:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 800ac1c:	d104      	bne.n	800ac28 <OBJ_GetEntryOffset+0x178>
                {
                    bitOffset += pEntry->BitLength;
 800ac1e:	693b      	ldr	r3, [r7, #16]
 800ac20:	885a      	ldrh	r2, [r3, #2]
 800ac22:	8abb      	ldrh	r3, [r7, #20]
 800ac24:	4413      	add	r3, r2
 800ac26:	82bb      	strh	r3, [r7, #20]
                }

                bitOffset += 16;
 800ac28:	8abb      	ldrh	r3, [r7, #20]
 800ac2a:	3310      	adds	r3, #16
 800ac2c:	82bb      	strh	r3, [r7, #20]
            }
/*ECATCHANGE_END(V5.11) SDO9*/
            break;
 800ac2e:	e02b      	b.n	800ac88 <OBJ_GetEntryOffset+0x1d8>
        case    DEFTYPE_ARRAY_OF_UDINT:
/*ECATCHANGE_END(V5.11) SDO9*/
#if OBJ_DWORD_ALIGN
            /* the 32-bit variables in the structure are dword-aligned,
               align the actual bitOffset to a dword */
            bitOffset = (bitOffset+31) & 0xFFE0;
 800ac30:	8abb      	ldrh	r3, [r7, #20]
 800ac32:	331f      	adds	r3, #31
 800ac34:	b29b      	uxth	r3, r3
 800ac36:	f023 031f 	bic.w	r3, r3, #31
 800ac3a:	82bb      	strh	r3, [r7, #20]
               align the actual bitOffset to a word */
            bitOffset = (bitOffset+15) & 0xFFF0;
#endif

/*ECATCHANGE_START(V5.11) SDO9*/
            if (i < subindex)
 800ac3c:	79fb      	ldrb	r3, [r7, #7]
 800ac3e:	b29b      	uxth	r3, r3
 800ac40:	8afa      	ldrh	r2, [r7, #22]
 800ac42:	429a      	cmp	r2, r3
 800ac44:	d222      	bcs.n	800ac8c <OBJ_GetEntryOffset+0x1dc>
            {
                if((pEntry->DataType == DEFTYPE_ARRAY_OF_DINT)
 800ac46:	693b      	ldr	r3, [r7, #16]
 800ac48:	881b      	ldrh	r3, [r3, #0]
 800ac4a:	f240 2262 	movw	r2, #610	; 0x262
 800ac4e:	4293      	cmp	r3, r2
 800ac50:	d005      	beq.n	800ac5e <OBJ_GetEntryOffset+0x1ae>
                    ||(pEntry->DataType == DEFTYPE_ARRAY_OF_UDINT))
 800ac52:	693b      	ldr	r3, [r7, #16]
 800ac54:	881b      	ldrh	r3, [r3, #0]
 800ac56:	f240 2263 	movw	r2, #611	; 0x263
 800ac5a:	4293      	cmp	r3, r2
 800ac5c:	d105      	bne.n	800ac6a <OBJ_GetEntryOffset+0x1ba>
                {
                    bitOffset += pEntry->BitLength;
 800ac5e:	693b      	ldr	r3, [r7, #16]
 800ac60:	885a      	ldrh	r2, [r3, #2]
 800ac62:	8abb      	ldrh	r3, [r7, #20]
 800ac64:	4413      	add	r3, r2
 800ac66:	82bb      	strh	r3, [r7, #20]
                }
                else
                   bitOffset += 32;
            }
/*ECATCHANGE_END(V5.11) SDO9*/
            break;
 800ac68:	e010      	b.n	800ac8c <OBJ_GetEntryOffset+0x1dc>
                   bitOffset += 32;
 800ac6a:	8abb      	ldrh	r3, [r7, #20]
 800ac6c:	3320      	adds	r3, #32
 800ac6e:	82bb      	strh	r3, [r7, #20]
            break;
 800ac70:	e00c      	b.n	800ac8c <OBJ_GetEntryOffset+0x1dc>
        default:
            /* align the actual bitOffset to a byte */
            if (i < subindex)
 800ac72:	79fb      	ldrb	r3, [r7, #7]
 800ac74:	b29b      	uxth	r3, r3
 800ac76:	8afa      	ldrh	r2, [r7, #22]
 800ac78:	429a      	cmp	r2, r3
 800ac7a:	d209      	bcs.n	800ac90 <OBJ_GetEntryOffset+0x1e0>
                bitOffset += pEntry->BitLength;
 800ac7c:	693b      	ldr	r3, [r7, #16]
 800ac7e:	885a      	ldrh	r2, [r3, #2]
 800ac80:	8abb      	ldrh	r3, [r7, #20]
 800ac82:	4413      	add	r3, r2
 800ac84:	82bb      	strh	r3, [r7, #20]
            break;
 800ac86:	e003      	b.n	800ac90 <OBJ_GetEntryOffset+0x1e0>
            break;
 800ac88:	bf00      	nop
 800ac8a:	e002      	b.n	800ac92 <OBJ_GetEntryOffset+0x1e2>
            break;
 800ac8c:	bf00      	nop
 800ac8e:	e000      	b.n	800ac92 <OBJ_GetEntryOffset+0x1e2>
            break;
 800ac90:	bf00      	nop
    for (i = 1; i <= subindex; i++)
 800ac92:	8afb      	ldrh	r3, [r7, #22]
 800ac94:	3301      	adds	r3, #1
 800ac96:	82fb      	strh	r3, [r7, #22]
 800ac98:	79fb      	ldrb	r3, [r7, #7]
 800ac9a:	b29b      	uxth	r3, r3
 800ac9c:	8afa      	ldrh	r2, [r7, #22]
 800ac9e:	429a      	cmp	r2, r3
 800aca0:	f67f af23 	bls.w	800aaea <OBJ_GetEntryOffset+0x3a>
        }
    }

    return bitOffset;
 800aca4:	8abb      	ldrh	r3, [r7, #20]
}
 800aca6:	4618      	mov	r0, r3
 800aca8:	371c      	adds	r7, #28
 800acaa:	46bd      	mov	sp, r7
 800acac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb0:	4770      	bx	lr
 800acb2:	bf00      	nop

0800acb4 <CheckSyncTypeValue>:
 \return    result                Result of the value validation

 \brief    Checks if the new Sync type value is valid
*////////////////////////////////////////////////////////////////////////////////////////
UINT8 CheckSyncTypeValue(UINT16 index, UINT16 NewSyncType)
{
 800acb4:	b480      	push	{r7}
 800acb6:	b083      	sub	sp, #12
 800acb8:	af00      	add	r7, sp, #0
 800acba:	4603      	mov	r3, r0
 800acbc:	460a      	mov	r2, r1
 800acbe:	80fb      	strh	r3, [r7, #6]
 800acc0:	4613      	mov	r3, r2
 800acc2:	80bb      	strh	r3, [r7, #4]
    /*ECATCHANGE_START(V5.11) ESM7*/
    switch (NewSyncType)
 800acc4:	88bb      	ldrh	r3, [r7, #4]
 800acc6:	2b22      	cmp	r3, #34	; 0x22
 800acc8:	f200 80be 	bhi.w	800ae48 <CheckSyncTypeValue+0x194>
 800accc:	a201      	add	r2, pc, #4	; (adr r2, 800acd4 <CheckSyncTypeValue+0x20>)
 800acce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acd2:	bf00      	nop
 800acd4:	0800ad61 	.word	0x0800ad61
 800acd8:	0800ad65 	.word	0x0800ad65
 800acdc:	0800add3 	.word	0x0800add3
 800ace0:	0800ae07 	.word	0x0800ae07
 800ace4:	0800ae49 	.word	0x0800ae49
 800ace8:	0800ae49 	.word	0x0800ae49
 800acec:	0800ae49 	.word	0x0800ae49
 800acf0:	0800ae49 	.word	0x0800ae49
 800acf4:	0800ae49 	.word	0x0800ae49
 800acf8:	0800ae49 	.word	0x0800ae49
 800acfc:	0800ae49 	.word	0x0800ae49
 800ad00:	0800ae49 	.word	0x0800ae49
 800ad04:	0800ae49 	.word	0x0800ae49
 800ad08:	0800ae49 	.word	0x0800ae49
 800ad0c:	0800ae49 	.word	0x0800ae49
 800ad10:	0800ae49 	.word	0x0800ae49
 800ad14:	0800ae49 	.word	0x0800ae49
 800ad18:	0800ae49 	.word	0x0800ae49
 800ad1c:	0800ae49 	.word	0x0800ae49
 800ad20:	0800ae49 	.word	0x0800ae49
 800ad24:	0800ae49 	.word	0x0800ae49
 800ad28:	0800ae49 	.word	0x0800ae49
 800ad2c:	0800ae49 	.word	0x0800ae49
 800ad30:	0800ae49 	.word	0x0800ae49
 800ad34:	0800ae49 	.word	0x0800ae49
 800ad38:	0800ae49 	.word	0x0800ae49
 800ad3c:	0800ae49 	.word	0x0800ae49
 800ad40:	0800ae49 	.word	0x0800ae49
 800ad44:	0800ae49 	.word	0x0800ae49
 800ad48:	0800ae49 	.word	0x0800ae49
 800ad4c:	0800ae49 	.word	0x0800ae49
 800ad50:	0800ae49 	.word	0x0800ae49
 800ad54:	0800ae49 	.word	0x0800ae49
 800ad58:	0800ae49 	.word	0x0800ae49
 800ad5c:	0800adb1 	.word	0x0800adb1
    {
    case SYNCTYPE_FREERUN:
        return 0; //free run sync mode is always accepted
 800ad60:	2300      	movs	r3, #0
 800ad62:	e072      	b.n	800ae4a <CheckSyncTypeValue+0x196>
        break;

    case SYNCTYPE_SM_SYNCHRON:
        if ((index == 0x1C32) 
 800ad64:	88fb      	ldrh	r3, [r7, #6]
 800ad66:	f641 4232 	movw	r2, #7218	; 0x1c32
 800ad6a:	4293      	cmp	r3, r2
 800ad6c:	d10b      	bne.n	800ad86 <CheckSyncTypeValue+0xd2>
            && (nPdOutputSize > 0) 
 800ad6e:	4b3a      	ldr	r3, [pc, #232]	; (800ae58 <CheckSyncTypeValue+0x1a4>)
 800ad70:	881b      	ldrh	r3, [r3, #0]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d007      	beq.n	800ad86 <CheckSyncTypeValue+0xd2>
            && ((sSyncManOutPar.u16SyncTypesSupported & SYNCTYPE_SYNCHRONSUPP) > 0))
 800ad76:	4b39      	ldr	r3, [pc, #228]	; (800ae5c <CheckSyncTypeValue+0x1a8>)
 800ad78:	899b      	ldrh	r3, [r3, #12]
 800ad7a:	f003 0302 	and.w	r3, r3, #2
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	dd01      	ble.n	800ad86 <CheckSyncTypeValue+0xd2>
        {
            /*SyncManager sync mode is supported and output process data is configured*/
            return 0;
 800ad82:	2300      	movs	r3, #0
 800ad84:	e061      	b.n	800ae4a <CheckSyncTypeValue+0x196>
        }
        else
        if ((index == 0x1C33) 
 800ad86:	88fb      	ldrh	r3, [r7, #6]
 800ad88:	f641 4233 	movw	r2, #7219	; 0x1c33
 800ad8c:	4293      	cmp	r3, r2
 800ad8e:	d154      	bne.n	800ae3a <CheckSyncTypeValue+0x186>
            && ((sSyncManInPar.u16SyncTypesSupported & SYNCTYPE_SYNCHRONSUPP) > 0)
 800ad90:	4b33      	ldr	r3, [pc, #204]	; (800ae60 <CheckSyncTypeValue+0x1ac>)
 800ad92:	899b      	ldrh	r3, [r3, #12]
 800ad94:	f003 0302 	and.w	r3, r3, #2
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	dd4e      	ble.n	800ae3a <CheckSyncTypeValue+0x186>
            && (nPdOutputSize == 0) 
 800ad9c:	4b2e      	ldr	r3, [pc, #184]	; (800ae58 <CheckSyncTypeValue+0x1a4>)
 800ad9e:	881b      	ldrh	r3, [r3, #0]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d14a      	bne.n	800ae3a <CheckSyncTypeValue+0x186>
            && (nPdInputSize > 0))
 800ada4:	4b2f      	ldr	r3, [pc, #188]	; (800ae64 <CheckSyncTypeValue+0x1b0>)
 800ada6:	881b      	ldrh	r3, [r3, #0]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d046      	beq.n	800ae3a <CheckSyncTypeValue+0x186>
            {
                /*SyncManager sync mode is supported and input only shall be configured*/
                return 0;
 800adac:	2300      	movs	r3, #0
 800adae:	e04c      	b.n	800ae4a <CheckSyncTypeValue+0x196>
            }
        break;

    case SYNCTYPE_SM2_SYNCHRON:
        if ((index == 0x1C33) 
 800adb0:	88fb      	ldrh	r3, [r7, #6]
 800adb2:	f641 4233 	movw	r2, #7219	; 0x1c33
 800adb6:	4293      	cmp	r3, r2
 800adb8:	d141      	bne.n	800ae3e <CheckSyncTypeValue+0x18a>
            && ((sSyncManInPar.u16SyncTypesSupported & SYNCTYPE_SYNCHRONSUPP) > 0)
 800adba:	4b29      	ldr	r3, [pc, #164]	; (800ae60 <CheckSyncTypeValue+0x1ac>)
 800adbc:	899b      	ldrh	r3, [r3, #12]
 800adbe:	f003 0302 	and.w	r3, r3, #2
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	dd3b      	ble.n	800ae3e <CheckSyncTypeValue+0x18a>
            && (nPdOutputSize > 0))
 800adc6:	4b24      	ldr	r3, [pc, #144]	; (800ae58 <CheckSyncTypeValue+0x1a4>)
 800adc8:	881b      	ldrh	r3, [r3, #0]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d037      	beq.n	800ae3e <CheckSyncTypeValue+0x18a>
            {
                /*SyncManager sync mode is supported and outputs are defined*/
                return 0;
 800adce:	2300      	movs	r3, #0
 800add0:	e03b      	b.n	800ae4a <CheckSyncTypeValue+0x196>
            }
        break;

    case SYNCTYPE_DCSYNC0:
        if ((index == 0x1C32) && ((sSyncManOutPar.u16SyncTypesSupported & SYNCTYPE_DCSYNC0SUPP) > 0))
 800add2:	88fb      	ldrh	r3, [r7, #6]
 800add4:	f641 4232 	movw	r2, #7218	; 0x1c32
 800add8:	4293      	cmp	r3, r2
 800adda:	d107      	bne.n	800adec <CheckSyncTypeValue+0x138>
 800addc:	4b1f      	ldr	r3, [pc, #124]	; (800ae5c <CheckSyncTypeValue+0x1a8>)
 800adde:	899b      	ldrh	r3, [r3, #12]
 800ade0:	f003 0304 	and.w	r3, r3, #4
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	dd01      	ble.n	800adec <CheckSyncTypeValue+0x138>
        {
            return 0;
 800ade8:	2300      	movs	r3, #0
 800adea:	e02e      	b.n	800ae4a <CheckSyncTypeValue+0x196>
        }
        else
        if ((index == 0x1C33) && ((sSyncManInPar.u16SyncTypesSupported & SYNCTYPE_DCSYNC0SUPP) > 0))
 800adec:	88fb      	ldrh	r3, [r7, #6]
 800adee:	f641 4233 	movw	r2, #7219	; 0x1c33
 800adf2:	4293      	cmp	r3, r2
 800adf4:	d125      	bne.n	800ae42 <CheckSyncTypeValue+0x18e>
 800adf6:	4b1a      	ldr	r3, [pc, #104]	; (800ae60 <CheckSyncTypeValue+0x1ac>)
 800adf8:	899b      	ldrh	r3, [r3, #12]
 800adfa:	f003 0304 	and.w	r3, r3, #4
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	dd1f      	ble.n	800ae42 <CheckSyncTypeValue+0x18e>
        {
            return 0;
 800ae02:	2300      	movs	r3, #0
 800ae04:	e021      	b.n	800ae4a <CheckSyncTypeValue+0x196>
        }
        break;

    case SYNCTYPE_DCSYNC1:
        if ((index == 0x1C32) && ((sSyncManOutPar.u16SyncTypesSupported & SYNCTYPE_DCSYNC1SUPP) > 0))
 800ae06:	88fb      	ldrh	r3, [r7, #6]
 800ae08:	f641 4232 	movw	r2, #7218	; 0x1c32
 800ae0c:	4293      	cmp	r3, r2
 800ae0e:	d107      	bne.n	800ae20 <CheckSyncTypeValue+0x16c>
 800ae10:	4b12      	ldr	r3, [pc, #72]	; (800ae5c <CheckSyncTypeValue+0x1a8>)
 800ae12:	899b      	ldrh	r3, [r3, #12]
 800ae14:	f003 0308 	and.w	r3, r3, #8
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	dd01      	ble.n	800ae20 <CheckSyncTypeValue+0x16c>
        {
            return 0;
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	e014      	b.n	800ae4a <CheckSyncTypeValue+0x196>
        }
        else
        if ((index == 0x1C33) && ((sSyncManInPar.u16SyncTypesSupported & SYNCTYPE_DCSYNC1SUPP) > 0))
 800ae20:	88fb      	ldrh	r3, [r7, #6]
 800ae22:	f641 4233 	movw	r2, #7219	; 0x1c33
 800ae26:	4293      	cmp	r3, r2
 800ae28:	d10d      	bne.n	800ae46 <CheckSyncTypeValue+0x192>
 800ae2a:	4b0d      	ldr	r3, [pc, #52]	; (800ae60 <CheckSyncTypeValue+0x1ac>)
 800ae2c:	899b      	ldrh	r3, [r3, #12]
 800ae2e:	f003 0308 	and.w	r3, r3, #8
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	dd07      	ble.n	800ae46 <CheckSyncTypeValue+0x192>
        {
            return 0;
 800ae36:	2300      	movs	r3, #0
 800ae38:	e007      	b.n	800ae4a <CheckSyncTypeValue+0x196>
        break;
 800ae3a:	bf00      	nop
 800ae3c:	e004      	b.n	800ae48 <CheckSyncTypeValue+0x194>
        break;
 800ae3e:	bf00      	nop
 800ae40:	e002      	b.n	800ae48 <CheckSyncTypeValue+0x194>
        break;
 800ae42:	bf00      	nop
 800ae44:	e000      	b.n	800ae48 <CheckSyncTypeValue+0x194>
        }
        break;
 800ae46:	bf00      	nop
    } //switch 
/*ECATCHANGE_END(V5.11) ESM7*/
    return ABORTIDX_VALUE_EXCEEDED;
 800ae48:	2312      	movs	r3, #18

}
 800ae4a:	4618      	mov	r0, r3
 800ae4c:	370c      	adds	r7, #12
 800ae4e:	46bd      	mov	sp, r7
 800ae50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae54:	4770      	bx	lr
 800ae56:	bf00      	nop
 800ae58:	200006ac 	.word	0x200006ac
 800ae5c:	20000b08 	.word	0x20000b08
 800ae60:	20000b4c 	.word	0x20000b4c
 800ae64:	200006aa 	.word	0x200006aa

0800ae68 <OBJ_Read>:

 \brief    This function reads the requested object
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 OBJ_Read( UINT16 index, UINT8 subindex, UINT32 objSize, OBJCONST TOBJECT OBJMEM * pObjEntry, UINT16 MBXMEM * pData, UINT8 bCompleteAccess )
{
 800ae68:	b590      	push	{r4, r7, lr}
 800ae6a:	b093      	sub	sp, #76	; 0x4c
 800ae6c:	af02      	add	r7, sp, #8
 800ae6e:	60ba      	str	r2, [r7, #8]
 800ae70:	607b      	str	r3, [r7, #4]
 800ae72:	4603      	mov	r3, r0
 800ae74:	81fb      	strh	r3, [r7, #14]
 800ae76:	460b      	mov	r3, r1
 800ae78:	737b      	strb	r3, [r7, #13]
    UINT16 i = subindex;
 800ae7a:	7b7b      	ldrb	r3, [r7, #13]
 800ae7c:	87fb      	strh	r3, [r7, #62]	; 0x3e
    /* get the information of ObjCode and MaxSubindex in local variables to support different types of microcontroller */
    UINT8 objCode = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	899b      	ldrh	r3, [r3, #12]
 800ae82:	121b      	asrs	r3, r3, #8
 800ae84:	b2db      	uxtb	r3, r3
 800ae86:	f003 030f 	and.w	r3, r3, #15
 800ae8a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    UINT16 maxSubindex = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT;
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	899b      	ldrh	r3, [r3, #12]
 800ae92:	b2db      	uxtb	r3, r3
 800ae94:	87bb      	strh	r3, [r7, #60]	; 0x3c
    OBJCONST TSDOINFOENTRYDESC OBJMEM *pEntry;
    /* lastSubindex is used for complete access to make loop over the requested entries
    to be read, we initialize this variable with the requested subindex that only
    one loop will be done for a single access */
    UINT16 lastSubindex = subindex;
 800ae96:	7b7b      	ldrb	r3, [r7, #13]
 800ae98:	877b      	strh	r3, [r7, #58]	; 0x3a

    if ( objCode != OBJCODE_VAR && index >= 0x1000 )
 800ae9a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800ae9e:	2b07      	cmp	r3, #7
 800aea0:	d008      	beq.n	800aeb4 <OBJ_Read+0x4c>
 800aea2:	89fb      	ldrh	r3, [r7, #14]
 800aea4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aea8:	d304      	bcc.n	800aeb4 <OBJ_Read+0x4c>
    {
        /* if the object is an array or record we have to get the maxSubindex from the
        actual value of subindex 0, which is stored as UINT16 at the beginning of the
        object's variable */
        maxSubindex = (*((UINT16 *) (pObjEntry->pVarPtr))) & 0x00FF;
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	699b      	ldr	r3, [r3, #24]
 800aeae:	881b      	ldrh	r3, [r3, #0]
 800aeb0:	b2db      	uxtb	r3, r3
 800aeb2:	87bb      	strh	r3, [r7, #60]	; 0x3c

    }

    if ( bCompleteAccess )
 800aeb4:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d00c      	beq.n	800aed6 <OBJ_Read+0x6e>
    {
        if ( objCode == OBJCODE_VAR || index < 0x1000 )
 800aebc:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800aec0:	2b07      	cmp	r3, #7
 800aec2:	d003      	beq.n	800aecc <OBJ_Read+0x64>
 800aec4:	89fb      	ldrh	r3, [r7, #14]
 800aec6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aeca:	d201      	bcs.n	800aed0 <OBJ_Read+0x68>
        {
            /* complete access is not supported with simple objects or ENUM descriptions */
            return ABORTIDX_UNSUPPORTED_ACCESS;
 800aecc:	2305      	movs	r3, #5
 800aece:	e31b      	b.n	800b508 <OBJ_Read+0x6a0>
        }

        /* we read until the maximum subindex */
        lastSubindex = maxSubindex;
 800aed0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800aed2:	877b      	strh	r3, [r7, #58]	; 0x3a
 800aed4:	e028      	b.n	800af28 <OBJ_Read+0xc0>
    }
    else
        if ( subindex > maxSubindex )
 800aed6:	7b7b      	ldrb	r3, [r7, #13]
 800aed8:	b29b      	uxth	r3, r3
 800aeda:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 800aedc:	429a      	cmp	r2, r3
 800aede:	d201      	bcs.n	800aee4 <OBJ_Read+0x7c>
        {
            /* the maximum subindex is reached */
            return ABORTIDX_SUBINDEX_NOT_EXISTING;
 800aee0:	2311      	movs	r3, #17
 800aee2:	e311      	b.n	800b508 <OBJ_Read+0x6a0>
        }
        else
        {
            /* get the corresponding entry description */
            pEntry = OBJ_GetEntryDesc(pObjEntry, (UINT8)i);
 800aee4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800aee6:	b2db      	uxtb	r3, r3
 800aee8:	4619      	mov	r1, r3
 800aeea:	6878      	ldr	r0, [r7, #4]
 800aeec:	f7ff fda8 	bl	800aa40 <OBJ_GetEntryDesc>
 800aef0:	6278      	str	r0, [r7, #36]	; 0x24

            /*Check access only for non-align entries*/
            if(pEntry->ObjAccess != 0x0)
 800aef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aef4:	889b      	ldrh	r3, [r3, #4]
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d016      	beq.n	800af28 <OBJ_Read+0xc0>
            {
                /* check if we have read access (bits 0-2 (PREOP, SAFEOP, OP) of ObjAccess)
                by comparing with the actual state (bits 1-3 (PREOP, SAFEOP, OP) of AL Status) */
                if ( ((UINT8) ((pEntry->ObjAccess & ACCESS_READ)<<1)) < (nAlStatus & STATE_MASK) )
 800aefa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aefc:	889b      	ldrh	r3, [r3, #4]
 800aefe:	b2db      	uxtb	r3, r3
 800af00:	005b      	lsls	r3, r3, #1
 800af02:	b2db      	uxtb	r3, r3
 800af04:	f003 020e 	and.w	r2, r3, #14
 800af08:	4b87      	ldr	r3, [pc, #540]	; (800b128 <OBJ_Read+0x2c0>)
 800af0a:	781b      	ldrb	r3, [r3, #0]
 800af0c:	f003 030f 	and.w	r3, r3, #15
 800af10:	429a      	cmp	r2, r3
 800af12:	da09      	bge.n	800af28 <OBJ_Read+0xc0>
                {
                    /* we don't have read access */
                    if ( (pEntry->ObjAccess & ACCESS_READ) == 0 )
 800af14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af16:	889b      	ldrh	r3, [r3, #4]
 800af18:	f003 0307 	and.w	r3, r3, #7
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d101      	bne.n	800af24 <OBJ_Read+0xbc>
                    {
                        /* it is a write only entry */
                        return ABORTIDX_WRITE_ONLY_ENTRY;
 800af20:	2306      	movs	r3, #6
 800af22:	e2f1      	b.n	800b508 <OBJ_Read+0x6a0>
                    }
                    else
                    {
                        /* we don't have read access in this state */
                        return ABORTIDX_IN_THIS_STATE_DATA_CANNOT_BE_READ_OR_STORED;
 800af24:	231a      	movs	r3, #26
 800af26:	e2ef      	b.n	800b508 <OBJ_Read+0x6a0>
                    }
                }
            }
        }
        if ( pObjEntry->Read != NULL )
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	69db      	ldr	r3, [r3, #28]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d00b      	beq.n	800af48 <OBJ_Read+0xe0>
        {
            /* Read function is defined, we call the object specific read function */
            return pObjEntry->Read(index, subindex, objSize, pData, bCompleteAccess);
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	69dc      	ldr	r4, [r3, #28]
 800af34:	7b79      	ldrb	r1, [r7, #13]
 800af36:	89f8      	ldrh	r0, [r7, #14]
 800af38:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800af3c:	9300      	str	r3, [sp, #0]
 800af3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800af40:	68ba      	ldr	r2, [r7, #8]
 800af42:	47a0      	blx	r4
 800af44:	4603      	mov	r3, r0
 800af46:	e2df      	b.n	800b508 <OBJ_Read+0x6a0>
        }
        else if ( index < 0x1000 && subindex != 0 )
 800af48:	89fb      	ldrh	r3, [r7, #14]
 800af4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800af4e:	d27c      	bcs.n	800b04a <OBJ_Read+0x1e2>
 800af50:	7b7b      	ldrb	r3, [r7, #13]
 800af52:	2b00      	cmp	r3, #0
 800af54:	d079      	beq.n	800b04a <OBJ_Read+0x1e2>
        {
            /* an ENUM description is read */
            UINT16 size;
            UINT16 MBXMEM *pVarPtr = (UINT16 MBXMEM *) pObjEntry->pVarPtr;
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	699b      	ldr	r3, [r3, #24]
 800af5a:	637b      	str	r3, [r7, #52]	; 0x34
            CHAR **p;

            /* we get the corresponding entry description */
            pEntry = OBJ_GetEntryDesc(pObjEntry, subindex);
 800af5c:	7b7b      	ldrb	r3, [r7, #13]
 800af5e:	4619      	mov	r1, r3
 800af60:	6878      	ldr	r0, [r7, #4]
 800af62:	f7ff fd6d 	bl	800aa40 <OBJ_GetEntryDesc>
 800af66:	6278      	str	r0, [r7, #36]	; 0x24
            size = BIT2BYTE(pEntry->BitLength);
 800af68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af6a:	885b      	ldrh	r3, [r3, #2]
 800af6c:	3307      	adds	r3, #7
 800af6e:	10db      	asrs	r3, r3, #3
 800af70:	847b      	strh	r3, [r7, #34]	; 0x22

            p = (CHAR **) pVarPtr;
 800af72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af74:	61fb      	str	r3, [r7, #28]
            pVarPtr = (UINT16 MBXMEM *)p[subindex-1];
 800af76:	7b7b      	ldrb	r3, [r7, #13]
 800af78:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800af7c:	3b01      	subs	r3, #1
 800af7e:	009b      	lsls	r3, r3, #2
 800af80:	69fa      	ldr	r2, [r7, #28]
 800af82:	4413      	add	r3, r2
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	637b      	str	r3, [r7, #52]	; 0x34

            if((((UINT16)pVarPtr) & 0x1) == 0x1)
 800af88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af8a:	b29b      	uxth	r3, r3
 800af8c:	f003 0301 	and.w	r3, r3, #1
 800af90:	2b00      	cmp	r3, #0
 800af92:	d043      	beq.n	800b01c <OBJ_Read+0x1b4>
            {
                /*enum is stored at an odd address*/
                UINT16 cnt = 0;
 800af94:	2300      	movs	r3, #0
 800af96:	867b      	strh	r3, [r7, #50]	; 0x32

                //get last even WORD address
/*ECATCHANGE_START(V5.11) SDO3*/
                pVarPtr = (UINT16 MBXMEM *)(((MEM_ADDR)pVarPtr)& ~(MEM_ADDR)0x1);
 800af98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af9a:	f023 0301 	bic.w	r3, r3, #1
 800af9e:	637b      	str	r3, [r7, #52]	; 0x34
/*ECATCHANGE_END(V5.11) SDO3*/

                for(cnt = 0; cnt < (size / 2);cnt++)
 800afa0:	2300      	movs	r3, #0
 800afa2:	867b      	strh	r3, [r7, #50]	; 0x32
 800afa4:	e01b      	b.n	800afde <OBJ_Read+0x176>
                {
                    //clear destination buffer
                    pData[0] = (pVarPtr[0] & 0xFF00) >> 8;
 800afa6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800afa8:	881b      	ldrh	r3, [r3, #0]
 800afaa:	0a1b      	lsrs	r3, r3, #8
 800afac:	b29a      	uxth	r2, r3
 800afae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800afb0:	801a      	strh	r2, [r3, #0]
                    pData[0] |= (pVarPtr[1] & 0xFF) << 8;
 800afb2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800afb4:	881b      	ldrh	r3, [r3, #0]
 800afb6:	b21a      	sxth	r2, r3
 800afb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800afba:	3302      	adds	r3, #2
 800afbc:	881b      	ldrh	r3, [r3, #0]
 800afbe:	021b      	lsls	r3, r3, #8
 800afc0:	b21b      	sxth	r3, r3
 800afc2:	4313      	orrs	r3, r2
 800afc4:	b21b      	sxth	r3, r3
 800afc6:	b29a      	uxth	r2, r3
 800afc8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800afca:	801a      	strh	r2, [r3, #0]

                    pData++;
 800afcc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800afce:	3302      	adds	r3, #2
 800afd0:	653b      	str	r3, [r7, #80]	; 0x50
                    pVarPtr++;
 800afd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800afd4:	3302      	adds	r3, #2
 800afd6:	637b      	str	r3, [r7, #52]	; 0x34
                for(cnt = 0; cnt < (size / 2);cnt++)
 800afd8:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800afda:	3301      	adds	r3, #1
 800afdc:	867b      	strh	r3, [r7, #50]	; 0x32
 800afde:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800afe0:	085b      	lsrs	r3, r3, #1
 800afe2:	b29b      	uxth	r3, r3
 800afe4:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 800afe6:	429a      	cmp	r2, r3
 800afe8:	d3dd      	bcc.n	800afa6 <OBJ_Read+0x13e>
                }

                if((size % 2) == 1)
 800afea:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800afec:	f003 0301 	and.w	r3, r3, #1
 800aff0:	b29b      	uxth	r3, r3
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	f000 8286 	beq.w	800b504 <OBJ_Read+0x69c>
                {
                    pData[0] &= 0xFF00; //Clear last Byte
 800aff8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800affa:	881b      	ldrh	r3, [r3, #0]
 800affc:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800b000:	b29a      	uxth	r2, r3
 800b002:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b004:	801a      	strh	r2, [r3, #0]
                    pData[0] |= (pVarPtr[0] & 0xFF00) >> 8; //Write last byte
 800b006:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b008:	881a      	ldrh	r2, [r3, #0]
 800b00a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b00c:	881b      	ldrh	r3, [r3, #0]
 800b00e:	0a1b      	lsrs	r3, r3, #8
 800b010:	b29b      	uxth	r3, r3
 800b012:	4313      	orrs	r3, r2
 800b014:	b29a      	uxth	r2, r3
 800b016:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b018:	801a      	strh	r2, [r3, #0]
        {
 800b01a:	e273      	b.n	800b504 <OBJ_Read+0x69c>
                }
            }
            else
            {
            // Get enum value (first 32Bit)
            pData[0] = pVarPtr[0];
 800b01c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b01e:	881a      	ldrh	r2, [r3, #0]
 800b020:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b022:	801a      	strh	r2, [r3, #0]
            pData[1] = pVarPtr[1];
 800b024:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b026:	3302      	adds	r3, #2
 800b028:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b02a:	8852      	ldrh	r2, [r2, #2]
 800b02c:	801a      	strh	r2, [r3, #0]
            pData += 2;
 800b02e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b030:	3304      	adds	r3, #4
 800b032:	653b      	str	r3, [r7, #80]	; 0x50
            pVarPtr += 2;
 800b034:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b036:	3304      	adds	r3, #4
 800b038:	637b      	str	r3, [r7, #52]	; 0x34

            // Get enum description
            OBJTOMBXSTRCPY(pData,pVarPtr,size-4);
 800b03a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b03c:	3b04      	subs	r3, #4
 800b03e:	461a      	mov	r2, r3
 800b040:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b042:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800b044:	f001 feec 	bl	800ce20 <memcpy>
        {
 800b048:	e25c      	b.n	800b504 <OBJ_Read+0x69c>
            }
        }
        else
        {
            UINT8 bRead = 0x0;
 800b04a:	2300      	movs	r3, #0
 800b04c:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
            UINT8 result = 0;
 800b050:	2300      	movs	r3, #0
 800b052:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30


            /* a variable object is read */
            for (i = subindex; i <= lastSubindex; i++)
 800b056:	7b7b      	ldrb	r3, [r7, #13]
 800b058:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800b05a:	e245      	b.n	800b4e8 <OBJ_Read+0x680>
            {
                /* if only a single entry is requested, this loop will only be done once */
                UINT16 MBXMEM *pVarPtr = (UINT16 MBXMEM *) pObjEntry->pVarPtr;
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	699b      	ldr	r3, [r3, #24]
 800b060:	61bb      	str	r3, [r7, #24]
                UINT16 bitOffset = 0;
 800b062:	2300      	movs	r3, #0
 800b064:	85fb      	strh	r3, [r7, #46]	; 0x2e

                if (i == 0)
 800b066:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d00b      	beq.n	800b084 <OBJ_Read+0x21c>
                {
                    /* subindex 0 is requested, the entry's data is at the beginning of the object's variable */
                }
                else if ( index >= 0x1000 )
 800b06c:	89fb      	ldrh	r3, [r7, #14]
 800b06e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b072:	d307      	bcc.n	800b084 <OBJ_Read+0x21c>
                {
                    /* subindex 1-n of an variable object is requested, we get the offset of the variable here */
                    bitOffset = OBJ_GetEntryOffset((UINT8)i, pObjEntry);
 800b074:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800b076:	b2db      	uxtb	r3, r3
 800b078:	6879      	ldr	r1, [r7, #4]
 800b07a:	4618      	mov	r0, r3
 800b07c:	f7ff fd18 	bl	800aab0 <OBJ_GetEntryOffset>
 800b080:	4603      	mov	r3, r0
 800b082:	85fb      	strh	r3, [r7, #46]	; 0x2e
                }

                /* we increment the variable pointer to the corresponding word address */
                pVarPtr += (bitOffset >> 4);
 800b084:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b086:	091b      	lsrs	r3, r3, #4
 800b088:	b29b      	uxth	r3, r3
 800b08a:	005b      	lsls	r3, r3, #1
 800b08c:	69ba      	ldr	r2, [r7, #24]
 800b08e:	4413      	add	r3, r2
 800b090:	61bb      	str	r3, [r7, #24]

                /* get the corresponding entry description */
                pEntry = OBJ_GetEntryDesc(pObjEntry, (UINT8)i);
 800b092:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800b094:	b2db      	uxtb	r3, r3
 800b096:	4619      	mov	r1, r3
 800b098:	6878      	ldr	r0, [r7, #4]
 800b09a:	f7ff fcd1 	bl	800aa40 <OBJ_GetEntryDesc>
 800b09e:	6278      	str	r0, [r7, #36]	; 0x24

                if ( ((UINT8) ((pEntry->ObjAccess & ACCESS_READ)<<1)) >= (nAlStatus & STATE_MASK) )
 800b0a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0a2:	889b      	ldrh	r3, [r3, #4]
 800b0a4:	b2db      	uxtb	r3, r3
 800b0a6:	005b      	lsls	r3, r3, #1
 800b0a8:	b2db      	uxtb	r3, r3
 800b0aa:	f003 020e 	and.w	r2, r3, #14
 800b0ae:	4b1e      	ldr	r3, [pc, #120]	; (800b128 <OBJ_Read+0x2c0>)
 800b0b0:	781b      	ldrb	r3, [r3, #0]
 800b0b2:	f003 030f 	and.w	r3, r3, #15
 800b0b6:	429a      	cmp	r2, r3
 800b0b8:	f2c0 81ce 	blt.w	800b458 <OBJ_Read+0x5f0>
                {
                    if ( i == subindex                                     /* requested entry */
 800b0bc:	7b7b      	ldrb	r3, [r7, #13]
 800b0be:	b29b      	uxth	r3, r3
 800b0c0:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 800b0c2:	429a      	cmp	r2, r3
 800b0c4:	d00a      	beq.n	800b0dc <OBJ_Read+0x274>
                        || (bCompleteAccess && i >= subindex) )       /* complete access and entry should be read */
 800b0c6:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	f000 8209 	beq.w	800b4e2 <OBJ_Read+0x67a>
 800b0d0:	7b7b      	ldrb	r3, [r7, #13]
 800b0d2:	b29b      	uxth	r3, r3
 800b0d4:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 800b0d6:	429a      	cmp	r2, r3
 800b0d8:	f0c0 8203 	bcc.w	800b4e2 <OBJ_Read+0x67a>
                    {
                        UINT16 bitMask;

                        /* we have to copy the entry */
                        if ( i == 0 && objCode != OBJCODE_VAR )
 800b0dc:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d10a      	bne.n	800b0f8 <OBJ_Read+0x290>
 800b0e2:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800b0e6:	2b07      	cmp	r3, #7
 800b0e8:	d006      	beq.n	800b0f8 <OBJ_Read+0x290>
                        {
                            /* we read subindex 0 of an array or record */
                            {
                                pData[0] = SWAPWORD((UINT16)maxSubindex);
 800b0ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b0ec:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 800b0ee:	801a      	strh	r2, [r3, #0]
                            }

                            /* we increment the destination pointer by 2 because the subindex 0 will be
                            transmitted as UINT16 for a complete access */
                            pData++;
 800b0f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b0f2:	3302      	adds	r3, #2
 800b0f4:	653b      	str	r3, [r7, #80]	; 0x50
 800b0f6:	e1f4      	b.n	800b4e2 <OBJ_Read+0x67a>
                        }
                        else
                        {
                            UINT16 dataType = pEntry->DataType;
 800b0f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0fa:	881b      	ldrh	r3, [r3, #0]
 800b0fc:	85bb      	strh	r3, [r7, #44]	; 0x2c
                            if (pEntry->DataType >= 0x700)
 800b0fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b100:	881b      	ldrh	r3, [r3, #0]
 800b102:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b106:	d317      	bcc.n	800b138 <OBJ_Read+0x2d0>
                            {
                                /* the ENUM data types are defined from index 0x700 in this example
                                convert in standard data type for the read access */
                                if ( pEntry->BitLength <= 8 )
 800b108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b10a:	885b      	ldrh	r3, [r3, #2]
 800b10c:	2b08      	cmp	r3, #8
 800b10e:	d804      	bhi.n	800b11a <OBJ_Read+0x2b2>
                                    dataType = DEFTYPE_BIT1-1+pEntry->BitLength;
 800b110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b112:	885b      	ldrh	r3, [r3, #2]
 800b114:	332f      	adds	r3, #47	; 0x2f
 800b116:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800b118:	e00e      	b.n	800b138 <OBJ_Read+0x2d0>
                                else if ( pEntry->BitLength == 16 )
 800b11a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b11c:	885b      	ldrh	r3, [r3, #2]
 800b11e:	2b10      	cmp	r3, #16
 800b120:	d104      	bne.n	800b12c <OBJ_Read+0x2c4>
                                    dataType = DEFTYPE_UNSIGNED16;
 800b122:	2306      	movs	r3, #6
 800b124:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800b126:	e007      	b.n	800b138 <OBJ_Read+0x2d0>
 800b128:	200006b2 	.word	0x200006b2
                                else if ( pEntry->BitLength == 32 )
 800b12c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b12e:	885b      	ldrh	r3, [r3, #2]
 800b130:	2b20      	cmp	r3, #32
 800b132:	d101      	bne.n	800b138 <OBJ_Read+0x2d0>
                                    dataType = DEFTYPE_UNSIGNED32;
 800b134:	2307      	movs	r3, #7
 800b136:	85bb      	strh	r3, [r7, #44]	; 0x2c
                            }

                            switch (dataType)
 800b138:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800b13a:	2b37      	cmp	r3, #55	; 0x37
 800b13c:	dc78      	bgt.n	800b230 <OBJ_Read+0x3c8>
 800b13e:	2b00      	cmp	r3, #0
 800b140:	f2c0 817f 	blt.w	800b442 <OBJ_Read+0x5da>
 800b144:	2b37      	cmp	r3, #55	; 0x37
 800b146:	f200 817c 	bhi.w	800b442 <OBJ_Read+0x5da>
 800b14a:	a201      	add	r2, pc, #4	; (adr r2, 800b150 <OBJ_Read+0x2e8>)
 800b14c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b150:	0800b23d 	.word	0x0800b23d
 800b154:	0800b281 	.word	0x0800b281
 800b158:	0800b281 	.word	0x0800b281
 800b15c:	0800b325 	.word	0x0800b325
 800b160:	0800b343 	.word	0x0800b343
 800b164:	0800b281 	.word	0x0800b281
 800b168:	0800b325 	.word	0x0800b325
 800b16c:	0800b343 	.word	0x0800b343
 800b170:	0800b343 	.word	0x0800b343
 800b174:	0800b3f5 	.word	0x0800b3f5
 800b178:	0800b3a7 	.word	0x0800b3a7
 800b17c:	0800b3a7 	.word	0x0800b3a7
 800b180:	0800b443 	.word	0x0800b443
 800b184:	0800b443 	.word	0x0800b443
 800b188:	0800b443 	.word	0x0800b443
 800b18c:	0800b443 	.word	0x0800b443
 800b190:	0800b443 	.word	0x0800b443
 800b194:	0800b36b 	.word	0x0800b36b
 800b198:	0800b443 	.word	0x0800b443
 800b19c:	0800b443 	.word	0x0800b443
 800b1a0:	0800b443 	.word	0x0800b443
 800b1a4:	0800b36b 	.word	0x0800b36b
 800b1a8:	0800b443 	.word	0x0800b443
 800b1ac:	0800b443 	.word	0x0800b443
 800b1b0:	0800b443 	.word	0x0800b443
 800b1b4:	0800b443 	.word	0x0800b443
 800b1b8:	0800b443 	.word	0x0800b443
 800b1bc:	0800b36b 	.word	0x0800b36b
 800b1c0:	0800b443 	.word	0x0800b443
 800b1c4:	0800b443 	.word	0x0800b443
 800b1c8:	0800b281 	.word	0x0800b281
 800b1cc:	0800b325 	.word	0x0800b325
 800b1d0:	0800b343 	.word	0x0800b343
 800b1d4:	0800b443 	.word	0x0800b443
 800b1d8:	0800b443 	.word	0x0800b443
 800b1dc:	0800b443 	.word	0x0800b443
 800b1e0:	0800b443 	.word	0x0800b443
 800b1e4:	0800b443 	.word	0x0800b443
 800b1e8:	0800b443 	.word	0x0800b443
 800b1ec:	0800b443 	.word	0x0800b443
 800b1f0:	0800b443 	.word	0x0800b443
 800b1f4:	0800b443 	.word	0x0800b443
 800b1f8:	0800b443 	.word	0x0800b443
 800b1fc:	0800b443 	.word	0x0800b443
 800b200:	0800b443 	.word	0x0800b443
 800b204:	0800b281 	.word	0x0800b281
 800b208:	0800b325 	.word	0x0800b325
 800b20c:	0800b343 	.word	0x0800b343
 800b210:	0800b281 	.word	0x0800b281
 800b214:	0800b281 	.word	0x0800b281
 800b218:	0800b281 	.word	0x0800b281
 800b21c:	0800b281 	.word	0x0800b281
 800b220:	0800b281 	.word	0x0800b281
 800b224:	0800b281 	.word	0x0800b281
 800b228:	0800b281 	.word	0x0800b281
 800b22c:	0800b281 	.word	0x0800b281
 800b230:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 800b234:	2b03      	cmp	r3, #3
 800b236:	f200 8104 	bhi.w	800b442 <OBJ_Read+0x5da>
 800b23a:	e0b4      	b.n	800b3a6 <OBJ_Read+0x53e>
                            {
                            case DEFTYPE_NULL:
                                if(bCompleteAccess)
 800b23c:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800b240:	2b00      	cmp	r3, #0
 800b242:	d01b      	beq.n	800b27c <OBJ_Read+0x414>
                                {
                                    /*Handle alignment entry*/
                                    if (((pEntry->BitLength & 0xF) > 0)
 800b244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b246:	885b      	ldrh	r3, [r3, #2]
 800b248:	f003 030f 	and.w	r3, r3, #15
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	dd0b      	ble.n	800b268 <OBJ_Read+0x400>
                                        && (((bitOffset + pEntry->BitLength) & 0x0F) == 0 ))
 800b250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b252:	885a      	ldrh	r2, [r3, #2]
 800b254:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b256:	4413      	add	r3, r2
 800b258:	b29b      	uxth	r3, r3
 800b25a:	f003 030f 	and.w	r3, r3, #15
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d102      	bne.n	800b268 <OBJ_Read+0x400>
                                    {
                                        /* we have reached the UINT16 border */
                                        pData++;
 800b262:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b264:	3302      	adds	r3, #2
 800b266:	653b      	str	r3, [r7, #80]	; 0x50
                                    }

                                    /*increment WORD offset*/
                                    pData += ((pEntry->BitLength & 0xF0) >> 4);
 800b268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b26a:	885b      	ldrh	r3, [r3, #2]
 800b26c:	111b      	asrs	r3, r3, #4
 800b26e:	f003 030f 	and.w	r3, r3, #15
 800b272:	005b      	lsls	r3, r3, #1
 800b274:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b276:	4413      	add	r3, r2
 800b278:	653b      	str	r3, [r7, #80]	; 0x50
                                }
                                else
                                {
                                    return ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
                                }
                                break;
 800b27a:	e0e9      	b.n	800b450 <OBJ_Read+0x5e8>
                                    return ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
 800b27c:	2318      	movs	r3, #24
 800b27e:	e143      	b.n	800b508 <OBJ_Read+0x6a0>
/*ECATCHANGE_START(V5.11) SDO9*/
                            case    DEFTYPE_BYTE :
/*ECATCHANGE_END(V5.11) SDO9*/
                                {
                                    /* depending on the bitOffset we have to copy the Hi or the Lo-Byte */
                                    UINT16 TmpValue = 0x0000;
 800b280:	2300      	movs	r3, #0
 800b282:	82fb      	strh	r3, [r7, #22]

                                    bitMask = cBitMask[pEntry->BitLength] << (bitOffset & 0x0F);
 800b284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b286:	885b      	ldrh	r3, [r3, #2]
 800b288:	461a      	mov	r2, r3
 800b28a:	4b9d      	ldr	r3, [pc, #628]	; (800b500 <OBJ_Read+0x698>)
 800b28c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800b290:	461a      	mov	r2, r3
 800b292:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b294:	f003 030f 	and.w	r3, r3, #15
 800b298:	fa02 f303 	lsl.w	r3, r2, r3
 800b29c:	82bb      	strh	r3, [r7, #20]

                                    /*Swap object data (if required); all masks and offsets are defined for little endian format*/
                                    TmpValue = SWAPWORD(pVarPtr[0]);
 800b29e:	69bb      	ldr	r3, [r7, #24]
 800b2a0:	881b      	ldrh	r3, [r3, #0]
 800b2a2:	82fb      	strh	r3, [r7, #22]

                                    /*Clear pData if the first bits within the WORD memory will be copied*/
                                    if ((bitOffset & 0x0F) == 0) 
 800b2a4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b2a6:	f003 030f 	and.w	r3, r3, #15
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d102      	bne.n	800b2b4 <OBJ_Read+0x44c>
                                    {
                                        pData[0] = 0;
 800b2ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b2b0:	2200      	movs	r2, #0
 800b2b2:	801a      	strh	r2, [r3, #0]
                                    }

/* ECATCHANGE_START(V5.11) SDO7*/
                                    pData[0] = SWAPWORD(pData[0]);
 800b2b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b2b6:	881a      	ldrh	r2, [r3, #0]
 800b2b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b2ba:	801a      	strh	r2, [r3, #0]

                                    if (bCompleteAccess) 
 800b2bc:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d00a      	beq.n	800b2da <OBJ_Read+0x472>
                                    {
                                        /*shifting is not required for Complete access because the bits are set to the correct offset by the master*/
                                        pData[0] |= TmpValue & bitMask;
 800b2c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b2c6:	881a      	ldrh	r2, [r3, #0]
 800b2c8:	8af9      	ldrh	r1, [r7, #22]
 800b2ca:	8abb      	ldrh	r3, [r7, #20]
 800b2cc:	400b      	ands	r3, r1
 800b2ce:	b29b      	uxth	r3, r3
 800b2d0:	4313      	orrs	r3, r2
 800b2d2:	b29a      	uxth	r2, r3
 800b2d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b2d6:	801a      	strh	r2, [r3, #0]
 800b2d8:	e012      	b.n	800b300 <OBJ_Read+0x498>
                                    }
                                    else
                                    {
                                        /*Shift Bits to the beginning of the mailbox memory*/
                                        pData[0] |= ((TmpValue & bitMask) >> (bitOffset & 0x0F));
 800b2da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b2dc:	881b      	ldrh	r3, [r3, #0]
 800b2de:	b21a      	sxth	r2, r3
 800b2e0:	8af9      	ldrh	r1, [r7, #22]
 800b2e2:	8abb      	ldrh	r3, [r7, #20]
 800b2e4:	400b      	ands	r3, r1
 800b2e6:	b29b      	uxth	r3, r3
 800b2e8:	4619      	mov	r1, r3
 800b2ea:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b2ec:	f003 030f 	and.w	r3, r3, #15
 800b2f0:	fa41 f303 	asr.w	r3, r1, r3
 800b2f4:	b21b      	sxth	r3, r3
 800b2f6:	4313      	orrs	r3, r2
 800b2f8:	b21b      	sxth	r3, r3
 800b2fa:	b29a      	uxth	r2, r3
 800b2fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b2fe:	801a      	strh	r2, [r3, #0]
                                    }

                                    pData[0] = SWAPWORD(pData[0]);
 800b300:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b302:	881a      	ldrh	r2, [r3, #0]
 800b304:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b306:	801a      	strh	r2, [r3, #0]
/* ECATCHANGE_END(V5.11) SDO7*/
                                    if ( ((bitOffset + pEntry->BitLength) & 0x0F) == 0 )
 800b308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b30a:	885a      	ldrh	r2, [r3, #2]
 800b30c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b30e:	4413      	add	r3, r2
 800b310:	b29b      	uxth	r3, r3
 800b312:	f003 030f 	and.w	r3, r3, #15
 800b316:	2b00      	cmp	r3, #0
 800b318:	f040 8095 	bne.w	800b446 <OBJ_Read+0x5de>
                                    {
                                        /* we have reached the UINT16 border */
                                        pData++;
 800b31c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b31e:	3302      	adds	r3, #2
 800b320:	653b      	str	r3, [r7, #80]	; 0x50
                                    }

                                }
                                break;
 800b322:	e090      	b.n	800b446 <OBJ_Read+0x5de>
                            case    DEFTYPE_BITARR16:
/*ECATCHANGE_START(V5.11) SDO9*/
                            case    DEFTYPE_WORD:
/*ECATCHANGE_END(V5.11) SDO9*/
/*ECATCHANGE_START(V5.11) SDO1*/
                                if(bitOffset & 0xF)
 800b324:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b326:	f003 030f 	and.w	r3, r3, #15
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d001      	beq.n	800b332 <OBJ_Read+0x4ca>
                                {
                                    /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                    return ABORTIDX_UNSUPPORTED_ACCESS;
 800b32e:	2305      	movs	r3, #5
 800b330:	e0ea      	b.n	800b508 <OBJ_Read+0x6a0>
                                }
/*ECATCHANGE_END(V5.11) SDO1*/
                                /* in this example the objects are defined in that way,
                                that the 16 bit type are always starting at an exact WORD offset */
                                pData[0] = SWAPWORD(pVarPtr[0]);
 800b332:	69bb      	ldr	r3, [r7, #24]
 800b334:	881a      	ldrh	r2, [r3, #0]
 800b336:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b338:	801a      	strh	r2, [r3, #0]
                                pData++;
 800b33a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b33c:	3302      	adds	r3, #2
 800b33e:	653b      	str	r3, [r7, #80]	; 0x50
                                break;
 800b340:	e086      	b.n	800b450 <OBJ_Read+0x5e8>
                            case    DEFTYPE_BITARR32:
/*ECATCHANGE_START(V5.11) SDO9*/
                            case    DEFTYPE_DWORD:
/*ECATCHANGE_END(V5.11) SDO9*/
/*ECATCHANGE_START(V5.11) SDO1*/
                                if(bitOffset & 0xF)
 800b342:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b344:	f003 030f 	and.w	r3, r3, #15
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d001      	beq.n	800b350 <OBJ_Read+0x4e8>
                                {
                                    /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                    return ABORTIDX_UNSUPPORTED_ACCESS;
 800b34c:	2305      	movs	r3, #5
 800b34e:	e0db      	b.n	800b508 <OBJ_Read+0x6a0>
                                }
/*ECATCHANGE_END(V5.11) SDO1*/

                                /* in this example the objects are defined in that way,
                                that the 32 bit type are always starting at an exact WORD offset */
                                pData[0] = pVarPtr[0];
 800b350:	69bb      	ldr	r3, [r7, #24]
 800b352:	881a      	ldrh	r2, [r3, #0]
 800b354:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b356:	801a      	strh	r2, [r3, #0]
                                pData[1] = pVarPtr[1];
 800b358:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b35a:	3302      	adds	r3, #2
 800b35c:	69ba      	ldr	r2, [r7, #24]
 800b35e:	8852      	ldrh	r2, [r2, #2]
 800b360:	801a      	strh	r2, [r3, #0]
                                pData += 2;
 800b362:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b364:	3304      	adds	r3, #4
 800b366:	653b      	str	r3, [r7, #80]	; 0x50
                                break;
 800b368:	e072      	b.n	800b450 <OBJ_Read+0x5e8>
                            case    DEFTYPE_REAL64:
                            case 	DEFTYPE_INTEGER64:
                            case    DEFTYPE_UNSIGNED64:
/*ECATCHANGE_START(V5.11) SDO1*/
                                if(bitOffset & 0xF)
 800b36a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b36c:	f003 030f 	and.w	r3, r3, #15
 800b370:	2b00      	cmp	r3, #0
 800b372:	d001      	beq.n	800b378 <OBJ_Read+0x510>
                                {
                                    /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                    return ABORTIDX_UNSUPPORTED_ACCESS;
 800b374:	2305      	movs	r3, #5
 800b376:	e0c7      	b.n	800b508 <OBJ_Read+0x6a0>
                                }
/*ECATCHANGE_END(V5.11) SDO1*/

                                /* in this example the objects are defined in that way,
                                that the 64 bit type are always starting at an exact WORD offset */
                                pData[0] = pVarPtr[0];
 800b378:	69bb      	ldr	r3, [r7, #24]
 800b37a:	881a      	ldrh	r2, [r3, #0]
 800b37c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b37e:	801a      	strh	r2, [r3, #0]
                                pData[1] = pVarPtr[1];
 800b380:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b382:	3302      	adds	r3, #2
 800b384:	69ba      	ldr	r2, [r7, #24]
 800b386:	8852      	ldrh	r2, [r2, #2]
 800b388:	801a      	strh	r2, [r3, #0]
                                pData[2] = pVarPtr[2];
 800b38a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b38c:	3304      	adds	r3, #4
 800b38e:	69ba      	ldr	r2, [r7, #24]
 800b390:	8892      	ldrh	r2, [r2, #4]
 800b392:	801a      	strh	r2, [r3, #0]
                                pData[3] = pVarPtr[3];
 800b394:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b396:	3306      	adds	r3, #6
 800b398:	69ba      	ldr	r2, [r7, #24]
 800b39a:	88d2      	ldrh	r2, [r2, #6]
 800b39c:	801a      	strh	r2, [r3, #0]
                                pData += 4;
 800b39e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b3a0:	3308      	adds	r3, #8
 800b3a2:	653b      	str	r3, [r7, #80]	; 0x50
                                break;
 800b3a4:	e054      	b.n	800b450 <OBJ_Read+0x5e8>
                            case DEFTYPE_ARRAY_OF_SINT :
                            case DEFTYPE_ARRAY_OF_DINT :
                            case DEFTYPE_ARRAY_OF_UDINT:
/*ECATCHANGE_END(V5.11) SDO9*/
/*ECATCHANGE_START(V5.11) SDO1*/
                                if(bitOffset & 0xF)
 800b3a6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b3a8:	f003 030f 	and.w	r3, r3, #15
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d001      	beq.n	800b3b4 <OBJ_Read+0x54c>
                                {
                                    /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                    return ABORTIDX_UNSUPPORTED_ACCESS;
 800b3b0:	2305      	movs	r3, #5
 800b3b2:	e0a9      	b.n	800b508 <OBJ_Read+0x6a0>
                                }
/*ECATCHANGE_END(V5.11) SDO1*/

                                OBJTOMBXMEMCPY(pData, pVarPtr, BIT2BYTE(pEntry->BitLength));
 800b3b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3b6:	885b      	ldrh	r3, [r3, #2]
 800b3b8:	3307      	adds	r3, #7
 800b3ba:	10db      	asrs	r3, r3, #3
 800b3bc:	461a      	mov	r2, r3
 800b3be:	69b9      	ldr	r1, [r7, #24]
 800b3c0:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800b3c2:	f001 fd2d 	bl	800ce20 <memcpy>

/*ECATCHANGE_START(V5.11) SDO2*/
                                pData += BIT2WORD((pEntry->BitLength & ~0xF));
 800b3c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3c8:	885b      	ldrh	r3, [r3, #2]
 800b3ca:	f023 030f 	bic.w	r3, r3, #15
 800b3ce:	330f      	adds	r3, #15
 800b3d0:	111b      	asrs	r3, r3, #4
 800b3d2:	005b      	lsls	r3, r3, #1
 800b3d4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b3d6:	4413      	add	r3, r2
 800b3d8:	653b      	str	r3, [r7, #80]	; 0x50
                                
                                if((pEntry->BitLength & 0xF) != 0)
 800b3da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3dc:	885b      	ldrh	r3, [r3, #2]
 800b3de:	f003 030f 	and.w	r3, r3, #15
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d031      	beq.n	800b44a <OBJ_Read+0x5e2>
                                {
                                    /*current entry has an odd word length => clear last byte of next word*/
                                    *pData &= 0xFF;
 800b3e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b3e8:	881b      	ldrh	r3, [r3, #0]
 800b3ea:	b2db      	uxtb	r3, r3
 800b3ec:	b29a      	uxth	r2, r3
 800b3ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b3f0:	801a      	strh	r2, [r3, #0]
                                }
/*ECATCHANGE_END(V5.11) SDO2*/

                                break;
 800b3f2:	e02a      	b.n	800b44a <OBJ_Read+0x5e2>
                            case    DEFTYPE_VISIBLESTRING:
/*ECATCHANGE_START(V5.11) SDO1*/
                                if(bitOffset & 0xF)
 800b3f4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b3f6:	f003 030f 	and.w	r3, r3, #15
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d001      	beq.n	800b402 <OBJ_Read+0x59a>
                                {
                                    /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                    return ABORTIDX_UNSUPPORTED_ACCESS;
 800b3fe:	2305      	movs	r3, #5
 800b400:	e082      	b.n	800b508 <OBJ_Read+0x6a0>
                                }
/*ECATCHANGE_END(V5.11) SDO1*/

                                /* in this example the objects are defined in that way,
                                that these types are always starting at an even WORD offset */
                                OBJTOMBXSTRCPY(pData, pVarPtr, BIT2BYTE(pEntry->BitLength));
 800b402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b404:	885b      	ldrh	r3, [r3, #2]
 800b406:	3307      	adds	r3, #7
 800b408:	10db      	asrs	r3, r3, #3
 800b40a:	461a      	mov	r2, r3
 800b40c:	69b9      	ldr	r1, [r7, #24]
 800b40e:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800b410:	f001 fd06 	bl	800ce20 <memcpy>
/*ECATCHANGE_START(V5.11) SDO2*/
                                pData += BIT2WORD((pEntry->BitLength & ~0xF));
 800b414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b416:	885b      	ldrh	r3, [r3, #2]
 800b418:	f023 030f 	bic.w	r3, r3, #15
 800b41c:	330f      	adds	r3, #15
 800b41e:	111b      	asrs	r3, r3, #4
 800b420:	005b      	lsls	r3, r3, #1
 800b422:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b424:	4413      	add	r3, r2
 800b426:	653b      	str	r3, [r7, #80]	; 0x50

                                if((pEntry->BitLength & 0xF) != 0)
 800b428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b42a:	885b      	ldrh	r3, [r3, #2]
 800b42c:	f003 030f 	and.w	r3, r3, #15
 800b430:	2b00      	cmp	r3, #0
 800b432:	d00c      	beq.n	800b44e <OBJ_Read+0x5e6>
                                {
                                    /*current entry has an odd word length => clear last byte of next word*/
                                    *pData &= 0xFF;
 800b434:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b436:	881b      	ldrh	r3, [r3, #0]
 800b438:	b2db      	uxtb	r3, r3
 800b43a:	b29a      	uxth	r2, r3
 800b43c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b43e:	801a      	strh	r2, [r3, #0]
                                }
/*ECATCHANGE_END(V5.11) SDO2*/
                                
                                break;
 800b440:	e005      	b.n	800b44e <OBJ_Read+0x5e6>
                            default:
                                /* other data types are not supported from this example */
                                return ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
 800b442:	2318      	movs	r3, #24
 800b444:	e060      	b.n	800b508 <OBJ_Read+0x6a0>
                                break;
 800b446:	bf00      	nop
 800b448:	e002      	b.n	800b450 <OBJ_Read+0x5e8>
                                break;
 800b44a:	bf00      	nop
 800b44c:	e000      	b.n	800b450 <OBJ_Read+0x5e8>
                                break;
 800b44e:	bf00      	nop
                            } //switch (deftype)

                            bRead = 1;
 800b450:	2301      	movs	r3, #1
 800b452:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 800b456:	e044      	b.n	800b4e2 <OBJ_Read+0x67a>
                    }
                }
                else
                {
                    /*No access to current object entry => shift pData if required*/
                    UINT8 cnt = 0;
 800b458:	2300      	movs	r3, #0
 800b45a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

                    /*If this entry is the first in the 16Bit block clear the memory*/
                    if ((bitOffset & 0x0F) == 0) 
 800b45e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b460:	f003 030f 	and.w	r3, r3, #15
 800b464:	2b00      	cmp	r3, #0
 800b466:	d102      	bne.n	800b46e <OBJ_Read+0x606>
                    {
                        *pData = 0;
 800b468:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b46a:	2200      	movs	r2, #0
 800b46c:	801a      	strh	r2, [r3, #0]
                    }

                    /*Handle Bit/Byte Offset*/
                    if (((pEntry->BitLength & 0xF) > 0)
 800b46e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b470:	885b      	ldrh	r3, [r3, #2]
 800b472:	f003 030f 	and.w	r3, r3, #15
 800b476:	2b00      	cmp	r3, #0
 800b478:	dd0e      	ble.n	800b498 <OBJ_Read+0x630>
                        && (((bitOffset + pEntry->BitLength) & 0x0F) == 0 ))
 800b47a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b47c:	885a      	ldrh	r2, [r3, #2]
 800b47e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b480:	4413      	add	r3, r2
 800b482:	b29b      	uxth	r3, r3
 800b484:	f003 030f 	and.w	r3, r3, #15
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d105      	bne.n	800b498 <OBJ_Read+0x630>
                    {
                        /* we have reached the UINT16 border */
                        pData++;
 800b48c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b48e:	3302      	adds	r3, #2
 800b490:	653b      	str	r3, [r7, #80]	; 0x50
                        
                        /*Clear new buffer*/
                        *pData = 0;
 800b492:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b494:	2200      	movs	r2, #0
 800b496:	801a      	strh	r2, [r3, #0]
                    }

                    /*increment WORD offset*/
                    for(cnt = 0; cnt <((pEntry->BitLength & 0xF0) >> 4); cnt++)
 800b498:	2300      	movs	r3, #0
 800b49a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b49e:	e00a      	b.n	800b4b6 <OBJ_Read+0x64e>
                    {
                        /*current 16Bit are skipped => clear current buffer */
                        pData++;
 800b4a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b4a2:	3302      	adds	r3, #2
 800b4a4:	653b      	str	r3, [r7, #80]	; 0x50

                        /*Clear new buffer*/
                        *pData = 0;
 800b4a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b4a8:	2200      	movs	r2, #0
 800b4aa:	801a      	strh	r2, [r3, #0]
                    for(cnt = 0; cnt <((pEntry->BitLength & 0xF0) >> 4); cnt++)
 800b4ac:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b4b0:	3301      	adds	r3, #1
 800b4b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b4b6:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 800b4ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4bc:	885b      	ldrh	r3, [r3, #2]
 800b4be:	111b      	asrs	r3, r3, #4
 800b4c0:	f003 030f 	and.w	r3, r3, #15
 800b4c4:	429a      	cmp	r2, r3
 800b4c6:	dbeb      	blt.n	800b4a0 <OBJ_Read+0x638>


                    

                    /* we don't have read access */
                    if ( (pEntry->ObjAccess & ACCESS_READ) == 0 )
 800b4c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4ca:	889b      	ldrh	r3, [r3, #4]
 800b4cc:	f003 0307 	and.w	r3, r3, #7
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d103      	bne.n	800b4dc <OBJ_Read+0x674>
                    {
                        /* it is a write only entry */
                        result = ABORTIDX_WRITE_ONLY_ENTRY;
 800b4d4:	2306      	movs	r3, #6
 800b4d6:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 800b4da:	e002      	b.n	800b4e2 <OBJ_Read+0x67a>
                    }
                    else
                    {
                        /* we don't have read access in this state */
                        result = ABORTIDX_IN_THIS_STATE_DATA_CANNOT_BE_READ_OR_STORED;
 800b4dc:	231a      	movs	r3, #26
 800b4de:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
            for (i = subindex; i <= lastSubindex; i++)
 800b4e2:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800b4e4:	3301      	adds	r3, #1
 800b4e6:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800b4e8:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 800b4ea:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800b4ec:	429a      	cmp	r2, r3
 800b4ee:	f67f adb5 	bls.w	800b05c <OBJ_Read+0x1f4>
                    }
                }
            }

            if(bRead == 0)
 800b4f2:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d105      	bne.n	800b506 <OBJ_Read+0x69e>
                return result;
 800b4fa:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800b4fe:	e003      	b.n	800b508 <OBJ_Read+0x6a0>
 800b500:	0800db34 	.word	0x0800db34
        {
 800b504:	bf00      	nop
        }

    return 0;
 800b506:	2300      	movs	r3, #0
}
 800b508:	4618      	mov	r0, r3
 800b50a:	3744      	adds	r7, #68	; 0x44
 800b50c:	46bd      	mov	sp, r7
 800b50e:	bd90      	pop	{r4, r7, pc}

0800b510 <OBJ_Write>:

 \brief    This function writes the requested object
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 OBJ_Write( UINT16 index, UINT8 subindex, UINT32 dataSize, OBJCONST TOBJECT OBJMEM * pObjEntry, UINT16 MBXMEM * pData, UINT8 bCompleteAccess )
{
 800b510:	b590      	push	{r4, r7, lr}
 800b512:	b091      	sub	sp, #68	; 0x44
 800b514:	af02      	add	r7, sp, #8
 800b516:	60ba      	str	r2, [r7, #8]
 800b518:	607b      	str	r3, [r7, #4]
 800b51a:	4603      	mov	r3, r0
 800b51c:	81fb      	strh	r3, [r7, #14]
 800b51e:	460b      	mov	r3, r1
 800b520:	737b      	strb	r3, [r7, #13]
    UINT16 i = subindex;
 800b522:	7b7b      	ldrb	r3, [r7, #13]
 800b524:	86fb      	strh	r3, [r7, #54]	; 0x36
    /* get the information of ObjCode and MaxSubindex in local variables to support different types of microcontroller */
    UINT8 objCode = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	899b      	ldrh	r3, [r3, #12]
 800b52a:	121b      	asrs	r3, r3, #8
 800b52c:	b2db      	uxtb	r3, r3
 800b52e:	f003 030f 	and.w	r3, r3, #15
 800b532:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    UINT16 maxSubindex = 0;
 800b536:	2300      	movs	r3, #0
 800b538:	86bb      	strh	r3, [r7, #52]	; 0x34
    UINT16 maxConfiguredSubindex = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT; //required to check if value for Subindex0 is valid
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	899b      	ldrh	r3, [r3, #12]
 800b53e:	b2db      	uxtb	r3, r3
 800b540:	843b      	strh	r3, [r7, #32]
    OBJCONST TSDOINFOENTRYDESC OBJMEM *pEntry;
    BOOL bClearSubindex0Required = FALSE;
 800b542:	2300      	movs	r3, #0
 800b544:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    /* lastSubindex is used for complete access to make loop over the requested entries
       to be read, we initialize this variable with the requested subindex that only
       one loop will be done for a single access */
    UINT16 lastSubindex = subindex;
 800b548:	7b7b      	ldrb	r3, [r7, #13]
 800b54a:	863b      	strh	r3, [r7, #48]	; 0x30

    /* if subindex 0 is writable, the maximum subindex should be checked in an object specific function,
        because for the PDO mapping and PDO assign the object shall only be written if subindex 0 is 0. */
    if ( objCode != OBJCODE_VAR )
 800b54c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b550:	2b07      	cmp	r3, #7
 800b552:	d023      	beq.n	800b59c <OBJ_Write+0x8c>
    {
        /* if the object is an array or record we have to get the maxSubindex from the
           actual value of subindex 0, which is stored as UINT16 at the beginning of the
            object's variable */
        maxSubindex = (UINT8) ((UINT16 MBXMEM *) (pObjEntry->pVarPtr))[0];
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	699b      	ldr	r3, [r3, #24]
 800b558:	881b      	ldrh	r3, [r3, #0]
 800b55a:	b2db      	uxtb	r3, r3
 800b55c:	86bb      	strh	r3, [r7, #52]	; 0x34

        /*If the subindex0 of a PDO assign or PDO mapping object is 0 the maximum subindex is specified by the object description*/
        if(maxSubindex == 0 && (IS_PDO_ASSIGN(index) || IS_RX_PDO(index) || IS_TX_PDO(index)))
 800b55e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800b560:	2b00      	cmp	r3, #0
 800b562:	d11b      	bne.n	800b59c <OBJ_Write+0x8c>
 800b564:	89fb      	ldrh	r3, [r7, #14]
 800b566:	f641 420f 	movw	r2, #7183	; 0x1c0f
 800b56a:	4293      	cmp	r3, r2
 800b56c:	d904      	bls.n	800b578 <OBJ_Write+0x68>
 800b56e:	89fb      	ldrh	r3, [r7, #14]
 800b570:	f641 422f 	movw	r2, #7215	; 0x1c2f
 800b574:	4293      	cmp	r3, r2
 800b576:	d90f      	bls.n	800b598 <OBJ_Write+0x88>
 800b578:	89fb      	ldrh	r3, [r7, #14]
 800b57a:	f5b3 5fb0 	cmp.w	r3, #5632	; 0x1600
 800b57e:	d303      	bcc.n	800b588 <OBJ_Write+0x78>
 800b580:	89fb      	ldrh	r3, [r7, #14]
 800b582:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 800b586:	d307      	bcc.n	800b598 <OBJ_Write+0x88>
 800b588:	89fb      	ldrh	r3, [r7, #14]
 800b58a:	f5b3 5fd0 	cmp.w	r3, #6656	; 0x1a00
 800b58e:	d305      	bcc.n	800b59c <OBJ_Write+0x8c>
 800b590:	89fb      	ldrh	r3, [r7, #14]
 800b592:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 800b596:	d201      	bcs.n	800b59c <OBJ_Write+0x8c>
        {
            maxSubindex = maxConfiguredSubindex;
 800b598:	8c3b      	ldrh	r3, [r7, #32]
 800b59a:	86bb      	strh	r3, [r7, #52]	; 0x34
        }
    }


    if ( bCompleteAccess )
 800b59c:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d012      	beq.n	800b5ca <OBJ_Write+0xba>
    {
        if ( objCode == OBJCODE_VAR )
 800b5a4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b5a8:	2b07      	cmp	r3, #7
 800b5aa:	d101      	bne.n	800b5b0 <OBJ_Write+0xa0>
            /* complete access is not supported with simple objects */
            return ABORTIDX_UNSUPPORTED_ACCESS;
 800b5ac:	2305      	movs	r3, #5
 800b5ae:	e307      	b.n	800bbc0 <OBJ_Write+0x6b0>

        if ((subindex == 0) && (dataSize > 0))
 800b5b0:	7b7b      	ldrb	r3, [r7, #13]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d106      	bne.n	800b5c4 <OBJ_Write+0xb4>
 800b5b6:	68bb      	ldr	r3, [r7, #8]
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d003      	beq.n	800b5c4 <OBJ_Write+0xb4>
        {
            /* we change the subindex 0 */
            maxSubindex = (UINT8) SWAPWORD(pData[0]);
 800b5bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b5be:	881b      	ldrh	r3, [r3, #0]
 800b5c0:	b2db      	uxtb	r3, r3
 800b5c2:	86bb      	strh	r3, [r7, #52]	; 0x34
        }

        /* we write until the maximum subindex */
        lastSubindex = maxSubindex;
 800b5c4:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800b5c6:	863b      	strh	r3, [r7, #48]	; 0x30
 800b5c8:	e022      	b.n	800b610 <OBJ_Write+0x100>
    }
    else
    if (subindex > maxSubindex)
 800b5ca:	7b7b      	ldrb	r3, [r7, #13]
 800b5cc:	b29b      	uxth	r3, r3
 800b5ce:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800b5d0:	429a      	cmp	r2, r3
 800b5d2:	d201      	bcs.n	800b5d8 <OBJ_Write+0xc8>
    {
        /* the maximum subindex is reached */
        return ABORTIDX_SUBINDEX_NOT_EXISTING;
 800b5d4:	2311      	movs	r3, #17
 800b5d6:	e2f3      	b.n	800bbc0 <OBJ_Write+0x6b0>
    {
        /* we check the write access for single accesses here, a complete write access
           is allowed if at least one entry is writable (in this case the values for the
            read only entries shall be ignored) */
        /* we get the corresponding entry description */
        pEntry = OBJ_GetEntryDesc(pObjEntry, subindex);
 800b5d8:	7b7b      	ldrb	r3, [r7, #13]
 800b5da:	4619      	mov	r1, r3
 800b5dc:	6878      	ldr	r0, [r7, #4]
 800b5de:	f7ff fa2f 	bl	800aa40 <OBJ_GetEntryDesc>
 800b5e2:	61f8      	str	r0, [r7, #28]

        /* check if we have write access (bits 3-5 (PREOP, SAFEOP, OP) of ObjAccess)
           by comparing with the actual state (bits 1-3 (PREOP, SAFEOP, OP) of AL Status) */
        if ( ((UINT8) ((pEntry->ObjAccess & ACCESS_WRITE) >> 2)) < (nAlStatus & STATE_MASK) )
 800b5e4:	69fb      	ldr	r3, [r7, #28]
 800b5e6:	889b      	ldrh	r3, [r3, #4]
 800b5e8:	109b      	asrs	r3, r3, #2
 800b5ea:	b2db      	uxtb	r3, r3
 800b5ec:	f003 020e 	and.w	r2, r3, #14
 800b5f0:	4ba4      	ldr	r3, [pc, #656]	; (800b884 <OBJ_Write+0x374>)
 800b5f2:	781b      	ldrb	r3, [r3, #0]
 800b5f4:	f003 030f 	and.w	r3, r3, #15
 800b5f8:	429a      	cmp	r2, r3
 800b5fa:	da09      	bge.n	800b610 <OBJ_Write+0x100>
        {
            /* we don't have write access */
            if ( (pEntry->ObjAccess & ACCESS_WRITE) == 0 )
 800b5fc:	69fb      	ldr	r3, [r7, #28]
 800b5fe:	889b      	ldrh	r3, [r3, #4]
 800b600:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b604:	2b00      	cmp	r3, #0
 800b606:	d101      	bne.n	800b60c <OBJ_Write+0xfc>
            {
                /* it is a read only entry */
                return ABORTIDX_READ_ONLY_ENTRY;
 800b608:	2307      	movs	r3, #7
 800b60a:	e2d9      	b.n	800bbc0 <OBJ_Write+0x6b0>
            }
            else
            {
                /* we don't have write access in this state */
                return ABORTIDX_IN_THIS_STATE_DATA_CANNOT_BE_READ_OR_STORED;
 800b60c:	231a      	movs	r3, #26
 800b60e:	e2d7      	b.n	800bbc0 <OBJ_Write+0x6b0>
        }
    }

    /* Subindex 0 shall be set to zero if a single PDO / PDO assign entry is written
    or a complete access without subindex0 is requested */
    if((subindex > 0) &&
 800b610:	7b7b      	ldrb	r3, [r7, #13]
 800b612:	2b00      	cmp	r3, #0
 800b614:	d024      	beq.n	800b660 <OBJ_Write+0x150>
 800b616:	89fb      	ldrh	r3, [r7, #14]
 800b618:	f641 420f 	movw	r2, #7183	; 0x1c0f
 800b61c:	4293      	cmp	r3, r2
 800b61e:	d904      	bls.n	800b62a <OBJ_Write+0x11a>
        (IS_PDO_ASSIGN(index) || IS_RX_PDO(index)|| IS_TX_PDO(index))
 800b620:	89fb      	ldrh	r3, [r7, #14]
 800b622:	f641 422f 	movw	r2, #7215	; 0x1c2f
 800b626:	4293      	cmp	r3, r2
 800b628:	d90f      	bls.n	800b64a <OBJ_Write+0x13a>
 800b62a:	89fb      	ldrh	r3, [r7, #14]
 800b62c:	f5b3 5fb0 	cmp.w	r3, #5632	; 0x1600
 800b630:	d303      	bcc.n	800b63a <OBJ_Write+0x12a>
 800b632:	89fb      	ldrh	r3, [r7, #14]
 800b634:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 800b638:	d307      	bcc.n	800b64a <OBJ_Write+0x13a>
 800b63a:	89fb      	ldrh	r3, [r7, #14]
 800b63c:	f5b3 5fd0 	cmp.w	r3, #6656	; 0x1a00
 800b640:	d30e      	bcc.n	800b660 <OBJ_Write+0x150>
 800b642:	89fb      	ldrh	r3, [r7, #14]
 800b644:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 800b648:	d20a      	bcs.n	800b660 <OBJ_Write+0x150>
        )
    {
        /*Check if Subindex0 was cleared before*/
        UINT16 Subindex0 = (*(UINT16 *)pObjEntry->pVarPtr) & 0x00FF;
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	699b      	ldr	r3, [r3, #24]
 800b64e:	881b      	ldrh	r3, [r3, #0]
 800b650:	b2db      	uxtb	r3, r3
 800b652:	837b      	strh	r3, [r7, #26]
        if(Subindex0 != 0x00)
 800b654:	8b7b      	ldrh	r3, [r7, #26]
 800b656:	2b00      	cmp	r3, #0
 800b658:	d002      	beq.n	800b660 <OBJ_Write+0x150>
            bClearSubindex0Required = TRUE;
 800b65a:	2301      	movs	r3, #1
 800b65c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    }

    if ( pObjEntry->Write != NULL )
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	6a1b      	ldr	r3, [r3, #32]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d00b      	beq.n	800b680 <OBJ_Write+0x170>
    {
        /* Write function is defined, we call the object specific write function */
        return pObjEntry->Write(index, subindex, dataSize, pData, bCompleteAccess);
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	6a1c      	ldr	r4, [r3, #32]
 800b66c:	7b79      	ldrb	r1, [r7, #13]
 800b66e:	89f8      	ldrh	r0, [r7, #14]
 800b670:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800b674:	9300      	str	r3, [sp, #0]
 800b676:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b678:	68ba      	ldr	r2, [r7, #8]
 800b67a:	47a0      	blx	r4
 800b67c:	4603      	mov	r3, r0
 800b67e:	e29f      	b.n	800bbc0 <OBJ_Write+0x6b0>
    }
    else
    {
        UINT8 bWritten = 0;
 800b680:	2300      	movs	r3, #0
 800b682:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        UINT8 result = ABORTIDX_READ_ONLY_ENTRY;
 800b686:	2307      	movs	r3, #7
 800b688:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

/*ECATCHANGE_START(V5.11) ECAT*/
        if (dataSize == 0)
 800b68c:	68bb      	ldr	r3, [r7, #8]
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d101      	bne.n	800b696 <OBJ_Write+0x186>
        {
           return 0; //no error
 800b692:	2300      	movs	r3, #0
 800b694:	e294      	b.n	800bbc0 <OBJ_Write+0x6b0>
        }
/*ECATCHANGE_END(V5.11) ECAT*/

        /* we use the standard write function */
        for (i = subindex; i <= lastSubindex; i++)
 800b696:	7b7b      	ldrb	r3, [r7, #13]
 800b698:	86fb      	strh	r3, [r7, #54]	; 0x36
 800b69a:	e284      	b.n	800bba6 <OBJ_Write+0x696>
        {
            /* if only a single entry is requested, this loop will only be done once */
            UINT16 MBXMEM *pVarPtr = (UINT16 MBXMEM *) pObjEntry->pVarPtr;
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	699b      	ldr	r3, [r3, #24]
 800b6a0:	62bb      	str	r3, [r7, #40]	; 0x28
            UINT16 bitOffset = 0;
 800b6a2:	2300      	movs	r3, #0
 800b6a4:	833b      	strh	r3, [r7, #24]

            /* we get the corresponding entry description */
            pEntry = OBJ_GetEntryDesc(pObjEntry,(UINT8) i);
 800b6a6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800b6a8:	b2db      	uxtb	r3, r3
 800b6aa:	4619      	mov	r1, r3
 800b6ac:	6878      	ldr	r0, [r7, #4]
 800b6ae:	f7ff f9c7 	bl	800aa40 <OBJ_GetEntryDesc>
 800b6b2:	61f8      	str	r0, [r7, #28]

            /*Get the bitOffset before check the access rights to calculate pData offset*/
            bitOffset = OBJ_GetEntryOffset((UINT8)i, pObjEntry);
 800b6b4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800b6b6:	b2db      	uxtb	r3, r3
 800b6b8:	6879      	ldr	r1, [r7, #4]
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	f7ff f9f8 	bl	800aab0 <OBJ_GetEntryOffset>
 800b6c0:	4603      	mov	r3, r0
 800b6c2:	833b      	strh	r3, [r7, #24]

            /* we check if we have write access (bits 3-5 (PREOP, SAFEOP, OP) of ObjAccess)
               by comparing with the actual state (bits 1-3 (PREOP, SAFEOP, OP) of AL Status) */
            if ( ((UINT8)((pEntry->ObjAccess & ACCESS_WRITE) >> 2)) >= (nAlStatus & STATE_MASK) )
 800b6c4:	69fb      	ldr	r3, [r7, #28]
 800b6c6:	889b      	ldrh	r3, [r3, #4]
 800b6c8:	109b      	asrs	r3, r3, #2
 800b6ca:	b2db      	uxtb	r3, r3
 800b6cc:	f003 020e 	and.w	r2, r3, #14
 800b6d0:	4b6c      	ldr	r3, [pc, #432]	; (800b884 <OBJ_Write+0x374>)
 800b6d2:	781b      	ldrb	r3, [r3, #0]
 800b6d4:	f003 030f 	and.w	r3, r3, #15
 800b6d8:	429a      	cmp	r2, r3
 800b6da:	f2c0 823d 	blt.w	800bb58 <OBJ_Write+0x648>
            {
                /* we have write access for this entry */
                if (i != 0)
 800b6de:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d006      	beq.n	800b6f2 <OBJ_Write+0x1e2>
                {
                    /* we increment the variable pointer to the corresponding word address */
                    pVarPtr += (bitOffset >> 4);
 800b6e4:	8b3b      	ldrh	r3, [r7, #24]
 800b6e6:	091b      	lsrs	r3, r3, #4
 800b6e8:	b29b      	uxth	r3, r3
 800b6ea:	005b      	lsls	r3, r3, #1
 800b6ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b6ee:	4413      	add	r3, r2
 800b6f0:	62bb      	str	r3, [r7, #40]	; 0x28
                }


                if ( i == subindex                                     /* requested entry */
 800b6f2:	7b7b      	ldrb	r3, [r7, #13]
 800b6f4:	b29b      	uxth	r3, r3
 800b6f6:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800b6f8:	429a      	cmp	r2, r3
 800b6fa:	d00a      	beq.n	800b712 <OBJ_Write+0x202>
                  || (bCompleteAccess && i >= subindex) )       /* complete access and entry should be read */
 800b6fc:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800b700:	2b00      	cmp	r3, #0
 800b702:	f000 824d 	beq.w	800bba0 <OBJ_Write+0x690>
 800b706:	7b7b      	ldrb	r3, [r7, #13]
 800b708:	b29b      	uxth	r3, r3
 800b70a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800b70c:	429a      	cmp	r2, r3
 800b70e:	f0c0 8247 	bcc.w	800bba0 <OBJ_Write+0x690>
                {
                    UINT16 bitMask;

                    /* we have to copy the entry */
                    if (i == 0 && objCode != OBJCODE_VAR)
 800b712:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800b714:	2b00      	cmp	r3, #0
 800b716:	d115      	bne.n	800b744 <OBJ_Write+0x234>
 800b718:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b71c:	2b07      	cmp	r3, #7
 800b71e:	d011      	beq.n	800b744 <OBJ_Write+0x234>
                    {
                        /*check if the value for subindex0 is valid */
                        UINT8 NewSubindex0 = (UINT8) SWAPWORD(pData[0]);
 800b720:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b722:	881b      	ldrh	r3, [r3, #0]
 800b724:	75fb      	strb	r3, [r7, #23]
                        if(maxConfiguredSubindex < NewSubindex0)
 800b726:	7dfb      	ldrb	r3, [r7, #23]
 800b728:	b29b      	uxth	r3, r3
 800b72a:	8c3a      	ldrh	r2, [r7, #32]
 800b72c:	429a      	cmp	r2, r3
 800b72e:	d201      	bcs.n	800b734 <OBJ_Write+0x224>
                        {
                            return ABORTIDX_VALUE_TOO_GREAT;
 800b730:	2313      	movs	r3, #19
 800b732:	e245      	b.n	800bbc0 <OBJ_Write+0x6b0>
                        }

                        /* subindex 0 of an array or record shall be written */
/* ECATCHANGE_START(V5.11) SDO5*/
                        pVarPtr[0] = SWAPWORD(pData[0]);
 800b734:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b736:	881a      	ldrh	r2, [r3, #0]
 800b738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b73a:	801a      	strh	r2, [r3, #0]
/* ECATCHANGE_END(V5.11) SDO5*/
                        /* we increment the destination pointer by 2 because the subindex 0 will be
                           transmitted as UINT16 for a complete access */
                        pData++;
 800b73c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b73e:	3302      	adds	r3, #2
 800b740:	64bb      	str	r3, [r7, #72]	; 0x48
                    {
 800b742:	e200      	b.n	800bb46 <OBJ_Write+0x636>
                    }
                    else
                    {
                        UINT16 dataType = pEntry->DataType;
 800b744:	69fb      	ldr	r3, [r7, #28]
 800b746:	881b      	ldrh	r3, [r3, #0]
 800b748:	84fb      	strh	r3, [r7, #38]	; 0x26
                        if (pEntry->DataType >= 0x700)
 800b74a:	69fb      	ldr	r3, [r7, #28]
 800b74c:	881b      	ldrh	r3, [r3, #0]
 800b74e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b752:	d315      	bcc.n	800b780 <OBJ_Write+0x270>
                        {
                            /* the ENUM data types are defined from index 0x700 in this example
                               convert in standard data type for the write access */
                            if ( pEntry->BitLength <= 8 )
 800b754:	69fb      	ldr	r3, [r7, #28]
 800b756:	885b      	ldrh	r3, [r3, #2]
 800b758:	2b08      	cmp	r3, #8
 800b75a:	d804      	bhi.n	800b766 <OBJ_Write+0x256>
                                dataType = DEFTYPE_BIT1-1+pEntry->BitLength;
 800b75c:	69fb      	ldr	r3, [r7, #28]
 800b75e:	885b      	ldrh	r3, [r3, #2]
 800b760:	332f      	adds	r3, #47	; 0x2f
 800b762:	84fb      	strh	r3, [r7, #38]	; 0x26
 800b764:	e00c      	b.n	800b780 <OBJ_Write+0x270>
                            else if ( pEntry->BitLength == 16 )
 800b766:	69fb      	ldr	r3, [r7, #28]
 800b768:	885b      	ldrh	r3, [r3, #2]
 800b76a:	2b10      	cmp	r3, #16
 800b76c:	d102      	bne.n	800b774 <OBJ_Write+0x264>
                                dataType = DEFTYPE_UNSIGNED16;
 800b76e:	2306      	movs	r3, #6
 800b770:	84fb      	strh	r3, [r7, #38]	; 0x26
 800b772:	e005      	b.n	800b780 <OBJ_Write+0x270>
                            else if ( pEntry->BitLength == 32 )
 800b774:	69fb      	ldr	r3, [r7, #28]
 800b776:	885b      	ldrh	r3, [r3, #2]
 800b778:	2b20      	cmp	r3, #32
 800b77a:	d101      	bne.n	800b780 <OBJ_Write+0x270>
                                dataType = DEFTYPE_UNSIGNED32;
 800b77c:	2307      	movs	r3, #7
 800b77e:	84fb      	strh	r3, [r7, #38]	; 0x26
                        }

                        switch (dataType)
 800b780:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b782:	2b37      	cmp	r3, #55	; 0x37
 800b784:	dc78      	bgt.n	800b878 <OBJ_Write+0x368>
 800b786:	2b00      	cmp	r3, #0
 800b788:	f2c0 81da 	blt.w	800bb40 <OBJ_Write+0x630>
 800b78c:	2b37      	cmp	r3, #55	; 0x37
 800b78e:	f200 81d7 	bhi.w	800bb40 <OBJ_Write+0x630>
 800b792:	a201      	add	r2, pc, #4	; (adr r2, 800b798 <OBJ_Write+0x288>)
 800b794:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b798:	0800b889 	.word	0x0800b889
 800b79c:	0800b8cd 	.word	0x0800b8cd
 800b7a0:	0800b8cd 	.word	0x0800b8cd
 800b7a4:	0800b989 	.word	0x0800b989
 800b7a8:	0800ba49 	.word	0x0800ba49
 800b7ac:	0800b8cd 	.word	0x0800b8cd
 800b7b0:	0800b989 	.word	0x0800b989
 800b7b4:	0800ba49 	.word	0x0800ba49
 800b7b8:	0800ba49 	.word	0x0800ba49
 800b7bc:	0800bad5 	.word	0x0800bad5
 800b7c0:	0800bb0b 	.word	0x0800bb0b
 800b7c4:	0800bb0b 	.word	0x0800bb0b
 800b7c8:	0800bb41 	.word	0x0800bb41
 800b7cc:	0800bb41 	.word	0x0800bb41
 800b7d0:	0800bb41 	.word	0x0800bb41
 800b7d4:	0800bb41 	.word	0x0800bb41
 800b7d8:	0800bb41 	.word	0x0800bb41
 800b7dc:	0800ba99 	.word	0x0800ba99
 800b7e0:	0800bb41 	.word	0x0800bb41
 800b7e4:	0800bb41 	.word	0x0800bb41
 800b7e8:	0800bb41 	.word	0x0800bb41
 800b7ec:	0800ba99 	.word	0x0800ba99
 800b7f0:	0800bb41 	.word	0x0800bb41
 800b7f4:	0800bb41 	.word	0x0800bb41
 800b7f8:	0800bb41 	.word	0x0800bb41
 800b7fc:	0800bb41 	.word	0x0800bb41
 800b800:	0800bb41 	.word	0x0800bb41
 800b804:	0800ba99 	.word	0x0800ba99
 800b808:	0800bb41 	.word	0x0800bb41
 800b80c:	0800bb41 	.word	0x0800bb41
 800b810:	0800b8cd 	.word	0x0800b8cd
 800b814:	0800b989 	.word	0x0800b989
 800b818:	0800ba49 	.word	0x0800ba49
 800b81c:	0800bb41 	.word	0x0800bb41
 800b820:	0800bb41 	.word	0x0800bb41
 800b824:	0800bb41 	.word	0x0800bb41
 800b828:	0800bb41 	.word	0x0800bb41
 800b82c:	0800bb41 	.word	0x0800bb41
 800b830:	0800bb41 	.word	0x0800bb41
 800b834:	0800bb41 	.word	0x0800bb41
 800b838:	0800bb41 	.word	0x0800bb41
 800b83c:	0800bb41 	.word	0x0800bb41
 800b840:	0800bb41 	.word	0x0800bb41
 800b844:	0800bb41 	.word	0x0800bb41
 800b848:	0800bb41 	.word	0x0800bb41
 800b84c:	0800b8cd 	.word	0x0800b8cd
 800b850:	0800b989 	.word	0x0800b989
 800b854:	0800ba49 	.word	0x0800ba49
 800b858:	0800b8cd 	.word	0x0800b8cd
 800b85c:	0800b8cd 	.word	0x0800b8cd
 800b860:	0800b8cd 	.word	0x0800b8cd
 800b864:	0800b8cd 	.word	0x0800b8cd
 800b868:	0800b8cd 	.word	0x0800b8cd
 800b86c:	0800b8cd 	.word	0x0800b8cd
 800b870:	0800b8cd 	.word	0x0800b8cd
 800b874:	0800b8cd 	.word	0x0800b8cd
 800b878:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 800b87c:	2b03      	cmp	r3, #3
 800b87e:	f200 815f 	bhi.w	800bb40 <OBJ_Write+0x630>
 800b882:	e142      	b.n	800bb0a <OBJ_Write+0x5fa>
 800b884:	200006b2 	.word	0x200006b2
                        {
                        case DEFTYPE_NULL:
                            if(bCompleteAccess)
 800b888:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d01b      	beq.n	800b8c8 <OBJ_Write+0x3b8>
                            {
                                /*Handle alignment entry*/
                                if (((pEntry->BitLength & 0xF) > 0)
 800b890:	69fb      	ldr	r3, [r7, #28]
 800b892:	885b      	ldrh	r3, [r3, #2]
 800b894:	f003 030f 	and.w	r3, r3, #15
 800b898:	2b00      	cmp	r3, #0
 800b89a:	dd0b      	ble.n	800b8b4 <OBJ_Write+0x3a4>
                                    && (((bitOffset + pEntry->BitLength) & 0x0F) == 0 ))
 800b89c:	69fb      	ldr	r3, [r7, #28]
 800b89e:	885a      	ldrh	r2, [r3, #2]
 800b8a0:	8b3b      	ldrh	r3, [r7, #24]
 800b8a2:	4413      	add	r3, r2
 800b8a4:	b29b      	uxth	r3, r3
 800b8a6:	f003 030f 	and.w	r3, r3, #15
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d102      	bne.n	800b8b4 <OBJ_Write+0x3a4>
                                {
                                    /* we have reached the UINT16 border */
                                    pData++;
 800b8ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b8b0:	3302      	adds	r3, #2
 800b8b2:	64bb      	str	r3, [r7, #72]	; 0x48
                                }

                                /*increment WORD offset*/
                                pData += ((pEntry->BitLength & 0xF0) >> 4);
 800b8b4:	69fb      	ldr	r3, [r7, #28]
 800b8b6:	885b      	ldrh	r3, [r3, #2]
 800b8b8:	111b      	asrs	r3, r3, #4
 800b8ba:	f003 030f 	and.w	r3, r3, #15
 800b8be:	005b      	lsls	r3, r3, #1
 800b8c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b8c2:	4413      	add	r3, r2
 800b8c4:	64bb      	str	r3, [r7, #72]	; 0x48
                            }
                            else
                            {
                                return ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
                            }
                            break;
 800b8c6:	e13e      	b.n	800bb46 <OBJ_Write+0x636>
                                return ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
 800b8c8:	2318      	movs	r3, #24
 800b8ca:	e179      	b.n	800bbc0 <OBJ_Write+0x6b0>
/*ECATCHANGE_START(V5.11) SDO9*/
                        case    DEFTYPE_BYTE :
/*ECATCHANGE_END(V5.11) SDO9*/
                        {
                            /* depending on the bitOffset we have to copy the Hi or the Lo-Byte */
                            UINT16 TmpValue = 0x0000;
 800b8cc:	2300      	movs	r3, #0
 800b8ce:	84bb      	strh	r3, [r7, #36]	; 0x24

                            bitMask = cBitMask[pEntry->BitLength] << (bitOffset & 0x0F);
 800b8d0:	69fb      	ldr	r3, [r7, #28]
 800b8d2:	885b      	ldrh	r3, [r3, #2]
 800b8d4:	461a      	mov	r2, r3
 800b8d6:	4b9e      	ldr	r3, [pc, #632]	; (800bb50 <OBJ_Write+0x640>)
 800b8d8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800b8dc:	461a      	mov	r2, r3
 800b8de:	8b3b      	ldrh	r3, [r7, #24]
 800b8e0:	f003 030f 	and.w	r3, r3, #15
 800b8e4:	fa02 f303 	lsl.w	r3, r2, r3
 800b8e8:	827b      	strh	r3, [r7, #18]

                            /*Swap object data (if required); all masks and offsets are defined for little endian format*/
                            TmpValue = SWAPWORD(pVarPtr[0]);
 800b8ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8ec:	881b      	ldrh	r3, [r3, #0]
 800b8ee:	84bb      	strh	r3, [r7, #36]	; 0x24

                            /*Clear corresponding bits*/
                            TmpValue &= ~bitMask;
 800b8f0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b8f4:	43db      	mvns	r3, r3
 800b8f6:	b21a      	sxth	r2, r3
 800b8f8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 800b8fc:	4013      	ands	r3, r2
 800b8fe:	b21b      	sxth	r3, r3
 800b900:	84bb      	strh	r3, [r7, #36]	; 0x24

/* ECATCHANGE_START(V5.11) SDO7*/
                            if (bCompleteAccess) 
 800b902:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800b906:	2b00      	cmp	r3, #0
 800b908:	d008      	beq.n	800b91c <OBJ_Write+0x40c>
                            {
                                /*shifting is not required for Complete access because the bits are set to the correct offset by the master*/
                                TmpValue |= (SWAPWORD(pData[0]) & bitMask);
 800b90a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b90c:	881a      	ldrh	r2, [r3, #0]
 800b90e:	8a7b      	ldrh	r3, [r7, #18]
 800b910:	4013      	ands	r3, r2
 800b912:	b29a      	uxth	r2, r3
 800b914:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b916:	4313      	orrs	r3, r2
 800b918:	84bb      	strh	r3, [r7, #36]	; 0x24
 800b91a:	e024      	b.n	800b966 <OBJ_Write+0x456>
                            }
                            else
                            {
                                if((SWAPWORD(pData[0]) & ~cBitMask[pEntry->BitLength]))
 800b91c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b91e:	881b      	ldrh	r3, [r3, #0]
 800b920:	461a      	mov	r2, r3
 800b922:	69fb      	ldr	r3, [r7, #28]
 800b924:	885b      	ldrh	r3, [r3, #2]
 800b926:	4619      	mov	r1, r3
 800b928:	4b89      	ldr	r3, [pc, #548]	; (800bb50 <OBJ_Write+0x640>)
 800b92a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800b92e:	43db      	mvns	r3, r3
 800b930:	4013      	ands	r3, r2
 800b932:	2b00      	cmp	r3, #0
 800b934:	d001      	beq.n	800b93a <OBJ_Write+0x42a>
                                {
                                    /*written value exceed entry range*/
                                    return ABORTIDX_VALUE_EXCEEDED;
 800b936:	2312      	movs	r3, #18
 800b938:	e142      	b.n	800bbc0 <OBJ_Write+0x6b0>
                                }
                                else
                                {
                                    /*Shift Bits to corresponding offset within the object memory*/
                                    TmpValue |= ((SWAPWORD(pData[0]) & cBitMask[pEntry->BitLength]) << (bitOffset & 0x0F));
 800b93a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b93c:	881a      	ldrh	r2, [r3, #0]
 800b93e:	69fb      	ldr	r3, [r7, #28]
 800b940:	885b      	ldrh	r3, [r3, #2]
 800b942:	4619      	mov	r1, r3
 800b944:	4b82      	ldr	r3, [pc, #520]	; (800bb50 <OBJ_Write+0x640>)
 800b946:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800b94a:	4013      	ands	r3, r2
 800b94c:	b29b      	uxth	r3, r3
 800b94e:	461a      	mov	r2, r3
 800b950:	8b3b      	ldrh	r3, [r7, #24]
 800b952:	f003 030f 	and.w	r3, r3, #15
 800b956:	fa02 f303 	lsl.w	r3, r2, r3
 800b95a:	b21a      	sxth	r2, r3
 800b95c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 800b960:	4313      	orrs	r3, r2
 800b962:	b21b      	sxth	r3, r3
 800b964:	84bb      	strh	r3, [r7, #36]	; 0x24
                                }
                            }
/* ECATCHANGE_END(V5.11) SDO7*/

                            /*Swap written data to big endian format (if required)*/
                            pVarPtr[0] = SWAPWORD(TmpValue);
 800b966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b968:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800b96a:	801a      	strh	r2, [r3, #0]

                            if ( ((bitOffset+pEntry->BitLength) & 0x0F) == 0 )
 800b96c:	69fb      	ldr	r3, [r7, #28]
 800b96e:	885a      	ldrh	r2, [r3, #2]
 800b970:	8b3b      	ldrh	r3, [r7, #24]
 800b972:	4413      	add	r3, r2
 800b974:	b29b      	uxth	r3, r3
 800b976:	f003 030f 	and.w	r3, r3, #15
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	f040 80e2 	bne.w	800bb44 <OBJ_Write+0x634>
                                /* we have reached the UINT16 border */
                                pData++;
 800b980:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b982:	3302      	adds	r3, #2
 800b984:	64bb      	str	r3, [r7, #72]	; 0x48
                        }
                            break;
 800b986:	e0dd      	b.n	800bb44 <OBJ_Write+0x634>
                        case    DEFTYPE_BITARR16:
/*ECATCHANGE_START(V5.11) SDO9*/
                        case    DEFTYPE_WORD:
/*ECATCHANGE_END(V5.11) SDO9*/
/*ECATCHANGE_START(V5.11) SDO1*/
                            if(bitOffset & 0xF)
 800b988:	8b3b      	ldrh	r3, [r7, #24]
 800b98a:	f003 030f 	and.w	r3, r3, #15
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d001      	beq.n	800b996 <OBJ_Write+0x486>
                            {
                                /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                return ABORTIDX_UNSUPPORTED_ACCESS;
 800b992:	2305      	movs	r3, #5
 800b994:	e114      	b.n	800bbc0 <OBJ_Write+0x6b0>
/*ECATCHANGE_END(V5.11) SDO1*/

                            {
                            /* in this example the objects are defined in that way,
                            that the 16 bit type are always starting at an exact WORD offset */
                            UINT16 u16NewData = SWAPWORD(pData[0]);
 800b996:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b998:	881b      	ldrh	r3, [r3, #0]
 800b99a:	82bb      	strh	r3, [r7, #20]
                            if(bClearSubindex0Required && (pVarPtr[0] != u16NewData))
 800b99c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d006      	beq.n	800b9b2 <OBJ_Write+0x4a2>
 800b9a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9a6:	881b      	ldrh	r3, [r3, #0]
 800b9a8:	8aba      	ldrh	r2, [r7, #20]
 800b9aa:	429a      	cmp	r2, r3
 800b9ac:	d001      	beq.n	800b9b2 <OBJ_Write+0x4a2>
                            {
                                /* try to write new data when subindex0 shall be reset*/
                                return ABORTIDX_ENTRY_CANT_BE_WRITTEN_SI0_NOT_0;
 800b9ae:	231c      	movs	r3, #28
 800b9b0:	e106      	b.n	800bbc0 <OBJ_Write+0x6b0>
                            }

                            /*check value if a new PDO assign entry should be written*/
                            if(IS_PDO_ASSIGN(index))  //PDO assign
 800b9b2:	89fb      	ldrh	r3, [r7, #14]
 800b9b4:	f641 420f 	movw	r2, #7183	; 0x1c0f
 800b9b8:	4293      	cmp	r3, r2
 800b9ba:	d919      	bls.n	800b9f0 <OBJ_Write+0x4e0>
 800b9bc:	89fb      	ldrh	r3, [r7, #14]
 800b9be:	f641 422f 	movw	r2, #7215	; 0x1c2f
 800b9c2:	4293      	cmp	r3, r2
 800b9c4:	d814      	bhi.n	800b9f0 <OBJ_Write+0x4e0>
                            {
                                if (!IS_RX_PDO(u16NewData) && !IS_TX_PDO(u16NewData) && (u16NewData != 0)) //check if the new assign entry value is valid
 800b9c6:	8abb      	ldrh	r3, [r7, #20]
 800b9c8:	f5b3 5fb0 	cmp.w	r3, #5632	; 0x1600
 800b9cc:	d303      	bcc.n	800b9d6 <OBJ_Write+0x4c6>
 800b9ce:	8abb      	ldrh	r3, [r7, #20]
 800b9d0:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 800b9d4:	d30c      	bcc.n	800b9f0 <OBJ_Write+0x4e0>
 800b9d6:	8abb      	ldrh	r3, [r7, #20]
 800b9d8:	f5b3 5fd0 	cmp.w	r3, #6656	; 0x1a00
 800b9dc:	d303      	bcc.n	800b9e6 <OBJ_Write+0x4d6>
 800b9de:	8abb      	ldrh	r3, [r7, #20]
 800b9e0:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 800b9e4:	d304      	bcc.n	800b9f0 <OBJ_Write+0x4e0>
 800b9e6:	8abb      	ldrh	r3, [r7, #20]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d001      	beq.n	800b9f0 <OBJ_Write+0x4e0>
                                {
                                    return ABORTIDX_VALUE_EXCEEDED;
 800b9ec:	2312      	movs	r3, #18
 800b9ee:	e0e7      	b.n	800bbc0 <OBJ_Write+0x6b0>
                                }
                            }

                            if((index == 0x1C32 || index == 0x1C33) && (i == 1))
 800b9f0:	89fb      	ldrh	r3, [r7, #14]
 800b9f2:	f641 4232 	movw	r2, #7218	; 0x1c32
 800b9f6:	4293      	cmp	r3, r2
 800b9f8:	d004      	beq.n	800ba04 <OBJ_Write+0x4f4>
 800b9fa:	89fb      	ldrh	r3, [r7, #14]
 800b9fc:	f641 4233 	movw	r2, #7219	; 0x1c33
 800ba00:	4293      	cmp	r3, r2
 800ba02:	d11a      	bne.n	800ba3a <OBJ_Write+0x52a>
 800ba04:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ba06:	2b01      	cmp	r3, #1
 800ba08:	d117      	bne.n	800ba3a <OBJ_Write+0x52a>
                            {
                                /* The Synchronisation type (0x1C3x.1) was written by the user => the Sync type will not be calculated based on the register settings (if they don't match an error will be returned P_2_S)*/
                                if(pVarPtr[0] != u16NewData)
 800ba0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba0c:	881b      	ldrh	r3, [r3, #0]
 800ba0e:	8aba      	ldrh	r2, [r7, #20]
 800ba10:	429a      	cmp	r2, r3
 800ba12:	d00f      	beq.n	800ba34 <OBJ_Write+0x524>
                                {
                                    result = CheckSyncTypeValue(index,u16NewData);
 800ba14:	8aba      	ldrh	r2, [r7, #20]
 800ba16:	89fb      	ldrh	r3, [r7, #14]
 800ba18:	4611      	mov	r1, r2
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	f7ff f94a 	bl	800acb4 <CheckSyncTypeValue>
 800ba20:	4603      	mov	r3, r0
 800ba22:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

                                    if(result != 0)
 800ba26:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d002      	beq.n	800ba34 <OBJ_Write+0x524>
                                        return result;
 800ba2e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800ba32:	e0c5      	b.n	800bbc0 <OBJ_Write+0x6b0>
                                }

                                /* The user may force to current Sync Mode for that reason the flag has also to be set if the same value was written */
                                bSyncSetByUser = TRUE;
 800ba34:	4b47      	ldr	r3, [pc, #284]	; (800bb54 <OBJ_Write+0x644>)
 800ba36:	2201      	movs	r2, #1
 800ba38:	701a      	strb	r2, [r3, #0]
                            }

                            pVarPtr[0] = u16NewData;
 800ba3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba3c:	8aba      	ldrh	r2, [r7, #20]
 800ba3e:	801a      	strh	r2, [r3, #0]
                            pData++;
 800ba40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ba42:	3302      	adds	r3, #2
 800ba44:	64bb      	str	r3, [r7, #72]	; 0x48
                            }
                            break;
 800ba46:	e07e      	b.n	800bb46 <OBJ_Write+0x636>
                        case    DEFTYPE_BITARR32:
/*ECATCHANGE_START(V5.11) SDO9*/
                        case    DEFTYPE_DWORD:
/*ECATCHANGE_END(V5.11) SDO9*/
/*ECATCHANGE_START(V5.11) SDO1*/
                            if(bitOffset & 0xF)
 800ba48:	8b3b      	ldrh	r3, [r7, #24]
 800ba4a:	f003 030f 	and.w	r3, r3, #15
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d001      	beq.n	800ba56 <OBJ_Write+0x546>
                            {
                                /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                return ABORTIDX_UNSUPPORTED_ACCESS;
 800ba52:	2305      	movs	r3, #5
 800ba54:	e0b4      	b.n	800bbc0 <OBJ_Write+0x6b0>
/*ECATCHANGE_END(V5.11) SDO1*/
                            {

                            /* in this example the objects are defined in that way,
                               that the 32 bit type are always starting at an exact WORD offset */
                            if(bClearSubindex0Required && 
 800ba56:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d00f      	beq.n	800ba7e <OBJ_Write+0x56e>
                                ((pVarPtr[0] != pData[0])
 800ba5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba60:	881a      	ldrh	r2, [r3, #0]
 800ba62:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ba64:	881b      	ldrh	r3, [r3, #0]
                            if(bClearSubindex0Required && 
 800ba66:	429a      	cmp	r2, r3
 800ba68:	d107      	bne.n	800ba7a <OBJ_Write+0x56a>
                                || (pVarPtr[1] != pData[1])))
 800ba6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba6c:	3302      	adds	r3, #2
 800ba6e:	881a      	ldrh	r2, [r3, #0]
 800ba70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ba72:	3302      	adds	r3, #2
 800ba74:	881b      	ldrh	r3, [r3, #0]
 800ba76:	429a      	cmp	r2, r3
 800ba78:	d001      	beq.n	800ba7e <OBJ_Write+0x56e>
                            {
                                /* try to write new data when subindex0 shall be reset*/
                                return ABORTIDX_ENTRY_CANT_BE_WRITTEN_SI0_NOT_0;
 800ba7a:	231c      	movs	r3, #28
 800ba7c:	e0a0      	b.n	800bbc0 <OBJ_Write+0x6b0>
                            }

                            pVarPtr[0] = pData[0];
 800ba7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ba80:	881a      	ldrh	r2, [r3, #0]
 800ba82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba84:	801a      	strh	r2, [r3, #0]
                            pVarPtr[1] = pData[1];
 800ba86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba88:	3302      	adds	r3, #2
 800ba8a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ba8c:	8852      	ldrh	r2, [r2, #2]
 800ba8e:	801a      	strh	r2, [r3, #0]
                            pData += 2;
 800ba90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ba92:	3304      	adds	r3, #4
 800ba94:	64bb      	str	r3, [r7, #72]	; 0x48
                            }
                            break;
 800ba96:	e056      	b.n	800bb46 <OBJ_Write+0x636>
                        case    DEFTYPE_REAL64:
                        case 	DEFTYPE_INTEGER64:
                        case    DEFTYPE_UNSIGNED64:
/*ECATCHANGE_START(V5.11) SDO1*/
                            if(bitOffset & 0xF)
 800ba98:	8b3b      	ldrh	r3, [r7, #24]
 800ba9a:	f003 030f 	and.w	r3, r3, #15
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d001      	beq.n	800baa6 <OBJ_Write+0x596>
                            {
                                /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                return ABORTIDX_UNSUPPORTED_ACCESS;
 800baa2:	2305      	movs	r3, #5
 800baa4:	e08c      	b.n	800bbc0 <OBJ_Write+0x6b0>
                            }
/*ECATCHANGE_END(V5.11) SDO1*/
                            /* in this example the objects are defined in that way,
                               that the 64 bit type are always starting at an exact WORD offset */
                            pVarPtr[0] = pData[0];
 800baa6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800baa8:	881a      	ldrh	r2, [r3, #0]
 800baaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800baac:	801a      	strh	r2, [r3, #0]
                            pVarPtr[1] = pData[1];
 800baae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bab0:	3302      	adds	r3, #2
 800bab2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bab4:	8852      	ldrh	r2, [r2, #2]
 800bab6:	801a      	strh	r2, [r3, #0]
                            pVarPtr[2] = pData[2];
 800bab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800baba:	3304      	adds	r3, #4
 800babc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800babe:	8892      	ldrh	r2, [r2, #4]
 800bac0:	801a      	strh	r2, [r3, #0]
                            pVarPtr[3] = pData[3];
 800bac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bac4:	3306      	adds	r3, #6
 800bac6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bac8:	88d2      	ldrh	r2, [r2, #6]
 800baca:	801a      	strh	r2, [r3, #0]
                            pData += 4;
 800bacc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bace:	3308      	adds	r3, #8
 800bad0:	64bb      	str	r3, [r7, #72]	; 0x48
                            break;
 800bad2:	e038      	b.n	800bb46 <OBJ_Write+0x636>
                        case    DEFTYPE_VISIBLESTRING:
/*ECATCHANGE_START(V5.11) SDO1*/
                            if(bitOffset & 0xF)
 800bad4:	8b3b      	ldrh	r3, [r7, #24]
 800bad6:	f003 030f 	and.w	r3, r3, #15
 800bada:	2b00      	cmp	r3, #0
 800badc:	d001      	beq.n	800bae2 <OBJ_Write+0x5d2>
                            {
                                /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                return ABORTIDX_UNSUPPORTED_ACCESS;
 800bade:	2305      	movs	r3, #5
 800bae0:	e06e      	b.n	800bbc0 <OBJ_Write+0x6b0>
                            }
/*ECATCHANGE_END(V5.11) SDO1*/

                            OBJTOMBXSTRCPY(pVarPtr, pData, BIT2BYTE(pEntry->BitLength));
 800bae2:	69fb      	ldr	r3, [r7, #28]
 800bae4:	885b      	ldrh	r3, [r3, #2]
 800bae6:	3307      	adds	r3, #7
 800bae8:	10db      	asrs	r3, r3, #3
 800baea:	461a      	mov	r2, r3
 800baec:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800baee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800baf0:	f001 f996 	bl	800ce20 <memcpy>

/*ECATCHANGE_START(V5.11) SDO2*/
                            pData += BIT2WORD((pEntry->BitLength)& ~0xF);
 800baf4:	69fb      	ldr	r3, [r7, #28]
 800baf6:	885b      	ldrh	r3, [r3, #2]
 800baf8:	f023 030f 	bic.w	r3, r3, #15
 800bafc:	330f      	adds	r3, #15
 800bafe:	111b      	asrs	r3, r3, #4
 800bb00:	005b      	lsls	r3, r3, #1
 800bb02:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bb04:	4413      	add	r3, r2
 800bb06:	64bb      	str	r3, [r7, #72]	; 0x48
/*ECATCHANGE_END(V5.11) SDO2*/
                            break;
 800bb08:	e01d      	b.n	800bb46 <OBJ_Write+0x636>
                            case DEFTYPE_ARRAY_OF_SINT :
                            case DEFTYPE_ARRAY_OF_DINT :
                            case DEFTYPE_ARRAY_OF_UDINT:
/*ECATCHANGE_END(V5.11) SDO9*/
/*ECATCHANGE_START(V5.11) SDO1*/
                            if(bitOffset & 0xF)
 800bb0a:	8b3b      	ldrh	r3, [r7, #24]
 800bb0c:	f003 030f 	and.w	r3, r3, #15
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d001      	beq.n	800bb18 <OBJ_Write+0x608>
                            {
                                /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                return ABORTIDX_UNSUPPORTED_ACCESS;
 800bb14:	2305      	movs	r3, #5
 800bb16:	e053      	b.n	800bbc0 <OBJ_Write+0x6b0>
                            }
/*ECATCHANGE_END(V5.11) SDO1*/

                            /* in this example the objects are defined in that way,
                               that the other types are always starting at an even byte offset */
                            OBJTOMBXMEMCPY(pVarPtr, pData, BIT2BYTE(pEntry->BitLength));
 800bb18:	69fb      	ldr	r3, [r7, #28]
 800bb1a:	885b      	ldrh	r3, [r3, #2]
 800bb1c:	3307      	adds	r3, #7
 800bb1e:	10db      	asrs	r3, r3, #3
 800bb20:	461a      	mov	r2, r3
 800bb22:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800bb24:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bb26:	f001 f97b 	bl	800ce20 <memcpy>
/*ECATCHANGE_START(V5.11) SDO2*/
                            pData += BIT2WORD((pEntry->BitLength) & ~0xF);
 800bb2a:	69fb      	ldr	r3, [r7, #28]
 800bb2c:	885b      	ldrh	r3, [r3, #2]
 800bb2e:	f023 030f 	bic.w	r3, r3, #15
 800bb32:	330f      	adds	r3, #15
 800bb34:	111b      	asrs	r3, r3, #4
 800bb36:	005b      	lsls	r3, r3, #1
 800bb38:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bb3a:	4413      	add	r3, r2
 800bb3c:	64bb      	str	r3, [r7, #72]	; 0x48
/*ECATCHANGE_END(V5.11) SDO2*/

                            break;
 800bb3e:	e002      	b.n	800bb46 <OBJ_Write+0x636>
                        default:
                            /* other data types are not supported from this example */
                            return ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
 800bb40:	2318      	movs	r3, #24
 800bb42:	e03d      	b.n	800bbc0 <OBJ_Write+0x6b0>
                            break;
 800bb44:	bf00      	nop
                        }
                    }

                    /* set flag */
                    bWritten = 1;
 800bb46:	2301      	movs	r3, #1
 800bb48:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800bb4c:	e028      	b.n	800bba0 <OBJ_Write+0x690>
 800bb4e:	bf00      	nop
 800bb50:	0800db34 	.word	0x0800db34
 800bb54:	20000b01 	.word	0x20000b01

                }
            }
            else
            {
                if(i == 0)
 800bb58:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d103      	bne.n	800bb66 <OBJ_Write+0x656>
                {
                    /* For SubIndex0 16Bit are reserved even if the BitLength is 8 */
                    pData++;
 800bb5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bb60:	3302      	adds	r3, #2
 800bb62:	64bb      	str	r3, [r7, #72]	; 0x48
 800bb64:	e019      	b.n	800bb9a <OBJ_Write+0x68a>
                }
                else
                {
                    /*Handle Bit/Byte Offset*/
                    if (((pEntry->BitLength & 0xF) > 0)
 800bb66:	69fb      	ldr	r3, [r7, #28]
 800bb68:	885b      	ldrh	r3, [r3, #2]
 800bb6a:	f003 030f 	and.w	r3, r3, #15
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	dd0b      	ble.n	800bb8a <OBJ_Write+0x67a>
                        && (((bitOffset + pEntry->BitLength) & 0x0F) == 0 ))
 800bb72:	69fb      	ldr	r3, [r7, #28]
 800bb74:	885a      	ldrh	r2, [r3, #2]
 800bb76:	8b3b      	ldrh	r3, [r7, #24]
 800bb78:	4413      	add	r3, r2
 800bb7a:	b29b      	uxth	r3, r3
 800bb7c:	f003 030f 	and.w	r3, r3, #15
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d102      	bne.n	800bb8a <OBJ_Write+0x67a>
                    {
                        /* we have reached the UINT16 border */
                        pData++;
 800bb84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bb86:	3302      	adds	r3, #2
 800bb88:	64bb      	str	r3, [r7, #72]	; 0x48
                    }

                    /*increment WORD offset*/
/*ECATCHANGE_START(V5.11) SDO9*/
                    pData += ((pEntry->BitLength & 0xFFF0) >> 4);
 800bb8a:	69fb      	ldr	r3, [r7, #28]
 800bb8c:	885b      	ldrh	r3, [r3, #2]
 800bb8e:	091b      	lsrs	r3, r3, #4
 800bb90:	b29b      	uxth	r3, r3
 800bb92:	005b      	lsls	r3, r3, #1
 800bb94:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bb96:	4413      	add	r3, r2
 800bb98:	64bb      	str	r3, [r7, #72]	; 0x48
/*ECATCHANGE_END(V5.11) SDO9*/
                }
                /*If no other entry was written this result will be returned*/
                result = ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
 800bb9a:	2318      	movs	r3, #24
 800bb9c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        for (i = subindex; i <= lastSubindex; i++)
 800bba0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800bba2:	3301      	adds	r3, #1
 800bba4:	86fb      	strh	r3, [r7, #54]	; 0x36
 800bba6:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800bba8:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800bbaa:	429a      	cmp	r2, r3
 800bbac:	f67f ad76 	bls.w	800b69c <OBJ_Write+0x18c>
            }
        }

        if (bWritten == 0)
 800bbb0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d102      	bne.n	800bbbe <OBJ_Write+0x6ae>
            /* we didn't write anything, so we have to return the stored error code */
            return result;
 800bbb8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800bbbc:	e000      	b.n	800bbc0 <OBJ_Write+0x6b0>
    }

    return 0;
 800bbbe:	2300      	movs	r3, #0
}
 800bbc0:	4618      	mov	r0, r3
 800bbc2:	373c      	adds	r7, #60	; 0x3c
 800bbc4:	46bd      	mov	sp, r7
 800bbc6:	bd90      	pop	{r4, r7, pc}

0800bbc8 <SdoDownloadSegmentInd>:
            the data will be written to the object dictionary. The
            function sends a response by itself.
*////////////////////////////////////////////////////////////////////////////////////////

static UINT8 SdoDownloadSegmentInd( TDOWNLOADSDOSEGREQMBX MBXMEM * pSdoInd )
{
 800bbc8:	b5b0      	push	{r4, r5, r7, lr}
 800bbca:	b088      	sub	sp, #32
 800bbcc:	af02      	add	r7, sp, #8
 800bbce:	6078      	str	r0, [r7, #4]
    UINT8 abort = 0;
 800bbd0:	2300      	movs	r3, #0
 800bbd2:	75fb      	strb	r3, [r7, #23]
    UINT32 bytesToSave = 0;
 800bbd4:	2300      	movs	r3, #0
 800bbd6:	613b      	str	r3, [r7, #16]

    if ( (pSdoInd->SdoHeader.SegHeader & SEGHEADER_TOGGLE) == bSdoSegLastToggle )
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	891b      	ldrh	r3, [r3, #8]
 800bbdc:	f003 0310 	and.w	r3, r3, #16
 800bbe0:	4a95      	ldr	r2, [pc, #596]	; (800be38 <SdoDownloadSegmentInd+0x270>)
 800bbe2:	7812      	ldrb	r2, [r2, #0]
 800bbe4:	4293      	cmp	r3, r2
 800bbe6:	d102      	bne.n	800bbee <SdoDownloadSegmentInd+0x26>
    {
        /* toggle bit has not toggled... */
        abort = ABORTIDX_TOGGLE_BIT_NOT_CHANGED;
 800bbe8:	2301      	movs	r3, #1
 800bbea:	75fb      	strb	r3, [r7, #23]
 800bbec:	e157      	b.n	800be9e <SdoDownloadSegmentInd+0x2d6>
    }
    else
    {
        /* maxData contains the maximum data to be received with a SDO-DownloadSegment */
        UINT16 maxData =    u16ReceiveMbxSize - MBX_HEADER_SIZE - SEGMENT_NORM_HEADER_SIZE;
 800bbee:	4b93      	ldr	r3, [pc, #588]	; (800be3c <SdoDownloadSegmentInd+0x274>)
 800bbf0:	881b      	ldrh	r3, [r3, #0]
 800bbf2:	3b09      	subs	r3, #9
 800bbf4:	81bb      	strh	r3, [r7, #12]
        /* the new toggle bit is stored in bSdoSegLastToggle */
        bSdoSegLastToggle = pSdoInd->SdoHeader.SegHeader & SEGHEADER_TOGGLE;
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	891b      	ldrh	r3, [r3, #8]
 800bbfa:	b2db      	uxtb	r3, r3
 800bbfc:	f003 0310 	and.w	r3, r3, #16
 800bc00:	b2da      	uxtb	r2, r3
 800bc02:	4b8d      	ldr	r3, [pc, #564]	; (800be38 <SdoDownloadSegmentInd+0x270>)
 800bc04:	701a      	strb	r2, [r3, #0]

        /* a SDO-Download Segment is only allowed if a SDO-Download Request was received before,
           in that case a buffer for the received data was allocated in SDOS_SdoInd before */
        if ( pSdoSegData )
 800bc06:	4b8e      	ldr	r3, [pc, #568]	; (800be40 <SdoDownloadSegmentInd+0x278>)
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	f000 8145 	beq.w	800be9a <SdoDownloadSegmentInd+0x2d2>
        {
            /* bytesToSave contains the remaining data with this and maybe the following
               SDO-Download Segment services */
            bytesToSave = nSdoSegCompleteSize - nSdoSegBytesToHandle;
 800bc10:	4b8c      	ldr	r3, [pc, #560]	; (800be44 <SdoDownloadSegmentInd+0x27c>)
 800bc12:	681a      	ldr	r2, [r3, #0]
 800bc14:	4b8c      	ldr	r3, [pc, #560]	; (800be48 <SdoDownloadSegmentInd+0x280>)
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	1ad3      	subs	r3, r2, r3
 800bc1a:	613b      	str	r3, [r7, #16]

            if ( pSdoInd->SdoHeader.SegHeader & SEGHEADER_NOMOREFOLLOWS )
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	891b      	ldrh	r3, [r3, #8]
 800bc20:	f003 0301 	and.w	r3, r3, #1
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d02a      	beq.n	800bc7e <SdoDownloadSegmentInd+0xb6>
            {
                /* the last segment is received, check if the length of the remaining data is the
                   same as the length of the received data */
                if ( bytesToSave <= maxData )
 800bc28:	89bb      	ldrh	r3, [r7, #12]
 800bc2a:	693a      	ldr	r2, [r7, #16]
 800bc2c:	429a      	cmp	r2, r3
 800bc2e:	d823      	bhi.n	800bc78 <SdoDownloadSegmentInd+0xb0>
                {
/* ECATCHANGE_START(V5.11) ECAT7*/
                    UINT16 mbxSize = SWAPWORD(pSdoInd->MbxHeader.Length);
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	881b      	ldrh	r3, [r3, #0]
 800bc34:	817b      	strh	r3, [r7, #10]

                    /* for the check it is distinguished if the remaining bytes are less than 8 (in that
                       case 7 data bytes were sent and the SDO-Download Segment header contains the information
                        how much bytes are valid (CAN-compatibility)), otherwise the length has to match exactly
                        and the SDO-Download Segment-Headerbyte is ignored */
                    if (((bytesToSave <= (UINT32)(mbxSize - SEGMENT_NORM_HEADER_SIZE))
 800bc36:	897b      	ldrh	r3, [r7, #10]
 800bc38:	3b03      	subs	r3, #3
 800bc3a:	461a      	mov	r2, r3
 800bc3c:	693b      	ldr	r3, [r7, #16]
 800bc3e:	4293      	cmp	r3, r2
 800bc40:	d80a      	bhi.n	800bc58 <SdoDownloadSegmentInd+0x90>
                         &&( bytesToSave == ((UINT16) (MIN_SEGMENTED_DATA - ((pSdoInd->SdoHeader.SegHeader & SEGHEADER_SEGDATASIZE) >> SEGHEADERSHIFT_SEGDATASIZE))) )
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	891b      	ldrh	r3, [r3, #8]
 800bc46:	105b      	asrs	r3, r3, #1
 800bc48:	b29b      	uxth	r3, r3
 800bc4a:	43db      	mvns	r3, r3
 800bc4c:	b29b      	uxth	r3, r3
 800bc4e:	f003 0307 	and.w	r3, r3, #7
 800bc52:	693a      	ldr	r2, [r7, #16]
 800bc54:	429a      	cmp	r2, r3
 800bc56:	d008      	beq.n	800bc6a <SdoDownloadSegmentInd+0xa2>
                          )
                        ||( ( bytesToSave > MIN_SEGMENTED_DATA )
 800bc58:	693b      	ldr	r3, [r7, #16]
 800bc5a:	2b07      	cmp	r3, #7
 800bc5c:	d909      	bls.n	800bc72 <SdoDownloadSegmentInd+0xaa>
                        && (bytesToSave == (mbxSize - SEGMENT_NORM_HEADER_SIZE))
 800bc5e:	897b      	ldrh	r3, [r7, #10]
 800bc60:	3b03      	subs	r3, #3
 800bc62:	461a      	mov	r2, r3
 800bc64:	693b      	ldr	r3, [r7, #16]
 800bc66:	4293      	cmp	r3, r2
 800bc68:	d103      	bne.n	800bc72 <SdoDownloadSegmentInd+0xaa>
                        ) )
/* ECATCHANGE_END(V5.11) ECAT7*/
                    {
                        /* length is correct */
                        bSdoSegFollows = FALSE;
 800bc6a:	4b78      	ldr	r3, [pc, #480]	; (800be4c <SdoDownloadSegmentInd+0x284>)
 800bc6c:	2200      	movs	r2, #0
 800bc6e:	701a      	strb	r2, [r3, #0]
 800bc70:	e011      	b.n	800bc96 <SdoDownloadSegmentInd+0xce>
                    }
                    else
                        abort = ABORTIDX_PARAM_LENGTH_ERROR;
 800bc72:	230e      	movs	r3, #14
 800bc74:	75fb      	strb	r3, [r7, #23]
 800bc76:	e00e      	b.n	800bc96 <SdoDownloadSegmentInd+0xce>
                }
                else
                    abort = ABORTIDX_PARAM_LENGTH_ERROR;
 800bc78:	230e      	movs	r3, #14
 800bc7a:	75fb      	strb	r3, [r7, #23]
 800bc7c:	e00b      	b.n	800bc96 <SdoDownloadSegmentInd+0xce>
            }
            else
            {
                /* its not the last segment */
                bSdoSegFollows = TRUE;
 800bc7e:	4b73      	ldr	r3, [pc, #460]	; (800be4c <SdoDownloadSegmentInd+0x284>)
 800bc80:	2201      	movs	r2, #1
 800bc82:	701a      	strb	r2, [r3, #0]
                /* we have to check if we expect less bytes than the maximum size which can be send with a single
                   SDO Download Segment */
                if ( bytesToSave <= maxData )
 800bc84:	89bb      	ldrh	r3, [r7, #12]
 800bc86:	693a      	ldr	r2, [r7, #16]
 800bc88:	429a      	cmp	r2, r3
 800bc8a:	d802      	bhi.n	800bc92 <SdoDownloadSegmentInd+0xca>
                    abort = ABORTIDX_PARAM_LENGTH_ERROR;
 800bc8c:	230e      	movs	r3, #14
 800bc8e:	75fb      	strb	r3, [r7, #23]
 800bc90:	e001      	b.n	800bc96 <SdoDownloadSegmentInd+0xce>
                else
                    /* length is okay, bytesToSave contains the data size to be copied */
                    bytesToSave = maxData;
 800bc92:	89bb      	ldrh	r3, [r7, #12]
 800bc94:	613b      	str	r3, [r7, #16]
            }

            if ( abort == 0 )
 800bc96:	7dfb      	ldrb	r3, [r7, #23]
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	f040 8100 	bne.w	800be9e <SdoDownloadSegmentInd+0x2d6>
            {
                /* the received data is copied in the buffer */
                UINT16 i = 0;
 800bc9e:	2300      	movs	r3, #0
 800bca0:	81fb      	strh	r3, [r7, #14]

                if ((nSdoSegBytesToHandle & 0x1) == 0x01)
 800bca2:	4b69      	ldr	r3, [pc, #420]	; (800be48 <SdoDownloadSegmentInd+0x280>)
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	f003 0301 	and.w	r3, r3, #1
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d03c      	beq.n	800bd28 <SdoDownloadSegmentInd+0x160>
                {	
                    // Data0 will be copied to an odd address of pSdoSegData, Data1 to an even address (Segment 2, 4, ...)
                    // Read Data0
                    pSdoSegData[(nSdoSegBytesToHandle >> 1)] &= ~SEGHDATA_MASK;
 800bcae:	4b64      	ldr	r3, [pc, #400]	; (800be40 <SdoDownloadSegmentInd+0x278>)
 800bcb0:	681a      	ldr	r2, [r3, #0]
 800bcb2:	4b65      	ldr	r3, [pc, #404]	; (800be48 <SdoDownloadSegmentInd+0x280>)
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	085b      	lsrs	r3, r3, #1
 800bcb8:	005b      	lsls	r3, r3, #1
 800bcba:	4413      	add	r3, r2
 800bcbc:	8819      	ldrh	r1, [r3, #0]
 800bcbe:	4b60      	ldr	r3, [pc, #384]	; (800be40 <SdoDownloadSegmentInd+0x278>)
 800bcc0:	681a      	ldr	r2, [r3, #0]
 800bcc2:	4b61      	ldr	r3, [pc, #388]	; (800be48 <SdoDownloadSegmentInd+0x280>)
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	085b      	lsrs	r3, r3, #1
 800bcc8:	005b      	lsls	r3, r3, #1
 800bcca:	4413      	add	r3, r2
 800bccc:	b2ca      	uxtb	r2, r1
 800bcce:	b292      	uxth	r2, r2
 800bcd0:	801a      	strh	r2, [r3, #0]
                    pSdoSegData[(nSdoSegBytesToHandle >> 1)] |= (pSdoInd->SdoHeader.SegHeader & SEGHDATA_MASK);
 800bcd2:	4b5b      	ldr	r3, [pc, #364]	; (800be40 <SdoDownloadSegmentInd+0x278>)
 800bcd4:	681a      	ldr	r2, [r3, #0]
 800bcd6:	4b5c      	ldr	r3, [pc, #368]	; (800be48 <SdoDownloadSegmentInd+0x280>)
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	085b      	lsrs	r3, r3, #1
 800bcdc:	005b      	lsls	r3, r3, #1
 800bcde:	4413      	add	r3, r2
 800bce0:	881b      	ldrh	r3, [r3, #0]
 800bce2:	b21a      	sxth	r2, r3
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	891b      	ldrh	r3, [r3, #8]
 800bce8:	b21b      	sxth	r3, r3
 800bcea:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800bcee:	b21b      	sxth	r3, r3
 800bcf0:	4313      	orrs	r3, r2
 800bcf2:	b219      	sxth	r1, r3
 800bcf4:	4b52      	ldr	r3, [pc, #328]	; (800be40 <SdoDownloadSegmentInd+0x278>)
 800bcf6:	681a      	ldr	r2, [r3, #0]
 800bcf8:	4b53      	ldr	r3, [pc, #332]	; (800be48 <SdoDownloadSegmentInd+0x280>)
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	085b      	lsrs	r3, r3, #1
 800bcfe:	005b      	lsls	r3, r3, #1
 800bd00:	4413      	add	r3, r2
 800bd02:	b28a      	uxth	r2, r1
 800bd04:	801a      	strh	r2, [r3, #0]
                    // Copy Data1 - DataN
                    MBXMEMCPY(&pSdoSegData[(nSdoSegBytesToHandle >> 1) + 1],pSdoInd->SdoHeader.Data, bytesToSave - 1 );
 800bd06:	4b4e      	ldr	r3, [pc, #312]	; (800be40 <SdoDownloadSegmentInd+0x278>)
 800bd08:	681a      	ldr	r2, [r3, #0]
 800bd0a:	4b4f      	ldr	r3, [pc, #316]	; (800be48 <SdoDownloadSegmentInd+0x280>)
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	085b      	lsrs	r3, r3, #1
 800bd10:	3301      	adds	r3, #1
 800bd12:	005b      	lsls	r3, r3, #1
 800bd14:	18d0      	adds	r0, r2, r3
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	f103 010a 	add.w	r1, r3, #10
 800bd1c:	693b      	ldr	r3, [r7, #16]
 800bd1e:	3b01      	subs	r3, #1
 800bd20:	461a      	mov	r2, r3
 800bd22:	f001 f87d 	bl	800ce20 <memcpy>
 800bd26:	e03e      	b.n	800bda6 <SdoDownloadSegmentInd+0x1de>
                }
                else
                {	// Data0 will be copied to an even address of pSdoSegData, Data1 to an odd address (Segment 1, 3,...)
                    // Read Data0 and Data1
                    pSdoSegData[( nSdoSegBytesToHandle >> 1)] = ((pSdoInd->SdoHeader.SegHeader >> SEGDATASHIFT) &~SEGHDATA_MASK) | ((pSdoInd->SdoHeader.Data[0] << 8) & SEGHDATA_MASK);
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	891b      	ldrh	r3, [r3, #8]
 800bd2c:	0a1b      	lsrs	r3, r3, #8
 800bd2e:	b29b      	uxth	r3, r3
 800bd30:	b21a      	sxth	r2, r3
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	895b      	ldrh	r3, [r3, #10]
 800bd36:	021b      	lsls	r3, r3, #8
 800bd38:	b21b      	sxth	r3, r3
 800bd3a:	4313      	orrs	r3, r2
 800bd3c:	b219      	sxth	r1, r3
 800bd3e:	4b40      	ldr	r3, [pc, #256]	; (800be40 <SdoDownloadSegmentInd+0x278>)
 800bd40:	681a      	ldr	r2, [r3, #0]
 800bd42:	4b41      	ldr	r3, [pc, #260]	; (800be48 <SdoDownloadSegmentInd+0x280>)
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	085b      	lsrs	r3, r3, #1
 800bd48:	005b      	lsls	r3, r3, #1
 800bd4a:	4413      	add	r3, r2
 800bd4c:	b28a      	uxth	r2, r1
 800bd4e:	801a      	strh	r2, [r3, #0]
                    
                    // Copy Data2 - DataN
                    for (i = 1; i <((bytesToSave + 1)  >> 1); i++)
 800bd50:	2301      	movs	r3, #1
 800bd52:	81fb      	strh	r3, [r7, #14]
 800bd54:	e021      	b.n	800bd9a <SdoDownloadSegmentInd+0x1d2>
                    {
                        pSdoSegData[(nSdoSegBytesToHandle >> 1) + i] = ((pSdoInd->SdoHeader.Data[i - 1] >> SEGDATASHIFT) & ~SEGHDATA_MASK) | ((pSdoInd->SdoHeader.Data[i] << 8) & SEGHDATA_MASK);
 800bd56:	89fb      	ldrh	r3, [r7, #14]
 800bd58:	3b01      	subs	r3, #1
 800bd5a:	687a      	ldr	r2, [r7, #4]
 800bd5c:	3304      	adds	r3, #4
 800bd5e:	005b      	lsls	r3, r3, #1
 800bd60:	4413      	add	r3, r2
 800bd62:	885b      	ldrh	r3, [r3, #2]
 800bd64:	0a1b      	lsrs	r3, r3, #8
 800bd66:	b29b      	uxth	r3, r3
 800bd68:	b21a      	sxth	r2, r3
 800bd6a:	89fb      	ldrh	r3, [r7, #14]
 800bd6c:	6879      	ldr	r1, [r7, #4]
 800bd6e:	3304      	adds	r3, #4
 800bd70:	005b      	lsls	r3, r3, #1
 800bd72:	440b      	add	r3, r1
 800bd74:	885b      	ldrh	r3, [r3, #2]
 800bd76:	021b      	lsls	r3, r3, #8
 800bd78:	b21b      	sxth	r3, r3
 800bd7a:	4313      	orrs	r3, r2
 800bd7c:	b218      	sxth	r0, r3
 800bd7e:	4b30      	ldr	r3, [pc, #192]	; (800be40 <SdoDownloadSegmentInd+0x278>)
 800bd80:	681a      	ldr	r2, [r3, #0]
 800bd82:	4b31      	ldr	r3, [pc, #196]	; (800be48 <SdoDownloadSegmentInd+0x280>)
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	0859      	lsrs	r1, r3, #1
 800bd88:	89fb      	ldrh	r3, [r7, #14]
 800bd8a:	440b      	add	r3, r1
 800bd8c:	005b      	lsls	r3, r3, #1
 800bd8e:	4413      	add	r3, r2
 800bd90:	b282      	uxth	r2, r0
 800bd92:	801a      	strh	r2, [r3, #0]
                    for (i = 1; i <((bytesToSave + 1)  >> 1); i++)
 800bd94:	89fb      	ldrh	r3, [r7, #14]
 800bd96:	3301      	adds	r3, #1
 800bd98:	81fb      	strh	r3, [r7, #14]
 800bd9a:	89fa      	ldrh	r2, [r7, #14]
 800bd9c:	693b      	ldr	r3, [r7, #16]
 800bd9e:	3301      	adds	r3, #1
 800bda0:	085b      	lsrs	r3, r3, #1
 800bda2:	429a      	cmp	r2, r3
 800bda4:	d3d7      	bcc.n	800bd56 <SdoDownloadSegmentInd+0x18e>
                            // (If bytesToSave is odd, one byte too much is copied. But, that is not a problem.)
                    }
                }

                if ( bSdoSegFollows == FALSE    )
 800bda6:	4b29      	ldr	r3, [pc, #164]	; (800be4c <SdoDownloadSegmentInd+0x284>)
 800bda8:	781b      	ldrb	r3, [r3, #0]
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d177      	bne.n	800be9e <SdoDownloadSegmentInd+0x2d6>
                {
                    /* it was the last segment, OBJ_Write will called to make the Write-operation */
                    abort = OBJ_Write( nSdoSegIndex, nSdoSegSubindex, nSdoSegCompleteSize, pSdoSegObjEntry, (UINT16 MBXMEM *) pSdoSegData, bSdoSegAccess );
 800bdae:	4b28      	ldr	r3, [pc, #160]	; (800be50 <SdoDownloadSegmentInd+0x288>)
 800bdb0:	8818      	ldrh	r0, [r3, #0]
 800bdb2:	4b28      	ldr	r3, [pc, #160]	; (800be54 <SdoDownloadSegmentInd+0x28c>)
 800bdb4:	7819      	ldrb	r1, [r3, #0]
 800bdb6:	4b23      	ldr	r3, [pc, #140]	; (800be44 <SdoDownloadSegmentInd+0x27c>)
 800bdb8:	681c      	ldr	r4, [r3, #0]
 800bdba:	4b27      	ldr	r3, [pc, #156]	; (800be58 <SdoDownloadSegmentInd+0x290>)
 800bdbc:	681d      	ldr	r5, [r3, #0]
 800bdbe:	4b20      	ldr	r3, [pc, #128]	; (800be40 <SdoDownloadSegmentInd+0x278>)
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	4a26      	ldr	r2, [pc, #152]	; (800be5c <SdoDownloadSegmentInd+0x294>)
 800bdc4:	7812      	ldrb	r2, [r2, #0]
 800bdc6:	9201      	str	r2, [sp, #4]
 800bdc8:	9300      	str	r3, [sp, #0]
 800bdca:	462b      	mov	r3, r5
 800bdcc:	4622      	mov	r2, r4
 800bdce:	f7ff fb9f 	bl	800b510 <OBJ_Write>
 800bdd2:	4603      	mov	r3, r0
 800bdd4:	75fb      	strb	r3, [r7, #23]
                    if ( abort == ABORTIDX_WORKING )
 800bdd6:	7dfb      	ldrb	r3, [r7, #23]
 800bdd8:	2bff      	cmp	r3, #255	; 0xff
 800bdda:	d155      	bne.n	800be88 <SdoDownloadSegmentInd+0x2c0>
                    {
                        /* the application generates the SDO-Response later on by calling SDOS_SdoRes (only possible if object access function pointer is defined) */
                        u8PendingSdo = SDO_PENDING_SEG_WRITE;
 800bddc:	4b20      	ldr	r3, [pc, #128]	; (800be60 <SdoDownloadSegmentInd+0x298>)
 800bdde:	2202      	movs	r2, #2
 800bde0:	701a      	strb	r2, [r3, #0]
                        bStoreCompleteAccess = bSdoSegAccess;
 800bde2:	4b1e      	ldr	r3, [pc, #120]	; (800be5c <SdoDownloadSegmentInd+0x294>)
 800bde4:	781a      	ldrb	r2, [r3, #0]
 800bde6:	4b1f      	ldr	r3, [pc, #124]	; (800be64 <SdoDownloadSegmentInd+0x29c>)
 800bde8:	701a      	strb	r2, [r3, #0]
                        u8StoreSubindex = nSdoSegSubindex;
 800bdea:	4b1a      	ldr	r3, [pc, #104]	; (800be54 <SdoDownloadSegmentInd+0x28c>)
 800bdec:	781a      	ldrb	r2, [r3, #0]
 800bdee:	4b1e      	ldr	r3, [pc, #120]	; (800be68 <SdoDownloadSegmentInd+0x2a0>)
 800bdf0:	701a      	strb	r2, [r3, #0]
                        u16StoreIndex = nSdoSegIndex;
 800bdf2:	4b17      	ldr	r3, [pc, #92]	; (800be50 <SdoDownloadSegmentInd+0x288>)
 800bdf4:	881a      	ldrh	r2, [r3, #0]
 800bdf6:	4b1d      	ldr	r3, [pc, #116]	; (800be6c <SdoDownloadSegmentInd+0x2a4>)
 800bdf8:	801a      	strh	r2, [r3, #0]
                        u32StoreDataSize = nSdoSegCompleteSize;
 800bdfa:	4b12      	ldr	r3, [pc, #72]	; (800be44 <SdoDownloadSegmentInd+0x27c>)
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	4a1c      	ldr	r2, [pc, #112]	; (800be70 <SdoDownloadSegmentInd+0x2a8>)
 800be00:	6013      	str	r3, [r2, #0]
                        pStoreData = pSdoSegData;
 800be02:	4b0f      	ldr	r3, [pc, #60]	; (800be40 <SdoDownloadSegmentInd+0x278>)
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	4a1b      	ldr	r2, [pc, #108]	; (800be74 <SdoDownloadSegmentInd+0x2ac>)
 800be08:	6013      	str	r3, [r2, #0]

                        pSdoPendFunc = pSdoSegObjEntry->Write;
 800be0a:	4b13      	ldr	r3, [pc, #76]	; (800be58 <SdoDownloadSegmentInd+0x290>)
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	6a1b      	ldr	r3, [r3, #32]
 800be10:	4a19      	ldr	r2, [pc, #100]	; (800be78 <SdoDownloadSegmentInd+0x2b0>)
 800be12:	6013      	str	r3, [r2, #0]

                        bSdoInWork = TRUE;
 800be14:	4b19      	ldr	r3, [pc, #100]	; (800be7c <SdoDownloadSegmentInd+0x2b4>)
 800be16:	2201      	movs	r2, #1
 800be18:	701a      	strb	r2, [r3, #0]
                        pSdoResStored = (TINITSDOMBX MBXMEM *) pSdoInd;
 800be1a:	4a19      	ldr	r2, [pc, #100]	; (800be80 <SdoDownloadSegmentInd+0x2b8>)
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	6013      	str	r3, [r2, #0]

                        bSdoSegFollows = FALSE;
 800be20:	4b0a      	ldr	r3, [pc, #40]	; (800be4c <SdoDownloadSegmentInd+0x284>)
 800be22:	2200      	movs	r2, #0
 800be24:	701a      	strb	r2, [r3, #0]
                        nSdoSegService    = 0;
 800be26:	4b17      	ldr	r3, [pc, #92]	; (800be84 <SdoDownloadSegmentInd+0x2bc>)
 800be28:	2200      	movs	r2, #0
 800be2a:	701a      	strb	r2, [r3, #0]
                        nSdoSegBytesToHandle = 0;
 800be2c:	4b06      	ldr	r3, [pc, #24]	; (800be48 <SdoDownloadSegmentInd+0x280>)
 800be2e:	2200      	movs	r2, #0
 800be30:	601a      	str	r2, [r3, #0]

                        return ABORTIDX_WORKING;
 800be32:	23ff      	movs	r3, #255	; 0xff
 800be34:	e07a      	b.n	800bf2c <SdoDownloadSegmentInd+0x364>
 800be36:	bf00      	nop
 800be38:	20000bd0 	.word	0x20000bd0
 800be3c:	2000087a 	.word	0x2000087a
 800be40:	20000bb4 	.word	0x20000bb4
 800be44:	20000bd4 	.word	0x20000bd4
 800be48:	20000bcc 	.word	0x20000bcc
 800be4c:	20000bc6 	.word	0x20000bc6
 800be50:	20000bc8 	.word	0x20000bc8
 800be54:	20000bca 	.word	0x20000bca
 800be58:	20000bd8 	.word	0x20000bd8
 800be5c:	20000bc7 	.word	0x20000bc7
 800be60:	20000b90 	.word	0x20000b90
 800be64:	20000b91 	.word	0x20000b91
 800be68:	20000b92 	.word	0x20000b92
 800be6c:	20000b94 	.word	0x20000b94
 800be70:	20000b98 	.word	0x20000b98
 800be74:	20000b9c 	.word	0x20000b9c
 800be78:	20000ba0 	.word	0x20000ba0
 800be7c:	20000bc4 	.word	0x20000bc4
 800be80:	20000bc0 	.word	0x20000bc0
 800be84:	20000bc5 	.word	0x20000bc5
                    }
                    else
                    {
                        /* the allocated buffer can be released */
                        FREEMEM( (UINT16 VARMEM *) pSdoSegData );
 800be88:	4b2a      	ldr	r3, [pc, #168]	; (800bf34 <SdoDownloadSegmentInd+0x36c>)
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	4618      	mov	r0, r3
 800be8e:	f000 ffaf 	bl	800cdf0 <free>
                        pSdoSegData = NULL;
 800be92:	4b28      	ldr	r3, [pc, #160]	; (800bf34 <SdoDownloadSegmentInd+0x36c>)
 800be94:	2200      	movs	r2, #0
 800be96:	601a      	str	r2, [r3, #0]
 800be98:	e001      	b.n	800be9e <SdoDownloadSegmentInd+0x2d6>
                }
            }
        }
        else
        {
            abort = ABORTIDX_COMMAND_SPECIFIER_UNKNOWN;
 800be9a:	2303      	movs	r3, #3
 800be9c:	75fb      	strb	r3, [r7, #23]
        }
    }

    if ( abort == 0)
 800be9e:	7dfb      	ldrb	r3, [r7, #23]
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d12d      	bne.n	800bf00 <SdoDownloadSegmentInd+0x338>
    {
        /* send the SDO Download Segment response */
        pSdoInd->MbxHeader.Length = SEGMENT_NORM_RES_SIZE;
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	220a      	movs	r2, #10
 800bea8:	801a      	strh	r2, [r3, #0]
        pSdoInd->CoeHeader &= ~COEHEADER_COESERVICEMASK;
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	88db      	ldrh	r3, [r3, #6]
 800beae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800beb2:	b29a      	uxth	r2, r3
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	80da      	strh	r2, [r3, #6]
        pSdoInd->CoeHeader |= ((UINT16)COESERVICE_SDORESPONSE) << COEHEADER_COESERVICESHIFT;
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	88db      	ldrh	r3, [r3, #6]
 800bebc:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 800bec0:	b29a      	uxth	r2, r3
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	80da      	strh	r2, [r3, #6]
        /* the SDO Download Segment header depends if it was the last segment or not */
        if ( bSdoSegLastToggle )
 800bec6:	4b1c      	ldr	r3, [pc, #112]	; (800bf38 <SdoDownloadSegmentInd+0x370>)
 800bec8:	781b      	ldrb	r3, [r3, #0]
 800beca:	2b00      	cmp	r3, #0
 800becc:	d003      	beq.n	800bed6 <SdoDownloadSegmentInd+0x30e>
        {
           pSdoInd->SdoHeader.SegHeader        = SDOSERVICE_DOWNLOADSEGMENTRES|SEGHEADER_TOGGLE;
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	2230      	movs	r2, #48	; 0x30
 800bed2:	811a      	strh	r2, [r3, #8]
 800bed4:	e002      	b.n	800bedc <SdoDownloadSegmentInd+0x314>
        }
        else
           pSdoInd->SdoHeader.SegHeader        = SDOSERVICE_DOWNLOADSEGMENTRES;
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	2220      	movs	r2, #32
 800beda:	811a      	strh	r2, [r3, #8]

        if ( bSdoSegFollows == TRUE )
 800bedc:	4b17      	ldr	r3, [pc, #92]	; (800bf3c <SdoDownloadSegmentInd+0x374>)
 800bede:	781b      	ldrb	r3, [r3, #0]
 800bee0:	2b01      	cmp	r3, #1
 800bee2:	d106      	bne.n	800bef2 <SdoDownloadSegmentInd+0x32a>
        {
            /* segments are still expected, nSdoSegBytesToHandle contains the number of received data bytes */
            nSdoSegBytesToHandle += bytesToSave;
 800bee4:	4b16      	ldr	r3, [pc, #88]	; (800bf40 <SdoDownloadSegmentInd+0x378>)
 800bee6:	681a      	ldr	r2, [r3, #0]
 800bee8:	693b      	ldr	r3, [r7, #16]
 800beea:	4413      	add	r3, r2
 800beec:	4a14      	ldr	r2, [pc, #80]	; (800bf40 <SdoDownloadSegmentInd+0x378>)
 800beee:	6013      	str	r3, [r2, #0]
 800bef0:	e01b      	b.n	800bf2a <SdoDownloadSegmentInd+0x362>
        }
        else
        {
            /* the last segment was received, the variables are reset */
            nSdoSegBytesToHandle = 0;
 800bef2:	4b13      	ldr	r3, [pc, #76]	; (800bf40 <SdoDownloadSegmentInd+0x378>)
 800bef4:	2200      	movs	r2, #0
 800bef6:	601a      	str	r2, [r3, #0]
            nSdoSegService    = 0;
 800bef8:	4b12      	ldr	r3, [pc, #72]	; (800bf44 <SdoDownloadSegmentInd+0x37c>)
 800befa:	2200      	movs	r2, #0
 800befc:	701a      	strb	r2, [r3, #0]
 800befe:	e014      	b.n	800bf2a <SdoDownloadSegmentInd+0x362>
        }
    }
    else 
    {
        /* the Abort-Response will be sent in SDOS_SdoInd*/
        bSdoSegFollows = FALSE;
 800bf00:	4b0e      	ldr	r3, [pc, #56]	; (800bf3c <SdoDownloadSegmentInd+0x374>)
 800bf02:	2200      	movs	r2, #0
 800bf04:	701a      	strb	r2, [r3, #0]
        nSdoSegService    = 0;
 800bf06:	4b0f      	ldr	r3, [pc, #60]	; (800bf44 <SdoDownloadSegmentInd+0x37c>)
 800bf08:	2200      	movs	r2, #0
 800bf0a:	701a      	strb	r2, [r3, #0]
        if (pSdoSegData)
 800bf0c:	4b09      	ldr	r3, [pc, #36]	; (800bf34 <SdoDownloadSegmentInd+0x36c>)
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d007      	beq.n	800bf24 <SdoDownloadSegmentInd+0x35c>
        {
            /* the memory has to be released if it is not released before.
            In case of AbortIdx_Working the buffer will be freed in SDOS_SdoRes*/
            FREEMEM( (UINT16 VARMEM *) pSdoSegData );
 800bf14:	4b07      	ldr	r3, [pc, #28]	; (800bf34 <SdoDownloadSegmentInd+0x36c>)
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	4618      	mov	r0, r3
 800bf1a:	f000 ff69 	bl	800cdf0 <free>
            pSdoSegData = NULL;
 800bf1e:	4b05      	ldr	r3, [pc, #20]	; (800bf34 <SdoDownloadSegmentInd+0x36c>)
 800bf20:	2200      	movs	r2, #0
 800bf22:	601a      	str	r2, [r3, #0]
        }

        nSdoSegBytesToHandle = 0;
 800bf24:	4b06      	ldr	r3, [pc, #24]	; (800bf40 <SdoDownloadSegmentInd+0x378>)
 800bf26:	2200      	movs	r2, #0
 800bf28:	601a      	str	r2, [r3, #0]
    }

    return abort;
 800bf2a:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf2c:	4618      	mov	r0, r3
 800bf2e:	3718      	adds	r7, #24
 800bf30:	46bd      	mov	sp, r7
 800bf32:	bdb0      	pop	{r4, r5, r7, pc}
 800bf34:	20000bb4 	.word	0x20000bb4
 800bf38:	20000bd0 	.word	0x20000bd0
 800bf3c:	20000bc6 	.word	0x20000bc6
 800bf40:	20000bcc 	.word	0x20000bcc
 800bf44:	20000bc5 	.word	0x20000bc5

0800bf48 <SdoUploadSegmentInd>:
            is received from the master. It prepares and operates the
            response and sends it by itself.
*////////////////////////////////////////////////////////////////////////////////////////

static UINT8 SdoUploadSegmentInd( TUPLOADSDOSEGREQMBX MBXMEM * pSdoInd )
{
 800bf48:	b580      	push	{r7, lr}
 800bf4a:	b088      	sub	sp, #32
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	6078      	str	r0, [r7, #4]
    UINT8 abort = 0;
 800bf50:	2300      	movs	r3, #0
 800bf52:	77fb      	strb	r3, [r7, #31]
    TUPLOADSDOSEGRESMBX MBXMEM * pSdoSegRes = (TUPLOADSDOSEGRESMBX MBXMEM *)pSdoInd;
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	613b      	str	r3, [r7, #16]

   if ( (pSdoInd->SegHeader & SEGHEADER_TOGGLE) == bSdoSegLastToggle )
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	7a1b      	ldrb	r3, [r3, #8]
 800bf5c:	f003 0310 	and.w	r3, r3, #16
 800bf60:	4a84      	ldr	r2, [pc, #528]	; (800c174 <SdoUploadSegmentInd+0x22c>)
 800bf62:	7812      	ldrb	r2, [r2, #0]
 800bf64:	4293      	cmp	r3, r2
 800bf66:	d102      	bne.n	800bf6e <SdoUploadSegmentInd+0x26>
    {
        /* toggle bit has not toggled... */
        abort = ABORTIDX_TOGGLE_BIT_NOT_CHANGED;
 800bf68:	2301      	movs	r3, #1
 800bf6a:	77fb      	strb	r3, [r7, #31]
 800bf6c:	e0fc      	b.n	800c168 <SdoUploadSegmentInd+0x220>
    }
    else
    {
        /* maxData contains the maximum data to be sent with a SDO-Upload Segment response */
         
        UINT32 size = 0;
 800bf6e:	2300      	movs	r3, #0
 800bf70:	61bb      	str	r3, [r7, #24]
        UINT16 maxData;
        {
            maxData =    u16SendMbxSize - MBX_HEADER_SIZE - SEGMENT_NORM_HEADER_SIZE;
 800bf72:	4b81      	ldr	r3, [pc, #516]	; (800c178 <SdoUploadSegmentInd+0x230>)
 800bf74:	881b      	ldrh	r3, [r3, #0]
 800bf76:	3b09      	subs	r3, #9
 800bf78:	81fb      	strh	r3, [r7, #14]
        }

        /* the new toggle bit is stored in bSdoSegLastToggle */
        bSdoSegLastToggle = pSdoInd->SegHeader & SEGHEADER_TOGGLE;
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	7a1b      	ldrb	r3, [r3, #8]
 800bf7e:	f003 0310 	and.w	r3, r3, #16
 800bf82:	b2da      	uxtb	r2, r3
 800bf84:	4b7b      	ldr	r3, [pc, #492]	; (800c174 <SdoUploadSegmentInd+0x22c>)
 800bf86:	701a      	strb	r2, [r3, #0]

        if ( nSdoSegCompleteSize < (nSdoSegBytesToHandle + maxData) )
 800bf88:	89fa      	ldrh	r2, [r7, #14]
 800bf8a:	4b7c      	ldr	r3, [pc, #496]	; (800c17c <SdoUploadSegmentInd+0x234>)
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	441a      	add	r2, r3
 800bf90:	4b7b      	ldr	r3, [pc, #492]	; (800c180 <SdoUploadSegmentInd+0x238>)
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	429a      	cmp	r2, r3
 800bf96:	d909      	bls.n	800bfac <SdoUploadSegmentInd+0x64>
        {
            /* the remaining data can be send with one SDO Upload Segment response,
               size contains the data to be copied */
            size = nSdoSegCompleteSize - nSdoSegBytesToHandle;
 800bf98:	4b79      	ldr	r3, [pc, #484]	; (800c180 <SdoUploadSegmentInd+0x238>)
 800bf9a:	681a      	ldr	r2, [r3, #0]
 800bf9c:	4b77      	ldr	r3, [pc, #476]	; (800c17c <SdoUploadSegmentInd+0x234>)
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	1ad3      	subs	r3, r2, r3
 800bfa2:	61bb      	str	r3, [r7, #24]
            bSdoSegFollows = FALSE;
 800bfa4:	4b77      	ldr	r3, [pc, #476]	; (800c184 <SdoUploadSegmentInd+0x23c>)
 800bfa6:	2200      	movs	r2, #0
 800bfa8:	701a      	strb	r2, [r3, #0]
 800bfaa:	e004      	b.n	800bfb6 <SdoUploadSegmentInd+0x6e>
        }
        else
        {
            /* more data will follow, size contains the data to be copied */
            size = maxData;
 800bfac:	89fb      	ldrh	r3, [r7, #14]
 800bfae:	61bb      	str	r3, [r7, #24]
            bSdoSegFollows = TRUE;
 800bfb0:	4b74      	ldr	r3, [pc, #464]	; (800c184 <SdoUploadSegmentInd+0x23c>)
 800bfb2:	2201      	movs	r2, #1
 800bfb4:	701a      	strb	r2, [r3, #0]
        }

        /* copy the object data in the SDO Upload segment response */
        // Clear Data0
        pSdoSegRes->SdoHeader.SegHeader &= ~SEGHDATA_MASK;
 800bfb6:	693b      	ldr	r3, [r7, #16]
 800bfb8:	891b      	ldrh	r3, [r3, #8]
 800bfba:	b2db      	uxtb	r3, r3
 800bfbc:	b29a      	uxth	r2, r3
 800bfbe:	693b      	ldr	r3, [r7, #16]
 800bfc0:	811a      	strh	r2, [r3, #8]
        if ((nSdoSegBytesToHandle & 0x1) == 0x01)
 800bfc2:	4b6e      	ldr	r3, [pc, #440]	; (800c17c <SdoUploadSegmentInd+0x234>)
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	f003 0301 	and.w	r3, r3, #1
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d024      	beq.n	800c018 <SdoUploadSegmentInd+0xd0>
        {	// Data starts at odd byte number (Segment 2, 4,...): Data0 is at high byte, Data1 lies at an even address
            // Write Data0
            pSdoSegRes->SdoHeader.SegHeader |= (pSdoSegData[(nSdoSegBytesToHandle >> 1)] & SEGHDATA_MASK);
 800bfce:	693b      	ldr	r3, [r7, #16]
 800bfd0:	891b      	ldrh	r3, [r3, #8]
 800bfd2:	b21a      	sxth	r2, r3
 800bfd4:	4b6c      	ldr	r3, [pc, #432]	; (800c188 <SdoUploadSegmentInd+0x240>)
 800bfd6:	6819      	ldr	r1, [r3, #0]
 800bfd8:	4b68      	ldr	r3, [pc, #416]	; (800c17c <SdoUploadSegmentInd+0x234>)
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	085b      	lsrs	r3, r3, #1
 800bfde:	005b      	lsls	r3, r3, #1
 800bfe0:	440b      	add	r3, r1
 800bfe2:	881b      	ldrh	r3, [r3, #0]
 800bfe4:	b21b      	sxth	r3, r3
 800bfe6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800bfea:	b21b      	sxth	r3, r3
 800bfec:	4313      	orrs	r3, r2
 800bfee:	b21b      	sxth	r3, r3
 800bff0:	b29a      	uxth	r2, r3
 800bff2:	693b      	ldr	r3, [r7, #16]
 800bff4:	811a      	strh	r2, [r3, #8]
            // Copy Data1 - DataN
            MBXMEMCPY( pSdoSegRes->SdoHeader.Data, &pSdoSegData[(nSdoSegBytesToHandle >> 1) + 1], size - 1);
 800bff6:	693b      	ldr	r3, [r7, #16]
 800bff8:	f103 000a 	add.w	r0, r3, #10
 800bffc:	4b62      	ldr	r3, [pc, #392]	; (800c188 <SdoUploadSegmentInd+0x240>)
 800bffe:	681a      	ldr	r2, [r3, #0]
 800c000:	4b5e      	ldr	r3, [pc, #376]	; (800c17c <SdoUploadSegmentInd+0x234>)
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	085b      	lsrs	r3, r3, #1
 800c006:	3301      	adds	r3, #1
 800c008:	005b      	lsls	r3, r3, #1
 800c00a:	18d1      	adds	r1, r2, r3
 800c00c:	69bb      	ldr	r3, [r7, #24]
 800c00e:	3b01      	subs	r3, #1
 800c010:	461a      	mov	r2, r3
 800c012:	f000 ff05 	bl	800ce20 <memcpy>
 800c016:	e045      	b.n	800c0a4 <SdoUploadSegmentInd+0x15c>
        }
        else
        {	
            UINT16 i = 0;
 800c018:	2300      	movs	r3, #0
 800c01a:	82fb      	strh	r3, [r7, #22]
            UINT32 nIndexOffset = nSdoSegBytesToHandle >> 1;
 800c01c:	4b57      	ldr	r3, [pc, #348]	; (800c17c <SdoUploadSegmentInd+0x234>)
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	085b      	lsrs	r3, r3, #1
 800c022:	60bb      	str	r3, [r7, #8]
            // Data starts at even byte number (Segment 1,3, ...): Data0 is at low byte, Data1 lies at an odd address
            // Write Data0
            pSdoSegRes->SdoHeader.SegHeader |= ((pSdoSegData[(nSdoSegBytesToHandle >> 1)] << SEGDATASHIFT) & SEGHDATA_MASK);
 800c024:	693b      	ldr	r3, [r7, #16]
 800c026:	891b      	ldrh	r3, [r3, #8]
 800c028:	b21a      	sxth	r2, r3
 800c02a:	4b57      	ldr	r3, [pc, #348]	; (800c188 <SdoUploadSegmentInd+0x240>)
 800c02c:	6819      	ldr	r1, [r3, #0]
 800c02e:	4b53      	ldr	r3, [pc, #332]	; (800c17c <SdoUploadSegmentInd+0x234>)
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	085b      	lsrs	r3, r3, #1
 800c034:	005b      	lsls	r3, r3, #1
 800c036:	440b      	add	r3, r1
 800c038:	881b      	ldrh	r3, [r3, #0]
 800c03a:	021b      	lsls	r3, r3, #8
 800c03c:	b21b      	sxth	r3, r3
 800c03e:	4313      	orrs	r3, r2
 800c040:	b21b      	sxth	r3, r3
 800c042:	b29a      	uxth	r2, r3
 800c044:	693b      	ldr	r3, [r7, #16]
 800c046:	811a      	strh	r2, [r3, #8]
            // Copy Data1 - DataN
            
            for (i = 0; i < (size >> 1);i++)
 800c048:	2300      	movs	r3, #0
 800c04a:	82fb      	strh	r3, [r7, #22]
 800c04c:	e025      	b.n	800c09a <SdoUploadSegmentInd+0x152>
            {
                pSdoSegRes->SdoHeader.Data[i] = ((pSdoSegData[i + nIndexOffset] & SEGHDATA_MASK) >> 8) | ((pSdoSegData[i + nIndexOffset + 1] & ~SEGHDATA_MASK) << 8);
 800c04e:	4b4e      	ldr	r3, [pc, #312]	; (800c188 <SdoUploadSegmentInd+0x240>)
 800c050:	681a      	ldr	r2, [r3, #0]
 800c052:	8af9      	ldrh	r1, [r7, #22]
 800c054:	68bb      	ldr	r3, [r7, #8]
 800c056:	440b      	add	r3, r1
 800c058:	005b      	lsls	r3, r3, #1
 800c05a:	4413      	add	r3, r2
 800c05c:	881b      	ldrh	r3, [r3, #0]
 800c05e:	0a1b      	lsrs	r3, r3, #8
 800c060:	b29b      	uxth	r3, r3
 800c062:	b21a      	sxth	r2, r3
 800c064:	4b48      	ldr	r3, [pc, #288]	; (800c188 <SdoUploadSegmentInd+0x240>)
 800c066:	6819      	ldr	r1, [r3, #0]
 800c068:	8af8      	ldrh	r0, [r7, #22]
 800c06a:	68bb      	ldr	r3, [r7, #8]
 800c06c:	4403      	add	r3, r0
 800c06e:	3301      	adds	r3, #1
 800c070:	005b      	lsls	r3, r3, #1
 800c072:	440b      	add	r3, r1
 800c074:	881b      	ldrh	r3, [r3, #0]
 800c076:	021b      	lsls	r3, r3, #8
 800c078:	b21b      	sxth	r3, r3
 800c07a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800c07e:	b21b      	sxth	r3, r3
 800c080:	4313      	orrs	r3, r2
 800c082:	b21a      	sxth	r2, r3
 800c084:	8afb      	ldrh	r3, [r7, #22]
 800c086:	b291      	uxth	r1, r2
 800c088:	693a      	ldr	r2, [r7, #16]
 800c08a:	3304      	adds	r3, #4
 800c08c:	005b      	lsls	r3, r3, #1
 800c08e:	4413      	add	r3, r2
 800c090:	460a      	mov	r2, r1
 800c092:	805a      	strh	r2, [r3, #2]
            for (i = 0; i < (size >> 1);i++)
 800c094:	8afb      	ldrh	r3, [r7, #22]
 800c096:	3301      	adds	r3, #1
 800c098:	82fb      	strh	r3, [r7, #22]
 800c09a:	8afa      	ldrh	r2, [r7, #22]
 800c09c:	69bb      	ldr	r3, [r7, #24]
 800c09e:	085b      	lsrs	r3, r3, #1
 800c0a0:	429a      	cmp	r2, r3
 800c0a2:	d3d4      	bcc.n	800c04e <SdoUploadSegmentInd+0x106>
                    // (If size is even, one byte too much is copied. But, that is not a problem.)
            }
        }
        
        /* the SDO Upload Segment header depends if there is still data to be sent */
        pSdoSegRes->CoeHeader &= ~COEHEADER_COESERVICEMASK;
 800c0a4:	693b      	ldr	r3, [r7, #16]
 800c0a6:	88db      	ldrh	r3, [r3, #6]
 800c0a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c0ac:	b29a      	uxth	r2, r3
 800c0ae:	693b      	ldr	r3, [r7, #16]
 800c0b0:	80da      	strh	r2, [r3, #6]
        pSdoSegRes->CoeHeader |= ((UINT16)COESERVICE_SDORESPONSE) << COEHEADER_COESERVICESHIFT;
 800c0b2:	693b      	ldr	r3, [r7, #16]
 800c0b4:	88db      	ldrh	r3, [r3, #6]
 800c0b6:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 800c0ba:	b29a      	uxth	r2, r3
 800c0bc:	693b      	ldr	r3, [r7, #16]
 800c0be:	80da      	strh	r2, [r3, #6]

        /*Clear SDO header*/
        pSdoSegRes->SdoHeader.SegHeader &= ~SEGHEADER_MASK;
 800c0c0:	693b      	ldr	r3, [r7, #16]
 800c0c2:	891b      	ldrh	r3, [r3, #8]
 800c0c4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800c0c8:	b29a      	uxth	r2, r3
 800c0ca:	693b      	ldr	r3, [r7, #16]
 800c0cc:	811a      	strh	r2, [r3, #8]
        if (bSdoSegFollows)
 800c0ce:	4b2d      	ldr	r3, [pc, #180]	; (800c184 <SdoUploadSegmentInd+0x23c>)
 800c0d0:	781b      	ldrb	r3, [r3, #0]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d009      	beq.n	800c0ea <SdoUploadSegmentInd+0x1a2>
            pSdoSegRes->SdoHeader.SegHeader        |= SDOSERVICE_UPLOADSEGMENTRES | bSdoSegLastToggle;
 800c0d6:	693b      	ldr	r3, [r7, #16]
 800c0d8:	891a      	ldrh	r2, [r3, #8]
 800c0da:	4b26      	ldr	r3, [pc, #152]	; (800c174 <SdoUploadSegmentInd+0x22c>)
 800c0dc:	781b      	ldrb	r3, [r3, #0]
 800c0de:	b29b      	uxth	r3, r3
 800c0e0:	4313      	orrs	r3, r2
 800c0e2:	b29a      	uxth	r2, r3
 800c0e4:	693b      	ldr	r3, [r7, #16]
 800c0e6:	811a      	strh	r2, [r3, #8]
 800c0e8:	e00b      	b.n	800c102 <SdoUploadSegmentInd+0x1ba>
        else
            pSdoSegRes->SdoHeader.SegHeader        |= SDOSERVICE_UPLOADSEGMENTRES | bSdoSegLastToggle | SEGHEADER_NOMOREFOLLOWS;
 800c0ea:	693b      	ldr	r3, [r7, #16]
 800c0ec:	891a      	ldrh	r2, [r3, #8]
 800c0ee:	4b21      	ldr	r3, [pc, #132]	; (800c174 <SdoUploadSegmentInd+0x22c>)
 800c0f0:	781b      	ldrb	r3, [r3, #0]
 800c0f2:	f043 0301 	orr.w	r3, r3, #1
 800c0f6:	b2db      	uxtb	r3, r3
 800c0f8:	b29b      	uxth	r3, r3
 800c0fa:	4313      	orrs	r3, r2
 800c0fc:	b29a      	uxth	r2, r3
 800c0fe:	693b      	ldr	r3, [r7, #16]
 800c100:	811a      	strh	r2, [r3, #8]

        // operate CAN specific flag segDataSize:
        /* HBu 06.02.06: the sizes were wrong */
        if ( size < MIN_SEGMENTED_DATA )
 800c102:	69bb      	ldr	r3, [r7, #24]
 800c104:	2b06      	cmp	r3, #6
 800c106:	d810      	bhi.n	800c12a <SdoUploadSegmentInd+0x1e2>
        {
            // at least    MIN_SEGMENTED_DATA bytes have to be send:
            pSdoSegRes->MbxHeader.Length = SEGMENT_NORM_RES_SIZE;
 800c108:	693b      	ldr	r3, [r7, #16]
 800c10a:	220a      	movs	r2, #10
 800c10c:	801a      	strh	r2, [r3, #0]
            pSdoSegRes->SdoHeader.SegHeader    |= (MIN_SEGMENTED_DATA - size) << SEGHEADERSHIFT_SEGDATASIZE;
 800c10e:	693b      	ldr	r3, [r7, #16]
 800c110:	891a      	ldrh	r2, [r3, #8]
 800c112:	69bb      	ldr	r3, [r7, #24]
 800c114:	b29b      	uxth	r3, r3
 800c116:	f1c3 0307 	rsb	r3, r3, #7
 800c11a:	b29b      	uxth	r3, r3
 800c11c:	005b      	lsls	r3, r3, #1
 800c11e:	b29b      	uxth	r3, r3
 800c120:	4313      	orrs	r3, r2
 800c122:	b29a      	uxth	r2, r3
 800c124:	693b      	ldr	r3, [r7, #16]
 800c126:	811a      	strh	r2, [r3, #8]
 800c128:	e005      	b.n	800c136 <SdoUploadSegmentInd+0x1ee>
        }
        else
        {
            pSdoSegRes->MbxHeader.Length         = ((UINT16) size) + SEGMENT_NORM_HEADER_SIZE;
 800c12a:	69bb      	ldr	r3, [r7, #24]
 800c12c:	b29b      	uxth	r3, r3
 800c12e:	3303      	adds	r3, #3
 800c130:	b29a      	uxth	r2, r3
 800c132:	693b      	ldr	r3, [r7, #16]
 800c134:	801a      	strh	r2, [r3, #0]
        }

        if ( bSdoSegFollows == TRUE )
 800c136:	4b13      	ldr	r3, [pc, #76]	; (800c184 <SdoUploadSegmentInd+0x23c>)
 800c138:	781b      	ldrb	r3, [r3, #0]
 800c13a:	2b01      	cmp	r3, #1
 800c13c:	d106      	bne.n	800c14c <SdoUploadSegmentInd+0x204>
            // updating the value of send bytes:
            nSdoSegBytesToHandle += size;
 800c13e:	4b0f      	ldr	r3, [pc, #60]	; (800c17c <SdoUploadSegmentInd+0x234>)
 800c140:	681a      	ldr	r2, [r3, #0]
 800c142:	69bb      	ldr	r3, [r7, #24]
 800c144:	4413      	add	r3, r2
 800c146:	4a0d      	ldr	r2, [pc, #52]	; (800c17c <SdoUploadSegmentInd+0x234>)
 800c148:	6013      	str	r3, [r2, #0]
 800c14a:	e00d      	b.n	800c168 <SdoUploadSegmentInd+0x220>
        else
        {
            FREEMEM( (UINT16 VARMEM *) pSdoSegData );
 800c14c:	4b0e      	ldr	r3, [pc, #56]	; (800c188 <SdoUploadSegmentInd+0x240>)
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	4618      	mov	r0, r3
 800c152:	f000 fe4d 	bl	800cdf0 <free>
            pSdoSegData = NULL;
 800c156:	4b0c      	ldr	r3, [pc, #48]	; (800c188 <SdoUploadSegmentInd+0x240>)
 800c158:	2200      	movs	r2, #0
 800c15a:	601a      	str	r2, [r3, #0]
            nSdoSegBytesToHandle = 0;
 800c15c:	4b07      	ldr	r3, [pc, #28]	; (800c17c <SdoUploadSegmentInd+0x234>)
 800c15e:	2200      	movs	r2, #0
 800c160:	601a      	str	r2, [r3, #0]
            nSdoSegService    = 0;
 800c162:	4b0a      	ldr	r3, [pc, #40]	; (800c18c <SdoUploadSegmentInd+0x244>)
 800c164:	2200      	movs	r2, #0
 800c166:	701a      	strb	r2, [r3, #0]
        }
    }

    return abort;
 800c168:	7ffb      	ldrb	r3, [r7, #31]
}
 800c16a:	4618      	mov	r0, r3
 800c16c:	3720      	adds	r7, #32
 800c16e:	46bd      	mov	sp, r7
 800c170:	bd80      	pop	{r7, pc}
 800c172:	bf00      	nop
 800c174:	20000bd0 	.word	0x20000bd0
 800c178:	20000878 	.word	0x20000878
 800c17c:	20000bcc 	.word	0x20000bcc
 800c180:	20000bd4 	.word	0x20000bd4
 800c184:	20000bc6 	.word	0x20000bc6
 800c188:	20000bb4 	.word	0x20000bb4
 800c18c:	20000bc5 	.word	0x20000bc5

0800c190 <SdoRes>:

 \brief    This function is called when a SDO response shall be sent
*////////////////////////////////////////////////////////////////////////////////////////

void SdoRes(UINT8 abort, UINT8 command, UINT8 completeAccess, UINT16 dataSize, UINT32 objLength, TINITSDOMBX MBXMEM *pSdoRes)
{
 800c190:	b590      	push	{r4, r7, lr}
 800c192:	b083      	sub	sp, #12
 800c194:	af00      	add	r7, sp, #0
 800c196:	4604      	mov	r4, r0
 800c198:	4608      	mov	r0, r1
 800c19a:	4611      	mov	r1, r2
 800c19c:	461a      	mov	r2, r3
 800c19e:	4623      	mov	r3, r4
 800c1a0:	71fb      	strb	r3, [r7, #7]
 800c1a2:	4603      	mov	r3, r0
 800c1a4:	71bb      	strb	r3, [r7, #6]
 800c1a6:	460b      	mov	r3, r1
 800c1a8:	717b      	strb	r3, [r7, #5]
 800c1aa:	4613      	mov	r3, r2
 800c1ac:	807b      	strh	r3, [r7, #2]
    /* for an upload segment response the toggle bit was overwritten */
    if ((command != SDOSERVICE_UPLOADSEGMENTREQ) && (command != SDOSERVICE_DOWNLOADSEGMENTREQ))
 800c1ae:	79bb      	ldrb	r3, [r7, #6]
 800c1b0:	2b60      	cmp	r3, #96	; 0x60
 800c1b2:	d009      	beq.n	800c1c8 <SdoRes+0x38>
 800c1b4:	79bb      	ldrb	r3, [r7, #6]
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d006      	beq.n	800c1c8 <SdoRes+0x38>
    {
        pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] &= 0xFF00;
 800c1ba:	69fb      	ldr	r3, [r7, #28]
 800c1bc:	891b      	ldrh	r3, [r3, #8]
 800c1be:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800c1c2:	b29a      	uxth	r2, r3
 800c1c4:	69fb      	ldr	r3, [r7, #28]
 800c1c6:	811a      	strh	r2, [r3, #8]
    }
    if ( abort == 0 )
 800c1c8:	79fb      	ldrb	r3, [r7, #7]
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d172      	bne.n	800c2b4 <SdoRes+0x124>
    {
        /* SDO-Download or SDO-Upload was successful, generate the SDO- and CoE-Header */
        pSdoRes->CoeHeader &= ~COEHEADER_COESERVICEMASK;
 800c1ce:	69fb      	ldr	r3, [r7, #28]
 800c1d0:	88db      	ldrh	r3, [r3, #6]
 800c1d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c1d6:	b29a      	uxth	r2, r3
 800c1d8:	69fb      	ldr	r3, [r7, #28]
 800c1da:	80da      	strh	r2, [r3, #6]
        pSdoRes->CoeHeader |= ((UINT16)COESERVICE_SDORESPONSE) << COEHEADER_COESERVICESHIFT;
 800c1dc:	69fb      	ldr	r3, [r7, #28]
 800c1de:	88db      	ldrh	r3, [r3, #6]
 800c1e0:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 800c1e4:	b29a      	uxth	r2, r3
 800c1e6:	69fb      	ldr	r3, [r7, #28]
 800c1e8:	80da      	strh	r2, [r3, #6]
        if ( command == SDOSERVICE_INITIATEUPLOADREQ )
 800c1ea:	79bb      	ldrb	r3, [r7, #6]
 800c1ec:	2b40      	cmp	r3, #64	; 0x40
 800c1ee:	d145      	bne.n	800c27c <SdoRes+0xec>
        {
            // HBu 06.02.06: Complete Access Bit in the SDO-Upload-Response too */
            if ( (objLength <= 4) && (objLength > 0) )
 800c1f0:	69bb      	ldr	r3, [r7, #24]
 800c1f2:	2b04      	cmp	r3, #4
 800c1f4:	d81d      	bhi.n	800c232 <SdoRes+0xa2>
 800c1f6:	69bb      	ldr	r3, [r7, #24]
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d01a      	beq.n	800c232 <SdoRes+0xa2>
            {
                /* Expedited Upload Response */
                pSdoRes->MbxHeader.Length             =         EXPEDITED_FRAME_SIZE;
 800c1fc:	69fb      	ldr	r3, [r7, #28]
 800c1fe:	220a      	movs	r2, #10
 800c200:	801a      	strh	r2, [r3, #0]
                pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]    |=     SDOHEADER_SIZEINDICATOR     |
 800c202:	69fb      	ldr	r3, [r7, #28]
 800c204:	891a      	ldrh	r2, [r3, #8]
                                                                                        SDOHEADER_TRANSFERTYPE        |
                                                                                        completeAccess |
 800c206:	797b      	ldrb	r3, [r7, #5]
 800c208:	f043 0303 	orr.w	r3, r3, #3
 800c20c:	b2db      	uxtb	r3, r3
 800c20e:	b219      	sxth	r1, r3
                                                                                        ((MAX_EXPEDITED_DATA - ((UINT8)objLength)) << SDOHEADERSHIFT_DATASETSIZE) |
 800c210:	69bb      	ldr	r3, [r7, #24]
 800c212:	b2db      	uxtb	r3, r3
 800c214:	f1c3 0304 	rsb	r3, r3, #4
 800c218:	009b      	lsls	r3, r3, #2
                                                                                        completeAccess |
 800c21a:	b21b      	sxth	r3, r3
 800c21c:	430b      	orrs	r3, r1
 800c21e:	b21b      	sxth	r3, r3
                pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]    |=     SDOHEADER_SIZEINDICATOR     |
 800c220:	b29b      	uxth	r3, r3
 800c222:	4313      	orrs	r3, r2
 800c224:	b29b      	uxth	r3, r3
 800c226:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c22a:	b29a      	uxth	r2, r3
 800c22c:	69fb      	ldr	r3, [r7, #28]
 800c22e:	811a      	strh	r2, [r3, #8]
 800c230:	e05a      	b.n	800c2e8 <SdoRes+0x158>
                                                                                        SDOSERVICE_INITIATEUPLOADRES;
            }
            else
            {
                /* Normal or Segmented Upload Response */
                if (dataSize <  objLength)
 800c232:	887b      	ldrh	r3, [r7, #2]
 800c234:	69ba      	ldr	r2, [r7, #24]
 800c236:	429a      	cmp	r2, r3
 800c238:	d905      	bls.n	800c246 <SdoRes+0xb6>
                {
                    pSdoRes->MbxHeader.Length         =         UPLOAD_NORM_RES_SIZE+dataSize;
 800c23a:	887b      	ldrh	r3, [r7, #2]
 800c23c:	330a      	adds	r3, #10
 800c23e:	b29a      	uxth	r2, r3
 800c240:	69fb      	ldr	r3, [r7, #28]
 800c242:	801a      	strh	r2, [r3, #0]
 800c244:	e005      	b.n	800c252 <SdoRes+0xc2>
                }
                else
                {
                    pSdoRes->MbxHeader.Length         =         UPLOAD_NORM_RES_SIZE+((UINT16)objLength);
 800c246:	69bb      	ldr	r3, [r7, #24]
 800c248:	b29b      	uxth	r3, r3
 800c24a:	330a      	adds	r3, #10
 800c24c:	b29a      	uxth	r2, r3
 800c24e:	69fb      	ldr	r3, [r7, #28]
 800c250:	801a      	strh	r2, [r3, #0]
                }
                   ((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoRes)->CompleteSize[0] = SWAPWORD((UINT16)objLength);
 800c252:	69bb      	ldr	r3, [r7, #24]
 800c254:	b29a      	uxth	r2, r3
 800c256:	69fb      	ldr	r3, [r7, #28]
 800c258:	819a      	strh	r2, [r3, #12]
                   ((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoRes)->CompleteSize[1] = SWAPWORD((UINT16)(objLength>>16));
 800c25a:	69bb      	ldr	r3, [r7, #24]
 800c25c:	0c1b      	lsrs	r3, r3, #16
 800c25e:	b29a      	uxth	r2, r3
 800c260:	69fb      	ldr	r3, [r7, #28]
 800c262:	81da      	strh	r2, [r3, #14]
                pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]    |=     SDOHEADER_SIZEINDICATOR     |
 800c264:	69fb      	ldr	r3, [r7, #28]
 800c266:	891a      	ldrh	r2, [r3, #8]
 800c268:	797b      	ldrb	r3, [r7, #5]
 800c26a:	f043 0341 	orr.w	r3, r3, #65	; 0x41
 800c26e:	b2db      	uxtb	r3, r3
 800c270:	b29b      	uxth	r3, r3
 800c272:	4313      	orrs	r3, r2
 800c274:	b29a      	uxth	r2, r3
 800c276:	69fb      	ldr	r3, [r7, #28]
 800c278:	811a      	strh	r2, [r3, #8]
 800c27a:	e035      	b.n	800c2e8 <SdoRes+0x158>
                                                                                        completeAccess |
                                                                                        SDOSERVICE_INITIATEUPLOADRES;
            }
        }
        /* for a segmented response the command was wrong in the response */
        else if ( command == SDOSERVICE_DOWNLOADSEGMENTREQ )
 800c27c:	79bb      	ldrb	r3, [r7, #6]
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d10a      	bne.n	800c298 <SdoRes+0x108>
        {
            /* Download segmented response */
            pSdoRes->MbxHeader.Length         = DOWNLOAD_NORM_RES_SIZE;
 800c282:	69fb      	ldr	r3, [r7, #28]
 800c284:	220a      	movs	r2, #10
 800c286:	801a      	strh	r2, [r3, #0]
            pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]    |= SDOSERVICE_DOWNLOADSEGMENTRES;
 800c288:	69fb      	ldr	r3, [r7, #28]
 800c28a:	891b      	ldrh	r3, [r3, #8]
 800c28c:	f043 0320 	orr.w	r3, r3, #32
 800c290:	b29a      	uxth	r2, r3
 800c292:	69fb      	ldr	r3, [r7, #28]
 800c294:	811a      	strh	r2, [r3, #8]
 800c296:	e027      	b.n	800c2e8 <SdoRes+0x158>
      }
        else if ( command != SDOSERVICE_UPLOADSEGMENTREQ )
 800c298:	79bb      	ldrb	r3, [r7, #6]
 800c29a:	2b60      	cmp	r3, #96	; 0x60
 800c29c:	d024      	beq.n	800c2e8 <SdoRes+0x158>
        {
            /* Download response */
            pSdoRes->MbxHeader.Length         = DOWNLOAD_NORM_RES_SIZE;
 800c29e:	69fb      	ldr	r3, [r7, #28]
 800c2a0:	220a      	movs	r2, #10
 800c2a2:	801a      	strh	r2, [r3, #0]
            pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]    |= SDOSERVICE_INITIATEDOWNLOADRES;
 800c2a4:	69fb      	ldr	r3, [r7, #28]
 800c2a6:	891b      	ldrh	r3, [r3, #8]
 800c2a8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800c2ac:	b29a      	uxth	r2, r3
 800c2ae:	69fb      	ldr	r3, [r7, #28]
 800c2b0:	811a      	strh	r2, [r3, #8]
 800c2b2:	e019      	b.n	800c2e8 <SdoRes+0x158>
        }
    }
    else
    {
        /* generate a SDO-Abort-Request */
        pSdoRes->MbxHeader.Length         = ABORT_NORM_RES_SIZE;
 800c2b4:	69fb      	ldr	r3, [r7, #28]
 800c2b6:	220a      	movs	r2, #10
 800c2b8:	801a      	strh	r2, [r3, #0]
        pSdoRes->CoeHeader &= ~COEHEADER_COESERVICEMASK;
 800c2ba:	69fb      	ldr	r3, [r7, #28]
 800c2bc:	88db      	ldrh	r3, [r3, #6]
 800c2be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c2c2:	b29a      	uxth	r2, r3
 800c2c4:	69fb      	ldr	r3, [r7, #28]
 800c2c6:	80da      	strh	r2, [r3, #6]
        pSdoRes->CoeHeader |= ((UINT16)COESERVICE_SDOREQUEST) << COEHEADER_COESERVICESHIFT;
 800c2c8:	69fb      	ldr	r3, [r7, #28]
 800c2ca:	88db      	ldrh	r3, [r3, #6]
 800c2cc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c2d0:	b29a      	uxth	r2, r3
 800c2d2:	69fb      	ldr	r3, [r7, #28]
 800c2d4:	80da      	strh	r2, [r3, #6]
        pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]    = SDOSERVICE_ABORTTRANSFER;
 800c2d6:	69fb      	ldr	r3, [r7, #28]
 800c2d8:	2280      	movs	r2, #128	; 0x80
 800c2da:	811a      	strh	r2, [r3, #8]
        ((TABORTSDOTRANSFERREQMBX MBXMEM *) pSdoRes)->AbortCode = SWAPDWORD(cAbortCode[abort]);
 800c2dc:	79fb      	ldrb	r3, [r7, #7]
 800c2de:	4a09      	ldr	r2, [pc, #36]	; (800c304 <SdoRes+0x174>)
 800c2e0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800c2e4:	69fb      	ldr	r3, [r7, #28]
 800c2e6:	60da      	str	r2, [r3, #12]
    }

    // HBu 02.05.06: if the CoE-response could not be sent because the
    //               send mailbox is full it should be stored
    if (MBX_MailboxSendReq((TMBX MBXMEM *) pSdoRes, COE_SERVICE) != 0)
 800c2e8:	2102      	movs	r1, #2
 800c2ea:	69f8      	ldr	r0, [r7, #28]
 800c2ec:	f7fd ff8a 	bl	800a204 <MBX_MailboxSendReq>
 800c2f0:	4603      	mov	r3, r0
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d002      	beq.n	800c2fc <SdoRes+0x16c>
    {
        /* we store the CoE mailbox service to send it later (in COE_ContinueInd) when the mailbox is read */
        pCoeSendStored = (TMBX MBXMEM *) pSdoRes;
 800c2f6:	4a04      	ldr	r2, [pc, #16]	; (800c308 <SdoRes+0x178>)
 800c2f8:	69fb      	ldr	r3, [r7, #28]
 800c2fa:	6013      	str	r3, [r2, #0]
    }
}
 800c2fc:	bf00      	nop
 800c2fe:	370c      	adds	r7, #12
 800c300:	46bd      	mov	sp, r7
 800c302:	bd90      	pop	{r4, r7, pc}
 800c304:	0800db54 	.word	0x0800db54
 800c308:	2000064c 	.word	0x2000064c

0800c30c <SDOS_SdoInd>:
            is received from the master and calls depending from
            the command the concerning function.
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 SDOS_SdoInd(TINITSDOMBX MBXMEM *pSdoInd)
{
 800c30c:	b590      	push	{r4, r7, lr}
 800c30e:	b08f      	sub	sp, #60	; 0x3c
 800c310:	af02      	add	r7, sp, #8
 800c312:	6078      	str	r0, [r7, #4]
    UINT8 abort = 0;
 800c314:	2300      	movs	r3, #0
 800c316:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    UINT8 sdoHeader = pSdoInd->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] & SDOHEADER_COMMANDMASK;
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	891b      	ldrh	r3, [r3, #8]
 800c31e:	76bb      	strb	r3, [r7, #26]
    /* the SDO-command is in bit 5-7 of the first SDO-Byte */
    UINT8 command = (sdoHeader & SDOHEADER_COMMAND);
 800c320:	7ebb      	ldrb	r3, [r7, #26]
 800c322:	f023 031f 	bic.w	r3, r3, #31
 800c326:	767b      	strb	r3, [r7, #25]
    /* mbxSize contains the size of the mailbox (CoE-Header (2 Bytes) + SDO-Header (8 Bytes) + SDO-Data (if the data length is greater than 4)) */
    UINT16 mbxSize = SWAPWORD(pSdoInd->MbxHeader.Length);
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	881b      	ldrh	r3, [r3, #0]
 800c32c:	82fb      	strh	r3, [r7, #22]
    UINT16 index;
    UINT8 subindex;
    OBJCONST TOBJECT OBJMEM * pObjEntry;
    /* this variable contains the information, if all entries of an object will be read (bCompleteAccess > 0) or a single entry */
    UINT8 bCompleteAccess = 0;
 800c32e:	2300      	movs	r3, #0
 800c330:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    UINT32 objLength = 0;
 800c334:	2300      	movs	r3, #0
 800c336:	62bb      	str	r3, [r7, #40]	; 0x28
    UINT32 dataSize = 0;
 800c338:	2300      	movs	r3, #0
 800c33a:	627b      	str	r3, [r7, #36]	; 0x24

    if ( bSdoInWork )
 800c33c:	4b99      	ldr	r3, [pc, #612]	; (800c5a4 <SDOS_SdoInd+0x298>)
 800c33e:	781b      	ldrb	r3, [r3, #0]
 800c340:	2b00      	cmp	r3, #0
 800c342:	d001      	beq.n	800c348 <SDOS_SdoInd+0x3c>
    {
        /* the last SDO is still in work */
        return MBXERR_SERVICEINWORK;
 800c344:	2309      	movs	r3, #9
 800c346:	e272      	b.n	800c82e <SDOS_SdoInd+0x522>
    }


    switch (command)
 800c348:	7e7b      	ldrb	r3, [r7, #25]
 800c34a:	2b60      	cmp	r3, #96	; 0x60
 800c34c:	f000 823b 	beq.w	800c7c6 <SDOS_SdoInd+0x4ba>
 800c350:	2b60      	cmp	r3, #96	; 0x60
 800c352:	f300 8252 	bgt.w	800c7fa <SDOS_SdoInd+0x4ee>
 800c356:	2b40      	cmp	r3, #64	; 0x40
 800c358:	d008      	beq.n	800c36c <SDOS_SdoInd+0x60>
 800c35a:	2b40      	cmp	r3, #64	; 0x40
 800c35c:	f300 824d 	bgt.w	800c7fa <SDOS_SdoInd+0x4ee>
 800c360:	2b00      	cmp	r3, #0
 800c362:	f000 8230 	beq.w	800c7c6 <SDOS_SdoInd+0x4ba>
 800c366:	2b20      	cmp	r3, #32
 800c368:	f040 8247 	bne.w	800c7fa <SDOS_SdoInd+0x4ee>
    {
    case SDOSERVICE_INITIATEDOWNLOADREQ:
    case SDOSERVICE_INITIATEUPLOADREQ:
        /* the variable index contains the requested index of the SDO service */
        index = pSdoInd->SdoHeader.Sdo[SDOHEADER_INDEXHIOFFSET] & SDOHEADER_INDEXHIMASK;
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	895b      	ldrh	r3, [r3, #10]
 800c370:	b2db      	uxtb	r3, r3
 800c372:	82bb      	strh	r3, [r7, #20]
        index <<= 8;
 800c374:	8abb      	ldrh	r3, [r7, #20]
 800c376:	021b      	lsls	r3, r3, #8
 800c378:	82bb      	strh	r3, [r7, #20]
        index += pSdoInd->SdoHeader.Sdo[SDOHEADER_INDEXLOOFFSET] >> SDOHEADER_INDEXLOSHIFT;
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	891b      	ldrh	r3, [r3, #8]
 800c37e:	0a1b      	lsrs	r3, r3, #8
 800c380:	b29a      	uxth	r2, r3
 800c382:	8abb      	ldrh	r3, [r7, #20]
 800c384:	4413      	add	r3, r2
 800c386:	82bb      	strh	r3, [r7, #20]
        /* the variable subindex contains the requested subindex of the SDO service */
        subindex    = pSdoInd->SdoHeader.Sdo[SDOHEADER_SUBINDEXOFFSET] >> SDOHEADER_SUBINDEXSHIFT;
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	895b      	ldrh	r3, [r3, #10]
 800c38c:	0a1b      	lsrs	r3, r3, #8
 800c38e:	b29b      	uxth	r3, r3
 800c390:	74fb      	strb	r3, [r7, #19]

        /* OBJ_GetObjectHandle checks if the requested index is defined in the object dictionary */
        pObjEntry = OBJ_GetObjectHandle( index );
 800c392:	8abb      	ldrh	r3, [r7, #20]
 800c394:	4618      	mov	r0, r3
 800c396:	f7fe f909 	bl	800a5ac <OBJ_GetObjectHandle>
 800c39a:	60f8      	str	r0, [r7, #12]

        if ( pObjEntry )
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	f000 820d 	beq.w	800c7be <SDOS_SdoInd+0x4b2>
        {
            /* transferType contains the information if the SDO Download Request or the SDO Upload Response
               can be an expedited service (SDO data length <= 4, that means the data is stored in the
                SDO-Header completely */
            UINT8 bTransferType = 0;
 800c3a4:	2300      	movs	r3, #0
 800c3a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            /* pData is the pointer to the received (SDO-Download) or sent (SDO-Upload) SDO data in the mailbox */
            UINT16 MBXMEM * pData = NULL;
 800c3aa:	2300      	movs	r3, #0
 800c3ac:	61fb      	str	r3, [r7, #28]
            UINT8 segTransfer = 0;
 800c3ae:	2300      	movs	r3, #0
 800c3b0:	76fb      	strb	r3, [r7, #27]

            {
                dataSize = objLength = OBJ_GetObjectLength( index, subindex, pObjEntry, (UINT8) (sdoHeader & SDOHEADER_COMPLETEACCESS) );
 800c3b2:	7ebb      	ldrb	r3, [r7, #26]
 800c3b4:	f003 0310 	and.w	r3, r3, #16
 800c3b8:	b2db      	uxtb	r3, r3
 800c3ba:	7cf9      	ldrb	r1, [r7, #19]
 800c3bc:	8ab8      	ldrh	r0, [r7, #20]
 800c3be:	68fa      	ldr	r2, [r7, #12]
 800c3c0:	f7fe f90f 	bl	800a5e2 <OBJ_GetObjectLength>
 800c3c4:	62b8      	str	r0, [r7, #40]	; 0x28
 800c3c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3c8:	627b      	str	r3, [r7, #36]	; 0x24

                if ( command == SDOSERVICE_INITIATEUPLOADREQ )
 800c3ca:	7e7b      	ldrb	r3, [r7, #25]
 800c3cc:	2b40      	cmp	r3, #64	; 0x40
 800c3ce:	d127      	bne.n	800c420 <SDOS_SdoInd+0x114>
                {
                    /* SDO Upload */
                    if ( mbxSize != EXPEDITED_FRAME_SIZE )
 800c3d0:	8afb      	ldrh	r3, [r7, #22]
 800c3d2:	2b0a      	cmp	r3, #10
 800c3d4:	d001      	beq.n	800c3da <SDOS_SdoInd+0xce>
                        /* a SDO Upload request has always a fixed size (2 Byte CoE-Header plus 8 Byte SDO-Header) */
                        return MBXERR_INVALIDSIZE;
 800c3d6:	2308      	movs	r3, #8
 800c3d8:	e229      	b.n	800c82e <SDOS_SdoInd+0x522>
                    /* distinguish between expedited and normal upload response within the length of the response data */
                    if ( (objLength <= MAX_EXPEDITED_DATA) && objLength != 0 )
 800c3da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3dc:	2b04      	cmp	r3, #4
 800c3de:	d810      	bhi.n	800c402 <SDOS_SdoInd+0xf6>
 800c3e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d00d      	beq.n	800c402 <SDOS_SdoInd+0xf6>
                    {
                        /* Expedited Upload */
                        bTransferType = 1;
 800c3e6:	2301      	movs	r3, #1
 800c3e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
                        /* pData is the pointer where the object data has to be copied for the response */
                        pData = ((TINITSDOUPLOADEXPRESMBX MBXMEM *) pSdoInd)->Data;
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	330c      	adds	r3, #12
 800c3f0:	61fb      	str	r3, [r7, #28]
                        /* initialize the 4 data bytes of the SDO upload response because the requested object data
                           could be less than 4 */
                        pData[0] = 0;
 800c3f2:	69fb      	ldr	r3, [r7, #28]
 800c3f4:	2200      	movs	r2, #0
 800c3f6:	801a      	strh	r2, [r3, #0]
                        pData[1] = 0;
 800c3f8:	69fb      	ldr	r3, [r7, #28]
 800c3fa:	3302      	adds	r3, #2
 800c3fc:	2200      	movs	r2, #0
 800c3fe:	801a      	strh	r2, [r3, #0]
 800c400:	e013      	b.n	800c42a <SDOS_SdoInd+0x11e>
                    }
                    else
                    {
                        /* HBu 06.02.06: the variable dataSize has to be set to the available size in one mailbox */
                    dataSize = u16SendMbxSize - MBX_HEADER_SIZE - UPLOAD_NORM_RES_SIZE;
 800c402:	4b69      	ldr	r3, [pc, #420]	; (800c5a8 <SDOS_SdoInd+0x29c>)
 800c404:	881b      	ldrh	r3, [r3, #0]
 800c406:	3b10      	subs	r3, #16
 800c408:	627b      	str	r3, [r7, #36]	; 0x24
                        if ( dataSize < objLength )
 800c40a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c40c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c40e:	429a      	cmp	r2, r3
 800c410:	d202      	bcs.n	800c418 <SDOS_SdoInd+0x10c>
                            /* Segmented Upload */
                            segTransfer = 1;
 800c412:	2301      	movs	r3, #1
 800c414:	76fb      	strb	r3, [r7, #27]
 800c416:	e008      	b.n	800c42a <SDOS_SdoInd+0x11e>
                        else
                            /* Normal Upload */
                            pData = ((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoInd)->Data;
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	3310      	adds	r3, #16
 800c41c:	61fb      	str	r3, [r7, #28]
 800c41e:	e004      	b.n	800c42a <SDOS_SdoInd+0x11e>
                    }
                }
                else
                {
                    /* SDO-Download: store if the request is a expedited or normal request  */
                    bTransferType = sdoHeader & SDOHEADER_TRANSFERTYPE;
 800c420:	7ebb      	ldrb	r3, [r7, #26]
 800c422:	f003 0302 	and.w	r3, r3, #2
 800c426:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
                }
            }

            if ( command == SDOSERVICE_INITIATEDOWNLOADREQ )
 800c42a:	7e7b      	ldrb	r3, [r7, #25]
 800c42c:	2b20      	cmp	r3, #32
 800c42e:	d13b      	bne.n	800c4a8 <SDOS_SdoInd+0x19c>
            {
                /* SDO Download */
                if ( bTransferType )
 800c430:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c434:	2b00      	cmp	r3, #0
 800c436:	d00f      	beq.n	800c458 <SDOS_SdoInd+0x14c>
                {
                    /* Expedited Download */
                    if ( mbxSize != EXPEDITED_FRAME_SIZE )
 800c438:	8afb      	ldrh	r3, [r7, #22]
 800c43a:	2b0a      	cmp	r3, #10
 800c43c:	d001      	beq.n	800c442 <SDOS_SdoInd+0x136>
                        /* an Expedited SDO Download request has always a fixed size (2 Byte CoE-Header plus 8 Byte SDO-Header) */
                        return MBXERR_INVALIDSIZE;
 800c43e:	2308      	movs	r3, #8
 800c440:	e1f5      	b.n	800c82e <SDOS_SdoInd+0x522>
                    /* dataSize gets the real size of the downloaded object data (1,2,3 or 4) */
                    dataSize = MAX_EXPEDITED_DATA - ((sdoHeader & SDOHEADER_DATASETSIZE) >> SDOHEADERSHIFT_DATASETSIZE);
 800c442:	7ebb      	ldrb	r3, [r7, #26]
 800c444:	109b      	asrs	r3, r3, #2
 800c446:	f003 0303 	and.w	r3, r3, #3
 800c44a:	f1c3 0304 	rsb	r3, r3, #4
 800c44e:	627b      	str	r3, [r7, #36]	; 0x24
                    /* pData is the pointer to the downloaded object data */
                    pData = (UINT16 MBXMEM *) &pSdoInd[1];
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	330c      	adds	r3, #12
 800c454:	61fb      	str	r3, [r7, #28]
 800c456:	e027      	b.n	800c4a8 <SDOS_SdoInd+0x19c>
                {
                    /* Normal Download */
                    /* downloadSize gets the real size of the downloaded data */
                    /* '&' operator was too much */

                    UINT32 downloadSize = ((UINT32)(SWAPWORD(((TINITSDODOWNLOADNORMREQMBX MBXMEM *) pSdoInd)->CompleteSize[1]))<<16) + (SWAPWORD(((TINITSDODOWNLOADNORMREQMBX MBXMEM *) pSdoInd)->CompleteSize[0]));
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	89db      	ldrh	r3, [r3, #14]
 800c45c:	041b      	lsls	r3, r3, #16
 800c45e:	687a      	ldr	r2, [r7, #4]
 800c460:	8992      	ldrh	r2, [r2, #12]
 800c462:	4413      	add	r3, r2
 800c464:	60bb      	str	r3, [r7, #8]

                    /* HBu 29.03.06: if it is a segmented download the mbxSize has to be the complete mailbox size */
                    if ( (MBX_HEADER_SIZE+EXPEDITED_FRAME_SIZE+downloadSize) > u16ReceiveMbxSize )
 800c466:	68bb      	ldr	r3, [r7, #8]
 800c468:	3310      	adds	r3, #16
 800c46a:	4a50      	ldr	r2, [pc, #320]	; (800c5ac <SDOS_SdoInd+0x2a0>)
 800c46c:	8812      	ldrh	r2, [r2, #0]
 800c46e:	4293      	cmp	r3, r2
 800c470:	d907      	bls.n	800c482 <SDOS_SdoInd+0x176>
                    {
                        if ( mbxSize != (u16ReceiveMbxSize-MBX_HEADER_SIZE) )
 800c472:	8afa      	ldrh	r2, [r7, #22]
 800c474:	4b4d      	ldr	r3, [pc, #308]	; (800c5ac <SDOS_SdoInd+0x2a0>)
 800c476:	881b      	ldrh	r3, [r3, #0]
 800c478:	3b06      	subs	r3, #6
 800c47a:	429a      	cmp	r2, r3
 800c47c:	d008      	beq.n	800c490 <SDOS_SdoInd+0x184>
                            return MBXERR_INVALIDSIZE;
 800c47e:	2308      	movs	r3, #8
 800c480:	e1d5      	b.n	800c82e <SDOS_SdoInd+0x522>
                    }
                    else
                    {
                        if ( mbxSize != (EXPEDITED_FRAME_SIZE+downloadSize) )
 800c482:	8afa      	ldrh	r2, [r7, #22]
 800c484:	68bb      	ldr	r3, [r7, #8]
 800c486:	330a      	adds	r3, #10
 800c488:	429a      	cmp	r2, r3
 800c48a:	d001      	beq.n	800c490 <SDOS_SdoInd+0x184>
                            /* the mbxSize and the downloadSize are not consistent (mbxSize = downloadSize + 2 byte CoE-Header + 8 byte SDO Header */
                            return MBXERR_INVALIDSIZE;
 800c48c:	2308      	movs	r3, #8
 800c48e:	e1ce      	b.n	800c82e <SDOS_SdoInd+0x522>
                    }

                    /* pData is the pointer to the downloaded object data */
                    pData = (UINT16 MBXMEM *) ((TINITSDODOWNLOADNORMREQMBX MBXMEM *) pSdoInd)->Data;
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	3310      	adds	r3, #16
 800c494:	61fb      	str	r3, [r7, #28]
                    /* the received dataSize will be checked in the object specific functions called from
                       OBJ_Write (in objdef.c) */
                    dataSize = downloadSize;
 800c496:	68bb      	ldr	r3, [r7, #8]
 800c498:	627b      	str	r3, [r7, #36]	; 0x24
                    if ( dataSize > (UINT32)(mbxSize - DOWNLOAD_NORM_REQ_SIZE) )
 800c49a:	8afb      	ldrh	r3, [r7, #22]
 800c49c:	3b0a      	subs	r3, #10
 800c49e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c4a0:	429a      	cmp	r2, r3
 800c4a2:	d901      	bls.n	800c4a8 <SDOS_SdoInd+0x19c>
                        /* Segmented Download */
                        segTransfer = 1;
 800c4a4:	2301      	movs	r3, #1
 800c4a6:	76fb      	strb	r3, [r7, #27]
                }
            }

            if ( sdoHeader & SDOHEADER_COMPLETEACCESS )
 800c4a8:	7ebb      	ldrb	r3, [r7, #26]
 800c4aa:	f003 0310 	and.w	r3, r3, #16
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d008      	beq.n	800c4c4 <SDOS_SdoInd+0x1b8>
            {
                bCompleteAccess = 1;
 800c4b2:	2301      	movs	r3, #1
 800c4b4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                // HBu 02.05.06: Complete Access is only supported with subindex 0 and 1
                if (subindex > 1)
 800c4b8:	7cfb      	ldrb	r3, [r7, #19]
 800c4ba:	2b01      	cmp	r3, #1
 800c4bc:	d902      	bls.n	800c4c4 <SDOS_SdoInd+0x1b8>
                    abort = ABORTIDX_UNSUPPORTED_ACCESS;
 800c4be:	2305      	movs	r3, #5
 800c4c0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            }

            if ( abort == 0 )
 800c4c4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	f040 819a 	bne.w	800c802 <SDOS_SdoInd+0x4f6>
            {
                if ( segTransfer )
 800c4ce:	7efb      	ldrb	r3, [r7, #27]
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	f000 80d2 	beq.w	800c67a <SDOS_SdoInd+0x36e>
                {
                    bSdoSegFollows         = TRUE;
 800c4d6:	4b36      	ldr	r3, [pc, #216]	; (800c5b0 <SDOS_SdoInd+0x2a4>)
 800c4d8:	2201      	movs	r2, #1
 800c4da:	701a      	strb	r2, [r3, #0]
                    bSdoSegLastToggle     = 1;
 800c4dc:	4b35      	ldr	r3, [pc, #212]	; (800c5b4 <SDOS_SdoInd+0x2a8>)
 800c4de:	2201      	movs	r2, #1
 800c4e0:	701a      	strb	r2, [r3, #0]
                    bSdoSegAccess             = bCompleteAccess;
 800c4e2:	4a35      	ldr	r2, [pc, #212]	; (800c5b8 <SDOS_SdoInd+0x2ac>)
 800c4e4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800c4e8:	7013      	strb	r3, [r2, #0]
                    nSdoSegIndex             = index;
 800c4ea:	4a34      	ldr	r2, [pc, #208]	; (800c5bc <SDOS_SdoInd+0x2b0>)
 800c4ec:	8abb      	ldrh	r3, [r7, #20]
 800c4ee:	8013      	strh	r3, [r2, #0]
                    nSdoSegSubindex         = subindex;
 800c4f0:	4a33      	ldr	r2, [pc, #204]	; (800c5c0 <SDOS_SdoInd+0x2b4>)
 800c4f2:	7cfb      	ldrb	r3, [r7, #19]
 800c4f4:	7013      	strb	r3, [r2, #0]
                    pSdoSegObjEntry        = pObjEntry;
 800c4f6:	4a33      	ldr	r2, [pc, #204]	; (800c5c4 <SDOS_SdoInd+0x2b8>)
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	6013      	str	r3, [r2, #0]
                    if ( command == SDOSERVICE_INITIATEUPLOADREQ )
 800c4fc:	7e7b      	ldrb	r3, [r7, #25]
 800c4fe:	2b40      	cmp	r3, #64	; 0x40
 800c500:	d103      	bne.n	800c50a <SDOS_SdoInd+0x1fe>
                        nSdoSegCompleteSize    = objLength;
 800c502:	4a31      	ldr	r2, [pc, #196]	; (800c5c8 <SDOS_SdoInd+0x2bc>)
 800c504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c506:	6013      	str	r3, [r2, #0]
 800c508:	e002      	b.n	800c510 <SDOS_SdoInd+0x204>
                    else
                        nSdoSegCompleteSize    = dataSize;
 800c50a:	4a2f      	ldr	r2, [pc, #188]	; (800c5c8 <SDOS_SdoInd+0x2bc>)
 800c50c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c50e:	6013      	str	r3, [r2, #0]

                    if (pSdoSegData != NULL)
 800c510:	4b2e      	ldr	r3, [pc, #184]	; (800c5cc <SDOS_SdoInd+0x2c0>)
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	2b00      	cmp	r3, #0
 800c516:	d007      	beq.n	800c528 <SDOS_SdoInd+0x21c>
                    {
                        FREEMEM( (UINT16 VARMEM *) pSdoSegData);
 800c518:	4b2c      	ldr	r3, [pc, #176]	; (800c5cc <SDOS_SdoInd+0x2c0>)
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	4618      	mov	r0, r3
 800c51e:	f000 fc67 	bl	800cdf0 <free>
                        pSdoSegData = NULL;
 800c522:	4b2a      	ldr	r3, [pc, #168]	; (800c5cc <SDOS_SdoInd+0x2c0>)
 800c524:	2200      	movs	r2, #0
 800c526:	601a      	str	r2, [r3, #0]
                    }
                    pSdoSegData = (UINT16 VARMEM *) ALLOCMEM( ROUNDUPBYTE2WORD(nSdoSegCompleteSize) );
 800c528:	4b27      	ldr	r3, [pc, #156]	; (800c5c8 <SDOS_SdoInd+0x2bc>)
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	3301      	adds	r3, #1
 800c52e:	f023 0301 	bic.w	r3, r3, #1
 800c532:	4618      	mov	r0, r3
 800c534:	f000 fc54 	bl	800cde0 <malloc>
 800c538:	4603      	mov	r3, r0
 800c53a:	461a      	mov	r2, r3
 800c53c:	4b23      	ldr	r3, [pc, #140]	; (800c5cc <SDOS_SdoInd+0x2c0>)
 800c53e:	601a      	str	r2, [r3, #0]

                    if ( pSdoSegData == NULL )
 800c540:	4b22      	ldr	r3, [pc, #136]	; (800c5cc <SDOS_SdoInd+0x2c0>)
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	2b00      	cmp	r3, #0
 800c546:	d10b      	bne.n	800c560 <SDOS_SdoInd+0x254>
                    {
/*ECATCHANGE_START(V5.11) SDO4*/
                        if(bCompleteAccess)
 800c548:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	d003      	beq.n	800c558 <SDOS_SdoInd+0x24c>
                            abort = ABORTIDX_UNSUPPORTED_ACCESS;
 800c550:	2305      	movs	r3, #5
 800c552:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        } //if(pEntry) (Object handle found)
        else
        {
            abort = ABORTIDX_OBJECT_NOT_EXISTING;
        }
        break;
 800c556:	e154      	b.n	800c802 <SDOS_SdoInd+0x4f6>
                            abort = ABORTIDX_OUT_OF_MEMORY;
 800c558:	2304      	movs	r3, #4
 800c55a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        break;
 800c55e:	e150      	b.n	800c802 <SDOS_SdoInd+0x4f6>
                        if ( command == SDOSERVICE_INITIATEUPLOADREQ )
 800c560:	7e7b      	ldrb	r3, [r7, #25]
 800c562:	2b40      	cmp	r3, #64	; 0x40
 800c564:	d175      	bne.n	800c652 <SDOS_SdoInd+0x346>
                            abort = OBJ_Read( index, subindex, objLength, pObjEntry, (UINT16 MBXMEM *) pSdoSegData, bCompleteAccess );
 800c566:	4b19      	ldr	r3, [pc, #100]	; (800c5cc <SDOS_SdoInd+0x2c0>)
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	7cf9      	ldrb	r1, [r7, #19]
 800c56c:	8ab8      	ldrh	r0, [r7, #20]
 800c56e:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800c572:	9201      	str	r2, [sp, #4]
 800c574:	9300      	str	r3, [sp, #0]
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c57a:	f7fe fc75 	bl	800ae68 <OBJ_Read>
 800c57e:	4603      	mov	r3, r0
 800c580:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                            if ( abort == 0 )
 800c584:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d123      	bne.n	800c5d4 <SDOS_SdoInd+0x2c8>
                                MBXMEMCPY( ((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoInd)->Data, pSdoSegData, dataSize );
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	3310      	adds	r3, #16
 800c590:	4a0e      	ldr	r2, [pc, #56]	; (800c5cc <SDOS_SdoInd+0x2c0>)
 800c592:	6811      	ldr	r1, [r2, #0]
 800c594:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c596:	4618      	mov	r0, r3
 800c598:	f000 fc42 	bl	800ce20 <memcpy>
                                nSdoSegService    = SDOSERVICE_UPLOADSEGMENTREQ;
 800c59c:	4b0c      	ldr	r3, [pc, #48]	; (800c5d0 <SDOS_SdoInd+0x2c4>)
 800c59e:	2260      	movs	r2, #96	; 0x60
 800c5a0:	701a      	strb	r2, [r3, #0]
 800c5a2:	e066      	b.n	800c672 <SDOS_SdoInd+0x366>
 800c5a4:	20000bc4 	.word	0x20000bc4
 800c5a8:	20000878 	.word	0x20000878
 800c5ac:	2000087a 	.word	0x2000087a
 800c5b0:	20000bc6 	.word	0x20000bc6
 800c5b4:	20000bd0 	.word	0x20000bd0
 800c5b8:	20000bc7 	.word	0x20000bc7
 800c5bc:	20000bc8 	.word	0x20000bc8
 800c5c0:	20000bca 	.word	0x20000bca
 800c5c4:	20000bd8 	.word	0x20000bd8
 800c5c8:	20000bd4 	.word	0x20000bd4
 800c5cc:	20000bb4 	.word	0x20000bb4
 800c5d0:	20000bc5 	.word	0x20000bc5
                            else if ( abort == ABORTIDX_WORKING )
 800c5d4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c5d8:	2bff      	cmp	r3, #255	; 0xff
 800c5da:	d14a      	bne.n	800c672 <SDOS_SdoInd+0x366>
                                u8PendingSdo = SDO_PENDING_SEG_READ;
 800c5dc:	4b96      	ldr	r3, [pc, #600]	; (800c838 <SDOS_SdoInd+0x52c>)
 800c5de:	2204      	movs	r2, #4
 800c5e0:	701a      	strb	r2, [r3, #0]
                                bStoreCompleteAccess = bCompleteAccess;
 800c5e2:	4a96      	ldr	r2, [pc, #600]	; (800c83c <SDOS_SdoInd+0x530>)
 800c5e4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800c5e8:	7013      	strb	r3, [r2, #0]
                                u8StoreSubindex = subindex;
 800c5ea:	4a95      	ldr	r2, [pc, #596]	; (800c840 <SDOS_SdoInd+0x534>)
 800c5ec:	7cfb      	ldrb	r3, [r7, #19]
 800c5ee:	7013      	strb	r3, [r2, #0]
                                u16StoreIndex = index;
 800c5f0:	4a94      	ldr	r2, [pc, #592]	; (800c844 <SDOS_SdoInd+0x538>)
 800c5f2:	8abb      	ldrh	r3, [r7, #20]
 800c5f4:	8013      	strh	r3, [r2, #0]
                                u32StoreDataSize = objLength;
 800c5f6:	4a94      	ldr	r2, [pc, #592]	; (800c848 <SDOS_SdoInd+0x53c>)
 800c5f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5fa:	6013      	str	r3, [r2, #0]
                                pStoreData = pSdoSegData;
 800c5fc:	4b93      	ldr	r3, [pc, #588]	; (800c84c <SDOS_SdoInd+0x540>)
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	4a93      	ldr	r2, [pc, #588]	; (800c850 <SDOS_SdoInd+0x544>)
 800c602:	6013      	str	r3, [r2, #0]
                                pSdoPendFunc = pObjEntry->Read;
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	69db      	ldr	r3, [r3, #28]
 800c608:	4a92      	ldr	r2, [pc, #584]	; (800c854 <SDOS_SdoInd+0x548>)
 800c60a:	6013      	str	r3, [r2, #0]
                                bSdoInWork = TRUE;
 800c60c:	4b92      	ldr	r3, [pc, #584]	; (800c858 <SDOS_SdoInd+0x54c>)
 800c60e:	2201      	movs	r2, #1
 800c610:	701a      	strb	r2, [r3, #0]
                                pSdoResStored = pSdoInd;
 800c612:	4a92      	ldr	r2, [pc, #584]	; (800c85c <SDOS_SdoInd+0x550>)
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	6013      	str	r3, [r2, #0]
                                pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]   &= ~SDOHEADER_COMMANDMASK;
 800c618:	4b90      	ldr	r3, [pc, #576]	; (800c85c <SDOS_SdoInd+0x550>)
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	891a      	ldrh	r2, [r3, #8]
 800c61e:	4b8f      	ldr	r3, [pc, #572]	; (800c85c <SDOS_SdoInd+0x550>)
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800c626:	b292      	uxth	r2, r2
 800c628:	811a      	strh	r2, [r3, #8]
                                pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]   |= (sdoHeader & (SDOHEADER_COMPLETEACCESS | SDOHEADER_COMMAND));
 800c62a:	4b8c      	ldr	r3, [pc, #560]	; (800c85c <SDOS_SdoInd+0x550>)
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	891b      	ldrh	r3, [r3, #8]
 800c630:	b21a      	sxth	r2, r3
 800c632:	7ebb      	ldrb	r3, [r7, #26]
 800c634:	b21b      	sxth	r3, r3
 800c636:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c63a:	b21b      	sxth	r3, r3
 800c63c:	4313      	orrs	r3, r2
 800c63e:	b21a      	sxth	r2, r3
 800c640:	4b86      	ldr	r3, [pc, #536]	; (800c85c <SDOS_SdoInd+0x550>)
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	b292      	uxth	r2, r2
 800c646:	811a      	strh	r2, [r3, #8]
                                nSdoSegService    = SDOSERVICE_UPLOADSEGMENTREQ;
 800c648:	4b85      	ldr	r3, [pc, #532]	; (800c860 <SDOS_SdoInd+0x554>)
 800c64a:	2260      	movs	r2, #96	; 0x60
 800c64c:	701a      	strb	r2, [r3, #0]
                                return 0;
 800c64e:	2300      	movs	r3, #0
 800c650:	e0ed      	b.n	800c82e <SDOS_SdoInd+0x522>
                            MBXMEMCPY( pSdoSegData, ((TINITSDODOWNLOADNORMREQMBX MBXMEM *) pSdoInd)->Data, mbxSize-DOWNLOAD_NORM_REQ_SIZE );
 800c652:	4b7e      	ldr	r3, [pc, #504]	; (800c84c <SDOS_SdoInd+0x540>)
 800c654:	6818      	ldr	r0, [r3, #0]
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	f103 0110 	add.w	r1, r3, #16
 800c65c:	8afb      	ldrh	r3, [r7, #22]
 800c65e:	3b0a      	subs	r3, #10
 800c660:	461a      	mov	r2, r3
 800c662:	f000 fbdd 	bl	800ce20 <memcpy>
                            nSdoSegService    = SDOSERVICE_DOWNLOADSEGMENTREQ;
 800c666:	4b7e      	ldr	r3, [pc, #504]	; (800c860 <SDOS_SdoInd+0x554>)
 800c668:	2200      	movs	r2, #0
 800c66a:	701a      	strb	r2, [r3, #0]
                            dataSize = (mbxSize-DOWNLOAD_NORM_REQ_SIZE);
 800c66c:	8afb      	ldrh	r3, [r7, #22]
 800c66e:	3b0a      	subs	r3, #10
 800c670:	627b      	str	r3, [r7, #36]	; 0x24
                        nSdoSegBytesToHandle = dataSize;
 800c672:	4a7c      	ldr	r2, [pc, #496]	; (800c864 <SDOS_SdoInd+0x558>)
 800c674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c676:	6013      	str	r3, [r2, #0]
        break;
 800c678:	e0c3      	b.n	800c802 <SDOS_SdoInd+0x4f6>
                    if ( objLength == 0 )
 800c67a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d108      	bne.n	800c692 <SDOS_SdoInd+0x386>
                        nSdoSegIndex             = index;
 800c680:	4a79      	ldr	r2, [pc, #484]	; (800c868 <SDOS_SdoInd+0x55c>)
 800c682:	8abb      	ldrh	r3, [r7, #20]
 800c684:	8013      	strh	r3, [r2, #0]
                        nSdoSegSubindex         = subindex;
 800c686:	4a79      	ldr	r2, [pc, #484]	; (800c86c <SDOS_SdoInd+0x560>)
 800c688:	7cfb      	ldrb	r3, [r7, #19]
 800c68a:	7013      	strb	r3, [r2, #0]
                        pSdoSegObjEntry        = pObjEntry;
 800c68c:	4a78      	ldr	r2, [pc, #480]	; (800c870 <SDOS_SdoInd+0x564>)
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	6013      	str	r3, [r2, #0]
                    if ( command == SDOSERVICE_INITIATEUPLOADREQ )
 800c692:	7e7b      	ldrb	r3, [r7, #25]
 800c694:	2b40      	cmp	r3, #64	; 0x40
 800c696:	d149      	bne.n	800c72c <SDOS_SdoInd+0x420>
                        abort = OBJ_Read( index, subindex, objLength, pObjEntry, pData, bCompleteAccess );
 800c698:	7cf9      	ldrb	r1, [r7, #19]
 800c69a:	8ab8      	ldrh	r0, [r7, #20]
 800c69c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800c6a0:	9301      	str	r3, [sp, #4]
 800c6a2:	69fb      	ldr	r3, [r7, #28]
 800c6a4:	9300      	str	r3, [sp, #0]
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c6aa:	f7fe fbdd 	bl	800ae68 <OBJ_Read>
 800c6ae:	4603      	mov	r3, r0
 800c6b0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                        if ( abort == ABORTIDX_WORKING )
 800c6b4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c6b8:	2bff      	cmp	r3, #255	; 0xff
 800c6ba:	f040 80a2 	bne.w	800c802 <SDOS_SdoInd+0x4f6>
                            u8PendingSdo = SDO_PENDING_READ;
 800c6be:	4b5e      	ldr	r3, [pc, #376]	; (800c838 <SDOS_SdoInd+0x52c>)
 800c6c0:	2203      	movs	r2, #3
 800c6c2:	701a      	strb	r2, [r3, #0]
                            bStoreCompleteAccess = bCompleteAccess;
 800c6c4:	4a5d      	ldr	r2, [pc, #372]	; (800c83c <SDOS_SdoInd+0x530>)
 800c6c6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800c6ca:	7013      	strb	r3, [r2, #0]
                            u8StoreSubindex = subindex;
 800c6cc:	4a5c      	ldr	r2, [pc, #368]	; (800c840 <SDOS_SdoInd+0x534>)
 800c6ce:	7cfb      	ldrb	r3, [r7, #19]
 800c6d0:	7013      	strb	r3, [r2, #0]
                            u16StoreIndex = index;
 800c6d2:	4a5c      	ldr	r2, [pc, #368]	; (800c844 <SDOS_SdoInd+0x538>)
 800c6d4:	8abb      	ldrh	r3, [r7, #20]
 800c6d6:	8013      	strh	r3, [r2, #0]
                            u32StoreDataSize = objLength;
 800c6d8:	4a5b      	ldr	r2, [pc, #364]	; (800c848 <SDOS_SdoInd+0x53c>)
 800c6da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6dc:	6013      	str	r3, [r2, #0]
                            pStoreData = pData;
 800c6de:	4a5c      	ldr	r2, [pc, #368]	; (800c850 <SDOS_SdoInd+0x544>)
 800c6e0:	69fb      	ldr	r3, [r7, #28]
 800c6e2:	6013      	str	r3, [r2, #0]
                            pSdoPendFunc = pObjEntry->Read;
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	69db      	ldr	r3, [r3, #28]
 800c6e8:	4a5a      	ldr	r2, [pc, #360]	; (800c854 <SDOS_SdoInd+0x548>)
 800c6ea:	6013      	str	r3, [r2, #0]
                            bSdoInWork = TRUE;
 800c6ec:	4b5a      	ldr	r3, [pc, #360]	; (800c858 <SDOS_SdoInd+0x54c>)
 800c6ee:	2201      	movs	r2, #1
 800c6f0:	701a      	strb	r2, [r3, #0]
                            pSdoResStored = pSdoInd;
 800c6f2:	4a5a      	ldr	r2, [pc, #360]	; (800c85c <SDOS_SdoInd+0x550>)
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	6013      	str	r3, [r2, #0]
                            pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] &= ~SDOHEADER_COMMANDMASK;
 800c6f8:	4b58      	ldr	r3, [pc, #352]	; (800c85c <SDOS_SdoInd+0x550>)
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	891a      	ldrh	r2, [r3, #8]
 800c6fe:	4b57      	ldr	r3, [pc, #348]	; (800c85c <SDOS_SdoInd+0x550>)
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800c706:	b292      	uxth	r2, r2
 800c708:	811a      	strh	r2, [r3, #8]
                            pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]    |= (sdoHeader & (SDOHEADER_COMPLETEACCESS | SDOHEADER_COMMAND));
 800c70a:	4b54      	ldr	r3, [pc, #336]	; (800c85c <SDOS_SdoInd+0x550>)
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	891b      	ldrh	r3, [r3, #8]
 800c710:	b21a      	sxth	r2, r3
 800c712:	7ebb      	ldrb	r3, [r7, #26]
 800c714:	b21b      	sxth	r3, r3
 800c716:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c71a:	b21b      	sxth	r3, r3
 800c71c:	4313      	orrs	r3, r2
 800c71e:	b21a      	sxth	r2, r3
 800c720:	4b4e      	ldr	r3, [pc, #312]	; (800c85c <SDOS_SdoInd+0x550>)
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	b292      	uxth	r2, r2
 800c726:	811a      	strh	r2, [r3, #8]
                            return 0;
 800c728:	2300      	movs	r3, #0
 800c72a:	e080      	b.n	800c82e <SDOS_SdoInd+0x522>
                        abort = OBJ_Write( index, subindex, dataSize, pObjEntry, pData, bCompleteAccess );
 800c72c:	7cf9      	ldrb	r1, [r7, #19]
 800c72e:	8ab8      	ldrh	r0, [r7, #20]
 800c730:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800c734:	9301      	str	r3, [sp, #4]
 800c736:	69fb      	ldr	r3, [r7, #28]
 800c738:	9300      	str	r3, [sp, #0]
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c73e:	f7fe fee7 	bl	800b510 <OBJ_Write>
 800c742:	4603      	mov	r3, r0
 800c744:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                        if ( abort == ABORTIDX_WORKING )
 800c748:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c74c:	2bff      	cmp	r3, #255	; 0xff
 800c74e:	d158      	bne.n	800c802 <SDOS_SdoInd+0x4f6>
                            u8PendingSdo = SDO_PENDING_WRITE;
 800c750:	4b39      	ldr	r3, [pc, #228]	; (800c838 <SDOS_SdoInd+0x52c>)
 800c752:	2201      	movs	r2, #1
 800c754:	701a      	strb	r2, [r3, #0]
                            bStoreCompleteAccess = bCompleteAccess;
 800c756:	4a39      	ldr	r2, [pc, #228]	; (800c83c <SDOS_SdoInd+0x530>)
 800c758:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800c75c:	7013      	strb	r3, [r2, #0]
                            u8StoreSubindex = subindex;
 800c75e:	4a38      	ldr	r2, [pc, #224]	; (800c840 <SDOS_SdoInd+0x534>)
 800c760:	7cfb      	ldrb	r3, [r7, #19]
 800c762:	7013      	strb	r3, [r2, #0]
                            u16StoreIndex = index;
 800c764:	4a37      	ldr	r2, [pc, #220]	; (800c844 <SDOS_SdoInd+0x538>)
 800c766:	8abb      	ldrh	r3, [r7, #20]
 800c768:	8013      	strh	r3, [r2, #0]
                            u32StoreDataSize = dataSize;
 800c76a:	4a37      	ldr	r2, [pc, #220]	; (800c848 <SDOS_SdoInd+0x53c>)
 800c76c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c76e:	6013      	str	r3, [r2, #0]
                            pStoreData = pData;
 800c770:	4a37      	ldr	r2, [pc, #220]	; (800c850 <SDOS_SdoInd+0x544>)
 800c772:	69fb      	ldr	r3, [r7, #28]
 800c774:	6013      	str	r3, [r2, #0]
                            pSdoPendFunc = pObjEntry->Write;
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	6a1b      	ldr	r3, [r3, #32]
 800c77a:	4a36      	ldr	r2, [pc, #216]	; (800c854 <SDOS_SdoInd+0x548>)
 800c77c:	6013      	str	r3, [r2, #0]
                            bSdoInWork = TRUE;
 800c77e:	4b36      	ldr	r3, [pc, #216]	; (800c858 <SDOS_SdoInd+0x54c>)
 800c780:	2201      	movs	r2, #1
 800c782:	701a      	strb	r2, [r3, #0]
                            pSdoResStored = pSdoInd;
 800c784:	4a35      	ldr	r2, [pc, #212]	; (800c85c <SDOS_SdoInd+0x550>)
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	6013      	str	r3, [r2, #0]
                            pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] &= ~SDOHEADER_COMMANDMASK;
 800c78a:	4b34      	ldr	r3, [pc, #208]	; (800c85c <SDOS_SdoInd+0x550>)
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	891a      	ldrh	r2, [r3, #8]
 800c790:	4b32      	ldr	r3, [pc, #200]	; (800c85c <SDOS_SdoInd+0x550>)
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800c798:	b292      	uxth	r2, r2
 800c79a:	811a      	strh	r2, [r3, #8]
                            pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]    |= (sdoHeader & (SDOHEADER_COMPLETEACCESS | SDOHEADER_COMMAND));
 800c79c:	4b2f      	ldr	r3, [pc, #188]	; (800c85c <SDOS_SdoInd+0x550>)
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	891b      	ldrh	r3, [r3, #8]
 800c7a2:	b21a      	sxth	r2, r3
 800c7a4:	7ebb      	ldrb	r3, [r7, #26]
 800c7a6:	b21b      	sxth	r3, r3
 800c7a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c7ac:	b21b      	sxth	r3, r3
 800c7ae:	4313      	orrs	r3, r2
 800c7b0:	b21a      	sxth	r2, r3
 800c7b2:	4b2a      	ldr	r3, [pc, #168]	; (800c85c <SDOS_SdoInd+0x550>)
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	b292      	uxth	r2, r2
 800c7b8:	811a      	strh	r2, [r3, #8]
                            return 0;
 800c7ba:	2300      	movs	r3, #0
 800c7bc:	e037      	b.n	800c82e <SDOS_SdoInd+0x522>
            abort = ABORTIDX_OBJECT_NOT_EXISTING;
 800c7be:	2308      	movs	r3, #8
 800c7c0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        break;
 800c7c4:	e01d      	b.n	800c802 <SDOS_SdoInd+0x4f6>

    case SDOSERVICE_DOWNLOADSEGMENTREQ:
    case SDOSERVICE_UPLOADSEGMENTREQ:
        if ( command == nSdoSegService )
 800c7c6:	4b26      	ldr	r3, [pc, #152]	; (800c860 <SDOS_SdoInd+0x554>)
 800c7c8:	781b      	ldrb	r3, [r3, #0]
 800c7ca:	7e7a      	ldrb	r2, [r7, #25]
 800c7cc:	429a      	cmp	r2, r3
 800c7ce:	d110      	bne.n	800c7f2 <SDOS_SdoInd+0x4e6>
        {
            if ( command == SDOSERVICE_DOWNLOADSEGMENTREQ )
 800c7d0:	7e7b      	ldrb	r3, [r7, #25]
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d106      	bne.n	800c7e4 <SDOS_SdoInd+0x4d8>
                abort = SdoDownloadSegmentInd( (TDOWNLOADSDOSEGREQMBX MBXMEM *) pSdoInd );
 800c7d6:	6878      	ldr	r0, [r7, #4]
 800c7d8:	f7ff f9f6 	bl	800bbc8 <SdoDownloadSegmentInd>
 800c7dc:	4603      	mov	r3, r0
 800c7de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            else
                abort = SdoUploadSegmentInd( (TUPLOADSDOSEGREQMBX MBXMEM *) pSdoInd );
        }
        else
            abort = ABORTIDX_COMMAND_SPECIFIER_UNKNOWN;
        break;
 800c7e2:	e00f      	b.n	800c804 <SDOS_SdoInd+0x4f8>
                abort = SdoUploadSegmentInd( (TUPLOADSDOSEGREQMBX MBXMEM *) pSdoInd );
 800c7e4:	6878      	ldr	r0, [r7, #4]
 800c7e6:	f7ff fbaf 	bl	800bf48 <SdoUploadSegmentInd>
 800c7ea:	4603      	mov	r3, r0
 800c7ec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        break;
 800c7f0:	e008      	b.n	800c804 <SDOS_SdoInd+0x4f8>
            abort = ABORTIDX_COMMAND_SPECIFIER_UNKNOWN;
 800c7f2:	2303      	movs	r3, #3
 800c7f4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        break;
 800c7f8:	e004      	b.n	800c804 <SDOS_SdoInd+0x4f8>

    default:
        abort = ABORTIDX_COMMAND_SPECIFIER_UNKNOWN;
 800c7fa:	2303      	movs	r3, #3
 800c7fc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        break;
 800c800:	e000      	b.n	800c804 <SDOS_SdoInd+0x4f8>
        break;
 800c802:	bf00      	nop
    }

    if(abort != ABORTIDX_WORKING)
 800c804:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c808:	2bff      	cmp	r3, #255	; 0xff
 800c80a:	d00f      	beq.n	800c82c <SDOS_SdoInd+0x520>
    {
        /*  type cast was added because of warning */
        SdoRes(abort, command, (UINT8) (sdoHeader & SDOHEADER_COMPLETEACCESS), (UINT16) dataSize, objLength, pSdoInd);
 800c80c:	7ebb      	ldrb	r3, [r7, #26]
 800c80e:	f003 0310 	and.w	r3, r3, #16
 800c812:	b2da      	uxtb	r2, r3
 800c814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c816:	b29c      	uxth	r4, r3
 800c818:	7e79      	ldrb	r1, [r7, #25]
 800c81a:	f897 002f 	ldrb.w	r0, [r7, #47]	; 0x2f
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	9301      	str	r3, [sp, #4]
 800c822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c824:	9300      	str	r3, [sp, #0]
 800c826:	4623      	mov	r3, r4
 800c828:	f7ff fcb2 	bl	800c190 <SdoRes>
    }

    return 0;
 800c82c:	2300      	movs	r3, #0
}
 800c82e:	4618      	mov	r0, r3
 800c830:	3734      	adds	r7, #52	; 0x34
 800c832:	46bd      	mov	sp, r7
 800c834:	bd90      	pop	{r4, r7, pc}
 800c836:	bf00      	nop
 800c838:	20000b90 	.word	0x20000b90
 800c83c:	20000b91 	.word	0x20000b91
 800c840:	20000b92 	.word	0x20000b92
 800c844:	20000b94 	.word	0x20000b94
 800c848:	20000b98 	.word	0x20000b98
 800c84c:	20000bb4 	.word	0x20000bb4
 800c850:	20000b9c 	.word	0x20000b9c
 800c854:	20000ba0 	.word	0x20000ba0
 800c858:	20000bc4 	.word	0x20000bc4
 800c85c:	20000bc0 	.word	0x20000bc0
 800c860:	20000bc5 	.word	0x20000bc5
 800c864:	20000bcc 	.word	0x20000bcc
 800c868:	20000bc8 	.word	0x20000bc8
 800c86c:	20000bca 	.word	0x20000bca
 800c870:	20000bd8 	.word	0x20000bd8

0800c874 <SDOS_SdoRes>:

 \brief    This function is called when a SDO response shall be sent
*////////////////////////////////////////////////////////////////////////////////////////

void SDOS_SdoRes(UINT8 abort, UINT32 objLength, UINT16 MBXMEM *pData)
{
 800c874:	b590      	push	{r4, r7, lr}
 800c876:	b089      	sub	sp, #36	; 0x24
 800c878:	af02      	add	r7, sp, #8
 800c87a:	4603      	mov	r3, r0
 800c87c:	60b9      	str	r1, [r7, #8]
 800c87e:	607a      	str	r2, [r7, #4]
 800c880:	73fb      	strb	r3, [r7, #15]
    UINT16 dataSize = 0;
 800c882:	2300      	movs	r3, #0
 800c884:	82fb      	strh	r3, [r7, #22]

    if (bSdoInWork)
 800c886:	4b38      	ldr	r3, [pc, #224]	; (800c968 <SDOS_SdoRes+0xf4>)
 800c888:	781b      	ldrb	r3, [r3, #0]
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d068      	beq.n	800c960 <SDOS_SdoRes+0xec>
    {
        /* SDO-Response is expected */
        UINT8 command = pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] & SDOHEADER_COMMAND;
 800c88e:	4b37      	ldr	r3, [pc, #220]	; (800c96c <SDOS_SdoRes+0xf8>)
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	891b      	ldrh	r3, [r3, #8]
 800c894:	b2db      	uxtb	r3, r3
 800c896:	f023 031f 	bic.w	r3, r3, #31
 800c89a:	757b      	strb	r3, [r7, #21]
        UINT8 completeAccess = pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] & SDOHEADER_COMPLETEACCESS;
 800c89c:	4b33      	ldr	r3, [pc, #204]	; (800c96c <SDOS_SdoRes+0xf8>)
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	891b      	ldrh	r3, [r3, #8]
 800c8a2:	b2db      	uxtb	r3, r3
 800c8a4:	f003 0310 	and.w	r3, r3, #16
 800c8a8:	753b      	strb	r3, [r7, #20]

        if ( command == SDOSERVICE_INITIATEUPLOADREQ )
 800c8aa:	7d7b      	ldrb	r3, [r7, #21]
 800c8ac:	2b40      	cmp	r3, #64	; 0x40
 800c8ae:	d148      	bne.n	800c942 <SDOS_SdoRes+0xce>
        {
            /* dataSize contains the available size in one mailbox */
            dataSize = u16SendMbxSize - MBX_HEADER_SIZE - UPLOAD_NORM_RES_SIZE;
 800c8b0:	4b2f      	ldr	r3, [pc, #188]	; (800c970 <SDOS_SdoRes+0xfc>)
 800c8b2:	881b      	ldrh	r3, [r3, #0]
 800c8b4:	3b10      	subs	r3, #16
 800c8b6:	82fb      	strh	r3, [r7, #22]
            if ( dataSize < objLength )
 800c8b8:	8afb      	ldrh	r3, [r7, #22]
 800c8ba:	68ba      	ldr	r2, [r7, #8]
 800c8bc:	429a      	cmp	r2, r3
 800c8be:	d91d      	bls.n	800c8fc <SDOS_SdoRes+0x88>
            {
                /* Segmented Upload, the variables for the segmented transfer should be initialized */
                bSdoSegFollows         = TRUE;
 800c8c0:	4b2c      	ldr	r3, [pc, #176]	; (800c974 <SDOS_SdoRes+0x100>)
 800c8c2:	2201      	movs	r2, #1
 800c8c4:	701a      	strb	r2, [r3, #0]
                bSdoSegLastToggle     = 1;
 800c8c6:	4b2c      	ldr	r3, [pc, #176]	; (800c978 <SDOS_SdoRes+0x104>)
 800c8c8:	2201      	movs	r2, #1
 800c8ca:	701a      	strb	r2, [r3, #0]
                bSdoSegAccess             = completeAccess;
 800c8cc:	4a2b      	ldr	r2, [pc, #172]	; (800c97c <SDOS_SdoRes+0x108>)
 800c8ce:	7d3b      	ldrb	r3, [r7, #20]
 800c8d0:	7013      	strb	r3, [r2, #0]
                nSdoSegCompleteSize    = objLength;
 800c8d2:	4a2b      	ldr	r2, [pc, #172]	; (800c980 <SDOS_SdoRes+0x10c>)
 800c8d4:	68bb      	ldr	r3, [r7, #8]
 800c8d6:	6013      	str	r3, [r2, #0]
                nSdoSegService            = SDOSERVICE_UPLOADSEGMENTREQ;
 800c8d8:	4b2a      	ldr	r3, [pc, #168]	; (800c984 <SDOS_SdoRes+0x110>)
 800c8da:	2260      	movs	r2, #96	; 0x60
 800c8dc:	701a      	strb	r2, [r3, #0]
                pSdoSegData                = (UINT16 VARMEM *) pData;
 800c8de:	4a2a      	ldr	r2, [pc, #168]	; (800c988 <SDOS_SdoRes+0x114>)
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	6013      	str	r3, [r2, #0]
                /* the first segment shall be copied */
                MBXMEMCPY(((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoResStored)->Data, pData, dataSize);
 800c8e4:	4b21      	ldr	r3, [pc, #132]	; (800c96c <SDOS_SdoRes+0xf8>)
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	3310      	adds	r3, #16
 800c8ea:	8afa      	ldrh	r2, [r7, #22]
 800c8ec:	6879      	ldr	r1, [r7, #4]
 800c8ee:	4618      	mov	r0, r3
 800c8f0:	f000 fa96 	bl	800ce20 <memcpy>
                nSdoSegBytesToHandle = dataSize;
 800c8f4:	8afb      	ldrh	r3, [r7, #22]
 800c8f6:	4a25      	ldr	r2, [pc, #148]	; (800c98c <SDOS_SdoRes+0x118>)
 800c8f8:	6013      	str	r3, [r2, #0]
 800c8fa:	e022      	b.n	800c942 <SDOS_SdoRes+0xce>
            }
            else
            if ( (objLength <= 4) && (objLength > 0) )
 800c8fc:	68bb      	ldr	r3, [r7, #8]
 800c8fe:	2b04      	cmp	r3, #4
 800c900:	d811      	bhi.n	800c926 <SDOS_SdoRes+0xb2>
 800c902:	68bb      	ldr	r3, [r7, #8]
 800c904:	2b00      	cmp	r3, #0
 800c906:	d00e      	beq.n	800c926 <SDOS_SdoRes+0xb2>
            {
                /* Expedited response */
                if ( pData != ((TINITSDOUPLOADEXPRESMBX MBXMEM *) pSdoResStored)->Data )
 800c908:	4b18      	ldr	r3, [pc, #96]	; (800c96c <SDOS_SdoRes+0xf8>)
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	330c      	adds	r3, #12
 800c90e:	687a      	ldr	r2, [r7, #4]
 800c910:	429a      	cmp	r2, r3
 800c912:	d016      	beq.n	800c942 <SDOS_SdoRes+0xce>
                {
                    /* the data is not in the response buffer yet, it shall be copied */
                    MBXMEMCPY(((TINITSDOUPLOADEXPRESMBX MBXMEM *) pSdoResStored)->Data, pData, objLength);
 800c914:	4b15      	ldr	r3, [pc, #84]	; (800c96c <SDOS_SdoRes+0xf8>)
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	330c      	adds	r3, #12
 800c91a:	68ba      	ldr	r2, [r7, #8]
 800c91c:	6879      	ldr	r1, [r7, #4]
 800c91e:	4618      	mov	r0, r3
 800c920:	f000 fa7e 	bl	800ce20 <memcpy>
                if ( pData != ((TINITSDOUPLOADEXPRESMBX MBXMEM *) pSdoResStored)->Data )
 800c924:	e00d      	b.n	800c942 <SDOS_SdoRes+0xce>
                }
            }
            else
            {
                /* Normal response */
                if ( pData != ((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoResStored)->Data )
 800c926:	4b11      	ldr	r3, [pc, #68]	; (800c96c <SDOS_SdoRes+0xf8>)
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	3310      	adds	r3, #16
 800c92c:	687a      	ldr	r2, [r7, #4]
 800c92e:	429a      	cmp	r2, r3
 800c930:	d007      	beq.n	800c942 <SDOS_SdoRes+0xce>
                {
                    /* the data is not in the response buffer yet, it shall be copied */
                    MBXMEMCPY(((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoResStored)->Data, pData, objLength);
 800c932:	4b0e      	ldr	r3, [pc, #56]	; (800c96c <SDOS_SdoRes+0xf8>)
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	3310      	adds	r3, #16
 800c938:	68ba      	ldr	r2, [r7, #8]
 800c93a:	6879      	ldr	r1, [r7, #4]
 800c93c:	4618      	mov	r0, r3
 800c93e:	f000 fa6f 	bl	800ce20 <memcpy>
                }
            }
        }

        /* SDO access is finished, send the response */
        bSdoInWork = FALSE;
 800c942:	4b09      	ldr	r3, [pc, #36]	; (800c968 <SDOS_SdoRes+0xf4>)
 800c944:	2200      	movs	r2, #0
 800c946:	701a      	strb	r2, [r3, #0]
        SdoRes(abort, command, completeAccess, dataSize, objLength, pSdoResStored);
 800c948:	4b08      	ldr	r3, [pc, #32]	; (800c96c <SDOS_SdoRes+0xf8>)
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	8afc      	ldrh	r4, [r7, #22]
 800c94e:	7d3a      	ldrb	r2, [r7, #20]
 800c950:	7d79      	ldrb	r1, [r7, #21]
 800c952:	7bf8      	ldrb	r0, [r7, #15]
 800c954:	9301      	str	r3, [sp, #4]
 800c956:	68bb      	ldr	r3, [r7, #8]
 800c958:	9300      	str	r3, [sp, #0]
 800c95a:	4623      	mov	r3, r4
 800c95c:	f7ff fc18 	bl	800c190 <SdoRes>
    }
}
 800c960:	bf00      	nop
 800c962:	371c      	adds	r7, #28
 800c964:	46bd      	mov	sp, r7
 800c966:	bd90      	pop	{r4, r7, pc}
 800c968:	20000bc4 	.word	0x20000bc4
 800c96c:	20000bc0 	.word	0x20000bc0
 800c970:	20000878 	.word	0x20000878
 800c974:	20000bc6 	.word	0x20000bc6
 800c978:	20000bd0 	.word	0x20000bd0
 800c97c:	20000bc7 	.word	0x20000bc7
 800c980:	20000bd4 	.word	0x20000bd4
 800c984:	20000bc5 	.word	0x20000bc5
 800c988:	20000bb4 	.word	0x20000bb4
 800c98c:	20000bcc 	.word	0x20000bcc

0800c990 <SDOS_SdoInfoInd>:
            is received from the master and calls depending from
            the opcode the concerning function.
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 SDOS_SdoInfoInd( TSDOINFORMATION MBXMEM *pSdoInfoInd )
{
 800c990:	b590      	push	{r4, r7, lr}
 800c992:	b08f      	sub	sp, #60	; 0x3c
 800c994:	af02      	add	r7, sp, #8
 800c996:	6078      	str	r0, [r7, #4]
    UINT8 abort = 0;
 800c998:	2300      	movs	r3, #0
 800c99a:	73fb      	strb	r3, [r7, #15]
    /* the variable opCode contains the requested SDO Information type */
    UINT8 opCode = (UINT8) ((pSdoInfoInd->SdoHeader.InfoHead & INFOHEAD_OPCODE_MASK) >> INFOHEAD_OPCODE_SHIFT);
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	891b      	ldrh	r3, [r3, #8]
 800c9a0:	b2db      	uxtb	r3, r3
 800c9a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c9a6:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    OBJCONST TOBJECT OBJMEM * pObjEntry;
    UINT16 index;
    UINT8 flags = COE_SERVICE;
 800c9aa:	2302      	movs	r3, #2
 800c9ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* it has to be checked if the mailbox protocol is correct, the sent mailbox data length has to
       great enough for the service header of the requested SDO Information type */
    if ( opCode == SDOINFOSERVICE_ENTRYDESCRIPTION_Q )
 800c9b0:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800c9b4:	2b05      	cmp	r3, #5
 800c9b6:	d105      	bne.n	800c9c4 <SDOS_SdoInfoInd+0x34>
    {
        if ( pSdoInfoInd->MbxHeader.Length < SIZEOF_SDOINFOENTRYREQSTRUCT )
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	881b      	ldrh	r3, [r3, #0]
 800c9bc:	2b09      	cmp	r3, #9
 800c9be:	d807      	bhi.n	800c9d0 <SDOS_SdoInfoInd+0x40>
            return MBXERR_SIZETOOSHORT;
 800c9c0:	2306      	movs	r3, #6
 800c9c2:	e1d6      	b.n	800cd72 <SDOS_SdoInfoInd+0x3e2>
    }
    else
    {
        if ( pSdoInfoInd->MbxHeader.Length < SIZEOF_SDOINFOLISTSTRUCT )
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	881b      	ldrh	r3, [r3, #0]
 800c9c8:	2b07      	cmp	r3, #7
 800c9ca:	d801      	bhi.n	800c9d0 <SDOS_SdoInfoInd+0x40>
            return MBXERR_SIZETOOSHORT;
 800c9cc:	2306      	movs	r3, #6
 800c9ce:	e1d0      	b.n	800cd72 <SDOS_SdoInfoInd+0x3e2>
    }

    switch ( opCode )
 800c9d0:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800c9d4:	2b05      	cmp	r3, #5
 800c9d6:	f000 80c9 	beq.w	800cb6c <SDOS_SdoInfoInd+0x1dc>
 800c9da:	2b05      	cmp	r3, #5
 800c9dc:	f300 8195 	bgt.w	800cd0a <SDOS_SdoInfoInd+0x37a>
 800c9e0:	2b01      	cmp	r3, #1
 800c9e2:	d003      	beq.n	800c9ec <SDOS_SdoInfoInd+0x5c>
 800c9e4:	2b03      	cmp	r3, #3
 800c9e6:	f000 80c1 	beq.w	800cb6c <SDOS_SdoInfoInd+0x1dc>
 800c9ea:	e18e      	b.n	800cd0a <SDOS_SdoInfoInd+0x37a>
    {
    case SDOINFOSERVICE_OBJDICTIONARYLIST_Q:
        /* an object list is requested, check if the list type is supported */
        if ( SWAPWORD(pSdoInfoInd->SdoHeader.Data.List.ListType) <= INFO_LIST_TYPE_MAX )
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	899b      	ldrh	r3, [r3, #12]
 800c9f0:	2b05      	cmp	r3, #5
 800c9f2:	f200 818d 	bhi.w	800cd10 <SDOS_SdoInfoInd+0x380>
        {
            UINT16 size = 0;
 800c9f6:	2300      	movs	r3, #0
 800c9f8:	85bb      	strh	r3, [r7, #44]	; 0x2c
            /* the variable listType contains the requested listType */
            UINT8 listType = (UINT8) SWAPWORD(pSdoInfoInd->SdoHeader.Data.List.ListType);
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	899b      	ldrh	r3, [r3, #12]
 800c9fe:	75fb      	strb	r3, [r7, #23]

            /* the SDO Information Header has to be stored because this function will be
               called again if the response could not be sent with one mailbox service, the
               variable nSdoInfoFragmentsLeft is 0 zero for the first call and unequal 0
               for the following calls */
            MBXMEMCPY(aSdoInfoHeader, pSdoInfoInd, SDO_INFO_HEADER_BYTE_SIZE);
 800ca00:	220e      	movs	r2, #14
 800ca02:	6879      	ldr	r1, [r7, #4]
 800ca04:	489c      	ldr	r0, [pc, #624]	; (800cc78 <SDOS_SdoInfoInd+0x2e8>)
 800ca06:	f000 fa0b 	bl	800ce20 <memcpy>
            if ( listType-- == 0 )
 800ca0a:	7dfb      	ldrb	r3, [r7, #23]
 800ca0c:	1e5a      	subs	r2, r3, #1
 800ca0e:	75fa      	strb	r2, [r7, #23]
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d122      	bne.n	800ca5a <SDOS_SdoInfoInd+0xca>
                /* List-Type 0: length of the lists */
                UINT8 i;

                /* the needed mailbox size for List-Type 0 response is just 24 bytes, the mailbox has always
                   to be at least 24 bytes to support the SDO Information service */
                nSdoInfoFragmentsLeft = 0;
 800ca14:	4b99      	ldr	r3, [pc, #612]	; (800cc7c <SDOS_SdoInfoInd+0x2ec>)
 800ca16:	2200      	movs	r2, #0
 800ca18:	801a      	strh	r2, [r3, #0]
                for (i = 0; i < INFO_LIST_TYPE_MAX; i++)
 800ca1a:	2300      	movs	r3, #0
 800ca1c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ca20:	e014      	b.n	800ca4c <SDOS_SdoInfoInd+0xbc>
                {
                    UINT16 n = OBJ_GetNoOfObjects(i);
 800ca22:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ca26:	4618      	mov	r0, r3
 800ca28:	f7fd feae 	bl	800a788 <OBJ_GetNoOfObjects>
 800ca2c:	4603      	mov	r3, r0
 800ca2e:	823b      	strh	r3, [r7, #16]

                    /* copy the number of objects of the list type in the SDO Information response */
                    ((UINT16 MBXMEM *) &pSdoInfoInd->CoeHeader)[(SIZEOF_SDOINFOLISTSTRUCT>>1)+i] = SWAPWORD(n);
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	1d9a      	adds	r2, r3, #6
 800ca34:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ca38:	3304      	adds	r3, #4
 800ca3a:	005b      	lsls	r3, r3, #1
 800ca3c:	4413      	add	r3, r2
 800ca3e:	8a3a      	ldrh	r2, [r7, #16]
 800ca40:	801a      	strh	r2, [r3, #0]
                for (i = 0; i < INFO_LIST_TYPE_MAX; i++)
 800ca42:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ca46:	3301      	adds	r3, #1
 800ca48:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ca4c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ca50:	2b04      	cmp	r3, #4
 800ca52:	d9e6      	bls.n	800ca22 <SDOS_SdoInfoInd+0x92>
                }

                /* size of the mailbox service response */
                size = (INFO_LIST_TYPE_MAX << 1) + SIZEOF_SDOINFOLISTSTRUCT;
 800ca54:	2312      	movs	r3, #18
 800ca56:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800ca58:	e058      	b.n	800cb0c <SDOS_SdoInfoInd+0x17c>
            }
            else
            {
                /* object list with indexes is requested */
                UINT16 MBXMEM * pData;
                UINT16 n = 0;
 800ca5a:	2300      	movs	r3, #0
 800ca5c:	82bb      	strh	r3, [r7, #20]

                if ( nSdoInfoFragmentsLeft )
 800ca5e:	4b87      	ldr	r3, [pc, #540]	; (800cc7c <SDOS_SdoInfoInd+0x2ec>)
 800ca60:	881b      	ldrh	r3, [r3, #0]
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d011      	beq.n	800ca8a <SDOS_SdoInfoInd+0xfa>
                {
                    /* the next fragment of the SDO Information response shall be sent */
                    /* initialize size with the maximum size fits into one mailbox service */
                    {
                        size = u16SendMbxSize - SIZEOF_SDOINFO - MBX_HEADER_SIZE;
 800ca66:	4b86      	ldr	r3, [pc, #536]	; (800cc80 <SDOS_SdoInfoInd+0x2f0>)
 800ca68:	881b      	ldrh	r3, [r3, #0]
 800ca6a:	3b0c      	subs	r3, #12
 800ca6c:	85bb      	strh	r3, [r7, #44]	; 0x2c
                    }
                    /* initialize pData with the pointer where the fragment has to be copied */
                    pData = &((UINT16 MBXMEM *) &pSdoInfoInd->CoeHeader)[SIZEOF_SDOINFO>>1];
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	3306      	adds	r3, #6
 800ca72:	3306      	adds	r3, #6
 800ca74:	627b      	str	r3, [r7, #36]	; 0x24
                    /* initialize index with the next index to be sent */
                    index = nSdoInfoIndex;
 800ca76:	4b83      	ldr	r3, [pc, #524]	; (800cc84 <SDOS_SdoInfoInd+0x2f4>)
 800ca78:	881b      	ldrh	r3, [r3, #0]
 800ca7a:	81bb      	strh	r3, [r7, #12]
                    /* decrement the number of fragments to be sent */
                    nSdoInfoFragmentsLeft--;
 800ca7c:	4b7f      	ldr	r3, [pc, #508]	; (800cc7c <SDOS_SdoInfoInd+0x2ec>)
 800ca7e:	881b      	ldrh	r3, [r3, #0]
 800ca80:	3b01      	subs	r3, #1
 800ca82:	b29a      	uxth	r2, r3
 800ca84:	4b7d      	ldr	r3, [pc, #500]	; (800cc7c <SDOS_SdoInfoInd+0x2ec>)
 800ca86:	801a      	strh	r2, [r3, #0]
 800ca88:	e029      	b.n	800cade <SDOS_SdoInfoInd+0x14e>
                }
                else
                {
                    /* the first fragment of the SDO Information response has to be sent */
                    /* get the number of objects of the requested object list */
                    n = OBJ_GetNoOfObjects(listType);
 800ca8a:	7dfb      	ldrb	r3, [r7, #23]
 800ca8c:	4618      	mov	r0, r3
 800ca8e:	f7fd fe7b 	bl	800a788 <OBJ_GetNoOfObjects>
 800ca92:	4603      	mov	r3, r0
 800ca94:	82bb      	strh	r3, [r7, #20]
                    /* we start with index 0x1000 */
                    index = 0x1000;
 800ca96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ca9a:	81bb      	strh	r3, [r7, #12]
                    /* initialize size with the maximum size fits into one mailbox service */
                    {
                        size = u16SendMbxSize - SIZEOF_SDOINFOLISTSTRUCT - MBX_HEADER_SIZE;
 800ca9c:	4b78      	ldr	r3, [pc, #480]	; (800cc80 <SDOS_SdoInfoInd+0x2f0>)
 800ca9e:	881b      	ldrh	r3, [r3, #0]
 800caa0:	3b0e      	subs	r3, #14
 800caa2:	85bb      	strh	r3, [r7, #44]	; 0x2c
                    }
                    /* initialize pData with the pointer where the fragment has to be copied */
                    pData = &((UINT16 MBXMEM *) &pSdoInfoInd->CoeHeader)[SIZEOF_SDOINFOLISTSTRUCT>>1];
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	3306      	adds	r3, #6
 800caa8:	3308      	adds	r3, #8
 800caaa:	627b      	str	r3, [r7, #36]	; 0x24
                    /*Check if List need to be send in fragments*/
                    if( (n<<1) > size)
 800caac:	8abb      	ldrh	r3, [r7, #20]
 800caae:	005a      	lsls	r2, r3, #1
 800cab0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800cab2:	429a      	cmp	r2, r3
 800cab4:	dd10      	ble.n	800cad8 <SDOS_SdoInfoInd+0x148>
                        /*number of Bytes to transmit don't fit into one mailbox datagram*/

                        /*calculate number of fragments which need to be send
                        total number of bytes - bytes which will be transmitted with the current response plus the fragment size - 1 (to round up) divided by the size of the following fragments 
                        */
                        UINT16 Fragsize = size + 2;
 800cab6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800cab8:	3302      	adds	r3, #2
 800caba:	827b      	strh	r3, [r7, #18]
                        nSdoInfoFragmentsLeft = (((n<<1)-size + (Fragsize-1)) /Fragsize);
 800cabc:	8abb      	ldrh	r3, [r7, #20]
 800cabe:	005a      	lsls	r2, r3, #1
 800cac0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800cac2:	1ad2      	subs	r2, r2, r3
 800cac4:	8a7b      	ldrh	r3, [r7, #18]
 800cac6:	3b01      	subs	r3, #1
 800cac8:	441a      	add	r2, r3
 800caca:	8a7b      	ldrh	r3, [r7, #18]
 800cacc:	fb92 f3f3 	sdiv	r3, r2, r3
 800cad0:	b29a      	uxth	r2, r3
 800cad2:	4b6a      	ldr	r3, [pc, #424]	; (800cc7c <SDOS_SdoInfoInd+0x2ec>)
 800cad4:	801a      	strh	r2, [r3, #0]
 800cad6:	e002      	b.n	800cade <SDOS_SdoInfoInd+0x14e>
                    }
                    else
                    {
                        nSdoInfoFragmentsLeft = 0;
 800cad8:	4b68      	ldr	r3, [pc, #416]	; (800cc7c <SDOS_SdoInfoInd+0x2ec>)
 800cada:	2200      	movs	r2, #0
 800cadc:	801a      	strh	r2, [r3, #0]
                    }
                }

                /* get the next part of the requested object list */
                size = OBJ_GetObjectList(listType, &index, size, pData,&abort);
 800cade:	7dfb      	ldrb	r3, [r7, #23]
 800cae0:	b298      	uxth	r0, r3
 800cae2:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800cae4:	f107 010c 	add.w	r1, r7, #12
 800cae8:	f107 030f 	add.w	r3, r7, #15
 800caec:	9300      	str	r3, [sp, #0]
 800caee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caf0:	f7fd fe96 	bl	800a820 <OBJ_GetObjectList>
 800caf4:	4603      	mov	r3, r0
 800caf6:	85bb      	strh	r3, [r7, #44]	; 0x2c

                /* store index for next fragment */
                nSdoInfoIndex = index;
 800caf8:	89ba      	ldrh	r2, [r7, #12]
 800cafa:	4b62      	ldr	r3, [pc, #392]	; (800cc84 <SDOS_SdoInfoInd+0x2f4>)
 800cafc:	801a      	strh	r2, [r3, #0]
                /* size contains before the instruction the size still available in the mailbox buffer
                    and shall contain the size of the mailbox response data after the next instruction */
                {
                    size = u16SendMbxSize - size - MBX_HEADER_SIZE;
 800cafe:	4b60      	ldr	r3, [pc, #384]	; (800cc80 <SDOS_SdoInfoInd+0x2f0>)
 800cb00:	881a      	ldrh	r2, [r3, #0]
 800cb02:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800cb04:	1ad3      	subs	r3, r2, r3
 800cb06:	b29b      	uxth	r3, r3
 800cb08:	3b06      	subs	r3, #6
 800cb0a:	85bb      	strh	r3, [r7, #44]	; 0x2c
                }
            }

            /* size of the mailbox response data */
            pSdoInfoInd->MbxHeader.Length    = size;
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800cb10:	801a      	strh	r2, [r3, #0]

            if(abort == 0)
 800cb12:	7bfb      	ldrb	r3, [r7, #15]
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	f040 80fb 	bne.w	800cd10 <SDOS_SdoInfoInd+0x380>
            {
             pSdoInfoInd->SdoHeader.InfoHead &= ~INFOHEAD_OPCODE_MASK;
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	891b      	ldrh	r3, [r3, #8]
 800cb1e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800cb22:	b29a      	uxth	r2, r3
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	811a      	strh	r2, [r3, #8]
             pSdoInfoInd->SdoHeader.InfoHead |= (UINT16) (SDOINFOSERVICE_OBJDICTIONARYLIST_S << INFOHEAD_OPCODE_SHIFT);
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	891b      	ldrh	r3, [r3, #8]
 800cb2c:	f043 0302 	orr.w	r3, r3, #2
 800cb30:	b29a      	uxth	r2, r3
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	811a      	strh	r2, [r3, #8]
                /* number of fragments still has to be sent */
                pSdoInfoInd->SdoHeader.FragmentsLeft             = SWAPWORD(nSdoInfoFragmentsLeft);
 800cb36:	4b51      	ldr	r3, [pc, #324]	; (800cc7c <SDOS_SdoInfoInd+0x2ec>)
 800cb38:	881a      	ldrh	r2, [r3, #0]
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	815a      	strh	r2, [r3, #10]

                if (nSdoInfoFragmentsLeft)
 800cb3e:	4b4f      	ldr	r3, [pc, #316]	; (800cc7c <SDOS_SdoInfoInd+0x2ec>)
 800cb40:	881b      	ldrh	r3, [r3, #0]
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	f000 80e4 	beq.w	800cd10 <SDOS_SdoInfoInd+0x380>
                {
                    /* there still are fragments to be sent,
                       the InComplete flag in the SDO Information response has to be sent */
                    pSdoInfoInd->SdoHeader.InfoHead &= ~ INFOHEADER_INCOMPLETE_MASK;
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	891b      	ldrh	r3, [r3, #8]
 800cb4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cb50:	b29a      	uxth	r2, r3
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	811a      	strh	r2, [r3, #8]
                    pSdoInfoInd->SdoHeader.InfoHead |= (UINT16) (SDOINFOSERVICE_INCOMPLETE << INFOHEAD_OPCODE_SHIFT);
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	891b      	ldrh	r3, [r3, #8]
 800cb5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cb5e:	b29a      	uxth	r2, r3
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	811a      	strh	r2, [r3, #8]
                    /* the FRAGMENTS_FOLLOW flag has to be set for the function MBX_MailboxSendReq to
                       indicate the mailbox handler that still fragments has to be sent so that this
                        function shall be called again from COE_ContinueInd when the actual mailbox buffer
                        was sent */
                    flags = FRAGMENTS_FOLLOW | COE_SERVICE;
 800cb64:	2382      	movs	r3, #130	; 0x82
 800cb66:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                }
            }
        }
        break;
 800cb6a:	e0d1      	b.n	800cd10 <SDOS_SdoInfoInd+0x380>

    case SDOINFOSERVICE_OBJDESCRIPTION_Q:
    case SDOINFOSERVICE_ENTRYDESCRIPTION_Q:
        /* get the requested index */
        index = SWAPWORD(pSdoInfoInd->SdoHeader.Data.Obj.Index);
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	899b      	ldrh	r3, [r3, #12]
 800cb70:	81bb      	strh	r3, [r7, #12]
        if(index < 0x1000)
 800cb72:	89bb      	ldrh	r3, [r7, #12]
 800cb74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cb78:	d202      	bcs.n	800cb80 <SDOS_SdoInfoInd+0x1f0>
        {
            /*SDO Info access is only allowed for objects >= 0x1000*/
            abort = ABORTIDX_UNSUPPORTED_ACCESS;
 800cb7a:	2305      	movs	r3, #5
 800cb7c:	73fb      	strb	r3, [r7, #15]
                }
            }
            else
                abort = ABORTIDX_OBJECT_NOT_EXISTING;
        }
        break;
 800cb7e:	e0c9      	b.n	800cd14 <SDOS_SdoInfoInd+0x384>
            pObjEntry = OBJ_GetObjectHandle( index );
 800cb80:	89bb      	ldrh	r3, [r7, #12]
 800cb82:	4618      	mov	r0, r3
 800cb84:	f7fd fd12 	bl	800a5ac <OBJ_GetObjectHandle>
 800cb88:	61f8      	str	r0, [r7, #28]
            if ( pObjEntry )
 800cb8a:	69fb      	ldr	r3, [r7, #28]
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	f000 80b9 	beq.w	800cd04 <SDOS_SdoInfoInd+0x374>
                UINT16 size = 0;
 800cb92:	2300      	movs	r3, #0
 800cb94:	847b      	strh	r3, [r7, #34]	; 0x22
                if ( opCode == SDOINFOSERVICE_OBJDESCRIPTION_Q )
 800cb96:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800cb9a:	2b03      	cmp	r3, #3
 800cb9c:	d126      	bne.n	800cbec <SDOS_SdoInfoInd+0x25c>
                    OBJTOMBXMEMCPY(&pSdoInfoInd->SdoHeader.Data.Obj.Res, OBJ_GetObjDesc(pObjEntry), SDO_INFO_OBJ_DESC_SIZE);
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	f103 040e 	add.w	r4, r3, #14
 800cba4:	69f8      	ldr	r0, [r7, #28]
 800cba6:	f7fd ff77 	bl	800aa98 <OBJ_GetObjDesc>
 800cbaa:	4603      	mov	r3, r0
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	6023      	str	r3, [r4, #0]
                    size = OBJ_GetDesc(index, 0, pObjEntry, NULL) + SIZEOF_SDOINFOOBJSTRUCT;
 800cbb0:	89b8      	ldrh	r0, [r7, #12]
 800cbb2:	2300      	movs	r3, #0
 800cbb4:	69fa      	ldr	r2, [r7, #28]
 800cbb6:	2100      	movs	r1, #0
 800cbb8:	f7fd feae 	bl	800a918 <OBJ_GetDesc>
 800cbbc:	4603      	mov	r3, r0
 800cbbe:	330c      	adds	r3, #12
 800cbc0:	847b      	strh	r3, [r7, #34]	; 0x22
                    if ( size > (u16SendMbxSize - MBX_HEADER_SIZE) )
 800cbc2:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800cbc4:	4b2e      	ldr	r3, [pc, #184]	; (800cc80 <SDOS_SdoInfoInd+0x2f0>)
 800cbc6:	881b      	ldrh	r3, [r3, #0]
 800cbc8:	3b06      	subs	r3, #6
 800cbca:	429a      	cmp	r2, r3
 800cbcc:	d902      	bls.n	800cbd4 <SDOS_SdoInfoInd+0x244>
                        size = SIZEOF_SDOINFOOBJSTRUCT;
 800cbce:	230c      	movs	r3, #12
 800cbd0:	847b      	strh	r3, [r7, #34]	; 0x22
 800cbd2:	e07b      	b.n	800cccc <SDOS_SdoInfoInd+0x33c>
                        size = OBJ_GetDesc(index, 0, pObjEntry, ((UINT16 MBXMEM *) &(&pSdoInfoInd->SdoHeader.Data.Obj.Res)[1])) + SIZEOF_SDOINFOOBJSTRUCT;
 800cbd4:	89b8      	ldrh	r0, [r7, #12]
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	330e      	adds	r3, #14
 800cbda:	3304      	adds	r3, #4
 800cbdc:	69fa      	ldr	r2, [r7, #28]
 800cbde:	2100      	movs	r1, #0
 800cbe0:	f7fd fe9a 	bl	800a918 <OBJ_GetDesc>
 800cbe4:	4603      	mov	r3, r0
 800cbe6:	330c      	adds	r3, #12
 800cbe8:	847b      	strh	r3, [r7, #34]	; 0x22
 800cbea:	e06f      	b.n	800cccc <SDOS_SdoInfoInd+0x33c>
                    UINT8 subindex = (UINT8) ((pSdoInfoInd->SdoHeader.Data.Entry.Info & ENTRY_MASK_SUBINDEX) >> ENTRY_SUBINDEX_SHIFT);
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	89db      	ldrh	r3, [r3, #14]
 800cbf0:	76fb      	strb	r3, [r7, #27]
                    UINT8 maxSubindex = (OBJ_GetObjDesc(pObjEntry)->ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT;
 800cbf2:	69f8      	ldr	r0, [r7, #28]
 800cbf4:	f7fd ff50 	bl	800aa98 <OBJ_GetObjDesc>
 800cbf8:	4603      	mov	r3, r0
 800cbfa:	885b      	ldrh	r3, [r3, #2]
 800cbfc:	76bb      	strb	r3, [r7, #26]
                    if ( subindex <= maxSubindex )
 800cbfe:	7efa      	ldrb	r2, [r7, #27]
 800cc00:	7ebb      	ldrb	r3, [r7, #26]
 800cc02:	429a      	cmp	r2, r3
 800cc04:	d860      	bhi.n	800ccc8 <SDOS_SdoInfoInd+0x338>
                        OBJTOMBXMEMCPY(&pSdoInfoInd->SdoHeader.Data.Entry.Res, OBJ_GetEntryDesc(pObjEntry, subindex), SIZEOF(TSDOINFOENTRYDESC));
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	f103 0410 	add.w	r4, r3, #16
 800cc0c:	7efb      	ldrb	r3, [r7, #27]
 800cc0e:	4619      	mov	r1, r3
 800cc10:	69f8      	ldr	r0, [r7, #28]
 800cc12:	f7fd ff15 	bl	800aa40 <OBJ_GetEntryDesc>
 800cc16:	4603      	mov	r3, r0
 800cc18:	2206      	movs	r2, #6
 800cc1a:	4619      	mov	r1, r3
 800cc1c:	4620      	mov	r0, r4
 800cc1e:	f000 f8ff 	bl	800ce20 <memcpy>
                        pSdoInfoInd->SdoHeader.Data.Entry.Info &= ~ENTRY_MASK_VALUEINFO;
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	89db      	ldrh	r3, [r3, #14]
 800cc26:	b2db      	uxtb	r3, r3
 800cc28:	b29a      	uxth	r2, r3
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	81da      	strh	r2, [r3, #14]
                        ObjectFlags = OBJ_GetObjDesc(pObjEntry)->ObjFlags;
 800cc2e:	69f8      	ldr	r0, [r7, #28]
 800cc30:	f7fd ff32 	bl	800aa98 <OBJ_GetObjDesc>
 800cc34:	4603      	mov	r3, r0
 800cc36:	885b      	ldrh	r3, [r3, #2]
 800cc38:	833b      	strh	r3, [r7, #24]
                        ObjectFlags = (ObjectFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 800cc3a:	8b3b      	ldrh	r3, [r7, #24]
 800cc3c:	121b      	asrs	r3, r3, #8
 800cc3e:	b29b      	uxth	r3, r3
 800cc40:	f003 030f 	and.w	r3, r3, #15
 800cc44:	833b      	strh	r3, [r7, #24]
                        if(((ObjectFlags == OBJCODE_ARR) || (ObjectFlags == OBJCODE_REC)) && (subindex == 0) )
 800cc46:	8b3b      	ldrh	r3, [r7, #24]
 800cc48:	2b08      	cmp	r3, #8
 800cc4a:	d002      	beq.n	800cc52 <SDOS_SdoInfoInd+0x2c2>
 800cc4c:	8b3b      	ldrh	r3, [r7, #24]
 800cc4e:	2b09      	cmp	r3, #9
 800cc50:	d11c      	bne.n	800cc8c <SDOS_SdoInfoInd+0x2fc>
 800cc52:	7efb      	ldrb	r3, [r7, #27]
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d119      	bne.n	800cc8c <SDOS_SdoInfoInd+0x2fc>
                            OBJTOMBXSTRCPY( ((UINT16 MBXMEM *) &(&pSdoInfoInd->SdoHeader.Data.Entry.Res)[1]), aSubindexDesc, SIZEOF(aSubindexDesc) );
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	3310      	adds	r3, #16
 800cc5c:	3306      	adds	r3, #6
 800cc5e:	4a0a      	ldr	r2, [pc, #40]	; (800cc88 <SDOS_SdoInfoInd+0x2f8>)
 800cc60:	6814      	ldr	r4, [r2, #0]
 800cc62:	6850      	ldr	r0, [r2, #4]
 800cc64:	6891      	ldr	r1, [r2, #8]
 800cc66:	601c      	str	r4, [r3, #0]
 800cc68:	6058      	str	r0, [r3, #4]
 800cc6a:	6099      	str	r1, [r3, #8]
 800cc6c:	7b12      	ldrb	r2, [r2, #12]
 800cc6e:	731a      	strb	r2, [r3, #12]
                            size = 12 + SIZEOF_SDOINFO + SIZEOF(TSDOINFOENTRY); // 12: Length of "SubIndex 000"
 800cc70:	231c      	movs	r3, #28
 800cc72:	847b      	strh	r3, [r7, #34]	; 0x22
 800cc74:	e02a      	b.n	800cccc <SDOS_SdoInfoInd+0x33c>
 800cc76:	bf00      	nop
 800cc78:	20000ba4 	.word	0x20000ba4
 800cc7c:	20000bb8 	.word	0x20000bb8
 800cc80:	20000878 	.word	0x20000878
 800cc84:	20000bba 	.word	0x20000bba
 800cc88:	20000360 	.word	0x20000360
                            size = OBJ_GetDesc(index, subindex, pObjEntry, NULL) + SIZEOF_SDOINFO + SIZEOF(TSDOINFOENTRY);
 800cc8c:	89b8      	ldrh	r0, [r7, #12]
 800cc8e:	7ef9      	ldrb	r1, [r7, #27]
 800cc90:	2300      	movs	r3, #0
 800cc92:	69fa      	ldr	r2, [r7, #28]
 800cc94:	f7fd fe40 	bl	800a918 <OBJ_GetDesc>
 800cc98:	4603      	mov	r3, r0
 800cc9a:	3310      	adds	r3, #16
 800cc9c:	847b      	strh	r3, [r7, #34]	; 0x22
                            if ( size > (u16SendMbxSize - MBX_HEADER_SIZE) )
 800cc9e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800cca0:	4b36      	ldr	r3, [pc, #216]	; (800cd7c <SDOS_SdoInfoInd+0x3ec>)
 800cca2:	881b      	ldrh	r3, [r3, #0]
 800cca4:	3b06      	subs	r3, #6
 800cca6:	429a      	cmp	r2, r3
 800cca8:	d902      	bls.n	800ccb0 <SDOS_SdoInfoInd+0x320>
                                size =  SIZEOF_SDOINFO + SIZEOF(TSDOINFOENTRY);
 800ccaa:	2310      	movs	r3, #16
 800ccac:	847b      	strh	r3, [r7, #34]	; 0x22
 800ccae:	e00d      	b.n	800cccc <SDOS_SdoInfoInd+0x33c>
                                size = OBJ_GetDesc(index, subindex, pObjEntry, ((UINT16 MBXMEM *) &(&pSdoInfoInd->SdoHeader.Data.Entry.Res)[1])) + SIZEOF_SDOINFO + SIZEOF(TSDOINFOENTRY);
 800ccb0:	89b8      	ldrh	r0, [r7, #12]
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	3310      	adds	r3, #16
 800ccb6:	3306      	adds	r3, #6
 800ccb8:	7ef9      	ldrb	r1, [r7, #27]
 800ccba:	69fa      	ldr	r2, [r7, #28]
 800ccbc:	f7fd fe2c 	bl	800a918 <OBJ_GetDesc>
 800ccc0:	4603      	mov	r3, r0
 800ccc2:	3310      	adds	r3, #16
 800ccc4:	847b      	strh	r3, [r7, #34]	; 0x22
 800ccc6:	e001      	b.n	800cccc <SDOS_SdoInfoInd+0x33c>
                        abort = ABORTIDX_SUBINDEX_NOT_EXISTING;
 800ccc8:	2311      	movs	r3, #17
 800ccca:	73fb      	strb	r3, [r7, #15]
                if ( abort == 0 )
 800cccc:	7bfb      	ldrb	r3, [r7, #15]
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d120      	bne.n	800cd14 <SDOS_SdoInfoInd+0x384>
                        pSdoInfoInd->SdoHeader.FragmentsLeft = 0;
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	2200      	movs	r2, #0
 800ccd6:	815a      	strh	r2, [r3, #10]
                        pSdoInfoInd->MbxHeader.Length = size;
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800ccdc:	801a      	strh	r2, [r3, #0]
                        pSdoInfoInd->SdoHeader.InfoHead &= ~INFOHEAD_OPCODE_MASK;
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	891b      	ldrh	r3, [r3, #8]
 800cce2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800cce6:	b29a      	uxth	r2, r3
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	811a      	strh	r2, [r3, #8]
                        pSdoInfoInd->SdoHeader.InfoHead |= (UINT16)((opCode + 1) << INFOHEAD_OPCODE_SHIFT);
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	891a      	ldrh	r2, [r3, #8]
 800ccf0:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800ccf4:	b29b      	uxth	r3, r3
 800ccf6:	3301      	adds	r3, #1
 800ccf8:	b29b      	uxth	r3, r3
 800ccfa:	4313      	orrs	r3, r2
 800ccfc:	b29a      	uxth	r2, r3
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	811a      	strh	r2, [r3, #8]
        break;
 800cd02:	e007      	b.n	800cd14 <SDOS_SdoInfoInd+0x384>
                abort = ABORTIDX_OBJECT_NOT_EXISTING;
 800cd04:	2308      	movs	r3, #8
 800cd06:	73fb      	strb	r3, [r7, #15]
        break;
 800cd08:	e004      	b.n	800cd14 <SDOS_SdoInfoInd+0x384>
    default:
        abort = ABORTIDX_COMMAND_SPECIFIER_UNKNOWN;
 800cd0a:	2303      	movs	r3, #3
 800cd0c:	73fb      	strb	r3, [r7, #15]
 800cd0e:	e002      	b.n	800cd16 <SDOS_SdoInfoInd+0x386>
        break;
 800cd10:	bf00      	nop
 800cd12:	e000      	b.n	800cd16 <SDOS_SdoInfoInd+0x386>
        break;
 800cd14:	bf00      	nop
    }

    if ( abort )
 800cd16:	7bfb      	ldrb	r3, [r7, #15]
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	d01d      	beq.n	800cd58 <SDOS_SdoInfoInd+0x3c8>
    {
        /* send a SDO Information Error response */
        pSdoInfoInd->MbxHeader.Length = SIZEOF_SDOINFOERRORSTRUCT;
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	220a      	movs	r2, #10
 800cd20:	801a      	strh	r2, [r3, #0]

        pSdoInfoInd->SdoHeader.InfoHead &= ~INFOHEAD_OPCODE_MASK;
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	891b      	ldrh	r3, [r3, #8]
 800cd26:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800cd2a:	b29a      	uxth	r2, r3
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	811a      	strh	r2, [r3, #8]
        pSdoInfoInd->SdoHeader.InfoHead |= (UINT16) ((SDOINFOSERVICE_ERROR_Q) << INFOHEAD_OPCODE_SHIFT);
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	891b      	ldrh	r3, [r3, #8]
 800cd34:	f043 0307 	orr.w	r3, r3, #7
 800cd38:	b29a      	uxth	r2, r3
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	811a      	strh	r2, [r3, #8]

        pSdoInfoInd->SdoHeader.FragmentsLeft = 0;
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	2200      	movs	r2, #0
 800cd42:	815a      	strh	r2, [r3, #10]
        pSdoInfoInd->SdoHeader.Data.Error.ErrorCode = SWAPDWORD(cAbortCode[abort]);
 800cd44:	7bfb      	ldrb	r3, [r7, #15]
 800cd46:	461a      	mov	r2, r3
 800cd48:	4b0d      	ldr	r3, [pc, #52]	; (800cd80 <SDOS_SdoInfoInd+0x3f0>)
 800cd4a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	60da      	str	r2, [r3, #12]

        nSdoInfoFragmentsLeft = 0;
 800cd52:	4b0c      	ldr	r3, [pc, #48]	; (800cd84 <SDOS_SdoInfoInd+0x3f4>)
 800cd54:	2200      	movs	r2, #0
 800cd56:	801a      	strh	r2, [r3, #0]
    }

    if (MBX_MailboxSendReq((TMBX MBXMEM *) pSdoInfoInd, flags) != 0)
 800cd58:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cd5c:	4619      	mov	r1, r3
 800cd5e:	6878      	ldr	r0, [r7, #4]
 800cd60:	f7fd fa50 	bl	800a204 <MBX_MailboxSendReq>
 800cd64:	4603      	mov	r3, r0
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d002      	beq.n	800cd70 <SDOS_SdoInfoInd+0x3e0>
    {
        /* if the mailbox response could not be sent (or stored), the response will be
           stored in the variable pCoeSendStored and will be sent automatically
            from the mailbox handler (COE_ContinueInd) when the send mailbox will be read
            the next time from the master */
        pCoeSendStored = (TMBX MBXMEM *) pSdoInfoInd;
 800cd6a:	4a07      	ldr	r2, [pc, #28]	; (800cd88 <SDOS_SdoInfoInd+0x3f8>)
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	6013      	str	r3, [r2, #0]
    }

    return 0;
 800cd70:	2300      	movs	r3, #0
}
 800cd72:	4618      	mov	r0, r3
 800cd74:	3734      	adds	r7, #52	; 0x34
 800cd76:	46bd      	mov	sp, r7
 800cd78:	bd90      	pop	{r4, r7, pc}
 800cd7a:	bf00      	nop
 800cd7c:	20000878 	.word	0x20000878
 800cd80:	0800db54 	.word	0x0800db54
 800cd84:	20000bb8 	.word	0x20000bb8
 800cd88:	2000064c 	.word	0x2000064c

0800cd8c <__errno>:
 800cd8c:	4b01      	ldr	r3, [pc, #4]	; (800cd94 <__errno+0x8>)
 800cd8e:	6818      	ldr	r0, [r3, #0]
 800cd90:	4770      	bx	lr
 800cd92:	bf00      	nop
 800cd94:	20000370 	.word	0x20000370

0800cd98 <__libc_init_array>:
 800cd98:	b570      	push	{r4, r5, r6, lr}
 800cd9a:	4d0d      	ldr	r5, [pc, #52]	; (800cdd0 <__libc_init_array+0x38>)
 800cd9c:	4c0d      	ldr	r4, [pc, #52]	; (800cdd4 <__libc_init_array+0x3c>)
 800cd9e:	1b64      	subs	r4, r4, r5
 800cda0:	10a4      	asrs	r4, r4, #2
 800cda2:	2600      	movs	r6, #0
 800cda4:	42a6      	cmp	r6, r4
 800cda6:	d109      	bne.n	800cdbc <__libc_init_array+0x24>
 800cda8:	4d0b      	ldr	r5, [pc, #44]	; (800cdd8 <__libc_init_array+0x40>)
 800cdaa:	4c0c      	ldr	r4, [pc, #48]	; (800cddc <__libc_init_array+0x44>)
 800cdac:	f000 f94c 	bl	800d048 <_init>
 800cdb0:	1b64      	subs	r4, r4, r5
 800cdb2:	10a4      	asrs	r4, r4, #2
 800cdb4:	2600      	movs	r6, #0
 800cdb6:	42a6      	cmp	r6, r4
 800cdb8:	d105      	bne.n	800cdc6 <__libc_init_array+0x2e>
 800cdba:	bd70      	pop	{r4, r5, r6, pc}
 800cdbc:	f855 3b04 	ldr.w	r3, [r5], #4
 800cdc0:	4798      	blx	r3
 800cdc2:	3601      	adds	r6, #1
 800cdc4:	e7ee      	b.n	800cda4 <__libc_init_array+0xc>
 800cdc6:	f855 3b04 	ldr.w	r3, [r5], #4
 800cdca:	4798      	blx	r3
 800cdcc:	3601      	adds	r6, #1
 800cdce:	e7f2      	b.n	800cdb6 <__libc_init_array+0x1e>
 800cdd0:	0800dbd4 	.word	0x0800dbd4
 800cdd4:	0800dbd4 	.word	0x0800dbd4
 800cdd8:	0800dbd4 	.word	0x0800dbd4
 800cddc:	0800dbd8 	.word	0x0800dbd8

0800cde0 <malloc>:
 800cde0:	4b02      	ldr	r3, [pc, #8]	; (800cdec <malloc+0xc>)
 800cde2:	4601      	mov	r1, r0
 800cde4:	6818      	ldr	r0, [r3, #0]
 800cde6:	f000 b89d 	b.w	800cf24 <_malloc_r>
 800cdea:	bf00      	nop
 800cdec:	20000370 	.word	0x20000370

0800cdf0 <free>:
 800cdf0:	4b02      	ldr	r3, [pc, #8]	; (800cdfc <free+0xc>)
 800cdf2:	4601      	mov	r1, r0
 800cdf4:	6818      	ldr	r0, [r3, #0]
 800cdf6:	f000 b829 	b.w	800ce4c <_free_r>
 800cdfa:	bf00      	nop
 800cdfc:	20000370 	.word	0x20000370

0800ce00 <memcmp>:
 800ce00:	b510      	push	{r4, lr}
 800ce02:	3901      	subs	r1, #1
 800ce04:	4402      	add	r2, r0
 800ce06:	4290      	cmp	r0, r2
 800ce08:	d101      	bne.n	800ce0e <memcmp+0xe>
 800ce0a:	2000      	movs	r0, #0
 800ce0c:	e005      	b.n	800ce1a <memcmp+0x1a>
 800ce0e:	7803      	ldrb	r3, [r0, #0]
 800ce10:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ce14:	42a3      	cmp	r3, r4
 800ce16:	d001      	beq.n	800ce1c <memcmp+0x1c>
 800ce18:	1b18      	subs	r0, r3, r4
 800ce1a:	bd10      	pop	{r4, pc}
 800ce1c:	3001      	adds	r0, #1
 800ce1e:	e7f2      	b.n	800ce06 <memcmp+0x6>

0800ce20 <memcpy>:
 800ce20:	440a      	add	r2, r1
 800ce22:	4291      	cmp	r1, r2
 800ce24:	f100 33ff 	add.w	r3, r0, #4294967295
 800ce28:	d100      	bne.n	800ce2c <memcpy+0xc>
 800ce2a:	4770      	bx	lr
 800ce2c:	b510      	push	{r4, lr}
 800ce2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ce32:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ce36:	4291      	cmp	r1, r2
 800ce38:	d1f9      	bne.n	800ce2e <memcpy+0xe>
 800ce3a:	bd10      	pop	{r4, pc}

0800ce3c <memset>:
 800ce3c:	4402      	add	r2, r0
 800ce3e:	4603      	mov	r3, r0
 800ce40:	4293      	cmp	r3, r2
 800ce42:	d100      	bne.n	800ce46 <memset+0xa>
 800ce44:	4770      	bx	lr
 800ce46:	f803 1b01 	strb.w	r1, [r3], #1
 800ce4a:	e7f9      	b.n	800ce40 <memset+0x4>

0800ce4c <_free_r>:
 800ce4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ce4e:	2900      	cmp	r1, #0
 800ce50:	d044      	beq.n	800cedc <_free_r+0x90>
 800ce52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ce56:	9001      	str	r0, [sp, #4]
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	f1a1 0404 	sub.w	r4, r1, #4
 800ce5e:	bfb8      	it	lt
 800ce60:	18e4      	addlt	r4, r4, r3
 800ce62:	f000 f8e3 	bl	800d02c <__malloc_lock>
 800ce66:	4a1e      	ldr	r2, [pc, #120]	; (800cee0 <_free_r+0x94>)
 800ce68:	9801      	ldr	r0, [sp, #4]
 800ce6a:	6813      	ldr	r3, [r2, #0]
 800ce6c:	b933      	cbnz	r3, 800ce7c <_free_r+0x30>
 800ce6e:	6063      	str	r3, [r4, #4]
 800ce70:	6014      	str	r4, [r2, #0]
 800ce72:	b003      	add	sp, #12
 800ce74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ce78:	f000 b8de 	b.w	800d038 <__malloc_unlock>
 800ce7c:	42a3      	cmp	r3, r4
 800ce7e:	d908      	bls.n	800ce92 <_free_r+0x46>
 800ce80:	6825      	ldr	r5, [r4, #0]
 800ce82:	1961      	adds	r1, r4, r5
 800ce84:	428b      	cmp	r3, r1
 800ce86:	bf01      	itttt	eq
 800ce88:	6819      	ldreq	r1, [r3, #0]
 800ce8a:	685b      	ldreq	r3, [r3, #4]
 800ce8c:	1949      	addeq	r1, r1, r5
 800ce8e:	6021      	streq	r1, [r4, #0]
 800ce90:	e7ed      	b.n	800ce6e <_free_r+0x22>
 800ce92:	461a      	mov	r2, r3
 800ce94:	685b      	ldr	r3, [r3, #4]
 800ce96:	b10b      	cbz	r3, 800ce9c <_free_r+0x50>
 800ce98:	42a3      	cmp	r3, r4
 800ce9a:	d9fa      	bls.n	800ce92 <_free_r+0x46>
 800ce9c:	6811      	ldr	r1, [r2, #0]
 800ce9e:	1855      	adds	r5, r2, r1
 800cea0:	42a5      	cmp	r5, r4
 800cea2:	d10b      	bne.n	800cebc <_free_r+0x70>
 800cea4:	6824      	ldr	r4, [r4, #0]
 800cea6:	4421      	add	r1, r4
 800cea8:	1854      	adds	r4, r2, r1
 800ceaa:	42a3      	cmp	r3, r4
 800ceac:	6011      	str	r1, [r2, #0]
 800ceae:	d1e0      	bne.n	800ce72 <_free_r+0x26>
 800ceb0:	681c      	ldr	r4, [r3, #0]
 800ceb2:	685b      	ldr	r3, [r3, #4]
 800ceb4:	6053      	str	r3, [r2, #4]
 800ceb6:	4421      	add	r1, r4
 800ceb8:	6011      	str	r1, [r2, #0]
 800ceba:	e7da      	b.n	800ce72 <_free_r+0x26>
 800cebc:	d902      	bls.n	800cec4 <_free_r+0x78>
 800cebe:	230c      	movs	r3, #12
 800cec0:	6003      	str	r3, [r0, #0]
 800cec2:	e7d6      	b.n	800ce72 <_free_r+0x26>
 800cec4:	6825      	ldr	r5, [r4, #0]
 800cec6:	1961      	adds	r1, r4, r5
 800cec8:	428b      	cmp	r3, r1
 800ceca:	bf04      	itt	eq
 800cecc:	6819      	ldreq	r1, [r3, #0]
 800cece:	685b      	ldreq	r3, [r3, #4]
 800ced0:	6063      	str	r3, [r4, #4]
 800ced2:	bf04      	itt	eq
 800ced4:	1949      	addeq	r1, r1, r5
 800ced6:	6021      	streq	r1, [r4, #0]
 800ced8:	6054      	str	r4, [r2, #4]
 800ceda:	e7ca      	b.n	800ce72 <_free_r+0x26>
 800cedc:	b003      	add	sp, #12
 800cede:	bd30      	pop	{r4, r5, pc}
 800cee0:	20000bdc 	.word	0x20000bdc

0800cee4 <sbrk_aligned>:
 800cee4:	b570      	push	{r4, r5, r6, lr}
 800cee6:	4e0e      	ldr	r6, [pc, #56]	; (800cf20 <sbrk_aligned+0x3c>)
 800cee8:	460c      	mov	r4, r1
 800ceea:	6831      	ldr	r1, [r6, #0]
 800ceec:	4605      	mov	r5, r0
 800ceee:	b911      	cbnz	r1, 800cef6 <sbrk_aligned+0x12>
 800cef0:	f000 f88c 	bl	800d00c <_sbrk_r>
 800cef4:	6030      	str	r0, [r6, #0]
 800cef6:	4621      	mov	r1, r4
 800cef8:	4628      	mov	r0, r5
 800cefa:	f000 f887 	bl	800d00c <_sbrk_r>
 800cefe:	1c43      	adds	r3, r0, #1
 800cf00:	d00a      	beq.n	800cf18 <sbrk_aligned+0x34>
 800cf02:	1cc4      	adds	r4, r0, #3
 800cf04:	f024 0403 	bic.w	r4, r4, #3
 800cf08:	42a0      	cmp	r0, r4
 800cf0a:	d007      	beq.n	800cf1c <sbrk_aligned+0x38>
 800cf0c:	1a21      	subs	r1, r4, r0
 800cf0e:	4628      	mov	r0, r5
 800cf10:	f000 f87c 	bl	800d00c <_sbrk_r>
 800cf14:	3001      	adds	r0, #1
 800cf16:	d101      	bne.n	800cf1c <sbrk_aligned+0x38>
 800cf18:	f04f 34ff 	mov.w	r4, #4294967295
 800cf1c:	4620      	mov	r0, r4
 800cf1e:	bd70      	pop	{r4, r5, r6, pc}
 800cf20:	20000be0 	.word	0x20000be0

0800cf24 <_malloc_r>:
 800cf24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf28:	1ccd      	adds	r5, r1, #3
 800cf2a:	f025 0503 	bic.w	r5, r5, #3
 800cf2e:	3508      	adds	r5, #8
 800cf30:	2d0c      	cmp	r5, #12
 800cf32:	bf38      	it	cc
 800cf34:	250c      	movcc	r5, #12
 800cf36:	2d00      	cmp	r5, #0
 800cf38:	4607      	mov	r7, r0
 800cf3a:	db01      	blt.n	800cf40 <_malloc_r+0x1c>
 800cf3c:	42a9      	cmp	r1, r5
 800cf3e:	d905      	bls.n	800cf4c <_malloc_r+0x28>
 800cf40:	230c      	movs	r3, #12
 800cf42:	603b      	str	r3, [r7, #0]
 800cf44:	2600      	movs	r6, #0
 800cf46:	4630      	mov	r0, r6
 800cf48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf4c:	4e2e      	ldr	r6, [pc, #184]	; (800d008 <_malloc_r+0xe4>)
 800cf4e:	f000 f86d 	bl	800d02c <__malloc_lock>
 800cf52:	6833      	ldr	r3, [r6, #0]
 800cf54:	461c      	mov	r4, r3
 800cf56:	bb34      	cbnz	r4, 800cfa6 <_malloc_r+0x82>
 800cf58:	4629      	mov	r1, r5
 800cf5a:	4638      	mov	r0, r7
 800cf5c:	f7ff ffc2 	bl	800cee4 <sbrk_aligned>
 800cf60:	1c43      	adds	r3, r0, #1
 800cf62:	4604      	mov	r4, r0
 800cf64:	d14d      	bne.n	800d002 <_malloc_r+0xde>
 800cf66:	6834      	ldr	r4, [r6, #0]
 800cf68:	4626      	mov	r6, r4
 800cf6a:	2e00      	cmp	r6, #0
 800cf6c:	d140      	bne.n	800cff0 <_malloc_r+0xcc>
 800cf6e:	6823      	ldr	r3, [r4, #0]
 800cf70:	4631      	mov	r1, r6
 800cf72:	4638      	mov	r0, r7
 800cf74:	eb04 0803 	add.w	r8, r4, r3
 800cf78:	f000 f848 	bl	800d00c <_sbrk_r>
 800cf7c:	4580      	cmp	r8, r0
 800cf7e:	d13a      	bne.n	800cff6 <_malloc_r+0xd2>
 800cf80:	6821      	ldr	r1, [r4, #0]
 800cf82:	3503      	adds	r5, #3
 800cf84:	1a6d      	subs	r5, r5, r1
 800cf86:	f025 0503 	bic.w	r5, r5, #3
 800cf8a:	3508      	adds	r5, #8
 800cf8c:	2d0c      	cmp	r5, #12
 800cf8e:	bf38      	it	cc
 800cf90:	250c      	movcc	r5, #12
 800cf92:	4629      	mov	r1, r5
 800cf94:	4638      	mov	r0, r7
 800cf96:	f7ff ffa5 	bl	800cee4 <sbrk_aligned>
 800cf9a:	3001      	adds	r0, #1
 800cf9c:	d02b      	beq.n	800cff6 <_malloc_r+0xd2>
 800cf9e:	6823      	ldr	r3, [r4, #0]
 800cfa0:	442b      	add	r3, r5
 800cfa2:	6023      	str	r3, [r4, #0]
 800cfa4:	e00e      	b.n	800cfc4 <_malloc_r+0xa0>
 800cfa6:	6822      	ldr	r2, [r4, #0]
 800cfa8:	1b52      	subs	r2, r2, r5
 800cfaa:	d41e      	bmi.n	800cfea <_malloc_r+0xc6>
 800cfac:	2a0b      	cmp	r2, #11
 800cfae:	d916      	bls.n	800cfde <_malloc_r+0xba>
 800cfb0:	1961      	adds	r1, r4, r5
 800cfb2:	42a3      	cmp	r3, r4
 800cfb4:	6025      	str	r5, [r4, #0]
 800cfb6:	bf18      	it	ne
 800cfb8:	6059      	strne	r1, [r3, #4]
 800cfba:	6863      	ldr	r3, [r4, #4]
 800cfbc:	bf08      	it	eq
 800cfbe:	6031      	streq	r1, [r6, #0]
 800cfc0:	5162      	str	r2, [r4, r5]
 800cfc2:	604b      	str	r3, [r1, #4]
 800cfc4:	4638      	mov	r0, r7
 800cfc6:	f104 060b 	add.w	r6, r4, #11
 800cfca:	f000 f835 	bl	800d038 <__malloc_unlock>
 800cfce:	f026 0607 	bic.w	r6, r6, #7
 800cfd2:	1d23      	adds	r3, r4, #4
 800cfd4:	1af2      	subs	r2, r6, r3
 800cfd6:	d0b6      	beq.n	800cf46 <_malloc_r+0x22>
 800cfd8:	1b9b      	subs	r3, r3, r6
 800cfda:	50a3      	str	r3, [r4, r2]
 800cfdc:	e7b3      	b.n	800cf46 <_malloc_r+0x22>
 800cfde:	6862      	ldr	r2, [r4, #4]
 800cfe0:	42a3      	cmp	r3, r4
 800cfe2:	bf0c      	ite	eq
 800cfe4:	6032      	streq	r2, [r6, #0]
 800cfe6:	605a      	strne	r2, [r3, #4]
 800cfe8:	e7ec      	b.n	800cfc4 <_malloc_r+0xa0>
 800cfea:	4623      	mov	r3, r4
 800cfec:	6864      	ldr	r4, [r4, #4]
 800cfee:	e7b2      	b.n	800cf56 <_malloc_r+0x32>
 800cff0:	4634      	mov	r4, r6
 800cff2:	6876      	ldr	r6, [r6, #4]
 800cff4:	e7b9      	b.n	800cf6a <_malloc_r+0x46>
 800cff6:	230c      	movs	r3, #12
 800cff8:	603b      	str	r3, [r7, #0]
 800cffa:	4638      	mov	r0, r7
 800cffc:	f000 f81c 	bl	800d038 <__malloc_unlock>
 800d000:	e7a1      	b.n	800cf46 <_malloc_r+0x22>
 800d002:	6025      	str	r5, [r4, #0]
 800d004:	e7de      	b.n	800cfc4 <_malloc_r+0xa0>
 800d006:	bf00      	nop
 800d008:	20000bdc 	.word	0x20000bdc

0800d00c <_sbrk_r>:
 800d00c:	b538      	push	{r3, r4, r5, lr}
 800d00e:	4d06      	ldr	r5, [pc, #24]	; (800d028 <_sbrk_r+0x1c>)
 800d010:	2300      	movs	r3, #0
 800d012:	4604      	mov	r4, r0
 800d014:	4608      	mov	r0, r1
 800d016:	602b      	str	r3, [r5, #0]
 800d018:	f7f3 ffc6 	bl	8000fa8 <_sbrk>
 800d01c:	1c43      	adds	r3, r0, #1
 800d01e:	d102      	bne.n	800d026 <_sbrk_r+0x1a>
 800d020:	682b      	ldr	r3, [r5, #0]
 800d022:	b103      	cbz	r3, 800d026 <_sbrk_r+0x1a>
 800d024:	6023      	str	r3, [r4, #0]
 800d026:	bd38      	pop	{r3, r4, r5, pc}
 800d028:	20000be4 	.word	0x20000be4

0800d02c <__malloc_lock>:
 800d02c:	4801      	ldr	r0, [pc, #4]	; (800d034 <__malloc_lock+0x8>)
 800d02e:	f000 b809 	b.w	800d044 <__retarget_lock_acquire_recursive>
 800d032:	bf00      	nop
 800d034:	20000be8 	.word	0x20000be8

0800d038 <__malloc_unlock>:
 800d038:	4801      	ldr	r0, [pc, #4]	; (800d040 <__malloc_unlock+0x8>)
 800d03a:	f000 b804 	b.w	800d046 <__retarget_lock_release_recursive>
 800d03e:	bf00      	nop
 800d040:	20000be8 	.word	0x20000be8

0800d044 <__retarget_lock_acquire_recursive>:
 800d044:	4770      	bx	lr

0800d046 <__retarget_lock_release_recursive>:
 800d046:	4770      	bx	lr

0800d048 <_init>:
 800d048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d04a:	bf00      	nop
 800d04c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d04e:	bc08      	pop	{r3}
 800d050:	469e      	mov	lr, r3
 800d052:	4770      	bx	lr

0800d054 <_fini>:
 800d054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d056:	bf00      	nop
 800d058:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d05a:	bc08      	pop	{r3}
 800d05c:	469e      	mov	lr, r3
 800d05e:	4770      	bx	lr
