# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../project_I2C_SPI.srcs/sources_1/new/I2C_Master.sv" \
"../../../../project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv" \
"../../../../project_I2C_SPI.srcs/sim_1/new/TB_I2C_MASTER_SLAVE.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
