<?xml version="1.0" encoding="UTF-8"?>
<model fullName="Squelette_DSPBuilder" name="Squelette_DSPBuilder" subtype="Subsystem" synthesizable="true" type="SubSystem" checksum="3067795948" modelLocation="C:\Travail\S6elec\FPGA\Squelette1\Squelette_Quartus\Squelette_DSPBuilder\Squelette_DSPBuilder.slx" modelDate="2014-07-10"><clockdomain export="false" name="Clock_50MHz" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="0" ResetRegisterCascadeDepth="0" SimulationStartCycle="200" Reset="aclr" ResetType="ACTIVE_LOW" ClockName="Clock_50MHz"/><clockdomain export="false" name="Clock_125MHz" InitialClockValue="1" Period="8 ns" PhaseDelay="0 fs" ResetLatency="0" ResetRegisterCascadeDepth="0" SimulationStartCycle="500" Reset="aclr_125" ResetType="ACTIVE_LOW" ClockName="Clock_125MHz"/><clockdomain export="false" name="Clock_2MHz" InitialClockValue="1" Period="500 ns" PhaseDelay="0 fs" ResetLatency="0" ResetRegisterCascadeDepth="0" SimulationStartCycle="8" Reset="aclr_2" ResetType="ACTIVE_LOW" ClockName="Clock_2MHz"/><clockdomain export="false" name="Clock_62p5MHz" InitialClockValue="1" Period="16 ns" PhaseDelay="0 fs" ResetLatency="0" ResetRegisterCascadeDepth="0" SimulationStartCycle="250" Reset="aclr_62p5" ResetType="ACTIVE_LOW" ClockName="Clock_62p5MHz"/><block><simulinkBlock fullName="Squelette_DSPBuilder/Clock_125MHz" name="Clock_125MHz_1" subtype="S-Function" synthesizable="false" type="SimulinkBlock"><generic name="PhaseOffset" value="0"/><generic name="ResetLatency" value="0"/><generic name="ClockDenominator" value="5"/><generic name="ResetType" value="Active Low"/><generic name="SimulationStartCycle" value="5"/><generic name="ClockNumerator" value="2"/><generic name="ResetRegisterCascadeDepth" value="0"/><generic name="Export" value="off"/><generic name="Reset" value="aclr_125"/></simulinkBlock></block><block><simulinkBlock fullName="Squelette_DSPBuilder/Clock_2MHz" name="Clock_2MHz_1" subtype="S-Function" synthesizable="false" type="SimulinkBlock"><generic name="PhaseOffset" value="0"/><generic name="ResetLatency" value="0"/><generic name="ClockDenominator" value="1"/><generic name="ResetType" value="Active Low"/><generic name="SimulationStartCycle" value="5"/><generic name="ClockNumerator" value="25"/><generic name="ResetRegisterCascadeDepth" value="0"/><generic name="Export" value="off"/><generic name="Reset" value="aclr_2"/></simulinkBlock></block><block><simulinkBlock fullName="Squelette_DSPBuilder/Clock_50MHz" name="Clock_50MHz_1" subtype="S-Function" synthesizable="false" type="SimulinkBlock"><generic name="PhaseOffset" value="0"/><generic name="ResetLatency" value="0"/><generic name="ClockPeriodUnit" value="ns"/><generic name="ClockPeriod" value="20"/><generic name="ResetType" value="Active Low"/><generic name="SimulationStartCycle" value="5"/><generic name="ResetRegisterCascadeDepth" value="0"/><generic name="SampleTime" value="20e-9"/><generic name="Export" value="off"/><generic name="Reset" value="aclr"/></simulinkBlock></block><block><simulinkBlock fullName="Squelette_DSPBuilder/Clock_62p5MHz" name="Clock_62p5MHz_1" subtype="S-Function" synthesizable="false" type="SimulinkBlock"><generic name="PhaseOffset" value="0"/><generic name="ResetLatency" value="0"/><generic name="ClockDenominator" value="5"/><generic name="ResetType" value="Active Low"/><generic name="SimulationStartCycle" value="5"/><generic name="ClockNumerator" value="4"/><generic name="ResetRegisterCascadeDepth" value="0"/><generic name="Export" value="off"/><generic name="Reset" value="aclr_62p5"/></simulinkBlock></block><block><simulinkBlock fullName="Squelette_DSPBuilder/Constant1" name="Constant1" subtype="Constant" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="FramePeriod" value="inf"/><generic name="Value" value="1"/><generic name="LockScale" value="off"/><generic name="OutMin" value="[]"/><generic name="OutMax" value="[]"/><generic name="SamplingMode" value="Sample based"/><generic name="OutDataTypeStr" value="Inherit: Inherit from 'Constant value'"/><generic name="SampleTime" value="inf"/><generic name="VectorParams1D" value="on"/></simulinkBlock></block><block><libraryBlock fullName="Squelette_DSPBuilder/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock_125MHz" bwl="14" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock_125MHz" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock_125MHz" bwl="14" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="width" value="14"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="1"/><generic name="BitPattern" value="11111101101010"/></libraryBlock></block><block><libraryBlock fullName="Squelette_DSPBuilder/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock_125MHz" bwl="14" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock_125MHz" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock_125MHz" bwl="14" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="width" value="14"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="1"/><generic name="BitPattern" value="11111011010100"/></libraryBlock></block><block><libraryBlock fullName="Squelette_DSPBuilder/Multiplier" name="Multiplier" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock_125MHz" bwl="14" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock_125MHz" bwl="19" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock_125MHz" bwl="33" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="bWidth" value="19"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="pipeline" value="0"/><generic name="OutputMsb" value="32"/><generic name="OutputLsb" value="0"/><generic name="aWidth" value="14"/><generic name="Signed" value="1"/></libraryBlock></block><block><interfaceBlock fullName="Squelette_DSPBuilder/Output_DAC0" name="Output_DAC0" subtype="com.altera.dspbuilder.blockset.iobus.Output" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="true"><connectionPoint name="Output_DAC0" index="0" clockdomain="Clock_125MHz" bwl="14" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="Output_DAC0_simulink" index="0" clockdomain="Clock_125MHz" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><ioFile portname="Output_DAC0" filename="Squelette%5FDSPBuilder_Output%5FDAC0.capture"/></interfaceBlock></block><block><interfaceBlock fullName="Squelette_DSPBuilder/Output_test" name="Output_test" subtype="com.altera.dspbuilder.blockset.iobus.Output" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="true"><connectionPoint name="Output_test" index="0" clockdomain="Clock_125MHz" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output_test_simulink" index="0" clockdomain="Clock_125MHz" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><ioFile portname="Output_test" filename="Squelette%5FDSPBuilder_Output%5Ftest.capture"/></interfaceBlock></block><block><libraryBlock fullName="Squelette_DSPBuilder/Parallel Adder Subtractor" name="Parallel_Adder_Subtractor" subtype="com.altera.dspbuilder.blockset.arithmetic.ParallelAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_parallel_adder"><connectionPoint name="data0" index="0" clockdomain="Clock_125MHz" bwl="14" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock_125MHz" bwl="14" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock_125MHz" bwl="15" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="dataWidth" value="14"/><generic name="pipeline" value="0"/><generic name="direction" value="-+"/><generic name="number_inputs" value="2"/><generic name="MaskValue" value="1"/></libraryBlock></block><block><simulinkBlock fullName="Squelette_DSPBuilder/Pulse&#xa;Generator" name="Pulse_Generator" subtype="DiscretePulseGenerator" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="Period" value="1e-6"/><generic name="TimeSource" value="Use simulation time"/><generic name="Amplitude" value="1"/><generic name="PulseType" value="Time based"/><generic name="PulseWidth" value="0.8"/><generic name="SampleTime" value="1"/><generic name="VectorParams1D" value="on"/><generic name="PhaseDelay" value="5e-7"/></simulinkBlock></block><block><simulinkBlock fullName="Squelette_DSPBuilder/Pulse&#xa;Generator1" name="Pulse_Generator1" subtype="DiscretePulseGenerator" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="Period" value="1e-6"/><generic name="TimeSource" value="Use simulation time"/><generic name="Amplitude" value="1"/><generic name="PulseType" value="Time based"/><generic name="PulseWidth" value="0.8"/><generic name="SampleTime" value="1"/><generic name="VectorParams1D" value="on"/><generic name="PhaseDelay" value="0"/></simulinkBlock></block><block><simulinkBlock fullName="Squelette_DSPBuilder/Quantizer" name="Quantizer" subtype="Quantizer" synthesizable="false" type="SimulinkBlock"><connectionPoint name="in0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="LinearizeAsGain" value="on"/><generic name="SampleTime" value="-1"/><generic name="QuantizationInterval" value="1"/></simulinkBlock></block><block><simulinkBlock fullName="Squelette_DSPBuilder/Scope1" name="Scope1" subtype="Scope" synthesizable="false" type="SimulinkBlock"><connectionPoint name="in0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><generic name="Open" value="off"/><generic name="DataFormat" value="StructureWithTime"/><generic name="MaxDataPoints" value="5000"/><generic name="Location" value="423   248  1358   890"/><generic name="SaveToWorkspace" value="off"/><generic name="TimeRange" value="auto"/><generic name="AxesTitles" value="Unsupported parameter type : struct"/><generic name="TickLabels" value="OneTimeTick"/><generic name="Decimation" value="1"/><generic name="SaveName" value="ScopeData1"/><generic name="ZoomMode" value="xonly"/><generic name="Grid" value="on"/><generic name="NumInputPorts" value="1"/><generic name="YMin" value="-9000"/><generic name="SampleInput" value="off"/><generic name="LimitDataPoints" value="on"/><generic name="SampleTime" value="0"/><generic name="YMax" value="9000"/></simulinkBlock></block><block><simulinkBlock fullName="Squelette_DSPBuilder/Scope2" name="Scope2" subtype="Scope" synthesizable="false" type="SimulinkBlock"><connectionPoint name="in0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="in1" index="1" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="in2" index="2" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="in3" index="3" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><generic name="Open" value="off"/><generic name="DataFormat" value="StructureWithTime"/><generic name="MaxDataPoints" value="5000"/><generic name="Location" value="490   248  1358   890"/><generic name="SaveToWorkspace" value="off"/><generic name="TimeRange" value="auto"/><generic name="AxesTitles" value="Unsupported parameter type : struct"/><generic name="TickLabels" value="OneTimeTick"/><generic name="Decimation" value="1"/><generic name="SaveName" value="ScopeData"/><generic name="ZoomMode" value="xonly"/><generic name="Grid" value="on"/><generic name="NumInputPorts" value="4"/><generic name="YMin" value="-9000~-5~-5~-5"/><generic name="SampleInput" value="off"/><generic name="LimitDataPoints" value="on"/><generic name="SampleTime" value="0"/><generic name="YMax" value="9000~5~5~5"/></simulinkBlock></block><block><simulinkBlock fullName="Squelette_DSPBuilder/Signal Compiler" name="Signal_Compiler" subtype="S-Function" synthesizable="false" type="SimulinkBlock"><generic name="MAX10_ProgrammingMode" value="Internal Flash (SDM) Single Boot"/><generic name="DeviceName" value="AUTO"/><generic name="ExportDir" value="C:\altera\14.0\quartus\dsp_builder"/><generic name="DeviceFamily" value="Cyclone V"/><generic name="EnableSignalTap" value="off"/><generic name="StpClock" value="Clock_50MHz"/><generic name="UseBoardBlock" value="off"/><generic name="SignalTapDepth" value="128"/><generic name="StpUseDefaultClock" value="on"/><generic name="DisableEarlyHDLGeneration" value="off"/></simulinkBlock></block><block><simulinkBlock fullName="Squelette_DSPBuilder/TestBench" name="TestBench" subtype="S-Function" synthesizable="false" type="SimulinkBlock"><annotation name="knownblock" value="testbench"/><generic name="advancedMode" value="on"/><generic name="simdatafile" value="C:\Travail\S6elec\FPGA\Squelette1\Squelette_Quartus\Squelette_DSPBuilder\tb_Squelette_DSPBuilder\Squelette_DSPBuilder.simdata.tcl"/><generic name="mismatchErrorLevel" value="Error"/><generic name="enable" value="on"/><generic name="maxDisplayErrors" value="10"/><generic name="modelSimGui" value="on"/></simulinkBlock></block><block><libraryBlock fullName="Squelette_DSPBuilder/Tsamp" name="Tsamp" subtype="com.altera.dspbuilder.blockset.RateChange.Tsamp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bypass"><connectionPoint name="input" index="0" clockdomain="Clock_125MHz" bwl="14" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock_125MHz" bwl="14" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="14"/></libraryBlock></block><block><simulinkBlock fullName="Squelette_DSPBuilder/Uniform Random&#xa;Number" name="Uniform_Random_Number" subtype="UniformRandomNumber" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="Maximum" value="1"/><generic name="Seed" value="2"/><generic name="Minimum" value="0"/><generic name="SampleTime" value="5e-7"/><generic name="VectorParams1D" value="on"/></simulinkBlock></block><block><libraryBlock fullName="Squelette_DSPBuilder/bus_14bits" name="bus_14bits" subtype="com.altera.dspbuilder.blockset.iobus.AltBus" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock_125MHz" bwl="15" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock_125MHz" bwl="14" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="0"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="14"/><generic name="width_inl" value="15"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="1"/><generic name="inSigned" value="1"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Squelette_DSPBuilder/cosW0_avec_facteur_de_multiplication_point_fixe" name="cosW0_avec_facteur_de_multiplication_point_fixe" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock_125MHz" bwl="19" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="19"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="0011110011000001111"/></libraryBlock></block><block><libraryBlock fullName="Squelette_DSPBuilder/division_facteur_de_multiplication_point_fixe" name="division_facteur_de_multiplication_point_fixe" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock_125MHz" bwl="33" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock_125MHz" bwl="14" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="16"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="14"/><generic name="width_inl" value="17"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="1"/><generic name="inSigned" value="1"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><interfaceBlock fullName="Squelette_DSPBuilder/modulateur_bit_a_transmettre" name="modulateur_bit_a_transmettre" subtype="com.altera.dspbuilder.blockset.iobus.Input" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="false"><connectionPoint name="modulateur_bit_a_transmettre" index="0" clockdomain="Clock_125MHz" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="modulateur_bit_a_transmettre_simulink" index="0" clockdomain="Clock_125MHz" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><ioFile portname="modulateur_bit_a_transmettre" filename="Squelette%5FDSPBuilder_modulateur%5Fbit%5Fa%5Ftransmettre.salt"/></interfaceBlock></block><block><interfaceBlock fullName="Squelette_DSPBuilder/modulateur_bitclock_i" name="modulateur_bitclock_i" subtype="com.altera.dspbuilder.blockset.iobus.Input" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="false"><connectionPoint name="modulateur_bitclock_i" index="0" clockdomain="Clock_50MHz" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="modulateur_bitclock_i_simulink" index="0" clockdomain="Clock_50MHz" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><ioFile portname="modulateur_bitclock_i" filename="Squelette%5FDSPBuilder_modulateur%5Fbitclock%5Fi.salt"/></interfaceBlock></block><block><interfaceBlock fullName="Squelette_DSPBuilder/modulateur_bitclock_q" name="modulateur_bitclock_q" subtype="com.altera.dspbuilder.blockset.iobus.Input" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="false"><connectionPoint name="modulateur_bitclock_q" index="0" clockdomain="Clock_50MHz" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="modulateur_bitclock_q_simulink" index="0" clockdomain="Clock_50MHz" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><ioFile portname="modulateur_bitclock_q" filename="Squelette%5FDSPBuilder_modulateur%5Fbitclock%5Fq.salt"/></interfaceBlock></block><block><interfaceBlock fullName="Squelette_DSPBuilder/modulateur_enable" name="modulateur_enable" subtype="com.altera.dspbuilder.blockset.iobus.Input" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="false"><connectionPoint name="modulateur_enable" index="0" clockdomain="Clock_50MHz" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="modulateur_enable_simulink" index="0" clockdomain="Clock_50MHz" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><ioFile portname="modulateur_enable" filename="Squelette%5FDSPBuilder_modulateur%5Fenable.salt"/></interfaceBlock></block><signal name="Delay_output_Delay1_input" type="wire"><src block="Delay" port="output"/><dst block="Delay1" port="input"/></signal><signal name="Delay_output_Multiplier_dataa" type="wire"><src block="Delay" port="output"/><dst block="Multiplier" port="dataa"/></signal><signal name="Delay1_output_Parallel_Adder_Subtractor_data0" type="wire"><src block="Delay1" port="output"/><dst block="Parallel_Adder_Subtractor" port="data0"/></signal><signal name="Tsamp_output_Delay_input" type="wire"><src block="Tsamp" port="output"/><dst block="Delay" port="input"/></signal><signal name="Uniform_Random_Number_out0_Quantizer_in0" type="wire"><src block="Uniform_Random_Number" port="out0"/><dst block="Quantizer" port="in0"/></signal><signal name="Parallel_Adder_Subtractor_result_bus_14bits_input" type="wire"><src block="Parallel_Adder_Subtractor" port="result"/><dst block="bus_14bits" port="input"/></signal><signal name="bus_14bits_output_Tsamp_input" type="wire"><src block="bus_14bits" port="output"/><dst block="Tsamp" port="input"/></signal><signal name="bus_14bits_output_Scope1_in0" type="wire"><src block="bus_14bits" port="output"/><dst block="Scope1" port="in0"/></signal><signal name="bus_14bits_output_Output_DAC0_Output_DAC0" type="wire"><src block="bus_14bits" port="output"/><dst block="Output_DAC0" port="Output_DAC0"/></signal><signal name="cosW0_avec_facteur_de_multiplication_point_fixe_output_Multiplier_datab" type="wire"><src block="cosW0_avec_facteur_de_multiplication_point_fixe" port="output"/><dst block="Multiplier" port="datab"/></signal><signal name="Multiplier_result_division_facteur_de_multiplication_point_fixe_input" type="wire"><src block="Multiplier" port="result"/><dst block="division_facteur_de_multiplication_point_fixe" port="input"/></signal><signal name="division_facteur_de_multiplication_point_fixe_output_Parallel_Adder_Subtractor_data1" type="wire"><src block="division_facteur_de_multiplication_point_fixe" port="output"/><dst block="Parallel_Adder_Subtractor" port="data1"/></signal><signal name="modulateur_bit_a_transmettre_modulateur_bit_a_transmettre_Scope2_in3" type="wire"><src block="modulateur_bit_a_transmettre" port="modulateur_bit_a_transmettre"/><dst block="Scope2" port="in3"/></signal><signal name="modulateur_bit_a_transmettre_modulateur_bit_a_transmettre_Delay_sclr" type="wire"><src block="modulateur_bit_a_transmettre" port="modulateur_bit_a_transmettre"/><dst block="Delay" port="sclr"/></signal><signal name="modulateur_bit_a_transmettre_modulateur_bit_a_transmettre_Delay1_sclr" type="wire"><src block="modulateur_bit_a_transmettre" port="modulateur_bit_a_transmettre"/><dst block="Delay1" port="sclr"/></signal><signal name="modulateur_bit_a_transmettre_modulateur_bit_a_transmettre_Output_test_Output_test" type="wire"><src block="modulateur_bit_a_transmettre" port="modulateur_bit_a_transmettre"/><dst block="Output_test" port="Output_test"/></signal><signal name="modulateur_bitclock_i_modulateur_bitclock_i_Scope2_in1" type="wire"><src block="modulateur_bitclock_i" port="modulateur_bitclock_i"/><dst block="Scope2" port="in1"/></signal><signal name="modulateur_bitclock_q_modulateur_bitclock_q_Scope2_in2" type="wire"><src block="modulateur_bitclock_q" port="modulateur_bitclock_q"/><dst block="Scope2" port="in2"/></signal><signal name="modulateur_enable_modulateur_enable_Scope2_in0" type="wire"><src block="modulateur_enable" port="modulateur_enable"/><dst block="Scope2" port="in0"/></signal><version numbers="14 0" longstring="14.0 Build 200 06/17/2014" shortstring="14.0" date="2014-07-10"/></model>