{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654808509689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654808509690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 18:01:49 2022 " "Processing started: Thu Jun 09 18:01:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654808509690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1654808509690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uc1 -c uc1 " "Command: quartus_sta uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1654808509690 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1654808509802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1654808509979 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1654808509979 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654808510024 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654808510024 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "522 " "The Timing Analyzer is analyzing 522 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1654808510205 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uc1.sdc " "Synopsys Design Constraints File file not found: 'uc1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1654808510235 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1654808510236 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_mem clk_mem " "create_clock -period 1.000 -name clk_mem clk_mem" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654808510241 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_pc clk_pc " "create_clock -period 1.000 -name clk_pc clk_pc" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654808510241 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name decoder:inst1\|Sel_C\[0\] decoder:inst1\|Sel_C\[0\] " "create_clock -period 1.000 -name decoder:inst1\|Sel_C\[0\] decoder:inst1\|Sel_C\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654808510241 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " "create_clock -period 1.000 -name rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654808510241 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_reg clk_reg " "create_clock -period 1.000 -name clk_reg clk_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654808510241 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name decoder:inst1\|ALUC\[0\] decoder:inst1\|ALUC\[0\] " "create_clock -period 1.000 -name decoder:inst1\|ALUC\[0\] decoder:inst1\|ALUC\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654808510241 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_k clk_k " "create_clock -period 1.000 -name clk_k clk_k" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654808510241 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654808510241 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux16~0  from: datab  to: combout " "Cell: inst5\|Mux16~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654808510246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[7\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[7\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654808510246 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654808510246 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1654808510249 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654808510251 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1654808510253 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1654808510261 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654808510315 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654808510315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.755 " "Worst-case setup slack is -11.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.755            -160.111 decoder:inst1\|ALUC\[0\]  " "  -11.755            -160.111 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.975            -150.350 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -5.975            -150.350 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.318             -44.662 clk_pc  " "   -5.318             -44.662 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.201             -80.550 clk_reg  " "   -5.201             -80.550 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.122             -76.966 clk_k  " "   -5.122             -76.966 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.164             -22.827 clk_mem  " "   -4.164             -22.827 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.166            -286.054 decoder:inst1\|Sel_C\[0\]  " "   -2.166            -286.054 decoder:inst1\|Sel_C\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654808510317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.955 " "Worst-case hold slack is -1.955" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.955             -26.490 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -1.955             -26.490 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.405              -3.508 decoder:inst1\|Sel_C\[0\]  " "   -0.405              -3.508 decoder:inst1\|Sel_C\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011               0.000 decoder:inst1\|ALUC\[0\]  " "    0.011               0.000 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 clk_mem  " "    0.300               0.000 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 clk_pc  " "    0.358               0.000 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.076               0.000 clk_reg  " "    1.076               0.000 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.410               0.000 clk_k  " "    1.410               0.000 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654808510328 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654808510334 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654808510340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -24.740 clk_mem  " "   -3.000             -24.740 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.000 clk_k  " "   -3.000             -19.000 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.000 clk_reg  " "   -3.000             -19.000 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.000 clk_pc  " "   -3.000             -12.000 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.781             -68.977 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -0.781             -68.977 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 decoder:inst1\|Sel_C\[0\]  " "    0.251               0.000 decoder:inst1\|Sel_C\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 decoder:inst1\|ALUC\[0\]  " "    0.403               0.000 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654808510343 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654808510487 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1654808510504 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1654808510867 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux16~0  from: datab  to: combout " "Cell: inst5\|Mux16~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654808510930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[7\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[7\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654808510930 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654808510930 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654808510931 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654808510949 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654808510949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.555 " "Worst-case setup slack is -10.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.555            -142.310 decoder:inst1\|ALUC\[0\]  " "  -10.555            -142.310 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.417            -133.310 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -5.417            -133.310 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.657             -39.321 clk_pc  " "   -4.657             -39.321 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.570             -70.848 clk_reg  " "   -4.570             -70.848 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.540             -68.008 clk_k  " "   -4.540             -68.008 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.676             -19.851 clk_mem  " "   -3.676             -19.851 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.868            -234.909 decoder:inst1\|Sel_C\[0\]  " "   -1.868            -234.909 decoder:inst1\|Sel_C\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654808510953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.763 " "Worst-case hold slack is -1.763" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763             -23.813 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -1.763             -23.813 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.288              -1.053 decoder:inst1\|Sel_C\[0\]  " "   -0.288              -1.053 decoder:inst1\|Sel_C\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 decoder:inst1\|ALUC\[0\]  " "    0.053               0.000 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 clk_mem  " "    0.271               0.000 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 clk_pc  " "    0.313               0.000 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.961               0.000 clk_reg  " "    0.961               0.000 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.279               0.000 clk_k  " "    1.279               0.000 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654808510973 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654808510978 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654808510984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -24.740 clk_mem  " "   -3.000             -24.740 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.000 clk_k  " "   -3.000             -19.000 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.000 clk_reg  " "   -3.000             -19.000 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.000 clk_pc  " "   -3.000             -12.000 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.598             -56.147 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -0.598             -56.147 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 decoder:inst1\|Sel_C\[0\]  " "    0.356               0.000 decoder:inst1\|Sel_C\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 decoder:inst1\|ALUC\[0\]  " "    0.444               0.000 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808510989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654808510989 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654808511187 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux16~0  from: datab  to: combout " "Cell: inst5\|Mux16~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654808511285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[7\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[7\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654808511285 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654808511285 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654808511287 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654808511300 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654808511300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.285 " "Worst-case setup slack is -6.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.285             -84.029 decoder:inst1\|ALUC\[0\]  " "   -6.285             -84.029 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.345             -76.798 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.345             -76.798 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.641             -40.523 clk_reg  " "   -2.641             -40.523 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.633             -21.633 clk_pc  " "   -2.633             -21.633 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.511             -37.165 clk_k  " "   -2.511             -37.165 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.011              -9.367 clk_mem  " "   -2.011              -9.367 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.902             -25.054 decoder:inst1\|Sel_C\[0\]  " "   -0.902             -25.054 decoder:inst1\|Sel_C\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654808511308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.232 " "Worst-case hold slack is -1.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.232             -17.795 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -1.232             -17.795 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.375              -4.222 decoder:inst1\|Sel_C\[0\]  " "   -0.375              -4.222 decoder:inst1\|Sel_C\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094              -0.115 decoder:inst1\|ALUC\[0\]  " "   -0.094              -0.115 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 clk_mem  " "    0.113               0.000 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk_pc  " "    0.187               0.000 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 clk_k  " "    0.497               0.000 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.612               0.000 clk_reg  " "    0.612               0.000 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654808511323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654808511330 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654808511337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.954 clk_k  " "   -3.000             -19.954 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.935 clk_reg  " "   -3.000             -19.935 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.160 clk_mem  " "   -3.000             -14.160 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.487 clk_pc  " "   -3.000             -12.487 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.351             -13.699 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -0.351             -13.699 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 decoder:inst1\|Sel_C\[0\]  " "    0.190               0.000 decoder:inst1\|Sel_C\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 decoder:inst1\|ALUC\[0\]  " "    0.327               0.000 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654808511344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654808511344 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654808511948 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654808511949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654808512061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 18:01:52 2022 " "Processing ended: Thu Jun 09 18:01:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654808512061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654808512061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654808512061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1654808512061 ""}
