set a(0-4693) {NAME asn(regs.regs(1))#1 TYPE ASSIGN PAR 0-4692 XREFS 40282 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-4701 {}}} SUCCS {{258 0 0-4701 {}}} CYCLES {}}
set a(0-4694) {NAME asn(regs.regs(0))#1 TYPE ASSIGN PAR 0-4692 XREFS 40283 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-4701 {}}} SUCCS {{258 0 0-4701 {}}} CYCLES {}}
set a(0-4695) {NAME asn(acc#15(0))#1 TYPE ASSIGN PAR 0-4692 XREFS 40284 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-4701 {}}} SUCCS {{258 0 0-4701 {}}} CYCLES {}}
set a(0-4696) {NAME asn(acc#15(1))#1 TYPE ASSIGN PAR 0-4692 XREFS 40285 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-4701 {}}} SUCCS {{258 0 0-4701 {}}} CYCLES {}}
set a(0-4697) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-4692 XREFS 40286 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-4701 {}}} SUCCS {{258 0 0-4701 {}}} CYCLES {}}
set a(0-4698) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-4692 XREFS 40287 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-4701 {}}} SUCCS {{258 0 0-4701 {}}} CYCLES {}}
set a(0-4699) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-4692 XREFS 40288 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-4701 {}}} SUCCS {{258 0 0-4701 {}}} CYCLES {}}
set a(0-4700) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-4692 XREFS 40289 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-4701 {}}} SUCCS {{259 0 0-4701 {}}} CYCLES {}}
set a(0-4702) {NAME oif#6:asn(lor#3.sva#1) TYPE ASSIGN PAR 0-4701 XREFS 40290 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-5276 {}}} CYCLES {}}
set a(0-4703) {NAME oif#5:asn(lor#4.sva#1) TYPE ASSIGN PAR 0-4701 XREFS 40291 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-5252 {}}} CYCLES {}}
set a(0-4704) {NAME oif#4:asn(lor#5.sva#1) TYPE ASSIGN PAR 0-4701 XREFS 40292 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-5228 {}}} CYCLES {}}
set a(0-4705) {NAME oif#3:asn(lor#6.sva#1) TYPE ASSIGN PAR 0-4701 XREFS 40293 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-5204 {}}} CYCLES {}}
set a(0-4706) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-4701 XREFS 40294 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-5125 {}}} CYCLES {}}
set a(0-4707) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-4701 XREFS 40295 LOC {0 1.0 1 1.0 1 1.0 2 0.7919105999999999} PREDS {} SUCCS {{258 0 0-5106 {}}} CYCLES {}}
set a(0-4708) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-4701 XREFS 40296 LOC {0 1.0 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {} SUCCS {{258 0 0-5095 {}}} CYCLES {}}
set a(0-4709) {NAME aif#39:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-4701 XREFS 40297 LOC {0 1.0 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {} SUCCS {{258 0 0-5076 {}}} CYCLES {}}
set a(0-4710) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-4701 XREFS 40298 LOC {0 1.0 1 0.80595675 1 0.80595675 2 0.5023801999999999} PREDS {} SUCCS {{258 0 0-5051 {}}} CYCLES {}}
set a(0-4711) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-4701 XREFS 40299 LOC {0 1.0 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {} SUCCS {{258 0 0-5049 {}}} CYCLES {}}
set a(0-4712) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-4701 XREFS 40300 LOC {0 1.0 1 0.80595675 1 0.80595675 2 0.5023801999999999} PREDS {} SUCCS {{258 0 0-5016 {}}} CYCLES {}}
set a(0-4713) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-4701 XREFS 40301 LOC {0 1.0 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {} SUCCS {{258 0 0-5014 {}}} CYCLES {}}
set a(0-4714) {NAME acc:asn(acc#15(1).sva#2) TYPE ASSIGN PAR 0-4701 XREFS 40302 LOC {0 1.0 1 0.73015835 1 0.73015835 2 0.430874975} PREDS {} SUCCS {{258 0 0-4981 {}}} CYCLES {}}
set a(0-4715) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-4701 XREFS 40303 LOC {0 1.0 1 0.6766346249999999 1 0.6766346249999999 2 0.37735124999999997} PREDS {} SUCCS {{258 0 0-4978 {}}} CYCLES {}}
set a(0-4716) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-4701 XREFS 40304 LOC {0 1.0 1 0.53307445 1 0.53307445 2 0.233791075} PREDS {} SUCCS {{258 0 0-4966 {}}} CYCLES {}}
set a(0-4717) {NAME acc:asn(acc#15(0).sva#2) TYPE ASSIGN PAR 0-4701 XREFS 40305 LOC {0 1.0 1 0.640514975 1 0.640514975 2 0.430874975} PREDS {} SUCCS {{258 0 0-4954 {}}} CYCLES {}}
set a(0-4718) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-4701 XREFS 40306 LOC {0 1.0 1 0.58699125 1 0.58699125 2 0.37735124999999997} PREDS {} SUCCS {{258 0 0-4951 {}}} CYCLES {}}
set a(0-4719) {NAME aif#1:aif:asn(land#3.sva#1) TYPE ASSIGN PAR 0-4701 XREFS 40307 LOC {0 1.0 1 0.5013588 1 0.5013588 2 0.2917188} PREDS {} SUCCS {{258 0 0-4944 {}}} CYCLES {}}
set a(0-4720) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-4701 XREFS 40308 LOC {0 1.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {} SUCCS {{258 0 0-4917 {}}} CYCLES {}}
set a(0-4721) {NAME SHIFT:if:else:else:else:asn(regs.regs(1)) TYPE ASSIGN PAR 0-4701 XREFS 40309 LOC {0 1.0 1 0.09293755 1 0.09293755 2 0.649788725} PREDS {{262 0 0-5299 {}}} SUCCS {{256 0 0-5299 {}} {258 0 0-5300 {}}} CYCLES {}}
set a(0-4722) {NAME MAC1:asn TYPE ASSIGN PAR 0-4701 XREFS 40310 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-5300 {}}} SUCCS {{259 0 0-4723 {}} {256 0 0-5300 {}}} CYCLES {}}
set a(0-4723) {NAME MAC1:slc(regs.regs(2)) TYPE READSLICE PAR 0-4701 XREFS 40311 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-4722 {}}} SUCCS {{258 0 0-4726 {}}} CYCLES {}}
set a(0-4724) {NAME MAC1:asn#16 TYPE ASSIGN PAR 0-4701 XREFS 40312 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-5300 {}}} SUCCS {{259 0 0-4725 {}} {256 0 0-5300 {}}} CYCLES {}}
set a(0-4725) {NAME MAC1:slc(regs.regs(2))#22 TYPE READSLICE PAR 0-4701 XREFS 40313 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-4724 {}}} SUCCS {{259 0 0-4726 {}}} CYCLES {}}
set a(0-4726) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#42 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-4701 XREFS 40314 LOC {1 0.0 1 0.011598275 1 0.011598275 1 0.09293750333641132 1 0.7311279533364112} PREDS {{258 0 0-4723 {}} {259 0 0-4725 {}}} SUCCS {{258 0 0-4732 {}}} CYCLES {}}
set a(0-4727) {NAME MAC1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40315 LOC {1 0.0 1 0.011598275 1 0.011598275 1 0.649788725} PREDS {} SUCCS {{259 0 0-4728 {}}} CYCLES {}}
set a(0-4728) {NAME MAC1:slc(vin) TYPE READSLICE PAR 0-4701 XREFS 40316 LOC {1 0.0 1 0.011598275 1 0.011598275 1 0.649788725} PREDS {{259 0 0-4727 {}}} SUCCS {{258 0 0-4731 {}}} CYCLES {}}
set a(0-4729) {NAME MAC1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40317 LOC {1 0.0 1 0.011598275 1 0.011598275 1 0.649788725} PREDS {} SUCCS {{259 0 0-4730 {}}} CYCLES {}}
set a(0-4730) {NAME MAC1:slc(vin)#9 TYPE READSLICE PAR 0-4701 XREFS 40318 LOC {1 0.0 1 0.011598275 1 0.011598275 1 0.649788725} PREDS {{259 0 0-4729 {}}} SUCCS {{259 0 0-4731 {}}} CYCLES {}}
set a(0-4731) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#41 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-4701 XREFS 40319 LOC {1 0.0 1 0.011598275 1 0.011598275 1 0.09293750333641132 1 0.7311279533364112} PREDS {{258 0 0-4728 {}} {259 0 0-4730 {}}} SUCCS {{259 0 0-4732 {}}} CYCLES {}}
set a(0-4732) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#45 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4701 XREFS 40320 LOC {1 0.081339275 1 0.09293755 1 0.09293755 1 0.17846343137342835 1 0.8166538813734283} PREDS {{258 0 0-4726 {}} {259 0 0-4731 {}}} SUCCS {{258 0 0-4740 {}}} CYCLES {}}
set a(0-4733) {NAME MAC1:asn#19 TYPE ASSIGN PAR 0-4701 XREFS 40321 LOC {0 1.0 0 1.0 0 1.0 1 0.731128} PREDS {{262 0 0-5300 {}}} SUCCS {{259 0 0-4734 {}} {256 0 0-5300 {}}} CYCLES {}}
set a(0-4734) {NAME MAC1:slc(regs.regs(2))#23 TYPE READSLICE PAR 0-4701 XREFS 40322 LOC {0 1.0 0 1.0 0 1.0 1 0.731128} PREDS {{259 0 0-4733 {}}} SUCCS {{259 0 0-4735 {}}} CYCLES {}}
set a(0-4735) {NAME MAC1:conc#79 TYPE CONCATENATE PAR 0-4701 XREFS 40323 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.731128} PREDS {{259 0 0-4734 {}}} SUCCS {{258 0 0-4739 {}}} CYCLES {}}
set a(0-4736) {NAME MAC1:asn#20 TYPE ASSIGN PAR 0-4701 XREFS 40324 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.731128} PREDS {{262 0 0-5299 {}}} SUCCS {{259 0 0-4737 {}} {256 0 0-5299 {}}} CYCLES {}}
set a(0-4737) {NAME MAC1:slc(regs.regs(1)) TYPE READSLICE PAR 0-4701 XREFS 40325 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.731128} PREDS {{259 0 0-4736 {}}} SUCCS {{259 0 0-4738 {}}} CYCLES {}}
set a(0-4738) {NAME MAC1:conc#80 TYPE CONCATENATE PAR 0-4701 XREFS 40326 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.731128} PREDS {{259 0 0-4737 {}}} SUCCS {{259 0 0-4739 {}}} CYCLES {}}
set a(0-4739) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#44 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4701 XREFS 40327 LOC {1 0.0 1 0.09293755 1 0.09293755 1 0.17846343137342835 1 0.8166538813734283} PREDS {{258 0 0-4735 {}} {259 0 0-4738 {}}} SUCCS {{259 0 0-4740 {}}} CYCLES {}}
set a(0-4740) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#47 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-4701 XREFS 40328 LOC {1 0.1668652 1 0.17846347499999998 1 0.17846347499999998 1 0.26810680349977767 1 0.9062972534997776} PREDS {{258 0 0-4732 {}} {259 0 0-4739 {}}} SUCCS {{258 0 0-4752 {}}} CYCLES {}}
set a(0-4741) {NAME MAC1:asn#21 TYPE ASSIGN PAR 0-4701 XREFS 40329 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.731128} PREDS {{262 0 0-5299 {}}} SUCCS {{259 0 0-4742 {}} {256 0 0-5299 {}}} CYCLES {}}
set a(0-4742) {NAME MAC1:slc(regs.regs(1))#22 TYPE READSLICE PAR 0-4701 XREFS 40330 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.731128} PREDS {{259 0 0-4741 {}}} SUCCS {{259 0 0-4743 {}}} CYCLES {}}
set a(0-4743) {NAME MAC1:conc#81 TYPE CONCATENATE PAR 0-4701 XREFS 40331 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.731128} PREDS {{259 0 0-4742 {}}} SUCCS {{258 0 0-4747 {}}} CYCLES {}}
set a(0-4744) {NAME MAC1:asn#22 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40332 LOC {1 0.0 1 0.09293755 1 0.09293755 1 0.731128} PREDS {} SUCCS {{259 0 0-4745 {}}} CYCLES {}}
set a(0-4745) {NAME MAC1:slc(vin)#10 TYPE READSLICE PAR 0-4701 XREFS 40333 LOC {1 0.0 1 0.09293755 1 0.09293755 1 0.731128} PREDS {{259 0 0-4744 {}}} SUCCS {{259 0 0-4746 {}}} CYCLES {}}
set a(0-4746) {NAME MAC1:conc#82 TYPE CONCATENATE PAR 0-4701 XREFS 40334 LOC {1 0.0 1 0.09293755 1 0.09293755 1 0.731128} PREDS {{259 0 0-4745 {}}} SUCCS {{259 0 0-4747 {}}} CYCLES {}}
set a(0-4747) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#43 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4701 XREFS 40335 LOC {1 0.0 1 0.09293755 1 0.09293755 1 0.17846343137342835 1 0.8166538813734283} PREDS {{258 0 0-4743 {}} {259 0 0-4746 {}}} SUCCS {{258 0 0-4751 {}}} CYCLES {}}
set a(0-4748) {NAME MAC1:asn#23 TYPE ASSIGN PAR 0-4701 XREFS 40336 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.816653925} PREDS {{262 0 0-5299 {}}} SUCCS {{259 0 0-4749 {}} {256 0 0-5299 {}}} CYCLES {}}
set a(0-4749) {NAME MAC1:slc(regs.regs(1))#23 TYPE READSLICE PAR 0-4701 XREFS 40337 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.816653925} PREDS {{259 0 0-4748 {}}} SUCCS {{259 0 0-4750 {}}} CYCLES {}}
set a(0-4750) {NAME MAC1:conc#83 TYPE CONCATENATE PAR 0-4701 XREFS 40338 LOC {0 1.0 1 0.17846347499999998 1 0.17846347499999998 1 0.816653925} PREDS {{259 0 0-4749 {}}} SUCCS {{259 0 0-4751 {}}} CYCLES {}}
set a(0-4751) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#46 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-4701 XREFS 40339 LOC {1 0.085525925 1 0.17846347499999998 1 0.17846347499999998 1 0.26810680349977767 1 0.9062972534997776} PREDS {{258 0 0-4747 {}} {259 0 0-4750 {}}} SUCCS {{259 0 0-4752 {}}} CYCLES {}}
set a(0-4752) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-4701 XREFS 40340 LOC {1 0.25650857499999996 1 0.26810685 1 0.26810685 1 0.36180951205035816 1 0.9999999620503581} PREDS {{258 0 0-4740 {}} {259 0 0-4751 {}}} SUCCS {{259 0 0-4753 {}}} CYCLES {}}
set a(0-4753) {NAME MAC1:slc TYPE READSLICE PAR 0-4701 XREFS 40341 LOC {1 0.350211275 1 0.36180955 1 0.36180955 2 0.062526175} PREDS {{259 0 0-4752 {}}} SUCCS {{258 0 0-4934 {}} {258 0 0-4938 {}} {258 0 0-4955 {}} {258 0 0-5278 {}}} CYCLES {}}
set a(0-4754) {NAME MAC1:asn#24 TYPE ASSIGN PAR 0-4701 XREFS 40342 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-5300 {}}} SUCCS {{259 0 0-4755 {}} {256 0 0-5300 {}}} CYCLES {}}
set a(0-4755) {NAME MAC1:slc(regs.regs(2))#24 TYPE READSLICE PAR 0-4701 XREFS 40343 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-4754 {}}} SUCCS {{258 0 0-4758 {}}} CYCLES {}}
set a(0-4756) {NAME MAC1:asn#25 TYPE ASSIGN PAR 0-4701 XREFS 40344 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-5300 {}}} SUCCS {{259 0 0-4757 {}} {256 0 0-5300 {}}} CYCLES {}}
set a(0-4757) {NAME MAC1:slc(regs.regs(2))#25 TYPE READSLICE PAR 0-4701 XREFS 40345 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-4756 {}}} SUCCS {{259 0 0-4758 {}}} CYCLES {}}
set a(0-4758) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#49 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-4701 XREFS 40346 LOC {1 0.0 1 0.09723072499999999 1 0.09723072499999999 1 0.1785699533364113 1 0.8248306533364113} PREDS {{258 0 0-4755 {}} {259 0 0-4757 {}}} SUCCS {{258 0 0-4764 {}}} CYCLES {}}
set a(0-4759) {NAME MAC1:asn#26 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40347 LOC {1 0.0 1 0.09723072499999999 1 0.09723072499999999 1 0.743491425} PREDS {} SUCCS {{259 0 0-4760 {}}} CYCLES {}}
set a(0-4760) {NAME MAC1:slc(vin)#11 TYPE READSLICE PAR 0-4701 XREFS 40348 LOC {1 0.0 1 0.09723072499999999 1 0.09723072499999999 1 0.743491425} PREDS {{259 0 0-4759 {}}} SUCCS {{258 0 0-4763 {}}} CYCLES {}}
set a(0-4761) {NAME MAC1:asn#27 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40349 LOC {1 0.0 1 0.09723072499999999 1 0.09723072499999999 1 0.743491425} PREDS {} SUCCS {{259 0 0-4762 {}}} CYCLES {}}
set a(0-4762) {NAME MAC1:slc(vin)#12 TYPE READSLICE PAR 0-4701 XREFS 40350 LOC {1 0.0 1 0.09723072499999999 1 0.09723072499999999 1 0.743491425} PREDS {{259 0 0-4761 {}}} SUCCS {{259 0 0-4763 {}}} CYCLES {}}
set a(0-4763) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#48 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-4701 XREFS 40351 LOC {1 0.0 1 0.09723072499999999 1 0.09723072499999999 1 0.1785699533364113 1 0.8248306533364113} PREDS {{258 0 0-4760 {}} {259 0 0-4762 {}}} SUCCS {{259 0 0-4764 {}}} CYCLES {}}
set a(0-4764) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#52 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4701 XREFS 40352 LOC {1 0.081339275 1 0.17856999999999998 1 0.17856999999999998 1 0.2640958813734283 1 0.9103565813734282} PREDS {{258 0 0-4758 {}} {259 0 0-4763 {}}} SUCCS {{258 0 0-4772 {}}} CYCLES {}}
set a(0-4765) {NAME MAC1:asn#28 TYPE ASSIGN PAR 0-4701 XREFS 40353 LOC {0 1.0 0 1.0 0 1.0 1 0.8248306999999999} PREDS {{262 0 0-5300 {}}} SUCCS {{259 0 0-4766 {}} {256 0 0-5300 {}}} CYCLES {}}
set a(0-4766) {NAME MAC1:slc(regs.regs(2))#26 TYPE READSLICE PAR 0-4701 XREFS 40354 LOC {0 1.0 0 1.0 0 1.0 1 0.8248306999999999} PREDS {{259 0 0-4765 {}}} SUCCS {{259 0 0-4767 {}}} CYCLES {}}
set a(0-4767) {NAME MAC1:conc TYPE CONCATENATE PAR 0-4701 XREFS 40355 LOC {0 1.0 1 0.17856999999999998 1 0.17856999999999998 1 0.8248306999999999} PREDS {{259 0 0-4766 {}}} SUCCS {{258 0 0-4771 {}}} CYCLES {}}
set a(0-4768) {NAME MAC1:asn#29 TYPE ASSIGN PAR 0-4701 XREFS 40356 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.8248306999999999} PREDS {{262 0 0-5299 {}}} SUCCS {{259 0 0-4769 {}} {256 0 0-5299 {}}} CYCLES {}}
set a(0-4769) {NAME MAC1:slc(regs.regs(1))#24 TYPE READSLICE PAR 0-4701 XREFS 40357 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.8248306999999999} PREDS {{259 0 0-4768 {}}} SUCCS {{259 0 0-4770 {}}} CYCLES {}}
set a(0-4770) {NAME MAC1:conc#84 TYPE CONCATENATE PAR 0-4701 XREFS 40358 LOC {0 1.0 1 0.17856999999999998 1 0.17856999999999998 1 0.8248306999999999} PREDS {{259 0 0-4769 {}}} SUCCS {{259 0 0-4771 {}}} CYCLES {}}
set a(0-4771) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#51 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4701 XREFS 40359 LOC {1 0.0 1 0.17856999999999998 1 0.17856999999999998 1 0.2640958813734283 1 0.9103565813734282} PREDS {{258 0 0-4767 {}} {259 0 0-4770 {}}} SUCCS {{259 0 0-4772 {}}} CYCLES {}}
set a(0-4772) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#54 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-4701 XREFS 40360 LOC {1 0.1668652 1 0.264095925 1 0.264095925 1 0.3537392534997777 1 0.9999999534997775} PREDS {{258 0 0-4764 {}} {259 0 0-4771 {}}} SUCCS {{258 0 0-4784 {}}} CYCLES {}}
set a(0-4773) {NAME MAC1:asn#30 TYPE ASSIGN PAR 0-4701 XREFS 40361 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.8248306999999999} PREDS {{262 0 0-5299 {}}} SUCCS {{259 0 0-4774 {}} {256 0 0-5299 {}}} CYCLES {}}
set a(0-4774) {NAME MAC1:slc(regs.regs(1))#25 TYPE READSLICE PAR 0-4701 XREFS 40362 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.8248306999999999} PREDS {{259 0 0-4773 {}}} SUCCS {{259 0 0-4775 {}}} CYCLES {}}
set a(0-4775) {NAME MAC1:conc#85 TYPE CONCATENATE PAR 0-4701 XREFS 40363 LOC {0 1.0 1 0.17856999999999998 1 0.17856999999999998 1 0.8248306999999999} PREDS {{259 0 0-4774 {}}} SUCCS {{258 0 0-4779 {}}} CYCLES {}}
set a(0-4776) {NAME MAC1:asn#31 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40364 LOC {1 0.0 1 0.17856999999999998 1 0.17856999999999998 1 0.8248306999999999} PREDS {} SUCCS {{259 0 0-4777 {}}} CYCLES {}}
set a(0-4777) {NAME MAC1:slc(vin)#13 TYPE READSLICE PAR 0-4701 XREFS 40365 LOC {1 0.0 1 0.17856999999999998 1 0.17856999999999998 1 0.8248306999999999} PREDS {{259 0 0-4776 {}}} SUCCS {{259 0 0-4778 {}}} CYCLES {}}
set a(0-4778) {NAME MAC1:conc#86 TYPE CONCATENATE PAR 0-4701 XREFS 40366 LOC {1 0.0 1 0.17856999999999998 1 0.17856999999999998 1 0.8248306999999999} PREDS {{259 0 0-4777 {}}} SUCCS {{259 0 0-4779 {}}} CYCLES {}}
set a(0-4779) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#50 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4701 XREFS 40367 LOC {1 0.0 1 0.17856999999999998 1 0.17856999999999998 1 0.2640958813734283 1 0.9103565813734282} PREDS {{258 0 0-4775 {}} {259 0 0-4778 {}}} SUCCS {{258 0 0-4783 {}}} CYCLES {}}
set a(0-4780) {NAME MAC1:asn#32 TYPE ASSIGN PAR 0-4701 XREFS 40368 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.9103566249999999} PREDS {{262 0 0-5299 {}}} SUCCS {{259 0 0-4781 {}} {256 0 0-5299 {}}} CYCLES {}}
set a(0-4781) {NAME MAC1:slc(regs.regs(1))#26 TYPE READSLICE PAR 0-4701 XREFS 40369 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.9103566249999999} PREDS {{259 0 0-4780 {}}} SUCCS {{259 0 0-4782 {}}} CYCLES {}}
set a(0-4782) {NAME MAC1:conc#87 TYPE CONCATENATE PAR 0-4701 XREFS 40370 LOC {0 1.0 1 0.264095925 1 0.264095925 1 0.9103566249999999} PREDS {{259 0 0-4781 {}}} SUCCS {{259 0 0-4783 {}}} CYCLES {}}
set a(0-4783) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#53 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-4701 XREFS 40371 LOC {1 0.085525925 1 0.264095925 1 0.264095925 1 0.3537392534997777 1 0.9999999534997775} PREDS {{258 0 0-4779 {}} {259 0 0-4782 {}}} SUCCS {{259 0 0-4784 {}}} CYCLES {}}
set a(0-4784) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#39 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-4701 XREFS 40372 LOC {1 0.25650857499999996 1 0.3537393 1 0.3537393 1 0.44744196205035813 2 0.14815858705035811} PREDS {{258 0 0-4772 {}} {259 0 0-4783 {}}} SUCCS {{259 0 0-4785 {}}} CYCLES {}}
set a(0-4785) {NAME MAC1:slc#3 TYPE READSLICE PAR 0-4701 XREFS 40373 LOC {1 0.350211275 1 0.447442 1 0.447442 2 0.148158625} PREDS {{259 0 0-4784 {}}} SUCCS {{258 0 0-4946 {}} {258 0 0-4960 {}} {258 0 0-5288 {}}} CYCLES {}}
set a(0-4786) {NAME MAC1:asn#33 TYPE ASSIGN PAR 0-4701 XREFS 40374 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-5300 {}}} SUCCS {{259 0 0-4787 {}} {256 0 0-5300 {}}} CYCLES {}}
set a(0-4787) {NAME MAC1:slc(regs.regs(2))#27 TYPE READSLICE PAR 0-4701 XREFS 40375 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-4786 {}}} SUCCS {{258 0 0-4790 {}}} CYCLES {}}
set a(0-4788) {NAME MAC1:asn#34 TYPE ASSIGN PAR 0-4701 XREFS 40376 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-5300 {}}} SUCCS {{259 0 0-4789 {}} {256 0 0-5300 {}}} CYCLES {}}
set a(0-4789) {NAME MAC1:slc(regs.regs(2))#28 TYPE READSLICE PAR 0-4701 XREFS 40377 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-4788 {}}} SUCCS {{259 0 0-4790 {}}} CYCLES {}}
set a(0-4790) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#56 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-4701 XREFS 40378 LOC {1 0.0 1 0.182863175 1 0.182863175 1 0.2642024033364113 1 0.9144740283364112} PREDS {{258 0 0-4787 {}} {259 0 0-4789 {}}} SUCCS {{258 0 0-4796 {}}} CYCLES {}}
set a(0-4791) {NAME MAC1:asn#35 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40379 LOC {1 0.0 1 0.182863175 1 0.182863175 1 0.8331348} PREDS {} SUCCS {{259 0 0-4792 {}}} CYCLES {}}
set a(0-4792) {NAME MAC1:slc(vin)#14 TYPE READSLICE PAR 0-4701 XREFS 40380 LOC {1 0.0 1 0.182863175 1 0.182863175 1 0.8331348} PREDS {{259 0 0-4791 {}}} SUCCS {{258 0 0-4795 {}}} CYCLES {}}
set a(0-4793) {NAME MAC1:asn#36 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40381 LOC {1 0.0 1 0.182863175 1 0.182863175 1 0.8331348} PREDS {} SUCCS {{259 0 0-4794 {}}} CYCLES {}}
set a(0-4794) {NAME MAC1:slc(vin)#15 TYPE READSLICE PAR 0-4701 XREFS 40382 LOC {1 0.0 1 0.182863175 1 0.182863175 1 0.8331348} PREDS {{259 0 0-4793 {}}} SUCCS {{259 0 0-4795 {}}} CYCLES {}}
set a(0-4795) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#55 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-4701 XREFS 40383 LOC {1 0.0 1 0.182863175 1 0.182863175 1 0.2642024033364113 1 0.9144740283364112} PREDS {{258 0 0-4792 {}} {259 0 0-4794 {}}} SUCCS {{259 0 0-4796 {}}} CYCLES {}}
set a(0-4796) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#59 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4701 XREFS 40384 LOC {1 0.081339275 1 0.26420245 1 0.26420245 1 0.34972833137342835 1 0.9999999563734283} PREDS {{258 0 0-4790 {}} {259 0 0-4795 {}}} SUCCS {{258 0 0-4804 {}}} CYCLES {}}
set a(0-4797) {NAME MAC1:asn#37 TYPE ASSIGN PAR 0-4701 XREFS 40385 LOC {0 1.0 0 1.0 0 1.0 1 0.914474075} PREDS {{262 0 0-5300 {}}} SUCCS {{259 0 0-4798 {}} {256 0 0-5300 {}}} CYCLES {}}
set a(0-4798) {NAME MAC1:slc(regs.regs(2))#29 TYPE READSLICE PAR 0-4701 XREFS 40386 LOC {0 1.0 0 1.0 0 1.0 1 0.914474075} PREDS {{259 0 0-4797 {}}} SUCCS {{259 0 0-4799 {}}} CYCLES {}}
set a(0-4799) {NAME MAC1:conc#88 TYPE CONCATENATE PAR 0-4701 XREFS 40387 LOC {0 1.0 1 0.26420245 1 0.26420245 1 0.914474075} PREDS {{259 0 0-4798 {}}} SUCCS {{258 0 0-4803 {}}} CYCLES {}}
set a(0-4800) {NAME MAC1:asn#38 TYPE ASSIGN PAR 0-4701 XREFS 40388 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.914474075} PREDS {{262 0 0-5299 {}}} SUCCS {{259 0 0-4801 {}} {256 0 0-5299 {}}} CYCLES {}}
set a(0-4801) {NAME MAC1:slc(regs.regs(1))#27 TYPE READSLICE PAR 0-4701 XREFS 40389 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.914474075} PREDS {{259 0 0-4800 {}}} SUCCS {{259 0 0-4802 {}}} CYCLES {}}
set a(0-4802) {NAME MAC1:conc#89 TYPE CONCATENATE PAR 0-4701 XREFS 40390 LOC {0 1.0 1 0.26420245 1 0.26420245 1 0.914474075} PREDS {{259 0 0-4801 {}}} SUCCS {{259 0 0-4803 {}}} CYCLES {}}
set a(0-4803) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#58 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4701 XREFS 40391 LOC {1 0.0 1 0.26420245 1 0.26420245 1 0.34972833137342835 1 0.9999999563734283} PREDS {{258 0 0-4799 {}} {259 0 0-4802 {}}} SUCCS {{259 0 0-4804 {}}} CYCLES {}}
set a(0-4804) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#61 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-4701 XREFS 40392 LOC {1 0.1668652 1 0.349728375 1 0.349728375 1 0.43937170349977767 2 0.14008832849977768} PREDS {{258 0 0-4796 {}} {259 0 0-4803 {}}} SUCCS {{258 0 0-4816 {}}} CYCLES {}}
set a(0-4805) {NAME MAC1:asn#39 TYPE ASSIGN PAR 0-4701 XREFS 40393 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.914474075} PREDS {{262 0 0-5299 {}}} SUCCS {{259 0 0-4806 {}} {256 0 0-5299 {}}} CYCLES {}}
set a(0-4806) {NAME MAC1:slc(regs.regs(1))#28 TYPE READSLICE PAR 0-4701 XREFS 40394 LOC {0 1.0 1 0.09293755 1 0.09293755 1 0.914474075} PREDS {{259 0 0-4805 {}}} SUCCS {{259 0 0-4807 {}}} CYCLES {}}
set a(0-4807) {NAME MAC1:conc#90 TYPE CONCATENATE PAR 0-4701 XREFS 40395 LOC {0 1.0 1 0.26420245 1 0.26420245 1 0.914474075} PREDS {{259 0 0-4806 {}}} SUCCS {{258 0 0-4811 {}}} CYCLES {}}
set a(0-4808) {NAME MAC1:asn#40 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40396 LOC {1 0.0 1 0.26420245 1 0.26420245 1 0.914474075} PREDS {} SUCCS {{259 0 0-4809 {}}} CYCLES {}}
set a(0-4809) {NAME MAC1:slc(vin)#16 TYPE READSLICE PAR 0-4701 XREFS 40397 LOC {1 0.0 1 0.26420245 1 0.26420245 1 0.914474075} PREDS {{259 0 0-4808 {}}} SUCCS {{259 0 0-4810 {}}} CYCLES {}}
set a(0-4810) {NAME MAC1:conc#91 TYPE CONCATENATE PAR 0-4701 XREFS 40398 LOC {1 0.0 1 0.26420245 1 0.26420245 1 0.914474075} PREDS {{259 0 0-4809 {}}} SUCCS {{259 0 0-4811 {}}} CYCLES {}}
set a(0-4811) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#57 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4701 XREFS 40399 LOC {1 0.0 1 0.26420245 1 0.26420245 1 0.34972833137342835 1 0.9999999563734283} PREDS {{258 0 0-4807 {}} {259 0 0-4810 {}}} SUCCS {{258 0 0-4815 {}}} CYCLES {}}
set a(0-4812) {NAME MAC1:asn#41 TYPE ASSIGN PAR 0-4701 XREFS 40400 LOC {0 1.0 1 0.09293755 1 0.09293755 2 0.050445} PREDS {{262 0 0-5299 {}}} SUCCS {{259 0 0-4813 {}} {256 0 0-5299 {}}} CYCLES {}}
set a(0-4813) {NAME MAC1:slc(regs.regs(1))#29 TYPE READSLICE PAR 0-4701 XREFS 40401 LOC {0 1.0 1 0.09293755 1 0.09293755 2 0.050445} PREDS {{259 0 0-4812 {}}} SUCCS {{259 0 0-4814 {}}} CYCLES {}}
set a(0-4814) {NAME MAC1:conc#92 TYPE CONCATENATE PAR 0-4701 XREFS 40402 LOC {0 1.0 1 0.349728375 1 0.349728375 2 0.050445} PREDS {{259 0 0-4813 {}}} SUCCS {{259 0 0-4815 {}}} CYCLES {}}
set a(0-4815) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#60 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-4701 XREFS 40403 LOC {1 0.085525925 1 0.349728375 1 0.349728375 1 0.43937170349977767 2 0.14008832849977768} PREDS {{258 0 0-4811 {}} {259 0 0-4814 {}}} SUCCS {{259 0 0-4816 {}}} CYCLES {}}
set a(0-4816) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#40 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-4701 XREFS 40404 LOC {1 0.25650857499999996 1 0.43937175 1 0.43937175 1 0.5330744120503581 2 0.2337910370503581} PREDS {{258 0 0-4804 {}} {259 0 0-4815 {}}} SUCCS {{259 0 0-4817 {}}} CYCLES {}}
set a(0-4817) {NAME MAC1:slc#4 TYPE READSLICE PAR 0-4701 XREFS 40405 LOC {1 0.350211275 1 0.53307445 1 0.53307445 2 0.233791075} PREDS {{259 0 0-4816 {}}} SUCCS {{258 0 0-4968 {}} {258 0 0-4972 {}} {258 0 0-5291 {}}} CYCLES {}}
set a(0-4818) {NAME asn#276 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40406 LOC {1 0.0 1 0.3183798 1 0.3183798 2 0.1087398} PREDS {} SUCCS {{259 0 0-4819 {}}} CYCLES {}}
set a(0-4819) {NAME slc(vga_xy#1)#17 TYPE READSLICE PAR 0-4701 XREFS 40407 LOC {1 0.0 1 0.3183798 1 0.3183798 2 0.1087398} PREDS {{259 0 0-4818 {}}} SUCCS {{259 0 0-4820 {}}} CYCLES {}}
set a(0-4820) {NAME if#3:conc#3 TYPE CONCATENATE PAR 0-4701 XREFS 40408 LOC {1 0.0 1 0.3183798 1 0.3183798 2 0.1087398} PREDS {{259 0 0-4819 {}}} SUCCS {{258 0 0-4831 {}}} CYCLES {}}
set a(0-4821) {NAME asn#277 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40409 LOC {1 0.0 1 0.26503272499999997 1 0.26503272499999997 2 0.055392725} PREDS {} SUCCS {{259 0 0-4822 {}}} CYCLES {}}
set a(0-4822) {NAME slc(vga_xy#1)#18 TYPE READSLICE PAR 0-4701 XREFS 40410 LOC {1 0.0 1 0.26503272499999997 1 0.26503272499999997 2 0.055392725} PREDS {{259 0 0-4821 {}}} SUCCS {{259 0 0-4823 {}}} CYCLES {}}
set a(0-4823) {NAME if#3:conc#4 TYPE CONCATENATE PAR 0-4701 XREFS 40411 LOC {1 0.0 1 0.26503272499999997 1 0.26503272499999997 2 0.055392725} PREDS {{259 0 0-4822 {}}} SUCCS {{258 0 0-4829 {}}} CYCLES {}}
set a(0-4824) {NAME asn#278 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40412 LOC {1 0.0 1 0.26503272499999997 1 0.26503272499999997 2 0.055392725} PREDS {} SUCCS {{259 0 0-4825 {}}} CYCLES {}}
set a(0-4825) {NAME slc(vga_xy#1)#19 TYPE READSLICE PAR 0-4701 XREFS 40413 LOC {1 0.0 1 0.26503272499999997 1 0.26503272499999997 2 0.055392725} PREDS {{259 0 0-4824 {}}} SUCCS {{258 0 0-4828 {}}} CYCLES {}}
set a(0-4826) {NAME asn#279 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40414 LOC {1 0.0 1 0.26503272499999997 1 0.26503272499999997 2 0.055392725} PREDS {} SUCCS {{259 0 0-4827 {}}} CYCLES {}}
set a(0-4827) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-4701 XREFS 40415 LOC {1 0.0 1 0.26503272499999997 1 0.26503272499999997 2 0.055392725} PREDS {{259 0 0-4826 {}}} SUCCS {{259 0 0-4828 {}}} CYCLES {}}
set a(0-4828) {NAME if#3:conc#5 TYPE CONCATENATE PAR 0-4701 XREFS 40416 LOC {1 0.0 1 0.26503272499999997 1 0.26503272499999997 2 0.055392725} PREDS {{258 0 0-4825 {}} {259 0 0-4827 {}}} SUCCS {{259 0 0-4829 {}}} CYCLES {}}
set a(0-4829) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#3:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-4701 XREFS 40417 LOC {1 0.0 1 0.26503272499999997 1 0.26503272499999997 1 0.31837974517895046 2 0.10873974517895049} PREDS {{258 0 0-4823 {}} {259 0 0-4828 {}}} SUCCS {{259 0 0-4830 {}}} CYCLES {}}
set a(0-4830) {NAME if#3:slc TYPE READSLICE PAR 0-4701 XREFS 40418 LOC {1 0.053347075 1 0.3183798 1 0.3183798 2 0.1087398} PREDS {{259 0 0-4829 {}}} SUCCS {{259 0 0-4831 {}}} CYCLES {}}
set a(0-4831) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME if#3:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4701 XREFS 40419 LOC {1 0.053347075 1 0.3183798 1 0.3183798 1 0.36682438449693605 2 0.15718438449693606} PREDS {{258 0 0-4820 {}} {259 0 0-4830 {}}} SUCCS {{258 0 0-4846 {}}} CYCLES {}}
set a(0-4832) {NAME asn#280 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40420 LOC {1 0.0 1 0.308224675 1 0.308224675 2 0.098584675} PREDS {} SUCCS {{259 0 0-4833 {}}} CYCLES {}}
set a(0-4833) {NAME slc(vga_xy#1)#20 TYPE READSLICE PAR 0-4701 XREFS 40421 LOC {1 0.0 1 0.308224675 1 0.308224675 2 0.098584675} PREDS {{259 0 0-4832 {}}} SUCCS {{259 0 0-4834 {}}} CYCLES {}}
set a(0-4834) {NAME if#3:not#1 TYPE NOT PAR 0-4701 XREFS 40422 LOC {1 0.0 1 0.308224675 1 0.308224675 2 0.098584675} PREDS {{259 0 0-4833 {}}} SUCCS {{259 0 0-4835 {}}} CYCLES {}}
set a(0-4835) {NAME if#3:conc#6 TYPE CONCATENATE PAR 0-4701 XREFS 40423 LOC {1 0.0 1 0.308224675 1 0.308224675 2 0.098584675} PREDS {{259 0 0-4834 {}}} SUCCS {{259 0 0-4836 {}}} CYCLES {}}
set a(0-4836) {NAME if#3:conc TYPE CONCATENATE PAR 0-4701 XREFS 40424 LOC {1 0.0 1 0.308224675 1 0.308224675 2 0.098584675} PREDS {{259 0 0-4835 {}}} SUCCS {{258 0 0-4844 {}}} CYCLES {}}
set a(0-4837) {NAME asn#281 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40425 LOC {1 0.0 1 0.308224675 1 0.308224675 2 0.098584675} PREDS {} SUCCS {{259 0 0-4838 {}}} CYCLES {}}
set a(0-4838) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-4701 XREFS 40426 LOC {1 0.0 1 0.308224675 1 0.308224675 2 0.098584675} PREDS {{259 0 0-4837 {}}} SUCCS {{259 0 0-4839 {}}} CYCLES {}}
set a(0-4839) {NAME if#3:not#2 TYPE NOT PAR 0-4701 XREFS 40427 LOC {1 0.0 1 0.308224675 1 0.308224675 2 0.098584675} PREDS {{259 0 0-4838 {}}} SUCCS {{259 0 0-4840 {}}} CYCLES {}}
set a(0-4840) {NAME if#3:conc#1 TYPE CONCATENATE PAR 0-4701 XREFS 40428 LOC {1 0.0 1 0.308224675 1 0.308224675 2 0.098584675} PREDS {{259 0 0-4839 {}}} SUCCS {{258 0 0-4843 {}}} CYCLES {}}
set a(0-4841) {NAME asn#282 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40429 LOC {1 0.0 1 0.308224675 1 0.308224675 2 0.098584675} PREDS {} SUCCS {{259 0 0-4842 {}}} CYCLES {}}
set a(0-4842) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-4701 XREFS 40430 LOC {1 0.0 1 0.308224675 1 0.308224675 2 0.098584675} PREDS {{259 0 0-4841 {}}} SUCCS {{259 0 0-4843 {}}} CYCLES {}}
set a(0-4843) {NAME if#3:conc#7 TYPE CONCATENATE PAR 0-4701 XREFS 40431 LOC {1 0.0 1 0.308224675 1 0.308224675 2 0.098584675} PREDS {{258 0 0-4840 {}} {259 0 0-4842 {}}} SUCCS {{259 0 0-4844 {}}} CYCLES {}}
set a(0-4844) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if#3:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-4701 XREFS 40432 LOC {1 0.0 1 0.308224675 1 0.308224675 1 0.36682438449693605 2 0.15718438449693606} PREDS {{258 0 0-4836 {}} {259 0 0-4843 {}}} SUCCS {{259 0 0-4845 {}}} CYCLES {}}
set a(0-4845) {NAME if#3:slc#1 TYPE READSLICE PAR 0-4701 XREFS 40433 LOC {1 0.05859975 1 0.366824425 1 0.366824425 2 0.157184425} PREDS {{259 0 0-4844 {}}} SUCCS {{259 0 0-4846 {}}} CYCLES {}}
set a(0-4846) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#16 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4701 XREFS 40434 LOC {1 0.1017917 1 0.366824425 1 0.366824425 1 0.41526900949693607 2 0.20562900949693605} PREDS {{258 0 0-4831 {}} {259 0 0-4845 {}}} SUCCS {{259 0 0-4847 {}} {258 0 0-4851 {}} {258 0 0-4852 {}} {258 0 0-4856 {}}} CYCLES {}}
set a(0-4847) {NAME if#3:slc(acc.imod#2)#3 TYPE READSLICE PAR 0-4701 XREFS 40435 LOC {1 0.150236325 1 0.41526905 1 0.41526905 2 0.20562904999999998} PREDS {{259 0 0-4846 {}}} SUCCS {{259 0 0-4848 {}}} CYCLES {}}
set a(0-4848) {NAME if#3:not#3 TYPE NOT PAR 0-4701 XREFS 40436 LOC {1 0.150236325 1 0.41526905 1 0.41526905 2 0.20562904999999998} PREDS {{259 0 0-4847 {}}} SUCCS {{259 0 0-4849 {}}} CYCLES {}}
set a(0-4849) {NAME if#3:conc#2 TYPE CONCATENATE PAR 0-4701 XREFS 40437 LOC {1 0.150236325 1 0.41526905 1 0.41526905 2 0.20562904999999998} PREDS {{259 0 0-4848 {}}} SUCCS {{259 0 0-4850 {}}} CYCLES {}}
set a(0-4850) {NAME if#3:conc#9 TYPE CONCATENATE PAR 0-4701 XREFS 40438 LOC {1 0.150236325 1 0.41526905 1 0.41526905 2 0.20562904999999998} PREDS {{259 0 0-4849 {}}} SUCCS {{258 0 0-4854 {}}} CYCLES {}}
set a(0-4851) {NAME if#3:slc(acc.imod#2)#1 TYPE READSLICE PAR 0-4701 XREFS 40439 LOC {1 0.150236325 1 0.41526905 1 0.41526905 2 0.20562904999999998} PREDS {{258 0 0-4846 {}}} SUCCS {{258 0 0-4853 {}}} CYCLES {}}
set a(0-4852) {NAME if#3:slc(acc.imod#2) TYPE READSLICE PAR 0-4701 XREFS 40440 LOC {1 0.150236325 1 0.41526905 1 0.41526905 2 0.20562904999999998} PREDS {{258 0 0-4846 {}}} SUCCS {{259 0 0-4853 {}}} CYCLES {}}
set a(0-4853) {NAME if#3:conc#10 TYPE CONCATENATE PAR 0-4701 XREFS 40441 LOC {1 0.150236325 1 0.41526905 1 0.41526905 2 0.20562904999999998} PREDS {{258 0 0-4851 {}} {259 0 0-4852 {}}} SUCCS {{259 0 0-4854 {}}} CYCLES {}}
set a(0-4854) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME if#3:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4701 XREFS 40442 LOC {1 0.150236325 1 0.41526905 1 0.41526905 1 0.46371363449693603 2 0.25407363449693604} PREDS {{258 0 0-4850 {}} {259 0 0-4853 {}}} SUCCS {{259 0 0-4855 {}}} CYCLES {}}
set a(0-4855) {NAME if#3:slc#2 TYPE READSLICE PAR 0-4701 XREFS 40443 LOC {1 0.19868095 1 0.463713675 1 0.463713675 2 0.254073675} PREDS {{259 0 0-4854 {}}} SUCCS {{258 0 0-4858 {}}} CYCLES {}}
set a(0-4856) {NAME if#3:slc(acc.imod#2)#2 TYPE READSLICE PAR 0-4701 XREFS 40444 LOC {1 0.150236325 1 0.41526905 1 0.41526905 2 0.254073675} PREDS {{258 0 0-4846 {}}} SUCCS {{259 0 0-4857 {}}} CYCLES {}}
set a(0-4857) {NAME if#3:conc#8 TYPE CONCATENATE PAR 0-4701 XREFS 40445 LOC {1 0.150236325 1 0.463713675 1 0.463713675 2 0.254073675} PREDS {{259 0 0-4856 {}}} SUCCS {{259 0 0-4858 {}}} CYCLES {}}
set a(0-4858) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#3:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-4701 XREFS 40446 LOC {1 0.19868095 1 0.463713675 1 0.463713675 1 0.5170606951789505 2 0.3074206951789505} PREDS {{258 0 0-4855 {}} {259 0 0-4857 {}}} SUCCS {{259 0 0-4859 {}} {258 0 0-4862 {}}} CYCLES {}}
set a(0-4859) {NAME slc(exs.imod) TYPE READSLICE PAR 0-4701 XREFS 40447 LOC {1 0.252028025 1 0.51706075 1 0.51706075 2 0.30742074999999996} PREDS {{259 0 0-4858 {}}} SUCCS {{259 0 0-4860 {}}} CYCLES {}}
set a(0-4860) {NAME if#3:not TYPE NOT PAR 0-4701 XREFS 40448 LOC {1 0.252028025 1 0.51706075 1 0.51706075 2 0.30742074999999996} PREDS {{259 0 0-4859 {}}} SUCCS {{259 0 0-4861 {}}} CYCLES {}}
set a(0-4861) {NAME if#3:xor TYPE XOR PAR 0-4701 XREFS 40449 LOC {1 0.252028025 1 0.51706075 1 0.51706075 2 0.30742074999999996} PREDS {{259 0 0-4860 {}}} SUCCS {{259 0 0-4862 {}}} CYCLES {}}
set a(0-4862) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,3,1,4) AREA_SCORE 5.00 QUANTITY 5 NAME if#3:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-4701 XREFS 40450 LOC {1 0.252028025 1 0.51706075 1 0.51706075 1 0.5705844149089293 2 0.3609444149089293} PREDS {{258 0 0-4858 {}} {259 0 0-4861 {}}} SUCCS {{259 0 0-4863 {}} {258 0 0-4864 {}} {258 0 0-4865 {}} {258 0 0-4866 {}}} CYCLES {}}
set a(0-4863) {NAME slc(if#3:acc.svs) TYPE READSLICE PAR 0-4701 XREFS 40451 LOC {1 0.30555175 1 0.570584475 1 0.570584475 2 0.360944475} PREDS {{259 0 0-4862 {}}} SUCCS {{258 0 0-4867 {}}} CYCLES {}}
set a(0-4864) {NAME slc(if#3:acc.svs)#1 TYPE READSLICE PAR 0-4701 XREFS 40452 LOC {1 0.30555175 1 0.570584475 1 0.570584475 2 0.360944475} PREDS {{258 0 0-4862 {}}} SUCCS {{258 0 0-4867 {}}} CYCLES {}}
set a(0-4865) {NAME slc(if#3:acc.svs)#2 TYPE READSLICE PAR 0-4701 XREFS 40453 LOC {1 0.30555175 1 0.570584475 1 0.570584475 2 0.360944475} PREDS {{258 0 0-4862 {}}} SUCCS {{258 0 0-4867 {}}} CYCLES {}}
set a(0-4866) {NAME slc(if#3:acc.svs)#3 TYPE READSLICE PAR 0-4701 XREFS 40454 LOC {1 0.30555175 1 0.570584475 1 0.570584475 2 0.360944475} PREDS {{258 0 0-4862 {}}} SUCCS {{259 0 0-4867 {}}} CYCLES {}}
set a(0-4867) {NAME or TYPE OR PAR 0-4701 XREFS 40455 LOC {1 0.30555175 1 0.570584475 1 0.570584475 2 0.360944475} PREDS {{258 0 0-4865 {}} {258 0 0-4864 {}} {258 0 0-4863 {}} {259 0 0-4866 {}}} SUCCS {{258 0 0-4869 {}} {258 0 0-4872 {}}} CYCLES {}}
set a(0-4868) {NAME asn#283 TYPE ASSIGN PAR 0-4701 XREFS 40456 LOC {0 1.0 1 0.570584475 1 0.570584475 2 0.360944475} PREDS {{262 0 0-5301 {}}} SUCCS {{258 0 0-4870 {}} {256 0 0-5301 {}}} CYCLES {}}
set a(0-4869) {NAME exs TYPE SIGNEXTEND PAR 0-4701 XREFS 40457 LOC {1 0.30555175 1 0.570584475 1 0.570584475 2 0.360944475} PREDS {{258 0 0-4867 {}}} SUCCS {{259 0 0-4870 {}}} CYCLES {}}
set a(0-4870) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4701 XREFS 40458 LOC {1 0.30555175 1 0.570584475 1 0.570584475 1 0.5869912062638539 2 0.3773512062638539} PREDS {{258 0 0-4868 {}} {259 0 0-4869 {}}} SUCCS {{258 0 0-4953 {}} {258 0 0-4954 {}}} CYCLES {}}
set a(0-4871) {NAME asn#284 TYPE ASSIGN PAR 0-4701 XREFS 40459 LOC {0 1.0 1 0.66022785 1 0.66022785 2 0.360944475} PREDS {{262 0 0-5302 {}}} SUCCS {{258 0 0-4873 {}} {256 0 0-5302 {}}} CYCLES {}}
set a(0-4872) {NAME exs#3 TYPE SIGNEXTEND PAR 0-4701 XREFS 40460 LOC {1 0.30555175 1 0.66022785 1 0.66022785 2 0.360944475} PREDS {{258 0 0-4867 {}}} SUCCS {{259 0 0-4873 {}}} CYCLES {}}
set a(0-4873) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4701 XREFS 40461 LOC {1 0.30555175 1 0.66022785 1 0.66022785 1 0.6766345812638539 2 0.3773512062638539} PREDS {{258 0 0-4871 {}} {259 0 0-4872 {}}} SUCCS {{258 0 0-4980 {}} {258 0 0-4981 {}}} CYCLES {}}
set a(0-4874) {NAME if#4:asn TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40462 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {} SUCCS {{259 0 0-4875 {}}} CYCLES {}}
set a(0-4875) {NAME if#4:slc(vga_xy#1) TYPE READSLICE PAR 0-4701 XREFS 40463 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{259 0 0-4874 {}}} SUCCS {{258 0 0-4894 {}}} CYCLES {}}
set a(0-4876) {NAME if#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40464 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {} SUCCS {{259 0 0-4877 {}}} CYCLES {}}
set a(0-4877) {NAME if#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-4701 XREFS 40465 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{259 0 0-4876 {}}} SUCCS {{258 0 0-4894 {}}} CYCLES {}}
set a(0-4878) {NAME if#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40466 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {} SUCCS {{259 0 0-4879 {}}} CYCLES {}}
set a(0-4879) {NAME if#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-4701 XREFS 40467 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{259 0 0-4878 {}}} SUCCS {{258 0 0-4894 {}}} CYCLES {}}
set a(0-4880) {NAME if#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40468 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {} SUCCS {{259 0 0-4881 {}}} CYCLES {}}
set a(0-4881) {NAME if#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-4701 XREFS 40469 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{259 0 0-4880 {}}} SUCCS {{258 0 0-4894 {}}} CYCLES {}}
set a(0-4882) {NAME if#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40470 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {} SUCCS {{259 0 0-4883 {}}} CYCLES {}}
set a(0-4883) {NAME if#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-4701 XREFS 40471 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{259 0 0-4882 {}}} SUCCS {{258 0 0-4894 {}}} CYCLES {}}
set a(0-4884) {NAME if#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40472 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {} SUCCS {{259 0 0-4885 {}}} CYCLES {}}
set a(0-4885) {NAME if#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-4701 XREFS 40473 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{259 0 0-4884 {}}} SUCCS {{258 0 0-4894 {}}} CYCLES {}}
set a(0-4886) {NAME if#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40474 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {} SUCCS {{259 0 0-4887 {}}} CYCLES {}}
set a(0-4887) {NAME if#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-4701 XREFS 40475 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{259 0 0-4886 {}}} SUCCS {{258 0 0-4894 {}}} CYCLES {}}
set a(0-4888) {NAME if#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40476 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {} SUCCS {{259 0 0-4889 {}}} CYCLES {}}
set a(0-4889) {NAME if#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-4701 XREFS 40477 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{259 0 0-4888 {}}} SUCCS {{258 0 0-4894 {}}} CYCLES {}}
set a(0-4890) {NAME if#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40478 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {} SUCCS {{259 0 0-4891 {}}} CYCLES {}}
set a(0-4891) {NAME if#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-4701 XREFS 40479 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{259 0 0-4890 {}}} SUCCS {{258 0 0-4894 {}}} CYCLES {}}
set a(0-4892) {NAME if#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40480 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {} SUCCS {{259 0 0-4893 {}}} CYCLES {}}
set a(0-4893) {NAME if#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-4701 XREFS 40481 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{259 0 0-4892 {}}} SUCCS {{259 0 0-4894 {}}} CYCLES {}}
set a(0-4894) {NAME if#4:nor TYPE NOR PAR 0-4701 XREFS 40482 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{258 0 0-4891 {}} {258 0 0-4889 {}} {258 0 0-4887 {}} {258 0 0-4885 {}} {258 0 0-4883 {}} {258 0 0-4881 {}} {258 0 0-4879 {}} {258 0 0-4877 {}} {258 0 0-4875 {}} {259 0 0-4893 {}}} SUCCS {{259 0 0-4895 {}} {258 0 0-4917 {}} {258 0 0-5181 {}} {258 0 0-5204 {}}} CYCLES {}}
set a(0-4895) {NAME asel TYPE SELECT PAR 0-4701 XREFS 40483 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{259 0 0-4894 {}}} SUCCS {{146 0 0-4896 {}} {146 0 0-4897 {}} {146 0 0-4898 {}} {146 0 0-4899 {}} {146 0 0-4900 {}} {146 0 0-4901 {}} {146 0 0-4902 {}} {146 0 0-4903 {}} {146 0 0-4904 {}} {146 0 0-4905 {}} {146 0 0-4906 {}} {146 0 0-4907 {}} {146 0 0-4908 {}} {146 0 0-4909 {}} {146 0 0-4910 {}} {146 0 0-4911 {}} {146 0 0-4912 {}} {146 0 0-4913 {}} {146 0 0-4914 {}} {146 0 0-4915 {}} {146 0 0-4916 {}}} CYCLES {}}
set a(0-4896) {NAME if#4:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40484 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{146 0 0-4895 {}}} SUCCS {{259 0 0-4897 {}}} CYCLES {}}
set a(0-4897) {NAME if#4:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-4701 XREFS 40485 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{146 0 0-4895 {}} {259 0 0-4896 {}}} SUCCS {{258 0 0-4916 {}}} CYCLES {}}
set a(0-4898) {NAME if#4:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40486 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{146 0 0-4895 {}}} SUCCS {{259 0 0-4899 {}}} CYCLES {}}
set a(0-4899) {NAME if#4:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-4701 XREFS 40487 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{146 0 0-4895 {}} {259 0 0-4898 {}}} SUCCS {{258 0 0-4916 {}}} CYCLES {}}
set a(0-4900) {NAME if#4:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40488 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{146 0 0-4895 {}}} SUCCS {{259 0 0-4901 {}}} CYCLES {}}
set a(0-4901) {NAME if#4:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-4701 XREFS 40489 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{146 0 0-4895 {}} {259 0 0-4900 {}}} SUCCS {{258 0 0-4916 {}}} CYCLES {}}
set a(0-4902) {NAME if#4:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40490 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{146 0 0-4895 {}}} SUCCS {{259 0 0-4903 {}}} CYCLES {}}
set a(0-4903) {NAME if#4:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-4701 XREFS 40491 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{146 0 0-4895 {}} {259 0 0-4902 {}}} SUCCS {{258 0 0-4916 {}}} CYCLES {}}
set a(0-4904) {NAME if#4:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40492 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{146 0 0-4895 {}}} SUCCS {{259 0 0-4905 {}}} CYCLES {}}
set a(0-4905) {NAME if#4:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-4701 XREFS 40493 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{146 0 0-4895 {}} {259 0 0-4904 {}}} SUCCS {{258 0 0-4916 {}}} CYCLES {}}
set a(0-4906) {NAME if#4:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40494 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{146 0 0-4895 {}}} SUCCS {{259 0 0-4907 {}}} CYCLES {}}
set a(0-4907) {NAME if#4:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-4701 XREFS 40495 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{146 0 0-4895 {}} {259 0 0-4906 {}}} SUCCS {{258 0 0-4916 {}}} CYCLES {}}
set a(0-4908) {NAME if#4:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40496 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{146 0 0-4895 {}}} SUCCS {{259 0 0-4909 {}}} CYCLES {}}
set a(0-4909) {NAME if#4:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-4701 XREFS 40497 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{146 0 0-4895 {}} {259 0 0-4908 {}}} SUCCS {{258 0 0-4916 {}}} CYCLES {}}
set a(0-4910) {NAME if#4:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40498 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{146 0 0-4895 {}}} SUCCS {{259 0 0-4911 {}}} CYCLES {}}
set a(0-4911) {NAME if#4:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-4701 XREFS 40499 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{146 0 0-4895 {}} {259 0 0-4910 {}}} SUCCS {{258 0 0-4916 {}}} CYCLES {}}
set a(0-4912) {NAME if#4:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40500 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{146 0 0-4895 {}}} SUCCS {{259 0 0-4913 {}}} CYCLES {}}
set a(0-4913) {NAME if#4:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-4701 XREFS 40501 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{146 0 0-4895 {}} {259 0 0-4912 {}}} SUCCS {{258 0 0-4916 {}}} CYCLES {}}
set a(0-4914) {NAME if#4:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40502 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{146 0 0-4895 {}}} SUCCS {{259 0 0-4915 {}}} CYCLES {}}
set a(0-4915) {NAME if#4:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-4701 XREFS 40503 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{146 0 0-4895 {}} {259 0 0-4914 {}}} SUCCS {{259 0 0-4916 {}}} CYCLES {}}
set a(0-4916) {NAME aif:nor TYPE NOR PAR 0-4701 XREFS 40504 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{146 0 0-4895 {}} {258 0 0-4913 {}} {258 0 0-4911 {}} {258 0 0-4909 {}} {258 0 0-4907 {}} {258 0 0-4905 {}} {258 0 0-4903 {}} {258 0 0-4901 {}} {258 0 0-4899 {}} {258 0 0-4897 {}} {259 0 0-4915 {}}} SUCCS {{259 0 0-4917 {}}} CYCLES {}}
set a(0-4917) {NAME if#4:and TYPE AND PAR 0-4701 XREFS 40505 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{258 0 0-4894 {}} {258 0 0-4720 {}} {259 0 0-4916 {}}} SUCCS {{258 0 0-4919 {}} {258 0 0-4923 {}} {258 0 0-4927 {}} {258 0 0-4931 {}}} CYCLES {}}
set a(0-4918) {NAME asn#285 TYPE ASSIGN PAR 0-4701 XREFS 40506 LOC {0 1.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{262 0 0-5303 {}}} SUCCS {{258 0 0-4921 {}} {256 0 0-5303 {}}} CYCLES {}}
set a(0-4919) {NAME not#32 TYPE NOT PAR 0-4701 XREFS 40507 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{258 0 0-4917 {}}} SUCCS {{259 0 0-4920 {}}} CYCLES {}}
set a(0-4920) {NAME exs#4 TYPE SIGNEXTEND PAR 0-4701 XREFS 40508 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{259 0 0-4919 {}}} SUCCS {{259 0 0-4921 {}}} CYCLES {}}
set a(0-4921) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4701 XREFS 40509 LOC {1 0.0 1 0.695613425 1 0.695613425 1 0.712020156263854 2 0.5023801562638539} PREDS {{258 0 0-4918 {}} {259 0 0-4920 {}}} SUCCS {{258 0 0-4997 {}} {258 0 0-4998 {}} {258 0 0-4999 {}} {258 0 0-5000 {}} {258 0 0-5001 {}} {258 0 0-5002 {}} {258 0 0-5003 {}} {258 0 0-5004 {}} {258 0 0-5005 {}} {258 0 0-5006 {}} {258 0 0-5014 {}}} CYCLES {}}
set a(0-4922) {NAME asn#286 TYPE ASSIGN PAR 0-4701 XREFS 40510 LOC {0 1.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{262 0 0-5304 {}}} SUCCS {{258 0 0-4925 {}} {256 0 0-5304 {}}} CYCLES {}}
set a(0-4923) {NAME not#33 TYPE NOT PAR 0-4701 XREFS 40511 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{258 0 0-4917 {}}} SUCCS {{259 0 0-4924 {}}} CYCLES {}}
set a(0-4924) {NAME exs#5 TYPE SIGNEXTEND PAR 0-4701 XREFS 40512 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.48597342499999996} PREDS {{259 0 0-4923 {}}} SUCCS {{259 0 0-4925 {}}} CYCLES {}}
set a(0-4925) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4701 XREFS 40513 LOC {1 0.0 1 0.695613425 1 0.695613425 1 0.712020156263854 2 0.5023801562638539} PREDS {{258 0 0-4922 {}} {259 0 0-4924 {}}} SUCCS {{258 0 0-4987 {}} {258 0 0-4988 {}} {258 0 0-4989 {}} {258 0 0-4990 {}} {258 0 0-4991 {}} {258 0 0-4992 {}} {258 0 0-4993 {}} {258 0 0-4994 {}} {258 0 0-4995 {}} {258 0 0-4996 {}} {258 0 0-5016 {}}} CYCLES {}}
set a(0-4926) {NAME asn#287 TYPE ASSIGN PAR 0-4701 XREFS 40514 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.48597342499999996} PREDS {{262 0 0-5305 {}}} SUCCS {{258 0 0-4929 {}} {256 0 0-5305 {}}} CYCLES {}}
set a(0-4927) {NAME not#34 TYPE NOT PAR 0-4701 XREFS 40515 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.48597342499999996} PREDS {{258 0 0-4917 {}}} SUCCS {{259 0 0-4928 {}}} CYCLES {}}
set a(0-4928) {NAME exs#6 TYPE SIGNEXTEND PAR 0-4701 XREFS 40516 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.48597342499999996} PREDS {{259 0 0-4927 {}}} SUCCS {{259 0 0-4929 {}}} CYCLES {}}
set a(0-4929) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4701 XREFS 40517 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.5023801562638539} PREDS {{258 0 0-4926 {}} {259 0 0-4928 {}}} SUCCS {{258 0 0-5032 {}} {258 0 0-5033 {}} {258 0 0-5034 {}} {258 0 0-5035 {}} {258 0 0-5036 {}} {258 0 0-5037 {}} {258 0 0-5038 {}} {258 0 0-5039 {}} {258 0 0-5040 {}} {258 0 0-5041 {}} {258 0 0-5049 {}}} CYCLES {}}
set a(0-4930) {NAME asn#288 TYPE ASSIGN PAR 0-4701 XREFS 40518 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.48597342499999996} PREDS {{262 0 0-5306 {}}} SUCCS {{258 0 0-4933 {}} {256 0 0-5306 {}}} CYCLES {}}
set a(0-4931) {NAME not#10 TYPE NOT PAR 0-4701 XREFS 40519 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.48597342499999996} PREDS {{258 0 0-4917 {}}} SUCCS {{259 0 0-4932 {}}} CYCLES {}}
set a(0-4932) {NAME exs#7 TYPE SIGNEXTEND PAR 0-4701 XREFS 40520 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.48597342499999996} PREDS {{259 0 0-4931 {}}} SUCCS {{259 0 0-4933 {}}} CYCLES {}}
set a(0-4933) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#6 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4701 XREFS 40521 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.5023801562638539} PREDS {{258 0 0-4930 {}} {259 0 0-4932 {}}} SUCCS {{258 0 0-5022 {}} {258 0 0-5023 {}} {258 0 0-5024 {}} {258 0 0-5025 {}} {258 0 0-5026 {}} {258 0 0-5027 {}} {258 0 0-5028 {}} {258 0 0-5029 {}} {258 0 0-5030 {}} {258 0 0-5031 {}} {258 0 0-5051 {}}} CYCLES {}}
set a(0-4934) {NAME MAC1:slc(MAC1:acc.psp.sg1) TYPE READSLICE PAR 0-4701 XREFS 40522 LOC {1 0.350211275 1 0.380266875 1 0.380266875 2 0.17062687499999998} PREDS {{258 0 0-4753 {}}} SUCCS {{259 0 0-4935 {}}} CYCLES {}}
set a(0-4935) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#5:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-4701 XREFS 40523 LOC {1 0.350211275 1 0.380266875 1 0.380266875 1 0.4336138951789505 2 0.22397389517895047} PREDS {{259 0 0-4934 {}}} SUCCS {{259 0 0-4936 {}}} CYCLES {}}
set a(0-4936) {NAME slc TYPE READSLICE PAR 0-4701 XREFS 40524 LOC {1 0.40355834999999995 1 0.43361394999999997 1 0.43361394999999997 2 0.22397394999999998} PREDS {{259 0 0-4935 {}}} SUCCS {{259 0 0-4937 {}} {258 0 0-4943 {}}} CYCLES {}}
set a(0-4937) {NAME asel#1 TYPE SELECT PAR 0-4701 XREFS 40525 LOC {1 0.40355834999999995 1 0.43361394999999997 1 0.43361394999999997 2 0.22397394999999998} PREDS {{259 0 0-4936 {}}} SUCCS {{146 0 0-4938 {}} {146 0 0-4939 {}} {146 0 0-4940 {}} {146 0 0-4941 {}} {146 0 0-4942 {}}} CYCLES {}}
set a(0-4938) {NAME MAC1:slc(MAC1:acc.psp.sg1)#1 TYPE READSLICE PAR 0-4701 XREFS 40526 LOC {1 0.40355834999999995 1 0.43361394999999997 1 0.43361394999999997 2 0.22397394999999998} PREDS {{146 0 0-4937 {}} {258 0 0-4753 {}}} SUCCS {{259 0 0-4939 {}}} CYCLES {}}
set a(0-4939) {NAME aif#1:not#1 TYPE NOT PAR 0-4701 XREFS 40527 LOC {1 0.40355834999999995 1 0.43361394999999997 1 0.43361394999999997 2 0.22397394999999998} PREDS {{146 0 0-4937 {}} {259 0 0-4938 {}}} SUCCS {{259 0 0-4940 {}}} CYCLES {}}
set a(0-4940) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,3,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME aif#1:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-4701 XREFS 40528 LOC {1 0.40355834999999995 1 0.43361394999999997 1 0.43361394999999997 1 0.5013587487783222 2 0.2917187487783222} PREDS {{146 0 0-4937 {}} {259 0 0-4939 {}}} SUCCS {{259 0 0-4941 {}}} CYCLES {}}
set a(0-4941) {NAME aif#1:slc TYPE READSLICE PAR 0-4701 XREFS 40529 LOC {1 0.4713032 1 0.5013588 1 0.5013588 2 0.2917188} PREDS {{146 0 0-4937 {}} {259 0 0-4940 {}}} SUCCS {{259 0 0-4942 {}}} CYCLES {}}
set a(0-4942) {NAME if#5:not TYPE NOT PAR 0-4701 XREFS 40530 LOC {1 0.4713032 1 0.5013588 1 0.5013588 2 0.2917188} PREDS {{146 0 0-4937 {}} {259 0 0-4941 {}}} SUCCS {{258 0 0-4944 {}}} CYCLES {}}
set a(0-4943) {NAME if#5:not#3 TYPE NOT PAR 0-4701 XREFS 40531 LOC {1 0.40355834999999995 1 0.5013588 1 0.5013588 2 0.2917188} PREDS {{258 0 0-4936 {}}} SUCCS {{259 0 0-4944 {}}} CYCLES {}}
set a(0-4944) {NAME if#5:and TYPE AND PAR 0-4701 XREFS 40532 LOC {1 0.4713032 1 0.5013588 1 0.5013588 2 0.2917188} PREDS {{258 0 0-4942 {}} {258 0 0-4719 {}} {259 0 0-4943 {}}} SUCCS {{259 0 0-4945 {}} {258 0 0-4951 {}}} CYCLES {}}
set a(0-4945) {NAME asel#3 TYPE SELECT PAR 0-4701 XREFS 40533 LOC {1 0.4713032 1 0.5013588 1 0.5013588 2 0.2917188} PREDS {{259 0 0-4944 {}}} SUCCS {{146 0 0-4946 {}} {146 0 0-4947 {}} {146 0 0-4948 {}} {146 0 0-4949 {}} {146 0 0-4950 {}}} CYCLES {}}
set a(0-4946) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-4701 XREFS 40534 LOC {1 0.4713032 1 0.5013588 1 0.5013588 2 0.2917188} PREDS {{146 0 0-4945 {}} {258 0 0-4785 {}}} SUCCS {{259 0 0-4947 {}}} CYCLES {}}
set a(0-4947) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-4701 XREFS 40535 LOC {1 0.4713032 1 0.5013588 1 0.5013588 2 0.2917188} PREDS {{146 0 0-4945 {}} {259 0 0-4946 {}}} SUCCS {{259 0 0-4948 {}}} CYCLES {}}
set a(0-4948) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#3:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4701 XREFS 40536 LOC {1 0.4713032 1 0.5013588 1 0.5013588 1 0.5869912093138832 2 0.3773512093138832} PREDS {{146 0 0-4945 {}} {259 0 0-4947 {}}} SUCCS {{259 0 0-4949 {}}} CYCLES {}}
set a(0-4949) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-4701 XREFS 40537 LOC {1 0.55693565 1 0.58699125 1 0.58699125 2 0.37735124999999997} PREDS {{146 0 0-4945 {}} {259 0 0-4948 {}}} SUCCS {{259 0 0-4950 {}}} CYCLES {}}
set a(0-4950) {NAME if#5:not#1 TYPE NOT PAR 0-4701 XREFS 40538 LOC {1 0.55693565 1 0.58699125 1 0.58699125 2 0.37735124999999997} PREDS {{146 0 0-4945 {}} {259 0 0-4949 {}}} SUCCS {{259 0 0-4951 {}}} CYCLES {}}
set a(0-4951) {NAME if#5:and#1 TYPE AND PAR 0-4701 XREFS 40539 LOC {1 0.55693565 1 0.58699125 1 0.58699125 2 0.37735124999999997} PREDS {{258 0 0-4944 {}} {258 0 0-4718 {}} {259 0 0-4950 {}}} SUCCS {{259 0 0-4952 {}} {258 0 0-4954 {}}} CYCLES {}}
set a(0-4952) {NAME asel#7 TYPE SELECT PAR 0-4701 XREFS 40540 LOC {1 0.55693565 1 0.58699125 1 0.58699125 2 0.37735124999999997} PREDS {{259 0 0-4951 {}}} SUCCS {{146 0 0-4953 {}}} CYCLES {}}
set a(0-4953) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,3,1,4) AREA_SCORE 5.00 QUANTITY 5 NAME if#5:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-4701 XREFS 40541 LOC {1 0.55693565 1 0.58699125 1 0.58699125 1 0.6405149149089293 2 0.4308749149089293} PREDS {{146 0 0-4952 {}} {258 0 0-4870 {}}} SUCCS {{259 0 0-4954 {}}} CYCLES {}}
set a(0-4954) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME if#5:mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4701 XREFS 40542 LOC {1 0.610459375 1 0.640514975 1 0.640514975 1 0.6635755375 2 0.4539355375} PREDS {{258 0 0-4951 {}} {258 0 0-4870 {}} {258 0 0-4717 {}} {259 0 0-4953 {}}} SUCCS {{258 0 0-4982 {}} {258 0 0-5301 {}}} CYCLES {}}
set a(0-4955) {NAME aif#11:not#1 TYPE NOT PAR 0-4701 XREFS 40543 LOC {1 0.350211275 1 0.36180955 1 0.36180955 2 0.062526175} PREDS {{258 0 0-4753 {}}} SUCCS {{259 0 0-4956 {}}} CYCLES {}}
set a(0-4956) {NAME aif#11:conc TYPE CONCATENATE PAR 0-4701 XREFS 40544 LOC {1 0.350211275 1 0.36180955 1 0.36180955 2 0.062526175} PREDS {{259 0 0-4955 {}}} SUCCS {{259 0 0-4957 {}}} CYCLES {}}
set a(0-4957) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4701 XREFS 40545 LOC {1 0.350211275 1 0.36180955 1 0.36180955 1 0.4474419593138832 2 0.1481585843138832} PREDS {{259 0 0-4956 {}}} SUCCS {{259 0 0-4958 {}}} CYCLES {}}
set a(0-4958) {NAME aif#11:slc TYPE READSLICE PAR 0-4701 XREFS 40546 LOC {1 0.43584372499999996 1 0.447442 1 0.447442 2 0.148158625} PREDS {{259 0 0-4957 {}}} SUCCS {{259 0 0-4959 {}} {258 0 0-4965 {}}} CYCLES {}}
set a(0-4959) {NAME asel#13 TYPE SELECT PAR 0-4701 XREFS 40547 LOC {1 0.43584372499999996 1 0.447442 1 0.447442 2 0.148158625} PREDS {{259 0 0-4958 {}}} SUCCS {{146 0 0-4960 {}} {146 0 0-4961 {}} {146 0 0-4962 {}} {146 0 0-4963 {}} {146 0 0-4964 {}}} CYCLES {}}
set a(0-4960) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-4701 XREFS 40548 LOC {1 0.43584372499999996 1 0.447442 1 0.447442 2 0.148158625} PREDS {{146 0 0-4959 {}} {258 0 0-4785 {}}} SUCCS {{259 0 0-4961 {}}} CYCLES {}}
set a(0-4961) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-4701 XREFS 40549 LOC {1 0.43584372499999996 1 0.447442 1 0.447442 2 0.148158625} PREDS {{146 0 0-4959 {}} {259 0 0-4960 {}}} SUCCS {{259 0 0-4962 {}}} CYCLES {}}
set a(0-4962) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4701 XREFS 40550 LOC {1 0.43584372499999996 1 0.447442 1 0.447442 1 0.5330744093138832 2 0.2337910343138832} PREDS {{146 0 0-4959 {}} {259 0 0-4961 {}}} SUCCS {{259 0 0-4963 {}}} CYCLES {}}
set a(0-4963) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-4701 XREFS 40551 LOC {1 0.521476175 1 0.53307445 1 0.53307445 2 0.233791075} PREDS {{146 0 0-4959 {}} {259 0 0-4962 {}}} SUCCS {{259 0 0-4964 {}}} CYCLES {}}
set a(0-4964) {NAME if#6:not#1 TYPE NOT PAR 0-4701 XREFS 40552 LOC {1 0.521476175 1 0.53307445 1 0.53307445 2 0.233791075} PREDS {{146 0 0-4959 {}} {259 0 0-4963 {}}} SUCCS {{258 0 0-4966 {}}} CYCLES {}}
set a(0-4965) {NAME if#6:not TYPE NOT PAR 0-4701 XREFS 40553 LOC {1 0.43584372499999996 1 0.53307445 1 0.53307445 2 0.233791075} PREDS {{258 0 0-4958 {}}} SUCCS {{259 0 0-4966 {}}} CYCLES {}}
set a(0-4966) {NAME if#6:and TYPE AND PAR 0-4701 XREFS 40554 LOC {1 0.521476175 1 0.53307445 1 0.53307445 2 0.233791075} PREDS {{258 0 0-4964 {}} {258 0 0-4716 {}} {259 0 0-4965 {}}} SUCCS {{259 0 0-4967 {}} {258 0 0-4978 {}}} CYCLES {}}
set a(0-4967) {NAME asel#17 TYPE SELECT PAR 0-4701 XREFS 40555 LOC {1 0.521476175 1 0.53307445 1 0.53307445 2 0.233791075} PREDS {{259 0 0-4966 {}}} SUCCS {{146 0 0-4968 {}} {146 0 0-4969 {}} {130 0 0-4970 {}} {130 0 0-4971 {}}} CYCLES {}}
set a(0-4968) {NAME MAC1:slc(MAC1:acc#40.psp.sg1) TYPE READSLICE PAR 0-4701 XREFS 40556 LOC {1 0.521476175 1 0.53307445 1 0.53307445 2 0.233791075} PREDS {{146 0 0-4967 {}} {258 0 0-4817 {}}} SUCCS {{259 0 0-4969 {}}} CYCLES {}}
set a(0-4969) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 1 NAME if#6:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-4701 XREFS 40557 LOC {1 0.521476175 1 0.53307445 1 0.53307445 1 0.5911086379329679 2 0.2918252629329679} PREDS {{146 0 0-4967 {}} {259 0 0-4968 {}}} SUCCS {{259 0 0-4970 {}}} CYCLES {}}
set a(0-4970) {NAME aif#17:slc TYPE READSLICE PAR 0-4701 XREFS 40558 LOC {1 0.5795104249999999 1 0.5911086999999999 1 0.5911086999999999 2 0.29182532499999997} PREDS {{130 0 0-4967 {}} {259 0 0-4969 {}}} SUCCS {{259 0 0-4971 {}} {258 0 0-4977 {}}} CYCLES {}}
set a(0-4971) {NAME aif#17:asel TYPE SELECT PAR 0-4701 XREFS 40559 LOC {1 0.5795104249999999 1 0.5911086999999999 1 0.5911086999999999 2 0.29182532499999997} PREDS {{130 0 0-4967 {}} {259 0 0-4970 {}}} SUCCS {{146 0 0-4972 {}} {146 0 0-4973 {}} {146 0 0-4974 {}} {146 0 0-4975 {}} {146 0 0-4976 {}}} CYCLES {}}
set a(0-4972) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-4701 XREFS 40560 LOC {1 0.5795104249999999 1 0.5911086999999999 1 0.5911086999999999 2 0.29182532499999997} PREDS {{146 0 0-4971 {}} {258 0 0-4817 {}}} SUCCS {{259 0 0-4973 {}}} CYCLES {}}
set a(0-4973) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-4701 XREFS 40561 LOC {1 0.5795104249999999 1 0.5911086999999999 1 0.5911086999999999 2 0.29182532499999997} PREDS {{146 0 0-4971 {}} {259 0 0-4972 {}}} SUCCS {{259 0 0-4974 {}}} CYCLES {}}
set a(0-4974) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4701 XREFS 40562 LOC {1 0.5795104249999999 1 0.5911086999999999 1 0.5911086999999999 1 0.6766345813734282 2 0.37735120637342834} PREDS {{146 0 0-4971 {}} {259 0 0-4973 {}}} SUCCS {{259 0 0-4975 {}}} CYCLES {}}
set a(0-4975) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-4701 XREFS 40563 LOC {1 0.6650363499999999 1 0.6766346249999999 1 0.6766346249999999 2 0.37735124999999997} PREDS {{146 0 0-4971 {}} {259 0 0-4974 {}}} SUCCS {{259 0 0-4976 {}}} CYCLES {}}
set a(0-4976) {NAME if#6:not#2 TYPE NOT PAR 0-4701 XREFS 40564 LOC {1 0.6650363499999999 1 0.6766346249999999 1 0.6766346249999999 2 0.37735124999999997} PREDS {{146 0 0-4971 {}} {259 0 0-4975 {}}} SUCCS {{258 0 0-4978 {}}} CYCLES {}}
set a(0-4977) {NAME if#6:not#4 TYPE NOT PAR 0-4701 XREFS 40565 LOC {1 0.5795104249999999 1 0.6766346249999999 1 0.6766346249999999 2 0.37735124999999997} PREDS {{258 0 0-4970 {}}} SUCCS {{259 0 0-4978 {}}} CYCLES {}}
set a(0-4978) {NAME if#6:and#2 TYPE AND PAR 0-4701 XREFS 40566 LOC {1 0.6650363499999999 1 0.6766346249999999 1 0.6766346249999999 2 0.37735124999999997} PREDS {{258 0 0-4966 {}} {258 0 0-4976 {}} {258 0 0-4715 {}} {259 0 0-4977 {}}} SUCCS {{259 0 0-4979 {}} {258 0 0-4981 {}}} CYCLES {}}
set a(0-4979) {NAME sel#6 TYPE SELECT PAR 0-4701 XREFS 40567 LOC {1 0.6650363499999999 1 0.6766346249999999 1 0.6766346249999999 2 0.37735124999999997} PREDS {{259 0 0-4978 {}}} SUCCS {{146 0 0-4980 {}}} CYCLES {}}
set a(0-4980) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,3,1,4) AREA_SCORE 5.00 QUANTITY 5 NAME if#6:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-4701 XREFS 40568 LOC {1 0.6650363499999999 1 0.6766346249999999 1 0.6766346249999999 1 0.7301582899089293 2 0.4308749149089293} PREDS {{146 0 0-4979 {}} {258 0 0-4873 {}}} SUCCS {{259 0 0-4981 {}}} CYCLES {}}
set a(0-4981) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4701 XREFS 40569 LOC {1 0.718560075 1 0.73015835 1 0.73015835 1 0.7532189125 2 0.4539355375} PREDS {{258 0 0-4978 {}} {258 0 0-4873 {}} {258 0 0-4714 {}} {259 0 0-4980 {}}} SUCCS {{258 0 0-5017 {}} {258 0 0-5302 {}}} CYCLES {}}
set a(0-4982) {NAME not#2 TYPE NOT PAR 0-4701 XREFS 40570 LOC {1 0.633519975 1 0.663575575 1 0.663575575 2 0.453935575} PREDS {{258 0 0-4954 {}}} SUCCS {{259 0 0-4983 {}}} CYCLES {}}
set a(0-4983) {NAME conc TYPE CONCATENATE PAR 0-4701 XREFS 40571 LOC {1 0.633519975 1 0.663575575 1 0.663575575 2 0.453935575} PREDS {{259 0 0-4982 {}}} SUCCS {{259 0 0-4984 {}}} CYCLES {}}
set a(0-4984) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4701 XREFS 40572 LOC {1 0.633519975 1 0.663575575 1 0.663575575 1 0.712020159496936 2 0.502380159496936} PREDS {{259 0 0-4983 {}}} SUCCS {{259 0 0-4985 {}}} CYCLES {}}
set a(0-4985) {NAME slc#2 TYPE READSLICE PAR 0-4701 XREFS 40573 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.5023801999999999} PREDS {{259 0 0-4984 {}}} SUCCS {{259 0 0-4986 {}} {258 0 0-5013 {}} {258 0 0-5015 {}}} CYCLES {}}
set a(0-4986) {NAME sel#7 TYPE SELECT PAR 0-4701 XREFS 40574 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.5023801999999999} PREDS {{259 0 0-4985 {}}} SUCCS {{146 0 0-4987 {}} {146 0 0-4988 {}} {146 0 0-4989 {}} {146 0 0-4990 {}} {146 0 0-4991 {}} {146 0 0-4992 {}} {146 0 0-4993 {}} {146 0 0-4994 {}} {146 0 0-4995 {}} {146 0 0-4996 {}} {146 0 0-4997 {}} {146 0 0-4998 {}} {146 0 0-4999 {}} {146 0 0-5000 {}} {146 0 0-5001 {}} {146 0 0-5002 {}} {146 0 0-5003 {}} {146 0 0-5004 {}} {146 0 0-5005 {}} {146 0 0-5006 {}} {130 0 0-5007 {}} {130 0 0-5008 {}}} CYCLES {}}
set a(0-4987) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-4701 XREFS 40575 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.5023801999999999} PREDS {{146 0 0-4986 {}} {258 0 0-4925 {}}} SUCCS {{258 0 0-5007 {}}} CYCLES {}}
set a(0-4988) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-4701 XREFS 40576 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.5023801999999999} PREDS {{146 0 0-4986 {}} {258 0 0-4925 {}}} SUCCS {{258 0 0-5007 {}}} CYCLES {}}
set a(0-4989) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-4701 XREFS 40577 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.5023801999999999} PREDS {{146 0 0-4986 {}} {258 0 0-4925 {}}} SUCCS {{258 0 0-5007 {}}} CYCLES {}}
set a(0-4990) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-4701 XREFS 40578 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.5023801999999999} PREDS {{146 0 0-4986 {}} {258 0 0-4925 {}}} SUCCS {{258 0 0-5007 {}}} CYCLES {}}
set a(0-4991) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-4701 XREFS 40579 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.5023801999999999} PREDS {{146 0 0-4986 {}} {258 0 0-4925 {}}} SUCCS {{258 0 0-5007 {}}} CYCLES {}}
set a(0-4992) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-4701 XREFS 40580 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.5023801999999999} PREDS {{146 0 0-4986 {}} {258 0 0-4925 {}}} SUCCS {{258 0 0-5007 {}}} CYCLES {}}
set a(0-4993) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-4701 XREFS 40581 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.5023801999999999} PREDS {{146 0 0-4986 {}} {258 0 0-4925 {}}} SUCCS {{258 0 0-5007 {}}} CYCLES {}}
set a(0-4994) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-4701 XREFS 40582 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.5023801999999999} PREDS {{146 0 0-4986 {}} {258 0 0-4925 {}}} SUCCS {{258 0 0-5007 {}}} CYCLES {}}
set a(0-4995) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-4701 XREFS 40583 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.5023801999999999} PREDS {{146 0 0-4986 {}} {258 0 0-4925 {}}} SUCCS {{258 0 0-5007 {}}} CYCLES {}}
set a(0-4996) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-4701 XREFS 40584 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.5023801999999999} PREDS {{146 0 0-4986 {}} {258 0 0-4925 {}}} SUCCS {{258 0 0-5007 {}}} CYCLES {}}
set a(0-4997) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-4701 XREFS 40585 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.5023801999999999} PREDS {{146 0 0-4986 {}} {258 0 0-4921 {}}} SUCCS {{258 0 0-5007 {}}} CYCLES {}}
set a(0-4998) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-4701 XREFS 40586 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.5023801999999999} PREDS {{146 0 0-4986 {}} {258 0 0-4921 {}}} SUCCS {{258 0 0-5007 {}}} CYCLES {}}
set a(0-4999) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-4701 XREFS 40587 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.5023801999999999} PREDS {{146 0 0-4986 {}} {258 0 0-4921 {}}} SUCCS {{258 0 0-5007 {}}} CYCLES {}}
set a(0-5000) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-4701 XREFS 40588 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.5023801999999999} PREDS {{146 0 0-4986 {}} {258 0 0-4921 {}}} SUCCS {{258 0 0-5007 {}}} CYCLES {}}
set a(0-5001) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-4701 XREFS 40589 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.5023801999999999} PREDS {{146 0 0-4986 {}} {258 0 0-4921 {}}} SUCCS {{258 0 0-5007 {}}} CYCLES {}}
set a(0-5002) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-4701 XREFS 40590 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.5023801999999999} PREDS {{146 0 0-4986 {}} {258 0 0-4921 {}}} SUCCS {{258 0 0-5007 {}}} CYCLES {}}
set a(0-5003) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-4701 XREFS 40591 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.5023801999999999} PREDS {{146 0 0-4986 {}} {258 0 0-4921 {}}} SUCCS {{258 0 0-5007 {}}} CYCLES {}}
set a(0-5004) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-4701 XREFS 40592 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.5023801999999999} PREDS {{146 0 0-4986 {}} {258 0 0-4921 {}}} SUCCS {{258 0 0-5007 {}}} CYCLES {}}
set a(0-5005) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-4701 XREFS 40593 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.5023801999999999} PREDS {{146 0 0-4986 {}} {258 0 0-4921 {}}} SUCCS {{258 0 0-5007 {}}} CYCLES {}}
set a(0-5006) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-4701 XREFS 40594 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.5023801999999999} PREDS {{146 0 0-4986 {}} {258 0 0-4921 {}}} SUCCS {{259 0 0-5007 {}}} CYCLES {}}
set a(0-5007) {NAME if#7:if:nor TYPE NOR PAR 0-4701 XREFS 40595 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.5023801999999999} PREDS {{130 0 0-4986 {}} {258 0 0-5005 {}} {258 0 0-5004 {}} {258 0 0-5003 {}} {258 0 0-5002 {}} {258 0 0-5001 {}} {258 0 0-5000 {}} {258 0 0-4999 {}} {258 0 0-4998 {}} {258 0 0-4997 {}} {258 0 0-4996 {}} {258 0 0-4995 {}} {258 0 0-4994 {}} {258 0 0-4993 {}} {258 0 0-4992 {}} {258 0 0-4991 {}} {258 0 0-4990 {}} {258 0 0-4989 {}} {258 0 0-4988 {}} {258 0 0-4987 {}} {259 0 0-5006 {}}} SUCCS {{259 0 0-5008 {}} {258 0 0-5013 {}} {258 0 0-5015 {}}} CYCLES {}}
set a(0-5008) {NAME if#7:sel TYPE SELECT PAR 0-4701 XREFS 40596 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.5023801999999999} PREDS {{130 0 0-4986 {}} {259 0 0-5007 {}}} SUCCS {{146 0 0-5009 {}} {146 0 0-5010 {}} {146 0 0-5011 {}} {146 0 0-5012 {}}} CYCLES {}}
set a(0-5009) {NAME asn#289 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40597 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-5008 {}}} SUCCS {{259 0 0-5010 {}}} CYCLES {}}
set a(0-5010) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-4701 XREFS 40598 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-5008 {}} {259 0 0-5009 {}}} SUCCS {{258 0 0-5014 {}}} CYCLES {}}
set a(0-5011) {NAME asn#290 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40599 LOC {1 0.6819645999999999 1 0.80595675 1 0.80595675 2 0.5023801999999999} PREDS {{146 0 0-5008 {}}} SUCCS {{259 0 0-5012 {}}} CYCLES {}}
set a(0-5012) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-4701 XREFS 40600 LOC {1 0.6819645999999999 1 0.80595675 1 0.80595675 2 0.5023801999999999} PREDS {{146 0 0-5008 {}} {259 0 0-5011 {}}} SUCCS {{258 0 0-5016 {}}} CYCLES {}}
set a(0-5013) {NAME and#7 TYPE AND PAR 0-4701 XREFS 40601 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{258 0 0-4985 {}} {258 0 0-5007 {}}} SUCCS {{259 0 0-5014 {}}} CYCLES {}}
set a(0-5014) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4701 XREFS 40602 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 1 0.7350807625 2 0.6002279875} PREDS {{258 0 0-4921 {}} {258 0 0-5010 {}} {258 0 0-4713 {}} {259 0 0-5013 {}}} SUCCS {{258 0 0-5055 {}} {258 0 0-5303 {}}} CYCLES {}}
set a(0-5015) {NAME and#8 TYPE AND PAR 0-4701 XREFS 40603 LOC {1 0.6819645999999999 1 0.7120202 1 0.7120202 2 0.5023801999999999} PREDS {{258 0 0-4985 {}} {258 0 0-5007 {}}} SUCCS {{259 0 0-5016 {}}} CYCLES {}}
set a(0-5016) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4701 XREFS 40604 LOC {1 0.6819645999999999 1 0.80595675 1 0.80595675 1 0.8290173125 2 0.5254407624999999} PREDS {{258 0 0-4925 {}} {258 0 0-5012 {}} {258 0 0-4712 {}} {259 0 0-5015 {}}} SUCCS {{258 0 0-5081 {}} {258 0 0-5126 {}} {258 0 0-5304 {}}} CYCLES {}}
set a(0-5017) {NAME not#3 TYPE NOT PAR 0-4701 XREFS 40605 LOC {1 0.741620675 1 0.7532189499999999 1 0.7532189499999999 2 0.453935575} PREDS {{258 0 0-4981 {}}} SUCCS {{259 0 0-5018 {}}} CYCLES {}}
set a(0-5018) {NAME conc#1 TYPE CONCATENATE PAR 0-4701 XREFS 40606 LOC {1 0.741620675 1 0.7532189499999999 1 0.7532189499999999 2 0.453935575} PREDS {{259 0 0-5017 {}}} SUCCS {{259 0 0-5019 {}}} CYCLES {}}
set a(0-5019) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4701 XREFS 40607 LOC {1 0.741620675 1 0.7532189499999999 1 0.7532189499999999 1 0.8016635344969361 2 0.502380159496936} PREDS {{259 0 0-5018 {}}} SUCCS {{259 0 0-5020 {}}} CYCLES {}}
set a(0-5020) {NAME slc#3 TYPE READSLICE PAR 0-4701 XREFS 40608 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.5023801999999999} PREDS {{259 0 0-5019 {}}} SUCCS {{259 0 0-5021 {}} {258 0 0-5048 {}} {258 0 0-5050 {}}} CYCLES {}}
set a(0-5021) {NAME sel#9 TYPE SELECT PAR 0-4701 XREFS 40609 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.5023801999999999} PREDS {{259 0 0-5020 {}}} SUCCS {{146 0 0-5022 {}} {146 0 0-5023 {}} {146 0 0-5024 {}} {146 0 0-5025 {}} {146 0 0-5026 {}} {146 0 0-5027 {}} {146 0 0-5028 {}} {146 0 0-5029 {}} {146 0 0-5030 {}} {146 0 0-5031 {}} {146 0 0-5032 {}} {146 0 0-5033 {}} {146 0 0-5034 {}} {146 0 0-5035 {}} {146 0 0-5036 {}} {146 0 0-5037 {}} {146 0 0-5038 {}} {146 0 0-5039 {}} {146 0 0-5040 {}} {146 0 0-5041 {}} {130 0 0-5042 {}} {130 0 0-5043 {}}} CYCLES {}}
set a(0-5022) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-4701 XREFS 40610 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.5023801999999999} PREDS {{146 0 0-5021 {}} {258 0 0-4933 {}}} SUCCS {{258 0 0-5042 {}}} CYCLES {}}
set a(0-5023) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-4701 XREFS 40611 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.5023801999999999} PREDS {{146 0 0-5021 {}} {258 0 0-4933 {}}} SUCCS {{258 0 0-5042 {}}} CYCLES {}}
set a(0-5024) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-4701 XREFS 40612 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.5023801999999999} PREDS {{146 0 0-5021 {}} {258 0 0-4933 {}}} SUCCS {{258 0 0-5042 {}}} CYCLES {}}
set a(0-5025) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-4701 XREFS 40613 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.5023801999999999} PREDS {{146 0 0-5021 {}} {258 0 0-4933 {}}} SUCCS {{258 0 0-5042 {}}} CYCLES {}}
set a(0-5026) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-4701 XREFS 40614 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.5023801999999999} PREDS {{146 0 0-5021 {}} {258 0 0-4933 {}}} SUCCS {{258 0 0-5042 {}}} CYCLES {}}
set a(0-5027) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-4701 XREFS 40615 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.5023801999999999} PREDS {{146 0 0-5021 {}} {258 0 0-4933 {}}} SUCCS {{258 0 0-5042 {}}} CYCLES {}}
set a(0-5028) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-4701 XREFS 40616 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.5023801999999999} PREDS {{146 0 0-5021 {}} {258 0 0-4933 {}}} SUCCS {{258 0 0-5042 {}}} CYCLES {}}
set a(0-5029) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-4701 XREFS 40617 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.5023801999999999} PREDS {{146 0 0-5021 {}} {258 0 0-4933 {}}} SUCCS {{258 0 0-5042 {}}} CYCLES {}}
set a(0-5030) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-4701 XREFS 40618 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.5023801999999999} PREDS {{146 0 0-5021 {}} {258 0 0-4933 {}}} SUCCS {{258 0 0-5042 {}}} CYCLES {}}
set a(0-5031) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-4701 XREFS 40619 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.5023801999999999} PREDS {{146 0 0-5021 {}} {258 0 0-4933 {}}} SUCCS {{258 0 0-5042 {}}} CYCLES {}}
set a(0-5032) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-4701 XREFS 40620 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.5023801999999999} PREDS {{146 0 0-5021 {}} {258 0 0-4929 {}}} SUCCS {{258 0 0-5042 {}}} CYCLES {}}
set a(0-5033) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-4701 XREFS 40621 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.5023801999999999} PREDS {{146 0 0-5021 {}} {258 0 0-4929 {}}} SUCCS {{258 0 0-5042 {}}} CYCLES {}}
set a(0-5034) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-4701 XREFS 40622 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.5023801999999999} PREDS {{146 0 0-5021 {}} {258 0 0-4929 {}}} SUCCS {{258 0 0-5042 {}}} CYCLES {}}
set a(0-5035) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-4701 XREFS 40623 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.5023801999999999} PREDS {{146 0 0-5021 {}} {258 0 0-4929 {}}} SUCCS {{258 0 0-5042 {}}} CYCLES {}}
set a(0-5036) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-4701 XREFS 40624 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.5023801999999999} PREDS {{146 0 0-5021 {}} {258 0 0-4929 {}}} SUCCS {{258 0 0-5042 {}}} CYCLES {}}
set a(0-5037) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-4701 XREFS 40625 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.5023801999999999} PREDS {{146 0 0-5021 {}} {258 0 0-4929 {}}} SUCCS {{258 0 0-5042 {}}} CYCLES {}}
set a(0-5038) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-4701 XREFS 40626 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.5023801999999999} PREDS {{146 0 0-5021 {}} {258 0 0-4929 {}}} SUCCS {{258 0 0-5042 {}}} CYCLES {}}
set a(0-5039) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-4701 XREFS 40627 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.5023801999999999} PREDS {{146 0 0-5021 {}} {258 0 0-4929 {}}} SUCCS {{258 0 0-5042 {}}} CYCLES {}}
set a(0-5040) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-4701 XREFS 40628 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.5023801999999999} PREDS {{146 0 0-5021 {}} {258 0 0-4929 {}}} SUCCS {{258 0 0-5042 {}}} CYCLES {}}
set a(0-5041) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-4701 XREFS 40629 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.5023801999999999} PREDS {{146 0 0-5021 {}} {258 0 0-4929 {}}} SUCCS {{259 0 0-5042 {}}} CYCLES {}}
set a(0-5042) {NAME if#9:if:nor TYPE NOR PAR 0-4701 XREFS 40630 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.5023801999999999} PREDS {{130 0 0-5021 {}} {258 0 0-5040 {}} {258 0 0-5039 {}} {258 0 0-5038 {}} {258 0 0-5037 {}} {258 0 0-5036 {}} {258 0 0-5035 {}} {258 0 0-5034 {}} {258 0 0-5033 {}} {258 0 0-5032 {}} {258 0 0-5031 {}} {258 0 0-5030 {}} {258 0 0-5029 {}} {258 0 0-5028 {}} {258 0 0-5027 {}} {258 0 0-5026 {}} {258 0 0-5025 {}} {258 0 0-5024 {}} {258 0 0-5023 {}} {258 0 0-5022 {}} {259 0 0-5041 {}}} SUCCS {{259 0 0-5043 {}} {258 0 0-5048 {}} {258 0 0-5050 {}}} CYCLES {}}
set a(0-5043) {NAME if#9:sel TYPE SELECT PAR 0-4701 XREFS 40631 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.5023801999999999} PREDS {{130 0 0-5021 {}} {259 0 0-5042 {}}} SUCCS {{146 0 0-5044 {}} {146 0 0-5045 {}} {146 0 0-5046 {}} {146 0 0-5047 {}}} CYCLES {}}
set a(0-5044) {NAME asn#291 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40632 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-5043 {}}} SUCCS {{259 0 0-5045 {}}} CYCLES {}}
set a(0-5045) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-4701 XREFS 40633 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-5043 {}} {259 0 0-5044 {}}} SUCCS {{258 0 0-5049 {}}} CYCLES {}}
set a(0-5046) {NAME asn#292 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40634 LOC {1 0.7900653 1 0.80595675 1 0.80595675 2 0.5023801999999999} PREDS {{146 0 0-5043 {}}} SUCCS {{259 0 0-5047 {}}} CYCLES {}}
set a(0-5047) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-4701 XREFS 40635 LOC {1 0.7900653 1 0.80595675 1 0.80595675 2 0.5023801999999999} PREDS {{146 0 0-5043 {}} {259 0 0-5046 {}}} SUCCS {{258 0 0-5051 {}}} CYCLES {}}
set a(0-5048) {NAME and#9 TYPE AND PAR 0-4701 XREFS 40636 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{258 0 0-5020 {}} {258 0 0-5042 {}}} SUCCS {{259 0 0-5049 {}}} CYCLES {}}
set a(0-5049) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4701 XREFS 40637 LOC {1 0.7900653 1 0.801663575 1 0.801663575 1 0.8247241375 2 0.6166347375} PREDS {{258 0 0-4929 {}} {258 0 0-5045 {}} {258 0 0-4711 {}} {259 0 0-5048 {}}} SUCCS {{258 0 0-5062 {}} {258 0 0-5305 {}}} CYCLES {}}
set a(0-5050) {NAME and#10 TYPE AND PAR 0-4701 XREFS 40638 LOC {1 0.7900653 1 0.801663575 1 0.801663575 2 0.5023801999999999} PREDS {{258 0 0-5020 {}} {258 0 0-5042 {}}} SUCCS {{259 0 0-5051 {}}} CYCLES {}}
set a(0-5051) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4701 XREFS 40639 LOC {1 0.7900653 1 0.80595675 1 0.80595675 1 0.8290173125 2 0.5254407624999999} PREDS {{258 0 0-4933 {}} {258 0 0-5047 {}} {258 0 0-4710 {}} {259 0 0-5050 {}}} SUCCS {{258 0 0-5111 {}} {258 0 0-5127 {}} {258 0 0-5306 {}}} CYCLES {}}
set a(0-5052) {NAME asn#293 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40640 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {} SUCCS {{259 0 0-5053 {}}} CYCLES {}}
set a(0-5053) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-4701 XREFS 40641 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-5052 {}}} SUCCS {{259 0 0-5054 {}}} CYCLES {}}
set a(0-5054) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-4701 XREFS 40642 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-5053 {}}} SUCCS {{258 0 0-5057 {}}} CYCLES {}}
set a(0-5055) {NAME deltax_square_red:not TYPE NOT PAR 0-4701 XREFS 40643 LOC {1 0.7050252 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{258 0 0-5014 {}}} SUCCS {{259 0 0-5056 {}}} CYCLES {}}
set a(0-5056) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-4701 XREFS 40644 LOC {1 0.7050252 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-5055 {}}} SUCCS {{259 0 0-5057 {}}} CYCLES {}}
set a(0-5057) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-4701 XREFS 40645 LOC {1 0.7050252 1 0.7350808 1 0.7350808 1 0.8247241284997776 2 0.6898713534997776} PREDS {{258 0 0-5054 {}} {259 0 0-5056 {}}} SUCCS {{259 0 0-5058 {}}} CYCLES {}}
set a(0-5058) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-4701 XREFS 40646 LOC {1 0.794668575 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-5057 {}}} SUCCS {{258 0 0-5066 {}} {258 0 0-5068 {}} {258 0 0-5074 {}}} CYCLES {}}
set a(0-5059) {NAME asn#294 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40647 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {} SUCCS {{259 0 0-5060 {}}} CYCLES {}}
set a(0-5060) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-4701 XREFS 40648 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-5059 {}}} SUCCS {{259 0 0-5061 {}}} CYCLES {}}
set a(0-5061) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-4701 XREFS 40649 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-5060 {}}} SUCCS {{258 0 0-5064 {}}} CYCLES {}}
set a(0-5062) {NAME deltax_square_blue:not TYPE NOT PAR 0-4701 XREFS 40650 LOC {1 0.8131259 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{258 0 0-5049 {}}} SUCCS {{259 0 0-5063 {}}} CYCLES {}}
set a(0-5063) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-4701 XREFS 40651 LOC {1 0.8131259 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-5062 {}}} SUCCS {{259 0 0-5064 {}}} CYCLES {}}
set a(0-5064) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-4701 XREFS 40652 LOC {1 0.8131259 1 0.824724175 1 0.824724175 1 0.9143675034997776 2 0.7062781034997776} PREDS {{258 0 0-5061 {}} {259 0 0-5063 {}}} SUCCS {{259 0 0-5065 {}}} CYCLES {}}
set a(0-5065) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-4701 XREFS 40653 LOC {1 0.9027692749999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-5064 {}}} SUCCS {{258 0 0-5096 {}} {258 0 0-5098 {}} {258 0 0-5104 {}}} CYCLES {}}
set a(0-5066) {NAME slc#11 TYPE READSLICE PAR 0-4701 XREFS 40654 LOC {1 0.794668575 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{258 0 0-5058 {}}} SUCCS {{259 0 0-5067 {}}} CYCLES {}}
set a(0-5067) {NAME asel#39 TYPE SELECT PAR 0-4701 XREFS 40655 LOC {1 0.794668575 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-5066 {}}} SUCCS {{146 0 0-5068 {}} {146 0 0-5069 {}} {146 0 0-5070 {}} {146 0 0-5071 {}} {146 0 0-5072 {}} {146 0 0-5073 {}}} CYCLES {}}
set a(0-5068) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-4701 XREFS 40656 LOC {1 0.794668575 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-5067 {}} {258 0 0-5058 {}}} SUCCS {{259 0 0-5069 {}}} CYCLES {}}
set a(0-5069) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-4701 XREFS 40657 LOC {1 0.794668575 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-5067 {}} {259 0 0-5068 {}}} SUCCS {{259 0 0-5070 {}}} CYCLES {}}
set a(0-5070) {NAME if#15:conc TYPE CONCATENATE PAR 0-4701 XREFS 40658 LOC {1 0.794668575 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-5067 {}} {259 0 0-5069 {}}} SUCCS {{259 0 0-5071 {}}} CYCLES {}}
set a(0-5071) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#39:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4701 XREFS 40659 LOC {1 0.794668575 1 0.824724175 1 0.824724175 1 0.9103565843138831 2 0.7755038093138832} PREDS {{146 0 0-5067 {}} {259 0 0-5070 {}}} SUCCS {{259 0 0-5072 {}}} CYCLES {}}
set a(0-5072) {NAME aif#39:slc TYPE READSLICE PAR 0-4701 XREFS 40660 LOC {1 0.880301025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-5067 {}} {259 0 0-5071 {}}} SUCCS {{259 0 0-5073 {}}} CYCLES {}}
set a(0-5073) {NAME if#15:not TYPE NOT PAR 0-4701 XREFS 40661 LOC {1 0.880301025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-5067 {}} {259 0 0-5072 {}}} SUCCS {{258 0 0-5076 {}}} CYCLES {}}
set a(0-5074) {NAME slc#6 TYPE READSLICE PAR 0-4701 XREFS 40662 LOC {1 0.794668575 1 0.824724175 1 0.824724175 2 0.77550385} PREDS {{258 0 0-5058 {}}} SUCCS {{259 0 0-5075 {}}} CYCLES {}}
set a(0-5075) {NAME if#15:not#2 TYPE NOT PAR 0-4701 XREFS 40663 LOC {1 0.794668575 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-5074 {}}} SUCCS {{259 0 0-5076 {}}} CYCLES {}}
set a(0-5076) {NAME if#15:and TYPE AND PAR 0-4701 XREFS 40664 LOC {1 0.880301025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{258 0 0-5073 {}} {258 0 0-4709 {}} {259 0 0-5075 {}}} SUCCS {{259 0 0-5077 {}} {258 0 0-5095 {}}} CYCLES {}}
set a(0-5077) {NAME asel#41 TYPE SELECT PAR 0-4701 XREFS 40665 LOC {1 0.880301025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-5076 {}}} SUCCS {{146 0 0-5078 {}} {146 0 0-5079 {}} {146 0 0-5080 {}} {146 0 0-5081 {}} {146 0 0-5082 {}} {146 0 0-5083 {}} {130 0 0-5084 {}} {146 0 0-5085 {}} {130 0 0-5086 {}}} CYCLES {}}
set a(0-5078) {NAME asn#295 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40666 LOC {1 0.880301025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-5077 {}}} SUCCS {{259 0 0-5079 {}}} CYCLES {}}
set a(0-5079) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-4701 XREFS 40667 LOC {1 0.880301025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-5077 {}} {259 0 0-5078 {}}} SUCCS {{259 0 0-5080 {}}} CYCLES {}}
set a(0-5080) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-4701 XREFS 40668 LOC {1 0.880301025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-5077 {}} {259 0 0-5079 {}}} SUCCS {{258 0 0-5083 {}}} CYCLES {}}
set a(0-5081) {NAME deltay_square_red:not TYPE NOT PAR 0-4701 XREFS 40669 LOC {1 0.880301025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-5077 {}} {258 0 0-5016 {}}} SUCCS {{259 0 0-5082 {}}} CYCLES {}}
set a(0-5082) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-4701 XREFS 40670 LOC {1 0.880301025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-5077 {}} {259 0 0-5081 {}}} SUCCS {{259 0 0-5083 {}}} CYCLES {}}
set a(0-5083) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-4701 XREFS 40671 LOC {1 0.880301025 1 0.9103566249999999 1 0.9103566249999999 1 0.9999999534997775 2 0.8651471784997776} PREDS {{146 0 0-5077 {}} {258 0 0-5080 {}} {259 0 0-5082 {}}} SUCCS {{259 0 0-5084 {}}} CYCLES {}}
set a(0-5084) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-4701 XREFS 40672 LOC {1 0.9699443999999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-5077 {}} {259 0 0-5083 {}}} SUCCS {{259 0 0-5085 {}} {258 0 0-5087 {}} {258 0 0-5093 {}}} CYCLES {}}
set a(0-5085) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-4701 XREFS 40673 LOC {1 0.9699443999999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-5077 {}} {259 0 0-5084 {}}} SUCCS {{259 0 0-5086 {}}} CYCLES {}}
set a(0-5086) {NAME aif#41:asel TYPE SELECT PAR 0-4701 XREFS 40674 LOC {1 0.9699443999999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-5077 {}} {259 0 0-5085 {}}} SUCCS {{146 0 0-5087 {}} {146 0 0-5088 {}} {146 0 0-5089 {}} {146 0 0-5090 {}} {146 0 0-5091 {}} {146 0 0-5092 {}}} CYCLES {}}
set a(0-5087) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-4701 XREFS 40675 LOC {1 0.9699443999999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-5086 {}} {258 0 0-5084 {}}} SUCCS {{259 0 0-5088 {}}} CYCLES {}}
set a(0-5088) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-4701 XREFS 40676 LOC {1 0.9699443999999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-5086 {}} {259 0 0-5087 {}}} SUCCS {{259 0 0-5089 {}}} CYCLES {}}
set a(0-5089) {NAME if#15:conc#1 TYPE CONCATENATE PAR 0-4701 XREFS 40677 LOC {1 0.9699443999999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-5086 {}} {259 0 0-5088 {}}} SUCCS {{259 0 0-5090 {}}} CYCLES {}}
set a(0-5090) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#41:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4701 XREFS 40678 LOC {2 0.0 2 0.865147225 2 0.865147225 2 0.9507796343138831 2 0.9507796343138831} PREDS {{146 0 0-5086 {}} {259 0 0-5089 {}}} SUCCS {{259 0 0-5091 {}}} CYCLES {}}
set a(0-5091) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-4701 XREFS 40679 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-5086 {}} {259 0 0-5090 {}}} SUCCS {{259 0 0-5092 {}}} CYCLES {}}
set a(0-5092) {NAME if#15:not#1 TYPE NOT PAR 0-4701 XREFS 40680 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-5086 {}} {259 0 0-5091 {}}} SUCCS {{258 0 0-5095 {}}} CYCLES {}}
set a(0-5093) {NAME aif#41:slc TYPE READSLICE PAR 0-4701 XREFS 40681 LOC {1 0.9699443999999999 1 1.0 1 1.0 2 0.9507796749999999} PREDS {{258 0 0-5084 {}}} SUCCS {{259 0 0-5094 {}}} CYCLES {}}
set a(0-5094) {NAME if#15:not#3 TYPE NOT PAR 0-4701 XREFS 40682 LOC {1 0.9699443999999999 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-5093 {}}} SUCCS {{259 0 0-5095 {}}} CYCLES {}}
set a(0-5095) {NAME if#15:and#2 TYPE AND PAR 0-4701 XREFS 40683 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-5076 {}} {258 0 0-5092 {}} {258 0 0-4708 {}} {259 0 0-5094 {}}} SUCCS {{258 0 0-5277 {}} {258 0 0-5282 {}} {258 0 0-5289 {}}} CYCLES {}}
set a(0-5096) {NAME slc#12 TYPE READSLICE PAR 0-4701 XREFS 40684 LOC {1 0.9027692749999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{258 0 0-5065 {}}} SUCCS {{259 0 0-5097 {}}} CYCLES {}}
set a(0-5097) {NAME asel#45 TYPE SELECT PAR 0-4701 XREFS 40685 LOC {1 0.9027692749999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-5096 {}}} SUCCS {{146 0 0-5098 {}} {146 0 0-5099 {}} {146 0 0-5100 {}} {146 0 0-5101 {}} {146 0 0-5102 {}} {146 0 0-5103 {}}} CYCLES {}}
set a(0-5098) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-4701 XREFS 40686 LOC {1 0.9027692749999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-5097 {}} {258 0 0-5065 {}}} SUCCS {{259 0 0-5099 {}}} CYCLES {}}
set a(0-5099) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-4701 XREFS 40687 LOC {1 0.9027692749999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-5097 {}} {259 0 0-5098 {}}} SUCCS {{259 0 0-5100 {}}} CYCLES {}}
set a(0-5100) {NAME if#16:conc TYPE CONCATENATE PAR 0-4701 XREFS 40688 LOC {1 0.9027692749999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-5097 {}} {259 0 0-5099 {}}} SUCCS {{259 0 0-5101 {}}} CYCLES {}}
set a(0-5101) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#45:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4701 XREFS 40689 LOC {1 0.9027692749999999 1 0.9143675499999999 1 0.9143675499999999 1 0.9999999593138831 2 0.7919105593138831} PREDS {{146 0 0-5097 {}} {259 0 0-5100 {}}} SUCCS {{259 0 0-5102 {}}} CYCLES {}}
set a(0-5102) {NAME aif#45:slc TYPE READSLICE PAR 0-4701 XREFS 40690 LOC {1 0.988401725 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-5097 {}} {259 0 0-5101 {}}} SUCCS {{259 0 0-5103 {}}} CYCLES {}}
set a(0-5103) {NAME if#16:not TYPE NOT PAR 0-4701 XREFS 40691 LOC {1 0.988401725 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-5097 {}} {259 0 0-5102 {}}} SUCCS {{258 0 0-5106 {}}} CYCLES {}}
set a(0-5104) {NAME slc#7 TYPE READSLICE PAR 0-4701 XREFS 40692 LOC {1 0.9027692749999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7919105999999999} PREDS {{258 0 0-5065 {}}} SUCCS {{259 0 0-5105 {}}} CYCLES {}}
set a(0-5105) {NAME if#16:not#2 TYPE NOT PAR 0-4701 XREFS 40693 LOC {1 0.9027692749999999 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-5104 {}}} SUCCS {{259 0 0-5106 {}}} CYCLES {}}
set a(0-5106) {NAME if#16:and TYPE AND PAR 0-4701 XREFS 40694 LOC {1 0.988401725 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{258 0 0-5103 {}} {258 0 0-4707 {}} {259 0 0-5105 {}}} SUCCS {{259 0 0-5107 {}} {258 0 0-5125 {}}} CYCLES {}}
set a(0-5107) {NAME asel#47 TYPE SELECT PAR 0-4701 XREFS 40695 LOC {1 0.988401725 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-5106 {}}} SUCCS {{146 0 0-5108 {}} {146 0 0-5109 {}} {146 0 0-5110 {}} {146 0 0-5111 {}} {146 0 0-5112 {}} {146 0 0-5113 {}} {130 0 0-5114 {}} {146 0 0-5115 {}} {130 0 0-5116 {}}} CYCLES {}}
set a(0-5108) {NAME asn#296 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40696 LOC {1 0.988401725 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-5107 {}}} SUCCS {{259 0 0-5109 {}}} CYCLES {}}
set a(0-5109) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-4701 XREFS 40697 LOC {1 0.988401725 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-5107 {}} {259 0 0-5108 {}}} SUCCS {{259 0 0-5110 {}}} CYCLES {}}
set a(0-5110) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-4701 XREFS 40698 LOC {1 0.988401725 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-5107 {}} {259 0 0-5109 {}}} SUCCS {{258 0 0-5113 {}}} CYCLES {}}
set a(0-5111) {NAME deltay_square_blue:not TYPE NOT PAR 0-4701 XREFS 40699 LOC {1 0.988401725 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-5107 {}} {258 0 0-5051 {}}} SUCCS {{259 0 0-5112 {}}} CYCLES {}}
set a(0-5112) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-4701 XREFS 40700 LOC {1 0.988401725 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-5107 {}} {259 0 0-5111 {}}} SUCCS {{259 0 0-5113 {}}} CYCLES {}}
set a(0-5113) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-4701 XREFS 40701 LOC {2 0.0 2 0.7919105999999999 2 0.7919105999999999 2 0.8815539284997775 2 0.8815539284997775} PREDS {{146 0 0-5107 {}} {258 0 0-5110 {}} {259 0 0-5112 {}}} SUCCS {{259 0 0-5114 {}}} CYCLES {}}
set a(0-5114) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-4701 XREFS 40702 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-5107 {}} {259 0 0-5113 {}}} SUCCS {{259 0 0-5115 {}} {258 0 0-5117 {}} {258 0 0-5123 {}}} CYCLES {}}
set a(0-5115) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-4701 XREFS 40703 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-5107 {}} {259 0 0-5114 {}}} SUCCS {{259 0 0-5116 {}}} CYCLES {}}
set a(0-5116) {NAME aif#47:asel TYPE SELECT PAR 0-4701 XREFS 40704 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-5107 {}} {259 0 0-5115 {}}} SUCCS {{146 0 0-5117 {}} {146 0 0-5118 {}} {146 0 0-5119 {}} {146 0 0-5120 {}} {146 0 0-5121 {}} {146 0 0-5122 {}}} CYCLES {}}
set a(0-5117) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-4701 XREFS 40705 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-5116 {}} {258 0 0-5114 {}}} SUCCS {{259 0 0-5118 {}}} CYCLES {}}
set a(0-5118) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-4701 XREFS 40706 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-5116 {}} {259 0 0-5117 {}}} SUCCS {{259 0 0-5119 {}}} CYCLES {}}
set a(0-5119) {NAME if#16:conc#1 TYPE CONCATENATE PAR 0-4701 XREFS 40707 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-5116 {}} {259 0 0-5118 {}}} SUCCS {{259 0 0-5120 {}}} CYCLES {}}
set a(0-5120) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#47:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4701 XREFS 40708 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.9671863843138832 2 0.9671863843138832} PREDS {{146 0 0-5116 {}} {259 0 0-5119 {}}} SUCCS {{259 0 0-5121 {}}} CYCLES {}}
set a(0-5121) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-4701 XREFS 40709 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5116 {}} {259 0 0-5120 {}}} SUCCS {{259 0 0-5122 {}}} CYCLES {}}
set a(0-5122) {NAME if#16:not#1 TYPE NOT PAR 0-4701 XREFS 40710 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5116 {}} {259 0 0-5121 {}}} SUCCS {{258 0 0-5125 {}}} CYCLES {}}
set a(0-5123) {NAME aif#47:slc TYPE READSLICE PAR 0-4701 XREFS 40711 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.967186425} PREDS {{258 0 0-5114 {}}} SUCCS {{259 0 0-5124 {}}} CYCLES {}}
set a(0-5124) {NAME if#16:not#3 TYPE NOT PAR 0-4701 XREFS 40712 LOC {2 0.089643375 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-5123 {}}} SUCCS {{259 0 0-5125 {}}} CYCLES {}}
set a(0-5125) {NAME if#16:and#2 TYPE AND PAR 0-4701 XREFS 40713 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-5106 {}} {258 0 0-5122 {}} {258 0 0-4706 {}} {259 0 0-5124 {}}} SUCCS {{258 0 0-5279 {}} {258 0 0-5284 {}} {258 0 0-5292 {}}} CYCLES {}}
set a(0-5126) {NAME volume_current:not TYPE NOT PAR 0-4701 XREFS 40714 LOC {1 0.7050252 1 0.82901735 1 0.82901735 2 0.5254407999999999} PREDS {{258 0 0-5016 {}}} SUCCS {{258 0 0-5128 {}}} CYCLES {}}
set a(0-5127) {NAME volume_current:not#8 TYPE NOT PAR 0-4701 XREFS 40715 LOC {1 0.8131259 1 0.82901735 1 0.82901735 2 0.5254407999999999} PREDS {{258 0 0-5051 {}}} SUCCS {{259 0 0-5128 {}}} CYCLES {}}
set a(0-5128) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME volume_current:acc#3 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-4701 XREFS 40716 LOC {1 0.8131259 1 0.82901735 1 0.82901735 1 0.9103565783364113 2 0.6067800283364112} PREDS {{258 0 0-5126 {}} {259 0 0-5127 {}}} SUCCS {{259 0 0-5129 {}}} CYCLES {}}
set a(0-5129) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME acc#9 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-4701 XREFS 40717 LOC {1 0.894465175 1 0.9103566249999999 1 0.9103566249999999 1 0.9999999534997775 2 0.6964234034997776} PREDS {{259 0 0-5128 {}}} SUCCS {{259 0 0-5130 {}} {258 0 0-5132 {}} {258 0 0-5135 {}} {258 0 0-5139 {}} {258 0 0-5154 {}} {258 0 0-5161 {}} {258 0 0-5163 {}} {258 0 0-5169 {}} {258 0 0-5170 {}} {258 0 0-5171 {}} {258 0 0-5172 {}} {258 0 0-5178 {}}} CYCLES {}}
set a(0-5130) {NAME volume_current:slc(acc.idiv)#2 TYPE READSLICE PAR 0-4701 XREFS 40718 LOC {1 0.98410855 1 1.0 1 1.0 2 0.6964234499999999} PREDS {{259 0 0-5129 {}}} SUCCS {{259 0 0-5131 {}}} CYCLES {}}
set a(0-5131) {NAME volume_current:conc#21 TYPE CONCATENATE PAR 0-4701 XREFS 40719 LOC {1 0.98410855 2 0.6964234499999999 2 0.6964234499999999 2 0.6964234499999999} PREDS {{259 0 0-5130 {}}} SUCCS {{258 0 0-5137 {}}} CYCLES {}}
set a(0-5132) {NAME volume_current:slc(acc.idiv)#3 TYPE READSLICE PAR 0-4701 XREFS 40720 LOC {1 0.98410855 1 1.0 1 1.0 2 0.6964234499999999} PREDS {{258 0 0-5129 {}}} SUCCS {{259 0 0-5133 {}}} CYCLES {}}
set a(0-5133) {NAME volume_current:not#1 TYPE NOT PAR 0-4701 XREFS 40721 LOC {1 0.98410855 2 0.6964234499999999 2 0.6964234499999999 2 0.6964234499999999} PREDS {{259 0 0-5132 {}}} SUCCS {{259 0 0-5134 {}}} CYCLES {}}
set a(0-5134) {NAME volume_current:conc#3 TYPE CONCATENATE PAR 0-4701 XREFS 40722 LOC {1 0.98410855 2 0.6964234499999999 2 0.6964234499999999 2 0.6964234499999999} PREDS {{259 0 0-5133 {}}} SUCCS {{258 0 0-5136 {}}} CYCLES {}}
set a(0-5135) {NAME volume_current:slc(acc.idiv) TYPE READSLICE PAR 0-4701 XREFS 40723 LOC {1 0.98410855 1 1.0 1 1.0 2 0.6964234499999999} PREDS {{258 0 0-5129 {}}} SUCCS {{259 0 0-5136 {}}} CYCLES {}}
set a(0-5136) {NAME volume_current:conc#22 TYPE CONCATENATE PAR 0-4701 XREFS 40724 LOC {1 0.98410855 2 0.6964234499999999 2 0.6964234499999999 2 0.6964234499999999} PREDS {{258 0 0-5134 {}} {259 0 0-5135 {}}} SUCCS {{259 0 0-5137 {}}} CYCLES {}}
set a(0-5137) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME volume_current:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4701 XREFS 40725 LOC {2 0.0 2 0.6964234499999999 2 0.6964234499999999 2 0.7448680344969361 2 0.7448680344969361} PREDS {{258 0 0-5131 {}} {259 0 0-5136 {}}} SUCCS {{259 0 0-5138 {}}} CYCLES {}}
set a(0-5138) {NAME volume_current:slc TYPE READSLICE PAR 0-4701 XREFS 40726 LOC {2 0.048444625 2 0.744868075 2 0.744868075 2 0.744868075} PREDS {{259 0 0-5137 {}}} SUCCS {{258 0 0-5141 {}}} CYCLES {}}
set a(0-5139) {NAME volume_current:slc(acc.idiv)#8 TYPE READSLICE PAR 0-4701 XREFS 40727 LOC {1 0.98410855 1 1.0 1 1.0 2 0.744868075} PREDS {{258 0 0-5129 {}}} SUCCS {{259 0 0-5140 {}}} CYCLES {}}
set a(0-5140) {NAME volume_current:conc TYPE CONCATENATE PAR 0-4701 XREFS 40728 LOC {1 0.98410855 2 0.744868075 2 0.744868075 2 0.744868075} PREDS {{259 0 0-5139 {}}} SUCCS {{259 0 0-5141 {}}} CYCLES {}}
set a(0-5141) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME volume_current:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4701 XREFS 40729 LOC {2 0.048444625 2 0.744868075 2 0.744868075 2 0.793312659496936 2 0.793312659496936} PREDS {{258 0 0-5138 {}} {259 0 0-5140 {}}} SUCCS {{259 0 0-5142 {}} {258 0 0-5145 {}} {258 0 0-5147 {}} {258 0 0-5149 {}} {258 0 0-5151 {}}} CYCLES {}}
set a(0-5142) {NAME volume_current:slc(acc.imod)#1 TYPE READSLICE PAR 0-4701 XREFS 40730 LOC {2 0.09688925 2 0.7933127 2 0.7933127 2 0.7933127} PREDS {{259 0 0-5141 {}}} SUCCS {{259 0 0-5143 {}}} CYCLES {}}
set a(0-5143) {NAME volume_current:not#2 TYPE NOT PAR 0-4701 XREFS 40731 LOC {2 0.09688925 2 0.7933127 2 0.7933127 2 0.7933127} PREDS {{259 0 0-5142 {}}} SUCCS {{259 0 0-5144 {}}} CYCLES {}}
set a(0-5144) {NAME volume_current:xor TYPE XOR PAR 0-4701 XREFS 40732 LOC {2 0.09688925 2 0.7933127 2 0.7933127 2 0.7933127} PREDS {{259 0 0-5143 {}}} SUCCS {{258 0 0-5146 {}}} CYCLES {}}
set a(0-5145) {NAME volume_current:slc(acc.imod) TYPE READSLICE PAR 0-4701 XREFS 40733 LOC {2 0.09688925 2 0.7933127 2 0.7933127 2 0.7933127} PREDS {{258 0 0-5141 {}}} SUCCS {{259 0 0-5146 {}}} CYCLES {}}
set a(0-5146) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,1,2) AREA_SCORE 2.00 QUANTITY 1 NAME volume_current:acc#5 TYPE ACCU DELAY {0.34 ns} LIBRARY_DELAY {0.34 ns} PAR 0-4701 XREFS 40734 LOC {2 0.09688925 2 0.7933127 2 0.7933127 2 0.81476841125 2 0.81476841125} PREDS {{258 0 0-5144 {}} {259 0 0-5145 {}}} SUCCS {{258 0 0-5148 {}}} CYCLES {}}
set a(0-5147) {NAME volume_current:slc(acc.imod)#6 TYPE READSLICE PAR 0-4701 XREFS 40735 LOC {2 0.09688925 2 0.7933127 2 0.7933127 2 0.81476845} PREDS {{258 0 0-5141 {}}} SUCCS {{259 0 0-5148 {}}} CYCLES {}}
set a(0-5148) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,3,1,4) AREA_SCORE 5.00 QUANTITY 5 NAME volume_current:acc#2 TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-4701 XREFS 40736 LOC {2 0.11834499999999999 2 0.81476845 2 0.81476845 2 0.8682921149089293 2 0.8682921149089293} PREDS {{258 0 0-5146 {}} {259 0 0-5147 {}}} SUCCS {{258 0 0-5153 {}} {258 0 0-5164 {}} {258 0 0-5166 {}} {258 0 0-5167 {}} {258 0 0-5168 {}}} CYCLES {}}
set a(0-5149) {NAME volume_current:slc(acc.imod)#4 TYPE READSLICE PAR 0-4701 XREFS 40737 LOC {2 0.09688925 2 0.7933127 2 0.7933127 2 0.868292175} PREDS {{258 0 0-5141 {}}} SUCCS {{259 0 0-5150 {}}} CYCLES {}}
set a(0-5150) {NAME volume_current:conc#24 TYPE CONCATENATE PAR 0-4701 XREFS 40738 LOC {2 0.09688925 2 0.868292175 2 0.868292175 2 0.868292175} PREDS {{259 0 0-5149 {}}} SUCCS {{258 0 0-5158 {}}} CYCLES {}}
set a(0-5151) {NAME volume_current:slc(acc.imod)#5 TYPE READSLICE PAR 0-4701 XREFS 40739 LOC {2 0.09688925 2 0.7933127 2 0.7933127 2 0.868292175} PREDS {{258 0 0-5141 {}}} SUCCS {{259 0 0-5152 {}}} CYCLES {}}
set a(0-5152) {NAME volume_current:not#5 TYPE NOT PAR 0-4701 XREFS 40740 LOC {2 0.09688925 2 0.868292175 2 0.868292175 2 0.868292175} PREDS {{259 0 0-5151 {}}} SUCCS {{258 0 0-5157 {}}} CYCLES {}}
set a(0-5153) {NAME volume_current:slc(acc.imod#1) TYPE READSLICE PAR 0-4701 XREFS 40741 LOC {2 0.171868725 2 0.868292175 2 0.868292175 2 0.868292175} PREDS {{258 0 0-5148 {}}} SUCCS {{258 0 0-5156 {}}} CYCLES {}}
set a(0-5154) {NAME volume_current:slc(acc.idiv)#4 TYPE READSLICE PAR 0-4701 XREFS 40742 LOC {1 0.98410855 1 1.0 1 1.0 2 0.868292175} PREDS {{258 0 0-5129 {}}} SUCCS {{259 0 0-5155 {}}} CYCLES {}}
set a(0-5155) {NAME volume_current:not#3 TYPE NOT PAR 0-4701 XREFS 40743 LOC {1 0.98410855 2 0.868292175 2 0.868292175 2 0.868292175} PREDS {{259 0 0-5154 {}}} SUCCS {{259 0 0-5156 {}}} CYCLES {}}
set a(0-5156) {NAME volume_current:nand TYPE NAND PAR 0-4701 XREFS 40744 LOC {2 0.171868725 2 0.868292175 2 0.868292175 2 0.868292175} PREDS {{258 0 0-5153 {}} {259 0 0-5155 {}}} SUCCS {{259 0 0-5157 {}}} CYCLES {}}
set a(0-5157) {NAME volume_current:conc#25 TYPE CONCATENATE PAR 0-4701 XREFS 40745 LOC {2 0.171868725 2 0.868292175 2 0.868292175 2 0.868292175} PREDS {{258 0 0-5152 {}} {259 0 0-5156 {}}} SUCCS {{259 0 0-5158 {}}} CYCLES {}}
set a(0-5158) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(2,0,2,0,3) AREA_SCORE 3.31 QUANTITY 1 NAME volume_current:acc#6 TYPE ACCU DELAY {0.65 ns} LIBRARY_DELAY {0.65 ns} PAR 0-4701 XREFS 40746 LOC {2 0.171868725 2 0.868292175 2 0.868292175 2 0.9090751850894753 2 0.9090751850894753} PREDS {{258 0 0-5150 {}} {259 0 0-5157 {}}} SUCCS {{259 0 0-5159 {}}} CYCLES {}}
set a(0-5159) {NAME volume_current:slc#1 TYPE READSLICE PAR 0-4701 XREFS 40747 LOC {2 0.212651775 2 0.9090752249999999 2 0.9090752249999999 2 0.9090752249999999} PREDS {{259 0 0-5158 {}}} SUCCS {{259 0 0-5160 {}}} CYCLES {}}
set a(0-5160) {NAME volume_current:conc#26 TYPE CONCATENATE PAR 0-4701 XREFS 40748 LOC {2 0.212651775 2 0.9090752249999999 2 0.9090752249999999 2 0.9090752249999999} PREDS {{259 0 0-5159 {}}} SUCCS {{258 0 0-5176 {}}} CYCLES {}}
set a(0-5161) {NAME volume_current:slc(acc.idiv)#6 TYPE READSLICE PAR 0-4701 XREFS 40749 LOC {1 0.98410855 1 1.0 1 1.0 2 0.9090752249999999} PREDS {{258 0 0-5129 {}}} SUCCS {{259 0 0-5162 {}}} CYCLES {}}
set a(0-5162) {NAME volume_current:conc#23 TYPE CONCATENATE PAR 0-4701 XREFS 40750 LOC {1 0.98410855 2 0.9090752249999999 2 0.9090752249999999 2 0.9090752249999999} PREDS {{259 0 0-5161 {}}} SUCCS {{258 0 0-5175 {}}} CYCLES {}}
set a(0-5163) {NAME volume_current:slc(acc.idiv)#5 TYPE READSLICE PAR 0-4701 XREFS 40751 LOC {1 0.98410855 1 1.0 1 1.0 2 0.9090752249999999} PREDS {{258 0 0-5129 {}}} SUCCS {{258 0 0-5174 {}}} CYCLES {}}
set a(0-5164) {NAME volume_current:slc(acc.imod#1)#1 TYPE READSLICE PAR 0-4701 XREFS 40752 LOC {2 0.171868725 2 0.868292175 2 0.868292175 2 0.9090752249999999} PREDS {{258 0 0-5148 {}}} SUCCS {{259 0 0-5165 {}}} CYCLES {}}
set a(0-5165) {NAME volume_current:not#4 TYPE NOT PAR 0-4701 XREFS 40753 LOC {2 0.171868725 2 0.868292175 2 0.868292175 2 0.9090752249999999} PREDS {{259 0 0-5164 {}}} SUCCS {{258 0 0-5174 {}}} CYCLES {}}
set a(0-5166) {NAME volume_current:slc(acc.imod#1)#2 TYPE READSLICE PAR 0-4701 XREFS 40754 LOC {2 0.171868725 2 0.868292175 2 0.868292175 2 0.9090752249999999} PREDS {{258 0 0-5148 {}}} SUCCS {{258 0 0-5173 {}}} CYCLES {}}
set a(0-5167) {NAME volume_current:slc(acc.imod#1)#3 TYPE READSLICE PAR 0-4701 XREFS 40755 LOC {2 0.171868725 2 0.868292175 2 0.868292175 2 0.9090752249999999} PREDS {{258 0 0-5148 {}}} SUCCS {{258 0 0-5173 {}}} CYCLES {}}
set a(0-5168) {NAME volume_current:slc(acc.imod#1)#4 TYPE READSLICE PAR 0-4701 XREFS 40756 LOC {2 0.171868725 2 0.868292175 2 0.868292175 2 0.9090752249999999} PREDS {{258 0 0-5148 {}}} SUCCS {{258 0 0-5173 {}}} CYCLES {}}
set a(0-5169) {NAME volume_current:slc(acc.idiv)#20 TYPE READSLICE PAR 0-4701 XREFS 40757 LOC {1 0.98410855 1 1.0 1 1.0 2 0.9090752249999999} PREDS {{258 0 0-5129 {}}} SUCCS {{258 0 0-5173 {}}} CYCLES {}}
set a(0-5170) {NAME volume_current:slc(acc.idiv)#21 TYPE READSLICE PAR 0-4701 XREFS 40758 LOC {1 0.98410855 1 1.0 1 1.0 2 0.9090752249999999} PREDS {{258 0 0-5129 {}}} SUCCS {{258 0 0-5173 {}}} CYCLES {}}
set a(0-5171) {NAME volume_current:slc(acc.idiv)#22 TYPE READSLICE PAR 0-4701 XREFS 40759 LOC {1 0.98410855 1 1.0 1 1.0 2 0.9090752249999999} PREDS {{258 0 0-5129 {}}} SUCCS {{258 0 0-5173 {}}} CYCLES {}}
set a(0-5172) {NAME volume_current:slc(acc.idiv)#13 TYPE READSLICE PAR 0-4701 XREFS 40760 LOC {1 0.98410855 1 1.0 1 1.0 2 0.9090752249999999} PREDS {{258 0 0-5129 {}}} SUCCS {{259 0 0-5173 {}}} CYCLES {}}
set a(0-5173) {NAME volume_current:or TYPE OR PAR 0-4701 XREFS 40761 LOC {2 0.171868725 2 0.868292175 2 0.868292175 2 0.9090752249999999} PREDS {{258 0 0-5171 {}} {258 0 0-5170 {}} {258 0 0-5169 {}} {258 0 0-5168 {}} {258 0 0-5167 {}} {258 0 0-5166 {}} {259 0 0-5172 {}}} SUCCS {{259 0 0-5174 {}}} CYCLES {}}
set a(0-5174) {NAME and#1 TYPE AND PAR 0-4701 XREFS 40762 LOC {2 0.171868725 2 0.868292175 2 0.868292175 2 0.9090752249999999} PREDS {{258 0 0-5165 {}} {258 0 0-5163 {}} {259 0 0-5173 {}}} SUCCS {{259 0 0-5175 {}}} CYCLES {}}
set a(0-5175) {NAME volume_current:conc#27 TYPE CONCATENATE PAR 0-4701 XREFS 40763 LOC {2 0.171868725 2 0.9090752249999999 2 0.9090752249999999 2 0.9090752249999999} PREDS {{258 0 0-5162 {}} {259 0 0-5174 {}}} SUCCS {{259 0 0-5176 {}}} CYCLES {}}
set a(0-5176) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,3,1,4) AREA_SCORE 4.00 QUANTITY 1 NAME volume_current:acc#7 TYPE ACCU DELAY {0.60 ns} LIBRARY_DELAY {0.60 ns} PAR 0-4701 XREFS 40764 LOC {2 0.212651775 2 0.9090752249999999 2 0.9090752249999999 2 0.9464762270708271 2 0.9464762270708271} PREDS {{258 0 0-5160 {}} {259 0 0-5175 {}}} SUCCS {{259 0 0-5177 {}}} CYCLES {}}
set a(0-5177) {NAME volume_current:slc#2 TYPE READSLICE PAR 0-4701 XREFS 40765 LOC {2 0.250052825 2 0.946476275 2 0.946476275 2 0.946476275} PREDS {{259 0 0-5176 {}}} SUCCS {{258 0 0-5179 {}}} CYCLES {}}
set a(0-5178) {NAME volume_current:slc(acc.idiv)#7 TYPE READSLICE PAR 0-4701 XREFS 40766 LOC {1 0.98410855 1 1.0 1 1.0 2 0.946476275} PREDS {{258 0 0-5129 {}}} SUCCS {{259 0 0-5179 {}}} CYCLES {}}
set a(0-5179) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,3,1,4) AREA_SCORE 5.00 QUANTITY 5 NAME volume_current:acc#1 TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-4701 XREFS 40767 LOC {2 0.250052825 2 0.946476275 2 0.946476275 2 0.9999999399089293 2 0.9999999399089293} PREDS {{258 0 0-5177 {}} {259 0 0-5178 {}}} SUCCS {{259 0 0-5180 {}}} CYCLES {}}
set a(0-5180) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,4) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-4701 XREFS 40768 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-5180 {}} {80 0 0-5297 {}} {259 0 0-5179 {}}} SUCCS {{260 0 0-5180 {}} {80 0 0-5297 {}}} CYCLES {}}
set a(0-5181) {NAME osel#3 TYPE SELECT PAR 0-4701 XREFS 40769 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-4894 {}}} SUCCS {{146 0 0-5182 {}} {146 0 0-5183 {}} {146 0 0-5184 {}} {146 0 0-5185 {}} {146 0 0-5186 {}} {146 0 0-5187 {}} {146 0 0-5188 {}} {146 0 0-5189 {}} {146 0 0-5190 {}} {146 0 0-5191 {}} {146 0 0-5192 {}} {146 0 0-5193 {}} {146 0 0-5194 {}} {146 0 0-5195 {}} {146 0 0-5196 {}} {146 0 0-5197 {}} {146 0 0-5198 {}} {146 0 0-5199 {}} {146 0 0-5200 {}} {146 0 0-5201 {}} {146 0 0-5202 {}} {146 0 0-5203 {}}} CYCLES {}}
set a(0-5182) {NAME oelse#3:asn TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40770 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5181 {}}} SUCCS {{259 0 0-5183 {}}} CYCLES {}}
set a(0-5183) {NAME oelse#3:slc(vga_xy#1) TYPE READSLICE PAR 0-4701 XREFS 40771 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5181 {}} {259 0 0-5182 {}}} SUCCS {{258 0 0-5203 {}}} CYCLES {}}
set a(0-5184) {NAME oelse#3:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40772 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5181 {}}} SUCCS {{259 0 0-5185 {}}} CYCLES {}}
set a(0-5185) {NAME oelse#3:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-4701 XREFS 40773 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5181 {}} {259 0 0-5184 {}}} SUCCS {{258 0 0-5203 {}}} CYCLES {}}
set a(0-5186) {NAME oelse#3:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40774 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5181 {}}} SUCCS {{259 0 0-5187 {}}} CYCLES {}}
set a(0-5187) {NAME oelse#3:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-4701 XREFS 40775 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5181 {}} {259 0 0-5186 {}}} SUCCS {{258 0 0-5203 {}}} CYCLES {}}
set a(0-5188) {NAME oelse#3:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40776 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5181 {}}} SUCCS {{259 0 0-5189 {}}} CYCLES {}}
set a(0-5189) {NAME oelse#3:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-4701 XREFS 40777 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5181 {}} {259 0 0-5188 {}}} SUCCS {{258 0 0-5203 {}}} CYCLES {}}
set a(0-5190) {NAME oelse#3:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40778 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5181 {}}} SUCCS {{259 0 0-5191 {}}} CYCLES {}}
set a(0-5191) {NAME oelse#3:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-4701 XREFS 40779 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5181 {}} {259 0 0-5190 {}}} SUCCS {{258 0 0-5202 {}}} CYCLES {}}
set a(0-5192) {NAME oelse#3:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40780 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5181 {}}} SUCCS {{259 0 0-5193 {}}} CYCLES {}}
set a(0-5193) {NAME oelse#3:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-4701 XREFS 40781 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5181 {}} {259 0 0-5192 {}}} SUCCS {{258 0 0-5202 {}}} CYCLES {}}
set a(0-5194) {NAME oelse#3:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40782 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5181 {}}} SUCCS {{259 0 0-5195 {}}} CYCLES {}}
set a(0-5195) {NAME oelse#3:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-4701 XREFS 40783 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5181 {}} {259 0 0-5194 {}}} SUCCS {{258 0 0-5202 {}}} CYCLES {}}
set a(0-5196) {NAME oelse#3:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40784 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5181 {}}} SUCCS {{259 0 0-5197 {}}} CYCLES {}}
set a(0-5197) {NAME oelse#3:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-4701 XREFS 40785 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5181 {}} {259 0 0-5196 {}}} SUCCS {{258 0 0-5202 {}}} CYCLES {}}
set a(0-5198) {NAME oelse#3:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40786 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5181 {}}} SUCCS {{259 0 0-5199 {}}} CYCLES {}}
set a(0-5199) {NAME oelse#3:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-4701 XREFS 40787 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5181 {}} {259 0 0-5198 {}}} SUCCS {{258 0 0-5202 {}}} CYCLES {}}
set a(0-5200) {NAME oelse#3:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40788 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5181 {}}} SUCCS {{259 0 0-5201 {}}} CYCLES {}}
set a(0-5201) {NAME oelse#3:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-4701 XREFS 40789 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5181 {}} {259 0 0-5200 {}}} SUCCS {{259 0 0-5202 {}}} CYCLES {}}
set a(0-5202) {NAME oelse#3:nor TYPE NOR PAR 0-4701 XREFS 40790 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5181 {}} {258 0 0-5199 {}} {258 0 0-5197 {}} {258 0 0-5195 {}} {258 0 0-5193 {}} {258 0 0-5191 {}} {259 0 0-5201 {}}} SUCCS {{259 0 0-5203 {}}} CYCLES {}}
set a(0-5203) {NAME oelse#3:and TYPE AND PAR 0-4701 XREFS 40791 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5181 {}} {258 0 0-5189 {}} {258 0 0-5187 {}} {258 0 0-5185 {}} {258 0 0-5183 {}} {259 0 0-5202 {}}} SUCCS {{259 0 0-5204 {}}} CYCLES {}}
set a(0-5204) {NAME if#18:or TYPE OR PAR 0-4701 XREFS 40792 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-4894 {}} {258 0 0-4705 {}} {259 0 0-5203 {}}} SUCCS {{259 0 0-5205 {}} {258 0 0-5228 {}}} CYCLES {}}
set a(0-5205) {NAME osel#4 TYPE SELECT PAR 0-4701 XREFS 40793 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-5204 {}}} SUCCS {{146 0 0-5206 {}} {146 0 0-5207 {}} {146 0 0-5208 {}} {146 0 0-5209 {}} {146 0 0-5210 {}} {146 0 0-5211 {}} {146 0 0-5212 {}} {146 0 0-5213 {}} {146 0 0-5214 {}} {146 0 0-5215 {}} {146 0 0-5216 {}} {146 0 0-5217 {}} {146 0 0-5218 {}} {146 0 0-5219 {}} {146 0 0-5220 {}} {146 0 0-5221 {}} {146 0 0-5222 {}} {146 0 0-5223 {}} {146 0 0-5224 {}} {146 0 0-5225 {}} {146 0 0-5226 {}} {146 0 0-5227 {}}} CYCLES {}}
set a(0-5206) {NAME oelse#4:asn TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40794 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5205 {}}} SUCCS {{259 0 0-5207 {}}} CYCLES {}}
set a(0-5207) {NAME oelse#4:slc(vga_xy#1) TYPE READSLICE PAR 0-4701 XREFS 40795 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5205 {}} {259 0 0-5206 {}}} SUCCS {{258 0 0-5227 {}}} CYCLES {}}
set a(0-5208) {NAME oelse#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40796 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5205 {}}} SUCCS {{259 0 0-5209 {}}} CYCLES {}}
set a(0-5209) {NAME oelse#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-4701 XREFS 40797 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5205 {}} {259 0 0-5208 {}}} SUCCS {{258 0 0-5227 {}}} CYCLES {}}
set a(0-5210) {NAME oelse#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40798 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5205 {}}} SUCCS {{259 0 0-5211 {}}} CYCLES {}}
set a(0-5211) {NAME oelse#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-4701 XREFS 40799 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5205 {}} {259 0 0-5210 {}}} SUCCS {{258 0 0-5227 {}}} CYCLES {}}
set a(0-5212) {NAME oelse#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40800 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5205 {}}} SUCCS {{259 0 0-5213 {}}} CYCLES {}}
set a(0-5213) {NAME oelse#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-4701 XREFS 40801 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5205 {}} {259 0 0-5212 {}}} SUCCS {{258 0 0-5227 {}}} CYCLES {}}
set a(0-5214) {NAME oelse#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40802 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5205 {}}} SUCCS {{259 0 0-5215 {}}} CYCLES {}}
set a(0-5215) {NAME oelse#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-4701 XREFS 40803 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5205 {}} {259 0 0-5214 {}}} SUCCS {{258 0 0-5226 {}}} CYCLES {}}
set a(0-5216) {NAME oelse#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40804 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5205 {}}} SUCCS {{259 0 0-5217 {}}} CYCLES {}}
set a(0-5217) {NAME oelse#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-4701 XREFS 40805 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5205 {}} {259 0 0-5216 {}}} SUCCS {{258 0 0-5226 {}}} CYCLES {}}
set a(0-5218) {NAME oelse#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40806 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5205 {}}} SUCCS {{259 0 0-5219 {}}} CYCLES {}}
set a(0-5219) {NAME oelse#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-4701 XREFS 40807 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5205 {}} {259 0 0-5218 {}}} SUCCS {{258 0 0-5226 {}}} CYCLES {}}
set a(0-5220) {NAME oelse#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40808 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5205 {}}} SUCCS {{259 0 0-5221 {}}} CYCLES {}}
set a(0-5221) {NAME oelse#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-4701 XREFS 40809 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5205 {}} {259 0 0-5220 {}}} SUCCS {{258 0 0-5226 {}}} CYCLES {}}
set a(0-5222) {NAME oelse#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40810 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5205 {}}} SUCCS {{259 0 0-5223 {}}} CYCLES {}}
set a(0-5223) {NAME oelse#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-4701 XREFS 40811 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5205 {}} {259 0 0-5222 {}}} SUCCS {{258 0 0-5226 {}}} CYCLES {}}
set a(0-5224) {NAME oelse#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40812 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5205 {}}} SUCCS {{259 0 0-5225 {}}} CYCLES {}}
set a(0-5225) {NAME oelse#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-4701 XREFS 40813 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5205 {}} {259 0 0-5224 {}}} SUCCS {{259 0 0-5226 {}}} CYCLES {}}
set a(0-5226) {NAME oelse#4:nor TYPE NOR PAR 0-4701 XREFS 40814 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5205 {}} {258 0 0-5223 {}} {258 0 0-5221 {}} {258 0 0-5219 {}} {258 0 0-5217 {}} {258 0 0-5215 {}} {259 0 0-5225 {}}} SUCCS {{259 0 0-5227 {}}} CYCLES {}}
set a(0-5227) {NAME oelse#4:and TYPE AND PAR 0-4701 XREFS 40815 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5205 {}} {258 0 0-5213 {}} {258 0 0-5211 {}} {258 0 0-5209 {}} {258 0 0-5207 {}} {259 0 0-5226 {}}} SUCCS {{259 0 0-5228 {}}} CYCLES {}}
set a(0-5228) {NAME if#18:or#1 TYPE OR PAR 0-4701 XREFS 40816 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-5204 {}} {258 0 0-4704 {}} {259 0 0-5227 {}}} SUCCS {{259 0 0-5229 {}} {258 0 0-5252 {}}} CYCLES {}}
set a(0-5229) {NAME osel#5 TYPE SELECT PAR 0-4701 XREFS 40817 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-5228 {}}} SUCCS {{146 0 0-5230 {}} {146 0 0-5231 {}} {146 0 0-5232 {}} {146 0 0-5233 {}} {146 0 0-5234 {}} {146 0 0-5235 {}} {146 0 0-5236 {}} {146 0 0-5237 {}} {146 0 0-5238 {}} {146 0 0-5239 {}} {146 0 0-5240 {}} {146 0 0-5241 {}} {146 0 0-5242 {}} {146 0 0-5243 {}} {146 0 0-5244 {}} {146 0 0-5245 {}} {146 0 0-5246 {}} {146 0 0-5247 {}} {146 0 0-5248 {}} {146 0 0-5249 {}} {146 0 0-5250 {}} {146 0 0-5251 {}}} CYCLES {}}
set a(0-5230) {NAME oelse#5:asn TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40818 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5229 {}}} SUCCS {{259 0 0-5231 {}}} CYCLES {}}
set a(0-5231) {NAME oelse#5:slc(vga_xy#1) TYPE READSLICE PAR 0-4701 XREFS 40819 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5229 {}} {259 0 0-5230 {}}} SUCCS {{258 0 0-5251 {}}} CYCLES {}}
set a(0-5232) {NAME oelse#5:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40820 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5229 {}}} SUCCS {{259 0 0-5233 {}}} CYCLES {}}
set a(0-5233) {NAME oelse#5:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-4701 XREFS 40821 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5229 {}} {259 0 0-5232 {}}} SUCCS {{258 0 0-5251 {}}} CYCLES {}}
set a(0-5234) {NAME oelse#5:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40822 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5229 {}}} SUCCS {{259 0 0-5235 {}}} CYCLES {}}
set a(0-5235) {NAME oelse#5:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-4701 XREFS 40823 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5229 {}} {259 0 0-5234 {}}} SUCCS {{258 0 0-5251 {}}} CYCLES {}}
set a(0-5236) {NAME oelse#5:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40824 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5229 {}}} SUCCS {{259 0 0-5237 {}}} CYCLES {}}
set a(0-5237) {NAME oelse#5:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-4701 XREFS 40825 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5229 {}} {259 0 0-5236 {}}} SUCCS {{258 0 0-5251 {}}} CYCLES {}}
set a(0-5238) {NAME oelse#5:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40826 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5229 {}}} SUCCS {{259 0 0-5239 {}}} CYCLES {}}
set a(0-5239) {NAME oelse#5:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-4701 XREFS 40827 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5229 {}} {259 0 0-5238 {}}} SUCCS {{258 0 0-5250 {}}} CYCLES {}}
set a(0-5240) {NAME oelse#5:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40828 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5229 {}}} SUCCS {{259 0 0-5241 {}}} CYCLES {}}
set a(0-5241) {NAME oelse#5:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-4701 XREFS 40829 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5229 {}} {259 0 0-5240 {}}} SUCCS {{258 0 0-5250 {}}} CYCLES {}}
set a(0-5242) {NAME oelse#5:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40830 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5229 {}}} SUCCS {{259 0 0-5243 {}}} CYCLES {}}
set a(0-5243) {NAME oelse#5:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-4701 XREFS 40831 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5229 {}} {259 0 0-5242 {}}} SUCCS {{258 0 0-5250 {}}} CYCLES {}}
set a(0-5244) {NAME oelse#5:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40832 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5229 {}}} SUCCS {{259 0 0-5245 {}}} CYCLES {}}
set a(0-5245) {NAME oelse#5:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-4701 XREFS 40833 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5229 {}} {259 0 0-5244 {}}} SUCCS {{258 0 0-5250 {}}} CYCLES {}}
set a(0-5246) {NAME oelse#5:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40834 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5229 {}}} SUCCS {{259 0 0-5247 {}}} CYCLES {}}
set a(0-5247) {NAME oelse#5:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-4701 XREFS 40835 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5229 {}} {259 0 0-5246 {}}} SUCCS {{258 0 0-5250 {}}} CYCLES {}}
set a(0-5248) {NAME oelse#5:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40836 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5229 {}}} SUCCS {{259 0 0-5249 {}}} CYCLES {}}
set a(0-5249) {NAME oelse#5:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-4701 XREFS 40837 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5229 {}} {259 0 0-5248 {}}} SUCCS {{259 0 0-5250 {}}} CYCLES {}}
set a(0-5250) {NAME oelse#5:nor TYPE NOR PAR 0-4701 XREFS 40838 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5229 {}} {258 0 0-5247 {}} {258 0 0-5245 {}} {258 0 0-5243 {}} {258 0 0-5241 {}} {258 0 0-5239 {}} {259 0 0-5249 {}}} SUCCS {{259 0 0-5251 {}}} CYCLES {}}
set a(0-5251) {NAME oelse#5:and TYPE AND PAR 0-4701 XREFS 40839 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-5229 {}} {258 0 0-5237 {}} {258 0 0-5235 {}} {258 0 0-5233 {}} {258 0 0-5231 {}} {259 0 0-5250 {}}} SUCCS {{259 0 0-5252 {}}} CYCLES {}}
set a(0-5252) {NAME if#18:or#2 TYPE OR PAR 0-4701 XREFS 40840 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-5228 {}} {258 0 0-4703 {}} {259 0 0-5251 {}}} SUCCS {{259 0 0-5253 {}} {258 0 0-5276 {}}} CYCLES {}}
set a(0-5253) {NAME osel#6 TYPE SELECT PAR 0-4701 XREFS 40841 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-5252 {}}} SUCCS {{146 0 0-5254 {}} {146 0 0-5255 {}} {146 0 0-5256 {}} {146 0 0-5257 {}} {146 0 0-5258 {}} {146 0 0-5259 {}} {146 0 0-5260 {}} {146 0 0-5261 {}} {146 0 0-5262 {}} {146 0 0-5263 {}} {146 0 0-5264 {}} {146 0 0-5265 {}} {146 0 0-5266 {}} {146 0 0-5267 {}} {146 0 0-5268 {}} {146 0 0-5269 {}} {146 0 0-5270 {}} {146 0 0-5271 {}} {146 0 0-5272 {}} {146 0 0-5273 {}} {146 0 0-5274 {}} {146 0 0-5275 {}}} CYCLES {}}
set a(0-5254) {NAME oelse#6:asn TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40842 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5253 {}}} SUCCS {{259 0 0-5255 {}}} CYCLES {}}
set a(0-5255) {NAME oelse#6:slc(vga_xy#1) TYPE READSLICE PAR 0-4701 XREFS 40843 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5253 {}} {259 0 0-5254 {}}} SUCCS {{258 0 0-5275 {}}} CYCLES {}}
set a(0-5256) {NAME oelse#6:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40844 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5253 {}}} SUCCS {{259 0 0-5257 {}}} CYCLES {}}
set a(0-5257) {NAME oelse#6:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-4701 XREFS 40845 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5253 {}} {259 0 0-5256 {}}} SUCCS {{258 0 0-5275 {}}} CYCLES {}}
set a(0-5258) {NAME oelse#6:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40846 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5253 {}}} SUCCS {{259 0 0-5259 {}}} CYCLES {}}
set a(0-5259) {NAME oelse#6:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-4701 XREFS 40847 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5253 {}} {259 0 0-5258 {}}} SUCCS {{258 0 0-5275 {}}} CYCLES {}}
set a(0-5260) {NAME oelse#6:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40848 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5253 {}}} SUCCS {{259 0 0-5261 {}}} CYCLES {}}
set a(0-5261) {NAME oelse#6:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-4701 XREFS 40849 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5253 {}} {259 0 0-5260 {}}} SUCCS {{258 0 0-5275 {}}} CYCLES {}}
set a(0-5262) {NAME oelse#6:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40850 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5253 {}}} SUCCS {{259 0 0-5263 {}}} CYCLES {}}
set a(0-5263) {NAME oelse#6:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-4701 XREFS 40851 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5253 {}} {259 0 0-5262 {}}} SUCCS {{258 0 0-5274 {}}} CYCLES {}}
set a(0-5264) {NAME oelse#6:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40852 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5253 {}}} SUCCS {{259 0 0-5265 {}}} CYCLES {}}
set a(0-5265) {NAME oelse#6:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-4701 XREFS 40853 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5253 {}} {259 0 0-5264 {}}} SUCCS {{258 0 0-5274 {}}} CYCLES {}}
set a(0-5266) {NAME oelse#6:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40854 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5253 {}}} SUCCS {{259 0 0-5267 {}}} CYCLES {}}
set a(0-5267) {NAME oelse#6:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-4701 XREFS 40855 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5253 {}} {259 0 0-5266 {}}} SUCCS {{258 0 0-5274 {}}} CYCLES {}}
set a(0-5268) {NAME oelse#6:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40856 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5253 {}}} SUCCS {{259 0 0-5269 {}}} CYCLES {}}
set a(0-5269) {NAME oelse#6:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-4701 XREFS 40857 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5253 {}} {259 0 0-5268 {}}} SUCCS {{258 0 0-5274 {}}} CYCLES {}}
set a(0-5270) {NAME oelse#6:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40858 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5253 {}}} SUCCS {{259 0 0-5271 {}}} CYCLES {}}
set a(0-5271) {NAME oelse#6:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-4701 XREFS 40859 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5253 {}} {259 0 0-5270 {}}} SUCCS {{258 0 0-5274 {}}} CYCLES {}}
set a(0-5272) {NAME oelse#6:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40860 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5253 {}}} SUCCS {{259 0 0-5273 {}}} CYCLES {}}
set a(0-5273) {NAME oelse#6:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-4701 XREFS 40861 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5253 {}} {259 0 0-5272 {}}} SUCCS {{259 0 0-5274 {}}} CYCLES {}}
set a(0-5274) {NAME oelse#6:nor TYPE NOR PAR 0-4701 XREFS 40862 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5253 {}} {258 0 0-5271 {}} {258 0 0-5269 {}} {258 0 0-5267 {}} {258 0 0-5265 {}} {258 0 0-5263 {}} {259 0 0-5273 {}}} SUCCS {{259 0 0-5275 {}}} CYCLES {}}
set a(0-5275) {NAME oelse#6:and TYPE AND PAR 0-4701 XREFS 40863 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-5253 {}} {258 0 0-5261 {}} {258 0 0-5259 {}} {258 0 0-5257 {}} {258 0 0-5255 {}} {259 0 0-5274 {}}} SUCCS {{259 0 0-5276 {}}} CYCLES {}}
set a(0-5276) {NAME if#18:or#3 TYPE OR PAR 0-4701 XREFS 40864 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-5252 {}} {258 0 0-4702 {}} {259 0 0-5275 {}}} SUCCS {{258 0 0-5280 {}} {258 0 0-5286 {}} {258 0 0-5294 {}}} CYCLES {}}
set a(0-5277) {NAME exs#8 TYPE SIGNEXTEND PAR 0-4701 XREFS 40865 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.957589075} PREDS {{258 0 0-5095 {}}} SUCCS {{259 0 0-5278 {}}} CYCLES {}}
set a(0-5278) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#1 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4701 XREFS 40866 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.973995806263854 2 0.973995806263854} PREDS {{258 0 0-4753 {}} {259 0 0-5277 {}}} SUCCS {{258 0 0-5281 {}}} CYCLES {}}
set a(0-5279) {NAME exs#11 TYPE SIGNEXTEND PAR 0-4701 XREFS 40867 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-5125 {}}} SUCCS {{258 0 0-5281 {}}} CYCLES {}}
set a(0-5280) {NAME exs#14 TYPE SIGNEXTEND PAR 0-4701 XREFS 40868 LOC {1 0.0 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-5276 {}}} SUCCS {{259 0 0-5281 {}}} CYCLES {}}
set a(0-5281) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,3) AREA_SCORE 10.54 QUANTITY 1 NAME nor TYPE NOR DELAY {0.42 ns} LIBRARY_DELAY {0.42 ns} PAR 0-4701 XREFS 40869 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.9999999403727742 2 0.9999999403727742} PREDS {{258 0 0-5279 {}} {258 0 0-5278 {}} {259 0 0-5280 {}}} SUCCS {{258 0 0-5296 {}}} CYCLES {}}
set a(0-5282) {NAME not#38 TYPE NOT PAR 0-4701 XREFS 40870 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-5095 {}}} SUCCS {{259 0 0-5283 {}}} CYCLES {}}
set a(0-5283) {NAME exs#9 TYPE SIGNEXTEND PAR 0-4701 XREFS 40871 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-5282 {}}} SUCCS {{258 0 0-5288 {}}} CYCLES {}}
set a(0-5284) {NAME not#40 TYPE NOT PAR 0-4701 XREFS 40872 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-5125 {}}} SUCCS {{259 0 0-5285 {}}} CYCLES {}}
set a(0-5285) {NAME exs#12 TYPE SIGNEXTEND PAR 0-4701 XREFS 40873 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-5284 {}}} SUCCS {{258 0 0-5288 {}}} CYCLES {}}
set a(0-5286) {NAME not#42 TYPE NOT PAR 0-4701 XREFS 40874 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-5276 {}}} SUCCS {{259 0 0-5287 {}}} CYCLES {}}
set a(0-5287) {NAME exs#15 TYPE SIGNEXTEND PAR 0-4701 XREFS 40875 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-5286 {}}} SUCCS {{259 0 0-5288 {}}} CYCLES {}}
set a(0-5288) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,4) AREA_SCORE 13.79 QUANTITY 1 NAME and#16 TYPE AND DELAY {0.53 ns} LIBRARY_DELAY {0.53 ns} PAR 0-4701 XREFS 40876 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.9999999500277078 2 0.9999999500277078} PREDS {{258 0 0-5285 {}} {258 0 0-5283 {}} {258 0 0-4785 {}} {259 0 0-5287 {}}} SUCCS {{258 0 0-5296 {}}} CYCLES {}}
set a(0-5289) {NAME not#20 TYPE NOT PAR 0-4701 XREFS 40877 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-5095 {}}} SUCCS {{259 0 0-5290 {}}} CYCLES {}}
set a(0-5290) {NAME exs#10 TYPE SIGNEXTEND PAR 0-4701 XREFS 40878 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-5289 {}}} SUCCS {{259 0 0-5291 {}}} CYCLES {}}
set a(0-5291) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#12 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4701 XREFS 40879 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9671864062638539 2 0.9671864062638539} PREDS {{258 0 0-4817 {}} {259 0 0-5290 {}}} SUCCS {{258 0 0-5293 {}}} CYCLES {}}
set a(0-5292) {NAME exs#13 TYPE SIGNEXTEND PAR 0-4701 XREFS 40880 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9671864499999999} PREDS {{258 0 0-5125 {}}} SUCCS {{259 0 0-5293 {}}} CYCLES {}}
set a(0-5293) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#3 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4701 XREFS 40881 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9835931812638539 2 0.9835931812638539} PREDS {{258 0 0-5291 {}} {259 0 0-5292 {}}} SUCCS {{258 0 0-5295 {}}} CYCLES {}}
set a(0-5294) {NAME exs#16 TYPE SIGNEXTEND PAR 0-4701 XREFS 40882 LOC {1 0.0 2 0.9835932249999999 2 0.9835932249999999 2 0.9835932249999999} PREDS {{258 0 0-5276 {}}} SUCCS {{259 0 0-5295 {}}} CYCLES {}}
set a(0-5295) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#2 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4701 XREFS 40883 LOC {2 0.19168259999999998 2 0.9835932249999999 2 0.9835932249999999 2 0.9999999562638539 2 0.9999999562638539} PREDS {{258 0 0-5293 {}} {259 0 0-5294 {}}} SUCCS {{259 0 0-5296 {}}} CYCLES {}}
set a(0-5296) {NAME conc#11 TYPE CONCATENATE PAR 0-4701 XREFS 40884 LOC {2 0.20808939999999998 2 1.0 2 1.0 2 1.0} PREDS {{258 0 0-5288 {}} {258 0 0-5281 {}} {259 0 0-5295 {}}} SUCCS {{259 0 0-5297 {}}} CYCLES {}}
set a(0-5297) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-4701 XREFS 40885 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-5297 {}} {80 0 0-5180 {}} {259 0 0-5296 {}}} SUCCS {{80 0 0-5180 {}} {260 0 0-5297 {}}} CYCLES {}}
set a(0-5298) {NAME vin:asn(regs.regs(0).sva) TYPE {I/O_READ SIGNAL} PAR 0-4701 XREFS 40886 LOC {1 0.0 2 0.09293755 2 0.09293755 2 0.731128} PREDS {} SUCCS {{259 0 0-5299 {}}} CYCLES {}}
set a(0-5299) {NAME vin:asn TYPE ASSIGN PAR 0-4701 XREFS 40887 LOC {1 0.0 2 0.09293755 2 0.09293755 2 0.731128} PREDS {{260 0 0-5299 {}} {256 0 0-4721 {}} {256 0 0-4736 {}} {256 0 0-4741 {}} {256 0 0-4748 {}} {256 0 0-4768 {}} {256 0 0-4773 {}} {256 0 0-4780 {}} {256 0 0-4800 {}} {256 0 0-4805 {}} {256 0 0-4812 {}} {259 0 0-5298 {}}} SUCCS {{262 0 0-4721 {}} {262 0 0-4736 {}} {262 0 0-4741 {}} {262 0 0-4748 {}} {262 0 0-4768 {}} {262 0 0-4773 {}} {262 0 0-4780 {}} {262 0 0-4800 {}} {262 0 0-4805 {}} {262 0 0-4812 {}} {260 0 0-5299 {}}} CYCLES {}}
set a(0-5300) {NAME vin:asn(regs.regs(1).sva) TYPE ASSIGN PAR 0-4701 XREFS 40888 LOC {0 1.0 1 0.09293755 1 0.09293755 2 0.649788725} PREDS {{260 0 0-5300 {}} {256 0 0-4722 {}} {256 0 0-4724 {}} {256 0 0-4733 {}} {256 0 0-4754 {}} {256 0 0-4756 {}} {256 0 0-4765 {}} {256 0 0-4786 {}} {256 0 0-4788 {}} {256 0 0-4797 {}} {258 0 0-4721 {}}} SUCCS {{262 0 0-4722 {}} {262 0 0-4724 {}} {262 0 0-4733 {}} {262 0 0-4754 {}} {262 0 0-4756 {}} {262 0 0-4765 {}} {262 0 0-4786 {}} {262 0 0-4788 {}} {262 0 0-4797 {}} {260 0 0-5300 {}}} CYCLES {}}
set a(0-5301) {NAME vin:asn(acc#15(0).sva) TYPE ASSIGN PAR 0-4701 XREFS 40889 LOC {1 0.633519975 1 0.663575575 1 0.663575575 3 0.360944475} PREDS {{260 0 0-5301 {}} {256 0 0-4868 {}} {258 0 0-4954 {}}} SUCCS {{262 0 0-4868 {}} {260 0 0-5301 {}}} CYCLES {}}
set a(0-5302) {NAME vin:asn(acc#15(1).sva) TYPE ASSIGN PAR 0-4701 XREFS 40890 LOC {1 0.741620675 1 0.7532189499999999 1 0.7532189499999999 3 0.360944475} PREDS {{260 0 0-5302 {}} {256 0 0-4871 {}} {258 0 0-4981 {}}} SUCCS {{262 0 0-4871 {}} {260 0 0-5302 {}}} CYCLES {}}
set a(0-5303) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-4701 XREFS 40891 LOC {1 0.7050252 1 0.7350808 1 0.7350808 3 0.48597342499999996} PREDS {{260 0 0-5303 {}} {256 0 0-4918 {}} {258 0 0-5014 {}}} SUCCS {{262 0 0-4918 {}} {260 0 0-5303 {}}} CYCLES {}}
set a(0-5304) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-4701 XREFS 40892 LOC {1 0.7050252 1 0.82901735 1 0.82901735 3 0.48597342499999996} PREDS {{260 0 0-5304 {}} {256 0 0-4922 {}} {258 0 0-5016 {}}} SUCCS {{262 0 0-4922 {}} {260 0 0-5304 {}}} CYCLES {}}
set a(0-5305) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-4701 XREFS 40893 LOC {1 0.8131259 1 0.824724175 1 0.824724175 3 0.48597342499999996} PREDS {{260 0 0-5305 {}} {256 0 0-4926 {}} {258 0 0-5049 {}}} SUCCS {{262 0 0-4926 {}} {260 0 0-5305 {}}} CYCLES {}}
set a(0-5306) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-4701 XREFS 40894 LOC {1 0.8131259 1 0.82901735 1 0.82901735 3 0.48597342499999996} PREDS {{260 0 0-5306 {}} {256 0 0-4930 {}} {258 0 0-5051 {}}} SUCCS {{262 0 0-4930 {}} {260 0 0-5306 {}}} CYCLES {}}
set a(0-4701) {CHI {0-4702 0-4703 0-4704 0-4705 0-4706 0-4707 0-4708 0-4709 0-4710 0-4711 0-4712 0-4713 0-4714 0-4715 0-4716 0-4717 0-4718 0-4719 0-4720 0-4721 0-4722 0-4723 0-4724 0-4725 0-4726 0-4727 0-4728 0-4729 0-4730 0-4731 0-4732 0-4733 0-4734 0-4735 0-4736 0-4737 0-4738 0-4739 0-4740 0-4741 0-4742 0-4743 0-4744 0-4745 0-4746 0-4747 0-4748 0-4749 0-4750 0-4751 0-4752 0-4753 0-4754 0-4755 0-4756 0-4757 0-4758 0-4759 0-4760 0-4761 0-4762 0-4763 0-4764 0-4765 0-4766 0-4767 0-4768 0-4769 0-4770 0-4771 0-4772 0-4773 0-4774 0-4775 0-4776 0-4777 0-4778 0-4779 0-4780 0-4781 0-4782 0-4783 0-4784 0-4785 0-4786 0-4787 0-4788 0-4789 0-4790 0-4791 0-4792 0-4793 0-4794 0-4795 0-4796 0-4797 0-4798 0-4799 0-4800 0-4801 0-4802 0-4803 0-4804 0-4805 0-4806 0-4807 0-4808 0-4809 0-4810 0-4811 0-4812 0-4813 0-4814 0-4815 0-4816 0-4817 0-4818 0-4819 0-4820 0-4821 0-4822 0-4823 0-4824 0-4825 0-4826 0-4827 0-4828 0-4829 0-4830 0-4831 0-4832 0-4833 0-4834 0-4835 0-4836 0-4837 0-4838 0-4839 0-4840 0-4841 0-4842 0-4843 0-4844 0-4845 0-4846 0-4847 0-4848 0-4849 0-4850 0-4851 0-4852 0-4853 0-4854 0-4855 0-4856 0-4857 0-4858 0-4859 0-4860 0-4861 0-4862 0-4863 0-4864 0-4865 0-4866 0-4867 0-4868 0-4869 0-4870 0-4871 0-4872 0-4873 0-4874 0-4875 0-4876 0-4877 0-4878 0-4879 0-4880 0-4881 0-4882 0-4883 0-4884 0-4885 0-4886 0-4887 0-4888 0-4889 0-4890 0-4891 0-4892 0-4893 0-4894 0-4895 0-4896 0-4897 0-4898 0-4899 0-4900 0-4901 0-4902 0-4903 0-4904 0-4905 0-4906 0-4907 0-4908 0-4909 0-4910 0-4911 0-4912 0-4913 0-4914 0-4915 0-4916 0-4917 0-4918 0-4919 0-4920 0-4921 0-4922 0-4923 0-4924 0-4925 0-4926 0-4927 0-4928 0-4929 0-4930 0-4931 0-4932 0-4933 0-4934 0-4935 0-4936 0-4937 0-4938 0-4939 0-4940 0-4941 0-4942 0-4943 0-4944 0-4945 0-4946 0-4947 0-4948 0-4949 0-4950 0-4951 0-4952 0-4953 0-4954 0-4955 0-4956 0-4957 0-4958 0-4959 0-4960 0-4961 0-4962 0-4963 0-4964 0-4965 0-4966 0-4967 0-4968 0-4969 0-4970 0-4971 0-4972 0-4973 0-4974 0-4975 0-4976 0-4977 0-4978 0-4979 0-4980 0-4981 0-4982 0-4983 0-4984 0-4985 0-4986 0-4987 0-4988 0-4989 0-4990 0-4991 0-4992 0-4993 0-4994 0-4995 0-4996 0-4997 0-4998 0-4999 0-5000 0-5001 0-5002 0-5003 0-5004 0-5005 0-5006 0-5007 0-5008 0-5009 0-5010 0-5011 0-5012 0-5013 0-5014 0-5015 0-5016 0-5017 0-5018 0-5019 0-5020 0-5021 0-5022 0-5023 0-5024 0-5025 0-5026 0-5027 0-5028 0-5029 0-5030 0-5031 0-5032 0-5033 0-5034 0-5035 0-5036 0-5037 0-5038 0-5039 0-5040 0-5041 0-5042 0-5043 0-5044 0-5045 0-5046 0-5047 0-5048 0-5049 0-5050 0-5051 0-5052 0-5053 0-5054 0-5055 0-5056 0-5057 0-5058 0-5059 0-5060 0-5061 0-5062 0-5063 0-5064 0-5065 0-5066 0-5067 0-5068 0-5069 0-5070 0-5071 0-5072 0-5073 0-5074 0-5075 0-5076 0-5077 0-5078 0-5079 0-5080 0-5081 0-5082 0-5083 0-5084 0-5085 0-5086 0-5087 0-5088 0-5089 0-5090 0-5091 0-5092 0-5093 0-5094 0-5095 0-5096 0-5097 0-5098 0-5099 0-5100 0-5101 0-5102 0-5103 0-5104 0-5105 0-5106 0-5107 0-5108 0-5109 0-5110 0-5111 0-5112 0-5113 0-5114 0-5115 0-5116 0-5117 0-5118 0-5119 0-5120 0-5121 0-5122 0-5123 0-5124 0-5125 0-5126 0-5127 0-5128 0-5129 0-5130 0-5131 0-5132 0-5133 0-5134 0-5135 0-5136 0-5137 0-5138 0-5139 0-5140 0-5141 0-5142 0-5143 0-5144 0-5145 0-5146 0-5147 0-5148 0-5149 0-5150 0-5151 0-5152 0-5153 0-5154 0-5155 0-5156 0-5157 0-5158 0-5159 0-5160 0-5161 0-5162 0-5163 0-5164 0-5165 0-5166 0-5167 0-5168 0-5169 0-5170 0-5171 0-5172 0-5173 0-5174 0-5175 0-5176 0-5177 0-5178 0-5179 0-5180 0-5181 0-5182 0-5183 0-5184 0-5185 0-5186 0-5187 0-5188 0-5189 0-5190 0-5191 0-5192 0-5193 0-5194 0-5195 0-5196 0-5197 0-5198 0-5199 0-5200 0-5201 0-5202 0-5203 0-5204 0-5205 0-5206 0-5207 0-5208 0-5209 0-5210 0-5211 0-5212 0-5213 0-5214 0-5215 0-5216 0-5217 0-5218 0-5219 0-5220 0-5221 0-5222 0-5223 0-5224 0-5225 0-5226 0-5227 0-5228 0-5229 0-5230 0-5231 0-5232 0-5233 0-5234 0-5235 0-5236 0-5237 0-5238 0-5239 0-5240 0-5241 0-5242 0-5243 0-5244 0-5245 0-5246 0-5247 0-5248 0-5249 0-5250 0-5251 0-5252 0-5253 0-5254 0-5255 0-5256 0-5257 0-5258 0-5259 0-5260 0-5261 0-5262 0-5263 0-5264 0-5265 0-5266 0-5267 0-5268 0-5269 0-5270 0-5271 0-5272 0-5273 0-5274 0-5275 0-5276 0-5277 0-5278 0-5279 0-5280 0-5281 0-5282 0-5283 0-5284 0-5285 0-5286 0-5287 0-5288 0-5289 0-5290 0-5291 0-5292 0-5293 0-5294 0-5295 0-5296 0-5297 0-5298 0-5299 0-5300 0-5301 0-5302 0-5303 0-5304 0-5305 0-5306} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED Yes INITIATION 1 STAGES 3.0 CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 3 NAME main TYPE LOOP DELAY {80.00 ns} PAR 0-4692 XREFS 40895 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-4701 {}} {258 0 0-4699 {}} {258 0 0-4698 {}} {258 0 0-4697 {}} {258 0 0-4696 {}} {258 0 0-4695 {}} {258 0 0-4693 {}} {258 0 0-4694 {}} {259 0 0-4700 {}}} SUCCS {{772 0 0-4693 {}} {772 0 0-4694 {}} {772 0 0-4695 {}} {772 0 0-4696 {}} {772 0 0-4697 {}} {772 0 0-4698 {}} {772 0 0-4699 {}} {772 0 0-4700 {}} {774 0 0-4701 {}}} CYCLES {}}
set a(0-4692) {CHI {0-4693 0-4694 0-4695 0-4696 0-4697 0-4698 0-4699 0-4700 0-4701} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 3 TOTAL_CYCLES 3 NAME core:rlp TYPE LOOP DELAY {80.00 ns} PAR {} XREFS 40896 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-4692-TOTALCYCLES) {3}
set a(0-4692-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11) {0-4726 0-4731 0-4758 0-4763 0-4790 0-4795 0-5128} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12) {0-4732 0-4739 0-4747 0-4764 0-4771 0-4779 0-4796 0-4803 0-4811 0-4974} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13) {0-4740 0-4751 0-4772 0-4783 0-4804 0-4815 0-5057 0-5064 0-5083 0-5113 0-5129} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,0,14) {0-4752 0-4784 0-4816} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-4829 0-4858 0-4935} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-4831 0-4846 0-4854 0-4984 0-5019 0-5137 0-5141} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-4844 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,3,1,4) {0-4862 0-4953 0-4980 0-5148 0-5179} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-4870 0-4873} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-4921 0-4925 0-4929 0-4933 0-5291} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,3,1,10) 0-4940 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-4948 0-4957 0-4962 0-5071 0-5090 0-5101 0-5120} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-4954 0-4981} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) 0-4969 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-5014 0-5016 0-5049 0-5051} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2) 0-5146 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3) 0-5158 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,4) 0-5176 mgc_ioport.mgc_out_stdreg(4,4) 0-5180 mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,2) {0-5278 0-5293 0-5295} mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,3) 0-5281 mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,4) 0-5288 mgc_ioport.mgc_out_stdreg(2,30) 0-5297}
set a(0-4692-PROC_NAME) {core}
set a(0-4692-HIER_NAME) {/gauss_blur/core}
set a(TOP) {0-4692}

