
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000043                       # Number of seconds simulated
sim_ticks                                    42731500                       # Number of ticks simulated
final_tick                                   42731500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 177803                       # Simulator instruction rate (inst/s)
host_op_rate                                   187912                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               65229798                       # Simulator tick rate (ticks/s)
host_mem_usage                                 650772                       # Number of bytes of host memory used
host_seconds                                     0.66                       # Real time elapsed on the host
sim_insts                                      116470                       # Number of instructions simulated
sim_ops                                        123096                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          25216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              67840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             595                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             9                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  9                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         891145876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         590103320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          79379381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          26959035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1587587611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    891145876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     79379381                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        970525257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        13479517                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             13479517                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        13479517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        891145876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        590103320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         79379381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         26959035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1601067128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1061                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          9                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1061                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        9                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  67392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   67904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  576                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      42724000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1061                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    9                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          186                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    348.903226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   217.487400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   328.368483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           55     29.57%     29.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           45     24.19%     53.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           19     10.22%     63.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17      9.14%     73.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      5.91%     79.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      3.23%     82.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      4.84%     87.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.08%     88.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           22     11.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          186                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      9944000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                29687750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    5265000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9443.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28193.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1577.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1589.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     13.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       2.55                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      856                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      39928.97                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1118880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   610500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6349200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             26623845                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               160500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               37405725                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            954.440723                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE        89000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      37816000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   196560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   107250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1107600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             24451290                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2066250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               30471750                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            777.514113                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      4221000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      34586000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  12285                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            10141                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1090                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                9332                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   6297                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            67.477497                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    845                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                15                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.cpu0.numCycles                           85464                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             23120                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         86369                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      12285                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              7142                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        28209                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2309                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                    10205                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  620                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             52485                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.813890                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.102626                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   37309     71.09%     71.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     906      1.73%     72.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1083      2.06%     74.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     660      1.26%     76.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     932      1.78%     77.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     505      0.96%     78.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     891      1.70%     80.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    3041      5.79%     86.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    7158     13.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               52485                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.143745                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.010589                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   19398                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                18513                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    12830                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  889                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   855                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 909                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  310                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 88516                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1119                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   855                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   20306                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2588                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          6443                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    12761                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 9532                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 85674                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   92                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   200                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   229                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  8789                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             105871                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               413683                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          122628                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                84514                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   21357                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               127                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           126                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     4255                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               15935                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               8155                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              879                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             582                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     81458                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                268                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    75746                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued               80                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          14287                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        37741                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            69                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        52485                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.443193                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.227385                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              30593     58.29%     58.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               5326     10.15%     68.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               3051      5.81%     74.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               5124      9.76%     84.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               2534      4.83%     88.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               1516      2.89%     91.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               1129      2.15%     93.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               1240      2.36%     96.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               1972      3.76%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          52485                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    602     22.50%     22.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  1670     62.41%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     84.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   196      7.32%     92.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  208      7.77%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                46266     61.08%     61.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6735      8.89%     69.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     69.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     69.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     69.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     69.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     69.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     69.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     69.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     69.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     69.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     69.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     69.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     69.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     69.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     69.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     69.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     69.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     69.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     69.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     69.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               15385     20.31%     90.29% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               7357      9.71%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 75746                       # Type of FU issued
system.cpu0.iq.rate                          0.886291                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       2676                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.035329                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            206672                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            96047                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        73109                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 61                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 78389                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     33                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             112                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         3300                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1385                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          121                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           51                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   855                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   1838                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  667                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              81734                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              223                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                15935                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                8155                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               119                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    19                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  639                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            64                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           316                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          549                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 865                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                74595                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                14943                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1151                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            8                       # number of nop insts executed
system.cpu0.iew.exec_refs                       22115                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    8725                       # Number of branches executed
system.cpu0.iew.exec_stores                      7172                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.872824                       # Inst execution rate
system.cpu0.iew.wb_sent                         73430                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        73137                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    50065                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    88420                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.855764                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.566218                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          14298                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              791                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        50265                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.341669                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.395268                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        31581     62.83%     62.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         6881     13.69%     76.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         2568      5.11%     81.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          745      1.48%     83.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1292      2.57%     85.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         2628      5.23%     90.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          683      1.36%     92.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          315      0.63%     92.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         3572      7.11%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        50265                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               61796                       # Number of instructions committed
system.cpu0.commit.committedOps                 67439                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         19405                       # Number of memory references committed
system.cpu0.commit.loads                        12635                       # Number of loads committed
system.cpu0.commit.membars                        120                       # Number of memory barriers committed
system.cpu0.commit.branches                      7697                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    60266                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 304                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           41351     61.32%     61.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6680      9.91%     71.22% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     71.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     71.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     71.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     71.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     71.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     71.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          12635     18.74%     89.96% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6770     10.04%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            67439                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 3572                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      128130                       # The number of ROB reads
system.cpu0.rob.rob_writes                     165709                       # The number of ROB writes
system.cpu0.timesIdled                            402                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          32979                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      61796                       # Number of Instructions Simulated
system.cpu0.committedOps                        67439                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.383002                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.383002                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.723065                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.723065                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  105088                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  52150                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   265119                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   39182                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  22642                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               26                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          211.603340                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              18016                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              373                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            48.300268                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   211.603340                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.206644                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.206644                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          347                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.338867                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            42925                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           42925                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        14247                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          14247                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         3675                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3675                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        17922                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           17922                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        17927                       # number of overall hits
system.cpu0.dcache.overall_hits::total          17927                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          285                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          285                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2943                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2943                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         3228                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3228                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         3229                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3229                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     16226771                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     16226771                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    159036475                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    159036475                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       141250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       141250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    175263246                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    175263246                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    175263246                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    175263246                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        14532                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        14532                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6618                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6618                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        21150                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        21150                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        21156                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        21156                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.019612                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019612                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.444696                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.444696                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.152624                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.152624                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.152628                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.152628                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 56936.038596                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56936.038596                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 54038.897384                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54038.897384                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        70625                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        70625                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 54294.685874                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54294.685874                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 54277.871168                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54277.871168                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          473                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    31.533333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu0.dcache.writebacks::total                9                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          122                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          122                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2706                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2706                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2828                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2828                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2828                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2828                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          163                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          163                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          237                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          237                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          400                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          400                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          401                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     10239748                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     10239748                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     12552251                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     12552251                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     22791999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     22791999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     22844249                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     22844249                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.011217                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.011217                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.035811                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035811                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.018913                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.018913                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.018954                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.018954                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 62820.539877                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 62820.539877                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 52963.084388                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 52963.084388                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data        52250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        52250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        67125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        67125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 56979.997500                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56979.997500                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 56968.201995                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56968.201995                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              219                       # number of replacements
system.cpu0.icache.tags.tagsinuse          257.545783                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               9409                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              595                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            15.813445                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   257.545783                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.503019                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.503019                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            21005                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           21005                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         9409                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           9409                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         9409                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            9409                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         9409                       # number of overall hits
system.cpu0.icache.overall_hits::total           9409                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          796                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          796                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          796                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           796                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          796                       # number of overall misses
system.cpu0.icache.overall_misses::total          796                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     42979250                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42979250                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     42979250                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42979250                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     42979250                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42979250                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        10205                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        10205                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        10205                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        10205                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        10205                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        10205                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.078001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.078001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.078001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.078001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.078001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.078001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 53994.032663                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53994.032663                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 53994.032663                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53994.032663                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 53994.032663                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53994.032663                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          271                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    67.750000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          200                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          200                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          200                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          200                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          200                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          200                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          596                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          596                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          596                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          596                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          596                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          596                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     32930000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     32930000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     32930000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     32930000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     32930000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     32930000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.058403                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.058403                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.058403                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.058403                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.058403                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.058403                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 55251.677852                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55251.677852                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 55251.677852                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55251.677852                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 55251.677852                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55251.677852                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   9135                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             8703                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              264                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                8852                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   5625                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            63.544962                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    183                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           20225                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              6954                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         64028                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       9135                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              5808                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        10433                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    601                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                     5454                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   75                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             17695                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.719412                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.788326                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    8586     48.52%     48.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     290      1.64%     50.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      91      0.51%     50.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     137      0.77%     51.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     248      1.40%     52.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     118      0.67%     53.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     136      0.77%     54.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    2178     12.31%     66.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    5911     33.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               17695                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.451669                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       3.165785                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    6370                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 2399                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     8170                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  484                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   271                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 183                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 63436                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  103                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   271                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    6801                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    350                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1529                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     8198                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  545                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 61814                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    1                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                   252                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                    74                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands              92389                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               302731                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           93768                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                83530                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    8844                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                36                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            36                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     2220                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               13106                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1202                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              537                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             139                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     59928                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 72                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    58298                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued               12                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           4343                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        13050                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        17695                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.294603                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.862818                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               4246     24.00%     24.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               2402     13.57%     37.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               1151      6.50%     44.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               3483     19.68%     63.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                413      2.33%     66.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                584      3.30%     69.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               1112      6.28%     75.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               2531     14.30%     89.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               1773     10.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          17695                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   1777     49.87%     49.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  1603     44.99%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     94.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   123      3.45%     98.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   60      1.68%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                38033     65.24%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                6149     10.55%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               13090     22.45%     98.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               1026      1.76%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 58298                       # Type of FU issued
system.cpu1.iq.rate                          2.882472                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       3563                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.061117                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            137866                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            64354                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        57177                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 61861                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              16                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         1147                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          230                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           54                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           38                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   271                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    348                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              60003                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                13106                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1202                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                33                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           163                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 240                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                57894                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                12894                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              404                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                       13908                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    7859                       # Number of branches executed
system.cpu1.iew.exec_stores                      1014                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.862497                       # Inst execution rate
system.cpu1.iew.wb_sent                         57297                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        57177                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    44863                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    72457                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      2.827046                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.619167                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           4281                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             67                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              235                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        17075                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.259561                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.290026                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         4525     26.50%     26.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         4627     27.10%     53.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          723      4.23%     57.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          274      1.60%     59.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          106      0.62%     60.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1840     10.78%     70.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          180      1.05%     71.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          342      2.00%     73.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         4458     26.11%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        17075                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               54674                       # Number of instructions committed
system.cpu1.commit.committedOps                 55657                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         12931                       # Number of memory references committed
system.cpu1.commit.loads                        11959                       # Number of loads committed
system.cpu1.commit.membars                         36                       # Number of memory barriers committed
system.cpu1.commit.branches                      7654                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    48151                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  92                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           36579     65.72%     65.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           6147     11.04%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.77% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          11959     21.49%     98.25% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           972      1.75%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            55657                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 4458                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       72191                       # The number of ROB reads
system.cpu1.rob.rob_writes                     120568                       # The number of ROB writes
system.cpu1.timesIdled                             45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2530                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       65238                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      54674                       # Number of Instructions Simulated
system.cpu1.committedOps                        55657                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.369920                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.369920                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              2.703288                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        2.703288                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   87626                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  40550                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   210570                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   45440                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  13887                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                     8                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           17.143994                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              13472                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               97                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           138.886598                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    17.143994                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.016742                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.016742                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           97                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.094727                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            27619                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           27619                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        12550                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          12550                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          912                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           912                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        13462                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           13462                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        13464                       # number of overall hits
system.cpu1.dcache.overall_hits::total          13464                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          229                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          229                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           54                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           54                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          283                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           283                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          287                       # number of overall misses
system.cpu1.dcache.overall_misses::total          287                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      3781000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      3781000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1496750                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1496750                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        25000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        25000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        25000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        25000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      5277750                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      5277750                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      5277750                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      5277750                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        12779                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        12779                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          966                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          966                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        13745                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        13745                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        13751                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        13751                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.017920                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017920                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.055901                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.055901                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.020589                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.020589                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.020871                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020871                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 16510.917031                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 16510.917031                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 27717.592593                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 27717.592593                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        12500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 18649.293286                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 18649.293286                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 18389.372822                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 18389.372822                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           37                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     6.166667                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          152                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          152                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           28                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          180                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          180                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          180                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          180                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           77                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           77                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           26                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           26                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          103                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          103                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          106                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          106                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      1333250                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1333250                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       487250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       487250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        80000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        80000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        19000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        19000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1820500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1820500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1900500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1900500                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.006026                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006026                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.026915                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026915                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.007494                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.007494                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.007709                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.007709                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 17314.935065                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17314.935065                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 18740.384615                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 18740.384615                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 26666.666667                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 26666.666667                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 17674.757282                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17674.757282                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 17929.245283                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17929.245283                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            9.594206                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               5382                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           101.547170                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     9.594206                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.018739                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.018739                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            10961                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           10961                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         5382                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           5382                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         5382                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            5382                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         5382                       # number of overall hits
system.cpu1.icache.overall_hits::total           5382                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           72                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           72                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           72                       # number of overall misses
system.cpu1.icache.overall_misses::total           72                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      3758750                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3758750                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      3758750                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3758750                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      3758750                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3758750                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         5454                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         5454                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         5454                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         5454                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         5454                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         5454                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.013201                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.013201                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.013201                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.013201                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.013201                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.013201                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 52204.861111                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52204.861111                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 52204.861111                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52204.861111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 52204.861111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52204.861111                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           64                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           64                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           19                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           19                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2833250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2833250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2833250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2833250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2833250                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2833250                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.009718                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.009718                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.009718                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.009718                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.009718                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.009718                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 53457.547170                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53457.547170                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 53457.547170                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53457.547170                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 53457.547170                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53457.547170                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 897                       # Transaction distribution
system.membus.trans_dist::ReadResp                896                       # Transaction distribution
system.membus.trans_dist::Writeback                 9                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              3                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              12                       # Transaction distribution
system.membus.trans_dist::ReadExReq               254                       # Transaction distribution
system.membus.trans_dist::ReadExResp              254                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port          128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        25792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   68416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               95                       # Total snoops (count)
system.membus.snoop_fanout::samples              1172                       # Request fanout histogram
system.membus.snoop_fanout::mean                    3                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                    1172    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               3                       # Request fanout histogram
system.membus.snoop_fanout::max_value               3                       # Request fanout histogram
system.membus.snoop_fanout::total                1172                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1485498                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3158500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2136995                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy             280250                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer6.occupancy             537000                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
