# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 56
attribute \top 1
attribute \src "dut.sv:1.1-88.10"
attribute \keep 1
module \top
  attribute \src "dut.sv:12.6-12.7"
  attribute \wiretype "\\w_t"
  wire width 32 \w
  attribute \src "dut.sv:56.16-56.19"
  attribute \wiretype "\\instruction_t"
  wire width 32 \ir1
  attribute \src "dut.sv:57.6-57.8"
  wire width 36 \s1
  attribute \src "dut.sv:82.4-82.5"
  wire width 32 \u
  attribute \src "dut.sv:72.3-72.30"
  cell $check $auto$process.cpp:39:import_immediate_assert$42
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A 1'1
    connect \ARGS { }
    connect \EN 1'1
    connect \TRG { }
  end
  connect \u 66
  connect \s1 36'000010101010000000011110101101111111
  connect \ir1 178265783
  connect \w 66
end
