-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity feedforward_stream_feedforward_stream_Pipeline_VITIS_LOOP_109_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer1_activations_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    layer1_activations_ce0 : OUT STD_LOGIC;
    layer1_activations_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    layer1_activations_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    layer1_activations_1_ce0 : OUT STD_LOGIC;
    layer1_activations_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_127_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_127_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_126_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_126_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_125_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_125_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_124_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_124_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_123_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_123_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_122_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_122_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_121_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_121_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_120_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_120_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_119_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_119_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_118_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_118_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_117_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_117_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_116_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_116_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_115_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_115_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_114_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_114_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_113_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_113_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_112_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_112_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_111_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_111_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_110_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_110_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_109_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_109_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_108_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_108_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_107_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_107_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_106_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_106_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_105_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_105_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_104_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_104_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_103_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_103_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_102_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_102_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_101_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_101_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_100_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_100_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_99_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_99_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_98_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_98_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_97_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_97_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_96_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_96_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_95_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_95_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_94_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_94_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_93_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_93_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_92_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_92_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_91_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_91_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_90_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_90_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_89_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_89_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_88_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_88_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_87_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_87_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_86_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_86_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_85_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_85_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_84_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_84_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_83_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_83_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_82_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_82_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_81_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_81_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_80_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_80_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_79_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_79_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_78_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_78_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_77_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_77_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_76_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_76_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_75_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_75_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_74_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_74_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_73_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_73_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_72_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_72_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_71_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_71_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_70_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_70_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_69_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_69_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_68_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_68_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_67_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_67_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_66_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_66_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_65_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_65_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_64_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_64_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_63_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_63_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_62_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_62_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_61_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_61_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_60_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_60_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_59_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_59_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_58_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_58_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_57_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_57_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_56_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_56_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_55_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_55_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_54_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_54_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_53_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_53_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_52_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_52_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_51_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_51_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_50_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_50_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_49_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_49_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_48_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_48_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_47_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_47_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_46_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_46_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_45_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_45_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_44_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_44_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_43_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_43_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_42_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_42_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_41_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_41_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_40_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_40_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_39_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_39_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_38_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_38_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_37_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_37_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_36_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_36_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_35_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_35_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_34_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_34_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_33_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_33_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_32_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_32_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_31_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_31_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_30_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_30_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_29_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_29_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_28_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_28_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_27_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_27_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_26_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_26_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_25_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_25_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_24_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_24_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_23_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_23_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_22_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_22_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_21_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_21_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_20_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_20_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_19_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_19_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_18_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_18_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_17_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_17_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_16_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_16_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_15_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_15_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_14_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_14_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_13_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_13_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_12_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_12_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_11_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_11_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_10_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_10_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_9_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_9_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_8_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_7_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_6_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_5_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_4_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_3_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_2_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_1_out_ap_vld : OUT STD_LOGIC;
    layer1_quant_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quant_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of feedforward_stream_feedforward_stream_Pipeline_VITIS_LOOP_109_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv7_3 : STD_LOGIC_VECTOR (6 downto 0) := "0000011";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv7_5 : STD_LOGIC_VECTOR (6 downto 0) := "0000101";
    constant ap_const_lv7_6 : STD_LOGIC_VECTOR (6 downto 0) := "0000110";
    constant ap_const_lv7_7 : STD_LOGIC_VECTOR (6 downto 0) := "0000111";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv7_9 : STD_LOGIC_VECTOR (6 downto 0) := "0001001";
    constant ap_const_lv7_A : STD_LOGIC_VECTOR (6 downto 0) := "0001010";
    constant ap_const_lv7_B : STD_LOGIC_VECTOR (6 downto 0) := "0001011";
    constant ap_const_lv7_C : STD_LOGIC_VECTOR (6 downto 0) := "0001100";
    constant ap_const_lv7_D : STD_LOGIC_VECTOR (6 downto 0) := "0001101";
    constant ap_const_lv7_E : STD_LOGIC_VECTOR (6 downto 0) := "0001110";
    constant ap_const_lv7_F : STD_LOGIC_VECTOR (6 downto 0) := "0001111";
    constant ap_const_lv7_10 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_const_lv7_11 : STD_LOGIC_VECTOR (6 downto 0) := "0010001";
    constant ap_const_lv7_12 : STD_LOGIC_VECTOR (6 downto 0) := "0010010";
    constant ap_const_lv7_13 : STD_LOGIC_VECTOR (6 downto 0) := "0010011";
    constant ap_const_lv7_14 : STD_LOGIC_VECTOR (6 downto 0) := "0010100";
    constant ap_const_lv7_15 : STD_LOGIC_VECTOR (6 downto 0) := "0010101";
    constant ap_const_lv7_16 : STD_LOGIC_VECTOR (6 downto 0) := "0010110";
    constant ap_const_lv7_17 : STD_LOGIC_VECTOR (6 downto 0) := "0010111";
    constant ap_const_lv7_18 : STD_LOGIC_VECTOR (6 downto 0) := "0011000";
    constant ap_const_lv7_19 : STD_LOGIC_VECTOR (6 downto 0) := "0011001";
    constant ap_const_lv7_1A : STD_LOGIC_VECTOR (6 downto 0) := "0011010";
    constant ap_const_lv7_1B : STD_LOGIC_VECTOR (6 downto 0) := "0011011";
    constant ap_const_lv7_1C : STD_LOGIC_VECTOR (6 downto 0) := "0011100";
    constant ap_const_lv7_1D : STD_LOGIC_VECTOR (6 downto 0) := "0011101";
    constant ap_const_lv7_1E : STD_LOGIC_VECTOR (6 downto 0) := "0011110";
    constant ap_const_lv7_1F : STD_LOGIC_VECTOR (6 downto 0) := "0011111";
    constant ap_const_lv7_20 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_const_lv7_21 : STD_LOGIC_VECTOR (6 downto 0) := "0100001";
    constant ap_const_lv7_22 : STD_LOGIC_VECTOR (6 downto 0) := "0100010";
    constant ap_const_lv7_23 : STD_LOGIC_VECTOR (6 downto 0) := "0100011";
    constant ap_const_lv7_24 : STD_LOGIC_VECTOR (6 downto 0) := "0100100";
    constant ap_const_lv7_25 : STD_LOGIC_VECTOR (6 downto 0) := "0100101";
    constant ap_const_lv7_26 : STD_LOGIC_VECTOR (6 downto 0) := "0100110";
    constant ap_const_lv7_27 : STD_LOGIC_VECTOR (6 downto 0) := "0100111";
    constant ap_const_lv7_28 : STD_LOGIC_VECTOR (6 downto 0) := "0101000";
    constant ap_const_lv7_29 : STD_LOGIC_VECTOR (6 downto 0) := "0101001";
    constant ap_const_lv7_2A : STD_LOGIC_VECTOR (6 downto 0) := "0101010";
    constant ap_const_lv7_2B : STD_LOGIC_VECTOR (6 downto 0) := "0101011";
    constant ap_const_lv7_2C : STD_LOGIC_VECTOR (6 downto 0) := "0101100";
    constant ap_const_lv7_2D : STD_LOGIC_VECTOR (6 downto 0) := "0101101";
    constant ap_const_lv7_2E : STD_LOGIC_VECTOR (6 downto 0) := "0101110";
    constant ap_const_lv7_2F : STD_LOGIC_VECTOR (6 downto 0) := "0101111";
    constant ap_const_lv7_30 : STD_LOGIC_VECTOR (6 downto 0) := "0110000";
    constant ap_const_lv7_31 : STD_LOGIC_VECTOR (6 downto 0) := "0110001";
    constant ap_const_lv7_32 : STD_LOGIC_VECTOR (6 downto 0) := "0110010";
    constant ap_const_lv7_33 : STD_LOGIC_VECTOR (6 downto 0) := "0110011";
    constant ap_const_lv7_34 : STD_LOGIC_VECTOR (6 downto 0) := "0110100";
    constant ap_const_lv7_35 : STD_LOGIC_VECTOR (6 downto 0) := "0110101";
    constant ap_const_lv7_36 : STD_LOGIC_VECTOR (6 downto 0) := "0110110";
    constant ap_const_lv7_37 : STD_LOGIC_VECTOR (6 downto 0) := "0110111";
    constant ap_const_lv7_38 : STD_LOGIC_VECTOR (6 downto 0) := "0111000";
    constant ap_const_lv7_39 : STD_LOGIC_VECTOR (6 downto 0) := "0111001";
    constant ap_const_lv7_3A : STD_LOGIC_VECTOR (6 downto 0) := "0111010";
    constant ap_const_lv7_3B : STD_LOGIC_VECTOR (6 downto 0) := "0111011";
    constant ap_const_lv7_3C : STD_LOGIC_VECTOR (6 downto 0) := "0111100";
    constant ap_const_lv7_3D : STD_LOGIC_VECTOR (6 downto 0) := "0111101";
    constant ap_const_lv7_3E : STD_LOGIC_VECTOR (6 downto 0) := "0111110";
    constant ap_const_lv7_3F : STD_LOGIC_VECTOR (6 downto 0) := "0111111";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_41 : STD_LOGIC_VECTOR (6 downto 0) := "1000001";
    constant ap_const_lv7_42 : STD_LOGIC_VECTOR (6 downto 0) := "1000010";
    constant ap_const_lv7_43 : STD_LOGIC_VECTOR (6 downto 0) := "1000011";
    constant ap_const_lv7_44 : STD_LOGIC_VECTOR (6 downto 0) := "1000100";
    constant ap_const_lv7_45 : STD_LOGIC_VECTOR (6 downto 0) := "1000101";
    constant ap_const_lv7_46 : STD_LOGIC_VECTOR (6 downto 0) := "1000110";
    constant ap_const_lv7_47 : STD_LOGIC_VECTOR (6 downto 0) := "1000111";
    constant ap_const_lv7_48 : STD_LOGIC_VECTOR (6 downto 0) := "1001000";
    constant ap_const_lv7_49 : STD_LOGIC_VECTOR (6 downto 0) := "1001001";
    constant ap_const_lv7_4A : STD_LOGIC_VECTOR (6 downto 0) := "1001010";
    constant ap_const_lv7_4B : STD_LOGIC_VECTOR (6 downto 0) := "1001011";
    constant ap_const_lv7_4C : STD_LOGIC_VECTOR (6 downto 0) := "1001100";
    constant ap_const_lv7_4D : STD_LOGIC_VECTOR (6 downto 0) := "1001101";
    constant ap_const_lv7_4E : STD_LOGIC_VECTOR (6 downto 0) := "1001110";
    constant ap_const_lv7_4F : STD_LOGIC_VECTOR (6 downto 0) := "1001111";
    constant ap_const_lv7_50 : STD_LOGIC_VECTOR (6 downto 0) := "1010000";
    constant ap_const_lv7_51 : STD_LOGIC_VECTOR (6 downto 0) := "1010001";
    constant ap_const_lv7_52 : STD_LOGIC_VECTOR (6 downto 0) := "1010010";
    constant ap_const_lv7_53 : STD_LOGIC_VECTOR (6 downto 0) := "1010011";
    constant ap_const_lv7_54 : STD_LOGIC_VECTOR (6 downto 0) := "1010100";
    constant ap_const_lv7_55 : STD_LOGIC_VECTOR (6 downto 0) := "1010101";
    constant ap_const_lv7_56 : STD_LOGIC_VECTOR (6 downto 0) := "1010110";
    constant ap_const_lv7_57 : STD_LOGIC_VECTOR (6 downto 0) := "1010111";
    constant ap_const_lv7_58 : STD_LOGIC_VECTOR (6 downto 0) := "1011000";
    constant ap_const_lv7_59 : STD_LOGIC_VECTOR (6 downto 0) := "1011001";
    constant ap_const_lv7_5A : STD_LOGIC_VECTOR (6 downto 0) := "1011010";
    constant ap_const_lv7_5B : STD_LOGIC_VECTOR (6 downto 0) := "1011011";
    constant ap_const_lv7_5C : STD_LOGIC_VECTOR (6 downto 0) := "1011100";
    constant ap_const_lv7_5D : STD_LOGIC_VECTOR (6 downto 0) := "1011101";
    constant ap_const_lv7_5E : STD_LOGIC_VECTOR (6 downto 0) := "1011110";
    constant ap_const_lv7_5F : STD_LOGIC_VECTOR (6 downto 0) := "1011111";
    constant ap_const_lv7_60 : STD_LOGIC_VECTOR (6 downto 0) := "1100000";
    constant ap_const_lv7_61 : STD_LOGIC_VECTOR (6 downto 0) := "1100001";
    constant ap_const_lv7_62 : STD_LOGIC_VECTOR (6 downto 0) := "1100010";
    constant ap_const_lv7_63 : STD_LOGIC_VECTOR (6 downto 0) := "1100011";
    constant ap_const_lv7_64 : STD_LOGIC_VECTOR (6 downto 0) := "1100100";
    constant ap_const_lv7_65 : STD_LOGIC_VECTOR (6 downto 0) := "1100101";
    constant ap_const_lv7_66 : STD_LOGIC_VECTOR (6 downto 0) := "1100110";
    constant ap_const_lv7_67 : STD_LOGIC_VECTOR (6 downto 0) := "1100111";
    constant ap_const_lv7_68 : STD_LOGIC_VECTOR (6 downto 0) := "1101000";
    constant ap_const_lv7_69 : STD_LOGIC_VECTOR (6 downto 0) := "1101001";
    constant ap_const_lv7_6A : STD_LOGIC_VECTOR (6 downto 0) := "1101010";
    constant ap_const_lv7_6B : STD_LOGIC_VECTOR (6 downto 0) := "1101011";
    constant ap_const_lv7_6C : STD_LOGIC_VECTOR (6 downto 0) := "1101100";
    constant ap_const_lv7_6D : STD_LOGIC_VECTOR (6 downto 0) := "1101101";
    constant ap_const_lv7_6E : STD_LOGIC_VECTOR (6 downto 0) := "1101110";
    constant ap_const_lv7_6F : STD_LOGIC_VECTOR (6 downto 0) := "1101111";
    constant ap_const_lv7_70 : STD_LOGIC_VECTOR (6 downto 0) := "1110000";
    constant ap_const_lv7_71 : STD_LOGIC_VECTOR (6 downto 0) := "1110001";
    constant ap_const_lv7_72 : STD_LOGIC_VECTOR (6 downto 0) := "1110010";
    constant ap_const_lv7_73 : STD_LOGIC_VECTOR (6 downto 0) := "1110011";
    constant ap_const_lv7_74 : STD_LOGIC_VECTOR (6 downto 0) := "1110100";
    constant ap_const_lv7_75 : STD_LOGIC_VECTOR (6 downto 0) := "1110101";
    constant ap_const_lv7_76 : STD_LOGIC_VECTOR (6 downto 0) := "1110110";
    constant ap_const_lv7_77 : STD_LOGIC_VECTOR (6 downto 0) := "1110111";
    constant ap_const_lv7_78 : STD_LOGIC_VECTOR (6 downto 0) := "1111000";
    constant ap_const_lv7_79 : STD_LOGIC_VECTOR (6 downto 0) := "1111001";
    constant ap_const_lv7_7A : STD_LOGIC_VECTOR (6 downto 0) := "1111010";
    constant ap_const_lv7_7B : STD_LOGIC_VECTOR (6 downto 0) := "1111011";
    constant ap_const_lv7_7C : STD_LOGIC_VECTOR (6 downto 0) := "1111100";
    constant ap_const_lv7_7D : STD_LOGIC_VECTOR (6 downto 0) := "1111101";
    constant ap_const_lv7_7E : STD_LOGIC_VECTOR (6 downto 0) := "1111110";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln109_fu_1992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal trunc_ln109_fu_2004_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln109_reg_3980 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln109_1_fu_2008_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln109_1_reg_3985 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln85_fu_2022_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_2_fu_546 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal add_ln109_fu_1998_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (7 downto 0);
    signal layer1_quant_fu_550 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal zext_ln112_fu_2046_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer1_quant_1_fu_554 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_2_fu_558 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_3_fu_562 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_4_fu_566 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_5_fu_570 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_6_fu_574 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_7_fu_578 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_8_fu_582 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_9_fu_586 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_10_fu_590 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_11_fu_594 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_12_fu_598 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_13_fu_602 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_14_fu_606 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_15_fu_610 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_16_fu_614 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_17_fu_618 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_18_fu_622 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_19_fu_626 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_20_fu_630 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_21_fu_634 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_22_fu_638 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_23_fu_642 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_24_fu_646 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_25_fu_650 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_26_fu_654 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_27_fu_658 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_28_fu_662 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_29_fu_666 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_30_fu_670 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_31_fu_674 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_32_fu_678 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_33_fu_682 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_34_fu_686 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_35_fu_690 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_36_fu_694 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_37_fu_698 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_38_fu_702 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_39_fu_706 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_40_fu_710 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_41_fu_714 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_42_fu_718 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_43_fu_722 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_44_fu_726 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_45_fu_730 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_46_fu_734 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_47_fu_738 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_48_fu_742 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_49_fu_746 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_50_fu_750 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_51_fu_754 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_52_fu_758 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_53_fu_762 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_54_fu_766 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_55_fu_770 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_56_fu_774 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_57_fu_778 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_58_fu_782 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_59_fu_786 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_60_fu_790 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_61_fu_794 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_62_fu_798 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_63_fu_802 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_64_fu_806 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_65_fu_810 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_66_fu_814 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_67_fu_818 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_68_fu_822 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_69_fu_826 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_70_fu_830 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_71_fu_834 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_72_fu_838 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_73_fu_842 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_74_fu_846 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_75_fu_850 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_76_fu_854 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_77_fu_858 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_78_fu_862 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_79_fu_866 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_80_fu_870 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_81_fu_874 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_82_fu_878 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_83_fu_882 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_84_fu_886 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_85_fu_890 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_86_fu_894 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_87_fu_898 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_88_fu_902 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_89_fu_906 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_90_fu_910 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_91_fu_914 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_92_fu_918 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_93_fu_922 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_94_fu_926 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_95_fu_930 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_96_fu_934 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_97_fu_938 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_98_fu_942 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_99_fu_946 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_100_fu_950 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_101_fu_954 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_102_fu_958 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_103_fu_962 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_104_fu_966 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_105_fu_970 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_106_fu_974 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_107_fu_978 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_108_fu_982 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_109_fu_986 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_110_fu_990 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_111_fu_994 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_112_fu_998 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_113_fu_1002 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_114_fu_1006 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_115_fu_1010 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_116_fu_1014 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_117_fu_1018 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_118_fu_1022 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_119_fu_1026 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_120_fu_1030 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_121_fu_1034 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_122_fu_1038 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_123_fu_1042 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_124_fu_1046 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_125_fu_1050 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_126_fu_1054 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer1_quant_127_fu_1058 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal layer1_activations_ce0_local : STD_LOGIC;
    signal layer1_activations_1_ce0_local : STD_LOGIC;
    signal lshr_ln2_fu_2012_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln112_fu_2033_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer1_quant_128_fu_2040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component feedforward_stream_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component feedforward_stream_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    i_2_fu_546_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln109_fu_1992_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_2_fu_546 <= add_ln109_fu_1998_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_2_fu_546 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_64) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_100_fu_950(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_65) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_101_fu_954(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_66) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_102_fu_958(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_67) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_103_fu_962(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_68) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_104_fu_966(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_69) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_105_fu_970(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_6A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_106_fu_974(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_6B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_107_fu_978(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_6C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_108_fu_982(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_6D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_109_fu_986(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_10_fu_590(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_6E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_110_fu_990(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_6F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_111_fu_994(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_70) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_112_fu_998(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_71) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_113_fu_1002(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_72) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_114_fu_1006(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_73) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_115_fu_1010(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_74) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_116_fu_1014(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_75) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_117_fu_1018(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_76) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_118_fu_1022(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_77) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_119_fu_1026(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_11_fu_594(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_78) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_120_fu_1030(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_79) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_121_fu_1034(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_7A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_122_fu_1038(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_7B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_123_fu_1042(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_7C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_124_fu_1046(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_7D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_125_fu_1050(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_7E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_126_fu_1054(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_7F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_127_fu_1058(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_12_fu_598(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_13_fu_602(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_14_fu_606(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_15_fu_610(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_16_fu_614(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_17_fu_618(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_18_fu_622(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_13) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_19_fu_626(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_1_fu_554(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_14) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_20_fu_630(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_15) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_21_fu_634(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_16) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_22_fu_638(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_17) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_23_fu_642(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_24_fu_646(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_19) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_25_fu_650(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_1A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_26_fu_654(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_1B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_27_fu_658(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_1C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_28_fu_662(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_1D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_29_fu_666(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_2_fu_558(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_1E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_30_fu_670(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_1F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_31_fu_674(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_20) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_32_fu_678(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_21) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_33_fu_682(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_22) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_34_fu_686(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_23) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_35_fu_690(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_24) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_36_fu_694(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_25) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_37_fu_698(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_26) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_38_fu_702(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_27) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_39_fu_706(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_3_fu_562(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_28) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_40_fu_710(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_29) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_41_fu_714(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_2A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_42_fu_718(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_2B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_43_fu_722(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_2C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_44_fu_726(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_2D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_45_fu_730(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_2E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_46_fu_734(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_2F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_47_fu_738(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_30) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_48_fu_742(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_31) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_49_fu_746(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_4_fu_566(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_32) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_50_fu_750(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_33) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_51_fu_754(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_34) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_52_fu_758(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_35) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_53_fu_762(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_36) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_54_fu_766(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_37) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_55_fu_770(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_38) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_56_fu_774(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_39) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_57_fu_778(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_3A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_58_fu_782(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_3B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_59_fu_786(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_5_fu_570(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_3C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_60_fu_790(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_3D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_61_fu_794(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_3E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_62_fu_798(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_3F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_63_fu_802(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_40) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_64_fu_806(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_41) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_65_fu_810(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_42) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_66_fu_814(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_43) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_67_fu_818(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_44) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_68_fu_822(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_45) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_69_fu_826(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_6_fu_574(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_46) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_70_fu_830(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_47) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_71_fu_834(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_48) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_72_fu_838(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_49) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_73_fu_842(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_4A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_74_fu_846(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_4B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_75_fu_850(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_4C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_76_fu_854(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_4D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_77_fu_858(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_4E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_78_fu_862(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_4F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_79_fu_866(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_7_fu_578(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_50) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_80_fu_870(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_51) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_81_fu_874(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_52) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_82_fu_878(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_53) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_83_fu_882(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_54) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_84_fu_886(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_55) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_85_fu_890(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_56) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_86_fu_894(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_57) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_87_fu_898(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_58) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_88_fu_902(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_59) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_89_fu_906(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_8_fu_582(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_5A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_90_fu_910(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_5B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_91_fu_914(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_5C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_92_fu_918(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_5D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_93_fu_922(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_5E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_94_fu_926(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_5F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_95_fu_930(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_60) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_96_fu_934(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_61) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_97_fu_938(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_62) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_98_fu_942(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_63) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_99_fu_946(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_9_fu_586(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln109_1_reg_3985 = ap_const_lv7_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    layer1_quant_fu_550(0) <= zext_ln112_fu_2046_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln109_1_reg_3985 <= trunc_ln109_1_fu_2008_p1;
                trunc_ln109_reg_3980 <= trunc_ln109_fu_2004_p1;
            end if;
        end if;
    end process;
    layer1_quant_fu_550(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_1_fu_554(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_2_fu_558(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_3_fu_562(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_4_fu_566(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_5_fu_570(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_6_fu_574(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_7_fu_578(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_8_fu_582(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_9_fu_586(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_10_fu_590(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_11_fu_594(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_12_fu_598(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_13_fu_602(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_14_fu_606(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_15_fu_610(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_16_fu_614(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_17_fu_618(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_18_fu_622(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_19_fu_626(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_20_fu_630(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_21_fu_634(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_22_fu_638(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_23_fu_642(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_24_fu_646(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_25_fu_650(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_26_fu_654(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_27_fu_658(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_28_fu_662(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_29_fu_666(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_30_fu_670(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_31_fu_674(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_32_fu_678(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_33_fu_682(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_34_fu_686(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_35_fu_690(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_36_fu_694(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_37_fu_698(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_38_fu_702(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_39_fu_706(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_40_fu_710(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_41_fu_714(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_42_fu_718(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_43_fu_722(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_44_fu_726(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_45_fu_730(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_46_fu_734(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_47_fu_738(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_48_fu_742(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_49_fu_746(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_50_fu_750(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_51_fu_754(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_52_fu_758(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_53_fu_762(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_54_fu_766(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_55_fu_770(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_56_fu_774(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_57_fu_778(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_58_fu_782(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_59_fu_786(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_60_fu_790(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_61_fu_794(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_62_fu_798(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_63_fu_802(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_64_fu_806(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_65_fu_810(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_66_fu_814(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_67_fu_818(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_68_fu_822(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_69_fu_826(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_70_fu_830(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_71_fu_834(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_72_fu_838(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_73_fu_842(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_74_fu_846(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_75_fu_850(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_76_fu_854(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_77_fu_858(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_78_fu_862(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_79_fu_866(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_80_fu_870(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_81_fu_874(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_82_fu_878(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_83_fu_882(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_84_fu_886(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_85_fu_890(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_86_fu_894(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_87_fu_898(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_88_fu_902(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_89_fu_906(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_90_fu_910(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_91_fu_914(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_92_fu_918(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_93_fu_922(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_94_fu_926(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_95_fu_930(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_96_fu_934(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_97_fu_938(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_98_fu_942(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_99_fu_946(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_100_fu_950(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_101_fu_954(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_102_fu_958(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_103_fu_962(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_104_fu_966(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_105_fu_970(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_106_fu_974(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_107_fu_978(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_108_fu_982(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_109_fu_986(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_110_fu_990(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_111_fu_994(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_112_fu_998(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_113_fu_1002(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_114_fu_1006(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_115_fu_1010(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_116_fu_1014(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_117_fu_1018(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_118_fu_1022(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_119_fu_1026(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_120_fu_1030(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_121_fu_1034(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_122_fu_1038(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_123_fu_1042(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_124_fu_1046(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_125_fu_1050(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_126_fu_1054(31 downto 1) <= "0000000000000000000000000000000";
    layer1_quant_127_fu_1058(31 downto 1) <= "0000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln109_fu_1998_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv8_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln109_fu_1992_p2)
    begin
        if (((icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_2_fu_546, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_i <= i_2_fu_546;
        end if; 
    end process;

    icmp_ln109_fu_1992_p2 <= "1" when (ap_sig_allocacmp_i = ap_const_lv8_80) else "0";
    layer1_activations_1_address0 <= zext_ln85_fu_2022_p1(6 - 1 downto 0);
    layer1_activations_1_ce0 <= layer1_activations_1_ce0_local;

    layer1_activations_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_activations_1_ce0_local <= ap_const_logic_1;
        else 
            layer1_activations_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer1_activations_address0 <= zext_ln85_fu_2022_p1(6 - 1 downto 0);
    layer1_activations_ce0 <= layer1_activations_ce0_local;

    layer1_activations_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_activations_ce0_local <= ap_const_logic_1;
        else 
            layer1_activations_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_100_out <= layer1_quant_100_fu_950;

    layer1_quant_100_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_100_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_100_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_101_out <= layer1_quant_101_fu_954;

    layer1_quant_101_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_101_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_101_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_102_out <= layer1_quant_102_fu_958;

    layer1_quant_102_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_102_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_102_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_103_out <= layer1_quant_103_fu_962;

    layer1_quant_103_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_103_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_103_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_104_out <= layer1_quant_104_fu_966;

    layer1_quant_104_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_104_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_104_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_105_out <= layer1_quant_105_fu_970;

    layer1_quant_105_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_105_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_105_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_106_out <= layer1_quant_106_fu_974;

    layer1_quant_106_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_106_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_106_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_107_out <= layer1_quant_107_fu_978;

    layer1_quant_107_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_107_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_107_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_108_out <= layer1_quant_108_fu_982;

    layer1_quant_108_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_108_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_108_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_109_out <= layer1_quant_109_fu_986;

    layer1_quant_109_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_109_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_109_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_10_out <= layer1_quant_10_fu_590;

    layer1_quant_10_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_10_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_10_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_110_out <= layer1_quant_110_fu_990;

    layer1_quant_110_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_110_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_110_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_111_out <= layer1_quant_111_fu_994;

    layer1_quant_111_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_111_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_111_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_112_out <= layer1_quant_112_fu_998;

    layer1_quant_112_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_112_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_112_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_113_out <= layer1_quant_113_fu_1002;

    layer1_quant_113_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_113_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_113_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_114_out <= layer1_quant_114_fu_1006;

    layer1_quant_114_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_114_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_114_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_115_out <= layer1_quant_115_fu_1010;

    layer1_quant_115_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_115_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_115_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_116_out <= layer1_quant_116_fu_1014;

    layer1_quant_116_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_116_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_116_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_117_out <= layer1_quant_117_fu_1018;

    layer1_quant_117_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_117_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_117_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_118_out <= layer1_quant_118_fu_1022;

    layer1_quant_118_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_118_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_118_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_119_out <= layer1_quant_119_fu_1026;

    layer1_quant_119_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_119_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_119_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_11_out <= layer1_quant_11_fu_594;

    layer1_quant_11_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_11_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_11_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_120_out <= layer1_quant_120_fu_1030;

    layer1_quant_120_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_120_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_120_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_121_out <= layer1_quant_121_fu_1034;

    layer1_quant_121_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_121_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_121_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_122_out <= layer1_quant_122_fu_1038;

    layer1_quant_122_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_122_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_122_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_123_out <= layer1_quant_123_fu_1042;

    layer1_quant_123_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_123_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_123_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_124_out <= layer1_quant_124_fu_1046;

    layer1_quant_124_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_124_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_124_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_125_out <= layer1_quant_125_fu_1050;

    layer1_quant_125_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_125_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_125_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_126_out <= layer1_quant_126_fu_1054;

    layer1_quant_126_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_126_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_126_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_127_out <= layer1_quant_127_fu_1058;

    layer1_quant_127_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_127_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_127_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_128_fu_2040_p2 <= "1" when (signed(select_ln112_fu_2033_p3) < signed(ap_const_lv32_1)) else "0";
    layer1_quant_12_out <= layer1_quant_12_fu_598;

    layer1_quant_12_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_12_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_12_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_13_out <= layer1_quant_13_fu_602;

    layer1_quant_13_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_13_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_13_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_14_out <= layer1_quant_14_fu_606;

    layer1_quant_14_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_14_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_14_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_15_out <= layer1_quant_15_fu_610;

    layer1_quant_15_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_15_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_15_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_16_out <= layer1_quant_16_fu_614;

    layer1_quant_16_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_16_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_16_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_17_out <= layer1_quant_17_fu_618;

    layer1_quant_17_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_17_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_17_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_18_out <= layer1_quant_18_fu_622;

    layer1_quant_18_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_18_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_18_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_19_out <= layer1_quant_19_fu_626;

    layer1_quant_19_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_19_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_19_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_1_out <= layer1_quant_1_fu_554;

    layer1_quant_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_1_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_20_out <= layer1_quant_20_fu_630;

    layer1_quant_20_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_20_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_20_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_21_out <= layer1_quant_21_fu_634;

    layer1_quant_21_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_21_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_21_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_22_out <= layer1_quant_22_fu_638;

    layer1_quant_22_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_22_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_22_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_23_out <= layer1_quant_23_fu_642;

    layer1_quant_23_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_23_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_23_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_24_out <= layer1_quant_24_fu_646;

    layer1_quant_24_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_24_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_24_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_25_out <= layer1_quant_25_fu_650;

    layer1_quant_25_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_25_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_25_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_26_out <= layer1_quant_26_fu_654;

    layer1_quant_26_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_26_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_26_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_27_out <= layer1_quant_27_fu_658;

    layer1_quant_27_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_27_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_27_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_28_out <= layer1_quant_28_fu_662;

    layer1_quant_28_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_28_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_28_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_29_out <= layer1_quant_29_fu_666;

    layer1_quant_29_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_29_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_29_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_2_out <= layer1_quant_2_fu_558;

    layer1_quant_2_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_2_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_30_out <= layer1_quant_30_fu_670;

    layer1_quant_30_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_30_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_30_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_31_out <= layer1_quant_31_fu_674;

    layer1_quant_31_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_31_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_31_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_32_out <= layer1_quant_32_fu_678;

    layer1_quant_32_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_32_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_32_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_33_out <= layer1_quant_33_fu_682;

    layer1_quant_33_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_33_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_33_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_34_out <= layer1_quant_34_fu_686;

    layer1_quant_34_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_34_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_34_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_35_out <= layer1_quant_35_fu_690;

    layer1_quant_35_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_35_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_35_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_36_out <= layer1_quant_36_fu_694;

    layer1_quant_36_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_36_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_36_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_37_out <= layer1_quant_37_fu_698;

    layer1_quant_37_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_37_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_37_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_38_out <= layer1_quant_38_fu_702;

    layer1_quant_38_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_38_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_38_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_39_out <= layer1_quant_39_fu_706;

    layer1_quant_39_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_39_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_39_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_3_out <= layer1_quant_3_fu_562;

    layer1_quant_3_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_3_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_40_out <= layer1_quant_40_fu_710;

    layer1_quant_40_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_40_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_40_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_41_out <= layer1_quant_41_fu_714;

    layer1_quant_41_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_41_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_41_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_42_out <= layer1_quant_42_fu_718;

    layer1_quant_42_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_42_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_42_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_43_out <= layer1_quant_43_fu_722;

    layer1_quant_43_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_43_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_43_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_44_out <= layer1_quant_44_fu_726;

    layer1_quant_44_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_44_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_44_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_45_out <= layer1_quant_45_fu_730;

    layer1_quant_45_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_45_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_45_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_46_out <= layer1_quant_46_fu_734;

    layer1_quant_46_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_46_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_46_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_47_out <= layer1_quant_47_fu_738;

    layer1_quant_47_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_47_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_47_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_48_out <= layer1_quant_48_fu_742;

    layer1_quant_48_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_48_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_48_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_49_out <= layer1_quant_49_fu_746;

    layer1_quant_49_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_49_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_49_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_4_out <= layer1_quant_4_fu_566;

    layer1_quant_4_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_4_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_4_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_50_out <= layer1_quant_50_fu_750;

    layer1_quant_50_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_50_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_50_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_51_out <= layer1_quant_51_fu_754;

    layer1_quant_51_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_51_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_51_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_52_out <= layer1_quant_52_fu_758;

    layer1_quant_52_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_52_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_52_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_53_out <= layer1_quant_53_fu_762;

    layer1_quant_53_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_53_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_53_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_54_out <= layer1_quant_54_fu_766;

    layer1_quant_54_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_54_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_54_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_55_out <= layer1_quant_55_fu_770;

    layer1_quant_55_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_55_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_55_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_56_out <= layer1_quant_56_fu_774;

    layer1_quant_56_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_56_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_56_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_57_out <= layer1_quant_57_fu_778;

    layer1_quant_57_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_57_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_57_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_58_out <= layer1_quant_58_fu_782;

    layer1_quant_58_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_58_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_58_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_59_out <= layer1_quant_59_fu_786;

    layer1_quant_59_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_59_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_59_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_5_out <= layer1_quant_5_fu_570;

    layer1_quant_5_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_5_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_5_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_60_out <= layer1_quant_60_fu_790;

    layer1_quant_60_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_60_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_60_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_61_out <= layer1_quant_61_fu_794;

    layer1_quant_61_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_61_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_61_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_62_out <= layer1_quant_62_fu_798;

    layer1_quant_62_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_62_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_62_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_63_out <= layer1_quant_63_fu_802;

    layer1_quant_63_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_63_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_63_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_64_out <= layer1_quant_64_fu_806;

    layer1_quant_64_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_64_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_64_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_65_out <= layer1_quant_65_fu_810;

    layer1_quant_65_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_65_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_65_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_66_out <= layer1_quant_66_fu_814;

    layer1_quant_66_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_66_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_66_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_67_out <= layer1_quant_67_fu_818;

    layer1_quant_67_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_67_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_67_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_68_out <= layer1_quant_68_fu_822;

    layer1_quant_68_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_68_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_68_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_69_out <= layer1_quant_69_fu_826;

    layer1_quant_69_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_69_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_69_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_6_out <= layer1_quant_6_fu_574;

    layer1_quant_6_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_6_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_6_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_70_out <= layer1_quant_70_fu_830;

    layer1_quant_70_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_70_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_70_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_71_out <= layer1_quant_71_fu_834;

    layer1_quant_71_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_71_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_71_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_72_out <= layer1_quant_72_fu_838;

    layer1_quant_72_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_72_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_72_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_73_out <= layer1_quant_73_fu_842;

    layer1_quant_73_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_73_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_73_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_74_out <= layer1_quant_74_fu_846;

    layer1_quant_74_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_74_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_74_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_75_out <= layer1_quant_75_fu_850;

    layer1_quant_75_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_75_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_75_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_76_out <= layer1_quant_76_fu_854;

    layer1_quant_76_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_76_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_76_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_77_out <= layer1_quant_77_fu_858;

    layer1_quant_77_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_77_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_77_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_78_out <= layer1_quant_78_fu_862;

    layer1_quant_78_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_78_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_78_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_79_out <= layer1_quant_79_fu_866;

    layer1_quant_79_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_79_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_79_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_7_out <= layer1_quant_7_fu_578;

    layer1_quant_7_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_7_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_7_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_80_out <= layer1_quant_80_fu_870;

    layer1_quant_80_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_80_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_80_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_81_out <= layer1_quant_81_fu_874;

    layer1_quant_81_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_81_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_81_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_82_out <= layer1_quant_82_fu_878;

    layer1_quant_82_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_82_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_82_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_83_out <= layer1_quant_83_fu_882;

    layer1_quant_83_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_83_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_83_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_84_out <= layer1_quant_84_fu_886;

    layer1_quant_84_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_84_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_84_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_85_out <= layer1_quant_85_fu_890;

    layer1_quant_85_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_85_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_85_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_86_out <= layer1_quant_86_fu_894;

    layer1_quant_86_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_86_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_86_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_87_out <= layer1_quant_87_fu_898;

    layer1_quant_87_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_87_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_87_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_88_out <= layer1_quant_88_fu_902;

    layer1_quant_88_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_88_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_88_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_89_out <= layer1_quant_89_fu_906;

    layer1_quant_89_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_89_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_89_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_8_out <= layer1_quant_8_fu_582;

    layer1_quant_8_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_8_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_8_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_90_out <= layer1_quant_90_fu_910;

    layer1_quant_90_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_90_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_90_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_91_out <= layer1_quant_91_fu_914;

    layer1_quant_91_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_91_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_91_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_92_out <= layer1_quant_92_fu_918;

    layer1_quant_92_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_92_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_92_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_93_out <= layer1_quant_93_fu_922;

    layer1_quant_93_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_93_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_93_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_94_out <= layer1_quant_94_fu_926;

    layer1_quant_94_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_94_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_94_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_95_out <= layer1_quant_95_fu_930;

    layer1_quant_95_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_95_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_95_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_96_out <= layer1_quant_96_fu_934;

    layer1_quant_96_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_96_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_96_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_97_out <= layer1_quant_97_fu_938;

    layer1_quant_97_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_97_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_97_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_98_out <= layer1_quant_98_fu_942;

    layer1_quant_98_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_98_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_98_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_99_out <= layer1_quant_99_fu_946;

    layer1_quant_99_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_99_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_99_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_9_out <= layer1_quant_9_fu_586;

    layer1_quant_9_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_9_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_9_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quant_out <= layer1_quant_fu_550;

    layer1_quant_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_1992_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln109_fu_1992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_quant_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quant_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln2_fu_2012_p4 <= ap_sig_allocacmp_i(6 downto 1);
    select_ln112_fu_2033_p3 <= 
        layer1_activations_1_q0 when (trunc_ln109_reg_3980(0) = '1') else 
        layer1_activations_q0;
    trunc_ln109_1_fu_2008_p1 <= ap_sig_allocacmp_i(7 - 1 downto 0);
    trunc_ln109_fu_2004_p1 <= ap_sig_allocacmp_i(1 - 1 downto 0);
    zext_ln112_fu_2046_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(layer1_quant_128_fu_2040_p2),32));
    zext_ln85_fu_2022_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln2_fu_2012_p4),64));
end behav;
