{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1497217180735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497217180752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 11 15:39:40 2017 " "Processing started: Sun Jun 11 15:39:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497217180752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497217180752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 10M08 -c 10M08 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 10M08 -c 10M08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497217180752 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1497217181312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1497217181312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ora-gbehaviour " "Found design unit 1: ora-gbehaviour" {  } { { "ora.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497217190531 ""} { "Info" "ISGN_ENTITY_NAME" "1 ora " "Found entity 1: ora" {  } { { "ora.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497217190531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497217190531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov9712.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ov9712.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OV9712 " "Found design unit 1: OV9712" {  } { { "OV9712.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/OV9712.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497217190538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497217190538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucp.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ucp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ucp_lib " "Found design unit 1: ucp_lib" {  } { { "ucp.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ucp.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497217190544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497217190544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-rtl " "Found design unit 1: uart-rtl" {  } { { "uart.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/uart.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497217190551 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/uart.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497217190551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497217190551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hrddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hrddr-rtl " "Found design unit 1: hrddr-rtl" {  } { { "hrddr.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497217190558 ""} { "Info" "ISGN_ENTITY_NAME" "1 hrddr " "Found entity 1: hrddr" {  } { { "hrddr.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497217190558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497217190558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/i2c_master.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497217190565 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/i2c_master.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497217190565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497217190565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ora_math.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ora_math.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ora_math " "Found design unit 1: ora_math" {  } { { "ora_math.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora_math.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497217190572 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ora_math-body " "Found design unit 2: ora_math-body" {  } { { "ora_math.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora_math.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497217190572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497217190572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ora_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ora_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ora_types " "Found design unit 1: ora_types" {  } { { "ora_types.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497217190580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497217190580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "global_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file global_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 global_types " "Found design unit 1: global_types" {  } { { "global_types.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/global_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497217190588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497217190588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master-mbehaviour " "Found design unit 1: master-mbehaviour" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497217190595 ""} { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497217190595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497217190595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_bridge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master_bridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master_bridge-gbehaviour " "Found design unit 1: master_bridge-gbehaviour" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497217190601 ""} { "Info" "ISGN_ENTITY_NAME" "1 master_bridge " "Found entity 1: master_bridge" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497217190601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497217190601 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "master_bridge " "Elaborating entity \"master_bridge\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1497217190634 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ram_vcc master_bridge.vhd(70) " "VHDL Signal Declaration warning at master_bridge.vhd(70): used explicit default value for signal \"ram_vcc\" because signal was never assigned a value" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1497217190635 "|master_bridge"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ram_vccq master_bridge.vhd(71) " "VHDL Signal Declaration warning at master_bridge.vhd(71): used explicit default value for signal \"ram_vccq\" because signal was never assigned a value" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 71 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1497217190635 "|master_bridge"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2c_ack_err master_bridge.vhd(160) " "Verilog HDL or VHDL warning at master_bridge.vhd(160): object \"i2c_ack_err\" assigned a value but never read" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1497217190636 "|master_bridge"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "ram_rst reset_n master_bridge.vhd(81) " "Bidirectional port \"reset_n\" at master_bridge.vhd(81) has a one-way connection to bidirectional port \"ram_rst\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 81 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497217190643 "|master_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master master:master_m " "Elaborating entity \"master\" for hierarchy \"master:master_m\"" {  } { { "master_bridge.vhd" "master_m" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497217190670 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LED1 master.vhd(31) " "VHDL Signal Declaration warning at master.vhd(31): used explicit default value for signal \"LED1\" because signal was never assigned a value" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1497217190676 "|master_bridge|master:master_m"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LED2 master.vhd(32) " "VHDL Signal Declaration warning at master.vhd(32): used explicit default value for signal \"LED2\" because signal was never assigned a value" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1497217190676 "|master_bridge|master:master_m"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LED5 master.vhd(35) " "VHDL Signal Declaration warning at master.vhd(35): used explicit default value for signal \"LED5\" because signal was never assigned a value" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1497217190676 "|master_bridge|master:master_m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hasAck master.vhd(98) " "Verilog HDL or VHDL warning at master.vhd(98): object \"hasAck\" assigned a value but never read" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1497217190676 "|master_bridge|master:master_m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hasNack master.vhd(99) " "Verilog HDL or VHDL warning at master.vhd(99): object \"hasNack\" assigned a value but never read" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1497217190676 "|master_bridge|master:master_m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:i2c_master_0 " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:i2c_master_0\"" {  } { { "master_bridge.vhd" "i2c_master_0" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497217190679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:umd " "Elaborating entity \"uart\" for hierarchy \"uart:umd\"" {  } { { "master_bridge.vhd" "umd" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497217190684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ora ora:ora_0 " "Elaborating entity \"ora\" for hierarchy \"ora:ora_0\"" {  } { { "master_bridge.vhd" "ora_0" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497217190690 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ora_bytes_to_tx ora.vhd(46) " "VHDL Signal Declaration warning at ora.vhd(46): used implicit default value for signal \"ora_bytes_to_tx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ora.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1497217190695 "|master_bridge|ora:ora_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_peaks ora.vhd(172) " "Verilog HDL or VHDL warning at ora.vhd(172): object \"x_peaks\" assigned a value but never read" {  } { { "ora.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1497217190695 "|master_bridge|ora:ora_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_peaks ora.vhd(173) " "Verilog HDL or VHDL warning at ora.vhd(173): object \"y_peaks\" assigned a value but never read" {  } { { "ora.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1497217190695 "|master_bridge|ora:ora_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hrddr hrddr:hrddr_0 " "Elaborating entity \"hrddr\" for hierarchy \"hrddr:hrddr_0\"" {  } { { "master_bridge.vhd" "hrddr_0" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497217190698 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rwds_prev hrddr.vhd(84) " "Verilog HDL or VHDL warning at hrddr.vhd(84): object \"rwds_prev\" assigned a value but never read" {  } { { "hrddr.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1497217190703 "|master_bridge|hrddr:hrddr_0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1497217191538 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "cam_ena " "Inserted always-enabled tri-state buffer between \"cam_ena\" and its non-tri-state driver." {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 48 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1497217191584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mclk " "Inserted always-enabled tri-state buffer between \"mclk\" and its non-tri-state driver." {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 49 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1497217191584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ram_cs_n " "Inserted always-enabled tri-state buffer between \"ram_cs_n\" and its non-tri-state driver." {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 64 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1497217191584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ram_ck_p " "Inserted always-enabled tri-state buffer between \"ram_ck_p\" and its non-tri-state driver." {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 65 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1497217191584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ram_ck_n " "Inserted always-enabled tri-state buffer between \"ram_ck_n\" and its non-tri-state driver." {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 66 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1497217191584 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1497217191584 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A " "bidirectional pin \"A\" has no driver" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497217191584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B " "bidirectional pin \"B\" has no driver" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497217191584 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "reset_n " "bidirectional pin \"reset_n\" has no driver" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497217191584 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1497217191584 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "mclk " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"mclk\" is moved to its source" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 49 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1497217191586 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ram_rst " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ram_rst\" is moved to its source" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 63 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1497217191586 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ram_cs_n " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ram_cs_n\" is moved to its source" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 64 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1497217191586 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ram_ck_p " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ram_ck_p\" is moved to its source" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 65 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1497217191586 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ram_ck_n " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ram_ck_n\" is moved to its source" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 66 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1497217191586 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1497217191586 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/i2c_master.vhd" 64 -1 0 } } { "i2c_master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/i2c_master.vhd" 112 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1497217191590 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1497217191590 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "cam_ena~synth " "Node \"cam_ena~synth\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497217191780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mclk~synth " "Node \"mclk~synth\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497217191780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ram_rst~synth " "Node \"ram_rst~synth\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497217191780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ram_cs_n~synth " "Node \"ram_cs_n~synth\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497217191780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ram_ck_p~synth " "Node \"ram_ck_p~synth\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 65 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497217191780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ram_ck_n~synth " "Node \"ram_ck_n~synth\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497217191780 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497217191780 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED1 VCC " "Pin \"LED1\" is stuck at VCC" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497217191781 "|master_bridge|LED1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2 VCC " "Pin \"LED2\" is stuck at VCC" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497217191781 "|master_bridge|LED2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED5 VCC " "Pin \"LED5\" is stuck at VCC" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497217191781 "|master_bridge|LED5"} { "Warning" "WMLS_MLS_STUCK_PIN" "pwdn GND " "Pin \"pwdn\" is stuck at GND" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497217191781 "|master_bridge|pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_vcc GND " "Pin \"ram_vcc\" is stuck at GND" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497217191781 "|master_bridge|ram_vcc"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_vccq GND " "Pin \"ram_vccq\" is stuck at GND" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497217191781 "|master_bridge|ram_vccq"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1497217191781 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1497217191850 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "t_ram_rwds ram_rwds " "Output pin \"t_ram_rwds\" driven by bidirectional pin \"ram_rwds\" cannot be tri-stated" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 77 -1 0 } } { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 67 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1497217191954 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "t_ram_dq\[0\] ram_dq\[0\] " "Output pin \"t_ram_dq\[0\]\" driven by bidirectional pin \"ram_dq\[0\]\" cannot be tri-stated" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 78 -1 0 } } { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 68 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1497217191954 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "t_ram_dq\[1\] ram_dq\[1\] " "Output pin \"t_ram_dq\[1\]\" driven by bidirectional pin \"ram_dq\[1\]\" cannot be tri-stated" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 78 -1 0 } } { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 68 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1497217191954 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "t_ram_dq\[2\] ram_dq\[2\] " "Output pin \"t_ram_dq\[2\]\" driven by bidirectional pin \"ram_dq\[2\]\" cannot be tri-stated" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 78 -1 0 } } { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 68 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1497217191954 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "t_ram_dq\[3\] ram_dq\[3\] " "Output pin \"t_ram_dq\[3\]\" driven by bidirectional pin \"ram_dq\[3\]\" cannot be tri-stated" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 78 -1 0 } } { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 68 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1497217191954 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "t_ram_dq\[4\] ram_dq\[4\] " "Output pin \"t_ram_dq\[4\]\" driven by bidirectional pin \"ram_dq\[4\]\" cannot be tri-stated" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 78 -1 0 } } { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 68 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1497217191954 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "t_ram_dq\[5\] ram_dq\[5\] " "Output pin \"t_ram_dq\[5\]\" driven by bidirectional pin \"ram_dq\[5\]\" cannot be tri-stated" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 78 -1 0 } } { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 68 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1497217191954 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "t_ram_dq\[6\] ram_dq\[6\] " "Output pin \"t_ram_dq\[6\]\" driven by bidirectional pin \"ram_dq\[6\]\" cannot be tri-stated" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 78 -1 0 } } { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 68 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1497217191954 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "t_ram_dq\[7\] ram_dq\[7\] " "Output pin \"t_ram_dq\[7\]\" driven by bidirectional pin \"ram_dq\[7\]\" cannot be tri-stated" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 78 -1 0 } } { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 68 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1497217191954 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "t_ram_rst reset_n " "Output pin \"t_ram_rst\" driven by bidirectional pin \"reset_n\" cannot be tri-stated" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 73 -1 0 } } { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 81 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1497217191954 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1497217192288 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1497217192472 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497217192472 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vsync " "No output dependent on input pin \"vsync\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497217192574 "|master_bridge|vsync"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "href " "No output dependent on input pin \"href\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497217192574 "|master_bridge|href"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pclk " "No output dependent on input pin \"pclk\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497217192574 "|master_bridge|pclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpi\[0\] " "No output dependent on input pin \"cpi\[0\]\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497217192574 "|master_bridge|cpi[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpi\[1\] " "No output dependent on input pin \"cpi\[1\]\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497217192574 "|master_bridge|cpi[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpi\[2\] " "No output dependent on input pin \"cpi\[2\]\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497217192574 "|master_bridge|cpi[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpi\[3\] " "No output dependent on input pin \"cpi\[3\]\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497217192574 "|master_bridge|cpi[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpi\[4\] " "No output dependent on input pin \"cpi\[4\]\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497217192574 "|master_bridge|cpi[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpi\[5\] " "No output dependent on input pin \"cpi\[5\]\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497217192574 "|master_bridge|cpi[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpi\[6\] " "No output dependent on input pin \"cpi\[6\]\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497217192574 "|master_bridge|cpi[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpi\[7\] " "No output dependent on input pin \"cpi\[7\]\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497217192574 "|master_bridge|cpi[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1497217192574 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "642 " "Implemented 642 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1497217192575 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1497217192575 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1497217192575 ""} { "Info" "ICUT_CUT_TM_LCELLS" "587 " "Implemented 587 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1497217192575 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1497217192575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "687 " "Peak virtual memory: 687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497217192603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 11 15:39:52 2017 " "Processing ended: Sun Jun 11 15:39:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497217192603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497217192603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497217192603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1497217192603 ""}
