Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: timinggenerator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "timinggenerator.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "timinggenerator"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : timinggenerator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" into library work
Parsing entity <FD16CE_HXILINX_digitalfilter>.
Parsing architecture <Behavioral> of entity <fd16ce_hxilinx_digitalfilter>.
Parsing entity <ADD16_HXILINX_digitalfilter>.
Parsing architecture <ADD16_HXILINX_digitalfilter_V> of entity <add16_hxilinx_digitalfilter>.
Parsing entity <ADSU16_HXILINX_digitalfilter>.
Parsing architecture <ADSU16_HXILINX_digitalfilter_V> of entity <adsu16_hxilinx_digitalfilter>.
Parsing entity <digitalfilter>.
Parsing architecture <BEHAVIORAL> of entity <digitalfilter>.
Parsing VHDL file "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\timinggenerator.vhf" into library work
Parsing entity <SR16CE_HXILINX_timinggenerator>.
Parsing architecture <Behavioral> of entity <sr16ce_hxilinx_timinggenerator>.
Parsing entity <IFD_HXILINX_timinggenerator>.
Parsing architecture <Behavioral> of entity <ifd_hxilinx_timinggenerator>.
Parsing entity <SR16CLED_HXILINX_timinggenerator>.
Parsing architecture <Behavioral> of entity <sr16cled_hxilinx_timinggenerator>.
Parsing entity <timinggenerator>.
Parsing architecture <BEHAVIORAL> of entity <timinggenerator>.
Parsing VHDL file "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digital_filter.vhf" into library work
Parsing entity <ADD16_HXILINX_digital_filter>.
Parsing architecture <ADD16_HXILINX_digital_filter_V> of entity <add16_hxilinx_digital_filter>.
Parsing entity <ADSU16_HXILINX_digital_filter>.
Parsing architecture <ADSU16_HXILINX_digital_filter_V> of entity <adsu16_hxilinx_digital_filter>.
Parsing entity <SR16CLE_HXILINX_digital_filter>.
Parsing architecture <Behavioral> of entity <sr16cle_hxilinx_digital_filter>.
Parsing entity <digital_filter>.
Parsing architecture <BEHAVIORAL> of entity <digital_filter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <timinggenerator> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <IFD_HXILINX_timinggenerator> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <SR16CE_HXILINX_timinggenerator> (architecture <Behavioral>) from library <work>.

Elaborating entity <SR16CLED_HXILINX_timinggenerator> (architecture <Behavioral>) from library <work>.

Elaborating entity <digitalfilter> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FD16CE_HXILINX_digitalfilter> (architecture <Behavioral>) from library <work>.

Elaborating entity <ADSU16_HXILINX_digitalfilter> (architecture <ADSU16_HXILINX_digitalfilter_V>) from library <work>.

Elaborating entity <ADD16_HXILINX_digitalfilter> (architecture <ADD16_HXILINX_digitalfilter_V>) from library <work>.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" Line 166: Net <XLXN_38> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" Line 174: Net <XLXI_4_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" Line 175: Net <XLXI_5_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" Line 176: Net <XLXI_6_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" Line 177: Net <XLXI_7_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" Line 178: Net <XLXI_8_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" Line 179: Net <XLXI_9_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" Line 180: Net <XLXI_10_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" Line 181: Net <XLXI_11_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" Line 182: Net <XLXI_12_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" Line 183: Net <XLXI_13_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" Line 184: Net <XLXI_14_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" Line 185: Net <XLXI_15_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" Line 186: Net <XLXI_16_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" Line 187: Net <XLXI_17_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" Line 188: Net <XLXI_18_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" Line 189: Net <XLXI_19_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" Line 190: Net <XLXI_20_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" Line 191: Net <XLXI_21_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" Line 192: Net <XLXI_22_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" Line 193: Net <XLXI_23_CI_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" Line 194: Net <XLXI_24_CI_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" Line 195: Net <XLXI_30_CI_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\timinggenerator.vhf" Line 214: Net <XLXI_20_PWRDWN_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\timinggenerator.vhf" Line 215: Net <XLXI_35_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\timinggenerator.vhf" Line 216: Net <XLXI_35_SLI_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\timinggenerator.vhf" Line 217: Net <XLXI_35_SRI_openSignal> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <timinggenerator>.
    Related source file is "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\timinggenerator.vhf".
    Set property "BANDWIDTH = OPTIMIZED" for instance <XLXI_20>.
    Set property "CLKFBOUT_MULT_F = 6.000" for instance <XLXI_20>.
    Set property "CLKFBOUT_PHASE = 0.000" for instance <XLXI_20>.
    Set property "CLKIN1_PERIOD = 0.000" for instance <XLXI_20>.
    Set property "CLKOUT0_DIVIDE_F = 30.0" for instance <XLXI_20>.
    Set property "CLKOUT0_DUTY_CYCLE = 0.500" for instance <XLXI_20>.
    Set property "CLKOUT0_PHASE = 0.000" for instance <XLXI_20>.
    Set property "CLKOUT1_DIVIDE = 30" for instance <XLXI_20>.
    Set property "CLKOUT1_DUTY_CYCLE = 0.500" for instance <XLXI_20>.
    Set property "CLKOUT1_PHASE = 90.0" for instance <XLXI_20>.
    Set property "CLKOUT2_DIVIDE = 30" for instance <XLXI_20>.
    Set property "CLKOUT2_DUTY_CYCLE = 0.500" for instance <XLXI_20>.
    Set property "CLKOUT2_PHASE = 180.0" for instance <XLXI_20>.
    Set property "CLKOUT3_DIVIDE = 30" for instance <XLXI_20>.
    Set property "CLKOUT3_DUTY_CYCLE = 0.500" for instance <XLXI_20>.
    Set property "CLKOUT3_PHASE = 270.0" for instance <XLXI_20>.
    Set property "CLKOUT4_CASCADE = FALSE" for instance <XLXI_20>.
    Set property "CLKOUT4_DIVIDE = 1" for instance <XLXI_20>.
    Set property "CLKOUT4_DUTY_CYCLE = 0.500" for instance <XLXI_20>.
    Set property "CLKOUT4_PHASE = 0.000" for instance <XLXI_20>.
    Set property "CLKOUT5_DIVIDE = 1" for instance <XLXI_20>.
    Set property "CLKOUT5_DUTY_CYCLE = 0.500" for instance <XLXI_20>.
    Set property "CLKOUT5_PHASE = 0.000" for instance <XLXI_20>.
    Set property "CLKOUT6_DIVIDE = 1" for instance <XLXI_20>.
    Set property "CLKOUT6_DUTY_CYCLE = 0.500" for instance <XLXI_20>.
    Set property "CLKOUT6_PHASE = 0.000" for instance <XLXI_20>.
    Set property "DIVCLK_DIVIDE = 1" for instance <XLXI_20>.
    Set property "REF_JITTER1 = 0.010" for instance <XLXI_20>.
    Set property "STARTUP_WAIT = FALSE" for instance <XLXI_20>.
    Set property "HU_SET = XLXI_23_23" for instance <XLXI_23>.
    Set property "HU_SET = XLXI_24_24" for instance <XLXI_24>.
    Set property "HU_SET = XLXI_25_25" for instance <XLXI_25>.
    Set property "HU_SET = XLXI_26_26" for instance <XLXI_26>.
    Set property "HU_SET = XLXI_27_27" for instance <XLXI_27>.
    Set property "INIT = 00007F80" for instance <XLXI_29>.
    Set property "INIT = 00007878" for instance <XLXI_30>.
    Set property "INIT = 00066666" for instance <XLXI_31>.
    Set property "INIT = 00055555" for instance <XLXI_32>.
    Set property "INIT = 00078000" for instance <XLXI_33>.
    Set property "HU_SET = XLXI_34_28" for instance <XLXI_34>.
    Set property "HU_SET = XLXI_35_29" for instance <XLXI_35>.
INFO:Xst:3210 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\timinggenerator.vhf" line 388: Output port <CLKFBOUTB> of the instance <XLXI_20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\timinggenerator.vhf" line 388: Output port <CLKOUT0B> of the instance <XLXI_20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\timinggenerator.vhf" line 388: Output port <CLKOUT1B> of the instance <XLXI_20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\timinggenerator.vhf" line 388: Output port <CLKOUT2B> of the instance <XLXI_20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\timinggenerator.vhf" line 388: Output port <CLKOUT3B> of the instance <XLXI_20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\timinggenerator.vhf" line 388: Output port <CLKOUT4> of the instance <XLXI_20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\timinggenerator.vhf" line 388: Output port <CLKOUT5> of the instance <XLXI_20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\timinggenerator.vhf" line 388: Output port <CLKOUT6> of the instance <XLXI_20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\timinggenerator.vhf" line 388: Output port <LOCKED> of the instance <XLXI_20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\timinggenerator.vhf" line 530: Output port <G> of the instance <XLXI_38> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_20_PWRDWN_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_35_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_35_SLI_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_35_SRI_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <timinggenerator> synthesized.

Synthesizing Unit <IFD_HXILINX_timinggenerator>.
    Related source file is "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\timinggenerator.vhf".
        INIT = '0'
    Set property "IOB = TRUE" for signal <Q>.
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <IFD_HXILINX_timinggenerator> synthesized.

Synthesizing Unit <SR16CE_HXILINX_timinggenerator>.
    Related source file is "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\timinggenerator.vhf".
    Found 16-bit register for signal <q_tmp>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <SR16CE_HXILINX_timinggenerator> synthesized.

Synthesizing Unit <SR16CLED_HXILINX_timinggenerator>.
    Related source file is "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\timinggenerator.vhf".
    Found 16-bit register for signal <q_tmp>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <SR16CLED_HXILINX_timinggenerator> synthesized.

Synthesizing Unit <digitalfilter>.
    Related source file is "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf".
    Set property "HU_SET = XLXI_3_0" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_1" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_2" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_6_3" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_7_4" for instance <XLXI_7>.
    Set property "HU_SET = XLXI_8_5" for instance <XLXI_8>.
    Set property "HU_SET = XLXI_9_6" for instance <XLXI_9>.
    Set property "HU_SET = XLXI_10_7" for instance <XLXI_10>.
    Set property "HU_SET = XLXI_11_8" for instance <XLXI_11>.
    Set property "HU_SET = XLXI_12_9" for instance <XLXI_12>.
    Set property "HU_SET = XLXI_13_10" for instance <XLXI_13>.
    Set property "HU_SET = XLXI_14_11" for instance <XLXI_14>.
    Set property "HU_SET = XLXI_15_12" for instance <XLXI_15>.
    Set property "HU_SET = XLXI_16_13" for instance <XLXI_16>.
    Set property "HU_SET = XLXI_17_14" for instance <XLXI_17>.
    Set property "HU_SET = XLXI_18_15" for instance <XLXI_18>.
    Set property "HU_SET = XLXI_19_16" for instance <XLXI_19>.
    Set property "HU_SET = XLXI_20_17" for instance <XLXI_20>.
    Set property "HU_SET = XLXI_21_18" for instance <XLXI_21>.
    Set property "HU_SET = XLXI_22_19" for instance <XLXI_22>.
    Set property "HU_SET = XLXI_23_20" for instance <XLXI_23>.
    Set property "HU_SET = XLXI_24_21" for instance <XLXI_24>.
    Set property "HU_SET = XLXI_30_22" for instance <XLXI_30>.
INFO:Xst:3210 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" line 399: Output port <CO> of the instance <XLXI_23> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" line 399: Output port <OFL> of the instance <XLXI_23> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" line 408: Output port <CO> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" line 408: Output port <OFL> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" line 426: Output port <CO> of the instance <XLXI_30> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf" line 426: Output port <OFL> of the instance <XLXI_30> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXN_38> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_4_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_5_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_6_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_7_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_8_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_9_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_10_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_11_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_12_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_13_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_15_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_16_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_17_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_18_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_19_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_20_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_21_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_22_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_23_CI_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_24_CI_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_30_CI_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <digitalfilter> synthesized.

Synthesizing Unit <FD16CE_HXILINX_digitalfilter>.
    Related source file is "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf".
    Found 16-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <FD16CE_HXILINX_digitalfilter> synthesized.

Synthesizing Unit <ADSU16_HXILINX_digitalfilter>.
    Related source file is "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf".
    Found 17-bit subtractor for signal <GND_13_o_GND_13_o_sub_3_OUT> created at line 114.
    Found 17-bit adder for signal <n0040> created at line 112.
    Found 17-bit adder for signal <BUS_0001_GND_13_o_add_1_OUT> created at line 112.
    Found 17-bit subtractor for signal <GND_13_o_GND_13_o_sub_4_OUT<16:0>> created at line 114.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <ADSU16_HXILINX_digitalfilter> synthesized.

Synthesizing Unit <ADD16_HXILINX_digitalfilter>.
    Related source file is "C:\Users\student01\Desktop\Sap\exp6\Exp6_DSPFilter_Comb_FPGA\digitalfilter.vhf".
    Found 17-bit adder for signal <adder_tmp> created at line 76.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ADD16_HXILINX_digitalfilter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 17-bit adder                                          : 1
 17-bit addsub                                         : 4
# Registers                                            : 27
 1-bit register                                        : 5
 16-bit register                                       : 22
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 4
 16-bit 2-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 17-bit adder                                          : 1
 17-bit addsub                                         : 4
# Registers                                            : 357
 Flip-Flops                                            : 357
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 4
 16-bit 2-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance XLXI_20 in unit timinggenerator of type MMCME2_BASE has been replaced by MMCME2_ADV

Optimizing unit <timinggenerator> ...

Optimizing unit <SR16CE_HXILINX_timinggenerator> ...

Optimizing unit <digitalfilter> ...

Optimizing unit <FD16CE_HXILINX_digitalfilter> ...

Optimizing unit <IFD_HXILINX_timinggenerator> ...

Optimizing unit <SR16CLED_HXILINX_timinggenerator> ...

Optimizing unit <ADSU16_HXILINX_digitalfilter> ...

Optimizing unit <ADD16_HXILINX_digitalfilter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block timinggenerator, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 357
 Flip-Flops                                            : 357

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : timinggenerator.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 263
#      BUF                         : 1
#      GND                         : 3
#      INV                         : 33
#      LUT1                        : 31
#      LUT2                        : 18
#      LUT3                        : 15
#      LUT5                        : 5
#      MUXCY                       : 75
#      VCC                         : 2
#      XORCY                       : 80
# FlipFlops/Latches                : 357
#      FD                          : 5
#      FDCE                        : 336
#      FDE                         : 16
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 7
#      IBUF                        : 2
#      OBUF                        : 5
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             353  out of  126800     0%  
 Number of Slice LUTs:                  102  out of  63400     0%  
    Number used as Logic:               102  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    440
   Number with an unused Flip Flop:      87  out of    440    19%  
   Number with an unused LUT:           338  out of    440    76%  
   Number of fully used LUT-FF pairs:    15  out of    440     3%  
   Number of unique control sets:        27

IO Utilization: 
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    210     3%  
    IOB Flip Flops/Latches:               4

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXN_54                            | NONE(XLXI_34/q_tmp_0)  | 32    |
XLXI_23/q_tmp                      | BUFG                   | 320   |
XLXN_19                            | BUFG                   | 5     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.178ns (Maximum Frequency: 848.752MHz)
   Minimum input arrival time before clock: 0.288ns
   Maximum output required time after clock: 1.431ns
   Maximum combinational path delay: 0.279ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_54'
  Clock period: 0.845ns (frequency: 1183.012MHz)
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Delay:               0.845ns (Levels of Logic = 1)
  Source:            XLXI_35/q_tmp_0 (FF)
  Destination:       XLXI_35/q_tmp_1 (FF)
  Source Clock:      XLXN_54 rising
  Destination Clock: XLXN_54 rising

  Data Path: XLXI_35/q_tmp_0 to XLXI_35/q_tmp_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.361   0.379  q_tmp_0 (q_tmp_0)
     LUT3:I1->O            1   0.097   0.000  Mmux_q_tmp[15]_D[15]_mux_2_OUT81 (q_tmp[15]_D[15]_mux_2_OUT<1>)
     FDE:D                     0.008          q_tmp_1
    ----------------------------------------
    Total                      0.845ns (0.466ns logic, 0.379ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_23/q_tmp'
  Clock period: 0.653ns (frequency: 1532.567MHz)
  Total number of paths / destination ports: 304 / 304
-------------------------------------------------------------------------
Delay:               0.653ns (Levels of Logic = 1)
  Source:            XLXI_43/XLXI_3/Q_0 (FF)
  Destination:       XLXI_43/XLXI_4/Q_0 (FF)
  Source Clock:      XLXI_23/q_tmp rising
  Destination Clock: XLXI_23/q_tmp rising

  Data Path: XLXI_43/XLXI_3/Q_0 to XLXI_43/XLXI_4/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.283  Q_0 (Q_0)
     end scope: 'XLXI_43/XLXI_3:Q<0>'
     begin scope: 'XLXI_43/XLXI_4:D<0>'
     FDCE:D                    0.008          Q_0
    ----------------------------------------
    Total                      0.653ns (0.369ns logic, 0.283ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_19'
  Clock period: 1.178ns (frequency: 848.752MHz)
  Total number of paths / destination ports: 20 / 5
-------------------------------------------------------------------------
Delay:               1.178ns (Levels of Logic = 2)
  Source:            XLXI_27/q_tmp (FF)
  Destination:       XLXI_27/q_tmp (FF)
  Source Clock:      XLXN_19 rising
  Destination Clock: XLXN_19 rising

  Data Path: XLXI_27/q_tmp to XLXI_27/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.361   0.702  q_tmp (q_tmp)
     end scope: 'XLXI_27:Q'
     LUT5:I0->O            1   0.107   0.000  XLXI_29 (XLXN_25)
     begin scope: 'XLXI_24:D'
     FD:D                      0.008          q_tmp
    ----------------------------------------
    Total                      1.178ns (0.476ns logic, 0.702ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXN_54'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.288ns (Levels of Logic = 2)
  Source:            serialinput (PAD)
  Destination:       XLXI_34/q_tmp_0 (FF)
  Destination Clock: XLXN_54 rising

  Data Path: serialinput to XLXI_34/q_tmp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  serialinput_IBUF (serialinput_IBUF)
     begin scope: 'XLXI_34:SLI'
     FDCE:D                    0.008          q_tmp_0
    ----------------------------------------
    Total                      0.288ns (0.009ns logic, 0.279ns route)
                                       (3.1% logic, 96.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_54'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.431ns (Levels of Logic = 3)
  Source:            XLXI_35/q_tmp_15 (FF)
  Destination:       serialoutput (PAD)
  Source Clock:      XLXN_54 rising

  Data Path: XLXI_35/q_tmp_15 to serialoutput
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.361   0.279  q_tmp_15 (q_tmp_15)
     end scope: 'XLXI_35:Q<15>'
     BUF:I->O              1   0.511   0.279  XLXI_41 (serialoutput_OBUF)
     OBUF:I->O                 0.000          serialoutput_OBUF (serialoutput)
    ----------------------------------------
    Total                      1.431ns (0.872ns logic, 0.559ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               0.279ns (Levels of Logic = 1)
  Source:            XLXI_20:CLKOUT1 (PAD)
  Destination:       outclockp (PAD)

  Data Path: XLXI_20:CLKOUT1 to outclockp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MMCME2_ADV:CLKOUT1     1   0.000   0.279  XLXI_20 (outclockp_OBUF)
     OBUF:I->O                 0.000          outclockp_OBUF (outclockp)
    ----------------------------------------
    Total                      0.279ns (0.000ns logic, 0.279ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock XLXI_23/q_tmp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_23/q_tmp  |    0.653|         |         |         |
XLXN_54        |    2.903|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_19
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_19        |    1.178|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_54
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_23/q_tmp  |    4.467|         |         |         |
XLXN_54        |    0.845|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================
WARNING:Xst:615 - Flip flop associated with net Q not found, property IOB not attached.


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.34 secs
 
--> 

Total memory usage is 4634828 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   55 (   0 filtered)
Number of infos    :   19 (   0 filtered)

