{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1566671507300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1566671507300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 24 20:31:47 2019 " "Processing started: Sat Aug 24 20:31:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1566671507300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1566671507300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pdp11d -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off pdp11d -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1566671507300 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1566671509155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/sdspi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/sdspi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdspi-implementation " "Found design unit 1: sdspi-implementation" {  } { { "../sdspi.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/sdspi.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509715 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdspi " "Found entity 1: sdspi" {  } { { "../sdspi.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/sdspi.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/m9312h47.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/m9312h47.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m9312h-implementation " "Found design unit 1: m9312h-implementation" {  } { { "../m9312h47.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/m9312h47.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509721 ""} { "Info" "ISGN_ENTITY_NAME" "1 m9312h " "Found entity 1: m9312h" {  } { { "../m9312h47.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/m9312h47.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/m9312l47.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/m9312l47.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m9312l-implementation " "Found design unit 1: m9312l-implementation" {  } { { "../m9312l47.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/m9312l47.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509726 ""} { "Info" "ISGN_ENTITY_NAME" "1 m9312l " "Found entity 1: m9312l" {  } { { "../m9312l47.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/m9312l47.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/dr11c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/dr11c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dr11c-implementation " "Found design unit 1: dr11c-implementation" {  } { { "../dr11c.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/dr11c.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509730 ""} { "Info" "ISGN_ENTITY_NAME" "1 dr11c " "Found entity 1: dr11c" {  } { { "../dr11c.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/dr11c.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/panelos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/panelos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 panelos-implementation " "Found design unit 1: panelos-implementation" {  } { { "../panelos.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/panelos.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509737 ""} { "Info" "ISGN_ENTITY_NAME" "1 panelos " "Found entity 1: panelos" {  } { { "../panelos.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/panelos.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/paneldriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/paneldriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paneldriver-implementation " "Found design unit 1: paneldriver-implementation" {  } { { "../paneldriver.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/paneldriver.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509739 ""} { "Info" "ISGN_ENTITY_NAME" "1 paneldriver " "Found entity 1: paneldriver" {  } { { "../paneldriver.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/paneldriver.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/paneldb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/paneldb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paneldb-implementation " "Found design unit 1: paneldb-implementation" {  } { { "../paneldb.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/paneldb.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509744 ""} { "Info" "ISGN_ENTITY_NAME" "1 paneldb " "Found entity 1: paneldb" {  } { { "../paneldb.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/paneldb.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xubrt45.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xubrt45.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xubr-implementation " "Found design unit 1: xubr-implementation" {  } { { "../xubrt45.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubrt45.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509755 ""} { "Info" "ISGN_ENTITY_NAME" "1 xubr " "Found entity 1: xubr" {  } { { "../xubrt45.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubrt45.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xubm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xubm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xubm-implementation " "Found design unit 1: xubm-implementation" {  } { { "../xubm.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubm.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509761 ""} { "Info" "ISGN_ENTITY_NAME" "1 xubm " "Found entity 1: xubm" {  } { { "../xubm.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubm.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xubl-implementation " "Found design unit 1: xubl-implementation" {  } { { "../xubl.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509766 ""} { "Info" "ISGN_ENTITY_NAME" "1 xubl " "Found entity 1: xubl" {  } { { "../xubl.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xu-implementation " "Found design unit 1: xu-implementation" {  } { { "../xu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509773 ""} { "Info" "ISGN_ENTITY_NAME" "1 xu " "Found entity 1: xu" {  } { { "../xu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rh11-implementation " "Found design unit 1: rh11-implementation" {  } { { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509780 ""} { "Info" "ISGN_ENTITY_NAME" "1 rh11 " "Found entity 1: rh11" {  } { { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/kl11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/kl11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kl11-implementation " "Found design unit 1: kl11-implementation" {  } { { "../kl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kl11.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509785 ""} { "Info" "ISGN_ENTITY_NAME" "1 kl11 " "Found entity 1: kl11" {  } { { "../kl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kl11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/rk11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/rk11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rk11-implementation " "Found design unit 1: rk11-implementation" {  } { { "../rk11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rk11.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509793 ""} { "Info" "ISGN_ENTITY_NAME" "1 rk11 " "Found entity 1: rk11" {  } { { "../rk11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rk11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unibus-implementation " "Found design unit 1: unibus-implementation" {  } { { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 184 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509795 ""} { "Info" "ISGN_ENTITY_NAME" "1 unibus " "Found entity 1: unibus" {  } { { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/cr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/cr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cr-implementation " "Found design unit 1: cr-implementation" {  } { { "../cr.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cr.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509801 ""} { "Info" "ISGN_ENTITY_NAME" "1 cr " "Found entity 1: cr" {  } { { "../cr.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cr.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/rl11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/rl11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rl11-implementation " "Found design unit 1: rl11-implementation" {  } { { "../rl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rl11.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509807 ""} { "Info" "ISGN_ENTITY_NAME" "1 rl11 " "Found entity 1: rl11" {  } { { "../rl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rl11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mmu-implementation " "Found design unit 1: mmu-implementation" {  } { { "../mmu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509813 ""} { "Info" "ISGN_ENTITY_NAME" "1 mmu " "Found entity 1: mmu" {  } { { "../mmu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/kw11l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/kw11l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kw11l-implementation " "Found design unit 1: kw11l-implementation" {  } { { "../kw11l.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kw11l.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509817 ""} { "Info" "ISGN_ENTITY_NAME" "1 kw11l " "Found entity 1: kw11l" {  } { { "../kw11l.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kw11l.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/gensdclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/gensdclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gensdclock-implementation " "Found design unit 1: gensdclock-implementation" {  } { { "../gensdclk.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/gensdclk.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509822 ""} { "Info" "ISGN_ENTITY_NAME" "1 gensdclock " "Found entity 1: gensdclock" {  } { { "../gensdclk.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/gensdclk.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509822 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../genlineclk.vhd " "Can't analyze file -- file ../genlineclk.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1566671509826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpuregs-implementation " "Found design unit 1: fpuregs-implementation" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509831 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpuregs " "Found entity 1: fpuregs" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/csdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/csdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 csdr-implementation " "Found design unit 1: csdr-implementation" {  } { { "../csdr.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/csdr.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509837 ""} { "Info" "ISGN_ENTITY_NAME" "1 csdr " "Found entity 1: csdr" {  } { { "../csdr.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/csdr.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpuregs-implementation " "Found design unit 1: cpuregs-implementation" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509842 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpuregs " "Found entity 1: cpuregs" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-implementation " "Found design unit 1: cpu-implementation" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509853 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-implementation " "Found design unit 1: top-implementation" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509855 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssegdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssegdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssegdecoder-behavioral " "Found design unit 1: ssegdecoder-behavioral" {  } { { "ssegdecoder.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/ssegdecoder.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509856 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssegdecoder " "Found entity 1: ssegdecoder" {  } { { "ssegdecoder.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/ssegdecoder.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509858 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671509858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671509858 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1566671510134 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sw top.vhd(68) " "Verilog HDL or VHDL information at top.vhd(68): object \"sw\" declared but not used" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 68 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510136 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rl_cs top.vhd(321) " "VHDL Signal Declaration warning at top.vhd(321): used implicit default value for signal \"rl_cs\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 321 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566671510136 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rl_mosi top.vhd(322) " "VHDL Signal Declaration warning at top.vhd(322): used implicit default value for signal \"rl_mosi\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 322 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566671510136 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rl_miso top.vhd(323) " "Verilog HDL or VHDL warning at top.vhd(323): object \"rl_miso\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 323 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566671510136 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rl_sclk top.vhd(324) " "VHDL Signal Declaration warning at top.vhd(324): used implicit default value for signal \"rl_sclk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 324 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566671510136 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rl_sddebug top.vhd(325) " "VHDL Signal Declaration warning at top.vhd(325): used implicit default value for signal \"rl_sddebug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 325 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566671510136 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "have_rk top.vhd(327) " "Verilog HDL or VHDL warning at top.vhd(327): object \"have_rk\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 327 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566671510137 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rk_cs top.vhd(328) " "VHDL Signal Declaration warning at top.vhd(328): used implicit default value for signal \"rk_cs\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 328 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566671510137 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rk_mosi top.vhd(329) " "VHDL Signal Declaration warning at top.vhd(329): used implicit default value for signal \"rk_mosi\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 329 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566671510137 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rk_miso top.vhd(330) " "Verilog HDL or VHDL warning at top.vhd(330): object \"rk_miso\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 330 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566671510137 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rk_sclk top.vhd(331) " "VHDL Signal Declaration warning at top.vhd(331): used implicit default value for signal \"rk_sclk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 331 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566671510137 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rk_sddebug top.vhd(332) " "VHDL Signal Declaration warning at top.vhd(332): used implicit default value for signal \"rk_sddebug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 332 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566671510137 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sample_cycles top.vhd(421) " "VHDL Signal Declaration warning at top.vhd(421): used explicit default value for signal \"sample_cycles\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 421 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1566671510137 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "minon_cycles top.vhd(422) " "VHDL Signal Declaration warning at top.vhd(422): used explicit default value for signal \"minon_cycles\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 422 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1566671510137 "|top"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input sw top.vhd(68) " "input port \"sw\" at top.vhd(68) has no fan-out" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 68 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510156 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll0\"" {  } { { "top.vhd" "pll0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/pll.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/pll.vhd" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510303 ""}  } { { "pll.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/pll.vhd" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566671510303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unibus unibus:pdp11 " "Elaborating entity \"unibus\" for hierarchy \"unibus:pdp11\"" {  } { { "top.vhd" "pdp11" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510306 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "have_rh_debug unibus.vhd(60) " "Verilog HDL or VHDL information at unibus.vhd(60): object \"have_rh_debug\" declared but not used" {  } { { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 60 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510317 "|top|unibus:pdp11"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "cpu_addr_match unibus.vhd(740) " "Verilog HDL or VHDL information at unibus.vhd(740): object \"cpu_addr_match\" declared but not used" {  } { { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 740 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510317 "|top|unibus:pdp11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_bg7 unibus.vhd(748) " "Verilog HDL or VHDL warning at unibus.vhd(748): object \"cpu_bg7\" assigned a value but never read" {  } { { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 748 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566671510318 "|top|unibus:pdp11"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_int_vector7 unibus.vhd(749) " "VHDL Signal Declaration warning at unibus.vhd(749): used implicit default value for signal \"cpu_int_vector7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 749 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566671510318 "|top|unibus:pdp11"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "mem_addr_match unibus.vhd(834) " "Verilog HDL or VHDL information at unibus.vhd(834): object \"mem_addr_match\" declared but not used" {  } { { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 834 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510318 "|top|unibus:pdp11"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "mem_dati unibus.vhd(835) " "Verilog HDL or VHDL information at unibus.vhd(835): object \"mem_dati\" declared but not used" {  } { { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 835 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510318 "|top|unibus:pdp11"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "unibus.vhd(1777) " "VHDL Case Statement information at unibus.vhd(1777): OTHERS choice is never selected" {  } { { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1777 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510318 "|top|unibus:pdp11"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "unibus.vhd(1844) " "VHDL Case Statement information at unibus.vhd(1844): OTHERS choice is never selected" {  } { { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1844 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510318 "|top|unibus:pdp11"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "unibus.vhd(1900) " "VHDL Case Statement information at unibus.vhd(1900): OTHERS choice is never selected" {  } { { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1900 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510318 "|top|unibus:pdp11"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input have_rh_debug unibus.vhd(60) " "input port \"have_rh_debug\" at unibus.vhd(60) has no fan-out" {  } { { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 60 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510318 "|top|unibus:pdp11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu unibus:pdp11\|cpu:cpu0 " "Elaborating entity \"cpu\" for hierarchy \"unibus:pdp11\|cpu:cpu0\"" {  } { { "../unibus.vhd" "cpu0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510319 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "consoledata cpu.vhd(399) " "Verilog HDL or VHDL information at cpu.vhd(399): object \"consoledata\" declared but not used" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 399 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510377 "|top|unibus:pdp11|cpu:cpu0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu.vhd(1676) " "VHDL Case Statement information at cpu.vhd(1676): OTHERS choice is never selected" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 1676 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510377 "|top|unibus:pdp11|cpu:cpu0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu.vhd(1720) " "VHDL Case Statement information at cpu.vhd(1720): OTHERS choice is never selected" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 1720 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510377 "|top|unibus:pdp11|cpu:cpu0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu.vhd(1804) " "VHDL Case Statement information at cpu.vhd(1804): OTHERS choice is never selected" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 1804 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510377 "|top|unibus:pdp11|cpu:cpu0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu.vhd(3618) " "VHDL Case Statement information at cpu.vhd(3618): OTHERS choice is never selected" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 3618 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510377 "|top|unibus:pdp11|cpu:cpu0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu.vhd(4330) " "VHDL Case Statement information at cpu.vhd(4330): OTHERS choice is never selected" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 4330 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510377 "|top|unibus:pdp11|cpu:cpu0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu.vhd(4598) " "VHDL Case Statement information at cpu.vhd(4598): OTHERS choice is never selected" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 4598 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510377 "|top|unibus:pdp11|cpu:cpu0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu.vhd(5077) " "VHDL Case Statement information at cpu.vhd(5077): OTHERS choice is never selected" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 5077 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510377 "|top|unibus:pdp11|cpu:cpu0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu.vhd(5306) " "VHDL Case Statement information at cpu.vhd(5306): OTHERS choice is never selected" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 5306 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510377 "|top|unibus:pdp11|cpu:cpu0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu.vhd(5362) " "VHDL Case Statement information at cpu.vhd(5362): OTHERS choice is never selected" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 5362 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510377 "|top|unibus:pdp11|cpu:cpu0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input cpu_stack_limit\[7..0\] cpu.vhd(64) " "input port \"cpu_stack_limit\[7..0\]\" at cpu.vhd(64) has no fan-out" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 64 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510377 "|top|unibus:pdp11|cpu:cpu0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input pir_in\[8..0\] cpu.vhd(78) " "input port \"pir_in\[8..0\]\" at cpu.vhd(78) has no fan-out" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 78 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510377 "|top|unibus:pdp11|cpu:cpu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuregs unibus:pdp11\|cpu:cpu0\|cpuregs:cpuregs0 " "Elaborating entity \"cpuregs\" for hierarchy \"unibus:pdp11\|cpu:cpu0\|cpuregs:cpuregs0\"" {  } { { "../cpu.vhd" "cpuregs0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510379 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r0k cpuregs.vhd(61) " "Verilog HDL or VHDL warning at cpuregs.vhd(61): object \"r0k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566671510388 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1k cpuregs.vhd(62) " "Verilog HDL or VHDL warning at cpuregs.vhd(62): object \"r1k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566671510388 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r2k cpuregs.vhd(63) " "Verilog HDL or VHDL warning at cpuregs.vhd(63): object \"r2k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566671510388 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r3k cpuregs.vhd(64) " "Verilog HDL or VHDL warning at cpuregs.vhd(64): object \"r3k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566671510388 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r4k cpuregs.vhd(65) " "Verilog HDL or VHDL warning at cpuregs.vhd(65): object \"r4k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566671510388 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r5k cpuregs.vhd(66) " "Verilog HDL or VHDL warning at cpuregs.vhd(66): object \"r5k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566671510388 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6k cpuregs.vhd(67) " "Verilog HDL or VHDL warning at cpuregs.vhd(67): object \"r6k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566671510388 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6s cpuregs.vhd(68) " "Verilog HDL or VHDL warning at cpuregs.vhd(68): object \"r6s\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566671510388 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6u cpuregs.vhd(69) " "Verilog HDL or VHDL warning at cpuregs.vhd(69): object \"r6u\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566671510388 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpuregs unibus:pdp11\|cpu:cpu0\|fpuregs:fpuregs0 " "Elaborating entity \"fpuregs\" for hierarchy \"unibus:pdp11\|cpu:cpu0\|fpuregs:fpuregs0\"" {  } { { "../cpu.vhd" "fpuregs0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510389 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac0 fpuregs.vhd(73) " "Verilog HDL or VHDL warning at fpuregs.vhd(73): object \"ac0\" assigned a value but never read" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566671510399 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac1 fpuregs.vhd(74) " "Verilog HDL or VHDL warning at fpuregs.vhd(74): object \"ac1\" assigned a value but never read" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566671510399 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac2 fpuregs.vhd(75) " "Verilog HDL or VHDL warning at fpuregs.vhd(75): object \"ac2\" assigned a value but never read" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566671510399 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac3 fpuregs.vhd(76) " "Verilog HDL or VHDL warning at fpuregs.vhd(76): object \"ac3\" assigned a value but never read" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566671510399 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac4 fpuregs.vhd(77) " "Verilog HDL or VHDL warning at fpuregs.vhd(77): object \"ac4\" assigned a value but never read" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566671510399 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac5 fpuregs.vhd(78) " "Verilog HDL or VHDL warning at fpuregs.vhd(78): object \"ac5\" assigned a value but never read" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566671510399 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmu unibus:pdp11\|mmu:mmu0 " "Elaborating entity \"mmu\" for hierarchy \"unibus:pdp11\|mmu:mmu0\"" {  } { { "../unibus.vhd" "mmu0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510402 ""}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input cons_consphy\[5..0\] mmu.vhd(71) " "input port \"cons_consphy\[5..0\]\" at mmu.vhd(71) has no fan-out" {  } { { "../mmu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 71 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510415 "|top|unibus:pdp11|mmu:mmu0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input psw\[11..0\] mmu.vhd(83) " "input port \"psw\[11..0\]\" at mmu.vhd(83) has no fan-out" {  } { { "../mmu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 83 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510415 "|top|unibus:pdp11|mmu:mmu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cr unibus:pdp11\|cr:cr0 " "Elaborating entity \"cr\" for hierarchy \"unibus:pdp11\|cr:cr0\"" {  } { { "../unibus.vhd" "cr0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510417 ""}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cr.vhd(489) " "VHDL Case Statement information at cr.vhd(489): OTHERS choice is never selected" {  } { { "../cr.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cr.vhd" 489 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510425 "|top|unibus:pdp11|cr:cr0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cr.vhd(556) " "VHDL Case Statement information at cr.vhd(556): OTHERS choice is never selected" {  } { { "../cr.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cr.vhd" 556 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510425 "|top|unibus:pdp11|cr:cr0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m9312l unibus:pdp11\|m9312l:bootrom0 " "Elaborating entity \"m9312l\" for hierarchy \"unibus:pdp11\|m9312l:bootrom0\"" {  } { { "../unibus.vhd" "bootrom0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510427 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "bus_control_dati m9312l47.vhd(32) " "Verilog HDL or VHDL information at m9312l47.vhd(32): object \"bus_control_dati\" declared but not used" {  } { { "../m9312l47.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/m9312l47.vhd" 32 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510434 "|top|unibus:pdp11|m9312l:bootrom0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input base_addr\[8..0\] m9312l47.vhd(27) " "input port \"base_addr\[8..0\]\" at m9312l47.vhd(27) has no fan-out" {  } { { "../m9312l47.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/m9312l47.vhd" 27 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510434 "|top|unibus:pdp11|m9312l:bootrom0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input bus_addr\[0\] m9312l47.vhd(30) " "input port \"bus_addr\[0\]\" at m9312l47.vhd(30) has no fan-out" {  } { { "../m9312l47.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/m9312l47.vhd" 30 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510434 "|top|unibus:pdp11|m9312l:bootrom0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input bus_control_dati m9312l47.vhd(32) " "input port \"bus_control_dati\" at m9312l47.vhd(32) has no fan-out" {  } { { "../m9312l47.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/m9312l47.vhd" 32 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510434 "|top|unibus:pdp11|m9312l:bootrom0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m9312h unibus:pdp11\|m9312h:bootrom1 " "Elaborating entity \"m9312h\" for hierarchy \"unibus:pdp11\|m9312h:bootrom1\"" {  } { { "../unibus.vhd" "bootrom1" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510435 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "bus_control_dati m9312h47.vhd(32) " "Verilog HDL or VHDL information at m9312h47.vhd(32): object \"bus_control_dati\" declared but not used" {  } { { "../m9312h47.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/m9312h47.vhd" 32 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510441 "|top|unibus:pdp11|m9312h:bootrom1"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input base_addr\[8..0\] m9312h47.vhd(27) " "input port \"base_addr\[8..0\]\" at m9312h47.vhd(27) has no fan-out" {  } { { "../m9312h47.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/m9312h47.vhd" 27 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510441 "|top|unibus:pdp11|m9312h:bootrom1"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input bus_addr\[0\] m9312h47.vhd(30) " "input port \"bus_addr\[0\]\" at m9312h47.vhd(30) has no fan-out" {  } { { "../m9312h47.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/m9312h47.vhd" 30 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510441 "|top|unibus:pdp11|m9312h:bootrom1"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input bus_control_dati m9312h47.vhd(32) " "input port \"bus_control_dati\" at m9312h47.vhd(32) has no fan-out" {  } { { "../m9312h47.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/m9312h47.vhd" 32 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510441 "|top|unibus:pdp11|m9312h:bootrom1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kw11l unibus:pdp11\|kw11l:kw0 " "Elaborating entity \"kw11l\" for hierarchy \"unibus:pdp11\|kw11l:kw0\"" {  } { { "../unibus.vhd" "kw0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510443 ""}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input base_addr\[0\] kw11l.vhd(24) " "input port \"base_addr\[0\]\" at kw11l.vhd(24) has no fan-out" {  } { { "../kw11l.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kw11l.vhd" 24 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510449 "|top|unibus:pdp11|kw11l:kw0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input bus_dato\[15..8\] kw11l.vhd(34) " "input port \"bus_dato\[15..8\]\" at kw11l.vhd(34) has no fan-out" {  } { { "../kw11l.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kw11l.vhd" 34 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510449 "|top|unibus:pdp11|kw11l:kw0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input bus_dato\[5..0\] kw11l.vhd(34) " "input port \"bus_dato\[5..0\]\" at kw11l.vhd(34) has no fan-out" {  } { { "../kw11l.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kw11l.vhd" 34 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510449 "|top|unibus:pdp11|kw11l:kw0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kl11 unibus:pdp11\|kl11:kl0 " "Elaborating entity \"kl11\" for hierarchy \"unibus:pdp11\|kl11:kl0\"" {  } { { "../unibus.vhd" "kl0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510451 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "cts kl11.vhd(43) " "Verilog HDL or VHDL information at kl11.vhd(43): object \"cts\" declared but not used" {  } { { "../kl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kl11.vhd" 43 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510460 "|top|unibus:pdp11|kl11:kl0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "kl11.vhd(283) " "VHDL Case Statement information at kl11.vhd(283): OTHERS choice is never selected" {  } { { "../kl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kl11.vhd" 283 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510460 "|top|unibus:pdp11|kl11:kl0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "kl11.vhd(353) " "VHDL Case Statement information at kl11.vhd(353): OTHERS choice is never selected" {  } { { "../kl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kl11.vhd" 353 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510460 "|top|unibus:pdp11|kl11:kl0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "kl11.vhd(378) " "VHDL Case Statement information at kl11.vhd(378): OTHERS choice is never selected" {  } { { "../kl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kl11.vhd" 378 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510460 "|top|unibus:pdp11|kl11:kl0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "kl11.vhd(548) " "VHDL Case Statement information at kl11.vhd(548): OTHERS choice is never selected" {  } { { "../kl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kl11.vhd" 548 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510460 "|top|unibus:pdp11|kl11:kl0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "kl11.vhd(600) " "VHDL Case Statement information at kl11.vhd(600): OTHERS choice is never selected" {  } { { "../kl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kl11.vhd" 600 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510460 "|top|unibus:pdp11|kl11:kl0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input base_addr\[2..0\] kl11.vhd(24) " "input port \"base_addr\[2..0\]\" at kl11.vhd(24) has no fan-out" {  } { { "../kl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kl11.vhd" 24 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510460 "|top|unibus:pdp11|kl11:kl0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input bus_dato\[15..8\] kl11.vhd(35) " "input port \"bus_dato\[15..8\]\" at kl11.vhd(35) has no fan-out" {  } { { "../kl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kl11.vhd" 35 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510460 "|top|unibus:pdp11|kl11:kl0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input cts kl11.vhd(43) " "input port \"cts\" at kl11.vhd(43) has no fan-out" {  } { { "../kl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kl11.vhd" 43 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510460 "|top|unibus:pdp11|kl11:kl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csdr unibus:pdp11\|csdr:csdr0 " "Elaborating entity \"csdr\" for hierarchy \"unibus:pdp11\|csdr:csdr0\"" {  } { { "../unibus.vhd" "csdr0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510468 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "bus_control_dati csdr.vhd(30) " "Verilog HDL or VHDL information at csdr.vhd(30): object \"bus_control_dati\" declared but not used" {  } { { "../csdr.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/csdr.vhd" 30 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510475 "|top|unibus:pdp11|csdr:csdr0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input base_addr\[0\] csdr.vhd(24) " "input port \"base_addr\[0\]\" at csdr.vhd(24) has no fan-out" {  } { { "../csdr.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/csdr.vhd" 24 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510475 "|top|unibus:pdp11|csdr:csdr0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input bus_control_dati csdr.vhd(30) " "input port \"bus_control_dati\" at csdr.vhd(30) has no fan-out" {  } { { "../csdr.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/csdr.vhd" 30 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510475 "|top|unibus:pdp11|csdr:csdr0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rl11 unibus:pdp11\|rl11:rl0 " "Elaborating entity \"rl11\" for hierarchy \"unibus:pdp11\|rl11:rl0\"" {  } { { "../unibus.vhd" "rl0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510477 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gs_vc rl11.vhd(105) " "Verilog HDL or VHDL warning at rl11.vhd(105): object \"gs_vc\" assigned a value but never read" {  } { { "../rl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rl11.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566671510492 "|top|unibus:pdp11|rl11:rl0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "rl11.vhd(273) " "VHDL Case Statement information at rl11.vhd(273): OTHERS choice is never selected" {  } { { "../rl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rl11.vhd" 273 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510492 "|top|unibus:pdp11|rl11:rl0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "rl11.vhd(318) " "VHDL Case Statement information at rl11.vhd(318): OTHERS choice is never selected" {  } { { "../rl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rl11.vhd" 318 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510492 "|top|unibus:pdp11|rl11:rl0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "rl11.vhd(339) " "VHDL Case Statement information at rl11.vhd(339): OTHERS choice is never selected" {  } { { "../rl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rl11.vhd" 339 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510492 "|top|unibus:pdp11|rl11:rl0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "rl11.vhd(357) " "VHDL Case Statement information at rl11.vhd(357): OTHERS choice is never selected" {  } { { "../rl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rl11.vhd" 357 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510492 "|top|unibus:pdp11|rl11:rl0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "rl11.vhd(1073) " "VHDL Case Statement information at rl11.vhd(1073): OTHERS choice is never selected" {  } { { "../rl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rl11.vhd" 1073 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510492 "|top|unibus:pdp11|rl11:rl0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input base_addr\[2..0\] rl11.vhd(24) " "input port \"base_addr\[2..0\]\" at rl11.vhd(24) has no fan-out" {  } { { "../rl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rl11.vhd" 24 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510492 "|top|unibus:pdp11|rl11:rl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rk11 unibus:pdp11\|rk11:rk0 " "Elaborating entity \"rk11\" for hierarchy \"unibus:pdp11\|rk11:rk0\"" {  } { { "../unibus.vhd" "rk0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510494 ""}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "rk11.vhd(385) " "VHDL Case Statement information at rk11.vhd(385): OTHERS choice is never selected" {  } { { "../rk11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rk11.vhd" 385 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510510 "|top|unibus:pdp11|rk11:rk0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "rk11.vhd(1462) " "VHDL Case Statement information at rk11.vhd(1462): OTHERS choice is never selected" {  } { { "../rk11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rk11.vhd" 1462 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510510 "|top|unibus:pdp11|rk11:rk0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input base_addr\[3..0\] rk11.vhd(24) " "input port \"base_addr\[3..0\]\" at rk11.vhd(24) has no fan-out" {  } { { "../rk11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rk11.vhd" 24 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510510 "|top|unibus:pdp11|rk11:rk0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rh11 unibus:pdp11\|rh11:rh0 " "Elaborating entity \"rh11\" for hierarchy \"unibus:pdp11\|rh11:rh0\"" {  } { { "../unibus.vhd" "rh0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510512 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "rmhr rh11.vhd(211) " "Verilog HDL or VHDL information at rh11.vhd(211): object \"rmhr\" declared but not used" {  } { { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 211 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510634 "|top|unibus:pdp11|rh11:rh0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "wrkdb rh11.vhd(246) " "Verilog HDL or VHDL information at rh11.vhd(246): object \"wrkdb\" declared but not used" {  } { { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 246 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510634 "|top|unibus:pdp11|rh11:rh0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "rmclock_piptimer rh11.vhd(250) " "Verilog HDL or VHDL information at rh11.vhd(250): object \"rmclock_piptimer\" declared but not used" {  } { { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 250 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510634 "|top|unibus:pdp11|rh11:rh0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sdcard_xfer_clk rh11.vhd(266) " "Verilog HDL or VHDL information at rh11.vhd(266): object \"sdcard_xfer_clk\" declared but not used" {  } { { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 266 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510634 "|top|unibus:pdp11|rh11:rh0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "hs_offset rh11.vhd(286) " "Verilog HDL or VHDL information at rh11.vhd(286): object \"hs_offset\" declared but not used" {  } { { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 286 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510634 "|top|unibus:pdp11|rh11:rh0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "dn_offset rh11.vhd(288) " "Verilog HDL or VHDL information at rh11.vhd(288): object \"dn_offset\" declared but not used" {  } { { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 288 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510634 "|top|unibus:pdp11|rh11:rh0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "rh11.vhd(329) " "VHDL Case Statement information at rh11.vhd(329): OTHERS choice is never selected" {  } { { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 329 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510634 "|top|unibus:pdp11|rh11:rh0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "rh11.vhd(336) " "VHDL Case Statement information at rh11.vhd(336): OTHERS choice is never selected" {  } { { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 336 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510634 "|top|unibus:pdp11|rh11:rh0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "rh11.vhd(343) " "VHDL Case Statement information at rh11.vhd(343): OTHERS choice is never selected" {  } { { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 343 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510634 "|top|unibus:pdp11|rh11:rh0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "rh11.vhd(466) " "VHDL Case Statement information at rh11.vhd(466): OTHERS choice is never selected" {  } { { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 466 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510634 "|top|unibus:pdp11|rh11:rh0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "rh11.vhd(531) " "VHDL Case Statement information at rh11.vhd(531): OTHERS choice is never selected" {  } { { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 531 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510634 "|top|unibus:pdp11|rh11:rh0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input base_addr\[5..0\] rh11.vhd(24) " "input port \"base_addr\[5..0\]\" at rh11.vhd(24) has no fan-out" {  } { { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 24 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510634 "|top|unibus:pdp11|rh11:rh0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdspi unibus:pdp11\|rh11:rh0\|sdspi:sd1 " "Elaborating entity \"sdspi\" for hierarchy \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\"" {  } { { "../rh11.vhd" "sd1" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510636 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sdcard_xfer_read sdspi.vhd(43) " "Verilog HDL or VHDL information at sdspi.vhd(43): object \"sdcard_xfer_read\" declared but not used" {  } { { "../sdspi.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/sdspi.vhd" 43 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510647 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "need_50mhz sdspi.vhd(117) " "Verilog HDL or VHDL information at sdspi.vhd(117): object \"need_50mhz\" declared but not used" {  } { { "../sdspi.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/sdspi.vhd" 117 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510647 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "sdspi.vhd(678) " "VHDL Case Statement information at sdspi.vhd(678): OTHERS choice is never selected" {  } { { "../sdspi.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/sdspi.vhd" 678 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510647 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input sdcard_xfer_read sdspi.vhd(43) " "input port \"sdcard_xfer_read\" at sdspi.vhd(43) has no fan-out" {  } { { "../sdspi.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/sdspi.vhd" 43 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510647 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xu unibus:pdp11\|xu:xu0 " "Elaborating entity \"xu\" for hierarchy \"unibus:pdp11\|xu:xu0\"" {  } { { "../unibus.vhd" "xu0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510649 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "have_xu_debug xu.vhd(58) " "Verilog HDL or VHDL information at xu.vhd(58): object \"have_xu_debug\" declared but not used" {  } { { "../xu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 58 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510657 "|top|unibus:pdp11|xu:xu0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_init xu.vhd(412) " "Verilog HDL or VHDL warning at xu.vhd(412): object \"cpu_init\" assigned a value but never read" {  } { { "../xu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 412 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566671510658 "|top|unibus:pdp11|xu:xu0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "cpu_addr_match xu.vhd(413) " "Verilog HDL or VHDL information at xu.vhd(413): object \"cpu_addr_match\" declared but not used" {  } { { "../xu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 413 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510658 "|top|unibus:pdp11|xu:xu0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "localbusmaster_nxmabort xu.vhd(448) " "VHDL Signal Declaration warning at xu.vhd(448): used implicit default value for signal \"localbusmaster_nxmabort\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../xu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 448 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566671510658 "|top|unibus:pdp11|xu:xu0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "xu.vhd(969) " "VHDL Case Statement information at xu.vhd(969): OTHERS choice is never selected" {  } { { "../xu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 969 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510658 "|top|unibus:pdp11|xu:xu0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "xu.vhd(996) " "VHDL Case Statement information at xu.vhd(996): OTHERS choice is never selected" {  } { { "../xu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 996 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510658 "|top|unibus:pdp11|xu:xu0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "xu.vhd(1091) " "VHDL Case Statement information at xu.vhd(1091): OTHERS choice is never selected" {  } { { "../xu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 1091 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510658 "|top|unibus:pdp11|xu:xu0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input base_addr\[2..0\] xu.vhd(25) " "input port \"base_addr\[2..0\]\" at xu.vhd(25) has no fan-out" {  } { { "../xu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 25 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510658 "|top|unibus:pdp11|xu:xu0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input have_xu_debug xu.vhd(58) " "input port \"have_xu_debug\" at xu.vhd(58) has no fan-out" {  } { { "../xu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 58 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510658 "|top|unibus:pdp11|xu:xu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu unibus:pdp11\|xu:xu0\|cpu:cpu0 " "Elaborating entity \"cpu\" for hierarchy \"unibus:pdp11\|xu:xu0\|cpu:cpu0\"" {  } { { "../xu.vhd" "cpu0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510659 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "consoledata cpu.vhd(399) " "Verilog HDL or VHDL information at cpu.vhd(399): object \"consoledata\" declared but not used" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 399 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510717 "|top|unibus:pdp11|xu:xu0|cpu:cpu0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu.vhd(1676) " "VHDL Case Statement information at cpu.vhd(1676): OTHERS choice is never selected" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 1676 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510717 "|top|unibus:pdp11|xu:xu0|cpu:cpu0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu.vhd(1720) " "VHDL Case Statement information at cpu.vhd(1720): OTHERS choice is never selected" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 1720 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510717 "|top|unibus:pdp11|xu:xu0|cpu:cpu0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu.vhd(1804) " "VHDL Case Statement information at cpu.vhd(1804): OTHERS choice is never selected" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 1804 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510717 "|top|unibus:pdp11|xu:xu0|cpu:cpu0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu.vhd(3618) " "VHDL Case Statement information at cpu.vhd(3618): OTHERS choice is never selected" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 3618 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510717 "|top|unibus:pdp11|xu:xu0|cpu:cpu0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu.vhd(4330) " "VHDL Case Statement information at cpu.vhd(4330): OTHERS choice is never selected" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 4330 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510717 "|top|unibus:pdp11|xu:xu0|cpu:cpu0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu.vhd(4598) " "VHDL Case Statement information at cpu.vhd(4598): OTHERS choice is never selected" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 4598 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510717 "|top|unibus:pdp11|xu:xu0|cpu:cpu0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu.vhd(5077) " "VHDL Case Statement information at cpu.vhd(5077): OTHERS choice is never selected" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 5077 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510717 "|top|unibus:pdp11|xu:xu0|cpu:cpu0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu.vhd(5306) " "VHDL Case Statement information at cpu.vhd(5306): OTHERS choice is never selected" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 5306 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510717 "|top|unibus:pdp11|xu:xu0|cpu:cpu0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu.vhd(5362) " "VHDL Case Statement information at cpu.vhd(5362): OTHERS choice is never selected" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 5362 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510717 "|top|unibus:pdp11|xu:xu0|cpu:cpu0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input cpu_stack_limit\[7..0\] cpu.vhd(64) " "input port \"cpu_stack_limit\[7..0\]\" at cpu.vhd(64) has no fan-out" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 64 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510717 "|top|unibus:pdp11|xu:xu0|cpu:cpu0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input pir_in\[8..0\] cpu.vhd(78) " "input port \"pir_in\[8..0\]\" at cpu.vhd(78) has no fan-out" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 78 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510717 "|top|unibus:pdp11|xu:xu0|cpu:cpu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmu unibus:pdp11\|xu:xu0\|mmu:mmu0 " "Elaborating entity \"mmu\" for hierarchy \"unibus:pdp11\|xu:xu0\|mmu:mmu0\"" {  } { { "../xu.vhd" "mmu0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510724 ""}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input cons_consphy\[5..0\] mmu.vhd(71) " "input port \"cons_consphy\[5..0\]\" at mmu.vhd(71) has no fan-out" {  } { { "../mmu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 71 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510737 "|top|unibus:pdp11|xu:xu0|mmu:mmu0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input psw\[11..0\] mmu.vhd(83) " "input port \"psw\[11..0\]\" at mmu.vhd(83) has no fan-out" {  } { { "../mmu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 83 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510737 "|top|unibus:pdp11|xu:xu0|mmu:mmu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xubr unibus:pdp11\|xu:xu0\|xubr:xubr0 " "Elaborating entity \"xubr\" for hierarchy \"unibus:pdp11\|xu:xu0\|xubr:xubr0\"" {  } { { "../xu.vhd" "xubr0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510744 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "bus_control_dati xubrt45.vhd(31) " "Verilog HDL or VHDL information at xubrt45.vhd(31): object \"bus_control_dati\" declared but not used" {  } { { "../xubrt45.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubrt45.vhd" 31 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510752 "|top|unibus:pdp11|xu:xu0|xubr:xubr0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "reset xubrt45.vhd(35) " "Verilog HDL or VHDL information at xubrt45.vhd(35): object \"reset\" declared but not used" {  } { { "../xubrt45.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubrt45.vhd" 35 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510752 "|top|unibus:pdp11|xu:xu0|xubr:xubr0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input base_addr\[12..0\] xubrt45.vhd(25) " "input port \"base_addr\[12..0\]\" at xubrt45.vhd(25) has no fan-out" {  } { { "../xubrt45.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubrt45.vhd" 25 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510752 "|top|unibus:pdp11|xu:xu0|xubr:xubr0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input bus_control_dati xubrt45.vhd(31) " "input port \"bus_control_dati\" at xubrt45.vhd(31) has no fan-out" {  } { { "../xubrt45.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubrt45.vhd" 31 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510752 "|top|unibus:pdp11|xu:xu0|xubr:xubr0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset xubrt45.vhd(35) " "input port \"reset\" at xubrt45.vhd(35) has no fan-out" {  } { { "../xubrt45.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubrt45.vhd" 35 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510752 "|top|unibus:pdp11|xu:xu0|xubr:xubr0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xubl unibus:pdp11\|xu:xu0\|xubl:xubl0 " "Elaborating entity \"xubl\" for hierarchy \"unibus:pdp11\|xu:xu0\|xubl:xubl0\"" {  } { { "../xu.vhd" "xubl0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510753 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bus_dati xubl.vhd(31) " "VHDL Signal Declaration warning at xubl.vhd(31): used implicit default value for signal \"bus_dati\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../xubl.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566671510763 "|top|unibus:pdp11|xu:xu0|xubl:xubl0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "bus_control_dati xubl.vhd(33) " "Verilog HDL or VHDL information at xubl.vhd(33): object \"bus_control_dati\" declared but not used" {  } { { "../xubl.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" 33 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510763 "|top|unibus:pdp11|xu:xu0|xubl:xubl0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "bus_control_datob xubl.vhd(35) " "Verilog HDL or VHDL information at xubl.vhd(35): object \"bus_control_datob\" declared but not used" {  } { { "../xubl.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" 35 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510763 "|top|unibus:pdp11|xu:xu0|xubl:xubl0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "bus_master_nxm xubl.vhd(42) " "Verilog HDL or VHDL information at xubl.vhd(42): object \"bus_master_nxm\" declared but not used" {  } { { "../xubl.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" 42 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510763 "|top|unibus:pdp11|xu:xu0|xubl:xubl0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "xubl.vhd(270) " "VHDL Case Statement information at xubl.vhd(270): OTHERS choice is never selected" {  } { { "../xubl.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" 270 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510763 "|top|unibus:pdp11|xu:xu0|xubl:xubl0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input base_addr\[3..0\] xubl.vhd(24) " "input port \"base_addr\[3..0\]\" at xubl.vhd(24) has no fan-out" {  } { { "../xubl.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" 24 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510763 "|top|unibus:pdp11|xu:xu0|xubl:xubl0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input bus_addr\[0\] xubl.vhd(30) " "input port \"bus_addr\[0\]\" at xubl.vhd(30) has no fan-out" {  } { { "../xubl.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" 30 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510763 "|top|unibus:pdp11|xu:xu0|xubl:xubl0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input bus_control_dati xubl.vhd(33) " "input port \"bus_control_dati\" at xubl.vhd(33) has no fan-out" {  } { { "../xubl.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" 33 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510763 "|top|unibus:pdp11|xu:xu0|xubl:xubl0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input bus_control_datob xubl.vhd(35) " "input port \"bus_control_datob\" at xubl.vhd(35) has no fan-out" {  } { { "../xubl.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" 35 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510763 "|top|unibus:pdp11|xu:xu0|xubl:xubl0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input bus_master_nxm xubl.vhd(42) " "input port \"bus_master_nxm\" at xubl.vhd(42) has no fan-out" {  } { { "../xubl.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" 42 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510763 "|top|unibus:pdp11|xu:xu0|xubl:xubl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xubm unibus:pdp11\|xu:xu0\|xubm:xubm0 " "Elaborating entity \"xubm\" for hierarchy \"unibus:pdp11\|xu:xu0\|xubm:xubm0\"" {  } { { "../xu.vhd" "xubm0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510764 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "bus_master_nxm xubm.vhd(42) " "Verilog HDL or VHDL information at xubm.vhd(42): object \"bus_master_nxm\" declared but not used" {  } { { "../xubm.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubm.vhd" 42 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510774 "|top|unibus:pdp11|xu:xu0|xubm:xubm0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "localbus_master_nxm xubm.vhd(52) " "Verilog HDL or VHDL information at xubm.vhd(52): object \"localbus_master_nxm\" declared but not used" {  } { { "../xubm.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubm.vhd" 52 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510774 "|top|unibus:pdp11|xu:xu0|xubm:xubm0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "cs xubm.vhd(77) " "Verilog HDL or VHDL information at xubm.vhd(77): object \"cs\" declared but not used" {  } { { "../xubm.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubm.vhd" 77 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510774 "|top|unibus:pdp11|xu:xu0|xubm:xubm0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "xubm.vhd(128) " "VHDL Case Statement information at xubm.vhd(128): OTHERS choice is never selected" {  } { { "../xubm.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubm.vhd" 128 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510774 "|top|unibus:pdp11|xu:xu0|xubm:xubm0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "xubm.vhd(154) " "VHDL Case Statement information at xubm.vhd(154): OTHERS choice is never selected" {  } { { "../xubm.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubm.vhd" 154 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510774 "|top|unibus:pdp11|xu:xu0|xubm:xubm0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "xubm.vhd(273) " "VHDL Case Statement information at xubm.vhd(273): OTHERS choice is never selected" {  } { { "../xubm.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubm.vhd" 273 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510774 "|top|unibus:pdp11|xu:xu0|xubm:xubm0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input base_addr\[2..0\] xubm.vhd(24) " "input port \"base_addr\[2..0\]\" at xubm.vhd(24) has no fan-out" {  } { { "../xubm.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubm.vhd" 24 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510774 "|top|unibus:pdp11|xu:xu0|xubm:xubm0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input bus_master_nxm xubm.vhd(42) " "input port \"bus_master_nxm\" at xubm.vhd(42) has no fan-out" {  } { { "../xubm.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubm.vhd" 42 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510774 "|top|unibus:pdp11|xu:xu0|xubm:xubm0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input localbus_master_nxm xubm.vhd(52) " "input port \"localbus_master_nxm\" at xubm.vhd(52) has no fan-out" {  } { { "../xubm.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubm.vhd" 52 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510774 "|top|unibus:pdp11|xu:xu0|xubm:xubm0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dr11c unibus:pdp11\|dr11c:dr11c0 " "Elaborating entity \"dr11c\" for hierarchy \"unibus:pdp11\|dr11c:dr11c0\"" {  } { { "../unibus.vhd" "dr11c0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510776 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "dr11c_in dr11c.vhd(44) " "Verilog HDL or VHDL information at dr11c.vhd(44): object \"dr11c_in\" declared but not used" {  } { { "../dr11c.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/dr11c.vhd" 44 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510801 "|top|unibus:pdp11|dr11c:dr11c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "dr11c_reqa dr11c.vhd(46) " "Verilog HDL or VHDL information at dr11c.vhd(46): object \"dr11c_reqa\" declared but not used" {  } { { "../dr11c.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/dr11c.vhd" 46 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510801 "|top|unibus:pdp11|dr11c:dr11c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "dr11c_reqb dr11c.vhd(47) " "Verilog HDL or VHDL information at dr11c.vhd(47): object \"dr11c_reqb\" declared but not used" {  } { { "../dr11c.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/dr11c.vhd" 47 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510801 "|top|unibus:pdp11|dr11c:dr11c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "clk50mhz dr11c.vhd(58) " "Verilog HDL or VHDL information at dr11c.vhd(58): object \"clk50mhz\" declared but not used" {  } { { "../dr11c.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/dr11c.vhd" 58 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510801 "|top|unibus:pdp11|dr11c:dr11c0"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "dr11c.vhd(181) " "VHDL Case Statement information at dr11c.vhd(181): OTHERS choice is never selected" {  } { { "../dr11c.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/dr11c.vhd" 181 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510801 "|top|unibus:pdp11|dr11c:dr11c0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input base_addr\[2..0\] dr11c.vhd(24) " "input port \"base_addr\[2..0\]\" at dr11c.vhd(24) has no fan-out" {  } { { "../dr11c.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/dr11c.vhd" 24 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510801 "|top|unibus:pdp11|dr11c:dr11c0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input dr11c_in dr11c.vhd(44) " "input port \"dr11c_in\" at dr11c.vhd(44) has no fan-out" {  } { { "../dr11c.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/dr11c.vhd" 44 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510801 "|top|unibus:pdp11|dr11c:dr11c0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input dr11c_reqa dr11c.vhd(46) " "input port \"dr11c_reqa\" at dr11c.vhd(46) has no fan-out" {  } { { "../dr11c.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/dr11c.vhd" 46 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510801 "|top|unibus:pdp11|dr11c:dr11c0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input dr11c_reqb dr11c.vhd(47) " "input port \"dr11c_reqb\" at dr11c.vhd(47) has no fan-out" {  } { { "../dr11c.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/dr11c.vhd" 47 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510801 "|top|unibus:pdp11|dr11c:dr11c0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk50mhz dr11c.vhd(58) " "input port \"clk50mhz\" at dr11c.vhd(58) has no fan-out" {  } { { "../dr11c.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/dr11c.vhd" 58 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1566671510801 "|top|unibus:pdp11|dr11c:dr11c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paneldriver paneldriver:panel " "Elaborating entity \"paneldriver\" for hierarchy \"paneldriver:panel\"" {  } { { "top.vhd" "panel" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510803 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "panel_sw paneldriver.vhd(117) " "Verilog HDL or VHDL information at paneldriver.vhd(117): object \"panel_sw\" declared but not used" {  } { { "../paneldriver.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/paneldriver.vhd" 117 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1566671510819 "|top|paneldriver:panel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_parh paneldriver.vhd(163) " "Verilog HDL or VHDL warning at paneldriver.vhd(163): object \"temp_parh\" assigned a value but never read" {  } { { "../paneldriver.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/paneldriver.vhd" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566671510819 "|top|paneldriver:panel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_parl paneldriver.vhd(164) " "Verilog HDL or VHDL warning at paneldriver.vhd(164): object \"temp_parl\" assigned a value but never read" {  } { { "../paneldriver.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/paneldriver.vhd" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566671510819 "|top|paneldriver:panel"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "paneldriver.vhd(571) " "VHDL Case Statement information at paneldriver.vhd(571): OTHERS choice is never selected" {  } { { "../paneldriver.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/paneldriver.vhd" 571 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Quartus II" 0 -1 1566671510819 "|top|paneldriver:panel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paneldb paneldriver:panel\|paneldb:db1 " "Elaborating entity \"paneldb\" for hierarchy \"paneldriver:panel\|paneldb:db1\"" {  } { { "../paneldriver.vhd" "db1" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/paneldriver.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "panelos paneldriver:panel\|panelos:pl_load " "Elaborating entity \"panelos\" for hierarchy \"paneldriver:panel\|panelos:pl_load\"" {  } { { "../paneldriver.vhd" "pl_load" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/paneldriver.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssegdecoder ssegdecoder:ssegd3 " "Elaborating entity \"ssegdecoder\" for hierarchy \"ssegdecoder:ssegd3\"" {  } { { "top.vhd" "ssegd3" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671510843 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdcard_idle " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdcard_idle\"" {  } { { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 273 -1 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671512240 "|top|unibus:pdp11|rh11:rh0|sdcard_idle"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1566671512240 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1566671512240 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "15 " "Found 15 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|ubmb2 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|ubmb2\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "ubmb2" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 240 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566671523302 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|ubmb0 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|ubmb0\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "ubmb0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 166 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566671523302 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|ubmb1 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|ubmb1\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "ubmb1" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 203 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566671523302 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "unibus:pdp11\|mmu:mmu0\|pdr0_00 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|pdr0_00\" is uninferred due to inappropriate RAM size" {  } { { "../mmu.vhd" "pdr0_00" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 450 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1566671523302 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "unibus:pdp11\|mmu:mmu0\|pdr0_01 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|pdr0_01\" is uninferred due to inappropriate RAM size" {  } { { "../mmu.vhd" "pdr0_01" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 468 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1566671523302 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "unibus:pdp11\|mmu:mmu0\|pdr0_11 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|pdr0_11\" is uninferred due to inappropriate RAM size" {  } { { "../mmu.vhd" "pdr0_11" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 486 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1566671523302 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|pdr1_00 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|pdr1_00\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "pdr1_00" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 393 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566671523302 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|pdr1_01 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|pdr1_01\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "pdr1_01" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 411 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566671523302 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|pdr1_11 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|pdr1_11\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "pdr1_11" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 429 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566671523302 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|par1_00 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|par1_00\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "par1_00" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 278 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566671523302 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|par1_01 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|par1_01\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "par1_01" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 296 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566671523302 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|par1_11 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|par1_11\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "par1_11" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 314 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566671523302 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|par0_00 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|par0_00\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "par0_00" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 335 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566671523302 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|par0_01 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|par0_01\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "par0_01" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 353 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566671523302 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|par0_11 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|par0_11\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "par0_11" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 371 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566671523302 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1566671523302 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|xu:xu0\|xubr:xubr0\|memo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|xu:xu0\|xubr:xubr0\|memo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pdp11d.ram1_xubr_4040b0.hdl.mif " "Parameter INIT_FILE set to db/pdp11d.ram1_xubr_4040b0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|xu:xu0\|xubr:xubr0\|meme_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|xu:xu0\|xubr:xubr0\|meme_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pdp11d.ram0_xubr_4040b0.hdl.mif " "Parameter INIT_FILE set to db/pdp11d.ram0_xubr_4040b0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|m9312h:bootrom1\|memo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|m9312h:bootrom1\|memo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pdp11d.ram1_m9312h_d9be0d9d.hdl.mif " "Parameter INIT_FILE set to db/pdp11d.ram1_m9312h_d9be0d9d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|m9312l:bootrom0\|memo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|m9312l:bootrom0\|memo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pdp11d.ram1_m9312l_d9be0d81.hdl.mif " "Parameter INIT_FILE set to db/pdp11d.ram1_m9312l_d9be0d81.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|m9312h:bootrom1\|meme_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|m9312h:bootrom1\|meme_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pdp11d.ram0_m9312h_d9be0d9d.hdl.mif " "Parameter INIT_FILE set to db/pdp11d.ram0_m9312h_d9be0d9d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|m9312l:bootrom0\|meme_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|m9312l:bootrom0\|meme_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pdp11d.ram0_m9312l_d9be0d81.hdl.mif " "Parameter INIT_FILE set to db/pdp11d.ram0_m9312l_d9be0d81.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|wsector_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|wsector_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|wsector_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|wsector_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|rsector_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|rsector_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK1 " "Parameter OUTDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566671617230 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566671617230 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1566671617230 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "unibus:pdp11\|cpu:cpu0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unibus:pdp11\|cpu:cpu0\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671617238 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1566671617238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:memo_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:memo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671617304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:memo_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:memo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pdp11d.ram1_xubr_4040b0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pdp11d.ram1_xubr_4040b0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617304 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566671617304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lrk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lrk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lrk1 " "Found entity 1: altsyncram_lrk1" {  } { { "db/altsyncram_lrk1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_lrk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671617365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671617365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:meme_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:meme_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671617399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:meme_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:meme_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pdp11d.ram0_xubr_4040b0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pdp11d.ram0_xubr_4040b0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617399 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566671617399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_krk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_krk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_krk1 " "Found entity 1: altsyncram_krk1" {  } { { "db/altsyncram_krk1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_krk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671617447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671617447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|m9312h:bootrom1\|altsyncram:memo_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|m9312h:bootrom1\|altsyncram:memo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671617465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|m9312h:bootrom1\|altsyncram:memo_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|m9312h:bootrom1\|altsyncram:memo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pdp11d.ram1_m9312h_d9be0d9d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pdp11d.ram1_m9312h_d9be0d9d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617465 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566671617465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ob61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ob61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ob61 " "Found entity 1: altsyncram_ob61" {  } { { "db/altsyncram_ob61.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_ob61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671617515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671617515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|m9312l:bootrom0\|altsyncram:memo_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|m9312l:bootrom0\|altsyncram:memo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671617536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|m9312l:bootrom0\|altsyncram:memo_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|m9312l:bootrom0\|altsyncram:memo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pdp11d.ram1_m9312l_d9be0d81.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pdp11d.ram1_m9312l_d9be0d81.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617536 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566671617536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8a61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8a61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8a61 " "Found entity 1: altsyncram_8a61" {  } { { "db/altsyncram_8a61.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_8a61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671617583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671617583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|m9312h:bootrom1\|altsyncram:meme_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|m9312h:bootrom1\|altsyncram:meme_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671617605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|m9312h:bootrom1\|altsyncram:meme_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|m9312h:bootrom1\|altsyncram:meme_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pdp11d.ram0_m9312h_d9be0d9d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pdp11d.ram0_m9312h_d9be0d9d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617605 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566671617605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nb61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nb61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nb61 " "Found entity 1: altsyncram_nb61" {  } { { "db/altsyncram_nb61.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_nb61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671617654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671617654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|m9312l:bootrom0\|altsyncram:meme_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|m9312l:bootrom0\|altsyncram:meme_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671617680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|m9312l:bootrom0\|altsyncram:meme_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|m9312l:bootrom0\|altsyncram:meme_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pdp11d.ram0_m9312l_d9be0d81.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pdp11d.ram0_m9312l_d9be0d81.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617680 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566671617680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7a61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7a61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7a61 " "Found entity 1: altsyncram_7a61" {  } { { "db/altsyncram_7a61.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_7a61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671617729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671617729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671617752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617752 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566671617752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pd1 " "Found entity 1: altsyncram_7pd1" {  } { { "db/altsyncram_7pd1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_7pd1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671617800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671617800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_51i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_51i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_51i1 " "Found entity 1: altsyncram_51i1" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_51i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671617854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671617854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1 " "Elaborated megafunction instantiation \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671617884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1 " "Instantiated megafunction \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617885 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566671617885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:rsector_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:rsector_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671617902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:rsector_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:rsector_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671617902 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566671617902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fnd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fnd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fnd1 " "Found entity 1: altsyncram_fnd1" {  } { { "db/altsyncram_fnd1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_fnd1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671617949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671617949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l2m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l2m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l2m1 " "Found entity 1: altsyncram_l2m1" {  } { { "db/altsyncram_l2m1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_l2m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671618007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671618007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|cpu:cpu0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"unibus:pdp11\|cpu:cpu0\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671618058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|cpu:cpu0\|lpm_mult:Mult0 " "Instantiated megafunction \"unibus:pdp11\|cpu:cpu0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671618058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671618058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671618058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671618058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671618058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671618058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671618058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671618058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566671618058 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566671618058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h1t " "Found entity 1: mult_h1t" {  } { { "db/mult_h1t.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/mult_h1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566671618106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566671618106 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a0 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a0\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_51i1.tdf" 43 2 0 } } { "db/altsyncram_7pd1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_7pd1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671618320 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_1|altsyncram_7pd1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a1 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a1\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_51i1.tdf" 72 2 0 } } { "db/altsyncram_7pd1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_7pd1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671618320 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_1|altsyncram_7pd1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a2 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a2\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_51i1.tdf" 101 2 0 } } { "db/altsyncram_7pd1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_7pd1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671618320 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_1|altsyncram_7pd1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a3 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a3\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_51i1.tdf" 130 2 0 } } { "db/altsyncram_7pd1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_7pd1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671618320 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_1|altsyncram_7pd1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a4 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a4\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_51i1.tdf" 159 2 0 } } { "db/altsyncram_7pd1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_7pd1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671618320 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_1|altsyncram_7pd1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a5 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a5\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_51i1.tdf" 188 2 0 } } { "db/altsyncram_7pd1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_7pd1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671618320 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_1|altsyncram_7pd1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a6 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a6\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_51i1.tdf" 217 2 0 } } { "db/altsyncram_7pd1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_7pd1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671618320 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_1|altsyncram_7pd1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a7 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a7\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_51i1.tdf" 246 2 0 } } { "db/altsyncram_7pd1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_7pd1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671618320 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_1|altsyncram_7pd1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a8 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a8\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_51i1.tdf" 275 2 0 } } { "db/altsyncram_7pd1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_7pd1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671618320 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_1|altsyncram_7pd1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a7 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a7\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_51i1.tdf" 246 2 0 } } { "db/altsyncram_7pd1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_7pd1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671618320 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_0|altsyncram_7pd1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a8 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a8\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_51i1.tdf" 275 2 0 } } { "db/altsyncram_7pd1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_7pd1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671618320 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_0|altsyncram_7pd1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a9 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a9\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_51i1.tdf" 304 2 0 } } { "db/altsyncram_7pd1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_7pd1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671618320 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_0|altsyncram_7pd1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a10 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a10\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_51i1.tdf" 333 2 0 } } { "db/altsyncram_7pd1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_7pd1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671618320 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_0|altsyncram_7pd1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a11 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a11\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_51i1.tdf" 362 2 0 } } { "db/altsyncram_7pd1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_7pd1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671618320 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_0|altsyncram_7pd1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a12 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a12\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_51i1.tdf" 391 2 0 } } { "db/altsyncram_7pd1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_7pd1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671618320 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_0|altsyncram_7pd1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a13 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a13\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_51i1.tdf" 420 2 0 } } { "db/altsyncram_7pd1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_7pd1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671618320 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_0|altsyncram_7pd1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a14 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a14\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_51i1.tdf" 449 2 0 } } { "db/altsyncram_7pd1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_7pd1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671618320 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_0|altsyncram_7pd1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a15 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_7pd1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a15\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_51i1.tdf" 478 2 0 } } { "db/altsyncram_7pd1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/db/altsyncram_7pd1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671618320 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_0|altsyncram_7pd1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1566671618320 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1566671618320 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1566671620576 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rts GND " "Pin \"rts\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566671637014 "|top|rts"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_addr\[12\] GND " "Pin \"dram_addr\[12\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 624 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566671637014 "|top|dram_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_ba_1 GND " "Pin \"dram_ba_1\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566671637014 "|top|dram_ba_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_cke VCC " "Pin \"dram_cke\" is stuck at VCC" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566671637014 "|top|dram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "greenled\[3\] GND " "Pin \"greenled\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566671637014 "|top|greenled[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "greenled\[4\] GND " "Pin \"greenled\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566671637014 "|top|greenled[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "greenled\[5\] GND " "Pin \"greenled\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566671637014 "|top|greenled[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "greenled\[6\] GND " "Pin \"greenled\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566671637014 "|top|greenled[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "greenled\[7\] GND " "Pin \"greenled\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566671637014 "|top|greenled[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redled\[3\] GND " "Pin \"redled\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566671637014 "|top|redled[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redled\[8\] GND " "Pin \"redled\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566671637014 "|top|redled[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redled\[9\] GND " "Pin \"redled\[9\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566671637014 "|top|redled[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1566671637014 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2211 " "2211 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1566671653117 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sdcard_read_done " "Logic cell \"unibus:pdp11\|rh11:rh0\|sdcard_read_done\"" {  } { { "../rh11.vhd" "sdcard_read_done" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671653203 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[22\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[22\]\"" {  } { { "../rh11.vhd" "sd_addr\[22\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671653203 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[21\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[21\]\"" {  } { { "../rh11.vhd" "sd_addr\[21\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671653203 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[20\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[20\]\"" {  } { { "../rh11.vhd" "sd_addr\[20\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671653203 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[19\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[19\]\"" {  } { { "../rh11.vhd" "sd_addr\[19\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671653203 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[18\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[18\]\"" {  } { { "../rh11.vhd" "sd_addr\[18\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671653203 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[17\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[17\]\"" {  } { { "../rh11.vhd" "sd_addr\[17\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671653203 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[16\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[16\]\"" {  } { { "../rh11.vhd" "sd_addr\[16\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671653203 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[15\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[15\]\"" {  } { { "../rh11.vhd" "sd_addr\[15\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671653203 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[14\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[14\]\"" {  } { { "../rh11.vhd" "sd_addr\[14\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671653203 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[13\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[13\]\"" {  } { { "../rh11.vhd" "sd_addr\[13\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671653203 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[12\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[12\]\"" {  } { { "../rh11.vhd" "sd_addr\[12\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671653203 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[11\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[11\]\"" {  } { { "../rh11.vhd" "sd_addr\[11\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671653203 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[10\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[10\]\"" {  } { { "../rh11.vhd" "sd_addr\[10\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671653203 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[9\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[9\]\"" {  } { { "../rh11.vhd" "sd_addr\[9\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671653203 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[8\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[8\]\"" {  } { { "../rh11.vhd" "sd_addr\[8\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671653203 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[7\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[7\]\"" {  } { { "../rh11.vhd" "sd_addr\[7\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671653203 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[6\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[6\]\"" {  } { { "../rh11.vhd" "sd_addr\[6\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671653203 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[5\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[5\]\"" {  } { { "../rh11.vhd" "sd_addr\[5\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671653203 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[4\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[4\]\"" {  } { { "../rh11.vhd" "sd_addr\[4\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671653203 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[3\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[3\]\"" {  } { { "../rh11.vhd" "sd_addr\[3\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671653203 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[2\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[2\]\"" {  } { { "../rh11.vhd" "sd_addr\[2\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671653203 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[1\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[1\]\"" {  } { { "../rh11.vhd" "sd_addr\[1\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671653203 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[0\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[0\]\"" {  } { { "../rh11.vhd" "sd_addr\[0\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671653203 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1566671653203 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1566671654496 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671654496 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cts " "No output dependent on input pin \"cts\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671655893 "|top|cts"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671655893 "|top|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671655893 "|top|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671655893 "|top|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671655893 "|top|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671655893 "|top|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671655893 "|top|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671655893 "|top|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671655893 "|top|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671655893 "|top|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1dram/top.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566671655893 "|top|sw[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1566671655893 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20235 " "Implemented 20235 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1566671655894 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1566671655894 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "28 " "Implemented 28 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1566671655894 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20021 " "Implemented 20021 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1566671655894 ""} { "Info" "ICUT_CUT_TM_RAMS" "78 " "Implemented 78 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1566671655894 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1566671655894 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1566671655894 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1566671655894 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566671656050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 24 20:34:16 2019 " "Processing ended: Sat Aug 24 20:34:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566671656050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:29 " "Elapsed time: 00:02:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566671656050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:27 " "Total CPU time (on all processors): 00:02:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566671656050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1566671656050 ""}
