<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Day 5.2: Shift Registers — Accelerated HDL for Digital System Design</title>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/reveal.min.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/theme/white.min.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.9.0/styles/vs2015.min.css">
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@400;600;700&family=JetBrains+Mono:wght@400;700&display=swap" rel="stylesheet">
    <link rel="stylesheet" href="../../theme/ucf-hdl.css">
    <style>
        .two-col { display: flex; gap: 2em; }
        .two-col .col { flex: 1; }
        .panel { padding: 1em; border-radius: 8px; }
        .panel-sw { background: #F3E5F5; border: 2px solid #9C27B0; }
        .panel-hw { background: #E3F2FD; border: 2px solid #1565C0; }
        .panel-good { background: #E8F5E9; border: 2px solid #2E7D32; }
        .panel-bad { background: #FFEBEE; border: 2px solid #C62828; }
        .panel-neutral { background: #FFF8E1; border: 2px solid #F9A825; }
        .check { color: #2E7D32; font-weight: 700; }
        .cross { color: #C62828; font-weight: 700; }
    </style>
</head>
<body>
<div class="reveal">
<div class="slides">

<!-- TITLE SLIDE -->
<section class="title-slide" data-background-color="#000000">
    <div style="margin-bottom:1em;">
        <span style="color:#FFC904;font-weight:700;font-size:0.6em;letter-spacing:0.15em;text-transform:uppercase;">
            Day 5 · Counters, Shift Registers &amp; Debouncing
        </span>
    </div>
    <h1 style="color:#FFC904;border-bottom:none;font-size:2.2em;">Shift Registers</h1>
    <p class="subtitle" style="color:#E8E8E4;">Video 2 of 4 · ~12 minutes</p>
    <p class="course-info" style="color:#888;">UCF · Department of ECE</p>
</section>

<section>
    <h2>What Is a Shift Register?</h2>
    <p style="font-size:0.85em;">A chain of flip-flops where each stage passes its value to the next on every clock edge. Data moves <strong>one position per clock cycle</strong>.</p>
    <pre class="synth fragment"><code class="language-verilog">// 8-bit SIPO: Serial In, Parallel Out
reg [7:0] r_shift;

always @(posedge i_clk) begin
    if (i_reset)
        r_shift <= 8'b0;
    else if (i_shift_en)
        r_shift <= {i_serial_in, r_shift[7:1]};
        // New bit at MSB, everything shifts right
end

assign o_parallel_out = r_shift;</code></pre>
    <aside class="notes">A shift register moves data one position per clock. This Serial-In-Parallel-Out version accepts one bit per clock and presents all 8 bits at once. The concatenation operator does the shifting — new bit at MSB, old bits shift right.</aside>
</section>
<section>
    <h2>The Four Configurations</h2>
    <table style="margin-top:0.5em;font-size:0.7em;">
        <thead><tr><th>Type</th><th>Input</th><th>Output</th><th>Use Case</th></tr></thead>
        <tbody>
            <tr class="fragment"><td><strong>SISO</strong></td><td>1 bit/clk</td><td>1 bit/clk</td><td>Delay line, pipeline</td></tr>
            <tr class="fragment"><td><strong>SIPO</strong></td><td>1 bit/clk</td><td>N bits at once</td><td>Serial receiver (<strong>UART RX</strong>)</td></tr>
            <tr class="fragment"><td><strong>PISO</strong></td><td>N bits at once</td><td>1 bit/clk</td><td>Serial transmitter (<strong>UART TX</strong>)</td></tr>
            <tr class="fragment"><td><strong>PIPO</strong></td><td>N bits at once</td><td>N bits at once</td><td>Register with shift</td></tr>
        </tbody>
    </table>
    <div class="fragment callout" style="font-size:0.75em;">
        <strong>Week 3 connection:</strong> UART TX is fundamentally a PISO shift register. UART RX is a SIPO. Understanding these now prepares you directly for serial communication.
    </div>
    <aside class="notes">Four configurations. SIPO is the UART receiver. PISO is the UART transmitter. These aren't abstract — they're the exact building blocks you'll use in Week 3.</aside>
</section>
<section>
    <h2>PISO — Parallel In, Serial Out</h2>
    <pre class="synth"><code class="language-verilog" data-noescape>module shift_reg_piso #(parameter WIDTH = 8)(
    input  wire              i_clk, i_reset,
    input  wire              i_load, i_shift_en,
    input  wire [WIDTH-1:0]  i_parallel_in,
    output wire              o_serial_out
);
    reg [WIDTH-1:0] r_shift;

    always @(posedge i_clk) begin
        if (i_reset)
            r_shift <= 0;
<span class="fragment">        else if (i_load)
            r_shift <= i_parallel_in;       // load byte</span>
<span class="fragment">        else if (i_shift_en)
            r_shift <= {1'b0, r_shift[WIDTH-1:1]};  // shift right</span>
    end

    assign o_serial_out = r_shift[0];  // LSB out first
endmodule</code></pre>
    <div class="fragment callout" style="font-size:0.7em;">
        Load has priority over shift. Load a byte, then clock it out one bit at a time — this is exactly how UART TX works.
    </div>
    <aside class="notes">PISO: load a parallel byte, then shift it out one bit at a time. Load has priority over shift. The LSB comes out first — matching UART convention. This is literally the core of the UART transmitter you'll build in Week 3.</aside>
</section>
<section>
    <h2>Key Takeaways</h2>
    <div style="margin-top:0.5em;">
        <p class="fragment" style="font-size:0.85em;">
            <span style="color:#FFC904;font-size:1.3em;font-weight:700;">①</span>&ensp;Shift registers move data one bit per clock via concatenation.
        </p>
        <p class="fragment" style="font-size:0.85em;">
            <span style="color:#FFC904;font-size:1.3em;font-weight:700;">②</span>&ensp;SIPO = serial receiver (UART RX). PISO = serial transmitter (UART TX).
        </p>
        <p class="fragment" style="font-size:0.85em;">
            <span style="color:#FFC904;font-size:1.3em;font-weight:700;">③</span>&ensp;Load has priority over shift — <code>if/else</code> chain enforces this.
        </p>
        <p class="fragment" style="font-size:0.85em;">
            <span style="color:#FFC904;font-size:1.3em;font-weight:700;">④</span>&ensp;These are the exact building blocks for Week 3 serial protocols.
        </p>
    </div>
</section>
<section data-background-color="#000000">
    <div style="text-align:center;">
        <p style="color:#FFC904;font-size:0.7em;font-weight:600;letter-spacing:0.1em;text-transform:uppercase;">Up Next</p>
        <h2 style="color:#FFFFFF;font-size:1.8em;">Metastability &amp; Synchronizers</h2>
        <p style="color:#E8E8E4;font-size:0.8em;margin-top:0.5em;">Video 3 of 4 · ~12 minutes</p>
        <p style="color:#888;font-size:0.6em;margin-top:2em;">When the physical world meets your clock — and how to handle it safely.</p>
    </div>
</section>


</div></div>
<script src="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/reveal.min.js"></script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/plugin/highlight/highlight.min.js"></script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/plugin/notes/notes.min.js"></script>
<script>
Reveal.initialize({
    hash: true, slideNumber: 'c/t', showSlideNumber: 'all',
    width: 1280, height: 720, margin: 0.04,
    transition: 'slide', transitionSpeed: 'default', backgroundTransition: 'fade',
    plugins: [ RevealHighlight, RevealNotes ],
});
</script>
</body>
</html>