Simulating a cache with 16 total lines; each line has 4 words
Each set in the cache contains 4 lines; there are 4 sets
$$$ transferring word [0-3] from the memory to the cache
$$$ transferring word [0-0] from the cache to the processor
$$$ transferring word [8-11] from the memory to the cache
$$$ transferring word [9-9] from the cache to the processor
$$$ transferring word [1-1] from the cache to the processor
$$$ transferring word [10-10] from the processor to the cache
$$$ transferring word [2-2] from the cache to the processor
$$$ transferring word [3-3] from the cache to the processor
$$$ transferring word [9-9] from the processor to the cache
$$$ transferring word [4-7] from the memory to the cache
$$$ transferring word [4-4] from the cache to the processor
$$$ transferring word [9-9] from the cache to the processor
$$$ transferring word [5-5] from the cache to the processor
$$$ transferring word [10-10] from the cache to the processor
$$$ transferring word [6-6] from the cache to the processor
$$$ transferring word [7-7] from the cache to the processor
$$$ transferring word [11-11] from the processor to the cache
$$$ transferring word [8-8] from the cache to the processor
machine halted
total of 9 instructions executed
final state of machine:

@@@
state:
	pc 9
	memory:
		mem[ 0 ] 8454153
		mem[ 1 ] 12648458
		mem[ 2 ] 589825
		mem[ 3 ] 12648457
		mem[ 4 ] 8454153
		mem[ 5 ] 8519690
		mem[ 6 ] 655363
		mem[ 7 ] 12779531
		mem[ 8 ] 25165824
		mem[ 9 ] 10
		mem[ 10 ] 0
		mem[ 11 ] 0
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 20
		reg[ 2 ] 10
		reg[ 3 ] 30
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
end state
