Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Dec  9 14:06:18 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 man/brx/addr_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            man/lab8_io_core_inst/val3_out_buf_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 1.375ns (27.456%)  route 3.633ns (72.544%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=315, estimated)      1.641     5.149    man/brx/clk_100mhz_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  man/brx/addr_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.478     5.627 f  man/brx/addr_o_reg[15]/Q
                         net (fo=1, estimated)        0.760     6.387    man/brx/brx_lab8_io_core_addr[15]
    SLICE_X2Y0           LUT4 (Prop_lut4_I2_O)        0.295     6.682 f  man/brx/val3_out_buf[31]_i_4/O
                         net (fo=1, estimated)        0.450     7.132    man/brx/val3_out_buf[31]_i_4_n_0
    SLICE_X4Y1           LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  man/brx/val3_out_buf[31]_i_3/O
                         net (fo=5, estimated)        1.095     8.351    man/brx/val3_out_buf[31]_i_3_n_0
    SLICE_X11Y2          LUT5 (Prop_lut5_I4_O)        0.152     8.503 f  man/brx/val3_out_buf[15]_i_4/O
                         net (fo=1, estimated)        0.508     9.011    man/brx/val3_out_buf[15]_i_4_n_0
    SLICE_X13Y2          LUT5 (Prop_lut5_I4_O)        0.326     9.337 r  man/brx/val3_out_buf[15]_i_1/O
                         net (fo=16, estimated)       0.820    10.157    man/lab8_io_core_inst/val3_out_buf_reg[16]_0[0]
    SLICE_X4Y3           FDRE                                         r  man/lab8_io_core_inst/val3_out_buf_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=315, estimated)      1.520    14.855    man/lab8_io_core_inst/clk_100mhz_IBUF_BUFG
    SLICE_X4Y3           FDRE                                         r  man/lab8_io_core_inst/val3_out_buf_reg[10]/C
                         clock pessimism              0.253    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y3           FDRE (Setup_fdre_C_CE)      -0.205    14.867    man/lab8_io_core_inst/val3_out_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  4.710    




