Timing Violation Report Max Delay Analysis

SmartTime Version v12.2
Microsemi Corporation - Microsemi Libero Software Release v12.2 (Version 12.700.0.21)
Date: Mon Oct 21 10:52:05 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: slow_lv_ht
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.262
  Slack (ns):              2.706
  Arrival (ns):            9.716
  Required (ns):          12.422

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[3]:D
  Delay (ns):              3.261
  Slack (ns):              2.706
  Arrival (ns):            9.715
  Required (ns):          12.421

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[2]:D
  Delay (ns):              3.248
  Slack (ns):              2.720
  Arrival (ns):            9.702
  Required (ns):          12.422

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_cs[0]:D
  Delay (ns):              3.247
  Slack (ns):              2.721
  Arrival (ns):            9.701
  Required (ns):          12.422

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[1]:D
  Delay (ns):              3.183
  Slack (ns):              2.785
  Arrival (ns):            9.637
  Required (ns):          12.422

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[1]:SLn
  Delay (ns):              3.125
  Slack (ns):              2.793
  Arrival (ns):            9.593
  Required (ns):          12.386

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.118
  Slack (ns):              2.833
  Arrival (ns):            9.589
  Required (ns):          12.422

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[3]:D
  Delay (ns):              3.117
  Slack (ns):              2.833
  Arrival (ns):            9.588
  Required (ns):          12.421

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[14]:D
  Delay (ns):              3.061
  Slack (ns):              2.845
  Arrival (ns):            9.529
  Required (ns):          12.374

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[2]:D
  Delay (ns):              3.104
  Slack (ns):              2.847
  Arrival (ns):            9.575
  Required (ns):          12.422

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_cs[0]:D
  Delay (ns):              3.103
  Slack (ns):              2.848
  Arrival (ns):            9.574
  Required (ns):          12.422

Path 12
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.101
  Slack (ns):              2.850
  Arrival (ns):            9.572
  Required (ns):          12.422

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[3]:D
  Delay (ns):              3.100
  Slack (ns):              2.850
  Arrival (ns):            9.571
  Required (ns):          12.421

Path 14
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              6.078
  Slack (ns):              2.850
  Arrival (ns):            9.262
  Required (ns):          12.112

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[1]:SLn
  Delay (ns):              3.060
  Slack (ns):              2.858
  Arrival (ns):            9.528
  Required (ns):          12.386

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awlen_r1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/write_pack_sub_addr[5]:D
  Delay (ns):              3.091
  Slack (ns):              2.861
  Arrival (ns):            9.513
  Required (ns):          12.374

Path 17
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[2]:D
  Delay (ns):              3.087
  Slack (ns):              2.864
  Arrival (ns):            9.558
  Required (ns):          12.422

Path 18
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_cs[0]:D
  Delay (ns):              3.086
  Slack (ns):              2.865
  Arrival (ns):            9.557
  Required (ns):          12.422

Path 19
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[1]:SLn
  Delay (ns):              3.049
  Slack (ns):              2.866
  Arrival (ns):            9.520
  Required (ns):          12.386

Path 20
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_REF_CLK_TRAINING/I_IOD_0:RX_CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_last[0]:EN
  Delay (ns):              2.731
  Slack (ns):              2.868
  Arrival (ns):            9.423
  Required (ns):          12.291

Path 21
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_REF_CLK_TRAINING/I_IOD_0:RX_CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_last[2]:EN
  Delay (ns):              2.731
  Slack (ns):              2.868
  Arrival (ns):            9.423
  Required (ns):          12.291

Path 22
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_REF_CLK_TRAINING/I_IOD_0:RX_CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_last[3]:EN
  Delay (ns):              2.731
  Slack (ns):              2.868
  Arrival (ns):            9.423
  Required (ns):          12.291

Path 23
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_REF_CLK_TRAINING/I_IOD_0:RX_CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_last[7]:EN
  Delay (ns):              2.731
  Slack (ns):              2.868
  Arrival (ns):            9.423
  Required (ns):          12.291

Path 24
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              6.049
  Slack (ns):              2.872
  Arrival (ns):            9.233
  Required (ns):          12.105

Path 25
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[19]:D
  Delay (ns):              3.034
  Slack (ns):              2.874
  Arrival (ns):            9.502
  Required (ns):          12.376

Path 26
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.052
  Slack (ns):              2.877
  Arrival (ns):            9.236
  Required (ns):          12.113

Path 27
  From: DDR3_0_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:FAB_CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/burst_detected:EN
  Delay (ns):              2.662
  Slack (ns):              2.881
  Arrival (ns):            9.350
  Required (ns):          12.231

Path 28
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/write_pack_sub_addr[6]:D
  Delay (ns):              3.020
  Slack (ns):              2.884
  Arrival (ns):            9.441
  Required (ns):          12.325

Path 29
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[1]:SLn
  Delay (ns):              3.029
  Slack (ns):              2.887
  Arrival (ns):            9.500
  Required (ns):          12.387

Path 30
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge:D
  Delay (ns):              3.081
  Slack (ns):              2.887
  Arrival (ns):            9.535
  Required (ns):          12.422

Path 31
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[1]:SLn
  Delay (ns):              2.966
  Slack (ns):              2.887
  Arrival (ns):            9.449
  Required (ns):          12.336

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[50]:D
  Delay (ns):              3.005
  Slack (ns):              2.887
  Arrival (ns):            9.462
  Required (ns):          12.349

Path 33
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[40]:D
  Delay (ns):              3.004
  Slack (ns):              2.888
  Arrival (ns):            9.461
  Required (ns):          12.349

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[0]:SLn
  Delay (ns):              3.018
  Slack (ns):              2.889
  Arrival (ns):            9.486
  Required (ns):          12.375

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[1]:SLn
  Delay (ns):              3.017
  Slack (ns):              2.890
  Arrival (ns):            9.485
  Required (ns):          12.375

Path 36
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[54]:D
  Delay (ns):              6.034
  Slack (ns):              2.894
  Arrival (ns):            9.218
  Required (ns):          12.112

Path 37
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              6.028
  Slack (ns):              2.896
  Arrival (ns):            9.216
  Required (ns):          12.112

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[1]:SLn
  Delay (ns):              3.011
  Slack (ns):              2.909
  Arrival (ns):            9.478
  Required (ns):          12.387

Path 39
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[56]:D
  Delay (ns):              6.019
  Slack (ns):              2.909
  Arrival (ns):            9.203
  Required (ns):          12.112

Path 40
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[1]:SLn
  Delay (ns):              3.009
  Slack (ns):              2.910
  Arrival (ns):            9.476
  Required (ns):          12.386

Path 41
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              6.014
  Slack (ns):              2.910
  Arrival (ns):            9.202
  Required (ns):          12.112

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[1]:D
  Delay (ns):              3.039
  Slack (ns):              2.912
  Arrival (ns):            9.510
  Required (ns):          12.422

Path 43
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/less_than_16xbsize_calc:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_b_size[1]:D
  Delay (ns):              3.055
  Slack (ns):              2.914
  Arrival (ns):            9.528
  Required (ns):          12.442

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awlen_r1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/write_pack_sub_addr[5]:D
  Delay (ns):              3.027
  Slack (ns):              2.914
  Arrival (ns):            9.460
  Required (ns):          12.374

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[3]:EN
  Delay (ns):              2.939
  Slack (ns):              2.915
  Arrival (ns):            9.407
  Required (ns):          12.322

Path 46
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              6.009
  Slack (ns):              2.915
  Arrival (ns):            9.197
  Required (ns):          12.112

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[8]:EN
  Delay (ns):              2.938
  Slack (ns):              2.916
  Arrival (ns):            9.406
  Required (ns):          12.322

Path 48
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              6.003
  Slack (ns):              2.918
  Arrival (ns):            9.194
  Required (ns):          12.112

Path 49
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[14]:D
  Delay (ns):              2.987
  Slack (ns):              2.920
  Arrival (ns):            9.454
  Required (ns):          12.374

Path 50
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              5.997
  Slack (ns):              2.920
  Arrival (ns):            9.185
  Required (ns):          12.105

Path 51
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.002
  Slack (ns):              2.923
  Arrival (ns):            9.190
  Required (ns):          12.113

Path 52
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              6.004
  Slack (ns):              2.924
  Arrival (ns):            9.188
  Required (ns):          12.112

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awlen_r1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/write_pack_sub_addr[5]:D
  Delay (ns):              3.016
  Slack (ns):              2.925
  Arrival (ns):            9.449
  Required (ns):          12.374

Path 54
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_3/INST_RAM1K20_IP:A_CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_23/d0[127]:D
  Delay (ns):              2.823
  Slack (ns):              2.927
  Arrival (ns):            9.391
  Required (ns):          12.318

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_3/INST_RAM1K20_IP:A_CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_23/d2[127]:D
  Delay (ns):              2.823
  Slack (ns):              2.927
  Arrival (ns):            9.391
  Required (ns):          12.318

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[1]:SLn
  Delay (ns):              2.993
  Slack (ns):              2.928
  Arrival (ns):            9.459
  Required (ns):          12.387

Path 57
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[1]:D
  Delay (ns):              3.022
  Slack (ns):              2.929
  Arrival (ns):            9.493
  Required (ns):          12.422

Path 58
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/pending_cmd:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[10]:D
  Delay (ns):              2.969
  Slack (ns):              2.929
  Arrival (ns):            9.442
  Required (ns):          12.371

Path 59
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_3/INST_RAM1K20_IP:A_CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_23/d2[120]:D
  Delay (ns):              2.830
  Slack (ns):              2.930
  Arrival (ns):            9.398
  Required (ns):          12.328

Path 60
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[9]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              5.998
  Slack (ns):              2.930
  Arrival (ns):            9.182
  Required (ns):          12.112

Path 61
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_3/INST_RAM1K20_IP:A_CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_23/d0[120]:D
  Delay (ns):              2.829
  Slack (ns):              2.931
  Arrival (ns):            9.397
  Required (ns):          12.328

Path 62
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/prch[1]:D
  Delay (ns):              3.015
  Slack (ns):              2.932
  Arrival (ns):            9.483
  Required (ns):          12.415

Path 63
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[11]:D
  Delay (ns):              2.973
  Slack (ns):              2.934
  Arrival (ns):            9.441
  Required (ns):          12.375

Path 64
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              5.983
  Slack (ns):              2.934
  Arrival (ns):            9.171
  Required (ns):          12.105

Path 65
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[10]:D
  Delay (ns):              2.963
  Slack (ns):              2.935
  Arrival (ns):            9.436
  Required (ns):          12.371

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/wr_ack[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[10]:D
  Delay (ns):              2.963
  Slack (ns):              2.935
  Arrival (ns):            9.436
  Required (ns):          12.371

Path 67
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              5.981
  Slack (ns):              2.936
  Arrival (ns):            9.169
  Required (ns):          12.105

Path 68
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              5.988
  Slack (ns):              2.937
  Arrival (ns):            9.176
  Required (ns):          12.113

Path 69
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              5.987
  Slack (ns):              2.937
  Arrival (ns):            9.175
  Required (ns):          12.112

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wrapped_write_flag:EN
  Delay (ns):              2.827
  Slack (ns):              2.938
  Arrival (ns):            9.248
  Required (ns):          12.186

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[8]:D
  Delay (ns):              2.969
  Slack (ns):              2.939
  Arrival (ns):            9.437
  Required (ns):          12.376

Path 72
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[54]:D
  Delay (ns):              5.984
  Slack (ns):              2.940
  Arrival (ns):            9.172
  Required (ns):          12.112

Path 73
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/current_init_cs[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.029
  Slack (ns):              2.941
  Arrival (ns):            9.481
  Required (ns):          12.422

Path 74
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/current_init_cs[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[3]:D
  Delay (ns):              3.028
  Slack (ns):              2.941
  Arrival (ns):            9.480
  Required (ns):          12.421

Path 75
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              5.983
  Slack (ns):              2.942
  Arrival (ns):            9.171
  Required (ns):          12.113

Path 76
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              5.972
  Slack (ns):              2.942
  Arrival (ns):            9.163
  Required (ns):          12.105

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_cs_i_Z[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.016
  Slack (ns):              2.943
  Arrival (ns):            9.479
  Required (ns):          12.422

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_cs_i_Z[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[3]:D
  Delay (ns):              3.015
  Slack (ns):              2.943
  Arrival (ns):            9.478
  Required (ns):          12.421

Path 79
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[1]:SLn
  Delay (ns):              2.990
  Slack (ns):              2.943
  Arrival (ns):            9.444
  Required (ns):          12.387

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awsize_r1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_cmd_wr_data[36]:D
  Delay (ns):              3.002
  Slack (ns):              2.944
  Arrival (ns):            9.432
  Required (ns):          12.376

Path 81
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              5.977
  Slack (ns):              2.945
  Arrival (ns):            9.168
  Required (ns):          12.113

Path 82
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              5.976
  Slack (ns):              2.945
  Arrival (ns):            9.160
  Required (ns):          12.105

Path 83
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              5.979
  Slack (ns):              2.946
  Arrival (ns):            9.166
  Required (ns):          12.112

Path 84
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/wr_ready:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/gen_dc_level.ram_rd_valid_int:D
  Delay (ns):              3.012
  Slack (ns):              2.948
  Arrival (ns):            9.465
  Required (ns):          12.413

Path 85
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[1]:EN
  Delay (ns):              2.870
  Slack (ns):              2.949
  Arrival (ns):            9.360
  Required (ns):          12.309

Path 86
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[19]:D
  Delay (ns):              2.960
  Slack (ns):              2.949
  Arrival (ns):            9.427
  Required (ns):          12.376

Path 87
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[2]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[1]:EN
  Delay (ns):              2.869
  Slack (ns):              2.950
  Arrival (ns):            9.359
  Required (ns):          12.309

Path 88
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[14]:D
  Delay (ns):              2.957
  Slack (ns):              2.950
  Arrival (ns):            9.424
  Required (ns):          12.374

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[42]:D
  Delay (ns):              2.960
  Slack (ns):              2.950
  Arrival (ns):            9.417
  Required (ns):          12.367

Path 90
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[13]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              5.973
  Slack (ns):              2.950
  Arrival (ns):            9.162
  Required (ns):          12.112

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_3/INST_RAM1K20_IP:A_CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_23/d1[120]:D
  Delay (ns):              2.809
  Slack (ns):              2.951
  Arrival (ns):            9.377
  Required (ns):          12.328

Path 92
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_3/INST_RAM1K20_IP:A_CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_23/d1[127]:D
  Delay (ns):              2.799
  Slack (ns):              2.951
  Arrival (ns):            9.367
  Required (ns):          12.318

Path 93
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[17]:D
  Delay (ns):              2.963
  Slack (ns):              2.951
  Arrival (ns):            9.420
  Required (ns):          12.371

Path 94
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[9]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              5.970
  Slack (ns):              2.951
  Arrival (ns):            9.154
  Required (ns):          12.105

Path 95
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              5.978
  Slack (ns):              2.951
  Arrival (ns):            9.162
  Required (ns):          12.113

Path 96
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[7]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              5.976
  Slack (ns):              2.952
  Arrival (ns):            9.160
  Required (ns):          12.112

Path 97
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/current_init_cs[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[2]:D
  Delay (ns):              3.017
  Slack (ns):              2.953
  Arrival (ns):            9.469
  Required (ns):          12.422

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[0]:SLn
  Delay (ns):              2.953
  Slack (ns):              2.954
  Arrival (ns):            9.421
  Required (ns):          12.375

Path 99
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[20]:D
  Delay (ns):              2.960
  Slack (ns):              2.954
  Arrival (ns):            9.417
  Required (ns):          12.371

Path 100
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[5]:D
  Delay (ns):              2.960
  Slack (ns):              2.954
  Arrival (ns):            9.417
  Required (ns):          12.371

