

================================================================
== Vitis HLS Report for 'softmax_10_Pipeline_VITIS_LOOP_89_1'
================================================================
* Date:           Fri Mar 21 12:03:36 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.815 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       64|       64|  0.640 us|  0.640 us|   44|   44|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_89_1  |       62|       62|        27|          4|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 4, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../activation.cpp:89]   --->   Operation 30 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [../activation.cpp:87]   --->   Operation 31 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%softmax_input_load_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %softmax_input_load_reload"   --->   Operation 32 'read' 'softmax_input_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.48ns)   --->   "%store_ln87 = store i64 0, i64 %sum" [../activation.cpp:87]   --->   Operation 33 'store' 'store_ln87' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln89 = store i4 0, i4 %i" [../activation.cpp:89]   --->   Operation 34 'store' 'store_ln89' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [../activation.cpp:89]   --->   Operation 36 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.86ns)   --->   "%icmp_ln89 = icmp_eq  i4 %i_1, i4 10" [../activation.cpp:89]   --->   Operation 37 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.86ns)   --->   "%i_2 = add i4 %i_1, i4 1" [../activation.cpp:89]   --->   Operation 38 'add' 'i_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %for.inc.split, void %for.body35.preheader.exitStub" [../activation.cpp:89]   --->   Operation 39 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i4 %i_1" [../activation.cpp:89]   --->   Operation 40 'zext' 'zext_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%softmax_input_addr = getelementptr i64 %softmax_input, i64 0, i64 %zext_ln89" [../activation.cpp:97]   --->   Operation 41 'getelementptr' 'softmax_input_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (0.79ns)   --->   "%softmax_input_load = load i4 %softmax_input_addr" [../activation.cpp:97]   --->   Operation 42 'load' 'softmax_input_load' <Predicate = (!icmp_ln89)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln89 = store i4 %i_2, i4 %i" [../activation.cpp:89]   --->   Operation 43 'store' 'store_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.70>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln83 = bitcast i64 %softmax_input_load_reload_read" [../activation.cpp:83]   --->   Operation 44 'bitcast' 'bitcast_ln83' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (0.79ns)   --->   "%softmax_input_load = load i4 %softmax_input_addr" [../activation.cpp:97]   --->   Operation 45 'load' 'softmax_input_load' <Predicate = (!icmp_ln89)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln97 = bitcast i64 %softmax_input_load" [../activation.cpp:97]   --->   Operation 46 'bitcast' 'bitcast_ln97' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 47 [5/5] (6.91ns)   --->   "%sub = dsub i64 %bitcast_ln97, i64 %bitcast_ln83" [../activation.cpp:97]   --->   Operation 47 'dsub' 'sub' <Predicate = (!icmp_ln89)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 48 [4/5] (6.91ns)   --->   "%sub = dsub i64 %bitcast_ln97, i64 %bitcast_ln83" [../activation.cpp:97]   --->   Operation 48 'dsub' 'sub' <Predicate = (!icmp_ln89)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 49 [3/5] (6.91ns)   --->   "%sub = dsub i64 %bitcast_ln97, i64 %bitcast_ln83" [../activation.cpp:97]   --->   Operation 49 'dsub' 'sub' <Predicate = (!icmp_ln89)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 50 [2/5] (6.91ns)   --->   "%sub = dsub i64 %bitcast_ln97, i64 %bitcast_ln83" [../activation.cpp:97]   --->   Operation 50 'dsub' 'sub' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 51 [1/5] (6.91ns)   --->   "%sub = dsub i64 %bitcast_ln97, i64 %bitcast_ln83" [../activation.cpp:97]   --->   Operation 51 'dsub' 'sub' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.02>
ST_7 : Operation 52 [15/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 52 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.02>
ST_8 : Operation 53 [14/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 53 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.02>
ST_9 : Operation 54 [13/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 54 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.02>
ST_10 : Operation 55 [12/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 55 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.02>
ST_11 : Operation 56 [11/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 56 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.02>
ST_12 : Operation 57 [10/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 57 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.02>
ST_13 : Operation 58 [9/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 58 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.02>
ST_14 : Operation 59 [8/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 59 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.02>
ST_15 : Operation 60 [7/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 60 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.02>
ST_16 : Operation 61 [6/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 61 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.02>
ST_17 : Operation 62 [5/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 62 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.02>
ST_18 : Operation 63 [4/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 63 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.02>
ST_19 : Operation 64 [3/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 64 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.02>
ST_20 : Operation 65 [2/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 65 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.81>
ST_21 : Operation 66 [1/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 66 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 67 [1/1] (0.00ns)   --->   "%agg_result_0_addr = getelementptr i64 %agg_result_0, i64 0, i64 %zext_ln89" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../activation.cpp:97]   --->   Operation 67 'getelementptr' 'agg_result_0_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 68 [1/1] (0.79ns)   --->   "%store_ln97 = store i64 %tmp, i4 %agg_result_0_addr" [../activation.cpp:97]   --->   Operation 68 'store' 'store_ln97' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 22 <SV = 21> <Delay = 0.00>

State 23 <SV = 22> <Delay = 6.91>
ST_23 : Operation 69 [1/1] (0.00ns)   --->   "%sum_load = load i64 %sum" [../activation.cpp:99]   --->   Operation 69 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 70 [5/5] (6.91ns)   --->   "%dc = dadd i64 %sum_load, i64 %tmp" [../activation.cpp:99]   --->   Operation 70 'dadd' 'dc' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 80 [1/1] (0.00ns)   --->   "%sum_load_1 = load i64 %sum"   --->   Operation 80 'load' 'sum_load_1' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_23 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %sum_out, i64 %sum_load_1"   --->   Operation 81 'write' 'write_ln0' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_23 : Operation 82 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = (icmp_ln89)> <Delay = 0.48>

State 24 <SV = 23> <Delay = 6.91>
ST_24 : Operation 71 [4/5] (6.91ns)   --->   "%dc = dadd i64 %sum_load, i64 %tmp" [../activation.cpp:99]   --->   Operation 71 'dadd' 'dc' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.91>
ST_25 : Operation 72 [3/5] (6.91ns)   --->   "%dc = dadd i64 %sum_load, i64 %tmp" [../activation.cpp:99]   --->   Operation 72 'dadd' 'dc' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.91>
ST_26 : Operation 73 [2/5] (6.91ns)   --->   "%dc = dadd i64 %sum_load, i64 %tmp" [../activation.cpp:99]   --->   Operation 73 'dadd' 'dc' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.40>
ST_27 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../activation.cpp:89]   --->   Operation 74 'specpipeline' 'specpipeline_ln89' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 75 [1/1] (0.00ns)   --->   "%speclooptripcount_ln89 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../activation.cpp:89]   --->   Operation 75 'speclooptripcount' 'speclooptripcount_ln89' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../activation.cpp:89]   --->   Operation 76 'specloopname' 'specloopname_ln89' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 77 [1/5] (6.91ns)   --->   "%dc = dadd i64 %sum_load, i64 %tmp" [../activation.cpp:99]   --->   Operation 77 'dadd' 'dc' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 78 [1/1] (0.48ns)   --->   "%store_ln87 = store i64 %dc, i64 %sum" [../activation.cpp:87]   --->   Operation 78 'store' 'store_ln87' <Predicate = true> <Delay = 0.48>
ST_27 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.inc" [../activation.cpp:89]   --->   Operation 79 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 1.846ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln89', ../activation.cpp:89) of constant 0 on local variable 'i', ../activation.cpp:89 [9]  (0.489 ns)
	'load' operation 4 bit ('i', ../activation.cpp:89) on local variable 'i', ../activation.cpp:89 [12]  (0.000 ns)
	'add' operation 4 bit ('i', ../activation.cpp:89) [14]  (0.868 ns)
	'store' operation 0 bit ('store_ln89', ../activation.cpp:89) of variable 'i', ../activation.cpp:89 on local variable 'i', ../activation.cpp:89 [32]  (0.489 ns)

 <State 2>: 7.709ns
The critical path consists of the following:
	'load' operation 64 bit ('softmax_input_load', ../activation.cpp:97) on array 'softmax_input' [24]  (0.790 ns)
	'dsub' operation 64 bit ('sub', ../activation.cpp:97) [26]  (6.919 ns)

 <State 3>: 6.919ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub', ../activation.cpp:97) [26]  (6.919 ns)

 <State 4>: 6.919ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub', ../activation.cpp:97) [26]  (6.919 ns)

 <State 5>: 6.919ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub', ../activation.cpp:97) [26]  (6.919 ns)

 <State 6>: 6.919ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub', ../activation.cpp:97) [26]  (6.919 ns)

 <State 7>: 7.025ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', ../activation.cpp:97) [27]  (7.025 ns)

 <State 8>: 7.025ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', ../activation.cpp:97) [27]  (7.025 ns)

 <State 9>: 7.025ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', ../activation.cpp:97) [27]  (7.025 ns)

 <State 10>: 7.025ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', ../activation.cpp:97) [27]  (7.025 ns)

 <State 11>: 7.025ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', ../activation.cpp:97) [27]  (7.025 ns)

 <State 12>: 7.025ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', ../activation.cpp:97) [27]  (7.025 ns)

 <State 13>: 7.025ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', ../activation.cpp:97) [27]  (7.025 ns)

 <State 14>: 7.025ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', ../activation.cpp:97) [27]  (7.025 ns)

 <State 15>: 7.025ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', ../activation.cpp:97) [27]  (7.025 ns)

 <State 16>: 7.025ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', ../activation.cpp:97) [27]  (7.025 ns)

 <State 17>: 7.025ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', ../activation.cpp:97) [27]  (7.025 ns)

 <State 18>: 7.025ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', ../activation.cpp:97) [27]  (7.025 ns)

 <State 19>: 7.025ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', ../activation.cpp:97) [27]  (7.025 ns)

 <State 20>: 7.025ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', ../activation.cpp:97) [27]  (7.025 ns)

 <State 21>: 7.815ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', ../activation.cpp:97) [27]  (7.025 ns)
	'store' operation 0 bit ('store_ln97', ../activation.cpp:97) of variable 'tmp', ../activation.cpp:97 on array 'agg_result_0' [29]  (0.790 ns)

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 6.919ns
The critical path consists of the following:
	'load' operation 64 bit ('sum_load', ../activation.cpp:99) on local variable 'sum', ../activation.cpp:87 [17]  (0.000 ns)
	'dadd' operation 64 bit ('dc', ../activation.cpp:99) [30]  (6.919 ns)

 <State 24>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dc', ../activation.cpp:99) [30]  (6.919 ns)

 <State 25>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dc', ../activation.cpp:99) [30]  (6.919 ns)

 <State 26>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dc', ../activation.cpp:99) [30]  (6.919 ns)

 <State 27>: 7.408ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dc', ../activation.cpp:99) [30]  (6.919 ns)
	'store' operation 0 bit ('store_ln87', ../activation.cpp:87) of variable 'dc', ../activation.cpp:99 on local variable 'sum', ../activation.cpp:87 [31]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
