

================================================================
== Vitis HLS Report for 'correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2'
================================================================
* Date:           Mon May  5 03:30:36 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        correlation
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.316 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    40027|    40027|  0.200 ms|  0.200 ms|  40027|  40027|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1_VITIS_LOOP_13_2  |    40025|    40025|        31|          5|          1|  8000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      193|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      175|    -|
|Register             |        -|     -|      523|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      523|      464|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln10_1_fu_143_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln10_fu_155_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln13_fu_248_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln14_1_fu_213_p2     |         +|   0|  0|  17|          13|          13|
    |add_ln14_fu_207_p2       |         +|   0|  0|  17|          13|          13|
    |icmp_ln10_fu_137_p2      |      icmp|   0|  0|  12|          13|           9|
    |icmp_ln13_fu_161_p2      |      icmp|   0|  0|  10|           7|           6|
    |ifzero_fu_253_p2         |      icmp|   0|  0|  10|           7|           6|
    |select_ln10_1_fu_236_p3  |    select|   0|  0|  63|           1|           1|
    |select_ln10_2_fu_175_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln10_fu_167_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 193|          84|          61|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |add1424_fu_58                         |   9|          2|   64|        128|
    |ap_NS_fsm                             |  31|          6|    1|          6|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_load               |   9|          2|    7|         14|
    |i_fu_62                               |   9|          2|    7|         14|
    |indvar_flatten_fu_70                  |   9|          2|   13|         26|
    |j_fu_66                               |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 175|         38|  128|        260|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add1424_fu_58                     |  64|   0|   64|          0|
    |add_ln14_1_reg_329                |  13|   0|   13|          0|
    |add_reg_358                       |  64|   0|   64|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |data_load_reg_339                 |  64|   0|   64|          0|
    |div_reg_363                       |  64|   0|   64|          0|
    |i_fu_62                           |   7|   0|    7|          0|
    |icmp_ln10_reg_310                 |   1|   0|    1|          0|
    |icmp_ln13_reg_314                 |   1|   0|    1|          0|
    |ifzero_reg_354                    |   1|   0|    1|          0|
    |indvar_flatten_fu_70              |  13|   0|   13|          0|
    |j_fu_66                           |   7|   0|    7|          0|
    |select_ln10_2_reg_324             |   7|   0|    7|          0|
    |select_ln10_reg_319               |   7|   0|    7|          0|
    |icmp_ln10_reg_310                 |  64|  32|    1|          0|
    |ifzero_reg_354                    |  64|  32|    1|          0|
    |select_ln10_2_reg_324             |  64|  32|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 523|  96|  340|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+---------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2|  return value|
|grp_fu_674_p_din0    |  out|   64|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2|  return value|
|grp_fu_674_p_din1    |  out|   64|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2|  return value|
|grp_fu_674_p_opcode  |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2|  return value|
|grp_fu_674_p_dout0   |   in|   64|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2|  return value|
|grp_fu_674_p_ce      |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2|  return value|
|grp_fu_292_p_din0    |  out|   64|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2|  return value|
|grp_fu_292_p_din1    |  out|   64|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2|  return value|
|grp_fu_292_p_dout0   |   in|   64|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2|  return value|
|grp_fu_292_p_ce      |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2|  return value|
|data_address0        |  out|   13|   ap_memory|                                                  data|         array|
|data_ce0             |  out|    1|   ap_memory|                                                  data|         array|
|data_q0              |   in|   64|   ap_memory|                                                  data|         array|
|float_n              |   in|   64|     ap_none|                                               float_n|        scalar|
|mean_address0        |  out|    7|   ap_memory|                                                  mean|         array|
|mean_ce0             |  out|    1|   ap_memory|                                                  mean|         array|
|mean_we0             |  out|    1|   ap_memory|                                                  mean|         array|
|mean_d0              |  out|   64|   ap_memory|                                                  mean|         array|
+---------------------+-----+-----+------------+------------------------------------------------------+--------------+

