{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 15 09:23:07 2017 " "Info: Processing started: Fri Dec 15 09:23:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Complete_Processor -c Complete_Processor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Complete_Processor -c Complete_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pro_7segment_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pro_7segment_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 pro_7segment_decoder " "Info: Found entity 1: pro_7segment_decoder" {  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_Register " "Info: Found entity 1: RAM_Register" {  } { { "RAM_Register.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/RAM_Register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/ALU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Complete_Processor.v(96) " "Warning (10273): Verilog HDL warning at Complete_Processor.v(96): extended using \"x\" or \"z\"" {  } { { "Complete_Processor.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Complete_Processor.v" 96 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Complete_Processor.v(130) " "Warning (10268): Verilog HDL information at Complete_Processor.v(130): always construct contains both blocking and non-blocking assignments" {  } { { "Complete_Processor.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Complete_Processor.v" 130 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complete_processor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file complete_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Complete_Processor " "Info: Found entity 1: Complete_Processor" {  } { { "Complete_Processor.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Complete_Processor.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Output_Multiplexer.v(10) " "Warning (10273): Verilog HDL warning at Output_Multiplexer.v(10): extended using \"x\" or \"z\"" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Output_Multiplexer.v(11) " "Warning (10273): Verilog HDL warning at Output_Multiplexer.v(11): extended using \"x\" or \"z\"" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_multiplexer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file output_multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Multiplexer " "Info: Found entity 1: Output_Multiplexer" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7segment.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bcd_7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_7segment " "Info: Found entity 1: bcd_7segment" {  } { { "bcd_7segment.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/bcd_7segment.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_clock_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file my_clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_clock_gen " "Info: Found entity 1: my_clock_gen" {  } { { "my_clock_gen.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/my_clock_gen.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mips.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tb_mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_MIPS " "Info: Found entity 1: tb_MIPS" {  } { { "tb_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/tb_MIPS.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Complete_Processor " "Info: Elaborating entity \"Complete_Processor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_Register RAM_Register:pro_rr " "Info: Elaborating entity \"RAM_Register\" for hierarchy \"RAM_Register:pro_rr\"" {  } { { "Complete_Processor.v" "pro_rr" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Complete_Processor.v" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:pro_alu " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:pro_alu\"" {  } { { "Complete_Processor.v" "pro_alu" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Complete_Processor.v" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Multiplexer Output_Multiplexer:pro_om " "Info: Elaborating entity \"Output_Multiplexer\" for hierarchy \"Output_Multiplexer:pro_om\"" {  } { { "Complete_Processor.v" "pro_om" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Complete_Processor.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pro_7segment_decoder pro_7segment_decoder:pro_7sd " "Info: Elaborating entity \"pro_7segment_decoder\" for hierarchy \"pro_7segment_decoder:pro_7sd\"" {  } { { "Complete_Processor.v" "pro_7sd" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Complete_Processor.v" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pro_7segment_decoder.v(51) " "Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(51): truncated value with size 32 to match size of target (1)" {  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pro_7segment_decoder.v(53) " "Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(53): truncated value with size 32 to match size of target (1)" {  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 pro_7segment_decoder.v(55) " "Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(55): truncated value with size 16 to match size of target (14)" {  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 pro_7segment_decoder.v(57) " "Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(57): truncated value with size 16 to match size of target (4)" {  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 pro_7segment_decoder.v(67) " "Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(67): truncated value with size 16 to match size of target (14)" {  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 4 pro_7segment_decoder.v(74) " "Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(74): truncated value with size 14 to match size of target (4)" {  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 10 pro_7segment_decoder.v(84) " "Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(84): truncated value with size 14 to match size of target (10)" {  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 pro_7segment_decoder.v(89) " "Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(89): truncated value with size 10 to match size of target (4)" {  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 pro_7segment_decoder.v(99) " "Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(99): truncated value with size 10 to match size of target (7)" {  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 pro_7segment_decoder.v(106) " "Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(106): truncated value with size 7 to match size of target (4)" {  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_7segment pro_7segment_decoder:pro_7sd\|bcd_7segment:bcd_7segment_1000 " "Info: Elaborating entity \"bcd_7segment\" for hierarchy \"pro_7segment_decoder:pro_7sd\|bcd_7segment:bcd_7segment_1000\"" {  } { { "pro_7segment_decoder.v" "bcd_7segment_1000" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_clock_gen pro_7segment_decoder:pro_7sd\|my_clock_gen:clock_gen " "Info: Elaborating entity \"my_clock_gen\" for hierarchy \"pro_7segment_decoder:pro_7sd\|my_clock_gen:clock_gen\"" {  } { { "pro_7segment_decoder.v" "clock_gen" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 157 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pro_7segment_decoder:pro_7sd\|my_clock_gen:clock_gen\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pro_7segment_decoder:pro_7sd\|my_clock_gen:clock_gen\|altpll:altpll_component\"" {  } { { "my_clock_gen.v" "altpll_component" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/my_clock_gen.v" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pro_7segment_decoder:pro_7sd\|my_clock_gen:clock_gen\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|my_clock_gen:clock_gen\|altpll:altpll_component\"" {  } { { "my_clock_gen.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/my_clock_gen.v" 103 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pro_7segment_decoder:pro_7sd\|my_clock_gen:clock_gen\|altpll:altpll_component " "Info: Instantiated megafunction \"pro_7segment_decoder:pro_7sd\|my_clock_gen:clock_gen\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Info: Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=my_clock_gen " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=my_clock_gen\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "my_clock_gen.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/my_clock_gen.v" 103 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DR_select\[0\] " "Warning: Converted tri-state buffer \"DR_select\[0\]\" feeding internal logic into a wire" {  } { { "Complete_Processor.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Complete_Processor.v" 64 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DR_select\[1\] " "Warning: Converted tri-state buffer \"DR_select\[1\]\" feeding internal logic into a wire" {  } { { "Complete_Processor.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Complete_Processor.v" 64 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DR_select\[2\] " "Warning: Converted tri-state buffer \"DR_select\[2\]\" feeding internal logic into a wire" {  } { { "Complete_Processor.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Complete_Processor.v" 64 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DR_select\[3\] " "Warning: Converted tri-state buffer \"DR_select\[3\]\" feeding internal logic into a wire" {  } { { "Complete_Processor.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Complete_Processor.v" 64 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|display_data\[0\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|display_data\[0\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|display_data\[1\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|display_data\[1\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|display_data\[2\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|display_data\[2\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|display_data\[3\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|display_data\[3\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|display_data\[4\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|display_data\[4\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|display_data\[5\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|display_data\[5\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|display_data\[6\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|display_data\[6\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|display_data\[7\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|display_data\[7\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|display_data\[8\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|display_data\[8\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|display_data\[9\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|display_data\[9\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|display_data\[10\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|display_data\[10\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|display_data\[11\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|display_data\[11\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|display_data\[12\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|display_data\[12\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|display_data\[13\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|display_data\[13\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|display_data\[14\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|display_data\[14\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|display_data\[15\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|display_data\[15\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|Write_data\[0\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|Write_data\[0\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 6 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|Write_data\[1\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|Write_data\[1\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 6 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|Write_data\[2\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|Write_data\[2\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 6 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|Write_data\[3\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|Write_data\[3\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 6 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|Write_data\[4\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|Write_data\[4\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 6 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|Write_data\[5\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|Write_data\[5\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 6 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|Write_data\[6\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|Write_data\[6\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 6 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|Write_data\[7\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|Write_data\[7\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 6 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|Write_data\[8\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|Write_data\[8\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 6 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|Write_data\[9\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|Write_data\[9\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 6 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|Write_data\[10\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|Write_data\[10\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 6 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|Write_data\[11\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|Write_data\[11\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 6 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|Write_data\[12\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|Write_data\[12\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 6 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|Write_data\[13\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|Write_data\[13\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 6 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|Write_data\[14\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|Write_data\[14\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 6 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Output_Multiplexer:pro_om\|Write_data\[15\] " "Warning: Converted tri-state buffer \"Output_Multiplexer:pro_om\|Write_data\[15\]\" feeding internal logic into a wire" {  } { { "Output_Multiplexer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Output_Multiplexer.v" 6 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "RAM_Register:pro_rr\|RAM_REG~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"RAM_Register:pro_rr\|RAM_REG~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Info: Parameter WIDTH_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Info: Parameter WIDTHAD_A set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Info: Parameter NUMWORDS_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Info: Parameter WIDTH_B set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Info: Parameter WIDTHAD_B set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Info: Parameter NUMWORDS_B set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Complete_Processor.ram0_RAM_Register_bc29ae60.hdl.mif " "Info: Parameter INIT_FILE set to db/Complete_Processor.ram0_RAM_Register_bc29ae60.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "RAM_Register.v" "RAM_REG~0" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/RAM_Register.v" 20 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "RAM_Register:pro_rr\|RAM_REG~1 " "Info: Inferred altsyncram megafunction from the following design logic: \"RAM_Register:pro_rr\|RAM_REG~1\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Info: Parameter WIDTH_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Info: Parameter WIDTHAD_A set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Info: Parameter NUMWORDS_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Info: Parameter WIDTH_B set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Info: Parameter WIDTHAD_B set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Info: Parameter NUMWORDS_B set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Complete_Processor.ram0_RAM_Register_bc29ae60.hdl.mif " "Info: Parameter INIT_FILE set to db/Complete_Processor.ram0_RAM_Register_bc29ae60.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "RAM_Register.v" "RAM_REG~1" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/RAM_Register.v" 20 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Info: Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:pro_alu\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:pro_alu\|Div0\"" {  } { { "ALU.v" "Div0" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/ALU.v" 83 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:pro_alu\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:pro_alu\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/ALU.v" 62 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pro_7segment_decoder:pro_7sd\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pro_7segment_decoder:pro_7sd\|Div0\"" {  } { { "pro_7segment_decoder.v" "Div0" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 55 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pro_7segment_decoder:pro_7sd\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pro_7segment_decoder:pro_7sd\|Div2\"" {  } { { "pro_7segment_decoder.v" "Div2" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 59 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pro_7segment_decoder:pro_7sd\|Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pro_7segment_decoder:pro_7sd\|Div3\"" {  } { { "pro_7segment_decoder.v" "Div3" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 63 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pro_7segment_decoder:pro_7sd\|Div4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pro_7segment_decoder:pro_7sd\|Div4\"" {  } { { "pro_7segment_decoder.v" "Div4" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 64 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pro_7segment_decoder:pro_7sd\|Div5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pro_7segment_decoder:pro_7sd\|Div5\"" {  } { { "pro_7segment_decoder.v" "Div5" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 65 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pro_7segment_decoder:pro_7sd\|Div6 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pro_7segment_decoder:pro_7sd\|Div6\"" {  } { { "pro_7segment_decoder.v" "Div6" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 76 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pro_7segment_decoder:pro_7sd\|Div8 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pro_7segment_decoder:pro_7sd\|Div8\"" {  } { { "pro_7segment_decoder.v" "Div8" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 80 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pro_7segment_decoder:pro_7sd\|Div9 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pro_7segment_decoder:pro_7sd\|Div9\"" {  } { { "pro_7segment_decoder.v" "Div9" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 90 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pro_7segment_decoder:pro_7sd\|Div10 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pro_7segment_decoder:pro_7sd\|Div10\"" {  } { { "pro_7segment_decoder.v" "Div10" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 91 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pro_7segment_decoder:pro_7sd\|Div13 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pro_7segment_decoder:pro_7sd\|Div13\"" {  } { { "pro_7segment_decoder.v" "Div13" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 96 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pro_7segment_decoder:pro_7sd\|Div12 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pro_7segment_decoder:pro_7sd\|Div12\"" {  } { { "pro_7segment_decoder.v" "Div12" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 95 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pro_7segment_decoder:pro_7sd\|Div14 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pro_7segment_decoder:pro_7sd\|Div14\"" {  } { { "pro_7segment_decoder.v" "Div14" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 108 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "pro_7segment_decoder:pro_7sd\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pro_7segment_decoder:pro_7sd\|Mult0\"" {  } { { "pro_7segment_decoder.v" "Mult0" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 55 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "pro_7segment_decoder:pro_7sd\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pro_7segment_decoder:pro_7sd\|Mult1\"" {  } { { "pro_7segment_decoder.v" "Mult1" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 68 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "pro_7segment_decoder:pro_7sd\|Mult3 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pro_7segment_decoder:pro_7sd\|Mult3\"" {  } { { "pro_7segment_decoder.v" "Mult3" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 69 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "pro_7segment_decoder:pro_7sd\|Mult4 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pro_7segment_decoder:pro_7sd\|Mult4\"" {  } { { "pro_7segment_decoder.v" "Mult4" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 85 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "pro_7segment_decoder:pro_7sd\|Mult6 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pro_7segment_decoder:pro_7sd\|Mult6\"" {  } { { "pro_7segment_decoder.v" "Mult6" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 86 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "pro_7segment_decoder:pro_7sd\|Mult7 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pro_7segment_decoder:pro_7sd\|Mult7\"" {  } { { "pro_7segment_decoder.v" "Mult7" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 101 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_Register:pro_rr\|altsyncram:RAM_REG_rtl_0 " "Info: Elaborated megafunction instantiation \"RAM_Register:pro_rr\|altsyncram:RAM_REG_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_Register:pro_rr\|altsyncram:RAM_REG_rtl_0 " "Info: Instantiated megafunction \"RAM_Register:pro_rr\|altsyncram:RAM_REG_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Info: Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Info: Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Info: Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Info: Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Info: Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Info: Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Complete_Processor.ram0_RAM_Register_bc29ae60.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/Complete_Processor.ram0_RAM_Register_bc29ae60.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f3n1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_f3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f3n1 " "Info: Found entity 1: altsyncram_f3n1" {  } { { "db/altsyncram_f3n1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/altsyncram_f3n1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:pro_alu\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"ALU:pro_alu\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/ALU.v" 83 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:pro_alu\|lpm_divide:Div0 " "Info: Instantiated megafunction \"ALU:pro_alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Info: Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Info: Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/ALU.v" 83 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3gm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_3gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3gm " "Info: Found entity 1: lpm_divide_3gm" {  } { { "db/lpm_divide_3gm.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/lpm_divide_3gm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Info: Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s5f " "Info: Found entity 1: alt_u_div_s5f" {  } { { "db/alt_u_div_s5f.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/alt_u_div_s5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:pro_alu\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ALU:pro_alu\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/ALU.v" 62 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:pro_alu\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"ALU:pro_alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Info: Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Info: Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Info: Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Info: Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/ALU.v" 62 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Info: Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/mult_l8t.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pro_7segment_decoder:pro_7sd\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_divide:Div0\"" {  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 55 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pro_7segment_decoder:pro_7sd\|lpm_divide:Div0 " "Info: Instantiated megafunction \"pro_7segment_decoder:pro_7sd\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Info: Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Info: Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 55 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1gm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_1gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1gm " "Info: Found entity 1: lpm_divide_1gm" {  } { { "db/lpm_divide_1gm.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/lpm_divide_1gm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Info: Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_o5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o5f " "Info: Found entity 1: alt_u_div_o5f" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/alt_u_div_o5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pro_7segment_decoder:pro_7sd\|lpm_divide:Div2 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_divide:Div2\"" {  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 59 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pro_7segment_decoder:pro_7sd\|lpm_divide:Div2 " "Info: Instantiated megafunction \"pro_7segment_decoder:pro_7sd\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Info: Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 59 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rfm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_rfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rfm " "Info: Found entity 1: lpm_divide_rfm" {  } { { "db/lpm_divide_rfm.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/lpm_divide_rfm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Info: Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_c5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c5f " "Info: Found entity 1: alt_u_div_c5f" {  } { { "db/alt_u_div_c5f.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/alt_u_div_c5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pro_7segment_decoder:pro_7sd\|lpm_divide:Div3 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_divide:Div3\"" {  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 63 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pro_7segment_decoder:pro_7sd\|lpm_divide:Div3 " "Info: Instantiated megafunction \"pro_7segment_decoder:pro_7sd\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 63 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nfm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_nfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nfm " "Info: Found entity 1: lpm_divide_nfm" {  } { { "db/lpm_divide_nfm.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/lpm_divide_nfm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Info: Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/sign_div_unsign_1nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_45f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_45f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_45f " "Info: Found entity 1: alt_u_div_45f" {  } { { "db/alt_u_div_45f.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/alt_u_div_45f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pro_7segment_decoder:pro_7sd\|lpm_divide:Div4 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_divide:Div4\"" {  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 64 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pro_7segment_decoder:pro_7sd\|lpm_divide:Div4 " "Info: Instantiated megafunction \"pro_7segment_decoder:pro_7sd\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Info: Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 64 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tcm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tcm " "Info: Found entity 1: lpm_divide_tcm" {  } { { "db/lpm_divide_tcm.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/lpm_divide_tcm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Info: Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gve " "Info: Found entity 1: alt_u_div_gve" {  } { { "db/alt_u_div_gve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/alt_u_div_gve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pro_7segment_decoder:pro_7sd\|lpm_divide:Div8 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_divide:Div8\"" {  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 80 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pro_7segment_decoder:pro_7sd\|lpm_divide:Div8 " "Info: Instantiated megafunction \"pro_7segment_decoder:pro_7sd\|lpm_divide:Div8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Info: Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 80 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_hem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hem " "Info: Found entity 1: lpm_divide_hem" {  } { { "db/lpm_divide_hem.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/lpm_divide_hem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Info: Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Info: Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/alt_u_div_o2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pro_7segment_decoder:pro_7sd\|lpm_divide:Div10 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_divide:Div10\"" {  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 91 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pro_7segment_decoder:pro_7sd\|lpm_divide:Div10 " "Info: Instantiated megafunction \"pro_7segment_decoder:pro_7sd\|lpm_divide:Div10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 91 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_dem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dem " "Info: Found entity 1: lpm_divide_dem" {  } { { "db/lpm_divide_dem.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/lpm_divide_dem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Info: Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Info: Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/alt_u_div_g2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pro_7segment_decoder:pro_7sd\|lpm_divide:Div12 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_divide:Div12\"" {  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 95 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pro_7segment_decoder:pro_7sd\|lpm_divide:Div12 " "Info: Instantiated megafunction \"pro_7segment_decoder:pro_7sd\|lpm_divide:Div12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 95 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_aem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_aem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_aem " "Info: Found entity 1: lpm_divide_aem" {  } { { "db/lpm_divide_aem.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/lpm_divide_aem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Info: Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a2f " "Info: Found entity 1: alt_u_div_a2f" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/alt_u_div_a2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pro_7segment_decoder:pro_7sd\|lpm_divide:Div14 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_divide:Div14\"" {  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 108 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pro_7segment_decoder:pro_7sd\|lpm_divide:Div14 " "Info: Instantiated megafunction \"pro_7segment_decoder:pro_7sd\|lpm_divide:Div14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 108 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Info: Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Info: Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Info: Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0\"" {  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 55 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Info: Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Info: Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Info: Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Info: Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 55 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0\|multcore:mult_core pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 55 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 55 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 55 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ch.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_9ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ch " "Info: Found entity 1: add_sub_9ch" {  } { { "db/add_sub_9ch.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/add_sub_9ch.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 55 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 55 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ch.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_4ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ch " "Info: Found entity 1: add_sub_4ch" {  } { { "db/add_sub_4ch.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/db/add_sub_4ch.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0\|altshift:external_latency_ffs pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 55 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult1\"" {  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 68 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Info: Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Info: Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Info: Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 68 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult1\|multcore:mult_core pro_7segment_decoder:pro_7sd\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 68 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder pro_7segment_decoder:pro_7sd\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 68 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult1\|altshift:external_latency_ffs pro_7segment_decoder:pro_7sd\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 68 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult3 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult3\"" {  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 69 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult3 " "Info: Instantiated megafunction \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Info: Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Info: Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Info: Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 69 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult3\|multcore:mult_core pro_7segment_decoder:pro_7sd\|lpm_mult:Mult3 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 69 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder pro_7segment_decoder:pro_7sd\|lpm_mult:Mult3 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 69 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult3\|altshift:external_latency_ffs pro_7segment_decoder:pro_7sd\|lpm_mult:Mult3 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 69 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult4 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult4\"" {  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 85 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult4 " "Info: Instantiated megafunction \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Info: Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Info: Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Info: Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 85 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult6 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult6\"" {  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 86 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult6 " "Info: Instantiated megafunction \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Info: Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Info: Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Info: Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 86 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult6\|multcore:mult_core pro_7segment_decoder:pro_7sd\|lpm_mult:Mult6 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult6\|multcore:mult_core\", which is child of megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult6\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 86 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder pro_7segment_decoder:pro_7sd\|lpm_mult:Mult6 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult6\"" {  } { { "multcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 86 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult6\|altshift:external_latency_ffs pro_7segment_decoder:pro_7sd\|lpm_mult:Mult6 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult6\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult6\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 86 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult7 " "Info: Elaborated megafunction instantiation \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult7\"" {  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 101 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pro_7segment_decoder:pro_7sd\|lpm_mult:Mult7 " "Info: Instantiated megafunction \"pro_7segment_decoder:pro_7sd\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Info: Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Info: Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Info: Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pro_7segment_decoder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/pro_7segment_decoder.v" 101 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 6 " "Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nxt_state~4 " "Info: Register \"nxt_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nxt_state~5 " "Info: Register \"nxt_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nxt_state~6 " "Info: Register \"nxt_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~4 " "Info: Register \"state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~5 " "Info: Register \"state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~6 " "Info: Register \"state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Complete_Processor.map.smsg " "Info: Generated suppressed messages file D:/Workspace/Altera_Quartus_Workspace/Complete_Processor/Complete_Processor.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1694 " "Info: Implemented 1694 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Info: Implemented 36 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1609 " "Info: Implemented 1609 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Info: Implemented 2 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "311 " "Info: Peak virtual memory: 311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 15 09:23:20 2017 " "Info: Processing ended: Fri Dec 15 09:23:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
