#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 20 09:11:38 2019
# Process ID: 12932
# Current directory: C:/Users/rruiz/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18940
# Log file: C:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/rruiz/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
WARNING: [Runs 36-547] User Strategy 'Performance_ExplorePostRoutePhysOpt' from file 'C:\Users\rruiz\AppData\Roaming/Xilinx/Vivado/strategies/Performance_ExplorePostRoutePhysOpt.Vivado Implementation 2018.psg' discarded because strategy with same name already parsed from 'C:/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
WARNING: [Runs 36-547] User Strategy 'Performance_ExplorePostRoutePhysOpt' from file 'C:\Users\rruiz\AppData\Roaming/Xilinx/Vivado/strategies/Performance_ExplorePostRoutePhysOpt_2.Vivado Implementation 2018.psg' discarded because strategy with same name already parsed from 'C:/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
start_gui
cd C:/SSRIPDesign_1x1/
source ./scripts/create_project.tcl
# set ::platform "zcu111"
# set ::silicon "e"
# set project_dir "project"
# set ip_dir "srcs/ip"
# set constrs_dir "constrs"
# set scripts_dir "scripts"
# set part "xczu28dr-ffvg1517-2-${::silicon}"
# set design_name "${::platform}_rfsoc_trd"
# puts "INFO: Target part selected: '$part'"
INFO: Target part selected: 'xczu28dr-ffvg1517-2-e'
# set_param board.repoPaths ./board_files
# create_project $design_name $project_dir -part $part -force
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 730.254 ; gain = 94.250
# set_property board_part xilinx.com:zcu111:part0:1.1 [current_project]
# set_property ip_repo_paths $ip_dir [current_fileset]
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/SSRIPDesign_1x1/srcs/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'User_Company:SysGen:fir0_intp:1.0'. The one found in IP location 'c:/SSRIPDesign_1x1/srcs/ip/ip_repo/interpolation/fir0/netlist_avinash_1/ip' will take precedence over the same IP in location c:/SSRIPDesign_1x1/srcs/ip/ip_repo/interpolation/fir0/netlist/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'User_Company:SysGen:fir1_intp:1.0'. The one found in IP location 'c:/SSRIPDesign_1x1/srcs/ip/ip_repo/interpolation/fir1/netlist_avinash_1/ip' will take precedence over the same IP in location c:/SSRIPDesign_1x1/srcs/ip/ip_repo/interpolation/fir1/netlist/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'User_Company:SysGen:fir2_intp:1.0'. The one found in IP location 'c:/SSRIPDesign_1x1/srcs/ip/ip_repo/interpolation/fir2/netlist_avinash_1/ip' will take precedence over the same IP in location c:/SSRIPDesign_1x1/srcs/ip/ip_repo/interpolation/fir2/netlist/ip
# create_bd_design $design_name
Wrote  : <C:\SSRIPDesign_1x1\project\zcu111_rfsoc_trd.srcs\sources_1\bd\zcu111_rfsoc_trd\zcu111_rfsoc_trd.bd> 
create_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 856.598 ; gain = 74.703
# source $scripts_dir/zcu111_rfsoc_trd_bd.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2019.1
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    common::send_msg_id "BD_TCL-1002" "WARNING" "This script was generated using Vivado <$scripts_vivado_version> without IP versions in the create_bd_cell commands, but is now being run in <$current_vivado_version> of Vivado. There may have been major IP version changes between Vivado <$scripts_vivado_version> and <$current_vivado_version>, which could impact the parameter settings of the IPs."
## 
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xczu28dr-ffvg1517-2-e
##    set_property BOARD_PART xilinx.com:zcu111:part0:1.1 [current_project]
## }
## variable design_name
## set design_name zcu111_rfsoc_trd
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD_TCL-2] Constructing design in IPI design <zcu111_rfsoc_trd>...
## set_property USER_COMMENTS.comment_0 "RFSoC Caher TRD" [get_bd_designs $design_name]
## common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "zcu111_rfsoc_trd".
## if { $nRet != 0 } {
##    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## user.org:user:adc_channel_mux:*\
## xilinx.com:ip:axi_perf_mon:*\
## xilinx.com:ip:smartconnect:*\
## xilinx.com:ip:ddr4:*\
## user.org:user:user_register:*\
## xilinx.com:ip:usp_rf_data_converter:*\
## xilinx.com:ip:xlconcat:*\
## xilinx.com:ip:xlconstant:*\
## xilinx.com:ip:zynq_ultra_ps_e:*\
## xilinx.com:ip:axis_data_fifo:*\
## xilinx.com:ip:axis_register_slice:*\
## user.org:user:tlast_gen_v1_0:*\
## xilinx.com:ip:xlslice:*\
## xilinx.com:ip:axi_dma:*\
## xilinx.com:user:sync:*\
## xilinx.com:ip:clk_wiz:*\
## xilinx.com:user:arbiter:*\
## xilinx.com:ip:axis_broadcaster:*\
## user.org:user:axis_decoder3to8:*\
## user.org:user:adc_strm_mux:*\
## user.org:user:adc_strm_demux:*\
## xilinx.com:ip:axis_dwidth_converter:*\
## User_Company:SysGen:fir0_intp:*\
## User_Company:SysGen:fir1_intp:*\
## User_Company:SysGen:fir2_intp:*\
## xilinx.com:ip:proc_sys_reset:*\
## xilinx.com:ip:axis_combiner:*\
## xilinx.com:ip:util_reduced_logic:*\
## User_Company:SysGen:fir0_dec:*\
## User_Company:SysGen:fir1_dec:*\
## User_Company:SysGen:fir2_dec:*\
## xilinx.com:ip:util_vector_logic:*\
## "
## 
##    set list_ips_missing ""
##    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
user.org:user:adc_channel_mux:* xilinx.com:ip:axi_perf_mon:* xilinx.com:ip:smartconnect:* xilinx.com:ip:ddr4:* user.org:user:user_register:* xilinx.com:ip:usp_rf_data_converter:* xilinx.com:ip:xlconcat:* xilinx.com:ip:xlconstant:* xilinx.com:ip:zynq_ultra_ps_e:* xilinx.com:ip:axis_data_fifo:* xilinx.com:ip:axis_register_slice:* user.org:user:tlast_gen_v1_0:* xilinx.com:ip:xlslice:* xilinx.com:ip:axi_dma:* xilinx.com:user:sync:* xilinx.com:ip:clk_wiz:* xilinx.com:user:arbiter:* xilinx.com:ip:axis_broadcaster:* user.org:user:axis_decoder3to8:* user.org:user:adc_strm_mux:* user.org:user:adc_strm_demux:* xilinx.com:ip:axis_dwidth_converter:* User_Company:SysGen:fir0_intp:* User_Company:SysGen:fir1_intp:* User_Company:SysGen:fir2_intp:* xilinx.com:ip:proc_sys_reset:* xilinx.com:ip:axis_combiner:* xilinx.com:ip:util_reduced_logic:* User_Company:SysGen:fir0_dec:* User_Company:SysGen:fir1_dec:* User_Company:SysGen:fir2_dec:* xilinx.com:ip:util_vector_logic:*  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_hier_cell_brdcast_rdy { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_brdcast_rdy() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
## 
##   # Create pins
##   create_bd_pin -dir I -from 0 -to 0 Op1
##   create_bd_pin -dir I -from 0 -to 0 Op2
##   create_bd_pin -dir O -from 1 -to 0 dout
## 
##   # Create instance: util_vector_logic_0, and set properties
##   set util_vector_logic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic util_vector_logic_0 ]
##   set_property -dict [ list \
##    CONFIG.C_OPERATION {or} \
##    CONFIG.C_SIZE {1} \
##    CONFIG.LOGO_FILE {data/sym_orgate.png} \
##  ] $util_vector_logic_0
## 
##   # Create instance: xlconcat_1, and set properties
##   set xlconcat_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat xlconcat_1 ]
## 
##   # Create port connections
##   connect_bd_net -net Op2_1 [get_bd_pins Op2] [get_bd_pins util_vector_logic_0/Op2]
##   connect_bd_net -net axis_dwidth_converter_0_s_axis_tready [get_bd_pins Op1] [get_bd_pins util_vector_logic_0/Op1]
##   connect_bd_net -net util_vector_logic_0_Res [get_bd_pins util_vector_logic_0/Res] [get_bd_pins xlconcat_1/In0] [get_bd_pins xlconcat_1/In1]
##   connect_bd_net -net xlconcat_1_dout [get_bd_pins dout] [get_bd_pins xlconcat_1/dout]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_hier_cell_soft_reset_gen { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_soft_reset_gen() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
## 
##   # Create pins
##   create_bd_pin -dir I -from 94 -to 0 Din
##   create_bd_pin -dir I -from 0 -to 0 axi_resetn
##   create_bd_pin -dir O -from 0 -to 0 axi_soft_resetn
##   create_bd_pin -dir I -type clk dac_clk
##   create_bd_pin -dir I -from 0 -to 0 dac_clk_aresetn
##   create_bd_pin -dir O -from 0 -to 0 dac_clk_soft_aresetn
##   create_bd_pin -dir I -type clk s_axis_aclk_300
## 
##   # Create instance: dac_srst_n, and set properties
##   set dac_srst_n [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice dac_srst_n ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {0} \
##    CONFIG.DIN_TO {0} \
##    CONFIG.DIN_WIDTH {95} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $dac_srst_n
## 
##   # Create instance: sync_0, and set properties
##   set sync_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:sync sync_0 ]
##   set_property -dict [ list \
##    CONFIG.SRC_INPUT_REG {0} \
##  ] $sync_0
## 
##   # Create instance: sync_1, and set properties
##   set sync_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:sync sync_1 ]
##   set_property -dict [ list \
##    CONFIG.SRC_INPUT_REG {0} \
##  ] $sync_1
## 
##   # Create instance: util_vector_logic_0, and set properties
##   set util_vector_logic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic util_vector_logic_0 ]
##   set_property -dict [ list \
##    CONFIG.C_SIZE {1} \
##  ] $util_vector_logic_0
## 
##   # Create instance: util_vector_logic_1, and set properties
##   set util_vector_logic_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic util_vector_logic_1 ]
##   set_property -dict [ list \
##    CONFIG.C_SIZE {1} \
##  ] $util_vector_logic_1
## 
##   # Create instance: util_vector_logic_4, and set properties
##   set util_vector_logic_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic util_vector_logic_4 ]
##   set_property -dict [ list \
##    CONFIG.C_OPERATION {not} \
##    CONFIG.C_SIZE {1} \
##    CONFIG.LOGO_FILE {data/sym_notgate.png} \
##  ] $util_vector_logic_4
## 
##   # Create instance: xlconstant_0, and set properties
##   set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant xlconstant_0 ]
##   set_property -dict [ list \
##    CONFIG.CONST_VAL {0} \
##  ] $xlconstant_0
## 
##   # Create port connections
##   connect_bd_net -net Din_1 [get_bd_pins Din] [get_bd_pins dac_srst_n/Din]
##   connect_bd_net -net axi_resetn_1 [get_bd_pins axi_resetn] [get_bd_pins util_vector_logic_0/Op2]
##   connect_bd_net -net dac_clk_1 [get_bd_pins dac_clk] [get_bd_pins sync_1/dest_clk]
##   connect_bd_net -net dac_srst_n_Dout [get_bd_pins sync_0/src_in] [get_bd_pins sync_1/src_in] [get_bd_pins util_vector_logic_4/Res]
##   connect_bd_net -net dac_srst_n_Dout1 [get_bd_pins dac_srst_n/Dout] [get_bd_pins util_vector_logic_4/Op1]
##   connect_bd_net -net m_axis_aresetn_1 [get_bd_pins dac_clk_soft_aresetn] [get_bd_pins util_vector_logic_1/Res]
##   connect_bd_net -net m_axis_aresetn_2 [get_bd_pins dac_clk_aresetn] [get_bd_pins util_vector_logic_1/Op2]
##   connect_bd_net -net s_axis_aclk_300_1 [get_bd_pins s_axis_aclk_300] [get_bd_pins sync_0/dest_clk]
##   connect_bd_net -net sync_0_dest_out [get_bd_pins sync_0/dest_out] [get_bd_pins util_vector_logic_0/Op1]
##   connect_bd_net -net sync_1_dest_out [get_bd_pins sync_1/dest_out] [get_bd_pins util_vector_logic_1/Op1]
##   connect_bd_net -net util_vector_logic_0_Res [get_bd_pins axi_soft_resetn] [get_bd_pins util_vector_logic_0/Res]
##   connect_bd_net -net xlconstant_0_dout [get_bd_pins sync_0/src_clk] [get_bd_pins sync_1/src_clk] [get_bd_pins xlconstant_0/dout]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_hier_cell_control_switch_1 { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_control_switch_1() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
## 
##   # Create pins
##   create_bd_pin -dir I -from 0 -to 0 Op2
##   create_bd_pin -dir I -from 0 -to 0 Op3
##   create_bd_pin -dir O -from 0 -to 0 Res
##   create_bd_pin -dir O -from 0 -to 0 Res1
##   create_bd_pin -dir I -from 0 -to 0 dac1_control
## 
##   # Create instance: util_vector_logic_1, and set properties
##   set util_vector_logic_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic util_vector_logic_1 ]
##   set_property -dict [ list \
##    CONFIG.C_SIZE {1} \
##  ] $util_vector_logic_1
## 
##   # Create instance: util_vector_logic_2, and set properties
##   set util_vector_logic_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic util_vector_logic_2 ]
##   set_property -dict [ list \
##    CONFIG.C_SIZE {1} \
##  ] $util_vector_logic_2
## 
##   # Create port connections
##   connect_bd_net -net axis_broadcaster_0_s_axis_tready [get_bd_pins Op2] [get_bd_pins util_vector_logic_1/Op2]
##   connect_bd_net -net axis_data_fifo_dac0_m_axis_tvalid [get_bd_pins Op3] [get_bd_pins util_vector_logic_2/Op2]
##   connect_bd_net -net dac1_control_1 [get_bd_pins dac1_control] [get_bd_pins util_vector_logic_1/Op1] [get_bd_pins util_vector_logic_2/Op1]
##   connect_bd_net -net util_vector_logic_1_Res [get_bd_pins Res] [get_bd_pins util_vector_logic_1/Res]
##   connect_bd_net -net util_vector_logic_2_Res [get_bd_pins Res1] [get_bd_pins util_vector_logic_2/Res]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_hier_cell_dac_sync { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_dac_sync() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
## 
##   # Create pins
##   create_bd_pin -dir I -from 94 -to 0 Din
##   create_bd_pin -dir I -type clk dac0_clk
##   create_bd_pin -dir O -from 0 -to 0 dac_control_0
## 
##   # Create instance: channel0_control, and set properties
##   set channel0_control [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice channel0_control ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {2} \
##    CONFIG.DIN_TO {2} \
##    CONFIG.DIN_WIDTH {95} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $channel0_control
## 
##   # Create instance: sync_1, and set properties
##   set sync_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:sync sync_1 ]
##   set_property -dict [ list \
##    CONFIG.SRC_INPUT_REG {0} \
##  ] $sync_1
## 
##   # Create instance: xlconstant_1, and set properties
##   set xlconstant_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant xlconstant_1 ]
##   set_property -dict [ list \
##    CONFIG.CONST_VAL {0} \
##  ] $xlconstant_1
## 
##   # Create port connections
##   connect_bd_net -net Din_1 [get_bd_pins Din] [get_bd_pins channel0_control/Din]
##   connect_bd_net -net local_start_Dout [get_bd_pins channel0_control/Dout] [get_bd_pins sync_1/src_in]
##   connect_bd_net -net sync_1_dest_out [get_bd_pins dac_control_0] [get_bd_pins sync_1/dest_out]
##   connect_bd_net -net usp_rf_data_converter_0_clk_dac1 [get_bd_pins dac0_clk] [get_bd_pins sync_1/dest_clk]
##   connect_bd_net -net xlconstant_1_dout [get_bd_pins sync_1/src_clk] [get_bd_pins xlconstant_1/dout]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_hier_cell_adc_sync { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_adc_sync() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
## 
##   # Create pins
##   create_bd_pin -dir I -from 94 -to 0 Din
##   create_bd_pin -dir I -type clk adc0_clk
##   create_bd_pin -dir O -from 0 -to 0 adc_control_0
## 
##   # Create instance: channel0_control, and set properties
##   set channel0_control [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice channel0_control ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {34} \
##    CONFIG.DIN_TO {34} \
##    CONFIG.DIN_WIDTH {95} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $channel0_control
## 
##   # Create instance: sync_1, and set properties
##   set sync_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:sync sync_1 ]
##   set_property -dict [ list \
##    CONFIG.SRC_INPUT_REG {0} \
##  ] $sync_1
## 
##   # Create instance: xlconstant_1, and set properties
##   set xlconstant_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant xlconstant_1 ]
##   set_property -dict [ list \
##    CONFIG.CONST_VAL {0} \
##  ] $xlconstant_1
## 
##   # Create port connections
##   connect_bd_net -net Din_1 [get_bd_pins Din] [get_bd_pins channel0_control/Din]
##   connect_bd_net -net adc0_clk_1 [get_bd_pins adc0_clk] [get_bd_pins sync_1/dest_clk]
##   connect_bd_net -net local_start_Dout [get_bd_pins channel0_control/Dout] [get_bd_pins sync_1/src_in]
##   connect_bd_net -net sync_1_dest_out [get_bd_pins adc_control_0] [get_bd_pins sync_1/dest_out]
##   connect_bd_net -net xlconstant_1_dout [get_bd_pins sync_1/src_clk] [get_bd_pins xlconstant_1/dout]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_hier_cell_soft_reset { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_soft_reset() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
## 
##   # Create pins
##   create_bd_pin -dir I -from 94 -to 0 Din_0
##   create_bd_pin -dir I -from 0 -to 0 axi_lite_resetn
##   create_bd_pin -dir O -from 0 -to 0 axi_lite_resetn_sync
##   create_bd_pin -dir I -type clk m_axis_aclk
##   create_bd_pin -dir I -from 0 -to 0 m_axis_aresetn
##   create_bd_pin -dir O -from 0 -to 0 m_axis_aresetn_sync
##   create_bd_pin -dir I -type clk s_axi_lite_aclk
##   create_bd_pin -dir I -type clk s_axis_aclk
##   create_bd_pin -dir I -from 0 -to 0 s_axis_aresetn
##   create_bd_pin -dir O -from 0 -to 0 s_axis_aresetn_sync
## 
##   # Create instance: sync_0, and set properties
##   set sync_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:sync sync_0 ]
##   set_property -dict [ list \
##    CONFIG.SRC_INPUT_REG {0} \
##  ] $sync_0
## 
##   # Create instance: sync_1, and set properties
##   set sync_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:sync sync_1 ]
##   set_property -dict [ list \
##    CONFIG.SRC_INPUT_REG {0} \
##  ] $sync_1
## 
##   # Create instance: sync_2, and set properties
##   set sync_2 [ create_bd_cell -type ip -vlnv xilinx.com:user:sync sync_2 ]
##   set_property -dict [ list \
##    CONFIG.SRC_INPUT_REG {0} \
##  ] $sync_2
## 
##   # Create instance: util_vector_logic_0, and set properties
##   set util_vector_logic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic util_vector_logic_0 ]
##   set_property -dict [ list \
##    CONFIG.C_SIZE {1} \
##  ] $util_vector_logic_0
## 
##   # Create instance: util_vector_logic_1, and set properties
##   set util_vector_logic_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic util_vector_logic_1 ]
##   set_property -dict [ list \
##    CONFIG.C_SIZE {1} \
##  ] $util_vector_logic_1
## 
##   # Create instance: util_vector_logic_2, and set properties
##   set util_vector_logic_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic util_vector_logic_2 ]
##   set_property -dict [ list \
##    CONFIG.C_SIZE {1} \
##  ] $util_vector_logic_2
## 
##   # Create instance: util_vector_logic_3, and set properties
##   set util_vector_logic_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic util_vector_logic_3 ]
##   set_property -dict [ list \
##    CONFIG.C_OPERATION {not} \
##    CONFIG.C_SIZE {1} \
##    CONFIG.LOGO_FILE {data/sym_notgate.png} \
##  ] $util_vector_logic_3
## 
##   # Create instance: xlconstant_0, and set properties
##   set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant xlconstant_0 ]
##   set_property -dict [ list \
##    CONFIG.CONST_VAL {0} \
##  ] $xlconstant_0
## 
##   # Create instance: xlslice_3, and set properties
##   set xlslice_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice xlslice_3 ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {32} \
##    CONFIG.DIN_TO {32} \
##    CONFIG.DIN_WIDTH {95} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $xlslice_3
## 
##   # Create port connections
##   connect_bd_net -net Din_0_1 [get_bd_pins Din_0] [get_bd_pins xlslice_3/Din]
##   connect_bd_net -net aresetn_1 [get_bd_pins s_axis_aresetn_sync] [get_bd_pins util_vector_logic_1/Res]
##   connect_bd_net -net axi_resetn_1 [get_bd_pins axi_lite_resetn_sync] [get_bd_pins util_vector_logic_2/Res]
##   connect_bd_net -net axi_resetn_2 [get_bd_pins axi_lite_resetn] [get_bd_pins util_vector_logic_2/Op1]
##   connect_bd_net -net clk_wiz_0_clk_out1 [get_bd_pins s_axis_aclk] [get_bd_pins sync_0/dest_clk]
##   connect_bd_net -net ddr4_0_c0_ddr4_ui_clk [get_bd_pins m_axis_aclk] [get_bd_pins sync_2/dest_clk]
##   connect_bd_net -net m_axis_aresetn_1 [get_bd_pins m_axis_aresetn] [get_bd_pins util_vector_logic_0/Op2]
##   connect_bd_net -net s_axis_aresetn_1 [get_bd_pins s_axis_aresetn] [get_bd_pins util_vector_logic_1/Op2]
##   connect_bd_net -net sync_0_dest_out [get_bd_pins sync_0/dest_out] [get_bd_pins util_vector_logic_1/Op1]
##   connect_bd_net -net sync_1_dest_out [get_bd_pins sync_1/dest_out] [get_bd_pins util_vector_logic_2/Op2]
##   connect_bd_net -net sync_2_dest_out [get_bd_pins sync_2/dest_out] [get_bd_pins util_vector_logic_0/Op1]
##   connect_bd_net -net util_vector_logic_0_Res [get_bd_pins m_axis_aresetn_sync] [get_bd_pins util_vector_logic_0/Res]
##   connect_bd_net -net util_vector_logic_3_Res [get_bd_pins sync_0/src_in] [get_bd_pins sync_1/src_in] [get_bd_pins sync_2/src_in] [get_bd_pins util_vector_logic_3/Res]
##   connect_bd_net -net xlconstant_0_dout [get_bd_pins sync_0/src_clk] [get_bd_pins sync_1/src_clk] [get_bd_pins sync_2/src_clk] [get_bd_pins xlconstant_0/dout]
##   connect_bd_net -net xlslice_3_Dout1 [get_bd_pins util_vector_logic_3/Op1] [get_bd_pins xlslice_3/Dout]
##   connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins s_axi_lite_aclk] [get_bd_pins sync_1/dest_clk]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_hier_cell_filter_decim { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_filter_decim() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
##   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 m0_axi_stream
## 
##   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 s_axi_stream
## 
## 
##   # Create pins
##   create_bd_pin -dir I -from 94 -to 0 Din
##   create_bd_pin -dir I -type clk aclk
##   create_bd_pin -dir I -type rst aresetn
## 
##   # Create instance: adc_strm_demux_0, and set properties
##   set adc_strm_demux_0 [ create_bd_cell -type ip -vlnv user.org:user:adc_strm_demux adc_strm_demux_0 ]
##   set_property -dict [ list \
##    CONFIG.AXIS_TDATA_WIDTH {256} \
##    CONFIG.AXIS_TKEEP_WIDTH {32} \
##  ] $adc_strm_demux_0
## 
##   # Create instance: adc_strm_mux_0, and set properties
##   set adc_strm_mux_0 [ create_bd_cell -type ip -vlnv user.org:user:adc_strm_mux adc_strm_mux_0 ]
##   set_property -dict [ list \
##    CONFIG.AXIS_TDATA_WIDTH {256} \
##  ] $adc_strm_mux_0
## 
##   # Create instance: axis_data_fifo_dac0, and set properties
##   set axis_data_fifo_dac0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo axis_data_fifo_dac0 ]
##   set_property -dict [ list \
##    CONFIG.FIFO_DEPTH {32} \
##    CONFIG.FIFO_MEMORY_TYPE {block} \
##    CONFIG.HAS_RD_DATA_COUNT {1} \
##    CONFIG.HAS_WR_DATA_COUNT {1} \
##    CONFIG.IS_ACLK_ASYNC {0} \
##    CONFIG.SYNCHRONIZATION_STAGES {3} \
##  ] $axis_data_fifo_dac0
## 
##   # Create instance: axis_data_fifo_dac1, and set properties
##   set axis_data_fifo_dac1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo axis_data_fifo_dac1 ]
##   set_property -dict [ list \
##    CONFIG.FIFO_DEPTH {32} \
##    CONFIG.FIFO_MEMORY_TYPE {block} \
##    CONFIG.HAS_RD_DATA_COUNT {1} \
##    CONFIG.HAS_WR_DATA_COUNT {1} \
##    CONFIG.IS_ACLK_ASYNC {0} \
##    CONFIG.SYNCHRONIZATION_STAGES {3} \
##  ] $axis_data_fifo_dac1
## 
##   # Create instance: axis_data_fifo_dac2, and set properties
##   set axis_data_fifo_dac2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo axis_data_fifo_dac2 ]
##   set_property -dict [ list \
##    CONFIG.FIFO_DEPTH {32} \
##    CONFIG.FIFO_MEMORY_TYPE {block} \
##    CONFIG.HAS_RD_DATA_COUNT {1} \
##    CONFIG.HAS_WR_DATA_COUNT {1} \
##    CONFIG.IS_ACLK_ASYNC {0} \
##    CONFIG.SYNCHRONIZATION_STAGES {3} \
##  ] $axis_data_fifo_dac2
## 
##   # Create instance: axis_data_fifo_dac3, and set properties
##   set axis_data_fifo_dac3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo axis_data_fifo_dac3 ]
##   set_property -dict [ list \
##    CONFIG.FIFO_DEPTH {32} \
##    CONFIG.FIFO_MEMORY_TYPE {block} \
##    CONFIG.HAS_RD_DATA_COUNT {1} \
##    CONFIG.HAS_WR_DATA_COUNT {1} \
##    CONFIG.IS_ACLK_ASYNC {0} \
##    CONFIG.SYNCHRONIZATION_STAGES {3} \
##  ] $axis_data_fifo_dac3
## 
##   # Create instance: axis_dwidth_converter_0, and set properties
##   set axis_dwidth_converter_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter axis_dwidth_converter_0 ]
##   set_property -dict [ list \
##    CONFIG.M_TDATA_NUM_BYTES {32} \
##  ] $axis_dwidth_converter_0
## 
##   # Create instance: axis_dwidth_converter_1, and set properties
##   set axis_dwidth_converter_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter axis_dwidth_converter_1 ]
##   set_property -dict [ list \
##    CONFIG.M_TDATA_NUM_BYTES {32} \
##  ] $axis_dwidth_converter_1
## 
##   # Create instance: axis_dwidth_converter_2, and set properties
##   set axis_dwidth_converter_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter axis_dwidth_converter_2 ]
##   set_property -dict [ list \
##    CONFIG.M_TDATA_NUM_BYTES {32} \
##  ] $axis_dwidth_converter_2
## 
##   # Create instance: axis_register_slice_0, and set properties
##   set axis_register_slice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_register_slice axis_register_slice_0 ]
## 
##   # Create instance: axis_register_slice_1, and set properties
##   set axis_register_slice_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_register_slice axis_register_slice_1 ]
## 
##   # Create instance: axis_register_slice_2, and set properties
##   set axis_register_slice_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_register_slice axis_register_slice_2 ]
## 
##   # Create instance: fir0_dec_0, and set properties
##   set fir0_dec_0 [ create_bd_cell -type ip -vlnv User_Company:SysGen:fir0_dec fir0_dec_0 ]
## 
##   # Create instance: fir1_dec_0, and set properties
##   set fir1_dec_0 [ create_bd_cell -type ip -vlnv User_Company:SysGen:fir1_dec fir1_dec_0 ]
## 
##   # Create instance: fir2_dec_0, and set properties
##   set fir2_dec_0 [ create_bd_cell -type ip -vlnv User_Company:SysGen:fir2_dec fir2_dec_0 ]
## 
##   # Create instance: sync_3, and set properties
##   set sync_3 [ create_bd_cell -type ip -vlnv xilinx.com:user:sync sync_3 ]
##   set_property -dict [ list \
##    CONFIG.SRC_INPUT_REG {0} \
##  ] $sync_3
## 
##   # Create instance: xlconstant_1, and set properties
##   set xlconstant_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant xlconstant_1 ]
##   set_property -dict [ list \
##    CONFIG.CONST_VAL {0} \
##  ] $xlconstant_1
## 
##   # Create instance: xlslice_2, and set properties
##   set xlslice_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice xlslice_2 ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {90} \
##    CONFIG.DIN_TO {90} \
##    CONFIG.DIN_WIDTH {95} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $xlslice_2
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net adc_0001_M_AXIS [get_bd_intf_pins s_axi_stream] [get_bd_intf_pins adc_strm_demux_0/s_axi_stream]
##   connect_bd_intf_net -intf_net adc_strm_demux_0_m0_axi_stream [get_bd_intf_pins adc_strm_demux_0/m0_axi_stream] [get_bd_intf_pins adc_strm_mux_0/s0_axi_stream]
##   connect_bd_intf_net -intf_net adc_strm_demux_0_m1_axi_stream [get_bd_intf_pins adc_strm_demux_0/m1_axi_stream] [get_bd_intf_pins axis_data_fifo_dac0/S_AXIS]
##   connect_bd_intf_net -intf_net adc_strm_mux_0_m0_axi_stream [get_bd_intf_pins m0_axi_stream] [get_bd_intf_pins adc_strm_mux_0/m0_axi_stream]
##   connect_bd_intf_net -intf_net axis_data_fifo_dac0_M_AXIS [get_bd_intf_pins axis_data_fifo_dac0/M_AXIS] [get_bd_intf_pins fir2_dec_0/s_axis]
##   connect_bd_intf_net -intf_net axis_data_fifo_dac1_M_AXIS [get_bd_intf_pins axis_data_fifo_dac1/M_AXIS] [get_bd_intf_pins axis_register_slice_2/S_AXIS]
##   connect_bd_intf_net -intf_net axis_data_fifo_dac2_M_AXIS [get_bd_intf_pins axis_data_fifo_dac2/M_AXIS] [get_bd_intf_pins fir1_dec_0/s_axis]
##   connect_bd_intf_net -intf_net axis_data_fifo_dac3_M_AXIS [get_bd_intf_pins axis_data_fifo_dac3/M_AXIS] [get_bd_intf_pins fir0_dec_0/s_axis]
##   connect_bd_intf_net -intf_net axis_dwidth_converter_0_M_AXIS [get_bd_intf_pins adc_strm_mux_0/s1_axi_stream] [get_bd_intf_pins axis_dwidth_converter_0/M_AXIS]
##   connect_bd_intf_net -intf_net axis_dwidth_converter_1_M_AXIS [get_bd_intf_pins axis_dwidth_converter_1/M_AXIS] [get_bd_intf_pins axis_register_slice_0/S_AXIS]
##   connect_bd_intf_net -intf_net axis_dwidth_converter_2_M_AXIS [get_bd_intf_pins axis_dwidth_converter_2/M_AXIS] [get_bd_intf_pins axis_register_slice_1/S_AXIS]
##   connect_bd_intf_net -intf_net axis_register_slice_0_M_AXIS [get_bd_intf_pins axis_data_fifo_dac2/S_AXIS] [get_bd_intf_pins axis_register_slice_0/M_AXIS]
##   connect_bd_intf_net -intf_net axis_register_slice_1_M_AXIS [get_bd_intf_pins axis_data_fifo_dac3/S_AXIS] [get_bd_intf_pins axis_register_slice_1/M_AXIS]
##   connect_bd_intf_net -intf_net axis_register_slice_2_M_AXIS [get_bd_intf_pins axis_dwidth_converter_0/S_AXIS] [get_bd_intf_pins axis_register_slice_2/M_AXIS]
##   connect_bd_intf_net -intf_net fir0_dec_0_m_axis [get_bd_intf_pins axis_data_fifo_dac1/S_AXIS] [get_bd_intf_pins fir0_dec_0/m_axis]
##   connect_bd_intf_net -intf_net fir1_dec_0_m_axis [get_bd_intf_pins axis_dwidth_converter_2/S_AXIS] [get_bd_intf_pins fir1_dec_0/m_axis]
##   connect_bd_intf_net -intf_net fir2_dec_0_m_axis [get_bd_intf_pins axis_dwidth_converter_1/S_AXIS] [get_bd_intf_pins fir2_dec_0/m_axis]
## 
##   # Create port connections
##   connect_bd_net -net ddr4_0_c0_ddr4_ui_clk [get_bd_pins aclk] [get_bd_pins adc_strm_demux_0/s_axis_aclk] [get_bd_pins adc_strm_mux_0/s_axis_aclk] [get_bd_pins axis_data_fifo_dac0/s_axis_aclk] [get_bd_pins axis_data_fifo_dac1/s_axis_aclk] [get_bd_pins axis_data_fifo_dac2/s_axis_aclk] [get_bd_pins axis_data_fifo_dac3/s_axis_aclk] [get_bd_pins axis_dwidth_converter_0/aclk] [get_bd_pins axis_dwidth_converter_1/aclk] [get_bd_pins axis_dwidth_converter_2/aclk] [get_bd_pins axis_register_slice_0/aclk] [get_bd_pins axis_register_slice_1/aclk] [get_bd_pins axis_register_slice_2/aclk] [get_bd_pins fir0_dec_0/clk] [get_bd_pins fir1_dec_0/clk] [get_bd_pins fir2_dec_0/clk] [get_bd_pins sync_3/dest_clk]
##   connect_bd_net -net rst_ddr4_0_300M_peripheral_aresetn [get_bd_pins aresetn] [get_bd_pins axis_data_fifo_dac0/s_axis_aresetn] [get_bd_pins axis_data_fifo_dac1/s_axis_aresetn] [get_bd_pins axis_data_fifo_dac2/s_axis_aresetn] [get_bd_pins axis_data_fifo_dac3/s_axis_aresetn] [get_bd_pins axis_dwidth_converter_0/aresetn] [get_bd_pins axis_dwidth_converter_1/aresetn] [get_bd_pins axis_dwidth_converter_2/aresetn] [get_bd_pins axis_register_slice_0/aresetn] [get_bd_pins axis_register_slice_1/aresetn] [get_bd_pins axis_register_slice_2/aresetn]
##   connect_bd_net -net sync_3_dest_out [get_bd_pins adc_strm_demux_0/demux_select] [get_bd_pins adc_strm_mux_0/mux_select] [get_bd_pins sync_3/dest_out]
##   connect_bd_net -net xlconstant_1_dout [get_bd_pins sync_3/src_clk] [get_bd_pins xlconstant_1/dout]
##   connect_bd_net -net xlslice_2_Dout1 [get_bd_pins sync_3/src_in] [get_bd_pins xlslice_2/Dout]
##   connect_bd_net -net zynq_ultra_ps_e_0_emio_gpio_o [get_bd_pins Din] [get_bd_pins xlslice_2/Din]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_hier_cell_control_switch { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_control_switch() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
## 
##   # Create pins
##   create_bd_pin -dir I adc0_control
##   create_bd_pin -dir O -from 0 -to 0 adc_tready_in_0
##   create_bd_pin -dir O -from 0 -to 0 adc_tready_in_1
##   create_bd_pin -dir I -from 0 -to 0 adc_tvalid_out_0
##   create_bd_pin -dir I -from 0 -to 0 adc_tvalid_out_1
##   create_bd_pin -dir I -from 0 -to 0 iq_tready_out_0
##   create_bd_pin -dir I -from 0 -to 0 iq_tready_out_1
##   create_bd_pin -dir O -from 0 -to 0 iq_tvalid_in_0
##   create_bd_pin -dir O -from 0 -to 0 iq_tvalid_in_1
## 
##   # Create instance: util_reduced_logic_0, and set properties
##   set util_reduced_logic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic util_reduced_logic_0 ]
##   set_property -dict [ list \
##    CONFIG.C_SIZE {2} \
##  ] $util_reduced_logic_0
## 
##   # Create instance: util_reduced_logic_1, and set properties
##   set util_reduced_logic_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic util_reduced_logic_1 ]
##   set_property -dict [ list \
##    CONFIG.C_SIZE {2} \
##  ] $util_reduced_logic_1
## 
##   # Create instance: util_reduced_logic_2, and set properties
##   set util_reduced_logic_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic util_reduced_logic_2 ]
##   set_property -dict [ list \
##    CONFIG.C_SIZE {2} \
##  ] $util_reduced_logic_2
## 
##   # Create instance: util_reduced_logic_3, and set properties
##   set util_reduced_logic_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic util_reduced_logic_3 ]
##   set_property -dict [ list \
##    CONFIG.C_SIZE {2} \
##  ] $util_reduced_logic_3
## 
##   # Create instance: xlconcat_0, and set properties
##   set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat xlconcat_0 ]
##   set_property -dict [ list \
##    CONFIG.NUM_PORTS {2} \
##  ] $xlconcat_0
## 
##   # Create instance: xlconcat_1, and set properties
##   set xlconcat_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat xlconcat_1 ]
##   set_property -dict [ list \
##    CONFIG.NUM_PORTS {2} \
##  ] $xlconcat_1
## 
##   # Create instance: xlconcat_2, and set properties
##   set xlconcat_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat xlconcat_2 ]
##   set_property -dict [ list \
##    CONFIG.NUM_PORTS {2} \
##  ] $xlconcat_2
## 
##   # Create instance: xlconcat_3, and set properties
##   set xlconcat_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat xlconcat_3 ]
##   set_property -dict [ list \
##    CONFIG.NUM_PORTS {2} \
##  ] $xlconcat_3
## 
##   # Create port connections
##   connect_bd_net -net Op3_1 [get_bd_pins adc_tvalid_out_0] [get_bd_pins xlconcat_1/In1]
##   connect_bd_net -net Op3_2 [get_bd_pins adc_tvalid_out_1] [get_bd_pins xlconcat_2/In1]
##   connect_bd_net -net adc0_control_1 [get_bd_pins adc0_control] [get_bd_pins xlconcat_0/In0] [get_bd_pins xlconcat_1/In0] [get_bd_pins xlconcat_2/In0] [get_bd_pins xlconcat_3/In0]
##   connect_bd_net -net axis_data_fifo_dac0_m_axis_tvalid [get_bd_pins iq_tready_out_0] [get_bd_pins xlconcat_0/In1]
##   connect_bd_net -net axis_data_fifo_dac0_m_axis_tvalid1 [get_bd_pins iq_tready_out_1] [get_bd_pins xlconcat_3/In1]
##   connect_bd_net -net util_reduced_logic_0_Res [get_bd_pins adc_tready_in_0] [get_bd_pins util_reduced_logic_0/Res]
##   connect_bd_net -net util_reduced_logic_0_Res1 [get_bd_pins adc_tready_in_1] [get_bd_pins util_reduced_logic_3/Res]
##   connect_bd_net -net util_reduced_logic_1_Res [get_bd_pins iq_tvalid_in_0] [get_bd_pins util_reduced_logic_1/Res]
##   connect_bd_net -net util_reduced_logic_1_Res1 [get_bd_pins iq_tvalid_in_1] [get_bd_pins util_reduced_logic_2/Res]
##   connect_bd_net -net xlconcat_0_dout [get_bd_pins util_reduced_logic_0/Op1] [get_bd_pins xlconcat_0/dout]
##   connect_bd_net -net xlconcat_0_dout1 [get_bd_pins util_reduced_logic_3/Op1] [get_bd_pins xlconcat_3/dout]
##   connect_bd_net -net xlconcat_1_dout [get_bd_pins util_reduced_logic_1/Op1] [get_bd_pins xlconcat_1/dout]
##   connect_bd_net -net xlconcat_1_dout1 [get_bd_pins util_reduced_logic_2/Op1] [get_bd_pins xlconcat_2/dout]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_hier_cell_I_Q_Merge { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_I_Q_Merge() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
##   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 adc_axis_out0
## 
##   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 adc_axis_out1
## 
##   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 m0_axi_stream
## 
## 
##   # Create pins
##   create_bd_pin -dir I -from 94 -to 0 Din_0
##   create_bd_pin -dir I -from 0 -to 0 In1
##   create_bd_pin -dir I -type rst aresetn
##   create_bd_pin -dir I -type clk s_axis_aclk
##   create_bd_pin -dir O s_axis_tready_0
##   create_bd_pin -dir O s_axis_tready_1
##   create_bd_pin -dir I s_axis_tvalid
## 
##   # Create instance: adc_strm_mux_0, and set properties
##   set adc_strm_mux_0 [ create_bd_cell -type ip -vlnv user.org:user:adc_strm_mux adc_strm_mux_0 ]
## 
##   # Create instance: axis_broadcaster_0, and set properties
##   set axis_broadcaster_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_broadcaster axis_broadcaster_0 ]
## 
##   # Create instance: axis_dwidth_converter_0, and set properties
##   set axis_dwidth_converter_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter axis_dwidth_converter_0 ]
##   set_property -dict [ list \
##    CONFIG.HAS_MI_TKEEP {0} \
##    CONFIG.M_TDATA_NUM_BYTES {32} \
##  ] $axis_dwidth_converter_0
## 
##   # Create instance: brdcast_rdy
##   create_hier_cell_brdcast_rdy $hier_obj brdcast_rdy
## 
##   # Create instance: real_combiner_0, and set properties
##   set real_combiner_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_combiner real_combiner_0 ]
## 
##   # Create instance: sync_3, and set properties
##   set sync_3 [ create_bd_cell -type ip -vlnv xilinx.com:user:sync sync_3 ]
##   set_property -dict [ list \
##    CONFIG.SRC_INPUT_REG {0} \
##  ] $sync_3
## 
##   # Create instance: util_reduced_logic_0, and set properties
##   set util_reduced_logic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic util_reduced_logic_0 ]
##   set_property -dict [ list \
##    CONFIG.C_OPERATION {and} \
##    CONFIG.C_SIZE {2} \
##    CONFIG.LOGO_FILE {data/sym_andgate.png} \
##  ] $util_reduced_logic_0
## 
##   # Create instance: util_reduced_logic_1, and set properties
##   set util_reduced_logic_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic util_reduced_logic_1 ]
##   set_property -dict [ list \
##    CONFIG.C_OPERATION {and} \
##    CONFIG.C_SIZE {2} \
##    CONFIG.LOGO_FILE {data/sym_andgate.png} \
##  ] $util_reduced_logic_1
## 
##   # Create instance: xlconcat_1, and set properties
##   set xlconcat_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat xlconcat_1 ]
## 
##   # Create instance: xlconstant_0, and set properties
##   set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant xlconstant_0 ]
##   set_property -dict [ list \
##    CONFIG.CONST_VAL {0} \
##  ] $xlconstant_0
## 
##   # Create instance: xlslice_2, and set properties
##   set xlslice_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice xlslice_2 ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {33} \
##    CONFIG.DIN_TO {33} \
##    CONFIG.DIN_WIDTH {95} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $xlslice_2
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins adc_axis_out0] [get_bd_intf_pins axis_broadcaster_0/S_AXIS]
##   connect_bd_intf_net -intf_net adc_axis_out1_1 [get_bd_intf_pins adc_axis_out1] [get_bd_intf_pins real_combiner_0/S01_AXIS]
##   connect_bd_intf_net -intf_net adc_strm_mux_0_m0_axi_stream [get_bd_intf_pins m0_axi_stream] [get_bd_intf_pins adc_strm_mux_0/m0_axi_stream]
##   connect_bd_intf_net -intf_net axis_broadcaster_0_M00_AXIS [get_bd_intf_pins axis_broadcaster_0/M00_AXIS] [get_bd_intf_pins axis_dwidth_converter_0/S_AXIS]
##   connect_bd_intf_net -intf_net axis_broadcaster_0_M01_AXIS [get_bd_intf_pins axis_broadcaster_0/M01_AXIS] [get_bd_intf_pins real_combiner_0/S00_AXIS]
##   connect_bd_intf_net -intf_net axis_dwidth_converter_0_M_AXIS [get_bd_intf_pins adc_strm_mux_0/s0_axi_stream] [get_bd_intf_pins axis_dwidth_converter_0/M_AXIS]
##   connect_bd_intf_net -intf_net real_combiner_0_M_AXIS [get_bd_intf_pins adc_strm_mux_0/s1_axi_stream] [get_bd_intf_pins real_combiner_0/M_AXIS]
## 
##   # Create port connections
##   connect_bd_net -net Din_0_1 [get_bd_pins Din_0] [get_bd_pins xlslice_2/Din]
##   connect_bd_net -net In1_1 [get_bd_pins In1] [get_bd_pins xlconcat_1/In1]
##   connect_bd_net -net aresetn_1 [get_bd_pins aresetn] [get_bd_pins axis_broadcaster_0/aresetn] [get_bd_pins axis_dwidth_converter_0/aresetn] [get_bd_pins real_combiner_0/aresetn]
##   connect_bd_net -net axis_broadcaster_0_m_axis_tvalid [get_bd_pins axis_broadcaster_0/m_axis_tvalid] [get_bd_pins util_reduced_logic_1/Op1]
##   connect_bd_net -net axis_broadcaster_0_s_axis_tready [get_bd_pins s_axis_tready_0] [get_bd_pins axis_broadcaster_0/s_axis_tready]
##   connect_bd_net -net axis_dwidth_converter_0_s_axis_tready [get_bd_pins axis_dwidth_converter_0/s_axis_tready] [get_bd_pins brdcast_rdy/Op1]
##   connect_bd_net -net clk_wiz_0_clk_out1 [get_bd_pins s_axis_aclk] [get_bd_pins adc_strm_mux_0/s_axis_aclk] [get_bd_pins axis_broadcaster_0/aclk] [get_bd_pins axis_dwidth_converter_0/aclk] [get_bd_pins real_combiner_0/aclk] [get_bd_pins sync_3/dest_clk]
##   connect_bd_net -net real_combiner_0_s_axis_tready [get_bd_pins real_combiner_0/s_axis_tready] [get_bd_pins util_reduced_logic_0/Op1]
##   connect_bd_net -net s_axis_tvalid_1 [get_bd_pins s_axis_tvalid] [get_bd_pins axis_broadcaster_0/s_axis_tvalid]
##   connect_bd_net -net util_reduced_logic_0_Res [get_bd_pins s_axis_tready_1] [get_bd_pins brdcast_rdy/Op2] [get_bd_pins util_reduced_logic_0/Res]
##   connect_bd_net -net util_reduced_logic_1_Res [get_bd_pins axis_dwidth_converter_0/s_axis_tvalid] [get_bd_pins util_reduced_logic_1/Res] [get_bd_pins xlconcat_1/In0]
##   connect_bd_net -net xlconcat_1_dout [get_bd_pins axis_broadcaster_0/m_axis_tready] [get_bd_pins brdcast_rdy/dout]
##   connect_bd_net -net xlconcat_1_dout1 [get_bd_pins real_combiner_0/s_axis_tvalid] [get_bd_pins xlconcat_1/dout]
##   connect_bd_net -net xlconstant_0_dout [get_bd_pins sync_3/src_clk] [get_bd_pins xlconstant_0/dout]
##   connect_bd_net -net xlslice_2_Dout [get_bd_pins sync_3/src_in] [get_bd_pins xlslice_2/Dout]
##   connect_bd_net -net xlslice_2_Dout1 [get_bd_pins adc_strm_mux_0/mux_select] [get_bd_pins sync_3/dest_out]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_hier_cell_reset_block { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_reset_block() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
## 
##   # Create pins
##   create_bd_pin -dir I -type rst ext_reset_in
##   create_bd_pin -dir I -type rst ext_reset_in1
##   create_bd_pin -dir O -from 0 -to 0 -type rst interconnect_aresetn
##   create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_aresetn
##   create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_aresetn1
##   create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_aresetn3
##   create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_aresetn4
##   create_bd_pin -dir I -type clk slowest_sync_clk
##   create_bd_pin -dir I -type clk slowest_sync_clk1
##   create_bd_pin -dir I -type clk slowest_sync_clk3
##   create_bd_pin -dir I -type clk slowest_sync_clk4
## 
##   # Create instance: proc_sys_reset_0, and set properties
##   set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset proc_sys_reset_0 ]
## 
##   # Create instance: proc_sys_reset_4, and set properties
##   set proc_sys_reset_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset proc_sys_reset_4 ]
## 
##   # Create instance: rst_ddr4_0_300M, and set properties
##   set rst_ddr4_0_300M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset rst_ddr4_0_300M ]
## 
##   # Create instance: rst_ps8_0_99M, and set properties
##   set rst_ps8_0_99M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset rst_ps8_0_99M ]
## 
##   # Create port connections
##   connect_bd_net -net clk400mhz_fixed [get_bd_pins slowest_sync_clk1] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
##   connect_bd_net -net clk_wiz_0_clk_out1 [get_bd_pins slowest_sync_clk4] [get_bd_pins proc_sys_reset_4/slowest_sync_clk]
##   connect_bd_net -net ddr4_0_c0_ddr4_ui_clk [get_bd_pins slowest_sync_clk] [get_bd_pins rst_ddr4_0_300M/slowest_sync_clk]
##   connect_bd_net -net ddr4_0_c0_ddr4_ui_clk_sync_rst [get_bd_pins ext_reset_in] [get_bd_pins rst_ddr4_0_300M/ext_reset_in]
##   connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins peripheral_aresetn1] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
##   connect_bd_net -net proc_sys_reset_2_peripheral_aresetn [get_bd_pins peripheral_aresetn4] [get_bd_pins proc_sys_reset_4/peripheral_aresetn]
##   connect_bd_net -net rst_ddr4_0_300M_peripheral_aresetn [get_bd_pins peripheral_aresetn] [get_bd_pins rst_ddr4_0_300M/peripheral_aresetn]
##   connect_bd_net -net rst_ps8_0_99M_interconnect_aresetn [get_bd_pins interconnect_aresetn] [get_bd_pins rst_ps8_0_99M/interconnect_aresetn]
##   connect_bd_net -net rst_ps8_0_99M_peripheral_aresetn [get_bd_pins peripheral_aresetn3] [get_bd_pins rst_ps8_0_99M/peripheral_aresetn]
##   connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins slowest_sync_clk3] [get_bd_pins rst_ps8_0_99M/slowest_sync_clk]
##   connect_bd_net -net zynq_ultra_ps_e_0_pl_resetn0 [get_bd_pins ext_reset_in1] [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins proc_sys_reset_4/ext_reset_in] [get_bd_pins rst_ps8_0_99M/ext_reset_in]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_hier_cell_filter_interpln { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_filter_interpln() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
##   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 m0_axi_stream
## 
##   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 s_axi_stream
## 
## 
##   # Create pins
##   create_bd_pin -dir I -from 94 -to 0 Din
##   create_bd_pin -dir I -type clk aclk
##   create_bd_pin -dir I -type rst aresetn
## 
##   # Create instance: adc_strm_demux_0, and set properties
##   set adc_strm_demux_0 [ create_bd_cell -type ip -vlnv user.org:user:adc_strm_demux adc_strm_demux_0 ]
##   set_property -dict [ list \
##    CONFIG.AXIS_TDATA_WIDTH {256} \
##    CONFIG.AXIS_TKEEP_WIDTH {32} \
##  ] $adc_strm_demux_0
## 
##   # Create instance: adc_strm_mux_0, and set properties
##   set adc_strm_mux_0 [ create_bd_cell -type ip -vlnv user.org:user:adc_strm_mux adc_strm_mux_0 ]
## 
##   # Create instance: axis_data_fifo_dac0, and set properties
##   set axis_data_fifo_dac0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo axis_data_fifo_dac0 ]
##   set_property -dict [ list \
##    CONFIG.FIFO_DEPTH {32} \
##    CONFIG.FIFO_MEMORY_TYPE {block} \
##    CONFIG.HAS_RD_DATA_COUNT {1} \
##    CONFIG.HAS_WR_DATA_COUNT {1} \
##    CONFIG.IS_ACLK_ASYNC {0} \
##    CONFIG.SYNCHRONIZATION_STAGES {3} \
##  ] $axis_data_fifo_dac0
## 
##   # Create instance: axis_data_fifo_dac1, and set properties
##   set axis_data_fifo_dac1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo axis_data_fifo_dac1 ]
##   set_property -dict [ list \
##    CONFIG.FIFO_DEPTH {32} \
##    CONFIG.FIFO_MEMORY_TYPE {block} \
##    CONFIG.HAS_RD_DATA_COUNT {1} \
##    CONFIG.HAS_WR_DATA_COUNT {1} \
##    CONFIG.IS_ACLK_ASYNC {0} \
##    CONFIG.SYNCHRONIZATION_STAGES {3} \
##  ] $axis_data_fifo_dac1
## 
##   # Create instance: axis_data_fifo_dac2, and set properties
##   set axis_data_fifo_dac2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo axis_data_fifo_dac2 ]
##   set_property -dict [ list \
##    CONFIG.FIFO_DEPTH {32} \
##    CONFIG.FIFO_MEMORY_TYPE {block} \
##    CONFIG.HAS_RD_DATA_COUNT {1} \
##    CONFIG.HAS_WR_DATA_COUNT {1} \
##    CONFIG.IS_ACLK_ASYNC {0} \
##    CONFIG.SYNCHRONIZATION_STAGES {3} \
##  ] $axis_data_fifo_dac2
## 
##   # Create instance: axis_data_fifo_dac3, and set properties
##   set axis_data_fifo_dac3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo axis_data_fifo_dac3 ]
##   set_property -dict [ list \
##    CONFIG.FIFO_DEPTH {32} \
##    CONFIG.FIFO_MEMORY_TYPE {block} \
##    CONFIG.HAS_RD_DATA_COUNT {1} \
##    CONFIG.HAS_WR_DATA_COUNT {1} \
##    CONFIG.IS_ACLK_ASYNC {0} \
##    CONFIG.SYNCHRONIZATION_STAGES {3} \
##  ] $axis_data_fifo_dac3
## 
##   # Create instance: axis_dwidth_converter_0, and set properties
##   set axis_dwidth_converter_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter axis_dwidth_converter_0 ]
##   set_property -dict [ list \
##    CONFIG.M_TDATA_NUM_BYTES {32} \
##  ] $axis_dwidth_converter_0
## 
##   # Create instance: axis_dwidth_converter_1, and set properties
##   set axis_dwidth_converter_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter axis_dwidth_converter_1 ]
##   set_property -dict [ list \
##    CONFIG.M_TDATA_NUM_BYTES {32} \
##  ] $axis_dwidth_converter_1
## 
##   # Create instance: axis_dwidth_converter_2, and set properties
##   set axis_dwidth_converter_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter axis_dwidth_converter_2 ]
##   set_property -dict [ list \
##    CONFIG.M_TDATA_NUM_BYTES {32} \
##  ] $axis_dwidth_converter_2
## 
##   # Create instance: axis_register_slice_0, and set properties
##   set axis_register_slice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_register_slice axis_register_slice_0 ]
## 
##   # Create instance: axis_register_slice_1, and set properties
##   set axis_register_slice_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_register_slice axis_register_slice_1 ]
## 
##   # Create instance: axis_register_slice_2, and set properties
##   set axis_register_slice_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_register_slice axis_register_slice_2 ]
## 
##   # Create instance: fir0_intp_0, and set properties
##   set fir0_intp_0 [ create_bd_cell -type ip -vlnv User_Company:SysGen:fir0_intp fir0_intp_0 ]
## 
##   # Create instance: fir1_intp_0, and set properties
##   set fir1_intp_0 [ create_bd_cell -type ip -vlnv User_Company:SysGen:fir1_intp fir1_intp_0 ]
## 
##   # Create instance: fir2_intp_1, and set properties
##   set fir2_intp_1 [ create_bd_cell -type ip -vlnv User_Company:SysGen:fir2_intp fir2_intp_1 ]
## 
##   # Create instance: sync_3, and set properties
##   set sync_3 [ create_bd_cell -type ip -vlnv xilinx.com:user:sync sync_3 ]
##   set_property -dict [ list \
##    CONFIG.SRC_INPUT_REG {0} \
##  ] $sync_3
## 
##   # Create instance: xlconstant_1, and set properties
##   set xlconstant_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant xlconstant_1 ]
##   set_property -dict [ list \
##    CONFIG.CONST_VAL {0} \
##  ] $xlconstant_1
## 
##   # Create instance: xlslice_2, and set properties
##   set xlslice_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice xlslice_2 ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {91} \
##    CONFIG.DIN_TO {91} \
##    CONFIG.DIN_WIDTH {95} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $xlslice_2
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net adc_0001_M_AXIS [get_bd_intf_pins s_axi_stream] [get_bd_intf_pins adc_strm_demux_0/s_axi_stream]
##   connect_bd_intf_net -intf_net adc_strm_demux_0_m0_axi_stream [get_bd_intf_pins adc_strm_demux_0/m0_axi_stream] [get_bd_intf_pins adc_strm_mux_0/s0_axi_stream]
##   connect_bd_intf_net -intf_net adc_strm_demux_0_m1_axi_stream [get_bd_intf_pins adc_strm_demux_0/m1_axi_stream] [get_bd_intf_pins axis_data_fifo_dac0/S_AXIS]
##   connect_bd_intf_net -intf_net adc_strm_mux_0_m0_axi_stream [get_bd_intf_pins m0_axi_stream] [get_bd_intf_pins adc_strm_mux_0/m0_axi_stream]
##   connect_bd_intf_net -intf_net axis_data_fifo_dac0_M_AXIS [get_bd_intf_pins axis_data_fifo_dac0/M_AXIS] [get_bd_intf_pins fir2_intp_1/s_axis]
##   connect_bd_intf_net -intf_net axis_data_fifo_dac1_M_AXIS [get_bd_intf_pins axis_data_fifo_dac1/M_AXIS] [get_bd_intf_pins axis_dwidth_converter_0/S_AXIS]
##   connect_bd_intf_net -intf_net axis_data_fifo_dac2_M_AXIS [get_bd_intf_pins axis_data_fifo_dac2/M_AXIS] [get_bd_intf_pins fir1_intp_0/s_axis]
##   connect_bd_intf_net -intf_net axis_data_fifo_dac3_M_AXIS [get_bd_intf_pins axis_data_fifo_dac3/M_AXIS] [get_bd_intf_pins fir0_intp_0/s_axis]
##   connect_bd_intf_net -intf_net axis_dwidth_converter_0_M_AXIS [get_bd_intf_pins adc_strm_mux_0/s1_axi_stream] [get_bd_intf_pins axis_dwidth_converter_0/M_AXIS]
##   connect_bd_intf_net -intf_net axis_dwidth_converter_1_M_AXIS [get_bd_intf_pins axis_dwidth_converter_1/M_AXIS] [get_bd_intf_pins axis_register_slice_0/S_AXIS]
##   connect_bd_intf_net -intf_net axis_dwidth_converter_2_M_AXIS [get_bd_intf_pins axis_dwidth_converter_2/M_AXIS] [get_bd_intf_pins axis_register_slice_1/S_AXIS]
##   connect_bd_intf_net -intf_net axis_register_slice_0_M_AXIS [get_bd_intf_pins axis_data_fifo_dac2/S_AXIS] [get_bd_intf_pins axis_register_slice_0/M_AXIS]
##   connect_bd_intf_net -intf_net axis_register_slice_1_M_AXIS [get_bd_intf_pins axis_data_fifo_dac3/S_AXIS] [get_bd_intf_pins axis_register_slice_1/M_AXIS]
##   connect_bd_intf_net -intf_net axis_register_slice_2_M_AXIS [get_bd_intf_pins axis_data_fifo_dac1/S_AXIS] [get_bd_intf_pins axis_register_slice_2/M_AXIS]
##   connect_bd_intf_net -intf_net fir0_intp_0_m_axis [get_bd_intf_pins axis_register_slice_2/S_AXIS] [get_bd_intf_pins fir0_intp_0/m_axis]
##   connect_bd_intf_net -intf_net fir1_intp_0_m_axis [get_bd_intf_pins axis_dwidth_converter_2/S_AXIS] [get_bd_intf_pins fir1_intp_0/m_axis]
##   connect_bd_intf_net -intf_net fir2_intp_1_m_axis [get_bd_intf_pins axis_dwidth_converter_1/S_AXIS] [get_bd_intf_pins fir2_intp_1/m_axis]
## 
##   # Create port connections
##   connect_bd_net -net ddr4_0_c0_ddr4_ui_clk [get_bd_pins aclk] [get_bd_pins adc_strm_demux_0/s_axis_aclk] [get_bd_pins adc_strm_mux_0/s_axis_aclk] [get_bd_pins axis_data_fifo_dac0/s_axis_aclk] [get_bd_pins axis_data_fifo_dac1/s_axis_aclk] [get_bd_pins axis_data_fifo_dac2/s_axis_aclk] [get_bd_pins axis_data_fifo_dac3/s_axis_aclk] [get_bd_pins axis_dwidth_converter_0/aclk] [get_bd_pins axis_dwidth_converter_1/aclk] [get_bd_pins axis_dwidth_converter_2/aclk] [get_bd_pins axis_register_slice_0/aclk] [get_bd_pins axis_register_slice_1/aclk] [get_bd_pins axis_register_slice_2/aclk] [get_bd_pins fir0_intp_0/clk] [get_bd_pins fir1_intp_0/clk] [get_bd_pins fir2_intp_1/clk] [get_bd_pins sync_3/dest_clk]
##   connect_bd_net -net rst_ddr4_0_300M_peripheral_aresetn [get_bd_pins aresetn] [get_bd_pins axis_data_fifo_dac0/s_axis_aresetn] [get_bd_pins axis_data_fifo_dac1/s_axis_aresetn] [get_bd_pins axis_data_fifo_dac2/s_axis_aresetn] [get_bd_pins axis_data_fifo_dac3/s_axis_aresetn] [get_bd_pins axis_dwidth_converter_0/aresetn] [get_bd_pins axis_dwidth_converter_1/aresetn] [get_bd_pins axis_dwidth_converter_2/aresetn] [get_bd_pins axis_register_slice_0/aresetn] [get_bd_pins axis_register_slice_1/aresetn] [get_bd_pins axis_register_slice_2/aresetn]
##   connect_bd_net -net sync_3_dest_out [get_bd_pins adc_strm_demux_0/demux_select] [get_bd_pins adc_strm_mux_0/mux_select] [get_bd_pins sync_3/dest_out]
##   connect_bd_net -net xlconstant_1_dout [get_bd_pins sync_3/src_clk] [get_bd_pins xlconstant_1/dout]
##   connect_bd_net -net xlslice_2_Dout1 [get_bd_pins sync_3/src_in] [get_bd_pins xlslice_2/Dout]
##   connect_bd_net -net zynq_ultra_ps_e_0_emio_gpio_o [get_bd_pins Din] [get_bd_pins xlslice_2/Din]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_hier_cell_dac_tile1_block3 { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_dac_tile1_block3() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
##   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_0
## 
##   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S00_AXIS
## 
## 
##   # Create pins
##   create_bd_pin -dir I -from 94 -to 0 Din
##   create_bd_pin -dir O S00_AXIS_tready
##   create_bd_pin -dir I S00_AXIS_tvalid
##   create_bd_pin -dir I -type rst axi_resetn
##   create_bd_pin -dir O -from 31 -to 0 axis_data_count
##   create_bd_pin -dir I -from 0 -to 0 dac1_control
##   create_bd_pin -dir I -type clk dac_clk
##   create_bd_pin -dir I -type rst dac_clk_aresetn
##   create_bd_pin -dir I -type clk s_axis_aclk_300
## 
##   # Create instance: adc_strm_mux_0, and set properties
##   set adc_strm_mux_0 [ create_bd_cell -type ip -vlnv user.org:user:adc_strm_mux adc_strm_mux_0 ]
## 
##   # Create instance: axis_broadcaster_0, and set properties
##   set axis_broadcaster_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_broadcaster axis_broadcaster_0 ]
## 
##   # Create instance: axis_data_fifo_0, and set properties
##   set axis_data_fifo_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo axis_data_fifo_0 ]
##   set_property -dict [ list \
##    CONFIG.FIFO_DEPTH {16} \
##    CONFIG.FIFO_MEMORY_TYPE {block} \
##    CONFIG.HAS_RD_DATA_COUNT {1} \
##    CONFIG.HAS_WR_DATA_COUNT {1} \
##    CONFIG.SYNCHRONIZATION_STAGES {3} \
##  ] $axis_data_fifo_0
## 
##   # Create instance: axis_data_fifo_1, and set properties
##   set axis_data_fifo_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo axis_data_fifo_1 ]
##   set_property -dict [ list \
##    CONFIG.FIFO_DEPTH {16} \
##    CONFIG.FIFO_MEMORY_TYPE {block} \
##    CONFIG.HAS_RD_DATA_COUNT {1} \
##    CONFIG.HAS_WR_DATA_COUNT {1} \
##    CONFIG.IS_ACLK_ASYNC {1} \
##    CONFIG.SYNCHRONIZATION_STAGES {2} \
##  ] $axis_data_fifo_1
## 
##   # Create instance: axis_data_fifo_dac0, and set properties
##   set axis_data_fifo_dac0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo axis_data_fifo_dac0 ]
##   set_property -dict [ list \
##    CONFIG.FIFO_DEPTH {2048} \
##    CONFIG.FIFO_MEMORY_TYPE {block} \
##    CONFIG.HAS_RD_DATA_COUNT {1} \
##    CONFIG.HAS_WR_DATA_COUNT {1} \
##    CONFIG.IS_ACLK_ASYNC {0} \
##    CONFIG.SYNCHRONIZATION_STAGES {3} \
##  ] $axis_data_fifo_dac0
## 
##   # Create instance: axis_register_slice_0, and set properties
##   set axis_register_slice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_register_slice axis_register_slice_0 ]
## 
##   # Create instance: control_switch
##   create_hier_cell_control_switch_1 $hier_obj control_switch
## 
##   # Create instance: soft_reset_gen
##   create_hier_cell_soft_reset_gen $hier_obj soft_reset_gen
## 
##   # Create instance: xlslice_2, and set properties
##   set xlslice_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice xlslice_2 ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {3} \
##    CONFIG.DIN_TO {3} \
##    CONFIG.DIN_WIDTH {95} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $xlslice_2
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net S00_AXIS_1 [get_bd_intf_pins S00_AXIS] [get_bd_intf_pins axis_data_fifo_1/S_AXIS]
##   connect_bd_intf_net -intf_net adc_strm_mux_0_m0_axi_stream [get_bd_intf_pins adc_strm_mux_0/m0_axi_stream] [get_bd_intf_pins axis_data_fifo_dac0/S_AXIS]
##   connect_bd_intf_net -intf_net axis_broadcaster_0_M01_AXIS [get_bd_intf_pins axis_broadcaster_0/M01_AXIS] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
##   connect_bd_intf_net -intf_net axis_data_fifo_0_M_AXIS [get_bd_intf_pins adc_strm_mux_0/s1_axi_stream] [get_bd_intf_pins axis_data_fifo_0/M_AXIS]
##   connect_bd_intf_net -intf_net axis_data_fifo_1_M_AXIS [get_bd_intf_pins adc_strm_mux_0/s0_axi_stream] [get_bd_intf_pins axis_data_fifo_1/M_AXIS]
##   connect_bd_intf_net -intf_net axis_data_fifo_dac0_M_AXIS [get_bd_intf_pins axis_data_fifo_dac0/M_AXIS] [get_bd_intf_pins axis_register_slice_0/S_AXIS]
##   connect_bd_intf_net -intf_net axis_register_slice_0_M_AXIS [get_bd_intf_pins axis_broadcaster_0/S_AXIS] [get_bd_intf_pins axis_register_slice_0/M_AXIS]
##   connect_bd_intf_net -intf_net loopback_M_AXIS_0 [get_bd_intf_pins M_AXIS_0] [get_bd_intf_pins axis_broadcaster_0/M00_AXIS]
## 
##   # Create port connections
##   connect_bd_net -net Din_1 [get_bd_pins Din] [get_bd_pins soft_reset_gen/Din] [get_bd_pins xlslice_2/Din]
##   connect_bd_net -net S00_AXIS_tvalid_1 [get_bd_pins S00_AXIS_tvalid] [get_bd_pins axis_data_fifo_1/s_axis_tvalid]
##   connect_bd_net -net axi_resetn_1 [get_bd_pins axi_resetn] [get_bd_pins soft_reset_gen/axi_resetn]
##   connect_bd_net -net axis_broadcaster_0_s_axis_tready [get_bd_pins axis_broadcaster_0/s_axis_tready] [get_bd_pins control_switch/Op2]
##   connect_bd_net -net axis_data_fifo_1_s_axis_tready [get_bd_pins S00_AXIS_tready] [get_bd_pins axis_data_fifo_1/s_axis_tready]
##   connect_bd_net -net axis_data_fifo_dac0_axis_wr_data_count [get_bd_pins axis_data_count] [get_bd_pins axis_data_fifo_dac0/axis_wr_data_count]
##   connect_bd_net -net axis_register_slice_0_m_axis_tvalid [get_bd_pins axis_register_slice_0/m_axis_tvalid] [get_bd_pins control_switch/Op3]
##   connect_bd_net -net control_switch_Res [get_bd_pins axis_register_slice_0/m_axis_tready] [get_bd_pins control_switch/Res]
##   connect_bd_net -net control_switch_Res1 [get_bd_pins axis_broadcaster_0/s_axis_tvalid] [get_bd_pins control_switch/Res1]
##   connect_bd_net -net ddr4_0_c0_ddr4_ui_clk [get_bd_pins s_axis_aclk_300] [get_bd_pins axis_data_fifo_1/s_axis_aclk] [get_bd_pins soft_reset_gen/s_axis_aclk_300]
##   connect_bd_net -net global_start_0_1 [get_bd_pins dac1_control] [get_bd_pins control_switch/dac1_control]
##   connect_bd_net -net m_axis_aresetn_1 [get_bd_pins axis_broadcaster_0/aresetn] [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins axis_data_fifo_dac0/s_axis_aresetn] [get_bd_pins axis_register_slice_0/aresetn] [get_bd_pins soft_reset_gen/dac_clk_soft_aresetn]
##   connect_bd_net -net m_axis_aresetn_2 [get_bd_pins dac_clk_aresetn] [get_bd_pins soft_reset_gen/dac_clk_aresetn]
##   connect_bd_net -net soft_reset_gen_axi_soft_resetn [get_bd_pins axis_data_fifo_1/s_axis_aresetn] [get_bd_pins soft_reset_gen/axi_soft_resetn]
##   connect_bd_net -net usp_rf_data_converter_0_clk_dac0 [get_bd_pins dac_clk] [get_bd_pins adc_strm_mux_0/s_axis_aclk] [get_bd_pins axis_broadcaster_0/aclk] [get_bd_pins axis_data_fifo_0/s_axis_aclk] [get_bd_pins axis_data_fifo_1/m_axis_aclk] [get_bd_pins axis_data_fifo_dac0/s_axis_aclk] [get_bd_pins axis_register_slice_0/aclk] [get_bd_pins soft_reset_gen/dac_clk]
##   connect_bd_net -net xlslice_2_Dout [get_bd_pins adc_strm_mux_0/mux_select] [get_bd_pins xlslice_2/Dout]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_hier_cell_dac_dma_block { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_dac_dma_block() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
##   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M00_AXIS_0
## 
##   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M01_AXIS_0
## 
##   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M02_AXIS_0
## 
##   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M03_AXIS_0
## 
##   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M04_AXIS_0
## 
##   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M05_AXIS_0
## 
##   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M06_AXIS_0
## 
##   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M07_AXIS_0
## 
##   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_MM2S
## 
##   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_SG
## 
##   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE
## 
## 
##   # Create pins
##   create_bd_pin -dir I -from 94 -to 0 Din
##   create_bd_pin -dir I -type rst aresetn_clk300
##   create_bd_pin -dir I -type rst axi_resetn
##   create_bd_pin -dir I -type clk m_axi_mm2s_aclk
##   create_bd_pin -dir O -type intr mm2s_introut
##   create_bd_pin -dir I -type clk s_axi_lite_aclk
##   create_bd_pin -dir I -from 31 -to 0 seq
##   create_bd_pin -dir I -from 0 -to 0 trdy_0
##   create_bd_pin -dir I -from 0 -to 0 trdy_1
##   create_bd_pin -dir I -from 0 -to 0 trdy_2
##   create_bd_pin -dir I -from 0 -to 0 trdy_3
##   create_bd_pin -dir I -from 0 -to 0 trdy_4
##   create_bd_pin -dir I -from 0 -to 0 trdy_5
##   create_bd_pin -dir I -from 0 -to 0 trdy_6
##   create_bd_pin -dir I -from 0 -to 0 trdy_7
##   create_bd_pin -dir I -from 0 -to 0 trdy_8
##   create_bd_pin -dir O -from 0 -to 0 tvalid_0
##   create_bd_pin -dir O -from 0 -to 0 tvalid_1
##   create_bd_pin -dir O -from 0 -to 0 tvalid_2
##   create_bd_pin -dir O -from 0 -to 0 tvalid_3
##   create_bd_pin -dir O -from 0 -to 0 tvalid_4
##   create_bd_pin -dir O -from 0 -to 0 tvalid_5
##   create_bd_pin -dir O -from 0 -to 0 tvalid_6
##   create_bd_pin -dir O -from 0 -to 0 tvalid_7
##   create_bd_pin -dir O -from 0 -to 0 tvalid_8
## 
##   # Create instance: arbiter_0, and set properties
##   set arbiter_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:arbiter arbiter_0 ]
##   set_property -dict [ list \
##    CONFIG.data_width {0x00000100} \
##    CONFIG.mux_sel_width {0x0004} \
##  ] $arbiter_0
## 
##   # Create instance: axi_decoder_sel, and set properties
##   set axi_decoder_sel [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice axi_decoder_sel ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {64} \
##    CONFIG.DIN_TO {64} \
##    CONFIG.DIN_WIDTH {95} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $axi_decoder_sel
## 
##   # Create instance: axi_dma_0, and set properties
##   set axi_dma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma axi_dma_0 ]
##   set_property -dict [ list \
##    CONFIG.c_addr_width {64} \
##    CONFIG.c_include_mm2s {1} \
##    CONFIG.c_include_mm2s_dre {1} \
##    CONFIG.c_include_s2mm {0} \
##    CONFIG.c_include_sg {1} \
##    CONFIG.c_m_axi_mm2s_data_width {512} \
##    CONFIG.c_m_axis_mm2s_tdata_width {256} \
##    CONFIG.c_mm2s_burst_size {64} \
##    CONFIG.c_sg_include_stscntrl_strm {0} \
##    CONFIG.c_sg_length_width {26} \
##  ] $axi_dma_0
## 
##   # Create instance: axis_broadcaster_0, and set properties
##   set axis_broadcaster_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_broadcaster axis_broadcaster_0 ]
##   set_property -dict [ list \
##    CONFIG.NUM_MI {8} \
##  ] $axis_broadcaster_0
## 
##   # Create instance: axis_decoder3to8_0, and set properties
##   set axis_decoder3to8_0 [ create_bd_cell -type ip -vlnv user.org:user:axis_decoder3to8 axis_decoder3to8_0 ]
## 
##   # Create instance: sync_0, and set properties
##   set sync_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:sync sync_0 ]
##   set_property -dict [ list \
##    CONFIG.SRC_INPUT_REG {0} \
##  ] $sync_0
## 
##   # Create instance: xlconcat_0, and set properties
##   set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat xlconcat_0 ]
##   set_property -dict [ list \
##    CONFIG.NUM_PORTS {9} \
##  ] $xlconcat_0
## 
##   # Create instance: xlconstant_0, and set properties
##   set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant xlconstant_0 ]
##   set_property -dict [ list \
##    CONFIG.CONST_VAL {0} \
##  ] $xlconstant_0
## 
##   # Create instance: xlslice_0, and set properties
##   set xlslice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice xlslice_0 ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {0} \
##    CONFIG.DIN_TO {0} \
##    CONFIG.DIN_WIDTH {9} \
##  ] $xlslice_0
## 
##   # Create instance: xlslice_1, and set properties
##   set xlslice_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice xlslice_1 ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {1} \
##    CONFIG.DIN_TO {1} \
##    CONFIG.DIN_WIDTH {9} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $xlslice_1
## 
##   # Create instance: xlslice_2, and set properties
##   set xlslice_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice xlslice_2 ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {2} \
##    CONFIG.DIN_TO {2} \
##    CONFIG.DIN_WIDTH {9} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $xlslice_2
## 
##   # Create instance: xlslice_3, and set properties
##   set xlslice_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice xlslice_3 ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {3} \
##    CONFIG.DIN_TO {3} \
##    CONFIG.DIN_WIDTH {9} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $xlslice_3
## 
##   # Create instance: xlslice_4, and set properties
##   set xlslice_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice xlslice_4 ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {4} \
##    CONFIG.DIN_TO {4} \
##    CONFIG.DIN_WIDTH {9} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $xlslice_4
## 
##   # Create instance: xlslice_5, and set properties
##   set xlslice_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice xlslice_5 ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {5} \
##    CONFIG.DIN_TO {5} \
##    CONFIG.DIN_WIDTH {9} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $xlslice_5
## 
##   # Create instance: xlslice_6, and set properties
##   set xlslice_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice xlslice_6 ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {6} \
##    CONFIG.DIN_TO {6} \
##    CONFIG.DIN_WIDTH {9} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $xlslice_6
## 
##   # Create instance: xlslice_7, and set properties
##   set xlslice_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice xlslice_7 ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {7} \
##    CONFIG.DIN_TO {7} \
##    CONFIG.DIN_WIDTH {9} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $xlslice_7
## 
##   # Create instance: xlslice_8, and set properties
##   set xlslice_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice xlslice_8 ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {8} \
##    CONFIG.DIN_TO {8} \
##    CONFIG.DIN_WIDTH {9} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $xlslice_8
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins M00_AXIS_0] [get_bd_intf_pins axis_broadcaster_0/M00_AXIS]
##   connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins M01_AXIS_0] [get_bd_intf_pins axis_broadcaster_0/M01_AXIS]
##   connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins M02_AXIS_0] [get_bd_intf_pins axis_broadcaster_0/M02_AXIS]
##   connect_bd_intf_net -intf_net Conn4 [get_bd_intf_pins M03_AXIS_0] [get_bd_intf_pins axis_broadcaster_0/M03_AXIS]
##   connect_bd_intf_net -intf_net Conn5 [get_bd_intf_pins M04_AXIS_0] [get_bd_intf_pins axis_broadcaster_0/M04_AXIS]
##   connect_bd_intf_net -intf_net Conn6 [get_bd_intf_pins M05_AXIS_0] [get_bd_intf_pins axis_broadcaster_0/M05_AXIS]
##   connect_bd_intf_net -intf_net Conn7 [get_bd_intf_pins M06_AXIS_0] [get_bd_intf_pins axis_broadcaster_0/M06_AXIS]
##   connect_bd_intf_net -intf_net Conn8 [get_bd_intf_pins M07_AXIS_0] [get_bd_intf_pins axis_broadcaster_0/M07_AXIS]
##   connect_bd_intf_net -intf_net axi_dma_0_M_AXIS_MM2S [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axis_broadcaster_0/S_AXIS]
##   connect_bd_intf_net -intf_net [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_intf_pins arbiter_0/interface_axis] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
##   connect_bd_intf_net -intf_net axi_dma_0_M_AXI_SG [get_bd_intf_pins M_AXI_SG] [get_bd_intf_pins axi_dma_0/M_AXI_SG]
##   connect_bd_intf_net -intf_net dac_path_0_M_AXI_MM2S [get_bd_intf_pins M_AXI_MM2S] [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]
##   connect_bd_intf_net -intf_net ps8_0_axi_periph_M00_AXI [get_bd_intf_pins S_AXI_LITE] [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
## 
##   # Create port connections
##   connect_bd_net -net Din_1 [get_bd_pins Din] [get_bd_pins axi_decoder_sel/Din]
##   connect_bd_net -net In0_0_1 [get_bd_pins trdy_0] [get_bd_pins xlconcat_0/In0]
##   connect_bd_net -net In1_0_1 [get_bd_pins trdy_1] [get_bd_pins xlconcat_0/In1]
##   connect_bd_net -net In2_0_1 [get_bd_pins trdy_2] [get_bd_pins xlconcat_0/In2]
##   connect_bd_net -net In3_0_1 [get_bd_pins trdy_3] [get_bd_pins xlconcat_0/In3]
##   connect_bd_net -net In4_0_1 [get_bd_pins trdy_4] [get_bd_pins xlconcat_0/In4]
##   connect_bd_net -net In5_0_1 [get_bd_pins trdy_5] [get_bd_pins xlconcat_0/In5]
##   connect_bd_net -net In6_0_1 [get_bd_pins trdy_6] [get_bd_pins xlconcat_0/In6]
##   connect_bd_net -net In7_0_1 [get_bd_pins trdy_7] [get_bd_pins xlconcat_0/In7]
##   connect_bd_net -net In8_0_1 [get_bd_pins trdy_8] [get_bd_pins xlconcat_0/In8]
##   connect_bd_net -net arbiter_0_mux_sel [get_bd_pins arbiter_0/mux_sel] [get_bd_pins axis_decoder3to8_0/Data_in]
##   connect_bd_net -net aresetn_0_1 [get_bd_pins aresetn_clk300] [get_bd_pins axis_broadcaster_0/aresetn]
##   connect_bd_net -net axi_decoder_sel_Dout [get_bd_pins axi_decoder_sel/Dout] [get_bd_pins sync_0/src_in]
##   connect_bd_net -net axi_dma_0_m_axis_mm2s_tvalid [get_bd_pins arbiter_0/tvalid] [get_bd_pins axi_dma_0/m_axis_mm2s_tvalid] [get_bd_pins axis_decoder3to8_0/tvalid_in]
##   connect_bd_net -net axi_dma_0_mm2s_introut [get_bd_pins mm2s_introut] [get_bd_pins axi_dma_0/mm2s_introut]
##   connect_bd_net -net axis_decoder3to8_0_tready_out [get_bd_pins arbiter_0/tready] [get_bd_pins axi_dma_0/m_axis_mm2s_tready] [get_bd_pins axis_decoder3to8_0/tready_out]
##   connect_bd_net -net axis_decoder3to8_0_tvalid_out [get_bd_pins axis_decoder3to8_0/tvalid_out] [get_bd_pins xlslice_0/Din] [get_bd_pins xlslice_1/Din] [get_bd_pins xlslice_2/Din] [get_bd_pins xlslice_3/Din] [get_bd_pins xlslice_4/Din] [get_bd_pins xlslice_5/Din] [get_bd_pins xlslice_6/Din] [get_bd_pins xlslice_7/Din] [get_bd_pins xlslice_8/Din]
##   connect_bd_net -net ddr4_0_c0_ddr4_ui_clk [get_bd_pins m_axi_mm2s_aclk] [get_bd_pins arbiter_0/clk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_sg_aclk] [get_bd_pins axis_broadcaster_0/aclk] [get_bd_pins sync_0/dest_clk]
##   connect_bd_net -net rst_ps8_0_99M_peripheral_aresetn [get_bd_pins axi_resetn] [get_bd_pins axi_dma_0/axi_resetn]
##   connect_bd_net -net seq_1 [get_bd_pins seq] [get_bd_pins arbiter_0/seq]
##   connect_bd_net -net sync_0_dest_out [get_bd_pins arbiter_0/rstn] [get_bd_pins sync_0/dest_out]
##   connect_bd_net -net xlconcat_0_dout [get_bd_pins axis_decoder3to8_0/tready_in] [get_bd_pins xlconcat_0/dout]
##   connect_bd_net -net xlconstant_0_dout [get_bd_pins sync_0/src_clk] [get_bd_pins xlconstant_0/dout]
##   connect_bd_net -net xlslice_0_Dout [get_bd_pins tvalid_0] [get_bd_pins xlslice_0/Dout]
##   connect_bd_net -net xlslice_1_Dout [get_bd_pins tvalid_1] [get_bd_pins xlslice_1/Dout]
##   connect_bd_net -net xlslice_2_Dout [get_bd_pins tvalid_2] [get_bd_pins xlslice_2/Dout]
##   connect_bd_net -net xlslice_3_Dout [get_bd_pins tvalid_3] [get_bd_pins xlslice_3/Dout]
##   connect_bd_net -net xlslice_4_Dout [get_bd_pins tvalid_4] [get_bd_pins xlslice_4/Dout]
##   connect_bd_net -net xlslice_5_Dout [get_bd_pins tvalid_5] [get_bd_pins xlslice_5/Dout]
##   connect_bd_net -net xlslice_6_Dout [get_bd_pins tvalid_6] [get_bd_pins xlslice_6/Dout]
##   connect_bd_net -net xlslice_7_Dout [get_bd_pins tvalid_7] [get_bd_pins xlslice_7/Dout]
##   connect_bd_net -net xlslice_8_Dout [get_bd_pins tvalid_8] [get_bd_pins xlslice_8/Dout]
##   connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins s_axi_lite_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_hier_cell_clk_block { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_clk_block() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
## 
##   # Create pins
##   create_bd_pin -dir I -from 94 -to 0 Din
##   create_bd_pin -dir O adc0_clk
##   create_bd_pin -dir O -from 0 -to 0 adc_control_0
##   create_bd_pin -dir O -from 0 -to 0 dac1_clk
##   create_bd_pin -dir O -from 0 -to 0 dac_control_0
##   create_bd_pin -dir I -type clk rfdc_adc0_clk
##   create_bd_pin -dir I rfdc_dac1_clk
## 
##   # Create instance: ADC_clk_wiz_0, and set properties
##   set ADC_clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz ADC_clk_wiz_0 ]
##   set_property -dict [ list \
##    CONFIG.CLKIN1_JITTER_PS {39.06} \
##    CONFIG.CLKOUT1_DRIVES {Buffer} \
##    CONFIG.CLKOUT1_JITTER {77.282} \
##    CONFIG.CLKOUT1_PHASE_ERROR {84.800} \
##    CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {512} \
##    CONFIG.CLKOUT2_DRIVES {Buffer} \
##    CONFIG.CLKOUT3_DRIVES {Buffer} \
##    CONFIG.CLKOUT4_DRIVES {Buffer} \
##    CONFIG.CLKOUT5_DRIVES {Buffer} \
##    CONFIG.CLKOUT6_DRIVES {Buffer} \
##    CONFIG.CLKOUT7_DRIVES {Buffer} \
##    CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
##    CONFIG.MMCM_CLKFBOUT_MULT_F {4} \
##    CONFIG.MMCM_CLKIN1_PERIOD {3.906} \
##    CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
##    CONFIG.MMCM_CLKOUT0_DIVIDE_F {2} \
##    CONFIG.MMCM_COMPENSATION {AUTO} \
##    CONFIG.MMCM_DIVCLK_DIVIDE {1} \
##    CONFIG.PRIMITIVE {PLL} \
##    CONFIG.PRIM_IN_FREQ {256} \
##    CONFIG.USE_LOCKED {true} \
##    CONFIG.USE_RESET {false} \
##  ] $ADC_clk_wiz_0
## 
##   # Create instance: adc_sync
##   create_hier_cell_adc_sync $hier_obj adc_sync
## 
##   # Create instance: dac_sync
##   create_hier_cell_dac_sync $hier_obj dac_sync
## 
##   # Create port connections
##   connect_bd_net -net ADC_clock_mux_0_clk_out [get_bd_pins adc0_clk] [get_bd_pins ADC_clk_wiz_0/clk_out1] [get_bd_pins adc_sync/adc0_clk]
##   connect_bd_net -net Din_1 [get_bd_pins Din] [get_bd_pins adc_sync/Din] [get_bd_pins dac_sync/Din]
##   connect_bd_net -net adc_sync_adc_control_0 [get_bd_pins adc_control_0] [get_bd_pins adc_sync/adc_control_0]
##   connect_bd_net -net clk400mhz_fixed [get_bd_pins dac1_clk] [get_bd_pins rfdc_dac1_clk] [get_bd_pins dac_sync/dac0_clk]
##   connect_bd_net -net mux_2x1_mux_out [get_bd_pins dac_control_0] [get_bd_pins dac_sync/dac_control_0]
##   connect_bd_net -net usp_rf_data_converter_0_clk_adc0 [get_bd_pins rfdc_adc0_clk] [get_bd_pins ADC_clk_wiz_0/clk_in1]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_hier_cell_adc_dma_block { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_adc_dma_block() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
##   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_S2MM_0
## 
##   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_SG_0
## 
##   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_S2MM
## 
##   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE_0
## 
## 
##   # Create pins
##   create_bd_pin -dir I -from 94 -to 0 Din
##   create_bd_pin -dir I -type rst axi_resetn
##   create_bd_pin -dir O dest_out
##   create_bd_pin -dir O -from 2 -to 0 dout
##   create_bd_pin -dir I -type clk m_axi_s2mm_aclk
##   create_bd_pin -dir O -type intr s2mm_introut_0
##   create_bd_pin -dir O -type rst s2mm_prmry_reset_out_n_0
##   create_bd_pin -dir I -type clk s_axi_lite_aclk
## 
##   # Create instance: axi_decoder_sel, and set properties
##   set axi_decoder_sel [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice axi_decoder_sel ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {80} \
##    CONFIG.DIN_TO {80} \
##    CONFIG.DIN_WIDTH {95} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $axi_decoder_sel
## 
##   # Create instance: axi_decoder_sel1, and set properties
##   set axi_decoder_sel1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice axi_decoder_sel1 ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {81} \
##    CONFIG.DIN_TO {81} \
##    CONFIG.DIN_WIDTH {95} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $axi_decoder_sel1
## 
##   # Create instance: axi_decoder_sel2, and set properties
##   set axi_decoder_sel2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice axi_decoder_sel2 ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {82} \
##    CONFIG.DIN_TO {82} \
##    CONFIG.DIN_WIDTH {95} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $axi_decoder_sel2
## 
##   # Create instance: axi_dma_1, and set properties
##   set axi_dma_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma axi_dma_1 ]
##   set_property -dict [ list \
##    CONFIG.c_addr_width {64} \
##    CONFIG.c_include_mm2s {0} \
##    CONFIG.c_include_sg {1} \
##    CONFIG.c_m_axi_s2mm_data_width {512} \
##    CONFIG.c_s2mm_burst_size {64} \
##    CONFIG.c_sg_include_stscntrl_strm {0} \
##    CONFIG.c_sg_length_width {26} \
##  ] $axi_dma_1
## 
##   # Create instance: load_active_chan, and set properties
##   set load_active_chan [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice load_active_chan ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {65} \
##    CONFIG.DIN_TO {65} \
##    CONFIG.DIN_WIDTH {95} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $load_active_chan
## 
##   # Create instance: sync_1, and set properties
##   set sync_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:sync sync_1 ]
##   set_property -dict [ list \
##    CONFIG.SRC_INPUT_REG {0} \
##  ] $sync_1
## 
##   # Create instance: sync_2, and set properties
##   set sync_2 [ create_bd_cell -type ip -vlnv xilinx.com:user:sync sync_2 ]
##   set_property -dict [ list \
##    CONFIG.SRC_INPUT_REG {0} \
##  ] $sync_2
## 
##   # Create instance: sync_3, and set properties
##   set sync_3 [ create_bd_cell -type ip -vlnv xilinx.com:user:sync sync_3 ]
##   set_property -dict [ list \
##    CONFIG.SRC_INPUT_REG {0} \
##  ] $sync_3
## 
##   # Create instance: sync_4, and set properties
##   set sync_4 [ create_bd_cell -type ip -vlnv xilinx.com:user:sync sync_4 ]
##   set_property -dict [ list \
##    CONFIG.SRC_INPUT_REG {0} \
##  ] $sync_4
## 
##   # Create instance: xlconcat_1, and set properties
##   set xlconcat_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat xlconcat_1 ]
##   set_property -dict [ list \
##    CONFIG.NUM_PORTS {3} \
##  ] $xlconcat_1
## 
##   # Create instance: xlconstant_0, and set properties
##   set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant xlconstant_0 ]
##   set_property -dict [ list \
##    CONFIG.CONST_VAL {0} \
##  ] $xlconstant_0
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins S_AXI_LITE_0] [get_bd_intf_pins axi_dma_1/S_AXI_LITE]
##   connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins M_AXI_SG_0] [get_bd_intf_pins axi_dma_1/M_AXI_SG]
##   connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins M_AXI_S2MM_0] [get_bd_intf_pins axi_dma_1/M_AXI_S2MM]
##   connect_bd_intf_net -intf_net Conn4 [get_bd_intf_pins S_AXIS_S2MM] [get_bd_intf_pins axi_dma_1/S_AXIS_S2MM]
## 
##   # Create port connections
##   connect_bd_net -net Din_0_1 [get_bd_pins Din] [get_bd_pins axi_decoder_sel/Din] [get_bd_pins axi_decoder_sel1/Din] [get_bd_pins axi_decoder_sel2/Din] [get_bd_pins load_active_chan/Din]
##   connect_bd_net -net axi_decoder_sel1_Dout [get_bd_pins axi_decoder_sel1/Dout] [get_bd_pins sync_2/src_in]
##   connect_bd_net -net axi_decoder_sel2_Dout [get_bd_pins axi_decoder_sel2/Dout] [get_bd_pins sync_3/src_in]
##   connect_bd_net -net axi_decoder_sel_Dout [get_bd_pins axi_decoder_sel/Dout] [get_bd_pins sync_1/src_in]
##   connect_bd_net -net axi_dma_1_s2mm_introut [get_bd_pins s2mm_introut_0] [get_bd_pins axi_dma_1/s2mm_introut]
##   connect_bd_net -net axi_dma_1_s2mm_prmry_reset_out_n [get_bd_pins s2mm_prmry_reset_out_n_0] [get_bd_pins axi_dma_1/s2mm_prmry_reset_out_n]
##   connect_bd_net -net axi_resetn_0_1 [get_bd_pins axi_resetn] [get_bd_pins axi_dma_1/axi_resetn]
##   connect_bd_net -net m_axi_s2mm_aclk_0_1 [get_bd_pins m_axi_s2mm_aclk] [get_bd_pins axi_dma_1/m_axi_s2mm_aclk] [get_bd_pins axi_dma_1/m_axi_sg_aclk] [get_bd_pins sync_1/dest_clk] [get_bd_pins sync_2/dest_clk] [get_bd_pins sync_3/dest_clk] [get_bd_pins sync_4/dest_clk]
##   connect_bd_net -net s_axi_lite_aclk_0_1 [get_bd_pins s_axi_lite_aclk] [get_bd_pins axi_dma_1/s_axi_lite_aclk]
##   connect_bd_net -net sync_1_dest_out [get_bd_pins sync_1/dest_out] [get_bd_pins xlconcat_1/In0]
##   connect_bd_net -net sync_2_dest_out [get_bd_pins sync_2/dest_out] [get_bd_pins xlconcat_1/In1]
##   connect_bd_net -net sync_3_dest_out [get_bd_pins sync_3/dest_out] [get_bd_pins xlconcat_1/In2]
##   connect_bd_net -net sync_4_dest_out [get_bd_pins dest_out] [get_bd_pins sync_4/dest_out]
##   connect_bd_net -net xlconcat_1_dout [get_bd_pins dout] [get_bd_pins xlconcat_1/dout]
##   connect_bd_net -net xlconstant_0_dout [get_bd_pins sync_1/src_clk] [get_bd_pins sync_2/src_clk] [get_bd_pins sync_3/src_clk] [get_bd_pins sync_4/src_clk] [get_bd_pins xlconstant_0/dout]
##   connect_bd_net -net xlslice_0_Dout [get_bd_pins load_active_chan/Dout] [get_bd_pins sync_4/src_in]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_hier_cell_adc_calib_gpio { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_adc_calib_gpio() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
## 
##   # Create pins
##   create_bd_pin -dir I -from 31 -to 0 Din
##   create_bd_pin -dir O -from 0 -to 0 Dout
##   create_bd_pin -dir O -from 0 -to 0 Dout1
##   create_bd_pin -dir O -from 0 -to 0 Dout3
##   create_bd_pin -dir O -from 0 -to 0 Dout4
##   create_bd_pin -dir O -from 0 -to 0 Dout5
##   create_bd_pin -dir O -from 0 -to 0 Dout6
##   create_bd_pin -dir O -from 0 -to 0 Dout7
##   create_bd_pin -dir O -from 0 -to 0 Dout8
##   create_bd_pin -dir I -from 0 -to 0 In0
##   create_bd_pin -dir I -from 0 -to 0 In1
##   create_bd_pin -dir I -from 0 -to 0 In2
##   create_bd_pin -dir I -from 0 -to 0 In3
##   create_bd_pin -dir I -from 0 -to 0 In4
##   create_bd_pin -dir I -from 0 -to 0 In5
##   create_bd_pin -dir I -from 0 -to 0 In6
##   create_bd_pin -dir I -from 0 -to 0 In7
##   create_bd_pin -dir O -from 31 -to 0 dout2
## 
##   # Create instance: adc0_01_int_cal_freeze, and set properties
##   set adc0_01_int_cal_freeze [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice adc0_01_int_cal_freeze ]
## 
##   # Create instance: adc0_23_int_cal_freeze, and set properties
##   set adc0_23_int_cal_freeze [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice adc0_23_int_cal_freeze ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {1} \
##    CONFIG.DIN_TO {1} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $adc0_23_int_cal_freeze
## 
##   # Create instance: adc1_01_int_cal_freeze, and set properties
##   set adc1_01_int_cal_freeze [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice adc1_01_int_cal_freeze ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {2} \
##    CONFIG.DIN_TO {2} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $adc1_01_int_cal_freeze
## 
##   # Create instance: adc1_23_int_cal_freeze, and set properties
##   set adc1_23_int_cal_freeze [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice adc1_23_int_cal_freeze ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {3} \
##    CONFIG.DIN_TO {3} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $adc1_23_int_cal_freeze
## 
##   # Create instance: adc2_01_int_cal_freeze, and set properties
##   set adc2_01_int_cal_freeze [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice adc2_01_int_cal_freeze ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {4} \
##    CONFIG.DIN_TO {4} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $adc2_01_int_cal_freeze
## 
##   # Create instance: adc2_23_int_cal_freeze, and set properties
##   set adc2_23_int_cal_freeze [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice adc2_23_int_cal_freeze ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {5} \
##    CONFIG.DIN_TO {5} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $adc2_23_int_cal_freeze
## 
##   # Create instance: adc3_01_int_cal_freeze, and set properties
##   set adc3_01_int_cal_freeze [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice adc3_01_int_cal_freeze ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {6} \
##    CONFIG.DIN_TO {6} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $adc3_01_int_cal_freeze
## 
##   # Create instance: adc3_23_int_cal_freeze, and set properties
##   set adc3_23_int_cal_freeze [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice adc3_23_int_cal_freeze ]
##   set_property -dict [ list \
##    CONFIG.DIN_FROM {7} \
##    CONFIG.DIN_TO {7} \
##    CONFIG.DOUT_WIDTH {1} \
##  ] $adc3_23_int_cal_freeze
## 
##   # Create instance: xlconcat_1, and set properties
##   set xlconcat_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat xlconcat_1 ]
##   set_property -dict [ list \
##    CONFIG.NUM_PORTS {9} \
##  ] $xlconcat_1
## 
##   # Create instance: xlconstant_2, and set properties
##   set xlconstant_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant xlconstant_2 ]
##   set_property -dict [ list \
##    CONFIG.CONST_WIDTH {24} \
##  ] $xlconstant_2
## 
##   # Create port connections
##   connect_bd_net -net adc0_01_int_cal_freeze1_Dout [get_bd_pins Dout] [get_bd_pins adc0_23_int_cal_freeze/Dout]
##   connect_bd_net -net adc0_23_int_cal_freeze1_Dout [get_bd_pins Dout5] [get_bd_pins adc1_01_int_cal_freeze/Dout]
##   connect_bd_net -net adc1_01_int_cal_freeze1_Dout [get_bd_pins Dout4] [get_bd_pins adc1_23_int_cal_freeze/Dout]
##   connect_bd_net -net adc2_01_int_cal_freeze_Dout [get_bd_pins Dout1] [get_bd_pins adc2_01_int_cal_freeze/Dout]
##   connect_bd_net -net adc2_23_int_cal_freeze_Dout [get_bd_pins Dout3] [get_bd_pins adc2_23_int_cal_freeze/Dout]
##   connect_bd_net -net adc3_01_int_cal_freeze1_Dout [get_bd_pins Dout6] [get_bd_pins adc3_01_int_cal_freeze/Dout]
##   connect_bd_net -net adc3_23_int_cal_freeze_Dout [get_bd_pins Dout7] [get_bd_pins adc3_23_int_cal_freeze/Dout]
##   connect_bd_net -net user_register_0_slv_reg19_output [get_bd_pins Din] [get_bd_pins adc0_01_int_cal_freeze/Din] [get_bd_pins adc0_23_int_cal_freeze/Din] [get_bd_pins adc1_01_int_cal_freeze/Din] [get_bd_pins adc1_23_int_cal_freeze/Din] [get_bd_pins adc2_01_int_cal_freeze/Din] [get_bd_pins adc2_23_int_cal_freeze/Din] [get_bd_pins adc3_01_int_cal_freeze/Din] [get_bd_pins adc3_23_int_cal_freeze/Din]
##   connect_bd_net -net usp_rf_data_converter_0_adc0_01_cal_frozen [get_bd_pins In0] [get_bd_pins xlconcat_1/In0]
##   connect_bd_net -net usp_rf_data_converter_0_adc0_23_cal_frozen [get_bd_pins In1] [get_bd_pins xlconcat_1/In1]
##   connect_bd_net -net usp_rf_data_converter_0_adc1_01_cal_frozen [get_bd_pins In2] [get_bd_pins xlconcat_1/In2]
##   connect_bd_net -net usp_rf_data_converter_0_adc1_23_cal_frozen [get_bd_pins In3] [get_bd_pins xlconcat_1/In3]
##   connect_bd_net -net usp_rf_data_converter_0_adc2_01_cal_frozen [get_bd_pins In4] [get_bd_pins xlconcat_1/In4]
##   connect_bd_net -net usp_rf_data_converter_0_adc2_23_cal_frozen [get_bd_pins In5] [get_bd_pins xlconcat_1/In5]
##   connect_bd_net -net usp_rf_data_converter_0_adc3_01_cal_frozen [get_bd_pins In6] [get_bd_pins xlconcat_1/In6]
##   connect_bd_net -net usp_rf_data_converter_0_adc3_23_cal_frozen [get_bd_pins In7] [get_bd_pins xlconcat_1/In7]
##   connect_bd_net -net xlconcat_1_dout [get_bd_pins dout2] [get_bd_pins xlconcat_1/dout]
##   connect_bd_net -net xlconstant_2_dout [get_bd_pins xlconcat_1/In8] [get_bd_pins xlconstant_2/dout]
##   connect_bd_net -net xlslice_2_Dout [get_bd_pins Dout8] [get_bd_pins adc0_01_int_cal_freeze/Dout]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_hier_cell_adc_0001 { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_adc_0001() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
##   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
## 
##   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 adc_axis_out0
## 
##   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 adc_axis_out1
## 
##   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s00_axi_0
## 
## 
##   # Create pins
##   create_bd_pin -dir I -from 94 -to 0 Din
##   create_bd_pin -dir I adc0_control
##   create_bd_pin -dir O -from 0 -to 0 adc_tready_in_0
##   create_bd_pin -dir O -from 0 -to 0 adc_tready_in_1
##   create_bd_pin -dir I -from 0 -to 0 adc_tvalid_out_0
##   create_bd_pin -dir I -from 0 -to 0 adc_tvalid_out_1
##   create_bd_pin -dir I -type rst axi_resetn
##   create_bd_pin -dir O -from 31 -to 0 axis_data_count
##   create_bd_pin -dir I -type clk m_axis_aclk
##   create_bd_pin -dir I -type rst m_axis_aresetn
##   create_bd_pin -dir I m_axis_tready_0
##   create_bd_pin -dir O m_axis_tvalid_0
##   create_bd_pin -dir I -type rst rstn_0
##   create_bd_pin -dir I -type clk s_axi_lite_aclk
##   create_bd_pin -dir I -type clk s_axis_aclk
##   create_bd_pin -dir I -type rst s_axis_aresetn
##   create_bd_pin -dir O tlast_0
## 
##   # Create instance: I_Q_Merge
##   create_hier_cell_I_Q_Merge $hier_obj I_Q_Merge
## 
##   # Create instance: axis_data_fifo_0, and set properties
##   set axis_data_fifo_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo axis_data_fifo_0 ]
##   set_property -dict [ list \
##    CONFIG.FIFO_DEPTH {2048} \
##    CONFIG.FIFO_MEMORY_TYPE {block} \
##    CONFIG.HAS_RD_DATA_COUNT {1} \
##    CONFIG.HAS_TLAST {1} \
##    CONFIG.HAS_WR_DATA_COUNT {1} \
##    CONFIG.IS_ACLK_ASYNC {1} \
##    CONFIG.SYNCHRONIZATION_STAGES {2} \
##  ] $axis_data_fifo_0
## 
##   # Create instance: axis_register_slice_0, and set properties
##   set axis_register_slice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_register_slice axis_register_slice_0 ]
## 
##   # Create instance: control_switch
##   create_hier_cell_control_switch $hier_obj control_switch
## 
##   # Create instance: filter_decim
##   create_hier_cell_filter_decim $hier_obj filter_decim
## 
##   # Create instance: soft_reset
##   create_hier_cell_soft_reset $hier_obj soft_reset
## 
##   # Create instance: tlast_gen_v1_0_0, and set properties
##   set tlast_gen_v1_0_0 [ create_bd_cell -type ip -vlnv user.org:user:tlast_gen_v1_0 tlast_gen_v1_0_0 ]
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins s00_axi_0] [get_bd_intf_pins tlast_gen_v1_0_0/s00_axi]
##   connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins M_AXIS] [get_bd_intf_pins axis_data_fifo_0/M_AXIS]
##   connect_bd_intf_net -intf_net I_Q_Merge_m0_axi_stream [get_bd_intf_pins I_Q_Merge/m0_axi_stream] [get_bd_intf_pins axis_register_slice_0/S_AXIS]
##   connect_bd_intf_net -intf_net adc_axis_out0_1 [get_bd_intf_pins adc_axis_out0] [get_bd_intf_pins I_Q_Merge/adc_axis_out0]
##   connect_bd_intf_net -intf_net adc_axis_out1_1 [get_bd_intf_pins adc_axis_out1] [get_bd_intf_pins I_Q_Merge/adc_axis_out1]
##   connect_bd_intf_net -intf_net axis_register_slice_0_M_AXIS [get_bd_intf_pins axis_register_slice_0/M_AXIS] [get_bd_intf_pins filter_decim/s_axi_stream]
##   connect_bd_intf_net -intf_net filter_decim_m0_axi_stream [get_bd_intf_pins axis_data_fifo_0/S_AXIS] [get_bd_intf_pins filter_decim/m0_axi_stream]
## 
##   # Create port connections
##   connect_bd_net -net Din_0_1 [get_bd_pins Din] [get_bd_pins I_Q_Merge/Din_0] [get_bd_pins filter_decim/Din] [get_bd_pins soft_reset/Din_0]
##   connect_bd_net -net adc0_control [get_bd_pins adc0_control] [get_bd_pins control_switch/adc0_control]
##   connect_bd_net -net adc_tvalid_out_0_1 [get_bd_pins adc_tvalid_out_0] [get_bd_pins control_switch/adc_tvalid_out_0]
##   connect_bd_net -net adc_tvalid_out_1_1 [get_bd_pins adc_tvalid_out_1] [get_bd_pins control_switch/adc_tvalid_out_1]
##   connect_bd_net -net axi_resetn_1 [get_bd_pins axi_resetn] [get_bd_pins soft_reset/axi_lite_resetn]
##   connect_bd_net -net axis_data_fifo_0_axis_data_count [get_bd_pins axis_data_count] [get_bd_pins axis_data_fifo_0/axis_wr_data_count]
##   connect_bd_net -net axis_data_fifo_0_m_axis_tvalid [get_bd_pins m_axis_tvalid_0] [get_bd_pins axis_data_fifo_0/m_axis_tvalid] [get_bd_pins tlast_gen_v1_0_0/tvalid]
##   connect_bd_net -net clk_wiz_0_clk_out1 [get_bd_pins s_axis_aclk] [get_bd_pins I_Q_Merge/s_axis_aclk] [get_bd_pins axis_data_fifo_0/s_axis_aclk] [get_bd_pins axis_register_slice_0/aclk] [get_bd_pins filter_decim/aclk] [get_bd_pins soft_reset/s_axis_aclk]
##   connect_bd_net -net control_switch_adc_tready_in_0 [get_bd_pins adc_tready_in_0] [get_bd_pins control_switch/adc_tready_in_0]
##   connect_bd_net -net control_switch_adc_tready_in_1 [get_bd_pins adc_tready_in_1] [get_bd_pins control_switch/adc_tready_in_1]
##   connect_bd_net -net control_switch_iq_tvalid_in_0 [get_bd_pins I_Q_Merge/s_axis_tvalid] [get_bd_pins control_switch/iq_tvalid_in_0]
##   connect_bd_net -net control_switch_iq_tvalid_in_1 [get_bd_pins I_Q_Merge/In1] [get_bd_pins control_switch/iq_tvalid_in_1]
##   connect_bd_net -net ddr4_0_c0_ddr4_ui_clk [get_bd_pins m_axis_aclk] [get_bd_pins axis_data_fifo_0/m_axis_aclk] [get_bd_pins soft_reset/m_axis_aclk] [get_bd_pins tlast_gen_v1_0_0/axis_clk]
##   connect_bd_net -net iq_tready_out_0_1 [get_bd_pins I_Q_Merge/s_axis_tready_0] [get_bd_pins control_switch/iq_tready_out_0]
##   connect_bd_net -net iq_tready_out_1_1 [get_bd_pins I_Q_Merge/s_axis_tready_1] [get_bd_pins control_switch/iq_tready_out_1]
##   connect_bd_net -net m_axis_aresetn_1 [get_bd_pins m_axis_aresetn] [get_bd_pins soft_reset/m_axis_aresetn]
##   connect_bd_net -net m_axis_tready_0_1 [get_bd_pins m_axis_tready_0] [get_bd_pins axis_data_fifo_0/m_axis_tready] [get_bd_pins tlast_gen_v1_0_0/trdy]
##   connect_bd_net -net rstn_0_1 [get_bd_pins rstn_0] [get_bd_pins tlast_gen_v1_0_0/rstn]
##   connect_bd_net -net s_axis_aresetn_1 [get_bd_pins s_axis_aresetn] [get_bd_pins soft_reset/s_axis_aresetn]
##   connect_bd_net -net soft_reset_axi_lite_resetn_sync [get_bd_pins soft_reset/axi_lite_resetn_sync] [get_bd_pins tlast_gen_v1_0_0/s00_axi_aresetn]
##   connect_bd_net -net soft_reset_m_axis_aresetn_sync -boundary_type upper [get_bd_pins soft_reset/m_axis_aresetn_sync]
##   connect_bd_net -net soft_reset_s_axis_aresetn_sync [get_bd_pins I_Q_Merge/aresetn] [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins axis_register_slice_0/aresetn] [get_bd_pins filter_decim/aresetn] [get_bd_pins soft_reset/s_axis_aresetn_sync]
##   connect_bd_net -net tlast_gen_v1_0_0_tlast [get_bd_pins tlast_0] [get_bd_pins tlast_gen_v1_0_0/tlast]
##   connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins s_axi_lite_aclk] [get_bd_pins soft_reset/s_axi_lite_aclk] [get_bd_pins tlast_gen_v1_0_0/s00_axi_aclk]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set adc0_clk_0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 adc0_clk_0 ]
## 
##   set dac1_clk_0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 dac1_clk_0 ]
## 
##   set ddr4_sdram [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddr4_rtl:1.0 ddr4_sdram ]
## 
##   set sysref_in [ create_bd_intf_port -mode Slave -vlnv xilinx.com:display_usp_rf_data_converter:diff_pins_rtl:1.0 sysref_in ]
## 
##   set user_si570_sysclk [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 user_si570_sysclk ]
##   set_property -dict [ list \
##    CONFIG.FREQ_HZ {300000000} \
##    ] $user_si570_sysclk
## 
##   set vin0_01 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 vin0_01 ]
## 
##   set vout13_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 vout13_0 ]
## 
## 
##   # Create ports
##   set sys_rst_0 [ create_bd_port -dir I -type rst sys_rst_0 ]
##   set_property -dict [ list \
##    CONFIG.POLARITY {ACTIVE_HIGH} \
##  ] $sys_rst_0
## 
##   # Create instance: adc_0001
##   create_hier_cell_adc_0001 [current_bd_instance .] adc_0001
## 
##   # Create instance: adc_calib_gpio
##   create_hier_cell_adc_calib_gpio [current_bd_instance .] adc_calib_gpio
## 
##   # Create instance: adc_channel_mux_0, and set properties
##   set adc_channel_mux_0 [ create_bd_cell -type ip -vlnv user.org:user:adc_channel_mux adc_channel_mux_0 ]
## 
##   # Create instance: adc_dma_block
##   create_hier_cell_adc_dma_block [current_bd_instance .] adc_dma_block
## 
##   # Create instance: adc_hp0_interconnect, and set properties
##   set adc_hp0_interconnect [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect adc_hp0_interconnect ]
##   set_property -dict [ list \
##    CONFIG.M00_HAS_REGSLICE {3} \
##    CONFIG.M01_HAS_REGSLICE {3} \
##    CONFIG.NUM_MI {2} \
##    CONFIG.NUM_SI {4} \
##    CONFIG.S00_HAS_REGSLICE {3} \
##    CONFIG.S01_HAS_REGSLICE {3} \
##    CONFIG.S02_HAS_REGSLICE {3} \
##    CONFIG.S03_HAS_REGSLICE {3} \
##  ] $adc_hp0_interconnect
## 
##   # Create instance: axi_perf_mon_0, and set properties
##   set axi_perf_mon_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_perf_mon axi_perf_mon_0 ]
##   set_property -dict [ list \
##    CONFIG.C_NUM_OF_COUNTERS {10} \
##  ] $axi_perf_mon_0
## 
##   # Create instance: axi_smc, and set properties
##   set axi_smc [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect axi_smc ]
##   set_property -dict [ list \
##    CONFIG.NUM_CLKS {2} \
##    CONFIG.NUM_SI {4} \
##  ] $axi_smc
## 
##   # Create instance: clk_block
##   create_hier_cell_clk_block [current_bd_instance .] clk_block
## 
##   # Create instance: dac_dma_block
##   create_hier_cell_dac_dma_block [current_bd_instance .] dac_dma_block
## 
##   # Create instance: dac_hp1_interconnect, and set properties
##   set dac_hp1_interconnect [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect dac_hp1_interconnect ]
##   set_property -dict [ list \
##    CONFIG.M00_HAS_REGSLICE {3} \
##    CONFIG.M01_HAS_REGSLICE {3} \
##    CONFIG.NUM_MI {2} \
##    CONFIG.NUM_SI {4} \
##    CONFIG.S00_HAS_REGSLICE {3} \
##    CONFIG.S01_HAS_REGSLICE {3} \
##    CONFIG.S02_HAS_REGSLICE {3} \
##    CONFIG.S03_HAS_REGSLICE {3} \
##  ] $dac_hp1_interconnect
## 
##   # Create instance: dac_tile1_block3
##   create_hier_cell_dac_tile1_block3 [current_bd_instance .] dac_tile1_block3
## 
##   # Create instance: ddr4_0, and set properties
##   set ddr4_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:ddr4 ddr4_0 ]
##   set_property -dict [ list \
##    CONFIG.ADDN_UI_CLKOUT1_FREQ_HZ {100} \
##    CONFIG.C0.BANK_GROUP_WIDTH {1} \
##    CONFIG.C0.DDR4_AxiAddressWidth {32} \
##    CONFIG.C0.DDR4_AxiDataWidth {512} \
##    CONFIG.C0.DDR4_CLKFBOUT_MULT {5} \
##    CONFIG.C0.DDR4_CLKOUT0_DIVIDE {5} \
##    CONFIG.C0.DDR4_CasWriteLatency {12} \
##    CONFIG.C0.DDR4_DIVCLK_DIVIDE {1} \
##    CONFIG.C0.DDR4_DataWidth {64} \
##    CONFIG.C0.DDR4_InputClockPeriod {3332} \
##    CONFIG.C0.DDR4_MemoryPart {MT40A512M16HA-075E} \
##    CONFIG.C0.DDR4_TimePeriod {833} \
##    CONFIG.C0_CLOCK_BOARD_INTERFACE {default_sysclk1_300mhz} \
##    CONFIG.C0_DDR4_BOARD_INTERFACE {ddr4_sdram} \
##    CONFIG.RESET_BOARD_INTERFACE {reset} \
##  ] $ddr4_0
## 
##   # Create instance: filter_interpln
##   create_hier_cell_filter_interpln [current_bd_instance .] filter_interpln
## 
##   # Create instance: ps8_0_axi_periph, and set properties
##   set ps8_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect ps8_0_axi_periph ]
##   set_property -dict [ list \
##    CONFIG.NUM_MI {18} \
##  ] $ps8_0_axi_periph
## 
##   # Create instance: reset_block
##   create_hier_cell_reset_block [current_bd_instance .] reset_block
## 
##   # Create instance: user_register_0, and set properties
##   set user_register_0 [ create_bd_cell -type ip -vlnv user.org:user:user_register user_register_0 ]
## 
##   # Create instance: usp_rf_data_converter_0, and set properties
##   set usp_rf_data_converter_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:usp_rf_data_converter usp_rf_data_converter_0 ]
##   set_property -dict [ list \
##    CONFIG.ADC0_Enable {1} \
##    CONFIG.ADC0_Fabric_Freq {512.000} \
##    CONFIG.ADC0_Multi_Tile_Sync {false} \
##    CONFIG.ADC0_Outclk_Freq {256.000} \
##    CONFIG.ADC0_Outdiv {3} \
##    CONFIG.ADC0_PLL_Enable {true} \
##    CONFIG.ADC0_Refclk_Freq {245.760} \
##    CONFIG.ADC0_Sampling_Rate {4.096} \
##    CONFIG.ADC1_Clock_Source {1} \
##    CONFIG.ADC1_Enable {0} \
##    CONFIG.ADC1_Fabric_Freq {0.0} \
##    CONFIG.ADC1_Multi_Tile_Sync {false} \
##    CONFIG.ADC1_Outclk_Freq {15.625} \
##    CONFIG.ADC1_Outdiv {2} \
##    CONFIG.ADC1_PLL_Enable {false} \
##    CONFIG.ADC1_Refclk_Freq {2000.000} \
##    CONFIG.ADC1_Sampling_Rate {2.0} \
##    CONFIG.ADC2_Clock_Source {2} \
##    CONFIG.ADC2_Enable {0} \
##    CONFIG.ADC2_Fabric_Freq {0.0} \
##    CONFIG.ADC2_Multi_Tile_Sync {false} \
##    CONFIG.ADC2_Outclk_Freq {15.625} \
##    CONFIG.ADC2_Outdiv {2} \
##    CONFIG.ADC2_PLL_Enable {false} \
##    CONFIG.ADC2_Refclk_Freq {2000.000} \
##    CONFIG.ADC2_Sampling_Rate {2.0} \
##    CONFIG.ADC3_Clock_Source {3} \
##    CONFIG.ADC3_Enable {0} \
##    CONFIG.ADC3_Fabric_Freq {0.0} \
##    CONFIG.ADC3_Multi_Tile_Sync {false} \
##    CONFIG.ADC3_Outclk_Freq {15.625} \
##    CONFIG.ADC3_Outdiv {2} \
##    CONFIG.ADC3_PLL_Enable {false} \
##    CONFIG.ADC3_Refclk_Freq {2000.000} \
##    CONFIG.ADC3_Sampling_Rate {2.0} \
##    CONFIG.ADC_Data_Type00 {1} \
##    CONFIG.ADC_Data_Type01 {1} \
##    CONFIG.ADC_Data_Type02 {0} \
##    CONFIG.ADC_Data_Type03 {0} \
##    CONFIG.ADC_Data_Type10 {0} \
##    CONFIG.ADC_Data_Type11 {0} \
##    CONFIG.ADC_Data_Type12 {0} \
##    CONFIG.ADC_Data_Type13 {0} \
##    CONFIG.ADC_Data_Type20 {0} \
##    CONFIG.ADC_Data_Type21 {0} \
##    CONFIG.ADC_Data_Type22 {0} \
##    CONFIG.ADC_Data_Type23 {0} \
##    CONFIG.ADC_Data_Type30 {0} \
##    CONFIG.ADC_Data_Type31 {0} \
##    CONFIG.ADC_Data_Type32 {0} \
##    CONFIG.ADC_Data_Type33 {0} \
##    CONFIG.ADC_Decimation_Mode00 {1} \
##    CONFIG.ADC_Decimation_Mode01 {1} \
##    CONFIG.ADC_Decimation_Mode02 {0} \
##    CONFIG.ADC_Decimation_Mode03 {0} \
##    CONFIG.ADC_Decimation_Mode10 {0} \
##    CONFIG.ADC_Decimation_Mode11 {0} \
##    CONFIG.ADC_Decimation_Mode12 {0} \
##    CONFIG.ADC_Decimation_Mode13 {0} \
##    CONFIG.ADC_Decimation_Mode20 {0} \
##    CONFIG.ADC_Decimation_Mode21 {0} \
##    CONFIG.ADC_Decimation_Mode22 {0} \
##    CONFIG.ADC_Decimation_Mode23 {0} \
##    CONFIG.ADC_Decimation_Mode30 {0} \
##    CONFIG.ADC_Decimation_Mode31 {0} \
##    CONFIG.ADC_Decimation_Mode32 {0} \
##    CONFIG.ADC_Decimation_Mode33 {0} \
##    CONFIG.ADC_Mixer_Mode00 {0} \
##    CONFIG.ADC_Mixer_Mode01 {0} \
##    CONFIG.ADC_Mixer_Mode02 {2} \
##    CONFIG.ADC_Mixer_Mode03 {2} \
##    CONFIG.ADC_Mixer_Mode10 {2} \
##    CONFIG.ADC_Mixer_Mode11 {2} \
##    CONFIG.ADC_Mixer_Mode12 {2} \
##    CONFIG.ADC_Mixer_Mode13 {2} \
##    CONFIG.ADC_Mixer_Mode20 {2} \
##    CONFIG.ADC_Mixer_Mode21 {2} \
##    CONFIG.ADC_Mixer_Mode22 {2} \
##    CONFIG.ADC_Mixer_Mode23 {2} \
##    CONFIG.ADC_Mixer_Mode30 {2} \
##    CONFIG.ADC_Mixer_Mode31 {2} \
##    CONFIG.ADC_Mixer_Mode32 {2} \
##    CONFIG.ADC_Mixer_Mode33 {2} \
##    CONFIG.ADC_Mixer_Type00 {2} \
##    CONFIG.ADC_Mixer_Type01 {2} \
##    CONFIG.ADC_Mixer_Type02 {3} \
##    CONFIG.ADC_Mixer_Type03 {3} \
##    CONFIG.ADC_Mixer_Type10 {3} \
##    CONFIG.ADC_Mixer_Type11 {3} \
##    CONFIG.ADC_Mixer_Type12 {3} \
##    CONFIG.ADC_Mixer_Type13 {3} \
##    CONFIG.ADC_Mixer_Type20 {3} \
##    CONFIG.ADC_Mixer_Type21 {3} \
##    CONFIG.ADC_Mixer_Type22 {3} \
##    CONFIG.ADC_Mixer_Type23 {3} \
##    CONFIG.ADC_Mixer_Type30 {3} \
##    CONFIG.ADC_Mixer_Type31 {3} \
##    CONFIG.ADC_Mixer_Type32 {3} \
##    CONFIG.ADC_Mixer_Type33 {3} \
##    CONFIG.ADC_NCO_Freq02 {0.0} \
##    CONFIG.ADC_NCO_Freq03 {0.0} \
##    CONFIG.ADC_NCO_Freq12 {0.0} \
##    CONFIG.ADC_NCO_Freq13 {0.0} \
##    CONFIG.ADC_NCO_Freq22 {0.0} \
##    CONFIG.ADC_NCO_Freq23 {0.0} \
##    CONFIG.ADC_NCO_Freq32 {0.0} \
##    CONFIG.ADC_NCO_Freq33 {0.0} \
##    CONFIG.ADC_Neg_Quadrature00 {false} \
##    CONFIG.ADC_Neg_Quadrature10 {false} \
##    CONFIG.ADC_Neg_Quadrature20 {false} \
##    CONFIG.ADC_Neg_Quadrature30 {false} \
##    CONFIG.ADC_Slice00_Enable {true} \
##    CONFIG.ADC_Slice01_Enable {true} \
##    CONFIG.ADC_Slice02_Enable {false} \
##    CONFIG.ADC_Slice03_Enable {false} \
##    CONFIG.ADC_Slice10_Enable {false} \
##    CONFIG.ADC_Slice11_Enable {false} \
##    CONFIG.ADC_Slice12_Enable {false} \
##    CONFIG.ADC_Slice13_Enable {false} \
##    CONFIG.ADC_Slice20_Enable {false} \
##    CONFIG.ADC_Slice21_Enable {false} \
##    CONFIG.ADC_Slice22_Enable {false} \
##    CONFIG.ADC_Slice23_Enable {false} \
##    CONFIG.ADC_Slice30_Enable {false} \
##    CONFIG.ADC_Slice31_Enable {false} \
##    CONFIG.ADC_Slice32_Enable {false} \
##    CONFIG.ADC_Slice33_Enable {false} \
##    CONFIG.Calibration_Freeze {true} \
##    CONFIG.DAC0_Clock_Source {4} \
##    CONFIG.DAC0_Enable {0} \
##    CONFIG.DAC0_Fabric_Freq {0.0} \
##    CONFIG.DAC0_Multi_Tile_Sync {false} \
##    CONFIG.DAC0_Outclk_Freq {50.000} \
##    CONFIG.DAC0_Outdiv {2} \
##    CONFIG.DAC0_PLL_Enable {false} \
##    CONFIG.DAC0_Refclk_Freq {6400.000} \
##    CONFIG.DAC0_Sampling_Rate {6.4} \
##    CONFIG.DAC1_Clock_Source {5} \
##    CONFIG.DAC1_Enable {1} \
##    CONFIG.DAC1_Fabric_Freq {409.625} \
##    CONFIG.DAC1_Multi_Tile_Sync {false} \
##    CONFIG.DAC1_Outclk_Freq {409.625} \
##    CONFIG.DAC1_Outdiv {2} \
##    CONFIG.DAC1_PLL_Enable {true} \
##    CONFIG.DAC1_Refclk_Freq {247.321} \
##    CONFIG.DAC1_Sampling_Rate {6.554} \
##    CONFIG.DAC2_Clock_Source {6} \
##    CONFIG.DAC3_Clock_Source {7} \
##    CONFIG.DAC_Interpolation_Mode00 {0} \
##    CONFIG.DAC_Interpolation_Mode01 {0} \
##    CONFIG.DAC_Interpolation_Mode02 {0} \
##    CONFIG.DAC_Interpolation_Mode03 {0} \
##    CONFIG.DAC_Interpolation_Mode10 {0} \
##    CONFIG.DAC_Interpolation_Mode11 {0} \
##    CONFIG.DAC_Interpolation_Mode12 {0} \
##    CONFIG.DAC_Interpolation_Mode13 {1} \
##    CONFIG.DAC_Mixer_Type00 {3} \
##    CONFIG.DAC_Mixer_Type01 {3} \
##    CONFIG.DAC_Mixer_Type02 {3} \
##    CONFIG.DAC_Mixer_Type03 {3} \
##    CONFIG.DAC_Mixer_Type10 {3} \
##    CONFIG.DAC_Mixer_Type11 {3} \
##    CONFIG.DAC_Mixer_Type12 {3} \
##    CONFIG.DAC_Mixer_Type13 {0} \
##    CONFIG.DAC_Slice00_Enable {false} \
##    CONFIG.DAC_Slice01_Enable {false} \
##    CONFIG.DAC_Slice02_Enable {false} \
##    CONFIG.DAC_Slice03_Enable {false} \
##    CONFIG.DAC_Slice10_Enable {false} \
##    CONFIG.DAC_Slice11_Enable {false} \
##    CONFIG.DAC_Slice12_Enable {false} \
##    CONFIG.DAC_Slice13_Enable {true} \
##  ] $usp_rf_data_converter_0
## 
##   # Create instance: xlconcat_0, and set properties
##   set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat xlconcat_0 ]
##   set_property -dict [ list \
##    CONFIG.NUM_PORTS {6} \
##  ] $xlconcat_0
## 
##   # Create instance: xlconstant_1, and set properties
##   set xlconstant_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant xlconstant_1 ]
##   set_property -dict [ list \
##    CONFIG.CONST_VAL {0} \
##    CONFIG.CONST_WIDTH {32} \
##  ] $xlconstant_1
## 
##   # Create instance: zynq_ultra_ps_e_0, and set properties
##   set zynq_ultra_ps_e_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e zynq_ultra_ps_e_0 ]
##   set_property -dict [ list \
##    CONFIG.CAN0_BOARD_INTERFACE {custom} \
##    CONFIG.CAN1_BOARD_INTERFACE {custom} \
##    CONFIG.CSU_BOARD_INTERFACE {custom} \
##    CONFIG.DP_BOARD_INTERFACE {custom} \
##    CONFIG.GEM0_BOARD_INTERFACE {custom} \
##    CONFIG.GEM1_BOARD_INTERFACE {custom} \
##    CONFIG.GEM2_BOARD_INTERFACE {custom} \
##    CONFIG.GEM3_BOARD_INTERFACE {custom} \
##    CONFIG.GPIO_BOARD_INTERFACE {custom} \
##    CONFIG.IIC0_BOARD_INTERFACE {custom} \
##    CONFIG.IIC1_BOARD_INTERFACE {custom} \
##    CONFIG.NAND_BOARD_INTERFACE {custom} \
##    CONFIG.PCIE_BOARD_INTERFACE {custom} \
##    CONFIG.PJTAG_BOARD_INTERFACE {custom} \
##    CONFIG.PMU_BOARD_INTERFACE {custom} \
##    CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18} \
##    CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18} \
##    CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18} \
##    CONFIG.PSU_BANK_3_IO_STANDARD {LVCMOS33} \
##    CONFIG.PSU_DDR_RAM_HIGHADDR {0xFFFFFFFF} \
##    CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x800000000} \
##    CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000} \
##    CONFIG.PSU_DYNAMIC_DDR_CONFIG_EN {0} \
##    CONFIG.PSU_IMPORT_BOARD_PRESET {} \
##    CONFIG.PSU_MIO_0_DIRECTION {out} \
##    CONFIG.PSU_MIO_0_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_0_INPUT_TYPE {cmos} \
##    CONFIG.PSU_MIO_0_POLARITY {Default} \
##    CONFIG.PSU_MIO_0_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_0_SLEW {slow} \
##    CONFIG.PSU_MIO_10_DIRECTION {inout} \
##    CONFIG.PSU_MIO_10_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_10_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_10_POLARITY {Default} \
##    CONFIG.PSU_MIO_10_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_10_SLEW {slow} \
##    CONFIG.PSU_MIO_11_DIRECTION {inout} \
##    CONFIG.PSU_MIO_11_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_11_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_11_POLARITY {Default} \
##    CONFIG.PSU_MIO_11_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_11_SLEW {slow} \
##    CONFIG.PSU_MIO_12_DIRECTION {out} \
##    CONFIG.PSU_MIO_12_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_12_INPUT_TYPE {cmos} \
##    CONFIG.PSU_MIO_12_POLARITY {Default} \
##    CONFIG.PSU_MIO_12_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_12_SLEW {slow} \
##    CONFIG.PSU_MIO_13_DIRECTION {inout} \
##    CONFIG.PSU_MIO_13_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_13_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_13_POLARITY {Default} \
##    CONFIG.PSU_MIO_13_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_13_SLEW {slow} \
##    CONFIG.PSU_MIO_14_DIRECTION {inout} \
##    CONFIG.PSU_MIO_14_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_14_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_14_POLARITY {Default} \
##    CONFIG.PSU_MIO_14_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_14_SLEW {slow} \
##    CONFIG.PSU_MIO_15_DIRECTION {inout} \
##    CONFIG.PSU_MIO_15_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_15_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_15_POLARITY {Default} \
##    CONFIG.PSU_MIO_15_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_15_SLEW {slow} \
##    CONFIG.PSU_MIO_16_DIRECTION {inout} \
##    CONFIG.PSU_MIO_16_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_16_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_16_POLARITY {Default} \
##    CONFIG.PSU_MIO_16_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_16_SLEW {slow} \
##    CONFIG.PSU_MIO_17_DIRECTION {inout} \
##    CONFIG.PSU_MIO_17_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_17_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_17_POLARITY {Default} \
##    CONFIG.PSU_MIO_17_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_17_SLEW {slow} \
##    CONFIG.PSU_MIO_18_DIRECTION {in} \
##    CONFIG.PSU_MIO_18_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_18_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_18_POLARITY {Default} \
##    CONFIG.PSU_MIO_18_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_18_SLEW {fast} \
##    CONFIG.PSU_MIO_19_DIRECTION {out} \
##    CONFIG.PSU_MIO_19_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_19_INPUT_TYPE {cmos} \
##    CONFIG.PSU_MIO_19_POLARITY {Default} \
##    CONFIG.PSU_MIO_19_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_19_SLEW {slow} \
##    CONFIG.PSU_MIO_1_DIRECTION {inout} \
##    CONFIG.PSU_MIO_1_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_1_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_1_POLARITY {Default} \
##    CONFIG.PSU_MIO_1_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_1_SLEW {slow} \
##    CONFIG.PSU_MIO_20_DIRECTION {inout} \
##    CONFIG.PSU_MIO_20_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_20_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_20_POLARITY {Default} \
##    CONFIG.PSU_MIO_20_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_20_SLEW {slow} \
##    CONFIG.PSU_MIO_21_DIRECTION {inout} \
##    CONFIG.PSU_MIO_21_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_21_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_21_POLARITY {Default} \
##    CONFIG.PSU_MIO_21_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_21_SLEW {slow} \
##    CONFIG.PSU_MIO_22_DIRECTION {inout} \
##    CONFIG.PSU_MIO_22_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_22_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_22_POLARITY {Default} \
##    CONFIG.PSU_MIO_22_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_22_SLEW {slow} \
##    CONFIG.PSU_MIO_23_DIRECTION {inout} \
##    CONFIG.PSU_MIO_23_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_23_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_23_POLARITY {Default} \
##    CONFIG.PSU_MIO_23_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_23_SLEW {slow} \
##    CONFIG.PSU_MIO_24_DIRECTION {inout} \
##    CONFIG.PSU_MIO_24_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_24_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_24_POLARITY {Default} \
##    CONFIG.PSU_MIO_24_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_24_SLEW {slow} \
##    CONFIG.PSU_MIO_25_DIRECTION {inout} \
##    CONFIG.PSU_MIO_25_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_25_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_25_POLARITY {Default} \
##    CONFIG.PSU_MIO_25_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_25_SLEW {slow} \
##    CONFIG.PSU_MIO_26_DIRECTION {inout} \
##    CONFIG.PSU_MIO_26_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_26_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_26_POLARITY {Default} \
##    CONFIG.PSU_MIO_26_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_26_SLEW {slow} \
##    CONFIG.PSU_MIO_27_DIRECTION {out} \
##    CONFIG.PSU_MIO_27_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_27_INPUT_TYPE {cmos} \
##    CONFIG.PSU_MIO_27_POLARITY {Default} \
##    CONFIG.PSU_MIO_27_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_27_SLEW {slow} \
##    CONFIG.PSU_MIO_28_DIRECTION {in} \
##    CONFIG.PSU_MIO_28_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_28_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_28_POLARITY {Default} \
##    CONFIG.PSU_MIO_28_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_28_SLEW {fast} \
##    CONFIG.PSU_MIO_29_DIRECTION {out} \
##    CONFIG.PSU_MIO_29_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_29_INPUT_TYPE {cmos} \
##    CONFIG.PSU_MIO_29_POLARITY {Default} \
##    CONFIG.PSU_MIO_29_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_29_SLEW {slow} \
##    CONFIG.PSU_MIO_2_DIRECTION {inout} \
##    CONFIG.PSU_MIO_2_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_2_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_2_POLARITY {Default} \
##    CONFIG.PSU_MIO_2_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_2_SLEW {slow} \
##    CONFIG.PSU_MIO_30_DIRECTION {in} \
##    CONFIG.PSU_MIO_30_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_30_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_30_POLARITY {Default} \
##    CONFIG.PSU_MIO_30_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_30_SLEW {fast} \
##    CONFIG.PSU_MIO_31_DIRECTION {inout} \
##    CONFIG.PSU_MIO_31_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_31_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_31_POLARITY {Default} \
##    CONFIG.PSU_MIO_31_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_31_SLEW {slow} \
##    CONFIG.PSU_MIO_32_DIRECTION {inout} \
##    CONFIG.PSU_MIO_32_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_32_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_32_POLARITY {Default} \
##    CONFIG.PSU_MIO_32_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_32_SLEW {slow} \
##    CONFIG.PSU_MIO_33_DIRECTION {inout} \
##    CONFIG.PSU_MIO_33_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_33_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_33_POLARITY {Default} \
##    CONFIG.PSU_MIO_33_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_33_SLEW {slow} \
##    CONFIG.PSU_MIO_34_DIRECTION {inout} \
##    CONFIG.PSU_MIO_34_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_34_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_34_POLARITY {Default} \
##    CONFIG.PSU_MIO_34_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_34_SLEW {slow} \
##    CONFIG.PSU_MIO_35_DIRECTION {inout} \
##    CONFIG.PSU_MIO_35_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_35_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_35_POLARITY {Default} \
##    CONFIG.PSU_MIO_35_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_35_SLEW {slow} \
##    CONFIG.PSU_MIO_36_DIRECTION {inout} \
##    CONFIG.PSU_MIO_36_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_36_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_36_POLARITY {Default} \
##    CONFIG.PSU_MIO_36_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_36_SLEW {slow} \
##    CONFIG.PSU_MIO_37_DIRECTION {inout} \
##    CONFIG.PSU_MIO_37_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_37_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_37_POLARITY {Default} \
##    CONFIG.PSU_MIO_37_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_37_SLEW {slow} \
##    CONFIG.PSU_MIO_38_DIRECTION {inout} \
##    CONFIG.PSU_MIO_38_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_38_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_38_POLARITY {Default} \
##    CONFIG.PSU_MIO_38_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_38_SLEW {slow} \
##    CONFIG.PSU_MIO_39_DIRECTION {inout} \
##    CONFIG.PSU_MIO_39_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_39_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_39_POLARITY {Default} \
##    CONFIG.PSU_MIO_39_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_39_SLEW {slow} \
##    CONFIG.PSU_MIO_3_DIRECTION {inout} \
##    CONFIG.PSU_MIO_3_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_3_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_3_POLARITY {Default} \
##    CONFIG.PSU_MIO_3_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_3_SLEW {slow} \
##    CONFIG.PSU_MIO_40_DIRECTION {inout} \
##    CONFIG.PSU_MIO_40_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_40_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_40_POLARITY {Default} \
##    CONFIG.PSU_MIO_40_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_40_SLEW {slow} \
##    CONFIG.PSU_MIO_41_DIRECTION {inout} \
##    CONFIG.PSU_MIO_41_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_41_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_41_POLARITY {Default} \
##    CONFIG.PSU_MIO_41_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_41_SLEW {slow} \
##    CONFIG.PSU_MIO_42_DIRECTION {inout} \
##    CONFIG.PSU_MIO_42_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_42_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_42_POLARITY {Default} \
##    CONFIG.PSU_MIO_42_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_42_SLEW {slow} \
##    CONFIG.PSU_MIO_43_DIRECTION {inout} \
##    CONFIG.PSU_MIO_43_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_43_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_43_POLARITY {Default} \
##    CONFIG.PSU_MIO_43_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_43_SLEW {slow} \
##    CONFIG.PSU_MIO_44_DIRECTION {inout} \
##    CONFIG.PSU_MIO_44_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_44_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_44_POLARITY {Default} \
##    CONFIG.PSU_MIO_44_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_44_SLEW {slow} \
##    CONFIG.PSU_MIO_45_DIRECTION {in} \
##    CONFIG.PSU_MIO_45_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_45_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_45_POLARITY {Default} \
##    CONFIG.PSU_MIO_45_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_45_SLEW {fast} \
##    CONFIG.PSU_MIO_46_DIRECTION {inout} \
##    CONFIG.PSU_MIO_46_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_46_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_46_POLARITY {Default} \
##    CONFIG.PSU_MIO_46_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_46_SLEW {slow} \
##    CONFIG.PSU_MIO_47_DIRECTION {inout} \
##    CONFIG.PSU_MIO_47_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_47_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_47_POLARITY {Default} \
##    CONFIG.PSU_MIO_47_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_47_SLEW {slow} \
##    CONFIG.PSU_MIO_48_DIRECTION {inout} \
##    CONFIG.PSU_MIO_48_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_48_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_48_POLARITY {Default} \
##    CONFIG.PSU_MIO_48_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_48_SLEW {slow} \
##    CONFIG.PSU_MIO_49_DIRECTION {inout} \
##    CONFIG.PSU_MIO_49_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_49_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_49_POLARITY {Default} \
##    CONFIG.PSU_MIO_49_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_49_SLEW {slow} \
##    CONFIG.PSU_MIO_4_DIRECTION {inout} \
##    CONFIG.PSU_MIO_4_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_4_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_4_POLARITY {Default} \
##    CONFIG.PSU_MIO_4_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_4_SLEW {slow} \
##    CONFIG.PSU_MIO_50_DIRECTION {inout} \
##    CONFIG.PSU_MIO_50_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_50_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_50_POLARITY {Default} \
##    CONFIG.PSU_MIO_50_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_50_SLEW {slow} \
##    CONFIG.PSU_MIO_51_DIRECTION {out} \
##    CONFIG.PSU_MIO_51_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_51_INPUT_TYPE {cmos} \
##    CONFIG.PSU_MIO_51_POLARITY {Default} \
##    CONFIG.PSU_MIO_51_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_51_SLEW {slow} \
##    CONFIG.PSU_MIO_52_DIRECTION {in} \
##    CONFIG.PSU_MIO_52_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_52_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_52_POLARITY {Default} \
##    CONFIG.PSU_MIO_52_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_52_SLEW {fast} \
##    CONFIG.PSU_MIO_53_DIRECTION {in} \
##    CONFIG.PSU_MIO_53_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_53_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_53_POLARITY {Default} \
##    CONFIG.PSU_MIO_53_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_53_SLEW {fast} \
##    CONFIG.PSU_MIO_54_DIRECTION {inout} \
##    CONFIG.PSU_MIO_54_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_54_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_54_POLARITY {Default} \
##    CONFIG.PSU_MIO_54_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_54_SLEW {slow} \
##    CONFIG.PSU_MIO_55_DIRECTION {in} \
##    CONFIG.PSU_MIO_55_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_55_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_55_POLARITY {Default} \
##    CONFIG.PSU_MIO_55_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_55_SLEW {fast} \
##    CONFIG.PSU_MIO_56_DIRECTION {inout} \
##    CONFIG.PSU_MIO_56_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_56_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_56_POLARITY {Default} \
##    CONFIG.PSU_MIO_56_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_56_SLEW {slow} \
##    CONFIG.PSU_MIO_57_DIRECTION {inout} \
##    CONFIG.PSU_MIO_57_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_57_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_57_POLARITY {Default} \
##    CONFIG.PSU_MIO_57_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_57_SLEW {slow} \
##    CONFIG.PSU_MIO_58_DIRECTION {out} \
##    CONFIG.PSU_MIO_58_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_58_INPUT_TYPE {cmos} \
##    CONFIG.PSU_MIO_58_POLARITY {Default} \
##    CONFIG.PSU_MIO_58_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_58_SLEW {slow} \
##    CONFIG.PSU_MIO_59_DIRECTION {inout} \
##    CONFIG.PSU_MIO_59_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_59_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_59_POLARITY {Default} \
##    CONFIG.PSU_MIO_59_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_59_SLEW {slow} \
##    CONFIG.PSU_MIO_5_DIRECTION {out} \
##    CONFIG.PSU_MIO_5_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_5_INPUT_TYPE {cmos} \
##    CONFIG.PSU_MIO_5_POLARITY {Default} \
##    CONFIG.PSU_MIO_5_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_5_SLEW {slow} \
##    CONFIG.PSU_MIO_60_DIRECTION {inout} \
##    CONFIG.PSU_MIO_60_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_60_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_60_POLARITY {Default} \
##    CONFIG.PSU_MIO_60_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_60_SLEW {slow} \
##    CONFIG.PSU_MIO_61_DIRECTION {inout} \
##    CONFIG.PSU_MIO_61_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_61_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_61_POLARITY {Default} \
##    CONFIG.PSU_MIO_61_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_61_SLEW {slow} \
##    CONFIG.PSU_MIO_62_DIRECTION {inout} \
##    CONFIG.PSU_MIO_62_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_62_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_62_POLARITY {Default} \
##    CONFIG.PSU_MIO_62_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_62_SLEW {slow} \
##    CONFIG.PSU_MIO_63_DIRECTION {inout} \
##    CONFIG.PSU_MIO_63_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_63_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_63_POLARITY {Default} \
##    CONFIG.PSU_MIO_63_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_63_SLEW {slow} \
##    CONFIG.PSU_MIO_64_DIRECTION {out} \
##    CONFIG.PSU_MIO_64_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_64_INPUT_TYPE {cmos} \
##    CONFIG.PSU_MIO_64_POLARITY {Default} \
##    CONFIG.PSU_MIO_64_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_64_SLEW {slow} \
##    CONFIG.PSU_MIO_65_DIRECTION {out} \
##    CONFIG.PSU_MIO_65_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_65_INPUT_TYPE {cmos} \
##    CONFIG.PSU_MIO_65_POLARITY {Default} \
##    CONFIG.PSU_MIO_65_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_65_SLEW {slow} \
##    CONFIG.PSU_MIO_66_DIRECTION {out} \
##    CONFIG.PSU_MIO_66_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_66_INPUT_TYPE {cmos} \
##    CONFIG.PSU_MIO_66_POLARITY {Default} \
##    CONFIG.PSU_MIO_66_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_66_SLEW {slow} \
##    CONFIG.PSU_MIO_67_DIRECTION {out} \
##    CONFIG.PSU_MIO_67_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_67_INPUT_TYPE {cmos} \
##    CONFIG.PSU_MIO_67_POLARITY {Default} \
##    CONFIG.PSU_MIO_67_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_67_SLEW {slow} \
##    CONFIG.PSU_MIO_68_DIRECTION {out} \
##    CONFIG.PSU_MIO_68_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_68_INPUT_TYPE {cmos} \
##    CONFIG.PSU_MIO_68_POLARITY {Default} \
##    CONFIG.PSU_MIO_68_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_68_SLEW {slow} \
##    CONFIG.PSU_MIO_69_DIRECTION {out} \
##    CONFIG.PSU_MIO_69_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_69_INPUT_TYPE {cmos} \
##    CONFIG.PSU_MIO_69_POLARITY {Default} \
##    CONFIG.PSU_MIO_69_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_69_SLEW {slow} \
##    CONFIG.PSU_MIO_6_DIRECTION {out} \
##    CONFIG.PSU_MIO_6_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_6_INPUT_TYPE {cmos} \
##    CONFIG.PSU_MIO_6_POLARITY {Default} \
##    CONFIG.PSU_MIO_6_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_6_SLEW {slow} \
##    CONFIG.PSU_MIO_70_DIRECTION {in} \
##    CONFIG.PSU_MIO_70_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_70_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_70_POLARITY {Default} \
##    CONFIG.PSU_MIO_70_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_70_SLEW {fast} \
##    CONFIG.PSU_MIO_71_DIRECTION {in} \
##    CONFIG.PSU_MIO_71_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_71_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_71_POLARITY {Default} \
##    CONFIG.PSU_MIO_71_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_71_SLEW {fast} \
##    CONFIG.PSU_MIO_72_DIRECTION {in} \
##    CONFIG.PSU_MIO_72_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_72_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_72_POLARITY {Default} \
##    CONFIG.PSU_MIO_72_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_72_SLEW {fast} \
##    CONFIG.PSU_MIO_73_DIRECTION {in} \
##    CONFIG.PSU_MIO_73_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_73_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_73_POLARITY {Default} \
##    CONFIG.PSU_MIO_73_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_73_SLEW {fast} \
##    CONFIG.PSU_MIO_74_DIRECTION {in} \
##    CONFIG.PSU_MIO_74_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_74_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_74_POLARITY {Default} \
##    CONFIG.PSU_MIO_74_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_74_SLEW {fast} \
##    CONFIG.PSU_MIO_75_DIRECTION {in} \
##    CONFIG.PSU_MIO_75_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_75_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_75_POLARITY {Default} \
##    CONFIG.PSU_MIO_75_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_75_SLEW {fast} \
##    CONFIG.PSU_MIO_76_DIRECTION {out} \
##    CONFIG.PSU_MIO_76_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_76_INPUT_TYPE {cmos} \
##    CONFIG.PSU_MIO_76_POLARITY {Default} \
##    CONFIG.PSU_MIO_76_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_76_SLEW {slow} \
##    CONFIG.PSU_MIO_77_DIRECTION {inout} \
##    CONFIG.PSU_MIO_77_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_77_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_77_POLARITY {Default} \
##    CONFIG.PSU_MIO_77_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_77_SLEW {slow} \
##    CONFIG.PSU_MIO_7_DIRECTION {out} \
##    CONFIG.PSU_MIO_7_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_7_INPUT_TYPE {cmos} \
##    CONFIG.PSU_MIO_7_POLARITY {Default} \
##    CONFIG.PSU_MIO_7_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_7_SLEW {slow} \
##    CONFIG.PSU_MIO_8_DIRECTION {inout} \
##    CONFIG.PSU_MIO_8_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_8_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_8_POLARITY {Default} \
##    CONFIG.PSU_MIO_8_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_8_SLEW {slow} \
##    CONFIG.PSU_MIO_9_DIRECTION {inout} \
##    CONFIG.PSU_MIO_9_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_9_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_9_POLARITY {Default} \
##    CONFIG.PSU_MIO_9_PULLUPDOWN {pullup} \
##    CONFIG.PSU_MIO_9_SLEW {slow} \
##    CONFIG.PSU_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3} \
##    CONFIG.PSU_MIO_TREE_SIGNALS {sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpio1[32]#gpio1[33]#gpio1[34]#gpio1[35]#gpio1[36]#gpio1[37]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out} \
##    CONFIG.PSU_PERIPHERAL_BOARD_PRESET {} \
##    CONFIG.PSU_SD0_INTERNAL_BUS_WIDTH {8} \
##    CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {8} \
##    CONFIG.PSU_SMC_CYCLE_T0 {NA} \
##    CONFIG.PSU_SMC_CYCLE_T1 {NA} \
##    CONFIG.PSU_SMC_CYCLE_T2 {NA} \
##    CONFIG.PSU_SMC_CYCLE_T3 {NA} \
##    CONFIG.PSU_SMC_CYCLE_T4 {NA} \
##    CONFIG.PSU_SMC_CYCLE_T5 {NA} \
##    CONFIG.PSU_SMC_CYCLE_T6 {NA} \
##    CONFIG.PSU_USB3__DUAL_CLOCK_ENABLE {1} \
##    CONFIG.PSU_VALUE_SILVERSION {3} \
##    CONFIG.PSU__ACPU0__POWER__ON {1} \
##    CONFIG.PSU__ACPU1__POWER__ON {1} \
##    CONFIG.PSU__ACPU2__POWER__ON {1} \
##    CONFIG.PSU__ACPU3__POWER__ON {1} \
##    CONFIG.PSU__ACTUAL__IP {1} \
##    CONFIG.PSU__ACT_DDR_FREQ_MHZ {1066.656006} \
##    CONFIG.PSU__AFI0_COHERENCY {0} \
##    CONFIG.PSU__AFI1_COHERENCY {0} \
##    CONFIG.PSU__AUX_REF_CLK__FREQMHZ {33.333} \
##    CONFIG.PSU__CAN0_LOOP_CAN1__ENABLE {0} \
##    CONFIG.PSU__CAN0__GRP_CLK__ENABLE {0} \
##    CONFIG.PSU__CAN0__PERIPHERAL__ENABLE {0} \
##    CONFIG.PSU__CAN1__GRP_CLK__ENABLE {0} \
##    CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {0} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1199.988037} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__DIVISOR0 {1} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ {1200} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL} \
##    CONFIG.PSU__CRF_APB__ACPU__FRAC_ENABLED {0} \
##    CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ {667} \
##    CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ {667} \
##    CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL {DPLL} \
##    CONFIG.PSU__CRF_APB__AFI0_REF__ENABLE {0} \
##    CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ {667} \
##    CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ {667} \
##    CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL {DPLL} \
##    CONFIG.PSU__CRF_APB__AFI1_REF__ENABLE {0} \
##    CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ {667} \
##    CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ {667} \
##    CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL {DPLL} \
##    CONFIG.PSU__CRF_APB__AFI2_REF__ENABLE {0} \
##    CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ {667} \
##    CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ {667} \
##    CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL {DPLL} \
##    CONFIG.PSU__CRF_APB__AFI3_REF__ENABLE {0} \
##    CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ {667} \
##    CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ {667} \
##    CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL {DPLL} \
##    CONFIG.PSU__CRF_APB__AFI4_REF__ENABLE {0} \
##    CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ {667} \
##    CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ {667} \
##    CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL {DPLL} \
##    CONFIG.PSU__CRF_APB__AFI5_REF__ENABLE {0} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__FBDIV {72} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__FRACFREQ {27.138} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRF_APB__APLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ {1} \
##    CONFIG.PSU__CRF_APB__APM_CTRL__DIVISOR0 {1} \
##    CONFIG.PSU__CRF_APB__APM_CTRL__FREQMHZ {1} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0 {5} \
##    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {533.328003} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1067} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {599.994019} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ {600} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {APLL} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__FBDIV {64} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACFREQ {27.138} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {24.999750} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ {25} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {RPLL} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED {0} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {26.785446} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0 {14} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ {27} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {RPLL} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {299.997009} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0 {5} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ {300} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {VPLL} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED {0} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {599.994019} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ {600} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {APLL} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ {0} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ {-1} \
##    CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0 {-1} \
##    CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ {-1} \
##    CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL {NA} \
##    CONFIG.PSU__CRF_APB__GTGREF0__ENABLE {NA} \
##    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0 {5} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {533.328003} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ {533.33} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {DPLL} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__FBDIV {90} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACFREQ {27.138} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__AFI6__ENABLE {0} \
##    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {49.999500} \
##    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0 {30} \
##    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ {50} \
##    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ {180} \
##    CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__FREQMHZ {180} \
##    CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL {SysOsc} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ {1000} \
##    CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ {1000} \
##    CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL {RPLL} \
##    CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1499.984985} \
##    CONFIG.PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ {1500} \
##    CONFIG.PSU__CRL_APB__DLL_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ {125} \
##    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ {125} \
##    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ {125} \
##    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ {125} \
##    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ {125} \
##    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ {125} \
##    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ {124.998749} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ {125} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FBDIV {90} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACFREQ {27.138} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.498123} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__DIVISOR0 {8} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__FREQMHZ {200} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ {199.998000} \
##    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0 {4} \
##    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__SRCSEL {RPLL} \
##    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0 {4} \
##    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__SRCSEL {RPLL} \
##    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0 {4} \
##    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__SRCSEL {RPLL} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ {124.998749} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ {125} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__FBDIV {45} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACFREQ {27.138} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ {200} \
##    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0 {7} \
##    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ {200} \
##    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL {RPLL} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {187.498123} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0 {8} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ {200} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ {214} \
##    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0 {7} \
##    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ {200} \
##    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL {RPLL} \
##    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ {214} \
##    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0 {7} \
##    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ {200} \
##    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL {RPLL} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ {99.999000} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ {19.999800} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0 {25} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1 {3} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__USB3__ENABLE {1} \
##    CONFIG.PSU__CSUPMU__PERIPHERAL__VALID {1} \
##    CONFIG.PSU__CSU_COHERENCY {0} \
##    CONFIG.PSU__CSU__CSU_TAMPER_0__ENABLE {0} \
##    CONFIG.PSU__CSU__CSU_TAMPER_0__ERASE_BBRAM {0} \
##    CONFIG.PSU__CSU__CSU_TAMPER_10__ENABLE {0} \
##    CONFIG.PSU__CSU__CSU_TAMPER_10__ERASE_BBRAM {0} \
##    CONFIG.PSU__CSU__CSU_TAMPER_11__ENABLE {0} \
##    CONFIG.PSU__CSU__CSU_TAMPER_11__ERASE_BBRAM {0} \
##    CONFIG.PSU__CSU__CSU_TAMPER_12__ENABLE {0} \
##    CONFIG.PSU__CSU__CSU_TAMPER_12__ERASE_BBRAM {0} \
##    CONFIG.PSU__CSU__CSU_TAMPER_1__ENABLE {0} \
##    CONFIG.PSU__CSU__CSU_TAMPER_1__ERASE_BBRAM {0} \
##    CONFIG.PSU__CSU__CSU_TAMPER_2__ENABLE {0} \
##    CONFIG.PSU__CSU__CSU_TAMPER_2__ERASE_BBRAM {0} \
##    CONFIG.PSU__CSU__CSU_TAMPER_3__ENABLE {0} \
##    CONFIG.PSU__CSU__CSU_TAMPER_3__ERASE_BBRAM {0} \
##    CONFIG.PSU__CSU__CSU_TAMPER_4__ENABLE {0} \
##    CONFIG.PSU__CSU__CSU_TAMPER_4__ERASE_BBRAM {0} \
##    CONFIG.PSU__CSU__CSU_TAMPER_5__ENABLE {0} \
##    CONFIG.PSU__CSU__CSU_TAMPER_5__ERASE_BBRAM {0} \
##    CONFIG.PSU__CSU__CSU_TAMPER_6__ENABLE {0} \
##    CONFIG.PSU__CSU__CSU_TAMPER_6__ERASE_BBRAM {0} \
##    CONFIG.PSU__CSU__CSU_TAMPER_7__ENABLE {0} \
##    CONFIG.PSU__CSU__CSU_TAMPER_7__ERASE_BBRAM {0} \
##    CONFIG.PSU__CSU__CSU_TAMPER_8__ENABLE {0} \
##    CONFIG.PSU__CSU__CSU_TAMPER_8__ERASE_BBRAM {0} \
##    CONFIG.PSU__CSU__CSU_TAMPER_9__ENABLE {0} \
##    CONFIG.PSU__CSU__CSU_TAMPER_9__ERASE_BBRAM {0} \
##    CONFIG.PSU__CSU__PERIPHERAL__ENABLE {0} \
##    CONFIG.PSU__DDRC__ADDR_MIRROR {0} \
##    CONFIG.PSU__DDRC__AL {0} \
##    CONFIG.PSU__DDRC__BANK_ADDR_COUNT {2} \
##    CONFIG.PSU__DDRC__BG_ADDR_COUNT {1} \
##    CONFIG.PSU__DDRC__BRC_MAPPING {ROW_BANK_COL} \
##    CONFIG.PSU__DDRC__BUS_WIDTH {64 Bit} \
##    CONFIG.PSU__DDRC__CL {15} \
##    CONFIG.PSU__DDRC__CLOCK_STOP_EN {0} \
##    CONFIG.PSU__DDRC__COL_ADDR_COUNT {10} \
##    CONFIG.PSU__DDRC__COMPONENTS {UDIMM} \
##    CONFIG.PSU__DDRC__CWL {14} \
##    CONFIG.PSU__DDRC__DDR3L_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__DDR3_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {0} \
##    CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {0} \
##    CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {0} \
##    CONFIG.PSU__DDRC__DDR4_MAXPWR_SAVING_EN {0} \
##    CONFIG.PSU__DDRC__DDR4_T_REF_MODE {0} \
##    CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {Normal (0-85)} \
##    CONFIG.PSU__DDRC__DEEP_PWR_DOWN_EN {0} \
##    CONFIG.PSU__DDRC__DEVICE_CAPACITY {8192 MBits} \
##    CONFIG.PSU__DDRC__DIMM_ADDR_MIRROR {0} \
##    CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI} \
##    CONFIG.PSU__DDRC__DQMAP_0_3 {0} \
##    CONFIG.PSU__DDRC__DQMAP_12_15 {0} \
##    CONFIG.PSU__DDRC__DQMAP_16_19 {0} \
##    CONFIG.PSU__DDRC__DQMAP_20_23 {0} \
##    CONFIG.PSU__DDRC__DQMAP_24_27 {0} \
##    CONFIG.PSU__DDRC__DQMAP_28_31 {0} \
##    CONFIG.PSU__DDRC__DQMAP_32_35 {0} \
##    CONFIG.PSU__DDRC__DQMAP_36_39 {0} \
##    CONFIG.PSU__DDRC__DQMAP_40_43 {0} \
##    CONFIG.PSU__DDRC__DQMAP_44_47 {0} \
##    CONFIG.PSU__DDRC__DQMAP_48_51 {0} \
##    CONFIG.PSU__DDRC__DQMAP_4_7 {0} \
##    CONFIG.PSU__DDRC__DQMAP_52_55 {0} \
##    CONFIG.PSU__DDRC__DQMAP_56_59 {0} \
##    CONFIG.PSU__DDRC__DQMAP_60_63 {0} \
##    CONFIG.PSU__DDRC__DQMAP_64_67 {0} \
##    CONFIG.PSU__DDRC__DQMAP_68_71 {0} \
##    CONFIG.PSU__DDRC__DQMAP_8_11 {0} \
##    CONFIG.PSU__DDRC__DRAM_WIDTH {16 Bits} \
##    CONFIG.PSU__DDRC__ECC {Disabled} \
##    CONFIG.PSU__DDRC__ECC_SCRUB {0} \
##    CONFIG.PSU__DDRC__ENABLE {1} \
##    CONFIG.PSU__DDRC__ENABLE_2T_TIMING {0} \
##    CONFIG.PSU__DDRC__ENABLE_DP_SWITCH {0} \
##    CONFIG.PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP {0} \
##    CONFIG.PSU__DDRC__ENABLE_LP4_SLOWBOOT {0} \
##    CONFIG.PSU__DDRC__EN_2ND_CLK {0} \
##    CONFIG.PSU__DDRC__FGRM {1X} \
##    CONFIG.PSU__DDRC__FREQ_MHZ {1} \
##    CONFIG.PSU__DDRC__LPDDR3_DUALRANK_SDP {0} \
##    CONFIG.PSU__DDRC__LPDDR3_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__LPDDR4_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__LP_ASR {manual normal} \
##    CONFIG.PSU__DDRC__MEMORY_TYPE {DDR 4} \
##    CONFIG.PSU__DDRC__PARITY_ENABLE {0} \
##    CONFIG.PSU__DDRC__PER_BANK_REFRESH {0} \
##    CONFIG.PSU__DDRC__PHY_DBI_MODE {0} \
##    CONFIG.PSU__DDRC__PLL_BYPASS {0} \
##    CONFIG.PSU__DDRC__PWR_DOWN_EN {0} \
##    CONFIG.PSU__DDRC__RANK_ADDR_COUNT {0} \
##    CONFIG.PSU__DDRC__RD_DQS_CENTER {0} \
##    CONFIG.PSU__DDRC__ROW_ADDR_COUNT {16} \
##    CONFIG.PSU__DDRC__SB_TARGET {15-15-15} \
##    CONFIG.PSU__DDRC__SELF_REF_ABORT {0} \
##    CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2133P} \
##    CONFIG.PSU__DDRC__STATIC_RD_MODE {0} \
##    CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1} \
##    CONFIG.PSU__DDRC__TRAIN_READ_GATE {1} \
##    CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1} \
##    CONFIG.PSU__DDRC__T_FAW {30.0} \
##    CONFIG.PSU__DDRC__T_RAS_MIN {33} \
##    CONFIG.PSU__DDRC__T_RC {47.06} \
##    CONFIG.PSU__DDRC__T_RCD {15} \
##    CONFIG.PSU__DDRC__T_RP {15} \
##    CONFIG.PSU__DDRC__VENDOR_PART {OTHERS} \
##    CONFIG.PSU__DDRC__VIDEO_BUFFER_SIZE {0} \
##    CONFIG.PSU__DDRC__VREF {1} \
##    CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {1} \
##    CONFIG.PSU__DDR_QOS_ENABLE {0} \
##    CONFIG.PSU__DDR_QOS_FIX_HP0_RDQOS {} \
##    CONFIG.PSU__DDR_QOS_FIX_HP0_WRQOS {} \
##    CONFIG.PSU__DDR_QOS_FIX_HP1_RDQOS {} \
##    CONFIG.PSU__DDR_QOS_FIX_HP1_WRQOS {} \
##    CONFIG.PSU__DDR_QOS_FIX_HP2_RDQOS {} \
##    CONFIG.PSU__DDR_QOS_FIX_HP2_WRQOS {} \
##    CONFIG.PSU__DDR_QOS_FIX_HP3_RDQOS {} \
##    CONFIG.PSU__DDR_QOS_FIX_HP3_WRQOS {} \
##    CONFIG.PSU__DDR_QOS_HP0_RDQOS {} \
##    CONFIG.PSU__DDR_QOS_HP0_WRQOS {} \
##    CONFIG.PSU__DDR_QOS_HP1_RDQOS {} \
##    CONFIG.PSU__DDR_QOS_HP1_WRQOS {} \
##    CONFIG.PSU__DDR_QOS_HP2_RDQOS {} \
##    CONFIG.PSU__DDR_QOS_HP2_WRQOS {} \
##    CONFIG.PSU__DDR_QOS_HP3_RDQOS {} \
##    CONFIG.PSU__DDR_QOS_HP3_WRQOS {} \
##    CONFIG.PSU__DDR_QOS_RD_HPR_THRSHLD {} \
##    CONFIG.PSU__DDR_QOS_RD_LPR_THRSHLD {} \
##    CONFIG.PSU__DDR_QOS_WR_THRSHLD {} \
##    CONFIG.PSU__DDR_SW_REFRESH_ENABLED {1} \
##    CONFIG.PSU__DDR__INTERFACE__FREQMHZ {533.500} \
##    CONFIG.PSU__DEVICE_TYPE {RFSOC} \
##    CONFIG.PSU__DISPLAYPORT__LANE0__ENABLE {1} \
##    CONFIG.PSU__DISPLAYPORT__LANE0__IO {GT Lane1} \
##    CONFIG.PSU__DISPLAYPORT__LANE1__ENABLE {1} \
##    CONFIG.PSU__DISPLAYPORT__LANE1__IO {GT Lane0} \
##    CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__DLL__ISUSED {1} \
##    CONFIG.PSU__DPAUX__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__DPAUX__PERIPHERAL__IO {MIO 27 .. 30} \
##    CONFIG.PSU__DP__LANE_SEL {Dual Lower} \
##    CONFIG.PSU__DP__REF_CLK_FREQ {27} \
##    CONFIG.PSU__DP__REF_CLK_SEL {Ref Clk1} \
##    CONFIG.PSU__ENABLE__DDR__REFRESH__SIGNALS {0} \
##    CONFIG.PSU__ENET0__FIFO__ENABLE {0} \
##    CONFIG.PSU__ENET0__GRP_MDIO__ENABLE {0} \
##    CONFIG.PSU__ENET0__PERIPHERAL__ENABLE {0} \
##    CONFIG.PSU__ENET0__PTP__ENABLE {0} \
##    CONFIG.PSU__ENET0__TSU__ENABLE {0} \
##    CONFIG.PSU__ENET1__FIFO__ENABLE {0} \
##    CONFIG.PSU__ENET1__GRP_MDIO__ENABLE {0} \
##    CONFIG.PSU__ENET1__PERIPHERAL__ENABLE {0} \
##    CONFIG.PSU__ENET1__PTP__ENABLE {0} \
##    CONFIG.PSU__ENET1__TSU__ENABLE {0} \
##    CONFIG.PSU__ENET2__FIFO__ENABLE {0} \
##    CONFIG.PSU__ENET2__GRP_MDIO__ENABLE {0} \
##    CONFIG.PSU__ENET2__PERIPHERAL__ENABLE {0} \
##    CONFIG.PSU__ENET2__PTP__ENABLE {0} \
##    CONFIG.PSU__ENET2__TSU__ENABLE {0} \
##    CONFIG.PSU__ENET3__FIFO__ENABLE {0} \
##    CONFIG.PSU__ENET3__GRP_MDIO__ENABLE {1} \
##    CONFIG.PSU__ENET3__GRP_MDIO__IO {MIO 76 .. 77} \
##    CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__ENET3__PERIPHERAL__IO {MIO 64 .. 75} \
##    CONFIG.PSU__ENET3__PTP__ENABLE {0} \
##    CONFIG.PSU__ENET3__TSU__ENABLE {0} \
##    CONFIG.PSU__EN_AXI_STATUS_PORTS {0} \
##    CONFIG.PSU__EN_EMIO_TRACE {0} \
##    CONFIG.PSU__EP__IP {0} \
##    CONFIG.PSU__EXPAND__CORESIGHT {0} \
##    CONFIG.PSU__EXPAND__FPD_SLAVES {0} \
##    CONFIG.PSU__EXPAND__GIC {0} \
##    CONFIG.PSU__EXPAND__LOWER_LPS_SLAVES {0} \
##    CONFIG.PSU__EXPAND__UPPER_LPS_SLAVES {0} \
##    CONFIG.PSU__FPDMASTERS_COHERENCY {0} \
##    CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__FPD_SLCR__WDT1__FREQMHZ {99.999001} \
##    CONFIG.PSU__FPD_SLCR__WDT_CLK_SEL__SELECT {APB} \
##    CONFIG.PSU__FPGA_PL0_ENABLE {1} \
##    CONFIG.PSU__FPGA_PL1_ENABLE {0} \
##    CONFIG.PSU__FPGA_PL2_ENABLE {0} \
##    CONFIG.PSU__FPGA_PL3_ENABLE {0} \
##    CONFIG.PSU__FP__POWER__ON {1} \
##    CONFIG.PSU__FTM__CTI_IN_0 {0} \
##    CONFIG.PSU__FTM__CTI_IN_1 {0} \
##    CONFIG.PSU__FTM__CTI_IN_2 {0} \
##    CONFIG.PSU__FTM__CTI_IN_3 {0} \
##    CONFIG.PSU__FTM__CTI_OUT_0 {0} \
##    CONFIG.PSU__FTM__CTI_OUT_1 {0} \
##    CONFIG.PSU__FTM__CTI_OUT_2 {0} \
##    CONFIG.PSU__FTM__CTI_OUT_3 {0} \
##    CONFIG.PSU__FTM__GPI {0} \
##    CONFIG.PSU__FTM__GPO {0} \
##    CONFIG.PSU__GEM0_COHERENCY {0} \
##    CONFIG.PSU__GEM0_ROUTE_THROUGH_FPD {0} \
##    CONFIG.PSU__GEM1_COHERENCY {0} \
##    CONFIG.PSU__GEM1_ROUTE_THROUGH_FPD {0} \
##    CONFIG.PSU__GEM2_COHERENCY {0} \
##    CONFIG.PSU__GEM2_ROUTE_THROUGH_FPD {0} \
##    CONFIG.PSU__GEM3_COHERENCY {0} \
##    CONFIG.PSU__GEM3_ROUTE_THROUGH_FPD {0} \
##    CONFIG.PSU__GEM__TSU__ENABLE {0} \
##    CONFIG.PSU__GEN_IPI_0__MASTER {APU} \
##    CONFIG.PSU__GEN_IPI_10__MASTER {NONE} \
##    CONFIG.PSU__GEN_IPI_1__MASTER {RPU0} \
##    CONFIG.PSU__GEN_IPI_2__MASTER {RPU1} \
##    CONFIG.PSU__GEN_IPI_3__MASTER {PMU} \
##    CONFIG.PSU__GEN_IPI_4__MASTER {PMU} \
##    CONFIG.PSU__GEN_IPI_5__MASTER {PMU} \
##    CONFIG.PSU__GEN_IPI_6__MASTER {PMU} \
##    CONFIG.PSU__GEN_IPI_7__MASTER {NONE} \
##    CONFIG.PSU__GEN_IPI_8__MASTER {NONE} \
##    CONFIG.PSU__GEN_IPI_9__MASTER {NONE} \
##    CONFIG.PSU__GEN_IPI__TRUSTZONE {NonSecure} \
##    CONFIG.PSU__GPIO0_MIO__IO {MIO 0 .. 25} \
##    CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__GPIO1_MIO__IO {MIO 26 .. 51} \
##    CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__GPIO2_MIO__PERIPHERAL__ENABLE {0} \
##    CONFIG.PSU__GPIO_EMIO_WIDTH {95} \
##    CONFIG.PSU__GPIO_EMIO__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__GPIO_EMIO__PERIPHERAL__IO {95} \
##    CONFIG.PSU__GPIO_EMIO__WIDTH {[94:0]} \
##    CONFIG.PSU__GPU_PP0__POWER__ON {0} \
##    CONFIG.PSU__GPU_PP1__POWER__ON {0} \
##    CONFIG.PSU__GT_REF_CLK__FREQMHZ {33.333} \
##    CONFIG.PSU__GT__LINK_SPEED {HBR} \
##    CONFIG.PSU__GT__PRE_EMPH_LVL_4 {0} \
##    CONFIG.PSU__GT__VLT_SWNG_LVL_4 {0} \
##    CONFIG.PSU__HIGH_ADDRESS__ENABLE {1} \
##    CONFIG.PSU__HPM0_FPD__NUM_READ_THREADS {4} \
##    CONFIG.PSU__HPM0_FPD__NUM_WRITE_THREADS {4} \
##    CONFIG.PSU__HPM0_LPD__NUM_READ_THREADS {4} \
##    CONFIG.PSU__HPM0_LPD__NUM_WRITE_THREADS {4} \
##    CONFIG.PSU__HPM1_FPD__NUM_READ_THREADS {4} \
##    CONFIG.PSU__HPM1_FPD__NUM_WRITE_THREADS {4} \
##    CONFIG.PSU__I2C0_LOOP_I2C1__ENABLE {0} \
##    CONFIG.PSU__I2C0__GRP_INT__ENABLE {0} \
##    CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__I2C0__PERIPHERAL__IO {MIO 14 .. 15} \
##    CONFIG.PSU__I2C1__GRP_INT__ENABLE {0} \
##    CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__I2C1__PERIPHERAL__IO {MIO 16 .. 17} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC0__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC1__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC2__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC3__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__IOU_SLCR__WDT0__FREQMHZ {99.999001} \
##    CONFIG.PSU__IOU_SLCR__WDT_CLK_SEL__SELECT {APB} \
##    CONFIG.PSU__IRQ_P2F_ADMA_CHAN__INT {0} \
##    CONFIG.PSU__IRQ_P2F_AIB_AXI__INT {0} \
##    CONFIG.PSU__IRQ_P2F_AMS__INT {0} \
##    CONFIG.PSU__IRQ_P2F_APM_FPD__INT {0} \
##    CONFIG.PSU__IRQ_P2F_APU_COMM__INT {0} \
##    CONFIG.PSU__IRQ_P2F_APU_CPUMNT__INT {0} \
##    CONFIG.PSU__IRQ_P2F_APU_CTI__INT {0} \
##    CONFIG.PSU__IRQ_P2F_APU_EXTERR__INT {0} \
##    CONFIG.PSU__IRQ_P2F_APU_IPI__INT {0} \
##    CONFIG.PSU__IRQ_P2F_APU_L2ERR__INT {0} \
##    CONFIG.PSU__IRQ_P2F_APU_PMU__INT {0} \
##    CONFIG.PSU__IRQ_P2F_APU_REGS__INT {0} \
##    CONFIG.PSU__IRQ_P2F_ATB_LPD__INT {0} \
##    CONFIG.PSU__IRQ_P2F_CAN0__INT {0} \
##    CONFIG.PSU__IRQ_P2F_CAN1__INT {0} \
##    CONFIG.PSU__IRQ_P2F_CLKMON__INT {0} \
##    CONFIG.PSU__IRQ_P2F_CSUPMU_WDT__INT {0} \
##    CONFIG.PSU__IRQ_P2F_CSU_DMA__INT {0} \
##    CONFIG.PSU__IRQ_P2F_CSU__INT {0} \
##    CONFIG.PSU__IRQ_P2F_DDR_SS__INT {0} \
##    CONFIG.PSU__IRQ_P2F_DPDMA__INT {0} \
##    CONFIG.PSU__IRQ_P2F_DPORT__INT {0} \
##    CONFIG.PSU__IRQ_P2F_EFUSE__INT {0} \
##    CONFIG.PSU__IRQ_P2F_ENT0_WAKEUP__INT {0} \
##    CONFIG.PSU__IRQ_P2F_ENT0__INT {0} \
##    CONFIG.PSU__IRQ_P2F_ENT1_WAKEUP__INT {0} \
##    CONFIG.PSU__IRQ_P2F_ENT1__INT {0} \
##    CONFIG.PSU__IRQ_P2F_ENT2_WAKEUP__INT {0} \
##    CONFIG.PSU__IRQ_P2F_ENT2__INT {0} \
##    CONFIG.PSU__IRQ_P2F_ENT3_WAKEUP__INT {0} \
##    CONFIG.PSU__IRQ_P2F_ENT3__INT {0} \
##    CONFIG.PSU__IRQ_P2F_FPD_APB__INT {0} \
##    CONFIG.PSU__IRQ_P2F_FPD_ATB_ERR__INT {0} \
##    CONFIG.PSU__IRQ_P2F_FP_WDT__INT {0} \
##    CONFIG.PSU__IRQ_P2F_GDMA_CHAN__INT {0} \
##    CONFIG.PSU__IRQ_P2F_GPIO__INT {0} \
##    CONFIG.PSU__IRQ_P2F_GPU__INT {0} \
##    CONFIG.PSU__IRQ_P2F_I2C0__INT {0} \
##    CONFIG.PSU__IRQ_P2F_I2C1__INT {0} \
##    CONFIG.PSU__IRQ_P2F_LPD_APB__INT {0} \
##    CONFIG.PSU__IRQ_P2F_LPD_APM__INT {0} \
##    CONFIG.PSU__IRQ_P2F_LP_WDT__INT {0} \
##    CONFIG.PSU__IRQ_P2F_NAND__INT {0} \
##    CONFIG.PSU__IRQ_P2F_OCM_ERR__INT {0} \
##    CONFIG.PSU__IRQ_P2F_PCIE_DMA__INT {0} \
##    CONFIG.PSU__IRQ_P2F_PCIE_LEGACY__INT {0} \
##    CONFIG.PSU__IRQ_P2F_PCIE_MSC__INT {0} \
##    CONFIG.PSU__IRQ_P2F_PCIE_MSI__INT {0} \
##    CONFIG.PSU__IRQ_P2F_PL_IPI__INT {0} \
##    CONFIG.PSU__IRQ_P2F_QSPI__INT {0} \
##    CONFIG.PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT {0} \
##    CONFIG.PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT {0} \
##    CONFIG.PSU__IRQ_P2F_RPU_IPI__INT {0} \
##    CONFIG.PSU__IRQ_P2F_RPU_PERMON__INT {0} \
##    CONFIG.PSU__IRQ_P2F_RTC_ALARM__INT {0} \
##    CONFIG.PSU__IRQ_P2F_RTC_SECONDS__INT {0} \
##    CONFIG.PSU__IRQ_P2F_SATA__INT {0} \
##    CONFIG.PSU__IRQ_P2F_SDIO0_WAKE__INT {0} \
##    CONFIG.PSU__IRQ_P2F_SDIO0__INT {0} \
##    CONFIG.PSU__IRQ_P2F_SDIO1_WAKE__INT {0} \
##    CONFIG.PSU__IRQ_P2F_SDIO1__INT {0} \
##    CONFIG.PSU__IRQ_P2F_SPI0__INT {0} \
##    CONFIG.PSU__IRQ_P2F_SPI1__INT {0} \
##    CONFIG.PSU__IRQ_P2F_TTC0__INT0 {0} \
##    CONFIG.PSU__IRQ_P2F_TTC0__INT1 {0} \
##    CONFIG.PSU__IRQ_P2F_TTC0__INT2 {0} \
##    CONFIG.PSU__IRQ_P2F_TTC1__INT0 {0} \
##    CONFIG.PSU__IRQ_P2F_TTC1__INT1 {0} \
##    CONFIG.PSU__IRQ_P2F_TTC1__INT2 {0} \
##    CONFIG.PSU__IRQ_P2F_TTC2__INT0 {0} \
##    CONFIG.PSU__IRQ_P2F_TTC2__INT1 {0} \
##    CONFIG.PSU__IRQ_P2F_TTC2__INT2 {0} \
##    CONFIG.PSU__IRQ_P2F_TTC3__INT0 {0} \
##    CONFIG.PSU__IRQ_P2F_TTC3__INT1 {0} \
##    CONFIG.PSU__IRQ_P2F_TTC3__INT2 {0} \
##    CONFIG.PSU__IRQ_P2F_UART0__INT {0} \
##    CONFIG.PSU__IRQ_P2F_UART1__INT {0} \
##    CONFIG.PSU__IRQ_P2F_USB3_ENDPOINT__INT0 {0} \
##    CONFIG.PSU__IRQ_P2F_USB3_ENDPOINT__INT1 {0} \
##    CONFIG.PSU__IRQ_P2F_USB3_OTG__INT0 {0} \
##    CONFIG.PSU__IRQ_P2F_USB3_OTG__INT1 {0} \
##    CONFIG.PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT {0} \
##    CONFIG.PSU__IRQ_P2F_XMPU_FPD__INT {0} \
##    CONFIG.PSU__IRQ_P2F_XMPU_LPD__INT {0} \
##    CONFIG.PSU__IRQ_P2F__INTF_FPD_SMMU__INT {0} \
##    CONFIG.PSU__IRQ_P2F__INTF_PPD_CCI__INT {0} \
##    CONFIG.PSU__L2_BANK0__POWER__ON {1} \
##    CONFIG.PSU__LPDMA0_COHERENCY {0} \
##    CONFIG.PSU__LPDMA1_COHERENCY {0} \
##    CONFIG.PSU__LPDMA2_COHERENCY {0} \
##    CONFIG.PSU__LPDMA3_COHERENCY {0} \
##    CONFIG.PSU__LPDMA4_COHERENCY {0} \
##    CONFIG.PSU__LPDMA5_COHERENCY {0} \
##    CONFIG.PSU__LPDMA6_COHERENCY {0} \
##    CONFIG.PSU__LPDMA7_COHERENCY {0} \
##    CONFIG.PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT {APB} \
##    CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__LPD_SLCR__CSUPMU__FREQMHZ {100.000000} \
##    CONFIG.PSU__MAXIGP0__DATA_WIDTH {128} \
##    CONFIG.PSU__MAXIGP1__DATA_WIDTH {128} \
##    CONFIG.PSU__MAXIGP2__DATA_WIDTH {32} \
##    CONFIG.PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST {1} \
##    CONFIG.PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST {1} \
##    CONFIG.PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST {1} \
##    CONFIG.PSU__NAND_COHERENCY {0} \
##    CONFIG.PSU__NAND_ROUTE_THROUGH_FPD {0} \
##    CONFIG.PSU__NAND__CHIP_ENABLE__ENABLE {0} \
##    CONFIG.PSU__NAND__DATA_STROBE__ENABLE {0} \
##    CONFIG.PSU__NAND__PERIPHERAL__ENABLE {0} \
##    CONFIG.PSU__NAND__READY0_BUSY__ENABLE {0} \
##    CONFIG.PSU__NAND__READY1_BUSY__ENABLE {0} \
##    CONFIG.PSU__NAND__READY_BUSY__ENABLE {0} \
##    CONFIG.PSU__NUM_FABRIC_RESETS {1} \
##    CONFIG.PSU__OCM_BANK0__POWER__ON {1} \
##    CONFIG.PSU__OCM_BANK1__POWER__ON {1} \
##    CONFIG.PSU__OCM_BANK2__POWER__ON {1} \
##    CONFIG.PSU__OCM_BANK3__POWER__ON {1} \
##    CONFIG.PSU__OVERRIDE_HPX_QOS {0} \
##    CONFIG.PSU__OVERRIDE__BASIC_CLOCK {0} \
##    CONFIG.PSU__PCIE__ACS_VIOLAION {0} \
##    CONFIG.PSU__PCIE__ACS_VIOLATION {0} \
##    CONFIG.PSU__PCIE__AER_CAPABILITY {0} \
##    CONFIG.PSU__PCIE__ATOMICOP_EGRESS_BLOCKED {0} \
##    CONFIG.PSU__PCIE__BAR0_64BIT {0} \
##    CONFIG.PSU__PCIE__BAR0_ENABLE {0} \
##    CONFIG.PSU__PCIE__BAR0_PREFETCHABLE {0} \
##    CONFIG.PSU__PCIE__BAR0_VAL {} \
##    CONFIG.PSU__PCIE__BAR1_64BIT {0} \
##    CONFIG.PSU__PCIE__BAR1_ENABLE {0} \
##    CONFIG.PSU__PCIE__BAR1_PREFETCHABLE {0} \
##    CONFIG.PSU__PCIE__BAR1_VAL {} \
##    CONFIG.PSU__PCIE__BAR2_64BIT {0} \
##    CONFIG.PSU__PCIE__BAR2_ENABLE {0} \
##    CONFIG.PSU__PCIE__BAR2_PREFETCHABLE {0} \
##    CONFIG.PSU__PCIE__BAR2_VAL {} \
##    CONFIG.PSU__PCIE__BAR3_64BIT {0} \
##    CONFIG.PSU__PCIE__BAR3_ENABLE {0} \
##    CONFIG.PSU__PCIE__BAR3_PREFETCHABLE {0} \
##    CONFIG.PSU__PCIE__BAR3_VAL {} \
##    CONFIG.PSU__PCIE__BAR4_64BIT {0} \
##    CONFIG.PSU__PCIE__BAR4_ENABLE {0} \
##    CONFIG.PSU__PCIE__BAR4_PREFETCHABLE {0} \
##    CONFIG.PSU__PCIE__BAR4_VAL {} \
##    CONFIG.PSU__PCIE__BAR5_64BIT {0} \
##    CONFIG.PSU__PCIE__BAR5_ENABLE {0} \
##    CONFIG.PSU__PCIE__BAR5_PREFETCHABLE {0} \
##    CONFIG.PSU__PCIE__BAR5_VAL {} \
##    CONFIG.PSU__PCIE__CLASS_CODE_BASE {} \
##    CONFIG.PSU__PCIE__CLASS_CODE_INTERFACE {} \
##    CONFIG.PSU__PCIE__CLASS_CODE_SUB {} \
##    CONFIG.PSU__PCIE__CLASS_CODE_VALUE {} \
##    CONFIG.PSU__PCIE__COMPLETER_ABORT {0} \
##    CONFIG.PSU__PCIE__COMPLTION_TIMEOUT {0} \
##    CONFIG.PSU__PCIE__CORRECTABLE_INT_ERR {0} \
##    CONFIG.PSU__PCIE__CRS_SW_VISIBILITY {0} \
##    CONFIG.PSU__PCIE__DEVICE_ID {} \
##    CONFIG.PSU__PCIE__ECRC_CHECK {0} \
##    CONFIG.PSU__PCIE__ECRC_ERR {0} \
##    CONFIG.PSU__PCIE__ECRC_GEN {0} \
##    CONFIG.PSU__PCIE__EROM_ENABLE {0} \
##    CONFIG.PSU__PCIE__EROM_VAL {} \
##    CONFIG.PSU__PCIE__FLOW_CONTROL_ERR {0} \
##    CONFIG.PSU__PCIE__FLOW_CONTROL_PROTOCOL_ERR {0} \
##    CONFIG.PSU__PCIE__HEADER_LOG_OVERFLOW {0} \
##    CONFIG.PSU__PCIE__INTX_GENERATION {0} \
##    CONFIG.PSU__PCIE__LANE0__ENABLE {0} \
##    CONFIG.PSU__PCIE__LANE1__ENABLE {0} \
##    CONFIG.PSU__PCIE__LANE2__ENABLE {0} \
##    CONFIG.PSU__PCIE__LANE3__ENABLE {0} \
##    CONFIG.PSU__PCIE__MC_BLOCKED_TLP {0} \
##    CONFIG.PSU__PCIE__MSIX_BAR_INDICATOR {} \
##    CONFIG.PSU__PCIE__MSIX_CAPABILITY {0} \
##    CONFIG.PSU__PCIE__MSIX_PBA_BAR_INDICATOR {} \
##    CONFIG.PSU__PCIE__MSIX_PBA_OFFSET {0} \
##    CONFIG.PSU__PCIE__MSIX_TABLE_OFFSET {0} \
##    CONFIG.PSU__PCIE__MSIX_TABLE_SIZE {0} \
##    CONFIG.PSU__PCIE__MSI_64BIT_ADDR_CAPABLE {0} \
##    CONFIG.PSU__PCIE__MSI_CAPABILITY {0} \
##    CONFIG.PSU__PCIE__MULTIHEADER {0} \
##    CONFIG.PSU__PCIE__PERIPHERAL__ENABLE {0} \
##    CONFIG.PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE {1} \
##    CONFIG.PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE {0} \
##    CONFIG.PSU__PCIE__PERM_ROOT_ERR_UPDATE {0} \
##    CONFIG.PSU__PCIE__RECEIVER_ERR {0} \
##    CONFIG.PSU__PCIE__RECEIVER_OVERFLOW {0} \
##    CONFIG.PSU__PCIE__RESET__POLARITY {Active Low} \
##    CONFIG.PSU__PCIE__REVISION_ID {} \
##    CONFIG.PSU__PCIE__SUBSYSTEM_ID {} \
##    CONFIG.PSU__PCIE__SUBSYSTEM_VENDOR_ID {} \
##    CONFIG.PSU__PCIE__SURPRISE_DOWN {0} \
##    CONFIG.PSU__PCIE__TLP_PREFIX_BLOCKED {0} \
##    CONFIG.PSU__PCIE__UNCORRECTABL_INT_ERR {0} \
##    CONFIG.PSU__PCIE__VENDOR_ID {} \
##    CONFIG.PSU__PJTAG__PERIPHERAL__ENABLE {0} \
##    CONFIG.PSU__PL_CLK0_BUF {TRUE} \
##    CONFIG.PSU__PL_CLK1_BUF {FALSE} \
##    CONFIG.PSU__PL_CLK2_BUF {FALSE} \
##    CONFIG.PSU__PL_CLK3_BUF {FALSE} \
##    CONFIG.PSU__PL__POWER__ON {1} \
##    CONFIG.PSU__PMU_COHERENCY {0} \
##    CONFIG.PSU__PMU__AIBACK__ENABLE {0} \
##    CONFIG.PSU__PMU__EMIO_GPI__ENABLE {0} \
##    CONFIG.PSU__PMU__EMIO_GPO__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI0__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI1__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI2__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI3__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI4__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI5__ENABLE {0} \
##    CONFIG.PSU__PMU__GPO0__ENABLE {0} \
##    CONFIG.PSU__PMU__GPO1__ENABLE {0} \
##    CONFIG.PSU__PMU__GPO2__ENABLE {0} \
##    CONFIG.PSU__PMU__GPO2__POLARITY {<Select>} \
##    CONFIG.PSU__PMU__GPO3__ENABLE {0} \
##    CONFIG.PSU__PMU__GPO3__POLARITY {<Select>} \
##    CONFIG.PSU__PMU__GPO4__ENABLE {0} \
##    CONFIG.PSU__PMU__GPO4__POLARITY {<Select>} \
##    CONFIG.PSU__PMU__GPO5__ENABLE {0} \
##    CONFIG.PSU__PMU__GPO5__POLARITY {<Select>} \
##    CONFIG.PSU__PMU__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__PMU__PLERROR__ENABLE {0} \
##    CONFIG.PSU__PRESET_APPLIED {0} \
##    CONFIG.PSU__PROTECTION__DDR_SEGMENTS {NONE} \
##    CONFIG.PSU__PROTECTION__DEBUG {0} \
##    CONFIG.PSU__PROTECTION__ENABLE {1} \
##    CONFIG.PSU__PROTECTION__FPD_SEGMENTS {SA:0xFD1A0000 ;SIZE:1280;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware        |        SA:0xFD000000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware        |        SA:0xFD010000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware        |        SA:0xFD020000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware        |        SA:0xFD030000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware        |        SA:0xFD040000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware        |        SA:0xFD050000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware        |        SA:0xFD610000 ;SIZE:512;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware        |        SA:0xFD5D0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware} \
##    CONFIG.PSU__PROTECTION__LOCK_UNUSED_SEGMENTS {0} \
##    CONFIG.PSU__PROTECTION__LPD_SEGMENTS {SA:0xFF980000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFF5E0000 ;SIZE:2560;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFFCC0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFF180000 ;SIZE:768;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFF410000 ;SIZE:640;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFFA70000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFF9A0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware} \
##    CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;1|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1} \
##    CONFIG.PSU__PROTECTION__MASTERS_TZ {GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure} \
##    CONFIG.PSU__PROTECTION__OCM_SEGMENTS {NONE} \
##    CONFIG.PSU__PROTECTION__PRESUBSYSTEMS {NONE} \
##    CONFIG.PSU__PROTECTION__SLAVES {LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1} \
##    CONFIG.PSU__PROTECTION__SUBSYSTEMS {PMU Firmware:PMU} \
##    CONFIG.PSU__PSS_ALT_REF_CLK__ENABLE {0} \
##    CONFIG.PSU__PSS_ALT_REF_CLK__FREQMHZ {33.333} \
##    CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.333} \
##    CONFIG.PSU__QSPI_COHERENCY {0} \
##    CONFIG.PSU__QSPI_ROUTE_THROUGH_FPD {0} \
##    CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {1} \
##    CONFIG.PSU__QSPI__GRP_FBCLK__IO {MIO 6} \
##    CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE {x4} \
##    CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__QSPI__PERIPHERAL__IO {MIO 0 .. 12} \
##    CONFIG.PSU__QSPI__PERIPHERAL__MODE {Dual Parallel} \
##    CONFIG.PSU__REPORT__DBGLOG {0} \
##    CONFIG.PSU__RPU_COHERENCY {0} \
##    CONFIG.PSU__RPU__POWER__ON {1} \
##    CONFIG.PSU__SATA__LANE0__ENABLE {0} \
##    CONFIG.PSU__SATA__LANE1__ENABLE {1} \
##    CONFIG.PSU__SATA__LANE1__IO {GT Lane3} \
##    CONFIG.PSU__SATA__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SATA__REF_CLK_FREQ {125} \
##    CONFIG.PSU__SATA__REF_CLK_SEL {Ref Clk3} \
##    CONFIG.PSU__SAXIGP0__DATA_WIDTH {128} \
##    CONFIG.PSU__SAXIGP1__DATA_WIDTH {128} \
##    CONFIG.PSU__SAXIGP2__DATA_WIDTH {128} \
##    CONFIG.PSU__SAXIGP3__DATA_WIDTH {128} \
##    CONFIG.PSU__SAXIGP4__DATA_WIDTH {128} \
##    CONFIG.PSU__SAXIGP5__DATA_WIDTH {128} \
##    CONFIG.PSU__SAXIGP6__DATA_WIDTH {128} \
##    CONFIG.PSU__SD0_COHERENCY {0} \
##    CONFIG.PSU__SD0_ROUTE_THROUGH_FPD {0} \
##    CONFIG.PSU__SD0__GRP_CD__ENABLE {0} \
##    CONFIG.PSU__SD0__GRP_POW__ENABLE {0} \
##    CONFIG.PSU__SD0__GRP_WP__ENABLE {0} \
##    CONFIG.PSU__SD0__PERIPHERAL__ENABLE {0} \
##    CONFIG.PSU__SD0__RESET__ENABLE {0} \
##    CONFIG.PSU__SD1_COHERENCY {0} \
##    CONFIG.PSU__SD1_ROUTE_THROUGH_FPD {0} \
##    CONFIG.PSU__SD1__DATA_TRANSFER_MODE {8Bit} \
##    CONFIG.PSU__SD1__GRP_CD__ENABLE {1} \
##    CONFIG.PSU__SD1__GRP_CD__IO {MIO 45} \
##    CONFIG.PSU__SD1__GRP_POW__ENABLE {0} \
##    CONFIG.PSU__SD1__GRP_WP__ENABLE {0} \
##    CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 39 .. 51} \
##    CONFIG.PSU__SD1__RESET__ENABLE {0} \
##    CONFIG.PSU__SD1__SLOT_TYPE {SD 3.0} \
##    CONFIG.PSU__SPI0_LOOP_SPI1__ENABLE {0} \
##    CONFIG.PSU__SPI0__GRP_SS0__ENABLE {0} \
##    CONFIG.PSU__SPI0__GRP_SS1__ENABLE {0} \
##    CONFIG.PSU__SPI0__GRP_SS2__ENABLE {0} \
##    CONFIG.PSU__SPI0__PERIPHERAL__ENABLE {0} \
##    CONFIG.PSU__SPI1__GRP_SS0__ENABLE {0} \
##    CONFIG.PSU__SPI1__GRP_SS1__ENABLE {0} \
##    CONFIG.PSU__SPI1__GRP_SS2__ENABLE {0} \
##    CONFIG.PSU__SPI1__PERIPHERAL__ENABLE {0} \
##    CONFIG.PSU__SWDT0__CLOCK__ENABLE {0} \
##    CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SWDT0__PERIPHERAL__IO {NA} \
##    CONFIG.PSU__SWDT0__RESET__ENABLE {0} \
##    CONFIG.PSU__SWDT1__CLOCK__ENABLE {0} \
##    CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SWDT1__PERIPHERAL__IO {NA} \
##    CONFIG.PSU__SWDT1__RESET__ENABLE {0} \
##    CONFIG.PSU__TCM0A__POWER__ON {1} \
##    CONFIG.PSU__TCM0B__POWER__ON {1} \
##    CONFIG.PSU__TCM1A__POWER__ON {1} \
##    CONFIG.PSU__TCM1B__POWER__ON {1} \
##    CONFIG.PSU__TESTSCAN__PERIPHERAL__ENABLE {0} \
##    CONFIG.PSU__TRACE_PIPELINE_WIDTH {8} \
##    CONFIG.PSU__TRACE__INTERNAL_WIDTH {32} \
##    CONFIG.PSU__TRACE__PERIPHERAL__ENABLE {0} \
##    CONFIG.PSU__TRISTATE__INVERTED {1} \
##    CONFIG.PSU__TSU__BUFG_PORT_PAIR {0} \
##    CONFIG.PSU__TTC0__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC0__PERIPHERAL__IO {NA} \
##    CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__TTC1__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC1__PERIPHERAL__IO {NA} \
##    CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__TTC2__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC2__PERIPHERAL__IO {NA} \
##    CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__TTC3__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC3__PERIPHERAL__IO {NA} \
##    CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__UART0_LOOP_UART1__ENABLE {0} \
##    CONFIG.PSU__UART0__BAUD_RATE {115200} \
##    CONFIG.PSU__UART0__MODEM__ENABLE {0} \
##    CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 18 .. 19} \
##    CONFIG.PSU__UART1__BAUD_RATE {<Select>} \
##    CONFIG.PSU__UART1__MODEM__ENABLE {0} \
##    CONFIG.PSU__UART1__PERIPHERAL__ENABLE {0} \
##    CONFIG.PSU__UART1__PERIPHERAL__IO {<Select>} \
##    CONFIG.PSU__USB0_COHERENCY {0} \
##    CONFIG.PSU__USB0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__USB0__PERIPHERAL__IO {MIO 52 .. 63} \
##    CONFIG.PSU__USB0__REF_CLK_FREQ {26} \
##    CONFIG.PSU__USB0__REF_CLK_SEL {Ref Clk2} \
##    CONFIG.PSU__USB0__RESET__ENABLE {0} \
##    CONFIG.PSU__USB1_COHERENCY {0} \
##    CONFIG.PSU__USB1__PERIPHERAL__ENABLE {0} \
##    CONFIG.PSU__USB1__RESET__ENABLE {0} \
##    CONFIG.PSU__USB2_0__EMIO__ENABLE {0} \
##    CONFIG.PSU__USB2_1__EMIO__ENABLE {0} \
##    CONFIG.PSU__USB3_0__EMIO__ENABLE {0} \
##    CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__USB3_0__PERIPHERAL__IO {GT Lane2} \
##    CONFIG.PSU__USB3_1__EMIO__ENABLE {0} \
##    CONFIG.PSU__USB3_1__PERIPHERAL__ENABLE {0} \
##    CONFIG.PSU__USB__RESET__MODE {Boot Pin} \
##    CONFIG.PSU__USB__RESET__POLARITY {Active Low} \
##    CONFIG.PSU__USE_DIFF_RW_CLK_GP0 {0} \
##    CONFIG.PSU__USE_DIFF_RW_CLK_GP1 {0} \
##    CONFIG.PSU__USE_DIFF_RW_CLK_GP2 {0} \
##    CONFIG.PSU__USE_DIFF_RW_CLK_GP3 {0} \
##    CONFIG.PSU__USE_DIFF_RW_CLK_GP4 {0} \
##    CONFIG.PSU__USE_DIFF_RW_CLK_GP5 {0} \
##    CONFIG.PSU__USE_DIFF_RW_CLK_GP6 {0} \
##    CONFIG.PSU__USE__ADMA {0} \
##    CONFIG.PSU__USE__APU_LEGACY_INTERRUPT {0} \
##    CONFIG.PSU__USE__AUDIO {0} \
##    CONFIG.PSU__USE__CLK {0} \
##    CONFIG.PSU__USE__CLK0 {0} \
##    CONFIG.PSU__USE__CLK1 {0} \
##    CONFIG.PSU__USE__CLK2 {0} \
##    CONFIG.PSU__USE__CLK3 {0} \
##    CONFIG.PSU__USE__CROSS_TRIGGER {0} \
##    CONFIG.PSU__USE__DDR_INTF_REQUESTED {0} \
##    CONFIG.PSU__USE__DEBUG__TEST {0} \
##    CONFIG.PSU__USE__EVENT_RPU {0} \
##    CONFIG.PSU__USE__FABRIC__RST {1} \
##    CONFIG.PSU__USE__FTM {0} \
##    CONFIG.PSU__USE__GDMA {0} \
##    CONFIG.PSU__USE__IRQ {0} \
##    CONFIG.PSU__USE__IRQ0 {1} \
##    CONFIG.PSU__USE__IRQ1 {0} \
##    CONFIG.PSU__USE__M_AXI_GP0 {1} \
##    CONFIG.PSU__USE__M_AXI_GP1 {1} \
##    CONFIG.PSU__USE__M_AXI_GP2 {0} \
##    CONFIG.PSU__USE__PROC_EVENT_BUS {0} \
##    CONFIG.PSU__USE__RPU_LEGACY_INTERRUPT {0} \
##    CONFIG.PSU__USE__RST0 {0} \
##    CONFIG.PSU__USE__RST1 {0} \
##    CONFIG.PSU__USE__RST2 {0} \
##    CONFIG.PSU__USE__RST3 {0} \
##    CONFIG.PSU__USE__RTC {0} \
##    CONFIG.PSU__USE__STM {0} \
##    CONFIG.PSU__USE__S_AXI_ACE {0} \
##    CONFIG.PSU__USE__S_AXI_ACP {0} \
##    CONFIG.PSU__USE__S_AXI_GP0 {0} \
##    CONFIG.PSU__USE__S_AXI_GP1 {0} \
##    CONFIG.PSU__USE__S_AXI_GP2 {1} \
##    CONFIG.PSU__USE__S_AXI_GP3 {1} \
##    CONFIG.PSU__USE__S_AXI_GP4 {0} \
##    CONFIG.PSU__USE__S_AXI_GP5 {0} \
##    CONFIG.PSU__USE__S_AXI_GP6 {0} \
##    CONFIG.PSU__USE__USB3_0_HUB {0} \
##    CONFIG.PSU__USE__USB3_1_HUB {0} \
##    CONFIG.PSU__USE__VIDEO {0} \
##    CONFIG.PSU__VIDEO_REF_CLK__ENABLE {0} \
##    CONFIG.PSU__VIDEO_REF_CLK__FREQMHZ {33.333} \
##    CONFIG.QSPI_BOARD_INTERFACE {custom} \
##    CONFIG.SATA_BOARD_INTERFACE {custom} \
##    CONFIG.SD0_BOARD_INTERFACE {custom} \
##    CONFIG.SD1_BOARD_INTERFACE {custom} \
##    CONFIG.SPI0_BOARD_INTERFACE {custom} \
##    CONFIG.SPI1_BOARD_INTERFACE {custom} \
##    CONFIG.SUBPRESET1 {Custom} \
##    CONFIG.SUBPRESET2 {Custom} \
##    CONFIG.SWDT0_BOARD_INTERFACE {custom} \
##    CONFIG.SWDT1_BOARD_INTERFACE {custom} \
##    CONFIG.TRACE_BOARD_INTERFACE {custom} \
##    CONFIG.TTC0_BOARD_INTERFACE {custom} \
##    CONFIG.TTC1_BOARD_INTERFACE {custom} \
##    CONFIG.TTC2_BOARD_INTERFACE {custom} \
##    CONFIG.TTC3_BOARD_INTERFACE {custom} \
##    CONFIG.UART0_BOARD_INTERFACE {custom} \
##    CONFIG.UART1_BOARD_INTERFACE {custom} \
##    CONFIG.USB0_BOARD_INTERFACE {custom} \
##    CONFIG.USB1_BOARD_INTERFACE {custom} \
##  ] $zynq_ultra_ps_e_0
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins ps8_0_axi_periph/S00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]
##   connect_bd_intf_net -intf_net S01_AXI_1 [get_bd_intf_pins adc_dma_block/M_AXI_S2MM_0] [get_bd_intf_pins adc_hp0_interconnect/S01_AXI]
##   connect_bd_intf_net -intf_net adc0_clk_0_1 [get_bd_intf_ports adc0_clk_0] [get_bd_intf_pins usp_rf_data_converter_0/adc0_clk]
##   connect_bd_intf_net -intf_net adc_0001_M_AXIS [get_bd_intf_pins adc_0001/M_AXIS] [get_bd_intf_pins adc_channel_mux_0/s0_axi_stream]
##   connect_bd_intf_net -intf_net adc_channel_mux_0_m_axi_stream [get_bd_intf_pins adc_channel_mux_0/m_axi_stream] [get_bd_intf_pins adc_dma_block/S_AXIS_S2MM]
##   connect_bd_intf_net -intf_net adc_dma_block_M_AXI_SG_0 [get_bd_intf_pins adc_dma_block/M_AXI_SG_0] [get_bd_intf_pins adc_hp0_interconnect/S00_AXI]
##   connect_bd_intf_net -intf_net adc_hp1_interconnect_M00_AXI [get_bd_intf_pins dac_hp1_interconnect/M00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP1_FPD]
##   connect_bd_intf_net -intf_net adc_hp1_interconnect_M01_AXI [get_bd_intf_pins axi_smc/S02_AXI] [get_bd_intf_pins dac_hp1_interconnect/M01_AXI]
##   connect_bd_intf_net -intf_net axi_dma_0_M_AXI_SG [get_bd_intf_pins dac_dma_block/M_AXI_SG] [get_bd_intf_pins dac_hp1_interconnect/S02_AXI]
##   connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins adc_hp0_interconnect/M00_AXI] [get_bd_intf_pins axi_smc/S01_AXI]
##   connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins adc_hp0_interconnect/M01_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP0_FPD]
##   connect_bd_intf_net -intf_net axi_smc_M00_AXI [get_bd_intf_pins axi_smc/M00_AXI] [get_bd_intf_pins ddr4_0/C0_DDR4_S_AXI]
## connect_bd_intf_net -intf_net [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_intf_pins axi_perf_mon_0/SLOT_0_AXI] [get_bd_intf_pins ddr4_0/C0_DDR4_S_AXI]
##   connect_bd_intf_net -intf_net dac1_clk_0_1 [get_bd_intf_ports dac1_clk_0] [get_bd_intf_pins usp_rf_data_converter_0/dac1_clk]
##   connect_bd_intf_net -intf_net dac_dma_block_M00_AXIS_0 [get_bd_intf_pins dac_dma_block/M00_AXIS_0] [get_bd_intf_pins dac_tile1_block3/S00_AXIS]
##   connect_bd_intf_net -intf_net dac_path_0_M_AXI_MM2S [get_bd_intf_pins dac_dma_block/M_AXI_MM2S] [get_bd_intf_pins dac_hp1_interconnect/S00_AXI]
##   connect_bd_intf_net -intf_net dac_tile0_block0_M_AXIS_1 [get_bd_intf_pins dac_tile1_block3/M_AXIS_0] [get_bd_intf_pins filter_interpln/s_axi_stream]
##   connect_bd_intf_net -intf_net ddr4_0_C0_DDR4 [get_bd_intf_ports ddr4_sdram] [get_bd_intf_pins ddr4_0/C0_DDR4]
##   connect_bd_intf_net -intf_net filter_interpln_m0_axi_stream [get_bd_intf_pins filter_interpln/m0_axi_stream] [get_bd_intf_pins usp_rf_data_converter_0/s13_axis]
##   connect_bd_intf_net -intf_net ps8_0_axi_periph_M00_AXI [get_bd_intf_pins dac_dma_block/S_AXI_LITE] [get_bd_intf_pins ps8_0_axi_periph/M00_AXI]
##   connect_bd_intf_net -intf_net ps8_0_axi_periph_M02_AXI [get_bd_intf_pins ps8_0_axi_periph/M02_AXI] [get_bd_intf_pins usp_rf_data_converter_0/s_axi]
##   connect_bd_intf_net -intf_net ps8_0_axi_periph_M03_AXI [get_bd_intf_pins adc_0001/s00_axi_0] [get_bd_intf_pins ps8_0_axi_periph/M03_AXI]
##   connect_bd_intf_net -intf_net ps8_0_axi_periph_M04_AXI [get_bd_intf_pins axi_perf_mon_0/S_AXI] [get_bd_intf_pins ps8_0_axi_periph/M04_AXI]
##   connect_bd_intf_net -intf_net ps8_0_axi_periph_M08_AXI [get_bd_intf_pins ps8_0_axi_periph/M08_AXI] [get_bd_intf_pins user_register_0/S00_AXI]
##   connect_bd_intf_net -intf_net ps8_0_axi_periph_M13_AXI [get_bd_intf_pins adc_dma_block/S_AXI_LITE_0] [get_bd_intf_pins ps8_0_axi_periph/M13_AXI]
##   connect_bd_intf_net -intf_net sysref_in_1 [get_bd_intf_ports sysref_in] [get_bd_intf_pins usp_rf_data_converter_0/sysref_in]
##   connect_bd_intf_net -intf_net user_si570_sysclk_1 [get_bd_intf_ports user_si570_sysclk] [get_bd_intf_pins ddr4_0/C0_SYS_CLK]
##   connect_bd_intf_net -intf_net usp_rf_data_converter_0_m00_axis [get_bd_intf_pins adc_0001/adc_axis_out0] [get_bd_intf_pins usp_rf_data_converter_0/m00_axis]
##   connect_bd_intf_net -intf_net usp_rf_data_converter_0_m01_axis [get_bd_intf_pins adc_0001/adc_axis_out1] [get_bd_intf_pins usp_rf_data_converter_0/m01_axis]
##   connect_bd_intf_net -intf_net usp_rf_data_converter_0_vout13 [get_bd_intf_ports vout13_0] [get_bd_intf_pins usp_rf_data_converter_0/vout13]
##   connect_bd_intf_net -intf_net vin0_01_1 [get_bd_intf_ports vin0_01] [get_bd_intf_pins usp_rf_data_converter_0/vin0_01]
##   connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM0_FPD [get_bd_intf_pins axi_smc/S00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD]
## 
##   # Create port connections
##   connect_bd_net -net Net [get_bd_pins adc_channel_mux_0/s1_axi_stream_tvalid] [get_bd_pins adc_channel_mux_0/s2_axi_stream_tvalid] [get_bd_pins adc_channel_mux_0/s3_axi_stream_tvalid] [get_bd_pins adc_channel_mux_0/s4_axi_stream_tvalid] [get_bd_pins adc_channel_mux_0/s5_axi_stream_tvalid] [get_bd_pins adc_channel_mux_0/s6_axi_stream_tvalid] [get_bd_pins adc_channel_mux_0/s7_axi_stream_tvalid] [get_bd_pins user_register_0/slv_reg10_input] [get_bd_pins user_register_0/slv_reg11_input] [get_bd_pins user_register_0/slv_reg12_input] [get_bd_pins user_register_0/slv_reg13_input] [get_bd_pins user_register_0/slv_reg14_input] [get_bd_pins user_register_0/slv_reg15_input] [get_bd_pins user_register_0/slv_reg16_input] [get_bd_pins user_register_0/slv_reg17_input] [get_bd_pins user_register_0/slv_reg1_input] [get_bd_pins user_register_0/slv_reg2_input] [get_bd_pins user_register_0/slv_reg3_input] [get_bd_pins user_register_0/slv_reg4_input] [get_bd_pins user_register_0/slv_reg5_input] [get_bd_pins user_register_0/slv_reg6_input] [get_bd_pins user_register_0/slv_reg7_input] [get_bd_pins user_register_0/slv_reg9_input] [get_bd_pins xlconstant_1/dout]
##   connect_bd_net -net adc_0001_adc_tready_in_1 [get_bd_pins adc_0001/adc_tready_in_1] [get_bd_pins usp_rf_data_converter_0/m01_axis_tready]
##   connect_bd_net -net adc_0001_axis_data_count [get_bd_pins adc_0001/axis_data_count] [get_bd_pins user_register_0/slv_reg8_input]
##   connect_bd_net -net adc_0001_m_axis_tvalid1 [get_bd_pins adc_0001/m_axis_tvalid_0] [get_bd_pins adc_channel_mux_0/s0_axi_stream_tvalid]
##   connect_bd_net -net adc_0001_tlast_0 [get_bd_pins adc_0001/tlast_0] [get_bd_pins adc_channel_mux_0/s0_axi_stream_tlast]
##   connect_bd_net -net adc_1011_adc_tready_in_0 [get_bd_pins adc_0001/adc_tready_in_0] [get_bd_pins usp_rf_data_converter_0/m00_axis_tready]
##   connect_bd_net -net adc_calib_gpio_Dout8 [get_bd_pins adc_calib_gpio/Dout8] [get_bd_pins usp_rf_data_converter_0/adc0_01_int_cal_freeze]
##   connect_bd_net -net adc_channel_mux_0_s0_axi_stream_tready [get_bd_pins adc_0001/m_axis_tready_0] [get_bd_pins adc_channel_mux_0/s0_axi_stream_tready]
##   connect_bd_net -net adc_dma_block_dest_out [get_bd_pins adc_channel_mux_0/resetn] [get_bd_pins adc_dma_block/dest_out]
##   connect_bd_net -net adc_dma_block_dout [get_bd_pins adc_channel_mux_0/channel_select] [get_bd_pins adc_dma_block/dout]
##   connect_bd_net -net adc_dma_block_s2mm_introut_0 [get_bd_pins adc_dma_block/s2mm_introut_0] [get_bd_pins xlconcat_0/In1]
##   connect_bd_net -net adc_dma_block_s2mm_prmry_reset_out_n_0 [get_bd_pins adc_0001/rstn_0] [get_bd_pins adc_dma_block/s2mm_prmry_reset_out_n_0]
##   connect_bd_net -net axi_dma_0_mm2s_introut [get_bd_pins dac_dma_block/mm2s_introut] [get_bd_pins xlconcat_0/In2]
##   connect_bd_net -net axi_perf_mon_0_interrupt [get_bd_pins axi_perf_mon_0/interrupt] [get_bd_pins xlconcat_0/In4]
##   connect_bd_net -net clk400mhz_fixed [get_bd_pins clk_block/dac1_clk] [get_bd_pins dac_tile1_block3/dac_clk] [get_bd_pins filter_interpln/aclk] [get_bd_pins reset_block/slowest_sync_clk1] [get_bd_pins usp_rf_data_converter_0/s1_axis_aclk]
##   connect_bd_net -net clk_block_adc_control_0 [get_bd_pins adc_0001/adc0_control] [get_bd_pins clk_block/adc_control_0]
##   connect_bd_net -net clk_block_dac_control_0 [get_bd_pins clk_block/dac_control_0] [get_bd_pins dac_tile1_block3/dac1_control]
##   connect_bd_net -net clk_wiz_0_clk_out1 [get_bd_pins adc_0001/s_axis_aclk] [get_bd_pins clk_block/adc0_clk] [get_bd_pins reset_block/slowest_sync_clk4] [get_bd_pins usp_rf_data_converter_0/m0_axis_aclk]
##   connect_bd_net -net dac_dma_block_tvalid_0 [get_bd_pins dac_dma_block/tvalid_0] [get_bd_pins dac_tile1_block3/S00_AXIS_tvalid]
##   connect_bd_net -net dac_path_0_axis_data_count [get_bd_pins dac_tile1_block3/axis_data_count] [get_bd_pins user_register_0/slv_reg0_input]
##   connect_bd_net -net ddr4_0_c0_ddr4_ui_clk [get_bd_pins adc_0001/m_axis_aclk] [get_bd_pins adc_channel_mux_0/s_axis_aclk] [get_bd_pins adc_dma_block/m_axi_s2mm_aclk] [get_bd_pins adc_hp0_interconnect/ACLK] [get_bd_pins adc_hp0_interconnect/M00_ACLK] [get_bd_pins adc_hp0_interconnect/M01_ACLK] [get_bd_pins adc_hp0_interconnect/S00_ACLK] [get_bd_pins adc_hp0_interconnect/S01_ACLK] [get_bd_pins adc_hp0_interconnect/S02_ACLK] [get_bd_pins adc_hp0_interconnect/S03_ACLK] [get_bd_pins axi_perf_mon_0/core_aclk] [get_bd_pins axi_perf_mon_0/slot_0_axi_aclk] [get_bd_pins axi_smc/aclk] [get_bd_pins axi_smc/aclk1] [get_bd_pins dac_dma_block/m_axi_mm2s_aclk] [get_bd_pins dac_hp1_interconnect/ACLK] [get_bd_pins dac_hp1_interconnect/M00_ACLK] [get_bd_pins dac_hp1_interconnect/M01_ACLK] [get_bd_pins dac_hp1_interconnect/S00_ACLK] [get_bd_pins dac_hp1_interconnect/S01_ACLK] [get_bd_pins dac_hp1_interconnect/S02_ACLK] [get_bd_pins dac_hp1_interconnect/S03_ACLK] [get_bd_pins dac_tile1_block3/s_axis_aclk_300] [get_bd_pins ddr4_0/c0_ddr4_ui_clk] [get_bd_pins reset_block/slowest_sync_clk] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/saxihp0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/saxihp1_fpd_aclk]
##   connect_bd_net -net ddr4_0_c0_ddr4_ui_clk_sync_rst [get_bd_pins ddr4_0/c0_ddr4_ui_clk_sync_rst] [get_bd_pins reset_block/ext_reset_in]
##   connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins dac_tile1_block3/dac_clk_aresetn] [get_bd_pins filter_interpln/aresetn] [get_bd_pins reset_block/peripheral_aresetn1] [get_bd_pins usp_rf_data_converter_0/s1_axis_aresetn]
##   connect_bd_net -net proc_sys_reset_2_peripheral_aresetn [get_bd_pins adc_0001/s_axis_aresetn] [get_bd_pins reset_block/peripheral_aresetn4] [get_bd_pins usp_rf_data_converter_0/m0_axis_aresetn]
##   connect_bd_net -net rst_ddr4_0_300M_peripheral_aresetn [get_bd_pins adc_0001/m_axis_aresetn] [get_bd_pins adc_hp0_interconnect/ARESETN] [get_bd_pins adc_hp0_interconnect/M00_ARESETN] [get_bd_pins adc_hp0_interconnect/M01_ARESETN] [get_bd_pins adc_hp0_interconnect/S00_ARESETN] [get_bd_pins adc_hp0_interconnect/S01_ARESETN] [get_bd_pins adc_hp0_interconnect/S02_ARESETN] [get_bd_pins adc_hp0_interconnect/S03_ARESETN] [get_bd_pins axi_perf_mon_0/core_aresetn] [get_bd_pins axi_perf_mon_0/slot_0_axi_aresetn] [get_bd_pins axi_smc/aresetn] [get_bd_pins dac_dma_block/aresetn_clk300] [get_bd_pins dac_hp1_interconnect/ARESETN] [get_bd_pins dac_hp1_interconnect/M00_ARESETN] [get_bd_pins dac_hp1_interconnect/M01_ARESETN] [get_bd_pins dac_hp1_interconnect/S00_ARESETN] [get_bd_pins dac_hp1_interconnect/S01_ARESETN] [get_bd_pins dac_hp1_interconnect/S02_ARESETN] [get_bd_pins dac_hp1_interconnect/S03_ARESETN] [get_bd_pins ddr4_0/c0_ddr4_aresetn] [get_bd_pins reset_block/peripheral_aresetn]
##   connect_bd_net -net rst_ps8_0_99M_interconnect_aresetn [get_bd_pins ps8_0_axi_periph/ARESETN] [get_bd_pins reset_block/interconnect_aresetn]
##   connect_bd_net -net rst_ps8_0_99M_peripheral_aresetn [get_bd_pins adc_0001/axi_resetn] [get_bd_pins adc_dma_block/axi_resetn] [get_bd_pins axi_perf_mon_0/s_axi_aresetn] [get_bd_pins dac_dma_block/axi_resetn] [get_bd_pins dac_tile1_block3/axi_resetn] [get_bd_pins ps8_0_axi_periph/M00_ARESETN] [get_bd_pins ps8_0_axi_periph/M01_ARESETN] [get_bd_pins ps8_0_axi_periph/M02_ARESETN] [get_bd_pins ps8_0_axi_periph/M03_ARESETN] [get_bd_pins ps8_0_axi_periph/M04_ARESETN] [get_bd_pins ps8_0_axi_periph/M05_ARESETN] [get_bd_pins ps8_0_axi_periph/M06_ARESETN] [get_bd_pins ps8_0_axi_periph/M07_ARESETN] [get_bd_pins ps8_0_axi_periph/M08_ARESETN] [get_bd_pins ps8_0_axi_periph/M09_ARESETN] [get_bd_pins ps8_0_axi_periph/M10_ARESETN] [get_bd_pins ps8_0_axi_periph/M11_ARESETN] [get_bd_pins ps8_0_axi_periph/M12_ARESETN] [get_bd_pins ps8_0_axi_periph/M13_ARESETN] [get_bd_pins ps8_0_axi_periph/M14_ARESETN] [get_bd_pins ps8_0_axi_periph/M15_ARESETN] [get_bd_pins ps8_0_axi_periph/M16_ARESETN] [get_bd_pins ps8_0_axi_periph/M17_ARESETN] [get_bd_pins ps8_0_axi_periph/S00_ARESETN] [get_bd_pins reset_block/peripheral_aresetn3] [get_bd_pins user_register_0/s00_axi_aresetn] [get_bd_pins usp_rf_data_converter_0/s_axi_aresetn]
##   connect_bd_net -net sys_rst_0_1 [get_bd_ports sys_rst_0] [get_bd_pins ddr4_0/sys_rst]
##   connect_bd_net -net trdy_0_1 [get_bd_pins dac_dma_block/trdy_0] [get_bd_pins dac_tile1_block3/S00_AXIS_tready]
##   connect_bd_net -net user_register_0_slv_reg19_output [get_bd_pins adc_calib_gpio/Din] [get_bd_pins user_register_0/slv_reg19_output]
##   connect_bd_net -net user_register_0_slv_reg20_output [get_bd_pins dac_dma_block/seq] [get_bd_pins user_register_0/slv_reg20_output]
##   connect_bd_net -net user_register_0_slv_reg21_output [get_bd_pins adc_channel_mux_0/channels_active_mode] [get_bd_pins user_register_0/slv_reg21_output]
##   connect_bd_net -net usp_rf_data_converter_0_adc0_01_cal_frozen [get_bd_pins adc_calib_gpio/In0] [get_bd_pins usp_rf_data_converter_0/adc0_01_cal_frozen]
##   connect_bd_net -net usp_rf_data_converter_0_clk_adc0 [get_bd_pins clk_block/rfdc_adc0_clk] [get_bd_pins usp_rf_data_converter_0/clk_adc0]
##   connect_bd_net -net usp_rf_data_converter_0_clk_dac1 [get_bd_pins clk_block/rfdc_dac1_clk] [get_bd_pins usp_rf_data_converter_0/clk_dac1]
##   connect_bd_net -net usp_rf_data_converter_0_irq [get_bd_pins usp_rf_data_converter_0/irq] [get_bd_pins xlconcat_0/In0]
##   connect_bd_net -net usp_rf_data_converter_0_m00_axis_tvalid [get_bd_pins adc_0001/adc_tvalid_out_0] [get_bd_pins usp_rf_data_converter_0/m00_axis_tvalid]
##   connect_bd_net -net usp_rf_data_converter_0_m01_axis_tvalid [get_bd_pins adc_0001/adc_tvalid_out_1] [get_bd_pins usp_rf_data_converter_0/m01_axis_tvalid]
##   connect_bd_net -net xlconcat_0_dout [get_bd_pins xlconcat_0/dout] [get_bd_pins zynq_ultra_ps_e_0/pl_ps_irq0]
##   connect_bd_net -net xlconcat_1_dout [get_bd_pins adc_calib_gpio/dout2] [get_bd_pins user_register_0/slv_reg18_input]
##   connect_bd_net -net zynq_ultra_ps_e_0_emio_gpio_o [get_bd_pins adc_0001/Din] [get_bd_pins adc_dma_block/Din] [get_bd_pins clk_block/Din] [get_bd_pins dac_dma_block/Din] [get_bd_pins dac_tile1_block3/Din] [get_bd_pins filter_interpln/Din] [get_bd_pins zynq_ultra_ps_e_0/emio_gpio_o]
##   connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins adc_0001/s_axi_lite_aclk] [get_bd_pins adc_dma_block/s_axi_lite_aclk] [get_bd_pins axi_perf_mon_0/s_axi_aclk] [get_bd_pins dac_dma_block/s_axi_lite_aclk] [get_bd_pins ps8_0_axi_periph/ACLK] [get_bd_pins ps8_0_axi_periph/M00_ACLK] [get_bd_pins ps8_0_axi_periph/M01_ACLK] [get_bd_pins ps8_0_axi_periph/M02_ACLK] [get_bd_pins ps8_0_axi_periph/M03_ACLK] [get_bd_pins ps8_0_axi_periph/M04_ACLK] [get_bd_pins ps8_0_axi_periph/M05_ACLK] [get_bd_pins ps8_0_axi_periph/M06_ACLK] [get_bd_pins ps8_0_axi_periph/M07_ACLK] [get_bd_pins ps8_0_axi_periph/M08_ACLK] [get_bd_pins ps8_0_axi_periph/M09_ACLK] [get_bd_pins ps8_0_axi_periph/M10_ACLK] [get_bd_pins ps8_0_axi_periph/M11_ACLK] [get_bd_pins ps8_0_axi_periph/M12_ACLK] [get_bd_pins ps8_0_axi_periph/M13_ACLK] [get_bd_pins ps8_0_axi_periph/M14_ACLK] [get_bd_pins ps8_0_axi_periph/M15_ACLK] [get_bd_pins ps8_0_axi_periph/M16_ACLK] [get_bd_pins ps8_0_axi_periph/M17_ACLK] [get_bd_pins ps8_0_axi_periph/S00_ACLK] [get_bd_pins reset_block/slowest_sync_clk3] [get_bd_pins user_register_0/s00_axi_aclk] [get_bd_pins usp_rf_data_converter_0/s_axi_aclk] [get_bd_pins zynq_ultra_ps_e_0/maxihpm1_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
##   connect_bd_net -net zynq_ultra_ps_e_0_pl_resetn0 [get_bd_pins reset_block/ext_reset_in1] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0]
## 
##   # Create address segments
##   create_bd_addr_seg -range 0x00001000 -offset 0xB0002000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs dac_dma_block/axi_dma_0/S_AXI_LITE/Reg] SEG_axi_dma_0_Reg1
##   create_bd_addr_seg -range 0x00001000 -offset 0xB000A000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs adc_dma_block/axi_dma_1/S_AXI_LITE/Reg] SEG_axi_dma_1_Reg
##   create_bd_addr_seg -range 0x00010000 -offset 0xB0010000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs axi_perf_mon_0/S_AXI/Reg] SEG_axi_perf_mon_0_Reg
##   create_bd_addr_seg -range 0x000100000000 -offset 0x000400000000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK] SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK
##   create_bd_addr_seg -range 0x00001000 -offset 0xB0000000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs adc_0001/tlast_gen_v1_0_0/s00_axi/reg0] SEG_tlast_gen_v1_0_0_reg0
##   create_bd_addr_seg -range 0x00001000 -offset 0xB0005000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs user_register_0/S00_AXI/S00_AXI_reg] SEG_user_register_0_S00_AXI_reg
##   create_bd_addr_seg -range 0x00040000 -offset 0xB0040000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs usp_rf_data_converter_0/s_axi/Reg] SEG_usp_rf_data_converter_0_Reg
##   create_bd_addr_seg -range 0x000100000000 -offset 0x000400000000 [get_bd_addr_spaces adc_dma_block/axi_dma_1/Data_SG] [get_bd_addr_segs ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK] SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK
##   create_bd_addr_seg -range 0x000100000000 -offset 0x000400000000 [get_bd_addr_spaces adc_dma_block/axi_dma_1/Data_S2MM] [get_bd_addr_segs ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK] SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK
##   create_bd_addr_seg -range 0x000800000000 -offset 0x000800000000 [get_bd_addr_spaces adc_dma_block/axi_dma_1/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH] SEG_zynq_ultra_ps_e_0_HP0_DDR_HIGH
##   create_bd_addr_seg -range 0x000800000000 -offset 0x000800000000 [get_bd_addr_spaces adc_dma_block/axi_dma_1/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH] SEG_zynq_ultra_ps_e_0_HP0_DDR_HIGH
##   create_bd_addr_seg -range 0x80000000 -offset 0x00000000 [get_bd_addr_spaces adc_dma_block/axi_dma_1/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW
##   create_bd_addr_seg -range 0x80000000 -offset 0x00000000 [get_bd_addr_spaces adc_dma_block/axi_dma_1/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW
##   create_bd_addr_seg -range 0x01000000 -offset 0xFF000000 [get_bd_addr_spaces adc_dma_block/axi_dma_1/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM] SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM
##   create_bd_addr_seg -range 0x01000000 -offset 0xFF000000 [get_bd_addr_spaces adc_dma_block/axi_dma_1/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM] SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM
##   create_bd_addr_seg -range 0x20000000 -offset 0xC0000000 [get_bd_addr_spaces adc_dma_block/axi_dma_1/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] SEG_zynq_ultra_ps_e_0_HP0_QSPI
##   create_bd_addr_seg -range 0x20000000 -offset 0xC0000000 [get_bd_addr_spaces adc_dma_block/axi_dma_1/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] SEG_zynq_ultra_ps_e_0_HP0_QSPI
##   create_bd_addr_seg -range 0x000100000000 -offset 0x000400000000 [get_bd_addr_spaces dac_dma_block/axi_dma_0/Data_SG] [get_bd_addr_segs ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK] SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK
##   create_bd_addr_seg -range 0x000100000000 -offset 0x000400000000 [get_bd_addr_spaces dac_dma_block/axi_dma_0/Data_MM2S] [get_bd_addr_segs ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK] SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK
##   create_bd_addr_seg -range 0x000800000000 -offset 0x000800000000 [get_bd_addr_spaces dac_dma_block/axi_dma_0/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH] SEG_zynq_ultra_ps_e_0_HP1_DDR_HIGH
##   create_bd_addr_seg -range 0x000800000000 -offset 0x000800000000 [get_bd_addr_spaces dac_dma_block/axi_dma_0/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH] SEG_zynq_ultra_ps_e_0_HP1_DDR_HIGH
##   create_bd_addr_seg -range 0x80000000 -offset 0x00000000 [get_bd_addr_spaces dac_dma_block/axi_dma_0/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW] SEG_zynq_ultra_ps_e_0_HP1_DDR_LOW
##   create_bd_addr_seg -range 0x80000000 -offset 0x00000000 [get_bd_addr_spaces dac_dma_block/axi_dma_0/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW] SEG_zynq_ultra_ps_e_0_HP1_DDR_LOW
##   create_bd_addr_seg -range 0x01000000 -offset 0xFF000000 [get_bd_addr_spaces dac_dma_block/axi_dma_0/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM] SEG_zynq_ultra_ps_e_0_HP1_LPS_OCM
##   create_bd_addr_seg -range 0x01000000 -offset 0xFF000000 [get_bd_addr_spaces dac_dma_block/axi_dma_0/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM] SEG_zynq_ultra_ps_e_0_HP1_LPS_OCM
##   create_bd_addr_seg -range 0x20000000 -offset 0xC0000000 [get_bd_addr_spaces dac_dma_block/axi_dma_0/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP3/HP1_QSPI] SEG_zynq_ultra_ps_e_0_HP1_QSPI
##   create_bd_addr_seg -range 0x20000000 -offset 0xC0000000 [get_bd_addr_spaces dac_dma_block/axi_dma_0/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP3/HP1_QSPI] SEG_zynq_ultra_ps_e_0_HP1_QSPI
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   validate_bd_design
##   save_bd_design
## }
## create_root_design ""
WARNING: [BD 41-1306] The connection to interface pin /adc_0001/I_Q_Merge/axis_broadcaster_0/m_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M00_AXIS
WARNING: [BD 41-1306] The connection to interface pin /adc_0001/I_Q_Merge/axis_broadcaster_0/s_axis_tready is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS
WARNING: [BD 41-1306] The connection to interface pin /adc_0001/I_Q_Merge/axis_dwidth_converter_0/s_axis_tready is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS
WARNING: [BD 41-1306] The connection to interface pin /adc_0001/I_Q_Merge/real_combiner_0/s_axis_tready is being overridden by the user. This pin will not be connected as a part of interface connection S00_AXIS
WARNING: [BD 41-1306] The connection to interface pin /adc_0001/I_Q_Merge/axis_broadcaster_0/s_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS
WARNING: [BD 41-1306] The connection to interface pin /adc_0001/I_Q_Merge/axis_dwidth_converter_0/s_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS
WARNING: [BD 41-1306] The connection to interface pin /adc_0001/I_Q_Merge/axis_broadcaster_0/m_axis_tready is being overridden by the user. This pin will not be connected as a part of interface connection M00_AXIS
WARNING: [BD 41-1306] The connection to interface pin /adc_0001/I_Q_Merge/real_combiner_0/s_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S00_AXIS
WARNING: [BD 41-1306] The connection to interface pin /adc_0001/axis_data_fifo_0/m_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1306] The connection to interface pin /adc_0001/axis_data_fifo_0/m_axis_tready is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
create_bd_cell: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2028.055 ; gain = 1011.828
WARNING: [BD 41-1306] The connection to interface pin /dac_dma_block/arbiter_0/tvalid is being overridden by the user. This pin will not be connected as a part of interface connection interface_axis
WARNING: [BD 41-1306] The connection to interface pin /dac_dma_block/axi_dma_0/m_axis_mm2s_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_MM2S
WARNING: [BD 41-1306] The connection to interface pin /dac_dma_block/arbiter_0/tready is being overridden by the user. This pin will not be connected as a part of interface connection interface_axis
WARNING: [BD 41-1306] The connection to interface pin /dac_dma_block/axi_dma_0/m_axis_mm2s_tready is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_MM2S
WARNING: [BD 41-1731] Type mismatch between connected pins: /dac_dma_block/arbiter_0/rstn(rst) and /dac_dma_block/sync_0/dest_out(undef)
WARNING: [BD 41-1306] The connection to interface pin /dac_tile1_block3/axis_data_fifo_1/s_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS
WARNING: [BD 41-1306] The connection to interface pin /dac_tile1_block3/axis_broadcaster_0/s_axis_tready is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS
WARNING: [BD 41-1306] The connection to interface pin /dac_tile1_block3/axis_data_fifo_1/s_axis_tready is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS
WARNING: [BD 41-1306] The connection to interface pin /dac_tile1_block3/axis_register_slice_0/m_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1306] The connection to interface pin /dac_tile1_block3/axis_register_slice_0/m_axis_tready is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1306] The connection to interface pin /dac_tile1_block3/axis_broadcaster_0/s_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
create_bd_cell: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2413.172 ; gain = 310.090
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc0_clk' frequency is set to 15625000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc0_clk' frequency is set to 256000000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac1_clk' frequency is set to 409625000
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2677.984 ; gain = 141.461
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [PSU-2]  PS Address blocks shown in address editor may not be accessible to PL masters due to isolation in effect. Only allowed address blocks will be exported to HDF. 
WARNING: [SMARTCONNECT-2] Port S01_AXI of /axi_smc is connected to an infrastructure IP (/adc_hp0_interconnect/xbar).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /adc_hp0_interconnect/xbar.
WARNING: [SMARTCONNECT-2] Port S02_AXI of /axi_smc is connected to an infrastructure IP (/dac_hp1_interconnect/xbar).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /dac_hp1_interconnect/xbar.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(512) on '/adc_dma_block/axi_dma_1' with propagated value(256). Command ignored
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [PSU-2]  PS Address blocks shown in address editor may not be accessible to PL masters due to isolation in effect. Only allowed address blocks will be exported to HDF. 
WARNING: [xilinx.com:ip:smartconnect:1.0-1] zcu111_rfsoc_trd_axi_smc_0: Multiple MEP_IDENTIFIER values detected on non-cascading port /S01_AXI.  Choosing 1 to as port MEP_IDENTIFIER and discarding others.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] zcu111_rfsoc_trd_axi_smc_0: Multiple MEP_IDENTIFIER values detected on non-cascading port /S02_AXI.  Choosing 3 to as port MEP_IDENTIFIER and discarding others.
xit::source_ipfile: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2813.551 ; gain = 0.992
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ddr4_0/C0_DDR4_S_AXI(0) and /axi_smc/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ddr4_0/C0_DDR4_S_AXI(0) and /axi_smc/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_perf_mon_0/SLOT_0_AXI(0) and /axi_smc/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_perf_mon_0/SLOT_0_AXI(0) and /axi_smc/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /adc_0001/filter_decim/fir2_dec_0/s_axis(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 256} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}) and /adc_0001/filter_decim/axis_data_fifo_dac0/M_AXIS(undef)
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /adc_0001/filter_decim/fir1_dec_0/s_axis(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 256} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}) and /adc_0001/filter_decim/axis_data_fifo_dac2/M_AXIS(undef)
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /adc_0001/filter_decim/fir0_dec_0/s_axis(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 256} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}) and /adc_0001/filter_decim/axis_data_fifo_dac3/M_AXIS(undef)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /adc_hp0_interconnect/m01_couplers/auto_rs/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /adc_hp0_interconnect/m01_couplers/auto_rs/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(1) and /dac_hp1_interconnect/m00_couplers/auto_rs/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(1) and /dac_hp1_interconnect/m00_couplers/auto_rs/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /filter_interpln/fir2_intp_1/s_axis(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 256} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}) and /filter_interpln/axis_data_fifo_dac0/M_AXIS(undef)
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /filter_interpln/fir1_intp_0/s_axis(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 256} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}) and /filter_interpln/axis_data_fifo_dac2/M_AXIS(undef)
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /filter_interpln/fir0_intp_0/s_axis(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 256} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}) and /filter_interpln/axis_data_fifo_dac3/M_AXIS(undef)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m00_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/tier2_xbar_0/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m00_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/tier2_xbar_0/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m02_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/tier2_xbar_0/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m02_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/tier2_xbar_0/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m03_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/tier2_xbar_0/M03_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m03_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/tier2_xbar_0/M03_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m04_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/tier2_xbar_0/M04_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m04_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/tier2_xbar_0/M04_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m08_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/tier2_xbar_1/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m08_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/tier2_xbar_1/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m13_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/tier2_xbar_1/M05_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m13_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/tier2_xbar_1/M05_AXI(16)
WARNING: [BD 41-927] Following properties on pin /adc_channel_mux_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ddr4_0_0_c0_ddr4_ui_clk 
WARNING: [BD 41-927] Following properties on pin /adc_0001/tlast_gen_v1_0_0/axis_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ddr4_0_0_c0_ddr4_ui_clk 
WARNING: [BD 41-927] Following properties on pin /adc_0001/tlast_gen_v1_0_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_zynq_ultra_ps_e_0_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /adc_0001/I_Q_Merge/adc_strm_mux_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ADC_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /adc_0001/I_Q_Merge/sync_3/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ADC_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /adc_0001/filter_decim/adc_strm_demux_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ADC_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /adc_0001/filter_decim/adc_strm_mux_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ADC_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /adc_0001/filter_decim/fir0_dec_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ADC_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /adc_0001/filter_decim/fir1_dec_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ADC_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /adc_0001/filter_decim/fir2_dec_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ADC_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /adc_0001/filter_decim/sync_3/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ADC_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /adc_0001/soft_reset/sync_0/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ADC_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /adc_0001/soft_reset/sync_1/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_zynq_ultra_ps_e_0_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /adc_0001/soft_reset/sync_2/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ddr4_0_0_c0_ddr4_ui_clk 
WARNING: [BD 41-927] Following properties on pin /adc_dma_block/sync_1/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ddr4_0_0_c0_ddr4_ui_clk 
WARNING: [BD 41-927] Following properties on pin /adc_dma_block/sync_2/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ddr4_0_0_c0_ddr4_ui_clk 
WARNING: [BD 41-927] Following properties on pin /adc_dma_block/sync_3/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ddr4_0_0_c0_ddr4_ui_clk 
WARNING: [BD 41-927] Following properties on pin /adc_dma_block/sync_4/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ddr4_0_0_c0_ddr4_ui_clk 
WARNING: [BD 41-927] Following properties on pin /clk_block/adc_sync/sync_1/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ADC_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clk_block/dac_sync/sync_1/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_usp_rf_data_converter_0_0_clk_dac1 
WARNING: [BD 41-927] Following properties on pin /dac_dma_block/arbiter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ddr4_0_0_c0_ddr4_ui_clk 
WARNING: [BD 41-927] Following properties on pin /dac_dma_block/sync_0/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ddr4_0_0_c0_ddr4_ui_clk 
WARNING: [BD 41-927] Following properties on pin /dac_tile1_block3/adc_strm_mux_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_usp_rf_data_converter_0_0_clk_dac1 
WARNING: [BD 41-927] Following properties on pin /dac_tile1_block3/soft_reset_gen/sync_0/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ddr4_0_0_c0_ddr4_ui_clk 
WARNING: [BD 41-927] Following properties on pin /dac_tile1_block3/soft_reset_gen/sync_1/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_usp_rf_data_converter_0_0_clk_dac1 
WARNING: [BD 41-927] Following properties on pin /filter_interpln/adc_strm_demux_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_usp_rf_data_converter_0_0_clk_dac1 
WARNING: [BD 41-927] Following properties on pin /filter_interpln/adc_strm_mux_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_usp_rf_data_converter_0_0_clk_dac1 
WARNING: [BD 41-927] Following properties on pin /filter_interpln/fir0_intp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_usp_rf_data_converter_0_0_clk_dac1 
WARNING: [BD 41-927] Following properties on pin /filter_interpln/fir1_intp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_usp_rf_data_converter_0_0_clk_dac1 
WARNING: [BD 41-927] Following properties on pin /filter_interpln/fir2_intp_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_usp_rf_data_converter_0_0_clk_dac1 
WARNING: [BD 41-927] Following properties on pin /filter_interpln/sync_3/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_usp_rf_data_converter_0_0_clk_dac1 
validate_bd_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 2818.520 ; gain = 125.004
WARNING: [filemgmt 56-316] Unable to set the workflow value for memory map. The only allowable values are simulation or implementation. You specified a value of , this is not allowed.
WARNING: [filemgmt 56-316] Unable to set the workflow value for memory map. The only allowable values are simulation or implementation. You specified a value of , this is not allowed.
WARNING: [filemgmt 56-316] Unable to set the workflow value for memory map. The only allowable values are simulation or implementation. You specified a value of , this is not allowed.
WARNING: [filemgmt 56-316] Unable to set the workflow value for memory map. The only allowable values are simulation or implementation. You specified a value of , this is not allowed.
Wrote  : <C:\SSRIPDesign_1x1\project\zcu111_rfsoc_trd.srcs\sources_1\bd\zcu111_rfsoc_trd\zcu111_rfsoc_trd.bd> 
Wrote  : <C:/SSRIPDesign_1x1/project/zcu111_rfsoc_trd.srcs/sources_1/bd/zcu111_rfsoc_trd/ui/bd_d6716940.ui> 
save_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2851.531 ; gain = 33.012
# validate_bd_design
INFO: [BD 5-320] Validate design is not run, since the design is already validated.
# regenerate_bd_layout -layout_file $scripts_dir/bd_layout.tcl
# save_bd_design
Wrote  : <C:/SSRIPDesign_1x1/project/zcu111_rfsoc_trd.srcs/sources_1/bd/zcu111_rfsoc_trd/ui/bd_d6716940.ui> 
# set_msg_config -suppress -id {Vivado 12-4739}
# set_msg_config -suppress -id {Common 17-55}
# file mkdir ./$project_dir/ip_prop
# set c [get_ips ]
# foreach x $c {
# puts "[report_property $x -file ./$project_dir/ip_prop/$x.txt]"
# }
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_ADC_clk_wiz_0_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_ADC_clk_wiz_0_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_adc0_01_int_cal_freeze_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_adc0_01_int_cal_freeze_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_adc0_23_int_cal_freeze_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_adc0_23_int_cal_freeze_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_adc1_01_int_cal_freeze_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_adc1_01_int_cal_freeze_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_adc1_23_int_cal_freeze_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_adc1_23_int_cal_freeze_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_adc2_01_int_cal_freeze_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_adc2_01_int_cal_freeze_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_adc2_23_int_cal_freeze_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_adc2_23_int_cal_freeze_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_adc3_01_int_cal_freeze_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_adc3_01_int_cal_freeze_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_adc3_23_int_cal_freeze_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_adc3_23_int_cal_freeze_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_adc_channel_mux_0_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_adc_hp0_interconnect_0' cannot be used in a module reference: The 'xilinx.com:ip:axi_interconnect:2.1' core does not support module reference.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_adc_hp0_interconnect_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_adc_strm_demux_0_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_adc_strm_demux_0_1.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_adc_strm_mux_0_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_adc_strm_mux_0_1.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_adc_strm_mux_0_2.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_adc_strm_mux_0_3.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_arbiter_0_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_axi_decoder_sel1_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axi_decoder_sel1_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_axi_decoder_sel2_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axi_decoder_sel2_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_axi_decoder_sel_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axi_decoder_sel_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_axi_decoder_sel_1' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axi_decoder_sel_1.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axi_dma_0_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axi_dma_1_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axi_perf_mon_0_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_axi_smc_0' cannot be used in a module reference: The 'xilinx.com:ip:smartconnect:1.0' core does not support module reference.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axi_smc_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_broadcaster_0_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_broadcaster_0_1.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_broadcaster_0_2.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_data_fifo_0_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_data_fifo_0_1.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_data_fifo_1_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_data_fifo_dac0_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_data_fifo_dac0_1.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_data_fifo_dac0_2.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_data_fifo_dac1_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_data_fifo_dac1_1.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_data_fifo_dac2_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_data_fifo_dac2_1.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_data_fifo_dac3_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_data_fifo_dac3_1.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_decoder3to8_0_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_dwidth_converter_0_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_dwidth_converter_0_1.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_dwidth_converter_0_2.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_dwidth_converter_1_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_dwidth_converter_1_1.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_dwidth_converter_2_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_dwidth_converter_2_1.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_register_slice_0_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_register_slice_0_1.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_register_slice_0_2.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_register_slice_0_3.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_register_slice_1_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_register_slice_1_1.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_register_slice_2_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_axis_register_slice_2_1.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_channel0_control_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_channel0_control_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_channel0_control_1' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_channel0_control_1.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_dac_hp1_interconnect_0' cannot be used in a module reference: The 'xilinx.com:ip:axi_interconnect:2.1' core does not support module reference.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_dac_hp1_interconnect_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_dac_srst_n_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_dac_srst_n_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_ddr4_0_0' cannot be used in a module reference: The 'xilinx.com:ip:ddr4:2.2' core does not support module reference.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_ddr4_0_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_fir0_dec_0_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_fir0_intp_0_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_fir1_dec_0_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_fir1_intp_0_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_fir2_dec_0_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_fir2_intp_1_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_load_active_chan_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_load_active_chan_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_proc_sys_reset_0_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_proc_sys_reset_4_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_ps8_0_axi_periph_0' cannot be used in a module reference: The 'xilinx.com:ip:axi_interconnect:2.1' core does not support module reference.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_ps8_0_axi_periph_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_real_combiner_0_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_rst_ddr4_0_300M_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_rst_ps8_0_99M_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_sync_0_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_sync_0_1.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_sync_0_2.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_sync_1_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_sync_1_1.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_sync_1_2.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_sync_1_3.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_sync_1_4.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_sync_2_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_sync_2_1.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_sync_3_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_sync_3_1.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_sync_3_2.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_sync_3_3.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_sync_4_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_tlast_gen_v1_0_0_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_user_register_0_0.txt
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_usp_rf_data_converter_0_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_util_reduced_logic_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_util_reduced_logic_0_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_util_reduced_logic_0_1' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_util_reduced_logic_0_1.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_util_reduced_logic_1_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_util_reduced_logic_1_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_util_reduced_logic_1_1' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_util_reduced_logic_1_1.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_util_reduced_logic_2_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_util_reduced_logic_2_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_util_reduced_logic_3_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_util_reduced_logic_3_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_util_vector_logic_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_util_vector_logic_0_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_util_vector_logic_0_1' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_util_vector_logic_0_1.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_util_vector_logic_0_2' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_util_vector_logic_0_2.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_util_vector_logic_1_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_util_vector_logic_1_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_util_vector_logic_1_1' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_util_vector_logic_1_1.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_util_vector_logic_1_2' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_util_vector_logic_1_2.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_util_vector_logic_2_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_util_vector_logic_2_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_util_vector_logic_2_1' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_util_vector_logic_2_1.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_util_vector_logic_3_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_util_vector_logic_3_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_util_vector_logic_4_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_util_vector_logic_4_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlconcat_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlconcat_0_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlconcat_0_1' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlconcat_0_1.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlconcat_0_2' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlconcat_0_2.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlconcat_1_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlconcat_1_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlconcat_1_1' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlconcat_1_1.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlconcat_1_2' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlconcat_1_2.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlconcat_1_3' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlconcat_1_3.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlconcat_1_4' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlconcat_1_4.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlconcat_2_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlconcat_2_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlconcat_3_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlconcat_3_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlconstant_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlconstant_0_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlconstant_0_1' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlconstant_0_1.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlconstant_0_2' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlconstant_0_2.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlconstant_0_3' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlconstant_0_3.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlconstant_0_4' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlconstant_0_4.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlconstant_1_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlconstant_1_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlconstant_1_1' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlconstant_1_1.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlconstant_1_2' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlconstant_1_2.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlconstant_1_3' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlconstant_1_3.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlconstant_1_4' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlconstant_1_4.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlconstant_2_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlconstant_2_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlslice_0_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlslice_0_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlslice_1_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlslice_1_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlslice_2_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlslice_2_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlslice_2_1' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlslice_2_1.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlslice_2_2' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlslice_2_2.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlslice_2_3' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlslice_2_3.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlslice_2_4' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlslice_2_4.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlslice_3_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlslice_3_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlslice_3_1' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlslice_3_1.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlslice_4_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlslice_4_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlslice_5_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlslice_5_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlslice_6_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlslice_6_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlslice_7_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlslice_7_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_xlslice_8_0' cannot be used in a module reference: IP components that are IPI-only are not supported for module references.
c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_xlslice_8_0.txt
INFO: [Vivado 12-5777] IP Instance 'zcu111_rfsoc_trd_zynq_ultra_ps_e_0_0' cannot be used in a module reference: Processor IP cores are not supported for module references.

c:/SSRIPDesign_1x1/project/ip_prop/zcu111_rfsoc_trd_zynq_ultra_ps_e_0_0.txt
# make_wrapper -files [get_files ./$project_dir/zcu111_rfsoc_trd.srcs/sources_1/bd/zcu111_rfsoc_trd/zcu111_rfsoc_trd.bd] -top
INFO: [BD 41-1662] The design 'zcu111_rfsoc_trd.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/SSRIPDesign_1x1/project/zcu111_rfsoc_trd.srcs/sources_1/bd/zcu111_rfsoc_trd/synth/zcu111_rfsoc_trd.v
VHDL Output written to : C:/SSRIPDesign_1x1/project/zcu111_rfsoc_trd.srcs/sources_1/bd/zcu111_rfsoc_trd/sim/zcu111_rfsoc_trd.v
VHDL Output written to : C:/SSRIPDesign_1x1/project/zcu111_rfsoc_trd.srcs/sources_1/bd/zcu111_rfsoc_trd/hdl/zcu111_rfsoc_trd_wrapper.v
make_wrapper: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2916.809 ; gain = 65.125
# add_files -norecurse ./$project_dir/zcu111_rfsoc_trd.srcs/sources_1/bd/zcu111_rfsoc_trd/hdl/zcu111_rfsoc_trd_wrapper.v
# set_property top zcu111_rfsoc_trd_wrapper [current_fileset]
# add_files -fileset constrs_1 -norecurse $constrs_dir/zcu111_rfsoc_trd_place.xdc
# add_files -fileset constrs_1 -norecurse $constrs_dir/zcu111_rfsoc_trd_timing.xdc
# set_property used_in_synthesis false [get_files  $constrs_dir/zcu111_rfsoc_trd_timing.xdc]
# update_compile_order -fileset sources_1
# set_property STEPS.SYNTH_DESIGN.ARGS.FANOUT_LIMIT 100 [get_runs synth_1]
# set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_1]
# set_property strategy Performance_ExplorePostRoutePhysOpt [get_runs impl_1]
# set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE Explore [get_runs impl_1]
# set_property STEPS.PLACE_DESIGN.ARGS.DIRECTIVE Explore [get_runs impl_1]
# set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE Explore [get_runs impl_1]
# set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE Explore [get_runs impl_1]
# set_property -name {STEPS.ROUTE_DESIGN.ARGS.MORE OPTIONS} -value -tns_cleanup -objects [get_runs impl_1]
# set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_1]
# add_files -fileset utils_1 -norecurse $scripts_dir/post_route_phys_opt_directive_pre.tcl
# set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.TCL.PRE [ get_files $scripts_dir/post_route_phys_opt_directive_pre.tcl -of [get_fileset utils_1] ] [get_runs impl_1]
# set_property -dict [list CONFIG.ADC_Slice02_Enable {true} CONFIG.ADC_Data_Type02 {1} CONFIG.ADC_Decimation_Mode02 {1} CONFIG.ADC_Mixer_Type02 {2} CONFIG.ADC_Mixer_Mode02 {0} CONFIG.ADC_Slice03_Enable {true} CONFIG.ADC_Data_Type03 {1} CONFIG.ADC_Decimation_Mode03 {1} CONFIG.ADC_Mixer_Type03 {2} CONFIG.ADC_Mixer_Mode03 {0} CONFIG.ADC1_Enable {1} CONFIG.ADC1_PLL_Enable {true} CONFIG.ADC1_Sampling_Rate {4.096} CONFIG.ADC1_Refclk_Freq {245.760} CONFIG.ADC1_Outclk_Freq {256.000} CONFIG.ADC1_Outdiv {3} CONFIG.ADC1_Fabric_Freq {512.000} CONFIG.ADC_Slice10_Enable {true} CONFIG.ADC_Data_Type10 {1} CONFIG.ADC_Decimation_Mode10 {1} CONFIG.ADC_Mixer_Type10 {2} CONFIG.ADC_Mixer_Mode10 {0} CONFIG.ADC_Slice11_Enable {true} CONFIG.ADC_Data_Type11 {1} CONFIG.ADC_Decimation_Mode11 {1} CONFIG.ADC_Mixer_Type11 {2} CONFIG.ADC_Mixer_Mode11 {0} CONFIG.ADC_Slice12_Enable {true} CONFIG.ADC_Data_Type12 {1} CONFIG.ADC_Decimation_Mode12 {1} CONFIG.ADC_Mixer_Type12 {2} CONFIG.ADC_Mixer_Mode12 {0} CONFIG.ADC_Slice13_Enable {true} CONFIG.ADC_Data_Type13 {1} CONFIG.ADC_Decimation_Mode13 {1} CONFIG.ADC_Mixer_Type13 {2} CONFIG.ADC_Mixer_Mode13 {0} CONFIG.ADC2_Enable {1} CONFIG.ADC2_PLL_Enable {true} CONFIG.ADC2_Sampling_Rate {4.096} CONFIG.ADC2_Refclk_Freq {245.760} CONFIG.ADC2_Outclk_Freq {256.000} CONFIG.ADC2_Outdiv {3} CONFIG.ADC2_Fabric_Freq {512.000} CONFIG.ADC_Slice20_Enable {true} CONFIG.ADC_Data_Type20 {1} CONFIG.ADC_Decimation_Mode20 {1} CONFIG.ADC_Mixer_Type20 {2} CONFIG.ADC_Mixer_Mode20 {0} CONFIG.ADC_Slice21_Enable {true} CONFIG.ADC_Data_Type21 {1} CONFIG.ADC_Decimation_Mode21 {1} CONFIG.ADC_Mixer_Type21 {2} CONFIG.ADC_Mixer_Mode21 {0} CONFIG.ADC_Slice22_Enable {true} CONFIG.ADC_Data_Type22 {1} CONFIG.ADC_Decimation_Mode22 {1} CONFIG.ADC_Mixer_Type22 {2} CONFIG.ADC_Mixer_Mode22 {0} CONFIG.ADC_Slice23_Enable {true} CONFIG.ADC_Data_Type23 {1} CONFIG.ADC_Decimation_Mode23 {1} CONFIG.ADC_Mixer_Type23 {2} CONFIG.ADC_Mixer_Mode23 {0} CONFIG.ADC3_Enable {1} CONFIG.ADC3_PLL_Enable {true} CONFIG.ADC3_Sampling_Rate {4.096} CONFIG.ADC3_Refclk_Freq {245.760} CONFIG.ADC3_Outclk_Freq {256.000} CONFIG.ADC3_Outdiv {3} CONFIG.ADC3_Fabric_Freq {512.000} CONFIG.ADC_Slice30_Enable {true} CONFIG.ADC_Data_Type30 {1} CONFIG.ADC_Decimation_Mode30 {1} CONFIG.ADC_Mixer_Type30 {2} CONFIG.ADC_Mixer_Mode30 {0} CONFIG.ADC_Slice31_Enable {true} CONFIG.ADC_Data_Type31 {1} CONFIG.ADC_Decimation_Mode31 {1} CONFIG.ADC_Mixer_Type31 {2} CONFIG.ADC_Mixer_Mode31 {0} CONFIG.ADC_Slice32_Enable {true} CONFIG.ADC_Data_Type32 {1} CONFIG.ADC_Decimation_Mode32 {1} CONFIG.ADC_Mixer_Type32 {2} CONFIG.ADC_Mixer_Mode32 {0} CONFIG.ADC_Slice33_Enable {true} CONFIG.ADC_Data_Type33 {1} CONFIG.ADC_Decimation_Mode33 {1} CONFIG.ADC_Mixer_Type33 {2} CONFIG.ADC_Mixer_Mode33 {0} CONFIG.DAC0_Enable {1} CONFIG.DAC0_PLL_Enable {true} CONFIG.DAC0_Sampling_Rate {6.554} CONFIG.DAC0_Refclk_Freq {247.321} CONFIG.DAC0_Outclk_Freq {409.625} CONFIG.DAC0_Fabric_Freq {409.625} CONFIG.DAC_Slice00_Enable {true} CONFIG.DAC_Interpolation_Mode00 {1} CONFIG.DAC_Mixer_Type00 {0} CONFIG.DAC_Slice01_Enable {true} CONFIG.DAC_Interpolation_Mode01 {1} CONFIG.DAC_Mixer_Type01 {0} CONFIG.DAC_Slice02_Enable {true} CONFIG.DAC_Interpolation_Mode02 {1} CONFIG.DAC_Mixer_Type02 {0} CONFIG.DAC_Slice03_Enable {true} CONFIG.DAC_Interpolation_Mode03 {1} CONFIG.DAC_Mixer_Type03 {0} CONFIG.DAC_Slice10_Enable {true} CONFIG.DAC_Interpolation_Mode10 {1} CONFIG.DAC_Mixer_Type10 {0} CONFIG.DAC_Slice11_Enable {true} CONFIG.DAC_Interpolation_Mode11 {1} CONFIG.DAC_Mixer_Type11 {0} CONFIG.DAC_Slice12_Enable {true} CONFIG.DAC_Interpolation_Mode12 {1} CONFIG.DAC_Mixer_Type12 {0}] [get_bd_cells usp_rf_data_converter_0]
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc0_clk' frequency is set to 256000000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc1_clk' frequency is set to 256000000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc2_clk' frequency is set to 256000000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc3_clk' frequency is set to 256000000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 409625000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac1_clk' frequency is set to 409625000
# set_property -dict [list CONFIG.ADC_Slice02_Enable {false} CONFIG.ADC_Data_Type02 {0} CONFIG.ADC_Decimation_Mode02 {0} CONFIG.ADC_Mixer_Type02 {3} CONFIG.ADC_Slice03_Enable {false} CONFIG.ADC_Data_Type03 {0} CONFIG.ADC_Decimation_Mode03 {0} CONFIG.ADC_Mixer_Type03 {3} CONFIG.ADC1_Enable {0} CONFIG.ADC1_PLL_Enable {false} CONFIG.ADC1_Refclk_Freq {4096.000} CONFIG.ADC1_Fabric_Freq {0.0} CONFIG.ADC_Slice10_Enable {false} CONFIG.ADC_Data_Type10 {0} CONFIG.ADC_Decimation_Mode10 {0} CONFIG.ADC_Mixer_Type10 {3} CONFIG.ADC_Slice11_Enable {false} CONFIG.ADC_Data_Type11 {0} CONFIG.ADC_Decimation_Mode11 {0} CONFIG.ADC_Mixer_Type11 {3} CONFIG.ADC_Slice12_Enable {false} CONFIG.ADC_Data_Type12 {0} CONFIG.ADC_Decimation_Mode12 {0} CONFIG.ADC_Mixer_Type12 {3} CONFIG.ADC_Slice13_Enable {false} CONFIG.ADC_Data_Type13 {0} CONFIG.ADC_Decimation_Mode13 {0} CONFIG.ADC_Mixer_Type13 {3} CONFIG.ADC2_Enable {0} CONFIG.ADC2_PLL_Enable {false} CONFIG.ADC2_Refclk_Freq {4096.000} CONFIG.ADC2_Fabric_Freq {0.0} CONFIG.ADC_Slice20_Enable {false} CONFIG.ADC_Data_Type20 {0} CONFIG.ADC_Decimation_Mode20 {0} CONFIG.ADC_Mixer_Type20 {3} CONFIG.ADC_Slice21_Enable {false} CONFIG.ADC_Data_Type21 {0} CONFIG.ADC_Decimation_Mode21 {0} CONFIG.ADC_Mixer_Type21 {3} CONFIG.ADC_Slice22_Enable {false} CONFIG.ADC_Data_Type22 {0} CONFIG.ADC_Decimation_Mode22 {0} CONFIG.ADC_Mixer_Type22 {3} CONFIG.ADC_Slice23_Enable {false} CONFIG.ADC_Data_Type23 {0} CONFIG.ADC_Decimation_Mode23 {0} CONFIG.ADC_Mixer_Type23 {3} CONFIG.ADC3_Enable {0} CONFIG.ADC3_PLL_Enable {false} CONFIG.ADC3_Refclk_Freq {4096.000} CONFIG.ADC3_Fabric_Freq {0.0} CONFIG.ADC_Slice30_Enable {false} CONFIG.ADC_Data_Type30 {0} CONFIG.ADC_Decimation_Mode30 {0} CONFIG.ADC_Mixer_Type30 {3} CONFIG.ADC_Slice31_Enable {false} CONFIG.ADC_Data_Type31 {0} CONFIG.ADC_Decimation_Mode31 {0} CONFIG.ADC_Mixer_Type31 {3} CONFIG.ADC_Slice32_Enable {false} CONFIG.ADC_Data_Type32 {0} CONFIG.ADC_Decimation_Mode32 {0} CONFIG.ADC_Mixer_Type32 {3} CONFIG.ADC_Slice33_Enable {false} CONFIG.ADC_Data_Type33 {0} CONFIG.ADC_Decimation_Mode33 {0} CONFIG.ADC_Mixer_Type33 {3} CONFIG.DAC0_Enable {0} CONFIG.DAC0_PLL_Enable {false} CONFIG.DAC0_Refclk_Freq {6554.000} CONFIG.DAC0_Fabric_Freq {0.0} CONFIG.DAC_Slice00_Enable {false} CONFIG.DAC_Interpolation_Mode00 {0} CONFIG.DAC_Mixer_Type00 {3} CONFIG.DAC_Slice01_Enable {false} CONFIG.DAC_Interpolation_Mode01 {0} CONFIG.DAC_Mixer_Type01 {3} CONFIG.DAC_Slice02_Enable {false} CONFIG.DAC_Interpolation_Mode02 {0} CONFIG.DAC_Mixer_Type02 {3} CONFIG.DAC_Slice03_Enable {false} CONFIG.DAC_Interpolation_Mode03 {0} CONFIG.DAC_Mixer_Type03 {3} CONFIG.DAC_Slice10_Enable {false} CONFIG.DAC_Interpolation_Mode10 {0} CONFIG.DAC_Mixer_Type10 {3} CONFIG.DAC_Slice11_Enable {false} CONFIG.DAC_Interpolation_Mode11 {0} CONFIG.DAC_Mixer_Type11 {3} CONFIG.DAC_Slice12_Enable {false} CONFIG.DAC_Interpolation_Mode12 {0} CONFIG.DAC_Mixer_Type12 {3}] [get_bd_cells usp_rf_data_converter_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ADC_Data_Type30' from '1' to '0' has been ignored for IP 'usp_rf_data_converter_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ADC_Data_Type20' from '1' to '0' has been ignored for IP 'usp_rf_data_converter_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ADC_Data_Type10' from '1' to '0' has been ignored for IP 'usp_rf_data_converter_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ADC_Data_Type31' from '1' to '0' has been ignored for IP 'usp_rf_data_converter_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ADC_Data_Type21' from '1' to '0' has been ignored for IP 'usp_rf_data_converter_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ADC_Data_Type11' from '1' to '0' has been ignored for IP 'usp_rf_data_converter_0'
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc0_clk' frequency is set to 256000000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac1_clk' frequency is set to 409625000
# update_compile_order -fileset sources_1
# update_compile_order -fileset sources_1
# validate_bd_design
WARNING: [SMARTCONNECT-2] Port S01_AXI of /axi_smc is connected to an infrastructure IP (/adc_hp0_interconnect/xbar).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /adc_hp0_interconnect/xbar.
WARNING: [SMARTCONNECT-2] Port S02_AXI of /axi_smc is connected to an infrastructure IP (/dac_hp1_interconnect/xbar).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /dac_hp1_interconnect/xbar.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(512) on '/adc_dma_block/axi_dma_1' with propagated value(256). Command ignored
WARNING: [xilinx.com:ip:smartconnect:1.0-1] zcu111_rfsoc_trd_axi_smc_0: Multiple MEP_IDENTIFIER values detected on non-cascading port /S01_AXI.  Choosing 1 to as port MEP_IDENTIFIER and discarding others.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] zcu111_rfsoc_trd_axi_smc_0: Multiple MEP_IDENTIFIER values detected on non-cascading port /S02_AXI.  Choosing 3 to as port MEP_IDENTIFIER and discarding others.
xit::source_ipfile: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2958.578 ; gain = 0.000
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ddr4_0/C0_DDR4_S_AXI(0) and /axi_smc/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ddr4_0/C0_DDR4_S_AXI(0) and /axi_smc/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_perf_mon_0/SLOT_0_AXI(0) and /axi_smc/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_perf_mon_0/SLOT_0_AXI(0) and /axi_smc/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /adc_0001/filter_decim/fir2_dec_0/s_axis(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 256} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}) and /adc_0001/filter_decim/axis_data_fifo_dac0/M_AXIS(undef)
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /adc_0001/filter_decim/fir1_dec_0/s_axis(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 256} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}) and /adc_0001/filter_decim/axis_data_fifo_dac2/M_AXIS(undef)
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /adc_0001/filter_decim/fir0_dec_0/s_axis(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 256} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}) and /adc_0001/filter_decim/axis_data_fifo_dac3/M_AXIS(undef)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /adc_hp0_interconnect/m01_couplers/auto_rs/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /adc_hp0_interconnect/m01_couplers/auto_rs/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(1) and /dac_hp1_interconnect/m00_couplers/auto_rs/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(1) and /dac_hp1_interconnect/m00_couplers/auto_rs/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /filter_interpln/fir2_intp_1/s_axis(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 256} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}) and /filter_interpln/axis_data_fifo_dac0/M_AXIS(undef)
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /filter_interpln/fir1_intp_0/s_axis(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 256} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}) and /filter_interpln/axis_data_fifo_dac2/M_AXIS(undef)
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /filter_interpln/fir0_intp_0/s_axis(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 256} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}) and /filter_interpln/axis_data_fifo_dac3/M_AXIS(undef)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m00_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/tier2_xbar_0/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m00_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/tier2_xbar_0/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m02_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/tier2_xbar_0/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m02_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/tier2_xbar_0/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m03_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/tier2_xbar_0/M03_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m03_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/tier2_xbar_0/M03_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m04_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/tier2_xbar_0/M04_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m04_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/tier2_xbar_0/M04_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m08_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/tier2_xbar_1/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m08_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/tier2_xbar_1/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m13_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/tier2_xbar_1/M05_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m13_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/tier2_xbar_1/M05_AXI(16)
WARNING: [BD 41-927] Following properties on pin /adc_channel_mux_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ddr4_0_0_c0_ddr4_ui_clk 
WARNING: [BD 41-927] Following properties on pin /adc_0001/tlast_gen_v1_0_0/axis_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ddr4_0_0_c0_ddr4_ui_clk 
WARNING: [BD 41-927] Following properties on pin /adc_0001/tlast_gen_v1_0_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_zynq_ultra_ps_e_0_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /adc_0001/I_Q_Merge/adc_strm_mux_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ADC_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /adc_0001/I_Q_Merge/sync_3/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ADC_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /adc_0001/filter_decim/adc_strm_demux_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ADC_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /adc_0001/filter_decim/adc_strm_mux_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ADC_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /adc_0001/filter_decim/fir0_dec_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ADC_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /adc_0001/filter_decim/fir1_dec_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ADC_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /adc_0001/filter_decim/fir2_dec_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ADC_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /adc_0001/filter_decim/sync_3/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ADC_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /adc_0001/soft_reset/sync_0/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ADC_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /adc_0001/soft_reset/sync_1/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_zynq_ultra_ps_e_0_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /adc_0001/soft_reset/sync_2/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ddr4_0_0_c0_ddr4_ui_clk 
WARNING: [BD 41-927] Following properties on pin /adc_dma_block/sync_1/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ddr4_0_0_c0_ddr4_ui_clk 
WARNING: [BD 41-927] Following properties on pin /adc_dma_block/sync_2/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ddr4_0_0_c0_ddr4_ui_clk 
WARNING: [BD 41-927] Following properties on pin /adc_dma_block/sync_3/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ddr4_0_0_c0_ddr4_ui_clk 
WARNING: [BD 41-927] Following properties on pin /adc_dma_block/sync_4/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ddr4_0_0_c0_ddr4_ui_clk 
WARNING: [BD 41-927] Following properties on pin /clk_block/adc_sync/sync_1/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ADC_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /clk_block/dac_sync/sync_1/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_usp_rf_data_converter_0_0_clk_dac1 
WARNING: [BD 41-927] Following properties on pin /dac_dma_block/arbiter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ddr4_0_0_c0_ddr4_ui_clk 
WARNING: [BD 41-927] Following properties on pin /dac_dma_block/sync_0/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ddr4_0_0_c0_ddr4_ui_clk 
WARNING: [BD 41-927] Following properties on pin /dac_tile1_block3/adc_strm_mux_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_usp_rf_data_converter_0_0_clk_dac1 
WARNING: [BD 41-927] Following properties on pin /dac_tile1_block3/soft_reset_gen/sync_0/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_ddr4_0_0_c0_ddr4_ui_clk 
WARNING: [BD 41-927] Following properties on pin /dac_tile1_block3/soft_reset_gen/sync_1/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_usp_rf_data_converter_0_0_clk_dac1 
WARNING: [BD 41-927] Following properties on pin /filter_interpln/adc_strm_demux_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_usp_rf_data_converter_0_0_clk_dac1 
WARNING: [BD 41-927] Following properties on pin /filter_interpln/adc_strm_mux_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_usp_rf_data_converter_0_0_clk_dac1 
WARNING: [BD 41-927] Following properties on pin /filter_interpln/fir0_intp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_usp_rf_data_converter_0_0_clk_dac1 
WARNING: [BD 41-927] Following properties on pin /filter_interpln/fir1_intp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_usp_rf_data_converter_0_0_clk_dac1 
WARNING: [BD 41-927] Following properties on pin /filter_interpln/fir2_intp_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_usp_rf_data_converter_0_0_clk_dac1 
WARNING: [BD 41-927] Following properties on pin /filter_interpln/sync_3/dest_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zcu111_rfsoc_trd_usp_rf_data_converter_0_0_clk_dac1 
validate_bd_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:54 . Memory (MB): peak = 2961.906 ; gain = 24.398
# save_bd_design
Wrote  : <C:\SSRIPDesign_1x1\project\zcu111_rfsoc_trd.srcs\sources_1\bd\zcu111_rfsoc_trd\zcu111_rfsoc_trd.bd> 
Wrote  : <C:/SSRIPDesign_1x1/project/zcu111_rfsoc_trd.srcs/sources_1/bd/zcu111_rfsoc_trd/ui/bd_d6716940.ui> 
save_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2994.922 ; gain = 20.727
# update_compile_order -fileset sources_1
# regenerate_bd_layout
# save_bd_design
Wrote  : <C:/SSRIPDesign_1x1/project/zcu111_rfsoc_trd.srcs/sources_1/bd/zcu111_rfsoc_trd/ui/bd_d6716940.ui> 
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets axi_perf_mon_0_interrupt] [get_bd_intf_nets ps8_0_axi_periph_M04_AXI] [get_bd_cells axi_perf_mon_0]
create_project Basic_1x1 C:/Basic_1x1 -part xczu28dr-ffvg1517-2-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
set_property board_part xilinx.com:zcu111:part0:1.2 [current_project]
WARNING: [filemgmt 56-316] Unable to set the workflow value for memory map. The only allowable values are simulation or implementation. You specified a value of , this is not allowed.
WARNING: [filemgmt 56-316] Unable to set the workflow value for memory map. The only allowable values are simulation or implementation. You specified a value of , this is not allowed.
WARNING: [filemgmt 56-316] Unable to set the workflow value for memory map. The only allowable values are simulation or implementation. You specified a value of , this is not allowed.
WARNING: [filemgmt 56-316] Unable to set the workflow value for memory map. The only allowable values are simulation or implementation. You specified a value of , this is not allowed.
set_property target_language VHDL [current_project]
WARNING: [filemgmt 56-316] Unable to set the workflow value for memory map. The only allowable values are simulation or implementation. You specified a value of , this is not allowed.
WARNING: [filemgmt 56-316] Unable to set the workflow value for memory map. The only allowable values are simulation or implementation. You specified a value of , this is not allowed.
WARNING: [filemgmt 56-316] Unable to set the workflow value for memory map. The only allowable values are simulation or implementation. You specified a value of , this is not allowed.
WARNING: [filemgmt 56-316] Unable to set the workflow value for memory map. The only allowable values are simulation or implementation. You specified a value of , this is not allowed.
create_bd_design "design_1"
Wrote  : <C:\Basic_1x1\Basic_1x1.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3245.023 ; gain = 24.371
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 zynq_ultra_ps_e_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:usp_rf_data_converter:2.1 usp_rf_data_converter_0
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc0_clk' frequency is set to 15625000
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ddr4:2.2 ddr4_0
create_bd_cell: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3526.141 ; gain = 97.871
endgroup
delete_bd_objs [get_bd_cells ddr4_0]
current_project zcu111_rfsoc_trd
current_project Basic_1x1
set_property -dict [list CONFIG.ADC0_Enable {0} CONFIG.ADC0_Fabric_Freq {0.0} CONFIG.ADC_Slice00_Enable {false} CONFIG.ADC_Decimation_Mode00 {0} CONFIG.ADC_Mixer_Type00 {3} CONFIG.ADC_Slice01_Enable {false} CONFIG.ADC_Decimation_Mode01 {0} CONFIG.ADC_Mixer_Type01 {3} CONFIG.DAC0_Enable {1} CONFIG.DAC0_Fabric_Freq {400.000} CONFIG.DAC_Slice00_Enable {true} CONFIG.DAC_Interpolation_Mode00 {1} CONFIG.DAC_Mixer_Type00 {0}] [get_bd_cells usp_rf_data_converter_0]
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 50000000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.2 axi_fifo_mm_s_0
endgroup
set_property location {1 85 -463} [get_bd_cells axi_fifo_mm_s_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
set_property location {1 110 -457} [get_bd_cells axis_data_fifo_0]
delete_bd_objs [get_bd_cells axi_fifo_mm_s_0]
set_property -dict [list CONFIG.FIFO_DEPTH {2048} CONFIG.FIFO_MEMORY_TYPE {block}] [get_bd_cells axis_data_fifo_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins usp_rf_data_converter_0/s00_axis]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/usp_rf_data_converter_0/s_axi} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins usp_rf_data_converter_0/s_axi]
Slave segment </usp_rf_data_converter_0/s_axi/Reg> is being mapped into address space </zynq_ultra_ps_e_0/Data> at <0x8000_0000 [ 256K ]>
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/zynq_ultra_ps_e_0/pl_clk0 (96 MHz)" }  [get_bd_pins usp_rf_data_converter_0/s0_axis_aclk]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property location {5 1259 -472} [get_bd_cells usp_rf_data_converter_0]
set_property location {2 826 -444} [get_bd_cells axis_data_fifo_0]
regenerate_bd_layout
current_project zcu111_rfsoc_trd
startgroup
current_project Basic_1x1
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {3 1112 -170} [get_bd_cells axi_dma_0]
regenerate_bd_layout
set_property -dict [list CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_include_mm2s {1} CONFIG.c_include_s2mm {0}] [get_bd_cells axi_dma_0]
current_project zcu111_rfsoc_trd
current_project Basic_1x1
set_property location {2 797 575} [get_bd_cells axi_dma_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PSU__GPIO_EMIO__PERIPHERAL__ENABLE {1}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (96 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (96 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_dma_0/S_AXI_LITE} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
Slave segment </axi_dma_0/S_AXI_LITE/Reg> is being mapped into address space </zynq_ultra_ps_e_0/Data> at <0x8004_0000 [ 4K ]>
set_property location {3 1142 558} [get_bd_cells axi_dma_0]
current_project zcu111_rfsoc_trd
current_project Basic_1x1
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {0} CONFIG.PSU__USE__M_AXI_GP0 {1}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (96 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (96 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/usp_rf_data_converter_0/s_axi} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD]
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (96 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (96 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/usp_rf_data_converter_0/s_axi} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {0} CONFIG.PSU__USE__M_AXI_GP0 {1}] [get_bd_cells zynq_ultra_ps_e_0]'
INFO: [Common 17-17] undo 'startgroup'
undo: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3913.324 ; gain = 35.707
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PSU__USE__S_AXI_GP2 {1}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_SG} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP0_FPD]
Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW> is being mapped into address space </axi_dma_0/Data_SG> at <0x0000_0000 [ 2G ]>
Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> is being mapped into address space </axi_dma_0/Data_SG> at <0xFF00_0000 [ 16M ]>
INFO: [BD 41-1051] The usage register of slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM does not match the usage memory of address space /axi_dma_0/Data_SG and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding </zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> from </axi_dma_0/Data_SG>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (96 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (96 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]
Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW> is being mapped into address space </axi_dma_0/Data_MM2S> at <0x0000_0000 [ 2G ]>
Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> is being mapped into address space </axi_dma_0/Data_MM2S> at <0xFF00_0000 [ 16M ]>
INFO: [BD 41-1051] The usage register of slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM does not match the usage memory of address space /axi_dma_0/Data_MM2S and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding </zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> from </axi_dma_0/Data_MM2S>
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [BD 41-1684] Pin /zynq_ultra_ps_e_0/maxihpm0_lpd_aclk is now disabled. All connections to this pin have been removed. 
apply_bd_automation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3937.781 ; gain = 20.406
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/usp_rf_data_converter_0/s_axi} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD]
WARNING: [xilinx.com:ip:zynq_ultra_ps_e:3.3-1] /zynq_ultra_ps_e_0</axi_smc/M00_AXI> of </axi_smc> is connected to </zynq_ultra_ps_e_0>. To avoid loops, any interface from </zynq_ultra_ps_e_0> should not be connected to </zynq_ultra_ps_e_0> using </axi_smc>
Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI> is being mapped into address space </axi_dma_0/Data_MM2S> at <0xC000_0000 [ 512M ]>
Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI> is being mapped into address space </axi_dma_0/Data_SG> at <0xC000_0000 [ 512M ]>
Slave segment </axi_dma_0/S_AXI_LITE/Reg> is being mapped into address space </zynq_ultra_ps_e_0/Data> at <0xA000_0000 [ 4K ]>
Slave segment </usp_rf_data_converter_0/s_axi/Reg> is being mapped into address space </zynq_ultra_ps_e_0/Data> at <0xA004_0000 [ 256K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD} Slave {/usp_rf_data_converter_0/s_axi} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]
WARNING: [xilinx.com:ip:zynq_ultra_ps_e:3.3-1] /zynq_ultra_ps_e_0</axi_smc/M00_AXI> of </axi_smc> is connected to </zynq_ultra_ps_e_0>. To avoid loops, any interface from </zynq_ultra_ps_e_0> should not be connected to </zynq_ultra_ps_e_0> using </axi_smc>
endgroup
regenerate_bd_layout
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
startgroup
set_property -dict [list CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {0}] [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
endgroup
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
startgroup
set_property -dict [list CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {0} CONFIG.PSU__UART0__PERIPHERAL__ENABLE {0} CONFIG.PSU__UART1__PERIPHERAL__ENABLE {0} CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {0} CONFIG.PSU__SATA__PERIPHERAL__ENABLE {0}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_data_fifo_0]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {32}] [get_bd_cells axis_data_fifo_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axi_mm2s_data_width {256} CONFIG.c_m_axis_mm2s_tdata_width {256} CONFIG.c_mm2s_burst_size {2}] [get_bd_cells axi_dma_0]
endgroup
create_bd_port -dir O v00
startgroup
connect_bd_net [get_bd_ports v00] [get_bd_pins usp_rf_data_converter_0/clk_dac0]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports v00] [get_bd_pins usp_rf_data_converter_0/clk_dac0]'
INFO: [Common 17-17] undo 'startgroup'
current_project zcu111_rfsoc_trd
current_project Basic_1x1
reset_property CLASS [get_bd_ports v00]
ERROR: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
delete_bd_objs [get_bd_ports v00]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins usp_rf_data_converter_0/vout00]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {2}] [get_bd_cells ps8_0_axi_periph]
delete_bd_objs [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM0_LPD] [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM1_FPD]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD} Slave {/usp_rf_data_converter_0/s_axi} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]
WARNING: [xilinx.com:ip:zynq_ultra_ps_e:3.3-1] /zynq_ultra_ps_e_0</axi_smc/M00_AXI> of </axi_smc> is connected to </zynq_ultra_ps_e_0>. To avoid loops, any interface from </zynq_ultra_ps_e_0> should not be connected to </zynq_ultra_ps_e_0> using </axi_smc>
Slave segment </axi_dma_0/S_AXI_LITE/Reg> is being mapped into address space </zynq_ultra_ps_e_0/Data> at <0xA000_0000 [ 4K ]>
Slave segment </usp_rf_data_converter_0/s_axi/Reg> is being mapped into address space </zynq_ultra_ps_e_0/Data> at <0xA004_0000 [ 256K ]>
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {2}] [get_bd_cells ps8_0_axi_periph]
delete_bd_objs [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM0_FPD]
endgroup
delete_bd_objs [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM1_FPD]
connect_bd_intf_net [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD] -boundary_type upper [get_bd_intf_pins ps8_0_axi_periph/S00_AXI]
current_project zcu111_rfsoc_trd
current_project Basic_1x1
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD} Slave {/usp_rf_data_converter_0/s_axi} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]
WARNING: [xilinx.com:ip:zynq_ultra_ps_e:3.3-1] /zynq_ultra_ps_e_0</axi_smc/M00_AXI> of </axi_smc> is connected to </zynq_ultra_ps_e_0>. To avoid loops, any interface from </zynq_ultra_ps_e_0> should not be connected to </zynq_ultra_ps_e_0> using </axi_smc>
Slave segment </axi_dma_0/S_AXI_LITE/Reg> is being mapped into address space </zynq_ultra_ps_e_0/Data> at <0xA000_0000 [ 4K ]>
Slave segment </usp_rf_data_converter_0/s_axi/Reg> is being mapped into address space </zynq_ultra_ps_e_0/Data> at <0xA004_0000 [ 256K ]>
set_property location {3 940 215} [get_bd_cells zynq_ultra_ps_e_0]
set_property location {2 434 223} [get_bd_cells axi_smc]
set_property location {2 412 462} [get_bd_cells axi_dma_0]
set_property location {3 973 460} [get_bd_cells rst_ps8_0_96M]
set_property location {2.5 1446 501} [get_bd_cells axis_data_fifo_0]
set_property location {3 1465 -12} [get_bd_cells ps8_0_axi_periph]
set_property location {3.5 1732 500} [get_bd_cells usp_rf_data_converter_0]
set_property location {4 1723 255} [get_bd_cells usp_rf_data_converter_0]
set_property location {1990 235} [get_bd_intf_ports vout00_0]
regenerate_bd_layout
current_project zcu111_rfsoc_trd
current_project Basic_1x1
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins usp_rf_data_converter_0/sysref_in]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins usp_rf_data_converter_0/dac0_clk]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Basic_1x1\Basic_1x1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
current_project zcu111_rfsoc_trd
current_project Basic_1x1
file mkdir C:/Basic_1x1/Basic_1x1.srcs/constrs_1
file mkdir C:/Basic_1x1/Basic_1x1.srcs/constrs_1/new
close [ open C:/Basic_1x1/Basic_1x1.srcs/constrs_1/new/placing_constraints.xdc w ]
add_files -fileset constrs_1 C:/Basic_1x1/Basic_1x1.srcs/constrs_1/new/placing_constraints.xdc
current_project zcu111_rfsoc_trd
current_project Basic_1x1
set_property name sysref_in [get_bd_intf_ports sysref_in_0]
set_property name dac0_clk [get_bd_intf_ports dac0_clk_0]
current_project zcu111_rfsoc_trd
current_project Basic_1x1
current_project zcu111_rfsoc_trd
current_project Basic_1x1
set_property name CLK_DIFF_2_SYSREF [get_bd_intf_ports sysref_in]
save_bd_design
Wrote  : <C:\Basic_1x1\Basic_1x1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4068.609 ; gain = 0.000
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 4068.609 ; gain = 25.109
generate_target all [get_files  C:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> is excluded from all addressing paths.
Wrote  : <C:\Basic_1x1\Basic_1x1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] design_1_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM1_FPD'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usp_rf_data_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_96M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:01:29 ; elapsed = 00:01:26 . Memory (MB): peak = 4154.059 ; gain = 85.449
catch { config_ip_cache -export [get_ips -all design_1_zynq_ultra_ps_e_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_usp_rf_data_converter_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axis_data_fifo_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps8_0_96M_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files C:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 6 {design_1_zynq_ultra_ps_e_0_0_synth_1 design_1_usp_rf_data_converter_0_0_synth_1 design_1_axis_data_fifo_0_0_synth_1 design_1_xbar_0_synth_1 design_1_rst_ps8_0_96M_0_synth_1 design_1_axi_dma_0_0_synth_1 design_1_axi_smc_0_synth_1 design_1_auto_ds_0_synth_1 design_1_auto_pc_0_synth_1 design_1_auto_ds_1_synth_1 design_1_auto_pc_1_synth_1}
[Wed Nov 20 10:41:30 2019] Launched design_1_zynq_ultra_ps_e_0_0_synth_1, design_1_usp_rf_data_converter_0_0_synth_1, design_1_axis_data_fifo_0_0_synth_1, design_1_xbar_0_synth_1, design_1_rst_ps8_0_96M_0_synth_1, design_1_axi_dma_0_0_synth_1, design_1_axi_smc_0_synth_1, design_1_auto_ds_0_synth_1, design_1_auto_pc_0_synth_1, design_1_auto_ds_1_synth_1, design_1_auto_pc_1_synth_1...
Run output will be captured here:
design_1_zynq_ultra_ps_e_0_0_synth_1: C:/Basic_1x1/Basic_1x1.runs/design_1_zynq_ultra_ps_e_0_0_synth_1/runme.log
design_1_usp_rf_data_converter_0_0_synth_1: C:/Basic_1x1/Basic_1x1.runs/design_1_usp_rf_data_converter_0_0_synth_1/runme.log
design_1_axis_data_fifo_0_0_synth_1: C:/Basic_1x1/Basic_1x1.runs/design_1_axis_data_fifo_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Basic_1x1/Basic_1x1.runs/design_1_xbar_0_synth_1/runme.log
design_1_rst_ps8_0_96M_0_synth_1: C:/Basic_1x1/Basic_1x1.runs/design_1_rst_ps8_0_96M_0_synth_1/runme.log
design_1_axi_dma_0_0_synth_1: C:/Basic_1x1/Basic_1x1.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_axi_smc_0_synth_1: C:/Basic_1x1/Basic_1x1.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_auto_ds_0_synth_1: C:/Basic_1x1/Basic_1x1.runs/design_1_auto_ds_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Basic_1x1/Basic_1x1.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_auto_ds_1_synth_1: C:/Basic_1x1/Basic_1x1.runs/design_1_auto_ds_1_synth_1/runme.log
design_1_auto_pc_1_synth_1: C:/Basic_1x1/Basic_1x1.runs/design_1_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Basic_1x1/Basic_1x1.ip_user_files/sim_scripts -ip_user_files_dir C:/Basic_1x1/Basic_1x1.ip_user_files -ipstatic_source_dir C:/Basic_1x1/Basic_1x1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Basic_1x1/Basic_1x1.cache/compile_simlib/modelsim} {questa=C:/Basic_1x1/Basic_1x1.cache/compile_simlib/questa} {riviera=C:/Basic_1x1/Basic_1x1.cache/compile_simlib/riviera} {activehdl=C:/Basic_1x1/Basic_1x1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 6
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
ERROR: [Common 17-70] Application Exception: Top module not set for fileset 'sources_1'. Please ensure that a valid value is provided for 'top'. The value for 'top' can be set/changed using the 'Top Module Name' field under 'Project Settings', or using the 'set_property top' Tcl command (e.g. set_property top <name> [current_fileset]).
reset_run design_1_auto_ds_1_synth_1
reset_run design_1_auto_pc_1_synth_1
archive_project C:/Users/rruiz/Documents/Basic_1x1.xpr.zip -temp_dir C:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR' for archiving project
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'design_1_usp_rf_data_converter_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_axi_dma_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_axi_smc_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_ds_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_pc_0_synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_usp_rf_data_converter_0_0' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_usp_rf_data_converter_0_0' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_usp_rf_data_converter_0_0' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_usp_rf_data_converter_0_0' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_usp_rf_data_converter_0_0' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_dma_0_0' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_dma_0_0' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_dma_0_0' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_dma_0_0' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_dma_0_0' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_smc_0' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_smc_0' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_smc_0' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_smc_0' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_smc_0' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_0' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_0' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_0' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_0' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_0' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_1' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_1' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_1' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_1' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_1' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl'. Please regenerate to continue.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_'.
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0.dcp' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0.dcp'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_stub.v' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_stub.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_stub.vhdl' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_stub.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_sim_netlist.v' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_sim_netlist.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_sim_netlist.vhdl' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_sim_netlist.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_stub.v' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_stub.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_stub.vhdl' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_stub.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_sim_netlist.v' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_sim_netlist.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_sim_netlist.vhdl' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_sim_netlist.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_stub.v' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_stub.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_stub.vhdl' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_stub.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_sim_netlist.v' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_sim_netlist.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_sim_netlist.vhdl' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_sim_netlist.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl' to 'c:/Users/rruiz/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-QHBGQFR/PrjAr/_X_/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl'
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_zynq_ultra_ps_e_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_usp_rf_data_converter_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axis_data_fifo_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_rst_ps8_0_96M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_dma_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_smc_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_auto_ds_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_auto_pc_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_auto_ds_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_auto_pc_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'design_1_zynq_ultra_ps_e_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_usp_rf_data_converter_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axis_data_fifo_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_rst_ps8_0_96M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_dma_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_smc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_auto_ds_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_auto_pc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_auto_ds_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_auto_pc_1_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_auto_ds_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_auto_ds_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_auto_ds_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_auto_ds_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_auto_pc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_auto_pc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_auto_pc_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_auto_pc_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_dma_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_dma_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_smc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_smc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axis_data_fifo_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axis_data_fifo_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rst_ps8_0_96M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rst_ps8_0_96M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_usp_rf_data_converter_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_usp_rf_data_converter_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_zynq_ultra_ps_e_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_zynq_ultra_ps_e_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
