// Top-level design

module Timing