/*
 * *******************************************************************************
 * * # License 
 * * Copyright 2022 Silicon Laboratories Inc. www.silabs.com 
 * *******************************************************************************
 * * 
 * * SPDX-License-Identifier: Zlib 
 * * 
 * * The licensor of this software is Silicon Laboratories Inc. 
 * * 
 * * This software is provided 'as-is', without any express or implied 
 * * warranty. In no event will the authors be held liable for any damages 
 * * arising from the use of this software. 
 * * 
 * * Permission is granted to anyone to use this software for any purpose, 
 * * including commercial applications, and to alter it and redistribute it 
 * * freely, subject to the following restrictions: 
 * * 
 * * 1. The origin of this software must not be misrepresented; you must not 
 * * claim that you wrote the original software. If you use this software 
 * * in a product, an acknowledgment in the product documentation would be 
 * * appreciated but is not required. 
 * * 2. Altered source versions must be plainly marked as such, and must not be 
 * * misrepresented as being the original software. 
 * * 3. This notice may not be removed or altered from any source distribution. 
 * * 
 * *******************************************************************************
 *
 * @file     TREMO.h
 * @brief    CMSIS HeaderFile
 * @version  1.6.2
 * @date     Tue May  7 08:32:19 2024
 * @note     Generated by SVDConv V3.3.43
 *           from File 'D:/EFR32/efr32_radio/svd/tremo.svd',
 *           last modified on Mon Apr 15 16:59:10 2024
 */


/** @addtogroup 
  * @{
  */


/** @addtogroup TREMO
  * @{
  */


#ifndef TREMO_H
#define TREMO_H

#ifdef __cplusplus
extern "C" {
#endif


/** @addtogroup Configuration_of_CMSIS
  * @{
  */



/* =========================================================================================================================== */
/* ================                                Interrupt Number Definition                                ================ */
/* =========================================================================================================================== */

typedef enum {
/* =======================================  ARM Cortex-M4 Specific Interrupt Numbers  ======================================== */
  Reset_IRQn                = -15,              /*!< -15  Reset Vector, invoked on Power up and warm reset                     */
  NonMaskableInt_IRQn       = -14,              /*!< -14  Non maskable Interrupt, cannot be stopped or preempted               */
  HardFault_IRQn            = -13,              /*!< -13  Hard Fault, all classes of Fault                                     */
  MemoryManagement_IRQn     = -12,              /*!< -12  Memory Management, MPU mismatch, including Access Violation
                                                     and No Match                                                              */
  BusFault_IRQn             = -11,              /*!< -11  Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory
                                                     related Fault                                                             */
  UsageFault_IRQn           = -10,              /*!< -10  Usage Fault, i.e. Undef Instruction, Illegal State Transition        */
  SVCall_IRQn               =  -5,              /*!< -5 System Service Call via SVC instruction                                */
  DebugMonitor_IRQn         =  -4,              /*!< -4 Debug Monitor                                                          */
  PendSV_IRQn               =  -2,              /*!< -2 Pendable request for system service                                    */
  SysTick_IRQn              =  -1,              /*!< -1 System Tick Timer                                                      */
/* ===========================================  TREMO Specific Interrupt Numbers  ============================================ */
  SEC_IRQn                  =   0,              /*!< 0  SEC                                                                    */
  RTC_IRQn                  =   1,              /*!< 1  RTC                                                                    */
  WDG_IRQn                  =   2,              /*!< 2  WDG                                                                    */
  EFC_IRQn                  =   3,              /*!< 3  EFC                                                                    */
  UART3_IRQn                =   4,              /*!< 4  UART3                                                                  */
  UART0_IRQn                =   6,              /*!< 6  UART0                                                                  */
  UART1_IRQn                =   7,              /*!< 7  UART1                                                                  */
  UART2_IRQn                =   8,              /*!< 8  UART2                                                                  */
  LPUART_IRQn               =   9,              /*!< 9  LPUART                                                                 */
  SSP0_IRQn                 =  10,              /*!< 10 SSP0                                                                   */
  SSP1_IRQn                 =  11,              /*!< 11 SSP1                                                                   */
  QSPI_IRQn                 =  12,              /*!< 12 QSPI                                                                   */
  I2C0_IRQn                 =  13,              /*!< 13 I2C0                                                                   */
  I2C1_IRQn                 =  14,              /*!< 14 I2C1                                                                   */
  ADC_IRQn                  =  16,              /*!< 16 ADC                                                                    */
  AFEC_IRQn                 =  17,              /*!< 17 AFEC                                                                   */
  SSP2_IRQn                 =  18,              /*!< 18 SSP2                                                                   */
  DMA1_IRQn                 =  19,              /*!< 19 DMA1                                                                   */
  DAC_IRQn                  =  20,              /*!< 20 DAC                                                                    */
  LORA_IRQn                 =  21,              /*!< 21 LORA                                                                   */
  GPIO_IRQn                 =  22,              /*!< 22 GPIO                                                                   */
  TIMER0_IRQn               =  23,              /*!< 23 TIMER0                                                                 */
  TIMER1_IRQn               =  24,              /*!< 24 TIMER1                                                                 */
  TIMER2_IRQn               =  25,              /*!< 25 TIMER2                                                                 */
  TIMER3_IRQn               =  26,              /*!< 26 TIMER3                                                                 */
  BSTIMER0_IRQn             =  27,              /*!< 27 BSTIMER0                                                               */
  BSTIMER1_IRQn             =  28,              /*!< 28 BSTIMER1                                                               */
  LPTIMER0_IRQn             =  29,              /*!< 29 LPTIMER0                                                               */
  DMA0_IRQn                 =  31,              /*!< 31 DMA0                                                                   */
  I2S_IRQn                  =  32,              /*!< 32 I2S                                                                    */
  LCD_IRQn                  =  33,              /*!< 33 LCD                                                                    */
  PWR_IRQn                  =  34,              /*!< 34 PWR                                                                    */
  LPTIMER1_IRQn             =  35,              /*!< 35 LPTIMER1                                                               */
  IWDG_IRQn                 =  36               /*!< 36 IWDG                                                                   */
} IRQn_Type;



/* =========================================================================================================================== */
/* ================                           Processor and Core Peripheral Section                           ================ */
/* =========================================================================================================================== */

/* ===========================  Configuration of the ARM Cortex-M4 Processor and Core Peripherals  =========================== */
#define __CM4_REV                 0x0001U       /*!< CM4 Core Revision                                                         */
#define __NVIC_PRIO_BITS               3        /*!< Number of Bits used for Priority Levels                                   */
#define __Vendor_SysTickConfig         0        /*!< Set to 1 if different SysTick Config is used                              */
#define __MPU_PRESENT                  1        /*!< MPU present                                                               */
#define __FPU_PRESENT                  1        /*!< FPU present                                                               */


/** @} */ /* End of group Configuration_of_CMSIS */

#include "core_cm4.h"                           /*!< ARM Cortex-M4 processor and core peripherals                              */
#include "system_TREMO.h"                       /*!< TREMO System                                                              */

#ifndef __IM                                    /*!< Fallback for older CMSIS versions                                         */
  #define __IM   __I
#endif
#ifndef __OM                                    /*!< Fallback for older CMSIS versions                                         */
  #define __OM   __O
#endif
#ifndef __IOM                                   /*!< Fallback for older CMSIS versions                                         */
  #define __IOM  __IO
#endif


/* =========================================================================================================================== */
/* ================                            Device Specific Peripheral Section                             ================ */
/* =========================================================================================================================== */


/** @addtogroup Device_Peripheral_peripherals
  * @{
  */



/* =========================================================================================================================== */
/* ================                                            RCC                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief RCC (RCC)
  */

typedef struct {                                /*!< RCC Structure                                                             */
  __IOM uint32_t  CR0;                          /*!< Control register 0                                                        */
  __IOM uint32_t  CR1;                          /*!< Control register 1                                                        */
  __IOM uint32_t  CR2;                          /*!< Control register 2                                                        */
  __IOM uint32_t  CGR0;                         /*!< clock generation register 0                                               */
  __IOM uint32_t  CGR1;                         /*!< clock generation register 1                                               */
  __IOM uint32_t  CGR2;                         /*!< clock generation register 2                                               */
  __IOM uint32_t  RST0;                         /*!< Control register 0                                                        */
  __IOM uint32_t  RST1;                         /*!< Control register 0                                                        */
  __IOM uint32_t  RST_SR;                       /*!< Reset status register                                                     */
  __IOM uint32_t  RST_CR;                       /*!< Reset control register                                                    */
  __IM  uint32_t  SR;                           /*!< Reset status register                                                     */
  __IM  uint32_t  SR1;                          /*!< Reset status register                                                     */
  __IOM uint32_t  CR3;                          /*!< Control register 3                                                        */
} RCC_Type;                                     /*!< Size = 52 (0x34)                                                          */



/* =========================================================================================================================== */
/* ================                                           SSP0                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief SSP0 (SSP0)
  */

typedef struct {                                /*!< SSP0 Structure                                                            */
  __IOM uint32_t  CR0;                          /*!< control register 0                                                        */
  __IOM uint32_t  CR1;                          /*!< control register 1                                                        */
  __IOM uint32_t  DR;                           /*!< data register                                                             */
  __IM  uint32_t  SR;                           /*!< status register                                                           */
  __IOM uint32_t  CPSR;                         /*!< clock prescale register                                                   */
  __IOM uint32_t  IMSC;                         /*!< interrupt mask set or clear register                                      */
  __IM  uint32_t  RIS;                          /*!< raw interrupt status register                                             */
  __IM  uint32_t  MIS;                          /*!< masked interrupt status register                                          */
  __OM  uint32_t  ICR;                          /*!< interrupt clear register                                                  */
  __IOM uint32_t  DMA_CR;                       /*!< DMA control register                                                      */
  __IM  uint32_t  RESERVED[1006];
  __IM  uint32_t  PERIPH_ID0;                   /*!< peripheral identification register 0                                      */
  __IM  uint32_t  PERIPH_ID1;                   /*!< peripheral identification register 1                                      */
  __IM  uint32_t  PERIPH_ID2;                   /*!< peripheral identification register 2                                      */
  __IM  uint32_t  PERIPH_ID3;                   /*!< peripheral identification register 3                                      */
  __IM  uint32_t  PCELL_ID0;                    /*!< prime cell identification register 0                                      */
  __IM  uint32_t  PCELL_ID1;                    /*!< prime cell identification register 1                                      */
  __IM  uint32_t  PCELL_ID2;                    /*!< prime cell identification register 2                                      */
  __IM  uint32_t  PCELL_ID3;                    /*!< prime cell identification register 3                                      */
} SSP0_Type;                                    /*!< Size = 4096 (0x1000)                                                      */



/* =========================================================================================================================== */
/* ================                                           SSP1                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief SSP1 (SSP1)
  */

typedef struct {                                /*!< SSP1 Structure                                                            */
  __IOM uint32_t  CR0;                          /*!< control register 0                                                        */
  __IOM uint32_t  CR1;                          /*!< control register 1                                                        */
  __IOM uint32_t  DR;                           /*!< data register                                                             */
  __IM  uint32_t  SR;                           /*!< status register                                                           */
  __IOM uint32_t  CPSR;                         /*!< clock prescale register                                                   */
  __IOM uint32_t  IMSC;                         /*!< interrupt mask set or clear register                                      */
  __IM  uint32_t  RIS;                          /*!< raw interrupt status register                                             */
  __IM  uint32_t  MIS;                          /*!< masked interrupt status register                                          */
  __OM  uint32_t  ICR;                          /*!< interrupt clear register                                                  */
  __IOM uint32_t  DMA_CR;                       /*!< DMA control register                                                      */
  __IM  uint32_t  RESERVED[1006];
  __IM  uint32_t  PERIPH_ID0;                   /*!< peripheral identification register 0                                      */
  __IM  uint32_t  PERIPH_ID1;                   /*!< peripheral identification register 1                                      */
  __IM  uint32_t  PERIPH_ID2;                   /*!< peripheral identification register 2                                      */
  __IM  uint32_t  PERIPH_ID3;                   /*!< peripheral identification register 3                                      */
  __IM  uint32_t  PCELL_ID0;                    /*!< prime cell identification register 0                                      */
  __IM  uint32_t  PCELL_ID1;                    /*!< prime cell identification register 1                                      */
  __IM  uint32_t  PCELL_ID2;                    /*!< prime cell identification register 2                                      */
  __IM  uint32_t  PCELL_ID3;                    /*!< prime cell identification register 3                                      */
} SSP1_Type;                                    /*!< Size = 4096 (0x1000)                                                      */



/* =========================================================================================================================== */
/* ================                                           SSP2                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief SSP2 (SSP2)
  */

typedef struct {                                /*!< SSP2 Structure                                                            */
  __IOM uint32_t  CR0;                          /*!< control register 0                                                        */
  __IOM uint32_t  CR1;                          /*!< control register 1                                                        */
  __IOM uint32_t  DR;                           /*!< data register                                                             */
  __IM  uint32_t  SR;                           /*!< status register                                                           */
  __IOM uint32_t  CPSR;                         /*!< clock prescale register                                                   */
  __IOM uint32_t  IMSC;                         /*!< interrupt mask set or clear register                                      */
  __IM  uint32_t  RIS;                          /*!< raw interrupt status register                                             */
  __IM  uint32_t  MIS;                          /*!< masked interrupt status register                                          */
  __OM  uint32_t  ICR;                          /*!< interrupt clear register                                                  */
  __IOM uint32_t  DMA_CR;                       /*!< DMA control register                                                      */
  __IM  uint32_t  RESERVED[1006];
  __IM  uint32_t  PERIPH_ID0;                   /*!< peripheral identification register 0                                      */
  __IM  uint32_t  PERIPH_ID1;                   /*!< peripheral identification register 1                                      */
  __IM  uint32_t  PERIPH_ID2;                   /*!< peripheral identification register 2                                      */
  __IM  uint32_t  PERIPH_ID3;                   /*!< peripheral identification register 3                                      */
  __IM  uint32_t  PCELL_ID0;                    /*!< prime cell identification register 0                                      */
  __IM  uint32_t  PCELL_ID1;                    /*!< prime cell identification register 1                                      */
  __IM  uint32_t  PCELL_ID2;                    /*!< prime cell identification register 2                                      */
  __IM  uint32_t  PCELL_ID3;                    /*!< prime cell identification register 3                                      */
} SSP2_Type;                                    /*!< Size = 4096 (0x1000)                                                      */



/* =========================================================================================================================== */
/* ================                                           GPIOA                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief GPIO (GPIOA)
  */

typedef struct {                                /*!< GPIOA Structure                                                           */
  __IOM uint32_t  OER;                          /*!< output enable register                                                    */
  __IOM uint32_t  OTYPER;                       /*!< output type register                                                      */
  __IOM uint32_t  IER;                          /*!< input enable register                                                     */
  __IOM uint32_t  PER;                          /*!< pull enable register                                                      */
  __IOM uint32_t  PSR;                          /*!< pull select register                                                      */
  __IM  uint32_t  IDR;                          /*!< input data register                                                       */
  __IOM uint32_t  ODR;                          /*!< output data register                                                      */
  __OM  uint32_t  BRR;                          /*!< bit reset register                                                        */
  __OM  uint32_t  BSRR;                         /*!< bit set-clear register                                                    */
  __OM  uint32_t  DSR;                          /*!< drive set register                                                        */
  __IOM uint32_t  INT_CR;                       /*!< interrupt control register                                                */
  __IOM uint32_t  FR;                           /*!< interrupt flag register                                                   */
  __IOM uint32_t  WUCR;                         /*!< wakeup control register                                                   */
  __IOM uint32_t  WULVL;                        /*!< wakeup level register                                                     */
  __IOM uint32_t  AFRL;                         /*!< alternate function low register                                           */
  __IOM uint32_t  AFRH;                         /*!< alternate function high register                                          */
  __IOM uint32_t  STOP3_WUCR;                   /*!< stop3 wakeup control register                                             */
} GPIOA_Type;                                   /*!< Size = 68 (0x44)                                                          */



/* =========================================================================================================================== */
/* ================                                           GPIOB                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief GPIO (GPIOB)
  */

typedef struct {                                /*!< GPIOB Structure                                                           */
  __IOM uint32_t  OER;                          /*!< output enable register                                                    */
  __IOM uint32_t  OTYPER;                       /*!< output type register                                                      */
  __IOM uint32_t  IER;                          /*!< input enable register                                                     */
  __IOM uint32_t  PER;                          /*!< pull enable register                                                      */
  __IOM uint32_t  PSR;                          /*!< pull select register                                                      */
  __IM  uint32_t  IDR;                          /*!< input data register                                                       */
  __IOM uint32_t  ODR;                          /*!< output data register                                                      */
  __OM  uint32_t  BRR;                          /*!< bit reset register                                                        */
  __OM  uint32_t  BSRR;                         /*!< bit set-clear register                                                    */
  __OM  uint32_t  DSR;                          /*!< drive set register                                                        */
  __IOM uint32_t  INT_CR;                       /*!< interrupt control register                                                */
  __IOM uint32_t  FR;                           /*!< interrupt flag register                                                   */
  __IOM uint32_t  WUCR;                         /*!< wakeup control register                                                   */
  __IOM uint32_t  WULVL;                        /*!< wakeup level register                                                     */
  __IOM uint32_t  AFRL;                         /*!< alternate function low register                                           */
  __IOM uint32_t  AFRH;                         /*!< alternate function high register                                          */
  __IOM uint32_t  STOP3_WUCR;                   /*!< stop3 wakeup control register                                             */
} GPIOB_Type;                                   /*!< Size = 68 (0x44)                                                          */



/* =========================================================================================================================== */
/* ================                                           GPIOC                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief GPIO (GPIOC)
  */

typedef struct {                                /*!< GPIOC Structure                                                           */
  __IOM uint32_t  OER;                          /*!< output enable register                                                    */
  __IOM uint32_t  OTYPER;                       /*!< output type register                                                      */
  __IOM uint32_t  IER;                          /*!< input enable register                                                     */
  __IOM uint32_t  PER;                          /*!< pull enable register                                                      */
  __IOM uint32_t  PSR;                          /*!< pull select register                                                      */
  __IM  uint32_t  IDR;                          /*!< input data register                                                       */
  __IOM uint32_t  ODR;                          /*!< output data register                                                      */
  __OM  uint32_t  BRR;                          /*!< bit reset register                                                        */
  __OM  uint32_t  BSRR;                         /*!< bit set-clear register                                                    */
  __OM  uint32_t  DSR;                          /*!< drive set register                                                        */
  __IOM uint32_t  INT_CR;                       /*!< interrupt control register                                                */
  __IOM uint32_t  FR;                           /*!< interrupt flag register                                                   */
  __IOM uint32_t  WUCR;                         /*!< wakeup control register                                                   */
  __IOM uint32_t  WULVL;                        /*!< wakeup level register                                                     */
  __IOM uint32_t  AFRL;                         /*!< alternate function low register                                           */
  __IOM uint32_t  AFRH;                         /*!< alternate function high register                                          */
  __IOM uint32_t  STOP3_WUCR;                   /*!< stop3 wakeup control register                                             */
} GPIOC_Type;                                   /*!< Size = 68 (0x44)                                                          */



/* =========================================================================================================================== */
/* ================                                           GPIOD                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief GPIO (GPIOD)
  */

typedef struct {                                /*!< GPIOD Structure                                                           */
  __IOM uint32_t  OER;                          /*!< output enable register                                                    */
  __IOM uint32_t  OTYPER;                       /*!< output type register                                                      */
  __IOM uint32_t  IER;                          /*!< input enable register                                                     */
  __IOM uint32_t  PER;                          /*!< pull enable register                                                      */
  __IOM uint32_t  PSR;                          /*!< pull select register                                                      */
  __IM  uint32_t  IDR;                          /*!< input data register                                                       */
  __IOM uint32_t  ODR;                          /*!< output data register                                                      */
  __OM  uint32_t  BRR;                          /*!< bit reset register                                                        */
  __OM  uint32_t  BSRR;                         /*!< bit set-clear register                                                    */
  __OM  uint32_t  DSR;                          /*!< drive set register                                                        */
  __IOM uint32_t  INT_CR;                       /*!< interrupt control register                                                */
  __IOM uint32_t  FR;                           /*!< interrupt flag register                                                   */
  __IOM uint32_t  WUCR;                         /*!< wakeup control register                                                   */
  __IOM uint32_t  WULVL;                        /*!< wakeup level register                                                     */
  __IOM uint32_t  AFRL;                         /*!< alternate function low register                                           */
  __IOM uint32_t  AFRH;                         /*!< alternate function high register                                          */
  __IOM uint32_t  STOP3_WUCR;                   /*!< stop3 wakeup control register                                             */
} GPIOD_Type;                                   /*!< Size = 68 (0x44)                                                          */



/* =========================================================================================================================== */
/* ================                                            RTC                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief RTC (RTC)
  */

typedef struct {                                /*!< RTC Structure                                                             */
  __IOM uint32_t  CTRL;                         /*!< control register                                                          */
  __IOM uint32_t  ALARM0;                       /*!< alarm 0                                                                   */
  __IOM uint32_t  ALARM1;                       /*!< alarm 1                                                                   */
  __IOM uint32_t  PPM_ADJUST;                   /*!< ppm adjust value                                                          */
  __OM  uint32_t  CALENDAR;                     /*!< time hour/minute/second                                                   */
  __OM  uint32_t  CALENDAR_H;                   /*!< time year/month/date                                                      */
  __IOM uint32_t  CYC_MAX;                      /*!< cyc max value                                                             */
  __IOM uint32_t  SR;                           /*!< status register                                                           */
  __IM  uint32_t  ASYN_DATA;                    /*!< asynchronization time hour/minute/second                                  */
  __IM  uint32_t  ASYN_DATA_H;                  /*!< asynchronization time year/month/date                                     */
  __IOM uint32_t  CR1;                          /*!< control register 1                                                        */
  __IM  uint32_t  SR1;                          /*!< status register 1                                                         */
  __IOM uint32_t  CR2;                          /*!< control register 2                                                        */
  __IM  uint32_t  SUB_SECOND_CNT;               /*!< subsecond counter                                                         */
  __IM  uint32_t  CYC_CNT;                      /*!< cyc counter                                                               */
  __IOM uint32_t  ALARM0_SUBSECOND;             /*!< alarm0 subsecond                                                          */
  __IOM uint32_t  ALARM1_SUBSECOND;             /*!< alarm1 subsecond                                                          */
  __IOM uint32_t  CALENDAR_R;                   /*!< read time hour/minute/second                                              */
  __IOM uint32_t  CALENDAR_R_H;                 /*!< read time year/month/date                                                 */
} RTC_Type;                                     /*!< Size = 76 (0x4c)                                                          */



/* =========================================================================================================================== */
/* ================                                           UART0                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief UART (UART0)
  */

typedef struct {                                /*!< UART0 Structure                                                           */
  __IOM uint32_t  DR;                           /*!< data register                                                             */
  __IOM uint32_t  RSR_ECR;                      /*!< receive status register/error clear register                              */
  __IM  uint32_t  RESERVED[4];
  __IM  uint32_t  FR;                           /*!< flag register                                                             */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  ILPR;                         /*!< IRDA low power counter register                                           */
  __IOM uint32_t  IBRD;                         /*!< integer baudrate register                                                 */
  __IOM uint32_t  FBRD;                         /*!< fractional baudrate register                                              */
  __IOM uint32_t  LCR_H;                        /*!< line control register                                                     */
  __IOM uint32_t  CR;                           /*!< control register                                                          */
  __IOM uint32_t  IFLS;                         /*!< interrupt fifo level select register                                      */
  __IOM uint32_t  IMSC;                         /*!< interrupt mask set/clear register                                         */
  __IM  uint32_t  RIS;                          /*!< raw interrupt status register                                             */
  __IM  uint32_t  MIS;                          /*!< masked interrupt status register                                          */
  __OM  uint32_t  ICR;                          /*!< interrupt clear register                                                  */
  __IOM uint32_t  DMACR;                        /*!< DMA control register                                                      */
  __IM  uint32_t  RESERVED2[993];
  __IM  uint32_t  PCELLID0;                     /*!< ID register                                                               */
  __IM  uint32_t  PCELLID1;                     /*!< ID register                                                               */
  __IM  uint8_t   PCELLID2;                     /*!< ID register                                                               */
  __IM  uint8_t   RESERVED3;
  __IM  uint16_t  RESERVED4;
  __IM  uint8_t   PCELLID3;                     /*!< ID register                                                               */
  __IM  uint8_t   RESERVED5;
  __IM  uint16_t  RESERVED6;
  __IM  uint32_t  PERIPHID0;                    /*!< ID register                                                               */
  __IM  uint32_t  PERIPHID1;                    /*!< ID register                                                               */
  __IM  uint32_t  PERIPHID2;                    /*!< ID register                                                               */
  __IM  uint32_t  PERIPHID3;                    /*!< ID register                                                               */
} UART0_Type;                                   /*!< Size = 4080 (0xff0)                                                       */



/* =========================================================================================================================== */
/* ================                                           UART1                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief UART (UART1)
  */

typedef struct {                                /*!< UART1 Structure                                                           */
  __IOM uint32_t  DR;                           /*!< data register                                                             */
  __IOM uint32_t  RSR_ECR;                      /*!< receive status register/error clear register                              */
  __IM  uint32_t  RESERVED[4];
  __IM  uint32_t  FR;                           /*!< flag register                                                             */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  ILPR;                         /*!< IRDA low power counter register                                           */
  __IOM uint32_t  IBRD;                         /*!< integer baudrate register                                                 */
  __IOM uint32_t  FBRD;                         /*!< fractional baudrate register                                              */
  __IOM uint32_t  LCR_H;                        /*!< line control register                                                     */
  __IOM uint32_t  CR;                           /*!< control register                                                          */
  __IOM uint32_t  IFLS;                         /*!< interrupt fifo level select register                                      */
  __IOM uint32_t  IMSC;                         /*!< interrupt mask set/clear register                                         */
  __IM  uint32_t  RIS;                          /*!< raw interrupt status register                                             */
  __IM  uint32_t  MIS;                          /*!< masked interrupt status register                                          */
  __OM  uint32_t  ICR;                          /*!< interrupt clear register                                                  */
  __IOM uint32_t  DMACR;                        /*!< DMA control register                                                      */
  __IM  uint32_t  RESERVED2[993];
  __IM  uint32_t  PCELLID0;                     /*!< ID register                                                               */
  __IM  uint32_t  PCELLID1;                     /*!< ID register                                                               */
  __IM  uint8_t   PCELLID2;                     /*!< ID register                                                               */
  __IM  uint8_t   RESERVED3;
  __IM  uint16_t  RESERVED4;
  __IM  uint8_t   PCELLID3;                     /*!< ID register                                                               */
  __IM  uint8_t   RESERVED5;
  __IM  uint16_t  RESERVED6;
  __IM  uint32_t  PERIPHID0;                    /*!< ID register                                                               */
  __IM  uint32_t  PERIPHID1;                    /*!< ID register                                                               */
  __IM  uint32_t  PERIPHID2;                    /*!< ID register                                                               */
  __IM  uint32_t  PERIPHID3;                    /*!< ID register                                                               */
} UART1_Type;                                   /*!< Size = 4080 (0xff0)                                                       */



/* =========================================================================================================================== */
/* ================                                           UART2                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief UART (UART2)
  */

typedef struct {                                /*!< UART2 Structure                                                           */
  __IOM uint32_t  DR;                           /*!< data register                                                             */
  __IOM uint32_t  RSR_ECR;                      /*!< receive status register/error clear register                              */
  __IM  uint32_t  RESERVED[4];
  __IM  uint32_t  FR;                           /*!< flag register                                                             */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  ILPR;                         /*!< IRDA low power counter register                                           */
  __IOM uint32_t  IBRD;                         /*!< integer baudrate register                                                 */
  __IOM uint32_t  FBRD;                         /*!< fractional baudrate register                                              */
  __IOM uint32_t  LCR_H;                        /*!< line control register                                                     */
  __IOM uint32_t  CR;                           /*!< control register                                                          */
  __IOM uint32_t  IFLS;                         /*!< interrupt fifo level select register                                      */
  __IOM uint32_t  IMSC;                         /*!< interrupt mask set/clear register                                         */
  __IM  uint32_t  RIS;                          /*!< raw interrupt status register                                             */
  __IM  uint32_t  MIS;                          /*!< masked interrupt status register                                          */
  __OM  uint32_t  ICR;                          /*!< interrupt clear register                                                  */
  __IOM uint32_t  DMACR;                        /*!< DMA control register                                                      */
  __IM  uint32_t  RESERVED2[993];
  __IM  uint32_t  PCELLID0;                     /*!< ID register                                                               */
  __IM  uint32_t  PCELLID1;                     /*!< ID register                                                               */
  __IM  uint8_t   PCELLID2;                     /*!< ID register                                                               */
  __IM  uint8_t   RESERVED3;
  __IM  uint16_t  RESERVED4;
  __IM  uint8_t   PCELLID3;                     /*!< ID register                                                               */
  __IM  uint8_t   RESERVED5;
  __IM  uint16_t  RESERVED6;
  __IM  uint32_t  PERIPHID0;                    /*!< ID register                                                               */
  __IM  uint32_t  PERIPHID1;                    /*!< ID register                                                               */
  __IM  uint32_t  PERIPHID2;                    /*!< ID register                                                               */
  __IM  uint32_t  PERIPHID3;                    /*!< ID register                                                               */
} UART2_Type;                                   /*!< Size = 4080 (0xff0)                                                       */



/* =========================================================================================================================== */
/* ================                                           UART3                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief UART (UART3)
  */

typedef struct {                                /*!< UART3 Structure                                                           */
  __IOM uint32_t  DR;                           /*!< data register                                                             */
  __IOM uint32_t  RSR_ECR;                      /*!< receive status register/error clear register                              */
  __IM  uint32_t  RESERVED[4];
  __IM  uint32_t  FR;                           /*!< flag register                                                             */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  ILPR;                         /*!< IRDA low power counter register                                           */
  __IOM uint32_t  IBRD;                         /*!< integer baudrate register                                                 */
  __IOM uint32_t  FBRD;                         /*!< fractional baudrate register                                              */
  __IOM uint32_t  LCR_H;                        /*!< line control register                                                     */
  __IOM uint32_t  CR;                           /*!< control register                                                          */
  __IOM uint32_t  IFLS;                         /*!< interrupt fifo level select register                                      */
  __IOM uint32_t  IMSC;                         /*!< interrupt mask set/clear register                                         */
  __IM  uint32_t  RIS;                          /*!< raw interrupt status register                                             */
  __IM  uint32_t  MIS;                          /*!< masked interrupt status register                                          */
  __OM  uint32_t  ICR;                          /*!< interrupt clear register                                                  */
  __IOM uint32_t  DMACR;                        /*!< DMA control register                                                      */
  __IM  uint32_t  RESERVED2[993];
  __IM  uint32_t  PCELLID0;                     /*!< ID register                                                               */
  __IM  uint32_t  PCELLID1;                     /*!< ID register                                                               */
  __IM  uint8_t   PCELLID2;                     /*!< ID register                                                               */
  __IM  uint8_t   RESERVED3;
  __IM  uint16_t  RESERVED4;
  __IM  uint8_t   PCELLID3;                     /*!< ID register                                                               */
  __IM  uint8_t   RESERVED5;
  __IM  uint16_t  RESERVED6;
  __IM  uint32_t  PERIPHID0;                    /*!< ID register                                                               */
  __IM  uint32_t  PERIPHID1;                    /*!< ID register                                                               */
  __IM  uint32_t  PERIPHID2;                    /*!< ID register                                                               */
  __IM  uint32_t  PERIPHID3;                    /*!< ID register                                                               */
} UART3_Type;                                   /*!< Size = 4080 (0xff0)                                                       */



/* =========================================================================================================================== */
/* ================                                          LPUART                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief Low power UART (LPUART)
  */

typedef struct {                                /*!< LPUART Structure                                                          */
  __IOM uint32_t  CR0;                          /*!< control register 0                                                        */
  __IOM uint32_t  CR1;                          /*!< control register 1                                                        */
  __IOM uint32_t  SR0;                          /*!< status register 0                                                         */
  __IM  uint32_t  SR1;                          /*!< status register 1                                                         */
  __IOM uint32_t  DATA;                         /*!< data register                                                             */
} LPUART_Type;                                  /*!< Size = 20 (0x14)                                                          */



/* =========================================================================================================================== */
/* ================                                            LCD                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief LCD (LCD)
  */

typedef struct {                                /*!< LCD Structure                                                             */
  __IOM uint32_t  CR0;                          /*!< control register 0                                                        */
  __IOM uint32_t  CR1;                          /*!< control register 1                                                        */
  __IOM uint32_t  DR0;                          /*!< data register 0                                                           */
  __IOM uint32_t  DR1;                          /*!< data register 1                                                           */
  __IOM uint32_t  DR2;                          /*!< data register 2                                                           */
  __IOM uint32_t  DR3;                          /*!< data register 3                                                           */
  __IOM uint32_t  DR4;                          /*!< data register 4                                                           */
  __IOM uint32_t  DR5;                          /*!< data register 5                                                           */
  __IOM uint32_t  DR6;                          /*!< data register 6                                                           */
  __IOM uint32_t  DR7;                          /*!< data register 7                                                           */
  __IM  uint32_t  SR;                           /*!< status register                                                           */
  __IOM uint32_t  CR2;                          /*!< control register 2                                                        */
} LCD_Type;                                     /*!< Size = 48 (0x30)                                                          */



/* =========================================================================================================================== */
/* ================                                            EFC                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief EFC (EFC)
  */

typedef struct {                                /*!< EFC Structure                                                             */
  __IOM uint32_t  CR;                           /*!< control register                                                          */
  __IOM uint32_t  INT_EN;                       /*!< interrupt enable register                                                 */
  __IOM uint32_t  SR;                           /*!< status register                                                           */
  __IOM uint32_t  PROGRAM_DATA0;                /*!< program data0 register                                                    */
  __IOM uint32_t  PROGRAM_DATA1;                /*!< program data1 register                                                    */
  __IOM uint32_t  TIMING_CFG;                   /*!< timing config register                                                    */
  __OM  uint32_t  PROTECT_SEQ;                  /*!< protect sequence register                                                 */
  __IM  uint32_t  RESERVED;
  __IM  uint32_t  CHIP_PATTERN;                 /*!< chip pattern register                                                     */
  __IM  uint32_t  IP_TRIM_L;                    /*!< analog ip trimming low register                                           */
  __IM  uint32_t  IP_TRIM_H;                    /*!< analog ip trimming high register                                          */
  __IM  uint32_t  SN_L;                         /*!< serial number low register                                                */
  __IM  uint32_t  SN_H;                         /*!< serial number high register                                               */
  __IM  uint32_t  TEST_INFO_L;                  /*!< test info low register                                                    */
  __IM  uint32_t  TEST_INFO_H;                  /*!< test info high register                                                   */
  __IM  uint32_t  OPTION_CSR_BYTES;             /*!< option control and status register                                        */
  __IM  uint32_t  OPTION_EO_BYTES;              /*!< option exe-only bytes register                                            */
  __IM  uint32_t  OPTION_WP_BYTES;              /*!< option write-protect bytes register                                       */
  __IM  uint32_t  OPTION_SEC_BYTES0;            /*!< option secure byte 0 register                                             */
  __IM  uint32_t  OPTION_SEC_BYTES1;            /*!< option secure byte 1 register                                             */
} EFC_Type;                                     /*!< Size = 80 (0x50)                                                          */



/* =========================================================================================================================== */
/* ================                                           LORAC                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief LORAC (LORAC)
  */

typedef struct {                                /*!< LORAC Structure                                                           */
  __IOM uint32_t  SSP_CR0;                      /*!< ssp control register 0                                                    */
  __IOM uint32_t  SSP_CR1;                      /*!< ssp control register 1                                                    */
  __IOM uint32_t  SSP_DR;                       /*!< ssp data register                                                         */
  __IM  uint32_t  SSP_SR;                       /*!< ssp status register                                                       */
  __IOM uint32_t  SSP_CPSR;                     /*!< ssp clock prescale register                                               */
  __IOM uint32_t  SSP_IMSC;                     /*!< ssp interrupt mask set or clear register                                  */
  __IM  uint32_t  SSP_RIS;                      /*!< ssp raw interrupt status register                                         */
  __IM  uint32_t  SSP_MIS;                      /*!< ssp masked interrupt status register                                      */
  __OM  uint32_t  SSP_ICR;                      /*!< ssp interrupt clear register                                              */
  __IOM uint32_t  SSP_DMA_CR;                   /*!< ssp DMA control register                                                  */
  __IM  uint32_t  RESERVED[54];
  __IOM uint32_t  LORAC_CR0;                    /*!< control register 0                                                        */
  __IOM uint32_t  LORAC_CR1;                    /*!< control register 1                                                        */
  __IM  uint32_t  LORAC_SR;                     /*!< status register                                                           */
  __IOM uint32_t  LORAC_NSS_CR;                 /*!< nss control register                                                      */
  __IOM uint32_t  LORAC_SCK_CR;                 /*!< sck control register                                                      */
  __IOM uint32_t  LORAC_MOSI_CR;                /*!< mosi control register                                                     */
  __IM  uint32_t  LORAC_MISO_SR;                /*!< miso control register                                                     */
} LORAC_Type;                                   /*!< Size = 284 (0x11c)                                                        */



/* =========================================================================================================================== */
/* ================                                           AFEC                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief AFEC (AFEC)
  */

typedef struct {                                /*!< AFEC Structure                                                            */
  __IOM uint32_t  CR;                           /*!< control register                                                          */
  __IOM uint32_t  INT_SR;                       /*!< interrupt status register                                                 */
  __IM  uint32_t  RAW_SR;                       /*!< raw status register                                                       */
} AFEC_Type;                                    /*!< Size = 12 (0xc)                                                           */



/* =========================================================================================================================== */
/* ================                                           IWDG                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief Independent watchdog (IWDG)
  */

typedef struct {                                /*!< IWDG Structure                                                            */
  __IOM uint32_t  CR;                           /*!< control register                                                          */
  __IOM uint32_t  MAX;                          /*!< max value register                                                        */
  __IOM uint32_t  WIN;                          /*!< window value register                                                     */
  __IM  uint32_t  SR;                           /*!< status register                                                           */
  __IM  uint32_t  SR1;                          /*!< status register 1                                                         */
  __IOM uint32_t  CR1;                          /*!< control register 1                                                        */
  __IOM uint32_t  SR2;                          /*!< status register 2                                                         */
} IWDG_Type;                                    /*!< Size = 28 (0x1c)                                                          */



/* =========================================================================================================================== */
/* ================                                            WDG                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief Watchdog timer (WDG)
  */

typedef struct {                                /*!< WDG Structure                                                             */
  __IOM uint32_t  LOAD;                         /*!< load register                                                             */
  __IM  uint32_t  VALUE;                        /*!< value register                                                            */
  __IOM uint32_t  CONTROL;                      /*!< control register                                                          */
  __OM  uint32_t  INTCLR;                       /*!< clear interrupt register                                                  */
  __IM  uint32_t  RIS;                          /*!< raw interrupt status register                                             */
  __IM  uint32_t  MIS;                          /*!< interrupt status register                                                 */
  __IM  uint32_t  RESERVED[762];
  __IOM uint32_t  LOCK;                         /*!< lock register                                                             */
  __IM  uint32_t  RESERVED1[191];
  __IOM uint32_t  ITCR;                         /*!< integration test control register                                         */
  __OM  uint32_t  ITOP;                         /*!< integration test output set register                                      */
  __IM  uint32_t  RESERVED2[50];
  __IM  uint32_t  PERIPHID4;                    /*!< peripheral id register 4                                                  */
  __IM  uint32_t  PERIPHID5;                    /*!< peripheral id register 5                                                  */
  __IM  uint32_t  PERIPHID6;                    /*!< peripheral id register 6                                                  */
  __IM  uint32_t  PERIPHID7;                    /*!< peripheral id register 7                                                  */
  __IM  uint32_t  PERIPHID0;                    /*!< peripheral id register 0                                                  */
  __IM  uint32_t  PERIPHID1;                    /*!< peripheral id register 1                                                  */
  __IM  uint32_t  PERIPHID2;                    /*!< peripheral id register 2                                                  */
  __IM  uint32_t  PERIPHID3;                    /*!< peripheral id register 3                                                  */
  __IM  uint32_t  PCELLID0;                     /*!< component id register 0                                                   */
  __IM  uint32_t  PCELLID1;                     /*!< component id register 1                                                   */
  __IM  uint32_t  PCELLID2;                     /*!< component id register 2                                                   */
  __IM  uint32_t  PCELLID3;                     /*!< component id register 3                                                   */
} WDG_Type;                                     /*!< Size = 4096 (0x1000)                                                      */



/* =========================================================================================================================== */
/* ================                                            CRC                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief CRC (CRC)
  */

typedef struct {                                /*!< CRC Structure                                                             */
  __IOM uint32_t  CR;                           /*!< control register                                                          */
  __IOM uint32_t  DR;                           /*!< data register                                                             */
  __IOM uint32_t  INIT;                         /*!< init value register                                                       */
  __IOM uint32_t  POLY;                         /*!< polynomial register                                                       */
} CRC_Type;                                     /*!< Size = 16 (0x10)                                                          */



/* =========================================================================================================================== */
/* ================                                           I2C0                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief I2C0 (I2C0)
  */

typedef struct {                                /*!< I2C0 Structure                                                            */
  __IOM uint32_t  CR;                           /*!< control register                                                          */
  __IOM uint32_t  SR;                           /*!< status register                                                           */
  __IOM uint32_t  SAR;                          /*!< slave address register                                                    */
  __IOM uint32_t  DBR;                          /*!< data buffer register                                                      */
  __IOM uint32_t  LCR;                          /*!< load count register                                                       */
  __IOM uint32_t  WCR;                          /*!< wait count register                                                       */
  __IOM uint32_t  RST_CYCL;                     /*!< reset cycle register                                                      */
  __IM  uint32_t  BMR;                          /*!< bus monitor register                                                      */
  __OM  uint32_t  WFIFO;                        /*!< write fifo register                                                       */
  __IOM uint32_t  WFIFO_WPTR;                   /*!< write fifo write pointer register                                         */
  __IOM uint32_t  WFIFO_RPTR;                   /*!< write fifo read pointer register                                          */
  __IM  uint32_t  RFIFO;                        /*!< read fifo register                                                        */
  __IM  uint32_t  RFIFO_WPTR;                   /*!< read fifo write pointer register                                          */
  __IM  uint32_t  RFIFO_RPTR;                   /*!< read fifo read pointer register                                           */
  __IM  uint32_t  RESERVED[2];
  __IM  uint32_t  WFIFO_STATUS;                 /*!< write fifo status register                                                */
  __IM  uint32_t  RFIFO_STATUS;                 /*!< read fifo status register                                                 */
} I2C0_Type;                                    /*!< Size = 72 (0x48)                                                          */



/* =========================================================================================================================== */
/* ================                                           I2C1                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief I2C1 (I2C1)
  */

typedef struct {                                /*!< I2C1 Structure                                                            */
  __IOM uint32_t  CR;                           /*!< control register                                                          */
  __IOM uint32_t  SR;                           /*!< status register                                                           */
  __IOM uint32_t  SAR;                          /*!< slave address register                                                    */
  __IOM uint32_t  DBR;                          /*!< data buffer register                                                      */
  __IOM uint32_t  LCR;                          /*!< load count register                                                       */
  __IOM uint32_t  WCR;                          /*!< wait count register                                                       */
  __IOM uint32_t  RST_CYCL;                     /*!< reset cycle register                                                      */
  __IM  uint32_t  BMR;                          /*!< bus monitor register                                                      */
  __OM  uint32_t  WFIFO;                        /*!< write fifo register                                                       */
  __IOM uint32_t  WFIFO_WPTR;                   /*!< write fifo write pointer register                                         */
  __IOM uint32_t  WFIFO_RPTR;                   /*!< write fifo read pointer register                                          */
  __IM  uint32_t  RFIFO;                        /*!< read fifo register                                                        */
  __IM  uint32_t  RFIFO_WPTR;                   /*!< read fifo write pointer register                                          */
  __IM  uint32_t  RFIFO_RPTR;                   /*!< read fifo read pointer register                                           */
  __IM  uint32_t  RESERVED[2];
  __IM  uint32_t  WFIFO_STATUS;                 /*!< write fifo status register                                                */
  __IM  uint32_t  RFIFO_STATUS;                 /*!< read fifo status register                                                 */
} I2C1_Type;                                    /*!< Size = 72 (0x48)                                                          */



/* =========================================================================================================================== */
/* ================                                          SYSCFG                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief System configuration (SYSCFG)
  */

typedef struct {                                /*!< SYSCFG Structure                                                          */
  __IOM uint32_t  CR0;                          /*!< control register 0                                                        */
  __IOM uint32_t  CR1;                          /*!< control register 1                                                        */
  __IOM uint32_t  CR2;                          /*!< control register 2                                                        */
  __IOM uint32_t  CR3;                          /*!< control register 3                                                        */
  __IOM uint32_t  CR4;                          /*!< control register 4                                                        */
  __IOM uint32_t  CR5;                          /*!< control register 5                                                        */
  __IOM uint32_t  CR6;                          /*!< control register 6                                                        */
  __IOM uint32_t  CR7;                          /*!< control register 7                                                        */
  __IOM uint32_t  CR8;                          /*!< control register 8                                                        */
  __IOM uint32_t  CR9;                          /*!< control register 9                                                        */
  __IOM uint32_t  CR10;                         /*!< control register 10                                                       */
} SYSCFG_Type;                                  /*!< Size = 44 (0x2c)                                                          */



/* =========================================================================================================================== */
/* ================                                            PWR                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief Power control (PWR)
  */

typedef struct {                                /*!< PWR Structure                                                             */
  __IOM uint32_t  CR0;                          /*!< control register 0                                                        */
  __IOM uint32_t  CR1;                          /*!< control register 1                                                        */
  __IOM uint32_t  SR0;                          /*!< status register 0                                                         */
  __IOM uint32_t  SR1;                          /*!< status register 1                                                         */
  __IOM uint32_t  CR2;                          /*!< control register 2                                                        */
  __IOM uint32_t  CR3;                          /*!< control register 3                                                        */
  __IOM uint32_t  CR4;                          /*!< control register 4                                                        */
  __IOM uint32_t  CR5;                          /*!< control register 5                                                        */
} PWR_Type;                                     /*!< Size = 32 (0x20)                                                          */



/* =========================================================================================================================== */
/* ================                                          TIMER0                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief Timer (TIMER0)
  */

typedef struct {                                /*!< TIMER0 Structure                                                          */
  __IOM uint16_t  CR1;                          /*!< TIMER control register 1                                                  */
  __IM  uint16_t  RESERVED;
  __IOM uint16_t  CR2;                          /*!< TIMER control register 2                                                  */
  __IM  uint16_t  RESERVED1;
  __IOM uint16_t  SMCR;                         /*!< TIMER slave Mode Control register                                         */
  __IM  uint16_t  RESERVED2;
  __IOM uint16_t  DIER;                         /*!< TIMER DMA/interrupt enable register                                       */
  __IM  uint16_t  RESERVED3;
  __IOM uint16_t  SR;                           /*!< status register                                                           */
  __IM  uint16_t  RESERVED4;
  __OM  uint16_t  EGR;                          /*!< TIMER event generation register                                           */
  __IM  uint16_t  RESERVED5;
  __IOM uint16_t  CCMR1;                        /*!< capture/compare mode register 1                                           */
  __IM  uint16_t  RESERVED6;
  __IOM uint16_t  CCMR2;                        /*!< capture/compare mode register 2                                           */
  __IM  uint16_t  RESERVED7;
  __IOM uint16_t  CCER;                         /*!< TIMER capture/compare enable register                                     */
  __IM  uint16_t  RESERVED8;
  __IOM uint16_t  CNT;                          /*!< TIMER counter register                                                    */
  __IM  uint16_t  RESERVED9;
  __IOM uint16_t  PSC;                          /*!< TIMER prescaler register                                                  */
  __IM  uint16_t  RESERVED10;
  __IOM uint32_t  ARR;                          /*!< TIMER auto-reload register                                                */
  __IM  uint32_t  RESERVED11;
  __IOM uint16_t  CCR0;                         /*!< Channel 0 capture/compare register                                        */
  __IM  uint16_t  RESERVED12;
  __IOM uint16_t  CCR1;                         /*!< Channel 1 capture/compare register                                        */
  __IM  uint16_t  RESERVED13;
  __IOM uint16_t  CCR2;                         /*!< Channel 2 capture/compare register                                        */
  __IM  uint16_t  RESERVED14;
  __IOM uint16_t  CCR3;                         /*!< Channel 3 capture/compare register                                        */
  __IM  uint16_t  RESERVED15;
  __IM  uint32_t  RESERVED16;
  __IOM uint16_t  DCR;                          /*!< DMA control register                                                      */
  __IM  uint16_t  RESERVED17;
  __IOM uint16_t  DMAR;                         /*!< TIMER DMA address for full transfer register                              */
  __IM  uint16_t  RESERVED18;
  __IOM uint16_t  OR;                           /*!< Option register                                                           */
  __IM  uint16_t  RESERVED19;
} TIMER0_Type;                                  /*!< Size = 84 (0x54)                                                          */



/* =========================================================================================================================== */
/* ================                                          TIMER1                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief Timer (TIMER1)
  */

typedef struct {                                /*!< TIMER1 Structure                                                          */
  __IOM uint16_t  CR1;                          /*!< TIMER control register 1                                                  */
  __IM  uint16_t  RESERVED;
  __IOM uint16_t  CR2;                          /*!< TIMER control register 2                                                  */
  __IM  uint16_t  RESERVED1;
  __IOM uint16_t  SMCR;                         /*!< TIMER slave Mode Control register                                         */
  __IM  uint16_t  RESERVED2;
  __IOM uint16_t  DIER;                         /*!< TIMER DMA/interrupt enable register                                       */
  __IM  uint16_t  RESERVED3;
  __IOM uint16_t  SR;                           /*!< status register                                                           */
  __IM  uint16_t  RESERVED4;
  __OM  uint16_t  EGR;                          /*!< TIMER event generation register                                           */
  __IM  uint16_t  RESERVED5;
  __IOM uint16_t  CCMR1;                        /*!< capture/compare mode register 1                                           */
  __IM  uint16_t  RESERVED6;
  __IOM uint16_t  CCMR2;                        /*!< capture/compare mode register 2                                           */
  __IM  uint16_t  RESERVED7;
  __IOM uint16_t  CCER;                         /*!< TIMER capture/compare enable register                                     */
  __IM  uint16_t  RESERVED8;
  __IOM uint16_t  CNT;                          /*!< TIMER counter register                                                    */
  __IM  uint16_t  RESERVED9;
  __IOM uint16_t  PSC;                          /*!< TIMER prescaler register                                                  */
  __IM  uint16_t  RESERVED10;
  __IOM uint32_t  ARR;                          /*!< TIMER auto-reload register                                                */
  __IM  uint32_t  RESERVED11;
  __IOM uint16_t  CCR0;                         /*!< Channel 0 capture/compare register                                        */
  __IM  uint16_t  RESERVED12;
  __IOM uint16_t  CCR1;                         /*!< Channel 1 capture/compare register                                        */
  __IM  uint16_t  RESERVED13;
  __IOM uint16_t  CCR2;                         /*!< Channel 2 capture/compare register                                        */
  __IM  uint16_t  RESERVED14;
  __IOM uint16_t  CCR3;                         /*!< Channel 3 capture/compare register                                        */
  __IM  uint16_t  RESERVED15;
  __IM  uint32_t  RESERVED16;
  __IOM uint16_t  DCR;                          /*!< DMA control register                                                      */
  __IM  uint16_t  RESERVED17;
  __IOM uint16_t  DMAR;                         /*!< TIMER DMA address for full transfer register                              */
  __IM  uint16_t  RESERVED18;
  __IOM uint16_t  OR;                           /*!< Option register                                                           */
  __IM  uint16_t  RESERVED19;
} TIMER1_Type;                                  /*!< Size = 84 (0x54)                                                          */



/* =========================================================================================================================== */
/* ================                                          TIMER2                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief Timer (TIMER2)
  */

typedef struct {                                /*!< TIMER2 Structure                                                          */
  __IOM uint16_t  CR1;                          /*!< TIMER control register 1                                                  */
  __IM  uint16_t  RESERVED;
  __IOM uint16_t  CR2;                          /*!< TIMER control register 2                                                  */
  __IM  uint16_t  RESERVED1;
  __IOM uint16_t  SMCR;                         /*!< TIMER slave Mode Control register                                         */
  __IM  uint16_t  RESERVED2;
  __IOM uint16_t  DIER;                         /*!< TIMER DMA/interrupt enable register                                       */
  __IM  uint16_t  RESERVED3;
  __IOM uint16_t  SR;                           /*!< status register                                                           */
  __IM  uint16_t  RESERVED4;
  __OM  uint16_t  EGR;                          /*!< TIMER event generation register                                           */
  __IM  uint16_t  RESERVED5;
  __IOM uint16_t  CCMR1;                        /*!< capture/compare mode register 1                                           */
  __IM  uint16_t  RESERVED6;
  __IOM uint16_t  CCMR2;                        /*!< capture/compare mode register 2                                           */
  __IM  uint16_t  RESERVED7;
  __IOM uint16_t  CCER;                         /*!< TIMER capture/compare enable register                                     */
  __IM  uint16_t  RESERVED8;
  __IOM uint16_t  CNT;                          /*!< TIMER counter register                                                    */
  __IM  uint16_t  RESERVED9;
  __IOM uint16_t  PSC;                          /*!< TIMER prescaler register                                                  */
  __IM  uint16_t  RESERVED10;
  __IOM uint32_t  ARR;                          /*!< TIMER auto-reload register                                                */
  __IM  uint32_t  RESERVED11;
  __IOM uint16_t  CCR0;                         /*!< Channel 0 capture/compare register                                        */
  __IM  uint16_t  RESERVED12;
  __IOM uint16_t  CCR1;                         /*!< Channel 1 capture/compare register                                        */
  __IM  uint16_t  RESERVED13;
  __IOM uint16_t  CCR2;                         /*!< Channel 2 capture/compare register                                        */
  __IM  uint16_t  RESERVED14;
  __IOM uint16_t  CCR3;                         /*!< Channel 3 capture/compare register                                        */
  __IM  uint16_t  RESERVED15;
  __IM  uint32_t  RESERVED16;
  __IOM uint16_t  DCR;                          /*!< DMA control register                                                      */
  __IM  uint16_t  RESERVED17;
  __IOM uint16_t  DMAR;                         /*!< TIMER DMA address for full transfer register                              */
  __IM  uint16_t  RESERVED18;
  __IOM uint16_t  OR;                           /*!< Option register                                                           */
  __IM  uint16_t  RESERVED19;
} TIMER2_Type;                                  /*!< Size = 84 (0x54)                                                          */



/* =========================================================================================================================== */
/* ================                                          TIMER3                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief Timer (TIMER3)
  */

typedef struct {                                /*!< TIMER3 Structure                                                          */
  __IOM uint16_t  CR1;                          /*!< TIMER control register 1                                                  */
  __IM  uint16_t  RESERVED;
  __IOM uint16_t  CR2;                          /*!< TIMER control register 2                                                  */
  __IM  uint16_t  RESERVED1;
  __IOM uint16_t  SMCR;                         /*!< TIMER slave Mode Control register                                         */
  __IM  uint16_t  RESERVED2;
  __IOM uint16_t  DIER;                         /*!< TIMER DMA/interrupt enable register                                       */
  __IM  uint16_t  RESERVED3;
  __IOM uint16_t  SR;                           /*!< status register                                                           */
  __IM  uint16_t  RESERVED4;
  __OM  uint16_t  EGR;                          /*!< TIMER event generation register                                           */
  __IM  uint16_t  RESERVED5;
  __IOM uint16_t  CCMR1;                        /*!< capture/compare mode register 1                                           */
  __IM  uint16_t  RESERVED6;
  __IOM uint16_t  CCMR2;                        /*!< capture/compare mode register 2                                           */
  __IM  uint16_t  RESERVED7;
  __IOM uint16_t  CCER;                         /*!< TIMER capture/compare enable register                                     */
  __IM  uint16_t  RESERVED8;
  __IOM uint16_t  CNT;                          /*!< TIMER counter register                                                    */
  __IM  uint16_t  RESERVED9;
  __IOM uint16_t  PSC;                          /*!< TIMER prescaler register                                                  */
  __IM  uint16_t  RESERVED10;
  __IOM uint32_t  ARR;                          /*!< TIMER auto-reload register                                                */
  __IM  uint32_t  RESERVED11;
  __IOM uint16_t  CCR0;                         /*!< Channel 0 capture/compare register                                        */
  __IM  uint16_t  RESERVED12;
  __IOM uint16_t  CCR1;                         /*!< Channel 1 capture/compare register                                        */
  __IM  uint16_t  RESERVED13;
  __IOM uint16_t  CCR2;                         /*!< Channel 2 capture/compare register                                        */
  __IM  uint16_t  RESERVED14;
  __IOM uint16_t  CCR3;                         /*!< Channel 3 capture/compare register                                        */
  __IM  uint16_t  RESERVED15;
  __IM  uint32_t  RESERVED16;
  __IOM uint16_t  DCR;                          /*!< DMA control register                                                      */
  __IM  uint16_t  RESERVED17;
  __IOM uint16_t  DMAR;                         /*!< TIMER DMA address for full transfer register                              */
  __IM  uint16_t  RESERVED18;
  __IOM uint16_t  OR;                           /*!< Option register                                                           */
  __IM  uint16_t  RESERVED19;
} TIMER3_Type;                                  /*!< Size = 84 (0x54)                                                          */



/* =========================================================================================================================== */
/* ================                                         LPTIMER0                                          ================ */
/* =========================================================================================================================== */


/**
  * @brief LPTIMER (LPTIMER0)
  */

typedef struct {                                /*!< LPTIMER0 Structure                                                        */
  __IM  uint32_t  ISR;                          /*!< LPTIMER flag and status register                                          */
  __OM  uint32_t  ICR;                          /*!< LPTIMER flag clear register                                               */
  __IOM uint32_t  IER;                          /*!< LPTIMER interrupt enable register                                         */
  __IOM uint32_t  CFGR;                         /*!< LPTIMER configuration register                                            */
  __IOM uint32_t  CR;                           /*!< LPTIMER control register                                                  */
  __IOM uint32_t  CMP;                          /*!< LPTIMER compare register                                                  */
  __IOM uint32_t  ARR;                          /*!< LPTIMER autoreload register                                               */
  __IM  uint32_t  CNT;                          /*!< LPTIMER counter register                                                  */
  __IM  uint32_t  CSR;                          /*!< LPTIMER CSR register                                                      */
  __IM  uint32_t  SR1;                          /*!< LPTIMER SR1 register                                                      */
} LPTIMER0_Type;                                /*!< Size = 40 (0x28)                                                          */



/* =========================================================================================================================== */
/* ================                                         LPTIMER1                                          ================ */
/* =========================================================================================================================== */


/**
  * @brief LPTIMER (LPTIMER1)
  */

typedef struct {                                /*!< LPTIMER1 Structure                                                        */
  __IM  uint32_t  ISR;                          /*!< LPTIMER flag and status register                                          */
  __OM  uint32_t  ICR;                          /*!< LPTIMER flag clear register                                               */
  __IOM uint32_t  IER;                          /*!< LPTIMER interrupt enable register                                         */
  __IOM uint32_t  CFGR;                         /*!< LPTIMER configuration register                                            */
  __IOM uint32_t  CR;                           /*!< LPTIMER control register                                                  */
  __IOM uint32_t  CMP;                          /*!< LPTIMER compare register                                                  */
  __IOM uint32_t  ARR;                          /*!< LPTIMER autoreload register                                               */
  __IM  uint32_t  CNT;                          /*!< LPTIMER counter register                                                  */
  __IM  uint32_t  CSR;                          /*!< LPTIMER CSR register                                                      */
  __IM  uint32_t  SR1;                          /*!< LPTIMER SR1 register                                                      */
} LPTIMER1_Type;                                /*!< Size = 40 (0x28)                                                          */



/* =========================================================================================================================== */
/* ================                                            I2S                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief I2S (I2S)
  */

typedef struct {                                /*!< I2S Structure                                                             */
  __IOM uint32_t  IER;                          /*!< enable register                                                           */
  __IOM uint32_t  IRER;                         /*!< receiver block enable register                                            */
  __IOM uint32_t  ITER;                         /*!< transmitter block enable register                                         */
  __IOM uint32_t  CER;                          /*!< clock enable register                                                     */
  __IOM uint32_t  CCR;                          /*!< clock configuration register                                              */
  __OM  uint32_t  RXFFR;                        /*!< receiver block FIFO reset register                                        */
  __OM  uint32_t  TXFFR;                        /*!< transmitter block FIFO reset register                                     */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  LRBR_LTHR;                    /*!< right receive buffer register                                             */
  __IOM uint32_t  RRBR_RTHR;                    /*!< right transmit holding register                                           */
  __IOM uint32_t  RER;                          /*!< receiver enable register                                                  */
  __IOM uint32_t  TER;                          /*!< transmitter enable register                                               */
  __IOM uint32_t  RCR;                          /*!< receiver configuration register                                           */
  __IOM uint32_t  TCR;                          /*!< transmitter configuration register                                        */
  __IM  uint32_t  ISR;                          /*!< interrupt status register                                                 */
  __IOM uint32_t  IMR;                          /*!< interrupt mask register                                                   */
  __IM  uint32_t  ROR;                          /*!< receiver overrun register                                                 */
  __IM  uint32_t  TOR;                          /*!< transmitter overrun register                                              */
  __IOM uint32_t  RFCR;                         /*!< receiver FIFO configuration register                                      */
  __IOM uint32_t  TFCR;                         /*!< transmitter FIFO configuration register                                   */
  __OM  uint32_t  RFF;                          /*!< receiver FIFO flush register                                              */
  __OM  uint32_t  TFF;                          /*!< transmitter FIFO flush register                                           */
  __IM  uint32_t  RESERVED1[90];
  __IOM uint32_t  RXDMA;                        /*!< receiver block dma register                                               */
  __OM  uint32_t  RRXDMA;                       /*!< reset receiver block dma register                                         */
  __IOM uint32_t  TXDMA;                        /*!< transmitter block dma register                                            */
  __OM  uint32_t  RTXDMA;                       /*!< reset transmitter block dma register                                      */
  __IM  uint32_t  RESERVED2[8];
  __IM  uint32_t  I2S_COMP_PARAM_2;             /*!< component parameter register 2                                            */
  __IM  uint32_t  I2S_COMP_PARAM_1;             /*!< component parameter register 1                                            */
  __IM  uint32_t  I2S_COMP_VERSION;             /*!< component version register                                                */
  __IM  uint32_t  I2S_COMP_TYPE;                /*!< component type register                                                   */
} I2S_Type;                                     /*!< Size = 512 (0x200)                                                        */



/* =========================================================================================================================== */
/* ================                                            SEC                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief SEC (SEC)
  */

typedef struct {                                /*!< SEC Structure                                                             */
  __IOM uint32_t  INT;                          /*!< interrupt enable register                                                 */
  __IOM uint32_t  RST;                          /*!< reset enable register                                                     */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  SR;                           /*!< status                                                                    */
  __IOM uint32_t  FILTER0;                      /*!< filter0                                                                   */
  __IOM uint32_t  FILTER1;                      /*!< filter1                                                                   */
  __IM  uint32_t  RESERVED1[3];
  __IOM uint32_t  FILTER2;                      /*!< filter2                                                                   */
  __IOM uint32_t  FILTER3;                      /*!< filter3                                                                   */
} SEC_Type;                                     /*!< Size = 44 (0x2c)                                                          */



/* =========================================================================================================================== */
/* ================                                           QSPI                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief QSPI (QSPI)
  */

typedef struct {                                /*!< QSPI Structure                                                            */
  __IOM uint32_t  QSPI_CR;                      /*!< control register                                                          */
  __IOM uint32_t  QSPI_DCR;                     /*!< device configuration register                                             */
  __IOM uint32_t  QSPI_SR;                      /*!< status register                                                           */
  __IOM uint32_t  QSPI_FCR;                     /*!< flag clear register                                                       */
  __IOM uint32_t  QSPI_DLR;                     /*!< data length register                                                      */
  __IOM uint32_t  QSPI_CCR;                     /*!< communication configuration register                                      */
  __IOM uint32_t  QSPI_AR;                      /*!< address register                                                          */
  __IOM uint32_t  QSPI_ABR;                     /*!< alternate byte register                                                   */
  __IOM uint32_t  QSPI_DR;                      /*!< data register                                                             */
  __IOM uint32_t  QSPI_PSMKR;                   /*!< polling status mask register                                              */
  __IOM uint32_t  QSPI_PSMAR;                   /*!< polling status match register                                             */
  __IOM uint32_t  QSPI_PIR;                     /*!< polling interval register                                                 */
  __IOM uint32_t  QSPI_TOR;                     /*!< timeout register                                                          */
  __IM  uint32_t  RESERVED[19];
  __IOM uint32_t  QSPI_HIT0R;                   /*!< hit0 times accumulator register                                           */
  __IOM uint32_t  QSPI_HIT1R;                   /*!< hit1 times accumulator register                                           */
  __IOM uint32_t  QSPI_MIR;                     /*!< miss times accumulator register                                           */
  __IOM uint32_t  QSPI_CFGR;                    /*!< configuration register                                                    */
  __IOM uint32_t  SBUS_START;                   /*!< start register                                                            */
} QSPI_Type;                                    /*!< Size = 148 (0x94)                                                         */



/* =========================================================================================================================== */
/* ================                                            DAC                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief DAC (DAC)
  */

typedef struct {                                /*!< DAC Structure                                                             */
  __IOM uint32_t  CR;                           /*!< control register                                                          */
  __OM  uint32_t  SWTRIGR;                      /*!< software trigger register                                                 */
  __IOM uint32_t  DHR;                          /*!< data holding register                                                     */
  __IM  uint32_t  DOR;                          /*!< data output register                                                      */
  __IOM uint32_t  SR;                           /*!< data length register                                                      */
} DAC_Type;                                     /*!< Size = 20 (0x14)                                                          */



/* =========================================================================================================================== */
/* ================                                            ADC                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief ADC (ADC)
  */

typedef struct {                                /*!< ADC Structure                                                             */
  __IOM uint32_t  CR;                           /*!< control register                                                          */
  __IOM uint32_t  CFGR;                         /*!< configuration register                                                    */
  __IOM uint32_t  SEQR0;                        /*!< sequence0 register                                                        */
  __IOM uint32_t  SEQR1;                        /*!< sequence1 register                                                        */
  __IOM uint32_t  DIFFSEL;                      /*!< difference register                                                       */
  __IOM uint32_t  ISR;                          /*!< interrupt status register                                                 */
  __IOM uint32_t  IER;                          /*!< interrupt enable register                                                 */
  __IM  uint32_t  DR;                           /*!< data register                                                             */
  __IOM uint32_t  AWD0_CFGR;                    /*!< AWD0 register                                                             */
  __IOM uint32_t  AWD1_CFGR;                    /*!< AWD1 register                                                             */
  __IOM uint32_t  AWD2_CFGR;                    /*!< AWD2 register                                                             */
} ADC_Type;                                     /*!< Size = 44 (0x2c)                                                          */



/* =========================================================================================================================== */
/* ================                                           DMAC0                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief DMA (DMAC0)
  */

typedef struct {                                /*!< DMAC0 Structure                                                           */
} DMAC0_Type;                                   /*!< Size = 0 (0x0)                                                            */



/* =========================================================================================================================== */
/* ================                                           DMAC1                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief DMA (DMAC1)
  */

typedef struct {                                /*!< DMAC1 Structure                                                           */
} DMAC1_Type;                                   /*!< Size = 0 (0x0)                                                            */



/* =========================================================================================================================== */
/* ================                                         BSTIMER0                                          ================ */
/* =========================================================================================================================== */


/**
  * @brief Basic timer (BSTIMER0)
  */

typedef struct {                                /*!< BSTIMER0 Structure                                                        */
  __IOM uint32_t  CR1;                          /*!< control register 1                                                        */
  __IOM uint32_t  CR2;                          /*!< control register 2                                                        */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  DIER;                         /*!< DMA/interrupt enable register                                             */
  __IM  uint32_t  SR;                           /*!< status register                                                           */
  __OM  uint32_t  EGR;                          /*!< event generation register                                                 */
  __IM  uint32_t  RESERVED1[3];
  __IOM uint32_t  CNT;                          /*!< TIMER event generation register                                           */
  __IOM uint32_t  PSC;                          /*!< prescaler register                                                        */
  __IOM uint32_t  ARR;                          /*!< auto-reload register                                                      */
} BSTIMER0_Type;                                /*!< Size = 48 (0x30)                                                          */



/* =========================================================================================================================== */
/* ================                                         BSTIMER1                                          ================ */
/* =========================================================================================================================== */


/**
  * @brief Basic timer (BSTIMER1)
  */

typedef struct {                                /*!< BSTIMER1 Structure                                                        */
  __IOM uint32_t  CR1;                          /*!< control register 1                                                        */
  __IOM uint32_t  CR2;                          /*!< control register 2                                                        */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  DIER;                         /*!< DMA/interrupt enable register                                             */
  __IM  uint32_t  SR;                           /*!< status register                                                           */
  __OM  uint32_t  EGR;                          /*!< event generation register                                                 */
  __IM  uint32_t  RESERVED1[3];
  __IOM uint32_t  CNT;                          /*!< TIMER event generation register                                           */
  __IOM uint32_t  PSC;                          /*!< prescaler register                                                        */
  __IOM uint32_t  ARR;                          /*!< auto-reload register                                                      */
} BSTIMER1_Type;                                /*!< Size = 48 (0x30)                                                          */


/** @} */ /* End of group Device_Peripheral_peripherals */


/* =========================================================================================================================== */
/* ================                          Device Specific Peripheral Address Map                           ================ */
/* =========================================================================================================================== */


/** @addtogroup Device_Peripheral_peripheralAddr
  * @{
  */

#define RCC_BASE                    0x40000000UL
#define SSP0_BASE                   0x40006000UL
#define SSP1_BASE                   0x40012000UL
#define SSP2_BASE                   0x40013000UL
#define GPIOA_BASE                  0x4001F000UL
#define GPIOB_BASE                  0x4001F400UL
#define GPIOC_BASE                  0x4001F800UL
#define GPIOD_BASE                  0x4001FC00UL
#define RTC_BASE                    0x4000E000UL
#define UART0_BASE                  0x40003000UL
#define UART1_BASE                  0x40004000UL
#define UART2_BASE                  0x40010000UL
#define UART3_BASE                  0x40011000UL
#define LPUART_BASE                 0x40005000UL
#define LCD_BASE                    0x40018000UL
#define EFC_BASE                    0x40020000UL
#define LORAC_BASE                  0x40009000UL
#define AFEC_BASE                   0x40008000UL
#define IWDG_BASE                   0x4001D000UL
#define WDG_BASE                    0x4001E000UL
#define CRC_BASE                    0x40022000UL
#define I2C0_BASE                   0x40007000UL
#define I2C1_BASE                   0x40014000UL
#define SYSCFG_BASE                 0x40001000UL
#define PWR_BASE                    0x40001800UL
#define TIMER0_BASE                 0x4000A000UL
#define TIMER1_BASE                 0x4001A000UL
#define TIMER2_BASE                 0x4000B000UL
#define TIMER3_BASE                 0x4001B000UL
#define LPTIMER0_BASE               0x4000D000UL
#define LPTIMER1_BASE               0x4000D800UL
#define I2S_BASE                    0x40002000UL
#define SEC_BASE                    0x4000F000UL
#define QSPI_BASE                   0x40021000UL
#define DAC_BASE                    0x40019000UL
#define ADC_BASE                    0x40017000UL
#define DMAC0_BASE                  0x40023000UL
#define DMAC1_BASE                  0x40024000UL
#define BSTIMER0_BASE               0x4000C000UL
#define BSTIMER1_BASE               0x4001C000UL

/** @} */ /* End of group Device_Peripheral_peripheralAddr */


/* =========================================================================================================================== */
/* ================                                  Peripheral declaration                                   ================ */
/* =========================================================================================================================== */


/** @addtogroup Device_Peripheral_declaration
  * @{
  */

#define RCC                         ((RCC_Type*)               RCC_BASE)
#define SSP0                        ((SSP0_Type*)              SSP0_BASE)
#define SSP1                        ((SSP1_Type*)              SSP1_BASE)
#define SSP2                        ((SSP2_Type*)              SSP2_BASE)
#define GPIOA                       ((GPIOA_Type*)             GPIOA_BASE)
#define GPIOB                       ((GPIOB_Type*)             GPIOB_BASE)
#define GPIOC                       ((GPIOC_Type*)             GPIOC_BASE)
#define GPIOD                       ((GPIOD_Type*)             GPIOD_BASE)
#define RTC                         ((RTC_Type*)               RTC_BASE)
#define UART0                       ((UART0_Type*)             UART0_BASE)
#define UART1                       ((UART1_Type*)             UART1_BASE)
#define UART2                       ((UART2_Type*)             UART2_BASE)
#define UART3                       ((UART3_Type*)             UART3_BASE)
#define LPUART                      ((LPUART_Type*)            LPUART_BASE)
#define LCD                         ((LCD_Type*)               LCD_BASE)
#define EFC                         ((EFC_Type*)               EFC_BASE)
#define LORAC                       ((LORAC_Type*)             LORAC_BASE)
#define AFEC                        ((AFEC_Type*)              AFEC_BASE)
#define IWDG                        ((IWDG_Type*)              IWDG_BASE)
#define WDG                         ((WDG_Type*)               WDG_BASE)
#define CRC                         ((CRC_Type*)               CRC_BASE)
#define I2C0                        ((I2C0_Type*)              I2C0_BASE)
#define I2C1                        ((I2C1_Type*)              I2C1_BASE)
#define SYSCFG                      ((SYSCFG_Type*)            SYSCFG_BASE)
#define PWR                         ((PWR_Type*)               PWR_BASE)
#define TIMER0                      ((TIMER0_Type*)            TIMER0_BASE)
#define TIMER1                      ((TIMER1_Type*)            TIMER1_BASE)
#define TIMER2                      ((TIMER2_Type*)            TIMER2_BASE)
#define TIMER3                      ((TIMER3_Type*)            TIMER3_BASE)
#define LPTIMER0                    ((LPTIMER0_Type*)          LPTIMER0_BASE)
#define LPTIMER1                    ((LPTIMER1_Type*)          LPTIMER1_BASE)
#define I2S                         ((I2S_Type*)               I2S_BASE)
#define SEC                         ((SEC_Type*)               SEC_BASE)
#define QSPI                        ((QSPI_Type*)              QSPI_BASE)
#define DAC                         ((DAC_Type*)               DAC_BASE)
#define ADC                         ((ADC_Type*)               ADC_BASE)
#define DMAC0                       ((DMAC0_Type*)             DMAC0_BASE)
#define DMAC1                       ((DMAC1_Type*)             DMAC1_BASE)
#define BSTIMER0                    ((BSTIMER0_Type*)          BSTIMER0_BASE)
#define BSTIMER1                    ((BSTIMER1_Type*)          BSTIMER1_BASE)

/** @} */ /* End of group Device_Peripheral_declaration */


/* =========================================================================================================================== */
/* ================                                Pos/Mask Peripheral Section                                ================ */
/* =========================================================================================================================== */


/** @addtogroup PosMask_peripherals
  * @{
  */



/* =========================================================================================================================== */
/* ================                                            RCC                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define RCC_CR0_PCLK0_DIV_Pos             (5UL)                     /*!< PCLK0_DIV (Bit 5)                                     */
#define RCC_CR0_PCLK0_DIV_Msk             (0xe0UL)                  /*!< PCLK0_DIV (Bitfield-Mask: 0x07)                       */
#define RCC_CR0_HCLK_DIV_Pos              (8UL)                     /*!< HCLK_DIV (Bit 8)                                      */
#define RCC_CR0_HCLK_DIV_Msk              (0xf00UL)                 /*!< HCLK_DIV (Bitfield-Mask: 0x0f)                        */
#define RCC_CR0_SYSCLK_SEL_Pos            (12UL)                    /*!< SYSCLK_SEL (Bit 12)                                   */
#define RCC_CR0_SYSCLK_SEL_Msk            (0x7000UL)                /*!< SYSCLK_SEL (Bitfield-Mask: 0x07)                      */
#define RCC_CR0_PCLK1_DIV_Pos             (15UL)                    /*!< PCLK1_DIV (Bit 15)                                    */
#define RCC_CR0_PCLK1_DIV_Msk             (0x38000UL)               /*!< PCLK1_DIV (Bitfield-Mask: 0x07)                       */
#define RCC_CR0_MCO_CLK_OUT_EN_Pos        (18UL)                    /*!< MCO_CLK_OUT_EN (Bit 18)                               */
#define RCC_CR0_MCO_CLK_OUT_EN_Msk        (0x40000UL)               /*!< MCO_CLK_OUT_EN (Bitfield-Mask: 0x01)                  */
#define RCC_CR0_MCO_CLK_SEL_Pos           (19UL)                    /*!< MCO_CLK_SEL (Bit 19)                                  */
#define RCC_CR0_MCO_CLK_SEL_Msk           (0x380000UL)              /*!< MCO_CLK_SEL (Bitfield-Mask: 0x07)                     */
#define RCC_CR0_MCO_CLK_DIV_NUM_Pos       (22UL)                    /*!< MCO_CLK_DIV_NUM (Bit 22)                              */
#define RCC_CR0_MCO_CLK_DIV_NUM_Msk       (0x1c00000UL)             /*!< MCO_CLK_DIV_NUM (Bitfield-Mask: 0x07)                 */
#define RCC_CR0_STCLKEN_SEL_Pos           (25UL)                    /*!< STCLKEN_SEL (Bit 25)                                  */
#define RCC_CR0_STCLKEN_SEL_Msk           (0x2000000UL)             /*!< STCLKEN_SEL (Bitfield-Mask: 0x01)                     */
/* ==========================================================  CR1  ========================================================== */
#define RCC_CR1_IWDG_CLK_SEL_Pos          (0UL)                     /*!< IWDG_CLK_SEL (Bit 0)                                  */
#define RCC_CR1_IWDG_CLK_SEL_Msk          (0x1UL)                   /*!< IWDG_CLK_SEL (Bitfield-Mask: 0x01)                    */
#define RCC_CR1_RTC_CLK_SEL_Pos           (1UL)                     /*!< RTC_CLK_SEL (Bit 1)                                   */
#define RCC_CR1_RTC_CLK_SEL_Msk           (0x2UL)                   /*!< RTC_CLK_SEL (Bitfield-Mask: 0x01)                     */
#define RCC_CR1_LPUART_CLK_SEL_Pos        (2UL)                     /*!< LPUART_CLK_SEL (Bit 2)                                */
#define RCC_CR1_LPUART_CLK_SEL_Msk        (0xcUL)                   /*!< LPUART_CLK_SEL (Bitfield-Mask: 0x03)                  */
#define RCC_CR1_LCDCTRL_CLK_SEL_Pos       (4UL)                     /*!< LCDCTRL_CLK_SEL (Bit 4)                               */
#define RCC_CR1_LCDCTRL_CLK_SEL_Msk       (0x30UL)                  /*!< LCDCTRL_CLK_SEL (Bitfield-Mask: 0x03)                 */
#define RCC_CR1_LPTIM0_CLK_SEL_Pos        (6UL)                     /*!< LPTIM0_CLK_SEL (Bit 6)                                */
#define RCC_CR1_LPTIM0_CLK_SEL_Msk        (0xc0UL)                  /*!< LPTIM0_CLK_SEL (Bitfield-Mask: 0x03)                  */
#define RCC_CR1_LPTIM1_CLK_SEL_Pos        (8UL)                     /*!< LPTIM1_CLK_SEL (Bit 8)                                */
#define RCC_CR1_LPTIM1_CLK_SEL_Msk        (0x300UL)                 /*!< LPTIM1_CLK_SEL (Bitfield-Mask: 0x03)                  */
#define RCC_CR1_LPTIM0_EXT_CLK_SEL_Pos    (10UL)                    /*!< LPTIM0_EXT_CLK_SEL (Bit 10)                           */
#define RCC_CR1_LPTIM0_EXT_CLK_SEL_Msk    (0x400UL)                 /*!< LPTIM0_EXT_CLK_SEL (Bitfield-Mask: 0x01)              */
#define RCC_CR1_LPTIM1_EXT_CLK_SEL_Pos    (11UL)                    /*!< LPTIM1_EXT_CLK_SEL (Bit 11)                           */
#define RCC_CR1_LPTIM1_EXT_CLK_SEL_Msk    (0x800UL)                 /*!< LPTIM1_EXT_CLK_SEL (Bitfield-Mask: 0x01)              */
/* ==========================================================  CR2  ========================================================== */
#define RCC_CR2_QSPI_CLK_SEL_Pos          (0UL)                     /*!< QSPI_CLK_SEL (Bit 0)                                  */
#define RCC_CR2_QSPI_CLK_SEL_Msk          (0x3UL)                   /*!< QSPI_CLK_SEL (Bitfield-Mask: 0x03)                    */
#define RCC_CR2_I2S_CLK_SEL_Pos           (2UL)                     /*!< I2S_CLK_SEL (Bit 2)                                   */
#define RCC_CR2_I2S_CLK_SEL_Msk           (0x1cUL)                  /*!< I2S_CLK_SEL (Bitfield-Mask: 0x07)                     */
#define RCC_CR2_ADCCTRL_CLK_SEL_Pos       (5UL)                     /*!< ADCCTRL_CLK_SEL (Bit 5)                               */
#define RCC_CR2_ADCCTRL_CLK_SEL_Msk       (0x60UL)                  /*!< ADCCTRL_CLK_SEL (Bitfield-Mask: 0x03)                 */
#define RCC_CR2_SCC_CLK_SEL_Pos           (7UL)                     /*!< SCC_CLK_SEL (Bit 7)                                   */
#define RCC_CR2_SCC_CLK_SEL_Msk           (0x180UL)                 /*!< SCC_CLK_SEL (Bitfield-Mask: 0x03)                     */
#define RCC_CR2_UART3_CLK_SEL_Pos         (9UL)                     /*!< UART3_CLK_SEL (Bit 9)                                 */
#define RCC_CR2_UART3_CLK_SEL_Msk         (0x600UL)                 /*!< UART3_CLK_SEL (Bitfield-Mask: 0x03)                   */
#define RCC_CR2_UART2_CLK_SEL_Pos         (11UL)                    /*!< UART2_CLK_SEL (Bit 11)                                */
#define RCC_CR2_UART2_CLK_SEL_Msk         (0x1800UL)                /*!< UART2_CLK_SEL (Bitfield-Mask: 0x03)                   */
#define RCC_CR2_UART1_CLK_SEL_Pos         (13UL)                    /*!< UART1_CLK_SEL (Bit 13)                                */
#define RCC_CR2_UART1_CLK_SEL_Msk         (0x6000UL)                /*!< UART1_CLK_SEL (Bitfield-Mask: 0x03)                   */
#define RCC_CR2_UART0_CLK_SEL_Pos         (15UL)                    /*!< UART0_CLK_SEL (Bit 15)                                */
#define RCC_CR2_UART0_CLK_SEL_Msk         (0x18000UL)               /*!< UART0_CLK_SEL (Bitfield-Mask: 0x03)                   */
/* =========================================================  CGR0  ========================================================== */
#define RCC_CGR0_GPTIM3_CLK_EN_Pos        (0UL)                     /*!< GPTIM3_CLK_EN (Bit 0)                                 */
#define RCC_CGR0_GPTIM3_CLK_EN_Msk        (0x1UL)                   /*!< GPTIM3_CLK_EN (Bitfield-Mask: 0x01)                   */
#define RCC_CGR0_GPTIM2_CLK_EN_Pos        (1UL)                     /*!< GPTIM2_CLK_EN (Bit 1)                                 */
#define RCC_CGR0_GPTIM2_CLK_EN_Msk        (0x2UL)                   /*!< GPTIM2_CLK_EN (Bitfield-Mask: 0x01)                   */
#define RCC_CGR0_GPTIM1_CLK_EN_Pos        (2UL)                     /*!< GPTIM1_CLK_EN (Bit 2)                                 */
#define RCC_CGR0_GPTIM1_CLK_EN_Msk        (0x4UL)                   /*!< GPTIM1_CLK_EN (Bitfield-Mask: 0x01)                   */
#define RCC_CGR0_GPTIM0_CLK_EN_Pos        (3UL)                     /*!< GPTIM0_CLK_EN (Bit 3)                                 */
#define RCC_CGR0_GPTIM0_CLK_EN_Msk        (0x8UL)                   /*!< GPTIM0_CLK_EN (Bitfield-Mask: 0x01)                   */
#define RCC_CGR0_LORAC_CLK_EN_Pos         (4UL)                     /*!< LORAC_CLK_EN (Bit 4)                                  */
#define RCC_CGR0_LORAC_CLK_EN_Msk         (0x10UL)                  /*!< LORAC_CLK_EN (Bitfield-Mask: 0x01)                    */
#define RCC_CGR0_DACCTRL_CLK_EN_Pos       (5UL)                     /*!< DACCTRL_CLK_EN (Bit 5)                                */
#define RCC_CGR0_DACCTRL_CLK_EN_Msk       (0x20UL)                  /*!< DACCTRL_CLK_EN (Bitfield-Mask: 0x01)                  */
#define RCC_CGR0_LCDCTRL_CLK_EN_Pos       (6UL)                     /*!< LCDCTRL_CLK_EN (Bit 6)                                */
#define RCC_CGR0_LCDCTRL_CLK_EN_Msk       (0x40UL)                  /*!< LCDCTRL_CLK_EN (Bitfield-Mask: 0x01)                  */
#define RCC_CGR0_AFEC_CLK_EN_Pos          (7UL)                     /*!< AFEC_CLK_EN (Bit 7)                                   */
#define RCC_CGR0_AFEC_CLK_EN_Msk          (0x80UL)                  /*!< AFEC_CLK_EN (Bitfield-Mask: 0x01)                     */
#define RCC_CGR0_ADCCTRL_CLK_EN_Pos       (8UL)                     /*!< ADCCTRL_CLK_EN (Bit 8)                                */
#define RCC_CGR0_ADCCTRL_CLK_EN_Msk       (0x100UL)                 /*!< ADCCTRL_CLK_EN (Bitfield-Mask: 0x01)                  */
#define RCC_CGR0_SCC_CLK_EN_Pos           (9UL)                     /*!< SCC_CLK_EN (Bit 9)                                    */
#define RCC_CGR0_SCC_CLK_EN_Msk           (0x200UL)                 /*!< SCC_CLK_EN (Bitfield-Mask: 0x01)                      */
#define RCC_CGR0_I2C2_CLK_EN_Pos          (10UL)                    /*!< I2C2_CLK_EN (Bit 10)                                  */
#define RCC_CGR0_I2C2_CLK_EN_Msk          (0x400UL)                 /*!< I2C2_CLK_EN (Bitfield-Mask: 0x01)                     */
#define RCC_CGR0_I2C1_CLK_EN_Pos          (11UL)                    /*!< I2C1_CLK_EN (Bit 11)                                  */
#define RCC_CGR0_I2C1_CLK_EN_Msk          (0x800UL)                 /*!< I2C1_CLK_EN (Bitfield-Mask: 0x01)                     */
#define RCC_CGR0_I2C0_CLK_EN_Pos          (12UL)                    /*!< I2C0_CLK_EN (Bit 12)                                  */
#define RCC_CGR0_I2C0_CLK_EN_Msk          (0x1000UL)                /*!< I2C0_CLK_EN (Bitfield-Mask: 0x01)                     */
#define RCC_CGR0_SSP2_CLK_EN_Pos          (13UL)                    /*!< SSP2_CLK_EN (Bit 13)                                  */
#define RCC_CGR0_SSP2_CLK_EN_Msk          (0x2000UL)                /*!< SSP2_CLK_EN (Bitfield-Mask: 0x01)                     */
#define RCC_CGR0_SSP1_CLK_EN_Pos          (14UL)                    /*!< SSP1_CLK_EN (Bit 14)                                  */
#define RCC_CGR0_SSP1_CLK_EN_Msk          (0x4000UL)                /*!< SSP1_CLK_EN (Bitfield-Mask: 0x01)                     */
#define RCC_CGR0_SSP0_CLK_EN_Pos          (15UL)                    /*!< SSP0_CLK_EN (Bit 15)                                  */
#define RCC_CGR0_SSP0_CLK_EN_Msk          (0x8000UL)                /*!< SSP0_CLK_EN (Bitfield-Mask: 0x01)                     */
#define RCC_CGR0_LPUART_CLK_EN_Pos        (16UL)                    /*!< LPUART_CLK_EN (Bit 16)                                */
#define RCC_CGR0_LPUART_CLK_EN_Msk        (0x10000UL)               /*!< LPUART_CLK_EN (Bitfield-Mask: 0x01)                   */
#define RCC_CGR0_UART3_CLK_EN_Pos         (17UL)                    /*!< UART3_CLK_EN (Bit 17)                                 */
#define RCC_CGR0_UART3_CLK_EN_Msk         (0x20000UL)               /*!< UART3_CLK_EN (Bitfield-Mask: 0x01)                    */
#define RCC_CGR0_UART2_CLK_EN_Pos         (18UL)                    /*!< UART2_CLK_EN (Bit 18)                                 */
#define RCC_CGR0_UART2_CLK_EN_Msk         (0x40000UL)               /*!< UART2_CLK_EN (Bitfield-Mask: 0x01)                    */
#define RCC_CGR0_UART1_CLK_EN_Pos         (19UL)                    /*!< UART1_CLK_EN (Bit 19)                                 */
#define RCC_CGR0_UART1_CLK_EN_Msk         (0x80000UL)               /*!< UART1_CLK_EN (Bitfield-Mask: 0x01)                    */
#define RCC_CGR0_UART0_CLK_EN_Pos         (20UL)                    /*!< UART0_CLK_EN (Bit 20)                                 */
#define RCC_CGR0_UART0_CLK_EN_Msk         (0x100000UL)              /*!< UART0_CLK_EN (Bitfield-Mask: 0x01)                    */
#define RCC_CGR0_SYSCFG_CLK_EN_Pos        (21UL)                    /*!< SYSCFG_CLK_EN (Bit 21)                                */
#define RCC_CGR0_SYSCFG_CLK_EN_Msk        (0x200000UL)              /*!< SYSCFG_CLK_EN (Bitfield-Mask: 0x01)                   */
#define RCC_CGR0_IOM3_CLK_EN_Pos          (22UL)                    /*!< IOM3_CLK_EN (Bit 22)                                  */
#define RCC_CGR0_IOM3_CLK_EN_Msk          (0x400000UL)              /*!< IOM3_CLK_EN (Bitfield-Mask: 0x01)                     */
#define RCC_CGR0_IOM2_CLK_EN_Pos          (23UL)                    /*!< IOM2_CLK_EN (Bit 23)                                  */
#define RCC_CGR0_IOM2_CLK_EN_Msk          (0x800000UL)              /*!< IOM2_CLK_EN (Bitfield-Mask: 0x01)                     */
#define RCC_CGR0_IOM1_CLK_EN_Pos          (24UL)                    /*!< IOM1_CLK_EN (Bit 24)                                  */
#define RCC_CGR0_IOM1_CLK_EN_Msk          (0x1000000UL)             /*!< IOM1_CLK_EN (Bitfield-Mask: 0x01)                     */
#define RCC_CGR0_IOM0_CLK_EN_Pos          (25UL)                    /*!< IOM0_CLK_EN (Bit 25)                                  */
#define RCC_CGR0_IOM0_CLK_EN_Msk          (0x2000000UL)             /*!< IOM0_CLK_EN (Bitfield-Mask: 0x01)                     */
#define RCC_CGR0_BASICTIM1_CLK_EN_Pos     (26UL)                    /*!< BASICTIM1_CLK_EN (Bit 26)                             */
#define RCC_CGR0_BASICTIM1_CLK_EN_Msk     (0x4000000UL)             /*!< BASICTIM1_CLK_EN (Bitfield-Mask: 0x01)                */
#define RCC_CGR0_BASICTIM0_CLK_EN_Pos     (27UL)                    /*!< BASICTIM0_CLK_EN (Bit 27)                             */
#define RCC_CGR0_BASICTIM0_CLK_EN_Msk     (0x8000000UL)             /*!< BASICTIM0_CLK_EN (Bitfield-Mask: 0x01)                */
#define RCC_CGR0_CRC_CLK_EN_Pos           (28UL)                    /*!< CRC_CLK_EN (Bit 28)                                   */
#define RCC_CGR0_CRC_CLK_EN_Msk           (0x10000000UL)            /*!< CRC_CLK_EN (Bitfield-Mask: 0x01)                      */
#define RCC_CGR0_DMAC1_CLK_EN_Pos         (29UL)                    /*!< DMAC1_CLK_EN (Bit 29)                                 */
#define RCC_CGR0_DMAC1_CLK_EN_Msk         (0x20000000UL)            /*!< DMAC1_CLK_EN (Bitfield-Mask: 0x01)                    */
#define RCC_CGR0_DMAC0_CLK_EN_Pos         (30UL)                    /*!< DMAC0_CLK_EN (Bit 30)                                 */
#define RCC_CGR0_DMAC0_CLK_EN_Msk         (0x40000000UL)            /*!< DMAC0_CLK_EN (Bitfield-Mask: 0x01)                    */
#define RCC_CGR0_PWR_CLK_EN_Pos           (31UL)                    /*!< PWR_CLK_EN (Bit 31)                                   */
#define RCC_CGR0_PWR_CLK_EN_Msk           (0x80000000UL)            /*!< PWR_CLK_EN (Bitfield-Mask: 0x01)                      */
/* =========================================================  CGR1  ========================================================== */
#define RCC_CGR1_SEC_CLK_EN_Pos           (0UL)                     /*!< SEC_CLK_EN (Bit 0)                                    */
#define RCC_CGR1_SEC_CLK_EN_Msk           (0x1UL)                   /*!< SEC_CLK_EN (Bitfield-Mask: 0x01)                      */
#define RCC_CGR1_RTC_CLK_EN_Pos           (1UL)                     /*!< RTC_CLK_EN (Bit 1)                                    */
#define RCC_CGR1_RTC_CLK_EN_Msk           (0x2UL)                   /*!< RTC_CLK_EN (Bitfield-Mask: 0x01)                      */
#define RCC_CGR1_WWDG_CLK_EN_Pos          (2UL)                     /*!< WWDG_CLK_EN (Bit 2)                                   */
#define RCC_CGR1_WWDG_CLK_EN_Msk          (0x4UL)                   /*!< WWDG_CLK_EN (Bitfield-Mask: 0x01)                     */
#define RCC_CGR1_IWDG_CLK_EN_Pos          (3UL)                     /*!< IWDG_CLK_EN (Bit 3)                                   */
#define RCC_CGR1_IWDG_CLK_EN_Msk          (0x8UL)                   /*!< IWDG_CLK_EN (Bitfield-Mask: 0x01)                     */
#define RCC_CGR1_LPTIM0_CLK_EN_Pos        (4UL)                     /*!< LPTIM0_CLK_EN (Bit 4)                                 */
#define RCC_CGR1_LPTIM0_CLK_EN_Msk        (0x10UL)                  /*!< LPTIM0_CLK_EN (Bitfield-Mask: 0x01)                   */
#define RCC_CGR1_QSPI_CLK_EN_Pos          (5UL)                     /*!< QSPI_CLK_EN (Bit 5)                                   */
#define RCC_CGR1_QSPI_CLK_EN_Msk          (0x20UL)                  /*!< QSPI_CLK_EN (Bitfield-Mask: 0x01)                     */
#define RCC_CGR1_WWDG_CNT_CLK_EN_Pos      (6UL)                     /*!< WWDG_CNT_CLK_EN (Bit 6)                               */
#define RCC_CGR1_WWDG_CNT_CLK_EN_Msk      (0x40UL)                  /*!< WWDG_CNT_CLK_EN (Bitfield-Mask: 0x01)                 */
#define RCC_CGR1_SAC_CLK_EN_Pos           (7UL)                     /*!< SAC_CLK_EN (Bit 7)                                    */
#define RCC_CGR1_SAC_CLK_EN_Msk           (0x80UL)                  /*!< SAC_CLK_EN (Bitfield-Mask: 0x01)                      */
#define RCC_CGR1_I2S_CLK_EN_Pos           (8UL)                     /*!< I2S_CLK_EN (Bit 8)                                    */
#define RCC_CGR1_I2S_CLK_EN_Msk           (0x100UL)                 /*!< I2S_CLK_EN (Bitfield-Mask: 0x01)                      */
#define RCC_CGR1_LPTIM0_INF_CLK_EN_Pos    (9UL)                     /*!< LPTIM0_INF_CLK_EN (Bit 9)                             */
#define RCC_CGR1_LPTIM0_INF_CLK_EN_Msk    (0x200UL)                 /*!< LPTIM0_INF_CLK_EN (Bitfield-Mask: 0x01)               */
#define RCC_CGR1_RNGC_CLK_EN_Pos          (10UL)                    /*!< RNGC_CLK_EN (Bit 10)                                  */
#define RCC_CGR1_RNGC_CLK_EN_Msk          (0x400UL)                 /*!< RNGC_CLK_EN (Bitfield-Mask: 0x01)                     */
#define RCC_CGR1_LPTIM1_CLK_EN_Pos        (11UL)                    /*!< LPTIM1_CLK_EN (Bit 11)                                */
#define RCC_CGR1_LPTIM1_CLK_EN_Msk        (0x800UL)                 /*!< LPTIM1_CLK_EN (Bitfield-Mask: 0x01)                   */
#define RCC_CGR1_LPTIM1_INF_CLK_EN_Pos    (12UL)                    /*!< LPTIM1_INF_CLK_EN (Bit 12)                            */
#define RCC_CGR1_LPTIM1_INF_CLK_EN_Msk    (0x1000UL)                /*!< LPTIM1_INF_CLK_EN (Bitfield-Mask: 0x01)               */
/* =========================================================  CGR2  ========================================================== */
#define RCC_CGR2_IWDG_AON_CLK_EN_Pos      (0UL)                     /*!< IWDG_AON_CLK_EN (Bit 0)                               */
#define RCC_CGR2_IWDG_AON_CLK_EN_Msk      (0x1UL)                   /*!< IWDG_AON_CLK_EN (Bitfield-Mask: 0x01)                 */
#define RCC_CGR2_RTC_AON_CLK_EN_Pos       (1UL)                     /*!< RTC_AON_CLK_EN (Bit 1)                                */
#define RCC_CGR2_RTC_AON_CLK_EN_Msk       (0x2UL)                   /*!< RTC_AON_CLK_EN (Bitfield-Mask: 0x01)                  */
#define RCC_CGR2_LPUART_AON_CLK_EN_Pos    (2UL)                     /*!< LPUART_AON_CLK_EN (Bit 2)                             */
#define RCC_CGR2_LPUART_AON_CLK_EN_Msk    (0x4UL)                   /*!< LPUART_AON_CLK_EN (Bitfield-Mask: 0x01)               */
#define RCC_CGR2_LCDCTRL_AON_CLK_EN_Pos   (3UL)                     /*!< LCDCTRL_AON_CLK_EN (Bit 3)                            */
#define RCC_CGR2_LCDCTRL_AON_CLK_EN_Msk   (0x8UL)                   /*!< LCDCTRL_AON_CLK_EN (Bitfield-Mask: 0x01)              */
#define RCC_CGR2_LPTIM0_AON_CLK_EN_Pos    (4UL)                     /*!< LPTIM0_AON_CLK_EN (Bit 4)                             */
#define RCC_CGR2_LPTIM0_AON_CLK_EN_Msk    (0x10UL)                  /*!< LPTIM0_AON_CLK_EN (Bitfield-Mask: 0x01)               */
#define RCC_CGR2_LPTIM1_AON_CLK_EN_Pos    (5UL)                     /*!< LPTIM1_AON_CLK_EN (Bit 5)                             */
#define RCC_CGR2_LPTIM1_AON_CLK_EN_Msk    (0x20UL)                  /*!< LPTIM1_AON_CLK_EN (Bitfield-Mask: 0x01)               */
/* =========================================================  RST0  ========================================================== */
#define RCC_RST0_SAC_RST_N_Pos            (0UL)                     /*!< SAC_RST_N (Bit 0)                                     */
#define RCC_RST0_SAC_RST_N_Msk            (0x1UL)                   /*!< SAC_RST_N (Bitfield-Mask: 0x01)                       */
#define RCC_RST0_SEC_RST_N_Pos            (1UL)                     /*!< SEC_RST_N (Bit 1)                                     */
#define RCC_RST0_SEC_RST_N_Msk            (0x2UL)                   /*!< SEC_RST_N (Bitfield-Mask: 0x01)                       */
#define RCC_RST0_CRC_RST_N_Pos            (2UL)                     /*!< CRC_RST_N (Bit 2)                                     */
#define RCC_RST0_CRC_RST_N_Msk            (0x4UL)                   /*!< CRC_RST_N (Bitfield-Mask: 0x01)                       */
#define RCC_RST0_RTC_RST_N_Pos            (3UL)                     /*!< RTC_RST_N (Bit 3)                                     */
#define RCC_RST0_RTC_RST_N_Msk            (0x8UL)                   /*!< RTC_RST_N (Bitfield-Mask: 0x01)                       */
#define RCC_RST0_WWDG_RST_N_Pos           (4UL)                     /*!< WWDG_RST_N (Bit 4)                                    */
#define RCC_RST0_WWDG_RST_N_Msk           (0x10UL)                  /*!< WWDG_RST_N (Bitfield-Mask: 0x01)                      */
#define RCC_RST0_IWDG_RST_N_Pos           (5UL)                     /*!< IWDG_RST_N (Bit 5)                                    */
#define RCC_RST0_IWDG_RST_N_Msk           (0x20UL)                  /*!< IWDG_RST_N (Bitfield-Mask: 0x01)                      */
#define RCC_RST0_LPTIM0_RST_N_Pos         (6UL)                     /*!< LPTIM0_RST_N (Bit 6)                                  */
#define RCC_RST0_LPTIM0_RST_N_Msk         (0x40UL)                  /*!< LPTIM0_RST_N (Bitfield-Mask: 0x01)                    */
#define RCC_RST0_BASICTIM1_RST_N_Pos      (7UL)                     /*!< BASICTIM1_RST_N (Bit 7)                               */
#define RCC_RST0_BASICTIM1_RST_N_Msk      (0x80UL)                  /*!< BASICTIM1_RST_N (Bitfield-Mask: 0x01)                 */
#define RCC_RST0_BASICTIM0_RST_N_Pos      (8UL)                     /*!< BASICTIM0_RST_N (Bit 8)                               */
#define RCC_RST0_BASICTIM0_RST_N_Msk      (0x100UL)                 /*!< BASICTIM0_RST_N (Bitfield-Mask: 0x01)                 */
#define RCC_RST0_GPTIM3_RST_N_Pos         (9UL)                     /*!< GPTIM3_RST_N (Bit 9)                                  */
#define RCC_RST0_GPTIM3_RST_N_Msk         (0x200UL)                 /*!< GPTIM3_RST_N (Bitfield-Mask: 0x01)                    */
#define RCC_RST0_GPTIM2_RST_N_Pos         (10UL)                    /*!< GPTIM2_RST_N (Bit 10)                                 */
#define RCC_RST0_GPTIM2_RST_N_Msk         (0x400UL)                 /*!< GPTIM2_RST_N (Bitfield-Mask: 0x01)                    */
#define RCC_RST0_GPTIM1_RST_N_Pos         (11UL)                    /*!< GPTIM1_RST_N (Bit 11)                                 */
#define RCC_RST0_GPTIM1_RST_N_Msk         (0x800UL)                 /*!< GPTIM1_RST_N (Bitfield-Mask: 0x01)                    */
#define RCC_RST0_GPTIM0_RST_N_Pos         (12UL)                    /*!< GPTIM0_RST_N (Bit 12)                                 */
#define RCC_RST0_GPTIM0_RST_N_Msk         (0x1000UL)                /*!< GPTIM0_RST_N (Bitfield-Mask: 0x01)                    */
#define RCC_RST0_IOM_RST_N_Pos            (13UL)                    /*!< IOM_RST_N (Bit 13)                                    */
#define RCC_RST0_IOM_RST_N_Msk            (0x2000UL)                /*!< IOM_RST_N (Bitfield-Mask: 0x01)                       */
#define RCC_RST0_LORAC_RST_N_Pos          (14UL)                    /*!< LORAC_RST_N (Bit 14)                                  */
#define RCC_RST0_LORAC_RST_N_Msk          (0x4000UL)                /*!< LORAC_RST_N (Bitfield-Mask: 0x01)                     */
#define RCC_RST0_DACCTRL_RST_N_Pos        (15UL)                    /*!< DACCTRL_RST_N (Bit 15)                                */
#define RCC_RST0_DACCTRL_RST_N_Msk        (0x8000UL)                /*!< DACCTRL_RST_N (Bitfield-Mask: 0x01)                   */
#define RCC_RST0_LCDCTRL_RST_N_Pos        (16UL)                    /*!< LCDCTRL_RST_N (Bit 16)                                */
#define RCC_RST0_LCDCTRL_RST_N_Msk        (0x10000UL)               /*!< LCDCTRL_RST_N (Bitfield-Mask: 0x01)                   */
#define RCC_RST0_AFEC_RST_N_Pos           (17UL)                    /*!< AFEC_RST_N (Bit 17)                                   */
#define RCC_RST0_AFEC_RST_N_Msk           (0x20000UL)               /*!< AFEC_RST_N (Bitfield-Mask: 0x01)                      */
#define RCC_RST0_ADCCTRL_RST_N_Pos        (18UL)                    /*!< ADCCTRL_RST_N (Bit 18)                                */
#define RCC_RST0_ADCCTRL_RST_N_Msk        (0x40000UL)               /*!< ADCCTRL_RST_N (Bitfield-Mask: 0x01)                   */
#define RCC_RST0_SCC_RST_N_Pos            (19UL)                    /*!< SCC_RST_N (Bit 19)                                    */
#define RCC_RST0_SCC_RST_N_Msk            (0x80000UL)               /*!< SCC_RST_N (Bitfield-Mask: 0x01)                       */
#define RCC_RST0_I2C2_RST_N_Pos           (20UL)                    /*!< I2C2_RST_N (Bit 20)                                   */
#define RCC_RST0_I2C2_RST_N_Msk           (0x100000UL)              /*!< I2C2_RST_N (Bitfield-Mask: 0x01)                      */
#define RCC_RST0_I2C1_RST_N_Pos           (21UL)                    /*!< I2C1_RST_N (Bit 21)                                   */
#define RCC_RST0_I2C1_RST_N_Msk           (0x200000UL)              /*!< I2C1_RST_N (Bitfield-Mask: 0x01)                      */
#define RCC_RST0_I2C0_RST_N_Pos           (22UL)                    /*!< I2C0_RST_N (Bit 22)                                   */
#define RCC_RST0_I2C0_RST_N_Msk           (0x400000UL)              /*!< I2C0_RST_N (Bitfield-Mask: 0x01)                      */
#define RCC_RST0_QSPI_RST_N_Pos           (23UL)                    /*!< QSPI_RST_N (Bit 23)                                   */
#define RCC_RST0_QSPI_RST_N_Msk           (0x800000UL)              /*!< QSPI_RST_N (Bitfield-Mask: 0x01)                      */
#define RCC_RST0_SSP2_RST_N_Pos           (24UL)                    /*!< SSP2_RST_N (Bit 24)                                   */
#define RCC_RST0_SSP2_RST_N_Msk           (0x1000000UL)             /*!< SSP2_RST_N (Bitfield-Mask: 0x01)                      */
#define RCC_RST0_SSP1_RST_N_Pos           (25UL)                    /*!< SSP1_RST_N (Bit 25)                                   */
#define RCC_RST0_SSP1_RST_N_Msk           (0x2000000UL)             /*!< SSP1_RST_N (Bitfield-Mask: 0x01)                      */
#define RCC_RST0_SSP0_RST_N_Pos           (26UL)                    /*!< SSP0_RST_N (Bit 26)                                   */
#define RCC_RST0_SSP0_RST_N_Msk           (0x4000000UL)             /*!< SSP0_RST_N (Bitfield-Mask: 0x01)                      */
#define RCC_RST0_LPUART_RST_N_Pos         (27UL)                    /*!< LPUART_RST_N (Bit 27)                                 */
#define RCC_RST0_LPUART_RST_N_Msk         (0x8000000UL)             /*!< LPUART_RST_N (Bitfield-Mask: 0x01)                    */
#define RCC_RST0_UART3_RST_N_Pos          (28UL)                    /*!< UART3_RST_N (Bit 28)                                  */
#define RCC_RST0_UART3_RST_N_Msk          (0x10000000UL)            /*!< UART3_RST_N (Bitfield-Mask: 0x01)                     */
#define RCC_RST0_UART2_RST_N_Pos          (29UL)                    /*!< UART2_RST_N (Bit 29)                                  */
#define RCC_RST0_UART2_RST_N_Msk          (0x20000000UL)            /*!< UART2_RST_N (Bitfield-Mask: 0x01)                     */
#define RCC_RST0_UART1_RST_N_Pos          (30UL)                    /*!< UART1_RST_N (Bit 30)                                  */
#define RCC_RST0_UART1_RST_N_Msk          (0x40000000UL)            /*!< UART1_RST_N (Bitfield-Mask: 0x01)                     */
#define RCC_RST0_UART0_RST_N_Pos          (31UL)                    /*!< UART0_RST_N (Bit 31)                                  */
#define RCC_RST0_UART0_RST_N_Msk          (0x80000000UL)            /*!< UART0_RST_N (Bitfield-Mask: 0x01)                     */
/* =========================================================  RST1  ========================================================== */
#define RCC_RST1_DMAC1_RST_N_Pos          (0UL)                     /*!< DMAC1_RST_N (Bit 0)                                   */
#define RCC_RST1_DMAC1_RST_N_Msk          (0x1UL)                   /*!< DMAC1_RST_N (Bitfield-Mask: 0x01)                     */
#define RCC_RST1_DMAC0_RST_N_Pos          (1UL)                     /*!< DMAC0_RST_N (Bit 1)                                   */
#define RCC_RST1_DMAC0_RST_N_Msk          (0x2UL)                   /*!< DMAC0_RST_N (Bitfield-Mask: 0x01)                     */
#define RCC_RST1_I2S_RST_N_Pos            (2UL)                     /*!< I2S_RST_N (Bit 2)                                     */
#define RCC_RST1_I2S_RST_N_Msk            (0x4UL)                   /*!< I2S_RST_N (Bitfield-Mask: 0x01)                       */
#define RCC_RST1_RNGC_RST_N_Pos           (3UL)                     /*!< RNGC_RST_N (Bit 3)                                    */
#define RCC_RST1_RNGC_RST_N_Msk           (0x8UL)                   /*!< RNGC_RST_N (Bitfield-Mask: 0x01)                      */
#define RCC_RST1_LPTIM1_RST_N_Pos         (4UL)                     /*!< LPTIM1_RST_N (Bit 4)                                  */
#define RCC_RST1_LPTIM1_RST_N_Msk         (0x10UL)                  /*!< LPTIM1_RST_N (Bitfield-Mask: 0x01)                    */
/* ========================================================  RST_SR  ========================================================= */
#define RCC_RST_SR_STANDBY_RESET_SR_Pos   (0UL)                     /*!< STANDBY_RESET_SR (Bit 0)                              */
#define RCC_RST_SR_STANDBY_RESET_SR_Msk   (0x1UL)                   /*!< STANDBY_RESET_SR (Bitfield-Mask: 0x01)                */
#define RCC_RST_SR_SEC_RESET_SR_Pos       (1UL)                     /*!< SEC_RESET_SR (Bit 1)                                  */
#define RCC_RST_SR_SEC_RESET_SR_Msk       (0x2UL)                   /*!< SEC_RESET_SR (Bitfield-Mask: 0x01)                    */
#define RCC_RST_SR_CPU_RESET_SR_Pos       (2UL)                     /*!< CPU_RESET_SR (Bit 2)                                  */
#define RCC_RST_SR_CPU_RESET_SR_Msk       (0x4UL)                   /*!< CPU_RESET_SR (Bitfield-Mask: 0x01)                    */
#define RCC_RST_SR_EFC_RESET_SR_Pos       (3UL)                     /*!< EFC_RESET_SR (Bit 3)                                  */
#define RCC_RST_SR_EFC_RESET_SR_Msk       (0x8UL)                   /*!< EFC_RESET_SR (Bitfield-Mask: 0x01)                    */
#define RCC_RST_SR_WWDG_RESET_SR_Pos      (4UL)                     /*!< WWDG_RESET_SR (Bit 4)                                 */
#define RCC_RST_SR_WWDG_RESET_SR_Msk      (0x10UL)                  /*!< WWDG_RESET_SR (Bitfield-Mask: 0x01)                   */
#define RCC_RST_SR_IWDG_RESET_SR_Pos      (5UL)                     /*!< IWDG_RESET_SR (Bit 5)                                 */
#define RCC_RST_SR_IWDG_RESET_SR_Msk      (0x20UL)                  /*!< IWDG_RESET_SR (Bitfield-Mask: 0x01)                   */
#define RCC_RST_SR_BOR_RESET_SR_Pos       (6UL)                     /*!< BOR_RESET_SR (Bit 6)                                  */
#define RCC_RST_SR_BOR_RESET_SR_Msk       (0x40UL)                  /*!< BOR_RESET_SR (Bitfield-Mask: 0x01)                    */
/* ========================================================  RST_CR  ========================================================= */
#define RCC_RST_CR_SEC_RESET_REQ_EN_Pos   (1UL)                     /*!< SEC_RESET_REQ_EN (Bit 1)                              */
#define RCC_RST_CR_SEC_RESET_REQ_EN_Msk   (0x2UL)                   /*!< SEC_RESET_REQ_EN (Bitfield-Mask: 0x01)                */
#define RCC_RST_CR_CPU_RESET_REQ_EN_Pos   (2UL)                     /*!< CPU_RESET_REQ_EN (Bit 2)                              */
#define RCC_RST_CR_CPU_RESET_REQ_EN_Msk   (0x4UL)                   /*!< CPU_RESET_REQ_EN (Bitfield-Mask: 0x01)                */
#define RCC_RST_CR_EFC_RESET_REQ_EN_Pos   (3UL)                     /*!< EFC_RESET_REQ_EN (Bit 3)                              */
#define RCC_RST_CR_EFC_RESET_REQ_EN_Msk   (0x8UL)                   /*!< EFC_RESET_REQ_EN (Bitfield-Mask: 0x01)                */
#define RCC_RST_CR_WWDG_RESET_REQ_EN_Pos  (4UL)                     /*!< WWDG_RESET_REQ_EN (Bit 4)                             */
#define RCC_RST_CR_WWDG_RESET_REQ_EN_Msk  (0x10UL)                  /*!< WWDG_RESET_REQ_EN (Bitfield-Mask: 0x01)               */
#define RCC_RST_CR_IWDG_RESET_REQ_EN_Pos  (5UL)                     /*!< IWDG_RESET_REQ_EN (Bit 5)                             */
#define RCC_RST_CR_IWDG_RESET_REQ_EN_Msk  (0x20UL)                  /*!< IWDG_RESET_REQ_EN (Bitfield-Mask: 0x01)               */
/* ==========================================================  SR  =========================================================== */
#define RCC_SR_SET_IWDG_AON_CLK_EN_DONE_Pos (0UL)                   /*!< SET_IWDG_AON_CLK_EN_DONE (Bit 0)                      */
#define RCC_SR_SET_IWDG_AON_CLK_EN_DONE_Msk (0x1UL)                 /*!< SET_IWDG_AON_CLK_EN_DONE (Bitfield-Mask: 0x01)        */
#define RCC_SR_SET_RTC_AON_CLK_EN_DONE_Pos (1UL)                    /*!< SET_RTC_AON_CLK_EN_DONE (Bit 1)                       */
#define RCC_SR_SET_RTC_AON_CLK_EN_DONE_Msk (0x2UL)                  /*!< SET_RTC_AON_CLK_EN_DONE (Bitfield-Mask: 0x01)         */
#define RCC_SR_SET_LPUART_AON_CLK_EN_DONE_Pos (2UL)                 /*!< SET_LPUART_AON_CLK_EN_DONE (Bit 2)                    */
#define RCC_SR_SET_LPUART_AON_CLK_EN_DONE_Msk (0x4UL)               /*!< SET_LPUART_AON_CLK_EN_DONE (Bitfield-Mask: 0x01)      */
#define RCC_SR_SET_LCDCTRL_AON_CLK_EN_DONE_Pos (3UL)                /*!< SET_LCDCTRL_AON_CLK_EN_DONE (Bit 3)                   */
#define RCC_SR_SET_LCDCTRL_AON_CLK_EN_DONE_Msk (0x8UL)              /*!< SET_LCDCTRL_AON_CLK_EN_DONE (Bitfield-Mask: 0x01)     */
#define RCC_SR_SET_LPTIM0_AON_CLK_EN_DONE_Pos (4UL)                 /*!< SET_LPTIM0_AON_CLK_EN_DONE (Bit 4)                    */
#define RCC_SR_SET_LPTIM0_AON_CLK_EN_DONE_Msk (0x10UL)              /*!< SET_LPTIM0_AON_CLK_EN_DONE (Bitfield-Mask: 0x01)      */
#define RCC_SR_SET_LPTIM1_AON_CLK_EN_DONE_Pos (5UL)                 /*!< SET_LPTIM1_AON_CLK_EN_DONE (Bit 5)                    */
#define RCC_SR_SET_LPTIM1_AON_CLK_EN_DONE_Msk (0x20UL)              /*!< SET_LPTIM1_AON_CLK_EN_DONE (Bitfield-Mask: 0x01)      */
/* ==========================================================  SR1  ========================================================== */
#define RCC_SR1_IWDG_AON_CLK_EN_SYNC_Pos  (0UL)                     /*!< IWDG_AON_CLK_EN_SYNC (Bit 0)                          */
#define RCC_SR1_IWDG_AON_CLK_EN_SYNC_Msk  (0x1UL)                   /*!< IWDG_AON_CLK_EN_SYNC (Bitfield-Mask: 0x01)            */
#define RCC_SR1_RTC_AON_CLK_EN_SYNC_Pos   (1UL)                     /*!< RTC_AON_CLK_EN_SYNC (Bit 1)                           */
#define RCC_SR1_RTC_AON_CLK_EN_SYNC_Msk   (0x2UL)                   /*!< RTC_AON_CLK_EN_SYNC (Bitfield-Mask: 0x01)             */
#define RCC_SR1_LPUART_AON_CLK_EN_SYNC_Pos (2UL)                    /*!< LPUART_AON_CLK_EN_SYNC (Bit 2)                        */
#define RCC_SR1_LPUART_AON_CLK_EN_SYNC_Msk (0x4UL)                  /*!< LPUART_AON_CLK_EN_SYNC (Bitfield-Mask: 0x01)          */
#define RCC_SR1_LCDCTRL_AON_CLK_EN_SYNC_Pos (3UL)                   /*!< LCDCTRL_AON_CLK_EN_SYNC (Bit 3)                       */
#define RCC_SR1_LCDCTRL_AON_CLK_EN_SYNC_Msk (0x8UL)                 /*!< LCDCTRL_AON_CLK_EN_SYNC (Bitfield-Mask: 0x01)         */
#define RCC_SR1_LPTIM0_AON_CLK_EN_SYNC_Pos (4UL)                    /*!< LPTIM0_AON_CLK_EN_SYNC (Bit 4)                        */
#define RCC_SR1_LPTIM0_AON_CLK_EN_SYNC_Msk (0x10UL)                 /*!< LPTIM0_AON_CLK_EN_SYNC (Bitfield-Mask: 0x01)          */
#define RCC_SR1_I2S_CLK_EN_SYNC_Pos       (5UL)                     /*!< I2S_CLK_EN_SYNC (Bit 5)                               */
#define RCC_SR1_I2S_CLK_EN_SYNC_Msk       (0x20UL)                  /*!< I2S_CLK_EN_SYNC (Bitfield-Mask: 0x01)                 */
#define RCC_SR1_MCO_CLK_EN_SYNC_Pos       (6UL)                     /*!< MCO_CLK_EN_SYNC (Bit 6)                               */
#define RCC_SR1_MCO_CLK_EN_SYNC_Msk       (0x40UL)                  /*!< MCO_CLK_EN_SYNC (Bitfield-Mask: 0x01)                 */
#define RCC_SR1_RTC_CLK_EN_SYNC_Pos       (7UL)                     /*!< RTC_CLK_EN_SYNC (Bit 7)                               */
#define RCC_SR1_RTC_CLK_EN_SYNC_Msk       (0x80UL)                  /*!< RTC_CLK_EN_SYNC (Bitfield-Mask: 0x01)                 */
#define RCC_SR1_IWDG_CLK_EN_SYNC_Pos      (8UL)                     /*!< IWDG_CLK_EN_SYNC (Bit 8)                              */
#define RCC_SR1_IWDG_CLK_EN_SYNC_Msk      (0x100UL)                 /*!< IWDG_CLK_EN_SYNC (Bitfield-Mask: 0x01)                */
#define RCC_SR1_LCDCTRL_CLK_EN_SYNC_Pos   (9UL)                     /*!< LCDCTRL_CLK_EN_SYNC (Bit 9)                           */
#define RCC_SR1_LCDCTRL_CLK_EN_SYNC_Msk   (0x200UL)                 /*!< LCDCTRL_CLK_EN_SYNC (Bitfield-Mask: 0x01)             */
#define RCC_SR1_LPUART_CLK_EN_SYNC_Pos    (10UL)                    /*!< LPUART_CLK_EN_SYNC (Bit 10)                           */
#define RCC_SR1_LPUART_CLK_EN_SYNC_Msk    (0x400UL)                 /*!< LPUART_CLK_EN_SYNC (Bitfield-Mask: 0x01)              */
#define RCC_SR1_QSPI_CLK_EN_SYNC_Pos      (11UL)                    /*!< QSPI_CLK_EN_SYNC (Bit 11)                             */
#define RCC_SR1_QSPI_CLK_EN_SYNC_Msk      (0x800UL)                 /*!< QSPI_CLK_EN_SYNC (Bitfield-Mask: 0x01)                */
#define RCC_SR1_LPTIM0_CLK_EN_SYNC_Pos    (12UL)                    /*!< LPTIM0_CLK_EN_SYNC (Bit 12)                           */
#define RCC_SR1_LPTIM0_CLK_EN_SYNC_Msk    (0x1000UL)                /*!< LPTIM0_CLK_EN_SYNC (Bitfield-Mask: 0x01)              */
#define RCC_SR1_ADCCTRL_CLK_EN_SYNC_Pos   (13UL)                    /*!< ADCCTRL_CLK_EN_SYNC (Bit 13)                          */
#define RCC_SR1_ADCCTRL_CLK_EN_SYNC_Msk   (0x2000UL)                /*!< ADCCTRL_CLK_EN_SYNC (Bitfield-Mask: 0x01)             */
#define RCC_SR1_SCC_CLK_EN_SYNC_Pos       (14UL)                    /*!< SCC_CLK_EN_SYNC (Bit 14)                              */
#define RCC_SR1_SCC_CLK_EN_SYNC_Msk       (0x4000UL)                /*!< SCC_CLK_EN_SYNC (Bitfield-Mask: 0x01)                 */
#define RCC_SR1_UART3_CLK_EN_SYNC_Pos     (15UL)                    /*!< UART3_CLK_EN_SYNC (Bit 15)                            */
#define RCC_SR1_UART3_CLK_EN_SYNC_Msk     (0x8000UL)                /*!< UART3_CLK_EN_SYNC (Bitfield-Mask: 0x01)               */
#define RCC_SR1_UART2_CLK_EN_SYNC_Pos     (16UL)                    /*!< UART2_CLK_EN_SYNC (Bit 16)                            */
#define RCC_SR1_UART2_CLK_EN_SYNC_Msk     (0x10000UL)               /*!< UART2_CLK_EN_SYNC (Bitfield-Mask: 0x01)               */
#define RCC_SR1_UART1_CLK_EN_SYNC_Pos     (17UL)                    /*!< UART1_CLK_EN_SYNC (Bit 17)                            */
#define RCC_SR1_UART1_CLK_EN_SYNC_Msk     (0x20000UL)               /*!< UART1_CLK_EN_SYNC (Bitfield-Mask: 0x01)               */
#define RCC_SR1_UART0_CLK_EN_SYNC_Pos     (18UL)                    /*!< UART0_CLK_EN_SYNC (Bit 18)                            */
#define RCC_SR1_UART0_CLK_EN_SYNC_Msk     (0x40000UL)               /*!< UART0_CLK_EN_SYNC (Bitfield-Mask: 0x01)               */
#define RCC_SR1_LPTIM1_AON_CLK_EN_SYNC_Pos (19UL)                   /*!< LPTIM1_AON_CLK_EN_SYNC (Bit 19)                       */
#define RCC_SR1_LPTIM1_AON_CLK_EN_SYNC_Msk (0x80000UL)              /*!< LPTIM1_AON_CLK_EN_SYNC (Bitfield-Mask: 0x01)          */
#define RCC_SR1_LPTIM1_CLK_EN_SYNC_Pos    (20UL)                    /*!< LPTIM1_CLK_EN_SYNC (Bit 20)                           */
#define RCC_SR1_LPTIM1_CLK_EN_SYNC_Msk    (0x100000UL)              /*!< LPTIM1_CLK_EN_SYNC (Bitfield-Mask: 0x01)              */
/* ==========================================================  CR3  ========================================================== */
#define RCC_CR3_I2S_SCLK_DIV_Pos          (0UL)                     /*!< I2S_SCLK_DIV (Bit 0)                                  */
#define RCC_CR3_I2S_SCLK_DIV_Msk          (0xffUL)                  /*!< I2S_SCLK_DIV (Bitfield-Mask: 0xff)                    */
#define RCC_CR3_I2S_MCLK_DIV_Pos          (8UL)                     /*!< I2S_MCLK_DIV (Bit 8)                                  */
#define RCC_CR3_I2S_MCLK_DIV_Msk          (0xff00UL)                /*!< I2S_MCLK_DIV (Bitfield-Mask: 0xff)                    */


/* =========================================================================================================================== */
/* ================                                           SSP0                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define SSP0_CR0_DSS_Pos                  (0UL)                     /*!< DSS (Bit 0)                                           */
#define SSP0_CR0_DSS_Msk                  (0xfUL)                   /*!< DSS (Bitfield-Mask: 0x0f)                             */
#define SSP0_CR0_FRF_Pos                  (4UL)                     /*!< FRF (Bit 4)                                           */
#define SSP0_CR0_FRF_Msk                  (0x30UL)                  /*!< FRF (Bitfield-Mask: 0x03)                             */
#define SSP0_CR0_SPO_Pos                  (6UL)                     /*!< SPO (Bit 6)                                           */
#define SSP0_CR0_SPO_Msk                  (0x40UL)                  /*!< SPO (Bitfield-Mask: 0x01)                             */
#define SSP0_CR0_SPH_Pos                  (7UL)                     /*!< SPH (Bit 7)                                           */
#define SSP0_CR0_SPH_Msk                  (0x80UL)                  /*!< SPH (Bitfield-Mask: 0x01)                             */
#define SSP0_CR0_SCR_Pos                  (8UL)                     /*!< SCR (Bit 8)                                           */
#define SSP0_CR0_SCR_Msk                  (0xff00UL)                /*!< SCR (Bitfield-Mask: 0xff)                             */
/* ==========================================================  CR1  ========================================================== */
#define SSP0_CR1_LBM_Pos                  (0UL)                     /*!< LBM (Bit 0)                                           */
#define SSP0_CR1_LBM_Msk                  (0x1UL)                   /*!< LBM (Bitfield-Mask: 0x01)                             */
#define SSP0_CR1_SSE_Pos                  (1UL)                     /*!< SSE (Bit 1)                                           */
#define SSP0_CR1_SSE_Msk                  (0x2UL)                   /*!< SSE (Bitfield-Mask: 0x01)                             */
#define SSP0_CR1_MS_Pos                   (2UL)                     /*!< MS (Bit 2)                                            */
#define SSP0_CR1_MS_Msk                   (0x4UL)                   /*!< MS (Bitfield-Mask: 0x01)                              */
#define SSP0_CR1_SOD_Pos                  (3UL)                     /*!< SOD (Bit 3)                                           */
#define SSP0_CR1_SOD_Msk                  (0x8UL)                   /*!< SOD (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DR  =========================================================== */
#define SSP0_DR_DATA_Pos                  (0UL)                     /*!< DATA (Bit 0)                                          */
#define SSP0_DR_DATA_Msk                  (0xffffUL)                /*!< DATA (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  SR  =========================================================== */
#define SSP0_SR_TFE_Pos                   (0UL)                     /*!< TFE (Bit 0)                                           */
#define SSP0_SR_TFE_Msk                   (0x1UL)                   /*!< TFE (Bitfield-Mask: 0x01)                             */
#define SSP0_SR_TNF_Pos                   (1UL)                     /*!< TNF (Bit 1)                                           */
#define SSP0_SR_TNF_Msk                   (0x2UL)                   /*!< TNF (Bitfield-Mask: 0x01)                             */
#define SSP0_SR_RNE_Pos                   (2UL)                     /*!< RNE (Bit 2)                                           */
#define SSP0_SR_RNE_Msk                   (0x4UL)                   /*!< RNE (Bitfield-Mask: 0x01)                             */
#define SSP0_SR_RFF_Pos                   (3UL)                     /*!< RFF (Bit 3)                                           */
#define SSP0_SR_RFF_Msk                   (0x8UL)                   /*!< RFF (Bitfield-Mask: 0x01)                             */
#define SSP0_SR_BSY_Pos                   (4UL)                     /*!< BSY (Bit 4)                                           */
#define SSP0_SR_BSY_Msk                   (0x10UL)                  /*!< BSY (Bitfield-Mask: 0x01)                             */
/* =========================================================  CPSR  ========================================================== */
#define SSP0_CPSR_CPSDVSR_Pos             (0UL)                     /*!< CPSDVSR (Bit 0)                                       */
#define SSP0_CPSR_CPSDVSR_Msk             (0xffUL)                  /*!< CPSDVSR (Bitfield-Mask: 0xff)                         */
/* =========================================================  IMSC  ========================================================== */
#define SSP0_IMSC_RORIM_Pos               (0UL)                     /*!< RORIM (Bit 0)                                         */
#define SSP0_IMSC_RORIM_Msk               (0x1UL)                   /*!< RORIM (Bitfield-Mask: 0x01)                           */
#define SSP0_IMSC_RTIM_Pos                (1UL)                     /*!< RTIM (Bit 1)                                          */
#define SSP0_IMSC_RTIM_Msk                (0x2UL)                   /*!< RTIM (Bitfield-Mask: 0x01)                            */
#define SSP0_IMSC_RXIM_Pos                (2UL)                     /*!< RXIM (Bit 2)                                          */
#define SSP0_IMSC_RXIM_Msk                (0x4UL)                   /*!< RXIM (Bitfield-Mask: 0x01)                            */
#define SSP0_IMSC_TXIM_Pos                (3UL)                     /*!< TXIM (Bit 3)                                          */
#define SSP0_IMSC_TXIM_Msk                (0x8UL)                   /*!< TXIM (Bitfield-Mask: 0x01)                            */
/* ==========================================================  RIS  ========================================================== */
#define SSP0_RIS_RORRIS_Pos               (0UL)                     /*!< RORRIS (Bit 0)                                        */
#define SSP0_RIS_RORRIS_Msk               (0x1UL)                   /*!< RORRIS (Bitfield-Mask: 0x01)                          */
#define SSP0_RIS_RTRIS_Pos                (1UL)                     /*!< RTRIS (Bit 1)                                         */
#define SSP0_RIS_RTRIS_Msk                (0x2UL)                   /*!< RTRIS (Bitfield-Mask: 0x01)                           */
#define SSP0_RIS_RXRIS_Pos                (2UL)                     /*!< RXRIS (Bit 2)                                         */
#define SSP0_RIS_RXRIS_Msk                (0x4UL)                   /*!< RXRIS (Bitfield-Mask: 0x01)                           */
#define SSP0_RIS_TXRIS_Pos                (3UL)                     /*!< TXRIS (Bit 3)                                         */
#define SSP0_RIS_TXRIS_Msk                (0x8UL)                   /*!< TXRIS (Bitfield-Mask: 0x01)                           */
/* ==========================================================  MIS  ========================================================== */
#define SSP0_MIS_RORMIS_Pos               (0UL)                     /*!< RORMIS (Bit 0)                                        */
#define SSP0_MIS_RORMIS_Msk               (0x1UL)                   /*!< RORMIS (Bitfield-Mask: 0x01)                          */
#define SSP0_MIS_RTMIS_Pos                (1UL)                     /*!< RTMIS (Bit 1)                                         */
#define SSP0_MIS_RTMIS_Msk                (0x2UL)                   /*!< RTMIS (Bitfield-Mask: 0x01)                           */
#define SSP0_MIS_RXMIS_Pos                (2UL)                     /*!< RXMIS (Bit 2)                                         */
#define SSP0_MIS_RXMIS_Msk                (0x4UL)                   /*!< RXMIS (Bitfield-Mask: 0x01)                           */
#define SSP0_MIS_TXMIS_Pos                (3UL)                     /*!< TXMIS (Bit 3)                                         */
#define SSP0_MIS_TXMIS_Msk                (0x8UL)                   /*!< TXMIS (Bitfield-Mask: 0x01)                           */
/* ==========================================================  ICR  ========================================================== */
#define SSP0_ICR_RORIC_Pos                (0UL)                     /*!< RORIC (Bit 0)                                         */
#define SSP0_ICR_RORIC_Msk                (0x1UL)                   /*!< RORIC (Bitfield-Mask: 0x01)                           */
#define SSP0_ICR_RTIC_Pos                 (1UL)                     /*!< RTIC (Bit 1)                                          */
#define SSP0_ICR_RTIC_Msk                 (0x2UL)                   /*!< RTIC (Bitfield-Mask: 0x01)                            */
/* ========================================================  DMA_CR  ========================================================= */
#define SSP0_DMA_CR_RXDMAE_Pos            (0UL)                     /*!< RXDMAE (Bit 0)                                        */
#define SSP0_DMA_CR_RXDMAE_Msk            (0x1UL)                   /*!< RXDMAE (Bitfield-Mask: 0x01)                          */
#define SSP0_DMA_CR_TXDMAE_Pos            (1UL)                     /*!< TXDMAE (Bit 1)                                        */
#define SSP0_DMA_CR_TXDMAE_Msk            (0x2UL)                   /*!< TXDMAE (Bitfield-Mask: 0x01)                          */
/* ======================================================  PERIPH_ID0  ======================================================= */
#define SSP0_PERIPH_ID0_PERIPH_ID0_Pos    (0UL)                     /*!< PERIPH_ID0 (Bit 0)                                    */
#define SSP0_PERIPH_ID0_PERIPH_ID0_Msk    (0xffffffffUL)            /*!< PERIPH_ID0 (Bitfield-Mask: 0xffffffff)                */
/* ======================================================  PERIPH_ID1  ======================================================= */
#define SSP0_PERIPH_ID1_PERIPH_ID1_Pos    (0UL)                     /*!< PERIPH_ID1 (Bit 0)                                    */
#define SSP0_PERIPH_ID1_PERIPH_ID1_Msk    (0xffffffffUL)            /*!< PERIPH_ID1 (Bitfield-Mask: 0xffffffff)                */
/* ======================================================  PERIPH_ID2  ======================================================= */
#define SSP0_PERIPH_ID2_PERIPH_ID2_Pos    (0UL)                     /*!< PERIPH_ID2 (Bit 0)                                    */
#define SSP0_PERIPH_ID2_PERIPH_ID2_Msk    (0xffffffffUL)            /*!< PERIPH_ID2 (Bitfield-Mask: 0xffffffff)                */
/* ======================================================  PERIPH_ID3  ======================================================= */
#define SSP0_PERIPH_ID3_PERIPH_ID3_Pos    (0UL)                     /*!< PERIPH_ID3 (Bit 0)                                    */
#define SSP0_PERIPH_ID3_PERIPH_ID3_Msk    (0xffffffffUL)            /*!< PERIPH_ID3 (Bitfield-Mask: 0xffffffff)                */
/* =======================================================  PCELL_ID0  ======================================================= */
#define SSP0_PCELL_ID0_PCELL_ID0_Pos      (0UL)                     /*!< PCELL_ID0 (Bit 0)                                     */
#define SSP0_PCELL_ID0_PCELL_ID0_Msk      (0xffffffffUL)            /*!< PCELL_ID0 (Bitfield-Mask: 0xffffffff)                 */
/* =======================================================  PCELL_ID1  ======================================================= */
#define SSP0_PCELL_ID1_PCELL_ID1_Pos      (0UL)                     /*!< PCELL_ID1 (Bit 0)                                     */
#define SSP0_PCELL_ID1_PCELL_ID1_Msk      (0xffffffffUL)            /*!< PCELL_ID1 (Bitfield-Mask: 0xffffffff)                 */
/* =======================================================  PCELL_ID2  ======================================================= */
#define SSP0_PCELL_ID2_PCELL_ID2_Pos      (0UL)                     /*!< PCELL_ID2 (Bit 0)                                     */
#define SSP0_PCELL_ID2_PCELL_ID2_Msk      (0xffffffffUL)            /*!< PCELL_ID2 (Bitfield-Mask: 0xffffffff)                 */
/* =======================================================  PCELL_ID3  ======================================================= */
#define SSP0_PCELL_ID3_PCELL_ID3_Pos      (0UL)                     /*!< PCELL_ID3 (Bit 0)                                     */
#define SSP0_PCELL_ID3_PCELL_ID3_Msk      (0xffffffffUL)            /*!< PCELL_ID3 (Bitfield-Mask: 0xffffffff)                 */


/* =========================================================================================================================== */
/* ================                                           SSP1                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define SSP1_CR0_DSS_Pos                  (0UL)                     /*!< DSS (Bit 0)                                           */
#define SSP1_CR0_DSS_Msk                  (0xfUL)                   /*!< DSS (Bitfield-Mask: 0x0f)                             */
#define SSP1_CR0_FRF_Pos                  (4UL)                     /*!< FRF (Bit 4)                                           */
#define SSP1_CR0_FRF_Msk                  (0x30UL)                  /*!< FRF (Bitfield-Mask: 0x03)                             */
#define SSP1_CR0_SPO_Pos                  (6UL)                     /*!< SPO (Bit 6)                                           */
#define SSP1_CR0_SPO_Msk                  (0x40UL)                  /*!< SPO (Bitfield-Mask: 0x01)                             */
#define SSP1_CR0_SPH_Pos                  (7UL)                     /*!< SPH (Bit 7)                                           */
#define SSP1_CR0_SPH_Msk                  (0x80UL)                  /*!< SPH (Bitfield-Mask: 0x01)                             */
#define SSP1_CR0_SCR_Pos                  (8UL)                     /*!< SCR (Bit 8)                                           */
#define SSP1_CR0_SCR_Msk                  (0xff00UL)                /*!< SCR (Bitfield-Mask: 0xff)                             */
/* ==========================================================  CR1  ========================================================== */
#define SSP1_CR1_LBM_Pos                  (0UL)                     /*!< LBM (Bit 0)                                           */
#define SSP1_CR1_LBM_Msk                  (0x1UL)                   /*!< LBM (Bitfield-Mask: 0x01)                             */
#define SSP1_CR1_SSE_Pos                  (1UL)                     /*!< SSE (Bit 1)                                           */
#define SSP1_CR1_SSE_Msk                  (0x2UL)                   /*!< SSE (Bitfield-Mask: 0x01)                             */
#define SSP1_CR1_MS_Pos                   (2UL)                     /*!< MS (Bit 2)                                            */
#define SSP1_CR1_MS_Msk                   (0x4UL)                   /*!< MS (Bitfield-Mask: 0x01)                              */
#define SSP1_CR1_SOD_Pos                  (3UL)                     /*!< SOD (Bit 3)                                           */
#define SSP1_CR1_SOD_Msk                  (0x8UL)                   /*!< SOD (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DR  =========================================================== */
#define SSP1_DR_DATA_Pos                  (0UL)                     /*!< DATA (Bit 0)                                          */
#define SSP1_DR_DATA_Msk                  (0xffffUL)                /*!< DATA (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  SR  =========================================================== */
#define SSP1_SR_TFE_Pos                   (0UL)                     /*!< TFE (Bit 0)                                           */
#define SSP1_SR_TFE_Msk                   (0x1UL)                   /*!< TFE (Bitfield-Mask: 0x01)                             */
#define SSP1_SR_TNF_Pos                   (1UL)                     /*!< TNF (Bit 1)                                           */
#define SSP1_SR_TNF_Msk                   (0x2UL)                   /*!< TNF (Bitfield-Mask: 0x01)                             */
#define SSP1_SR_RNE_Pos                   (2UL)                     /*!< RNE (Bit 2)                                           */
#define SSP1_SR_RNE_Msk                   (0x4UL)                   /*!< RNE (Bitfield-Mask: 0x01)                             */
#define SSP1_SR_RFF_Pos                   (3UL)                     /*!< RFF (Bit 3)                                           */
#define SSP1_SR_RFF_Msk                   (0x8UL)                   /*!< RFF (Bitfield-Mask: 0x01)                             */
#define SSP1_SR_BSY_Pos                   (4UL)                     /*!< BSY (Bit 4)                                           */
#define SSP1_SR_BSY_Msk                   (0x10UL)                  /*!< BSY (Bitfield-Mask: 0x01)                             */
/* =========================================================  CPSR  ========================================================== */
#define SSP1_CPSR_CPSDVSR_Pos             (0UL)                     /*!< CPSDVSR (Bit 0)                                       */
#define SSP1_CPSR_CPSDVSR_Msk             (0xffUL)                  /*!< CPSDVSR (Bitfield-Mask: 0xff)                         */
/* =========================================================  IMSC  ========================================================== */
#define SSP1_IMSC_RORIM_Pos               (0UL)                     /*!< RORIM (Bit 0)                                         */
#define SSP1_IMSC_RORIM_Msk               (0x1UL)                   /*!< RORIM (Bitfield-Mask: 0x01)                           */
#define SSP1_IMSC_RTIM_Pos                (1UL)                     /*!< RTIM (Bit 1)                                          */
#define SSP1_IMSC_RTIM_Msk                (0x2UL)                   /*!< RTIM (Bitfield-Mask: 0x01)                            */
#define SSP1_IMSC_RXIM_Pos                (2UL)                     /*!< RXIM (Bit 2)                                          */
#define SSP1_IMSC_RXIM_Msk                (0x4UL)                   /*!< RXIM (Bitfield-Mask: 0x01)                            */
#define SSP1_IMSC_TXIM_Pos                (3UL)                     /*!< TXIM (Bit 3)                                          */
#define SSP1_IMSC_TXIM_Msk                (0x8UL)                   /*!< TXIM (Bitfield-Mask: 0x01)                            */
/* ==========================================================  RIS  ========================================================== */
#define SSP1_RIS_RORRIS_Pos               (0UL)                     /*!< RORRIS (Bit 0)                                        */
#define SSP1_RIS_RORRIS_Msk               (0x1UL)                   /*!< RORRIS (Bitfield-Mask: 0x01)                          */
#define SSP1_RIS_RTRIS_Pos                (1UL)                     /*!< RTRIS (Bit 1)                                         */
#define SSP1_RIS_RTRIS_Msk                (0x2UL)                   /*!< RTRIS (Bitfield-Mask: 0x01)                           */
#define SSP1_RIS_RXRIS_Pos                (2UL)                     /*!< RXRIS (Bit 2)                                         */
#define SSP1_RIS_RXRIS_Msk                (0x4UL)                   /*!< RXRIS (Bitfield-Mask: 0x01)                           */
#define SSP1_RIS_TXRIS_Pos                (3UL)                     /*!< TXRIS (Bit 3)                                         */
#define SSP1_RIS_TXRIS_Msk                (0x8UL)                   /*!< TXRIS (Bitfield-Mask: 0x01)                           */
/* ==========================================================  MIS  ========================================================== */
#define SSP1_MIS_RORMIS_Pos               (0UL)                     /*!< RORMIS (Bit 0)                                        */
#define SSP1_MIS_RORMIS_Msk               (0x1UL)                   /*!< RORMIS (Bitfield-Mask: 0x01)                          */
#define SSP1_MIS_RTMIS_Pos                (1UL)                     /*!< RTMIS (Bit 1)                                         */
#define SSP1_MIS_RTMIS_Msk                (0x2UL)                   /*!< RTMIS (Bitfield-Mask: 0x01)                           */
#define SSP1_MIS_RXMIS_Pos                (2UL)                     /*!< RXMIS (Bit 2)                                         */
#define SSP1_MIS_RXMIS_Msk                (0x4UL)                   /*!< RXMIS (Bitfield-Mask: 0x01)                           */
#define SSP1_MIS_TXMIS_Pos                (3UL)                     /*!< TXMIS (Bit 3)                                         */
#define SSP1_MIS_TXMIS_Msk                (0x8UL)                   /*!< TXMIS (Bitfield-Mask: 0x01)                           */
/* ==========================================================  ICR  ========================================================== */
#define SSP1_ICR_RORIC_Pos                (0UL)                     /*!< RORIC (Bit 0)                                         */
#define SSP1_ICR_RORIC_Msk                (0x1UL)                   /*!< RORIC (Bitfield-Mask: 0x01)                           */
#define SSP1_ICR_RTIC_Pos                 (1UL)                     /*!< RTIC (Bit 1)                                          */
#define SSP1_ICR_RTIC_Msk                 (0x2UL)                   /*!< RTIC (Bitfield-Mask: 0x01)                            */
/* ========================================================  DMA_CR  ========================================================= */
#define SSP1_DMA_CR_RXDMAE_Pos            (0UL)                     /*!< RXDMAE (Bit 0)                                        */
#define SSP1_DMA_CR_RXDMAE_Msk            (0x1UL)                   /*!< RXDMAE (Bitfield-Mask: 0x01)                          */
#define SSP1_DMA_CR_TXDMAE_Pos            (1UL)                     /*!< TXDMAE (Bit 1)                                        */
#define SSP1_DMA_CR_TXDMAE_Msk            (0x2UL)                   /*!< TXDMAE (Bitfield-Mask: 0x01)                          */
/* ======================================================  PERIPH_ID0  ======================================================= */
#define SSP1_PERIPH_ID0_PERIPH_ID0_Pos    (0UL)                     /*!< PERIPH_ID0 (Bit 0)                                    */
#define SSP1_PERIPH_ID0_PERIPH_ID0_Msk    (0xffffffffUL)            /*!< PERIPH_ID0 (Bitfield-Mask: 0xffffffff)                */
/* ======================================================  PERIPH_ID1  ======================================================= */
#define SSP1_PERIPH_ID1_PERIPH_ID1_Pos    (0UL)                     /*!< PERIPH_ID1 (Bit 0)                                    */
#define SSP1_PERIPH_ID1_PERIPH_ID1_Msk    (0xffffffffUL)            /*!< PERIPH_ID1 (Bitfield-Mask: 0xffffffff)                */
/* ======================================================  PERIPH_ID2  ======================================================= */
#define SSP1_PERIPH_ID2_PERIPH_ID2_Pos    (0UL)                     /*!< PERIPH_ID2 (Bit 0)                                    */
#define SSP1_PERIPH_ID2_PERIPH_ID2_Msk    (0xffffffffUL)            /*!< PERIPH_ID2 (Bitfield-Mask: 0xffffffff)                */
/* ======================================================  PERIPH_ID3  ======================================================= */
#define SSP1_PERIPH_ID3_PERIPH_ID3_Pos    (0UL)                     /*!< PERIPH_ID3 (Bit 0)                                    */
#define SSP1_PERIPH_ID3_PERIPH_ID3_Msk    (0xffffffffUL)            /*!< PERIPH_ID3 (Bitfield-Mask: 0xffffffff)                */
/* =======================================================  PCELL_ID0  ======================================================= */
#define SSP1_PCELL_ID0_PCELL_ID0_Pos      (0UL)                     /*!< PCELL_ID0 (Bit 0)                                     */
#define SSP1_PCELL_ID0_PCELL_ID0_Msk      (0xffffffffUL)            /*!< PCELL_ID0 (Bitfield-Mask: 0xffffffff)                 */
/* =======================================================  PCELL_ID1  ======================================================= */
#define SSP1_PCELL_ID1_PCELL_ID1_Pos      (0UL)                     /*!< PCELL_ID1 (Bit 0)                                     */
#define SSP1_PCELL_ID1_PCELL_ID1_Msk      (0xffffffffUL)            /*!< PCELL_ID1 (Bitfield-Mask: 0xffffffff)                 */
/* =======================================================  PCELL_ID2  ======================================================= */
#define SSP1_PCELL_ID2_PCELL_ID2_Pos      (0UL)                     /*!< PCELL_ID2 (Bit 0)                                     */
#define SSP1_PCELL_ID2_PCELL_ID2_Msk      (0xffffffffUL)            /*!< PCELL_ID2 (Bitfield-Mask: 0xffffffff)                 */
/* =======================================================  PCELL_ID3  ======================================================= */
#define SSP1_PCELL_ID3_PCELL_ID3_Pos      (0UL)                     /*!< PCELL_ID3 (Bit 0)                                     */
#define SSP1_PCELL_ID3_PCELL_ID3_Msk      (0xffffffffUL)            /*!< PCELL_ID3 (Bitfield-Mask: 0xffffffff)                 */


/* =========================================================================================================================== */
/* ================                                           SSP2                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define SSP2_CR0_DSS_Pos                  (0UL)                     /*!< DSS (Bit 0)                                           */
#define SSP2_CR0_DSS_Msk                  (0xfUL)                   /*!< DSS (Bitfield-Mask: 0x0f)                             */
#define SSP2_CR0_FRF_Pos                  (4UL)                     /*!< FRF (Bit 4)                                           */
#define SSP2_CR0_FRF_Msk                  (0x30UL)                  /*!< FRF (Bitfield-Mask: 0x03)                             */
#define SSP2_CR0_SPO_Pos                  (6UL)                     /*!< SPO (Bit 6)                                           */
#define SSP2_CR0_SPO_Msk                  (0x40UL)                  /*!< SPO (Bitfield-Mask: 0x01)                             */
#define SSP2_CR0_SPH_Pos                  (7UL)                     /*!< SPH (Bit 7)                                           */
#define SSP2_CR0_SPH_Msk                  (0x80UL)                  /*!< SPH (Bitfield-Mask: 0x01)                             */
#define SSP2_CR0_SCR_Pos                  (8UL)                     /*!< SCR (Bit 8)                                           */
#define SSP2_CR0_SCR_Msk                  (0xff00UL)                /*!< SCR (Bitfield-Mask: 0xff)                             */
/* ==========================================================  CR1  ========================================================== */
#define SSP2_CR1_LBM_Pos                  (0UL)                     /*!< LBM (Bit 0)                                           */
#define SSP2_CR1_LBM_Msk                  (0x1UL)                   /*!< LBM (Bitfield-Mask: 0x01)                             */
#define SSP2_CR1_SSE_Pos                  (1UL)                     /*!< SSE (Bit 1)                                           */
#define SSP2_CR1_SSE_Msk                  (0x2UL)                   /*!< SSE (Bitfield-Mask: 0x01)                             */
#define SSP2_CR1_MS_Pos                   (2UL)                     /*!< MS (Bit 2)                                            */
#define SSP2_CR1_MS_Msk                   (0x4UL)                   /*!< MS (Bitfield-Mask: 0x01)                              */
#define SSP2_CR1_SOD_Pos                  (3UL)                     /*!< SOD (Bit 3)                                           */
#define SSP2_CR1_SOD_Msk                  (0x8UL)                   /*!< SOD (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DR  =========================================================== */
#define SSP2_DR_DATA_Pos                  (0UL)                     /*!< DATA (Bit 0)                                          */
#define SSP2_DR_DATA_Msk                  (0xffffUL)                /*!< DATA (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  SR  =========================================================== */
#define SSP2_SR_TFE_Pos                   (0UL)                     /*!< TFE (Bit 0)                                           */
#define SSP2_SR_TFE_Msk                   (0x1UL)                   /*!< TFE (Bitfield-Mask: 0x01)                             */
#define SSP2_SR_TNF_Pos                   (1UL)                     /*!< TNF (Bit 1)                                           */
#define SSP2_SR_TNF_Msk                   (0x2UL)                   /*!< TNF (Bitfield-Mask: 0x01)                             */
#define SSP2_SR_RNE_Pos                   (2UL)                     /*!< RNE (Bit 2)                                           */
#define SSP2_SR_RNE_Msk                   (0x4UL)                   /*!< RNE (Bitfield-Mask: 0x01)                             */
#define SSP2_SR_RFF_Pos                   (3UL)                     /*!< RFF (Bit 3)                                           */
#define SSP2_SR_RFF_Msk                   (0x8UL)                   /*!< RFF (Bitfield-Mask: 0x01)                             */
#define SSP2_SR_BSY_Pos                   (4UL)                     /*!< BSY (Bit 4)                                           */
#define SSP2_SR_BSY_Msk                   (0x10UL)                  /*!< BSY (Bitfield-Mask: 0x01)                             */
/* =========================================================  CPSR  ========================================================== */
#define SSP2_CPSR_CPSDVSR_Pos             (0UL)                     /*!< CPSDVSR (Bit 0)                                       */
#define SSP2_CPSR_CPSDVSR_Msk             (0xffUL)                  /*!< CPSDVSR (Bitfield-Mask: 0xff)                         */
/* =========================================================  IMSC  ========================================================== */
#define SSP2_IMSC_RORIM_Pos               (0UL)                     /*!< RORIM (Bit 0)                                         */
#define SSP2_IMSC_RORIM_Msk               (0x1UL)                   /*!< RORIM (Bitfield-Mask: 0x01)                           */
#define SSP2_IMSC_RTIM_Pos                (1UL)                     /*!< RTIM (Bit 1)                                          */
#define SSP2_IMSC_RTIM_Msk                (0x2UL)                   /*!< RTIM (Bitfield-Mask: 0x01)                            */
#define SSP2_IMSC_RXIM_Pos                (2UL)                     /*!< RXIM (Bit 2)                                          */
#define SSP2_IMSC_RXIM_Msk                (0x4UL)                   /*!< RXIM (Bitfield-Mask: 0x01)                            */
#define SSP2_IMSC_TXIM_Pos                (3UL)                     /*!< TXIM (Bit 3)                                          */
#define SSP2_IMSC_TXIM_Msk                (0x8UL)                   /*!< TXIM (Bitfield-Mask: 0x01)                            */
/* ==========================================================  RIS  ========================================================== */
#define SSP2_RIS_RORRIS_Pos               (0UL)                     /*!< RORRIS (Bit 0)                                        */
#define SSP2_RIS_RORRIS_Msk               (0x1UL)                   /*!< RORRIS (Bitfield-Mask: 0x01)                          */
#define SSP2_RIS_RTRIS_Pos                (1UL)                     /*!< RTRIS (Bit 1)                                         */
#define SSP2_RIS_RTRIS_Msk                (0x2UL)                   /*!< RTRIS (Bitfield-Mask: 0x01)                           */
#define SSP2_RIS_RXRIS_Pos                (2UL)                     /*!< RXRIS (Bit 2)                                         */
#define SSP2_RIS_RXRIS_Msk                (0x4UL)                   /*!< RXRIS (Bitfield-Mask: 0x01)                           */
#define SSP2_RIS_TXRIS_Pos                (3UL)                     /*!< TXRIS (Bit 3)                                         */
#define SSP2_RIS_TXRIS_Msk                (0x8UL)                   /*!< TXRIS (Bitfield-Mask: 0x01)                           */
/* ==========================================================  MIS  ========================================================== */
#define SSP2_MIS_RORMIS_Pos               (0UL)                     /*!< RORMIS (Bit 0)                                        */
#define SSP2_MIS_RORMIS_Msk               (0x1UL)                   /*!< RORMIS (Bitfield-Mask: 0x01)                          */
#define SSP2_MIS_RTMIS_Pos                (1UL)                     /*!< RTMIS (Bit 1)                                         */
#define SSP2_MIS_RTMIS_Msk                (0x2UL)                   /*!< RTMIS (Bitfield-Mask: 0x01)                           */
#define SSP2_MIS_RXMIS_Pos                (2UL)                     /*!< RXMIS (Bit 2)                                         */
#define SSP2_MIS_RXMIS_Msk                (0x4UL)                   /*!< RXMIS (Bitfield-Mask: 0x01)                           */
#define SSP2_MIS_TXMIS_Pos                (3UL)                     /*!< TXMIS (Bit 3)                                         */
#define SSP2_MIS_TXMIS_Msk                (0x8UL)                   /*!< TXMIS (Bitfield-Mask: 0x01)                           */
/* ==========================================================  ICR  ========================================================== */
#define SSP2_ICR_RORIC_Pos                (0UL)                     /*!< RORIC (Bit 0)                                         */
#define SSP2_ICR_RORIC_Msk                (0x1UL)                   /*!< RORIC (Bitfield-Mask: 0x01)                           */
#define SSP2_ICR_RTIC_Pos                 (1UL)                     /*!< RTIC (Bit 1)                                          */
#define SSP2_ICR_RTIC_Msk                 (0x2UL)                   /*!< RTIC (Bitfield-Mask: 0x01)                            */
/* ========================================================  DMA_CR  ========================================================= */
#define SSP2_DMA_CR_RXDMAE_Pos            (0UL)                     /*!< RXDMAE (Bit 0)                                        */
#define SSP2_DMA_CR_RXDMAE_Msk            (0x1UL)                   /*!< RXDMAE (Bitfield-Mask: 0x01)                          */
#define SSP2_DMA_CR_TXDMAE_Pos            (1UL)                     /*!< TXDMAE (Bit 1)                                        */
#define SSP2_DMA_CR_TXDMAE_Msk            (0x2UL)                   /*!< TXDMAE (Bitfield-Mask: 0x01)                          */
/* ======================================================  PERIPH_ID0  ======================================================= */
#define SSP2_PERIPH_ID0_PERIPH_ID0_Pos    (0UL)                     /*!< PERIPH_ID0 (Bit 0)                                    */
#define SSP2_PERIPH_ID0_PERIPH_ID0_Msk    (0xffffffffUL)            /*!< PERIPH_ID0 (Bitfield-Mask: 0xffffffff)                */
/* ======================================================  PERIPH_ID1  ======================================================= */
#define SSP2_PERIPH_ID1_PERIPH_ID1_Pos    (0UL)                     /*!< PERIPH_ID1 (Bit 0)                                    */
#define SSP2_PERIPH_ID1_PERIPH_ID1_Msk    (0xffffffffUL)            /*!< PERIPH_ID1 (Bitfield-Mask: 0xffffffff)                */
/* ======================================================  PERIPH_ID2  ======================================================= */
#define SSP2_PERIPH_ID2_PERIPH_ID2_Pos    (0UL)                     /*!< PERIPH_ID2 (Bit 0)                                    */
#define SSP2_PERIPH_ID2_PERIPH_ID2_Msk    (0xffffffffUL)            /*!< PERIPH_ID2 (Bitfield-Mask: 0xffffffff)                */
/* ======================================================  PERIPH_ID3  ======================================================= */
#define SSP2_PERIPH_ID3_PERIPH_ID3_Pos    (0UL)                     /*!< PERIPH_ID3 (Bit 0)                                    */
#define SSP2_PERIPH_ID3_PERIPH_ID3_Msk    (0xffffffffUL)            /*!< PERIPH_ID3 (Bitfield-Mask: 0xffffffff)                */
/* =======================================================  PCELL_ID0  ======================================================= */
#define SSP2_PCELL_ID0_PCELL_ID0_Pos      (0UL)                     /*!< PCELL_ID0 (Bit 0)                                     */
#define SSP2_PCELL_ID0_PCELL_ID0_Msk      (0xffffffffUL)            /*!< PCELL_ID0 (Bitfield-Mask: 0xffffffff)                 */
/* =======================================================  PCELL_ID1  ======================================================= */
#define SSP2_PCELL_ID1_PCELL_ID1_Pos      (0UL)                     /*!< PCELL_ID1 (Bit 0)                                     */
#define SSP2_PCELL_ID1_PCELL_ID1_Msk      (0xffffffffUL)            /*!< PCELL_ID1 (Bitfield-Mask: 0xffffffff)                 */
/* =======================================================  PCELL_ID2  ======================================================= */
#define SSP2_PCELL_ID2_PCELL_ID2_Pos      (0UL)                     /*!< PCELL_ID2 (Bit 0)                                     */
#define SSP2_PCELL_ID2_PCELL_ID2_Msk      (0xffffffffUL)            /*!< PCELL_ID2 (Bitfield-Mask: 0xffffffff)                 */
/* =======================================================  PCELL_ID3  ======================================================= */
#define SSP2_PCELL_ID3_PCELL_ID3_Pos      (0UL)                     /*!< PCELL_ID3 (Bit 0)                                     */
#define SSP2_PCELL_ID3_PCELL_ID3_Msk      (0xffffffffUL)            /*!< PCELL_ID3 (Bitfield-Mask: 0xffffffff)                 */


/* =========================================================================================================================== */
/* ================                                           GPIOA                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  OER  ========================================================== */
#define GPIOA_OER_OEN_Pos                 (0UL)                     /*!< OEN (Bit 0)                                           */
#define GPIOA_OER_OEN_Msk                 (0xffffUL)                /*!< OEN (Bitfield-Mask: 0xffff)                           */
/* ========================================================  OTYPER  ========================================================= */
#define GPIOA_OTYPER_OTYPE_Pos            (0UL)                     /*!< OTYPE (Bit 0)                                         */
#define GPIOA_OTYPER_OTYPE_Msk            (0xffffUL)                /*!< OTYPE (Bitfield-Mask: 0xffff)                         */
/* ==========================================================  IER  ========================================================== */
#define GPIOA_IER_IE_Pos                  (0UL)                     /*!< IE (Bit 0)                                            */
#define GPIOA_IER_IE_Msk                  (0xffffUL)                /*!< IE (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  PER  ========================================================== */
#define GPIOA_PER_PE_Pos                  (0UL)                     /*!< PE (Bit 0)                                            */
#define GPIOA_PER_PE_Msk                  (0xffffUL)                /*!< PE (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  PSR  ========================================================== */
#define GPIOA_PSR_PS_Pos                  (0UL)                     /*!< PS (Bit 0)                                            */
#define GPIOA_PSR_PS_Msk                  (0xffffUL)                /*!< PS (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  IDR  ========================================================== */
#define GPIOA_IDR_ID_Pos                  (0UL)                     /*!< ID (Bit 0)                                            */
#define GPIOA_IDR_ID_Msk                  (0xffffffffUL)            /*!< ID (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  ODR  ========================================================== */
#define GPIOA_ODR_OD_Pos                  (0UL)                     /*!< OD (Bit 0)                                            */
#define GPIOA_ODR_OD_Msk                  (0xffffUL)                /*!< OD (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  BRR  ========================================================== */
#define GPIOA_BRR_BR_Pos                  (0UL)                     /*!< BR (Bit 0)                                            */
#define GPIOA_BRR_BR_Msk                  (0xffffUL)                /*!< BR (Bitfield-Mask: 0xffff)                            */
/* =========================================================  BSRR  ========================================================== */
#define GPIOA_BSRR_BSR_Pos                (0UL)                     /*!< BSR (Bit 0)                                           */
#define GPIOA_BSRR_BSR_Msk                (0xffffUL)                /*!< BSR (Bitfield-Mask: 0xffff)                           */
#define GPIOA_BSRR_BR_Pos                 (16UL)                    /*!< BR (Bit 16)                                           */
#define GPIOA_BSRR_BR_Msk                 (0xffff0000UL)            /*!< BR (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  DSR  ========================================================== */
#define GPIOA_DSR_DS_Pos                  (0UL)                     /*!< DS (Bit 0)                                            */
#define GPIOA_DSR_DS_Msk                  (0xffffUL)                /*!< DS (Bitfield-Mask: 0xffff)                            */
/* ========================================================  INT_CR  ========================================================= */
#define GPIOA_INT_CR_POS_INT_EN_Pos       (0UL)                     /*!< POS_INT_EN (Bit 0)                                    */
#define GPIOA_INT_CR_POS_INT_EN_Msk       (0xffffUL)                /*!< POS_INT_EN (Bitfield-Mask: 0xffff)                    */
#define GPIOA_INT_CR_NEG_INT_EN_Pos       (16UL)                    /*!< NEG_INT_EN (Bit 16)                                   */
#define GPIOA_INT_CR_NEG_INT_EN_Msk       (0xffff0000UL)            /*!< NEG_INT_EN (Bitfield-Mask: 0xffff)                    */
/* ==========================================================  FR  =========================================================== */
#define GPIOA_FR_POS_F_Pos                (0UL)                     /*!< POS_F (Bit 0)                                         */
#define GPIOA_FR_POS_F_Msk                (0xffffUL)                /*!< POS_F (Bitfield-Mask: 0xffff)                         */
#define GPIOA_FR_NEG_F_Pos                (16UL)                    /*!< NEG_F (Bit 16)                                        */
#define GPIOA_FR_NEG_F_Msk                (0xffff0000UL)            /*!< NEG_F (Bitfield-Mask: 0xffff)                         */
/* =========================================================  WUCR  ========================================================== */
#define GPIOA_WUCR_WU_EN_Pos              (0UL)                     /*!< WU_EN (Bit 0)                                         */
#define GPIOA_WUCR_WU_EN_Msk              (0xffffUL)                /*!< WU_EN (Bitfield-Mask: 0xffff)                         */
/* =========================================================  WULVL  ========================================================= */
#define GPIOA_WULVL_WU_LVL_Pos            (0UL)                     /*!< WU_LVL (Bit 0)                                        */
#define GPIOA_WULVL_WU_LVL_Msk            (0xffffUL)                /*!< WU_LVL (Bitfield-Mask: 0xffff)                        */
/* =========================================================  AFRL  ========================================================== */
#define GPIOA_AFRL_AF0_Pos                (0UL)                     /*!< AF0 (Bit 0)                                           */
#define GPIOA_AFRL_AF0_Msk                (0xfUL)                   /*!< AF0 (Bitfield-Mask: 0x0f)                             */
#define GPIOA_AFRL_AF1_Pos                (4UL)                     /*!< AF1 (Bit 4)                                           */
#define GPIOA_AFRL_AF1_Msk                (0xf0UL)                  /*!< AF1 (Bitfield-Mask: 0x0f)                             */
#define GPIOA_AFRL_AF2_Pos                (8UL)                     /*!< AF2 (Bit 8)                                           */
#define GPIOA_AFRL_AF2_Msk                (0xf00UL)                 /*!< AF2 (Bitfield-Mask: 0x0f)                             */
#define GPIOA_AFRL_AF3_Pos                (12UL)                    /*!< AF3 (Bit 12)                                          */
#define GPIOA_AFRL_AF3_Msk                (0xf000UL)                /*!< AF3 (Bitfield-Mask: 0x0f)                             */
#define GPIOA_AFRL_AF4_Pos                (16UL)                    /*!< AF4 (Bit 16)                                          */
#define GPIOA_AFRL_AF4_Msk                (0xf0000UL)               /*!< AF4 (Bitfield-Mask: 0x0f)                             */
#define GPIOA_AFRL_AF5_Pos                (20UL)                    /*!< AF5 (Bit 20)                                          */
#define GPIOA_AFRL_AF5_Msk                (0xf00000UL)              /*!< AF5 (Bitfield-Mask: 0x0f)                             */
#define GPIOA_AFRL_AF6_Pos                (24UL)                    /*!< AF6 (Bit 24)                                          */
#define GPIOA_AFRL_AF6_Msk                (0xf000000UL)             /*!< AF6 (Bitfield-Mask: 0x0f)                             */
#define GPIOA_AFRL_AF7_Pos                (28UL)                    /*!< AF7 (Bit 28)                                          */
#define GPIOA_AFRL_AF7_Msk                (0xf0000000UL)            /*!< AF7 (Bitfield-Mask: 0x0f)                             */
/* =========================================================  AFRH  ========================================================== */
#define GPIOA_AFRH_AF8_Pos                (0UL)                     /*!< AF8 (Bit 0)                                           */
#define GPIOA_AFRH_AF8_Msk                (0xfUL)                   /*!< AF8 (Bitfield-Mask: 0x0f)                             */
#define GPIOA_AFRH_AF9_Pos                (4UL)                     /*!< AF9 (Bit 4)                                           */
#define GPIOA_AFRH_AF9_Msk                (0xf0UL)                  /*!< AF9 (Bitfield-Mask: 0x0f)                             */
#define GPIOA_AFRH_AF10_Pos               (8UL)                     /*!< AF10 (Bit 8)                                          */
#define GPIOA_AFRH_AF10_Msk               (0xf00UL)                 /*!< AF10 (Bitfield-Mask: 0x0f)                            */
#define GPIOA_AFRH_AF11_Pos               (12UL)                    /*!< AF11 (Bit 12)                                         */
#define GPIOA_AFRH_AF11_Msk               (0xf000UL)                /*!< AF11 (Bitfield-Mask: 0x0f)                            */
#define GPIOA_AFRH_AF12_Pos               (16UL)                    /*!< AF12 (Bit 16)                                         */
#define GPIOA_AFRH_AF12_Msk               (0xf0000UL)               /*!< AF12 (Bitfield-Mask: 0x0f)                            */
#define GPIOA_AFRH_AF13_Pos               (20UL)                    /*!< AF13 (Bit 20)                                         */
#define GPIOA_AFRH_AF13_Msk               (0xf00000UL)              /*!< AF13 (Bitfield-Mask: 0x0f)                            */
#define GPIOA_AFRH_AF14_Pos               (24UL)                    /*!< AF14 (Bit 24)                                         */
#define GPIOA_AFRH_AF14_Msk               (0xf000000UL)             /*!< AF14 (Bitfield-Mask: 0x0f)                            */
#define GPIOA_AFRH_AF15_Pos               (28UL)                    /*!< AF15 (Bit 28)                                         */
#define GPIOA_AFRH_AF15_Msk               (0xf0000000UL)            /*!< AF15 (Bitfield-Mask: 0x0f)                            */
/* ======================================================  STOP3_WUCR  ======================================================= */
#define GPIOA_STOP3_WUCR_STOP3_WU_SEL_G0_Pos (0UL)                  /*!< STOP3_WU_SEL_G0 (Bit 0)                               */
#define GPIOA_STOP3_WUCR_STOP3_WU_SEL_G0_Msk (0x3UL)                /*!< STOP3_WU_SEL_G0 (Bitfield-Mask: 0x03)                 */
#define GPIOA_STOP3_WUCR_STOP3_WU_LVL_G0_Pos (2UL)                  /*!< STOP3_WU_LVL_G0 (Bit 2)                               */
#define GPIOA_STOP3_WUCR_STOP3_WU_LVL_G0_Msk (0x4UL)                /*!< STOP3_WU_LVL_G0 (Bitfield-Mask: 0x01)                 */
#define GPIOA_STOP3_WUCR_STOP3_WU_EN_G0_Pos (3UL)                   /*!< STOP3_WU_EN_G0 (Bit 3)                                */
#define GPIOA_STOP3_WUCR_STOP3_WU_EN_G0_Msk (0x8UL)                 /*!< STOP3_WU_EN_G0 (Bitfield-Mask: 0x01)                  */
#define GPIOA_STOP3_WUCR_STOP3_WU_SEL_G1_Pos (4UL)                  /*!< STOP3_WU_SEL_G1 (Bit 4)                               */
#define GPIOA_STOP3_WUCR_STOP3_WU_SEL_G1_Msk (0x30UL)               /*!< STOP3_WU_SEL_G1 (Bitfield-Mask: 0x03)                 */
#define GPIOA_STOP3_WUCR_STOP3_WU_LVL_G1_Pos (6UL)                  /*!< STOP3_WU_LVL_G1 (Bit 6)                               */
#define GPIOA_STOP3_WUCR_STOP3_WU_LVL_G1_Msk (0x40UL)               /*!< STOP3_WU_LVL_G1 (Bitfield-Mask: 0x01)                 */
#define GPIOA_STOP3_WUCR_STOP3_WU_EN_G1_Pos (7UL)                   /*!< STOP3_WU_EN_G1 (Bit 7)                                */
#define GPIOA_STOP3_WUCR_STOP3_WU_EN_G1_Msk (0x80UL)                /*!< STOP3_WU_EN_G1 (Bitfield-Mask: 0x01)                  */
#define GPIOA_STOP3_WUCR_STOP3_WU_SEL_G2_Pos (8UL)                  /*!< STOP3_WU_SEL_G2 (Bit 8)                               */
#define GPIOA_STOP3_WUCR_STOP3_WU_SEL_G2_Msk (0x300UL)              /*!< STOP3_WU_SEL_G2 (Bitfield-Mask: 0x03)                 */
#define GPIOA_STOP3_WUCR_STOP3_WU_LVL_G2_Pos (10UL)                 /*!< STOP3_WU_LVL_G2 (Bit 10)                              */
#define GPIOA_STOP3_WUCR_STOP3_WU_LVL_G2_Msk (0x400UL)              /*!< STOP3_WU_LVL_G2 (Bitfield-Mask: 0x01)                 */
#define GPIOA_STOP3_WUCR_STOP3_WU_EN_G2_Pos (11UL)                  /*!< STOP3_WU_EN_G2 (Bit 11)                               */
#define GPIOA_STOP3_WUCR_STOP3_WU_EN_G2_Msk (0x800UL)               /*!< STOP3_WU_EN_G2 (Bitfield-Mask: 0x01)                  */
#define GPIOA_STOP3_WUCR_STOP3_WU_SEL_G3_Pos (12UL)                 /*!< STOP3_WU_SEL_G3 (Bit 12)                              */
#define GPIOA_STOP3_WUCR_STOP3_WU_SEL_G3_Msk (0x3000UL)             /*!< STOP3_WU_SEL_G3 (Bitfield-Mask: 0x03)                 */
#define GPIOA_STOP3_WUCR_STOP3_WU_LVL_G3_Pos (14UL)                 /*!< STOP3_WU_LVL_G3 (Bit 14)                              */
#define GPIOA_STOP3_WUCR_STOP3_WU_LVL_G3_Msk (0x4000UL)             /*!< STOP3_WU_LVL_G3 (Bitfield-Mask: 0x01)                 */
#define GPIOA_STOP3_WUCR_STOP3_WU_EN_G3_Pos (15UL)                  /*!< STOP3_WU_EN_G3 (Bit 15)                               */
#define GPIOA_STOP3_WUCR_STOP3_WU_EN_G3_Msk (0x8000UL)              /*!< STOP3_WU_EN_G3 (Bitfield-Mask: 0x01)                  */


/* =========================================================================================================================== */
/* ================                                           GPIOB                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  OER  ========================================================== */
#define GPIOB_OER_OEN_Pos                 (0UL)                     /*!< OEN (Bit 0)                                           */
#define GPIOB_OER_OEN_Msk                 (0xffffUL)                /*!< OEN (Bitfield-Mask: 0xffff)                           */
/* ========================================================  OTYPER  ========================================================= */
#define GPIOB_OTYPER_OTYPE_Pos            (0UL)                     /*!< OTYPE (Bit 0)                                         */
#define GPIOB_OTYPER_OTYPE_Msk            (0xffffUL)                /*!< OTYPE (Bitfield-Mask: 0xffff)                         */
/* ==========================================================  IER  ========================================================== */
#define GPIOB_IER_IE_Pos                  (0UL)                     /*!< IE (Bit 0)                                            */
#define GPIOB_IER_IE_Msk                  (0xffffUL)                /*!< IE (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  PER  ========================================================== */
#define GPIOB_PER_PE_Pos                  (0UL)                     /*!< PE (Bit 0)                                            */
#define GPIOB_PER_PE_Msk                  (0xffffUL)                /*!< PE (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  PSR  ========================================================== */
#define GPIOB_PSR_PS_Pos                  (0UL)                     /*!< PS (Bit 0)                                            */
#define GPIOB_PSR_PS_Msk                  (0xffffUL)                /*!< PS (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  IDR  ========================================================== */
#define GPIOB_IDR_ID_Pos                  (0UL)                     /*!< ID (Bit 0)                                            */
#define GPIOB_IDR_ID_Msk                  (0xffffffffUL)            /*!< ID (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  ODR  ========================================================== */
#define GPIOB_ODR_OD_Pos                  (0UL)                     /*!< OD (Bit 0)                                            */
#define GPIOB_ODR_OD_Msk                  (0xffffUL)                /*!< OD (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  BRR  ========================================================== */
#define GPIOB_BRR_BR_Pos                  (0UL)                     /*!< BR (Bit 0)                                            */
#define GPIOB_BRR_BR_Msk                  (0xffffUL)                /*!< BR (Bitfield-Mask: 0xffff)                            */
/* =========================================================  BSRR  ========================================================== */
#define GPIOB_BSRR_BSR_Pos                (0UL)                     /*!< BSR (Bit 0)                                           */
#define GPIOB_BSRR_BSR_Msk                (0xffffUL)                /*!< BSR (Bitfield-Mask: 0xffff)                           */
#define GPIOB_BSRR_BR_Pos                 (16UL)                    /*!< BR (Bit 16)                                           */
#define GPIOB_BSRR_BR_Msk                 (0xffff0000UL)            /*!< BR (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  DSR  ========================================================== */
#define GPIOB_DSR_DS_Pos                  (0UL)                     /*!< DS (Bit 0)                                            */
#define GPIOB_DSR_DS_Msk                  (0xffffUL)                /*!< DS (Bitfield-Mask: 0xffff)                            */
/* ========================================================  INT_CR  ========================================================= */
#define GPIOB_INT_CR_POS_INT_EN_Pos       (0UL)                     /*!< POS_INT_EN (Bit 0)                                    */
#define GPIOB_INT_CR_POS_INT_EN_Msk       (0xffffUL)                /*!< POS_INT_EN (Bitfield-Mask: 0xffff)                    */
#define GPIOB_INT_CR_NEG_INT_EN_Pos       (16UL)                    /*!< NEG_INT_EN (Bit 16)                                   */
#define GPIOB_INT_CR_NEG_INT_EN_Msk       (0xffff0000UL)            /*!< NEG_INT_EN (Bitfield-Mask: 0xffff)                    */
/* ==========================================================  FR  =========================================================== */
#define GPIOB_FR_POS_F_Pos                (0UL)                     /*!< POS_F (Bit 0)                                         */
#define GPIOB_FR_POS_F_Msk                (0xffffUL)                /*!< POS_F (Bitfield-Mask: 0xffff)                         */
#define GPIOB_FR_NEG_F_Pos                (16UL)                    /*!< NEG_F (Bit 16)                                        */
#define GPIOB_FR_NEG_F_Msk                (0xffff0000UL)            /*!< NEG_F (Bitfield-Mask: 0xffff)                         */
/* =========================================================  WUCR  ========================================================== */
#define GPIOB_WUCR_WU_EN_Pos              (0UL)                     /*!< WU_EN (Bit 0)                                         */
#define GPIOB_WUCR_WU_EN_Msk              (0xffffUL)                /*!< WU_EN (Bitfield-Mask: 0xffff)                         */
/* =========================================================  WULVL  ========================================================= */
#define GPIOB_WULVL_WU_LVL_Pos            (0UL)                     /*!< WU_LVL (Bit 0)                                        */
#define GPIOB_WULVL_WU_LVL_Msk            (0xffffUL)                /*!< WU_LVL (Bitfield-Mask: 0xffff)                        */
/* =========================================================  AFRL  ========================================================== */
#define GPIOB_AFRL_AF0_Pos                (0UL)                     /*!< AF0 (Bit 0)                                           */
#define GPIOB_AFRL_AF0_Msk                (0xfUL)                   /*!< AF0 (Bitfield-Mask: 0x0f)                             */
#define GPIOB_AFRL_AF1_Pos                (4UL)                     /*!< AF1 (Bit 4)                                           */
#define GPIOB_AFRL_AF1_Msk                (0xf0UL)                  /*!< AF1 (Bitfield-Mask: 0x0f)                             */
#define GPIOB_AFRL_AF2_Pos                (8UL)                     /*!< AF2 (Bit 8)                                           */
#define GPIOB_AFRL_AF2_Msk                (0xf00UL)                 /*!< AF2 (Bitfield-Mask: 0x0f)                             */
#define GPIOB_AFRL_AF3_Pos                (12UL)                    /*!< AF3 (Bit 12)                                          */
#define GPIOB_AFRL_AF3_Msk                (0xf000UL)                /*!< AF3 (Bitfield-Mask: 0x0f)                             */
#define GPIOB_AFRL_AF4_Pos                (16UL)                    /*!< AF4 (Bit 16)                                          */
#define GPIOB_AFRL_AF4_Msk                (0xf0000UL)               /*!< AF4 (Bitfield-Mask: 0x0f)                             */
#define GPIOB_AFRL_AF5_Pos                (20UL)                    /*!< AF5 (Bit 20)                                          */
#define GPIOB_AFRL_AF5_Msk                (0xf00000UL)              /*!< AF5 (Bitfield-Mask: 0x0f)                             */
#define GPIOB_AFRL_AF6_Pos                (24UL)                    /*!< AF6 (Bit 24)                                          */
#define GPIOB_AFRL_AF6_Msk                (0xf000000UL)             /*!< AF6 (Bitfield-Mask: 0x0f)                             */
#define GPIOB_AFRL_AF7_Pos                (28UL)                    /*!< AF7 (Bit 28)                                          */
#define GPIOB_AFRL_AF7_Msk                (0xf0000000UL)            /*!< AF7 (Bitfield-Mask: 0x0f)                             */
/* =========================================================  AFRH  ========================================================== */
#define GPIOB_AFRH_AF8_Pos                (0UL)                     /*!< AF8 (Bit 0)                                           */
#define GPIOB_AFRH_AF8_Msk                (0xfUL)                   /*!< AF8 (Bitfield-Mask: 0x0f)                             */
#define GPIOB_AFRH_AF9_Pos                (4UL)                     /*!< AF9 (Bit 4)                                           */
#define GPIOB_AFRH_AF9_Msk                (0xf0UL)                  /*!< AF9 (Bitfield-Mask: 0x0f)                             */
#define GPIOB_AFRH_AF10_Pos               (8UL)                     /*!< AF10 (Bit 8)                                          */
#define GPIOB_AFRH_AF10_Msk               (0xf00UL)                 /*!< AF10 (Bitfield-Mask: 0x0f)                            */
#define GPIOB_AFRH_AF11_Pos               (12UL)                    /*!< AF11 (Bit 12)                                         */
#define GPIOB_AFRH_AF11_Msk               (0xf000UL)                /*!< AF11 (Bitfield-Mask: 0x0f)                            */
#define GPIOB_AFRH_AF12_Pos               (16UL)                    /*!< AF12 (Bit 16)                                         */
#define GPIOB_AFRH_AF12_Msk               (0xf0000UL)               /*!< AF12 (Bitfield-Mask: 0x0f)                            */
#define GPIOB_AFRH_AF13_Pos               (20UL)                    /*!< AF13 (Bit 20)                                         */
#define GPIOB_AFRH_AF13_Msk               (0xf00000UL)              /*!< AF13 (Bitfield-Mask: 0x0f)                            */
#define GPIOB_AFRH_AF14_Pos               (24UL)                    /*!< AF14 (Bit 24)                                         */
#define GPIOB_AFRH_AF14_Msk               (0xf000000UL)             /*!< AF14 (Bitfield-Mask: 0x0f)                            */
#define GPIOB_AFRH_AF15_Pos               (28UL)                    /*!< AF15 (Bit 28)                                         */
#define GPIOB_AFRH_AF15_Msk               (0xf0000000UL)            /*!< AF15 (Bitfield-Mask: 0x0f)                            */
/* ======================================================  STOP3_WUCR  ======================================================= */
#define GPIOB_STOP3_WUCR_STOP3_WU_SEL_G0_Pos (0UL)                  /*!< STOP3_WU_SEL_G0 (Bit 0)                               */
#define GPIOB_STOP3_WUCR_STOP3_WU_SEL_G0_Msk (0x3UL)                /*!< STOP3_WU_SEL_G0 (Bitfield-Mask: 0x03)                 */
#define GPIOB_STOP3_WUCR_STOP3_WU_LVL_G0_Pos (2UL)                  /*!< STOP3_WU_LVL_G0 (Bit 2)                               */
#define GPIOB_STOP3_WUCR_STOP3_WU_LVL_G0_Msk (0x4UL)                /*!< STOP3_WU_LVL_G0 (Bitfield-Mask: 0x01)                 */
#define GPIOB_STOP3_WUCR_STOP3_WU_EN_G0_Pos (3UL)                   /*!< STOP3_WU_EN_G0 (Bit 3)                                */
#define GPIOB_STOP3_WUCR_STOP3_WU_EN_G0_Msk (0x8UL)                 /*!< STOP3_WU_EN_G0 (Bitfield-Mask: 0x01)                  */
#define GPIOB_STOP3_WUCR_STOP3_WU_SEL_G1_Pos (4UL)                  /*!< STOP3_WU_SEL_G1 (Bit 4)                               */
#define GPIOB_STOP3_WUCR_STOP3_WU_SEL_G1_Msk (0x30UL)               /*!< STOP3_WU_SEL_G1 (Bitfield-Mask: 0x03)                 */
#define GPIOB_STOP3_WUCR_STOP3_WU_LVL_G1_Pos (6UL)                  /*!< STOP3_WU_LVL_G1 (Bit 6)                               */
#define GPIOB_STOP3_WUCR_STOP3_WU_LVL_G1_Msk (0x40UL)               /*!< STOP3_WU_LVL_G1 (Bitfield-Mask: 0x01)                 */
#define GPIOB_STOP3_WUCR_STOP3_WU_EN_G1_Pos (7UL)                   /*!< STOP3_WU_EN_G1 (Bit 7)                                */
#define GPIOB_STOP3_WUCR_STOP3_WU_EN_G1_Msk (0x80UL)                /*!< STOP3_WU_EN_G1 (Bitfield-Mask: 0x01)                  */
#define GPIOB_STOP3_WUCR_STOP3_WU_SEL_G2_Pos (8UL)                  /*!< STOP3_WU_SEL_G2 (Bit 8)                               */
#define GPIOB_STOP3_WUCR_STOP3_WU_SEL_G2_Msk (0x300UL)              /*!< STOP3_WU_SEL_G2 (Bitfield-Mask: 0x03)                 */
#define GPIOB_STOP3_WUCR_STOP3_WU_LVL_G2_Pos (10UL)                 /*!< STOP3_WU_LVL_G2 (Bit 10)                              */
#define GPIOB_STOP3_WUCR_STOP3_WU_LVL_G2_Msk (0x400UL)              /*!< STOP3_WU_LVL_G2 (Bitfield-Mask: 0x01)                 */
#define GPIOB_STOP3_WUCR_STOP3_WU_EN_G2_Pos (11UL)                  /*!< STOP3_WU_EN_G2 (Bit 11)                               */
#define GPIOB_STOP3_WUCR_STOP3_WU_EN_G2_Msk (0x800UL)               /*!< STOP3_WU_EN_G2 (Bitfield-Mask: 0x01)                  */
#define GPIOB_STOP3_WUCR_STOP3_WU_SEL_G3_Pos (12UL)                 /*!< STOP3_WU_SEL_G3 (Bit 12)                              */
#define GPIOB_STOP3_WUCR_STOP3_WU_SEL_G3_Msk (0x3000UL)             /*!< STOP3_WU_SEL_G3 (Bitfield-Mask: 0x03)                 */
#define GPIOB_STOP3_WUCR_STOP3_WU_LVL_G3_Pos (14UL)                 /*!< STOP3_WU_LVL_G3 (Bit 14)                              */
#define GPIOB_STOP3_WUCR_STOP3_WU_LVL_G3_Msk (0x4000UL)             /*!< STOP3_WU_LVL_G3 (Bitfield-Mask: 0x01)                 */
#define GPIOB_STOP3_WUCR_STOP3_WU_EN_G3_Pos (15UL)                  /*!< STOP3_WU_EN_G3 (Bit 15)                               */
#define GPIOB_STOP3_WUCR_STOP3_WU_EN_G3_Msk (0x8000UL)              /*!< STOP3_WU_EN_G3 (Bitfield-Mask: 0x01)                  */


/* =========================================================================================================================== */
/* ================                                           GPIOC                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  OER  ========================================================== */
#define GPIOC_OER_OEN_Pos                 (0UL)                     /*!< OEN (Bit 0)                                           */
#define GPIOC_OER_OEN_Msk                 (0xffffUL)                /*!< OEN (Bitfield-Mask: 0xffff)                           */
/* ========================================================  OTYPER  ========================================================= */
#define GPIOC_OTYPER_OTYPE_Pos            (0UL)                     /*!< OTYPE (Bit 0)                                         */
#define GPIOC_OTYPER_OTYPE_Msk            (0xffffUL)                /*!< OTYPE (Bitfield-Mask: 0xffff)                         */
/* ==========================================================  IER  ========================================================== */
#define GPIOC_IER_IE_Pos                  (0UL)                     /*!< IE (Bit 0)                                            */
#define GPIOC_IER_IE_Msk                  (0xffffUL)                /*!< IE (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  PER  ========================================================== */
#define GPIOC_PER_PE_Pos                  (0UL)                     /*!< PE (Bit 0)                                            */
#define GPIOC_PER_PE_Msk                  (0xffffUL)                /*!< PE (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  PSR  ========================================================== */
#define GPIOC_PSR_PS_Pos                  (0UL)                     /*!< PS (Bit 0)                                            */
#define GPIOC_PSR_PS_Msk                  (0xffffUL)                /*!< PS (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  IDR  ========================================================== */
#define GPIOC_IDR_ID_Pos                  (0UL)                     /*!< ID (Bit 0)                                            */
#define GPIOC_IDR_ID_Msk                  (0xffffffffUL)            /*!< ID (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  ODR  ========================================================== */
#define GPIOC_ODR_OD_Pos                  (0UL)                     /*!< OD (Bit 0)                                            */
#define GPIOC_ODR_OD_Msk                  (0xffffUL)                /*!< OD (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  BRR  ========================================================== */
#define GPIOC_BRR_BR_Pos                  (0UL)                     /*!< BR (Bit 0)                                            */
#define GPIOC_BRR_BR_Msk                  (0xffffUL)                /*!< BR (Bitfield-Mask: 0xffff)                            */
/* =========================================================  BSRR  ========================================================== */
#define GPIOC_BSRR_BSR_Pos                (0UL)                     /*!< BSR (Bit 0)                                           */
#define GPIOC_BSRR_BSR_Msk                (0xffffUL)                /*!< BSR (Bitfield-Mask: 0xffff)                           */
#define GPIOC_BSRR_BR_Pos                 (16UL)                    /*!< BR (Bit 16)                                           */
#define GPIOC_BSRR_BR_Msk                 (0xffff0000UL)            /*!< BR (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  DSR  ========================================================== */
#define GPIOC_DSR_DS_Pos                  (0UL)                     /*!< DS (Bit 0)                                            */
#define GPIOC_DSR_DS_Msk                  (0xffffUL)                /*!< DS (Bitfield-Mask: 0xffff)                            */
/* ========================================================  INT_CR  ========================================================= */
#define GPIOC_INT_CR_POS_INT_EN_Pos       (0UL)                     /*!< POS_INT_EN (Bit 0)                                    */
#define GPIOC_INT_CR_POS_INT_EN_Msk       (0xffffUL)                /*!< POS_INT_EN (Bitfield-Mask: 0xffff)                    */
#define GPIOC_INT_CR_NEG_INT_EN_Pos       (16UL)                    /*!< NEG_INT_EN (Bit 16)                                   */
#define GPIOC_INT_CR_NEG_INT_EN_Msk       (0xffff0000UL)            /*!< NEG_INT_EN (Bitfield-Mask: 0xffff)                    */
/* ==========================================================  FR  =========================================================== */
#define GPIOC_FR_POS_F_Pos                (0UL)                     /*!< POS_F (Bit 0)                                         */
#define GPIOC_FR_POS_F_Msk                (0xffffUL)                /*!< POS_F (Bitfield-Mask: 0xffff)                         */
#define GPIOC_FR_NEG_F_Pos                (16UL)                    /*!< NEG_F (Bit 16)                                        */
#define GPIOC_FR_NEG_F_Msk                (0xffff0000UL)            /*!< NEG_F (Bitfield-Mask: 0xffff)                         */
/* =========================================================  WUCR  ========================================================== */
#define GPIOC_WUCR_WU_EN_Pos              (0UL)                     /*!< WU_EN (Bit 0)                                         */
#define GPIOC_WUCR_WU_EN_Msk              (0xffffUL)                /*!< WU_EN (Bitfield-Mask: 0xffff)                         */
/* =========================================================  WULVL  ========================================================= */
#define GPIOC_WULVL_WU_LVL_Pos            (0UL)                     /*!< WU_LVL (Bit 0)                                        */
#define GPIOC_WULVL_WU_LVL_Msk            (0xffffUL)                /*!< WU_LVL (Bitfield-Mask: 0xffff)                        */
/* =========================================================  AFRL  ========================================================== */
#define GPIOC_AFRL_AF0_Pos                (0UL)                     /*!< AF0 (Bit 0)                                           */
#define GPIOC_AFRL_AF0_Msk                (0xfUL)                   /*!< AF0 (Bitfield-Mask: 0x0f)                             */
#define GPIOC_AFRL_AF1_Pos                (4UL)                     /*!< AF1 (Bit 4)                                           */
#define GPIOC_AFRL_AF1_Msk                (0xf0UL)                  /*!< AF1 (Bitfield-Mask: 0x0f)                             */
#define GPIOC_AFRL_AF2_Pos                (8UL)                     /*!< AF2 (Bit 8)                                           */
#define GPIOC_AFRL_AF2_Msk                (0xf00UL)                 /*!< AF2 (Bitfield-Mask: 0x0f)                             */
#define GPIOC_AFRL_AF3_Pos                (12UL)                    /*!< AF3 (Bit 12)                                          */
#define GPIOC_AFRL_AF3_Msk                (0xf000UL)                /*!< AF3 (Bitfield-Mask: 0x0f)                             */
#define GPIOC_AFRL_AF4_Pos                (16UL)                    /*!< AF4 (Bit 16)                                          */
#define GPIOC_AFRL_AF4_Msk                (0xf0000UL)               /*!< AF4 (Bitfield-Mask: 0x0f)                             */
#define GPIOC_AFRL_AF5_Pos                (20UL)                    /*!< AF5 (Bit 20)                                          */
#define GPIOC_AFRL_AF5_Msk                (0xf00000UL)              /*!< AF5 (Bitfield-Mask: 0x0f)                             */
#define GPIOC_AFRL_AF6_Pos                (24UL)                    /*!< AF6 (Bit 24)                                          */
#define GPIOC_AFRL_AF6_Msk                (0xf000000UL)             /*!< AF6 (Bitfield-Mask: 0x0f)                             */
#define GPIOC_AFRL_AF7_Pos                (28UL)                    /*!< AF7 (Bit 28)                                          */
#define GPIOC_AFRL_AF7_Msk                (0xf0000000UL)            /*!< AF7 (Bitfield-Mask: 0x0f)                             */
/* =========================================================  AFRH  ========================================================== */
#define GPIOC_AFRH_AF8_Pos                (0UL)                     /*!< AF8 (Bit 0)                                           */
#define GPIOC_AFRH_AF8_Msk                (0xfUL)                   /*!< AF8 (Bitfield-Mask: 0x0f)                             */
#define GPIOC_AFRH_AF9_Pos                (4UL)                     /*!< AF9 (Bit 4)                                           */
#define GPIOC_AFRH_AF9_Msk                (0xf0UL)                  /*!< AF9 (Bitfield-Mask: 0x0f)                             */
#define GPIOC_AFRH_AF10_Pos               (8UL)                     /*!< AF10 (Bit 8)                                          */
#define GPIOC_AFRH_AF10_Msk               (0xf00UL)                 /*!< AF10 (Bitfield-Mask: 0x0f)                            */
#define GPIOC_AFRH_AF11_Pos               (12UL)                    /*!< AF11 (Bit 12)                                         */
#define GPIOC_AFRH_AF11_Msk               (0xf000UL)                /*!< AF11 (Bitfield-Mask: 0x0f)                            */
#define GPIOC_AFRH_AF12_Pos               (16UL)                    /*!< AF12 (Bit 16)                                         */
#define GPIOC_AFRH_AF12_Msk               (0xf0000UL)               /*!< AF12 (Bitfield-Mask: 0x0f)                            */
#define GPIOC_AFRH_AF13_Pos               (20UL)                    /*!< AF13 (Bit 20)                                         */
#define GPIOC_AFRH_AF13_Msk               (0xf00000UL)              /*!< AF13 (Bitfield-Mask: 0x0f)                            */
#define GPIOC_AFRH_AF14_Pos               (24UL)                    /*!< AF14 (Bit 24)                                         */
#define GPIOC_AFRH_AF14_Msk               (0xf000000UL)             /*!< AF14 (Bitfield-Mask: 0x0f)                            */
#define GPIOC_AFRH_AF15_Pos               (28UL)                    /*!< AF15 (Bit 28)                                         */
#define GPIOC_AFRH_AF15_Msk               (0xf0000000UL)            /*!< AF15 (Bitfield-Mask: 0x0f)                            */
/* ======================================================  STOP3_WUCR  ======================================================= */
#define GPIOC_STOP3_WUCR_STOP3_WU_SEL_G0_Pos (0UL)                  /*!< STOP3_WU_SEL_G0 (Bit 0)                               */
#define GPIOC_STOP3_WUCR_STOP3_WU_SEL_G0_Msk (0x3UL)                /*!< STOP3_WU_SEL_G0 (Bitfield-Mask: 0x03)                 */
#define GPIOC_STOP3_WUCR_STOP3_WU_LVL_G0_Pos (2UL)                  /*!< STOP3_WU_LVL_G0 (Bit 2)                               */
#define GPIOC_STOP3_WUCR_STOP3_WU_LVL_G0_Msk (0x4UL)                /*!< STOP3_WU_LVL_G0 (Bitfield-Mask: 0x01)                 */
#define GPIOC_STOP3_WUCR_STOP3_WU_EN_G0_Pos (3UL)                   /*!< STOP3_WU_EN_G0 (Bit 3)                                */
#define GPIOC_STOP3_WUCR_STOP3_WU_EN_G0_Msk (0x8UL)                 /*!< STOP3_WU_EN_G0 (Bitfield-Mask: 0x01)                  */
#define GPIOC_STOP3_WUCR_STOP3_WU_SEL_G1_Pos (4UL)                  /*!< STOP3_WU_SEL_G1 (Bit 4)                               */
#define GPIOC_STOP3_WUCR_STOP3_WU_SEL_G1_Msk (0x30UL)               /*!< STOP3_WU_SEL_G1 (Bitfield-Mask: 0x03)                 */
#define GPIOC_STOP3_WUCR_STOP3_WU_LVL_G1_Pos (6UL)                  /*!< STOP3_WU_LVL_G1 (Bit 6)                               */
#define GPIOC_STOP3_WUCR_STOP3_WU_LVL_G1_Msk (0x40UL)               /*!< STOP3_WU_LVL_G1 (Bitfield-Mask: 0x01)                 */
#define GPIOC_STOP3_WUCR_STOP3_WU_EN_G1_Pos (7UL)                   /*!< STOP3_WU_EN_G1 (Bit 7)                                */
#define GPIOC_STOP3_WUCR_STOP3_WU_EN_G1_Msk (0x80UL)                /*!< STOP3_WU_EN_G1 (Bitfield-Mask: 0x01)                  */
#define GPIOC_STOP3_WUCR_STOP3_WU_SEL_G2_Pos (8UL)                  /*!< STOP3_WU_SEL_G2 (Bit 8)                               */
#define GPIOC_STOP3_WUCR_STOP3_WU_SEL_G2_Msk (0x300UL)              /*!< STOP3_WU_SEL_G2 (Bitfield-Mask: 0x03)                 */
#define GPIOC_STOP3_WUCR_STOP3_WU_LVL_G2_Pos (10UL)                 /*!< STOP3_WU_LVL_G2 (Bit 10)                              */
#define GPIOC_STOP3_WUCR_STOP3_WU_LVL_G2_Msk (0x400UL)              /*!< STOP3_WU_LVL_G2 (Bitfield-Mask: 0x01)                 */
#define GPIOC_STOP3_WUCR_STOP3_WU_EN_G2_Pos (11UL)                  /*!< STOP3_WU_EN_G2 (Bit 11)                               */
#define GPIOC_STOP3_WUCR_STOP3_WU_EN_G2_Msk (0x800UL)               /*!< STOP3_WU_EN_G2 (Bitfield-Mask: 0x01)                  */
#define GPIOC_STOP3_WUCR_STOP3_WU_SEL_G3_Pos (12UL)                 /*!< STOP3_WU_SEL_G3 (Bit 12)                              */
#define GPIOC_STOP3_WUCR_STOP3_WU_SEL_G3_Msk (0x3000UL)             /*!< STOP3_WU_SEL_G3 (Bitfield-Mask: 0x03)                 */
#define GPIOC_STOP3_WUCR_STOP3_WU_LVL_G3_Pos (14UL)                 /*!< STOP3_WU_LVL_G3 (Bit 14)                              */
#define GPIOC_STOP3_WUCR_STOP3_WU_LVL_G3_Msk (0x4000UL)             /*!< STOP3_WU_LVL_G3 (Bitfield-Mask: 0x01)                 */
#define GPIOC_STOP3_WUCR_STOP3_WU_EN_G3_Pos (15UL)                  /*!< STOP3_WU_EN_G3 (Bit 15)                               */
#define GPIOC_STOP3_WUCR_STOP3_WU_EN_G3_Msk (0x8000UL)              /*!< STOP3_WU_EN_G3 (Bitfield-Mask: 0x01)                  */


/* =========================================================================================================================== */
/* ================                                           GPIOD                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  OER  ========================================================== */
#define GPIOD_OER_OEN_Pos                 (0UL)                     /*!< OEN (Bit 0)                                           */
#define GPIOD_OER_OEN_Msk                 (0xffffUL)                /*!< OEN (Bitfield-Mask: 0xffff)                           */
/* ========================================================  OTYPER  ========================================================= */
#define GPIOD_OTYPER_OTYPE_Pos            (0UL)                     /*!< OTYPE (Bit 0)                                         */
#define GPIOD_OTYPER_OTYPE_Msk            (0xffffUL)                /*!< OTYPE (Bitfield-Mask: 0xffff)                         */
/* ==========================================================  IER  ========================================================== */
#define GPIOD_IER_IE_Pos                  (0UL)                     /*!< IE (Bit 0)                                            */
#define GPIOD_IER_IE_Msk                  (0xffffUL)                /*!< IE (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  PER  ========================================================== */
#define GPIOD_PER_PE_Pos                  (0UL)                     /*!< PE (Bit 0)                                            */
#define GPIOD_PER_PE_Msk                  (0xffffUL)                /*!< PE (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  PSR  ========================================================== */
#define GPIOD_PSR_PS_Pos                  (0UL)                     /*!< PS (Bit 0)                                            */
#define GPIOD_PSR_PS_Msk                  (0xffffUL)                /*!< PS (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  IDR  ========================================================== */
#define GPIOD_IDR_ID_Pos                  (0UL)                     /*!< ID (Bit 0)                                            */
#define GPIOD_IDR_ID_Msk                  (0xffffffffUL)            /*!< ID (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  ODR  ========================================================== */
#define GPIOD_ODR_OD_Pos                  (0UL)                     /*!< OD (Bit 0)                                            */
#define GPIOD_ODR_OD_Msk                  (0xffffUL)                /*!< OD (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  BRR  ========================================================== */
#define GPIOD_BRR_BR_Pos                  (0UL)                     /*!< BR (Bit 0)                                            */
#define GPIOD_BRR_BR_Msk                  (0xffffUL)                /*!< BR (Bitfield-Mask: 0xffff)                            */
/* =========================================================  BSRR  ========================================================== */
#define GPIOD_BSRR_BSR_Pos                (0UL)                     /*!< BSR (Bit 0)                                           */
#define GPIOD_BSRR_BSR_Msk                (0xffffUL)                /*!< BSR (Bitfield-Mask: 0xffff)                           */
#define GPIOD_BSRR_BR_Pos                 (16UL)                    /*!< BR (Bit 16)                                           */
#define GPIOD_BSRR_BR_Msk                 (0xffff0000UL)            /*!< BR (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  DSR  ========================================================== */
#define GPIOD_DSR_DS_Pos                  (0UL)                     /*!< DS (Bit 0)                                            */
#define GPIOD_DSR_DS_Msk                  (0xffffUL)                /*!< DS (Bitfield-Mask: 0xffff)                            */
/* ========================================================  INT_CR  ========================================================= */
#define GPIOD_INT_CR_POS_INT_EN_Pos       (0UL)                     /*!< POS_INT_EN (Bit 0)                                    */
#define GPIOD_INT_CR_POS_INT_EN_Msk       (0xffffUL)                /*!< POS_INT_EN (Bitfield-Mask: 0xffff)                    */
#define GPIOD_INT_CR_NEG_INT_EN_Pos       (16UL)                    /*!< NEG_INT_EN (Bit 16)                                   */
#define GPIOD_INT_CR_NEG_INT_EN_Msk       (0xffff0000UL)            /*!< NEG_INT_EN (Bitfield-Mask: 0xffff)                    */
/* ==========================================================  FR  =========================================================== */
#define GPIOD_FR_POS_F_Pos                (0UL)                     /*!< POS_F (Bit 0)                                         */
#define GPIOD_FR_POS_F_Msk                (0xffffUL)                /*!< POS_F (Bitfield-Mask: 0xffff)                         */
#define GPIOD_FR_NEG_F_Pos                (16UL)                    /*!< NEG_F (Bit 16)                                        */
#define GPIOD_FR_NEG_F_Msk                (0xffff0000UL)            /*!< NEG_F (Bitfield-Mask: 0xffff)                         */
/* =========================================================  WUCR  ========================================================== */
#define GPIOD_WUCR_WU_EN_Pos              (0UL)                     /*!< WU_EN (Bit 0)                                         */
#define GPIOD_WUCR_WU_EN_Msk              (0xffffUL)                /*!< WU_EN (Bitfield-Mask: 0xffff)                         */
/* =========================================================  WULVL  ========================================================= */
#define GPIOD_WULVL_WU_LVL_Pos            (0UL)                     /*!< WU_LVL (Bit 0)                                        */
#define GPIOD_WULVL_WU_LVL_Msk            (0xffffUL)                /*!< WU_LVL (Bitfield-Mask: 0xffff)                        */
/* =========================================================  AFRL  ========================================================== */
#define GPIOD_AFRL_AF0_Pos                (0UL)                     /*!< AF0 (Bit 0)                                           */
#define GPIOD_AFRL_AF0_Msk                (0xfUL)                   /*!< AF0 (Bitfield-Mask: 0x0f)                             */
#define GPIOD_AFRL_AF1_Pos                (4UL)                     /*!< AF1 (Bit 4)                                           */
#define GPIOD_AFRL_AF1_Msk                (0xf0UL)                  /*!< AF1 (Bitfield-Mask: 0x0f)                             */
#define GPIOD_AFRL_AF2_Pos                (8UL)                     /*!< AF2 (Bit 8)                                           */
#define GPIOD_AFRL_AF2_Msk                (0xf00UL)                 /*!< AF2 (Bitfield-Mask: 0x0f)                             */
#define GPIOD_AFRL_AF3_Pos                (12UL)                    /*!< AF3 (Bit 12)                                          */
#define GPIOD_AFRL_AF3_Msk                (0xf000UL)                /*!< AF3 (Bitfield-Mask: 0x0f)                             */
#define GPIOD_AFRL_AF4_Pos                (16UL)                    /*!< AF4 (Bit 16)                                          */
#define GPIOD_AFRL_AF4_Msk                (0xf0000UL)               /*!< AF4 (Bitfield-Mask: 0x0f)                             */
#define GPIOD_AFRL_AF5_Pos                (20UL)                    /*!< AF5 (Bit 20)                                          */
#define GPIOD_AFRL_AF5_Msk                (0xf00000UL)              /*!< AF5 (Bitfield-Mask: 0x0f)                             */
#define GPIOD_AFRL_AF6_Pos                (24UL)                    /*!< AF6 (Bit 24)                                          */
#define GPIOD_AFRL_AF6_Msk                (0xf000000UL)             /*!< AF6 (Bitfield-Mask: 0x0f)                             */
#define GPIOD_AFRL_AF7_Pos                (28UL)                    /*!< AF7 (Bit 28)                                          */
#define GPIOD_AFRL_AF7_Msk                (0xf0000000UL)            /*!< AF7 (Bitfield-Mask: 0x0f)                             */
/* =========================================================  AFRH  ========================================================== */
#define GPIOD_AFRH_AF8_Pos                (0UL)                     /*!< AF8 (Bit 0)                                           */
#define GPIOD_AFRH_AF8_Msk                (0xfUL)                   /*!< AF8 (Bitfield-Mask: 0x0f)                             */
#define GPIOD_AFRH_AF9_Pos                (4UL)                     /*!< AF9 (Bit 4)                                           */
#define GPIOD_AFRH_AF9_Msk                (0xf0UL)                  /*!< AF9 (Bitfield-Mask: 0x0f)                             */
#define GPIOD_AFRH_AF10_Pos               (8UL)                     /*!< AF10 (Bit 8)                                          */
#define GPIOD_AFRH_AF10_Msk               (0xf00UL)                 /*!< AF10 (Bitfield-Mask: 0x0f)                            */
#define GPIOD_AFRH_AF11_Pos               (12UL)                    /*!< AF11 (Bit 12)                                         */
#define GPIOD_AFRH_AF11_Msk               (0xf000UL)                /*!< AF11 (Bitfield-Mask: 0x0f)                            */
#define GPIOD_AFRH_AF12_Pos               (16UL)                    /*!< AF12 (Bit 16)                                         */
#define GPIOD_AFRH_AF12_Msk               (0xf0000UL)               /*!< AF12 (Bitfield-Mask: 0x0f)                            */
#define GPIOD_AFRH_AF13_Pos               (20UL)                    /*!< AF13 (Bit 20)                                         */
#define GPIOD_AFRH_AF13_Msk               (0xf00000UL)              /*!< AF13 (Bitfield-Mask: 0x0f)                            */
#define GPIOD_AFRH_AF14_Pos               (24UL)                    /*!< AF14 (Bit 24)                                         */
#define GPIOD_AFRH_AF14_Msk               (0xf000000UL)             /*!< AF14 (Bitfield-Mask: 0x0f)                            */
#define GPIOD_AFRH_AF15_Pos               (28UL)                    /*!< AF15 (Bit 28)                                         */
#define GPIOD_AFRH_AF15_Msk               (0xf0000000UL)            /*!< AF15 (Bitfield-Mask: 0x0f)                            */
/* ======================================================  STOP3_WUCR  ======================================================= */
#define GPIOD_STOP3_WUCR_STOP3_WU_SEL_G0_Pos (0UL)                  /*!< STOP3_WU_SEL_G0 (Bit 0)                               */
#define GPIOD_STOP3_WUCR_STOP3_WU_SEL_G0_Msk (0x3UL)                /*!< STOP3_WU_SEL_G0 (Bitfield-Mask: 0x03)                 */
#define GPIOD_STOP3_WUCR_STOP3_WU_LVL_G0_Pos (2UL)                  /*!< STOP3_WU_LVL_G0 (Bit 2)                               */
#define GPIOD_STOP3_WUCR_STOP3_WU_LVL_G0_Msk (0x4UL)                /*!< STOP3_WU_LVL_G0 (Bitfield-Mask: 0x01)                 */
#define GPIOD_STOP3_WUCR_STOP3_WU_EN_G0_Pos (3UL)                   /*!< STOP3_WU_EN_G0 (Bit 3)                                */
#define GPIOD_STOP3_WUCR_STOP3_WU_EN_G0_Msk (0x8UL)                 /*!< STOP3_WU_EN_G0 (Bitfield-Mask: 0x01)                  */
#define GPIOD_STOP3_WUCR_STOP3_WU_SEL_G1_Pos (4UL)                  /*!< STOP3_WU_SEL_G1 (Bit 4)                               */
#define GPIOD_STOP3_WUCR_STOP3_WU_SEL_G1_Msk (0x30UL)               /*!< STOP3_WU_SEL_G1 (Bitfield-Mask: 0x03)                 */
#define GPIOD_STOP3_WUCR_STOP3_WU_LVL_G1_Pos (6UL)                  /*!< STOP3_WU_LVL_G1 (Bit 6)                               */
#define GPIOD_STOP3_WUCR_STOP3_WU_LVL_G1_Msk (0x40UL)               /*!< STOP3_WU_LVL_G1 (Bitfield-Mask: 0x01)                 */
#define GPIOD_STOP3_WUCR_STOP3_WU_EN_G1_Pos (7UL)                   /*!< STOP3_WU_EN_G1 (Bit 7)                                */
#define GPIOD_STOP3_WUCR_STOP3_WU_EN_G1_Msk (0x80UL)                /*!< STOP3_WU_EN_G1 (Bitfield-Mask: 0x01)                  */


/* =========================================================================================================================== */
/* ================                                            RTC                                            ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define RTC_CTRL_WAKEUP2_FILTER_CFG_Pos   (0UL)                     /*!< WAKEUP2_FILTER_CFG (Bit 0)                            */
#define RTC_CTRL_WAKEUP2_FILTER_CFG_Msk   (0x3UL)                   /*!< WAKEUP2_FILTER_CFG (Bitfield-Mask: 0x03)              */
#define RTC_CTRL_WAKEUP2_WKEN1_Pos        (2UL)                     /*!< WAKEUP2_WKEN1 (Bit 2)                                 */
#define RTC_CTRL_WAKEUP2_WKEN1_Msk        (0x4UL)                   /*!< WAKEUP2_WKEN1 (Bitfield-Mask: 0x01)                   */
#define RTC_CTRL_WAKEUP2_WKEN0_Pos        (3UL)                     /*!< WAKEUP2_WKEN0 (Bit 3)                                 */
#define RTC_CTRL_WAKEUP2_WKEN0_Msk        (0x8UL)                   /*!< WAKEUP2_WKEN0 (Bitfield-Mask: 0x01)                   */
#define RTC_CTRL_WAKEUP2_LEVEL_SEL_Pos    (4UL)                     /*!< WAKEUP2_LEVEL_SEL (Bit 4)                             */
#define RTC_CTRL_WAKEUP2_LEVEL_SEL_Msk    (0x10UL)                  /*!< WAKEUP2_LEVEL_SEL (Bitfield-Mask: 0x01)               */
#define RTC_CTRL_WAKEUP2_EN_Pos           (5UL)                     /*!< WAKEUP2_EN (Bit 5)                                    */
#define RTC_CTRL_WAKEUP2_EN_Msk           (0x20UL)                  /*!< WAKEUP2_EN (Bitfield-Mask: 0x01)                      */
#define RTC_CTRL_WAKEUP1_FILTER_CFG_Pos   (6UL)                     /*!< WAKEUP1_FILTER_CFG (Bit 6)                            */
#define RTC_CTRL_WAKEUP1_FILTER_CFG_Msk   (0xc0UL)                  /*!< WAKEUP1_FILTER_CFG (Bitfield-Mask: 0x03)              */
#define RTC_CTRL_WAKEUP1_WKEN1_Pos        (8UL)                     /*!< WAKEUP1_WKEN1 (Bit 8)                                 */
#define RTC_CTRL_WAKEUP1_WKEN1_Msk        (0x100UL)                 /*!< WAKEUP1_WKEN1 (Bitfield-Mask: 0x01)                   */
#define RTC_CTRL_WAKEUP1_WKEN0_Pos        (9UL)                     /*!< WAKEUP1_WKEN0 (Bit 9)                                 */
#define RTC_CTRL_WAKEUP1_WKEN0_Msk        (0x200UL)                 /*!< WAKEUP1_WKEN0 (Bitfield-Mask: 0x01)                   */
#define RTC_CTRL_WAKEUP1_LEVEL_SEL_Pos    (10UL)                    /*!< WAKEUP1_LEVEL_SEL (Bit 10)                            */
#define RTC_CTRL_WAKEUP1_LEVEL_SEL_Msk    (0x400UL)                 /*!< WAKEUP1_LEVEL_SEL (Bitfield-Mask: 0x01)               */
#define RTC_CTRL_WAKEUP1_EN_Pos           (11UL)                    /*!< WAKEUP1_EN (Bit 11)                                   */
#define RTC_CTRL_WAKEUP1_EN_Msk           (0x800UL)                 /*!< WAKEUP1_EN (Bitfield-Mask: 0x01)                      */
#define RTC_CTRL_WAKEUP0_FILTER_CFG_Pos   (12UL)                    /*!< WAKEUP0_FILTER_CFG (Bit 12)                           */
#define RTC_CTRL_WAKEUP0_FILTER_CFG_Msk   (0x3000UL)                /*!< WAKEUP0_FILTER_CFG (Bitfield-Mask: 0x03)              */
#define RTC_CTRL_WAKEUP0_WKEN1_Pos        (14UL)                    /*!< WAKEUP0_WKEN1 (Bit 14)                                */
#define RTC_CTRL_WAKEUP0_WKEN1_Msk        (0x4000UL)                /*!< WAKEUP0_WKEN1 (Bitfield-Mask: 0x01)                   */
#define RTC_CTRL_WAKEUP0_WKEN0_Pos        (15UL)                    /*!< WAKEUP0_WKEN0 (Bit 15)                                */
#define RTC_CTRL_WAKEUP0_WKEN0_Msk        (0x8000UL)                /*!< WAKEUP0_WKEN0 (Bitfield-Mask: 0x01)                   */
#define RTC_CTRL_WAKEUP0_LEVEL_SEL_Pos    (16UL)                    /*!< WAKEUP0_LEVEL_SEL (Bit 16)                            */
#define RTC_CTRL_WAKEUP0_LEVEL_SEL_Msk    (0x10000UL)               /*!< WAKEUP0_LEVEL_SEL (Bitfield-Mask: 0x01)               */
#define RTC_CTRL_WAKEUP0_EN_Pos           (17UL)                    /*!< WAKEUP0_EN (Bit 17)                                   */
#define RTC_CTRL_WAKEUP0_EN_Msk           (0x20000UL)               /*!< WAKEUP0_EN (Bitfield-Mask: 0x01)                      */
#define RTC_CTRL_TAMPER_FILTER_CFG_Pos    (18UL)                    /*!< TAMPER_FILTER_CFG (Bit 18)                            */
#define RTC_CTRL_TAMPER_FILTER_CFG_Msk    (0xc0000UL)               /*!< TAMPER_FILTER_CFG (Bitfield-Mask: 0x03)               */
#define RTC_CTRL_TAMPER_WKEN1_Pos         (20UL)                    /*!< TAMPER_WKEN1 (Bit 20)                                 */
#define RTC_CTRL_TAMPER_WKEN1_Msk         (0x100000UL)              /*!< TAMPER_WKEN1 (Bitfield-Mask: 0x01)                    */
#define RTC_CTRL_TAMPER_WKEN0_Pos         (21UL)                    /*!< TAMPER_WKEN0 (Bit 21)                                 */
#define RTC_CTRL_TAMPER_WKEN0_Msk         (0x200000UL)              /*!< TAMPER_WKEN0 (Bitfield-Mask: 0x01)                    */
#define RTC_CTRL_TAMPER_LEVEL_SEL_Pos     (22UL)                    /*!< TAMPER_LEVEL_SEL (Bit 22)                             */
#define RTC_CTRL_TAMPER_LEVEL_SEL_Msk     (0x400000UL)              /*!< TAMPER_LEVEL_SEL (Bitfield-Mask: 0x01)                */
#define RTC_CTRL_TAMPER_EN_Pos            (23UL)                    /*!< TAMPER_EN (Bit 23)                                    */
#define RTC_CTRL_TAMPER_EN_Msk            (0x800000UL)              /*!< TAMPER_EN (Bitfield-Mask: 0x01)                       */
#define RTC_CTRL_CYC_START_COUNTER_Pos    (24UL)                    /*!< CYC_START_COUNTER (Bit 24)                            */
#define RTC_CTRL_CYC_START_COUNTER_Msk    (0x1000000UL)             /*!< CYC_START_COUNTER (Bitfield-Mask: 0x01)               */
#define RTC_CTRL_CYC_WKEN_Pos             (25UL)                    /*!< CYC_WKEN (Bit 25)                                     */
#define RTC_CTRL_CYC_WKEN_Msk             (0x2000000UL)             /*!< CYC_WKEN (Bitfield-Mask: 0x01)                        */
#define RTC_CTRL_RTC_ALARM1_WKEN_Pos      (26UL)                    /*!< RTC_ALARM1_WKEN (Bit 26)                              */
#define RTC_CTRL_RTC_ALARM1_WKEN_Msk      (0x4000000UL)             /*!< RTC_ALARM1_WKEN (Bitfield-Mask: 0x01)                 */
#define RTC_CTRL_RTC_ALARM0_WKEN_Pos      (27UL)                    /*!< RTC_ALARM0_WKEN (Bit 27)                              */
#define RTC_CTRL_RTC_ALARM0_WKEN_Msk      (0x8000000UL)             /*!< RTC_ALARM0_WKEN (Bitfield-Mask: 0x01)                 */
#define RTC_CTRL_RTC_START_RTC_Pos        (28UL)                    /*!< RTC_START_RTC (Bit 28)                                */
#define RTC_CTRL_RTC_START_RTC_Msk        (0x10000000UL)            /*!< RTC_START_RTC (Bitfield-Mask: 0x01)                   */
/* ========================================================  ALARM0  ========================================================= */
#define RTC_ALARM0_ALARM0_VALUE_Pos       (0UL)                     /*!< ALARM0_VALUE (Bit 0)                                  */
#define RTC_ALARM0_ALARM0_VALUE_Msk       (0x3ffffffUL)             /*!< ALARM0_VALUE (Bitfield-Mask: 0x3ffffff)               */
#define RTC_ALARM0_ALARM0_MASK_Pos        (26UL)                    /*!< ALARM0_MASK (Bit 26)                                  */
#define RTC_ALARM0_ALARM0_MASK_Msk        (0x3c000000UL)            /*!< ALARM0_MASK (Bitfield-Mask: 0x0f)                     */
#define RTC_ALARM0_ALARM0_WEEK_SEL_Pos    (30UL)                    /*!< ALARM0_WEEK_SEL (Bit 30)                              */
#define RTC_ALARM0_ALARM0_WEEK_SEL_Msk    (0x40000000UL)            /*!< ALARM0_WEEK_SEL (Bitfield-Mask: 0x01)                 */
#define RTC_ALARM0_ALARM0_EN_Pos          (31UL)                    /*!< ALARM0_EN (Bit 31)                                    */
#define RTC_ALARM0_ALARM0_EN_Msk          (0x80000000UL)            /*!< ALARM0_EN (Bitfield-Mask: 0x01)                       */
/* ========================================================  ALARM1  ========================================================= */
#define RTC_ALARM1_ALARM1_VALUE_Pos       (0UL)                     /*!< ALARM1_VALUE (Bit 0)                                  */
#define RTC_ALARM1_ALARM1_VALUE_Msk       (0x3ffffffUL)             /*!< ALARM1_VALUE (Bitfield-Mask: 0x3ffffff)               */
#define RTC_ALARM1_ALARM1_MASK_Pos        (26UL)                    /*!< ALARM1_MASK (Bit 26)                                  */
#define RTC_ALARM1_ALARM1_MASK_Msk        (0x3c000000UL)            /*!< ALARM1_MASK (Bitfield-Mask: 0x0f)                     */
#define RTC_ALARM1_ALARM1_WEEK_SEL_Pos    (30UL)                    /*!< ALARM1_WEEK_SEL (Bit 30)                              */
#define RTC_ALARM1_ALARM1_WEEK_SEL_Msk    (0x40000000UL)            /*!< ALARM1_WEEK_SEL (Bitfield-Mask: 0x01)                 */
#define RTC_ALARM1_ALARM1_EN_Pos          (31UL)                    /*!< ALARM1_EN (Bit 31)                                    */
#define RTC_ALARM1_ALARM1_EN_Msk          (0x80000000UL)            /*!< ALARM1_EN (Bitfield-Mask: 0x01)                       */
/* ======================================================  PPM_ADJUST  ======================================================= */
#define RTC_PPM_ADJUST_PPMADJUST_VALUE_Pos (0UL)                    /*!< PPMADJUST_VALUE (Bit 0)                               */
#define RTC_PPM_ADJUST_PPMADJUST_VALUE_Msk (0xffffUL)               /*!< PPMADJUST_VALUE (Bitfield-Mask: 0xffff)               */
/* =======================================================  CALENDAR  ======================================================== */
#define RTC_CALENDAR_CALENDAR_VALUE_Pos   (0UL)                     /*!< CALENDAR_VALUE (Bit 0)                                */
#define RTC_CALENDAR_CALENDAR_VALUE_Msk   (0xfffffUL)               /*!< CALENDAR_VALUE (Bitfield-Mask: 0xfffff)               */
/* ======================================================  CALENDAR_H  ======================================================= */
#define RTC_CALENDAR_H_CALENDAR_H_VALUE_Pos (0UL)                   /*!< CALENDAR_H_VALUE (Bit 0)                              */
#define RTC_CALENDAR_H_CALENDAR_H_VALUE_Msk (0x3fffffUL)            /*!< CALENDAR_H_VALUE (Bitfield-Mask: 0x3fffff)            */
/* ========================================================  CYC_MAX  ======================================================== */
#define RTC_CYC_MAX_CYC_MAX_VALUE_Pos     (0UL)                     /*!< CYC_MAX_VALUE (Bit 0)                                 */
#define RTC_CYC_MAX_CYC_MAX_VALUE_Msk     (0xffffffffUL)            /*!< CYC_MAX_VALUE (Bitfield-Mask: 0xffffffff)             */
/* ==========================================================  SR  =========================================================== */
#define RTC_SR_WAKEUP2_SR_Pos             (0UL)                     /*!< WAKEUP2_SR (Bit 0)                                    */
#define RTC_SR_WAKEUP2_SR_Msk             (0x1UL)                   /*!< WAKEUP2_SR (Bitfield-Mask: 0x01)                      */
#define RTC_SR_WAKEUP1_SR_Pos             (1UL)                     /*!< WAKEUP1_SR (Bit 1)                                    */
#define RTC_SR_WAKEUP1_SR_Msk             (0x2UL)                   /*!< WAKEUP1_SR (Bitfield-Mask: 0x01)                      */
#define RTC_SR_WAKEUP0_SR_Pos             (2UL)                     /*!< WAKEUP0_SR (Bit 2)                                    */
#define RTC_SR_WAKEUP0_SR_Msk             (0x4UL)                   /*!< WAKEUP0_SR (Bitfield-Mask: 0x01)                      */
#define RTC_SR_TAMPER_SR_Pos              (3UL)                     /*!< TAMPER_SR (Bit 3)                                     */
#define RTC_SR_TAMPER_SR_Msk              (0x8UL)                   /*!< TAMPER_SR (Bitfield-Mask: 0x01)                       */
#define RTC_SR_CYC_SR_Pos                 (4UL)                     /*!< CYC_SR (Bit 4)                                        */
#define RTC_SR_CYC_SR_Msk                 (0x10UL)                  /*!< CYC_SR (Bitfield-Mask: 0x01)                          */
#define RTC_SR_ALARM1_SR_Pos              (5UL)                     /*!< ALARM1_SR (Bit 5)                                     */
#define RTC_SR_ALARM1_SR_Msk              (0x20UL)                  /*!< ALARM1_SR (Bitfield-Mask: 0x01)                       */
#define RTC_SR_ALARM0_SR_Pos              (6UL)                     /*!< ALARM0_SR (Bit 6)                                     */
#define RTC_SR_ALARM0_SR_Msk              (0x40UL)                  /*!< ALARM0_SR (Bitfield-Mask: 0x01)                       */
/* =======================================================  ASYN_DATA  ======================================================= */
#define RTC_ASYN_DATA_SYN_DATA_Pos        (0UL)                     /*!< SYN_DATA (Bit 0)                                      */
#define RTC_ASYN_DATA_SYN_DATA_Msk        (0xfffffUL)               /*!< SYN_DATA (Bitfield-Mask: 0xfffff)                     */
/* ======================================================  ASYN_DATA_H  ====================================================== */
#define RTC_ASYN_DATA_H_SYN_DATA_H_Pos    (0UL)                     /*!< SYN_DATA_H (Bit 0)                                    */
#define RTC_ASYN_DATA_H_SYN_DATA_H_Msk    (0x3fffffUL)              /*!< SYN_DATA_H (Bitfield-Mask: 0x3fffff)                  */
/* ==========================================================  CR1  ========================================================== */
#define RTC_CR1_WAKEUP2_SR_INT_EN_Pos     (0UL)                     /*!< WAKEUP2_SR_INT_EN (Bit 0)                             */
#define RTC_CR1_WAKEUP2_SR_INT_EN_Msk     (0x1UL)                   /*!< WAKEUP2_SR_INT_EN (Bitfield-Mask: 0x01)               */
#define RTC_CR1_WAKEUP1_SR_INT_EN_Pos     (1UL)                     /*!< WAKEUP1_SR_INT_EN (Bit 1)                             */
#define RTC_CR1_WAKEUP1_SR_INT_EN_Msk     (0x2UL)                   /*!< WAKEUP1_SR_INT_EN (Bitfield-Mask: 0x01)               */
#define RTC_CR1_WAKEUP0_SR_INT_EN_Pos     (2UL)                     /*!< WAKEUP0_SR_INT_EN (Bit 2)                             */
#define RTC_CR1_WAKEUP0_SR_INT_EN_Msk     (0x4UL)                   /*!< WAKEUP0_SR_INT_EN (Bitfield-Mask: 0x01)               */
#define RTC_CR1_TAMPER_SR_INT_EN_Pos      (3UL)                     /*!< TAMPER_SR_INT_EN (Bit 3)                              */
#define RTC_CR1_TAMPER_SR_INT_EN_Msk      (0x8UL)                   /*!< TAMPER_SR_INT_EN (Bitfield-Mask: 0x01)                */
#define RTC_CR1_CYC_SR_INT_EN_Pos         (4UL)                     /*!< CYC_SR_INT_EN (Bit 4)                                 */
#define RTC_CR1_CYC_SR_INT_EN_Msk         (0x10UL)                  /*!< CYC_SR_INT_EN (Bitfield-Mask: 0x01)                   */
#define RTC_CR1_ALARM1_SR_INT_EN_Pos      (5UL)                     /*!< ALARM1_SR_INT_EN (Bit 5)                              */
#define RTC_CR1_ALARM1_SR_INT_EN_Msk      (0x20UL)                  /*!< ALARM1_SR_INT_EN (Bitfield-Mask: 0x01)                */
#define RTC_CR1_ALARM0_SR_INT_EN_Pos      (6UL)                     /*!< ALARM0_SR_INT_EN (Bit 6)                              */
#define RTC_CR1_ALARM0_SR_INT_EN_Msk      (0x40UL)                  /*!< ALARM0_SR_INT_EN (Bitfield-Mask: 0x01)                */
#define RTC_CR1_SECOND_SR_INT_EN_Pos      (7UL)                     /*!< SECOND_SR_INT_EN (Bit 7)                              */
#define RTC_CR1_SECOND_SR_INT_EN_Msk      (0x80UL)                  /*!< SECOND_SR_INT_EN (Bitfield-Mask: 0x01)                */
/* ==========================================================  SR1  ========================================================== */
#define RTC_SR1_READ_CALENDAR_DONE_Pos    (0UL)                     /*!< READ_CALENDAR_DONE (Bit 0)                            */
#define RTC_SR1_READ_CALENDAR_DONE_Msk    (0x1UL)                   /*!< READ_CALENDAR_DONE (Bitfield-Mask: 0x01)              */
#define RTC_SR1_WRITE_RTCSR_DONE_Pos      (1UL)                     /*!< WRITE_RTCSR_DONE (Bit 1)                              */
#define RTC_SR1_WRITE_RTCSR_DONE_Msk      (0x2UL)                   /*!< WRITE_RTCSR_DONE (Bitfield-Mask: 0x01)                */
#define RTC_SR1_WRITE_CYC_MAX_VALUE_DONE_Pos (2UL)                  /*!< WRITE_CYC_MAX_VALUE_DONE (Bit 2)                      */
#define RTC_SR1_WRITE_CYC_MAX_VALUE_DONE_Msk (0x4UL)                /*!< WRITE_CYC_MAX_VALUE_DONE (Bitfield-Mask: 0x01)        */
#define RTC_SR1_WRITE_CALENDAR_DONE_Pos   (3UL)                     /*!< WRITE_CALENDAR_DONE (Bit 3)                           */
#define RTC_SR1_WRITE_CALENDAR_DONE_Msk   (0x8UL)                   /*!< WRITE_CALENDAR_DONE (Bitfield-Mask: 0x01)             */
#define RTC_SR1_WRITE_PPMADJUST_DONE_Pos  (4UL)                     /*!< WRITE_PPMADJUST_DONE (Bit 4)                          */
#define RTC_SR1_WRITE_PPMADJUST_DONE_Msk  (0x10UL)                  /*!< WRITE_PPMADJUST_DONE (Bitfield-Mask: 0x01)            */
#define RTC_SR1_WRITE_ALARM1_DONE_Pos     (5UL)                     /*!< WRITE_ALARM1_DONE (Bit 5)                             */
#define RTC_SR1_WRITE_ALARM1_DONE_Msk     (0x20UL)                  /*!< WRITE_ALARM1_DONE (Bitfield-Mask: 0x01)               */
#define RTC_SR1_WRITE_ALARM0_DONE_Pos     (6UL)                     /*!< WRITE_ALARM0_DONE (Bit 6)                             */
#define RTC_SR1_WRITE_ALARM0_DONE_Msk     (0x40UL)                  /*!< WRITE_ALARM0_DONE (Bitfield-Mask: 0x01)               */
#define RTC_SR1_WRITE_RTCCR_DONE_Pos      (7UL)                     /*!< WRITE_RTCCR_DONE (Bit 7)                              */
#define RTC_SR1_WRITE_RTCCR_DONE_Msk      (0x80UL)                  /*!< WRITE_RTCCR_DONE (Bitfield-Mask: 0x01)                */
#define RTC_SR1_WRITE_RTCCR2_DONE_Pos     (8UL)                     /*!< WRITE_RTCCR2_DONE (Bit 8)                             */
#define RTC_SR1_WRITE_RTCCR2_DONE_Msk     (0x100UL)                 /*!< WRITE_RTCCR2_DONE (Bitfield-Mask: 0x01)               */
#define RTC_SR1_SECOND_SR_Pos             (9UL)                     /*!< SECOND_SR (Bit 9)                                     */
#define RTC_SR1_SECOND_SR_Msk             (0x200UL)                 /*!< SECOND_SR (Bitfield-Mask: 0x01)                       */
#define RTC_SR1_WRITE_ALARM1_SUB_DONE_Pos (10UL)                    /*!< WRITE_ALARM1_SUB_DONE (Bit 10)                        */
#define RTC_SR1_WRITE_ALARM1_SUB_DONE_Msk (0x400UL)                 /*!< WRITE_ALARM1_SUB_DONE (Bitfield-Mask: 0x01)           */
#define RTC_SR1_WRITE_ALARM0_SUB_DONE_Pos (11UL)                    /*!< WRITE_ALARM0_SUB_DONE (Bit 11)                        */
#define RTC_SR1_WRITE_ALARM0_SUB_DONE_Msk (0x800UL)                 /*!< WRITE_ALARM0_SUB_DONE (Bitfield-Mask: 0x01)           */
/* ==========================================================  CR2  ========================================================== */
#define RTC_CR2_RTC_RET_SRAM_ERASE_EN_Pos (0UL)                     /*!< RTC_RET_SRAM_ERASE_EN (Bit 0)                         */
#define RTC_CR2_RTC_RET_SRAM_ERASE_EN_Msk (0xfUL)                   /*!< RTC_RET_SRAM_ERASE_EN (Bitfield-Mask: 0x0f)           */
#define RTC_CR2_RTC_OUT_SEL_Pos           (4UL)                     /*!< RTC_OUT_SEL (Bit 4)                                   */
#define RTC_CR2_RTC_OUT_SEL_Msk           (0x70UL)                  /*!< RTC_OUT_SEL (Bitfield-Mask: 0x07)                     */
#define RTC_CR2_RTC_OUT_POL_Pos           (7UL)                     /*!< RTC_OUT_POL (Bit 7)                                   */
#define RTC_CR2_RTC_OUT_POL_Msk           (0x80UL)                  /*!< RTC_OUT_POL (Bitfield-Mask: 0x01)                     */
/* ====================================================  SUB_SECOND_CNT  ===================================================== */
#define RTC_SUB_SECOND_CNT_RTC_SUB_SECOND_VALUE_Pos (0UL)           /*!< RTC_SUB_SECOND_VALUE (Bit 0)                          */
#define RTC_SUB_SECOND_CNT_RTC_SUB_SECOND_VALUE_Msk (0x7fffUL)      /*!< RTC_SUB_SECOND_VALUE (Bitfield-Mask: 0x7fff)          */
/* ========================================================  CYC_CNT  ======================================================== */
#define RTC_CYC_CNT_CYC_CNT_VALUE_Pos     (0UL)                     /*!< CYC_CNT_VALUE (Bit 0)                                 */
#define RTC_CYC_CNT_CYC_CNT_VALUE_Msk     (0xffffffffUL)            /*!< CYC_CNT_VALUE (Bitfield-Mask: 0xffffffff)             */
/* ===================================================  ALARM0_SUBSECOND  ==================================================== */
#define RTC_ALARM0_SUBSECOND_RTC_ALARM0_SUB_VALUE_Pos (0UL)         /*!< RTC_ALARM0_SUB_VALUE (Bit 0)                          */
#define RTC_ALARM0_SUBSECOND_RTC_ALARM0_SUB_VALUE_Msk (0x7fffUL)    /*!< RTC_ALARM0_SUB_VALUE (Bitfield-Mask: 0x7fff)          */
#define RTC_ALARM0_SUBSECOND_RTC_ALARM0_SUB_MASK_Pos (16UL)         /*!< RTC_ALARM0_SUB_MASK (Bit 16)                          */
#define RTC_ALARM0_SUBSECOND_RTC_ALARM0_SUB_MASK_Msk (0xf0000UL)    /*!< RTC_ALARM0_SUB_MASK (Bitfield-Mask: 0x0f)             */
/* ===================================================  ALARM1_SUBSECOND  ==================================================== */
#define RTC_ALARM1_SUBSECOND_RTC_ALARM1_SUB_VALUE_Pos (0UL)         /*!< RTC_ALARM1_SUB_VALUE (Bit 0)                          */
#define RTC_ALARM1_SUBSECOND_RTC_ALARM1_SUB_VALUE_Msk (0x7fffUL)    /*!< RTC_ALARM1_SUB_VALUE (Bitfield-Mask: 0x7fff)          */
#define RTC_ALARM1_SUBSECOND_RTC_ALARM1_SUB_MASK_Pos (16UL)         /*!< RTC_ALARM1_SUB_MASK (Bit 16)                          */
#define RTC_ALARM1_SUBSECOND_RTC_ALARM1_SUB_MASK_Msk (0xf0000UL)    /*!< RTC_ALARM1_SUB_MASK (Bitfield-Mask: 0x0f)             */
/* ======================================================  CALENDAR_R  ======================================================= */
#define RTC_CALENDAR_R_CALENDAR_SYNC_Pos  (0UL)                     /*!< CALENDAR_SYNC (Bit 0)                                 */
#define RTC_CALENDAR_R_CALENDAR_SYNC_Msk  (0xfffffUL)               /*!< CALENDAR_SYNC (Bitfield-Mask: 0xfffff)                */
/* =====================================================  CALENDAR_R_H  ====================================================== */
#define RTC_CALENDAR_R_H_CALENDAR_H_SYNC_Pos (0UL)                  /*!< CALENDAR_H_SYNC (Bit 0)                               */
#define RTC_CALENDAR_R_H_CALENDAR_H_SYNC_Msk (0x3fffffUL)           /*!< CALENDAR_H_SYNC (Bitfield-Mask: 0x3fffff)             */


/* =========================================================================================================================== */
/* ================                                           UART0                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  DR  =========================================================== */
#define UART0_DR_DATA_Pos                 (0UL)                     /*!< DATA (Bit 0)                                          */
#define UART0_DR_DATA_Msk                 (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
#define UART0_DR_FE_Pos                   (8UL)                     /*!< FE (Bit 8)                                            */
#define UART0_DR_FE_Msk                   (0x100UL)                 /*!< FE (Bitfield-Mask: 0x01)                              */
#define UART0_DR_PE_Pos                   (9UL)                     /*!< PE (Bit 9)                                            */
#define UART0_DR_PE_Msk                   (0x200UL)                 /*!< PE (Bitfield-Mask: 0x01)                              */
#define UART0_DR_BE_Pos                   (10UL)                    /*!< BE (Bit 10)                                           */
#define UART0_DR_BE_Msk                   (0x400UL)                 /*!< BE (Bitfield-Mask: 0x01)                              */
#define UART0_DR_OE_Pos                   (11UL)                    /*!< OE (Bit 11)                                           */
#define UART0_DR_OE_Msk                   (0x800UL)                 /*!< OE (Bitfield-Mask: 0x01)                              */
/* ========================================================  RSR_ECR  ======================================================== */
#define UART0_RSR_ECR_FE_Pos              (0UL)                     /*!< FE (Bit 0)                                            */
#define UART0_RSR_ECR_FE_Msk              (0x1UL)                   /*!< FE (Bitfield-Mask: 0x01)                              */
#define UART0_RSR_ECR_PE_Pos              (1UL)                     /*!< PE (Bit 1)                                            */
#define UART0_RSR_ECR_PE_Msk              (0x2UL)                   /*!< PE (Bitfield-Mask: 0x01)                              */
#define UART0_RSR_ECR_BE_Pos              (2UL)                     /*!< BE (Bit 2)                                            */
#define UART0_RSR_ECR_BE_Msk              (0x4UL)                   /*!< BE (Bitfield-Mask: 0x01)                              */
#define UART0_RSR_ECR_OE_Pos              (3UL)                     /*!< OE (Bit 3)                                            */
#define UART0_RSR_ECR_OE_Msk              (0x8UL)                   /*!< OE (Bitfield-Mask: 0x01)                              */
/* ==========================================================  FR  =========================================================== */
#define UART0_FR_BUSY_Pos                 (3UL)                     /*!< BUSY (Bit 3)                                          */
#define UART0_FR_BUSY_Msk                 (0x8UL)                   /*!< BUSY (Bitfield-Mask: 0x01)                            */
#define UART0_FR_RXFE_Pos                 (4UL)                     /*!< RXFE (Bit 4)                                          */
#define UART0_FR_RXFE_Msk                 (0x10UL)                  /*!< RXFE (Bitfield-Mask: 0x01)                            */
#define UART0_FR_TXFF_Pos                 (5UL)                     /*!< TXFF (Bit 5)                                          */
#define UART0_FR_TXFF_Msk                 (0x20UL)                  /*!< TXFF (Bitfield-Mask: 0x01)                            */
#define UART0_FR_RXFF_Pos                 (6UL)                     /*!< RXFF (Bit 6)                                          */
#define UART0_FR_RXFF_Msk                 (0x40UL)                  /*!< RXFF (Bitfield-Mask: 0x01)                            */
#define UART0_FR_TXFE_Pos                 (7UL)                     /*!< TXFE (Bit 7)                                          */
#define UART0_FR_TXFE_Msk                 (0x80UL)                  /*!< TXFE (Bitfield-Mask: 0x01)                            */
/* =========================================================  ILPR  ========================================================== */
#define UART0_ILPR_ILPDVSR_Pos            (0UL)                     /*!< ILPDVSR (Bit 0)                                       */
#define UART0_ILPR_ILPDVSR_Msk            (0xffUL)                  /*!< ILPDVSR (Bitfield-Mask: 0xff)                         */
/* =========================================================  IBRD  ========================================================== */
#define UART0_IBRD_BAUD_DIVINT_Pos        (0UL)                     /*!< BAUD_DIVINT (Bit 0)                                   */
#define UART0_IBRD_BAUD_DIVINT_Msk        (0xffffUL)                /*!< BAUD_DIVINT (Bitfield-Mask: 0xffff)                   */
/* =========================================================  FBRD  ========================================================== */
#define UART0_FBRD_BAUD_DIVFRAC_Pos       (0UL)                     /*!< BAUD_DIVFRAC (Bit 0)                                  */
#define UART0_FBRD_BAUD_DIVFRAC_Msk       (0x3fUL)                  /*!< BAUD_DIVFRAC (Bitfield-Mask: 0x3f)                    */
/* =========================================================  LCR_H  ========================================================= */
#define UART0_LCR_H_BRK_Pos               (0UL)                     /*!< BRK (Bit 0)                                           */
#define UART0_LCR_H_BRK_Msk               (0x1UL)                   /*!< BRK (Bitfield-Mask: 0x01)                             */
#define UART0_LCR_H_PEN_Pos               (1UL)                     /*!< PEN (Bit 1)                                           */
#define UART0_LCR_H_PEN_Msk               (0x2UL)                   /*!< PEN (Bitfield-Mask: 0x01)                             */
#define UART0_LCR_H_EPS_Pos               (2UL)                     /*!< EPS (Bit 2)                                           */
#define UART0_LCR_H_EPS_Msk               (0x4UL)                   /*!< EPS (Bitfield-Mask: 0x01)                             */
#define UART0_LCR_H_STP2_Pos              (3UL)                     /*!< STP2 (Bit 3)                                          */
#define UART0_LCR_H_STP2_Msk              (0x8UL)                   /*!< STP2 (Bitfield-Mask: 0x01)                            */
#define UART0_LCR_H_FEN_Pos               (4UL)                     /*!< FEN (Bit 4)                                           */
#define UART0_LCR_H_FEN_Msk               (0x10UL)                  /*!< FEN (Bitfield-Mask: 0x01)                             */
#define UART0_LCR_H_WLEN_Pos              (5UL)                     /*!< WLEN (Bit 5)                                          */
#define UART0_LCR_H_WLEN_Msk              (0x60UL)                  /*!< WLEN (Bitfield-Mask: 0x03)                            */
/* ==========================================================  CR  =========================================================== */
#define UART0_CR_UARTEN_Pos               (0UL)                     /*!< UARTEN (Bit 0)                                        */
#define UART0_CR_UARTEN_Msk               (0x1UL)                   /*!< UARTEN (Bitfield-Mask: 0x01)                          */
#define UART0_CR_SIRE_Pos                 (1UL)                     /*!< SIRE (Bit 1)                                          */
#define UART0_CR_SIRE_Msk                 (0x2UL)                   /*!< SIRE (Bitfield-Mask: 0x01)                            */
#define UART0_CR_SIRLP_Pos                (2UL)                     /*!< SIRLP (Bit 2)                                         */
#define UART0_CR_SIRLP_Msk                (0x4UL)                   /*!< SIRLP (Bitfield-Mask: 0x01)                           */
#define UART0_CR_TXE_Pos                  (8UL)                     /*!< TXE (Bit 8)                                           */
#define UART0_CR_TXE_Msk                  (0x100UL)                 /*!< TXE (Bitfield-Mask: 0x01)                             */
#define UART0_CR_RXE_Pos                  (9UL)                     /*!< RXE (Bit 9)                                           */
#define UART0_CR_RXE_Msk                  (0x200UL)                 /*!< RXE (Bitfield-Mask: 0x01)                             */
#define UART0_CR_RTSEN_Pos                (14UL)                    /*!< RTSEN (Bit 14)                                        */
#define UART0_CR_RTSEN_Msk                (0x4000UL)                /*!< RTSEN (Bitfield-Mask: 0x01)                           */
#define UART0_CR_CTSEN_Pos                (15UL)                    /*!< CTSEN (Bit 15)                                        */
#define UART0_CR_CTSEN_Msk                (0x8000UL)                /*!< CTSEN (Bitfield-Mask: 0x01)                           */
/* =========================================================  IFLS  ========================================================== */
#define UART0_IFLS_TXIFLSEL_Pos           (0UL)                     /*!< TXIFLSEL (Bit 0)                                      */
#define UART0_IFLS_TXIFLSEL_Msk           (0x7UL)                   /*!< TXIFLSEL (Bitfield-Mask: 0x07)                        */
#define UART0_IFLS_RXIFLSEL_Pos           (3UL)                     /*!< RXIFLSEL (Bit 3)                                      */
#define UART0_IFLS_RXIFLSEL_Msk           (0x38UL)                  /*!< RXIFLSEL (Bitfield-Mask: 0x07)                        */
/* =========================================================  IMSC  ========================================================== */
#define UART0_IMSC_RXIM_Pos               (4UL)                     /*!< RXIM (Bit 4)                                          */
#define UART0_IMSC_RXIM_Msk               (0x10UL)                  /*!< RXIM (Bitfield-Mask: 0x01)                            */
#define UART0_IMSC_TXIM_Pos               (5UL)                     /*!< TXIM (Bit 5)                                          */
#define UART0_IMSC_TXIM_Msk               (0x20UL)                  /*!< TXIM (Bitfield-Mask: 0x01)                            */
#define UART0_IMSC_RTIM_Pos               (6UL)                     /*!< RTIM (Bit 6)                                          */
#define UART0_IMSC_RTIM_Msk               (0x40UL)                  /*!< RTIM (Bitfield-Mask: 0x01)                            */
#define UART0_IMSC_FEIM_Pos               (7UL)                     /*!< FEIM (Bit 7)                                          */
#define UART0_IMSC_FEIM_Msk               (0x80UL)                  /*!< FEIM (Bitfield-Mask: 0x01)                            */
#define UART0_IMSC_PEIM_Pos               (8UL)                     /*!< PEIM (Bit 8)                                          */
#define UART0_IMSC_PEIM_Msk               (0x100UL)                 /*!< PEIM (Bitfield-Mask: 0x01)                            */
#define UART0_IMSC_BEIM_Pos               (9UL)                     /*!< BEIM (Bit 9)                                          */
#define UART0_IMSC_BEIM_Msk               (0x200UL)                 /*!< BEIM (Bitfield-Mask: 0x01)                            */
#define UART0_IMSC_OEIM_Pos               (10UL)                    /*!< OEIM (Bit 10)                                         */
#define UART0_IMSC_OEIM_Msk               (0x400UL)                 /*!< OEIM (Bitfield-Mask: 0x01)                            */
/* ==========================================================  RIS  ========================================================== */
#define UART0_RIS_RXRIS_Pos               (4UL)                     /*!< RXRIS (Bit 4)                                         */
#define UART0_RIS_RXRIS_Msk               (0x10UL)                  /*!< RXRIS (Bitfield-Mask: 0x01)                           */
#define UART0_RIS_TXRIS_Pos               (5UL)                     /*!< TXRIS (Bit 5)                                         */
#define UART0_RIS_TXRIS_Msk               (0x20UL)                  /*!< TXRIS (Bitfield-Mask: 0x01)                           */
#define UART0_RIS_RTRIS_Pos               (6UL)                     /*!< RTRIS (Bit 6)                                         */
#define UART0_RIS_RTRIS_Msk               (0x40UL)                  /*!< RTRIS (Bitfield-Mask: 0x01)                           */
#define UART0_RIS_FERIS_Pos               (7UL)                     /*!< FERIS (Bit 7)                                         */
#define UART0_RIS_FERIS_Msk               (0x80UL)                  /*!< FERIS (Bitfield-Mask: 0x01)                           */
#define UART0_RIS_PERIS_Pos               (8UL)                     /*!< PERIS (Bit 8)                                         */
#define UART0_RIS_PERIS_Msk               (0x100UL)                 /*!< PERIS (Bitfield-Mask: 0x01)                           */
#define UART0_RIS_BERIS_Pos               (9UL)                     /*!< BERIS (Bit 9)                                         */
#define UART0_RIS_BERIS_Msk               (0x200UL)                 /*!< BERIS (Bitfield-Mask: 0x01)                           */
#define UART0_RIS_OERIS_Pos               (10UL)                    /*!< OERIS (Bit 10)                                        */
#define UART0_RIS_OERIS_Msk               (0x400UL)                 /*!< OERIS (Bitfield-Mask: 0x01)                           */
/* ==========================================================  MIS  ========================================================== */
#define UART0_MIS_RXMIS_Pos               (4UL)                     /*!< RXMIS (Bit 4)                                         */
#define UART0_MIS_RXMIS_Msk               (0x10UL)                  /*!< RXMIS (Bitfield-Mask: 0x01)                           */
#define UART0_MIS_TXMIS_Pos               (5UL)                     /*!< TXMIS (Bit 5)                                         */
#define UART0_MIS_TXMIS_Msk               (0x20UL)                  /*!< TXMIS (Bitfield-Mask: 0x01)                           */
#define UART0_MIS_RTMIS_Pos               (6UL)                     /*!< RTMIS (Bit 6)                                         */
#define UART0_MIS_RTMIS_Msk               (0x40UL)                  /*!< RTMIS (Bitfield-Mask: 0x01)                           */
#define UART0_MIS_FEMIS_Pos               (7UL)                     /*!< FEMIS (Bit 7)                                         */
#define UART0_MIS_FEMIS_Msk               (0x80UL)                  /*!< FEMIS (Bitfield-Mask: 0x01)                           */
#define UART0_MIS_PEMIS_Pos               (8UL)                     /*!< PEMIS (Bit 8)                                         */
#define UART0_MIS_PEMIS_Msk               (0x100UL)                 /*!< PEMIS (Bitfield-Mask: 0x01)                           */
#define UART0_MIS_BEMIS_Pos               (9UL)                     /*!< BEMIS (Bit 9)                                         */
#define UART0_MIS_BEMIS_Msk               (0x200UL)                 /*!< BEMIS (Bitfield-Mask: 0x01)                           */
#define UART0_MIS_OEMIS_Pos               (10UL)                    /*!< OEMIS (Bit 10)                                        */
#define UART0_MIS_OEMIS_Msk               (0x400UL)                 /*!< OEMIS (Bitfield-Mask: 0x01)                           */
/* ==========================================================  ICR  ========================================================== */
#define UART0_ICR_RXIC_Pos                (4UL)                     /*!< RXIC (Bit 4)                                          */
#define UART0_ICR_RXIC_Msk                (0x10UL)                  /*!< RXIC (Bitfield-Mask: 0x01)                            */
#define UART0_ICR_TXIC_Pos                (5UL)                     /*!< TXIC (Bit 5)                                          */
#define UART0_ICR_TXIC_Msk                (0x20UL)                  /*!< TXIC (Bitfield-Mask: 0x01)                            */
#define UART0_ICR_RTIC_Pos                (6UL)                     /*!< RTIC (Bit 6)                                          */
#define UART0_ICR_RTIC_Msk                (0x40UL)                  /*!< RTIC (Bitfield-Mask: 0x01)                            */
#define UART0_ICR_FEIC_Pos                (7UL)                     /*!< FEIC (Bit 7)                                          */
#define UART0_ICR_FEIC_Msk                (0x80UL)                  /*!< FEIC (Bitfield-Mask: 0x01)                            */
#define UART0_ICR_PEIC_Pos                (8UL)                     /*!< PEIC (Bit 8)                                          */
#define UART0_ICR_PEIC_Msk                (0x100UL)                 /*!< PEIC (Bitfield-Mask: 0x01)                            */
#define UART0_ICR_BEIC_Pos                (9UL)                     /*!< BEIC (Bit 9)                                          */
#define UART0_ICR_BEIC_Msk                (0x200UL)                 /*!< BEIC (Bitfield-Mask: 0x01)                            */
#define UART0_ICR_OEIC_Pos                (10UL)                    /*!< OEIC (Bit 10)                                         */
#define UART0_ICR_OEIC_Msk                (0x400UL)                 /*!< OEIC (Bitfield-Mask: 0x01)                            */
/* =========================================================  DMACR  ========================================================= */
#define UART0_DMACR_RXDMAE_Pos            (0UL)                     /*!< RXDMAE (Bit 0)                                        */
#define UART0_DMACR_RXDMAE_Msk            (0x1UL)                   /*!< RXDMAE (Bitfield-Mask: 0x01)                          */
#define UART0_DMACR_TX_EN_Pos             (1UL)                     /*!< TX_EN (Bit 1)                                         */
#define UART0_DMACR_TX_EN_Msk             (0x2UL)                   /*!< TX_EN (Bitfield-Mask: 0x01)                           */
#define UART0_DMACR_DMAONERR_Pos          (2UL)                     /*!< DMAONERR (Bit 2)                                      */
#define UART0_DMACR_DMAONERR_Msk          (0x4UL)                   /*!< DMAONERR (Bitfield-Mask: 0x01)                        */
/* =======================================================  PERIPHID0  ======================================================= */
#define UART0_PERIPHID0_PARTNUMBER0_Pos   (0UL)                     /*!< PARTNUMBER0 (Bit 0)                                   */
#define UART0_PERIPHID0_PARTNUMBER0_Msk   (0xffUL)                  /*!< PARTNUMBER0 (Bitfield-Mask: 0xff)                     */
/* =======================================================  PERIPHID1  ======================================================= */
#define UART0_PERIPHID1_PARTNUMBER1_Pos   (0UL)                     /*!< PARTNUMBER1 (Bit 0)                                   */
#define UART0_PERIPHID1_PARTNUMBER1_Msk   (0xfUL)                   /*!< PARTNUMBER1 (Bitfield-Mask: 0x0f)                     */
#define UART0_PERIPHID1_DESIGNER0_Pos     (4UL)                     /*!< DESIGNER0 (Bit 4)                                     */
#define UART0_PERIPHID1_DESIGNER0_Msk     (0xf0UL)                  /*!< DESIGNER0 (Bitfield-Mask: 0x0f)                       */
/* =======================================================  PERIPHID2  ======================================================= */
#define UART0_PERIPHID2_DESIGNER1_Pos     (0UL)                     /*!< DESIGNER1 (Bit 0)                                     */
#define UART0_PERIPHID2_DESIGNER1_Msk     (0xfUL)                   /*!< DESIGNER1 (Bitfield-Mask: 0x0f)                       */
#define UART0_PERIPHID2_REVISION0_Pos     (4UL)                     /*!< REVISION0 (Bit 4)                                     */
#define UART0_PERIPHID2_REVISION0_Msk     (0xf0UL)                  /*!< REVISION0 (Bitfield-Mask: 0x0f)                       */
/* =======================================================  PERIPHID3  ======================================================= */
#define UART0_PERIPHID3_CONFIGURATION_Pos (0UL)                     /*!< CONFIGURATION (Bit 0)                                 */
#define UART0_PERIPHID3_CONFIGURATION_Msk (0xffUL)                  /*!< CONFIGURATION (Bitfield-Mask: 0xff)                   */
/* =======================================================  PCELLID0  ======================================================== */
#define UART0_PCELLID0_CELLID0_Pos        (0UL)                     /*!< CELLID0 (Bit 0)                                       */
#define UART0_PCELLID0_CELLID0_Msk        (0xffUL)                  /*!< CELLID0 (Bitfield-Mask: 0xff)                         */
/* =======================================================  PCELLID1  ======================================================== */
#define UART0_PCELLID1_CELLID1_Pos        (0UL)                     /*!< CELLID1 (Bit 0)                                       */
#define UART0_PCELLID1_CELLID1_Msk        (0xffffffffUL)            /*!< CELLID1 (Bitfield-Mask: 0xffffffff)                   */
/* =======================================================  PCELLID2  ======================================================== */
#define UART0_PCELLID2_CELLID2_Pos        (0UL)                     /*!< CELLID2 (Bit 0)                                       */
#define UART0_PCELLID2_CELLID2_Msk        (0xffUL)                  /*!< CELLID2 (Bitfield-Mask: 0xff)                         */
/* =======================================================  PCELLID3  ======================================================== */
#define UART0_PCELLID3_CELLID3_Pos        (0UL)                     /*!< CELLID3 (Bit 0)                                       */
#define UART0_PCELLID3_CELLID3_Msk        (0xffUL)                  /*!< CELLID3 (Bitfield-Mask: 0xff)                         */


/* =========================================================================================================================== */
/* ================                                           UART1                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  DR  =========================================================== */
#define UART1_DR_DATA_Pos                 (0UL)                     /*!< DATA (Bit 0)                                          */
#define UART1_DR_DATA_Msk                 (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
#define UART1_DR_FE_Pos                   (8UL)                     /*!< FE (Bit 8)                                            */
#define UART1_DR_FE_Msk                   (0x100UL)                 /*!< FE (Bitfield-Mask: 0x01)                              */
#define UART1_DR_PE_Pos                   (9UL)                     /*!< PE (Bit 9)                                            */
#define UART1_DR_PE_Msk                   (0x200UL)                 /*!< PE (Bitfield-Mask: 0x01)                              */
#define UART1_DR_BE_Pos                   (10UL)                    /*!< BE (Bit 10)                                           */
#define UART1_DR_BE_Msk                   (0x400UL)                 /*!< BE (Bitfield-Mask: 0x01)                              */
#define UART1_DR_OE_Pos                   (11UL)                    /*!< OE (Bit 11)                                           */
#define UART1_DR_OE_Msk                   (0x800UL)                 /*!< OE (Bitfield-Mask: 0x01)                              */
/* ========================================================  RSR_ECR  ======================================================== */
#define UART1_RSR_ECR_FE_Pos              (0UL)                     /*!< FE (Bit 0)                                            */
#define UART1_RSR_ECR_FE_Msk              (0x1UL)                   /*!< FE (Bitfield-Mask: 0x01)                              */
#define UART1_RSR_ECR_PE_Pos              (1UL)                     /*!< PE (Bit 1)                                            */
#define UART1_RSR_ECR_PE_Msk              (0x2UL)                   /*!< PE (Bitfield-Mask: 0x01)                              */
#define UART1_RSR_ECR_BE_Pos              (2UL)                     /*!< BE (Bit 2)                                            */
#define UART1_RSR_ECR_BE_Msk              (0x4UL)                   /*!< BE (Bitfield-Mask: 0x01)                              */
#define UART1_RSR_ECR_OE_Pos              (3UL)                     /*!< OE (Bit 3)                                            */
#define UART1_RSR_ECR_OE_Msk              (0x8UL)                   /*!< OE (Bitfield-Mask: 0x01)                              */
/* ==========================================================  FR  =========================================================== */
#define UART1_FR_BUSY_Pos                 (3UL)                     /*!< BUSY (Bit 3)                                          */
#define UART1_FR_BUSY_Msk                 (0x8UL)                   /*!< BUSY (Bitfield-Mask: 0x01)                            */
#define UART1_FR_RXFE_Pos                 (4UL)                     /*!< RXFE (Bit 4)                                          */
#define UART1_FR_RXFE_Msk                 (0x10UL)                  /*!< RXFE (Bitfield-Mask: 0x01)                            */
#define UART1_FR_TXFF_Pos                 (5UL)                     /*!< TXFF (Bit 5)                                          */
#define UART1_FR_TXFF_Msk                 (0x20UL)                  /*!< TXFF (Bitfield-Mask: 0x01)                            */
#define UART1_FR_RXFF_Pos                 (6UL)                     /*!< RXFF (Bit 6)                                          */
#define UART1_FR_RXFF_Msk                 (0x40UL)                  /*!< RXFF (Bitfield-Mask: 0x01)                            */
#define UART1_FR_TXFE_Pos                 (7UL)                     /*!< TXFE (Bit 7)                                          */
#define UART1_FR_TXFE_Msk                 (0x80UL)                  /*!< TXFE (Bitfield-Mask: 0x01)                            */
/* =========================================================  ILPR  ========================================================== */
#define UART1_ILPR_ILPDVSR_Pos            (0UL)                     /*!< ILPDVSR (Bit 0)                                       */
#define UART1_ILPR_ILPDVSR_Msk            (0xffUL)                  /*!< ILPDVSR (Bitfield-Mask: 0xff)                         */
/* =========================================================  IBRD  ========================================================== */
#define UART1_IBRD_BAUD_DIVINT_Pos        (0UL)                     /*!< BAUD_DIVINT (Bit 0)                                   */
#define UART1_IBRD_BAUD_DIVINT_Msk        (0xffffUL)                /*!< BAUD_DIVINT (Bitfield-Mask: 0xffff)                   */
/* =========================================================  FBRD  ========================================================== */
#define UART1_FBRD_BAUD_DIVFRAC_Pos       (0UL)                     /*!< BAUD_DIVFRAC (Bit 0)                                  */
#define UART1_FBRD_BAUD_DIVFRAC_Msk       (0x3fUL)                  /*!< BAUD_DIVFRAC (Bitfield-Mask: 0x3f)                    */
/* =========================================================  LCR_H  ========================================================= */
#define UART1_LCR_H_BRK_Pos               (0UL)                     /*!< BRK (Bit 0)                                           */
#define UART1_LCR_H_BRK_Msk               (0x1UL)                   /*!< BRK (Bitfield-Mask: 0x01)                             */
#define UART1_LCR_H_PEN_Pos               (1UL)                     /*!< PEN (Bit 1)                                           */
#define UART1_LCR_H_PEN_Msk               (0x2UL)                   /*!< PEN (Bitfield-Mask: 0x01)                             */
#define UART1_LCR_H_EPS_Pos               (2UL)                     /*!< EPS (Bit 2)                                           */
#define UART1_LCR_H_EPS_Msk               (0x4UL)                   /*!< EPS (Bitfield-Mask: 0x01)                             */
#define UART1_LCR_H_STP2_Pos              (3UL)                     /*!< STP2 (Bit 3)                                          */
#define UART1_LCR_H_STP2_Msk              (0x8UL)                   /*!< STP2 (Bitfield-Mask: 0x01)                            */
#define UART1_LCR_H_FEN_Pos               (4UL)                     /*!< FEN (Bit 4)                                           */
#define UART1_LCR_H_FEN_Msk               (0x10UL)                  /*!< FEN (Bitfield-Mask: 0x01)                             */
#define UART1_LCR_H_WLEN_Pos              (5UL)                     /*!< WLEN (Bit 5)                                          */
#define UART1_LCR_H_WLEN_Msk              (0x60UL)                  /*!< WLEN (Bitfield-Mask: 0x03)                            */
/* ==========================================================  CR  =========================================================== */
#define UART1_CR_UARTEN_Pos               (0UL)                     /*!< UARTEN (Bit 0)                                        */
#define UART1_CR_UARTEN_Msk               (0x1UL)                   /*!< UARTEN (Bitfield-Mask: 0x01)                          */
#define UART1_CR_SIRE_Pos                 (1UL)                     /*!< SIRE (Bit 1)                                          */
#define UART1_CR_SIRE_Msk                 (0x2UL)                   /*!< SIRE (Bitfield-Mask: 0x01)                            */
#define UART1_CR_SIRLP_Pos                (2UL)                     /*!< SIRLP (Bit 2)                                         */
#define UART1_CR_SIRLP_Msk                (0x4UL)                   /*!< SIRLP (Bitfield-Mask: 0x01)                           */
#define UART1_CR_TXE_Pos                  (8UL)                     /*!< TXE (Bit 8)                                           */
#define UART1_CR_TXE_Msk                  (0x100UL)                 /*!< TXE (Bitfield-Mask: 0x01)                             */
#define UART1_CR_RXE_Pos                  (9UL)                     /*!< RXE (Bit 9)                                           */
#define UART1_CR_RXE_Msk                  (0x200UL)                 /*!< RXE (Bitfield-Mask: 0x01)                             */
#define UART1_CR_RTSEN_Pos                (14UL)                    /*!< RTSEN (Bit 14)                                        */
#define UART1_CR_RTSEN_Msk                (0x4000UL)                /*!< RTSEN (Bitfield-Mask: 0x01)                           */
#define UART1_CR_CTSEN_Pos                (15UL)                    /*!< CTSEN (Bit 15)                                        */
#define UART1_CR_CTSEN_Msk                (0x8000UL)                /*!< CTSEN (Bitfield-Mask: 0x01)                           */
/* =========================================================  IFLS  ========================================================== */
#define UART1_IFLS_TXIFLSEL_Pos           (0UL)                     /*!< TXIFLSEL (Bit 0)                                      */
#define UART1_IFLS_TXIFLSEL_Msk           (0x7UL)                   /*!< TXIFLSEL (Bitfield-Mask: 0x07)                        */
#define UART1_IFLS_RXIFLSEL_Pos           (3UL)                     /*!< RXIFLSEL (Bit 3)                                      */
#define UART1_IFLS_RXIFLSEL_Msk           (0x38UL)                  /*!< RXIFLSEL (Bitfield-Mask: 0x07)                        */
/* =========================================================  IMSC  ========================================================== */
#define UART1_IMSC_RXIM_Pos               (4UL)                     /*!< RXIM (Bit 4)                                          */
#define UART1_IMSC_RXIM_Msk               (0x10UL)                  /*!< RXIM (Bitfield-Mask: 0x01)                            */
#define UART1_IMSC_TXIM_Pos               (5UL)                     /*!< TXIM (Bit 5)                                          */
#define UART1_IMSC_TXIM_Msk               (0x20UL)                  /*!< TXIM (Bitfield-Mask: 0x01)                            */
#define UART1_IMSC_RTIM_Pos               (6UL)                     /*!< RTIM (Bit 6)                                          */
#define UART1_IMSC_RTIM_Msk               (0x40UL)                  /*!< RTIM (Bitfield-Mask: 0x01)                            */
#define UART1_IMSC_FEIM_Pos               (7UL)                     /*!< FEIM (Bit 7)                                          */
#define UART1_IMSC_FEIM_Msk               (0x80UL)                  /*!< FEIM (Bitfield-Mask: 0x01)                            */
#define UART1_IMSC_PEIM_Pos               (8UL)                     /*!< PEIM (Bit 8)                                          */
#define UART1_IMSC_PEIM_Msk               (0x100UL)                 /*!< PEIM (Bitfield-Mask: 0x01)                            */
#define UART1_IMSC_BEIM_Pos               (9UL)                     /*!< BEIM (Bit 9)                                          */
#define UART1_IMSC_BEIM_Msk               (0x200UL)                 /*!< BEIM (Bitfield-Mask: 0x01)                            */
#define UART1_IMSC_OEIM_Pos               (10UL)                    /*!< OEIM (Bit 10)                                         */
#define UART1_IMSC_OEIM_Msk               (0x400UL)                 /*!< OEIM (Bitfield-Mask: 0x01)                            */
/* ==========================================================  RIS  ========================================================== */
#define UART1_RIS_RXRIS_Pos               (4UL)                     /*!< RXRIS (Bit 4)                                         */
#define UART1_RIS_RXRIS_Msk               (0x10UL)                  /*!< RXRIS (Bitfield-Mask: 0x01)                           */
#define UART1_RIS_TXRIS_Pos               (5UL)                     /*!< TXRIS (Bit 5)                                         */
#define UART1_RIS_TXRIS_Msk               (0x20UL)                  /*!< TXRIS (Bitfield-Mask: 0x01)                           */
#define UART1_RIS_RTRIS_Pos               (6UL)                     /*!< RTRIS (Bit 6)                                         */
#define UART1_RIS_RTRIS_Msk               (0x40UL)                  /*!< RTRIS (Bitfield-Mask: 0x01)                           */
#define UART1_RIS_FERIS_Pos               (7UL)                     /*!< FERIS (Bit 7)                                         */
#define UART1_RIS_FERIS_Msk               (0x80UL)                  /*!< FERIS (Bitfield-Mask: 0x01)                           */
#define UART1_RIS_PERIS_Pos               (8UL)                     /*!< PERIS (Bit 8)                                         */
#define UART1_RIS_PERIS_Msk               (0x100UL)                 /*!< PERIS (Bitfield-Mask: 0x01)                           */
#define UART1_RIS_BERIS_Pos               (9UL)                     /*!< BERIS (Bit 9)                                         */
#define UART1_RIS_BERIS_Msk               (0x200UL)                 /*!< BERIS (Bitfield-Mask: 0x01)                           */
#define UART1_RIS_OERIS_Pos               (10UL)                    /*!< OERIS (Bit 10)                                        */
#define UART1_RIS_OERIS_Msk               (0x400UL)                 /*!< OERIS (Bitfield-Mask: 0x01)                           */
/* ==========================================================  MIS  ========================================================== */
#define UART1_MIS_RXMIS_Pos               (4UL)                     /*!< RXMIS (Bit 4)                                         */
#define UART1_MIS_RXMIS_Msk               (0x10UL)                  /*!< RXMIS (Bitfield-Mask: 0x01)                           */
#define UART1_MIS_TXMIS_Pos               (5UL)                     /*!< TXMIS (Bit 5)                                         */
#define UART1_MIS_TXMIS_Msk               (0x20UL)                  /*!< TXMIS (Bitfield-Mask: 0x01)                           */
#define UART1_MIS_RTMIS_Pos               (6UL)                     /*!< RTMIS (Bit 6)                                         */
#define UART1_MIS_RTMIS_Msk               (0x40UL)                  /*!< RTMIS (Bitfield-Mask: 0x01)                           */
#define UART1_MIS_FEMIS_Pos               (7UL)                     /*!< FEMIS (Bit 7)                                         */
#define UART1_MIS_FEMIS_Msk               (0x80UL)                  /*!< FEMIS (Bitfield-Mask: 0x01)                           */
#define UART1_MIS_PEMIS_Pos               (8UL)                     /*!< PEMIS (Bit 8)                                         */
#define UART1_MIS_PEMIS_Msk               (0x100UL)                 /*!< PEMIS (Bitfield-Mask: 0x01)                           */
#define UART1_MIS_BEMIS_Pos               (9UL)                     /*!< BEMIS (Bit 9)                                         */
#define UART1_MIS_BEMIS_Msk               (0x200UL)                 /*!< BEMIS (Bitfield-Mask: 0x01)                           */
#define UART1_MIS_OEMIS_Pos               (10UL)                    /*!< OEMIS (Bit 10)                                        */
#define UART1_MIS_OEMIS_Msk               (0x400UL)                 /*!< OEMIS (Bitfield-Mask: 0x01)                           */
/* ==========================================================  ICR  ========================================================== */
#define UART1_ICR_RXIC_Pos                (4UL)                     /*!< RXIC (Bit 4)                                          */
#define UART1_ICR_RXIC_Msk                (0x10UL)                  /*!< RXIC (Bitfield-Mask: 0x01)                            */
#define UART1_ICR_TXIC_Pos                (5UL)                     /*!< TXIC (Bit 5)                                          */
#define UART1_ICR_TXIC_Msk                (0x20UL)                  /*!< TXIC (Bitfield-Mask: 0x01)                            */
#define UART1_ICR_RTIC_Pos                (6UL)                     /*!< RTIC (Bit 6)                                          */
#define UART1_ICR_RTIC_Msk                (0x40UL)                  /*!< RTIC (Bitfield-Mask: 0x01)                            */
#define UART1_ICR_FEIC_Pos                (7UL)                     /*!< FEIC (Bit 7)                                          */
#define UART1_ICR_FEIC_Msk                (0x80UL)                  /*!< FEIC (Bitfield-Mask: 0x01)                            */
#define UART1_ICR_PEIC_Pos                (8UL)                     /*!< PEIC (Bit 8)                                          */
#define UART1_ICR_PEIC_Msk                (0x100UL)                 /*!< PEIC (Bitfield-Mask: 0x01)                            */
#define UART1_ICR_BEIC_Pos                (9UL)                     /*!< BEIC (Bit 9)                                          */
#define UART1_ICR_BEIC_Msk                (0x200UL)                 /*!< BEIC (Bitfield-Mask: 0x01)                            */
#define UART1_ICR_OEIC_Pos                (10UL)                    /*!< OEIC (Bit 10)                                         */
#define UART1_ICR_OEIC_Msk                (0x400UL)                 /*!< OEIC (Bitfield-Mask: 0x01)                            */
/* =========================================================  DMACR  ========================================================= */
#define UART1_DMACR_RXDMAE_Pos            (0UL)                     /*!< RXDMAE (Bit 0)                                        */
#define UART1_DMACR_RXDMAE_Msk            (0x1UL)                   /*!< RXDMAE (Bitfield-Mask: 0x01)                          */
#define UART1_DMACR_TX_EN_Pos             (1UL)                     /*!< TX_EN (Bit 1)                                         */
#define UART1_DMACR_TX_EN_Msk             (0x2UL)                   /*!< TX_EN (Bitfield-Mask: 0x01)                           */
#define UART1_DMACR_DMAONERR_Pos          (2UL)                     /*!< DMAONERR (Bit 2)                                      */
#define UART1_DMACR_DMAONERR_Msk          (0x4UL)                   /*!< DMAONERR (Bitfield-Mask: 0x01)                        */
/* =======================================================  PERIPHID0  ======================================================= */
#define UART1_PERIPHID0_PARTNUMBER0_Pos   (0UL)                     /*!< PARTNUMBER0 (Bit 0)                                   */
#define UART1_PERIPHID0_PARTNUMBER0_Msk   (0xffUL)                  /*!< PARTNUMBER0 (Bitfield-Mask: 0xff)                     */
/* =======================================================  PERIPHID1  ======================================================= */
#define UART1_PERIPHID1_PARTNUMBER1_Pos   (0UL)                     /*!< PARTNUMBER1 (Bit 0)                                   */
#define UART1_PERIPHID1_PARTNUMBER1_Msk   (0xfUL)                   /*!< PARTNUMBER1 (Bitfield-Mask: 0x0f)                     */
#define UART1_PERIPHID1_DESIGNER0_Pos     (4UL)                     /*!< DESIGNER0 (Bit 4)                                     */
#define UART1_PERIPHID1_DESIGNER0_Msk     (0xf0UL)                  /*!< DESIGNER0 (Bitfield-Mask: 0x0f)                       */
/* =======================================================  PERIPHID2  ======================================================= */
#define UART1_PERIPHID2_DESIGNER1_Pos     (0UL)                     /*!< DESIGNER1 (Bit 0)                                     */
#define UART1_PERIPHID2_DESIGNER1_Msk     (0xfUL)                   /*!< DESIGNER1 (Bitfield-Mask: 0x0f)                       */
#define UART1_PERIPHID2_REVISION0_Pos     (4UL)                     /*!< REVISION0 (Bit 4)                                     */
#define UART1_PERIPHID2_REVISION0_Msk     (0xf0UL)                  /*!< REVISION0 (Bitfield-Mask: 0x0f)                       */
/* =======================================================  PERIPHID3  ======================================================= */
#define UART1_PERIPHID3_CONFIGURATION_Pos (0UL)                     /*!< CONFIGURATION (Bit 0)                                 */
#define UART1_PERIPHID3_CONFIGURATION_Msk (0xffUL)                  /*!< CONFIGURATION (Bitfield-Mask: 0xff)                   */
/* =======================================================  PCELLID0  ======================================================== */
#define UART1_PCELLID0_CELLID0_Pos        (0UL)                     /*!< CELLID0 (Bit 0)                                       */
#define UART1_PCELLID0_CELLID0_Msk        (0xffUL)                  /*!< CELLID0 (Bitfield-Mask: 0xff)                         */
/* =======================================================  PCELLID1  ======================================================== */
#define UART1_PCELLID1_CELLID1_Pos        (0UL)                     /*!< CELLID1 (Bit 0)                                       */
#define UART1_PCELLID1_CELLID1_Msk        (0xffffffffUL)            /*!< CELLID1 (Bitfield-Mask: 0xffffffff)                   */
/* =======================================================  PCELLID2  ======================================================== */
#define UART1_PCELLID2_CELLID2_Pos        (0UL)                     /*!< CELLID2 (Bit 0)                                       */
#define UART1_PCELLID2_CELLID2_Msk        (0xffUL)                  /*!< CELLID2 (Bitfield-Mask: 0xff)                         */
/* =======================================================  PCELLID3  ======================================================== */
#define UART1_PCELLID3_CELLID3_Pos        (0UL)                     /*!< CELLID3 (Bit 0)                                       */
#define UART1_PCELLID3_CELLID3_Msk        (0xffUL)                  /*!< CELLID3 (Bitfield-Mask: 0xff)                         */


/* =========================================================================================================================== */
/* ================                                           UART2                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  DR  =========================================================== */
#define UART2_DR_DATA_Pos                 (0UL)                     /*!< DATA (Bit 0)                                          */
#define UART2_DR_DATA_Msk                 (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
#define UART2_DR_FE_Pos                   (8UL)                     /*!< FE (Bit 8)                                            */
#define UART2_DR_FE_Msk                   (0x100UL)                 /*!< FE (Bitfield-Mask: 0x01)                              */
#define UART2_DR_PE_Pos                   (9UL)                     /*!< PE (Bit 9)                                            */
#define UART2_DR_PE_Msk                   (0x200UL)                 /*!< PE (Bitfield-Mask: 0x01)                              */
#define UART2_DR_BE_Pos                   (10UL)                    /*!< BE (Bit 10)                                           */
#define UART2_DR_BE_Msk                   (0x400UL)                 /*!< BE (Bitfield-Mask: 0x01)                              */
#define UART2_DR_OE_Pos                   (11UL)                    /*!< OE (Bit 11)                                           */
#define UART2_DR_OE_Msk                   (0x800UL)                 /*!< OE (Bitfield-Mask: 0x01)                              */
/* ========================================================  RSR_ECR  ======================================================== */
#define UART2_RSR_ECR_FE_Pos              (0UL)                     /*!< FE (Bit 0)                                            */
#define UART2_RSR_ECR_FE_Msk              (0x1UL)                   /*!< FE (Bitfield-Mask: 0x01)                              */
#define UART2_RSR_ECR_PE_Pos              (1UL)                     /*!< PE (Bit 1)                                            */
#define UART2_RSR_ECR_PE_Msk              (0x2UL)                   /*!< PE (Bitfield-Mask: 0x01)                              */
#define UART2_RSR_ECR_BE_Pos              (2UL)                     /*!< BE (Bit 2)                                            */
#define UART2_RSR_ECR_BE_Msk              (0x4UL)                   /*!< BE (Bitfield-Mask: 0x01)                              */
#define UART2_RSR_ECR_OE_Pos              (3UL)                     /*!< OE (Bit 3)                                            */
#define UART2_RSR_ECR_OE_Msk              (0x8UL)                   /*!< OE (Bitfield-Mask: 0x01)                              */
/* ==========================================================  FR  =========================================================== */
#define UART2_FR_BUSY_Pos                 (3UL)                     /*!< BUSY (Bit 3)                                          */
#define UART2_FR_BUSY_Msk                 (0x8UL)                   /*!< BUSY (Bitfield-Mask: 0x01)                            */
#define UART2_FR_RXFE_Pos                 (4UL)                     /*!< RXFE (Bit 4)                                          */
#define UART2_FR_RXFE_Msk                 (0x10UL)                  /*!< RXFE (Bitfield-Mask: 0x01)                            */
#define UART2_FR_TXFF_Pos                 (5UL)                     /*!< TXFF (Bit 5)                                          */
#define UART2_FR_TXFF_Msk                 (0x20UL)                  /*!< TXFF (Bitfield-Mask: 0x01)                            */
#define UART2_FR_RXFF_Pos                 (6UL)                     /*!< RXFF (Bit 6)                                          */
#define UART2_FR_RXFF_Msk                 (0x40UL)                  /*!< RXFF (Bitfield-Mask: 0x01)                            */
#define UART2_FR_TXFE_Pos                 (7UL)                     /*!< TXFE (Bit 7)                                          */
#define UART2_FR_TXFE_Msk                 (0x80UL)                  /*!< TXFE (Bitfield-Mask: 0x01)                            */
/* =========================================================  ILPR  ========================================================== */
#define UART2_ILPR_ILPDVSR_Pos            (0UL)                     /*!< ILPDVSR (Bit 0)                                       */
#define UART2_ILPR_ILPDVSR_Msk            (0xffUL)                  /*!< ILPDVSR (Bitfield-Mask: 0xff)                         */
/* =========================================================  IBRD  ========================================================== */
#define UART2_IBRD_BAUD_DIVINT_Pos        (0UL)                     /*!< BAUD_DIVINT (Bit 0)                                   */
#define UART2_IBRD_BAUD_DIVINT_Msk        (0xffffUL)                /*!< BAUD_DIVINT (Bitfield-Mask: 0xffff)                   */
/* =========================================================  FBRD  ========================================================== */
#define UART2_FBRD_BAUD_DIVFRAC_Pos       (0UL)                     /*!< BAUD_DIVFRAC (Bit 0)                                  */
#define UART2_FBRD_BAUD_DIVFRAC_Msk       (0x3fUL)                  /*!< BAUD_DIVFRAC (Bitfield-Mask: 0x3f)                    */
/* =========================================================  LCR_H  ========================================================= */
#define UART2_LCR_H_BRK_Pos               (0UL)                     /*!< BRK (Bit 0)                                           */
#define UART2_LCR_H_BRK_Msk               (0x1UL)                   /*!< BRK (Bitfield-Mask: 0x01)                             */
#define UART2_LCR_H_PEN_Pos               (1UL)                     /*!< PEN (Bit 1)                                           */
#define UART2_LCR_H_PEN_Msk               (0x2UL)                   /*!< PEN (Bitfield-Mask: 0x01)                             */
#define UART2_LCR_H_EPS_Pos               (2UL)                     /*!< EPS (Bit 2)                                           */
#define UART2_LCR_H_EPS_Msk               (0x4UL)                   /*!< EPS (Bitfield-Mask: 0x01)                             */
#define UART2_LCR_H_STP2_Pos              (3UL)                     /*!< STP2 (Bit 3)                                          */
#define UART2_LCR_H_STP2_Msk              (0x8UL)                   /*!< STP2 (Bitfield-Mask: 0x01)                            */
#define UART2_LCR_H_FEN_Pos               (4UL)                     /*!< FEN (Bit 4)                                           */
#define UART2_LCR_H_FEN_Msk               (0x10UL)                  /*!< FEN (Bitfield-Mask: 0x01)                             */
#define UART2_LCR_H_WLEN_Pos              (5UL)                     /*!< WLEN (Bit 5)                                          */
#define UART2_LCR_H_WLEN_Msk              (0x60UL)                  /*!< WLEN (Bitfield-Mask: 0x03)                            */
/* ==========================================================  CR  =========================================================== */
#define UART2_CR_UARTEN_Pos               (0UL)                     /*!< UARTEN (Bit 0)                                        */
#define UART2_CR_UARTEN_Msk               (0x1UL)                   /*!< UARTEN (Bitfield-Mask: 0x01)                          */
#define UART2_CR_SIRE_Pos                 (1UL)                     /*!< SIRE (Bit 1)                                          */
#define UART2_CR_SIRE_Msk                 (0x2UL)                   /*!< SIRE (Bitfield-Mask: 0x01)                            */
#define UART2_CR_SIRLP_Pos                (2UL)                     /*!< SIRLP (Bit 2)                                         */
#define UART2_CR_SIRLP_Msk                (0x4UL)                   /*!< SIRLP (Bitfield-Mask: 0x01)                           */
#define UART2_CR_TXE_Pos                  (8UL)                     /*!< TXE (Bit 8)                                           */
#define UART2_CR_TXE_Msk                  (0x100UL)                 /*!< TXE (Bitfield-Mask: 0x01)                             */
#define UART2_CR_RXE_Pos                  (9UL)                     /*!< RXE (Bit 9)                                           */
#define UART2_CR_RXE_Msk                  (0x200UL)                 /*!< RXE (Bitfield-Mask: 0x01)                             */
#define UART2_CR_RTSEN_Pos                (14UL)                    /*!< RTSEN (Bit 14)                                        */
#define UART2_CR_RTSEN_Msk                (0x4000UL)                /*!< RTSEN (Bitfield-Mask: 0x01)                           */
#define UART2_CR_CTSEN_Pos                (15UL)                    /*!< CTSEN (Bit 15)                                        */
#define UART2_CR_CTSEN_Msk                (0x8000UL)                /*!< CTSEN (Bitfield-Mask: 0x01)                           */
/* =========================================================  IFLS  ========================================================== */
#define UART2_IFLS_TXIFLSEL_Pos           (0UL)                     /*!< TXIFLSEL (Bit 0)                                      */
#define UART2_IFLS_TXIFLSEL_Msk           (0x7UL)                   /*!< TXIFLSEL (Bitfield-Mask: 0x07)                        */
#define UART2_IFLS_RXIFLSEL_Pos           (3UL)                     /*!< RXIFLSEL (Bit 3)                                      */
#define UART2_IFLS_RXIFLSEL_Msk           (0x38UL)                  /*!< RXIFLSEL (Bitfield-Mask: 0x07)                        */
/* =========================================================  IMSC  ========================================================== */
#define UART2_IMSC_RXIM_Pos               (4UL)                     /*!< RXIM (Bit 4)                                          */
#define UART2_IMSC_RXIM_Msk               (0x10UL)                  /*!< RXIM (Bitfield-Mask: 0x01)                            */
#define UART2_IMSC_TXIM_Pos               (5UL)                     /*!< TXIM (Bit 5)                                          */
#define UART2_IMSC_TXIM_Msk               (0x20UL)                  /*!< TXIM (Bitfield-Mask: 0x01)                            */
#define UART2_IMSC_RTIM_Pos               (6UL)                     /*!< RTIM (Bit 6)                                          */
#define UART2_IMSC_RTIM_Msk               (0x40UL)                  /*!< RTIM (Bitfield-Mask: 0x01)                            */
#define UART2_IMSC_FEIM_Pos               (7UL)                     /*!< FEIM (Bit 7)                                          */
#define UART2_IMSC_FEIM_Msk               (0x80UL)                  /*!< FEIM (Bitfield-Mask: 0x01)                            */
#define UART2_IMSC_PEIM_Pos               (8UL)                     /*!< PEIM (Bit 8)                                          */
#define UART2_IMSC_PEIM_Msk               (0x100UL)                 /*!< PEIM (Bitfield-Mask: 0x01)                            */
#define UART2_IMSC_BEIM_Pos               (9UL)                     /*!< BEIM (Bit 9)                                          */
#define UART2_IMSC_BEIM_Msk               (0x200UL)                 /*!< BEIM (Bitfield-Mask: 0x01)                            */
#define UART2_IMSC_OEIM_Pos               (10UL)                    /*!< OEIM (Bit 10)                                         */
#define UART2_IMSC_OEIM_Msk               (0x400UL)                 /*!< OEIM (Bitfield-Mask: 0x01)                            */
/* ==========================================================  RIS  ========================================================== */
#define UART2_RIS_RXRIS_Pos               (4UL)                     /*!< RXRIS (Bit 4)                                         */
#define UART2_RIS_RXRIS_Msk               (0x10UL)                  /*!< RXRIS (Bitfield-Mask: 0x01)                           */
#define UART2_RIS_TXRIS_Pos               (5UL)                     /*!< TXRIS (Bit 5)                                         */
#define UART2_RIS_TXRIS_Msk               (0x20UL)                  /*!< TXRIS (Bitfield-Mask: 0x01)                           */
#define UART2_RIS_RTRIS_Pos               (6UL)                     /*!< RTRIS (Bit 6)                                         */
#define UART2_RIS_RTRIS_Msk               (0x40UL)                  /*!< RTRIS (Bitfield-Mask: 0x01)                           */
#define UART2_RIS_FERIS_Pos               (7UL)                     /*!< FERIS (Bit 7)                                         */
#define UART2_RIS_FERIS_Msk               (0x80UL)                  /*!< FERIS (Bitfield-Mask: 0x01)                           */
#define UART2_RIS_PERIS_Pos               (8UL)                     /*!< PERIS (Bit 8)                                         */
#define UART2_RIS_PERIS_Msk               (0x100UL)                 /*!< PERIS (Bitfield-Mask: 0x01)                           */
#define UART2_RIS_BERIS_Pos               (9UL)                     /*!< BERIS (Bit 9)                                         */
#define UART2_RIS_BERIS_Msk               (0x200UL)                 /*!< BERIS (Bitfield-Mask: 0x01)                           */
#define UART2_RIS_OERIS_Pos               (10UL)                    /*!< OERIS (Bit 10)                                        */
#define UART2_RIS_OERIS_Msk               (0x400UL)                 /*!< OERIS (Bitfield-Mask: 0x01)                           */
/* ==========================================================  MIS  ========================================================== */
#define UART2_MIS_RXMIS_Pos               (4UL)                     /*!< RXMIS (Bit 4)                                         */
#define UART2_MIS_RXMIS_Msk               (0x10UL)                  /*!< RXMIS (Bitfield-Mask: 0x01)                           */
#define UART2_MIS_TXMIS_Pos               (5UL)                     /*!< TXMIS (Bit 5)                                         */
#define UART2_MIS_TXMIS_Msk               (0x20UL)                  /*!< TXMIS (Bitfield-Mask: 0x01)                           */
#define UART2_MIS_RTMIS_Pos               (6UL)                     /*!< RTMIS (Bit 6)                                         */
#define UART2_MIS_RTMIS_Msk               (0x40UL)                  /*!< RTMIS (Bitfield-Mask: 0x01)                           */
#define UART2_MIS_FEMIS_Pos               (7UL)                     /*!< FEMIS (Bit 7)                                         */
#define UART2_MIS_FEMIS_Msk               (0x80UL)                  /*!< FEMIS (Bitfield-Mask: 0x01)                           */
#define UART2_MIS_PEMIS_Pos               (8UL)                     /*!< PEMIS (Bit 8)                                         */
#define UART2_MIS_PEMIS_Msk               (0x100UL)                 /*!< PEMIS (Bitfield-Mask: 0x01)                           */
#define UART2_MIS_BEMIS_Pos               (9UL)                     /*!< BEMIS (Bit 9)                                         */
#define UART2_MIS_BEMIS_Msk               (0x200UL)                 /*!< BEMIS (Bitfield-Mask: 0x01)                           */
#define UART2_MIS_OEMIS_Pos               (10UL)                    /*!< OEMIS (Bit 10)                                        */
#define UART2_MIS_OEMIS_Msk               (0x400UL)                 /*!< OEMIS (Bitfield-Mask: 0x01)                           */
/* ==========================================================  ICR  ========================================================== */
#define UART2_ICR_RXIC_Pos                (4UL)                     /*!< RXIC (Bit 4)                                          */
#define UART2_ICR_RXIC_Msk                (0x10UL)                  /*!< RXIC (Bitfield-Mask: 0x01)                            */
#define UART2_ICR_TXIC_Pos                (5UL)                     /*!< TXIC (Bit 5)                                          */
#define UART2_ICR_TXIC_Msk                (0x20UL)                  /*!< TXIC (Bitfield-Mask: 0x01)                            */
#define UART2_ICR_RTIC_Pos                (6UL)                     /*!< RTIC (Bit 6)                                          */
#define UART2_ICR_RTIC_Msk                (0x40UL)                  /*!< RTIC (Bitfield-Mask: 0x01)                            */
#define UART2_ICR_FEIC_Pos                (7UL)                     /*!< FEIC (Bit 7)                                          */
#define UART2_ICR_FEIC_Msk                (0x80UL)                  /*!< FEIC (Bitfield-Mask: 0x01)                            */
#define UART2_ICR_PEIC_Pos                (8UL)                     /*!< PEIC (Bit 8)                                          */
#define UART2_ICR_PEIC_Msk                (0x100UL)                 /*!< PEIC (Bitfield-Mask: 0x01)                            */
#define UART2_ICR_BEIC_Pos                (9UL)                     /*!< BEIC (Bit 9)                                          */
#define UART2_ICR_BEIC_Msk                (0x200UL)                 /*!< BEIC (Bitfield-Mask: 0x01)                            */
#define UART2_ICR_OEIC_Pos                (10UL)                    /*!< OEIC (Bit 10)                                         */
#define UART2_ICR_OEIC_Msk                (0x400UL)                 /*!< OEIC (Bitfield-Mask: 0x01)                            */
/* =========================================================  DMACR  ========================================================= */
#define UART2_DMACR_RXDMAE_Pos            (0UL)                     /*!< RXDMAE (Bit 0)                                        */
#define UART2_DMACR_RXDMAE_Msk            (0x1UL)                   /*!< RXDMAE (Bitfield-Mask: 0x01)                          */
#define UART2_DMACR_TX_EN_Pos             (1UL)                     /*!< TX_EN (Bit 1)                                         */
#define UART2_DMACR_TX_EN_Msk             (0x2UL)                   /*!< TX_EN (Bitfield-Mask: 0x01)                           */
#define UART2_DMACR_DMAONERR_Pos          (2UL)                     /*!< DMAONERR (Bit 2)                                      */
#define UART2_DMACR_DMAONERR_Msk          (0x4UL)                   /*!< DMAONERR (Bitfield-Mask: 0x01)                        */
/* =======================================================  PERIPHID0  ======================================================= */
#define UART2_PERIPHID0_PARTNUMBER0_Pos   (0UL)                     /*!< PARTNUMBER0 (Bit 0)                                   */
#define UART2_PERIPHID0_PARTNUMBER0_Msk   (0xffUL)                  /*!< PARTNUMBER0 (Bitfield-Mask: 0xff)                     */
/* =======================================================  PERIPHID1  ======================================================= */
#define UART2_PERIPHID1_PARTNUMBER1_Pos   (0UL)                     /*!< PARTNUMBER1 (Bit 0)                                   */
#define UART2_PERIPHID1_PARTNUMBER1_Msk   (0xfUL)                   /*!< PARTNUMBER1 (Bitfield-Mask: 0x0f)                     */
#define UART2_PERIPHID1_DESIGNER0_Pos     (4UL)                     /*!< DESIGNER0 (Bit 4)                                     */
#define UART2_PERIPHID1_DESIGNER0_Msk     (0xf0UL)                  /*!< DESIGNER0 (Bitfield-Mask: 0x0f)                       */
/* =======================================================  PERIPHID2  ======================================================= */
#define UART2_PERIPHID2_DESIGNER1_Pos     (0UL)                     /*!< DESIGNER1 (Bit 0)                                     */
#define UART2_PERIPHID2_DESIGNER1_Msk     (0xfUL)                   /*!< DESIGNER1 (Bitfield-Mask: 0x0f)                       */
#define UART2_PERIPHID2_REVISION0_Pos     (4UL)                     /*!< REVISION0 (Bit 4)                                     */
#define UART2_PERIPHID2_REVISION0_Msk     (0xf0UL)                  /*!< REVISION0 (Bitfield-Mask: 0x0f)                       */
/* =======================================================  PERIPHID3  ======================================================= */
#define UART2_PERIPHID3_CONFIGURATION_Pos (0UL)                     /*!< CONFIGURATION (Bit 0)                                 */
#define UART2_PERIPHID3_CONFIGURATION_Msk (0xffUL)                  /*!< CONFIGURATION (Bitfield-Mask: 0xff)                   */
/* =======================================================  PCELLID0  ======================================================== */
#define UART2_PCELLID0_CELLID0_Pos        (0UL)                     /*!< CELLID0 (Bit 0)                                       */
#define UART2_PCELLID0_CELLID0_Msk        (0xffUL)                  /*!< CELLID0 (Bitfield-Mask: 0xff)                         */
/* =======================================================  PCELLID1  ======================================================== */
#define UART2_PCELLID1_CELLID1_Pos        (0UL)                     /*!< CELLID1 (Bit 0)                                       */
#define UART2_PCELLID1_CELLID1_Msk        (0xffffffffUL)            /*!< CELLID1 (Bitfield-Mask: 0xffffffff)                   */
/* =======================================================  PCELLID2  ======================================================== */
#define UART2_PCELLID2_CELLID2_Pos        (0UL)                     /*!< CELLID2 (Bit 0)                                       */
#define UART2_PCELLID2_CELLID2_Msk        (0xffUL)                  /*!< CELLID2 (Bitfield-Mask: 0xff)                         */
/* =======================================================  PCELLID3  ======================================================== */
#define UART2_PCELLID3_CELLID3_Pos        (0UL)                     /*!< CELLID3 (Bit 0)                                       */
#define UART2_PCELLID3_CELLID3_Msk        (0xffUL)                  /*!< CELLID3 (Bitfield-Mask: 0xff)                         */


/* =========================================================================================================================== */
/* ================                                           UART3                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  DR  =========================================================== */
#define UART3_DR_DATA_Pos                 (0UL)                     /*!< DATA (Bit 0)                                          */
#define UART3_DR_DATA_Msk                 (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
#define UART3_DR_FE_Pos                   (8UL)                     /*!< FE (Bit 8)                                            */
#define UART3_DR_FE_Msk                   (0x100UL)                 /*!< FE (Bitfield-Mask: 0x01)                              */
#define UART3_DR_PE_Pos                   (9UL)                     /*!< PE (Bit 9)                                            */
#define UART3_DR_PE_Msk                   (0x200UL)                 /*!< PE (Bitfield-Mask: 0x01)                              */
#define UART3_DR_BE_Pos                   (10UL)                    /*!< BE (Bit 10)                                           */
#define UART3_DR_BE_Msk                   (0x400UL)                 /*!< BE (Bitfield-Mask: 0x01)                              */
#define UART3_DR_OE_Pos                   (11UL)                    /*!< OE (Bit 11)                                           */
#define UART3_DR_OE_Msk                   (0x800UL)                 /*!< OE (Bitfield-Mask: 0x01)                              */
/* ========================================================  RSR_ECR  ======================================================== */
#define UART3_RSR_ECR_FE_Pos              (0UL)                     /*!< FE (Bit 0)                                            */
#define UART3_RSR_ECR_FE_Msk              (0x1UL)                   /*!< FE (Bitfield-Mask: 0x01)                              */
#define UART3_RSR_ECR_PE_Pos              (1UL)                     /*!< PE (Bit 1)                                            */
#define UART3_RSR_ECR_PE_Msk              (0x2UL)                   /*!< PE (Bitfield-Mask: 0x01)                              */
#define UART3_RSR_ECR_BE_Pos              (2UL)                     /*!< BE (Bit 2)                                            */
#define UART3_RSR_ECR_BE_Msk              (0x4UL)                   /*!< BE (Bitfield-Mask: 0x01)                              */
#define UART3_RSR_ECR_OE_Pos              (3UL)                     /*!< OE (Bit 3)                                            */
#define UART3_RSR_ECR_OE_Msk              (0x8UL)                   /*!< OE (Bitfield-Mask: 0x01)                              */
/* ==========================================================  FR  =========================================================== */
#define UART3_FR_BUSY_Pos                 (3UL)                     /*!< BUSY (Bit 3)                                          */
#define UART3_FR_BUSY_Msk                 (0x8UL)                   /*!< BUSY (Bitfield-Mask: 0x01)                            */
#define UART3_FR_RXFE_Pos                 (4UL)                     /*!< RXFE (Bit 4)                                          */
#define UART3_FR_RXFE_Msk                 (0x10UL)                  /*!< RXFE (Bitfield-Mask: 0x01)                            */
#define UART3_FR_TXFF_Pos                 (5UL)                     /*!< TXFF (Bit 5)                                          */
#define UART3_FR_TXFF_Msk                 (0x20UL)                  /*!< TXFF (Bitfield-Mask: 0x01)                            */
#define UART3_FR_RXFF_Pos                 (6UL)                     /*!< RXFF (Bit 6)                                          */
#define UART3_FR_RXFF_Msk                 (0x40UL)                  /*!< RXFF (Bitfield-Mask: 0x01)                            */
#define UART3_FR_TXFE_Pos                 (7UL)                     /*!< TXFE (Bit 7)                                          */
#define UART3_FR_TXFE_Msk                 (0x80UL)                  /*!< TXFE (Bitfield-Mask: 0x01)                            */
/* =========================================================  ILPR  ========================================================== */
#define UART3_ILPR_ILPDVSR_Pos            (0UL)                     /*!< ILPDVSR (Bit 0)                                       */
#define UART3_ILPR_ILPDVSR_Msk            (0xffUL)                  /*!< ILPDVSR (Bitfield-Mask: 0xff)                         */
/* =========================================================  IBRD  ========================================================== */
#define UART3_IBRD_BAUD_DIVINT_Pos        (0UL)                     /*!< BAUD_DIVINT (Bit 0)                                   */
#define UART3_IBRD_BAUD_DIVINT_Msk        (0xffffUL)                /*!< BAUD_DIVINT (Bitfield-Mask: 0xffff)                   */
/* =========================================================  FBRD  ========================================================== */
#define UART3_FBRD_BAUD_DIVFRAC_Pos       (0UL)                     /*!< BAUD_DIVFRAC (Bit 0)                                  */
#define UART3_FBRD_BAUD_DIVFRAC_Msk       (0x3fUL)                  /*!< BAUD_DIVFRAC (Bitfield-Mask: 0x3f)                    */
/* =========================================================  LCR_H  ========================================================= */
#define UART3_LCR_H_BRK_Pos               (0UL)                     /*!< BRK (Bit 0)                                           */
#define UART3_LCR_H_BRK_Msk               (0x1UL)                   /*!< BRK (Bitfield-Mask: 0x01)                             */
#define UART3_LCR_H_PEN_Pos               (1UL)                     /*!< PEN (Bit 1)                                           */
#define UART3_LCR_H_PEN_Msk               (0x2UL)                   /*!< PEN (Bitfield-Mask: 0x01)                             */
#define UART3_LCR_H_EPS_Pos               (2UL)                     /*!< EPS (Bit 2)                                           */
#define UART3_LCR_H_EPS_Msk               (0x4UL)                   /*!< EPS (Bitfield-Mask: 0x01)                             */
#define UART3_LCR_H_STP2_Pos              (3UL)                     /*!< STP2 (Bit 3)                                          */
#define UART3_LCR_H_STP2_Msk              (0x8UL)                   /*!< STP2 (Bitfield-Mask: 0x01)                            */
#define UART3_LCR_H_FEN_Pos               (4UL)                     /*!< FEN (Bit 4)                                           */
#define UART3_LCR_H_FEN_Msk               (0x10UL)                  /*!< FEN (Bitfield-Mask: 0x01)                             */
#define UART3_LCR_H_WLEN_Pos              (5UL)                     /*!< WLEN (Bit 5)                                          */
#define UART3_LCR_H_WLEN_Msk              (0x60UL)                  /*!< WLEN (Bitfield-Mask: 0x03)                            */
/* ==========================================================  CR  =========================================================== */
#define UART3_CR_UARTEN_Pos               (0UL)                     /*!< UARTEN (Bit 0)                                        */
#define UART3_CR_UARTEN_Msk               (0x1UL)                   /*!< UARTEN (Bitfield-Mask: 0x01)                          */
#define UART3_CR_SIRE_Pos                 (1UL)                     /*!< SIRE (Bit 1)                                          */
#define UART3_CR_SIRE_Msk                 (0x2UL)                   /*!< SIRE (Bitfield-Mask: 0x01)                            */
#define UART3_CR_SIRLP_Pos                (2UL)                     /*!< SIRLP (Bit 2)                                         */
#define UART3_CR_SIRLP_Msk                (0x4UL)                   /*!< SIRLP (Bitfield-Mask: 0x01)                           */
#define UART3_CR_TXE_Pos                  (8UL)                     /*!< TXE (Bit 8)                                           */
#define UART3_CR_TXE_Msk                  (0x100UL)                 /*!< TXE (Bitfield-Mask: 0x01)                             */
#define UART3_CR_RXE_Pos                  (9UL)                     /*!< RXE (Bit 9)                                           */
#define UART3_CR_RXE_Msk                  (0x200UL)                 /*!< RXE (Bitfield-Mask: 0x01)                             */
#define UART3_CR_RTSEN_Pos                (14UL)                    /*!< RTSEN (Bit 14)                                        */
#define UART3_CR_RTSEN_Msk                (0x4000UL)                /*!< RTSEN (Bitfield-Mask: 0x01)                           */
#define UART3_CR_CTSEN_Pos                (15UL)                    /*!< CTSEN (Bit 15)                                        */
#define UART3_CR_CTSEN_Msk                (0x8000UL)                /*!< CTSEN (Bitfield-Mask: 0x01)                           */
/* =========================================================  IFLS  ========================================================== */
#define UART3_IFLS_TXIFLSEL_Pos           (0UL)                     /*!< TXIFLSEL (Bit 0)                                      */
#define UART3_IFLS_TXIFLSEL_Msk           (0x7UL)                   /*!< TXIFLSEL (Bitfield-Mask: 0x07)                        */
#define UART3_IFLS_RXIFLSEL_Pos           (3UL)                     /*!< RXIFLSEL (Bit 3)                                      */
#define UART3_IFLS_RXIFLSEL_Msk           (0x38UL)                  /*!< RXIFLSEL (Bitfield-Mask: 0x07)                        */
/* =========================================================  IMSC  ========================================================== */
#define UART3_IMSC_RXIM_Pos               (4UL)                     /*!< RXIM (Bit 4)                                          */
#define UART3_IMSC_RXIM_Msk               (0x10UL)                  /*!< RXIM (Bitfield-Mask: 0x01)                            */
#define UART3_IMSC_TXIM_Pos               (5UL)                     /*!< TXIM (Bit 5)                                          */
#define UART3_IMSC_TXIM_Msk               (0x20UL)                  /*!< TXIM (Bitfield-Mask: 0x01)                            */
#define UART3_IMSC_RTIM_Pos               (6UL)                     /*!< RTIM (Bit 6)                                          */
#define UART3_IMSC_RTIM_Msk               (0x40UL)                  /*!< RTIM (Bitfield-Mask: 0x01)                            */
#define UART3_IMSC_FEIM_Pos               (7UL)                     /*!< FEIM (Bit 7)                                          */
#define UART3_IMSC_FEIM_Msk               (0x80UL)                  /*!< FEIM (Bitfield-Mask: 0x01)                            */
#define UART3_IMSC_PEIM_Pos               (8UL)                     /*!< PEIM (Bit 8)                                          */
#define UART3_IMSC_PEIM_Msk               (0x100UL)                 /*!< PEIM (Bitfield-Mask: 0x01)                            */
#define UART3_IMSC_BEIM_Pos               (9UL)                     /*!< BEIM (Bit 9)                                          */
#define UART3_IMSC_BEIM_Msk               (0x200UL)                 /*!< BEIM (Bitfield-Mask: 0x01)                            */
#define UART3_IMSC_OEIM_Pos               (10UL)                    /*!< OEIM (Bit 10)                                         */
#define UART3_IMSC_OEIM_Msk               (0x400UL)                 /*!< OEIM (Bitfield-Mask: 0x01)                            */
/* ==========================================================  RIS  ========================================================== */
#define UART3_RIS_RXRIS_Pos               (4UL)                     /*!< RXRIS (Bit 4)                                         */
#define UART3_RIS_RXRIS_Msk               (0x10UL)                  /*!< RXRIS (Bitfield-Mask: 0x01)                           */
#define UART3_RIS_TXRIS_Pos               (5UL)                     /*!< TXRIS (Bit 5)                                         */
#define UART3_RIS_TXRIS_Msk               (0x20UL)                  /*!< TXRIS (Bitfield-Mask: 0x01)                           */
#define UART3_RIS_RTRIS_Pos               (6UL)                     /*!< RTRIS (Bit 6)                                         */
#define UART3_RIS_RTRIS_Msk               (0x40UL)                  /*!< RTRIS (Bitfield-Mask: 0x01)                           */
#define UART3_RIS_FERIS_Pos               (7UL)                     /*!< FERIS (Bit 7)                                         */
#define UART3_RIS_FERIS_Msk               (0x80UL)                  /*!< FERIS (Bitfield-Mask: 0x01)                           */
#define UART3_RIS_PERIS_Pos               (8UL)                     /*!< PERIS (Bit 8)                                         */
#define UART3_RIS_PERIS_Msk               (0x100UL)                 /*!< PERIS (Bitfield-Mask: 0x01)                           */
#define UART3_RIS_BERIS_Pos               (9UL)                     /*!< BERIS (Bit 9)                                         */
#define UART3_RIS_BERIS_Msk               (0x200UL)                 /*!< BERIS (Bitfield-Mask: 0x01)                           */
#define UART3_RIS_OERIS_Pos               (10UL)                    /*!< OERIS (Bit 10)                                        */
#define UART3_RIS_OERIS_Msk               (0x400UL)                 /*!< OERIS (Bitfield-Mask: 0x01)                           */
/* ==========================================================  MIS  ========================================================== */
#define UART3_MIS_RXMIS_Pos               (4UL)                     /*!< RXMIS (Bit 4)                                         */
#define UART3_MIS_RXMIS_Msk               (0x10UL)                  /*!< RXMIS (Bitfield-Mask: 0x01)                           */
#define UART3_MIS_TXMIS_Pos               (5UL)                     /*!< TXMIS (Bit 5)                                         */
#define UART3_MIS_TXMIS_Msk               (0x20UL)                  /*!< TXMIS (Bitfield-Mask: 0x01)                           */
#define UART3_MIS_RTMIS_Pos               (6UL)                     /*!< RTMIS (Bit 6)                                         */
#define UART3_MIS_RTMIS_Msk               (0x40UL)                  /*!< RTMIS (Bitfield-Mask: 0x01)                           */
#define UART3_MIS_FEMIS_Pos               (7UL)                     /*!< FEMIS (Bit 7)                                         */
#define UART3_MIS_FEMIS_Msk               (0x80UL)                  /*!< FEMIS (Bitfield-Mask: 0x01)                           */
#define UART3_MIS_PEMIS_Pos               (8UL)                     /*!< PEMIS (Bit 8)                                         */
#define UART3_MIS_PEMIS_Msk               (0x100UL)                 /*!< PEMIS (Bitfield-Mask: 0x01)                           */
#define UART3_MIS_BEMIS_Pos               (9UL)                     /*!< BEMIS (Bit 9)                                         */
#define UART3_MIS_BEMIS_Msk               (0x200UL)                 /*!< BEMIS (Bitfield-Mask: 0x01)                           */
#define UART3_MIS_OEMIS_Pos               (10UL)                    /*!< OEMIS (Bit 10)                                        */
#define UART3_MIS_OEMIS_Msk               (0x400UL)                 /*!< OEMIS (Bitfield-Mask: 0x01)                           */
/* ==========================================================  ICR  ========================================================== */
#define UART3_ICR_RXIC_Pos                (4UL)                     /*!< RXIC (Bit 4)                                          */
#define UART3_ICR_RXIC_Msk                (0x10UL)                  /*!< RXIC (Bitfield-Mask: 0x01)                            */
#define UART3_ICR_TXIC_Pos                (5UL)                     /*!< TXIC (Bit 5)                                          */
#define UART3_ICR_TXIC_Msk                (0x20UL)                  /*!< TXIC (Bitfield-Mask: 0x01)                            */
#define UART3_ICR_RTIC_Pos                (6UL)                     /*!< RTIC (Bit 6)                                          */
#define UART3_ICR_RTIC_Msk                (0x40UL)                  /*!< RTIC (Bitfield-Mask: 0x01)                            */
#define UART3_ICR_FEIC_Pos                (7UL)                     /*!< FEIC (Bit 7)                                          */
#define UART3_ICR_FEIC_Msk                (0x80UL)                  /*!< FEIC (Bitfield-Mask: 0x01)                            */
#define UART3_ICR_PEIC_Pos                (8UL)                     /*!< PEIC (Bit 8)                                          */
#define UART3_ICR_PEIC_Msk                (0x100UL)                 /*!< PEIC (Bitfield-Mask: 0x01)                            */
#define UART3_ICR_BEIC_Pos                (9UL)                     /*!< BEIC (Bit 9)                                          */
#define UART3_ICR_BEIC_Msk                (0x200UL)                 /*!< BEIC (Bitfield-Mask: 0x01)                            */
#define UART3_ICR_OEIC_Pos                (10UL)                    /*!< OEIC (Bit 10)                                         */
#define UART3_ICR_OEIC_Msk                (0x400UL)                 /*!< OEIC (Bitfield-Mask: 0x01)                            */
/* =========================================================  DMACR  ========================================================= */
#define UART3_DMACR_RXDMAE_Pos            (0UL)                     /*!< RXDMAE (Bit 0)                                        */
#define UART3_DMACR_RXDMAE_Msk            (0x1UL)                   /*!< RXDMAE (Bitfield-Mask: 0x01)                          */
#define UART3_DMACR_TX_EN_Pos             (1UL)                     /*!< TX_EN (Bit 1)                                         */
#define UART3_DMACR_TX_EN_Msk             (0x2UL)                   /*!< TX_EN (Bitfield-Mask: 0x01)                           */
#define UART3_DMACR_DMAONERR_Pos          (2UL)                     /*!< DMAONERR (Bit 2)                                      */
#define UART3_DMACR_DMAONERR_Msk          (0x4UL)                   /*!< DMAONERR (Bitfield-Mask: 0x01)                        */
/* =======================================================  PERIPHID0  ======================================================= */
#define UART3_PERIPHID0_PARTNUMBER0_Pos   (0UL)                     /*!< PARTNUMBER0 (Bit 0)                                   */
#define UART3_PERIPHID0_PARTNUMBER0_Msk   (0xffUL)                  /*!< PARTNUMBER0 (Bitfield-Mask: 0xff)                     */
/* =======================================================  PERIPHID1  ======================================================= */
#define UART3_PERIPHID1_PARTNUMBER1_Pos   (0UL)                     /*!< PARTNUMBER1 (Bit 0)                                   */
#define UART3_PERIPHID1_PARTNUMBER1_Msk   (0xfUL)                   /*!< PARTNUMBER1 (Bitfield-Mask: 0x0f)                     */
#define UART3_PERIPHID1_DESIGNER0_Pos     (4UL)                     /*!< DESIGNER0 (Bit 4)                                     */
#define UART3_PERIPHID1_DESIGNER0_Msk     (0xf0UL)                  /*!< DESIGNER0 (Bitfield-Mask: 0x0f)                       */
/* =======================================================  PERIPHID2  ======================================================= */
#define UART3_PERIPHID2_DESIGNER1_Pos     (0UL)                     /*!< DESIGNER1 (Bit 0)                                     */
#define UART3_PERIPHID2_DESIGNER1_Msk     (0xfUL)                   /*!< DESIGNER1 (Bitfield-Mask: 0x0f)                       */
#define UART3_PERIPHID2_REVISION0_Pos     (4UL)                     /*!< REVISION0 (Bit 4)                                     */
#define UART3_PERIPHID2_REVISION0_Msk     (0xf0UL)                  /*!< REVISION0 (Bitfield-Mask: 0x0f)                       */
/* =======================================================  PERIPHID3  ======================================================= */
#define UART3_PERIPHID3_CONFIGURATION_Pos (0UL)                     /*!< CONFIGURATION (Bit 0)                                 */
#define UART3_PERIPHID3_CONFIGURATION_Msk (0xffUL)                  /*!< CONFIGURATION (Bitfield-Mask: 0xff)                   */
/* =======================================================  PCELLID0  ======================================================== */
#define UART3_PCELLID0_CELLID0_Pos        (0UL)                     /*!< CELLID0 (Bit 0)                                       */
#define UART3_PCELLID0_CELLID0_Msk        (0xffUL)                  /*!< CELLID0 (Bitfield-Mask: 0xff)                         */
/* =======================================================  PCELLID1  ======================================================== */
#define UART3_PCELLID1_CELLID1_Pos        (0UL)                     /*!< CELLID1 (Bit 0)                                       */
#define UART3_PCELLID1_CELLID1_Msk        (0xffffffffUL)            /*!< CELLID1 (Bitfield-Mask: 0xffffffff)                   */
/* =======================================================  PCELLID2  ======================================================== */
#define UART3_PCELLID2_CELLID2_Pos        (0UL)                     /*!< CELLID2 (Bit 0)                                       */
#define UART3_PCELLID2_CELLID2_Msk        (0xffUL)                  /*!< CELLID2 (Bitfield-Mask: 0xff)                         */
/* =======================================================  PCELLID3  ======================================================== */
#define UART3_PCELLID3_CELLID3_Pos        (0UL)                     /*!< CELLID3 (Bit 0)                                       */
#define UART3_PCELLID3_CELLID3_Msk        (0xffUL)                  /*!< CELLID3 (Bitfield-Mask: 0xff)                         */


/* =========================================================================================================================== */
/* ================                                          LPUART                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define LPUART_CR0_LPUART_DATA_LEN_Pos    (0UL)                     /*!< LPUART_DATA_LEN (Bit 0)                               */
#define LPUART_CR0_LPUART_DATA_LEN_Msk    (0x3UL)                   /*!< LPUART_DATA_LEN (Bitfield-Mask: 0x03)                 */
#define LPUART_CR0_LPUART_PARITY_CFG_Pos  (2UL)                     /*!< LPUART_PARITY_CFG (Bit 2)                             */
#define LPUART_CR0_LPUART_PARITY_CFG_Msk  (0x1cUL)                  /*!< LPUART_PARITY_CFG (Bitfield-Mask: 0x07)               */
#define LPUART_CR0_LPUART_STOP_LEN_Pos    (5UL)                     /*!< LPUART_STOP_LEN (Bit 5)                               */
#define LPUART_CR0_LPUART_STOP_LEN_Msk    (0x20UL)                  /*!< LPUART_STOP_LEN (Bitfield-Mask: 0x01)                 */
#define LPUART_CR0_LPUART_BAUD_RATE_FRA_Pos (6UL)                   /*!< LPUART_BAUD_RATE_FRA (Bit 6)                          */
#define LPUART_CR0_LPUART_BAUD_RATE_FRA_Msk (0x3c0UL)               /*!< LPUART_BAUD_RATE_FRA (Bitfield-Mask: 0x0f)            */
#define LPUART_CR0_LPUART_BAUD_RATE_INT_Pos (10UL)                  /*!< LPUART_BAUD_RATE_INT (Bit 10)                         */
#define LPUART_CR0_LPUART_BAUD_RATE_INT_Msk (0x3ffc00UL)            /*!< LPUART_BAUD_RATE_INT (Bitfield-Mask: 0xfff)           */
#define LPUART_CR0_LPUART_WAKEUP_EN_Pos   (22UL)                    /*!< LPUART_WAKEUP_EN (Bit 22)                             */
#define LPUART_CR0_LPUART_WAKEUP_EN_Msk   (0x1c00000UL)             /*!< LPUART_WAKEUP_EN (Bitfield-Mask: 0x07)                */
#define LPUART_CR0_LPUART_RX_EN_Pos       (25UL)                    /*!< LPUART_RX_EN (Bit 25)                                 */
#define LPUART_CR0_LPUART_RX_EN_Msk       (0x2000000UL)             /*!< LPUART_RX_EN (Bitfield-Mask: 0x01)                    */
#define LPUART_CR0_LPUART_RTS_EN_Pos      (26UL)                    /*!< LPUART_RTS_EN (Bit 26)                                */
#define LPUART_CR0_LPUART_RTS_EN_Msk      (0x4000000UL)             /*!< LPUART_RTS_EN (Bitfield-Mask: 0x01)                   */
/* ==========================================================  CR1  ========================================================== */
#define LPUART_CR1_START_VALID_INT_EN_Pos (0UL)                     /*!< START_VALID_INT_EN (Bit 0)                            */
#define LPUART_CR1_START_VALID_INT_EN_Msk (0x1UL)                   /*!< START_VALID_INT_EN (Bitfield-Mask: 0x01)              */
#define LPUART_CR1_RX_DONE_INT_EN_Pos     (1UL)                     /*!< RX_DONE_INT_EN (Bit 1)                                */
#define LPUART_CR1_RX_DONE_INT_EN_Msk     (0x2UL)                   /*!< RX_DONE_INT_EN (Bitfield-Mask: 0x01)                  */
#define LPUART_CR1_START_INVALID_INT_EN_Pos (2UL)                   /*!< START_INVALID_INT_EN (Bit 2)                          */
#define LPUART_CR1_START_INVALID_INT_EN_Msk (0x4UL)                 /*!< START_INVALID_INT_EN (Bitfield-Mask: 0x01)            */
#define LPUART_CR1_PARITY_ERR_INT_EN_Pos  (3UL)                     /*!< PARITY_ERR_INT_EN (Bit 3)                             */
#define LPUART_CR1_PARITY_ERR_INT_EN_Msk  (0x8UL)                   /*!< PARITY_ERR_INT_EN (Bitfield-Mask: 0x01)               */
#define LPUART_CR1_STOP_ERR_INT_EN_Pos    (4UL)                     /*!< STOP_ERR_INT_EN (Bit 4)                               */
#define LPUART_CR1_STOP_ERR_INT_EN_Msk    (0x10UL)                  /*!< STOP_ERR_INT_EN (Bitfield-Mask: 0x01)                 */
#define LPUART_CR1_RX_OVERFLOW_INT_EN_Pos (5UL)                     /*!< RX_OVERFLOW_INT_EN (Bit 5)                            */
#define LPUART_CR1_RX_OVERFLOW_INT_EN_Msk (0x20UL)                  /*!< RX_OVERFLOW_INT_EN (Bitfield-Mask: 0x01)              */
#define LPUART_CR1_RXFIFO_NOT_EMPTY_INT_EN_Pos (6UL)                /*!< RXFIFO_NOT_EMPTY_INT_EN (Bit 6)                       */
#define LPUART_CR1_RXFIFO_NOT_EMPTY_INT_EN_Msk (0x40UL)             /*!< RXFIFO_NOT_EMPTY_INT_EN (Bitfield-Mask: 0x01)         */
#define LPUART_CR1_TXFIFO_EMPTY_INT_EN_Pos (7UL)                    /*!< TXFIFO_EMPTY_INT_EN (Bit 7)                           */
#define LPUART_CR1_TXFIFO_EMPTY_INT_EN_Msk (0x80UL)                 /*!< TXFIFO_EMPTY_INT_EN (Bitfield-Mask: 0x01)             */
#define LPUART_CR1_TX_DONE_INT_EN_Pos     (8UL)                     /*!< TX_DONE_INT_EN (Bit 8)                                */
#define LPUART_CR1_TX_DONE_INT_EN_Msk     (0x100UL)                 /*!< TX_DONE_INT_EN (Bitfield-Mask: 0x01)                  */
#define LPUART_CR1_LPUART_TX_EN_Pos       (9UL)                     /*!< LPUART_TX_EN (Bit 9)                                  */
#define LPUART_CR1_LPUART_TX_EN_Msk       (0x200UL)                 /*!< LPUART_TX_EN (Bitfield-Mask: 0x01)                    */
#define LPUART_CR1_DMA_RX_EN_Pos          (10UL)                    /*!< DMA_RX_EN (Bit 10)                                    */
#define LPUART_CR1_DMA_RX_EN_Msk          (0x400UL)                 /*!< DMA_RX_EN (Bitfield-Mask: 0x01)                       */
#define LPUART_CR1_DMA_TX_EN_Pos          (11UL)                    /*!< DMA_TX_EN (Bit 11)                                    */
#define LPUART_CR1_DMA_TX_EN_Msk          (0x800UL)                 /*!< DMA_TX_EN (Bitfield-Mask: 0x01)                       */
#define LPUART_CR1_LPUART_CTS_EN_Pos      (12UL)                    /*!< LPUART_CTS_EN (Bit 12)                                */
#define LPUART_CR1_LPUART_CTS_EN_Msk      (0x1000UL)                /*!< LPUART_CTS_EN (Bitfield-Mask: 0x01)                   */
/* ==========================================================  SR0  ========================================================== */
#define LPUART_SR0_START_VALID_SR_Pos     (0UL)                     /*!< START_VALID_SR (Bit 0)                                */
#define LPUART_SR0_START_VALID_SR_Msk     (0x1UL)                   /*!< START_VALID_SR (Bitfield-Mask: 0x01)                  */
#define LPUART_SR0_RX_DONE_SR_Pos         (1UL)                     /*!< RX_DONE_SR (Bit 1)                                    */
#define LPUART_SR0_RX_DONE_SR_Msk         (0x2UL)                   /*!< RX_DONE_SR (Bitfield-Mask: 0x01)                      */
#define LPUART_SR0_START_INVALID_SR_Pos   (2UL)                     /*!< START_INVALID_SR (Bit 2)                              */
#define LPUART_SR0_START_INVALID_SR_Msk   (0x4UL)                   /*!< START_INVALID_SR (Bitfield-Mask: 0x01)                */
#define LPUART_SR0_PARITY_ERR_SR_Pos      (3UL)                     /*!< PARITY_ERR_SR (Bit 3)                                 */
#define LPUART_SR0_PARITY_ERR_SR_Msk      (0x8UL)                   /*!< PARITY_ERR_SR (Bitfield-Mask: 0x01)                   */
#define LPUART_SR0_STOP_ERR_SR_Pos        (4UL)                     /*!< STOP_ERR_SR (Bit 4)                                   */
#define LPUART_SR0_STOP_ERR_SR_Msk        (0x10UL)                  /*!< STOP_ERR_SR (Bitfield-Mask: 0x01)                     */
#define LPUART_SR0_RX_OVERFLOW_SR_Pos     (5UL)                     /*!< RX_OVERFLOW_SR (Bit 5)                                */
#define LPUART_SR0_RX_OVERFLOW_SR_Msk     (0x20UL)                  /*!< RX_OVERFLOW_SR (Bitfield-Mask: 0x01)                  */
/* ==========================================================  SR1  ========================================================== */
#define LPUART_SR1_WRITE_SR0_DONE_Pos     (1UL)                     /*!< WRITE_SR0_DONE (Bit 1)                                */
#define LPUART_SR1_WRITE_SR0_DONE_Msk     (0x2UL)                   /*!< WRITE_SR0_DONE (Bitfield-Mask: 0x01)                  */
#define LPUART_SR1_WRITE_CR0_DONE_Pos     (2UL)                     /*!< WRITE_CR0_DONE (Bit 2)                                */
#define LPUART_SR1_WRITE_CR0_DONE_Msk     (0x4UL)                   /*!< WRITE_CR0_DONE (Bitfield-Mask: 0x01)                  */
#define LPUART_SR1_RXFIFO_NOT_EMPTY_Pos   (3UL)                     /*!< RXFIFO_NOT_EMPTY (Bit 3)                              */
#define LPUART_SR1_RXFIFO_NOT_EMPTY_Msk   (0x8UL)                   /*!< RXFIFO_NOT_EMPTY (Bitfield-Mask: 0x01)                */
#define LPUART_SR1_TXFIFO_EMPTY_Pos       (4UL)                     /*!< TXFIFO_EMPTY (Bit 4)                                  */
#define LPUART_SR1_TXFIFO_EMPTY_Msk       (0x10UL)                  /*!< TXFIFO_EMPTY (Bitfield-Mask: 0x01)                    */
#define LPUART_SR1_TX_DONE_Pos            (5UL)                     /*!< TX_DONE (Bit 5)                                       */
#define LPUART_SR1_TX_DONE_Msk            (0x20UL)                  /*!< TX_DONE (Bitfield-Mask: 0x01)                         */
/* =========================================================  DATA  ========================================================== */
#define LPUART_DATA_LPUART_DATA_Pos       (0UL)                     /*!< LPUART_DATA (Bit 0)                                   */
#define LPUART_DATA_LPUART_DATA_Msk       (0xffUL)                  /*!< LPUART_DATA (Bitfield-Mask: 0xff)                     */


/* =========================================================================================================================== */
/* ================                                            LCD                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define LCD_CR0_CR0_Pos                   (0UL)                     /*!< CR0 (Bit 0)                                           */
#define LCD_CR0_CR0_Msk                   (0xffffffffUL)            /*!< CR0 (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  CR1  ========================================================== */
#define LCD_CR1_CR1_Pos                   (0UL)                     /*!< CR1 (Bit 0)                                           */
#define LCD_CR1_CR1_Msk                   (0xffffffffUL)            /*!< CR1 (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  DR0  ========================================================== */
#define LCD_DR0_DR0_Pos                   (0UL)                     /*!< DR0 (Bit 0)                                           */
#define LCD_DR0_DR0_Msk                   (0xffffffffUL)            /*!< DR0 (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  DR1  ========================================================== */
#define LCD_DR1_DR1_Pos                   (0UL)                     /*!< DR1 (Bit 0)                                           */
#define LCD_DR1_DR1_Msk                   (0xffffffffUL)            /*!< DR1 (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  DR2  ========================================================== */
#define LCD_DR2_DR2_Pos                   (0UL)                     /*!< DR2 (Bit 0)                                           */
#define LCD_DR2_DR2_Msk                   (0xffffffffUL)            /*!< DR2 (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  DR3  ========================================================== */
#define LCD_DR3_DR3_Pos                   (0UL)                     /*!< DR3 (Bit 0)                                           */
#define LCD_DR3_DR3_Msk                   (0xffffffffUL)            /*!< DR3 (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  DR4  ========================================================== */
#define LCD_DR4_DR4_Pos                   (0UL)                     /*!< DR4 (Bit 0)                                           */
#define LCD_DR4_DR4_Msk                   (0xffffffffUL)            /*!< DR4 (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  DR5  ========================================================== */
#define LCD_DR5_DR5_Pos                   (0UL)                     /*!< DR5 (Bit 0)                                           */
#define LCD_DR5_DR5_Msk                   (0xffffffffUL)            /*!< DR5 (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  DR6  ========================================================== */
#define LCD_DR6_DR6_Pos                   (0UL)                     /*!< DR6 (Bit 0)                                           */
#define LCD_DR6_DR6_Msk                   (0xffffffffUL)            /*!< DR6 (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  DR7  ========================================================== */
#define LCD_DR7_DR7_Pos                   (0UL)                     /*!< DR7 (Bit 0)                                           */
#define LCD_DR7_DR7_Msk                   (0xffffffffUL)            /*!< DR7 (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  SR  =========================================================== */
#define LCD_SR_SR_Pos                     (0UL)                     /*!< SR (Bit 0)                                            */
#define LCD_SR_SR_Msk                     (0xffffffffUL)            /*!< SR (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  CR2  ========================================================== */
#define LCD_CR2_CR2_Pos                   (0UL)                     /*!< CR2 (Bit 0)                                           */
#define LCD_CR2_CR2_Msk                   (0xffffffffUL)            /*!< CR2 (Bitfield-Mask: 0xffffffff)                       */


/* =========================================================================================================================== */
/* ================                                            EFC                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define EFC_CR_MASS_ERASE_EN_Pos          (0UL)                     /*!< MASS_ERASE_EN (Bit 0)                                 */
#define EFC_CR_MASS_ERASE_EN_Msk          (0x1UL)                   /*!< MASS_ERASE_EN (Bitfield-Mask: 0x01)                   */
#define EFC_CR_PAGE_ERASE_EN_Pos          (1UL)                     /*!< PAGE_ERASE_EN (Bit 1)                                 */
#define EFC_CR_PAGE_ERASE_EN_Msk          (0x2UL)                   /*!< PAGE_ERASE_EN (Bitfield-Mask: 0x01)                   */
#define EFC_CR_PROG_EN_Pos                (2UL)                     /*!< PROG_EN (Bit 2)                                       */
#define EFC_CR_PROG_EN_Msk                (0x4UL)                   /*!< PROG_EN (Bitfield-Mask: 0x01)                         */
#define EFC_CR_PROG_MODE_Pos              (3UL)                     /*!< PROG_MODE (Bit 3)                                     */
#define EFC_CR_PROG_MODE_Msk              (0x8UL)                   /*!< PROG_MODE (Bitfield-Mask: 0x01)                       */
#define EFC_CR_READ_ACC_EN_Pos            (4UL)                     /*!< READ_ACC_EN (Bit 4)                                   */
#define EFC_CR_READ_ACC_EN_Msk            (0x10UL)                  /*!< READ_ACC_EN (Bitfield-Mask: 0x01)                     */
#define EFC_CR_PREFETCH_EN_Pos            (5UL)                     /*!< PREFETCH_EN (Bit 5)                                   */
#define EFC_CR_PREFETCH_EN_Msk            (0x20UL)                  /*!< PREFETCH_EN (Bitfield-Mask: 0x01)                     */
#define EFC_CR_WRITE_RELEASE_EN_Pos       (6UL)                     /*!< WRITE_RELEASE_EN (Bit 6)                              */
#define EFC_CR_WRITE_RELEASE_EN_Msk       (0x40UL)                  /*!< WRITE_RELEASE_EN (Bitfield-Mask: 0x01)                */
#define EFC_CR_FACTORY_OP_EN_Pos          (7UL)                     /*!< FACTORY_OP_EN (Bit 7)                                 */
#define EFC_CR_FACTORY_OP_EN_Msk          (0x80UL)                  /*!< FACTORY_OP_EN (Bitfield-Mask: 0x01)                   */
#define EFC_CR_OPTION_OP_EN_Pos           (8UL)                     /*!< OPTION_OP_EN (Bit 8)                                  */
#define EFC_CR_OPTION_OP_EN_Msk           (0x100UL)                 /*!< OPTION_OP_EN (Bitfield-Mask: 0x01)                    */
#define EFC_CR_ECC_DIS_Pos                (9UL)                     /*!< ECC_DIS (Bit 9)                                       */
#define EFC_CR_ECC_DIS_Msk                (0x200UL)                 /*!< ECC_DIS (Bitfield-Mask: 0x01)                         */
#define EFC_CR_INFO_BYTE_LOAD_Pos         (31UL)                    /*!< INFO_BYTE_LOAD (Bit 31)                               */
#define EFC_CR_INFO_BYTE_LOAD_Msk         (0x80000000UL)            /*!< INFO_BYTE_LOAD (Bitfield-Mask: 0x01)                  */
/* ========================================================  INT_EN  ========================================================= */
#define EFC_INT_EN_OPERATION_DONE_INT_EN_Pos (0UL)                  /*!< OPERATION_DONE_INT_EN (Bit 0)                         */
#define EFC_INT_EN_OPERATION_DONE_INT_EN_Msk (0x1UL)                /*!< OPERATION_DONE_INT_EN (Bitfield-Mask: 0x01)           */
#define EFC_INT_EN_PROG_DATA_WAIT_INT_EN_Pos (2UL)                  /*!< PROG_DATA_WAIT_INT_EN (Bit 2)                         */
#define EFC_INT_EN_PROG_DATA_WAIT_INT_EN_Msk (0x4UL)                /*!< PROG_DATA_WAIT_INT_EN (Bitfield-Mask: 0x01)           */
#define EFC_INT_EN_FLASHBUSY_ERR_INT_EN_Pos (3UL)                   /*!< FLASHBUSY_ERR_INT_EN (Bit 3)                          */
#define EFC_INT_EN_FLASHBUSY_ERR_INT_EN_Msk (0x8UL)                 /*!< FLASHBUSY_ERR_INT_EN (Bitfield-Mask: 0x01)            */
#define EFC_INT_EN_OPTION_WR_ERR_INT_EN_Pos (4UL)                   /*!< OPTION_WR_ERR_INT_EN (Bit 4)                          */
#define EFC_INT_EN_OPTION_WR_ERR_INT_EN_Msk (0x10UL)                /*!< OPTION_WR_ERR_INT_EN (Bitfield-Mask: 0x01)            */
#define EFC_INT_EN_PAGE_ERASE_ERR_INT_EN_Pos (5UL)                  /*!< PAGE_ERASE_ERR_INT_EN (Bit 5)                         */
#define EFC_INT_EN_PAGE_ERASE_ERR_INT_EN_Msk (0x20UL)               /*!< PAGE_ERASE_ERR_INT_EN (Bitfield-Mask: 0x01)           */
#define EFC_INT_EN_PROG_ERR_INT_EN_Pos    (6UL)                     /*!< PROG_ERR_INT_EN (Bit 6)                               */
#define EFC_INT_EN_PROG_ERR_INT_EN_Msk    (0x40UL)                  /*!< PROG_ERR_INT_EN (Bitfield-Mask: 0x01)                 */
#define EFC_INT_EN_ONE_BIT_CORRECT_INT_EN_Pos (7UL)                 /*!< ONE_BIT_CORRECT_INT_EN (Bit 7)                        */
#define EFC_INT_EN_ONE_BIT_CORRECT_INT_EN_Msk (0x80UL)              /*!< ONE_BIT_CORRECT_INT_EN (Bitfield-Mask: 0x01)          */
#define EFC_INT_EN_TWO_BIT_ERROR_INT_EN_Pos (8UL)                   /*!< TWO_BIT_ERROR_INT_EN (Bit 8)                          */
#define EFC_INT_EN_TWO_BIT_ERROR_INT_EN_Msk (0x100UL)               /*!< TWO_BIT_ERROR_INT_EN (Bitfield-Mask: 0x01)            */
/* ==========================================================  SR  =========================================================== */
#define EFC_SR_OPERATION_DONE_Pos         (0UL)                     /*!< OPERATION_DONE (Bit 0)                                */
#define EFC_SR_OPERATION_DONE_Msk         (0x1UL)                   /*!< OPERATION_DONE (Bitfield-Mask: 0x01)                  */
#define EFC_SR_READ_NUM_DONE_Pos          (1UL)                     /*!< READ_NUM_DONE (Bit 1)                                 */
#define EFC_SR_READ_NUM_DONE_Msk          (0x2UL)                   /*!< READ_NUM_DONE (Bitfield-Mask: 0x01)                   */
#define EFC_SR_PROGRAM_DATA_WAIT_Pos      (2UL)                     /*!< PROGRAM_DATA_WAIT (Bit 2)                             */
#define EFC_SR_PROGRAM_DATA_WAIT_Msk      (0x4UL)                   /*!< PROGRAM_DATA_WAIT (Bitfield-Mask: 0x01)               */
#define EFC_SR_FLASHBUSY_ERR_Pos          (3UL)                     /*!< FLASHBUSY_ERR (Bit 3)                                 */
#define EFC_SR_FLASHBUSY_ERR_Msk          (0x8UL)                   /*!< FLASHBUSY_ERR (Bitfield-Mask: 0x01)                   */
#define EFC_SR_OPTION_WR_ERR_Pos          (4UL)                     /*!< OPTION_WR_ERR (Bit 4)                                 */
#define EFC_SR_OPTION_WR_ERR_Msk          (0x10UL)                  /*!< OPTION_WR_ERR (Bitfield-Mask: 0x01)                   */
#define EFC_SR_PAGE_ERASE_ERR_Pos         (5UL)                     /*!< PAGE_ERASE_ERR (Bit 5)                                */
#define EFC_SR_PAGE_ERASE_ERR_Msk         (0x20UL)                  /*!< PAGE_ERASE_ERR (Bitfield-Mask: 0x01)                  */
#define EFC_SR_PROG_ERR_Pos               (6UL)                     /*!< PROG_ERR (Bit 6)                                      */
#define EFC_SR_PROG_ERR_Msk               (0x40UL)                  /*!< PROG_ERR (Bitfield-Mask: 0x01)                        */
#define EFC_SR_ONE_BIT_CORRECT_Pos        (7UL)                     /*!< ONE_BIT_CORRECT (Bit 7)                               */
#define EFC_SR_ONE_BIT_CORRECT_Msk        (0x80UL)                  /*!< ONE_BIT_CORRECT (Bitfield-Mask: 0x01)                 */
#define EFC_SR_TWO_BIT_ERROR_Pos          (8UL)                     /*!< TWO_BIT_ERROR (Bit 8)                                 */
#define EFC_SR_TWO_BIT_ERROR_Msk          (0x100UL)                 /*!< TWO_BIT_ERROR (Bitfield-Mask: 0x01)                   */
/* =====================================================  PROGRAM_DATA0  ===================================================== */
#define EFC_PROGRAM_DATA0_PROG_DATA0_Pos  (0UL)                     /*!< PROG_DATA0 (Bit 0)                                    */
#define EFC_PROGRAM_DATA0_PROG_DATA0_Msk  (0xffffffffUL)            /*!< PROG_DATA0 (Bitfield-Mask: 0xffffffff)                */
/* =====================================================  PROGRAM_DATA1  ===================================================== */
#define EFC_PROGRAM_DATA1_PROG_DATA1_Pos  (0UL)                     /*!< PROG_DATA1 (Bit 0)                                    */
#define EFC_PROGRAM_DATA1_PROG_DATA1_Msk  (0xffffffffUL)            /*!< PROG_DATA1 (Bitfield-Mask: 0xffffffff)                */
/* ======================================================  TIMING_CFG  ======================================================= */
#define EFC_TIMING_CFG_READ_NUM_Pos       (16UL)                    /*!< READ_NUM (Bit 16)                                     */
#define EFC_TIMING_CFG_READ_NUM_Msk       (0xf0000UL)               /*!< READ_NUM (Bitfield-Mask: 0x0f)                        */
/* ======================================================  PROTECT_SEQ  ====================================================== */
#define EFC_PROTECT_SEQ_PROTECT_SEQ_Pos   (0UL)                     /*!< PROTECT_SEQ (Bit 0)                                   */
#define EFC_PROTECT_SEQ_PROTECT_SEQ_Msk   (0xffffffffUL)            /*!< PROTECT_SEQ (Bitfield-Mask: 0xffffffff)               */
/* =====================================================  CHIP_PATTERN  ====================================================== */
#define EFC_CHIP_PATTERN_PATTERN_Pos      (0UL)                     /*!< PATTERN (Bit 0)                                       */
#define EFC_CHIP_PATTERN_PATTERN_Msk      (0xffffffffUL)            /*!< PATTERN (Bitfield-Mask: 0xffffffff)                   */
/* =======================================================  IP_TRIM_L  ======================================================= */
#define EFC_IP_TRIM_L_TRIM_Pos            (0UL)                     /*!< TRIM (Bit 0)                                          */
#define EFC_IP_TRIM_L_TRIM_Msk            (0xffffffffUL)            /*!< TRIM (Bitfield-Mask: 0xffffffff)                      */
/* =======================================================  IP_TRIM_H  ======================================================= */
#define EFC_IP_TRIM_H_TRIM_Pos            (0UL)                     /*!< TRIM (Bit 0)                                          */
#define EFC_IP_TRIM_H_TRIM_Msk            (0xffffffffUL)            /*!< TRIM (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  SN_L  ========================================================== */
#define EFC_SN_L_SERIAL_NUM_LOW_Pos       (0UL)                     /*!< SERIAL_NUM_LOW (Bit 0)                                */
#define EFC_SN_L_SERIAL_NUM_LOW_Msk       (0xffffffffUL)            /*!< SERIAL_NUM_LOW (Bitfield-Mask: 0xffffffff)            */
/* =========================================================  SN_H  ========================================================== */
#define EFC_SN_H_SERIAL_NUM_HIGH_Pos      (0UL)                     /*!< SERIAL_NUM_HIGH (Bit 0)                               */
#define EFC_SN_H_SERIAL_NUM_HIGH_Msk      (0xffffffffUL)            /*!< SERIAL_NUM_HIGH (Bitfield-Mask: 0xffffffff)           */
/* ======================================================  TEST_INFO_L  ====================================================== */
#define EFC_TEST_INFO_L_INFO_Pos          (0UL)                     /*!< INFO (Bit 0)                                          */
#define EFC_TEST_INFO_L_INFO_Msk          (0xffffffffUL)            /*!< INFO (Bitfield-Mask: 0xffffffff)                      */
/* ======================================================  TEST_INFO_H  ====================================================== */
#define EFC_TEST_INFO_H_INFO_Pos          (0UL)                     /*!< INFO (Bit 0)                                          */
#define EFC_TEST_INFO_H_INFO_Msk          (0xffffffffUL)            /*!< INFO (Bitfield-Mask: 0xffffffff)                      */
/* ===================================================  OPTION_CSR_BYTES  ==================================================== */
#define EFC_OPTION_CSR_BYTES_FLASH_BOOT0_Pos (0UL)                  /*!< FLASH_BOOT0 (Bit 0)                                   */
#define EFC_OPTION_CSR_BYTES_FLASH_BOOT0_Msk (0x1UL)                /*!< FLASH_BOOT0 (Bitfield-Mask: 0x01)                     */
#define EFC_OPTION_CSR_BYTES_USE_FLASH_BOOT0_Pos (1UL)              /*!< USE_FLASH_BOOT0 (Bit 1)                               */
#define EFC_OPTION_CSR_BYTES_USE_FLASH_BOOT0_Msk (0x2UL)            /*!< USE_FLASH_BOOT0 (Bitfield-Mask: 0x01)                 */
#define EFC_OPTION_CSR_BYTES_FLASH_BOOT1_Pos (2UL)                  /*!< FLASH_BOOT1 (Bit 2)                                   */
#define EFC_OPTION_CSR_BYTES_FLASH_BOOT1_Msk (0x4UL)                /*!< FLASH_BOOT1 (Bitfield-Mask: 0x01)                     */
#define EFC_OPTION_CSR_BYTES_SYS_SRAM_RST_Pos (3UL)                 /*!< SYS_SRAM_RST (Bit 3)                                  */
#define EFC_OPTION_CSR_BYTES_SYS_SRAM_RST_Msk (0x8UL)               /*!< SYS_SRAM_RST (Bitfield-Mask: 0x01)                    */
#define EFC_OPTION_CSR_BYTES_SECURE_AREA_EN_Pos (4UL)               /*!< SECURE_AREA_EN (Bit 4)                                */
#define EFC_OPTION_CSR_BYTES_SECURE_AREA_EN_Msk (0x10UL)            /*!< SECURE_AREA_EN (Bitfield-Mask: 0x01)                  */
#define EFC_OPTION_CSR_BYTES_DEBUG_LEVEL_Pos (5UL)                  /*!< DEBUG_LEVEL (Bit 5)                                   */
#define EFC_OPTION_CSR_BYTES_DEBUG_LEVEL_Msk (0x60UL)               /*!< DEBUG_LEVEL (Bitfield-Mask: 0x03)                     */
/* ====================================================  OPTION_EO_BYTES  ==================================================== */
#define EFC_OPTION_EO_BYTES_EXE_ONLY1_START_Pos (0UL)               /*!< EXE_ONLY1_START (Bit 0)                               */
#define EFC_OPTION_EO_BYTES_EXE_ONLY1_START_Msk (0x3fUL)            /*!< EXE_ONLY1_START (Bitfield-Mask: 0x3f)                 */
#define EFC_OPTION_EO_BYTES_EXE_ONLY1_END_Pos (6UL)                 /*!< EXE_ONLY1_END (Bit 6)                                 */
#define EFC_OPTION_EO_BYTES_EXE_ONLY1_END_Msk (0xfc0UL)             /*!< EXE_ONLY1_END (Bitfield-Mask: 0x3f)                   */
#define EFC_OPTION_EO_BYTES_EXE_ONLY2_START_Pos (12UL)              /*!< EXE_ONLY2_START (Bit 12)                              */
#define EFC_OPTION_EO_BYTES_EXE_ONLY2_START_Msk (0x3f000UL)         /*!< EXE_ONLY2_START (Bitfield-Mask: 0x3f)                 */
#define EFC_OPTION_EO_BYTES_EXE_ONLY2_END_Pos (18UL)                /*!< EXE_ONLY2_END (Bit 18)                                */
#define EFC_OPTION_EO_BYTES_EXE_ONLY2_END_Msk (0xfc0000UL)          /*!< EXE_ONLY2_END (Bitfield-Mask: 0x3f)                   */
#define EFC_OPTION_EO_BYTES_EXE_ONLY_KEEP_Pos (24UL)                /*!< EXE_ONLY_KEEP (Bit 24)                                */
#define EFC_OPTION_EO_BYTES_EXE_ONLY_KEEP_Msk (0x1000000UL)         /*!< EXE_ONLY_KEEP (Bitfield-Mask: 0x01)                   */
/* ====================================================  OPTION_WP_BYTES  ==================================================== */
#define EFC_OPTION_WP_BYTES_WRPROTECT_START_Pos (0UL)               /*!< WRPROTECT_START (Bit 0)                               */
#define EFC_OPTION_WP_BYTES_WRPROTECT_START_Msk (0x3fUL)            /*!< WRPROTECT_START (Bitfield-Mask: 0x3f)                 */
#define EFC_OPTION_WP_BYTES_WRPROTECT_END_Pos (6UL)                 /*!< WRPROTECT_END (Bit 6)                                 */
#define EFC_OPTION_WP_BYTES_WRPROTECT_END_Msk (0xfc0UL)             /*!< WRPROTECT_END (Bitfield-Mask: 0x3f)                   */
/* ===================================================  OPTION_SEC_BYTES0  =================================================== */
#define EFC_OPTION_SEC_BYTES0_FLASH_SECURE_START_Pos (0UL)          /*!< FLASH_SECURE_START (Bit 0)                            */
#define EFC_OPTION_SEC_BYTES0_FLASH_SECURE_START_Msk (0x3fUL)       /*!< FLASH_SECURE_START (Bitfield-Mask: 0x3f)              */
#define EFC_OPTION_SEC_BYTES0_FLASH_SECURE_END_Pos (6UL)            /*!< FLASH_SECURE_END (Bit 6)                              */
#define EFC_OPTION_SEC_BYTES0_FLASH_SECURE_END_Msk (0xfc0UL)        /*!< FLASH_SECURE_END (Bitfield-Mask: 0x3f)                */
#define EFC_OPTION_SEC_BYTES0_SYSRAM_SECURE_START_Pos (12UL)        /*!< SYSRAM_SECURE_START (Bit 12)                          */
#define EFC_OPTION_SEC_BYTES0_SYSRAM_SECURE_START_Msk (0x3f000UL)   /*!< SYSRAM_SECURE_START (Bitfield-Mask: 0x3f)             */
#define EFC_OPTION_SEC_BYTES0_SYSRAM_SECURE_END_Pos (18UL)          /*!< SYSRAM_SECURE_END (Bit 18)                            */
#define EFC_OPTION_SEC_BYTES0_SYSRAM_SECURE_END_Msk (0xfc0000UL)    /*!< SYSRAM_SECURE_END (Bitfield-Mask: 0x3f)               */
/* ===================================================  OPTION_SEC_BYTES1  =================================================== */
#define EFC_OPTION_SEC_BYTES1_RETRAM_SECURE_START_Pos (0UL)         /*!< RETRAM_SECURE_START (Bit 0)                           */
#define EFC_OPTION_SEC_BYTES1_RETRAM_SECURE_START_Msk (0x1fUL)      /*!< RETRAM_SECURE_START (Bitfield-Mask: 0x1f)             */
#define EFC_OPTION_SEC_BYTES1_RETRAM_SECURE_END_Pos (5UL)           /*!< RETRAM_SECURE_END (Bit 5)                             */
#define EFC_OPTION_SEC_BYTES1_RETRAM_SECURE_END_Msk (0x3e0UL)       /*!< RETRAM_SECURE_END (Bitfield-Mask: 0x1f)               */
#define EFC_OPTION_SEC_BYTES1_FLASH_HIDE_START_Pos (10UL)           /*!< FLASH_HIDE_START (Bit 10)                             */
#define EFC_OPTION_SEC_BYTES1_FLASH_HIDE_START_Msk (0xfc00UL)       /*!< FLASH_HIDE_START (Bitfield-Mask: 0x3f)                */
#define EFC_OPTION_SEC_BYTES1_FLASH_HIDE_ENABLE_Pos (16UL)          /*!< FLASH_HIDE_ENABLE (Bit 16)                            */
#define EFC_OPTION_SEC_BYTES1_FLASH_HIDE_ENABLE_Msk (0x10000UL)     /*!< FLASH_HIDE_ENABLE (Bitfield-Mask: 0x01)               */
#define EFC_OPTION_SEC_BYTES1_SYSRAM_HIDE_START_Pos (17UL)          /*!< SYSRAM_HIDE_START (Bit 17)                            */
#define EFC_OPTION_SEC_BYTES1_SYSRAM_HIDE_START_Msk (0x7e0000UL)    /*!< SYSRAM_HIDE_START (Bitfield-Mask: 0x3f)               */
#define EFC_OPTION_SEC_BYTES1_SYSRAM_HIDE_ENABLE_Pos (23UL)         /*!< SYSRAM_HIDE_ENABLE (Bit 23)                           */
#define EFC_OPTION_SEC_BYTES1_SYSRAM_HIDE_ENABLE_Msk (0x800000UL)   /*!< SYSRAM_HIDE_ENABLE (Bitfield-Mask: 0x01)              */


/* =========================================================================================================================== */
/* ================                                           LORAC                                           ================ */
/* =========================================================================================================================== */

/* ========================================================  SSP_CR0  ======================================================== */
#define LORAC_SSP_CR0_DSS_Pos             (0UL)                     /*!< DSS (Bit 0)                                           */
#define LORAC_SSP_CR0_DSS_Msk             (0xfUL)                   /*!< DSS (Bitfield-Mask: 0x0f)                             */
#define LORAC_SSP_CR0_FRF_Pos             (4UL)                     /*!< FRF (Bit 4)                                           */
#define LORAC_SSP_CR0_FRF_Msk             (0x30UL)                  /*!< FRF (Bitfield-Mask: 0x03)                             */
#define LORAC_SSP_CR0_SPO_Pos             (6UL)                     /*!< SPO (Bit 6)                                           */
#define LORAC_SSP_CR0_SPO_Msk             (0x40UL)                  /*!< SPO (Bitfield-Mask: 0x01)                             */
#define LORAC_SSP_CR0_SPH_Pos             (7UL)                     /*!< SPH (Bit 7)                                           */
#define LORAC_SSP_CR0_SPH_Msk             (0x80UL)                  /*!< SPH (Bitfield-Mask: 0x01)                             */
#define LORAC_SSP_CR0_SCR_Pos             (8UL)                     /*!< SCR (Bit 8)                                           */
#define LORAC_SSP_CR0_SCR_Msk             (0xff00UL)                /*!< SCR (Bitfield-Mask: 0xff)                             */
/* ========================================================  SSP_CR1  ======================================================== */
#define LORAC_SSP_CR1_LBM_Pos             (0UL)                     /*!< LBM (Bit 0)                                           */
#define LORAC_SSP_CR1_LBM_Msk             (0x1UL)                   /*!< LBM (Bitfield-Mask: 0x01)                             */
#define LORAC_SSP_CR1_SSE_Pos             (1UL)                     /*!< SSE (Bit 1)                                           */
#define LORAC_SSP_CR1_SSE_Msk             (0x2UL)                   /*!< SSE (Bitfield-Mask: 0x01)                             */
#define LORAC_SSP_CR1_MS_Pos              (2UL)                     /*!< MS (Bit 2)                                            */
#define LORAC_SSP_CR1_MS_Msk              (0x4UL)                   /*!< MS (Bitfield-Mask: 0x01)                              */
#define LORAC_SSP_CR1_SOD_Pos             (3UL)                     /*!< SOD (Bit 3)                                           */
#define LORAC_SSP_CR1_SOD_Msk             (0x8UL)                   /*!< SOD (Bitfield-Mask: 0x01)                             */
/* ========================================================  SSP_DR  ========================================================= */
#define LORAC_SSP_DR_DATA_Pos             (0UL)                     /*!< DATA (Bit 0)                                          */
#define LORAC_SSP_DR_DATA_Msk             (0xffffUL)                /*!< DATA (Bitfield-Mask: 0xffff)                          */
/* ========================================================  SSP_SR  ========================================================= */
#define LORAC_SSP_SR_TFE_Pos              (0UL)                     /*!< TFE (Bit 0)                                           */
#define LORAC_SSP_SR_TFE_Msk              (0x1UL)                   /*!< TFE (Bitfield-Mask: 0x01)                             */
#define LORAC_SSP_SR_TNF_Pos              (1UL)                     /*!< TNF (Bit 1)                                           */
#define LORAC_SSP_SR_TNF_Msk              (0x2UL)                   /*!< TNF (Bitfield-Mask: 0x01)                             */
#define LORAC_SSP_SR_RNE_Pos              (2UL)                     /*!< RNE (Bit 2)                                           */
#define LORAC_SSP_SR_RNE_Msk              (0x4UL)                   /*!< RNE (Bitfield-Mask: 0x01)                             */
#define LORAC_SSP_SR_RFF_Pos              (3UL)                     /*!< RFF (Bit 3)                                           */
#define LORAC_SSP_SR_RFF_Msk              (0x8UL)                   /*!< RFF (Bitfield-Mask: 0x01)                             */
#define LORAC_SSP_SR_BSY_Pos              (4UL)                     /*!< BSY (Bit 4)                                           */
#define LORAC_SSP_SR_BSY_Msk              (0x10UL)                  /*!< BSY (Bitfield-Mask: 0x01)                             */
/* =======================================================  SSP_CPSR  ======================================================== */
#define LORAC_SSP_CPSR_CPSDVSR_Pos        (0UL)                     /*!< CPSDVSR (Bit 0)                                       */
#define LORAC_SSP_CPSR_CPSDVSR_Msk        (0xffUL)                  /*!< CPSDVSR (Bitfield-Mask: 0xff)                         */
/* =======================================================  SSP_IMSC  ======================================================== */
#define LORAC_SSP_IMSC_RORIM_Pos          (0UL)                     /*!< RORIM (Bit 0)                                         */
#define LORAC_SSP_IMSC_RORIM_Msk          (0x1UL)                   /*!< RORIM (Bitfield-Mask: 0x01)                           */
#define LORAC_SSP_IMSC_RTIM_Pos           (1UL)                     /*!< RTIM (Bit 1)                                          */
#define LORAC_SSP_IMSC_RTIM_Msk           (0x2UL)                   /*!< RTIM (Bitfield-Mask: 0x01)                            */
#define LORAC_SSP_IMSC_RXIM_Pos           (2UL)                     /*!< RXIM (Bit 2)                                          */
#define LORAC_SSP_IMSC_RXIM_Msk           (0x4UL)                   /*!< RXIM (Bitfield-Mask: 0x01)                            */
#define LORAC_SSP_IMSC_TXIM_Pos           (3UL)                     /*!< TXIM (Bit 3)                                          */
#define LORAC_SSP_IMSC_TXIM_Msk           (0x8UL)                   /*!< TXIM (Bitfield-Mask: 0x01)                            */
/* ========================================================  SSP_RIS  ======================================================== */
#define LORAC_SSP_RIS_RORRIS_Pos          (0UL)                     /*!< RORRIS (Bit 0)                                        */
#define LORAC_SSP_RIS_RORRIS_Msk          (0x1UL)                   /*!< RORRIS (Bitfield-Mask: 0x01)                          */
#define LORAC_SSP_RIS_RTRIS_Pos           (1UL)                     /*!< RTRIS (Bit 1)                                         */
#define LORAC_SSP_RIS_RTRIS_Msk           (0x2UL)                   /*!< RTRIS (Bitfield-Mask: 0x01)                           */
#define LORAC_SSP_RIS_RXRIS_Pos           (2UL)                     /*!< RXRIS (Bit 2)                                         */
#define LORAC_SSP_RIS_RXRIS_Msk           (0x4UL)                   /*!< RXRIS (Bitfield-Mask: 0x01)                           */
#define LORAC_SSP_RIS_TXRIS_Pos           (3UL)                     /*!< TXRIS (Bit 3)                                         */
#define LORAC_SSP_RIS_TXRIS_Msk           (0x8UL)                   /*!< TXRIS (Bitfield-Mask: 0x01)                           */
/* ========================================================  SSP_MIS  ======================================================== */
#define LORAC_SSP_MIS_RORMIS_Pos          (0UL)                     /*!< RORMIS (Bit 0)                                        */
#define LORAC_SSP_MIS_RORMIS_Msk          (0x1UL)                   /*!< RORMIS (Bitfield-Mask: 0x01)                          */
#define LORAC_SSP_MIS_RTMIS_Pos           (1UL)                     /*!< RTMIS (Bit 1)                                         */
#define LORAC_SSP_MIS_RTMIS_Msk           (0x2UL)                   /*!< RTMIS (Bitfield-Mask: 0x01)                           */
#define LORAC_SSP_MIS_RXMIS_Pos           (2UL)                     /*!< RXMIS (Bit 2)                                         */
#define LORAC_SSP_MIS_RXMIS_Msk           (0x4UL)                   /*!< RXMIS (Bitfield-Mask: 0x01)                           */
#define LORAC_SSP_MIS_TXMIS_Pos           (3UL)                     /*!< TXMIS (Bit 3)                                         */
#define LORAC_SSP_MIS_TXMIS_Msk           (0x8UL)                   /*!< TXMIS (Bitfield-Mask: 0x01)                           */
/* ========================================================  SSP_ICR  ======================================================== */
#define LORAC_SSP_ICR_RORIC_Pos           (0UL)                     /*!< RORIC (Bit 0)                                         */
#define LORAC_SSP_ICR_RORIC_Msk           (0x1UL)                   /*!< RORIC (Bitfield-Mask: 0x01)                           */
#define LORAC_SSP_ICR_RTIC_Pos            (1UL)                     /*!< RTIC (Bit 1)                                          */
#define LORAC_SSP_ICR_RTIC_Msk            (0x2UL)                   /*!< RTIC (Bitfield-Mask: 0x01)                            */
/* ======================================================  SSP_DMA_CR  ======================================================= */
#define LORAC_SSP_DMA_CR_RXDMAE_Pos       (0UL)                     /*!< RXDMAE (Bit 0)                                        */
#define LORAC_SSP_DMA_CR_RXDMAE_Msk       (0x1UL)                   /*!< RXDMAE (Bitfield-Mask: 0x01)                          */
#define LORAC_SSP_DMA_CR_TXDMAE_Pos       (1UL)                     /*!< TXDMAE (Bit 1)                                        */
#define LORAC_SSP_DMA_CR_TXDMAE_Msk       (0x2UL)                   /*!< TXDMAE (Bitfield-Mask: 0x01)                          */
/* =======================================================  LORAC_CR0  ======================================================= */
#define LORAC_LORAC_CR0_IRQ_DIG_INT_EN_Pos (5UL)                    /*!< IRQ_DIG_INT_EN (Bit 5)                                */
#define LORAC_LORAC_CR0_IRQ_DIG_INT_EN_Msk (0xe0UL)                 /*!< IRQ_DIG_INT_EN (Bitfield-Mask: 0x07)                  */
#define LORAC_LORAC_CR0_SCK_MOSI_SEL_Pos  (9UL)                     /*!< SCK_MOSI_SEL (Bit 9)                                  */
#define LORAC_LORAC_CR0_SCK_MOSI_SEL_Msk  (0x200UL)                 /*!< SCK_MOSI_SEL (Bitfield-Mask: 0x01)                    */
#define LORAC_LORAC_CR0_NSS_SEL_Pos       (10UL)                    /*!< NSS_SEL (Bit 10)                                      */
#define LORAC_LORAC_CR0_NSS_SEL_Msk       (0x400UL)                 /*!< NSS_SEL (Bitfield-Mask: 0x01)                         */
/* =======================================================  LORAC_CR1  ======================================================= */
#define LORAC_LORAC_CR1_PWRTCXO_EN_BAT_Pos (0UL)                    /*!< PWRTCXO_EN_BAT (Bit 0)                                */
#define LORAC_LORAC_CR1_PWRTCXO_EN_BAT_Msk (0x1UL)                  /*!< PWRTCXO_EN_BAT (Bitfield-Mask: 0x01)                  */
#define LORAC_LORAC_CR1_TCXO_EN_BAT_Pos   (1UL)                     /*!< TCXO_EN_BAT (Bit 1)                                   */
#define LORAC_LORAC_CR1_TCXO_EN_BAT_Msk   (0x2UL)                   /*!< TCXO_EN_BAT (Bitfield-Mask: 0x01)                     */
#define LORAC_LORAC_CR1_CLK_32M_EN_BAT_Pos (2UL)                    /*!< CLK_32M_EN_BAT (Bit 2)                                */
#define LORAC_LORAC_CR1_CLK_32M_EN_BAT_Msk (0x4UL)                  /*!< CLK_32M_EN_BAT (Bitfield-Mask: 0x01)                  */
#define LORAC_LORAC_CR1_NRESET_BAT_Pos    (5UL)                     /*!< NRESET_BAT (Bit 5)                                    */
#define LORAC_LORAC_CR1_NRESET_BAT_Msk    (0x20UL)                  /*!< NRESET_BAT (Bitfield-Mask: 0x01)                      */
#define LORAC_LORAC_CR1_POR_BAT_Pos       (7UL)                     /*!< POR_BAT (Bit 7)                                       */
#define LORAC_LORAC_CR1_POR_BAT_Msk       (0x80UL)                  /*!< POR_BAT (Bitfield-Mask: 0x01)                         */
/* =======================================================  LORAC_SR  ======================================================== */
#define LORAC_LORAC_SR_CLK_32M_RDY_BAT_SR_Pos (1UL)                 /*!< CLK_32M_RDY_BAT_SR (Bit 1)                            */
#define LORAC_LORAC_SR_CLK_32M_RDY_BAT_SR_Msk (0x2UL)               /*!< CLK_32M_RDY_BAT_SR (Bitfield-Mask: 0x01)              */
#define LORAC_LORAC_SR_IRQ_DIG_SR_Pos     (5UL)                     /*!< IRQ_DIG_SR (Bit 5)                                    */
#define LORAC_LORAC_SR_IRQ_DIG_SR_Msk     (0xe0UL)                  /*!< IRQ_DIG_SR (Bitfield-Mask: 0x07)                      */
#define LORAC_LORAC_SR_BUSY_DIG_SR_Pos    (8UL)                     /*!< BUSY_DIG_SR (Bit 8)                                   */
#define LORAC_LORAC_SR_BUSY_DIG_SR_Msk    (0x100UL)                 /*!< BUSY_DIG_SR (Bitfield-Mask: 0x01)                     */
/* =====================================================  LORAC_NSS_CR  ====================================================== */
#define LORAC_LORAC_NSS_CR_REG_NSS_Pos    (0UL)                     /*!< REG_NSS (Bit 0)                                       */
#define LORAC_LORAC_NSS_CR_REG_NSS_Msk    (0x1UL)                   /*!< REG_NSS (Bitfield-Mask: 0x01)                         */
/* =====================================================  LORAC_SCK_CR  ====================================================== */
#define LORAC_LORAC_SCK_CR_REG_SCK_Pos    (0UL)                     /*!< REG_SCK (Bit 0)                                       */
#define LORAC_LORAC_SCK_CR_REG_SCK_Msk    (0x1UL)                   /*!< REG_SCK (Bitfield-Mask: 0x01)                         */
/* =====================================================  LORAC_MOSI_CR  ===================================================== */
#define LORAC_LORAC_MOSI_CR_REG_MOSI_Pos  (0UL)                     /*!< REG_MOSI (Bit 0)                                      */
#define LORAC_LORAC_MOSI_CR_REG_MOSI_Msk  (0x1UL)                   /*!< REG_MOSI (Bitfield-Mask: 0x01)                        */
/* =====================================================  LORAC_MISO_SR  ===================================================== */
#define LORAC_LORAC_MISO_SR_REG_MISO_Pos  (0UL)                     /*!< REG_MISO (Bit 0)                                      */
#define LORAC_LORAC_MISO_SR_REG_MISO_Msk  (0x1UL)                   /*!< REG_MISO (Bitfield-Mask: 0x01)                        */


/* =========================================================================================================================== */
/* ================                                           AFEC                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define AFEC_CR_CR_Pos                    (0UL)                     /*!< CR (Bit 0)                                            */
#define AFEC_CR_CR_Msk                    (0xffffffffUL)            /*!< CR (Bitfield-Mask: 0xffffffff)                        */
/* ========================================================  INT_SR  ========================================================= */
#define AFEC_INT_SR_CR_Pos                (0UL)                     /*!< CR (Bit 0)                                            */
#define AFEC_INT_SR_CR_Msk                (0xffffffffUL)            /*!< CR (Bitfield-Mask: 0xffffffff)                        */
/* ========================================================  RAW_SR  ========================================================= */
#define AFEC_RAW_SR_RCO24M_READY_Pos      (2UL)                     /*!< RCO24M_READY (Bit 2)                                  */
#define AFEC_RAW_SR_RCO24M_READY_Msk      (0x4UL)                   /*!< RCO24M_READY (Bitfield-Mask: 0x01)                    */
#define AFEC_RAW_SR_SR_PLL_UNLOCK_Pos     (30UL)                    /*!< SR_PLL_UNLOCK (Bit 30)                                */
#define AFEC_RAW_SR_SR_PLL_UNLOCK_Msk     (0x40000000UL)            /*!< SR_PLL_UNLOCK (Bitfield-Mask: 0x01)                   */
#define AFEC_RAW_SR_SR_RCO4M_READY_Pos    (31UL)                    /*!< SR_RCO4M_READY (Bit 31)                               */
#define AFEC_RAW_SR_SR_RCO4M_READY_Msk    (0x80000000UL)            /*!< SR_RCO4M_READY (Bitfield-Mask: 0x01)                  */


/* =========================================================================================================================== */
/* ================                                           IWDG                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define IWDG_CR_START_Pos                 (0UL)                     /*!< START (Bit 0)                                         */
#define IWDG_CR_START_Msk                 (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
#define IWDG_CR_PREDIV_Pos                (1UL)                     /*!< PREDIV (Bit 1)                                        */
#define IWDG_CR_PREDIV_Msk                (0xeUL)                   /*!< PREDIV (Bitfield-Mask: 0x07)                          */
#define IWDG_CR_WKEN_Pos                  (4UL)                     /*!< WKEN (Bit 4)                                          */
#define IWDG_CR_WKEN_Msk                  (0x10UL)                  /*!< WKEN (Bitfield-Mask: 0x01)                            */
#define IWDG_CR_RSTEN_Pos                 (5UL)                     /*!< RSTEN (Bit 5)                                         */
#define IWDG_CR_RSTEN_Msk                 (0x20UL)                  /*!< RSTEN (Bitfield-Mask: 0x01)                           */
/* ==========================================================  MAX  ========================================================== */
#define IWDG_MAX_MAX_Pos                  (0UL)                     /*!< MAX (Bit 0)                                           */
#define IWDG_MAX_MAX_Msk                  (0xffffffffUL)            /*!< MAX (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  WIN  ========================================================== */
#define IWDG_WIN_WIN_Pos                  (0UL)                     /*!< WIN (Bit 0)                                           */
#define IWDG_WIN_WIN_Msk                  (0xffffffffUL)            /*!< WIN (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  SR  =========================================================== */
#define IWDG_SR_WRITE_CR_DONE_Pos         (0UL)                     /*!< WRITE_CR_DONE (Bit 0)                                 */
#define IWDG_SR_WRITE_CR_DONE_Msk         (0x1UL)                   /*!< WRITE_CR_DONE (Bitfield-Mask: 0x01)                   */
#define IWDG_SR_MAX_SET_DONE_Pos          (1UL)                     /*!< MAX_SET_DONE (Bit 1)                                  */
#define IWDG_SR_MAX_SET_DONE_Msk          (0x2UL)                   /*!< MAX_SET_DONE (Bitfield-Mask: 0x01)                    */
#define IWDG_SR_WIN_SET_DONE_Pos          (2UL)                     /*!< WIN_SET_DONE (Bit 2)                                  */
#define IWDG_SR_WIN_SET_DONE_Msk          (0x4UL)                   /*!< WIN_SET_DONE (Bitfield-Mask: 0x01)                    */
#define IWDG_SR_WRITE_SR2_DONE_Pos        (3UL)                     /*!< WRITE_SR2_DONE (Bit 3)                                */
#define IWDG_SR_WRITE_SR2_DONE_Msk        (0x8UL)                   /*!< WRITE_SR2_DONE (Bitfield-Mask: 0x01)                  */
/* ==========================================================  SR1  ========================================================== */
#define IWDG_SR1_RESET_REQ_SYNC_Pos       (12UL)                    /*!< RESET_REQ_SYNC (Bit 12)                               */
#define IWDG_SR1_RESET_REQ_SYNC_Msk       (0x1000UL)                /*!< RESET_REQ_SYNC (Bitfield-Mask: 0x01)                  */
/* ==========================================================  CR1  ========================================================== */
#define IWDG_CR1_RESET_REQ_INT_EN_Pos     (0UL)                     /*!< RESET_REQ_INT_EN (Bit 0)                              */
#define IWDG_CR1_RESET_REQ_INT_EN_Msk     (0x1UL)                   /*!< RESET_REQ_INT_EN (Bitfield-Mask: 0x01)                */
#define IWDG_CR1_RESET_REQ_RST_EN_Pos     (1UL)                     /*!< RESET_REQ_RST_EN (Bit 1)                              */
#define IWDG_CR1_RESET_REQ_RST_EN_Msk     (0x2UL)                   /*!< RESET_REQ_RST_EN (Bitfield-Mask: 0x01)                */
/* ==========================================================  SR2  ========================================================== */
#define IWDG_SR2_RESET_REQ_SR_Pos         (0UL)                     /*!< RESET_REQ_SR (Bit 0)                                  */
#define IWDG_SR2_RESET_REQ_SR_Msk         (0x1UL)                   /*!< RESET_REQ_SR (Bitfield-Mask: 0x01)                    */


/* =========================================================================================================================== */
/* ================                                            WDG                                            ================ */
/* =========================================================================================================================== */

/* =========================================================  LOAD  ========================================================== */
#define WDG_LOAD_DATA_Pos                 (0UL)                     /*!< DATA (Bit 0)                                          */
#define WDG_LOAD_DATA_Msk                 (0xffffffffUL)            /*!< DATA (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  VALUE  ========================================================= */
#define WDG_VALUE_DATA_Pos                (0UL)                     /*!< DATA (Bit 0)                                          */
#define WDG_VALUE_DATA_Msk                (0xffffffffUL)            /*!< DATA (Bitfield-Mask: 0xffffffff)                      */
/* ========================================================  CONTROL  ======================================================== */
#define WDG_CONTROL_CONTROL_Pos           (0UL)                     /*!< CONTROL (Bit 0)                                       */
#define WDG_CONTROL_CONTROL_Msk           (0xffffffffUL)            /*!< CONTROL (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  INTCLR  ========================================================= */
#define WDG_INTCLR_DATA_Pos               (0UL)                     /*!< DATA (Bit 0)                                          */
#define WDG_INTCLR_DATA_Msk               (0xffffffffUL)            /*!< DATA (Bitfield-Mask: 0xffffffff)                      */
/* ==========================================================  RIS  ========================================================== */
#define WDG_RIS_RIS_Pos                   (0UL)                     /*!< RIS (Bit 0)                                           */
#define WDG_RIS_RIS_Msk                   (0xffffffffUL)            /*!< RIS (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  MIS  ========================================================== */
#define WDG_MIS_MIS_Pos                   (0UL)                     /*!< MIS (Bit 0)                                           */
#define WDG_MIS_MIS_Msk                   (0xffffffffUL)            /*!< MIS (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  LOCK  ========================================================== */
#define WDG_LOCK_LOCK_Pos                 (0UL)                     /*!< LOCK (Bit 0)                                          */
#define WDG_LOCK_LOCK_Msk                 (0xffffffffUL)            /*!< LOCK (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  ITCR  ========================================================== */
#define WDG_ITCR_ITCR_Pos                 (0UL)                     /*!< ITCR (Bit 0)                                          */
#define WDG_ITCR_ITCR_Msk                 (0xffffffffUL)            /*!< ITCR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  ITOP  ========================================================== */
#define WDG_ITOP_ITOP_Pos                 (0UL)                     /*!< ITOP (Bit 0)                                          */
#define WDG_ITOP_ITOP_Msk                 (0xffffffffUL)            /*!< ITOP (Bitfield-Mask: 0xffffffff)                      */
/* =======================================================  PERIPHID4  ======================================================= */
#define WDG_PERIPHID4_PERIPHID_Pos        (0UL)                     /*!< PERIPHID (Bit 0)                                      */
#define WDG_PERIPHID4_PERIPHID_Msk        (0x1UL)                   /*!< PERIPHID (Bitfield-Mask: 0x01)                        */
/* =======================================================  PERIPHID5  ======================================================= */
#define WDG_PERIPHID5_PERIPHID_Pos        (0UL)                     /*!< PERIPHID (Bit 0)                                      */
#define WDG_PERIPHID5_PERIPHID_Msk        (0xffffffffUL)            /*!< PERIPHID (Bitfield-Mask: 0xffffffff)                  */
/* =======================================================  PERIPHID6  ======================================================= */
#define WDG_PERIPHID6_PERIPHID_Pos        (0UL)                     /*!< PERIPHID (Bit 0)                                      */
#define WDG_PERIPHID6_PERIPHID_Msk        (0xffffffffUL)            /*!< PERIPHID (Bitfield-Mask: 0xffffffff)                  */
/* =======================================================  PERIPHID7  ======================================================= */
#define WDG_PERIPHID7_PERIPHID_Pos        (0UL)                     /*!< PERIPHID (Bit 0)                                      */
#define WDG_PERIPHID7_PERIPHID_Msk        (0xffffffffUL)            /*!< PERIPHID (Bitfield-Mask: 0xffffffff)                  */
/* =======================================================  PERIPHID0  ======================================================= */
#define WDG_PERIPHID0_PERIPHID_Pos        (0UL)                     /*!< PERIPHID (Bit 0)                                      */
#define WDG_PERIPHID0_PERIPHID_Msk        (0xffffffffUL)            /*!< PERIPHID (Bitfield-Mask: 0xffffffff)                  */
/* =======================================================  PERIPHID1  ======================================================= */
#define WDG_PERIPHID1_PERIPHID_Pos        (0UL)                     /*!< PERIPHID (Bit 0)                                      */
#define WDG_PERIPHID1_PERIPHID_Msk        (0xffffffffUL)            /*!< PERIPHID (Bitfield-Mask: 0xffffffff)                  */
/* =======================================================  PERIPHID2  ======================================================= */
#define WDG_PERIPHID2_PERIPHID_Pos        (0UL)                     /*!< PERIPHID (Bit 0)                                      */
#define WDG_PERIPHID2_PERIPHID_Msk        (0xffffffffUL)            /*!< PERIPHID (Bitfield-Mask: 0xffffffff)                  */
/* =======================================================  PERIPHID3  ======================================================= */
#define WDG_PERIPHID3_PERIPHID_Pos        (0UL)                     /*!< PERIPHID (Bit 0)                                      */
#define WDG_PERIPHID3_PERIPHID_Msk        (0xffffffffUL)            /*!< PERIPHID (Bitfield-Mask: 0xffffffff)                  */
/* =======================================================  PCELLID0  ======================================================== */
#define WDG_PCELLID0_PCELLID_Pos          (0UL)                     /*!< PCELLID (Bit 0)                                       */
#define WDG_PCELLID0_PCELLID_Msk          (0xffffffffUL)            /*!< PCELLID (Bitfield-Mask: 0xffffffff)                   */
/* =======================================================  PCELLID1  ======================================================== */
#define WDG_PCELLID1_PCELLID_Pos          (0UL)                     /*!< PCELLID (Bit 0)                                       */
#define WDG_PCELLID1_PCELLID_Msk          (0xffffffffUL)            /*!< PCELLID (Bitfield-Mask: 0xffffffff)                   */
/* =======================================================  PCELLID2  ======================================================== */
#define WDG_PCELLID2_PCELLID_Pos          (0UL)                     /*!< PCELLID (Bit 0)                                       */
#define WDG_PCELLID2_PCELLID_Msk          (0xffffffffUL)            /*!< PCELLID (Bitfield-Mask: 0xffffffff)                   */
/* =======================================================  PCELLID3  ======================================================== */
#define WDG_PCELLID3_PCELLID_Pos          (0UL)                     /*!< PCELLID (Bit 0)                                       */
#define WDG_PCELLID3_PCELLID_Msk          (0xffffffffUL)            /*!< PCELLID (Bitfield-Mask: 0xffffffff)                   */


/* =========================================================================================================================== */
/* ================                                            CRC                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define CRC_CR_REVERSE_OUT_EN_Pos         (0UL)                     /*!< REVERSE_OUT_EN (Bit 0)                                */
#define CRC_CR_REVERSE_OUT_EN_Msk         (0x1UL)                   /*!< REVERSE_OUT_EN (Bitfield-Mask: 0x01)                  */
#define CRC_CR_REVERSE_IN_Pos             (1UL)                     /*!< REVERSE_IN (Bit 1)                                    */
#define CRC_CR_REVERSE_IN_Msk             (0x6UL)                   /*!< REVERSE_IN (Bitfield-Mask: 0x03)                      */
#define CRC_CR_POLY_SIZE_Pos              (3UL)                     /*!< POLY_SIZE (Bit 3)                                     */
#define CRC_CR_POLY_SIZE_Msk              (0x18UL)                  /*!< POLY_SIZE (Bitfield-Mask: 0x03)                       */
#define CRC_CR_CALC_INIT_Pos              (5UL)                     /*!< CALC_INIT (Bit 5)                                     */
#define CRC_CR_CALC_INIT_Msk              (0x20UL)                  /*!< CALC_INIT (Bitfield-Mask: 0x01)                       */
#define CRC_CR_CALC_FLAG_Pos              (6UL)                     /*!< CALC_FLAG (Bit 6)                                     */
#define CRC_CR_CALC_FLAG_Msk              (0x40UL)                  /*!< CALC_FLAG (Bitfield-Mask: 0x01)                       */
/* ==========================================================  DR  =========================================================== */
#define CRC_DR_DATA_Pos                   (0UL)                     /*!< DATA (Bit 0)                                          */
#define CRC_DR_DATA_Msk                   (0xffffffffUL)            /*!< DATA (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  INIT  ========================================================== */
#define CRC_INIT_INIT_Pos                 (0UL)                     /*!< INIT (Bit 0)                                          */
#define CRC_INIT_INIT_Msk                 (0xffffffffUL)            /*!< INIT (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  POLY  ========================================================== */
#define CRC_POLY_POLY_Pos                 (0UL)                     /*!< POLY (Bit 0)                                          */
#define CRC_POLY_POLY_Msk                 (0xffffffffUL)            /*!< POLY (Bitfield-Mask: 0xffffffff)                      */


/* =========================================================================================================================== */
/* ================                                           I2C0                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define I2C0_CR_START_Pos                 (0UL)                     /*!< START (Bit 0)                                         */
#define I2C0_CR_START_Msk                 (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
#define I2C0_CR_STOP_Pos                  (1UL)                     /*!< STOP (Bit 1)                                          */
#define I2C0_CR_STOP_Msk                  (0x2UL)                   /*!< STOP (Bitfield-Mask: 0x01)                            */
#define I2C0_CR_ACKNAK_Pos                (2UL)                     /*!< ACKNAK (Bit 2)                                        */
#define I2C0_CR_ACKNAK_Msk                (0x4UL)                   /*!< ACKNAK (Bitfield-Mask: 0x01)                          */
#define I2C0_CR_TB_Pos                    (3UL)                     /*!< TB (Bit 3)                                            */
#define I2C0_CR_TB_Msk                    (0x8UL)                   /*!< TB (Bitfield-Mask: 0x01)                              */
#define I2C0_CR_TXBEGIN_Pos               (4UL)                     /*!< TXBEGIN (Bit 4)                                       */
#define I2C0_CR_TXBEGIN_Msk               (0x10UL)                  /*!< TXBEGIN (Bitfield-Mask: 0x01)                         */
#define I2C0_CR_FIFOEN_Pos                (5UL)                     /*!< FIFOEN (Bit 5)                                        */
#define I2C0_CR_FIFOEN_Msk                (0x20UL)                  /*!< FIFOEN (Bitfield-Mask: 0x01)                          */
#define I2C0_CR_DMA_EN_Pos                (7UL)                     /*!< DMA_EN (Bit 7)                                        */
#define I2C0_CR_DMA_EN_Msk                (0x80UL)                  /*!< DMA_EN (Bitfield-Mask: 0x01)                          */
#define I2C0_CR_MODE_Pos                  (8UL)                     /*!< MODE (Bit 8)                                          */
#define I2C0_CR_MODE_Msk                  (0x300UL)                 /*!< MODE (Bitfield-Mask: 0x03)                            */
#define I2C0_CR_UR_Pos                    (10UL)                    /*!< UR (Bit 10)                                           */
#define I2C0_CR_UR_Msk                    (0x400UL)                 /*!< UR (Bitfield-Mask: 0x01)                              */
#define I2C0_CR_IBRR_Pos                  (11UL)                    /*!< IBRR (Bit 11)                                         */
#define I2C0_CR_IBRR_Msk                  (0x800UL)                 /*!< IBRR (Bitfield-Mask: 0x01)                            */
#define I2C0_CR_MA_Pos                    (12UL)                    /*!< MA (Bit 12)                                           */
#define I2C0_CR_MA_Msk                    (0x1000UL)                /*!< MA (Bitfield-Mask: 0x01)                              */
#define I2C0_CR_SCLE_Pos                  (13UL)                    /*!< SCLE (Bit 13)                                         */
#define I2C0_CR_SCLE_Msk                  (0x2000UL)                /*!< SCLE (Bitfield-Mask: 0x01)                            */
#define I2C0_CR_UE_Pos                    (14UL)                    /*!< UE (Bit 14)                                           */
#define I2C0_CR_UE_Msk                    (0x4000UL)                /*!< UE (Bitfield-Mask: 0x01)                              */
#define I2C0_CR_ALDIE_Pos                 (18UL)                    /*!< ALDIE (Bit 18)                                        */
#define I2C0_CR_ALDIE_Msk                 (0x40000UL)               /*!< ALDIE (Bitfield-Mask: 0x01)                           */
#define I2C0_CR_ITEIE_Pos                 (19UL)                    /*!< ITEIE (Bit 19)                                        */
#define I2C0_CR_ITEIE_Msk                 (0x80000UL)               /*!< ITEIE (Bitfield-Mask: 0x01)                           */
#define I2C0_CR_DRFIE_Pos                 (20UL)                    /*!< DRFIE (Bit 20)                                        */
#define I2C0_CR_DRFIE_Msk                 (0x100000UL)              /*!< DRFIE (Bitfield-Mask: 0x01)                           */
#define I2C0_CR_GENERAL_CALL_DIS_Pos      (21UL)                    /*!< GENERAL_CALL_DIS (Bit 21)                             */
#define I2C0_CR_GENERAL_CALL_DIS_Msk      (0x200000UL)              /*!< GENERAL_CALL_DIS (Bitfield-Mask: 0x01)                */
#define I2C0_CR_BEIE_Pos                  (22UL)                    /*!< BEIE (Bit 22)                                         */
#define I2C0_CR_BEIE_Msk                  (0x400000UL)              /*!< BEIE (Bitfield-Mask: 0x01)                            */
#define I2C0_CR_SADIE_Pos                 (23UL)                    /*!< SADIE (Bit 23)                                        */
#define I2C0_CR_SADIE_Msk                 (0x800000UL)              /*!< SADIE (Bitfield-Mask: 0x01)                           */
#define I2C0_CR_SSDIE_Pos                 (24UL)                    /*!< SSDIE (Bit 24)                                        */
#define I2C0_CR_SSDIE_Msk                 (0x1000000UL)             /*!< SSDIE (Bitfield-Mask: 0x01)                           */
#define I2C0_CR_MSDIE_Pos                 (25UL)                    /*!< MSDIE (Bit 25)                                        */
#define I2C0_CR_MSDIE_Msk                 (0x2000000UL)             /*!< MSDIE (Bitfield-Mask: 0x01)                           */
#define I2C0_CR_MSDE_Pos                  (26UL)                    /*!< MSDE (Bit 26)                                         */
#define I2C0_CR_MSDE_Msk                  (0x4000000UL)             /*!< MSDE (Bitfield-Mask: 0x01)                            */
#define I2C0_CR_TXDONE_IE_Pos             (27UL)                    /*!< TXDONE_IE (Bit 27)                                    */
#define I2C0_CR_TXDONE_IE_Msk             (0x8000000UL)             /*!< TXDONE_IE (Bitfield-Mask: 0x01)                       */
#define I2C0_CR_TXE_IE_Pos                (28UL)                    /*!< TXE_IE (Bit 28)                                       */
#define I2C0_CR_TXE_IE_Msk                (0x10000000UL)            /*!< TXE_IE (Bitfield-Mask: 0x01)                          */
#define I2C0_CR_RXHF_IE_Pos               (29UL)                    /*!< RXHF_IE (Bit 29)                                      */
#define I2C0_CR_RXHF_IE_Msk               (0x20000000UL)            /*!< RXHF_IE (Bitfield-Mask: 0x01)                         */
#define I2C0_CR_RXF_IE_Pos                (30UL)                    /*!< RXF_IE (Bit 30)                                       */
#define I2C0_CR_RXF_IE_Msk                (0x40000000UL)            /*!< RXF_IE (Bitfield-Mask: 0x01)                          */
#define I2C0_CR_RXOV_IE_Pos               (31UL)                    /*!< RXOV_IE (Bit 31)                                      */
#define I2C0_CR_RXOV_IE_Msk               (0x80000000UL)            /*!< RXOV_IE (Bitfield-Mask: 0x01)                         */
/* ==========================================================  SR  =========================================================== */
#define I2C0_SR_RW_MODE_Pos               (13UL)                    /*!< RW_MODE (Bit 13)                                      */
#define I2C0_SR_RW_MODE_Msk               (0x2000UL)                /*!< RW_MODE (Bitfield-Mask: 0x01)                         */
#define I2C0_SR_ACKNAK_Pos                (14UL)                    /*!< ACKNAK (Bit 14)                                       */
#define I2C0_SR_ACKNAK_Msk                (0x4000UL)                /*!< ACKNAK (Bitfield-Mask: 0x01)                          */
#define I2C0_SR_UB_Pos                    (15UL)                    /*!< UB (Bit 15)                                           */
#define I2C0_SR_UB_Msk                    (0x8000UL)                /*!< UB (Bitfield-Mask: 0x01)                              */
#define I2C0_SR_IBB_Pos                   (16UL)                    /*!< IBB (Bit 16)                                          */
#define I2C0_SR_IBB_Msk                   (0x10000UL)               /*!< IBB (Bitfield-Mask: 0x01)                             */
#define I2C0_SR_ALD_Pos                   (18UL)                    /*!< ALD (Bit 18)                                          */
#define I2C0_SR_ALD_Msk                   (0x40000UL)               /*!< ALD (Bitfield-Mask: 0x01)                             */
#define I2C0_SR_ITE_Pos                   (19UL)                    /*!< ITE (Bit 19)                                          */
#define I2C0_SR_ITE_Msk                   (0x80000UL)               /*!< ITE (Bitfield-Mask: 0x01)                             */
#define I2C0_SR_IRF_Pos                   (20UL)                    /*!< IRF (Bit 20)                                          */
#define I2C0_SR_IRF_Msk                   (0x100000UL)              /*!< IRF (Bitfield-Mask: 0x01)                             */
#define I2C0_SR_GENERAL_CALL_Pos          (21UL)                    /*!< GENERAL_CALL (Bit 21)                                 */
#define I2C0_SR_GENERAL_CALL_Msk          (0x200000UL)              /*!< GENERAL_CALL (Bitfield-Mask: 0x01)                    */
#define I2C0_SR_BED_Pos                   (22UL)                    /*!< BED (Bit 22)                                          */
#define I2C0_SR_BED_Msk                   (0x400000UL)              /*!< BED (Bitfield-Mask: 0x01)                             */
#define I2C0_SR_SAD_Pos                   (23UL)                    /*!< SAD (Bit 23)                                          */
#define I2C0_SR_SAD_Msk                   (0x800000UL)              /*!< SAD (Bitfield-Mask: 0x01)                             */
#define I2C0_SR_SSDIE_Pos                 (24UL)                    /*!< SSDIE (Bit 24)                                        */
#define I2C0_SR_SSDIE_Msk                 (0x1000000UL)             /*!< SSDIE (Bitfield-Mask: 0x01)                           */
#define I2C0_SR_MSD_Pos                   (26UL)                    /*!< MSD (Bit 26)                                          */
#define I2C0_SR_MSD_Msk                   (0x4000000UL)             /*!< MSD (Bitfield-Mask: 0x01)                             */
#define I2C0_SR_TXDONE_Pos                (27UL)                    /*!< TXDONE (Bit 27)                                       */
#define I2C0_SR_TXDONE_Msk                (0x8000000UL)             /*!< TXDONE (Bitfield-Mask: 0x01)                          */
#define I2C0_SR_TXE_Pos                   (28UL)                    /*!< TXE (Bit 28)                                          */
#define I2C0_SR_TXE_Msk                   (0x10000000UL)            /*!< TXE (Bitfield-Mask: 0x01)                             */
#define I2C0_SR_RXHF_Pos                  (29UL)                    /*!< RXHF (Bit 29)                                         */
#define I2C0_SR_RXHF_Msk                  (0x20000000UL)            /*!< RXHF (Bitfield-Mask: 0x01)                            */
#define I2C0_SR_RXF_Pos                   (30UL)                    /*!< RXF (Bit 30)                                          */
#define I2C0_SR_RXF_Msk                   (0x40000000UL)            /*!< RXF (Bitfield-Mask: 0x01)                             */
#define I2C0_SR_RXOV_Pos                  (31UL)                    /*!< RXOV (Bit 31)                                         */
#define I2C0_SR_RXOV_Msk                  (0x80000000UL)            /*!< RXOV (Bitfield-Mask: 0x01)                            */
/* ==========================================================  SAR  ========================================================== */
#define I2C0_SAR_SLAVE_ADDRESS_Pos        (0UL)                     /*!< SLAVE_ADDRESS (Bit 0)                                 */
#define I2C0_SAR_SLAVE_ADDRESS_Msk        (0x7fUL)                  /*!< SLAVE_ADDRESS (Bitfield-Mask: 0x7f)                   */
/* ==========================================================  DBR  ========================================================== */
#define I2C0_DBR_DATA_BUFFER_Pos          (0UL)                     /*!< DATA_BUFFER (Bit 0)                                   */
#define I2C0_DBR_DATA_BUFFER_Msk          (0xffUL)                  /*!< DATA_BUFFER (Bitfield-Mask: 0xff)                     */
/* ==========================================================  LCR  ========================================================== */
#define I2C0_LCR_SLV_Pos                  (0UL)                     /*!< SLV (Bit 0)                                           */
#define I2C0_LCR_SLV_Msk                  (0x1ffUL)                 /*!< SLV (Bitfield-Mask: 0x1ff)                            */
#define I2C0_LCR_FLV_Pos                  (9UL)                     /*!< FLV (Bit 9)                                           */
#define I2C0_LCR_FLV_Msk                  (0x3fe00UL)               /*!< FLV (Bitfield-Mask: 0x1ff)                            */
/* ==========================================================  WCR  ========================================================== */
#define I2C0_WCR_COUNT_Pos                (0UL)                     /*!< COUNT (Bit 0)                                         */
#define I2C0_WCR_COUNT_Msk                (0x1fUL)                  /*!< COUNT (Bitfield-Mask: 0x1f)                           */
/* =======================================================  RST_CYCL  ======================================================== */
#define I2C0_RST_CYCL_RST_CYC_Pos         (0UL)                     /*!< RST_CYC (Bit 0)                                       */
#define I2C0_RST_CYCL_RST_CYC_Msk         (0xfUL)                   /*!< RST_CYC (Bitfield-Mask: 0x0f)                         */
/* ==========================================================  BMR  ========================================================== */
#define I2C0_BMR_SDA_Pos                  (0UL)                     /*!< SDA (Bit 0)                                           */
#define I2C0_BMR_SDA_Msk                  (0x1UL)                   /*!< SDA (Bitfield-Mask: 0x01)                             */
#define I2C0_BMR_SCL_Pos                  (1UL)                     /*!< SCL (Bit 1)                                           */
#define I2C0_BMR_SCL_Msk                  (0x2UL)                   /*!< SCL (Bitfield-Mask: 0x01)                             */
/* =========================================================  WFIFO  ========================================================= */
#define I2C0_WFIFO_DATA_Pos               (0UL)                     /*!< DATA (Bit 0)                                          */
#define I2C0_WFIFO_DATA_Msk               (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
#define I2C0_WFIFO_CONTROL_STOP_Pos       (9UL)                     /*!< CONTROL_STOP (Bit 9)                                  */
#define I2C0_WFIFO_CONTROL_STOP_Msk       (0x200UL)                 /*!< CONTROL_STOP (Bitfield-Mask: 0x01)                    */
#define I2C0_WFIFO_CONTROL_ACKNAK_Pos     (10UL)                    /*!< CONTROL_ACKNAK (Bit 10)                               */
#define I2C0_WFIFO_CONTROL_ACKNAK_Msk     (0x400UL)                 /*!< CONTROL_ACKNAK (Bitfield-Mask: 0x01)                  */
#define I2C0_WFIFO_CONTROL_TB_Pos         (11UL)                    /*!< CONTROL_TB (Bit 11)                                   */
#define I2C0_WFIFO_CONTROL_TB_Msk         (0x800UL)                 /*!< CONTROL_TB (Bitfield-Mask: 0x01)                      */
/* ======================================================  WFIFO_WPTR  ======================================================= */
#define I2C0_WFIFO_WPTR_DATA_Pos          (0UL)                     /*!< DATA (Bit 0)                                          */
#define I2C0_WFIFO_WPTR_DATA_Msk          (0xfUL)                   /*!< DATA (Bitfield-Mask: 0x0f)                            */
/* ======================================================  WFIFO_RPTR  ======================================================= */
#define I2C0_WFIFO_RPTR_DATA_Pos          (0UL)                     /*!< DATA (Bit 0)                                          */
#define I2C0_WFIFO_RPTR_DATA_Msk          (0xfUL)                   /*!< DATA (Bitfield-Mask: 0x0f)                            */
/* =========================================================  RFIFO  ========================================================= */
#define I2C0_RFIFO_DATA_Pos               (0UL)                     /*!< DATA (Bit 0)                                          */
#define I2C0_RFIFO_DATA_Msk               (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ======================================================  RFIFO_WPTR  ======================================================= */
#define I2C0_RFIFO_WPTR_DATA_Pos          (0UL)                     /*!< DATA (Bit 0)                                          */
#define I2C0_RFIFO_WPTR_DATA_Msk          (0xfUL)                   /*!< DATA (Bitfield-Mask: 0x0f)                            */
/* ======================================================  RFIFO_RPTR  ======================================================= */
#define I2C0_RFIFO_RPTR_DATA_Pos          (0UL)                     /*!< DATA (Bit 0)                                          */
#define I2C0_RFIFO_RPTR_DATA_Msk          (0xfUL)                   /*!< DATA (Bitfield-Mask: 0x0f)                            */
/* =====================================================  WFIFO_STATUS  ====================================================== */
#define I2C0_WFIFO_STATUS_WFIFO_FULL_Pos  (0UL)                     /*!< WFIFO_FULL (Bit 0)                                    */
#define I2C0_WFIFO_STATUS_WFIFO_FULL_Msk  (0x1UL)                   /*!< WFIFO_FULL (Bitfield-Mask: 0x01)                      */
#define I2C0_WFIFO_STATUS_WFIFO_EMPTY_Pos (1UL)                     /*!< WFIFO_EMPTY (Bit 1)                                   */
#define I2C0_WFIFO_STATUS_WFIFO_EMPTY_Msk (0x2UL)                   /*!< WFIFO_EMPTY (Bitfield-Mask: 0x01)                     */
#define I2C0_WFIFO_STATUS_WFIFO_SIZE_Pos  (2UL)                     /*!< WFIFO_SIZE (Bit 2)                                    */
#define I2C0_WFIFO_STATUS_WFIFO_SIZE_Msk  (0x3cUL)                  /*!< WFIFO_SIZE (Bitfield-Mask: 0x0f)                      */
/* =====================================================  RFIFO_STATUS  ====================================================== */
#define I2C0_RFIFO_STATUS_RFIFO_OVERRUN_Pos (0UL)                   /*!< RFIFO_OVERRUN (Bit 0)                                 */
#define I2C0_RFIFO_STATUS_RFIFO_OVERRUN_Msk (0x1UL)                 /*!< RFIFO_OVERRUN (Bitfield-Mask: 0x01)                   */
#define I2C0_RFIFO_STATUS_RFIFO_HALFFULL_Pos (1UL)                  /*!< RFIFO_HALFFULL (Bit 1)                                */
#define I2C0_RFIFO_STATUS_RFIFO_HALFFULL_Msk (0x2UL)                /*!< RFIFO_HALFFULL (Bitfield-Mask: 0x01)                  */
#define I2C0_RFIFO_STATUS_RFIFO_FULL_Pos  (2UL)                     /*!< RFIFO_FULL (Bit 2)                                    */
#define I2C0_RFIFO_STATUS_RFIFO_FULL_Msk  (0x4UL)                   /*!< RFIFO_FULL (Bitfield-Mask: 0x01)                      */
#define I2C0_RFIFO_STATUS_RFIFO_EMPTY_Pos (3UL)                     /*!< RFIFO_EMPTY (Bit 3)                                   */
#define I2C0_RFIFO_STATUS_RFIFO_EMPTY_Msk (0x8UL)                   /*!< RFIFO_EMPTY (Bitfield-Mask: 0x01)                     */
#define I2C0_RFIFO_STATUS_RFIFO_SIZE_Pos  (4UL)                     /*!< RFIFO_SIZE (Bit 4)                                    */
#define I2C0_RFIFO_STATUS_RFIFO_SIZE_Msk  (0xf0UL)                  /*!< RFIFO_SIZE (Bitfield-Mask: 0x0f)                      */


/* =========================================================================================================================== */
/* ================                                           I2C1                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define I2C1_CR_START_Pos                 (0UL)                     /*!< START (Bit 0)                                         */
#define I2C1_CR_START_Msk                 (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
#define I2C1_CR_STOP_Pos                  (1UL)                     /*!< STOP (Bit 1)                                          */
#define I2C1_CR_STOP_Msk                  (0x2UL)                   /*!< STOP (Bitfield-Mask: 0x01)                            */
#define I2C1_CR_ACKNAK_Pos                (2UL)                     /*!< ACKNAK (Bit 2)                                        */
#define I2C1_CR_ACKNAK_Msk                (0x4UL)                   /*!< ACKNAK (Bitfield-Mask: 0x01)                          */
#define I2C1_CR_TB_Pos                    (3UL)                     /*!< TB (Bit 3)                                            */
#define I2C1_CR_TB_Msk                    (0x8UL)                   /*!< TB (Bitfield-Mask: 0x01)                              */
#define I2C1_CR_TXBEGIN_Pos               (4UL)                     /*!< TXBEGIN (Bit 4)                                       */
#define I2C1_CR_TXBEGIN_Msk               (0x10UL)                  /*!< TXBEGIN (Bitfield-Mask: 0x01)                         */
#define I2C1_CR_FIFOEN_Pos                (5UL)                     /*!< FIFOEN (Bit 5)                                        */
#define I2C1_CR_FIFOEN_Msk                (0x20UL)                  /*!< FIFOEN (Bitfield-Mask: 0x01)                          */
#define I2C1_CR_DMA_EN_Pos                (7UL)                     /*!< DMA_EN (Bit 7)                                        */
#define I2C1_CR_DMA_EN_Msk                (0x80UL)                  /*!< DMA_EN (Bitfield-Mask: 0x01)                          */
#define I2C1_CR_MODE_Pos                  (8UL)                     /*!< MODE (Bit 8)                                          */
#define I2C1_CR_MODE_Msk                  (0x300UL)                 /*!< MODE (Bitfield-Mask: 0x03)                            */
#define I2C1_CR_UR_Pos                    (10UL)                    /*!< UR (Bit 10)                                           */
#define I2C1_CR_UR_Msk                    (0x400UL)                 /*!< UR (Bitfield-Mask: 0x01)                              */
#define I2C1_CR_IBRR_Pos                  (11UL)                    /*!< IBRR (Bit 11)                                         */
#define I2C1_CR_IBRR_Msk                  (0x800UL)                 /*!< IBRR (Bitfield-Mask: 0x01)                            */
#define I2C1_CR_MA_Pos                    (12UL)                    /*!< MA (Bit 12)                                           */
#define I2C1_CR_MA_Msk                    (0x1000UL)                /*!< MA (Bitfield-Mask: 0x01)                              */
#define I2C1_CR_SCLE_Pos                  (13UL)                    /*!< SCLE (Bit 13)                                         */
#define I2C1_CR_SCLE_Msk                  (0x2000UL)                /*!< SCLE (Bitfield-Mask: 0x01)                            */
#define I2C1_CR_UE_Pos                    (14UL)                    /*!< UE (Bit 14)                                           */
#define I2C1_CR_UE_Msk                    (0x4000UL)                /*!< UE (Bitfield-Mask: 0x01)                              */
#define I2C1_CR_ALDIE_Pos                 (18UL)                    /*!< ALDIE (Bit 18)                                        */
#define I2C1_CR_ALDIE_Msk                 (0x40000UL)               /*!< ALDIE (Bitfield-Mask: 0x01)                           */
#define I2C1_CR_ITEIE_Pos                 (19UL)                    /*!< ITEIE (Bit 19)                                        */
#define I2C1_CR_ITEIE_Msk                 (0x80000UL)               /*!< ITEIE (Bitfield-Mask: 0x01)                           */
#define I2C1_CR_DRFIE_Pos                 (20UL)                    /*!< DRFIE (Bit 20)                                        */
#define I2C1_CR_DRFIE_Msk                 (0x100000UL)              /*!< DRFIE (Bitfield-Mask: 0x01)                           */
#define I2C1_CR_GENERAL_CALL_DIS_Pos      (21UL)                    /*!< GENERAL_CALL_DIS (Bit 21)                             */
#define I2C1_CR_GENERAL_CALL_DIS_Msk      (0x200000UL)              /*!< GENERAL_CALL_DIS (Bitfield-Mask: 0x01)                */
#define I2C1_CR_BEIE_Pos                  (22UL)                    /*!< BEIE (Bit 22)                                         */
#define I2C1_CR_BEIE_Msk                  (0x400000UL)              /*!< BEIE (Bitfield-Mask: 0x01)                            */
#define I2C1_CR_SADIE_Pos                 (23UL)                    /*!< SADIE (Bit 23)                                        */
#define I2C1_CR_SADIE_Msk                 (0x800000UL)              /*!< SADIE (Bitfield-Mask: 0x01)                           */
#define I2C1_CR_SSDIE_Pos                 (24UL)                    /*!< SSDIE (Bit 24)                                        */
#define I2C1_CR_SSDIE_Msk                 (0x1000000UL)             /*!< SSDIE (Bitfield-Mask: 0x01)                           */
#define I2C1_CR_MSDIE_Pos                 (25UL)                    /*!< MSDIE (Bit 25)                                        */
#define I2C1_CR_MSDIE_Msk                 (0x2000000UL)             /*!< MSDIE (Bitfield-Mask: 0x01)                           */
#define I2C1_CR_MSDE_Pos                  (26UL)                    /*!< MSDE (Bit 26)                                         */
#define I2C1_CR_MSDE_Msk                  (0x4000000UL)             /*!< MSDE (Bitfield-Mask: 0x01)                            */
#define I2C1_CR_TXDONE_IE_Pos             (27UL)                    /*!< TXDONE_IE (Bit 27)                                    */
#define I2C1_CR_TXDONE_IE_Msk             (0x8000000UL)             /*!< TXDONE_IE (Bitfield-Mask: 0x01)                       */
#define I2C1_CR_TXE_IE_Pos                (28UL)                    /*!< TXE_IE (Bit 28)                                       */
#define I2C1_CR_TXE_IE_Msk                (0x10000000UL)            /*!< TXE_IE (Bitfield-Mask: 0x01)                          */
#define I2C1_CR_RXHF_IE_Pos               (29UL)                    /*!< RXHF_IE (Bit 29)                                      */
#define I2C1_CR_RXHF_IE_Msk               (0x20000000UL)            /*!< RXHF_IE (Bitfield-Mask: 0x01)                         */
#define I2C1_CR_RXF_IE_Pos                (30UL)                    /*!< RXF_IE (Bit 30)                                       */
#define I2C1_CR_RXF_IE_Msk                (0x40000000UL)            /*!< RXF_IE (Bitfield-Mask: 0x01)                          */
#define I2C1_CR_RXOV_IE_Pos               (31UL)                    /*!< RXOV_IE (Bit 31)                                      */
#define I2C1_CR_RXOV_IE_Msk               (0x80000000UL)            /*!< RXOV_IE (Bitfield-Mask: 0x01)                         */
/* ==========================================================  SR  =========================================================== */
#define I2C1_SR_RW_MODE_Pos               (13UL)                    /*!< RW_MODE (Bit 13)                                      */
#define I2C1_SR_RW_MODE_Msk               (0x2000UL)                /*!< RW_MODE (Bitfield-Mask: 0x01)                         */
#define I2C1_SR_ACKNAK_Pos                (14UL)                    /*!< ACKNAK (Bit 14)                                       */
#define I2C1_SR_ACKNAK_Msk                (0x4000UL)                /*!< ACKNAK (Bitfield-Mask: 0x01)                          */
#define I2C1_SR_UB_Pos                    (15UL)                    /*!< UB (Bit 15)                                           */
#define I2C1_SR_UB_Msk                    (0x8000UL)                /*!< UB (Bitfield-Mask: 0x01)                              */
#define I2C1_SR_IBB_Pos                   (16UL)                    /*!< IBB (Bit 16)                                          */
#define I2C1_SR_IBB_Msk                   (0x10000UL)               /*!< IBB (Bitfield-Mask: 0x01)                             */
#define I2C1_SR_ALD_Pos                   (18UL)                    /*!< ALD (Bit 18)                                          */
#define I2C1_SR_ALD_Msk                   (0x40000UL)               /*!< ALD (Bitfield-Mask: 0x01)                             */
#define I2C1_SR_ITE_Pos                   (19UL)                    /*!< ITE (Bit 19)                                          */
#define I2C1_SR_ITE_Msk                   (0x80000UL)               /*!< ITE (Bitfield-Mask: 0x01)                             */
#define I2C1_SR_IRF_Pos                   (20UL)                    /*!< IRF (Bit 20)                                          */
#define I2C1_SR_IRF_Msk                   (0x100000UL)              /*!< IRF (Bitfield-Mask: 0x01)                             */
#define I2C1_SR_GENERAL_CALL_Pos          (21UL)                    /*!< GENERAL_CALL (Bit 21)                                 */
#define I2C1_SR_GENERAL_CALL_Msk          (0x200000UL)              /*!< GENERAL_CALL (Bitfield-Mask: 0x01)                    */
#define I2C1_SR_BED_Pos                   (22UL)                    /*!< BED (Bit 22)                                          */
#define I2C1_SR_BED_Msk                   (0x400000UL)              /*!< BED (Bitfield-Mask: 0x01)                             */
#define I2C1_SR_SAD_Pos                   (23UL)                    /*!< SAD (Bit 23)                                          */
#define I2C1_SR_SAD_Msk                   (0x800000UL)              /*!< SAD (Bitfield-Mask: 0x01)                             */
#define I2C1_SR_SSDIE_Pos                 (24UL)                    /*!< SSDIE (Bit 24)                                        */
#define I2C1_SR_SSDIE_Msk                 (0x1000000UL)             /*!< SSDIE (Bitfield-Mask: 0x01)                           */
#define I2C1_SR_MSD_Pos                   (26UL)                    /*!< MSD (Bit 26)                                          */
#define I2C1_SR_MSD_Msk                   (0x4000000UL)             /*!< MSD (Bitfield-Mask: 0x01)                             */
#define I2C1_SR_TXDONE_Pos                (27UL)                    /*!< TXDONE (Bit 27)                                       */
#define I2C1_SR_TXDONE_Msk                (0x8000000UL)             /*!< TXDONE (Bitfield-Mask: 0x01)                          */
#define I2C1_SR_TXE_Pos                   (28UL)                    /*!< TXE (Bit 28)                                          */
#define I2C1_SR_TXE_Msk                   (0x10000000UL)            /*!< TXE (Bitfield-Mask: 0x01)                             */
#define I2C1_SR_RXHF_Pos                  (29UL)                    /*!< RXHF (Bit 29)                                         */
#define I2C1_SR_RXHF_Msk                  (0x20000000UL)            /*!< RXHF (Bitfield-Mask: 0x01)                            */
#define I2C1_SR_RXF_Pos                   (30UL)                    /*!< RXF (Bit 30)                                          */
#define I2C1_SR_RXF_Msk                   (0x40000000UL)            /*!< RXF (Bitfield-Mask: 0x01)                             */
#define I2C1_SR_RXOV_Pos                  (31UL)                    /*!< RXOV (Bit 31)                                         */
#define I2C1_SR_RXOV_Msk                  (0x80000000UL)            /*!< RXOV (Bitfield-Mask: 0x01)                            */
/* ==========================================================  SAR  ========================================================== */
#define I2C1_SAR_SLAVE_ADDRESS_Pos        (0UL)                     /*!< SLAVE_ADDRESS (Bit 0)                                 */
#define I2C1_SAR_SLAVE_ADDRESS_Msk        (0x7fUL)                  /*!< SLAVE_ADDRESS (Bitfield-Mask: 0x7f)                   */
/* ==========================================================  DBR  ========================================================== */
#define I2C1_DBR_DATA_BUFFER_Pos          (0UL)                     /*!< DATA_BUFFER (Bit 0)                                   */
#define I2C1_DBR_DATA_BUFFER_Msk          (0xffUL)                  /*!< DATA_BUFFER (Bitfield-Mask: 0xff)                     */
/* ==========================================================  LCR  ========================================================== */
#define I2C1_LCR_SLV_Pos                  (0UL)                     /*!< SLV (Bit 0)                                           */
#define I2C1_LCR_SLV_Msk                  (0x1ffUL)                 /*!< SLV (Bitfield-Mask: 0x1ff)                            */
#define I2C1_LCR_FLV_Pos                  (9UL)                     /*!< FLV (Bit 9)                                           */
#define I2C1_LCR_FLV_Msk                  (0x3fe00UL)               /*!< FLV (Bitfield-Mask: 0x1ff)                            */
/* ==========================================================  WCR  ========================================================== */
#define I2C1_WCR_COUNT_Pos                (0UL)                     /*!< COUNT (Bit 0)                                         */
#define I2C1_WCR_COUNT_Msk                (0x1fUL)                  /*!< COUNT (Bitfield-Mask: 0x1f)                           */
/* =======================================================  RST_CYCL  ======================================================== */
#define I2C1_RST_CYCL_RST_CYC_Pos         (0UL)                     /*!< RST_CYC (Bit 0)                                       */
#define I2C1_RST_CYCL_RST_CYC_Msk         (0xfUL)                   /*!< RST_CYC (Bitfield-Mask: 0x0f)                         */
/* ==========================================================  BMR  ========================================================== */
#define I2C1_BMR_SDA_Pos                  (0UL)                     /*!< SDA (Bit 0)                                           */
#define I2C1_BMR_SDA_Msk                  (0x1UL)                   /*!< SDA (Bitfield-Mask: 0x01)                             */
#define I2C1_BMR_SCL_Pos                  (1UL)                     /*!< SCL (Bit 1)                                           */
#define I2C1_BMR_SCL_Msk                  (0x2UL)                   /*!< SCL (Bitfield-Mask: 0x01)                             */
/* =========================================================  WFIFO  ========================================================= */
#define I2C1_WFIFO_DATA_Pos               (0UL)                     /*!< DATA (Bit 0)                                          */
#define I2C1_WFIFO_DATA_Msk               (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
#define I2C1_WFIFO_CONTROL_STOP_Pos       (9UL)                     /*!< CONTROL_STOP (Bit 9)                                  */
#define I2C1_WFIFO_CONTROL_STOP_Msk       (0x200UL)                 /*!< CONTROL_STOP (Bitfield-Mask: 0x01)                    */
#define I2C1_WFIFO_CONTROL_ACKNAK_Pos     (10UL)                    /*!< CONTROL_ACKNAK (Bit 10)                               */
#define I2C1_WFIFO_CONTROL_ACKNAK_Msk     (0x400UL)                 /*!< CONTROL_ACKNAK (Bitfield-Mask: 0x01)                  */
#define I2C1_WFIFO_CONTROL_TB_Pos         (11UL)                    /*!< CONTROL_TB (Bit 11)                                   */
#define I2C1_WFIFO_CONTROL_TB_Msk         (0x800UL)                 /*!< CONTROL_TB (Bitfield-Mask: 0x01)                      */
/* ======================================================  WFIFO_WPTR  ======================================================= */
#define I2C1_WFIFO_WPTR_DATA_Pos          (0UL)                     /*!< DATA (Bit 0)                                          */
#define I2C1_WFIFO_WPTR_DATA_Msk          (0xfUL)                   /*!< DATA (Bitfield-Mask: 0x0f)                            */
/* ======================================================  WFIFO_RPTR  ======================================================= */
#define I2C1_WFIFO_RPTR_DATA_Pos          (0UL)                     /*!< DATA (Bit 0)                                          */
#define I2C1_WFIFO_RPTR_DATA_Msk          (0xfUL)                   /*!< DATA (Bitfield-Mask: 0x0f)                            */
/* =========================================================  RFIFO  ========================================================= */
#define I2C1_RFIFO_DATA_Pos               (0UL)                     /*!< DATA (Bit 0)                                          */
#define I2C1_RFIFO_DATA_Msk               (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ======================================================  RFIFO_WPTR  ======================================================= */
#define I2C1_RFIFO_WPTR_DATA_Pos          (0UL)                     /*!< DATA (Bit 0)                                          */
#define I2C1_RFIFO_WPTR_DATA_Msk          (0xfUL)                   /*!< DATA (Bitfield-Mask: 0x0f)                            */
/* ======================================================  RFIFO_RPTR  ======================================================= */
#define I2C1_RFIFO_RPTR_DATA_Pos          (0UL)                     /*!< DATA (Bit 0)                                          */
#define I2C1_RFIFO_RPTR_DATA_Msk          (0xfUL)                   /*!< DATA (Bitfield-Mask: 0x0f)                            */
/* =====================================================  WFIFO_STATUS  ====================================================== */
#define I2C1_WFIFO_STATUS_WFIFO_FULL_Pos  (0UL)                     /*!< WFIFO_FULL (Bit 0)                                    */
#define I2C1_WFIFO_STATUS_WFIFO_FULL_Msk  (0x1UL)                   /*!< WFIFO_FULL (Bitfield-Mask: 0x01)                      */
#define I2C1_WFIFO_STATUS_WFIFO_EMPTY_Pos (1UL)                     /*!< WFIFO_EMPTY (Bit 1)                                   */
#define I2C1_WFIFO_STATUS_WFIFO_EMPTY_Msk (0x2UL)                   /*!< WFIFO_EMPTY (Bitfield-Mask: 0x01)                     */
#define I2C1_WFIFO_STATUS_WFIFO_SIZE_Pos  (2UL)                     /*!< WFIFO_SIZE (Bit 2)                                    */
#define I2C1_WFIFO_STATUS_WFIFO_SIZE_Msk  (0x3cUL)                  /*!< WFIFO_SIZE (Bitfield-Mask: 0x0f)                      */
/* =====================================================  RFIFO_STATUS  ====================================================== */
#define I2C1_RFIFO_STATUS_RFIFO_OVERRUN_Pos (0UL)                   /*!< RFIFO_OVERRUN (Bit 0)                                 */
#define I2C1_RFIFO_STATUS_RFIFO_OVERRUN_Msk (0x1UL)                 /*!< RFIFO_OVERRUN (Bitfield-Mask: 0x01)                   */
#define I2C1_RFIFO_STATUS_RFIFO_HALFFULL_Pos (1UL)                  /*!< RFIFO_HALFFULL (Bit 1)                                */
#define I2C1_RFIFO_STATUS_RFIFO_HALFFULL_Msk (0x2UL)                /*!< RFIFO_HALFFULL (Bitfield-Mask: 0x01)                  */
#define I2C1_RFIFO_STATUS_RFIFO_FULL_Pos  (2UL)                     /*!< RFIFO_FULL (Bit 2)                                    */
#define I2C1_RFIFO_STATUS_RFIFO_FULL_Msk  (0x4UL)                   /*!< RFIFO_FULL (Bitfield-Mask: 0x01)                      */
#define I2C1_RFIFO_STATUS_RFIFO_EMPTY_Pos (3UL)                     /*!< RFIFO_EMPTY (Bit 3)                                   */
#define I2C1_RFIFO_STATUS_RFIFO_EMPTY_Msk (0x8UL)                   /*!< RFIFO_EMPTY (Bitfield-Mask: 0x01)                     */
#define I2C1_RFIFO_STATUS_RFIFO_SIZE_Pos  (4UL)                     /*!< RFIFO_SIZE (Bit 4)                                    */
#define I2C1_RFIFO_STATUS_RFIFO_SIZE_Msk  (0xf0UL)                  /*!< RFIFO_SIZE (Bitfield-Mask: 0x0f)                      */


/* =========================================================================================================================== */
/* ================                                          SYSCFG                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define SYSCFG_CR0_DMAC0_HANDSHAKE3_SEL_Pos (0UL)                   /*!< DMAC0_HANDSHAKE3_SEL (Bit 0)                          */
#define SYSCFG_CR0_DMAC0_HANDSHAKE3_SEL_Msk (0x3fUL)                /*!< DMAC0_HANDSHAKE3_SEL (Bitfield-Mask: 0x3f)            */
#define SYSCFG_CR0_DMAC0_HANDSHAKE2_SEL_Pos (8UL)                   /*!< DMAC0_HANDSHAKE2_SEL (Bit 8)                          */
#define SYSCFG_CR0_DMAC0_HANDSHAKE2_SEL_Msk (0x3f00UL)              /*!< DMAC0_HANDSHAKE2_SEL (Bitfield-Mask: 0x3f)            */
#define SYSCFG_CR0_DMAC0_HANDSHAKE1_SEL_Pos (16UL)                  /*!< DMAC0_HANDSHAKE1_SEL (Bit 16)                         */
#define SYSCFG_CR0_DMAC0_HANDSHAKE1_SEL_Msk (0x3f0000UL)            /*!< DMAC0_HANDSHAKE1_SEL (Bitfield-Mask: 0x3f)            */
#define SYSCFG_CR0_DMAC0_HANDSHAKE0_SEL_Pos (24UL)                  /*!< DMAC0_HANDSHAKE0_SEL (Bit 24)                         */
#define SYSCFG_CR0_DMAC0_HANDSHAKE0_SEL_Msk (0x3f000000UL)          /*!< DMAC0_HANDSHAKE0_SEL (Bitfield-Mask: 0x3f)            */
/* ==========================================================  CR1  ========================================================== */
#define SYSCFG_CR1_DMAC1_HANDSHAKE3_SEL_Pos (0UL)                   /*!< DMAC1_HANDSHAKE3_SEL (Bit 0)                          */
#define SYSCFG_CR1_DMAC1_HANDSHAKE3_SEL_Msk (0x3fUL)                /*!< DMAC1_HANDSHAKE3_SEL (Bitfield-Mask: 0x3f)            */
#define SYSCFG_CR1_DMAC1_HANDSHAKE2_SEL_Pos (8UL)                   /*!< DMAC1_HANDSHAKE2_SEL (Bit 8)                          */
#define SYSCFG_CR1_DMAC1_HANDSHAKE2_SEL_Msk (0x3f00UL)              /*!< DMAC1_HANDSHAKE2_SEL (Bitfield-Mask: 0x3f)            */
#define SYSCFG_CR1_DMAC1_HANDSHAKE1_SEL_Pos (16UL)                  /*!< DMAC1_HANDSHAKE1_SEL (Bit 16)                         */
#define SYSCFG_CR1_DMAC1_HANDSHAKE1_SEL_Msk (0x3f0000UL)            /*!< DMAC1_HANDSHAKE1_SEL (Bitfield-Mask: 0x3f)            */
#define SYSCFG_CR1_DMAC1_HANDSHAKE0_SEL_Pos (24UL)                  /*!< DMAC1_HANDSHAKE0_SEL (Bit 24)                         */
#define SYSCFG_CR1_DMAC1_HANDSHAKE0_SEL_Msk (0x3f000000UL)          /*!< DMAC1_HANDSHAKE0_SEL (Bitfield-Mask: 0x3f)            */
/* ==========================================================  CR2  ========================================================== */
#define SYSCFG_CR2_SSP_AFEC_DMA_CLR_SEL_Pos (0UL)                   /*!< SSP_AFEC_DMA_CLR_SEL (Bit 0)                          */
#define SYSCFG_CR2_SSP_AFEC_DMA_CLR_SEL_Msk (0x1UL)                 /*!< SSP_AFEC_DMA_CLR_SEL (Bitfield-Mask: 0x01)            */
#define SYSCFG_CR2_SSP2_DMA_CLR_SEL_Pos   (1UL)                     /*!< SSP2_DMA_CLR_SEL (Bit 1)                              */
#define SYSCFG_CR2_SSP2_DMA_CLR_SEL_Msk   (0x2UL)                   /*!< SSP2_DMA_CLR_SEL (Bitfield-Mask: 0x01)                */
#define SYSCFG_CR2_SSP1_DMA_CLR_SEL_Pos   (2UL)                     /*!< SSP1_DMA_CLR_SEL (Bit 2)                              */
#define SYSCFG_CR2_SSP1_DMA_CLR_SEL_Msk   (0x4UL)                   /*!< SSP1_DMA_CLR_SEL (Bitfield-Mask: 0x01)                */
#define SYSCFG_CR2_SSP0_DMA_CLR_SEL_Pos   (3UL)                     /*!< SSP0_DMA_CLR_SEL (Bit 3)                              */
#define SYSCFG_CR2_SSP0_DMA_CLR_SEL_Msk   (0x8UL)                   /*!< SSP0_DMA_CLR_SEL (Bitfield-Mask: 0x01)                */
#define SYSCFG_CR2_UART3_DMA_CLR_SEL_Pos  (4UL)                     /*!< UART3_DMA_CLR_SEL (Bit 4)                             */
#define SYSCFG_CR2_UART3_DMA_CLR_SEL_Msk  (0x10UL)                  /*!< UART3_DMA_CLR_SEL (Bitfield-Mask: 0x01)               */
#define SYSCFG_CR2_UART2_DMA_CLR_SEL_Pos  (5UL)                     /*!< UART2_DMA_CLR_SEL (Bit 5)                             */
#define SYSCFG_CR2_UART2_DMA_CLR_SEL_Msk  (0x20UL)                  /*!< UART2_DMA_CLR_SEL (Bitfield-Mask: 0x01)               */
#define SYSCFG_CR2_UART1_DMA_CLR_SEL_Pos  (6UL)                     /*!< UART1_DMA_CLR_SEL (Bit 6)                             */
#define SYSCFG_CR2_UART1_DMA_CLR_SEL_Msk  (0x40UL)                  /*!< UART1_DMA_CLR_SEL (Bitfield-Mask: 0x01)               */
#define SYSCFG_CR2_UART0_DMA_CLR_SEL_Pos  (7UL)                     /*!< UART0_DMA_CLR_SEL (Bit 7)                             */
#define SYSCFG_CR2_UART0_DMA_CLR_SEL_Msk  (0x80UL)                  /*!< UART0_DMA_CLR_SEL (Bitfield-Mask: 0x01)               */
#define SYSCFG_CR2_SYSCFG_DBG_SLEEP_Pos   (10UL)                    /*!< SYSCFG_DBG_SLEEP (Bit 10)                             */
#define SYSCFG_CR2_SYSCFG_DBG_SLEEP_Msk   (0x400UL)                 /*!< SYSCFG_DBG_SLEEP (Bitfield-Mask: 0x01)                */
#define SYSCFG_CR2_CPU_STCALIB_SKEW_Pos   (11UL)                    /*!< CPU_STCALIB_SKEW (Bit 11)                             */
#define SYSCFG_CR2_CPU_STCALIB_SKEW_Msk   (0x800UL)                 /*!< CPU_STCALIB_SKEW (Bitfield-Mask: 0x01)                */
#define SYSCFG_CR2_QSPI_REMAP_ENABLE_Pos  (17UL)                    /*!< QSPI_REMAP_ENABLE (Bit 17)                            */
#define SYSCFG_CR2_QSPI_REMAP_ENABLE_Msk  (0x20000UL)               /*!< QSPI_REMAP_ENABLE (Bitfield-Mask: 0x01)               */
#define SYSCFG_CR2_QSPI_MEM_ENCRYPT_EN_Pos (18UL)                   /*!< QSPI_MEM_ENCRYPT_EN (Bit 18)                          */
#define SYSCFG_CR2_QSPI_MEM_ENCRYPT_EN_Msk (0x40000UL)              /*!< QSPI_MEM_ENCRYPT_EN (Bitfield-Mask: 0x01)             */
#define SYSCFG_CR2_SYSCFG_HALTED_BASICTIM1_EN_Pos (19UL)            /*!< SYSCFG_HALTED_BASICTIM1_EN (Bit 19)                   */
#define SYSCFG_CR2_SYSCFG_HALTED_BASICTIM1_EN_Msk (0x80000UL)       /*!< SYSCFG_HALTED_BASICTIM1_EN (Bitfield-Mask: 0x01)      */
#define SYSCFG_CR2_SYSCFG_HALTED_BASICTIM0_EN_Pos (20UL)            /*!< SYSCFG_HALTED_BASICTIM0_EN (Bit 20)                   */
#define SYSCFG_CR2_SYSCFG_HALTED_BASICTIM0_EN_Msk (0x100000UL)      /*!< SYSCFG_HALTED_BASICTIM0_EN (Bitfield-Mask: 0x01)      */
#define SYSCFG_CR2_SYSCFG_HALTED_GPTIM3_EN_Pos (21UL)               /*!< SYSCFG_HALTED_GPTIM3_EN (Bit 21)                      */
#define SYSCFG_CR2_SYSCFG_HALTED_GPTIM3_EN_Msk (0x200000UL)         /*!< SYSCFG_HALTED_GPTIM3_EN (Bitfield-Mask: 0x01)         */
#define SYSCFG_CR2_SYSCFG_HALTED_GPTIM2_EN_Pos (22UL)               /*!< SYSCFG_HALTED_GPTIM2_EN (Bit 22)                      */
#define SYSCFG_CR2_SYSCFG_HALTED_GPTIM2_EN_Msk (0x400000UL)         /*!< SYSCFG_HALTED_GPTIM2_EN (Bitfield-Mask: 0x01)         */
#define SYSCFG_CR2_SYSCFG_HALTED_GPTIM1_EN_Pos (23UL)               /*!< SYSCFG_HALTED_GPTIM1_EN (Bit 23)                      */
#define SYSCFG_CR2_SYSCFG_HALTED_GPTIM1_EN_Msk (0x800000UL)         /*!< SYSCFG_HALTED_GPTIM1_EN (Bitfield-Mask: 0x01)         */
#define SYSCFG_CR2_SYSCFG_HALTED_GPTIM0_EN_Pos (24UL)               /*!< SYSCFG_HALTED_GPTIM0_EN (Bit 24)                      */
#define SYSCFG_CR2_SYSCFG_HALTED_GPTIM0_EN_Msk (0x1000000UL)        /*!< SYSCFG_HALTED_GPTIM0_EN (Bitfield-Mask: 0x01)         */
#define SYSCFG_CR2_SYSCFG_HALTED_WWDG_EN_Pos (25UL)                 /*!< SYSCFG_HALTED_WWDG_EN (Bit 25)                        */
#define SYSCFG_CR2_SYSCFG_HALTED_WWDG_EN_Msk (0x2000000UL)          /*!< SYSCFG_HALTED_WWDG_EN (Bitfield-Mask: 0x01)           */
#define SYSCFG_CR2_SYSCFG_HALTED_IWDG_EN_Pos (26UL)                 /*!< SYSCFG_HALTED_IWDG_EN (Bit 26)                        */
#define SYSCFG_CR2_SYSCFG_HALTED_IWDG_EN_Msk (0x4000000UL)          /*!< SYSCFG_HALTED_IWDG_EN (Bitfield-Mask: 0x01)           */
#define SYSCFG_CR2_SYSCFG_HALTED_LPTIM0_EN_Pos (27UL)               /*!< SYSCFG_HALTED_LPTIM0_EN (Bit 27)                      */
#define SYSCFG_CR2_SYSCFG_HALTED_LPTIM0_EN_Msk (0x8000000UL)        /*!< SYSCFG_HALTED_LPTIM0_EN (Bitfield-Mask: 0x01)         */
#define SYSCFG_CR2_SYSCFG_HALTED_LPTIM1_EN_Pos (30UL)               /*!< SYSCFG_HALTED_LPTIM1_EN (Bit 30)                      */
#define SYSCFG_CR2_SYSCFG_HALTED_LPTIM1_EN_Msk (0x40000000UL)       /*!< SYSCFG_HALTED_LPTIM1_EN (Bitfield-Mask: 0x01)         */
/* ==========================================================  CR3  ========================================================== */
#define SYSCFG_CR3_SYSCFG_DBG_STANDBY_Pos (0UL)                     /*!< SYSCFG_DBG_STANDBY (Bit 0)                            */
#define SYSCFG_CR3_SYSCFG_DBG_STANDBY_Msk (0x1UL)                   /*!< SYSCFG_DBG_STANDBY (Bitfield-Mask: 0x01)              */
#define SYSCFG_CR3_SYSCFG_DBG_STOP_Pos    (1UL)                     /*!< SYSCFG_DBG_STOP (Bit 1)                               */
#define SYSCFG_CR3_SYSCFG_DBG_STOP_Msk    (0x2UL)                   /*!< SYSCFG_DBG_STOP (Bitfield-Mask: 0x01)                 */
/* ==========================================================  CR4  ========================================================== */
#define SYSCFG_CR4_USER_DEFINED_Pos       (0UL)                     /*!< USER_DEFINED (Bit 0)                                  */
#define SYSCFG_CR4_USER_DEFINED_Msk       (0x7fffffffUL)            /*!< USER_DEFINED (Bitfield-Mask: 0x7fffffff)              */
#define SYSCFG_CR4_SYSCFG_CR4_REG_Pos     (31UL)                    /*!< SYSCFG_CR4_REG (Bit 31)                               */
#define SYSCFG_CR4_SYSCFG_CR4_REG_Msk     (0x80000000UL)            /*!< SYSCFG_CR4_REG (Bitfield-Mask: 0x01)                  */
/* ==========================================================  CR5  ========================================================== */
#define SYSCFG_CR5_USER_DEFINED_Pos       (0UL)                     /*!< USER_DEFINED (Bit 0)                                  */
#define SYSCFG_CR5_USER_DEFINED_Msk       (0xffffffffUL)            /*!< USER_DEFINED (Bitfield-Mask: 0xffffffff)              */
/* ==========================================================  CR6  ========================================================== */
#define SYSCFG_CR6_DMAC0_MASTER_SECURE_LOCK_Pos (0UL)               /*!< DMAC0_MASTER_SECURE_LOCK (Bit 0)                      */
#define SYSCFG_CR6_DMAC0_MASTER_SECURE_LOCK_Msk (0x1UL)             /*!< DMAC0_MASTER_SECURE_LOCK (Bitfield-Mask: 0x01)        */
#define SYSCFG_CR6_DMAC0_SLAVE_SECURE_LOCK_Pos (1UL)                /*!< DMAC0_SLAVE_SECURE_LOCK (Bit 1)                       */
#define SYSCFG_CR6_DMAC0_SLAVE_SECURE_LOCK_Msk (0x2UL)              /*!< DMAC0_SLAVE_SECURE_LOCK (Bitfield-Mask: 0x01)         */
#define SYSCFG_CR6_SAC_SECURE_LOCK_Pos    (2UL)                     /*!< SAC_SECURE_LOCK (Bit 2)                               */
#define SYSCFG_CR6_SAC_SECURE_LOCK_Msk    (0x4UL)                   /*!< SAC_SECURE_LOCK (Bitfield-Mask: 0x01)                 */
#define SYSCFG_CR6_SEC_SECURE_LOCK_Pos    (3UL)                     /*!< SEC_SECURE_LOCK (Bit 3)                               */
#define SYSCFG_CR6_SEC_SECURE_LOCK_Msk    (0x8UL)                   /*!< SEC_SECURE_LOCK (Bitfield-Mask: 0x01)                 */
#define SYSCFG_CR6_ANALOG_MAIN_SECURE_LOCK_Pos (5UL)                /*!< ANALOG_MAIN_SECURE_LOCK (Bit 5)                       */
#define SYSCFG_CR6_ANALOG_MAIN_SECURE_LOCK_Msk (0x7fe0UL)           /*!< ANALOG_MAIN_SECURE_LOCK (Bitfield-Mask: 0x3ff)        */
#define SYSCFG_CR6_RNGC_SECURE_LOCK_Pos   (15UL)                    /*!< RNGC_SECURE_LOCK (Bit 15)                             */
#define SYSCFG_CR6_RNGC_SECURE_LOCK_Msk   (0x8000UL)                /*!< RNGC_SECURE_LOCK (Bitfield-Mask: 0x01)                */
/* ==========================================================  CR7  ========================================================== */
#define SYSCFG_CR7_RTC_TAMPER_SECURE_LOCK_Pos (0UL)                 /*!< RTC_TAMPER_SECURE_LOCK (Bit 0)                        */
#define SYSCFG_CR7_RTC_TAMPER_SECURE_LOCK_Msk (0x1UL)               /*!< RTC_TAMPER_SECURE_LOCK (Bitfield-Mask: 0x01)          */
#define SYSCFG_CR7_RTC_WAKEUP0_SECURE_LOCK_Pos (1UL)                /*!< RTC_WAKEUP0_SECURE_LOCK (Bit 1)                       */
#define SYSCFG_CR7_RTC_WAKEUP0_SECURE_LOCK_Msk (0x2UL)              /*!< RTC_WAKEUP0_SECURE_LOCK (Bitfield-Mask: 0x01)         */
#define SYSCFG_CR7_RTC_WAKEUP1_SECURE_LOCK_Pos (2UL)                /*!< RTC_WAKEUP1_SECURE_LOCK (Bit 2)                       */
#define SYSCFG_CR7_RTC_WAKEUP1_SECURE_LOCK_Msk (0x4UL)              /*!< RTC_WAKEUP1_SECURE_LOCK (Bitfield-Mask: 0x01)         */
#define SYSCFG_CR7_RTC_WAKEUP2_SECURE_LOCK_Pos (3UL)                /*!< RTC_WAKEUP2_SECURE_LOCK (Bit 3)                       */
#define SYSCFG_CR7_RTC_WAKEUP2_SECURE_LOCK_Msk (0x8UL)              /*!< RTC_WAKEUP2_SECURE_LOCK (Bitfield-Mask: 0x01)         */
#define SYSCFG_CR7_RTC_CALENDAR_SECURE_LOCK_Pos (4UL)               /*!< RTC_CALENDAR_SECURE_LOCK (Bit 4)                      */
#define SYSCFG_CR7_RTC_CALENDAR_SECURE_LOCK_Msk (0x10UL)            /*!< RTC_CALENDAR_SECURE_LOCK (Bitfield-Mask: 0x01)        */
#define SYSCFG_CR7_ANALOG_AON_SECURE_LOCK_Pos (5UL)                 /*!< ANALOG_AON_SECURE_LOCK (Bit 5)                        */
#define SYSCFG_CR7_ANALOG_AON_SECURE_LOCK_Msk (0x7fe0UL)            /*!< ANALOG_AON_SECURE_LOCK (Bitfield-Mask: 0x3ff)         */
/* ==========================================================  CR8  ========================================================== */
#define SYSCFG_CR8_QSPI_MEM_ENCRYPT_KEY_Pos (0UL)                   /*!< QSPI_MEM_ENCRYPT_KEY (Bit 0)                          */
#define SYSCFG_CR8_QSPI_MEM_ENCRYPT_KEY_Msk (0xffffffffUL)          /*!< QSPI_MEM_ENCRYPT_KEY (Bitfield-Mask: 0xffffffff)      */
/* ==========================================================  CR9  ========================================================== */
#define SYSCFG_CR9_QSPI_REMAP_DST_ADDR_Pos (0UL)                    /*!< QSPI_REMAP_DST_ADDR (Bit 0)                           */
#define SYSCFG_CR9_QSPI_REMAP_DST_ADDR_Msk (0x3fffUL)               /*!< QSPI_REMAP_DST_ADDR (Bitfield-Mask: 0x3fff)           */
#define SYSCFG_CR9_QSPI_REMAP_SRC_ADDR_Pos (14UL)                   /*!< QSPI_REMAP_SRC_ADDR (Bit 14)                          */
#define SYSCFG_CR9_QSPI_REMAP_SRC_ADDR_Msk (0xfffc000UL)            /*!< QSPI_REMAP_SRC_ADDR (Bitfield-Mask: 0x3fff)           */
/* =========================================================  CR10  ========================================================== */
#define SYSCFG_CR10_QSPI_REMAP_SIZE_Pos   (0UL)                     /*!< QSPI_REMAP_SIZE (Bit 0)                               */
#define SYSCFG_CR10_QSPI_REMAP_SIZE_Msk   (0x3fffUL)                /*!< QSPI_REMAP_SIZE (Bitfield-Mask: 0x3fff)               */
#define SYSCFG_CR10_I2S_MODE_SEL_Pos      (14UL)                    /*!< I2S_MODE_SEL (Bit 14)                                 */
#define SYSCFG_CR10_I2S_MODE_SEL_Msk      (0x4000UL)                /*!< I2S_MODE_SEL (Bitfield-Mask: 0x01)                    */
#define SYSCFG_CR10_I2S_WS_LEN_Pos        (15UL)                    /*!< I2S_WS_LEN (Bit 15)                                   */
#define SYSCFG_CR10_I2S_WS_LEN_Msk        (0x3f8000UL)              /*!< I2S_WS_LEN (Bitfield-Mask: 0x7f)                      */
#define SYSCFG_CR10_I2S_WS_EN_Pos         (22UL)                    /*!< I2S_WS_EN (Bit 22)                                    */
#define SYSCFG_CR10_I2S_WS_EN_Msk         (0x400000UL)              /*!< I2S_WS_EN (Bitfield-Mask: 0x01)                       */
#define SYSCFG_CR10_I2S_WS_SEL_Pos        (23UL)                    /*!< I2S_WS_SEL (Bit 23)                                   */
#define SYSCFG_CR10_I2S_WS_SEL_Msk        (0x800000UL)              /*!< I2S_WS_SEL (Bitfield-Mask: 0x01)                      */


/* =========================================================================================================================== */
/* ================                                            PWR                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define PWR_CR0_CR_Pos                    (0UL)                     /*!< CR (Bit 0)                                            */
#define PWR_CR0_CR_Msk                    (0xffffffffUL)            /*!< CR (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  CR1  ========================================================== */
#define PWR_CR1_CR_Pos                    (0UL)                     /*!< CR (Bit 0)                                            */
#define PWR_CR1_CR_Msk                    (0xffffffffUL)            /*!< CR (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  SR0  ========================================================== */
#define PWR_SR0_SR_Pos                    (0UL)                     /*!< SR (Bit 0)                                            */
#define PWR_SR0_SR_Msk                    (0xffffffffUL)            /*!< SR (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  SR1  ========================================================== */
#define PWR_SR1_SR_Pos                    (0UL)                     /*!< SR (Bit 0)                                            */
#define PWR_SR1_SR_Msk                    (0xffffffffUL)            /*!< SR (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  CR2  ========================================================== */
#define PWR_CR2_CR_Pos                    (0UL)                     /*!< CR (Bit 0)                                            */
#define PWR_CR2_CR_Msk                    (0xffffffffUL)            /*!< CR (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  CR3  ========================================================== */
#define PWR_CR3_CR_Pos                    (0UL)                     /*!< CR (Bit 0)                                            */
#define PWR_CR3_CR_Msk                    (0xffffffffUL)            /*!< CR (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  CR4  ========================================================== */
#define PWR_CR4_CR_Pos                    (0UL)                     /*!< CR (Bit 0)                                            */
#define PWR_CR4_CR_Msk                    (0xffffffffUL)            /*!< CR (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  CR5  ========================================================== */
#define PWR_CR5_CR_Pos                    (0UL)                     /*!< CR (Bit 0)                                            */
#define PWR_CR5_CR_Msk                    (0xffffffffUL)            /*!< CR (Bitfield-Mask: 0xffffffff)                        */


/* =========================================================================================================================== */
/* ================                                          TIMER0                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR1  ========================================================== */
#define TIMER0_CR1_CEN_Pos                (0UL)                     /*!< CEN (Bit 0)                                           */
#define TIMER0_CR1_CEN_Msk                (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
#define TIMER0_CR1_UDIS_Pos               (1UL)                     /*!< UDIS (Bit 1)                                          */
#define TIMER0_CR1_UDIS_Msk               (0x2UL)                   /*!< UDIS (Bitfield-Mask: 0x01)                            */
#define TIMER0_CR1_URS_Pos                (2UL)                     /*!< URS (Bit 2)                                           */
#define TIMER0_CR1_URS_Msk                (0x4UL)                   /*!< URS (Bitfield-Mask: 0x01)                             */
#define TIMER0_CR1_OPM_Pos                (3UL)                     /*!< OPM (Bit 3)                                           */
#define TIMER0_CR1_OPM_Msk                (0x8UL)                   /*!< OPM (Bitfield-Mask: 0x01)                             */
#define TIMER0_CR1_DIR_Pos                (4UL)                     /*!< DIR (Bit 4)                                           */
#define TIMER0_CR1_DIR_Msk                (0x10UL)                  /*!< DIR (Bitfield-Mask: 0x01)                             */
#define TIMER0_CR1_CMS_Pos                (5UL)                     /*!< CMS (Bit 5)                                           */
#define TIMER0_CR1_CMS_Msk                (0x60UL)                  /*!< CMS (Bitfield-Mask: 0x03)                             */
#define TIMER0_CR1_ARPE_Pos               (7UL)                     /*!< ARPE (Bit 7)                                          */
#define TIMER0_CR1_ARPE_Msk               (0x80UL)                  /*!< ARPE (Bitfield-Mask: 0x01)                            */
#define TIMER0_CR1_CKD_Pos                (8UL)                     /*!< CKD (Bit 8)                                           */
#define TIMER0_CR1_CKD_Msk                (0x300UL)                 /*!< CKD (Bitfield-Mask: 0x03)                             */
/* ==========================================================  CR2  ========================================================== */
#define TIMER0_CR2_CCDS_Pos               (3UL)                     /*!< CCDS (Bit 3)                                          */
#define TIMER0_CR2_CCDS_Msk               (0x8UL)                   /*!< CCDS (Bitfield-Mask: 0x01)                            */
#define TIMER0_CR2_MMS_Pos                (4UL)                     /*!< MMS (Bit 4)                                           */
#define TIMER0_CR2_MMS_Msk                (0x70UL)                  /*!< MMS (Bitfield-Mask: 0x07)                             */
#define TIMER0_CR2_TI0S_Pos               (7UL)                     /*!< TI0S (Bit 7)                                          */
#define TIMER0_CR2_TI0S_Msk               (0x80UL)                  /*!< TI0S (Bitfield-Mask: 0x01)                            */
/* =========================================================  SMCR  ========================================================== */
#define TIMER0_SMCR_SMS_Pos               (0UL)                     /*!< SMS (Bit 0)                                           */
#define TIMER0_SMCR_SMS_Msk               (0x7UL)                   /*!< SMS (Bitfield-Mask: 0x07)                             */
#define TIMER0_SMCR_TS_Pos                (4UL)                     /*!< TS (Bit 4)                                            */
#define TIMER0_SMCR_TS_Msk                (0x70UL)                  /*!< TS (Bitfield-Mask: 0x07)                              */
#define TIMER0_SMCR_MSM_Pos               (7UL)                     /*!< MSM (Bit 7)                                           */
#define TIMER0_SMCR_MSM_Msk               (0x80UL)                  /*!< MSM (Bitfield-Mask: 0x01)                             */
#define TIMER0_SMCR_ETF_Pos               (8UL)                     /*!< ETF (Bit 8)                                           */
#define TIMER0_SMCR_ETF_Msk               (0xf00UL)                 /*!< ETF (Bitfield-Mask: 0x0f)                             */
#define TIMER0_SMCR_ETPS_Pos              (12UL)                    /*!< ETPS (Bit 12)                                         */
#define TIMER0_SMCR_ETPS_Msk              (0x3000UL)                /*!< ETPS (Bitfield-Mask: 0x03)                            */
#define TIMER0_SMCR_ECE_Pos               (14UL)                    /*!< ECE (Bit 14)                                          */
#define TIMER0_SMCR_ECE_Msk               (0x4000UL)                /*!< ECE (Bitfield-Mask: 0x01)                             */
#define TIMER0_SMCR_ETP_Pos               (15UL)                    /*!< ETP (Bit 15)                                          */
#define TIMER0_SMCR_ETP_Msk               (0x8000UL)                /*!< ETP (Bitfield-Mask: 0x01)                             */
/* =========================================================  DIER  ========================================================== */
#define TIMER0_DIER_UIE_Pos               (0UL)                     /*!< UIE (Bit 0)                                           */
#define TIMER0_DIER_UIE_Msk               (0x1UL)                   /*!< UIE (Bitfield-Mask: 0x01)                             */
#define TIMER0_DIER_CC0IE_Pos             (1UL)                     /*!< CC0IE (Bit 1)                                         */
#define TIMER0_DIER_CC0IE_Msk             (0x2UL)                   /*!< CC0IE (Bitfield-Mask: 0x01)                           */
#define TIMER0_DIER_CC1IE_Pos             (2UL)                     /*!< CC1IE (Bit 2)                                         */
#define TIMER0_DIER_CC1IE_Msk             (0x4UL)                   /*!< CC1IE (Bitfield-Mask: 0x01)                           */
#define TIMER0_DIER_CC2IE_Pos             (3UL)                     /*!< CC2IE (Bit 3)                                         */
#define TIMER0_DIER_CC2IE_Msk             (0x8UL)                   /*!< CC2IE (Bitfield-Mask: 0x01)                           */
#define TIMER0_DIER_CC3IE_Pos             (4UL)                     /*!< CC3IE (Bit 4)                                         */
#define TIMER0_DIER_CC3IE_Msk             (0x10UL)                  /*!< CC3IE (Bitfield-Mask: 0x01)                           */
#define TIMER0_DIER_TIE_Pos               (6UL)                     /*!< TIE (Bit 6)                                           */
#define TIMER0_DIER_TIE_Msk               (0x40UL)                  /*!< TIE (Bitfield-Mask: 0x01)                             */
#define TIMER0_DIER_UDE_Pos               (8UL)                     /*!< UDE (Bit 8)                                           */
#define TIMER0_DIER_UDE_Msk               (0x100UL)                 /*!< UDE (Bitfield-Mask: 0x01)                             */
#define TIMER0_DIER_CC0DE_Pos             (9UL)                     /*!< CC0DE (Bit 9)                                         */
#define TIMER0_DIER_CC0DE_Msk             (0x200UL)                 /*!< CC0DE (Bitfield-Mask: 0x01)                           */
#define TIMER0_DIER_CC1DE_Pos             (10UL)                    /*!< CC1DE (Bit 10)                                        */
#define TIMER0_DIER_CC1DE_Msk             (0x400UL)                 /*!< CC1DE (Bitfield-Mask: 0x01)                           */
#define TIMER0_DIER_CC2DE_Pos             (11UL)                    /*!< CC2DE (Bit 11)                                        */
#define TIMER0_DIER_CC2DE_Msk             (0x800UL)                 /*!< CC2DE (Bitfield-Mask: 0x01)                           */
#define TIMER0_DIER_CC3DE_Pos             (12UL)                    /*!< CC3DE (Bit 12)                                        */
#define TIMER0_DIER_CC3DE_Msk             (0x1000UL)                /*!< CC3DE (Bitfield-Mask: 0x01)                           */
#define TIMER0_DIER_TDE_Pos               (14UL)                    /*!< TDE (Bit 14)                                          */
#define TIMER0_DIER_TDE_Msk               (0x4000UL)                /*!< TDE (Bitfield-Mask: 0x01)                             */
/* ==========================================================  SR  =========================================================== */
#define TIMER0_SR_UIF_Pos                 (0UL)                     /*!< UIF (Bit 0)                                           */
#define TIMER0_SR_UIF_Msk                 (0x1UL)                   /*!< UIF (Bitfield-Mask: 0x01)                             */
#define TIMER0_SR_CC0IF_Pos               (1UL)                     /*!< CC0IF (Bit 1)                                         */
#define TIMER0_SR_CC0IF_Msk               (0x2UL)                   /*!< CC0IF (Bitfield-Mask: 0x01)                           */
#define TIMER0_SR_CC1IF_Pos               (2UL)                     /*!< CC1IF (Bit 2)                                         */
#define TIMER0_SR_CC1IF_Msk               (0x4UL)                   /*!< CC1IF (Bitfield-Mask: 0x01)                           */
#define TIMER0_SR_CC2IF_Pos               (3UL)                     /*!< CC2IF (Bit 3)                                         */
#define TIMER0_SR_CC2IF_Msk               (0x8UL)                   /*!< CC2IF (Bitfield-Mask: 0x01)                           */
#define TIMER0_SR_CC3IF_Pos               (4UL)                     /*!< CC3IF (Bit 4)                                         */
#define TIMER0_SR_CC3IF_Msk               (0x10UL)                  /*!< CC3IF (Bitfield-Mask: 0x01)                           */
#define TIMER0_SR_TIF_Pos                 (6UL)                     /*!< TIF (Bit 6)                                           */
#define TIMER0_SR_TIF_Msk                 (0x40UL)                  /*!< TIF (Bitfield-Mask: 0x01)                             */
#define TIMER0_SR_CC0OF_Pos               (9UL)                     /*!< CC0OF (Bit 9)                                         */
#define TIMER0_SR_CC0OF_Msk               (0x200UL)                 /*!< CC0OF (Bitfield-Mask: 0x01)                           */
#define TIMER0_SR_CC1OF_Pos               (10UL)                    /*!< CC1OF (Bit 10)                                        */
#define TIMER0_SR_CC1OF_Msk               (0x400UL)                 /*!< CC1OF (Bitfield-Mask: 0x01)                           */
#define TIMER0_SR_CC2OF_Pos               (11UL)                    /*!< CC2OF (Bit 11)                                        */
#define TIMER0_SR_CC2OF_Msk               (0x800UL)                 /*!< CC2OF (Bitfield-Mask: 0x01)                           */
#define TIMER0_SR_CC3OF_Pos               (12UL)                    /*!< CC3OF (Bit 12)                                        */
#define TIMER0_SR_CC3OF_Msk               (0x1000UL)                /*!< CC3OF (Bitfield-Mask: 0x01)                           */
/* ==========================================================  EGR  ========================================================== */
#define TIMER0_EGR_UG_Pos                 (0UL)                     /*!< UG (Bit 0)                                            */
#define TIMER0_EGR_UG_Msk                 (0x1UL)                   /*!< UG (Bitfield-Mask: 0x01)                              */
#define TIMER0_EGR_CC0G_Pos               (1UL)                     /*!< CC0G (Bit 1)                                          */
#define TIMER0_EGR_CC0G_Msk               (0x2UL)                   /*!< CC0G (Bitfield-Mask: 0x01)                            */
#define TIMER0_EGR_CC1G_Pos               (2UL)                     /*!< CC1G (Bit 2)                                          */
#define TIMER0_EGR_CC1G_Msk               (0x4UL)                   /*!< CC1G (Bitfield-Mask: 0x01)                            */
#define TIMER0_EGR_CC2G_Pos               (3UL)                     /*!< CC2G (Bit 3)                                          */
#define TIMER0_EGR_CC2G_Msk               (0x8UL)                   /*!< CC2G (Bitfield-Mask: 0x01)                            */
#define TIMER0_EGR_CC3G_Pos               (4UL)                     /*!< CC3G (Bit 4)                                          */
#define TIMER0_EGR_CC3G_Msk               (0x10UL)                  /*!< CC3G (Bitfield-Mask: 0x01)                            */
#define TIMER0_EGR_TG_Pos                 (6UL)                     /*!< TG (Bit 6)                                            */
#define TIMER0_EGR_TG_Msk                 (0x40UL)                  /*!< TG (Bitfield-Mask: 0x01)                              */
/* =========================================================  CCMR1  ========================================================= */
#define TIMER0_CCMR1_CC0S_Pos             (0UL)                     /*!< CC0S (Bit 0)                                          */
#define TIMER0_CCMR1_CC0S_Msk             (0x3UL)                   /*!< CC0S (Bitfield-Mask: 0x03)                            */
#define TIMER0_CCMR1_OC0FE_Pos            (2UL)                     /*!< OC0FE (Bit 2)                                         */
#define TIMER0_CCMR1_OC0FE_Msk            (0x4UL)                   /*!< OC0FE (Bitfield-Mask: 0x01)                           */
#define TIMER0_CCMR1_OC0PE_Pos            (3UL)                     /*!< OC0PE (Bit 3)                                         */
#define TIMER0_CCMR1_OC0PE_Msk            (0x8UL)                   /*!< OC0PE (Bitfield-Mask: 0x01)                           */
#define TIMER0_CCMR1_OC0M_Pos             (4UL)                     /*!< OC0M (Bit 4)                                          */
#define TIMER0_CCMR1_OC0M_Msk             (0x70UL)                  /*!< OC0M (Bitfield-Mask: 0x07)                            */
#define TIMER0_CCMR1_OC0CE_Pos            (7UL)                     /*!< OC0CE (Bit 7)                                         */
#define TIMER0_CCMR1_OC0CE_Msk            (0x80UL)                  /*!< OC0CE (Bitfield-Mask: 0x01)                           */
#define TIMER0_CCMR1_CC1S_Pos             (8UL)                     /*!< CC1S (Bit 8)                                          */
#define TIMER0_CCMR1_CC1S_Msk             (0x300UL)                 /*!< CC1S (Bitfield-Mask: 0x03)                            */
#define TIMER0_CCMR1_OC1FE_Pos            (10UL)                    /*!< OC1FE (Bit 10)                                        */
#define TIMER0_CCMR1_OC1FE_Msk            (0x400UL)                 /*!< OC1FE (Bitfield-Mask: 0x01)                           */
#define TIMER0_CCMR1_OC1PE_Pos            (11UL)                    /*!< OC1PE (Bit 11)                                        */
#define TIMER0_CCMR1_OC1PE_Msk            (0x800UL)                 /*!< OC1PE (Bitfield-Mask: 0x01)                           */
#define TIMER0_CCMR1_OC1M_Pos             (12UL)                    /*!< OC1M (Bit 12)                                         */
#define TIMER0_CCMR1_OC1M_Msk             (0x7000UL)                /*!< OC1M (Bitfield-Mask: 0x07)                            */
#define TIMER0_CCMR1_OC1CE_Pos            (15UL)                    /*!< OC1CE (Bit 15)                                        */
#define TIMER0_CCMR1_OC1CE_Msk            (0x8000UL)                /*!< OC1CE (Bitfield-Mask: 0x01)                           */
/* =========================================================  CCMR2  ========================================================= */
#define TIMER0_CCMR2_CC2S_Pos             (0UL)                     /*!< CC2S (Bit 0)                                          */
#define TIMER0_CCMR2_CC2S_Msk             (0x3UL)                   /*!< CC2S (Bitfield-Mask: 0x03)                            */
#define TIMER0_CCMR2_OC2FE_Pos            (2UL)                     /*!< OC2FE (Bit 2)                                         */
#define TIMER0_CCMR2_OC2FE_Msk            (0x4UL)                   /*!< OC2FE (Bitfield-Mask: 0x01)                           */
#define TIMER0_CCMR2_OC2PE_Pos            (3UL)                     /*!< OC2PE (Bit 3)                                         */
#define TIMER0_CCMR2_OC2PE_Msk            (0x8UL)                   /*!< OC2PE (Bitfield-Mask: 0x01)                           */
#define TIMER0_CCMR2_OC2M_Pos             (4UL)                     /*!< OC2M (Bit 4)                                          */
#define TIMER0_CCMR2_OC2M_Msk             (0x70UL)                  /*!< OC2M (Bitfield-Mask: 0x07)                            */
#define TIMER0_CCMR2_OC2CE_Pos            (7UL)                     /*!< OC2CE (Bit 7)                                         */
#define TIMER0_CCMR2_OC2CE_Msk            (0x80UL)                  /*!< OC2CE (Bitfield-Mask: 0x01)                           */
#define TIMER0_CCMR2_CC3S_Pos             (8UL)                     /*!< CC3S (Bit 8)                                          */
#define TIMER0_CCMR2_CC3S_Msk             (0x300UL)                 /*!< CC3S (Bitfield-Mask: 0x03)                            */
#define TIMER0_CCMR2_OC3FE_Pos            (10UL)                    /*!< OC3FE (Bit 10)                                        */
#define TIMER0_CCMR2_OC3FE_Msk            (0x400UL)                 /*!< OC3FE (Bitfield-Mask: 0x01)                           */
#define TIMER0_CCMR2_OC3PE_Pos            (11UL)                    /*!< OC3PE (Bit 11)                                        */
#define TIMER0_CCMR2_OC3PE_Msk            (0x800UL)                 /*!< OC3PE (Bitfield-Mask: 0x01)                           */
#define TIMER0_CCMR2_OC3M_Pos             (12UL)                    /*!< OC3M (Bit 12)                                         */
#define TIMER0_CCMR2_OC3M_Msk             (0x7000UL)                /*!< OC3M (Bitfield-Mask: 0x07)                            */
#define TIMER0_CCMR2_OC3CE_Pos            (15UL)                    /*!< OC3CE (Bit 15)                                        */
#define TIMER0_CCMR2_OC3CE_Msk            (0x8000UL)                /*!< OC3CE (Bitfield-Mask: 0x01)                           */
/* =========================================================  CCER  ========================================================== */
#define TIMER0_CCER_CC0E_Pos              (0UL)                     /*!< CC0E (Bit 0)                                          */
#define TIMER0_CCER_CC0E_Msk              (0x1UL)                   /*!< CC0E (Bitfield-Mask: 0x01)                            */
#define TIMER0_CCER_CC0P_Pos              (1UL)                     /*!< CC0P (Bit 1)                                          */
#define TIMER0_CCER_CC0P_Msk              (0x2UL)                   /*!< CC0P (Bitfield-Mask: 0x01)                            */
#define TIMER0_CCER_CC0NP_Pos             (3UL)                     /*!< CC0NP (Bit 3)                                         */
#define TIMER0_CCER_CC0NP_Msk             (0x8UL)                   /*!< CC0NP (Bitfield-Mask: 0x01)                           */
#define TIMER0_CCER_CC1E_Pos              (4UL)                     /*!< CC1E (Bit 4)                                          */
#define TIMER0_CCER_CC1E_Msk              (0x10UL)                  /*!< CC1E (Bitfield-Mask: 0x01)                            */
#define TIMER0_CCER_CC1P_Pos              (5UL)                     /*!< CC1P (Bit 5)                                          */
#define TIMER0_CCER_CC1P_Msk              (0x20UL)                  /*!< CC1P (Bitfield-Mask: 0x01)                            */
#define TIMER0_CCER_CC1NP_Pos             (7UL)                     /*!< CC1NP (Bit 7)                                         */
#define TIMER0_CCER_CC1NP_Msk             (0x80UL)                  /*!< CC1NP (Bitfield-Mask: 0x01)                           */
#define TIMER0_CCER_CC2E_Pos              (8UL)                     /*!< CC2E (Bit 8)                                          */
#define TIMER0_CCER_CC2E_Msk              (0x100UL)                 /*!< CC2E (Bitfield-Mask: 0x01)                            */
#define TIMER0_CCER_CC2P_Pos              (9UL)                     /*!< CC2P (Bit 9)                                          */
#define TIMER0_CCER_CC2P_Msk              (0x200UL)                 /*!< CC2P (Bitfield-Mask: 0x01)                            */
#define TIMER0_CCER_CC2NP_Pos             (11UL)                    /*!< CC2NP (Bit 11)                                        */
#define TIMER0_CCER_CC2NP_Msk             (0x800UL)                 /*!< CC2NP (Bitfield-Mask: 0x01)                           */
#define TIMER0_CCER_CC3E_Pos              (12UL)                    /*!< CC3E (Bit 12)                                         */
#define TIMER0_CCER_CC3E_Msk              (0x1000UL)                /*!< CC3E (Bitfield-Mask: 0x01)                            */
#define TIMER0_CCER_CC3P_Pos              (13UL)                    /*!< CC3P (Bit 13)                                         */
#define TIMER0_CCER_CC3P_Msk              (0x2000UL)                /*!< CC3P (Bitfield-Mask: 0x01)                            */
#define TIMER0_CCER_CC3NP_Pos             (15UL)                    /*!< CC3NP (Bit 15)                                        */
#define TIMER0_CCER_CC3NP_Msk             (0x8000UL)                /*!< CC3NP (Bitfield-Mask: 0x01)                           */
/* ==========================================================  CNT  ========================================================== */
#define TIMER0_CNT_CNT_Pos                (0UL)                     /*!< CNT (Bit 0)                                           */
#define TIMER0_CNT_CNT_Msk                (0xffffUL)                /*!< CNT (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  PSC  ========================================================== */
#define TIMER0_PSC_PSC_Pos                (0UL)                     /*!< PSC (Bit 0)                                           */
#define TIMER0_PSC_PSC_Msk                (0xffffUL)                /*!< PSC (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  ARR  ========================================================== */
#define TIMER0_ARR_ARR_Pos                (0UL)                     /*!< ARR (Bit 0)                                           */
#define TIMER0_ARR_ARR_Msk                (0xffffUL)                /*!< ARR (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CCR0  ========================================================== */
#define TIMER0_CCR0_CCR_Pos               (0UL)                     /*!< CCR (Bit 0)                                           */
#define TIMER0_CCR0_CCR_Msk               (0xffffUL)                /*!< CCR (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CCR1  ========================================================== */
#define TIMER0_CCR1_CCR_Pos               (0UL)                     /*!< CCR (Bit 0)                                           */
#define TIMER0_CCR1_CCR_Msk               (0xffffUL)                /*!< CCR (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CCR2  ========================================================== */
#define TIMER0_CCR2_CCR_Pos               (0UL)                     /*!< CCR (Bit 0)                                           */
#define TIMER0_CCR2_CCR_Msk               (0xffffUL)                /*!< CCR (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CCR3  ========================================================== */
#define TIMER0_CCR3_CCR_Pos               (0UL)                     /*!< CCR (Bit 0)                                           */
#define TIMER0_CCR3_CCR_Msk               (0xffffUL)                /*!< CCR (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  DCR  ========================================================== */
#define TIMER0_DCR_DBA_Pos                (0UL)                     /*!< DBA (Bit 0)                                           */
#define TIMER0_DCR_DBA_Msk                (0x1fUL)                  /*!< DBA (Bitfield-Mask: 0x1f)                             */
#define TIMER0_DCR_DBL_Pos                (8UL)                     /*!< DBL (Bit 8)                                           */
#define TIMER0_DCR_DBL_Msk                (0x1f00UL)                /*!< DBL (Bitfield-Mask: 0x1f)                             */
/* =========================================================  DMAR  ========================================================== */
#define TIMER0_DMAR_DMAR_Pos              (0UL)                     /*!< DMAR (Bit 0)                                          */
#define TIMER0_DMAR_DMAR_Msk              (0xffffUL)                /*!< DMAR (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  OR  =========================================================== */
#define TIMER0_OR_TI0_RMP_Pos             (0UL)                     /*!< TI0_RMP (Bit 0)                                       */
#define TIMER0_OR_TI0_RMP_Msk             (0xfUL)                   /*!< TI0_RMP (Bitfield-Mask: 0x0f)                         */
#define TIMER0_OR_TI3_RMP_Pos             (4UL)                     /*!< TI3_RMP (Bit 4)                                       */
#define TIMER0_OR_TI3_RMP_Msk             (0x70UL)                  /*!< TI3_RMP (Bitfield-Mask: 0x07)                         */
#define TIMER0_OR_ETR_RMP_Pos             (7UL)                     /*!< ETR_RMP (Bit 7)                                       */
#define TIMER0_OR_ETR_RMP_Msk             (0x780UL)                 /*!< ETR_RMP (Bitfield-Mask: 0x0f)                         */


/* =========================================================================================================================== */
/* ================                                          TIMER1                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR1  ========================================================== */
#define TIMER1_CR1_CEN_Pos                (0UL)                     /*!< CEN (Bit 0)                                           */
#define TIMER1_CR1_CEN_Msk                (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
#define TIMER1_CR1_UDIS_Pos               (1UL)                     /*!< UDIS (Bit 1)                                          */
#define TIMER1_CR1_UDIS_Msk               (0x2UL)                   /*!< UDIS (Bitfield-Mask: 0x01)                            */
#define TIMER1_CR1_URS_Pos                (2UL)                     /*!< URS (Bit 2)                                           */
#define TIMER1_CR1_URS_Msk                (0x4UL)                   /*!< URS (Bitfield-Mask: 0x01)                             */
#define TIMER1_CR1_OPM_Pos                (3UL)                     /*!< OPM (Bit 3)                                           */
#define TIMER1_CR1_OPM_Msk                (0x8UL)                   /*!< OPM (Bitfield-Mask: 0x01)                             */
#define TIMER1_CR1_DIR_Pos                (4UL)                     /*!< DIR (Bit 4)                                           */
#define TIMER1_CR1_DIR_Msk                (0x10UL)                  /*!< DIR (Bitfield-Mask: 0x01)                             */
#define TIMER1_CR1_CMS_Pos                (5UL)                     /*!< CMS (Bit 5)                                           */
#define TIMER1_CR1_CMS_Msk                (0x60UL)                  /*!< CMS (Bitfield-Mask: 0x03)                             */
#define TIMER1_CR1_ARPE_Pos               (7UL)                     /*!< ARPE (Bit 7)                                          */
#define TIMER1_CR1_ARPE_Msk               (0x80UL)                  /*!< ARPE (Bitfield-Mask: 0x01)                            */
#define TIMER1_CR1_CKD_Pos                (8UL)                     /*!< CKD (Bit 8)                                           */
#define TIMER1_CR1_CKD_Msk                (0x300UL)                 /*!< CKD (Bitfield-Mask: 0x03)                             */
/* ==========================================================  CR2  ========================================================== */
#define TIMER1_CR2_CCDS_Pos               (3UL)                     /*!< CCDS (Bit 3)                                          */
#define TIMER1_CR2_CCDS_Msk               (0x8UL)                   /*!< CCDS (Bitfield-Mask: 0x01)                            */
#define TIMER1_CR2_MMS_Pos                (4UL)                     /*!< MMS (Bit 4)                                           */
#define TIMER1_CR2_MMS_Msk                (0x70UL)                  /*!< MMS (Bitfield-Mask: 0x07)                             */
#define TIMER1_CR2_TI0S_Pos               (7UL)                     /*!< TI0S (Bit 7)                                          */
#define TIMER1_CR2_TI0S_Msk               (0x80UL)                  /*!< TI0S (Bitfield-Mask: 0x01)                            */
/* =========================================================  SMCR  ========================================================== */
#define TIMER1_SMCR_SMS_Pos               (0UL)                     /*!< SMS (Bit 0)                                           */
#define TIMER1_SMCR_SMS_Msk               (0x7UL)                   /*!< SMS (Bitfield-Mask: 0x07)                             */
#define TIMER1_SMCR_TS_Pos                (4UL)                     /*!< TS (Bit 4)                                            */
#define TIMER1_SMCR_TS_Msk                (0x70UL)                  /*!< TS (Bitfield-Mask: 0x07)                              */
#define TIMER1_SMCR_MSM_Pos               (7UL)                     /*!< MSM (Bit 7)                                           */
#define TIMER1_SMCR_MSM_Msk               (0x80UL)                  /*!< MSM (Bitfield-Mask: 0x01)                             */
#define TIMER1_SMCR_ETF_Pos               (8UL)                     /*!< ETF (Bit 8)                                           */
#define TIMER1_SMCR_ETF_Msk               (0xf00UL)                 /*!< ETF (Bitfield-Mask: 0x0f)                             */
#define TIMER1_SMCR_ETPS_Pos              (12UL)                    /*!< ETPS (Bit 12)                                         */
#define TIMER1_SMCR_ETPS_Msk              (0x3000UL)                /*!< ETPS (Bitfield-Mask: 0x03)                            */
#define TIMER1_SMCR_ECE_Pos               (14UL)                    /*!< ECE (Bit 14)                                          */
#define TIMER1_SMCR_ECE_Msk               (0x4000UL)                /*!< ECE (Bitfield-Mask: 0x01)                             */
#define TIMER1_SMCR_ETP_Pos               (15UL)                    /*!< ETP (Bit 15)                                          */
#define TIMER1_SMCR_ETP_Msk               (0x8000UL)                /*!< ETP (Bitfield-Mask: 0x01)                             */
/* =========================================================  DIER  ========================================================== */
#define TIMER1_DIER_UIE_Pos               (0UL)                     /*!< UIE (Bit 0)                                           */
#define TIMER1_DIER_UIE_Msk               (0x1UL)                   /*!< UIE (Bitfield-Mask: 0x01)                             */
#define TIMER1_DIER_CC0IE_Pos             (1UL)                     /*!< CC0IE (Bit 1)                                         */
#define TIMER1_DIER_CC0IE_Msk             (0x2UL)                   /*!< CC0IE (Bitfield-Mask: 0x01)                           */
#define TIMER1_DIER_CC1IE_Pos             (2UL)                     /*!< CC1IE (Bit 2)                                         */
#define TIMER1_DIER_CC1IE_Msk             (0x4UL)                   /*!< CC1IE (Bitfield-Mask: 0x01)                           */
#define TIMER1_DIER_CC2IE_Pos             (3UL)                     /*!< CC2IE (Bit 3)                                         */
#define TIMER1_DIER_CC2IE_Msk             (0x8UL)                   /*!< CC2IE (Bitfield-Mask: 0x01)                           */
#define TIMER1_DIER_CC3IE_Pos             (4UL)                     /*!< CC3IE (Bit 4)                                         */
#define TIMER1_DIER_CC3IE_Msk             (0x10UL)                  /*!< CC3IE (Bitfield-Mask: 0x01)                           */
#define TIMER1_DIER_TIE_Pos               (6UL)                     /*!< TIE (Bit 6)                                           */
#define TIMER1_DIER_TIE_Msk               (0x40UL)                  /*!< TIE (Bitfield-Mask: 0x01)                             */
#define TIMER1_DIER_UDE_Pos               (8UL)                     /*!< UDE (Bit 8)                                           */
#define TIMER1_DIER_UDE_Msk               (0x100UL)                 /*!< UDE (Bitfield-Mask: 0x01)                             */
#define TIMER1_DIER_CC0DE_Pos             (9UL)                     /*!< CC0DE (Bit 9)                                         */
#define TIMER1_DIER_CC0DE_Msk             (0x200UL)                 /*!< CC0DE (Bitfield-Mask: 0x01)                           */
#define TIMER1_DIER_CC1DE_Pos             (10UL)                    /*!< CC1DE (Bit 10)                                        */
#define TIMER1_DIER_CC1DE_Msk             (0x400UL)                 /*!< CC1DE (Bitfield-Mask: 0x01)                           */
#define TIMER1_DIER_CC2DE_Pos             (11UL)                    /*!< CC2DE (Bit 11)                                        */
#define TIMER1_DIER_CC2DE_Msk             (0x800UL)                 /*!< CC2DE (Bitfield-Mask: 0x01)                           */
#define TIMER1_DIER_CC3DE_Pos             (12UL)                    /*!< CC3DE (Bit 12)                                        */
#define TIMER1_DIER_CC3DE_Msk             (0x1000UL)                /*!< CC3DE (Bitfield-Mask: 0x01)                           */
#define TIMER1_DIER_TDE_Pos               (14UL)                    /*!< TDE (Bit 14)                                          */
#define TIMER1_DIER_TDE_Msk               (0x4000UL)                /*!< TDE (Bitfield-Mask: 0x01)                             */
/* ==========================================================  SR  =========================================================== */
#define TIMER1_SR_UIF_Pos                 (0UL)                     /*!< UIF (Bit 0)                                           */
#define TIMER1_SR_UIF_Msk                 (0x1UL)                   /*!< UIF (Bitfield-Mask: 0x01)                             */
#define TIMER1_SR_CC0IF_Pos               (1UL)                     /*!< CC0IF (Bit 1)                                         */
#define TIMER1_SR_CC0IF_Msk               (0x2UL)                   /*!< CC0IF (Bitfield-Mask: 0x01)                           */
#define TIMER1_SR_CC1IF_Pos               (2UL)                     /*!< CC1IF (Bit 2)                                         */
#define TIMER1_SR_CC1IF_Msk               (0x4UL)                   /*!< CC1IF (Bitfield-Mask: 0x01)                           */
#define TIMER1_SR_CC2IF_Pos               (3UL)                     /*!< CC2IF (Bit 3)                                         */
#define TIMER1_SR_CC2IF_Msk               (0x8UL)                   /*!< CC2IF (Bitfield-Mask: 0x01)                           */
#define TIMER1_SR_CC3IF_Pos               (4UL)                     /*!< CC3IF (Bit 4)                                         */
#define TIMER1_SR_CC3IF_Msk               (0x10UL)                  /*!< CC3IF (Bitfield-Mask: 0x01)                           */
#define TIMER1_SR_TIF_Pos                 (6UL)                     /*!< TIF (Bit 6)                                           */
#define TIMER1_SR_TIF_Msk                 (0x40UL)                  /*!< TIF (Bitfield-Mask: 0x01)                             */
#define TIMER1_SR_CC0OF_Pos               (9UL)                     /*!< CC0OF (Bit 9)                                         */
#define TIMER1_SR_CC0OF_Msk               (0x200UL)                 /*!< CC0OF (Bitfield-Mask: 0x01)                           */
#define TIMER1_SR_CC1OF_Pos               (10UL)                    /*!< CC1OF (Bit 10)                                        */
#define TIMER1_SR_CC1OF_Msk               (0x400UL)                 /*!< CC1OF (Bitfield-Mask: 0x01)                           */
#define TIMER1_SR_CC2OF_Pos               (11UL)                    /*!< CC2OF (Bit 11)                                        */
#define TIMER1_SR_CC2OF_Msk               (0x800UL)                 /*!< CC2OF (Bitfield-Mask: 0x01)                           */
#define TIMER1_SR_CC3OF_Pos               (12UL)                    /*!< CC3OF (Bit 12)                                        */
#define TIMER1_SR_CC3OF_Msk               (0x1000UL)                /*!< CC3OF (Bitfield-Mask: 0x01)                           */
/* ==========================================================  EGR  ========================================================== */
#define TIMER1_EGR_UG_Pos                 (0UL)                     /*!< UG (Bit 0)                                            */
#define TIMER1_EGR_UG_Msk                 (0x1UL)                   /*!< UG (Bitfield-Mask: 0x01)                              */
#define TIMER1_EGR_CC0G_Pos               (1UL)                     /*!< CC0G (Bit 1)                                          */
#define TIMER1_EGR_CC0G_Msk               (0x2UL)                   /*!< CC0G (Bitfield-Mask: 0x01)                            */
#define TIMER1_EGR_CC1G_Pos               (2UL)                     /*!< CC1G (Bit 2)                                          */
#define TIMER1_EGR_CC1G_Msk               (0x4UL)                   /*!< CC1G (Bitfield-Mask: 0x01)                            */
#define TIMER1_EGR_CC2G_Pos               (3UL)                     /*!< CC2G (Bit 3)                                          */
#define TIMER1_EGR_CC2G_Msk               (0x8UL)                   /*!< CC2G (Bitfield-Mask: 0x01)                            */
#define TIMER1_EGR_CC3G_Pos               (4UL)                     /*!< CC3G (Bit 4)                                          */
#define TIMER1_EGR_CC3G_Msk               (0x10UL)                  /*!< CC3G (Bitfield-Mask: 0x01)                            */
#define TIMER1_EGR_TG_Pos                 (6UL)                     /*!< TG (Bit 6)                                            */
#define TIMER1_EGR_TG_Msk                 (0x40UL)                  /*!< TG (Bitfield-Mask: 0x01)                              */
/* =========================================================  CCMR1  ========================================================= */
#define TIMER1_CCMR1_CC0S_Pos             (0UL)                     /*!< CC0S (Bit 0)                                          */
#define TIMER1_CCMR1_CC0S_Msk             (0x3UL)                   /*!< CC0S (Bitfield-Mask: 0x03)                            */
#define TIMER1_CCMR1_OC0FE_Pos            (2UL)                     /*!< OC0FE (Bit 2)                                         */
#define TIMER1_CCMR1_OC0FE_Msk            (0x4UL)                   /*!< OC0FE (Bitfield-Mask: 0x01)                           */
#define TIMER1_CCMR1_OC0PE_Pos            (3UL)                     /*!< OC0PE (Bit 3)                                         */
#define TIMER1_CCMR1_OC0PE_Msk            (0x8UL)                   /*!< OC0PE (Bitfield-Mask: 0x01)                           */
#define TIMER1_CCMR1_OC0M_Pos             (4UL)                     /*!< OC0M (Bit 4)                                          */
#define TIMER1_CCMR1_OC0M_Msk             (0x70UL)                  /*!< OC0M (Bitfield-Mask: 0x07)                            */
#define TIMER1_CCMR1_OC0CE_Pos            (7UL)                     /*!< OC0CE (Bit 7)                                         */
#define TIMER1_CCMR1_OC0CE_Msk            (0x80UL)                  /*!< OC0CE (Bitfield-Mask: 0x01)                           */
#define TIMER1_CCMR1_CC1S_Pos             (8UL)                     /*!< CC1S (Bit 8)                                          */
#define TIMER1_CCMR1_CC1S_Msk             (0x300UL)                 /*!< CC1S (Bitfield-Mask: 0x03)                            */
#define TIMER1_CCMR1_OC1FE_Pos            (10UL)                    /*!< OC1FE (Bit 10)                                        */
#define TIMER1_CCMR1_OC1FE_Msk            (0x400UL)                 /*!< OC1FE (Bitfield-Mask: 0x01)                           */
#define TIMER1_CCMR1_OC1PE_Pos            (11UL)                    /*!< OC1PE (Bit 11)                                        */
#define TIMER1_CCMR1_OC1PE_Msk            (0x800UL)                 /*!< OC1PE (Bitfield-Mask: 0x01)                           */
#define TIMER1_CCMR1_OC1M_Pos             (12UL)                    /*!< OC1M (Bit 12)                                         */
#define TIMER1_CCMR1_OC1M_Msk             (0x7000UL)                /*!< OC1M (Bitfield-Mask: 0x07)                            */
#define TIMER1_CCMR1_OC1CE_Pos            (15UL)                    /*!< OC1CE (Bit 15)                                        */
#define TIMER1_CCMR1_OC1CE_Msk            (0x8000UL)                /*!< OC1CE (Bitfield-Mask: 0x01)                           */
/* =========================================================  CCMR2  ========================================================= */
#define TIMER1_CCMR2_CC2S_Pos             (0UL)                     /*!< CC2S (Bit 0)                                          */
#define TIMER1_CCMR2_CC2S_Msk             (0x3UL)                   /*!< CC2S (Bitfield-Mask: 0x03)                            */
#define TIMER1_CCMR2_OC2FE_Pos            (2UL)                     /*!< OC2FE (Bit 2)                                         */
#define TIMER1_CCMR2_OC2FE_Msk            (0x4UL)                   /*!< OC2FE (Bitfield-Mask: 0x01)                           */
#define TIMER1_CCMR2_OC2PE_Pos            (3UL)                     /*!< OC2PE (Bit 3)                                         */
#define TIMER1_CCMR2_OC2PE_Msk            (0x8UL)                   /*!< OC2PE (Bitfield-Mask: 0x01)                           */
#define TIMER1_CCMR2_OC2M_Pos             (4UL)                     /*!< OC2M (Bit 4)                                          */
#define TIMER1_CCMR2_OC2M_Msk             (0x70UL)                  /*!< OC2M (Bitfield-Mask: 0x07)                            */
#define TIMER1_CCMR2_OC2CE_Pos            (7UL)                     /*!< OC2CE (Bit 7)                                         */
#define TIMER1_CCMR2_OC2CE_Msk            (0x80UL)                  /*!< OC2CE (Bitfield-Mask: 0x01)                           */
#define TIMER1_CCMR2_CC3S_Pos             (8UL)                     /*!< CC3S (Bit 8)                                          */
#define TIMER1_CCMR2_CC3S_Msk             (0x300UL)                 /*!< CC3S (Bitfield-Mask: 0x03)                            */
#define TIMER1_CCMR2_OC3FE_Pos            (10UL)                    /*!< OC3FE (Bit 10)                                        */
#define TIMER1_CCMR2_OC3FE_Msk            (0x400UL)                 /*!< OC3FE (Bitfield-Mask: 0x01)                           */
#define TIMER1_CCMR2_OC3PE_Pos            (11UL)                    /*!< OC3PE (Bit 11)                                        */
#define TIMER1_CCMR2_OC3PE_Msk            (0x800UL)                 /*!< OC3PE (Bitfield-Mask: 0x01)                           */
#define TIMER1_CCMR2_OC3M_Pos             (12UL)                    /*!< OC3M (Bit 12)                                         */
#define TIMER1_CCMR2_OC3M_Msk             (0x7000UL)                /*!< OC3M (Bitfield-Mask: 0x07)                            */
#define TIMER1_CCMR2_OC3CE_Pos            (15UL)                    /*!< OC3CE (Bit 15)                                        */
#define TIMER1_CCMR2_OC3CE_Msk            (0x8000UL)                /*!< OC3CE (Bitfield-Mask: 0x01)                           */
/* =========================================================  CCER  ========================================================== */
#define TIMER1_CCER_CC0E_Pos              (0UL)                     /*!< CC0E (Bit 0)                                          */
#define TIMER1_CCER_CC0E_Msk              (0x1UL)                   /*!< CC0E (Bitfield-Mask: 0x01)                            */
#define TIMER1_CCER_CC0P_Pos              (1UL)                     /*!< CC0P (Bit 1)                                          */
#define TIMER1_CCER_CC0P_Msk              (0x2UL)                   /*!< CC0P (Bitfield-Mask: 0x01)                            */
#define TIMER1_CCER_CC0NP_Pos             (3UL)                     /*!< CC0NP (Bit 3)                                         */
#define TIMER1_CCER_CC0NP_Msk             (0x8UL)                   /*!< CC0NP (Bitfield-Mask: 0x01)                           */
#define TIMER1_CCER_CC1E_Pos              (4UL)                     /*!< CC1E (Bit 4)                                          */
#define TIMER1_CCER_CC1E_Msk              (0x10UL)                  /*!< CC1E (Bitfield-Mask: 0x01)                            */
#define TIMER1_CCER_CC1P_Pos              (5UL)                     /*!< CC1P (Bit 5)                                          */
#define TIMER1_CCER_CC1P_Msk              (0x20UL)                  /*!< CC1P (Bitfield-Mask: 0x01)                            */
#define TIMER1_CCER_CC1NP_Pos             (7UL)                     /*!< CC1NP (Bit 7)                                         */
#define TIMER1_CCER_CC1NP_Msk             (0x80UL)                  /*!< CC1NP (Bitfield-Mask: 0x01)                           */
#define TIMER1_CCER_CC2E_Pos              (8UL)                     /*!< CC2E (Bit 8)                                          */
#define TIMER1_CCER_CC2E_Msk              (0x100UL)                 /*!< CC2E (Bitfield-Mask: 0x01)                            */
#define TIMER1_CCER_CC2P_Pos              (9UL)                     /*!< CC2P (Bit 9)                                          */
#define TIMER1_CCER_CC2P_Msk              (0x200UL)                 /*!< CC2P (Bitfield-Mask: 0x01)                            */
#define TIMER1_CCER_CC2NP_Pos             (11UL)                    /*!< CC2NP (Bit 11)                                        */
#define TIMER1_CCER_CC2NP_Msk             (0x800UL)                 /*!< CC2NP (Bitfield-Mask: 0x01)                           */
#define TIMER1_CCER_CC3E_Pos              (12UL)                    /*!< CC3E (Bit 12)                                         */
#define TIMER1_CCER_CC3E_Msk              (0x1000UL)                /*!< CC3E (Bitfield-Mask: 0x01)                            */
#define TIMER1_CCER_CC3P_Pos              (13UL)                    /*!< CC3P (Bit 13)                                         */
#define TIMER1_CCER_CC3P_Msk              (0x2000UL)                /*!< CC3P (Bitfield-Mask: 0x01)                            */
#define TIMER1_CCER_CC3NP_Pos             (15UL)                    /*!< CC3NP (Bit 15)                                        */
#define TIMER1_CCER_CC3NP_Msk             (0x8000UL)                /*!< CC3NP (Bitfield-Mask: 0x01)                           */
/* ==========================================================  CNT  ========================================================== */
#define TIMER1_CNT_CNT_Pos                (0UL)                     /*!< CNT (Bit 0)                                           */
#define TIMER1_CNT_CNT_Msk                (0xffffUL)                /*!< CNT (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  PSC  ========================================================== */
#define TIMER1_PSC_PSC_Pos                (0UL)                     /*!< PSC (Bit 0)                                           */
#define TIMER1_PSC_PSC_Msk                (0xffffUL)                /*!< PSC (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  ARR  ========================================================== */
#define TIMER1_ARR_ARR_Pos                (0UL)                     /*!< ARR (Bit 0)                                           */
#define TIMER1_ARR_ARR_Msk                (0xffffUL)                /*!< ARR (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CCR0  ========================================================== */
#define TIMER1_CCR0_CCR_Pos               (0UL)                     /*!< CCR (Bit 0)                                           */
#define TIMER1_CCR0_CCR_Msk               (0xffffUL)                /*!< CCR (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CCR1  ========================================================== */
#define TIMER1_CCR1_CCR_Pos               (0UL)                     /*!< CCR (Bit 0)                                           */
#define TIMER1_CCR1_CCR_Msk               (0xffffUL)                /*!< CCR (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CCR2  ========================================================== */
#define TIMER1_CCR2_CCR_Pos               (0UL)                     /*!< CCR (Bit 0)                                           */
#define TIMER1_CCR2_CCR_Msk               (0xffffUL)                /*!< CCR (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CCR3  ========================================================== */
#define TIMER1_CCR3_CCR_Pos               (0UL)                     /*!< CCR (Bit 0)                                           */
#define TIMER1_CCR3_CCR_Msk               (0xffffUL)                /*!< CCR (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  DCR  ========================================================== */
#define TIMER1_DCR_DBA_Pos                (0UL)                     /*!< DBA (Bit 0)                                           */
#define TIMER1_DCR_DBA_Msk                (0x1fUL)                  /*!< DBA (Bitfield-Mask: 0x1f)                             */
#define TIMER1_DCR_DBL_Pos                (8UL)                     /*!< DBL (Bit 8)                                           */
#define TIMER1_DCR_DBL_Msk                (0x1f00UL)                /*!< DBL (Bitfield-Mask: 0x1f)                             */
/* =========================================================  DMAR  ========================================================== */
#define TIMER1_DMAR_DMAR_Pos              (0UL)                     /*!< DMAR (Bit 0)                                          */
#define TIMER1_DMAR_DMAR_Msk              (0xffffUL)                /*!< DMAR (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  OR  =========================================================== */
#define TIMER1_OR_TI2_RMP_Pos             (0UL)                     /*!< TI2_RMP (Bit 0)                                       */
#define TIMER1_OR_TI2_RMP_Msk             (0x3UL)                   /*!< TI2_RMP (Bitfield-Mask: 0x03)                         */


/* =========================================================================================================================== */
/* ================                                          TIMER2                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR1  ========================================================== */
#define TIMER2_CR1_CEN_Pos                (0UL)                     /*!< CEN (Bit 0)                                           */
#define TIMER2_CR1_CEN_Msk                (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
#define TIMER2_CR1_UDIS_Pos               (1UL)                     /*!< UDIS (Bit 1)                                          */
#define TIMER2_CR1_UDIS_Msk               (0x2UL)                   /*!< UDIS (Bitfield-Mask: 0x01)                            */
#define TIMER2_CR1_URS_Pos                (2UL)                     /*!< URS (Bit 2)                                           */
#define TIMER2_CR1_URS_Msk                (0x4UL)                   /*!< URS (Bitfield-Mask: 0x01)                             */
#define TIMER2_CR1_OPM_Pos                (3UL)                     /*!< OPM (Bit 3)                                           */
#define TIMER2_CR1_OPM_Msk                (0x8UL)                   /*!< OPM (Bitfield-Mask: 0x01)                             */
#define TIMER2_CR1_DIR_Pos                (4UL)                     /*!< DIR (Bit 4)                                           */
#define TIMER2_CR1_DIR_Msk                (0x10UL)                  /*!< DIR (Bitfield-Mask: 0x01)                             */
#define TIMER2_CR1_CMS_Pos                (5UL)                     /*!< CMS (Bit 5)                                           */
#define TIMER2_CR1_CMS_Msk                (0x60UL)                  /*!< CMS (Bitfield-Mask: 0x03)                             */
#define TIMER2_CR1_ARPE_Pos               (7UL)                     /*!< ARPE (Bit 7)                                          */
#define TIMER2_CR1_ARPE_Msk               (0x80UL)                  /*!< ARPE (Bitfield-Mask: 0x01)                            */
#define TIMER2_CR1_CKD_Pos                (8UL)                     /*!< CKD (Bit 8)                                           */
#define TIMER2_CR1_CKD_Msk                (0x300UL)                 /*!< CKD (Bitfield-Mask: 0x03)                             */
/* ==========================================================  CR2  ========================================================== */
#define TIMER2_CR2_CCDS_Pos               (3UL)                     /*!< CCDS (Bit 3)                                          */
#define TIMER2_CR2_CCDS_Msk               (0x8UL)                   /*!< CCDS (Bitfield-Mask: 0x01)                            */
#define TIMER2_CR2_MMS_Pos                (4UL)                     /*!< MMS (Bit 4)                                           */
#define TIMER2_CR2_MMS_Msk                (0x70UL)                  /*!< MMS (Bitfield-Mask: 0x07)                             */
#define TIMER2_CR2_TI0S_Pos               (7UL)                     /*!< TI0S (Bit 7)                                          */
#define TIMER2_CR2_TI0S_Msk               (0x80UL)                  /*!< TI0S (Bitfield-Mask: 0x01)                            */
/* =========================================================  SMCR  ========================================================== */
#define TIMER2_SMCR_SMS_Pos               (0UL)                     /*!< SMS (Bit 0)                                           */
#define TIMER2_SMCR_SMS_Msk               (0x7UL)                   /*!< SMS (Bitfield-Mask: 0x07)                             */
#define TIMER2_SMCR_TS_Pos                (4UL)                     /*!< TS (Bit 4)                                            */
#define TIMER2_SMCR_TS_Msk                (0x70UL)                  /*!< TS (Bitfield-Mask: 0x07)                              */
#define TIMER2_SMCR_MSM_Pos               (7UL)                     /*!< MSM (Bit 7)                                           */
#define TIMER2_SMCR_MSM_Msk               (0x80UL)                  /*!< MSM (Bitfield-Mask: 0x01)                             */
#define TIMER2_SMCR_ETF_Pos               (8UL)                     /*!< ETF (Bit 8)                                           */
#define TIMER2_SMCR_ETF_Msk               (0xf00UL)                 /*!< ETF (Bitfield-Mask: 0x0f)                             */
#define TIMER2_SMCR_ETPS_Pos              (12UL)                    /*!< ETPS (Bit 12)                                         */
#define TIMER2_SMCR_ETPS_Msk              (0x3000UL)                /*!< ETPS (Bitfield-Mask: 0x03)                            */
#define TIMER2_SMCR_ECE_Pos               (14UL)                    /*!< ECE (Bit 14)                                          */
#define TIMER2_SMCR_ECE_Msk               (0x4000UL)                /*!< ECE (Bitfield-Mask: 0x01)                             */
#define TIMER2_SMCR_ETP_Pos               (15UL)                    /*!< ETP (Bit 15)                                          */
#define TIMER2_SMCR_ETP_Msk               (0x8000UL)                /*!< ETP (Bitfield-Mask: 0x01)                             */
/* =========================================================  DIER  ========================================================== */
#define TIMER2_DIER_UIE_Pos               (0UL)                     /*!< UIE (Bit 0)                                           */
#define TIMER2_DIER_UIE_Msk               (0x1UL)                   /*!< UIE (Bitfield-Mask: 0x01)                             */
#define TIMER2_DIER_CC0IE_Pos             (1UL)                     /*!< CC0IE (Bit 1)                                         */
#define TIMER2_DIER_CC0IE_Msk             (0x2UL)                   /*!< CC0IE (Bitfield-Mask: 0x01)                           */
#define TIMER2_DIER_CC1IE_Pos             (2UL)                     /*!< CC1IE (Bit 2)                                         */
#define TIMER2_DIER_CC1IE_Msk             (0x4UL)                   /*!< CC1IE (Bitfield-Mask: 0x01)                           */
#define TIMER2_DIER_CC2IE_Pos             (3UL)                     /*!< CC2IE (Bit 3)                                         */
#define TIMER2_DIER_CC2IE_Msk             (0x8UL)                   /*!< CC2IE (Bitfield-Mask: 0x01)                           */
#define TIMER2_DIER_CC3IE_Pos             (4UL)                     /*!< CC3IE (Bit 4)                                         */
#define TIMER2_DIER_CC3IE_Msk             (0x10UL)                  /*!< CC3IE (Bitfield-Mask: 0x01)                           */
#define TIMER2_DIER_TIE_Pos               (6UL)                     /*!< TIE (Bit 6)                                           */
#define TIMER2_DIER_TIE_Msk               (0x40UL)                  /*!< TIE (Bitfield-Mask: 0x01)                             */
#define TIMER2_DIER_UDE_Pos               (8UL)                     /*!< UDE (Bit 8)                                           */
#define TIMER2_DIER_UDE_Msk               (0x100UL)                 /*!< UDE (Bitfield-Mask: 0x01)                             */
#define TIMER2_DIER_CC0DE_Pos             (9UL)                     /*!< CC0DE (Bit 9)                                         */
#define TIMER2_DIER_CC0DE_Msk             (0x200UL)                 /*!< CC0DE (Bitfield-Mask: 0x01)                           */
#define TIMER2_DIER_CC1DE_Pos             (10UL)                    /*!< CC1DE (Bit 10)                                        */
#define TIMER2_DIER_CC1DE_Msk             (0x400UL)                 /*!< CC1DE (Bitfield-Mask: 0x01)                           */
#define TIMER2_DIER_CC2DE_Pos             (11UL)                    /*!< CC2DE (Bit 11)                                        */
#define TIMER2_DIER_CC2DE_Msk             (0x800UL)                 /*!< CC2DE (Bitfield-Mask: 0x01)                           */
#define TIMER2_DIER_CC3DE_Pos             (12UL)                    /*!< CC3DE (Bit 12)                                        */
#define TIMER2_DIER_CC3DE_Msk             (0x1000UL)                /*!< CC3DE (Bitfield-Mask: 0x01)                           */
#define TIMER2_DIER_TDE_Pos               (14UL)                    /*!< TDE (Bit 14)                                          */
#define TIMER2_DIER_TDE_Msk               (0x4000UL)                /*!< TDE (Bitfield-Mask: 0x01)                             */
/* ==========================================================  SR  =========================================================== */
#define TIMER2_SR_UIF_Pos                 (0UL)                     /*!< UIF (Bit 0)                                           */
#define TIMER2_SR_UIF_Msk                 (0x1UL)                   /*!< UIF (Bitfield-Mask: 0x01)                             */
#define TIMER2_SR_CC0IF_Pos               (1UL)                     /*!< CC0IF (Bit 1)                                         */
#define TIMER2_SR_CC0IF_Msk               (0x2UL)                   /*!< CC0IF (Bitfield-Mask: 0x01)                           */
#define TIMER2_SR_CC1IF_Pos               (2UL)                     /*!< CC1IF (Bit 2)                                         */
#define TIMER2_SR_CC1IF_Msk               (0x4UL)                   /*!< CC1IF (Bitfield-Mask: 0x01)                           */
#define TIMER2_SR_CC2IF_Pos               (3UL)                     /*!< CC2IF (Bit 3)                                         */
#define TIMER2_SR_CC2IF_Msk               (0x8UL)                   /*!< CC2IF (Bitfield-Mask: 0x01)                           */
#define TIMER2_SR_CC3IF_Pos               (4UL)                     /*!< CC3IF (Bit 4)                                         */
#define TIMER2_SR_CC3IF_Msk               (0x10UL)                  /*!< CC3IF (Bitfield-Mask: 0x01)                           */
#define TIMER2_SR_TIF_Pos                 (6UL)                     /*!< TIF (Bit 6)                                           */
#define TIMER2_SR_TIF_Msk                 (0x40UL)                  /*!< TIF (Bitfield-Mask: 0x01)                             */
#define TIMER2_SR_CC0OF_Pos               (9UL)                     /*!< CC0OF (Bit 9)                                         */
#define TIMER2_SR_CC0OF_Msk               (0x200UL)                 /*!< CC0OF (Bitfield-Mask: 0x01)                           */
#define TIMER2_SR_CC1OF_Pos               (10UL)                    /*!< CC1OF (Bit 10)                                        */
#define TIMER2_SR_CC1OF_Msk               (0x400UL)                 /*!< CC1OF (Bitfield-Mask: 0x01)                           */
#define TIMER2_SR_CC2OF_Pos               (11UL)                    /*!< CC2OF (Bit 11)                                        */
#define TIMER2_SR_CC2OF_Msk               (0x800UL)                 /*!< CC2OF (Bitfield-Mask: 0x01)                           */
#define TIMER2_SR_CC3OF_Pos               (12UL)                    /*!< CC3OF (Bit 12)                                        */
#define TIMER2_SR_CC3OF_Msk               (0x1000UL)                /*!< CC3OF (Bitfield-Mask: 0x01)                           */
/* ==========================================================  EGR  ========================================================== */
#define TIMER2_EGR_UG_Pos                 (0UL)                     /*!< UG (Bit 0)                                            */
#define TIMER2_EGR_UG_Msk                 (0x1UL)                   /*!< UG (Bitfield-Mask: 0x01)                              */
#define TIMER2_EGR_CC0G_Pos               (1UL)                     /*!< CC0G (Bit 1)                                          */
#define TIMER2_EGR_CC0G_Msk               (0x2UL)                   /*!< CC0G (Bitfield-Mask: 0x01)                            */
#define TIMER2_EGR_CC1G_Pos               (2UL)                     /*!< CC1G (Bit 2)                                          */
#define TIMER2_EGR_CC1G_Msk               (0x4UL)                   /*!< CC1G (Bitfield-Mask: 0x01)                            */
#define TIMER2_EGR_CC2G_Pos               (3UL)                     /*!< CC2G (Bit 3)                                          */
#define TIMER2_EGR_CC2G_Msk               (0x8UL)                   /*!< CC2G (Bitfield-Mask: 0x01)                            */
#define TIMER2_EGR_CC3G_Pos               (4UL)                     /*!< CC3G (Bit 4)                                          */
#define TIMER2_EGR_CC3G_Msk               (0x10UL)                  /*!< CC3G (Bitfield-Mask: 0x01)                            */
#define TIMER2_EGR_TG_Pos                 (6UL)                     /*!< TG (Bit 6)                                            */
#define TIMER2_EGR_TG_Msk                 (0x40UL)                  /*!< TG (Bitfield-Mask: 0x01)                              */
/* =========================================================  CCMR1  ========================================================= */
#define TIMER2_CCMR1_CC0S_Pos             (0UL)                     /*!< CC0S (Bit 0)                                          */
#define TIMER2_CCMR1_CC0S_Msk             (0x3UL)                   /*!< CC0S (Bitfield-Mask: 0x03)                            */
#define TIMER2_CCMR1_OC0FE_Pos            (2UL)                     /*!< OC0FE (Bit 2)                                         */
#define TIMER2_CCMR1_OC0FE_Msk            (0x4UL)                   /*!< OC0FE (Bitfield-Mask: 0x01)                           */
#define TIMER2_CCMR1_OC0PE_Pos            (3UL)                     /*!< OC0PE (Bit 3)                                         */
#define TIMER2_CCMR1_OC0PE_Msk            (0x8UL)                   /*!< OC0PE (Bitfield-Mask: 0x01)                           */
#define TIMER2_CCMR1_OC0M_Pos             (4UL)                     /*!< OC0M (Bit 4)                                          */
#define TIMER2_CCMR1_OC0M_Msk             (0x70UL)                  /*!< OC0M (Bitfield-Mask: 0x07)                            */
#define TIMER2_CCMR1_OC0CE_Pos            (7UL)                     /*!< OC0CE (Bit 7)                                         */
#define TIMER2_CCMR1_OC0CE_Msk            (0x80UL)                  /*!< OC0CE (Bitfield-Mask: 0x01)                           */
#define TIMER2_CCMR1_CC1S_Pos             (8UL)                     /*!< CC1S (Bit 8)                                          */
#define TIMER2_CCMR1_CC1S_Msk             (0x300UL)                 /*!< CC1S (Bitfield-Mask: 0x03)                            */
#define TIMER2_CCMR1_OC1FE_Pos            (10UL)                    /*!< OC1FE (Bit 10)                                        */
#define TIMER2_CCMR1_OC1FE_Msk            (0x400UL)                 /*!< OC1FE (Bitfield-Mask: 0x01)                           */
#define TIMER2_CCMR1_OC1PE_Pos            (11UL)                    /*!< OC1PE (Bit 11)                                        */
#define TIMER2_CCMR1_OC1PE_Msk            (0x800UL)                 /*!< OC1PE (Bitfield-Mask: 0x01)                           */
#define TIMER2_CCMR1_OC1M_Pos             (12UL)                    /*!< OC1M (Bit 12)                                         */
#define TIMER2_CCMR1_OC1M_Msk             (0x7000UL)                /*!< OC1M (Bitfield-Mask: 0x07)                            */
#define TIMER2_CCMR1_OC1CE_Pos            (15UL)                    /*!< OC1CE (Bit 15)                                        */
#define TIMER2_CCMR1_OC1CE_Msk            (0x8000UL)                /*!< OC1CE (Bitfield-Mask: 0x01)                           */
/* =========================================================  CCMR2  ========================================================= */
#define TIMER2_CCMR2_CC2S_Pos             (0UL)                     /*!< CC2S (Bit 0)                                          */
#define TIMER2_CCMR2_CC2S_Msk             (0x3UL)                   /*!< CC2S (Bitfield-Mask: 0x03)                            */
#define TIMER2_CCMR2_OC2FE_Pos            (2UL)                     /*!< OC2FE (Bit 2)                                         */
#define TIMER2_CCMR2_OC2FE_Msk            (0x4UL)                   /*!< OC2FE (Bitfield-Mask: 0x01)                           */
#define TIMER2_CCMR2_OC2PE_Pos            (3UL)                     /*!< OC2PE (Bit 3)                                         */
#define TIMER2_CCMR2_OC2PE_Msk            (0x8UL)                   /*!< OC2PE (Bitfield-Mask: 0x01)                           */
#define TIMER2_CCMR2_OC2M_Pos             (4UL)                     /*!< OC2M (Bit 4)                                          */
#define TIMER2_CCMR2_OC2M_Msk             (0x70UL)                  /*!< OC2M (Bitfield-Mask: 0x07)                            */
#define TIMER2_CCMR2_OC2CE_Pos            (7UL)                     /*!< OC2CE (Bit 7)                                         */
#define TIMER2_CCMR2_OC2CE_Msk            (0x80UL)                  /*!< OC2CE (Bitfield-Mask: 0x01)                           */
#define TIMER2_CCMR2_CC3S_Pos             (8UL)                     /*!< CC3S (Bit 8)                                          */
#define TIMER2_CCMR2_CC3S_Msk             (0x300UL)                 /*!< CC3S (Bitfield-Mask: 0x03)                            */
#define TIMER2_CCMR2_OC3FE_Pos            (10UL)                    /*!< OC3FE (Bit 10)                                        */
#define TIMER2_CCMR2_OC3FE_Msk            (0x400UL)                 /*!< OC3FE (Bitfield-Mask: 0x01)                           */
#define TIMER2_CCMR2_OC3PE_Pos            (11UL)                    /*!< OC3PE (Bit 11)                                        */
#define TIMER2_CCMR2_OC3PE_Msk            (0x800UL)                 /*!< OC3PE (Bitfield-Mask: 0x01)                           */
#define TIMER2_CCMR2_OC3M_Pos             (12UL)                    /*!< OC3M (Bit 12)                                         */
#define TIMER2_CCMR2_OC3M_Msk             (0x7000UL)                /*!< OC3M (Bitfield-Mask: 0x07)                            */
#define TIMER2_CCMR2_OC3CE_Pos            (15UL)                    /*!< OC3CE (Bit 15)                                        */
#define TIMER2_CCMR2_OC3CE_Msk            (0x8000UL)                /*!< OC3CE (Bitfield-Mask: 0x01)                           */
/* =========================================================  CCER  ========================================================== */
#define TIMER2_CCER_CC0E_Pos              (0UL)                     /*!< CC0E (Bit 0)                                          */
#define TIMER2_CCER_CC0E_Msk              (0x1UL)                   /*!< CC0E (Bitfield-Mask: 0x01)                            */
#define TIMER2_CCER_CC0P_Pos              (1UL)                     /*!< CC0P (Bit 1)                                          */
#define TIMER2_CCER_CC0P_Msk              (0x2UL)                   /*!< CC0P (Bitfield-Mask: 0x01)                            */
#define TIMER2_CCER_CC0NP_Pos             (3UL)                     /*!< CC0NP (Bit 3)                                         */
#define TIMER2_CCER_CC0NP_Msk             (0x8UL)                   /*!< CC0NP (Bitfield-Mask: 0x01)                           */
#define TIMER2_CCER_CC1E_Pos              (4UL)                     /*!< CC1E (Bit 4)                                          */
#define TIMER2_CCER_CC1E_Msk              (0x10UL)                  /*!< CC1E (Bitfield-Mask: 0x01)                            */
#define TIMER2_CCER_CC1P_Pos              (5UL)                     /*!< CC1P (Bit 5)                                          */
#define TIMER2_CCER_CC1P_Msk              (0x20UL)                  /*!< CC1P (Bitfield-Mask: 0x01)                            */
#define TIMER2_CCER_CC1NP_Pos             (7UL)                     /*!< CC1NP (Bit 7)                                         */
#define TIMER2_CCER_CC1NP_Msk             (0x80UL)                  /*!< CC1NP (Bitfield-Mask: 0x01)                           */
#define TIMER2_CCER_CC2E_Pos              (8UL)                     /*!< CC2E (Bit 8)                                          */
#define TIMER2_CCER_CC2E_Msk              (0x100UL)                 /*!< CC2E (Bitfield-Mask: 0x01)                            */
#define TIMER2_CCER_CC2P_Pos              (9UL)                     /*!< CC2P (Bit 9)                                          */
#define TIMER2_CCER_CC2P_Msk              (0x200UL)                 /*!< CC2P (Bitfield-Mask: 0x01)                            */
#define TIMER2_CCER_CC2NP_Pos             (11UL)                    /*!< CC2NP (Bit 11)                                        */
#define TIMER2_CCER_CC2NP_Msk             (0x800UL)                 /*!< CC2NP (Bitfield-Mask: 0x01)                           */
#define TIMER2_CCER_CC3E_Pos              (12UL)                    /*!< CC3E (Bit 12)                                         */
#define TIMER2_CCER_CC3E_Msk              (0x1000UL)                /*!< CC3E (Bitfield-Mask: 0x01)                            */
#define TIMER2_CCER_CC3P_Pos              (13UL)                    /*!< CC3P (Bit 13)                                         */
#define TIMER2_CCER_CC3P_Msk              (0x2000UL)                /*!< CC3P (Bitfield-Mask: 0x01)                            */
#define TIMER2_CCER_CC3NP_Pos             (15UL)                    /*!< CC3NP (Bit 15)                                        */
#define TIMER2_CCER_CC3NP_Msk             (0x8000UL)                /*!< CC3NP (Bitfield-Mask: 0x01)                           */
/* ==========================================================  CNT  ========================================================== */
#define TIMER2_CNT_CNT_Pos                (0UL)                     /*!< CNT (Bit 0)                                           */
#define TIMER2_CNT_CNT_Msk                (0xffffUL)                /*!< CNT (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  PSC  ========================================================== */
#define TIMER2_PSC_PSC_Pos                (0UL)                     /*!< PSC (Bit 0)                                           */
#define TIMER2_PSC_PSC_Msk                (0xffffUL)                /*!< PSC (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  ARR  ========================================================== */
#define TIMER2_ARR_ARR_Pos                (0UL)                     /*!< ARR (Bit 0)                                           */
#define TIMER2_ARR_ARR_Msk                (0xffffUL)                /*!< ARR (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CCR0  ========================================================== */
#define TIMER2_CCR0_CCR_Pos               (0UL)                     /*!< CCR (Bit 0)                                           */
#define TIMER2_CCR0_CCR_Msk               (0xffffUL)                /*!< CCR (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CCR1  ========================================================== */
#define TIMER2_CCR1_CCR_Pos               (0UL)                     /*!< CCR (Bit 0)                                           */
#define TIMER2_CCR1_CCR_Msk               (0xffffUL)                /*!< CCR (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CCR2  ========================================================== */
#define TIMER2_CCR2_CCR_Pos               (0UL)                     /*!< CCR (Bit 0)                                           */
#define TIMER2_CCR2_CCR_Msk               (0xffffUL)                /*!< CCR (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CCR3  ========================================================== */
#define TIMER2_CCR3_CCR_Pos               (0UL)                     /*!< CCR (Bit 0)                                           */
#define TIMER2_CCR3_CCR_Msk               (0xffffUL)                /*!< CCR (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  DCR  ========================================================== */
#define TIMER2_DCR_DBA_Pos                (0UL)                     /*!< DBA (Bit 0)                                           */
#define TIMER2_DCR_DBA_Msk                (0x1fUL)                  /*!< DBA (Bitfield-Mask: 0x1f)                             */
#define TIMER2_DCR_DBL_Pos                (8UL)                     /*!< DBL (Bit 8)                                           */
#define TIMER2_DCR_DBL_Msk                (0x1f00UL)                /*!< DBL (Bitfield-Mask: 0x1f)                             */
/* =========================================================  DMAR  ========================================================== */
#define TIMER2_DMAR_DMAR_Pos              (0UL)                     /*!< DMAR (Bit 0)                                          */
#define TIMER2_DMAR_DMAR_Msk              (0xffffUL)                /*!< DMAR (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  OR  =========================================================== */
#define TIMER2_OR_TI0_RMP_Pos             (0UL)                     /*!< TI0_RMP (Bit 0)                                       */
#define TIMER2_OR_TI0_RMP_Msk             (0x1fUL)                  /*!< TI0_RMP (Bitfield-Mask: 0x1f)                         */
#define TIMER2_OR_TI1_RMP_Pos             (5UL)                     /*!< TI1_RMP (Bit 5)                                       */
#define TIMER2_OR_TI1_RMP_Msk             (0x60UL)                  /*!< TI1_RMP (Bitfield-Mask: 0x03)                         */
#define TIMER2_OR_ETR_RMP_Pos             (7UL)                     /*!< ETR_RMP (Bit 7)                                       */
#define TIMER2_OR_ETR_RMP_Msk             (0x380UL)                 /*!< ETR_RMP (Bitfield-Mask: 0x07)                         */


/* =========================================================================================================================== */
/* ================                                          TIMER3                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR1  ========================================================== */
#define TIMER3_CR1_CEN_Pos                (0UL)                     /*!< CEN (Bit 0)                                           */
#define TIMER3_CR1_CEN_Msk                (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
#define TIMER3_CR1_UDIS_Pos               (1UL)                     /*!< UDIS (Bit 1)                                          */
#define TIMER3_CR1_UDIS_Msk               (0x2UL)                   /*!< UDIS (Bitfield-Mask: 0x01)                            */
#define TIMER3_CR1_URS_Pos                (2UL)                     /*!< URS (Bit 2)                                           */
#define TIMER3_CR1_URS_Msk                (0x4UL)                   /*!< URS (Bitfield-Mask: 0x01)                             */
#define TIMER3_CR1_OPM_Pos                (3UL)                     /*!< OPM (Bit 3)                                           */
#define TIMER3_CR1_OPM_Msk                (0x8UL)                   /*!< OPM (Bitfield-Mask: 0x01)                             */
#define TIMER3_CR1_DIR_Pos                (4UL)                     /*!< DIR (Bit 4)                                           */
#define TIMER3_CR1_DIR_Msk                (0x10UL)                  /*!< DIR (Bitfield-Mask: 0x01)                             */
#define TIMER3_CR1_CMS_Pos                (5UL)                     /*!< CMS (Bit 5)                                           */
#define TIMER3_CR1_CMS_Msk                (0x60UL)                  /*!< CMS (Bitfield-Mask: 0x03)                             */
#define TIMER3_CR1_ARPE_Pos               (7UL)                     /*!< ARPE (Bit 7)                                          */
#define TIMER3_CR1_ARPE_Msk               (0x80UL)                  /*!< ARPE (Bitfield-Mask: 0x01)                            */
#define TIMER3_CR1_CKD_Pos                (8UL)                     /*!< CKD (Bit 8)                                           */
#define TIMER3_CR1_CKD_Msk                (0x300UL)                 /*!< CKD (Bitfield-Mask: 0x03)                             */
/* ==========================================================  CR2  ========================================================== */
#define TIMER3_CR2_CCDS_Pos               (3UL)                     /*!< CCDS (Bit 3)                                          */
#define TIMER3_CR2_CCDS_Msk               (0x8UL)                   /*!< CCDS (Bitfield-Mask: 0x01)                            */
#define TIMER3_CR2_MMS_Pos                (4UL)                     /*!< MMS (Bit 4)                                           */
#define TIMER3_CR2_MMS_Msk                (0x70UL)                  /*!< MMS (Bitfield-Mask: 0x07)                             */
#define TIMER3_CR2_TI0S_Pos               (7UL)                     /*!< TI0S (Bit 7)                                          */
#define TIMER3_CR2_TI0S_Msk               (0x80UL)                  /*!< TI0S (Bitfield-Mask: 0x01)                            */
/* =========================================================  SMCR  ========================================================== */
#define TIMER3_SMCR_SMS_Pos               (0UL)                     /*!< SMS (Bit 0)                                           */
#define TIMER3_SMCR_SMS_Msk               (0x7UL)                   /*!< SMS (Bitfield-Mask: 0x07)                             */
#define TIMER3_SMCR_TS_Pos                (4UL)                     /*!< TS (Bit 4)                                            */
#define TIMER3_SMCR_TS_Msk                (0x70UL)                  /*!< TS (Bitfield-Mask: 0x07)                              */
#define TIMER3_SMCR_MSM_Pos               (7UL)                     /*!< MSM (Bit 7)                                           */
#define TIMER3_SMCR_MSM_Msk               (0x80UL)                  /*!< MSM (Bitfield-Mask: 0x01)                             */
#define TIMER3_SMCR_ETF_Pos               (8UL)                     /*!< ETF (Bit 8)                                           */
#define TIMER3_SMCR_ETF_Msk               (0xf00UL)                 /*!< ETF (Bitfield-Mask: 0x0f)                             */
#define TIMER3_SMCR_ETPS_Pos              (12UL)                    /*!< ETPS (Bit 12)                                         */
#define TIMER3_SMCR_ETPS_Msk              (0x3000UL)                /*!< ETPS (Bitfield-Mask: 0x03)                            */
#define TIMER3_SMCR_ECE_Pos               (14UL)                    /*!< ECE (Bit 14)                                          */
#define TIMER3_SMCR_ECE_Msk               (0x4000UL)                /*!< ECE (Bitfield-Mask: 0x01)                             */
#define TIMER3_SMCR_ETP_Pos               (15UL)                    /*!< ETP (Bit 15)                                          */
#define TIMER3_SMCR_ETP_Msk               (0x8000UL)                /*!< ETP (Bitfield-Mask: 0x01)                             */
/* =========================================================  DIER  ========================================================== */
#define TIMER3_DIER_UIE_Pos               (0UL)                     /*!< UIE (Bit 0)                                           */
#define TIMER3_DIER_UIE_Msk               (0x1UL)                   /*!< UIE (Bitfield-Mask: 0x01)                             */
#define TIMER3_DIER_CC0IE_Pos             (1UL)                     /*!< CC0IE (Bit 1)                                         */
#define TIMER3_DIER_CC0IE_Msk             (0x2UL)                   /*!< CC0IE (Bitfield-Mask: 0x01)                           */
#define TIMER3_DIER_CC1IE_Pos             (2UL)                     /*!< CC1IE (Bit 2)                                         */
#define TIMER3_DIER_CC1IE_Msk             (0x4UL)                   /*!< CC1IE (Bitfield-Mask: 0x01)                           */
#define TIMER3_DIER_CC2IE_Pos             (3UL)                     /*!< CC2IE (Bit 3)                                         */
#define TIMER3_DIER_CC2IE_Msk             (0x8UL)                   /*!< CC2IE (Bitfield-Mask: 0x01)                           */
#define TIMER3_DIER_CC3IE_Pos             (4UL)                     /*!< CC3IE (Bit 4)                                         */
#define TIMER3_DIER_CC3IE_Msk             (0x10UL)                  /*!< CC3IE (Bitfield-Mask: 0x01)                           */
#define TIMER3_DIER_TIE_Pos               (6UL)                     /*!< TIE (Bit 6)                                           */
#define TIMER3_DIER_TIE_Msk               (0x40UL)                  /*!< TIE (Bitfield-Mask: 0x01)                             */
#define TIMER3_DIER_UDE_Pos               (8UL)                     /*!< UDE (Bit 8)                                           */
#define TIMER3_DIER_UDE_Msk               (0x100UL)                 /*!< UDE (Bitfield-Mask: 0x01)                             */
#define TIMER3_DIER_CC0DE_Pos             (9UL)                     /*!< CC0DE (Bit 9)                                         */
#define TIMER3_DIER_CC0DE_Msk             (0x200UL)                 /*!< CC0DE (Bitfield-Mask: 0x01)                           */
#define TIMER3_DIER_CC1DE_Pos             (10UL)                    /*!< CC1DE (Bit 10)                                        */
#define TIMER3_DIER_CC1DE_Msk             (0x400UL)                 /*!< CC1DE (Bitfield-Mask: 0x01)                           */
#define TIMER3_DIER_CC2DE_Pos             (11UL)                    /*!< CC2DE (Bit 11)                                        */
#define TIMER3_DIER_CC2DE_Msk             (0x800UL)                 /*!< CC2DE (Bitfield-Mask: 0x01)                           */
#define TIMER3_DIER_CC3DE_Pos             (12UL)                    /*!< CC3DE (Bit 12)                                        */
#define TIMER3_DIER_CC3DE_Msk             (0x1000UL)                /*!< CC3DE (Bitfield-Mask: 0x01)                           */
#define TIMER3_DIER_TDE_Pos               (14UL)                    /*!< TDE (Bit 14)                                          */
#define TIMER3_DIER_TDE_Msk               (0x4000UL)                /*!< TDE (Bitfield-Mask: 0x01)                             */
/* ==========================================================  SR  =========================================================== */
#define TIMER3_SR_UIF_Pos                 (0UL)                     /*!< UIF (Bit 0)                                           */
#define TIMER3_SR_UIF_Msk                 (0x1UL)                   /*!< UIF (Bitfield-Mask: 0x01)                             */
#define TIMER3_SR_CC0IF_Pos               (1UL)                     /*!< CC0IF (Bit 1)                                         */
#define TIMER3_SR_CC0IF_Msk               (0x2UL)                   /*!< CC0IF (Bitfield-Mask: 0x01)                           */
#define TIMER3_SR_CC1IF_Pos               (2UL)                     /*!< CC1IF (Bit 2)                                         */
#define TIMER3_SR_CC1IF_Msk               (0x4UL)                   /*!< CC1IF (Bitfield-Mask: 0x01)                           */
#define TIMER3_SR_CC2IF_Pos               (3UL)                     /*!< CC2IF (Bit 3)                                         */
#define TIMER3_SR_CC2IF_Msk               (0x8UL)                   /*!< CC2IF (Bitfield-Mask: 0x01)                           */
#define TIMER3_SR_CC3IF_Pos               (4UL)                     /*!< CC3IF (Bit 4)                                         */
#define TIMER3_SR_CC3IF_Msk               (0x10UL)                  /*!< CC3IF (Bitfield-Mask: 0x01)                           */
#define TIMER3_SR_TIF_Pos                 (6UL)                     /*!< TIF (Bit 6)                                           */
#define TIMER3_SR_TIF_Msk                 (0x40UL)                  /*!< TIF (Bitfield-Mask: 0x01)                             */
#define TIMER3_SR_CC0OF_Pos               (9UL)                     /*!< CC0OF (Bit 9)                                         */
#define TIMER3_SR_CC0OF_Msk               (0x200UL)                 /*!< CC0OF (Bitfield-Mask: 0x01)                           */
#define TIMER3_SR_CC1OF_Pos               (10UL)                    /*!< CC1OF (Bit 10)                                        */
#define TIMER3_SR_CC1OF_Msk               (0x400UL)                 /*!< CC1OF (Bitfield-Mask: 0x01)                           */
#define TIMER3_SR_CC2OF_Pos               (11UL)                    /*!< CC2OF (Bit 11)                                        */
#define TIMER3_SR_CC2OF_Msk               (0x800UL)                 /*!< CC2OF (Bitfield-Mask: 0x01)                           */
#define TIMER3_SR_CC3OF_Pos               (12UL)                    /*!< CC3OF (Bit 12)                                        */
#define TIMER3_SR_CC3OF_Msk               (0x1000UL)                /*!< CC3OF (Bitfield-Mask: 0x01)                           */
/* ==========================================================  EGR  ========================================================== */
#define TIMER3_EGR_UG_Pos                 (0UL)                     /*!< UG (Bit 0)                                            */
#define TIMER3_EGR_UG_Msk                 (0x1UL)                   /*!< UG (Bitfield-Mask: 0x01)                              */
#define TIMER3_EGR_CC0G_Pos               (1UL)                     /*!< CC0G (Bit 1)                                          */
#define TIMER3_EGR_CC0G_Msk               (0x2UL)                   /*!< CC0G (Bitfield-Mask: 0x01)                            */
#define TIMER3_EGR_CC1G_Pos               (2UL)                     /*!< CC1G (Bit 2)                                          */
#define TIMER3_EGR_CC1G_Msk               (0x4UL)                   /*!< CC1G (Bitfield-Mask: 0x01)                            */
#define TIMER3_EGR_CC2G_Pos               (3UL)                     /*!< CC2G (Bit 3)                                          */
#define TIMER3_EGR_CC2G_Msk               (0x8UL)                   /*!< CC2G (Bitfield-Mask: 0x01)                            */
#define TIMER3_EGR_CC3G_Pos               (4UL)                     /*!< CC3G (Bit 4)                                          */
#define TIMER3_EGR_CC3G_Msk               (0x10UL)                  /*!< CC3G (Bitfield-Mask: 0x01)                            */
#define TIMER3_EGR_TG_Pos                 (6UL)                     /*!< TG (Bit 6)                                            */
#define TIMER3_EGR_TG_Msk                 (0x40UL)                  /*!< TG (Bitfield-Mask: 0x01)                              */
/* =========================================================  CCMR1  ========================================================= */
#define TIMER3_CCMR1_CC0S_Pos             (0UL)                     /*!< CC0S (Bit 0)                                          */
#define TIMER3_CCMR1_CC0S_Msk             (0x3UL)                   /*!< CC0S (Bitfield-Mask: 0x03)                            */
#define TIMER3_CCMR1_OC0FE_Pos            (2UL)                     /*!< OC0FE (Bit 2)                                         */
#define TIMER3_CCMR1_OC0FE_Msk            (0x4UL)                   /*!< OC0FE (Bitfield-Mask: 0x01)                           */
#define TIMER3_CCMR1_OC0PE_Pos            (3UL)                     /*!< OC0PE (Bit 3)                                         */
#define TIMER3_CCMR1_OC0PE_Msk            (0x8UL)                   /*!< OC0PE (Bitfield-Mask: 0x01)                           */
#define TIMER3_CCMR1_OC0M_Pos             (4UL)                     /*!< OC0M (Bit 4)                                          */
#define TIMER3_CCMR1_OC0M_Msk             (0x70UL)                  /*!< OC0M (Bitfield-Mask: 0x07)                            */
#define TIMER3_CCMR1_OC0CE_Pos            (7UL)                     /*!< OC0CE (Bit 7)                                         */
#define TIMER3_CCMR1_OC0CE_Msk            (0x80UL)                  /*!< OC0CE (Bitfield-Mask: 0x01)                           */
#define TIMER3_CCMR1_CC1S_Pos             (8UL)                     /*!< CC1S (Bit 8)                                          */
#define TIMER3_CCMR1_CC1S_Msk             (0x300UL)                 /*!< CC1S (Bitfield-Mask: 0x03)                            */
#define TIMER3_CCMR1_OC1FE_Pos            (10UL)                    /*!< OC1FE (Bit 10)                                        */
#define TIMER3_CCMR1_OC1FE_Msk            (0x400UL)                 /*!< OC1FE (Bitfield-Mask: 0x01)                           */
#define TIMER3_CCMR1_OC1PE_Pos            (11UL)                    /*!< OC1PE (Bit 11)                                        */
#define TIMER3_CCMR1_OC1PE_Msk            (0x800UL)                 /*!< OC1PE (Bitfield-Mask: 0x01)                           */
#define TIMER3_CCMR1_OC1M_Pos             (12UL)                    /*!< OC1M (Bit 12)                                         */
#define TIMER3_CCMR1_OC1M_Msk             (0x7000UL)                /*!< OC1M (Bitfield-Mask: 0x07)                            */
#define TIMER3_CCMR1_OC1CE_Pos            (15UL)                    /*!< OC1CE (Bit 15)                                        */
#define TIMER3_CCMR1_OC1CE_Msk            (0x8000UL)                /*!< OC1CE (Bitfield-Mask: 0x01)                           */
/* =========================================================  CCMR2  ========================================================= */
#define TIMER3_CCMR2_CC2S_Pos             (0UL)                     /*!< CC2S (Bit 0)                                          */
#define TIMER3_CCMR2_CC2S_Msk             (0x3UL)                   /*!< CC2S (Bitfield-Mask: 0x03)                            */
#define TIMER3_CCMR2_OC2FE_Pos            (2UL)                     /*!< OC2FE (Bit 2)                                         */
#define TIMER3_CCMR2_OC2FE_Msk            (0x4UL)                   /*!< OC2FE (Bitfield-Mask: 0x01)                           */
#define TIMER3_CCMR2_OC2PE_Pos            (3UL)                     /*!< OC2PE (Bit 3)                                         */
#define TIMER3_CCMR2_OC2PE_Msk            (0x8UL)                   /*!< OC2PE (Bitfield-Mask: 0x01)                           */
#define TIMER3_CCMR2_OC2M_Pos             (4UL)                     /*!< OC2M (Bit 4)                                          */
#define TIMER3_CCMR2_OC2M_Msk             (0x70UL)                  /*!< OC2M (Bitfield-Mask: 0x07)                            */
#define TIMER3_CCMR2_OC2CE_Pos            (7UL)                     /*!< OC2CE (Bit 7)                                         */
#define TIMER3_CCMR2_OC2CE_Msk            (0x80UL)                  /*!< OC2CE (Bitfield-Mask: 0x01)                           */
#define TIMER3_CCMR2_CC3S_Pos             (8UL)                     /*!< CC3S (Bit 8)                                          */
#define TIMER3_CCMR2_CC3S_Msk             (0x300UL)                 /*!< CC3S (Bitfield-Mask: 0x03)                            */
#define TIMER3_CCMR2_OC3FE_Pos            (10UL)                    /*!< OC3FE (Bit 10)                                        */
#define TIMER3_CCMR2_OC3FE_Msk            (0x400UL)                 /*!< OC3FE (Bitfield-Mask: 0x01)                           */
#define TIMER3_CCMR2_OC3PE_Pos            (11UL)                    /*!< OC3PE (Bit 11)                                        */
#define TIMER3_CCMR2_OC3PE_Msk            (0x800UL)                 /*!< OC3PE (Bitfield-Mask: 0x01)                           */
#define TIMER3_CCMR2_OC3M_Pos             (12UL)                    /*!< OC3M (Bit 12)                                         */
#define TIMER3_CCMR2_OC3M_Msk             (0x7000UL)                /*!< OC3M (Bitfield-Mask: 0x07)                            */
#define TIMER3_CCMR2_OC3CE_Pos            (15UL)                    /*!< OC3CE (Bit 15)                                        */
#define TIMER3_CCMR2_OC3CE_Msk            (0x8000UL)                /*!< OC3CE (Bitfield-Mask: 0x01)                           */
/* =========================================================  CCER  ========================================================== */
#define TIMER3_CCER_CC0E_Pos              (0UL)                     /*!< CC0E (Bit 0)                                          */
#define TIMER3_CCER_CC0E_Msk              (0x1UL)                   /*!< CC0E (Bitfield-Mask: 0x01)                            */
#define TIMER3_CCER_CC0P_Pos              (1UL)                     /*!< CC0P (Bit 1)                                          */
#define TIMER3_CCER_CC0P_Msk              (0x2UL)                   /*!< CC0P (Bitfield-Mask: 0x01)                            */
#define TIMER3_CCER_CC0NP_Pos             (3UL)                     /*!< CC0NP (Bit 3)                                         */
#define TIMER3_CCER_CC0NP_Msk             (0x8UL)                   /*!< CC0NP (Bitfield-Mask: 0x01)                           */
#define TIMER3_CCER_CC1E_Pos              (4UL)                     /*!< CC1E (Bit 4)                                          */
#define TIMER3_CCER_CC1E_Msk              (0x10UL)                  /*!< CC1E (Bitfield-Mask: 0x01)                            */
#define TIMER3_CCER_CC1P_Pos              (5UL)                     /*!< CC1P (Bit 5)                                          */
#define TIMER3_CCER_CC1P_Msk              (0x20UL)                  /*!< CC1P (Bitfield-Mask: 0x01)                            */
#define TIMER3_CCER_CC1NP_Pos             (7UL)                     /*!< CC1NP (Bit 7)                                         */
#define TIMER3_CCER_CC1NP_Msk             (0x80UL)                  /*!< CC1NP (Bitfield-Mask: 0x01)                           */
#define TIMER3_CCER_CC2E_Pos              (8UL)                     /*!< CC2E (Bit 8)                                          */
#define TIMER3_CCER_CC2E_Msk              (0x100UL)                 /*!< CC2E (Bitfield-Mask: 0x01)                            */
#define TIMER3_CCER_CC2P_Pos              (9UL)                     /*!< CC2P (Bit 9)                                          */
#define TIMER3_CCER_CC2P_Msk              (0x200UL)                 /*!< CC2P (Bitfield-Mask: 0x01)                            */
#define TIMER3_CCER_CC2NP_Pos             (11UL)                    /*!< CC2NP (Bit 11)                                        */
#define TIMER3_CCER_CC2NP_Msk             (0x800UL)                 /*!< CC2NP (Bitfield-Mask: 0x01)                           */
#define TIMER3_CCER_CC3E_Pos              (12UL)                    /*!< CC3E (Bit 12)                                         */
#define TIMER3_CCER_CC3E_Msk              (0x1000UL)                /*!< CC3E (Bitfield-Mask: 0x01)                            */
#define TIMER3_CCER_CC3P_Pos              (13UL)                    /*!< CC3P (Bit 13)                                         */
#define TIMER3_CCER_CC3P_Msk              (0x2000UL)                /*!< CC3P (Bitfield-Mask: 0x01)                            */
#define TIMER3_CCER_CC3NP_Pos             (15UL)                    /*!< CC3NP (Bit 15)                                        */
#define TIMER3_CCER_CC3NP_Msk             (0x8000UL)                /*!< CC3NP (Bitfield-Mask: 0x01)                           */
/* ==========================================================  CNT  ========================================================== */
#define TIMER3_CNT_CNT_Pos                (0UL)                     /*!< CNT (Bit 0)                                           */
#define TIMER3_CNT_CNT_Msk                (0xffffUL)                /*!< CNT (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  PSC  ========================================================== */
#define TIMER3_PSC_PSC_Pos                (0UL)                     /*!< PSC (Bit 0)                                           */
#define TIMER3_PSC_PSC_Msk                (0xffffUL)                /*!< PSC (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  ARR  ========================================================== */
#define TIMER3_ARR_ARR_Pos                (0UL)                     /*!< ARR (Bit 0)                                           */
#define TIMER3_ARR_ARR_Msk                (0xffffUL)                /*!< ARR (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CCR0  ========================================================== */
#define TIMER3_CCR0_CCR_Pos               (0UL)                     /*!< CCR (Bit 0)                                           */
#define TIMER3_CCR0_CCR_Msk               (0xffffUL)                /*!< CCR (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CCR1  ========================================================== */
#define TIMER3_CCR1_CCR_Pos               (0UL)                     /*!< CCR (Bit 0)                                           */
#define TIMER3_CCR1_CCR_Msk               (0xffffUL)                /*!< CCR (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CCR2  ========================================================== */
#define TIMER3_CCR2_CCR_Pos               (0UL)                     /*!< CCR (Bit 0)                                           */
#define TIMER3_CCR2_CCR_Msk               (0xffffUL)                /*!< CCR (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CCR3  ========================================================== */
#define TIMER3_CCR3_CCR_Pos               (0UL)                     /*!< CCR (Bit 0)                                           */
#define TIMER3_CCR3_CCR_Msk               (0xffffUL)                /*!< CCR (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  DCR  ========================================================== */
#define TIMER3_DCR_DBA_Pos                (0UL)                     /*!< DBA (Bit 0)                                           */
#define TIMER3_DCR_DBA_Msk                (0x1fUL)                  /*!< DBA (Bitfield-Mask: 0x1f)                             */
#define TIMER3_DCR_DBL_Pos                (8UL)                     /*!< DBL (Bit 8)                                           */
#define TIMER3_DCR_DBL_Msk                (0x1f00UL)                /*!< DBL (Bitfield-Mask: 0x1f)                             */
/* =========================================================  DMAR  ========================================================== */
#define TIMER3_DMAR_DMAR_Pos              (0UL)                     /*!< DMAR (Bit 0)                                          */
#define TIMER3_DMAR_DMAR_Msk              (0xffffUL)                /*!< DMAR (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  OR  =========================================================== */
#define TIMER3_OR_TI0_RMP_Pos             (0UL)                     /*!< TI0_RMP (Bit 0)                                       */
#define TIMER3_OR_TI0_RMP_Msk             (0x7UL)                   /*!< TI0_RMP (Bitfield-Mask: 0x07)                         */
#define TIMER3_OR_ETR_RMP_Pos             (3UL)                     /*!< ETR_RMP (Bit 3)                                       */
#define TIMER3_OR_ETR_RMP_Msk             (0x38UL)                  /*!< ETR_RMP (Bitfield-Mask: 0x07)                         */


/* =========================================================================================================================== */
/* ================                                         LPTIMER0                                          ================ */
/* =========================================================================================================================== */

/* ==========================================================  ISR  ========================================================== */
#define LPTIMER0_ISR_CMPM_Pos             (0UL)                     /*!< CMPM (Bit 0)                                          */
#define LPTIMER0_ISR_CMPM_Msk             (0x1UL)                   /*!< CMPM (Bitfield-Mask: 0x01)                            */
#define LPTIMER0_ISR_ARRM_Pos             (1UL)                     /*!< ARRM (Bit 1)                                          */
#define LPTIMER0_ISR_ARRM_Msk             (0x2UL)                   /*!< ARRM (Bitfield-Mask: 0x01)                            */
#define LPTIMER0_ISR_EXTTRIG_Pos          (2UL)                     /*!< EXTTRIG (Bit 2)                                       */
#define LPTIMER0_ISR_EXTTRIG_Msk          (0x4UL)                   /*!< EXTTRIG (Bitfield-Mask: 0x01)                         */
#define LPTIMER0_ISR_CMPOK_Pos            (3UL)                     /*!< CMPOK (Bit 3)                                         */
#define LPTIMER0_ISR_CMPOK_Msk            (0x8UL)                   /*!< CMPOK (Bitfield-Mask: 0x01)                           */
#define LPTIMER0_ISR_ARROK_Pos            (4UL)                     /*!< ARROK (Bit 4)                                         */
#define LPTIMER0_ISR_ARROK_Msk            (0x10UL)                  /*!< ARROK (Bitfield-Mask: 0x01)                           */
#define LPTIMER0_ISR_UP_Pos               (5UL)                     /*!< UP (Bit 5)                                            */
#define LPTIMER0_ISR_UP_Msk               (0x20UL)                  /*!< UP (Bitfield-Mask: 0x01)                              */
#define LPTIMER0_ISR_DOWN_Pos             (6UL)                     /*!< DOWN (Bit 6)                                          */
#define LPTIMER0_ISR_DOWN_Msk             (0x40UL)                  /*!< DOWN (Bitfield-Mask: 0x01)                            */
#define LPTIMER0_ISR_CFGROK_Pos           (7UL)                     /*!< CFGROK (Bit 7)                                        */
#define LPTIMER0_ISR_CFGROK_Msk           (0x80UL)                  /*!< CFGROK (Bitfield-Mask: 0x01)                          */
#define LPTIMER0_ISR_CROK_Pos             (8UL)                     /*!< CROK (Bit 8)                                          */
#define LPTIMER0_ISR_CROK_Msk             (0x100UL)                 /*!< CROK (Bitfield-Mask: 0x01)                            */
/* ==========================================================  ICR  ========================================================== */
#define LPTIMER0_ICR_CMPM_Pos             (0UL)                     /*!< CMPM (Bit 0)                                          */
#define LPTIMER0_ICR_CMPM_Msk             (0x1UL)                   /*!< CMPM (Bitfield-Mask: 0x01)                            */
#define LPTIMER0_ICR_ARRM_Pos             (1UL)                     /*!< ARRM (Bit 1)                                          */
#define LPTIMER0_ICR_ARRM_Msk             (0x2UL)                   /*!< ARRM (Bitfield-Mask: 0x01)                            */
#define LPTIMER0_ICR_EXTTRIG_Pos          (2UL)                     /*!< EXTTRIG (Bit 2)                                       */
#define LPTIMER0_ICR_EXTTRIG_Msk          (0x4UL)                   /*!< EXTTRIG (Bitfield-Mask: 0x01)                         */
#define LPTIMER0_ICR_CMPOK_Pos            (3UL)                     /*!< CMPOK (Bit 3)                                         */
#define LPTIMER0_ICR_CMPOK_Msk            (0x8UL)                   /*!< CMPOK (Bitfield-Mask: 0x01)                           */
#define LPTIMER0_ICR_ARROK_Pos            (4UL)                     /*!< ARROK (Bit 4)                                         */
#define LPTIMER0_ICR_ARROK_Msk            (0x10UL)                  /*!< ARROK (Bitfield-Mask: 0x01)                           */
#define LPTIMER0_ICR_UP_Pos               (5UL)                     /*!< UP (Bit 5)                                            */
#define LPTIMER0_ICR_UP_Msk               (0x20UL)                  /*!< UP (Bitfield-Mask: 0x01)                              */
#define LPTIMER0_ICR_DOWN_Pos             (6UL)                     /*!< DOWN (Bit 6)                                          */
#define LPTIMER0_ICR_DOWN_Msk             (0x40UL)                  /*!< DOWN (Bitfield-Mask: 0x01)                            */
#define LPTIMER0_ICR_CFGROK_Pos           (7UL)                     /*!< CFGROK (Bit 7)                                        */
#define LPTIMER0_ICR_CFGROK_Msk           (0x80UL)                  /*!< CFGROK (Bitfield-Mask: 0x01)                          */
#define LPTIMER0_ICR_CROK_Pos             (8UL)                     /*!< CROK (Bit 8)                                          */
#define LPTIMER0_ICR_CROK_Msk             (0x100UL)                 /*!< CROK (Bitfield-Mask: 0x01)                            */
/* ==========================================================  IER  ========================================================== */
#define LPTIMER0_IER_ADDRFAULTEN_Pos      (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define LPTIMER0_IER_ADDRFAULTEN_Msk      (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* =========================================================  CFGR  ========================================================== */
#define LPTIMER0_CFGR_ADDRFAULTEN_Pos     (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define LPTIMER0_CFGR_ADDRFAULTEN_Msk     (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* ==========================================================  CR  =========================================================== */
#define LPTIMER0_CR_ADDRFAULTEN_Pos       (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define LPTIMER0_CR_ADDRFAULTEN_Msk       (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* ==========================================================  CMP  ========================================================== */
#define LPTIMER0_CMP_ADDRFAULTEN_Pos      (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define LPTIMER0_CMP_ADDRFAULTEN_Msk      (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define LPTIMER0_CMP_CLKDISFAULTEN_Pos    (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define LPTIMER0_CMP_CLKDISFAULTEN_Msk    (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define LPTIMER0_CMP_PWRUPONDEMAND_Pos    (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define LPTIMER0_CMP_PWRUPONDEMAND_Msk    (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define LPTIMER0_CMP_IFCREADCLEAR_Pos     (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define LPTIMER0_CMP_IFCREADCLEAR_Msk     (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* ==========================================================  ARR  ========================================================== */
#define LPTIMER0_ARR_ADDRFAULTEN_Pos      (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define LPTIMER0_ARR_ADDRFAULTEN_Msk      (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define LPTIMER0_ARR_CLKDISFAULTEN_Pos    (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define LPTIMER0_ARR_CLKDISFAULTEN_Msk    (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define LPTIMER0_ARR_PWRUPONDEMAND_Pos    (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define LPTIMER0_ARR_PWRUPONDEMAND_Msk    (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define LPTIMER0_ARR_IFCREADCLEAR_Pos     (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define LPTIMER0_ARR_IFCREADCLEAR_Msk     (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* ==========================================================  CNT  ========================================================== */
#define LPTIMER0_CNT_ADDRFAULTEN_Pos      (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define LPTIMER0_CNT_ADDRFAULTEN_Msk      (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define LPTIMER0_CNT_CLKDISFAULTEN_Pos    (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define LPTIMER0_CNT_CLKDISFAULTEN_Msk    (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define LPTIMER0_CNT_PWRUPONDEMAND_Pos    (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define LPTIMER0_CNT_PWRUPONDEMAND_Msk    (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define LPTIMER0_CNT_IFCREADCLEAR_Pos     (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define LPTIMER0_CNT_IFCREADCLEAR_Msk     (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* ==========================================================  CSR  ========================================================== */
#define LPTIMER0_CSR_CMPM_Pos             (0UL)                     /*!< CMPM (Bit 0)                                          */
#define LPTIMER0_CSR_CMPM_Msk             (0x1UL)                   /*!< CMPM (Bitfield-Mask: 0x01)                            */
#define LPTIMER0_CSR_ARRM_Pos             (1UL)                     /*!< ARRM (Bit 1)                                          */
#define LPTIMER0_CSR_ARRM_Msk             (0x2UL)                   /*!< ARRM (Bitfield-Mask: 0x01)                            */
#define LPTIMER0_CSR_EXTTRIG_Pos          (2UL)                     /*!< EXTTRIG (Bit 2)                                       */
#define LPTIMER0_CSR_EXTTRIG_Msk          (0x4UL)                   /*!< EXTTRIG (Bitfield-Mask: 0x01)                         */
#define LPTIMER0_CSR_UP_Pos               (3UL)                     /*!< UP (Bit 3)                                            */
#define LPTIMER0_CSR_UP_Msk               (0x8UL)                   /*!< UP (Bitfield-Mask: 0x01)                              */
#define LPTIMER0_CSR_DOWN_Pos             (4UL)                     /*!< DOWN (Bit 4)                                          */
#define LPTIMER0_CSR_DOWN_Msk             (0x10UL)                  /*!< DOWN (Bitfield-Mask: 0x01)                            */
/* ==========================================================  SR1  ========================================================== */
#define LPTIMER0_SR1_ADDRFAULTEN_Pos      (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define LPTIMER0_SR1_ADDRFAULTEN_Msk      (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */


/* =========================================================================================================================== */
/* ================                                         LPTIMER1                                          ================ */
/* =========================================================================================================================== */

/* ==========================================================  ISR  ========================================================== */
#define LPTIMER1_ISR_CMPM_Pos             (0UL)                     /*!< CMPM (Bit 0)                                          */
#define LPTIMER1_ISR_CMPM_Msk             (0x1UL)                   /*!< CMPM (Bitfield-Mask: 0x01)                            */
#define LPTIMER1_ISR_ARRM_Pos             (1UL)                     /*!< ARRM (Bit 1)                                          */
#define LPTIMER1_ISR_ARRM_Msk             (0x2UL)                   /*!< ARRM (Bitfield-Mask: 0x01)                            */
#define LPTIMER1_ISR_EXTTRIG_Pos          (2UL)                     /*!< EXTTRIG (Bit 2)                                       */
#define LPTIMER1_ISR_EXTTRIG_Msk          (0x4UL)                   /*!< EXTTRIG (Bitfield-Mask: 0x01)                         */
#define LPTIMER1_ISR_CMPOK_Pos            (3UL)                     /*!< CMPOK (Bit 3)                                         */
#define LPTIMER1_ISR_CMPOK_Msk            (0x8UL)                   /*!< CMPOK (Bitfield-Mask: 0x01)                           */
#define LPTIMER1_ISR_ARROK_Pos            (4UL)                     /*!< ARROK (Bit 4)                                         */
#define LPTIMER1_ISR_ARROK_Msk            (0x10UL)                  /*!< ARROK (Bitfield-Mask: 0x01)                           */
#define LPTIMER1_ISR_UP_Pos               (5UL)                     /*!< UP (Bit 5)                                            */
#define LPTIMER1_ISR_UP_Msk               (0x20UL)                  /*!< UP (Bitfield-Mask: 0x01)                              */
#define LPTIMER1_ISR_DOWN_Pos             (6UL)                     /*!< DOWN (Bit 6)                                          */
#define LPTIMER1_ISR_DOWN_Msk             (0x40UL)                  /*!< DOWN (Bitfield-Mask: 0x01)                            */
#define LPTIMER1_ISR_CFGROK_Pos           (7UL)                     /*!< CFGROK (Bit 7)                                        */
#define LPTIMER1_ISR_CFGROK_Msk           (0x80UL)                  /*!< CFGROK (Bitfield-Mask: 0x01)                          */
#define LPTIMER1_ISR_CROK_Pos             (8UL)                     /*!< CROK (Bit 8)                                          */
#define LPTIMER1_ISR_CROK_Msk             (0x100UL)                 /*!< CROK (Bitfield-Mask: 0x01)                            */
/* ==========================================================  ICR  ========================================================== */
#define LPTIMER1_ICR_CMPM_Pos             (0UL)                     /*!< CMPM (Bit 0)                                          */
#define LPTIMER1_ICR_CMPM_Msk             (0x1UL)                   /*!< CMPM (Bitfield-Mask: 0x01)                            */
#define LPTIMER1_ICR_ARRM_Pos             (1UL)                     /*!< ARRM (Bit 1)                                          */
#define LPTIMER1_ICR_ARRM_Msk             (0x2UL)                   /*!< ARRM (Bitfield-Mask: 0x01)                            */
#define LPTIMER1_ICR_EXTTRIG_Pos          (2UL)                     /*!< EXTTRIG (Bit 2)                                       */
#define LPTIMER1_ICR_EXTTRIG_Msk          (0x4UL)                   /*!< EXTTRIG (Bitfield-Mask: 0x01)                         */
#define LPTIMER1_ICR_CMPOK_Pos            (3UL)                     /*!< CMPOK (Bit 3)                                         */
#define LPTIMER1_ICR_CMPOK_Msk            (0x8UL)                   /*!< CMPOK (Bitfield-Mask: 0x01)                           */
#define LPTIMER1_ICR_ARROK_Pos            (4UL)                     /*!< ARROK (Bit 4)                                         */
#define LPTIMER1_ICR_ARROK_Msk            (0x10UL)                  /*!< ARROK (Bitfield-Mask: 0x01)                           */
#define LPTIMER1_ICR_UP_Pos               (5UL)                     /*!< UP (Bit 5)                                            */
#define LPTIMER1_ICR_UP_Msk               (0x20UL)                  /*!< UP (Bitfield-Mask: 0x01)                              */
#define LPTIMER1_ICR_DOWN_Pos             (6UL)                     /*!< DOWN (Bit 6)                                          */
#define LPTIMER1_ICR_DOWN_Msk             (0x40UL)                  /*!< DOWN (Bitfield-Mask: 0x01)                            */
#define LPTIMER1_ICR_CFGROK_Pos           (7UL)                     /*!< CFGROK (Bit 7)                                        */
#define LPTIMER1_ICR_CFGROK_Msk           (0x80UL)                  /*!< CFGROK (Bitfield-Mask: 0x01)                          */
#define LPTIMER1_ICR_CROK_Pos             (8UL)                     /*!< CROK (Bit 8)                                          */
#define LPTIMER1_ICR_CROK_Msk             (0x100UL)                 /*!< CROK (Bitfield-Mask: 0x01)                            */
/* ==========================================================  IER  ========================================================== */
#define LPTIMER1_IER_ADDRFAULTEN_Pos      (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define LPTIMER1_IER_ADDRFAULTEN_Msk      (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* =========================================================  CFGR  ========================================================== */
#define LPTIMER1_CFGR_ADDRFAULTEN_Pos     (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define LPTIMER1_CFGR_ADDRFAULTEN_Msk     (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* ==========================================================  CR  =========================================================== */
#define LPTIMER1_CR_ADDRFAULTEN_Pos       (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define LPTIMER1_CR_ADDRFAULTEN_Msk       (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* ==========================================================  CMP  ========================================================== */
#define LPTIMER1_CMP_ADDRFAULTEN_Pos      (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define LPTIMER1_CMP_ADDRFAULTEN_Msk      (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define LPTIMER1_CMP_CLKDISFAULTEN_Pos    (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define LPTIMER1_CMP_CLKDISFAULTEN_Msk    (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define LPTIMER1_CMP_PWRUPONDEMAND_Pos    (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define LPTIMER1_CMP_PWRUPONDEMAND_Msk    (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define LPTIMER1_CMP_IFCREADCLEAR_Pos     (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define LPTIMER1_CMP_IFCREADCLEAR_Msk     (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* ==========================================================  ARR  ========================================================== */
#define LPTIMER1_ARR_ADDRFAULTEN_Pos      (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define LPTIMER1_ARR_ADDRFAULTEN_Msk      (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define LPTIMER1_ARR_CLKDISFAULTEN_Pos    (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define LPTIMER1_ARR_CLKDISFAULTEN_Msk    (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define LPTIMER1_ARR_PWRUPONDEMAND_Pos    (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define LPTIMER1_ARR_PWRUPONDEMAND_Msk    (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define LPTIMER1_ARR_IFCREADCLEAR_Pos     (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define LPTIMER1_ARR_IFCREADCLEAR_Msk     (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* ==========================================================  CNT  ========================================================== */
#define LPTIMER1_CNT_ADDRFAULTEN_Pos      (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define LPTIMER1_CNT_ADDRFAULTEN_Msk      (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define LPTIMER1_CNT_CLKDISFAULTEN_Pos    (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define LPTIMER1_CNT_CLKDISFAULTEN_Msk    (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define LPTIMER1_CNT_PWRUPONDEMAND_Pos    (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define LPTIMER1_CNT_PWRUPONDEMAND_Msk    (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define LPTIMER1_CNT_IFCREADCLEAR_Pos     (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define LPTIMER1_CNT_IFCREADCLEAR_Msk     (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* ==========================================================  CSR  ========================================================== */
#define LPTIMER1_CSR_CMPM_Pos             (0UL)                     /*!< CMPM (Bit 0)                                          */
#define LPTIMER1_CSR_CMPM_Msk             (0x1UL)                   /*!< CMPM (Bitfield-Mask: 0x01)                            */
#define LPTIMER1_CSR_ARRM_Pos             (1UL)                     /*!< ARRM (Bit 1)                                          */
#define LPTIMER1_CSR_ARRM_Msk             (0x2UL)                   /*!< ARRM (Bitfield-Mask: 0x01)                            */
#define LPTIMER1_CSR_EXTTRIG_Pos          (2UL)                     /*!< EXTTRIG (Bit 2)                                       */
#define LPTIMER1_CSR_EXTTRIG_Msk          (0x4UL)                   /*!< EXTTRIG (Bitfield-Mask: 0x01)                         */
#define LPTIMER1_CSR_UP_Pos               (3UL)                     /*!< UP (Bit 3)                                            */
#define LPTIMER1_CSR_UP_Msk               (0x8UL)                   /*!< UP (Bitfield-Mask: 0x01)                              */
#define LPTIMER1_CSR_DOWN_Pos             (4UL)                     /*!< DOWN (Bit 4)                                          */
#define LPTIMER1_CSR_DOWN_Msk             (0x10UL)                  /*!< DOWN (Bitfield-Mask: 0x01)                            */
/* ==========================================================  SR1  ========================================================== */
#define LPTIMER1_SR1_ADDRFAULTEN_Pos      (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define LPTIMER1_SR1_ADDRFAULTEN_Msk      (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */


/* =========================================================================================================================== */
/* ================                                            I2S                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  IER  ========================================================== */
#define I2S_IER_ADDRFAULTEN_Pos           (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_IER_ADDRFAULTEN_Msk           (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_IER_CLKDISFAULTEN_Pos         (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_IER_CLKDISFAULTEN_Msk         (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_IER_PWRUPONDEMAND_Pos         (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_IER_PWRUPONDEMAND_Msk         (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_IER_IFCREADCLEAR_Pos          (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_IER_IFCREADCLEAR_Msk          (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* =========================================================  IRER  ========================================================== */
#define I2S_IRER_ADDRFAULTEN_Pos          (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_IRER_ADDRFAULTEN_Msk          (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_IRER_CLKDISFAULTEN_Pos        (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_IRER_CLKDISFAULTEN_Msk        (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_IRER_PWRUPONDEMAND_Pos        (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_IRER_PWRUPONDEMAND_Msk        (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_IRER_IFCREADCLEAR_Pos         (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_IRER_IFCREADCLEAR_Msk         (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* =========================================================  ITER  ========================================================== */
#define I2S_ITER_ADDRFAULTEN_Pos          (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_ITER_ADDRFAULTEN_Msk          (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_ITER_CLKDISFAULTEN_Pos        (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_ITER_CLKDISFAULTEN_Msk        (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_ITER_PWRUPONDEMAND_Pos        (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_ITER_PWRUPONDEMAND_Msk        (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_ITER_IFCREADCLEAR_Pos         (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_ITER_IFCREADCLEAR_Msk         (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* ==========================================================  CER  ========================================================== */
#define I2S_CER_ADDRFAULTEN_Pos           (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_CER_ADDRFAULTEN_Msk           (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_CER_CLKDISFAULTEN_Pos         (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_CER_CLKDISFAULTEN_Msk         (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_CER_PWRUPONDEMAND_Pos         (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_CER_PWRUPONDEMAND_Msk         (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_CER_IFCREADCLEAR_Pos          (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_CER_IFCREADCLEAR_Msk          (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* ==========================================================  CCR  ========================================================== */
#define I2S_CCR_ADDRFAULTEN_Pos           (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_CCR_ADDRFAULTEN_Msk           (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_CCR_CLKDISFAULTEN_Pos         (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_CCR_CLKDISFAULTEN_Msk         (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_CCR_PWRUPONDEMAND_Pos         (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_CCR_PWRUPONDEMAND_Msk         (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_CCR_IFCREADCLEAR_Pos          (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_CCR_IFCREADCLEAR_Msk          (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* =========================================================  RXFFR  ========================================================= */
#define I2S_RXFFR_ADDRFAULTEN_Pos         (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_RXFFR_ADDRFAULTEN_Msk         (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_RXFFR_CLKDISFAULTEN_Pos       (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_RXFFR_CLKDISFAULTEN_Msk       (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_RXFFR_PWRUPONDEMAND_Pos       (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_RXFFR_PWRUPONDEMAND_Msk       (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_RXFFR_IFCREADCLEAR_Pos        (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_RXFFR_IFCREADCLEAR_Msk        (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* =========================================================  TXFFR  ========================================================= */
#define I2S_TXFFR_ADDRFAULTEN_Pos         (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_TXFFR_ADDRFAULTEN_Msk         (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_TXFFR_CLKDISFAULTEN_Pos       (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_TXFFR_CLKDISFAULTEN_Msk       (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_TXFFR_PWRUPONDEMAND_Pos       (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_TXFFR_PWRUPONDEMAND_Msk       (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_TXFFR_IFCREADCLEAR_Pos        (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_TXFFR_IFCREADCLEAR_Msk        (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* =======================================================  LRBR_LTHR  ======================================================= */
#define I2S_LRBR_LTHR_ADDRFAULTEN_Pos     (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_LRBR_LTHR_ADDRFAULTEN_Msk     (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_LRBR_LTHR_CLKDISFAULTEN_Pos   (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_LRBR_LTHR_CLKDISFAULTEN_Msk   (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_LRBR_LTHR_PWRUPONDEMAND_Pos   (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_LRBR_LTHR_PWRUPONDEMAND_Msk   (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_LRBR_LTHR_IFCREADCLEAR_Pos    (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_LRBR_LTHR_IFCREADCLEAR_Msk    (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* =======================================================  RRBR_RTHR  ======================================================= */
#define I2S_RRBR_RTHR_ADDRFAULTEN_Pos     (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_RRBR_RTHR_ADDRFAULTEN_Msk     (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_RRBR_RTHR_CLKDISFAULTEN_Pos   (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_RRBR_RTHR_CLKDISFAULTEN_Msk   (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_RRBR_RTHR_PWRUPONDEMAND_Pos   (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_RRBR_RTHR_PWRUPONDEMAND_Msk   (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_RRBR_RTHR_IFCREADCLEAR_Pos    (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_RRBR_RTHR_IFCREADCLEAR_Msk    (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* ==========================================================  RER  ========================================================== */
#define I2S_RER_ADDRFAULTEN_Pos           (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_RER_ADDRFAULTEN_Msk           (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_RER_CLKDISFAULTEN_Pos         (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_RER_CLKDISFAULTEN_Msk         (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_RER_PWRUPONDEMAND_Pos         (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_RER_PWRUPONDEMAND_Msk         (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_RER_IFCREADCLEAR_Pos          (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_RER_IFCREADCLEAR_Msk          (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* ==========================================================  TER  ========================================================== */
#define I2S_TER_ADDRFAULTEN_Pos           (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_TER_ADDRFAULTEN_Msk           (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_TER_CLKDISFAULTEN_Pos         (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_TER_CLKDISFAULTEN_Msk         (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_TER_PWRUPONDEMAND_Pos         (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_TER_PWRUPONDEMAND_Msk         (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_TER_IFCREADCLEAR_Pos          (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_TER_IFCREADCLEAR_Msk          (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* ==========================================================  RCR  ========================================================== */
#define I2S_RCR_ADDRFAULTEN_Pos           (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_RCR_ADDRFAULTEN_Msk           (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_RCR_CLKDISFAULTEN_Pos         (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_RCR_CLKDISFAULTEN_Msk         (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_RCR_PWRUPONDEMAND_Pos         (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_RCR_PWRUPONDEMAND_Msk         (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_RCR_IFCREADCLEAR_Pos          (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_RCR_IFCREADCLEAR_Msk          (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* ==========================================================  TCR  ========================================================== */
#define I2S_TCR_ADDRFAULTEN_Pos           (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_TCR_ADDRFAULTEN_Msk           (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_TCR_CLKDISFAULTEN_Pos         (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_TCR_CLKDISFAULTEN_Msk         (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_TCR_PWRUPONDEMAND_Pos         (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_TCR_PWRUPONDEMAND_Msk         (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_TCR_IFCREADCLEAR_Pos          (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_TCR_IFCREADCLEAR_Msk          (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* ==========================================================  ISR  ========================================================== */
#define I2S_ISR_ADDRFAULTEN_Pos           (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_ISR_ADDRFAULTEN_Msk           (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_ISR_CLKDISFAULTEN_Pos         (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_ISR_CLKDISFAULTEN_Msk         (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_ISR_PWRUPONDEMAND_Pos         (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_ISR_PWRUPONDEMAND_Msk         (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_ISR_IFCREADCLEAR_Pos          (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_ISR_IFCREADCLEAR_Msk          (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* ==========================================================  IMR  ========================================================== */
#define I2S_IMR_ADDRFAULTEN_Pos           (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_IMR_ADDRFAULTEN_Msk           (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_IMR_CLKDISFAULTEN_Pos         (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_IMR_CLKDISFAULTEN_Msk         (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_IMR_PWRUPONDEMAND_Pos         (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_IMR_PWRUPONDEMAND_Msk         (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_IMR_IFCREADCLEAR_Pos          (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_IMR_IFCREADCLEAR_Msk          (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* ==========================================================  ROR  ========================================================== */
#define I2S_ROR_ADDRFAULTEN_Pos           (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_ROR_ADDRFAULTEN_Msk           (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_ROR_CLKDISFAULTEN_Pos         (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_ROR_CLKDISFAULTEN_Msk         (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_ROR_PWRUPONDEMAND_Pos         (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_ROR_PWRUPONDEMAND_Msk         (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_ROR_IFCREADCLEAR_Pos          (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_ROR_IFCREADCLEAR_Msk          (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* ==========================================================  TOR  ========================================================== */
#define I2S_TOR_ADDRFAULTEN_Pos           (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_TOR_ADDRFAULTEN_Msk           (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_TOR_CLKDISFAULTEN_Pos         (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_TOR_CLKDISFAULTEN_Msk         (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_TOR_PWRUPONDEMAND_Pos         (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_TOR_PWRUPONDEMAND_Msk         (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_TOR_IFCREADCLEAR_Pos          (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_TOR_IFCREADCLEAR_Msk          (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* =========================================================  RFCR  ========================================================== */
#define I2S_RFCR_ADDRFAULTEN_Pos          (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_RFCR_ADDRFAULTEN_Msk          (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_RFCR_CLKDISFAULTEN_Pos        (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_RFCR_CLKDISFAULTEN_Msk        (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_RFCR_PWRUPONDEMAND_Pos        (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_RFCR_PWRUPONDEMAND_Msk        (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_RFCR_IFCREADCLEAR_Pos         (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_RFCR_IFCREADCLEAR_Msk         (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* =========================================================  TFCR  ========================================================== */
#define I2S_TFCR_ADDRFAULTEN_Pos          (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_TFCR_ADDRFAULTEN_Msk          (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_TFCR_CLKDISFAULTEN_Pos        (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_TFCR_CLKDISFAULTEN_Msk        (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_TFCR_PWRUPONDEMAND_Pos        (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_TFCR_PWRUPONDEMAND_Msk        (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_TFCR_IFCREADCLEAR_Pos         (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_TFCR_IFCREADCLEAR_Msk         (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* ==========================================================  RFF  ========================================================== */
#define I2S_RFF_ADDRFAULTEN_Pos           (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_RFF_ADDRFAULTEN_Msk           (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_RFF_CLKDISFAULTEN_Pos         (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_RFF_CLKDISFAULTEN_Msk         (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_RFF_PWRUPONDEMAND_Pos         (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_RFF_PWRUPONDEMAND_Msk         (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_RFF_IFCREADCLEAR_Pos          (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_RFF_IFCREADCLEAR_Msk          (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* ==========================================================  TFF  ========================================================== */
#define I2S_TFF_ADDRFAULTEN_Pos           (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_TFF_ADDRFAULTEN_Msk           (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_TFF_CLKDISFAULTEN_Pos         (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_TFF_CLKDISFAULTEN_Msk         (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_TFF_PWRUPONDEMAND_Pos         (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_TFF_PWRUPONDEMAND_Msk         (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_TFF_IFCREADCLEAR_Pos          (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_TFF_IFCREADCLEAR_Msk          (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* =========================================================  RXDMA  ========================================================= */
#define I2S_RXDMA_ADDRFAULTEN_Pos         (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_RXDMA_ADDRFAULTEN_Msk         (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_RXDMA_CLKDISFAULTEN_Pos       (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_RXDMA_CLKDISFAULTEN_Msk       (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_RXDMA_PWRUPONDEMAND_Pos       (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_RXDMA_PWRUPONDEMAND_Msk       (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_RXDMA_IFCREADCLEAR_Pos        (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_RXDMA_IFCREADCLEAR_Msk        (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* ========================================================  RRXDMA  ========================================================= */
#define I2S_RRXDMA_ADDRFAULTEN_Pos        (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_RRXDMA_ADDRFAULTEN_Msk        (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_RRXDMA_CLKDISFAULTEN_Pos      (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_RRXDMA_CLKDISFAULTEN_Msk      (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_RRXDMA_PWRUPONDEMAND_Pos      (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_RRXDMA_PWRUPONDEMAND_Msk      (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_RRXDMA_IFCREADCLEAR_Pos       (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_RRXDMA_IFCREADCLEAR_Msk       (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* =========================================================  TXDMA  ========================================================= */
#define I2S_TXDMA_ADDRFAULTEN_Pos         (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_TXDMA_ADDRFAULTEN_Msk         (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_TXDMA_CLKDISFAULTEN_Pos       (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_TXDMA_CLKDISFAULTEN_Msk       (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_TXDMA_PWRUPONDEMAND_Pos       (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_TXDMA_PWRUPONDEMAND_Msk       (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_TXDMA_IFCREADCLEAR_Pos        (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_TXDMA_IFCREADCLEAR_Msk        (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* ========================================================  RTXDMA  ========================================================= */
#define I2S_RTXDMA_ADDRFAULTEN_Pos        (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_RTXDMA_ADDRFAULTEN_Msk        (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_RTXDMA_CLKDISFAULTEN_Pos      (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_RTXDMA_CLKDISFAULTEN_Msk      (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_RTXDMA_PWRUPONDEMAND_Pos      (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_RTXDMA_PWRUPONDEMAND_Msk      (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_RTXDMA_IFCREADCLEAR_Pos       (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_RTXDMA_IFCREADCLEAR_Msk       (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* ===================================================  I2S_COMP_PARAM_2  ==================================================== */
#define I2S_I2S_COMP_PARAM_2_ADDRFAULTEN_Pos (0UL)                  /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_I2S_COMP_PARAM_2_ADDRFAULTEN_Msk (0x1UL)                /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_I2S_COMP_PARAM_2_CLKDISFAULTEN_Pos (1UL)                /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_I2S_COMP_PARAM_2_CLKDISFAULTEN_Msk (0x2UL)              /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_I2S_COMP_PARAM_2_PWRUPONDEMAND_Pos (2UL)                /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_I2S_COMP_PARAM_2_PWRUPONDEMAND_Msk (0x4UL)              /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_I2S_COMP_PARAM_2_IFCREADCLEAR_Pos (3UL)                 /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_I2S_COMP_PARAM_2_IFCREADCLEAR_Msk (0x8UL)               /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* ===================================================  I2S_COMP_PARAM_1  ==================================================== */
#define I2S_I2S_COMP_PARAM_1_ADDRFAULTEN_Pos (0UL)                  /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_I2S_COMP_PARAM_1_ADDRFAULTEN_Msk (0x1UL)                /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_I2S_COMP_PARAM_1_CLKDISFAULTEN_Pos (1UL)                /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_I2S_COMP_PARAM_1_CLKDISFAULTEN_Msk (0x2UL)              /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_I2S_COMP_PARAM_1_PWRUPONDEMAND_Pos (2UL)                /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_I2S_COMP_PARAM_1_PWRUPONDEMAND_Msk (0x4UL)              /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_I2S_COMP_PARAM_1_IFCREADCLEAR_Pos (3UL)                 /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_I2S_COMP_PARAM_1_IFCREADCLEAR_Msk (0x8UL)               /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* ===================================================  I2S_COMP_VERSION  ==================================================== */
#define I2S_I2S_COMP_VERSION_ADDRFAULTEN_Pos (0UL)                  /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_I2S_COMP_VERSION_ADDRFAULTEN_Msk (0x1UL)                /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_I2S_COMP_VERSION_CLKDISFAULTEN_Pos (1UL)                /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_I2S_COMP_VERSION_CLKDISFAULTEN_Msk (0x2UL)              /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_I2S_COMP_VERSION_PWRUPONDEMAND_Pos (2UL)                /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_I2S_COMP_VERSION_PWRUPONDEMAND_Msk (0x4UL)              /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_I2S_COMP_VERSION_IFCREADCLEAR_Pos (3UL)                 /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_I2S_COMP_VERSION_IFCREADCLEAR_Msk (0x8UL)               /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* =====================================================  I2S_COMP_TYPE  ===================================================== */
#define I2S_I2S_COMP_TYPE_ADDRFAULTEN_Pos (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define I2S_I2S_COMP_TYPE_ADDRFAULTEN_Msk (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define I2S_I2S_COMP_TYPE_CLKDISFAULTEN_Pos (1UL)                   /*!< CLKDISFAULTEN (Bit 1)                                 */
#define I2S_I2S_COMP_TYPE_CLKDISFAULTEN_Msk (0x2UL)                 /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define I2S_I2S_COMP_TYPE_PWRUPONDEMAND_Pos (2UL)                   /*!< PWRUPONDEMAND (Bit 2)                                 */
#define I2S_I2S_COMP_TYPE_PWRUPONDEMAND_Msk (0x4UL)                 /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define I2S_I2S_COMP_TYPE_IFCREADCLEAR_Pos (3UL)                    /*!< IFCREADCLEAR (Bit 3)                                  */
#define I2S_I2S_COMP_TYPE_IFCREADCLEAR_Msk (0x8UL)                  /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */


/* =========================================================================================================================== */
/* ================                                            SEC                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  INT  ========================================================== */
#define SEC_INT_ADDRFAULTEN_Pos           (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define SEC_INT_ADDRFAULTEN_Msk           (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* ==========================================================  RST  ========================================================== */
#define SEC_RST_ADDRFAULTEN_Pos           (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define SEC_RST_ADDRFAULTEN_Msk           (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* ==========================================================  SR  =========================================================== */
#define SEC_SR_ADDRFAULTEN_Pos            (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define SEC_SR_ADDRFAULTEN_Msk            (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* ========================================================  FILTER0  ======================================================== */
#define SEC_FILTER0_ADDRFAULTEN_Pos       (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define SEC_FILTER0_ADDRFAULTEN_Msk       (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* ========================================================  FILTER1  ======================================================== */
#define SEC_FILTER1_ADDRFAULTEN_Pos       (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define SEC_FILTER1_ADDRFAULTEN_Msk       (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* ========================================================  FILTER2  ======================================================== */
#define SEC_FILTER2_ADDRFAULTEN_Pos       (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define SEC_FILTER2_ADDRFAULTEN_Msk       (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* ========================================================  FILTER3  ======================================================== */
#define SEC_FILTER3_ADDRFAULTEN_Pos       (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define SEC_FILTER3_ADDRFAULTEN_Msk       (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */


/* =========================================================================================================================== */
/* ================                                           QSPI                                            ================ */
/* =========================================================================================================================== */

/* ========================================================  QSPI_CR  ======================================================== */
#define QSPI_QSPI_CR_ADDRFAULTEN_Pos      (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define QSPI_QSPI_CR_ADDRFAULTEN_Msk      (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* =======================================================  QSPI_DCR  ======================================================== */
#define QSPI_QSPI_DCR_ADDRFAULTEN_Pos     (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define QSPI_QSPI_DCR_ADDRFAULTEN_Msk     (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* ========================================================  QSPI_SR  ======================================================== */
#define QSPI_QSPI_SR_ADDRFAULTEN_Pos      (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define QSPI_QSPI_SR_ADDRFAULTEN_Msk      (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* =======================================================  QSPI_FCR  ======================================================== */
#define QSPI_QSPI_FCR_ADDRFAULTEN_Pos     (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define QSPI_QSPI_FCR_ADDRFAULTEN_Msk     (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* =======================================================  QSPI_DLR  ======================================================== */
#define QSPI_QSPI_DLR_ADDRFAULTEN_Pos     (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define QSPI_QSPI_DLR_ADDRFAULTEN_Msk     (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* =======================================================  QSPI_CCR  ======================================================== */
#define QSPI_QSPI_CCR_ADDRFAULTEN_Pos     (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define QSPI_QSPI_CCR_ADDRFAULTEN_Msk     (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* ========================================================  QSPI_AR  ======================================================== */
#define QSPI_QSPI_AR_ADDRFAULTEN_Pos      (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define QSPI_QSPI_AR_ADDRFAULTEN_Msk      (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* =======================================================  QSPI_ABR  ======================================================== */
#define QSPI_QSPI_ABR_ADDRFAULTEN_Pos     (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define QSPI_QSPI_ABR_ADDRFAULTEN_Msk     (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define QSPI_QSPI_ABR_CLKDISFAULTEN_Pos   (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define QSPI_QSPI_ABR_CLKDISFAULTEN_Msk   (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define QSPI_QSPI_ABR_PWRUPONDEMAND_Pos   (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define QSPI_QSPI_ABR_PWRUPONDEMAND_Msk   (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define QSPI_QSPI_ABR_IFCREADCLEAR_Pos    (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define QSPI_QSPI_ABR_IFCREADCLEAR_Msk    (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* ========================================================  QSPI_DR  ======================================================== */
#define QSPI_QSPI_DR_ADDRFAULTEN_Pos      (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define QSPI_QSPI_DR_ADDRFAULTEN_Msk      (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* ======================================================  QSPI_PSMKR  ======================================================= */
#define QSPI_QSPI_PSMKR_ADDRFAULTEN_Pos   (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define QSPI_QSPI_PSMKR_ADDRFAULTEN_Msk   (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* ======================================================  QSPI_PSMAR  ======================================================= */
#define QSPI_QSPI_PSMAR_ADDRFAULTEN_Pos   (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define QSPI_QSPI_PSMAR_ADDRFAULTEN_Msk   (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* =======================================================  QSPI_PIR  ======================================================== */
#define QSPI_QSPI_PIR_ADDRFAULTEN_Pos     (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define QSPI_QSPI_PIR_ADDRFAULTEN_Msk     (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* =======================================================  QSPI_TOR  ======================================================== */
#define QSPI_QSPI_TOR_ADDRFAULTEN_Pos     (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define QSPI_QSPI_TOR_ADDRFAULTEN_Msk     (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* ======================================================  QSPI_HIT0R  ======================================================= */
#define QSPI_QSPI_HIT0R_ADDRFAULTEN_Pos   (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define QSPI_QSPI_HIT0R_ADDRFAULTEN_Msk   (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* ======================================================  QSPI_HIT1R  ======================================================= */
#define QSPI_QSPI_HIT1R_ADDRFAULTEN_Pos   (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define QSPI_QSPI_HIT1R_ADDRFAULTEN_Msk   (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* =======================================================  QSPI_MIR  ======================================================== */
#define QSPI_QSPI_MIR_ADDRFAULTEN_Pos     (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define QSPI_QSPI_MIR_ADDRFAULTEN_Msk     (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* =======================================================  QSPI_CFGR  ======================================================= */
#define QSPI_QSPI_CFGR_ADDRFAULTEN_Pos    (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define QSPI_QSPI_CFGR_ADDRFAULTEN_Msk    (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
/* ======================================================  SBUS_START  ======================================================= */
#define QSPI_SBUS_START_ADDRFAULTEN_Pos   (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define QSPI_SBUS_START_ADDRFAULTEN_Msk   (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */


/* =========================================================================================================================== */
/* ================                                            DAC                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define DAC_CR_DAC_EN_Pos                 (0UL)                     /*!< DAC_EN (Bit 0)                                        */
#define DAC_CR_DAC_EN_Msk                 (0x1UL)                   /*!< DAC_EN (Bitfield-Mask: 0x01)                          */
#define DAC_CR_TRIG_EN_Pos                (2UL)                     /*!< TRIG_EN (Bit 2)                                       */
#define DAC_CR_TRIG_EN_Msk                (0x4UL)                   /*!< TRIG_EN (Bitfield-Mask: 0x01)                         */
#define DAC_CR_TRIG_SRC_SEL_Pos           (3UL)                     /*!< TRIG_SRC_SEL (Bit 3)                                  */
#define DAC_CR_TRIG_SRC_SEL_Msk           (0x38UL)                  /*!< TRIG_SRC_SEL (Bitfield-Mask: 0x07)                    */
#define DAC_CR_TRIG_TYPE_SEL_Pos          (6UL)                     /*!< TRIG_TYPE_SEL (Bit 6)                                 */
#define DAC_CR_TRIG_TYPE_SEL_Msk          (0xc0UL)                  /*!< TRIG_TYPE_SEL (Bitfield-Mask: 0x03)                   */
#define DAC_CR_WAVE_SEL_Pos               (8UL)                     /*!< WAVE_SEL (Bit 8)                                      */
#define DAC_CR_WAVE_SEL_Msk               (0x300UL)                 /*!< WAVE_SEL (Bitfield-Mask: 0x03)                        */
#define DAC_CR_MASK_AMP_SEL_Pos           (10UL)                    /*!< MASK_AMP_SEL (Bit 10)                                 */
#define DAC_CR_MASK_AMP_SEL_Msk           (0x3c00UL)                /*!< MASK_AMP_SEL (Bitfield-Mask: 0x0f)                    */
#define DAC_CR_DMA_EN_Pos                 (14UL)                    /*!< DMA_EN (Bit 14)                                       */
#define DAC_CR_DMA_EN_Msk                 (0x4000UL)                /*!< DMA_EN (Bitfield-Mask: 0x01)                          */
#define DAC_CR_UNDERFLOW_EN_Pos           (15UL)                    /*!< UNDERFLOW_EN (Bit 15)                                 */
#define DAC_CR_UNDERFLOW_EN_Msk           (0x8000UL)                /*!< UNDERFLOW_EN (Bitfield-Mask: 0x01)                    */
#define DAC_CR_EMPTY_EN_Pos               (16UL)                    /*!< EMPTY_EN (Bit 16)                                     */
#define DAC_CR_EMPTY_EN_Msk               (0x10000UL)               /*!< EMPTY_EN (Bitfield-Mask: 0x01)                        */
/* ========================================================  SWTRIGR  ======================================================== */
#define DAC_SWTRIGR_SWTRIGR_Pos           (0UL)                     /*!< SWTRIGR (Bit 0)                                       */
#define DAC_SWTRIGR_SWTRIGR_Msk           (0xffffffffUL)            /*!< SWTRIGR (Bitfield-Mask: 0xffffffff)                   */
/* ==========================================================  DHR  ========================================================== */
#define DAC_DHR_DHR_Pos                   (0UL)                     /*!< DHR (Bit 0)                                           */
#define DAC_DHR_DHR_Msk                   (0xffffffffUL)            /*!< DHR (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  DOR  ========================================================== */
#define DAC_DOR_DOR_Pos                   (0UL)                     /*!< DOR (Bit 0)                                           */
#define DAC_DOR_DOR_Msk                   (0xffffffffUL)            /*!< DOR (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  SR  =========================================================== */
#define DAC_SR_SR_Pos                     (0UL)                     /*!< SR (Bit 0)                                            */
#define DAC_SR_SR_Msk                     (0xffffffffUL)            /*!< SR (Bitfield-Mask: 0xffffffff)                        */


/* =========================================================================================================================== */
/* ================                                            ADC                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define ADC_CR_EN_Pos                     (0UL)                     /*!< EN (Bit 0)                                            */
#define ADC_CR_EN_Msk                     (0x1UL)                   /*!< EN (Bitfield-Mask: 0x01)                              */
#define ADC_CR_DIS_Pos                    (1UL)                     /*!< DIS (Bit 1)                                           */
#define ADC_CR_DIS_Msk                    (0x2UL)                   /*!< DIS (Bitfield-Mask: 0x01)                             */
#define ADC_CR_START_Pos                  (2UL)                     /*!< START (Bit 2)                                         */
#define ADC_CR_START_Msk                  (0x4UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
#define ADC_CR_STOP_Pos                   (3UL)                     /*!< STOP (Bit 3)                                          */
#define ADC_CR_STOP_Msk                   (0x8UL)                   /*!< STOP (Bitfield-Mask: 0x01)                            */
/* =========================================================  CFGR  ========================================================== */
#define ADC_CFGR_CLK_DIV_Pos              (0UL)                     /*!< CLK_DIV (Bit 0)                                       */
#define ADC_CFGR_CLK_DIV_Msk              (0xfffUL)                 /*!< CLK_DIV (Bitfield-Mask: 0xfff)                        */
#define ADC_CFGR_DMA_EN_Pos               (12UL)                    /*!< DMA_EN (Bit 12)                                       */
#define ADC_CFGR_DMA_EN_Msk               (0x1000UL)                /*!< DMA_EN (Bitfield-Mask: 0x01)                          */
#define ADC_CFGR_EXT_TRIG_SEL_Pos         (13UL)                    /*!< EXT_TRIG_SEL (Bit 13)                                 */
#define ADC_CFGR_EXT_TRIG_SEL_Msk         (0x1e000UL)               /*!< EXT_TRIG_SEL (Bitfield-Mask: 0x0f)                    */
#define ADC_CFGR_TRIG_SEL_Pos             (17UL)                    /*!< TRIG_SEL (Bit 17)                                     */
#define ADC_CFGR_TRIG_SEL_Msk             (0x60000UL)               /*!< TRIG_SEL (Bitfield-Mask: 0x03)                        */
#define ADC_CFGR_OVERRUN_MODE_Pos         (19UL)                    /*!< OVERRUN_MODE (Bit 19)                                 */
#define ADC_CFGR_OVERRUN_MODE_Msk         (0x80000UL)               /*!< OVERRUN_MODE (Bitfield-Mask: 0x01)                    */
#define ADC_CFGR_CONV_MODE_Pos            (20UL)                    /*!< CONV_MODE (Bit 20)                                    */
#define ADC_CFGR_CONV_MODE_Msk            (0x300000UL)              /*!< CONV_MODE (Bitfield-Mask: 0x03)                       */
#define ADC_CFGR_WAIT_MODE_Pos            (22UL)                    /*!< WAIT_MODE (Bit 22)                                    */
#define ADC_CFGR_WAIT_MODE_Msk            (0x400000UL)              /*!< WAIT_MODE (Bitfield-Mask: 0x01)                       */
/* =========================================================  SEQR0  ========================================================= */
#define ADC_SEQR0_SEL0_Pos                (0UL)                     /*!< SEL0 (Bit 0)                                          */
#define ADC_SEQR0_SEL0_Msk                (0xfUL)                   /*!< SEL0 (Bitfield-Mask: 0x0f)                            */
#define ADC_SEQR0_SEL1_Pos                (4UL)                     /*!< SEL1 (Bit 4)                                          */
#define ADC_SEQR0_SEL1_Msk                (0xf0UL)                  /*!< SEL1 (Bitfield-Mask: 0x0f)                            */
#define ADC_SEQR0_SEL2_Pos                (8UL)                     /*!< SEL2 (Bit 8)                                          */
#define ADC_SEQR0_SEL2_Msk                (0xf00UL)                 /*!< SEL2 (Bitfield-Mask: 0x0f)                            */
#define ADC_SEQR0_SEL3_Pos                (12UL)                    /*!< SEL3 (Bit 12)                                         */
#define ADC_SEQR0_SEL3_Msk                (0xf000UL)                /*!< SEL3 (Bitfield-Mask: 0x0f)                            */
#define ADC_SEQR0_SEL4_Pos                (16UL)                    /*!< SEL4 (Bit 16)                                         */
#define ADC_SEQR0_SEL4_Msk                (0xf0000UL)               /*!< SEL4 (Bitfield-Mask: 0x0f)                            */
#define ADC_SEQR0_SEL5_Pos                (20UL)                    /*!< SEL5 (Bit 20)                                         */
#define ADC_SEQR0_SEL5_Msk                (0xf00000UL)              /*!< SEL5 (Bitfield-Mask: 0x0f)                            */
#define ADC_SEQR0_SEL6_Pos                (24UL)                    /*!< SEL6 (Bit 24)                                         */
#define ADC_SEQR0_SEL6_Msk                (0xf000000UL)             /*!< SEL6 (Bitfield-Mask: 0x0f)                            */
#define ADC_SEQR0_SEL7_Pos                (28UL)                    /*!< SEL7 (Bit 28)                                         */
#define ADC_SEQR0_SEL7_Msk                (0xf0000000UL)            /*!< SEL7 (Bitfield-Mask: 0x0f)                            */
/* =========================================================  SEQR1  ========================================================= */
#define ADC_SEQR1_SEL8_Pos                (0UL)                     /*!< SEL8 (Bit 0)                                          */
#define ADC_SEQR1_SEL8_Msk                (0xfUL)                   /*!< SEL8 (Bitfield-Mask: 0x0f)                            */
#define ADC_SEQR1_SEL9_Pos                (4UL)                     /*!< SEL9 (Bit 4)                                          */
#define ADC_SEQR1_SEL9_Msk                (0xf0UL)                  /*!< SEL9 (Bitfield-Mask: 0x0f)                            */
#define ADC_SEQR1_SEL10_Pos               (8UL)                     /*!< SEL10 (Bit 8)                                         */
#define ADC_SEQR1_SEL10_Msk               (0xf00UL)                 /*!< SEL10 (Bitfield-Mask: 0x0f)                           */
#define ADC_SEQR1_SEL11_Pos               (12UL)                    /*!< SEL11 (Bit 12)                                        */
#define ADC_SEQR1_SEL11_Msk               (0xf000UL)                /*!< SEL11 (Bitfield-Mask: 0x0f)                           */
#define ADC_SEQR1_SEL12_Pos               (16UL)                    /*!< SEL12 (Bit 16)                                        */
#define ADC_SEQR1_SEL12_Msk               (0xf0000UL)               /*!< SEL12 (Bitfield-Mask: 0x0f)                           */
#define ADC_SEQR1_SEL13_Pos               (20UL)                    /*!< SEL13 (Bit 20)                                        */
#define ADC_SEQR1_SEL13_Msk               (0xf00000UL)              /*!< SEL13 (Bitfield-Mask: 0x0f)                           */
#define ADC_SEQR1_SEL14_Pos               (24UL)                    /*!< SEL14 (Bit 24)                                        */
#define ADC_SEQR1_SEL14_Msk               (0xf000000UL)             /*!< SEL14 (Bitfield-Mask: 0x0f)                           */
#define ADC_SEQR1_SEL15_Pos               (28UL)                    /*!< SEL15 (Bit 28)                                        */
#define ADC_SEQR1_SEL15_Msk               (0xf0000000UL)            /*!< SEL15 (Bitfield-Mask: 0x0f)                           */
/* ========================================================  DIFFSEL  ======================================================== */
#define ADC_DIFFSEL_SEL0_Pos              (1UL)                     /*!< SEL0 (Bit 1)                                          */
#define ADC_DIFFSEL_SEL0_Msk              (0x1feUL)                 /*!< SEL0 (Bitfield-Mask: 0xff)                            */
#define ADC_DIFFSEL_SEL1_Pos              (9UL)                     /*!< SEL1 (Bit 9)                                          */
#define ADC_DIFFSEL_SEL1_Msk              (0x1fe00UL)               /*!< SEL1 (Bitfield-Mask: 0xff)                            */
/* ==========================================================  ISR  ========================================================== */
#define ADC_ISR_EOC_Pos                   (0UL)                     /*!< EOC (Bit 0)                                           */
#define ADC_ISR_EOC_Msk                   (0x1UL)                   /*!< EOC (Bitfield-Mask: 0x01)                             */
#define ADC_ISR_EOS_Pos                   (1UL)                     /*!< EOS (Bit 1)                                           */
#define ADC_ISR_EOS_Msk                   (0x2UL)                   /*!< EOS (Bitfield-Mask: 0x01)                             */
#define ADC_ISR_OVERRUN_Pos               (2UL)                     /*!< OVERRUN (Bit 2)                                       */
#define ADC_ISR_OVERRUN_Msk               (0x4UL)                   /*!< OVERRUN (Bitfield-Mask: 0x01)                         */
/* ==========================================================  IER  ========================================================== */
#define ADC_IER_EOC_INT_EN_Pos            (0UL)                     /*!< EOC_INT_EN (Bit 0)                                    */
#define ADC_IER_EOC_INT_EN_Msk            (0x1UL)                   /*!< EOC_INT_EN (Bitfield-Mask: 0x01)                      */
#define ADC_IER_EOS_INT_EN_Pos            (1UL)                     /*!< EOS_INT_EN (Bit 1)                                    */
#define ADC_IER_EOS_INT_EN_Msk            (0x2UL)                   /*!< EOS_INT_EN (Bitfield-Mask: 0x01)                      */
#define ADC_IER_OVERRUN_INT_EN_Pos        (2UL)                     /*!< OVERRUN_INT_EN (Bit 2)                                */
#define ADC_IER_OVERRUN_INT_EN_Msk        (0x4UL)                   /*!< OVERRUN_INT_EN (Bitfield-Mask: 0x01)                  */
/* ==========================================================  DR  =========================================================== */
#define ADC_DR_DATA_Pos                   (0UL)                     /*!< DATA (Bit 0)                                          */
#define ADC_DR_DATA_Msk                   (0xfffUL)                 /*!< DATA (Bitfield-Mask: 0xfff)                           */
/* =======================================================  AWD0_CFGR  ======================================================= */
#define ADC_AWD0_CFGR_AWD0_CFGR_Pos       (0UL)                     /*!< AWD0_CFGR (Bit 0)                                     */
#define ADC_AWD0_CFGR_AWD0_CFGR_Msk       (0xffffffffUL)            /*!< AWD0_CFGR (Bitfield-Mask: 0xffffffff)                 */
/* =======================================================  AWD1_CFGR  ======================================================= */
#define ADC_AWD1_CFGR_AWD1_CFGR_Pos       (0UL)                     /*!< AWD1_CFGR (Bit 0)                                     */
#define ADC_AWD1_CFGR_AWD1_CFGR_Msk       (0xffffffffUL)            /*!< AWD1_CFGR (Bitfield-Mask: 0xffffffff)                 */
/* =======================================================  AWD2_CFGR  ======================================================= */
#define ADC_AWD2_CFGR_AWD2_CFGR_Pos       (0UL)                     /*!< AWD2_CFGR (Bit 0)                                     */
#define ADC_AWD2_CFGR_AWD2_CFGR_Msk       (0xffffffffUL)            /*!< AWD2_CFGR (Bitfield-Mask: 0xffffffff)                 */


/* =========================================================================================================================== */
/* ================                                           DMAC0                                           ================ */
/* =========================================================================================================================== */

/* =========================================================  SAR0  ========================================================== */
#define DMAC0_SAR0_SAR_Pos                (0UL)                     /*!< SAR (Bit 0)                                           */
#define DMAC0_SAR0_SAR_Msk                (0xffffffffUL)            /*!< SAR (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  DAR0  ========================================================== */
#define DMAC0_DAR0_DAR_Pos                (0UL)                     /*!< DAR (Bit 0)                                           */
#define DMAC0_DAR0_DAR_Msk                (0xffffffffUL)            /*!< DAR (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  LLP0  ========================================================== */
#define DMAC0_LLP0_LOC_Pos                (0UL)                     /*!< LOC (Bit 0)                                           */
#define DMAC0_LLP0_LOC_Msk                (0xffffffffUL)            /*!< LOC (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  CTL0  ========================================================== */
#define DMAC0_CTL0_INT_EN_Pos             (0UL)                     /*!< INT_EN (Bit 0)                                        */
#define DMAC0_CTL0_INT_EN_Msk             (0x1UL)                   /*!< INT_EN (Bitfield-Mask: 0x01)                          */
#define DMAC0_CTL0_DST_TR_WIDTH_Pos       (1UL)                     /*!< DST_TR_WIDTH (Bit 1)                                  */
#define DMAC0_CTL0_DST_TR_WIDTH_Msk       (0xeUL)                   /*!< DST_TR_WIDTH (Bitfield-Mask: 0x07)                    */
#define DMAC0_CTL0_SRC_TR_WIDTH_Pos       (4UL)                     /*!< SRC_TR_WIDTH (Bit 4)                                  */
#define DMAC0_CTL0_SRC_TR_WIDTH_Msk       (0x70UL)                  /*!< SRC_TR_WIDTH (Bitfield-Mask: 0x07)                    */
#define DMAC0_CTL0_DINC_Pos               (7UL)                     /*!< DINC (Bit 7)                                          */
#define DMAC0_CTL0_DINC_Msk               (0x180UL)                 /*!< DINC (Bitfield-Mask: 0x03)                            */
#define DMAC0_CTL0_SINC_Pos               (9UL)                     /*!< SINC (Bit 9)                                          */
#define DMAC0_CTL0_SINC_Msk               (0x600UL)                 /*!< SINC (Bitfield-Mask: 0x03)                            */
#define DMAC0_CTL0_DEST_MSIZE_Pos         (11UL)                    /*!< DEST_MSIZE (Bit 11)                                   */
#define DMAC0_CTL0_DEST_MSIZE_Msk         (0x3800UL)                /*!< DEST_MSIZE (Bitfield-Mask: 0x07)                      */
#define DMAC0_CTL0_SRC_MSIZE_Pos          (14UL)                    /*!< SRC_MSIZE (Bit 14)                                    */
#define DMAC0_CTL0_SRC_MSIZE_Msk          (0x1c000UL)               /*!< SRC_MSIZE (Bitfield-Mask: 0x07)                       */
#define DMAC0_CTL0_SRC_GATHER_EN_Pos      (17UL)                    /*!< SRC_GATHER_EN (Bit 17)                                */
#define DMAC0_CTL0_SRC_GATHER_EN_Msk      (0x20000UL)               /*!< SRC_GATHER_EN (Bitfield-Mask: 0x01)                   */
#define DMAC0_CTL0_DST_SCATTER_EN_Pos     (18UL)                    /*!< DST_SCATTER_EN (Bit 18)                               */
#define DMAC0_CTL0_DST_SCATTER_EN_Msk     (0x40000UL)               /*!< DST_SCATTER_EN (Bitfield-Mask: 0x01)                  */
#define DMAC0_CTL0_TT_FC_Pos              (20UL)                    /*!< TT_FC (Bit 20)                                        */
#define DMAC0_CTL0_TT_FC_Msk              (0x700000UL)              /*!< TT_FC (Bitfield-Mask: 0x07)                           */
#define DMAC0_CTL0_SMS0_Pos               (23UL)                    /*!< SMS0 (Bit 23)                                         */
#define DMAC0_CTL0_SMS0_Msk               (0x1800000UL)             /*!< SMS0 (Bitfield-Mask: 0x03)                            */
#define DMAC0_CTL0_SMS1_Pos               (25UL)                    /*!< SMS1 (Bit 25)                                         */
#define DMAC0_CTL0_SMS1_Msk               (0x6000000UL)             /*!< SMS1 (Bitfield-Mask: 0x03)                            */
#define DMAC0_CTL0_LLP_DST_EN_Pos         (27UL)                    /*!< LLP_DST_EN (Bit 27)                                   */
#define DMAC0_CTL0_LLP_DST_EN_Msk         (0x8000000UL)             /*!< LLP_DST_EN (Bitfield-Mask: 0x01)                      */
#define DMAC0_CTL0_LLP_SRC_EN_Pos         (28UL)                    /*!< LLP_SRC_EN (Bit 28)                                   */
#define DMAC0_CTL0_LLP_SRC_EN_Msk         (0x10000000UL)            /*!< LLP_SRC_EN (Bitfield-Mask: 0x01)                      */
#define DMAC0_CTL0_BLOCK_TS_Pos           (32UL)                    /*!< BLOCK_TS (Bit 32)                                     */
#define DMAC0_CTL0_BLOCK_TS_Msk           (0xfffUL)                 /*!< BLOCK_TS (Bitfield-Mask: 0xfff)                       */
#define DMAC0_CTL0_DONE_Pos               (44UL)                    /*!< DONE (Bit 44)                                         */
#define DMAC0_CTL0_DONE_Msk               (0x1000UL)                /*!< DONE (Bitfield-Mask: 0x01)                            */
/* =========================================================  CFG0  ========================================================== */
#define DMAC0_CFG0_CH_PRIOR_Pos           (5UL)                     /*!< CH_PRIOR (Bit 5)                                      */
#define DMAC0_CFG0_CH_PRIOR_Msk           (0xe0UL)                  /*!< CH_PRIOR (Bitfield-Mask: 0x07)                        */
#define DMAC0_CFG0_CH_SUSP_Pos            (8UL)                     /*!< CH_SUSP (Bit 8)                                       */
#define DMAC0_CFG0_CH_SUSP_Msk            (0x100UL)                 /*!< CH_SUSP (Bitfield-Mask: 0x01)                         */
#define DMAC0_CFG0_FIFO_EMPTY_Pos         (9UL)                     /*!< FIFO_EMPTY (Bit 9)                                    */
#define DMAC0_CFG0_FIFO_EMPTY_Msk         (0x200UL)                 /*!< FIFO_EMPTY (Bitfield-Mask: 0x01)                      */
#define DMAC0_CFG0_HS_SEL_DST_Pos         (10UL)                    /*!< HS_SEL_DST (Bit 10)                                   */
#define DMAC0_CFG0_HS_SEL_DST_Msk         (0x400UL)                 /*!< HS_SEL_DST (Bitfield-Mask: 0x01)                      */
#define DMAC0_CFG0_HS_SEL_SRC_Pos         (11UL)                    /*!< HS_SEL_SRC (Bit 11)                                   */
#define DMAC0_CFG0_HS_SEL_SRC_Msk         (0x800UL)                 /*!< HS_SEL_SRC (Bitfield-Mask: 0x01)                      */
#define DMAC0_CFG0_LOCK_CH_L_Pos          (12UL)                    /*!< LOCK_CH_L (Bit 12)                                    */
#define DMAC0_CFG0_LOCK_CH_L_Msk          (0x3000UL)                /*!< LOCK_CH_L (Bitfield-Mask: 0x03)                       */
#define DMAC0_CFG0_LOCK_B_L_Pos           (14UL)                    /*!< LOCK_B_L (Bit 14)                                     */
#define DMAC0_CFG0_LOCK_B_L_Msk           (0xc000UL)                /*!< LOCK_B_L (Bitfield-Mask: 0x03)                        */
#define DMAC0_CFG0_LOCK_CH_Pos            (16UL)                    /*!< LOCK_CH (Bit 16)                                      */
#define DMAC0_CFG0_LOCK_CH_Msk            (0x10000UL)               /*!< LOCK_CH (Bitfield-Mask: 0x01)                         */
#define DMAC0_CFG0_LOCK_B_Pos             (17UL)                    /*!< LOCK_B (Bit 17)                                       */
#define DMAC0_CFG0_LOCK_B_Msk             (0x20000UL)               /*!< LOCK_B (Bitfield-Mask: 0x01)                          */
#define DMAC0_CFG0_DST_HS_POL_Pos         (18UL)                    /*!< DST_HS_POL (Bit 18)                                   */
#define DMAC0_CFG0_DST_HS_POL_Msk         (0x40000UL)               /*!< DST_HS_POL (Bitfield-Mask: 0x01)                      */
#define DMAC0_CFG0_SRC_HS_POL_Pos         (19UL)                    /*!< SRC_HS_POL (Bit 19)                                   */
#define DMAC0_CFG0_SRC_HS_POL_Msk         (0x80000UL)               /*!< SRC_HS_POL (Bitfield-Mask: 0x01)                      */
#define DMAC0_CFG0_RELOAD_SRC_Pos         (30UL)                    /*!< RELOAD_SRC (Bit 30)                                   */
#define DMAC0_CFG0_RELOAD_SRC_Msk         (0x40000000UL)            /*!< RELOAD_SRC (Bitfield-Mask: 0x01)                      */
#define DMAC0_CFG0_RELOAD_DST_Pos         (31UL)                    /*!< RELOAD_DST (Bit 31)                                   */
#define DMAC0_CFG0_RELOAD_DST_Msk         (0x80000000UL)            /*!< RELOAD_DST (Bitfield-Mask: 0x01)                      */
#define DMAC0_CFG0_FCMODE_Pos             (32UL)                    /*!< FCMODE (Bit 32)                                       */
#define DMAC0_CFG0_FCMODE_Msk             (0x1UL)                   /*!< FCMODE (Bitfield-Mask: 0x01)                          */
#define DMAC0_CFG0_FIFO_MODE_Pos          (33UL)                    /*!< FIFO_MODE (Bit 33)                                    */
#define DMAC0_CFG0_FIFO_MODE_Msk          (0x2UL)                   /*!< FIFO_MODE (Bitfield-Mask: 0x01)                       */
#define DMAC0_CFG0_PROTCTL_Pos            (34UL)                    /*!< PROTCTL (Bit 34)                                      */
#define DMAC0_CFG0_PROTCTL_Msk            (0x1cUL)                  /*!< PROTCTL (Bitfield-Mask: 0x07)                         */
#define DMAC0_CFG0_DS_UPD_EN_Pos          (37UL)                    /*!< DS_UPD_EN (Bit 37)                                    */
#define DMAC0_CFG0_DS_UPD_EN_Msk          (0x20UL)                  /*!< DS_UPD_EN (Bitfield-Mask: 0x01)                       */
#define DMAC0_CFG0_SS_UPD_EN_Pos          (38UL)                    /*!< SS_UPD_EN (Bit 38)                                    */
#define DMAC0_CFG0_SS_UPD_EN_Msk          (0x40UL)                  /*!< SS_UPD_EN (Bitfield-Mask: 0x01)                       */
#define DMAC0_CFG0_SRC_PER_Pos            (39UL)                    /*!< SRC_PER (Bit 39)                                      */
#define DMAC0_CFG0_SRC_PER_Msk            (0x780UL)                 /*!< SRC_PER (Bitfield-Mask: 0x0f)                         */
#define DMAC0_CFG0_DEST_PER_Pos           (43UL)                    /*!< DEST_PER (Bit 43)                                     */
#define DMAC0_CFG0_DEST_PER_Msk           (0x7800UL)                /*!< DEST_PER (Bitfield-Mask: 0x0f)                        */
/* =========================================================  SAR1  ========================================================== */
#define DMAC0_SAR1_SAR_Pos                (0UL)                     /*!< SAR (Bit 0)                                           */
#define DMAC0_SAR1_SAR_Msk                (0xffffffffUL)            /*!< SAR (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  DAR1  ========================================================== */
#define DMAC0_DAR1_DAR_Pos                (0UL)                     /*!< DAR (Bit 0)                                           */
#define DMAC0_DAR1_DAR_Msk                (0xffffffffUL)            /*!< DAR (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  LLP1  ========================================================== */
#define DMAC0_LLP1_LOC_Pos                (0UL)                     /*!< LOC (Bit 0)                                           */
#define DMAC0_LLP1_LOC_Msk                (0xffffffffUL)            /*!< LOC (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  CTL1  ========================================================== */
#define DMAC0_CTL1_INT_EN_Pos             (0UL)                     /*!< INT_EN (Bit 0)                                        */
#define DMAC0_CTL1_INT_EN_Msk             (0x1UL)                   /*!< INT_EN (Bitfield-Mask: 0x01)                          */
#define DMAC0_CTL1_DST_TR_WIDTH_Pos       (1UL)                     /*!< DST_TR_WIDTH (Bit 1)                                  */
#define DMAC0_CTL1_DST_TR_WIDTH_Msk       (0xeUL)                   /*!< DST_TR_WIDTH (Bitfield-Mask: 0x07)                    */
#define DMAC0_CTL1_SRC_TR_WIDTH_Pos       (4UL)                     /*!< SRC_TR_WIDTH (Bit 4)                                  */
#define DMAC0_CTL1_SRC_TR_WIDTH_Msk       (0x70UL)                  /*!< SRC_TR_WIDTH (Bitfield-Mask: 0x07)                    */
#define DMAC0_CTL1_DINC_Pos               (7UL)                     /*!< DINC (Bit 7)                                          */
#define DMAC0_CTL1_DINC_Msk               (0x180UL)                 /*!< DINC (Bitfield-Mask: 0x03)                            */
#define DMAC0_CTL1_SINC_Pos               (9UL)                     /*!< SINC (Bit 9)                                          */
#define DMAC0_CTL1_SINC_Msk               (0x600UL)                 /*!< SINC (Bitfield-Mask: 0x03)                            */
#define DMAC0_CTL1_DEST_MSIZE_Pos         (11UL)                    /*!< DEST_MSIZE (Bit 11)                                   */
#define DMAC0_CTL1_DEST_MSIZE_Msk         (0x3800UL)                /*!< DEST_MSIZE (Bitfield-Mask: 0x07)                      */
#define DMAC0_CTL1_SRC_MSIZE_Pos          (14UL)                    /*!< SRC_MSIZE (Bit 14)                                    */
#define DMAC0_CTL1_SRC_MSIZE_Msk          (0x1c000UL)               /*!< SRC_MSIZE (Bitfield-Mask: 0x07)                       */
#define DMAC0_CTL1_SRC_GATHER_EN_Pos      (17UL)                    /*!< SRC_GATHER_EN (Bit 17)                                */
#define DMAC0_CTL1_SRC_GATHER_EN_Msk      (0x20000UL)               /*!< SRC_GATHER_EN (Bitfield-Mask: 0x01)                   */
#define DMAC0_CTL1_DST_SCATTER_EN_Pos     (18UL)                    /*!< DST_SCATTER_EN (Bit 18)                               */
#define DMAC0_CTL1_DST_SCATTER_EN_Msk     (0x40000UL)               /*!< DST_SCATTER_EN (Bitfield-Mask: 0x01)                  */
#define DMAC0_CTL1_TT_FC_Pos              (20UL)                    /*!< TT_FC (Bit 20)                                        */
#define DMAC0_CTL1_TT_FC_Msk              (0x700000UL)              /*!< TT_FC (Bitfield-Mask: 0x07)                           */
#define DMAC0_CTL1_SMS0_Pos               (23UL)                    /*!< SMS0 (Bit 23)                                         */
#define DMAC0_CTL1_SMS0_Msk               (0x1800000UL)             /*!< SMS0 (Bitfield-Mask: 0x03)                            */
#define DMAC0_CTL1_SMS1_Pos               (25UL)                    /*!< SMS1 (Bit 25)                                         */
#define DMAC0_CTL1_SMS1_Msk               (0x6000000UL)             /*!< SMS1 (Bitfield-Mask: 0x03)                            */
#define DMAC0_CTL1_LLP_DST_EN_Pos         (27UL)                    /*!< LLP_DST_EN (Bit 27)                                   */
#define DMAC0_CTL1_LLP_DST_EN_Msk         (0x8000000UL)             /*!< LLP_DST_EN (Bitfield-Mask: 0x01)                      */
#define DMAC0_CTL1_LLP_SRC_EN_Pos         (28UL)                    /*!< LLP_SRC_EN (Bit 28)                                   */
#define DMAC0_CTL1_LLP_SRC_EN_Msk         (0x10000000UL)            /*!< LLP_SRC_EN (Bitfield-Mask: 0x01)                      */
#define DMAC0_CTL1_BLOCK_TS_Pos           (32UL)                    /*!< BLOCK_TS (Bit 32)                                     */
#define DMAC0_CTL1_BLOCK_TS_Msk           (0xfffUL)                 /*!< BLOCK_TS (Bitfield-Mask: 0xfff)                       */
#define DMAC0_CTL1_DONE_Pos               (44UL)                    /*!< DONE (Bit 44)                                         */
#define DMAC0_CTL1_DONE_Msk               (0x1000UL)                /*!< DONE (Bitfield-Mask: 0x01)                            */
/* =========================================================  CFG1  ========================================================== */
#define DMAC0_CFG1_CH_PRIOR_Pos           (5UL)                     /*!< CH_PRIOR (Bit 5)                                      */
#define DMAC0_CFG1_CH_PRIOR_Msk           (0xe0UL)                  /*!< CH_PRIOR (Bitfield-Mask: 0x07)                        */
#define DMAC0_CFG1_CH_SUSP_Pos            (8UL)                     /*!< CH_SUSP (Bit 8)                                       */
#define DMAC0_CFG1_CH_SUSP_Msk            (0x100UL)                 /*!< CH_SUSP (Bitfield-Mask: 0x01)                         */
#define DMAC0_CFG1_FIFO_EMPTY_Pos         (9UL)                     /*!< FIFO_EMPTY (Bit 9)                                    */
#define DMAC0_CFG1_FIFO_EMPTY_Msk         (0x200UL)                 /*!< FIFO_EMPTY (Bitfield-Mask: 0x01)                      */
#define DMAC0_CFG1_HS_SEL_DST_Pos         (10UL)                    /*!< HS_SEL_DST (Bit 10)                                   */
#define DMAC0_CFG1_HS_SEL_DST_Msk         (0x400UL)                 /*!< HS_SEL_DST (Bitfield-Mask: 0x01)                      */
#define DMAC0_CFG1_HS_SEL_SRC_Pos         (11UL)                    /*!< HS_SEL_SRC (Bit 11)                                   */
#define DMAC0_CFG1_HS_SEL_SRC_Msk         (0x800UL)                 /*!< HS_SEL_SRC (Bitfield-Mask: 0x01)                      */
#define DMAC0_CFG1_LOCK_CH_L_Pos          (12UL)                    /*!< LOCK_CH_L (Bit 12)                                    */
#define DMAC0_CFG1_LOCK_CH_L_Msk          (0x3000UL)                /*!< LOCK_CH_L (Bitfield-Mask: 0x03)                       */
#define DMAC0_CFG1_LOCK_B_L_Pos           (14UL)                    /*!< LOCK_B_L (Bit 14)                                     */
#define DMAC0_CFG1_LOCK_B_L_Msk           (0xc000UL)                /*!< LOCK_B_L (Bitfield-Mask: 0x03)                        */
#define DMAC0_CFG1_LOCK_CH_Pos            (16UL)                    /*!< LOCK_CH (Bit 16)                                      */
#define DMAC0_CFG1_LOCK_CH_Msk            (0x10000UL)               /*!< LOCK_CH (Bitfield-Mask: 0x01)                         */
#define DMAC0_CFG1_LOCK_B_Pos             (17UL)                    /*!< LOCK_B (Bit 17)                                       */
#define DMAC0_CFG1_LOCK_B_Msk             (0x20000UL)               /*!< LOCK_B (Bitfield-Mask: 0x01)                          */
#define DMAC0_CFG1_DST_HS_POL_Pos         (18UL)                    /*!< DST_HS_POL (Bit 18)                                   */
#define DMAC0_CFG1_DST_HS_POL_Msk         (0x40000UL)               /*!< DST_HS_POL (Bitfield-Mask: 0x01)                      */
#define DMAC0_CFG1_SRC_HS_POL_Pos         (19UL)                    /*!< SRC_HS_POL (Bit 19)                                   */
#define DMAC0_CFG1_SRC_HS_POL_Msk         (0x80000UL)               /*!< SRC_HS_POL (Bitfield-Mask: 0x01)                      */
#define DMAC0_CFG1_RELOAD_SRC_Pos         (30UL)                    /*!< RELOAD_SRC (Bit 30)                                   */
#define DMAC0_CFG1_RELOAD_SRC_Msk         (0x40000000UL)            /*!< RELOAD_SRC (Bitfield-Mask: 0x01)                      */
#define DMAC0_CFG1_RELOAD_DST_Pos         (31UL)                    /*!< RELOAD_DST (Bit 31)                                   */
#define DMAC0_CFG1_RELOAD_DST_Msk         (0x80000000UL)            /*!< RELOAD_DST (Bitfield-Mask: 0x01)                      */
#define DMAC0_CFG1_FCMODE_Pos             (32UL)                    /*!< FCMODE (Bit 32)                                       */
#define DMAC0_CFG1_FCMODE_Msk             (0x1UL)                   /*!< FCMODE (Bitfield-Mask: 0x01)                          */
#define DMAC0_CFG1_FIFO_MODE_Pos          (33UL)                    /*!< FIFO_MODE (Bit 33)                                    */
#define DMAC0_CFG1_FIFO_MODE_Msk          (0x2UL)                   /*!< FIFO_MODE (Bitfield-Mask: 0x01)                       */
#define DMAC0_CFG1_PROTCTL_Pos            (34UL)                    /*!< PROTCTL (Bit 34)                                      */
#define DMAC0_CFG1_PROTCTL_Msk            (0x1cUL)                  /*!< PROTCTL (Bitfield-Mask: 0x07)                         */
#define DMAC0_CFG1_DS_UPD_EN_Pos          (37UL)                    /*!< DS_UPD_EN (Bit 37)                                    */
#define DMAC0_CFG1_DS_UPD_EN_Msk          (0x20UL)                  /*!< DS_UPD_EN (Bitfield-Mask: 0x01)                       */
#define DMAC0_CFG1_SS_UPD_EN_Pos          (38UL)                    /*!< SS_UPD_EN (Bit 38)                                    */
#define DMAC0_CFG1_SS_UPD_EN_Msk          (0x40UL)                  /*!< SS_UPD_EN (Bitfield-Mask: 0x01)                       */
#define DMAC0_CFG1_SRC_PER_Pos            (39UL)                    /*!< SRC_PER (Bit 39)                                      */
#define DMAC0_CFG1_SRC_PER_Msk            (0x780UL)                 /*!< SRC_PER (Bitfield-Mask: 0x0f)                         */
#define DMAC0_CFG1_DEST_PER_Pos           (43UL)                    /*!< DEST_PER (Bit 43)                                     */
#define DMAC0_CFG1_DEST_PER_Msk           (0x7800UL)                /*!< DEST_PER (Bitfield-Mask: 0x0f)                        */
/* =========================================================  SAR2  ========================================================== */
#define DMAC0_SAR2_SAR_Pos                (0UL)                     /*!< SAR (Bit 0)                                           */
#define DMAC0_SAR2_SAR_Msk                (0xffffffffUL)            /*!< SAR (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  DAR2  ========================================================== */
#define DMAC0_DAR2_DAR_Pos                (0UL)                     /*!< DAR (Bit 0)                                           */
#define DMAC0_DAR2_DAR_Msk                (0xffffffffUL)            /*!< DAR (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  LLP2  ========================================================== */
#define DMAC0_LLP2_LOC_Pos                (0UL)                     /*!< LOC (Bit 0)                                           */
#define DMAC0_LLP2_LOC_Msk                (0xffffffffUL)            /*!< LOC (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  CTL2  ========================================================== */
#define DMAC0_CTL2_INT_EN_Pos             (0UL)                     /*!< INT_EN (Bit 0)                                        */
#define DMAC0_CTL2_INT_EN_Msk             (0x1UL)                   /*!< INT_EN (Bitfield-Mask: 0x01)                          */
#define DMAC0_CTL2_DST_TR_WIDTH_Pos       (1UL)                     /*!< DST_TR_WIDTH (Bit 1)                                  */
#define DMAC0_CTL2_DST_TR_WIDTH_Msk       (0xeUL)                   /*!< DST_TR_WIDTH (Bitfield-Mask: 0x07)                    */
#define DMAC0_CTL2_SRC_TR_WIDTH_Pos       (4UL)                     /*!< SRC_TR_WIDTH (Bit 4)                                  */
#define DMAC0_CTL2_SRC_TR_WIDTH_Msk       (0x70UL)                  /*!< SRC_TR_WIDTH (Bitfield-Mask: 0x07)                    */
#define DMAC0_CTL2_DINC_Pos               (7UL)                     /*!< DINC (Bit 7)                                          */
#define DMAC0_CTL2_DINC_Msk               (0x180UL)                 /*!< DINC (Bitfield-Mask: 0x03)                            */
#define DMAC0_CTL2_SINC_Pos               (9UL)                     /*!< SINC (Bit 9)                                          */
#define DMAC0_CTL2_SINC_Msk               (0x600UL)                 /*!< SINC (Bitfield-Mask: 0x03)                            */
#define DMAC0_CTL2_DEST_MSIZE_Pos         (11UL)                    /*!< DEST_MSIZE (Bit 11)                                   */
#define DMAC0_CTL2_DEST_MSIZE_Msk         (0x3800UL)                /*!< DEST_MSIZE (Bitfield-Mask: 0x07)                      */
#define DMAC0_CTL2_SRC_MSIZE_Pos          (14UL)                    /*!< SRC_MSIZE (Bit 14)                                    */
#define DMAC0_CTL2_SRC_MSIZE_Msk          (0x1c000UL)               /*!< SRC_MSIZE (Bitfield-Mask: 0x07)                       */
#define DMAC0_CTL2_SRC_GATHER_EN_Pos      (17UL)                    /*!< SRC_GATHER_EN (Bit 17)                                */
#define DMAC0_CTL2_SRC_GATHER_EN_Msk      (0x20000UL)               /*!< SRC_GATHER_EN (Bitfield-Mask: 0x01)                   */
#define DMAC0_CTL2_DST_SCATTER_EN_Pos     (18UL)                    /*!< DST_SCATTER_EN (Bit 18)                               */
#define DMAC0_CTL2_DST_SCATTER_EN_Msk     (0x40000UL)               /*!< DST_SCATTER_EN (Bitfield-Mask: 0x01)                  */
#define DMAC0_CTL2_TT_FC_Pos              (20UL)                    /*!< TT_FC (Bit 20)                                        */
#define DMAC0_CTL2_TT_FC_Msk              (0x700000UL)              /*!< TT_FC (Bitfield-Mask: 0x07)                           */
#define DMAC0_CTL2_SMS0_Pos               (23UL)                    /*!< SMS0 (Bit 23)                                         */
#define DMAC0_CTL2_SMS0_Msk               (0x1800000UL)             /*!< SMS0 (Bitfield-Mask: 0x03)                            */
#define DMAC0_CTL2_SMS1_Pos               (25UL)                    /*!< SMS1 (Bit 25)                                         */
#define DMAC0_CTL2_SMS1_Msk               (0x6000000UL)             /*!< SMS1 (Bitfield-Mask: 0x03)                            */
#define DMAC0_CTL2_LLP_DST_EN_Pos         (27UL)                    /*!< LLP_DST_EN (Bit 27)                                   */
#define DMAC0_CTL2_LLP_DST_EN_Msk         (0x8000000UL)             /*!< LLP_DST_EN (Bitfield-Mask: 0x01)                      */
#define DMAC0_CTL2_LLP_SRC_EN_Pos         (28UL)                    /*!< LLP_SRC_EN (Bit 28)                                   */
#define DMAC0_CTL2_LLP_SRC_EN_Msk         (0x10000000UL)            /*!< LLP_SRC_EN (Bitfield-Mask: 0x01)                      */
#define DMAC0_CTL2_BLOCK_TS_Pos           (32UL)                    /*!< BLOCK_TS (Bit 32)                                     */
#define DMAC0_CTL2_BLOCK_TS_Msk           (0xfffUL)                 /*!< BLOCK_TS (Bitfield-Mask: 0xfff)                       */
#define DMAC0_CTL2_DONE_Pos               (44UL)                    /*!< DONE (Bit 44)                                         */
#define DMAC0_CTL2_DONE_Msk               (0x1000UL)                /*!< DONE (Bitfield-Mask: 0x01)                            */
/* =========================================================  CFG2  ========================================================== */
#define DMAC0_CFG2_CH_PRIOR_Pos           (5UL)                     /*!< CH_PRIOR (Bit 5)                                      */
#define DMAC0_CFG2_CH_PRIOR_Msk           (0xe0UL)                  /*!< CH_PRIOR (Bitfield-Mask: 0x07)                        */
#define DMAC0_CFG2_CH_SUSP_Pos            (8UL)                     /*!< CH_SUSP (Bit 8)                                       */
#define DMAC0_CFG2_CH_SUSP_Msk            (0x100UL)                 /*!< CH_SUSP (Bitfield-Mask: 0x01)                         */
#define DMAC0_CFG2_FIFO_EMPTY_Pos         (9UL)                     /*!< FIFO_EMPTY (Bit 9)                                    */
#define DMAC0_CFG2_FIFO_EMPTY_Msk         (0x200UL)                 /*!< FIFO_EMPTY (Bitfield-Mask: 0x01)                      */
#define DMAC0_CFG2_HS_SEL_DST_Pos         (10UL)                    /*!< HS_SEL_DST (Bit 10)                                   */
#define DMAC0_CFG2_HS_SEL_DST_Msk         (0x400UL)                 /*!< HS_SEL_DST (Bitfield-Mask: 0x01)                      */
#define DMAC0_CFG2_HS_SEL_SRC_Pos         (11UL)                    /*!< HS_SEL_SRC (Bit 11)                                   */
#define DMAC0_CFG2_HS_SEL_SRC_Msk         (0x800UL)                 /*!< HS_SEL_SRC (Bitfield-Mask: 0x01)                      */
#define DMAC0_CFG2_LOCK_CH_L_Pos          (12UL)                    /*!< LOCK_CH_L (Bit 12)                                    */
#define DMAC0_CFG2_LOCK_CH_L_Msk          (0x3000UL)                /*!< LOCK_CH_L (Bitfield-Mask: 0x03)                       */
#define DMAC0_CFG2_LOCK_B_L_Pos           (14UL)                    /*!< LOCK_B_L (Bit 14)                                     */
#define DMAC0_CFG2_LOCK_B_L_Msk           (0xc000UL)                /*!< LOCK_B_L (Bitfield-Mask: 0x03)                        */
#define DMAC0_CFG2_LOCK_CH_Pos            (16UL)                    /*!< LOCK_CH (Bit 16)                                      */
#define DMAC0_CFG2_LOCK_CH_Msk            (0x10000UL)               /*!< LOCK_CH (Bitfield-Mask: 0x01)                         */
#define DMAC0_CFG2_LOCK_B_Pos             (17UL)                    /*!< LOCK_B (Bit 17)                                       */
#define DMAC0_CFG2_LOCK_B_Msk             (0x20000UL)               /*!< LOCK_B (Bitfield-Mask: 0x01)                          */
#define DMAC0_CFG2_DST_HS_POL_Pos         (18UL)                    /*!< DST_HS_POL (Bit 18)                                   */
#define DMAC0_CFG2_DST_HS_POL_Msk         (0x40000UL)               /*!< DST_HS_POL (Bitfield-Mask: 0x01)                      */
#define DMAC0_CFG2_SRC_HS_POL_Pos         (19UL)                    /*!< SRC_HS_POL (Bit 19)                                   */
#define DMAC0_CFG2_SRC_HS_POL_Msk         (0x80000UL)               /*!< SRC_HS_POL (Bitfield-Mask: 0x01)                      */
#define DMAC0_CFG2_RELOAD_SRC_Pos         (30UL)                    /*!< RELOAD_SRC (Bit 30)                                   */
#define DMAC0_CFG2_RELOAD_SRC_Msk         (0x40000000UL)            /*!< RELOAD_SRC (Bitfield-Mask: 0x01)                      */
#define DMAC0_CFG2_RELOAD_DST_Pos         (31UL)                    /*!< RELOAD_DST (Bit 31)                                   */
#define DMAC0_CFG2_RELOAD_DST_Msk         (0x80000000UL)            /*!< RELOAD_DST (Bitfield-Mask: 0x01)                      */
#define DMAC0_CFG2_FCMODE_Pos             (32UL)                    /*!< FCMODE (Bit 32)                                       */
#define DMAC0_CFG2_FCMODE_Msk             (0x1UL)                   /*!< FCMODE (Bitfield-Mask: 0x01)                          */
#define DMAC0_CFG2_FIFO_MODE_Pos          (33UL)                    /*!< FIFO_MODE (Bit 33)                                    */
#define DMAC0_CFG2_FIFO_MODE_Msk          (0x2UL)                   /*!< FIFO_MODE (Bitfield-Mask: 0x01)                       */
#define DMAC0_CFG2_PROTCTL_Pos            (34UL)                    /*!< PROTCTL (Bit 34)                                      */
#define DMAC0_CFG2_PROTCTL_Msk            (0x1cUL)                  /*!< PROTCTL (Bitfield-Mask: 0x07)                         */
#define DMAC0_CFG2_DS_UPD_EN_Pos          (37UL)                    /*!< DS_UPD_EN (Bit 37)                                    */
#define DMAC0_CFG2_DS_UPD_EN_Msk          (0x20UL)                  /*!< DS_UPD_EN (Bitfield-Mask: 0x01)                       */
#define DMAC0_CFG2_SS_UPD_EN_Pos          (38UL)                    /*!< SS_UPD_EN (Bit 38)                                    */
#define DMAC0_CFG2_SS_UPD_EN_Msk          (0x40UL)                  /*!< SS_UPD_EN (Bitfield-Mask: 0x01)                       */
#define DMAC0_CFG2_SRC_PER_Pos            (39UL)                    /*!< SRC_PER (Bit 39)                                      */
#define DMAC0_CFG2_SRC_PER_Msk            (0x780UL)                 /*!< SRC_PER (Bitfield-Mask: 0x0f)                         */
#define DMAC0_CFG2_DEST_PER_Pos           (43UL)                    /*!< DEST_PER (Bit 43)                                     */
#define DMAC0_CFG2_DEST_PER_Msk           (0x7800UL)                /*!< DEST_PER (Bitfield-Mask: 0x0f)                        */
/* =========================================================  SAR3  ========================================================== */
#define DMAC0_SAR3_SAR_Pos                (0UL)                     /*!< SAR (Bit 0)                                           */
#define DMAC0_SAR3_SAR_Msk                (0xffffffffUL)            /*!< SAR (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  DAR3  ========================================================== */
#define DMAC0_DAR3_DAR_Pos                (0UL)                     /*!< DAR (Bit 0)                                           */
#define DMAC0_DAR3_DAR_Msk                (0xffffffffUL)            /*!< DAR (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  LLP3  ========================================================== */
#define DMAC0_LLP3_LOC_Pos                (0UL)                     /*!< LOC (Bit 0)                                           */
#define DMAC0_LLP3_LOC_Msk                (0xffffffffUL)            /*!< LOC (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  CTL3  ========================================================== */
#define DMAC0_CTL3_INT_EN_Pos             (0UL)                     /*!< INT_EN (Bit 0)                                        */
#define DMAC0_CTL3_INT_EN_Msk             (0x1UL)                   /*!< INT_EN (Bitfield-Mask: 0x01)                          */
#define DMAC0_CTL3_DST_TR_WIDTH_Pos       (1UL)                     /*!< DST_TR_WIDTH (Bit 1)                                  */
#define DMAC0_CTL3_DST_TR_WIDTH_Msk       (0xeUL)                   /*!< DST_TR_WIDTH (Bitfield-Mask: 0x07)                    */
#define DMAC0_CTL3_SRC_TR_WIDTH_Pos       (4UL)                     /*!< SRC_TR_WIDTH (Bit 4)                                  */
#define DMAC0_CTL3_SRC_TR_WIDTH_Msk       (0x70UL)                  /*!< SRC_TR_WIDTH (Bitfield-Mask: 0x07)                    */
#define DMAC0_CTL3_DINC_Pos               (7UL)                     /*!< DINC (Bit 7)                                          */
#define DMAC0_CTL3_DINC_Msk               (0x180UL)                 /*!< DINC (Bitfield-Mask: 0x03)                            */
#define DMAC0_CTL3_SINC_Pos               (9UL)                     /*!< SINC (Bit 9)                                          */
#define DMAC0_CTL3_SINC_Msk               (0x600UL)                 /*!< SINC (Bitfield-Mask: 0x03)                            */
#define DMAC0_CTL3_DEST_MSIZE_Pos         (11UL)                    /*!< DEST_MSIZE (Bit 11)                                   */
#define DMAC0_CTL3_DEST_MSIZE_Msk         (0x3800UL)                /*!< DEST_MSIZE (Bitfield-Mask: 0x07)                      */
#define DMAC0_CTL3_SRC_MSIZE_Pos          (14UL)                    /*!< SRC_MSIZE (Bit 14)                                    */
#define DMAC0_CTL3_SRC_MSIZE_Msk          (0x1c000UL)               /*!< SRC_MSIZE (Bitfield-Mask: 0x07)                       */
#define DMAC0_CTL3_SRC_GATHER_EN_Pos      (17UL)                    /*!< SRC_GATHER_EN (Bit 17)                                */
#define DMAC0_CTL3_SRC_GATHER_EN_Msk      (0x20000UL)               /*!< SRC_GATHER_EN (Bitfield-Mask: 0x01)                   */
#define DMAC0_CTL3_DST_SCATTER_EN_Pos     (18UL)                    /*!< DST_SCATTER_EN (Bit 18)                               */
#define DMAC0_CTL3_DST_SCATTER_EN_Msk     (0x40000UL)               /*!< DST_SCATTER_EN (Bitfield-Mask: 0x01)                  */
#define DMAC0_CTL3_TT_FC_Pos              (20UL)                    /*!< TT_FC (Bit 20)                                        */
#define DMAC0_CTL3_TT_FC_Msk              (0x700000UL)              /*!< TT_FC (Bitfield-Mask: 0x07)                           */
#define DMAC0_CTL3_SMS0_Pos               (23UL)                    /*!< SMS0 (Bit 23)                                         */
#define DMAC0_CTL3_SMS0_Msk               (0x1800000UL)             /*!< SMS0 (Bitfield-Mask: 0x03)                            */
#define DMAC0_CTL3_SMS1_Pos               (25UL)                    /*!< SMS1 (Bit 25)                                         */
#define DMAC0_CTL3_SMS1_Msk               (0x6000000UL)             /*!< SMS1 (Bitfield-Mask: 0x03)                            */
#define DMAC0_CTL3_LLP_DST_EN_Pos         (27UL)                    /*!< LLP_DST_EN (Bit 27)                                   */
#define DMAC0_CTL3_LLP_DST_EN_Msk         (0x8000000UL)             /*!< LLP_DST_EN (Bitfield-Mask: 0x01)                      */
#define DMAC0_CTL3_LLP_SRC_EN_Pos         (28UL)                    /*!< LLP_SRC_EN (Bit 28)                                   */
#define DMAC0_CTL3_LLP_SRC_EN_Msk         (0x10000000UL)            /*!< LLP_SRC_EN (Bitfield-Mask: 0x01)                      */
#define DMAC0_CTL3_BLOCK_TS_Pos           (32UL)                    /*!< BLOCK_TS (Bit 32)                                     */
#define DMAC0_CTL3_BLOCK_TS_Msk           (0xfffUL)                 /*!< BLOCK_TS (Bitfield-Mask: 0xfff)                       */
#define DMAC0_CTL3_DONE_Pos               (44UL)                    /*!< DONE (Bit 44)                                         */
#define DMAC0_CTL3_DONE_Msk               (0x1000UL)                /*!< DONE (Bitfield-Mask: 0x01)                            */
/* =======================================================  DMA_CFG0  ======================================================== */
#define DMAC0_DMA_CFG0_CH_PRIOR_Pos       (5UL)                     /*!< CH_PRIOR (Bit 5)                                      */
#define DMAC0_DMA_CFG0_CH_PRIOR_Msk       (0xe0UL)                  /*!< CH_PRIOR (Bitfield-Mask: 0x07)                        */
#define DMAC0_DMA_CFG0_CH_SUSP_Pos        (8UL)                     /*!< CH_SUSP (Bit 8)                                       */
#define DMAC0_DMA_CFG0_CH_SUSP_Msk        (0x100UL)                 /*!< CH_SUSP (Bitfield-Mask: 0x01)                         */
#define DMAC0_DMA_CFG0_FIFO_EMPTY_Pos     (9UL)                     /*!< FIFO_EMPTY (Bit 9)                                    */
#define DMAC0_DMA_CFG0_FIFO_EMPTY_Msk     (0x200UL)                 /*!< FIFO_EMPTY (Bitfield-Mask: 0x01)                      */
#define DMAC0_DMA_CFG0_HS_SEL_DST_Pos     (10UL)                    /*!< HS_SEL_DST (Bit 10)                                   */
#define DMAC0_DMA_CFG0_HS_SEL_DST_Msk     (0x400UL)                 /*!< HS_SEL_DST (Bitfield-Mask: 0x01)                      */
#define DMAC0_DMA_CFG0_HS_SEL_SRC_Pos     (11UL)                    /*!< HS_SEL_SRC (Bit 11)                                   */
#define DMAC0_DMA_CFG0_HS_SEL_SRC_Msk     (0x800UL)                 /*!< HS_SEL_SRC (Bitfield-Mask: 0x01)                      */
#define DMAC0_DMA_CFG0_LOCK_CH_L_Pos      (12UL)                    /*!< LOCK_CH_L (Bit 12)                                    */
#define DMAC0_DMA_CFG0_LOCK_CH_L_Msk      (0x3000UL)                /*!< LOCK_CH_L (Bitfield-Mask: 0x03)                       */
#define DMAC0_DMA_CFG0_LOCK_B_L_Pos       (14UL)                    /*!< LOCK_B_L (Bit 14)                                     */
#define DMAC0_DMA_CFG0_LOCK_B_L_Msk       (0xc000UL)                /*!< LOCK_B_L (Bitfield-Mask: 0x03)                        */
#define DMAC0_DMA_CFG0_LOCK_CH_Pos        (16UL)                    /*!< LOCK_CH (Bit 16)                                      */
#define DMAC0_DMA_CFG0_LOCK_CH_Msk        (0x10000UL)               /*!< LOCK_CH (Bitfield-Mask: 0x01)                         */
#define DMAC0_DMA_CFG0_LOCK_B_Pos         (17UL)                    /*!< LOCK_B (Bit 17)                                       */
#define DMAC0_DMA_CFG0_LOCK_B_Msk         (0x20000UL)               /*!< LOCK_B (Bitfield-Mask: 0x01)                          */
#define DMAC0_DMA_CFG0_DST_HS_POL_Pos     (18UL)                    /*!< DST_HS_POL (Bit 18)                                   */
#define DMAC0_DMA_CFG0_DST_HS_POL_Msk     (0x40000UL)               /*!< DST_HS_POL (Bitfield-Mask: 0x01)                      */
#define DMAC0_DMA_CFG0_SRC_HS_POL_Pos     (19UL)                    /*!< SRC_HS_POL (Bit 19)                                   */
#define DMAC0_DMA_CFG0_SRC_HS_POL_Msk     (0x80000UL)               /*!< SRC_HS_POL (Bitfield-Mask: 0x01)                      */
#define DMAC0_DMA_CFG0_RELOAD_SRC_Pos     (30UL)                    /*!< RELOAD_SRC (Bit 30)                                   */
#define DMAC0_DMA_CFG0_RELOAD_SRC_Msk     (0x40000000UL)            /*!< RELOAD_SRC (Bitfield-Mask: 0x01)                      */
#define DMAC0_DMA_CFG0_RELOAD_DST_Pos     (31UL)                    /*!< RELOAD_DST (Bit 31)                                   */
#define DMAC0_DMA_CFG0_RELOAD_DST_Msk     (0x80000000UL)            /*!< RELOAD_DST (Bitfield-Mask: 0x01)                      */
#define DMAC0_DMA_CFG0_FCMODE_Pos         (32UL)                    /*!< FCMODE (Bit 32)                                       */
#define DMAC0_DMA_CFG0_FCMODE_Msk         (0x1UL)                   /*!< FCMODE (Bitfield-Mask: 0x01)                          */
#define DMAC0_DMA_CFG0_FIFO_MODE_Pos      (33UL)                    /*!< FIFO_MODE (Bit 33)                                    */
#define DMAC0_DMA_CFG0_FIFO_MODE_Msk      (0x2UL)                   /*!< FIFO_MODE (Bitfield-Mask: 0x01)                       */
#define DMAC0_DMA_CFG0_PROTCTL_Pos        (34UL)                    /*!< PROTCTL (Bit 34)                                      */
#define DMAC0_DMA_CFG0_PROTCTL_Msk        (0x1cUL)                  /*!< PROTCTL (Bitfield-Mask: 0x07)                         */
#define DMAC0_DMA_CFG0_DS_UPD_EN_Pos      (37UL)                    /*!< DS_UPD_EN (Bit 37)                                    */
#define DMAC0_DMA_CFG0_DS_UPD_EN_Msk      (0x20UL)                  /*!< DS_UPD_EN (Bitfield-Mask: 0x01)                       */
#define DMAC0_DMA_CFG0_SS_UPD_EN_Pos      (38UL)                    /*!< SS_UPD_EN (Bit 38)                                    */
#define DMAC0_DMA_CFG0_SS_UPD_EN_Msk      (0x40UL)                  /*!< SS_UPD_EN (Bitfield-Mask: 0x01)                       */
#define DMAC0_DMA_CFG0_SRC_PER_Pos        (39UL)                    /*!< SRC_PER (Bit 39)                                      */
#define DMAC0_DMA_CFG0_SRC_PER_Msk        (0x780UL)                 /*!< SRC_PER (Bitfield-Mask: 0x0f)                         */
#define DMAC0_DMA_CFG0_DEST_PER_Pos       (43UL)                    /*!< DEST_PER (Bit 43)                                     */
#define DMAC0_DMA_CFG0_DEST_PER_Msk       (0x7800UL)                /*!< DEST_PER (Bitfield-Mask: 0x0f)                        */
/* ======================================================  STATUS_TFR  ======================================================= */
#define DMAC0_STATUS_TFR_CHAN0_STATUS_Pos (0UL)                     /*!< CHAN0_STATUS (Bit 0)                                  */
#define DMAC0_STATUS_TFR_CHAN0_STATUS_Msk (0x1UL)                   /*!< CHAN0_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC0_STATUS_TFR_CHAN1_STATUS_Pos (1UL)                     /*!< CHAN1_STATUS (Bit 1)                                  */
#define DMAC0_STATUS_TFR_CHAN1_STATUS_Msk (0x2UL)                   /*!< CHAN1_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC0_STATUS_TFR_CHAN2_STATUS_Pos (2UL)                     /*!< CHAN2_STATUS (Bit 2)                                  */
#define DMAC0_STATUS_TFR_CHAN2_STATUS_Msk (0x4UL)                   /*!< CHAN2_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC0_STATUS_TFR_CHAN3_STATUS_Pos (3UL)                     /*!< CHAN3_STATUS (Bit 3)                                  */
#define DMAC0_STATUS_TFR_CHAN3_STATUS_Msk (0x8UL)                   /*!< CHAN3_STATUS (Bitfield-Mask: 0x01)                    */
/* =====================================================  STATUS_BLOCK  ====================================================== */
#define DMAC0_STATUS_BLOCK_CHAN0_STATUS_Pos (0UL)                   /*!< CHAN0_STATUS (Bit 0)                                  */
#define DMAC0_STATUS_BLOCK_CHAN0_STATUS_Msk (0x1UL)                 /*!< CHAN0_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC0_STATUS_BLOCK_CHAN1_STATUS_Pos (1UL)                   /*!< CHAN1_STATUS (Bit 1)                                  */
#define DMAC0_STATUS_BLOCK_CHAN1_STATUS_Msk (0x2UL)                 /*!< CHAN1_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC0_STATUS_BLOCK_CHAN2_STATUS_Pos (2UL)                   /*!< CHAN2_STATUS (Bit 2)                                  */
#define DMAC0_STATUS_BLOCK_CHAN2_STATUS_Msk (0x4UL)                 /*!< CHAN2_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC0_STATUS_BLOCK_CHAN3_STATUS_Pos (3UL)                   /*!< CHAN3_STATUS (Bit 3)                                  */
#define DMAC0_STATUS_BLOCK_CHAN3_STATUS_Msk (0x8UL)                 /*!< CHAN3_STATUS (Bitfield-Mask: 0x01)                    */
/* ====================================================  STATUS_SRC_TRAN  ==================================================== */
#define DMAC0_STATUS_SRC_TRAN_CHAN0_STATUS_Pos (0UL)                /*!< CHAN0_STATUS (Bit 0)                                  */
#define DMAC0_STATUS_SRC_TRAN_CHAN0_STATUS_Msk (0x1UL)              /*!< CHAN0_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC0_STATUS_SRC_TRAN_CHAN1_STATUS_Pos (1UL)                /*!< CHAN1_STATUS (Bit 1)                                  */
#define DMAC0_STATUS_SRC_TRAN_CHAN1_STATUS_Msk (0x2UL)              /*!< CHAN1_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC0_STATUS_SRC_TRAN_CHAN2_STATUS_Pos (2UL)                /*!< CHAN2_STATUS (Bit 2)                                  */
#define DMAC0_STATUS_SRC_TRAN_CHAN2_STATUS_Msk (0x4UL)              /*!< CHAN2_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC0_STATUS_SRC_TRAN_CHAN3_STATUS_Pos (3UL)                /*!< CHAN3_STATUS (Bit 3)                                  */
#define DMAC0_STATUS_SRC_TRAN_CHAN3_STATUS_Msk (0x8UL)              /*!< CHAN3_STATUS (Bitfield-Mask: 0x01)                    */
/* ====================================================  STATUS_DST_TRAN  ==================================================== */
#define DMAC0_STATUS_DST_TRAN_CHAN0_STATUS_Pos (0UL)                /*!< CHAN0_STATUS (Bit 0)                                  */
#define DMAC0_STATUS_DST_TRAN_CHAN0_STATUS_Msk (0x1UL)              /*!< CHAN0_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC0_STATUS_DST_TRAN_CHAN1_STATUS_Pos (1UL)                /*!< CHAN1_STATUS (Bit 1)                                  */
#define DMAC0_STATUS_DST_TRAN_CHAN1_STATUS_Msk (0x2UL)              /*!< CHAN1_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC0_STATUS_DST_TRAN_CHAN2_STATUS_Pos (2UL)                /*!< CHAN2_STATUS (Bit 2)                                  */
#define DMAC0_STATUS_DST_TRAN_CHAN2_STATUS_Msk (0x4UL)              /*!< CHAN2_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC0_STATUS_DST_TRAN_CHAN3_STATUS_Pos (3UL)                /*!< CHAN3_STATUS (Bit 3)                                  */
#define DMAC0_STATUS_DST_TRAN_CHAN3_STATUS_Msk (0x8UL)              /*!< CHAN3_STATUS (Bitfield-Mask: 0x01)                    */
/* ======================================================  STATUS_ERR  ======================================================= */
#define DMAC0_STATUS_ERR_CHAN0_STATUS_Pos (0UL)                     /*!< CHAN0_STATUS (Bit 0)                                  */
#define DMAC0_STATUS_ERR_CHAN0_STATUS_Msk (0x1UL)                   /*!< CHAN0_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC0_STATUS_ERR_CHAN1_STATUS_Pos (1UL)                     /*!< CHAN1_STATUS (Bit 1)                                  */
#define DMAC0_STATUS_ERR_CHAN1_STATUS_Msk (0x2UL)                   /*!< CHAN1_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC0_STATUS_ERR_CHAN2_STATUS_Pos (2UL)                     /*!< CHAN2_STATUS (Bit 2)                                  */
#define DMAC0_STATUS_ERR_CHAN2_STATUS_Msk (0x4UL)                   /*!< CHAN2_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC0_STATUS_ERR_CHAN3_STATUS_Pos (3UL)                     /*!< CHAN3_STATUS (Bit 3)                                  */
#define DMAC0_STATUS_ERR_CHAN3_STATUS_Msk (0x8UL)                   /*!< CHAN3_STATUS (Bitfield-Mask: 0x01)                    */
/* =======================================================  MASK_TFR  ======================================================== */
#define DMAC0_MASK_TFR_INT_MASK_0_Pos     (0UL)                     /*!< INT_MASK_0 (Bit 0)                                    */
#define DMAC0_MASK_TFR_INT_MASK_0_Msk     (0x1UL)                   /*!< INT_MASK_0 (Bitfield-Mask: 0x01)                      */
#define DMAC0_MASK_TFR_INT_MASK_1_Pos     (1UL)                     /*!< INT_MASK_1 (Bit 1)                                    */
#define DMAC0_MASK_TFR_INT_MASK_1_Msk     (0x2UL)                   /*!< INT_MASK_1 (Bitfield-Mask: 0x01)                      */
#define DMAC0_MASK_TFR_INT_MASK_2_Pos     (2UL)                     /*!< INT_MASK_2 (Bit 2)                                    */
#define DMAC0_MASK_TFR_INT_MASK_2_Msk     (0x4UL)                   /*!< INT_MASK_2 (Bitfield-Mask: 0x01)                      */
#define DMAC0_MASK_TFR_INT_MASK_3_Pos     (3UL)                     /*!< INT_MASK_3 (Bit 3)                                    */
#define DMAC0_MASK_TFR_INT_MASK_3_Msk     (0x8UL)                   /*!< INT_MASK_3 (Bitfield-Mask: 0x01)                      */
#define DMAC0_MASK_TFR_INT_MASK_WE_0_Pos  (8UL)                     /*!< INT_MASK_WE_0 (Bit 8)                                 */
#define DMAC0_MASK_TFR_INT_MASK_WE_0_Msk  (0x100UL)                 /*!< INT_MASK_WE_0 (Bitfield-Mask: 0x01)                   */
#define DMAC0_MASK_TFR_INT_MASK_WE_1_Pos  (9UL)                     /*!< INT_MASK_WE_1 (Bit 9)                                 */
#define DMAC0_MASK_TFR_INT_MASK_WE_1_Msk  (0x200UL)                 /*!< INT_MASK_WE_1 (Bitfield-Mask: 0x01)                   */
#define DMAC0_MASK_TFR_INT_MASK_WE_2_Pos  (10UL)                    /*!< INT_MASK_WE_2 (Bit 10)                                */
#define DMAC0_MASK_TFR_INT_MASK_WE_2_Msk  (0x400UL)                 /*!< INT_MASK_WE_2 (Bitfield-Mask: 0x01)                   */
#define DMAC0_MASK_TFR_INT_MASK_WE_3_Pos  (11UL)                    /*!< INT_MASK_WE_3 (Bit 11)                                */
#define DMAC0_MASK_TFR_INT_MASK_WE_3_Msk  (0x800UL)                 /*!< INT_MASK_WE_3 (Bitfield-Mask: 0x01)                   */
/* ======================================================  MASK_BLOCK  ======================================================= */
#define DMAC0_MASK_BLOCK_INT_MASK_0_Pos   (0UL)                     /*!< INT_MASK_0 (Bit 0)                                    */
#define DMAC0_MASK_BLOCK_INT_MASK_0_Msk   (0x1UL)                   /*!< INT_MASK_0 (Bitfield-Mask: 0x01)                      */
#define DMAC0_MASK_BLOCK_INT_MASK_1_Pos   (1UL)                     /*!< INT_MASK_1 (Bit 1)                                    */
#define DMAC0_MASK_BLOCK_INT_MASK_1_Msk   (0x2UL)                   /*!< INT_MASK_1 (Bitfield-Mask: 0x01)                      */
#define DMAC0_MASK_BLOCK_INT_MASK_2_Pos   (2UL)                     /*!< INT_MASK_2 (Bit 2)                                    */
#define DMAC0_MASK_BLOCK_INT_MASK_2_Msk   (0x4UL)                   /*!< INT_MASK_2 (Bitfield-Mask: 0x01)                      */
#define DMAC0_MASK_BLOCK_INT_MASK_3_Pos   (3UL)                     /*!< INT_MASK_3 (Bit 3)                                    */
#define DMAC0_MASK_BLOCK_INT_MASK_3_Msk   (0x8UL)                   /*!< INT_MASK_3 (Bitfield-Mask: 0x01)                      */
#define DMAC0_MASK_BLOCK_INT_MASK_WE_0_Pos (8UL)                    /*!< INT_MASK_WE_0 (Bit 8)                                 */
#define DMAC0_MASK_BLOCK_INT_MASK_WE_0_Msk (0x100UL)                /*!< INT_MASK_WE_0 (Bitfield-Mask: 0x01)                   */
#define DMAC0_MASK_BLOCK_INT_MASK_WE_1_Pos (9UL)                    /*!< INT_MASK_WE_1 (Bit 9)                                 */
#define DMAC0_MASK_BLOCK_INT_MASK_WE_1_Msk (0x200UL)                /*!< INT_MASK_WE_1 (Bitfield-Mask: 0x01)                   */
#define DMAC0_MASK_BLOCK_INT_MASK_WE_2_Pos (10UL)                   /*!< INT_MASK_WE_2 (Bit 10)                                */
#define DMAC0_MASK_BLOCK_INT_MASK_WE_2_Msk (0x400UL)                /*!< INT_MASK_WE_2 (Bitfield-Mask: 0x01)                   */
#define DMAC0_MASK_BLOCK_INT_MASK_WE_3_Pos (11UL)                   /*!< INT_MASK_WE_3 (Bit 11)                                */
#define DMAC0_MASK_BLOCK_INT_MASK_WE_3_Msk (0x800UL)                /*!< INT_MASK_WE_3 (Bitfield-Mask: 0x01)                   */
/* =====================================================  MASK_SRC_TRAN  ===================================================== */
#define DMAC0_MASK_SRC_TRAN_INT_MASK_0_Pos (0UL)                    /*!< INT_MASK_0 (Bit 0)                                    */
#define DMAC0_MASK_SRC_TRAN_INT_MASK_0_Msk (0x1UL)                  /*!< INT_MASK_0 (Bitfield-Mask: 0x01)                      */
#define DMAC0_MASK_SRC_TRAN_INT_MASK_1_Pos (1UL)                    /*!< INT_MASK_1 (Bit 1)                                    */
#define DMAC0_MASK_SRC_TRAN_INT_MASK_1_Msk (0x2UL)                  /*!< INT_MASK_1 (Bitfield-Mask: 0x01)                      */
#define DMAC0_MASK_SRC_TRAN_INT_MASK_2_Pos (2UL)                    /*!< INT_MASK_2 (Bit 2)                                    */
#define DMAC0_MASK_SRC_TRAN_INT_MASK_2_Msk (0x4UL)                  /*!< INT_MASK_2 (Bitfield-Mask: 0x01)                      */
#define DMAC0_MASK_SRC_TRAN_INT_MASK_3_Pos (3UL)                    /*!< INT_MASK_3 (Bit 3)                                    */
#define DMAC0_MASK_SRC_TRAN_INT_MASK_3_Msk (0x8UL)                  /*!< INT_MASK_3 (Bitfield-Mask: 0x01)                      */
#define DMAC0_MASK_SRC_TRAN_INT_MASK_WE_0_Pos (8UL)                 /*!< INT_MASK_WE_0 (Bit 8)                                 */
#define DMAC0_MASK_SRC_TRAN_INT_MASK_WE_0_Msk (0x100UL)             /*!< INT_MASK_WE_0 (Bitfield-Mask: 0x01)                   */
#define DMAC0_MASK_SRC_TRAN_INT_MASK_WE_1_Pos (9UL)                 /*!< INT_MASK_WE_1 (Bit 9)                                 */
#define DMAC0_MASK_SRC_TRAN_INT_MASK_WE_1_Msk (0x200UL)             /*!< INT_MASK_WE_1 (Bitfield-Mask: 0x01)                   */
#define DMAC0_MASK_SRC_TRAN_INT_MASK_WE_2_Pos (10UL)                /*!< INT_MASK_WE_2 (Bit 10)                                */
#define DMAC0_MASK_SRC_TRAN_INT_MASK_WE_2_Msk (0x400UL)             /*!< INT_MASK_WE_2 (Bitfield-Mask: 0x01)                   */
#define DMAC0_MASK_SRC_TRAN_INT_MASK_WE_3_Pos (11UL)                /*!< INT_MASK_WE_3 (Bit 11)                                */
#define DMAC0_MASK_SRC_TRAN_INT_MASK_WE_3_Msk (0x800UL)             /*!< INT_MASK_WE_3 (Bitfield-Mask: 0x01)                   */
/* =====================================================  MASK_DST_TRAN  ===================================================== */
#define DMAC0_MASK_DST_TRAN_INT_MASK_0_Pos (0UL)                    /*!< INT_MASK_0 (Bit 0)                                    */
#define DMAC0_MASK_DST_TRAN_INT_MASK_0_Msk (0x1UL)                  /*!< INT_MASK_0 (Bitfield-Mask: 0x01)                      */
#define DMAC0_MASK_DST_TRAN_INT_MASK_1_Pos (1UL)                    /*!< INT_MASK_1 (Bit 1)                                    */
#define DMAC0_MASK_DST_TRAN_INT_MASK_1_Msk (0x2UL)                  /*!< INT_MASK_1 (Bitfield-Mask: 0x01)                      */
#define DMAC0_MASK_DST_TRAN_INT_MASK_2_Pos (2UL)                    /*!< INT_MASK_2 (Bit 2)                                    */
#define DMAC0_MASK_DST_TRAN_INT_MASK_2_Msk (0x4UL)                  /*!< INT_MASK_2 (Bitfield-Mask: 0x01)                      */
#define DMAC0_MASK_DST_TRAN_INT_MASK_3_Pos (3UL)                    /*!< INT_MASK_3 (Bit 3)                                    */
#define DMAC0_MASK_DST_TRAN_INT_MASK_3_Msk (0x8UL)                  /*!< INT_MASK_3 (Bitfield-Mask: 0x01)                      */
#define DMAC0_MASK_DST_TRAN_INT_MASK_WE_0_Pos (8UL)                 /*!< INT_MASK_WE_0 (Bit 8)                                 */
#define DMAC0_MASK_DST_TRAN_INT_MASK_WE_0_Msk (0x100UL)             /*!< INT_MASK_WE_0 (Bitfield-Mask: 0x01)                   */
#define DMAC0_MASK_DST_TRAN_INT_MASK_WE_1_Pos (9UL)                 /*!< INT_MASK_WE_1 (Bit 9)                                 */
#define DMAC0_MASK_DST_TRAN_INT_MASK_WE_1_Msk (0x200UL)             /*!< INT_MASK_WE_1 (Bitfield-Mask: 0x01)                   */
#define DMAC0_MASK_DST_TRAN_INT_MASK_WE_2_Pos (10UL)                /*!< INT_MASK_WE_2 (Bit 10)                                */
#define DMAC0_MASK_DST_TRAN_INT_MASK_WE_2_Msk (0x400UL)             /*!< INT_MASK_WE_2 (Bitfield-Mask: 0x01)                   */
#define DMAC0_MASK_DST_TRAN_INT_MASK_WE_3_Pos (11UL)                /*!< INT_MASK_WE_3 (Bit 11)                                */
#define DMAC0_MASK_DST_TRAN_INT_MASK_WE_3_Msk (0x800UL)             /*!< INT_MASK_WE_3 (Bitfield-Mask: 0x01)                   */
/* =======================================================  MASK_ERR  ======================================================== */
#define DMAC0_MASK_ERR_INT_MASK_0_Pos     (0UL)                     /*!< INT_MASK_0 (Bit 0)                                    */
#define DMAC0_MASK_ERR_INT_MASK_0_Msk     (0x1UL)                   /*!< INT_MASK_0 (Bitfield-Mask: 0x01)                      */
#define DMAC0_MASK_ERR_INT_MASK_1_Pos     (1UL)                     /*!< INT_MASK_1 (Bit 1)                                    */
#define DMAC0_MASK_ERR_INT_MASK_1_Msk     (0x2UL)                   /*!< INT_MASK_1 (Bitfield-Mask: 0x01)                      */
#define DMAC0_MASK_ERR_INT_MASK_2_Pos     (2UL)                     /*!< INT_MASK_2 (Bit 2)                                    */
#define DMAC0_MASK_ERR_INT_MASK_2_Msk     (0x4UL)                   /*!< INT_MASK_2 (Bitfield-Mask: 0x01)                      */
#define DMAC0_MASK_ERR_INT_MASK_3_Pos     (3UL)                     /*!< INT_MASK_3 (Bit 3)                                    */
#define DMAC0_MASK_ERR_INT_MASK_3_Msk     (0x8UL)                   /*!< INT_MASK_3 (Bitfield-Mask: 0x01)                      */
#define DMAC0_MASK_ERR_INT_MASK_WE_0_Pos  (8UL)                     /*!< INT_MASK_WE_0 (Bit 8)                                 */
#define DMAC0_MASK_ERR_INT_MASK_WE_0_Msk  (0x100UL)                 /*!< INT_MASK_WE_0 (Bitfield-Mask: 0x01)                   */
#define DMAC0_MASK_ERR_INT_MASK_WE_1_Pos  (9UL)                     /*!< INT_MASK_WE_1 (Bit 9)                                 */
#define DMAC0_MASK_ERR_INT_MASK_WE_1_Msk  (0x200UL)                 /*!< INT_MASK_WE_1 (Bitfield-Mask: 0x01)                   */
#define DMAC0_MASK_ERR_INT_MASK_WE_2_Pos  (10UL)                    /*!< INT_MASK_WE_2 (Bit 10)                                */
#define DMAC0_MASK_ERR_INT_MASK_WE_2_Msk  (0x400UL)                 /*!< INT_MASK_WE_2 (Bitfield-Mask: 0x01)                   */
#define DMAC0_MASK_ERR_INT_MASK_WE_3_Pos  (11UL)                    /*!< INT_MASK_WE_3 (Bit 11)                                */
#define DMAC0_MASK_ERR_INT_MASK_WE_3_Msk  (0x800UL)                 /*!< INT_MASK_WE_3 (Bitfield-Mask: 0x01)                   */
/* =======================================================  CLEAR_TFR  ======================================================= */
#define DMAC0_CLEAR_TFR_CHAN0_CLEAR_Pos   (0UL)                     /*!< CHAN0_CLEAR (Bit 0)                                   */
#define DMAC0_CLEAR_TFR_CHAN0_CLEAR_Msk   (0x1UL)                   /*!< CHAN0_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC0_CLEAR_TFR_CHAN1_CLEAR_Pos   (1UL)                     /*!< CHAN1_CLEAR (Bit 1)                                   */
#define DMAC0_CLEAR_TFR_CHAN1_CLEAR_Msk   (0x2UL)                   /*!< CHAN1_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC0_CLEAR_TFR_CHAN2_CLEAR_Pos   (2UL)                     /*!< CHAN2_CLEAR (Bit 2)                                   */
#define DMAC0_CLEAR_TFR_CHAN2_CLEAR_Msk   (0x4UL)                   /*!< CHAN2_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC0_CLEAR_TFR_CHAN3_CLEAR_Pos   (3UL)                     /*!< CHAN3_CLEAR (Bit 3)                                   */
#define DMAC0_CLEAR_TFR_CHAN3_CLEAR_Msk   (0x8UL)                   /*!< CHAN3_CLEAR (Bitfield-Mask: 0x01)                     */
/* ======================================================  CLEAR_BLOCK  ====================================================== */
#define DMAC0_CLEAR_BLOCK_CHAN0_CLEAR_Pos (0UL)                     /*!< CHAN0_CLEAR (Bit 0)                                   */
#define DMAC0_CLEAR_BLOCK_CHAN0_CLEAR_Msk (0x1UL)                   /*!< CHAN0_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC0_CLEAR_BLOCK_CHAN1_CLEAR_Pos (1UL)                     /*!< CHAN1_CLEAR (Bit 1)                                   */
#define DMAC0_CLEAR_BLOCK_CHAN1_CLEAR_Msk (0x2UL)                   /*!< CHAN1_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC0_CLEAR_BLOCK_CHAN2_CLEAR_Pos (2UL)                     /*!< CHAN2_CLEAR (Bit 2)                                   */
#define DMAC0_CLEAR_BLOCK_CHAN2_CLEAR_Msk (0x4UL)                   /*!< CHAN2_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC0_CLEAR_BLOCK_CHAN3_CLEAR_Pos (3UL)                     /*!< CHAN3_CLEAR (Bit 3)                                   */
#define DMAC0_CLEAR_BLOCK_CHAN3_CLEAR_Msk (0x8UL)                   /*!< CHAN3_CLEAR (Bitfield-Mask: 0x01)                     */
/* ====================================================  CLEAR_SRC_TRAN  ===================================================== */
#define DMAC0_CLEAR_SRC_TRAN_CHAN0_CLEAR_Pos (0UL)                  /*!< CHAN0_CLEAR (Bit 0)                                   */
#define DMAC0_CLEAR_SRC_TRAN_CHAN0_CLEAR_Msk (0x1UL)                /*!< CHAN0_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC0_CLEAR_SRC_TRAN_CHAN1_CLEAR_Pos (1UL)                  /*!< CHAN1_CLEAR (Bit 1)                                   */
#define DMAC0_CLEAR_SRC_TRAN_CHAN1_CLEAR_Msk (0x2UL)                /*!< CHAN1_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC0_CLEAR_SRC_TRAN_CHAN2_CLEAR_Pos (2UL)                  /*!< CHAN2_CLEAR (Bit 2)                                   */
#define DMAC0_CLEAR_SRC_TRAN_CHAN2_CLEAR_Msk (0x4UL)                /*!< CHAN2_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC0_CLEAR_SRC_TRAN_CHAN3_CLEAR_Pos (3UL)                  /*!< CHAN3_CLEAR (Bit 3)                                   */
#define DMAC0_CLEAR_SRC_TRAN_CHAN3_CLEAR_Msk (0x8UL)                /*!< CHAN3_CLEAR (Bitfield-Mask: 0x01)                     */
/* ====================================================  CLEAR_DST_TRAN  ===================================================== */
#define DMAC0_CLEAR_DST_TRAN_CHAN0_CLEAR_Pos (0UL)                  /*!< CHAN0_CLEAR (Bit 0)                                   */
#define DMAC0_CLEAR_DST_TRAN_CHAN0_CLEAR_Msk (0x1UL)                /*!< CHAN0_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC0_CLEAR_DST_TRAN_CHAN1_CLEAR_Pos (1UL)                  /*!< CHAN1_CLEAR (Bit 1)                                   */
#define DMAC0_CLEAR_DST_TRAN_CHAN1_CLEAR_Msk (0x2UL)                /*!< CHAN1_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC0_CLEAR_DST_TRAN_CHAN2_CLEAR_Pos (2UL)                  /*!< CHAN2_CLEAR (Bit 2)                                   */
#define DMAC0_CLEAR_DST_TRAN_CHAN2_CLEAR_Msk (0x4UL)                /*!< CHAN2_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC0_CLEAR_DST_TRAN_CHAN3_CLEAR_Pos (3UL)                  /*!< CHAN3_CLEAR (Bit 3)                                   */
#define DMAC0_CLEAR_DST_TRAN_CHAN3_CLEAR_Msk (0x8UL)                /*!< CHAN3_CLEAR (Bitfield-Mask: 0x01)                     */
/* =======================================================  CLEAR_ERR  ======================================================= */
#define DMAC0_CLEAR_ERR_CHAN0_CLEAR_Pos   (0UL)                     /*!< CHAN0_CLEAR (Bit 0)                                   */
#define DMAC0_CLEAR_ERR_CHAN0_CLEAR_Msk   (0x1UL)                   /*!< CHAN0_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC0_CLEAR_ERR_CHAN1_CLEAR_Pos   (1UL)                     /*!< CHAN1_CLEAR (Bit 1)                                   */
#define DMAC0_CLEAR_ERR_CHAN1_CLEAR_Msk   (0x2UL)                   /*!< CHAN1_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC0_CLEAR_ERR_CHAN2_CLEAR_Pos   (2UL)                     /*!< CHAN2_CLEAR (Bit 2)                                   */
#define DMAC0_CLEAR_ERR_CHAN2_CLEAR_Msk   (0x4UL)                   /*!< CHAN2_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC0_CLEAR_ERR_CHAN3_CLEAR_Pos   (3UL)                     /*!< CHAN3_CLEAR (Bit 3)                                   */
#define DMAC0_CLEAR_ERR_CHAN3_CLEAR_Msk   (0x8UL)                   /*!< CHAN3_CLEAR (Bitfield-Mask: 0x01)                     */
/* ==========================================================  CFG  ========================================================== */
#define DMAC0_CFG_DMA_EN_Pos              (0UL)                     /*!< DMA_EN (Bit 0)                                        */
#define DMAC0_CFG_DMA_EN_Msk              (0x1UL)                   /*!< DMA_EN (Bitfield-Mask: 0x01)                          */
/* =========================================================  CH_EN  ========================================================= */
#define DMAC0_CH_EN_CH_EN_0_Pos           (0UL)                     /*!< CH_EN_0 (Bit 0)                                       */
#define DMAC0_CH_EN_CH_EN_0_Msk           (0x1UL)                   /*!< CH_EN_0 (Bitfield-Mask: 0x01)                         */
#define DMAC0_CH_EN_CH_EN_1_Pos           (1UL)                     /*!< CH_EN_1 (Bit 1)                                       */
#define DMAC0_CH_EN_CH_EN_1_Msk           (0x2UL)                   /*!< CH_EN_1 (Bitfield-Mask: 0x01)                         */
#define DMAC0_CH_EN_CH_EN_2_Pos           (2UL)                     /*!< CH_EN_2 (Bit 2)                                       */
#define DMAC0_CH_EN_CH_EN_2_Msk           (0x4UL)                   /*!< CH_EN_2 (Bitfield-Mask: 0x01)                         */
#define DMAC0_CH_EN_CH_EN_3_Pos           (3UL)                     /*!< CH_EN_3 (Bit 3)                                       */
#define DMAC0_CH_EN_CH_EN_3_Msk           (0x8UL)                   /*!< CH_EN_3 (Bitfield-Mask: 0x01)                         */
#define DMAC0_CH_EN_CH_EN_WE_0_Pos        (8UL)                     /*!< CH_EN_WE_0 (Bit 8)                                    */
#define DMAC0_CH_EN_CH_EN_WE_0_Msk        (0x100UL)                 /*!< CH_EN_WE_0 (Bitfield-Mask: 0x01)                      */
#define DMAC0_CH_EN_CH_EN_WE_1_Pos        (9UL)                     /*!< CH_EN_WE_1 (Bit 9)                                    */
#define DMAC0_CH_EN_CH_EN_WE_1_Msk        (0x200UL)                 /*!< CH_EN_WE_1 (Bitfield-Mask: 0x01)                      */
#define DMAC0_CH_EN_CH_EN_WE_2_Pos        (10UL)                    /*!< CH_EN_WE_2 (Bit 10)                                   */
#define DMAC0_CH_EN_CH_EN_WE_2_Msk        (0x400UL)                 /*!< CH_EN_WE_2 (Bitfield-Mask: 0x01)                      */
#define DMAC0_CH_EN_CH_EN_WE_3_Pos        (11UL)                    /*!< CH_EN_WE_3 (Bit 11)                                   */
#define DMAC0_CH_EN_CH_EN_WE_3_Msk        (0x800UL)                 /*!< CH_EN_WE_3 (Bitfield-Mask: 0x01)                      */


/* =========================================================================================================================== */
/* ================                                           DMAC1                                           ================ */
/* =========================================================================================================================== */

/* =========================================================  SAR0  ========================================================== */
#define DMAC1_SAR0_SAR_Pos                (0UL)                     /*!< SAR (Bit 0)                                           */
#define DMAC1_SAR0_SAR_Msk                (0xffffffffUL)            /*!< SAR (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  DAR0  ========================================================== */
#define DMAC1_DAR0_DAR_Pos                (0UL)                     /*!< DAR (Bit 0)                                           */
#define DMAC1_DAR0_DAR_Msk                (0xffffffffUL)            /*!< DAR (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  LLP0  ========================================================== */
#define DMAC1_LLP0_LOC_Pos                (0UL)                     /*!< LOC (Bit 0)                                           */
#define DMAC1_LLP0_LOC_Msk                (0xffffffffUL)            /*!< LOC (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  CTL0  ========================================================== */
#define DMAC1_CTL0_INT_EN_Pos             (0UL)                     /*!< INT_EN (Bit 0)                                        */
#define DMAC1_CTL0_INT_EN_Msk             (0x1UL)                   /*!< INT_EN (Bitfield-Mask: 0x01)                          */
#define DMAC1_CTL0_DST_TR_WIDTH_Pos       (1UL)                     /*!< DST_TR_WIDTH (Bit 1)                                  */
#define DMAC1_CTL0_DST_TR_WIDTH_Msk       (0xeUL)                   /*!< DST_TR_WIDTH (Bitfield-Mask: 0x07)                    */
#define DMAC1_CTL0_SRC_TR_WIDTH_Pos       (4UL)                     /*!< SRC_TR_WIDTH (Bit 4)                                  */
#define DMAC1_CTL0_SRC_TR_WIDTH_Msk       (0x70UL)                  /*!< SRC_TR_WIDTH (Bitfield-Mask: 0x07)                    */
#define DMAC1_CTL0_DINC_Pos               (7UL)                     /*!< DINC (Bit 7)                                          */
#define DMAC1_CTL0_DINC_Msk               (0x180UL)                 /*!< DINC (Bitfield-Mask: 0x03)                            */
#define DMAC1_CTL0_SINC_Pos               (9UL)                     /*!< SINC (Bit 9)                                          */
#define DMAC1_CTL0_SINC_Msk               (0x600UL)                 /*!< SINC (Bitfield-Mask: 0x03)                            */
#define DMAC1_CTL0_DEST_MSIZE_Pos         (11UL)                    /*!< DEST_MSIZE (Bit 11)                                   */
#define DMAC1_CTL0_DEST_MSIZE_Msk         (0x3800UL)                /*!< DEST_MSIZE (Bitfield-Mask: 0x07)                      */
#define DMAC1_CTL0_SRC_MSIZE_Pos          (14UL)                    /*!< SRC_MSIZE (Bit 14)                                    */
#define DMAC1_CTL0_SRC_MSIZE_Msk          (0x1c000UL)               /*!< SRC_MSIZE (Bitfield-Mask: 0x07)                       */
#define DMAC1_CTL0_SRC_GATHER_EN_Pos      (17UL)                    /*!< SRC_GATHER_EN (Bit 17)                                */
#define DMAC1_CTL0_SRC_GATHER_EN_Msk      (0x20000UL)               /*!< SRC_GATHER_EN (Bitfield-Mask: 0x01)                   */
#define DMAC1_CTL0_DST_SCATTER_EN_Pos     (18UL)                    /*!< DST_SCATTER_EN (Bit 18)                               */
#define DMAC1_CTL0_DST_SCATTER_EN_Msk     (0x40000UL)               /*!< DST_SCATTER_EN (Bitfield-Mask: 0x01)                  */
#define DMAC1_CTL0_TT_FC_Pos              (20UL)                    /*!< TT_FC (Bit 20)                                        */
#define DMAC1_CTL0_TT_FC_Msk              (0x700000UL)              /*!< TT_FC (Bitfield-Mask: 0x07)                           */
#define DMAC1_CTL0_SMS0_Pos               (23UL)                    /*!< SMS0 (Bit 23)                                         */
#define DMAC1_CTL0_SMS0_Msk               (0x1800000UL)             /*!< SMS0 (Bitfield-Mask: 0x03)                            */
#define DMAC1_CTL0_SMS1_Pos               (25UL)                    /*!< SMS1 (Bit 25)                                         */
#define DMAC1_CTL0_SMS1_Msk               (0x6000000UL)             /*!< SMS1 (Bitfield-Mask: 0x03)                            */
#define DMAC1_CTL0_LLP_DST_EN_Pos         (27UL)                    /*!< LLP_DST_EN (Bit 27)                                   */
#define DMAC1_CTL0_LLP_DST_EN_Msk         (0x8000000UL)             /*!< LLP_DST_EN (Bitfield-Mask: 0x01)                      */
#define DMAC1_CTL0_LLP_SRC_EN_Pos         (28UL)                    /*!< LLP_SRC_EN (Bit 28)                                   */
#define DMAC1_CTL0_LLP_SRC_EN_Msk         (0x10000000UL)            /*!< LLP_SRC_EN (Bitfield-Mask: 0x01)                      */
#define DMAC1_CTL0_BLOCK_TS_Pos           (32UL)                    /*!< BLOCK_TS (Bit 32)                                     */
#define DMAC1_CTL0_BLOCK_TS_Msk           (0xfffUL)                 /*!< BLOCK_TS (Bitfield-Mask: 0xfff)                       */
#define DMAC1_CTL0_DONE_Pos               (44UL)                    /*!< DONE (Bit 44)                                         */
#define DMAC1_CTL0_DONE_Msk               (0x1000UL)                /*!< DONE (Bitfield-Mask: 0x01)                            */
/* =========================================================  CFG0  ========================================================== */
#define DMAC1_CFG0_CH_PRIOR_Pos           (5UL)                     /*!< CH_PRIOR (Bit 5)                                      */
#define DMAC1_CFG0_CH_PRIOR_Msk           (0xe0UL)                  /*!< CH_PRIOR (Bitfield-Mask: 0x07)                        */
#define DMAC1_CFG0_CH_SUSP_Pos            (8UL)                     /*!< CH_SUSP (Bit 8)                                       */
#define DMAC1_CFG0_CH_SUSP_Msk            (0x100UL)                 /*!< CH_SUSP (Bitfield-Mask: 0x01)                         */
#define DMAC1_CFG0_FIFO_EMPTY_Pos         (9UL)                     /*!< FIFO_EMPTY (Bit 9)                                    */
#define DMAC1_CFG0_FIFO_EMPTY_Msk         (0x200UL)                 /*!< FIFO_EMPTY (Bitfield-Mask: 0x01)                      */
#define DMAC1_CFG0_HS_SEL_DST_Pos         (10UL)                    /*!< HS_SEL_DST (Bit 10)                                   */
#define DMAC1_CFG0_HS_SEL_DST_Msk         (0x400UL)                 /*!< HS_SEL_DST (Bitfield-Mask: 0x01)                      */
#define DMAC1_CFG0_HS_SEL_SRC_Pos         (11UL)                    /*!< HS_SEL_SRC (Bit 11)                                   */
#define DMAC1_CFG0_HS_SEL_SRC_Msk         (0x800UL)                 /*!< HS_SEL_SRC (Bitfield-Mask: 0x01)                      */
#define DMAC1_CFG0_LOCK_CH_L_Pos          (12UL)                    /*!< LOCK_CH_L (Bit 12)                                    */
#define DMAC1_CFG0_LOCK_CH_L_Msk          (0x3000UL)                /*!< LOCK_CH_L (Bitfield-Mask: 0x03)                       */
#define DMAC1_CFG0_LOCK_B_L_Pos           (14UL)                    /*!< LOCK_B_L (Bit 14)                                     */
#define DMAC1_CFG0_LOCK_B_L_Msk           (0xc000UL)                /*!< LOCK_B_L (Bitfield-Mask: 0x03)                        */
#define DMAC1_CFG0_LOCK_CH_Pos            (16UL)                    /*!< LOCK_CH (Bit 16)                                      */
#define DMAC1_CFG0_LOCK_CH_Msk            (0x10000UL)               /*!< LOCK_CH (Bitfield-Mask: 0x01)                         */
#define DMAC1_CFG0_LOCK_B_Pos             (17UL)                    /*!< LOCK_B (Bit 17)                                       */
#define DMAC1_CFG0_LOCK_B_Msk             (0x20000UL)               /*!< LOCK_B (Bitfield-Mask: 0x01)                          */
#define DMAC1_CFG0_DST_HS_POL_Pos         (18UL)                    /*!< DST_HS_POL (Bit 18)                                   */
#define DMAC1_CFG0_DST_HS_POL_Msk         (0x40000UL)               /*!< DST_HS_POL (Bitfield-Mask: 0x01)                      */
#define DMAC1_CFG0_SRC_HS_POL_Pos         (19UL)                    /*!< SRC_HS_POL (Bit 19)                                   */
#define DMAC1_CFG0_SRC_HS_POL_Msk         (0x80000UL)               /*!< SRC_HS_POL (Bitfield-Mask: 0x01)                      */
#define DMAC1_CFG0_RELOAD_SRC_Pos         (30UL)                    /*!< RELOAD_SRC (Bit 30)                                   */
#define DMAC1_CFG0_RELOAD_SRC_Msk         (0x40000000UL)            /*!< RELOAD_SRC (Bitfield-Mask: 0x01)                      */
#define DMAC1_CFG0_RELOAD_DST_Pos         (31UL)                    /*!< RELOAD_DST (Bit 31)                                   */
#define DMAC1_CFG0_RELOAD_DST_Msk         (0x80000000UL)            /*!< RELOAD_DST (Bitfield-Mask: 0x01)                      */
#define DMAC1_CFG0_FCMODE_Pos             (32UL)                    /*!< FCMODE (Bit 32)                                       */
#define DMAC1_CFG0_FCMODE_Msk             (0x1UL)                   /*!< FCMODE (Bitfield-Mask: 0x01)                          */
#define DMAC1_CFG0_FIFO_MODE_Pos          (33UL)                    /*!< FIFO_MODE (Bit 33)                                    */
#define DMAC1_CFG0_FIFO_MODE_Msk          (0x2UL)                   /*!< FIFO_MODE (Bitfield-Mask: 0x01)                       */
#define DMAC1_CFG0_PROTCTL_Pos            (34UL)                    /*!< PROTCTL (Bit 34)                                      */
#define DMAC1_CFG0_PROTCTL_Msk            (0x1cUL)                  /*!< PROTCTL (Bitfield-Mask: 0x07)                         */
#define DMAC1_CFG0_DS_UPD_EN_Pos          (37UL)                    /*!< DS_UPD_EN (Bit 37)                                    */
#define DMAC1_CFG0_DS_UPD_EN_Msk          (0x20UL)                  /*!< DS_UPD_EN (Bitfield-Mask: 0x01)                       */
#define DMAC1_CFG0_SS_UPD_EN_Pos          (38UL)                    /*!< SS_UPD_EN (Bit 38)                                    */
#define DMAC1_CFG0_SS_UPD_EN_Msk          (0x40UL)                  /*!< SS_UPD_EN (Bitfield-Mask: 0x01)                       */
#define DMAC1_CFG0_SRC_PER_Pos            (39UL)                    /*!< SRC_PER (Bit 39)                                      */
#define DMAC1_CFG0_SRC_PER_Msk            (0x780UL)                 /*!< SRC_PER (Bitfield-Mask: 0x0f)                         */
#define DMAC1_CFG0_DEST_PER_Pos           (43UL)                    /*!< DEST_PER (Bit 43)                                     */
#define DMAC1_CFG0_DEST_PER_Msk           (0x7800UL)                /*!< DEST_PER (Bitfield-Mask: 0x0f)                        */
/* =========================================================  SAR1  ========================================================== */
#define DMAC1_SAR1_SAR_Pos                (0UL)                     /*!< SAR (Bit 0)                                           */
#define DMAC1_SAR1_SAR_Msk                (0xffffffffUL)            /*!< SAR (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  DAR1  ========================================================== */
#define DMAC1_DAR1_DAR_Pos                (0UL)                     /*!< DAR (Bit 0)                                           */
#define DMAC1_DAR1_DAR_Msk                (0xffffffffUL)            /*!< DAR (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  LLP1  ========================================================== */
#define DMAC1_LLP1_LOC_Pos                (0UL)                     /*!< LOC (Bit 0)                                           */
#define DMAC1_LLP1_LOC_Msk                (0xffffffffUL)            /*!< LOC (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  CTL1  ========================================================== */
#define DMAC1_CTL1_INT_EN_Pos             (0UL)                     /*!< INT_EN (Bit 0)                                        */
#define DMAC1_CTL1_INT_EN_Msk             (0x1UL)                   /*!< INT_EN (Bitfield-Mask: 0x01)                          */
#define DMAC1_CTL1_DST_TR_WIDTH_Pos       (1UL)                     /*!< DST_TR_WIDTH (Bit 1)                                  */
#define DMAC1_CTL1_DST_TR_WIDTH_Msk       (0xeUL)                   /*!< DST_TR_WIDTH (Bitfield-Mask: 0x07)                    */
#define DMAC1_CTL1_SRC_TR_WIDTH_Pos       (4UL)                     /*!< SRC_TR_WIDTH (Bit 4)                                  */
#define DMAC1_CTL1_SRC_TR_WIDTH_Msk       (0x70UL)                  /*!< SRC_TR_WIDTH (Bitfield-Mask: 0x07)                    */
#define DMAC1_CTL1_DINC_Pos               (7UL)                     /*!< DINC (Bit 7)                                          */
#define DMAC1_CTL1_DINC_Msk               (0x180UL)                 /*!< DINC (Bitfield-Mask: 0x03)                            */
#define DMAC1_CTL1_SINC_Pos               (9UL)                     /*!< SINC (Bit 9)                                          */
#define DMAC1_CTL1_SINC_Msk               (0x600UL)                 /*!< SINC (Bitfield-Mask: 0x03)                            */
#define DMAC1_CTL1_DEST_MSIZE_Pos         (11UL)                    /*!< DEST_MSIZE (Bit 11)                                   */
#define DMAC1_CTL1_DEST_MSIZE_Msk         (0x3800UL)                /*!< DEST_MSIZE (Bitfield-Mask: 0x07)                      */
#define DMAC1_CTL1_SRC_MSIZE_Pos          (14UL)                    /*!< SRC_MSIZE (Bit 14)                                    */
#define DMAC1_CTL1_SRC_MSIZE_Msk          (0x1c000UL)               /*!< SRC_MSIZE (Bitfield-Mask: 0x07)                       */
#define DMAC1_CTL1_SRC_GATHER_EN_Pos      (17UL)                    /*!< SRC_GATHER_EN (Bit 17)                                */
#define DMAC1_CTL1_SRC_GATHER_EN_Msk      (0x20000UL)               /*!< SRC_GATHER_EN (Bitfield-Mask: 0x01)                   */
#define DMAC1_CTL1_DST_SCATTER_EN_Pos     (18UL)                    /*!< DST_SCATTER_EN (Bit 18)                               */
#define DMAC1_CTL1_DST_SCATTER_EN_Msk     (0x40000UL)               /*!< DST_SCATTER_EN (Bitfield-Mask: 0x01)                  */
#define DMAC1_CTL1_TT_FC_Pos              (20UL)                    /*!< TT_FC (Bit 20)                                        */
#define DMAC1_CTL1_TT_FC_Msk              (0x700000UL)              /*!< TT_FC (Bitfield-Mask: 0x07)                           */
#define DMAC1_CTL1_SMS0_Pos               (23UL)                    /*!< SMS0 (Bit 23)                                         */
#define DMAC1_CTL1_SMS0_Msk               (0x1800000UL)             /*!< SMS0 (Bitfield-Mask: 0x03)                            */
#define DMAC1_CTL1_SMS1_Pos               (25UL)                    /*!< SMS1 (Bit 25)                                         */
#define DMAC1_CTL1_SMS1_Msk               (0x6000000UL)             /*!< SMS1 (Bitfield-Mask: 0x03)                            */
#define DMAC1_CTL1_LLP_DST_EN_Pos         (27UL)                    /*!< LLP_DST_EN (Bit 27)                                   */
#define DMAC1_CTL1_LLP_DST_EN_Msk         (0x8000000UL)             /*!< LLP_DST_EN (Bitfield-Mask: 0x01)                      */
#define DMAC1_CTL1_LLP_SRC_EN_Pos         (28UL)                    /*!< LLP_SRC_EN (Bit 28)                                   */
#define DMAC1_CTL1_LLP_SRC_EN_Msk         (0x10000000UL)            /*!< LLP_SRC_EN (Bitfield-Mask: 0x01)                      */
#define DMAC1_CTL1_BLOCK_TS_Pos           (32UL)                    /*!< BLOCK_TS (Bit 32)                                     */
#define DMAC1_CTL1_BLOCK_TS_Msk           (0xfffUL)                 /*!< BLOCK_TS (Bitfield-Mask: 0xfff)                       */
#define DMAC1_CTL1_DONE_Pos               (44UL)                    /*!< DONE (Bit 44)                                         */
#define DMAC1_CTL1_DONE_Msk               (0x1000UL)                /*!< DONE (Bitfield-Mask: 0x01)                            */
/* =========================================================  CFG1  ========================================================== */
#define DMAC1_CFG1_CH_PRIOR_Pos           (5UL)                     /*!< CH_PRIOR (Bit 5)                                      */
#define DMAC1_CFG1_CH_PRIOR_Msk           (0xe0UL)                  /*!< CH_PRIOR (Bitfield-Mask: 0x07)                        */
#define DMAC1_CFG1_CH_SUSP_Pos            (8UL)                     /*!< CH_SUSP (Bit 8)                                       */
#define DMAC1_CFG1_CH_SUSP_Msk            (0x100UL)                 /*!< CH_SUSP (Bitfield-Mask: 0x01)                         */
#define DMAC1_CFG1_FIFO_EMPTY_Pos         (9UL)                     /*!< FIFO_EMPTY (Bit 9)                                    */
#define DMAC1_CFG1_FIFO_EMPTY_Msk         (0x200UL)                 /*!< FIFO_EMPTY (Bitfield-Mask: 0x01)                      */
#define DMAC1_CFG1_HS_SEL_DST_Pos         (10UL)                    /*!< HS_SEL_DST (Bit 10)                                   */
#define DMAC1_CFG1_HS_SEL_DST_Msk         (0x400UL)                 /*!< HS_SEL_DST (Bitfield-Mask: 0x01)                      */
#define DMAC1_CFG1_HS_SEL_SRC_Pos         (11UL)                    /*!< HS_SEL_SRC (Bit 11)                                   */
#define DMAC1_CFG1_HS_SEL_SRC_Msk         (0x800UL)                 /*!< HS_SEL_SRC (Bitfield-Mask: 0x01)                      */
#define DMAC1_CFG1_LOCK_CH_L_Pos          (12UL)                    /*!< LOCK_CH_L (Bit 12)                                    */
#define DMAC1_CFG1_LOCK_CH_L_Msk          (0x3000UL)                /*!< LOCK_CH_L (Bitfield-Mask: 0x03)                       */
#define DMAC1_CFG1_LOCK_B_L_Pos           (14UL)                    /*!< LOCK_B_L (Bit 14)                                     */
#define DMAC1_CFG1_LOCK_B_L_Msk           (0xc000UL)                /*!< LOCK_B_L (Bitfield-Mask: 0x03)                        */
#define DMAC1_CFG1_LOCK_CH_Pos            (16UL)                    /*!< LOCK_CH (Bit 16)                                      */
#define DMAC1_CFG1_LOCK_CH_Msk            (0x10000UL)               /*!< LOCK_CH (Bitfield-Mask: 0x01)                         */
#define DMAC1_CFG1_LOCK_B_Pos             (17UL)                    /*!< LOCK_B (Bit 17)                                       */
#define DMAC1_CFG1_LOCK_B_Msk             (0x20000UL)               /*!< LOCK_B (Bitfield-Mask: 0x01)                          */
#define DMAC1_CFG1_DST_HS_POL_Pos         (18UL)                    /*!< DST_HS_POL (Bit 18)                                   */
#define DMAC1_CFG1_DST_HS_POL_Msk         (0x40000UL)               /*!< DST_HS_POL (Bitfield-Mask: 0x01)                      */
#define DMAC1_CFG1_SRC_HS_POL_Pos         (19UL)                    /*!< SRC_HS_POL (Bit 19)                                   */
#define DMAC1_CFG1_SRC_HS_POL_Msk         (0x80000UL)               /*!< SRC_HS_POL (Bitfield-Mask: 0x01)                      */
#define DMAC1_CFG1_RELOAD_SRC_Pos         (30UL)                    /*!< RELOAD_SRC (Bit 30)                                   */
#define DMAC1_CFG1_RELOAD_SRC_Msk         (0x40000000UL)            /*!< RELOAD_SRC (Bitfield-Mask: 0x01)                      */
#define DMAC1_CFG1_RELOAD_DST_Pos         (31UL)                    /*!< RELOAD_DST (Bit 31)                                   */
#define DMAC1_CFG1_RELOAD_DST_Msk         (0x80000000UL)            /*!< RELOAD_DST (Bitfield-Mask: 0x01)                      */
#define DMAC1_CFG1_FCMODE_Pos             (32UL)                    /*!< FCMODE (Bit 32)                                       */
#define DMAC1_CFG1_FCMODE_Msk             (0x1UL)                   /*!< FCMODE (Bitfield-Mask: 0x01)                          */
#define DMAC1_CFG1_FIFO_MODE_Pos          (33UL)                    /*!< FIFO_MODE (Bit 33)                                    */
#define DMAC1_CFG1_FIFO_MODE_Msk          (0x2UL)                   /*!< FIFO_MODE (Bitfield-Mask: 0x01)                       */
#define DMAC1_CFG1_PROTCTL_Pos            (34UL)                    /*!< PROTCTL (Bit 34)                                      */
#define DMAC1_CFG1_PROTCTL_Msk            (0x1cUL)                  /*!< PROTCTL (Bitfield-Mask: 0x07)                         */
#define DMAC1_CFG1_DS_UPD_EN_Pos          (37UL)                    /*!< DS_UPD_EN (Bit 37)                                    */
#define DMAC1_CFG1_DS_UPD_EN_Msk          (0x20UL)                  /*!< DS_UPD_EN (Bitfield-Mask: 0x01)                       */
#define DMAC1_CFG1_SS_UPD_EN_Pos          (38UL)                    /*!< SS_UPD_EN (Bit 38)                                    */
#define DMAC1_CFG1_SS_UPD_EN_Msk          (0x40UL)                  /*!< SS_UPD_EN (Bitfield-Mask: 0x01)                       */
#define DMAC1_CFG1_SRC_PER_Pos            (39UL)                    /*!< SRC_PER (Bit 39)                                      */
#define DMAC1_CFG1_SRC_PER_Msk            (0x780UL)                 /*!< SRC_PER (Bitfield-Mask: 0x0f)                         */
#define DMAC1_CFG1_DEST_PER_Pos           (43UL)                    /*!< DEST_PER (Bit 43)                                     */
#define DMAC1_CFG1_DEST_PER_Msk           (0x7800UL)                /*!< DEST_PER (Bitfield-Mask: 0x0f)                        */
/* =========================================================  SAR2  ========================================================== */
#define DMAC1_SAR2_SAR_Pos                (0UL)                     /*!< SAR (Bit 0)                                           */
#define DMAC1_SAR2_SAR_Msk                (0xffffffffUL)            /*!< SAR (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  DAR2  ========================================================== */
#define DMAC1_DAR2_DAR_Pos                (0UL)                     /*!< DAR (Bit 0)                                           */
#define DMAC1_DAR2_DAR_Msk                (0xffffffffUL)            /*!< DAR (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  LLP2  ========================================================== */
#define DMAC1_LLP2_LOC_Pos                (0UL)                     /*!< LOC (Bit 0)                                           */
#define DMAC1_LLP2_LOC_Msk                (0xffffffffUL)            /*!< LOC (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  CTL2  ========================================================== */
#define DMAC1_CTL2_INT_EN_Pos             (0UL)                     /*!< INT_EN (Bit 0)                                        */
#define DMAC1_CTL2_INT_EN_Msk             (0x1UL)                   /*!< INT_EN (Bitfield-Mask: 0x01)                          */
#define DMAC1_CTL2_DST_TR_WIDTH_Pos       (1UL)                     /*!< DST_TR_WIDTH (Bit 1)                                  */
#define DMAC1_CTL2_DST_TR_WIDTH_Msk       (0xeUL)                   /*!< DST_TR_WIDTH (Bitfield-Mask: 0x07)                    */
#define DMAC1_CTL2_SRC_TR_WIDTH_Pos       (4UL)                     /*!< SRC_TR_WIDTH (Bit 4)                                  */
#define DMAC1_CTL2_SRC_TR_WIDTH_Msk       (0x70UL)                  /*!< SRC_TR_WIDTH (Bitfield-Mask: 0x07)                    */
#define DMAC1_CTL2_DINC_Pos               (7UL)                     /*!< DINC (Bit 7)                                          */
#define DMAC1_CTL2_DINC_Msk               (0x180UL)                 /*!< DINC (Bitfield-Mask: 0x03)                            */
#define DMAC1_CTL2_SINC_Pos               (9UL)                     /*!< SINC (Bit 9)                                          */
#define DMAC1_CTL2_SINC_Msk               (0x600UL)                 /*!< SINC (Bitfield-Mask: 0x03)                            */
#define DMAC1_CTL2_DEST_MSIZE_Pos         (11UL)                    /*!< DEST_MSIZE (Bit 11)                                   */
#define DMAC1_CTL2_DEST_MSIZE_Msk         (0x3800UL)                /*!< DEST_MSIZE (Bitfield-Mask: 0x07)                      */
#define DMAC1_CTL2_SRC_MSIZE_Pos          (14UL)                    /*!< SRC_MSIZE (Bit 14)                                    */
#define DMAC1_CTL2_SRC_MSIZE_Msk          (0x1c000UL)               /*!< SRC_MSIZE (Bitfield-Mask: 0x07)                       */
#define DMAC1_CTL2_SRC_GATHER_EN_Pos      (17UL)                    /*!< SRC_GATHER_EN (Bit 17)                                */
#define DMAC1_CTL2_SRC_GATHER_EN_Msk      (0x20000UL)               /*!< SRC_GATHER_EN (Bitfield-Mask: 0x01)                   */
#define DMAC1_CTL2_DST_SCATTER_EN_Pos     (18UL)                    /*!< DST_SCATTER_EN (Bit 18)                               */
#define DMAC1_CTL2_DST_SCATTER_EN_Msk     (0x40000UL)               /*!< DST_SCATTER_EN (Bitfield-Mask: 0x01)                  */
#define DMAC1_CTL2_TT_FC_Pos              (20UL)                    /*!< TT_FC (Bit 20)                                        */
#define DMAC1_CTL2_TT_FC_Msk              (0x700000UL)              /*!< TT_FC (Bitfield-Mask: 0x07)                           */
#define DMAC1_CTL2_SMS0_Pos               (23UL)                    /*!< SMS0 (Bit 23)                                         */
#define DMAC1_CTL2_SMS0_Msk               (0x1800000UL)             /*!< SMS0 (Bitfield-Mask: 0x03)                            */
#define DMAC1_CTL2_SMS1_Pos               (25UL)                    /*!< SMS1 (Bit 25)                                         */
#define DMAC1_CTL2_SMS1_Msk               (0x6000000UL)             /*!< SMS1 (Bitfield-Mask: 0x03)                            */
#define DMAC1_CTL2_LLP_DST_EN_Pos         (27UL)                    /*!< LLP_DST_EN (Bit 27)                                   */
#define DMAC1_CTL2_LLP_DST_EN_Msk         (0x8000000UL)             /*!< LLP_DST_EN (Bitfield-Mask: 0x01)                      */
#define DMAC1_CTL2_LLP_SRC_EN_Pos         (28UL)                    /*!< LLP_SRC_EN (Bit 28)                                   */
#define DMAC1_CTL2_LLP_SRC_EN_Msk         (0x10000000UL)            /*!< LLP_SRC_EN (Bitfield-Mask: 0x01)                      */
#define DMAC1_CTL2_BLOCK_TS_Pos           (32UL)                    /*!< BLOCK_TS (Bit 32)                                     */
#define DMAC1_CTL2_BLOCK_TS_Msk           (0xfffUL)                 /*!< BLOCK_TS (Bitfield-Mask: 0xfff)                       */
#define DMAC1_CTL2_DONE_Pos               (44UL)                    /*!< DONE (Bit 44)                                         */
#define DMAC1_CTL2_DONE_Msk               (0x1000UL)                /*!< DONE (Bitfield-Mask: 0x01)                            */
/* =========================================================  CFG2  ========================================================== */
#define DMAC1_CFG2_CH_PRIOR_Pos           (5UL)                     /*!< CH_PRIOR (Bit 5)                                      */
#define DMAC1_CFG2_CH_PRIOR_Msk           (0xe0UL)                  /*!< CH_PRIOR (Bitfield-Mask: 0x07)                        */
#define DMAC1_CFG2_CH_SUSP_Pos            (8UL)                     /*!< CH_SUSP (Bit 8)                                       */
#define DMAC1_CFG2_CH_SUSP_Msk            (0x100UL)                 /*!< CH_SUSP (Bitfield-Mask: 0x01)                         */
#define DMAC1_CFG2_FIFO_EMPTY_Pos         (9UL)                     /*!< FIFO_EMPTY (Bit 9)                                    */
#define DMAC1_CFG2_FIFO_EMPTY_Msk         (0x200UL)                 /*!< FIFO_EMPTY (Bitfield-Mask: 0x01)                      */
#define DMAC1_CFG2_HS_SEL_DST_Pos         (10UL)                    /*!< HS_SEL_DST (Bit 10)                                   */
#define DMAC1_CFG2_HS_SEL_DST_Msk         (0x400UL)                 /*!< HS_SEL_DST (Bitfield-Mask: 0x01)                      */
#define DMAC1_CFG2_HS_SEL_SRC_Pos         (11UL)                    /*!< HS_SEL_SRC (Bit 11)                                   */
#define DMAC1_CFG2_HS_SEL_SRC_Msk         (0x800UL)                 /*!< HS_SEL_SRC (Bitfield-Mask: 0x01)                      */
#define DMAC1_CFG2_LOCK_CH_L_Pos          (12UL)                    /*!< LOCK_CH_L (Bit 12)                                    */
#define DMAC1_CFG2_LOCK_CH_L_Msk          (0x3000UL)                /*!< LOCK_CH_L (Bitfield-Mask: 0x03)                       */
#define DMAC1_CFG2_LOCK_B_L_Pos           (14UL)                    /*!< LOCK_B_L (Bit 14)                                     */
#define DMAC1_CFG2_LOCK_B_L_Msk           (0xc000UL)                /*!< LOCK_B_L (Bitfield-Mask: 0x03)                        */
#define DMAC1_CFG2_LOCK_CH_Pos            (16UL)                    /*!< LOCK_CH (Bit 16)                                      */
#define DMAC1_CFG2_LOCK_CH_Msk            (0x10000UL)               /*!< LOCK_CH (Bitfield-Mask: 0x01)                         */
#define DMAC1_CFG2_LOCK_B_Pos             (17UL)                    /*!< LOCK_B (Bit 17)                                       */
#define DMAC1_CFG2_LOCK_B_Msk             (0x20000UL)               /*!< LOCK_B (Bitfield-Mask: 0x01)                          */
#define DMAC1_CFG2_DST_HS_POL_Pos         (18UL)                    /*!< DST_HS_POL (Bit 18)                                   */
#define DMAC1_CFG2_DST_HS_POL_Msk         (0x40000UL)               /*!< DST_HS_POL (Bitfield-Mask: 0x01)                      */
#define DMAC1_CFG2_SRC_HS_POL_Pos         (19UL)                    /*!< SRC_HS_POL (Bit 19)                                   */
#define DMAC1_CFG2_SRC_HS_POL_Msk         (0x80000UL)               /*!< SRC_HS_POL (Bitfield-Mask: 0x01)                      */
#define DMAC1_CFG2_RELOAD_SRC_Pos         (30UL)                    /*!< RELOAD_SRC (Bit 30)                                   */
#define DMAC1_CFG2_RELOAD_SRC_Msk         (0x40000000UL)            /*!< RELOAD_SRC (Bitfield-Mask: 0x01)                      */
#define DMAC1_CFG2_RELOAD_DST_Pos         (31UL)                    /*!< RELOAD_DST (Bit 31)                                   */
#define DMAC1_CFG2_RELOAD_DST_Msk         (0x80000000UL)            /*!< RELOAD_DST (Bitfield-Mask: 0x01)                      */
#define DMAC1_CFG2_FCMODE_Pos             (32UL)                    /*!< FCMODE (Bit 32)                                       */
#define DMAC1_CFG2_FCMODE_Msk             (0x1UL)                   /*!< FCMODE (Bitfield-Mask: 0x01)                          */
#define DMAC1_CFG2_FIFO_MODE_Pos          (33UL)                    /*!< FIFO_MODE (Bit 33)                                    */
#define DMAC1_CFG2_FIFO_MODE_Msk          (0x2UL)                   /*!< FIFO_MODE (Bitfield-Mask: 0x01)                       */
#define DMAC1_CFG2_PROTCTL_Pos            (34UL)                    /*!< PROTCTL (Bit 34)                                      */
#define DMAC1_CFG2_PROTCTL_Msk            (0x1cUL)                  /*!< PROTCTL (Bitfield-Mask: 0x07)                         */
#define DMAC1_CFG2_DS_UPD_EN_Pos          (37UL)                    /*!< DS_UPD_EN (Bit 37)                                    */
#define DMAC1_CFG2_DS_UPD_EN_Msk          (0x20UL)                  /*!< DS_UPD_EN (Bitfield-Mask: 0x01)                       */
#define DMAC1_CFG2_SS_UPD_EN_Pos          (38UL)                    /*!< SS_UPD_EN (Bit 38)                                    */
#define DMAC1_CFG2_SS_UPD_EN_Msk          (0x40UL)                  /*!< SS_UPD_EN (Bitfield-Mask: 0x01)                       */
#define DMAC1_CFG2_SRC_PER_Pos            (39UL)                    /*!< SRC_PER (Bit 39)                                      */
#define DMAC1_CFG2_SRC_PER_Msk            (0x780UL)                 /*!< SRC_PER (Bitfield-Mask: 0x0f)                         */
#define DMAC1_CFG2_DEST_PER_Pos           (43UL)                    /*!< DEST_PER (Bit 43)                                     */
#define DMAC1_CFG2_DEST_PER_Msk           (0x7800UL)                /*!< DEST_PER (Bitfield-Mask: 0x0f)                        */
/* =========================================================  SAR3  ========================================================== */
#define DMAC1_SAR3_SAR_Pos                (0UL)                     /*!< SAR (Bit 0)                                           */
#define DMAC1_SAR3_SAR_Msk                (0xffffffffUL)            /*!< SAR (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  DAR3  ========================================================== */
#define DMAC1_DAR3_DAR_Pos                (0UL)                     /*!< DAR (Bit 0)                                           */
#define DMAC1_DAR3_DAR_Msk                (0xffffffffUL)            /*!< DAR (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  LLP3  ========================================================== */
#define DMAC1_LLP3_LOC_Pos                (0UL)                     /*!< LOC (Bit 0)                                           */
#define DMAC1_LLP3_LOC_Msk                (0xffffffffUL)            /*!< LOC (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  CTL3  ========================================================== */
#define DMAC1_CTL3_INT_EN_Pos             (0UL)                     /*!< INT_EN (Bit 0)                                        */
#define DMAC1_CTL3_INT_EN_Msk             (0x1UL)                   /*!< INT_EN (Bitfield-Mask: 0x01)                          */
#define DMAC1_CTL3_DST_TR_WIDTH_Pos       (1UL)                     /*!< DST_TR_WIDTH (Bit 1)                                  */
#define DMAC1_CTL3_DST_TR_WIDTH_Msk       (0xeUL)                   /*!< DST_TR_WIDTH (Bitfield-Mask: 0x07)                    */
#define DMAC1_CTL3_SRC_TR_WIDTH_Pos       (4UL)                     /*!< SRC_TR_WIDTH (Bit 4)                                  */
#define DMAC1_CTL3_SRC_TR_WIDTH_Msk       (0x70UL)                  /*!< SRC_TR_WIDTH (Bitfield-Mask: 0x07)                    */
#define DMAC1_CTL3_DINC_Pos               (7UL)                     /*!< DINC (Bit 7)                                          */
#define DMAC1_CTL3_DINC_Msk               (0x180UL)                 /*!< DINC (Bitfield-Mask: 0x03)                            */
#define DMAC1_CTL3_SINC_Pos               (9UL)                     /*!< SINC (Bit 9)                                          */
#define DMAC1_CTL3_SINC_Msk               (0x600UL)                 /*!< SINC (Bitfield-Mask: 0x03)                            */
#define DMAC1_CTL3_DEST_MSIZE_Pos         (11UL)                    /*!< DEST_MSIZE (Bit 11)                                   */
#define DMAC1_CTL3_DEST_MSIZE_Msk         (0x3800UL)                /*!< DEST_MSIZE (Bitfield-Mask: 0x07)                      */
#define DMAC1_CTL3_SRC_MSIZE_Pos          (14UL)                    /*!< SRC_MSIZE (Bit 14)                                    */
#define DMAC1_CTL3_SRC_MSIZE_Msk          (0x1c000UL)               /*!< SRC_MSIZE (Bitfield-Mask: 0x07)                       */
#define DMAC1_CTL3_SRC_GATHER_EN_Pos      (17UL)                    /*!< SRC_GATHER_EN (Bit 17)                                */
#define DMAC1_CTL3_SRC_GATHER_EN_Msk      (0x20000UL)               /*!< SRC_GATHER_EN (Bitfield-Mask: 0x01)                   */
#define DMAC1_CTL3_DST_SCATTER_EN_Pos     (18UL)                    /*!< DST_SCATTER_EN (Bit 18)                               */
#define DMAC1_CTL3_DST_SCATTER_EN_Msk     (0x40000UL)               /*!< DST_SCATTER_EN (Bitfield-Mask: 0x01)                  */
#define DMAC1_CTL3_TT_FC_Pos              (20UL)                    /*!< TT_FC (Bit 20)                                        */
#define DMAC1_CTL3_TT_FC_Msk              (0x700000UL)              /*!< TT_FC (Bitfield-Mask: 0x07)                           */
#define DMAC1_CTL3_SMS0_Pos               (23UL)                    /*!< SMS0 (Bit 23)                                         */
#define DMAC1_CTL3_SMS0_Msk               (0x1800000UL)             /*!< SMS0 (Bitfield-Mask: 0x03)                            */
#define DMAC1_CTL3_SMS1_Pos               (25UL)                    /*!< SMS1 (Bit 25)                                         */
#define DMAC1_CTL3_SMS1_Msk               (0x6000000UL)             /*!< SMS1 (Bitfield-Mask: 0x03)                            */
#define DMAC1_CTL3_LLP_DST_EN_Pos         (27UL)                    /*!< LLP_DST_EN (Bit 27)                                   */
#define DMAC1_CTL3_LLP_DST_EN_Msk         (0x8000000UL)             /*!< LLP_DST_EN (Bitfield-Mask: 0x01)                      */
#define DMAC1_CTL3_LLP_SRC_EN_Pos         (28UL)                    /*!< LLP_SRC_EN (Bit 28)                                   */
#define DMAC1_CTL3_LLP_SRC_EN_Msk         (0x10000000UL)            /*!< LLP_SRC_EN (Bitfield-Mask: 0x01)                      */
#define DMAC1_CTL3_BLOCK_TS_Pos           (32UL)                    /*!< BLOCK_TS (Bit 32)                                     */
#define DMAC1_CTL3_BLOCK_TS_Msk           (0xfffUL)                 /*!< BLOCK_TS (Bitfield-Mask: 0xfff)                       */
#define DMAC1_CTL3_DONE_Pos               (44UL)                    /*!< DONE (Bit 44)                                         */
#define DMAC1_CTL3_DONE_Msk               (0x1000UL)                /*!< DONE (Bitfield-Mask: 0x01)                            */
/* =======================================================  DMA_CFG0  ======================================================== */
#define DMAC1_DMA_CFG0_CH_PRIOR_Pos       (5UL)                     /*!< CH_PRIOR (Bit 5)                                      */
#define DMAC1_DMA_CFG0_CH_PRIOR_Msk       (0xe0UL)                  /*!< CH_PRIOR (Bitfield-Mask: 0x07)                        */
#define DMAC1_DMA_CFG0_CH_SUSP_Pos        (8UL)                     /*!< CH_SUSP (Bit 8)                                       */
#define DMAC1_DMA_CFG0_CH_SUSP_Msk        (0x100UL)                 /*!< CH_SUSP (Bitfield-Mask: 0x01)                         */
#define DMAC1_DMA_CFG0_FIFO_EMPTY_Pos     (9UL)                     /*!< FIFO_EMPTY (Bit 9)                                    */
#define DMAC1_DMA_CFG0_FIFO_EMPTY_Msk     (0x200UL)                 /*!< FIFO_EMPTY (Bitfield-Mask: 0x01)                      */
#define DMAC1_DMA_CFG0_HS_SEL_DST_Pos     (10UL)                    /*!< HS_SEL_DST (Bit 10)                                   */
#define DMAC1_DMA_CFG0_HS_SEL_DST_Msk     (0x400UL)                 /*!< HS_SEL_DST (Bitfield-Mask: 0x01)                      */
#define DMAC1_DMA_CFG0_HS_SEL_SRC_Pos     (11UL)                    /*!< HS_SEL_SRC (Bit 11)                                   */
#define DMAC1_DMA_CFG0_HS_SEL_SRC_Msk     (0x800UL)                 /*!< HS_SEL_SRC (Bitfield-Mask: 0x01)                      */
#define DMAC1_DMA_CFG0_LOCK_CH_L_Pos      (12UL)                    /*!< LOCK_CH_L (Bit 12)                                    */
#define DMAC1_DMA_CFG0_LOCK_CH_L_Msk      (0x3000UL)                /*!< LOCK_CH_L (Bitfield-Mask: 0x03)                       */
#define DMAC1_DMA_CFG0_LOCK_B_L_Pos       (14UL)                    /*!< LOCK_B_L (Bit 14)                                     */
#define DMAC1_DMA_CFG0_LOCK_B_L_Msk       (0xc000UL)                /*!< LOCK_B_L (Bitfield-Mask: 0x03)                        */
#define DMAC1_DMA_CFG0_LOCK_CH_Pos        (16UL)                    /*!< LOCK_CH (Bit 16)                                      */
#define DMAC1_DMA_CFG0_LOCK_CH_Msk        (0x10000UL)               /*!< LOCK_CH (Bitfield-Mask: 0x01)                         */
#define DMAC1_DMA_CFG0_LOCK_B_Pos         (17UL)                    /*!< LOCK_B (Bit 17)                                       */
#define DMAC1_DMA_CFG0_LOCK_B_Msk         (0x20000UL)               /*!< LOCK_B (Bitfield-Mask: 0x01)                          */
#define DMAC1_DMA_CFG0_DST_HS_POL_Pos     (18UL)                    /*!< DST_HS_POL (Bit 18)                                   */
#define DMAC1_DMA_CFG0_DST_HS_POL_Msk     (0x40000UL)               /*!< DST_HS_POL (Bitfield-Mask: 0x01)                      */
#define DMAC1_DMA_CFG0_SRC_HS_POL_Pos     (19UL)                    /*!< SRC_HS_POL (Bit 19)                                   */
#define DMAC1_DMA_CFG0_SRC_HS_POL_Msk     (0x80000UL)               /*!< SRC_HS_POL (Bitfield-Mask: 0x01)                      */
#define DMAC1_DMA_CFG0_RELOAD_SRC_Pos     (30UL)                    /*!< RELOAD_SRC (Bit 30)                                   */
#define DMAC1_DMA_CFG0_RELOAD_SRC_Msk     (0x40000000UL)            /*!< RELOAD_SRC (Bitfield-Mask: 0x01)                      */
#define DMAC1_DMA_CFG0_RELOAD_DST_Pos     (31UL)                    /*!< RELOAD_DST (Bit 31)                                   */
#define DMAC1_DMA_CFG0_RELOAD_DST_Msk     (0x80000000UL)            /*!< RELOAD_DST (Bitfield-Mask: 0x01)                      */
#define DMAC1_DMA_CFG0_FCMODE_Pos         (32UL)                    /*!< FCMODE (Bit 32)                                       */
#define DMAC1_DMA_CFG0_FCMODE_Msk         (0x1UL)                   /*!< FCMODE (Bitfield-Mask: 0x01)                          */
#define DMAC1_DMA_CFG0_FIFO_MODE_Pos      (33UL)                    /*!< FIFO_MODE (Bit 33)                                    */
#define DMAC1_DMA_CFG0_FIFO_MODE_Msk      (0x2UL)                   /*!< FIFO_MODE (Bitfield-Mask: 0x01)                       */
#define DMAC1_DMA_CFG0_PROTCTL_Pos        (34UL)                    /*!< PROTCTL (Bit 34)                                      */
#define DMAC1_DMA_CFG0_PROTCTL_Msk        (0x1cUL)                  /*!< PROTCTL (Bitfield-Mask: 0x07)                         */
#define DMAC1_DMA_CFG0_DS_UPD_EN_Pos      (37UL)                    /*!< DS_UPD_EN (Bit 37)                                    */
#define DMAC1_DMA_CFG0_DS_UPD_EN_Msk      (0x20UL)                  /*!< DS_UPD_EN (Bitfield-Mask: 0x01)                       */
#define DMAC1_DMA_CFG0_SS_UPD_EN_Pos      (38UL)                    /*!< SS_UPD_EN (Bit 38)                                    */
#define DMAC1_DMA_CFG0_SS_UPD_EN_Msk      (0x40UL)                  /*!< SS_UPD_EN (Bitfield-Mask: 0x01)                       */
#define DMAC1_DMA_CFG0_SRC_PER_Pos        (39UL)                    /*!< SRC_PER (Bit 39)                                      */
#define DMAC1_DMA_CFG0_SRC_PER_Msk        (0x780UL)                 /*!< SRC_PER (Bitfield-Mask: 0x0f)                         */
#define DMAC1_DMA_CFG0_DEST_PER_Pos       (43UL)                    /*!< DEST_PER (Bit 43)                                     */
#define DMAC1_DMA_CFG0_DEST_PER_Msk       (0x7800UL)                /*!< DEST_PER (Bitfield-Mask: 0x0f)                        */
/* ======================================================  STATUS_TFR  ======================================================= */
#define DMAC1_STATUS_TFR_CHAN0_STATUS_Pos (0UL)                     /*!< CHAN0_STATUS (Bit 0)                                  */
#define DMAC1_STATUS_TFR_CHAN0_STATUS_Msk (0x1UL)                   /*!< CHAN0_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC1_STATUS_TFR_CHAN1_STATUS_Pos (1UL)                     /*!< CHAN1_STATUS (Bit 1)                                  */
#define DMAC1_STATUS_TFR_CHAN1_STATUS_Msk (0x2UL)                   /*!< CHAN1_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC1_STATUS_TFR_CHAN2_STATUS_Pos (2UL)                     /*!< CHAN2_STATUS (Bit 2)                                  */
#define DMAC1_STATUS_TFR_CHAN2_STATUS_Msk (0x4UL)                   /*!< CHAN2_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC1_STATUS_TFR_CHAN3_STATUS_Pos (3UL)                     /*!< CHAN3_STATUS (Bit 3)                                  */
#define DMAC1_STATUS_TFR_CHAN3_STATUS_Msk (0x8UL)                   /*!< CHAN3_STATUS (Bitfield-Mask: 0x01)                    */
/* =====================================================  STATUS_BLOCK  ====================================================== */
#define DMAC1_STATUS_BLOCK_CHAN0_STATUS_Pos (0UL)                   /*!< CHAN0_STATUS (Bit 0)                                  */
#define DMAC1_STATUS_BLOCK_CHAN0_STATUS_Msk (0x1UL)                 /*!< CHAN0_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC1_STATUS_BLOCK_CHAN1_STATUS_Pos (1UL)                   /*!< CHAN1_STATUS (Bit 1)                                  */
#define DMAC1_STATUS_BLOCK_CHAN1_STATUS_Msk (0x2UL)                 /*!< CHAN1_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC1_STATUS_BLOCK_CHAN2_STATUS_Pos (2UL)                   /*!< CHAN2_STATUS (Bit 2)                                  */
#define DMAC1_STATUS_BLOCK_CHAN2_STATUS_Msk (0x4UL)                 /*!< CHAN2_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC1_STATUS_BLOCK_CHAN3_STATUS_Pos (3UL)                   /*!< CHAN3_STATUS (Bit 3)                                  */
#define DMAC1_STATUS_BLOCK_CHAN3_STATUS_Msk (0x8UL)                 /*!< CHAN3_STATUS (Bitfield-Mask: 0x01)                    */
/* ====================================================  STATUS_SRC_TRAN  ==================================================== */
#define DMAC1_STATUS_SRC_TRAN_CHAN0_STATUS_Pos (0UL)                /*!< CHAN0_STATUS (Bit 0)                                  */
#define DMAC1_STATUS_SRC_TRAN_CHAN0_STATUS_Msk (0x1UL)              /*!< CHAN0_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC1_STATUS_SRC_TRAN_CHAN1_STATUS_Pos (1UL)                /*!< CHAN1_STATUS (Bit 1)                                  */
#define DMAC1_STATUS_SRC_TRAN_CHAN1_STATUS_Msk (0x2UL)              /*!< CHAN1_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC1_STATUS_SRC_TRAN_CHAN2_STATUS_Pos (2UL)                /*!< CHAN2_STATUS (Bit 2)                                  */
#define DMAC1_STATUS_SRC_TRAN_CHAN2_STATUS_Msk (0x4UL)              /*!< CHAN2_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC1_STATUS_SRC_TRAN_CHAN3_STATUS_Pos (3UL)                /*!< CHAN3_STATUS (Bit 3)                                  */
#define DMAC1_STATUS_SRC_TRAN_CHAN3_STATUS_Msk (0x8UL)              /*!< CHAN3_STATUS (Bitfield-Mask: 0x01)                    */
/* ====================================================  STATUS_DST_TRAN  ==================================================== */
#define DMAC1_STATUS_DST_TRAN_CHAN0_STATUS_Pos (0UL)                /*!< CHAN0_STATUS (Bit 0)                                  */
#define DMAC1_STATUS_DST_TRAN_CHAN0_STATUS_Msk (0x1UL)              /*!< CHAN0_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC1_STATUS_DST_TRAN_CHAN1_STATUS_Pos (1UL)                /*!< CHAN1_STATUS (Bit 1)                                  */
#define DMAC1_STATUS_DST_TRAN_CHAN1_STATUS_Msk (0x2UL)              /*!< CHAN1_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC1_STATUS_DST_TRAN_CHAN2_STATUS_Pos (2UL)                /*!< CHAN2_STATUS (Bit 2)                                  */
#define DMAC1_STATUS_DST_TRAN_CHAN2_STATUS_Msk (0x4UL)              /*!< CHAN2_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC1_STATUS_DST_TRAN_CHAN3_STATUS_Pos (3UL)                /*!< CHAN3_STATUS (Bit 3)                                  */
#define DMAC1_STATUS_DST_TRAN_CHAN3_STATUS_Msk (0x8UL)              /*!< CHAN3_STATUS (Bitfield-Mask: 0x01)                    */
/* ======================================================  STATUS_ERR  ======================================================= */
#define DMAC1_STATUS_ERR_CHAN0_STATUS_Pos (0UL)                     /*!< CHAN0_STATUS (Bit 0)                                  */
#define DMAC1_STATUS_ERR_CHAN0_STATUS_Msk (0x1UL)                   /*!< CHAN0_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC1_STATUS_ERR_CHAN1_STATUS_Pos (1UL)                     /*!< CHAN1_STATUS (Bit 1)                                  */
#define DMAC1_STATUS_ERR_CHAN1_STATUS_Msk (0x2UL)                   /*!< CHAN1_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC1_STATUS_ERR_CHAN2_STATUS_Pos (2UL)                     /*!< CHAN2_STATUS (Bit 2)                                  */
#define DMAC1_STATUS_ERR_CHAN2_STATUS_Msk (0x4UL)                   /*!< CHAN2_STATUS (Bitfield-Mask: 0x01)                    */
#define DMAC1_STATUS_ERR_CHAN3_STATUS_Pos (3UL)                     /*!< CHAN3_STATUS (Bit 3)                                  */
#define DMAC1_STATUS_ERR_CHAN3_STATUS_Msk (0x8UL)                   /*!< CHAN3_STATUS (Bitfield-Mask: 0x01)                    */
/* =======================================================  MASK_TFR  ======================================================== */
#define DMAC1_MASK_TFR_INT_MASK_0_Pos     (0UL)                     /*!< INT_MASK_0 (Bit 0)                                    */
#define DMAC1_MASK_TFR_INT_MASK_0_Msk     (0x1UL)                   /*!< INT_MASK_0 (Bitfield-Mask: 0x01)                      */
#define DMAC1_MASK_TFR_INT_MASK_1_Pos     (1UL)                     /*!< INT_MASK_1 (Bit 1)                                    */
#define DMAC1_MASK_TFR_INT_MASK_1_Msk     (0x2UL)                   /*!< INT_MASK_1 (Bitfield-Mask: 0x01)                      */
#define DMAC1_MASK_TFR_INT_MASK_2_Pos     (2UL)                     /*!< INT_MASK_2 (Bit 2)                                    */
#define DMAC1_MASK_TFR_INT_MASK_2_Msk     (0x4UL)                   /*!< INT_MASK_2 (Bitfield-Mask: 0x01)                      */
#define DMAC1_MASK_TFR_INT_MASK_3_Pos     (3UL)                     /*!< INT_MASK_3 (Bit 3)                                    */
#define DMAC1_MASK_TFR_INT_MASK_3_Msk     (0x8UL)                   /*!< INT_MASK_3 (Bitfield-Mask: 0x01)                      */
#define DMAC1_MASK_TFR_INT_MASK_WE_0_Pos  (8UL)                     /*!< INT_MASK_WE_0 (Bit 8)                                 */
#define DMAC1_MASK_TFR_INT_MASK_WE_0_Msk  (0x100UL)                 /*!< INT_MASK_WE_0 (Bitfield-Mask: 0x01)                   */
#define DMAC1_MASK_TFR_INT_MASK_WE_1_Pos  (9UL)                     /*!< INT_MASK_WE_1 (Bit 9)                                 */
#define DMAC1_MASK_TFR_INT_MASK_WE_1_Msk  (0x200UL)                 /*!< INT_MASK_WE_1 (Bitfield-Mask: 0x01)                   */
#define DMAC1_MASK_TFR_INT_MASK_WE_2_Pos  (10UL)                    /*!< INT_MASK_WE_2 (Bit 10)                                */
#define DMAC1_MASK_TFR_INT_MASK_WE_2_Msk  (0x400UL)                 /*!< INT_MASK_WE_2 (Bitfield-Mask: 0x01)                   */
#define DMAC1_MASK_TFR_INT_MASK_WE_3_Pos  (11UL)                    /*!< INT_MASK_WE_3 (Bit 11)                                */
#define DMAC1_MASK_TFR_INT_MASK_WE_3_Msk  (0x800UL)                 /*!< INT_MASK_WE_3 (Bitfield-Mask: 0x01)                   */
/* ======================================================  MASK_BLOCK  ======================================================= */
#define DMAC1_MASK_BLOCK_INT_MASK_0_Pos   (0UL)                     /*!< INT_MASK_0 (Bit 0)                                    */
#define DMAC1_MASK_BLOCK_INT_MASK_0_Msk   (0x1UL)                   /*!< INT_MASK_0 (Bitfield-Mask: 0x01)                      */
#define DMAC1_MASK_BLOCK_INT_MASK_1_Pos   (1UL)                     /*!< INT_MASK_1 (Bit 1)                                    */
#define DMAC1_MASK_BLOCK_INT_MASK_1_Msk   (0x2UL)                   /*!< INT_MASK_1 (Bitfield-Mask: 0x01)                      */
#define DMAC1_MASK_BLOCK_INT_MASK_2_Pos   (2UL)                     /*!< INT_MASK_2 (Bit 2)                                    */
#define DMAC1_MASK_BLOCK_INT_MASK_2_Msk   (0x4UL)                   /*!< INT_MASK_2 (Bitfield-Mask: 0x01)                      */
#define DMAC1_MASK_BLOCK_INT_MASK_3_Pos   (3UL)                     /*!< INT_MASK_3 (Bit 3)                                    */
#define DMAC1_MASK_BLOCK_INT_MASK_3_Msk   (0x8UL)                   /*!< INT_MASK_3 (Bitfield-Mask: 0x01)                      */
#define DMAC1_MASK_BLOCK_INT_MASK_WE_0_Pos (8UL)                    /*!< INT_MASK_WE_0 (Bit 8)                                 */
#define DMAC1_MASK_BLOCK_INT_MASK_WE_0_Msk (0x100UL)                /*!< INT_MASK_WE_0 (Bitfield-Mask: 0x01)                   */
#define DMAC1_MASK_BLOCK_INT_MASK_WE_1_Pos (9UL)                    /*!< INT_MASK_WE_1 (Bit 9)                                 */
#define DMAC1_MASK_BLOCK_INT_MASK_WE_1_Msk (0x200UL)                /*!< INT_MASK_WE_1 (Bitfield-Mask: 0x01)                   */
#define DMAC1_MASK_BLOCK_INT_MASK_WE_2_Pos (10UL)                   /*!< INT_MASK_WE_2 (Bit 10)                                */
#define DMAC1_MASK_BLOCK_INT_MASK_WE_2_Msk (0x400UL)                /*!< INT_MASK_WE_2 (Bitfield-Mask: 0x01)                   */
#define DMAC1_MASK_BLOCK_INT_MASK_WE_3_Pos (11UL)                   /*!< INT_MASK_WE_3 (Bit 11)                                */
#define DMAC1_MASK_BLOCK_INT_MASK_WE_3_Msk (0x800UL)                /*!< INT_MASK_WE_3 (Bitfield-Mask: 0x01)                   */
/* =====================================================  MASK_SRC_TRAN  ===================================================== */
#define DMAC1_MASK_SRC_TRAN_INT_MASK_0_Pos (0UL)                    /*!< INT_MASK_0 (Bit 0)                                    */
#define DMAC1_MASK_SRC_TRAN_INT_MASK_0_Msk (0x1UL)                  /*!< INT_MASK_0 (Bitfield-Mask: 0x01)                      */
#define DMAC1_MASK_SRC_TRAN_INT_MASK_1_Pos (1UL)                    /*!< INT_MASK_1 (Bit 1)                                    */
#define DMAC1_MASK_SRC_TRAN_INT_MASK_1_Msk (0x2UL)                  /*!< INT_MASK_1 (Bitfield-Mask: 0x01)                      */
#define DMAC1_MASK_SRC_TRAN_INT_MASK_2_Pos (2UL)                    /*!< INT_MASK_2 (Bit 2)                                    */
#define DMAC1_MASK_SRC_TRAN_INT_MASK_2_Msk (0x4UL)                  /*!< INT_MASK_2 (Bitfield-Mask: 0x01)                      */
#define DMAC1_MASK_SRC_TRAN_INT_MASK_3_Pos (3UL)                    /*!< INT_MASK_3 (Bit 3)                                    */
#define DMAC1_MASK_SRC_TRAN_INT_MASK_3_Msk (0x8UL)                  /*!< INT_MASK_3 (Bitfield-Mask: 0x01)                      */
#define DMAC1_MASK_SRC_TRAN_INT_MASK_WE_0_Pos (8UL)                 /*!< INT_MASK_WE_0 (Bit 8)                                 */
#define DMAC1_MASK_SRC_TRAN_INT_MASK_WE_0_Msk (0x100UL)             /*!< INT_MASK_WE_0 (Bitfield-Mask: 0x01)                   */
#define DMAC1_MASK_SRC_TRAN_INT_MASK_WE_1_Pos (9UL)                 /*!< INT_MASK_WE_1 (Bit 9)                                 */
#define DMAC1_MASK_SRC_TRAN_INT_MASK_WE_1_Msk (0x200UL)             /*!< INT_MASK_WE_1 (Bitfield-Mask: 0x01)                   */
#define DMAC1_MASK_SRC_TRAN_INT_MASK_WE_2_Pos (10UL)                /*!< INT_MASK_WE_2 (Bit 10)                                */
#define DMAC1_MASK_SRC_TRAN_INT_MASK_WE_2_Msk (0x400UL)             /*!< INT_MASK_WE_2 (Bitfield-Mask: 0x01)                   */
#define DMAC1_MASK_SRC_TRAN_INT_MASK_WE_3_Pos (11UL)                /*!< INT_MASK_WE_3 (Bit 11)                                */
#define DMAC1_MASK_SRC_TRAN_INT_MASK_WE_3_Msk (0x800UL)             /*!< INT_MASK_WE_3 (Bitfield-Mask: 0x01)                   */
/* =====================================================  MASK_DST_TRAN  ===================================================== */
#define DMAC1_MASK_DST_TRAN_INT_MASK_0_Pos (0UL)                    /*!< INT_MASK_0 (Bit 0)                                    */
#define DMAC1_MASK_DST_TRAN_INT_MASK_0_Msk (0x1UL)                  /*!< INT_MASK_0 (Bitfield-Mask: 0x01)                      */
#define DMAC1_MASK_DST_TRAN_INT_MASK_1_Pos (1UL)                    /*!< INT_MASK_1 (Bit 1)                                    */
#define DMAC1_MASK_DST_TRAN_INT_MASK_1_Msk (0x2UL)                  /*!< INT_MASK_1 (Bitfield-Mask: 0x01)                      */
#define DMAC1_MASK_DST_TRAN_INT_MASK_2_Pos (2UL)                    /*!< INT_MASK_2 (Bit 2)                                    */
#define DMAC1_MASK_DST_TRAN_INT_MASK_2_Msk (0x4UL)                  /*!< INT_MASK_2 (Bitfield-Mask: 0x01)                      */
#define DMAC1_MASK_DST_TRAN_INT_MASK_3_Pos (3UL)                    /*!< INT_MASK_3 (Bit 3)                                    */
#define DMAC1_MASK_DST_TRAN_INT_MASK_3_Msk (0x8UL)                  /*!< INT_MASK_3 (Bitfield-Mask: 0x01)                      */
#define DMAC1_MASK_DST_TRAN_INT_MASK_WE_0_Pos (8UL)                 /*!< INT_MASK_WE_0 (Bit 8)                                 */
#define DMAC1_MASK_DST_TRAN_INT_MASK_WE_0_Msk (0x100UL)             /*!< INT_MASK_WE_0 (Bitfield-Mask: 0x01)                   */
#define DMAC1_MASK_DST_TRAN_INT_MASK_WE_1_Pos (9UL)                 /*!< INT_MASK_WE_1 (Bit 9)                                 */
#define DMAC1_MASK_DST_TRAN_INT_MASK_WE_1_Msk (0x200UL)             /*!< INT_MASK_WE_1 (Bitfield-Mask: 0x01)                   */
#define DMAC1_MASK_DST_TRAN_INT_MASK_WE_2_Pos (10UL)                /*!< INT_MASK_WE_2 (Bit 10)                                */
#define DMAC1_MASK_DST_TRAN_INT_MASK_WE_2_Msk (0x400UL)             /*!< INT_MASK_WE_2 (Bitfield-Mask: 0x01)                   */
#define DMAC1_MASK_DST_TRAN_INT_MASK_WE_3_Pos (11UL)                /*!< INT_MASK_WE_3 (Bit 11)                                */
#define DMAC1_MASK_DST_TRAN_INT_MASK_WE_3_Msk (0x800UL)             /*!< INT_MASK_WE_3 (Bitfield-Mask: 0x01)                   */
/* =======================================================  MASK_ERR  ======================================================== */
#define DMAC1_MASK_ERR_INT_MASK_0_Pos     (0UL)                     /*!< INT_MASK_0 (Bit 0)                                    */
#define DMAC1_MASK_ERR_INT_MASK_0_Msk     (0x1UL)                   /*!< INT_MASK_0 (Bitfield-Mask: 0x01)                      */
#define DMAC1_MASK_ERR_INT_MASK_1_Pos     (1UL)                     /*!< INT_MASK_1 (Bit 1)                                    */
#define DMAC1_MASK_ERR_INT_MASK_1_Msk     (0x2UL)                   /*!< INT_MASK_1 (Bitfield-Mask: 0x01)                      */
#define DMAC1_MASK_ERR_INT_MASK_2_Pos     (2UL)                     /*!< INT_MASK_2 (Bit 2)                                    */
#define DMAC1_MASK_ERR_INT_MASK_2_Msk     (0x4UL)                   /*!< INT_MASK_2 (Bitfield-Mask: 0x01)                      */
#define DMAC1_MASK_ERR_INT_MASK_3_Pos     (3UL)                     /*!< INT_MASK_3 (Bit 3)                                    */
#define DMAC1_MASK_ERR_INT_MASK_3_Msk     (0x8UL)                   /*!< INT_MASK_3 (Bitfield-Mask: 0x01)                      */
#define DMAC1_MASK_ERR_INT_MASK_WE_0_Pos  (8UL)                     /*!< INT_MASK_WE_0 (Bit 8)                                 */
#define DMAC1_MASK_ERR_INT_MASK_WE_0_Msk  (0x100UL)                 /*!< INT_MASK_WE_0 (Bitfield-Mask: 0x01)                   */
#define DMAC1_MASK_ERR_INT_MASK_WE_1_Pos  (9UL)                     /*!< INT_MASK_WE_1 (Bit 9)                                 */
#define DMAC1_MASK_ERR_INT_MASK_WE_1_Msk  (0x200UL)                 /*!< INT_MASK_WE_1 (Bitfield-Mask: 0x01)                   */
#define DMAC1_MASK_ERR_INT_MASK_WE_2_Pos  (10UL)                    /*!< INT_MASK_WE_2 (Bit 10)                                */
#define DMAC1_MASK_ERR_INT_MASK_WE_2_Msk  (0x400UL)                 /*!< INT_MASK_WE_2 (Bitfield-Mask: 0x01)                   */
#define DMAC1_MASK_ERR_INT_MASK_WE_3_Pos  (11UL)                    /*!< INT_MASK_WE_3 (Bit 11)                                */
#define DMAC1_MASK_ERR_INT_MASK_WE_3_Msk  (0x800UL)                 /*!< INT_MASK_WE_3 (Bitfield-Mask: 0x01)                   */
/* =======================================================  CLEAR_TFR  ======================================================= */
#define DMAC1_CLEAR_TFR_CHAN0_CLEAR_Pos   (0UL)                     /*!< CHAN0_CLEAR (Bit 0)                                   */
#define DMAC1_CLEAR_TFR_CHAN0_CLEAR_Msk   (0x1UL)                   /*!< CHAN0_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC1_CLEAR_TFR_CHAN1_CLEAR_Pos   (1UL)                     /*!< CHAN1_CLEAR (Bit 1)                                   */
#define DMAC1_CLEAR_TFR_CHAN1_CLEAR_Msk   (0x2UL)                   /*!< CHAN1_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC1_CLEAR_TFR_CHAN2_CLEAR_Pos   (2UL)                     /*!< CHAN2_CLEAR (Bit 2)                                   */
#define DMAC1_CLEAR_TFR_CHAN2_CLEAR_Msk   (0x4UL)                   /*!< CHAN2_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC1_CLEAR_TFR_CHAN3_CLEAR_Pos   (3UL)                     /*!< CHAN3_CLEAR (Bit 3)                                   */
#define DMAC1_CLEAR_TFR_CHAN3_CLEAR_Msk   (0x8UL)                   /*!< CHAN3_CLEAR (Bitfield-Mask: 0x01)                     */
/* ======================================================  CLEAR_BLOCK  ====================================================== */
#define DMAC1_CLEAR_BLOCK_CHAN0_CLEAR_Pos (0UL)                     /*!< CHAN0_CLEAR (Bit 0)                                   */
#define DMAC1_CLEAR_BLOCK_CHAN0_CLEAR_Msk (0x1UL)                   /*!< CHAN0_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC1_CLEAR_BLOCK_CHAN1_CLEAR_Pos (1UL)                     /*!< CHAN1_CLEAR (Bit 1)                                   */
#define DMAC1_CLEAR_BLOCK_CHAN1_CLEAR_Msk (0x2UL)                   /*!< CHAN1_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC1_CLEAR_BLOCK_CHAN2_CLEAR_Pos (2UL)                     /*!< CHAN2_CLEAR (Bit 2)                                   */
#define DMAC1_CLEAR_BLOCK_CHAN2_CLEAR_Msk (0x4UL)                   /*!< CHAN2_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC1_CLEAR_BLOCK_CHAN3_CLEAR_Pos (3UL)                     /*!< CHAN3_CLEAR (Bit 3)                                   */
#define DMAC1_CLEAR_BLOCK_CHAN3_CLEAR_Msk (0x8UL)                   /*!< CHAN3_CLEAR (Bitfield-Mask: 0x01)                     */
/* ====================================================  CLEAR_SRC_TRAN  ===================================================== */
#define DMAC1_CLEAR_SRC_TRAN_CHAN0_CLEAR_Pos (0UL)                  /*!< CHAN0_CLEAR (Bit 0)                                   */
#define DMAC1_CLEAR_SRC_TRAN_CHAN0_CLEAR_Msk (0x1UL)                /*!< CHAN0_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC1_CLEAR_SRC_TRAN_CHAN1_CLEAR_Pos (1UL)                  /*!< CHAN1_CLEAR (Bit 1)                                   */
#define DMAC1_CLEAR_SRC_TRAN_CHAN1_CLEAR_Msk (0x2UL)                /*!< CHAN1_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC1_CLEAR_SRC_TRAN_CHAN2_CLEAR_Pos (2UL)                  /*!< CHAN2_CLEAR (Bit 2)                                   */
#define DMAC1_CLEAR_SRC_TRAN_CHAN2_CLEAR_Msk (0x4UL)                /*!< CHAN2_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC1_CLEAR_SRC_TRAN_CHAN3_CLEAR_Pos (3UL)                  /*!< CHAN3_CLEAR (Bit 3)                                   */
#define DMAC1_CLEAR_SRC_TRAN_CHAN3_CLEAR_Msk (0x8UL)                /*!< CHAN3_CLEAR (Bitfield-Mask: 0x01)                     */
/* ====================================================  CLEAR_DST_TRAN  ===================================================== */
#define DMAC1_CLEAR_DST_TRAN_CHAN0_CLEAR_Pos (0UL)                  /*!< CHAN0_CLEAR (Bit 0)                                   */
#define DMAC1_CLEAR_DST_TRAN_CHAN0_CLEAR_Msk (0x1UL)                /*!< CHAN0_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC1_CLEAR_DST_TRAN_CHAN1_CLEAR_Pos (1UL)                  /*!< CHAN1_CLEAR (Bit 1)                                   */
#define DMAC1_CLEAR_DST_TRAN_CHAN1_CLEAR_Msk (0x2UL)                /*!< CHAN1_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC1_CLEAR_DST_TRAN_CHAN2_CLEAR_Pos (2UL)                  /*!< CHAN2_CLEAR (Bit 2)                                   */
#define DMAC1_CLEAR_DST_TRAN_CHAN2_CLEAR_Msk (0x4UL)                /*!< CHAN2_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC1_CLEAR_DST_TRAN_CHAN3_CLEAR_Pos (3UL)                  /*!< CHAN3_CLEAR (Bit 3)                                   */
#define DMAC1_CLEAR_DST_TRAN_CHAN3_CLEAR_Msk (0x8UL)                /*!< CHAN3_CLEAR (Bitfield-Mask: 0x01)                     */
/* =======================================================  CLEAR_ERR  ======================================================= */
#define DMAC1_CLEAR_ERR_CHAN0_CLEAR_Pos   (0UL)                     /*!< CHAN0_CLEAR (Bit 0)                                   */
#define DMAC1_CLEAR_ERR_CHAN0_CLEAR_Msk   (0x1UL)                   /*!< CHAN0_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC1_CLEAR_ERR_CHAN1_CLEAR_Pos   (1UL)                     /*!< CHAN1_CLEAR (Bit 1)                                   */
#define DMAC1_CLEAR_ERR_CHAN1_CLEAR_Msk   (0x2UL)                   /*!< CHAN1_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC1_CLEAR_ERR_CHAN2_CLEAR_Pos   (2UL)                     /*!< CHAN2_CLEAR (Bit 2)                                   */
#define DMAC1_CLEAR_ERR_CHAN2_CLEAR_Msk   (0x4UL)                   /*!< CHAN2_CLEAR (Bitfield-Mask: 0x01)                     */
#define DMAC1_CLEAR_ERR_CHAN3_CLEAR_Pos   (3UL)                     /*!< CHAN3_CLEAR (Bit 3)                                   */
#define DMAC1_CLEAR_ERR_CHAN3_CLEAR_Msk   (0x8UL)                   /*!< CHAN3_CLEAR (Bitfield-Mask: 0x01)                     */
/* ==========================================================  CFG  ========================================================== */
#define DMAC1_CFG_DMA_EN_Pos              (0UL)                     /*!< DMA_EN (Bit 0)                                        */
#define DMAC1_CFG_DMA_EN_Msk              (0x1UL)                   /*!< DMA_EN (Bitfield-Mask: 0x01)                          */
/* =========================================================  CH_EN  ========================================================= */
#define DMAC1_CH_EN_CH_EN_0_Pos           (0UL)                     /*!< CH_EN_0 (Bit 0)                                       */
#define DMAC1_CH_EN_CH_EN_0_Msk           (0x1UL)                   /*!< CH_EN_0 (Bitfield-Mask: 0x01)                         */
#define DMAC1_CH_EN_CH_EN_1_Pos           (1UL)                     /*!< CH_EN_1 (Bit 1)                                       */
#define DMAC1_CH_EN_CH_EN_1_Msk           (0x2UL)                   /*!< CH_EN_1 (Bitfield-Mask: 0x01)                         */
#define DMAC1_CH_EN_CH_EN_2_Pos           (2UL)                     /*!< CH_EN_2 (Bit 2)                                       */
#define DMAC1_CH_EN_CH_EN_2_Msk           (0x4UL)                   /*!< CH_EN_2 (Bitfield-Mask: 0x01)                         */
#define DMAC1_CH_EN_CH_EN_3_Pos           (3UL)                     /*!< CH_EN_3 (Bit 3)                                       */
#define DMAC1_CH_EN_CH_EN_3_Msk           (0x8UL)                   /*!< CH_EN_3 (Bitfield-Mask: 0x01)                         */
#define DMAC1_CH_EN_CH_EN_WE_0_Pos        (8UL)                     /*!< CH_EN_WE_0 (Bit 8)                                    */
#define DMAC1_CH_EN_CH_EN_WE_0_Msk        (0x100UL)                 /*!< CH_EN_WE_0 (Bitfield-Mask: 0x01)                      */
#define DMAC1_CH_EN_CH_EN_WE_1_Pos        (9UL)                     /*!< CH_EN_WE_1 (Bit 9)                                    */
#define DMAC1_CH_EN_CH_EN_WE_1_Msk        (0x200UL)                 /*!< CH_EN_WE_1 (Bitfield-Mask: 0x01)                      */
#define DMAC1_CH_EN_CH_EN_WE_2_Pos        (10UL)                    /*!< CH_EN_WE_2 (Bit 10)                                   */
#define DMAC1_CH_EN_CH_EN_WE_2_Msk        (0x400UL)                 /*!< CH_EN_WE_2 (Bitfield-Mask: 0x01)                      */
#define DMAC1_CH_EN_CH_EN_WE_3_Pos        (11UL)                    /*!< CH_EN_WE_3 (Bit 11)                                   */
#define DMAC1_CH_EN_CH_EN_WE_3_Msk        (0x800UL)                 /*!< CH_EN_WE_3 (Bitfield-Mask: 0x01)                      */


/* =========================================================================================================================== */
/* ================                                         BSTIMER0                                          ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR1  ========================================================== */
#define BSTIMER0_CR1_CEN_Pos              (0UL)                     /*!< CEN (Bit 0)                                           */
#define BSTIMER0_CR1_CEN_Msk              (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
#define BSTIMER0_CR1_UDIS_Pos             (1UL)                     /*!< UDIS (Bit 1)                                          */
#define BSTIMER0_CR1_UDIS_Msk             (0x2UL)                   /*!< UDIS (Bitfield-Mask: 0x01)                            */
#define BSTIMER0_CR1_URS_Pos              (2UL)                     /*!< URS (Bit 2)                                           */
#define BSTIMER0_CR1_URS_Msk              (0x4UL)                   /*!< URS (Bitfield-Mask: 0x01)                             */
#define BSTIMER0_CR1_OPM_Pos              (3UL)                     /*!< OPM (Bit 3)                                           */
#define BSTIMER0_CR1_OPM_Msk              (0x8UL)                   /*!< OPM (Bitfield-Mask: 0x01)                             */
#define BSTIMER0_CR1_APRE_Pos             (7UL)                     /*!< APRE (Bit 7)                                          */
#define BSTIMER0_CR1_APRE_Msk             (0x80UL)                  /*!< APRE (Bitfield-Mask: 0x01)                            */
/* ==========================================================  CR2  ========================================================== */
#define BSTIMER0_CR2_MMS_Pos              (4UL)                     /*!< MMS (Bit 4)                                           */
#define BSTIMER0_CR2_MMS_Msk              (0x70UL)                  /*!< MMS (Bitfield-Mask: 0x07)                             */
/* =========================================================  DIER  ========================================================== */
#define BSTIMER0_DIER_UIE_Pos             (0UL)                     /*!< UIE (Bit 0)                                           */
#define BSTIMER0_DIER_UIE_Msk             (0x1UL)                   /*!< UIE (Bitfield-Mask: 0x01)                             */
#define BSTIMER0_DIER_UDE_Pos             (8UL)                     /*!< UDE (Bit 8)                                           */
#define BSTIMER0_DIER_UDE_Msk             (0x100UL)                 /*!< UDE (Bitfield-Mask: 0x01)                             */
/* ==========================================================  SR  =========================================================== */
#define BSTIMER0_SR_UIF_Pos               (0UL)                     /*!< UIF (Bit 0)                                           */
#define BSTIMER0_SR_UIF_Msk               (0x1UL)                   /*!< UIF (Bitfield-Mask: 0x01)                             */
/* ==========================================================  EGR  ========================================================== */
#define BSTIMER0_EGR_UIF_Pos              (0UL)                     /*!< UIF (Bit 0)                                           */
#define BSTIMER0_EGR_UIF_Msk              (0x1UL)                   /*!< UIF (Bitfield-Mask: 0x01)                             */
/* ==========================================================  CNT  ========================================================== */
#define BSTIMER0_CNT_CNT_Pos              (0UL)                     /*!< CNT (Bit 0)                                           */
#define BSTIMER0_CNT_CNT_Msk              (0xffffUL)                /*!< CNT (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  PSC  ========================================================== */
#define BSTIMER0_PSC_PSC_Pos              (0UL)                     /*!< PSC (Bit 0)                                           */
#define BSTIMER0_PSC_PSC_Msk              (0xffffUL)                /*!< PSC (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  ARR  ========================================================== */
#define BSTIMER0_ARR_ARR_Pos              (0UL)                     /*!< ARR (Bit 0)                                           */
#define BSTIMER0_ARR_ARR_Msk              (0xffffUL)                /*!< ARR (Bitfield-Mask: 0xffff)                           */


/* =========================================================================================================================== */
/* ================                                         BSTIMER1                                          ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR1  ========================================================== */
#define BSTIMER1_CR1_CEN_Pos              (0UL)                     /*!< CEN (Bit 0)                                           */
#define BSTIMER1_CR1_CEN_Msk              (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
#define BSTIMER1_CR1_UDIS_Pos             (1UL)                     /*!< UDIS (Bit 1)                                          */
#define BSTIMER1_CR1_UDIS_Msk             (0x2UL)                   /*!< UDIS (Bitfield-Mask: 0x01)                            */
#define BSTIMER1_CR1_URS_Pos              (2UL)                     /*!< URS (Bit 2)                                           */
#define BSTIMER1_CR1_URS_Msk              (0x4UL)                   /*!< URS (Bitfield-Mask: 0x01)                             */
#define BSTIMER1_CR1_OPM_Pos              (3UL)                     /*!< OPM (Bit 3)                                           */
#define BSTIMER1_CR1_OPM_Msk              (0x8UL)                   /*!< OPM (Bitfield-Mask: 0x01)                             */
#define BSTIMER1_CR1_APRE_Pos             (7UL)                     /*!< APRE (Bit 7)                                          */
#define BSTIMER1_CR1_APRE_Msk             (0x80UL)                  /*!< APRE (Bitfield-Mask: 0x01)                            */
/* ==========================================================  CR2  ========================================================== */
#define BSTIMER1_CR2_MMS_Pos              (4UL)                     /*!< MMS (Bit 4)                                           */
#define BSTIMER1_CR2_MMS_Msk              (0x70UL)                  /*!< MMS (Bitfield-Mask: 0x07)                             */
/* =========================================================  DIER  ========================================================== */
#define BSTIMER1_DIER_UIE_Pos             (0UL)                     /*!< UIE (Bit 0)                                           */
#define BSTIMER1_DIER_UIE_Msk             (0x1UL)                   /*!< UIE (Bitfield-Mask: 0x01)                             */
#define BSTIMER1_DIER_UDE_Pos             (8UL)                     /*!< UDE (Bit 8)                                           */
#define BSTIMER1_DIER_UDE_Msk             (0x100UL)                 /*!< UDE (Bitfield-Mask: 0x01)                             */
/* ==========================================================  SR  =========================================================== */
#define BSTIMER1_SR_UIF_Pos               (0UL)                     /*!< UIF (Bit 0)                                           */
#define BSTIMER1_SR_UIF_Msk               (0x1UL)                   /*!< UIF (Bitfield-Mask: 0x01)                             */
/* ==========================================================  EGR  ========================================================== */
#define BSTIMER1_EGR_UIF_Pos              (0UL)                     /*!< UIF (Bit 0)                                           */
#define BSTIMER1_EGR_UIF_Msk              (0x1UL)                   /*!< UIF (Bitfield-Mask: 0x01)                             */
/* ==========================================================  CNT  ========================================================== */
#define BSTIMER1_CNT_CNT_Pos              (0UL)                     /*!< CNT (Bit 0)                                           */
#define BSTIMER1_CNT_CNT_Msk              (0xffffUL)                /*!< CNT (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  PSC  ========================================================== */
#define BSTIMER1_PSC_PSC_Pos              (0UL)                     /*!< PSC (Bit 0)                                           */
#define BSTIMER1_PSC_PSC_Msk              (0xffffUL)                /*!< PSC (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  ARR  ========================================================== */
#define BSTIMER1_ARR_ARR_Pos              (0UL)                     /*!< ARR (Bit 0)                                           */
#define BSTIMER1_ARR_ARR_Msk              (0xffffUL)                /*!< ARR (Bitfield-Mask: 0xffff)                           */

/** @} */ /* End of group PosMask_peripherals */


#ifdef __cplusplus
}
#endif

#endif /* TREMO_H */


/** @} */ /* End of group TREMO */

/** @} */ /* End of group  */
