;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-126
	MOV -1, <-23
	MOV -7, <-20
	DJN -1, @-20
	MOV 7, <-20
	CMP #72, @200
	CMP #72, @200
	CMP #72, @200
	CMP #0, -75
	MOV -7, <-20
	SUB #-30, 9
	ADD #970, <1
	ADD #970, <1
	SPL 0, <750
	JMN -7, @-20
	JMN -7, @-20
	DJN -1, @-20
	MOV @-127, 100
	SUB 20, @-12
	SUB 0, @12
	MOV @-127, 100
	SUB @127, 106
	DAT <270, #0
	JMZ @300, 90
	CMP -207, <-126
	JMP <-127, 100
	SLT #270, 0
	SUB @30, 0
	SUB @30, 0
	CMP -207, <-126
	CMP 0, @12
	SUB -207, <-126
	CMP #0, -75
	JMN @12, #200
	JMN @12, #200
	ADD #970, <1
	JMN 12, <10
	CMP -204, <-126
	CMP #0, -75
	SPL 0, <750
	SPL 0, <750
	CMP <12, @10
	CMP 0, 22
	CMP <12, @10
	SUB 0, 22
	CMP <12, @10
	JMN 12, #10
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
