{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495219834042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495219834045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 19 15:50:33 2017 " "Processing started: Fri May 19 15:50:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495219834045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495219834045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uc -c uc " "Command: quartus_map --read_settings_files=on --write_settings_files=off uc -c uc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495219834046 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1495219834247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ShiftLeft26to28.v 1 1 " "Found 1 design units, including 1 entities, in source file ShiftLeft26to28.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft26to28 " "Found entity 1: ShiftLeft26to28" {  } { { "ShiftLeft26to28.v" "" { Text "/media/psf/Home/git/ucHardware/ShiftLeft26to28.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219834330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LoadSize.v 1 1 " "Found 1 design units, including 1 entities, in source file LoadSize.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadSize " "Found entity 1: LoadSize" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219834335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegDesloc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegDesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "/media/psf/Home/git/ucHardware/RegDesloc.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834699 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "/media/psf/Home/git/ucHardware/RegDesloc.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219834699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memoria.vhd 3 1 " "Found 3 design units, including 1 entities, in source file Memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "/media/psf/Home/git/ucHardware/Memoria.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834704 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "/media/psf/Home/git/ucHardware/Memoria.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834704 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "/media/psf/Home/git/ucHardware/Memoria.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219834704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instr_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Instr_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "/media/psf/Home/git/ucHardware/Instr_Reg.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834707 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "/media/psf/Home/git/ucHardware/Instr_Reg.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219834707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Banco_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "/media/psf/Home/git/ucHardware/Banco_reg.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834710 ""} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "/media/psf/Home/git/ucHardware/Banco_reg.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219834710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "/media/psf/Home/git/ucHardware/ula32.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834715 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "/media/psf/Home/git/ucHardware/ula32.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219834715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "/media/psf/Home/git/ucHardware/Registrador.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834718 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "/media/psf/Home/git/ucHardware/Registrador.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219834718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DIVMULT.v 1 1 " "Found 1 design units, including 1 entities, in source file DIVMULT.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIVMULT " "Found entity 1: DIVMULT" {  } { { "DIVMULT.v" "" { Text "/media/psf/Home/git/ucHardware/DIVMULT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219834722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtend16to32.v 1 1 " "Found 1 design units, including 1 entities, in source file SignExtend16to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend16to32 " "Found entity 1: SignExtend16to32" {  } { { "SignExtend16to32.v" "" { Text "/media/psf/Home/git/ucHardware/SignExtend16to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219834725 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Div.v(29) " "Verilog HDL information at Div.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "Div.v" "" { Text "/media/psf/Home/git/ucHardware/Div.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1495219834729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Div.v 1 1 " "Found 1 design units, including 1 entities, in source file Div.v" { { "Info" "ISGN_ENTITY_NAME" "1 Div " "Found entity 1: Div" {  } { { "Div.v" "" { Text "/media/psf/Home/git/ucHardware/Div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219834730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StoreSize.v 1 1 " "Found 1 design units, including 1 entities, in source file StoreSize.v" { { "Info" "ISGN_ENTITY_NAME" "1 StoreSize " "Found entity 1: StoreSize" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219834734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux9to1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux9to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux9to1 " "Found entity 1: Mux9to1" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219834742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux5to1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux5to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux5to1 " "Found entity 1: Mux5to1" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219834746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux3to1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3to1 " "Found entity 1: Mux3to1" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219834750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219834754 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "multiplication.v " "Can't analyze file -- file multiplication.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1495219834757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.v" "" { Text "/media/psf/Home/git/ucHardware/mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219834761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ShiftLeft16.v 1 1 " "Found 1 design units, including 1 entities, in source file ShiftLeft16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft16 " "Found entity 1: ShiftLeft16" {  } { { "ShiftLeft16.v" "" { Text "/media/psf/Home/git/ucHardware/ShiftLeft16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219834766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ShiftLeft2.v 1 1 " "Found 1 design units, including 1 entities, in source file ShiftLeft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Found entity 1: ShiftLeft2" {  } { { "ShiftLeft2.v" "" { Text "/media/psf/Home/git/ucHardware/ShiftLeft2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219834771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtend1to32.v 1 1 " "Found 1 design units, including 1 entities, in source file SignExtend1to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend1to32 " "Found entity 1: SignExtend1to32" {  } { { "SignExtend1to32.v" "" { Text "/media/psf/Home/git/ucHardware/SignExtend1to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219834775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uControl.v 1 1 " "Found 1 design units, including 1 entities, in source file uControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 uControl " "Found entity 1: uControl" {  } { { "uControl.v" "" { Text "/media/psf/Home/git/ucHardware/uControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219834779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "/media/psf/Home/git/ucHardware/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219834781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 1 1 " "Found 1 design units, including 1 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.v" "" { Text "/media/psf/Home/git/ucHardware/teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219834786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219834791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Main.v 1 1 " "Found 1 design units, including 1 entities, in source file Main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.v" "" { Text "/media/psf/Home/git/ucHardware/Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219834796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219834796 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "exc1 CPU.v(55) " "Verilog HDL Implicit Net warning at CPU.v(55): created implicit net for \"exc1\"" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495219834800 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "exc2 CPU.v(56) " "Verilog HDL Implicit Net warning at CPU.v(56): created implicit net for \"exc2\"" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495219834800 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "exc3 CPU.v(57) " "Verilog HDL Implicit Net warning at CPU.v(57): created implicit net for \"exc3\"" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495219834800 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AluSrcB CPU.v(111) " "Verilog HDL Implicit Net warning at CPU.v(111): created implicit net for \"AluSrcB\"" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495219834801 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(177) " "Verilog HDL Instantiation warning at CPU.v(177): instance has no name" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 177 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1495219834809 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(188) " "Verilog HDL Instantiation warning at CPU.v(188): instance has no name" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 188 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1495219834809 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1495219834877 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPU.v(55) " "Verilog HDL assignment warning at CPU.v(55): truncated value with size 32 to match size of target (1)" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1495219834883 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPU.v(56) " "Verilog HDL assignment warning at CPU.v(56): truncated value with size 32 to match size of target (1)" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1495219834883 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPU.v(57) " "Verilog HDL assignment warning at CPU.v(57): truncated value with size 32 to match size of target (1)" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1495219834883 "|CPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "funct CPU.v(30) " "Output port \"funct\" at CPU.v(30) has no driver" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1495219834889 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PC " "Elaborating entity \"Registrador\" for hierarchy \"Registrador:PC\"" {  } { { "CPU.v" "PC" { Text "/media/psf/Home/git/ucHardware/CPU.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219834942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:IorDMux " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:IorDMux\"" {  } { { "CPU.v" "IorDMux" { Text "/media/psf/Home/git/ucHardware/CPU.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219834946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:MEM " "Elaborating entity \"Memoria\" for hierarchy \"Memoria:MEM\"" {  } { { "CPU.v" "MEM" { Text "/media/psf/Home/git/ucHardware/CPU.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219834955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:MEM\|LPM_RAM_DQ:MEM " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:MEM\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "/media/psf/Home/git/ucHardware/Memoria.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219835135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:MEM\|LPM_RAM_DQ:MEM " "Elaborated megafunction instantiation \"Memoria:MEM\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "/media/psf/Home/git/ucHardware/Memoria.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495219835144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:MEM\|LPM_RAM_DQ:MEM " "Instantiated megafunction \"Memoria:MEM\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219835144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219835144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219835144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219835144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219835144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219835144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219835144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219835144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219835144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219835144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219835144 ""}  } { { "Memoria.vhd" "" { Text "/media/psf/Home/git/ucHardware/Memoria.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495219835144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "/home/parallels/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219835160 ""}
{ "Warning" "WTDFX_ASSERTION" "Current device family (MAX V) does not support synchronous RAM -- implementing the synchronous RAM as a DFFE array instead " "Assertion warning: Current device family (MAX V) does not support synchronous RAM -- implementing the synchronous RAM as a DFFE array instead" {  } { { "altram.tdf" "" { Text "/home/parallels/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 297 2 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/parallels/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "/media/psf/Home/git/ucHardware/Memoria.vhd" 144 0 0 } } { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 49 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1495219835173 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignored FILE parameter -- the MAX V device family (for LE implementation) does not support RAM initialization " "Assertion warning: Ignored FILE parameter -- the MAX V device family (for LE implementation) does not support RAM initialization" {  } { { "altram.tdf" "" { Text "/home/parallels/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 311 2 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/parallels/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "/media/psf/Home/git/ucHardware/Memoria.vhd" 144 0 0 } } { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 49 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1495219835174 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram Memoria:MEM\|LPM_RAM_DQ:MEM " "Elaborated megafunction instantiation \"Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:MEM\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "/home/parallels/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "/media/psf/Home/git/ucHardware/Memoria.vhd" 144 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219835259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|lpm_mux:mux " "Elaborating entity \"lpm_mux\" for hierarchy \"Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|lpm_mux:mux\"" {  } { { "altram.tdf" "mux" { Text "/home/parallels/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 192 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219835989 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|lpm_mux:mux Memoria:MEM\|LPM_RAM_DQ:MEM " "Elaborated megafunction instantiation \"Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|lpm_mux:mux\", which is child of megafunction instantiation \"Memoria:MEM\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "/home/parallels/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 192 4 0 } } { "Memoria.vhd" "" { Text "/media/psf/Home/git/ucHardware/Memoria.vhd" 144 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219836010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bac " "Found entity 1: mux_bac" {  } { { "db/mux_bac.tdf" "" { Text "/media/psf/Home/git/ucHardware/db/mux_bac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219836211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219836211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bac Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|lpm_mux:mux\|mux_bac:auto_generated " "Elaborating entity \"mux_bac\" for hierarchy \"Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|lpm_mux:mux\|mux_bac:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/parallels/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219836213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|lpm_decode:decode " "Elaborating entity \"lpm_decode\" for hierarchy \"Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|lpm_decode:decode\"" {  } { { "altram.tdf" "decode" { Text "/home/parallels/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 195 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219836588 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|lpm_decode:decode Memoria:MEM\|LPM_RAM_DQ:MEM " "Elaborated megafunction instantiation \"Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|lpm_decode:decode\", which is child of megafunction instantiation \"Memoria:MEM\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "/home/parallels/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 195 4 0 } } { "Memoria.vhd" "" { Text "/media/psf/Home/git/ucHardware/Memoria.vhd" 144 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219836597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aef " "Found entity 1: decode_aef" {  } { { "db/decode_aef.tdf" "" { Text "/media/psf/Home/git/ucHardware/db/decode_aef.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495219836662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495219836662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aef Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|lpm_decode:decode\|decode_aef:auto_generated " "Elaborating entity \"decode_aef\" for hierarchy \"Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|lpm_decode:decode\|decode_aef:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/home/parallels/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219836663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3to1 Mux3to1:ExcptCtrlMux " "Elaborating entity \"Mux3to1\" for hierarchy \"Mux3to1:ExcptCtrlMux\"" {  } { { "CPU.v" "ExcptCtrlMux" { Text "/media/psf/Home/git/ucHardware/CPU.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219836842 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Mux3to1.v(10) " "Verilog HDL Always Construct warning at Mux3to1.v(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1495219836842 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Mux3to1.v(10) " "Inferred latch for \"out\[0\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836843 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Mux3to1.v(10) " "Inferred latch for \"out\[1\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836843 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Mux3to1.v(10) " "Inferred latch for \"out\[2\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836843 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Mux3to1.v(10) " "Inferred latch for \"out\[3\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836843 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Mux3to1.v(10) " "Inferred latch for \"out\[4\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836843 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Mux3to1.v(10) " "Inferred latch for \"out\[5\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836843 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Mux3to1.v(10) " "Inferred latch for \"out\[6\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836843 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Mux3to1.v(10) " "Inferred latch for \"out\[7\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836843 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] Mux3to1.v(10) " "Inferred latch for \"out\[8\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836844 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] Mux3to1.v(10) " "Inferred latch for \"out\[9\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836844 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] Mux3to1.v(10) " "Inferred latch for \"out\[10\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836844 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] Mux3to1.v(10) " "Inferred latch for \"out\[11\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836844 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] Mux3to1.v(10) " "Inferred latch for \"out\[12\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836844 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] Mux3to1.v(10) " "Inferred latch for \"out\[13\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836844 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] Mux3to1.v(10) " "Inferred latch for \"out\[14\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836844 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] Mux3to1.v(10) " "Inferred latch for \"out\[15\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836844 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] Mux3to1.v(10) " "Inferred latch for \"out\[16\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836844 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] Mux3to1.v(10) " "Inferred latch for \"out\[17\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836844 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] Mux3to1.v(10) " "Inferred latch for \"out\[18\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836845 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] Mux3to1.v(10) " "Inferred latch for \"out\[19\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836845 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] Mux3to1.v(10) " "Inferred latch for \"out\[20\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836845 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] Mux3to1.v(10) " "Inferred latch for \"out\[21\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836845 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] Mux3to1.v(10) " "Inferred latch for \"out\[22\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836845 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] Mux3to1.v(10) " "Inferred latch for \"out\[23\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836845 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] Mux3to1.v(10) " "Inferred latch for \"out\[24\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836845 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] Mux3to1.v(10) " "Inferred latch for \"out\[25\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836845 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] Mux3to1.v(10) " "Inferred latch for \"out\[26\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836845 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] Mux3to1.v(10) " "Inferred latch for \"out\[27\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836845 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] Mux3to1.v(10) " "Inferred latch for \"out\[28\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836845 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] Mux3to1.v(10) " "Inferred latch for \"out\[29\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836846 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] Mux3to1.v(10) " "Inferred latch for \"out\[30\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836846 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] Mux3to1.v(10) " "Inferred latch for \"out\[31\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836846 "|CPU|Mux3to1:ExcptCtrlMux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:IR " "Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:IR\"" {  } { { "CPU.v" "IR" { Text "/media/psf/Home/git/ucHardware/CPU.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219836854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux9to1 Mux9to1:DataSrcMux " "Elaborating entity \"Mux9to1\" for hierarchy \"Mux9to1:DataSrcMux\"" {  } { { "CPU.v" "DataSrcMux" { Text "/media/psf/Home/git/ucHardware/CPU.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219836866 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Mux9to1.v(16) " "Verilog HDL Always Construct warning at Mux9to1.v(16): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1495219836870 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Mux9to1.v(16) " "Inferred latch for \"out\[0\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836870 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Mux9to1.v(16) " "Inferred latch for \"out\[1\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836870 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Mux9to1.v(16) " "Inferred latch for \"out\[2\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836870 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Mux9to1.v(16) " "Inferred latch for \"out\[3\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836870 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Mux9to1.v(16) " "Inferred latch for \"out\[4\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836870 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Mux9to1.v(16) " "Inferred latch for \"out\[5\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836870 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Mux9to1.v(16) " "Inferred latch for \"out\[6\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836870 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Mux9to1.v(16) " "Inferred latch for \"out\[7\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836870 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] Mux9to1.v(16) " "Inferred latch for \"out\[8\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836870 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] Mux9to1.v(16) " "Inferred latch for \"out\[9\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836870 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] Mux9to1.v(16) " "Inferred latch for \"out\[10\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836870 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] Mux9to1.v(16) " "Inferred latch for \"out\[11\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836870 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] Mux9to1.v(16) " "Inferred latch for \"out\[12\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836870 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] Mux9to1.v(16) " "Inferred latch for \"out\[13\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836870 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] Mux9to1.v(16) " "Inferred latch for \"out\[14\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836870 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] Mux9to1.v(16) " "Inferred latch for \"out\[15\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836870 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] Mux9to1.v(16) " "Inferred latch for \"out\[16\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836870 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] Mux9to1.v(16) " "Inferred latch for \"out\[17\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836870 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] Mux9to1.v(16) " "Inferred latch for \"out\[18\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836871 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] Mux9to1.v(16) " "Inferred latch for \"out\[19\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836871 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] Mux9to1.v(16) " "Inferred latch for \"out\[20\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836871 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] Mux9to1.v(16) " "Inferred latch for \"out\[21\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836871 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] Mux9to1.v(16) " "Inferred latch for \"out\[22\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836871 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] Mux9to1.v(16) " "Inferred latch for \"out\[23\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836871 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] Mux9to1.v(16) " "Inferred latch for \"out\[24\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836871 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] Mux9to1.v(16) " "Inferred latch for \"out\[25\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836871 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] Mux9to1.v(16) " "Inferred latch for \"out\[26\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836871 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] Mux9to1.v(16) " "Inferred latch for \"out\[27\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836871 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] Mux9to1.v(16) " "Inferred latch for \"out\[28\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836871 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] Mux9to1.v(16) " "Inferred latch for \"out\[29\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836871 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] Mux9to1.v(16) " "Inferred latch for \"out\[30\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836871 "|Mux9to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] Mux9to1.v(16) " "Inferred latch for \"out\[31\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219836871 "|Mux9to1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:BR " "Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:BR\"" {  } { { "CPU.v" "BR" { Text "/media/psf/Home/git/ucHardware/CPU.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219836873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:ULA " "Elaborating entity \"Ula32\" for hierarchy \"Ula32:ULA\"" {  } { { "CPU.v" "ULA" { Text "/media/psf/Home/git/ucHardware/CPU.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219837168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux5to1 Mux5to1:PCSrcMux " "Elaborating entity \"Mux5to1\" for hierarchy \"Mux5to1:PCSrcMux\"" {  } { { "CPU.v" "PCSrcMux" { Text "/media/psf/Home/git/ucHardware/CPU.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219837186 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Mux5to1.v(12) " "Verilog HDL Always Construct warning at Mux5to1.v(12): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1495219837189 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Mux5to1.v(12) " "Inferred latch for \"out\[0\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837189 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Mux5to1.v(12) " "Inferred latch for \"out\[1\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837189 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Mux5to1.v(12) " "Inferred latch for \"out\[2\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837189 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Mux5to1.v(12) " "Inferred latch for \"out\[3\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837189 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Mux5to1.v(12) " "Inferred latch for \"out\[4\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837189 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Mux5to1.v(12) " "Inferred latch for \"out\[5\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837189 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Mux5to1.v(12) " "Inferred latch for \"out\[6\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837189 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Mux5to1.v(12) " "Inferred latch for \"out\[7\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837189 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] Mux5to1.v(12) " "Inferred latch for \"out\[8\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837190 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] Mux5to1.v(12) " "Inferred latch for \"out\[9\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837190 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] Mux5to1.v(12) " "Inferred latch for \"out\[10\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837190 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] Mux5to1.v(12) " "Inferred latch for \"out\[11\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837190 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] Mux5to1.v(12) " "Inferred latch for \"out\[12\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837190 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] Mux5to1.v(12) " "Inferred latch for \"out\[13\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837190 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] Mux5to1.v(12) " "Inferred latch for \"out\[14\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837190 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] Mux5to1.v(12) " "Inferred latch for \"out\[15\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837190 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] Mux5to1.v(12) " "Inferred latch for \"out\[16\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837190 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] Mux5to1.v(12) " "Inferred latch for \"out\[17\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837190 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] Mux5to1.v(12) " "Inferred latch for \"out\[18\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837190 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] Mux5to1.v(12) " "Inferred latch for \"out\[19\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837190 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] Mux5to1.v(12) " "Inferred latch for \"out\[20\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837190 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] Mux5to1.v(12) " "Inferred latch for \"out\[21\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837190 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] Mux5to1.v(12) " "Inferred latch for \"out\[22\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837190 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] Mux5to1.v(12) " "Inferred latch for \"out\[23\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837190 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] Mux5to1.v(12) " "Inferred latch for \"out\[24\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837190 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] Mux5to1.v(12) " "Inferred latch for \"out\[25\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837191 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] Mux5to1.v(12) " "Inferred latch for \"out\[26\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837191 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] Mux5to1.v(12) " "Inferred latch for \"out\[27\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837191 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] Mux5to1.v(12) " "Inferred latch for \"out\[28\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837191 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] Mux5to1.v(12) " "Inferred latch for \"out\[29\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837191 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] Mux5to1.v(12) " "Inferred latch for \"out\[30\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837191 "|Mux5to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] Mux5to1.v(12) " "Inferred latch for \"out\[31\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837191 "|Mux5to1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft26to28 ShiftLeft26to28:SL26 " "Elaborating entity \"ShiftLeft26to28\" for hierarchy \"ShiftLeft26to28:SL26\"" {  } { { "CPU.v" "SL26" { Text "/media/psf/Home/git/ucHardware/CPU.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219837193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2 ShiftLeft2:SL2 " "Elaborating entity \"ShiftLeft2\" for hierarchy \"ShiftLeft2:SL2\"" {  } { { "CPU.v" "SL2" { Text "/media/psf/Home/git/ucHardware/CPU.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219837199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StoreSize StoreSize:SS " "Elaborating entity \"StoreSize\" for hierarchy \"StoreSize:SS\"" {  } { { "CPU.v" "SS" { Text "/media/psf/Home/git/ucHardware/CPU.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219837204 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "StoreSize.v(11) " "Verilog HDL Case Statement warning at StoreSize.v(11): incomplete case statement has no default case item" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1495219837207 "|StoreSize"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out StoreSize.v(11) " "Verilog HDL Always Construct warning at StoreSize.v(11): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1495219837207 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] StoreSize.v(11) " "Inferred latch for \"out\[0\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837207 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] StoreSize.v(11) " "Inferred latch for \"out\[1\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837207 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] StoreSize.v(11) " "Inferred latch for \"out\[2\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837207 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] StoreSize.v(11) " "Inferred latch for \"out\[3\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837207 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] StoreSize.v(11) " "Inferred latch for \"out\[4\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837207 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] StoreSize.v(11) " "Inferred latch for \"out\[5\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837207 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] StoreSize.v(11) " "Inferred latch for \"out\[6\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837207 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] StoreSize.v(11) " "Inferred latch for \"out\[7\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837207 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] StoreSize.v(11) " "Inferred latch for \"out\[8\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837207 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] StoreSize.v(11) " "Inferred latch for \"out\[9\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837207 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] StoreSize.v(11) " "Inferred latch for \"out\[10\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837207 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] StoreSize.v(11) " "Inferred latch for \"out\[11\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837207 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] StoreSize.v(11) " "Inferred latch for \"out\[12\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837207 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] StoreSize.v(11) " "Inferred latch for \"out\[13\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837207 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] StoreSize.v(11) " "Inferred latch for \"out\[14\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837207 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] StoreSize.v(11) " "Inferred latch for \"out\[15\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837207 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] StoreSize.v(11) " "Inferred latch for \"out\[16\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837207 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] StoreSize.v(11) " "Inferred latch for \"out\[17\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837207 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] StoreSize.v(11) " "Inferred latch for \"out\[18\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837208 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] StoreSize.v(11) " "Inferred latch for \"out\[19\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837208 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] StoreSize.v(11) " "Inferred latch for \"out\[20\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837208 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] StoreSize.v(11) " "Inferred latch for \"out\[21\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837208 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] StoreSize.v(11) " "Inferred latch for \"out\[22\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837208 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] StoreSize.v(11) " "Inferred latch for \"out\[23\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837208 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] StoreSize.v(11) " "Inferred latch for \"out\[24\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837208 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] StoreSize.v(11) " "Inferred latch for \"out\[25\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837208 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] StoreSize.v(11) " "Inferred latch for \"out\[26\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837208 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] StoreSize.v(11) " "Inferred latch for \"out\[27\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837208 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] StoreSize.v(11) " "Inferred latch for \"out\[28\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837208 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] StoreSize.v(11) " "Inferred latch for \"out\[29\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837208 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] StoreSize.v(11) " "Inferred latch for \"out\[30\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837208 "|StoreSize"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] StoreSize.v(11) " "Inferred latch for \"out\[31\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837208 "|StoreSize"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadSize LoadSize:LS " "Elaborating entity \"LoadSize\" for hierarchy \"LoadSize:LS\"" {  } { { "CPU.v" "LS" { Text "/media/psf/Home/git/ucHardware/CPU.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219837209 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LoadSize.v(9) " "Verilog HDL Case Statement warning at LoadSize.v(9): incomplete case statement has no default case item" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1495219837210 "|CPU|LoadSize:LS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out LoadSize.v(9) " "Verilog HDL Always Construct warning at LoadSize.v(9): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1495219837210 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] LoadSize.v(9) " "Inferred latch for \"out\[0\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837211 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] LoadSize.v(9) " "Inferred latch for \"out\[1\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837211 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] LoadSize.v(9) " "Inferred latch for \"out\[2\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837211 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] LoadSize.v(9) " "Inferred latch for \"out\[3\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837211 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] LoadSize.v(9) " "Inferred latch for \"out\[4\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837211 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] LoadSize.v(9) " "Inferred latch for \"out\[5\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837211 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] LoadSize.v(9) " "Inferred latch for \"out\[6\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837211 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] LoadSize.v(9) " "Inferred latch for \"out\[7\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837211 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] LoadSize.v(9) " "Inferred latch for \"out\[8\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837211 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] LoadSize.v(9) " "Inferred latch for \"out\[9\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837212 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] LoadSize.v(9) " "Inferred latch for \"out\[10\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837212 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] LoadSize.v(9) " "Inferred latch for \"out\[11\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837212 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] LoadSize.v(9) " "Inferred latch for \"out\[12\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837212 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] LoadSize.v(9) " "Inferred latch for \"out\[13\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837212 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] LoadSize.v(9) " "Inferred latch for \"out\[14\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837212 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] LoadSize.v(9) " "Inferred latch for \"out\[15\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837212 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] LoadSize.v(9) " "Inferred latch for \"out\[16\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837212 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] LoadSize.v(9) " "Inferred latch for \"out\[17\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837212 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] LoadSize.v(9) " "Inferred latch for \"out\[18\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837212 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] LoadSize.v(9) " "Inferred latch for \"out\[19\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837212 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] LoadSize.v(9) " "Inferred latch for \"out\[20\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837212 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] LoadSize.v(9) " "Inferred latch for \"out\[21\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837213 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] LoadSize.v(9) " "Inferred latch for \"out\[22\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837213 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] LoadSize.v(9) " "Inferred latch for \"out\[23\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837213 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] LoadSize.v(9) " "Inferred latch for \"out\[24\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837213 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] LoadSize.v(9) " "Inferred latch for \"out\[25\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837213 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] LoadSize.v(9) " "Inferred latch for \"out\[26\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837213 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] LoadSize.v(9) " "Inferred latch for \"out\[27\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837213 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] LoadSize.v(9) " "Inferred latch for \"out\[28\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837213 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] LoadSize.v(9) " "Inferred latch for \"out\[29\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837213 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] LoadSize.v(9) " "Inferred latch for \"out\[30\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837213 "|CPU|LoadSize:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] LoadSize.v(9) " "Inferred latch for \"out\[31\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "/media/psf/Home/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495219837214 "|CPU|LoadSize:LS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVMULT DIVMULT:DM " "Elaborating entity \"DIVMULT\" for hierarchy \"DIVMULT:DM\"" {  } { { "CPU.v" "DM" { Text "/media/psf/Home/git/ucHardware/CPU.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219837223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult DIVMULT:DM\|mult:m " "Elaborating entity \"mult\" for hierarchy \"DIVMULT:DM\|mult:m\"" {  } { { "DIVMULT.v" "m" { Text "/media/psf/Home/git/ucHardware/DIVMULT.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219837228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mult.v(95) " "Verilog HDL assignment warning at mult.v(95): truncated value with size 32 to match size of target (7)" {  } { { "mult.v" "" { Text "/media/psf/Home/git/ucHardware/mult.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1495219837233 "|teste|DIVMULT:dm|mult:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div DIVMULT:DM\|Div:d " "Elaborating entity \"Div\" for hierarchy \"DIVMULT:DM\|Div:d\"" {  } { { "DIVMULT.v" "d" { Text "/media/psf/Home/git/ucHardware/DIVMULT.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219837236 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Div.v(104) " "Verilog HDL assignment warning at Div.v(104): truncated value with size 32 to match size of target (8)" {  } { { "Div.v" "" { Text "/media/psf/Home/git/ucHardware/Div.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1495219837242 "|teste|DIVMULT:dm|Div:d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend1to32 SignExtend1to32:SE1 " "Elaborating entity \"SignExtend1to32\" for hierarchy \"SignExtend1to32:SE1\"" {  } { { "CPU.v" "SE1" { Text "/media/psf/Home/git/ucHardware/CPU.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219837249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend16to32 SignExtend16to32:SE16 " "Elaborating entity \"SignExtend16to32\" for hierarchy \"SignExtend16to32:SE16\"" {  } { { "CPU.v" "SE16" { Text "/media/psf/Home/git/ucHardware/CPU.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219837255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft16 ShiftLeft16:comb_112 " "Elaborating entity \"ShiftLeft16\" for hierarchy \"ShiftLeft16:comb_112\"" {  } { { "CPU.v" "comb_112" { Text "/media/psf/Home/git/ucHardware/CPU.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219837261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:ShiftSrcMux " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:ShiftSrcMux\"" {  } { { "CPU.v" "ShiftSrcMux" { Text "/media/psf/Home/git/ucHardware/CPU.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219837265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDesloc RegDesloc:comb_113 " "Elaborating entity \"RegDesloc\" for hierarchy \"RegDesloc:comb_113\"" {  } { { "CPU.v" "comb_113" { Text "/media/psf/Home/git/ucHardware/CPU.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495219837269 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RegDesloc.vhd(1072) " "VHDL Process Statement warning at RegDesloc.vhd(1072): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegDesloc.vhd" "" { Text "/media/psf/Home/git/ucHardware/RegDesloc.vhd" 1072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495219837282 "|CPU|RegDesloc:comb_113"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1495219881202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[0\] " "Latch Mux3to1:ALUSrcAMux\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[1\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881465 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[1\] " "Latch Mux3to1:ALUSrcAMux\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881466 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[2\] " "Latch Mux3to1:ALUSrcAMux\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881466 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[3\] " "Latch Mux3to1:ALUSrcAMux\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881466 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[4\] " "Latch Mux3to1:ALUSrcAMux\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881466 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[5\] " "Latch Mux3to1:ALUSrcAMux\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881466 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[6\] " "Latch Mux3to1:ALUSrcAMux\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881466 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[7\] " "Latch Mux3to1:ALUSrcAMux\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881466 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[8\] " "Latch Mux3to1:ALUSrcAMux\|out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881467 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[9\] " "Latch Mux3to1:ALUSrcAMux\|out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881467 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[10\] " "Latch Mux3to1:ALUSrcAMux\|out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881467 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[11\] " "Latch Mux3to1:ALUSrcAMux\|out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881467 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[12\] " "Latch Mux3to1:ALUSrcAMux\|out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881467 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[13\] " "Latch Mux3to1:ALUSrcAMux\|out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881467 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[14\] " "Latch Mux3to1:ALUSrcAMux\|out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881467 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[15\] " "Latch Mux3to1:ALUSrcAMux\|out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881468 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[16\] " "Latch Mux3to1:ALUSrcAMux\|out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881468 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[17\] " "Latch Mux3to1:ALUSrcAMux\|out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881468 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[18\] " "Latch Mux3to1:ALUSrcAMux\|out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881468 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[19\] " "Latch Mux3to1:ALUSrcAMux\|out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881468 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[20\] " "Latch Mux3to1:ALUSrcAMux\|out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881468 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[21\] " "Latch Mux3to1:ALUSrcAMux\|out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881468 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[22\] " "Latch Mux3to1:ALUSrcAMux\|out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881468 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[23\] " "Latch Mux3to1:ALUSrcAMux\|out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881469 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[24\] " "Latch Mux3to1:ALUSrcAMux\|out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881469 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[25\] " "Latch Mux3to1:ALUSrcAMux\|out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881469 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[26\] " "Latch Mux3to1:ALUSrcAMux\|out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881469 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[27\] " "Latch Mux3to1:ALUSrcAMux\|out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881469 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[28\] " "Latch Mux3to1:ALUSrcAMux\|out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881469 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[29\] " "Latch Mux3to1:ALUSrcAMux\|out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881470 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[30\] " "Latch Mux3to1:ALUSrcAMux\|out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881470 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ALUSrcAMux\|out\[31\] " "Latch Mux3to1:ALUSrcAMux\|out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUSrcA\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUSrcA\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881470 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[0\] " "Latch Mux9to1:DataSrcMux\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[3\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[3\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881470 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[1\] " "Latch Mux9to1:DataSrcMux\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[3\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[3\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881470 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[2\] " "Latch Mux9to1:DataSrcMux\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[3\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[3\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881470 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[3\] " "Latch Mux9to1:DataSrcMux\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[3\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[3\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881470 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[4\] " "Latch Mux9to1:DataSrcMux\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[3\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[3\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881471 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[5\] " "Latch Mux9to1:DataSrcMux\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[3\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[3\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881471 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[6\] " "Latch Mux9to1:DataSrcMux\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[3\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[3\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881471 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[7\] " "Latch Mux9to1:DataSrcMux\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[3\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[3\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881471 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[8\] " "Latch Mux9to1:DataSrcMux\|out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[0\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881471 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[9\] " "Latch Mux9to1:DataSrcMux\|out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[0\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881471 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[10\] " "Latch Mux9to1:DataSrcMux\|out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[0\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881471 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[11\] " "Latch Mux9to1:DataSrcMux\|out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[0\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881471 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[12\] " "Latch Mux9to1:DataSrcMux\|out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[0\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881471 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[13\] " "Latch Mux9to1:DataSrcMux\|out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[0\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881472 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[14\] " "Latch Mux9to1:DataSrcMux\|out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[0\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881472 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[15\] " "Latch Mux9to1:DataSrcMux\|out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[0\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881472 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[16\] " "Latch Mux9to1:DataSrcMux\|out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[3\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[3\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881472 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[17\] " "Latch Mux9to1:DataSrcMux\|out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[3\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[3\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881472 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[18\] " "Latch Mux9to1:DataSrcMux\|out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[3\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[3\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881472 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[19\] " "Latch Mux9to1:DataSrcMux\|out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[3\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[3\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881472 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[20\] " "Latch Mux9to1:DataSrcMux\|out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[3\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[3\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881472 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[21\] " "Latch Mux9to1:DataSrcMux\|out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[3\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[3\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881473 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[22\] " "Latch Mux9to1:DataSrcMux\|out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[3\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[3\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881473 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[23\] " "Latch Mux9to1:DataSrcMux\|out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[3\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[3\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881473 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[24\] " "Latch Mux9to1:DataSrcMux\|out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[3\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[3\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881473 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[25\] " "Latch Mux9to1:DataSrcMux\|out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[3\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[3\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881473 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[26\] " "Latch Mux9to1:DataSrcMux\|out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[3\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[3\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881473 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[27\] " "Latch Mux9to1:DataSrcMux\|out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[3\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[3\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881473 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[28\] " "Latch Mux9to1:DataSrcMux\|out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[3\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[3\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881473 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[29\] " "Latch Mux9to1:DataSrcMux\|out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[3\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[3\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881474 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[30\] " "Latch Mux9to1:DataSrcMux\|out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[3\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[3\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881474 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux9to1:DataSrcMux\|out\[31\] " "Latch Mux9to1:DataSrcMux\|out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DataSrc\[3\] " "Ports D and ENA on the latch are fed by the same signal DataSrc\[3\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881474 ""}  } { { "Mux9to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux3to1:ExcptCtrlMux\|out\[0\] " "Latch Mux3to1:ExcptCtrlMux\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ExcptCtrl\[0\] " "Ports D and ENA on the latch are fed by the same signal ExcptCtrl\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881474 ""}  } { { "Mux3to1.v" "" { Text "/media/psf/Home/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StoreSize:SS\|out\[26\] " "Latch StoreSize:SS\|out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal SSCtrl\[1\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881474 ""}  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StoreSize:SS\|out\[27\] " "Latch StoreSize:SS\|out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal SSCtrl\[1\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881474 ""}  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StoreSize:SS\|out\[28\] " "Latch StoreSize:SS\|out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal SSCtrl\[1\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881474 ""}  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StoreSize:SS\|out\[29\] " "Latch StoreSize:SS\|out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal SSCtrl\[1\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881474 ""}  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StoreSize:SS\|out\[30\] " "Latch StoreSize:SS\|out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal SSCtrl\[1\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881474 ""}  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StoreSize:SS\|out\[31\] " "Latch StoreSize:SS\|out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal SSCtrl\[1\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881475 ""}  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StoreSize:SS\|out\[17\] " "Latch StoreSize:SS\|out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal SSCtrl\[1\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881475 ""}  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StoreSize:SS\|out\[16\] " "Latch StoreSize:SS\|out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal SSCtrl\[1\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881475 ""}  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StoreSize:SS\|out\[19\] " "Latch StoreSize:SS\|out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal SSCtrl\[1\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881475 ""}  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StoreSize:SS\|out\[18\] " "Latch StoreSize:SS\|out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal SSCtrl\[1\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881475 ""}  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StoreSize:SS\|out\[20\] " "Latch StoreSize:SS\|out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal SSCtrl\[1\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881475 ""}  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StoreSize:SS\|out\[22\] " "Latch StoreSize:SS\|out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal SSCtrl\[1\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881475 ""}  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StoreSize:SS\|out\[21\] " "Latch StoreSize:SS\|out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal SSCtrl\[1\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881475 ""}  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StoreSize:SS\|out\[23\] " "Latch StoreSize:SS\|out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal SSCtrl\[1\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881475 ""}  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StoreSize:SS\|out\[24\] " "Latch StoreSize:SS\|out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal SSCtrl\[1\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881476 ""}  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StoreSize:SS\|out\[25\] " "Latch StoreSize:SS\|out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal SSCtrl\[1\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881476 ""}  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StoreSize:SS\|out\[11\] " "Latch StoreSize:SS\|out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSCtrl\[0\] " "Ports D and ENA on the latch are fed by the same signal SSCtrl\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881476 ""}  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StoreSize:SS\|out\[15\] " "Latch StoreSize:SS\|out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSCtrl\[0\] " "Ports D and ENA on the latch are fed by the same signal SSCtrl\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881476 ""}  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StoreSize:SS\|out\[14\] " "Latch StoreSize:SS\|out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSCtrl\[0\] " "Ports D and ENA on the latch are fed by the same signal SSCtrl\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881476 ""}  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StoreSize:SS\|out\[13\] " "Latch StoreSize:SS\|out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSCtrl\[0\] " "Ports D and ENA on the latch are fed by the same signal SSCtrl\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881476 ""}  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StoreSize:SS\|out\[12\] " "Latch StoreSize:SS\|out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSCtrl\[0\] " "Ports D and ENA on the latch are fed by the same signal SSCtrl\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881476 ""}  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StoreSize:SS\|out\[8\] " "Latch StoreSize:SS\|out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSCtrl\[0\] " "Ports D and ENA on the latch are fed by the same signal SSCtrl\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881476 ""}  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StoreSize:SS\|out\[9\] " "Latch StoreSize:SS\|out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSCtrl\[0\] " "Ports D and ENA on the latch are fed by the same signal SSCtrl\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881476 ""}  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StoreSize:SS\|out\[10\] " "Latch StoreSize:SS\|out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SSCtrl\[0\] " "Ports D and ENA on the latch are fed by the same signal SSCtrl\[0\]" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495219881477 ""}  } { { "StoreSize.v" "" { Text "/media/psf/Home/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495219881477 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "div0 VCC " "Pin \"div0\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495219892233 "|CPU|div0"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct\[0\] GND " "Pin \"funct\[0\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495219892233 "|CPU|funct[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct\[1\] GND " "Pin \"funct\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495219892233 "|CPU|funct[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct\[2\] GND " "Pin \"funct\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495219892233 "|CPU|funct[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct\[3\] GND " "Pin \"funct\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495219892233 "|CPU|funct[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct\[4\] GND " "Pin \"funct\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495219892233 "|CPU|funct[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct\[5\] GND " "Pin \"funct\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495219892233 "|CPU|funct[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1495219892233 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1495219907004 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCCtrl " "No output dependent on input pin \"PCCtrl\"" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495219907508 "|CPU|PCCtrl"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SECtrl " "No output dependent on input pin \"SECtrl\"" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495219907508 "|CPU|SECtrl"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCCtrl " "No output dependent on input pin \"EPCCtrl\"" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495219907508 "|CPU|EPCCtrl"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HILOWrite " "No output dependent on input pin \"HILOWrite\"" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495219907508 "|CPU|HILOWrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUSrcB\[0\] " "No output dependent on input pin \"ALUSrcB\[0\]\"" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495219907508 "|CPU|ALUSrcB[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUSrcB\[1\] " "No output dependent on input pin \"ALUSrcB\[1\]\"" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495219907508 "|CPU|ALUSrcB[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCSrc\[0\] " "No output dependent on input pin \"PCSrc\[0\]\"" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495219907508 "|CPU|PCSrc[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCSrc\[1\] " "No output dependent on input pin \"PCSrc\[1\]\"" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495219907508 "|CPU|PCSrc[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCSrc\[2\] " "No output dependent on input pin \"PCSrc\[2\]\"" {  } { { "CPU.v" "" { Text "/media/psf/Home/git/ucHardware/CPU.v" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495219907508 "|CPU|PCSrc[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1495219907508 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20229 " "Implemented 20229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1495219907509 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1495219907509 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20173 " "Implemented 20173 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1495219907509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1495219907509 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/psf/Home/git/ucHardware/output_files/uc.map.smsg " "Generated suppressed messages file /media/psf/Home/git/ucHardware/output_files/uc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1495219908465 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 221 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 221 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "853 " "Peak virtual memory: 853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495219908702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 19 15:51:48 2017 " "Processing ended: Fri May 19 15:51:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495219908702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495219908702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495219908702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495219908702 ""}
