

================================================================
== Vitis HLS Report for 'avgBSamplesFifoProc'
================================================================
* Date:           Fri Jun 28 16:03:21 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        mpd_data_processor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-ffva1156-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.310 ns|     1.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       17|       17|  0.136 us|  0.136 us|    7|    7|  yes(flp)|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 7, D = 18, States = { 1 14 15 16 17 18 2 3 8 9 10 11 12 13 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 14 
2 --> 3 
3 --> 8 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 4 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBSamplesIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBSamplesIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBSamplesIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgBSamplesOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgBSamplesOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgBSamplesOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBSamplesIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgBSamplesOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln432 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 2, i32 0, i32 0, void @empty_2" [../mpd_data_processor.cpp:432]   --->   Operation 28 'specpipeline' 'specpipeline_ln432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i13P0A, i13 %s_avgBSamplesOut, i32 1" [../mpd_data_processor.cpp:432]   --->   Operation 29 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @avgBSamplesFifoProc_IC_stream_MD_sample_data_t_MC_AC_0_OD_GC_MC_AC_stream_MD_5, i32 1, void @p_str, void @p_str, i32 2, i32 2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5"   --->   Operation 30 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @avgBSamplesFifoProc_IC_stream_MD_sample_data_t_MC_AC_0_OD_GC_MC_AC_stream_MD_4, i32 1, void @p_str, void @p_str, i32 2, i32 2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4"   --->   Operation 31 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_37 = specchannel i32 @_ssdm_op_SpecChannel, void @avgBSamplesFifoProc_IC_stream_MD_sample_data_t_MC_AC_0_OD_GC_MC_AC_stream_MD_3, i32 1, void @p_str, void @p_str, i32 2, i32 2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3"   --->   Operation 32 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_38 = specchannel i32 @_ssdm_op_SpecChannel, void @avgBSamplesFifoProc_IC_stream_MD_sample_data_t_MC_AC_0_OD_GC_MC_AC_stream_MD_2, i32 1, void @p_str, void @p_str, i32 2, i32 2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2"   --->   Operation 33 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_39 = specchannel i32 @_ssdm_op_SpecChannel, void @avgBSamplesFifoProc_IC_stream_MD_sample_data_t_MC_AC_0_OD_GC_MC_AC_stream_MD_1, i32 1, void @p_str, void @p_str, i32 2, i32 2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1"   --->   Operation 34 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_40 = specchannel i32 @_ssdm_op_SpecChannel, void @avgBSamplesFifoProc_IC_stream_MD_sample_data_t_MC_AC_0_OD_GC_MC_AC_stream_MD, i32 1, void @p_str, void @p_str, i32 2, i32 2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples"   --->   Operation 35 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln432 = br i1 %tmp_i, void %avgBSamplesFifoProc.exit, void %if.then.i" [../mpd_data_processor.cpp:432]   --->   Operation 36 'br' 'br_ln432' <Predicate = true> <Delay = 0.00>

State 2 <SV = 6> <Delay = 2.65>
ST_2 : Operation 37 [1/1] (2.65ns)   --->   "%s_avgBSamplesOut_read = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %s_avgBSamplesOut" [../mpd_data_processor.cpp:434]   --->   Operation 37 'read' 's_avgBSamplesOut_read' <Predicate = (tmp_i)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>

State 3 <SV = 7> <Delay = 2.22>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%wr_idx_load = load i4 %wr_idx" [../mpd_data_processor.cpp:435]   --->   Operation 38 'load' 'wr_idx_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln435 = trunc i4 %wr_idx_load" [../mpd_data_processor.cpp:435]   --->   Operation 39 'trunc' 'trunc_ln435' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.46ns)   --->   "%switch_ln435 = switch i3 %trunc_ln435, void %V.i58.case.5.i, i3 0, void %V.i58.case.0.i, i3 1, void %V.i58.case.1.i, i3 2, void %V.i58.case.2.i, i3 3, void %V.i58.case.3.i, i3 4, void %V.i58.case.4.i" [../mpd_data_processor.cpp:435]   --->   Operation 40 'switch' 'switch_ln435' <Predicate = (tmp_i)> <Delay = 1.46>
ST_3 : Operation 41 [1/1] (1.06ns)   --->   "%icmp_ln437 = icmp_eq  i4 %wr_idx_load, i4 5" [../mpd_data_processor.cpp:437]   --->   Operation 41 'icmp' 'icmp_ln437' <Predicate = (tmp_i)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln437 = br i1 %icmp_ln437, void %if.end.i, void %for.inc.i" [../mpd_data_processor.cpp:437]   --->   Operation 42 'br' 'br_ln437' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%wr_pos_load = load i8 %wr_pos" [../mpd_data_processor.cpp:448]   --->   Operation 43 'load' 'wr_pos_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln448 = sext i8 %wr_pos_load" [../mpd_data_processor.cpp:448]   --->   Operation 44 'sext' 'sext_ln448' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln448 = trunc i8 %wr_pos_load" [../mpd_data_processor.cpp:448]   --->   Operation 45 'trunc' 'trunc_ln448' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.46ns)   --->   "%icmp_ln448 = icmp_eq  i8 %wr_pos_load, i8 127" [../mpd_data_processor.cpp:448]   --->   Operation 46 'icmp' 'icmp_ln448' <Predicate = (tmp_i)> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln448 = br i1 %icmp_ln448, void %if.end20.i, void %if.then18.i" [../mpd_data_processor.cpp:448]   --->   Operation 47 'br' 'br_ln448' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.06ns)   --->   "%add_ln449 = add i4 %wr_idx_load, i4 1" [../mpd_data_processor.cpp:449]   --->   Operation 48 'add' 'add_ln449' <Predicate = (tmp_i & icmp_ln448)> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [8/8] (1.16ns)   --->   "%srem_ln449 = srem i4 %add_ln449, i4 6" [../mpd_data_processor.cpp:449]   --->   Operation 49 'srem' 'srem_ln449' <Predicate = (tmp_i & icmp_ln448)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.46ns)   --->   "%add_ln451 = add i9 %sext_ln448, i9 1" [../mpd_data_processor.cpp:451]   --->   Operation 50 'add' 'add_ln451' <Predicate = (tmp_i)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln451, i32 8" [../mpd_data_processor.cpp:451]   --->   Operation 51 'bitselect' 'tmp' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln451 = trunc i9 %add_ln451" [../mpd_data_processor.cpp:451]   --->   Operation 52 'trunc' 'trunc_ln451' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node sub_ln451)   --->   "%xor_ln451 = xor i7 %trunc_ln448, i7 127" [../mpd_data_processor.cpp:451]   --->   Operation 53 'xor' 'xor_ln451' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node sub_ln451)   --->   "%p_and_t = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 0, i7 %xor_ln451" [../mpd_data_processor.cpp:451]   --->   Operation 54 'bitconcatenate' 'p_and_t' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.46ns) (out node of the LUT)   --->   "%sub_ln451 = sub i8 0, i8 %p_and_t" [../mpd_data_processor.cpp:451]   --->   Operation 55 'sub' 'sub_ln451' <Predicate = (tmp_i)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 0, i7 %trunc_ln451" [../mpd_data_processor.cpp:451]   --->   Operation 56 'bitconcatenate' 'tmp_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.59ns)   --->   "%select_ln451 = select i1 %tmp, i8 %sub_ln451, i8 %tmp_4" [../mpd_data_processor.cpp:451]   --->   Operation 57 'select' 'select_ln451' <Predicate = (tmp_i)> <Delay = 0.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln451 = store i8 %select_ln451, i8 %wr_pos" [../mpd_data_processor.cpp:451]   --->   Operation 58 'store' 'store_ln451' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln452 = br void %avgBSamplesFifoProc.exit" [../mpd_data_processor.cpp:452]   --->   Operation 59 'br' 'br_ln452' <Predicate = (tmp_i)> <Delay = 0.00>

State 4 <SV = 14> <Delay = 2.65>
ST_4 : Operation 60 [1/1] (2.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %s_avgBSamplesOut_read" [../mpd_data_processor.cpp:435]   --->   Operation 60 'write' 'write_ln435' <Predicate = (tmp_i & trunc_ln435 == 4)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln435 = br void %V.i58.exit.i" [../mpd_data_processor.cpp:435]   --->   Operation 61 'br' 'br_ln435' <Predicate = (tmp_i & trunc_ln435 == 4)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (2.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %s_avgBSamplesOut_read" [../mpd_data_processor.cpp:435]   --->   Operation 62 'write' 'write_ln435' <Predicate = (tmp_i & trunc_ln435 == 3)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln435 = br void %V.i58.exit.i" [../mpd_data_processor.cpp:435]   --->   Operation 63 'br' 'br_ln435' <Predicate = (tmp_i & trunc_ln435 == 3)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (2.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %s_avgBSamplesOut_read" [../mpd_data_processor.cpp:435]   --->   Operation 64 'write' 'write_ln435' <Predicate = (tmp_i & trunc_ln435 == 2)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln435 = br void %V.i58.exit.i" [../mpd_data_processor.cpp:435]   --->   Operation 65 'br' 'br_ln435' <Predicate = (tmp_i & trunc_ln435 == 2)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (2.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %s_avgBSamplesOut_read" [../mpd_data_processor.cpp:435]   --->   Operation 66 'write' 'write_ln435' <Predicate = (tmp_i & trunc_ln435 == 1)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln435 = br void %V.i58.exit.i" [../mpd_data_processor.cpp:435]   --->   Operation 67 'br' 'br_ln435' <Predicate = (tmp_i & trunc_ln435 == 1)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (2.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %s_avgBSamplesOut_read" [../mpd_data_processor.cpp:435]   --->   Operation 68 'write' 'write_ln435' <Predicate = (tmp_i & trunc_ln435 == 0)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln435 = br void %V.i58.exit.i" [../mpd_data_processor.cpp:435]   --->   Operation 69 'br' 'br_ln435' <Predicate = (tmp_i & trunc_ln435 == 0)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (2.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i13 %s_avgBSamplesOut_read" [../mpd_data_processor.cpp:435]   --->   Operation 70 'write' 'write_ln435' <Predicate = (tmp_i & trunc_ln435 != 0 & trunc_ln435 != 1 & trunc_ln435 != 2 & trunc_ln435 != 3 & trunc_ln435 != 4)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln435 = br void %V.i58.exit.i" [../mpd_data_processor.cpp:435]   --->   Operation 71 'br' 'br_ln435' <Predicate = (tmp_i & trunc_ln435 != 0 & trunc_ln435 != 1 & trunc_ln435 != 2 & trunc_ln435 != 3 & trunc_ln435 != 4)> <Delay = 0.00>
ST_4 : Operation 72 [1/8] (1.16ns)   --->   "%srem_ln449 = srem i4 %add_ln449, i4 6" [../mpd_data_processor.cpp:449]   --->   Operation 72 'srem' 'srem_ln449' <Predicate = (tmp_i & icmp_ln448)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln449 = store i4 %srem_ln449, i4 %wr_idx" [../mpd_data_processor.cpp:449]   --->   Operation 73 'store' 'store_ln449' <Predicate = (tmp_i & icmp_ln448)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln449 = br void %if.end20.i" [../mpd_data_processor.cpp:449]   --->   Operation 74 'br' 'br_ln449' <Predicate = (tmp_i & icmp_ln448)> <Delay = 0.00>

State 5 <SV = 15> <Delay = 5.31>
ST_5 : Operation 75 [1/1] (2.65ns)   --->   "%pair_val = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5" [../mpd_data_processor.cpp:442]   --->   Operation 75 'read' 'pair_val' <Predicate = (tmp_i & icmp_ln437)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_5 : Operation 76 [1/1] (2.65ns)   --->   "%pair_val_1 = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4" [../mpd_data_processor.cpp:443]   --->   Operation 76 'read' 'pair_val_1' <Predicate = (tmp_i & icmp_ln437)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_15_i = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i13.i3.i13, i13 %pair_val_1, i3 0, i13 %pair_val" [../mpd_data_processor.cpp:444]   --->   Operation 77 'bitconcatenate' 'tmp_15_i' <Predicate = (tmp_i & icmp_ln437)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln444 = zext i29 %tmp_15_i" [../mpd_data_processor.cpp:444]   --->   Operation 78 'zext' 'zext_ln444' <Predicate = (tmp_i & icmp_ln437)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (2.65ns)   --->   "%write_ln444 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %s_avgBSamplesIn, i32 %zext_ln444" [../mpd_data_processor.cpp:444]   --->   Operation 79 'write' 'write_ln444' <Predicate = (tmp_i & icmp_ln437)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 80 [1/1] (2.65ns)   --->   "%pair_val_2 = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3" [../mpd_data_processor.cpp:442]   --->   Operation 80 'read' 'pair_val_2' <Predicate = (tmp_i & icmp_ln437)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_5 : Operation 81 [1/1] (2.65ns)   --->   "%pair_val_3 = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2" [../mpd_data_processor.cpp:443]   --->   Operation 81 'read' 'pair_val_3' <Predicate = (tmp_i & icmp_ln437)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_5 : Operation 82 [1/1] (2.65ns)   --->   "%pair_val_4 = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1" [../mpd_data_processor.cpp:442]   --->   Operation 82 'read' 'pair_val_4' <Predicate = (tmp_i & icmp_ln437)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_5 : Operation 83 [1/1] (2.65ns)   --->   "%pair_val_5 = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples" [../mpd_data_processor.cpp:443]   --->   Operation 83 'read' 'pair_val_5' <Predicate = (tmp_i & icmp_ln437)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>

State 6 <SV = 16> <Delay = 2.65>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_16_i = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i13.i3.i13, i13 %pair_val_3, i3 0, i13 %pair_val_2" [../mpd_data_processor.cpp:444]   --->   Operation 84 'bitconcatenate' 'tmp_16_i' <Predicate = (tmp_i & icmp_ln437)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln444_1 = zext i29 %tmp_16_i" [../mpd_data_processor.cpp:444]   --->   Operation 85 'zext' 'zext_ln444_1' <Predicate = (tmp_i & icmp_ln437)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (2.65ns)   --->   "%write_ln444 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %s_avgBSamplesIn, i32 %zext_ln444_1" [../mpd_data_processor.cpp:444]   --->   Operation 86 'write' 'write_ln444' <Predicate = (tmp_i & icmp_ln437)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 7 <SV = 17> <Delay = 2.65>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_17_i = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i13.i3.i13, i13 %pair_val_5, i3 0, i13 %pair_val_4" [../mpd_data_processor.cpp:444]   --->   Operation 87 'bitconcatenate' 'tmp_17_i' <Predicate = (tmp_i & icmp_ln437)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln444_2 = zext i29 %tmp_17_i" [../mpd_data_processor.cpp:444]   --->   Operation 88 'zext' 'zext_ln444_2' <Predicate = (tmp_i & icmp_ln437)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (2.65ns)   --->   "%write_ln444 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %s_avgBSamplesIn, i32 %zext_ln444_2" [../mpd_data_processor.cpp:444]   --->   Operation 89 'write' 'write_ln444' <Predicate = (tmp_i & icmp_ln437)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln446 = br void %if.end.i" [../mpd_data_processor.cpp:446]   --->   Operation 90 'br' 'br_ln446' <Predicate = (tmp_i & icmp_ln437)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 91 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 8> <Delay = 1.16>
ST_8 : Operation 92 [7/8] (1.16ns)   --->   "%srem_ln449 = srem i4 %add_ln449, i4 6" [../mpd_data_processor.cpp:449]   --->   Operation 92 'srem' 'srem_ln449' <Predicate = (tmp_i & icmp_ln448)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 9> <Delay = 1.16>
ST_9 : Operation 93 [6/8] (1.16ns)   --->   "%srem_ln449 = srem i4 %add_ln449, i4 6" [../mpd_data_processor.cpp:449]   --->   Operation 93 'srem' 'srem_ln449' <Predicate = (tmp_i & icmp_ln448)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 10> <Delay = 1.16>
ST_10 : Operation 94 [5/8] (1.16ns)   --->   "%srem_ln449 = srem i4 %add_ln449, i4 6" [../mpd_data_processor.cpp:449]   --->   Operation 94 'srem' 'srem_ln449' <Predicate = (tmp_i & icmp_ln448)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 11> <Delay = 1.16>
ST_11 : Operation 95 [4/8] (1.16ns)   --->   "%srem_ln449 = srem i4 %add_ln449, i4 6" [../mpd_data_processor.cpp:449]   --->   Operation 95 'srem' 'srem_ln449' <Predicate = (tmp_i & icmp_ln448)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 12> <Delay = 1.16>
ST_12 : Operation 96 [3/8] (1.16ns)   --->   "%srem_ln449 = srem i4 %add_ln449, i4 6" [../mpd_data_processor.cpp:449]   --->   Operation 96 'srem' 'srem_ln449' <Predicate = (tmp_i & icmp_ln448)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 13> <Delay = 1.16>
ST_13 : Operation 97 [2/8] (1.16ns)   --->   "%srem_ln449 = srem i4 %add_ln449, i4 6" [../mpd_data_processor.cpp:449]   --->   Operation 97 'srem' 'srem_ln449' <Predicate = (tmp_i & icmp_ln448)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 1> <Delay = 0.00>

State 15 <SV = 2> <Delay = 0.00>

State 16 <SV = 3> <Delay = 0.00>

State 17 <SV = 4> <Delay = 0.00>

State 18 <SV = 5> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_avgBSamplesOut]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ wr_idx]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_avgBSamplesIn]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ wr_pos]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface ) [ 0000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000]
specpipeline_ln432    (specpipeline  ) [ 0000000000000000000]
tmp_i                 (nbreadreq     ) [ 0111111111111111111]
empty                 (specchannel   ) [ 0000000000000000000]
empty_36              (specchannel   ) [ 0000000000000000000]
empty_37              (specchannel   ) [ 0000000000000000000]
empty_38              (specchannel   ) [ 0000000000000000000]
empty_39              (specchannel   ) [ 0000000000000000000]
empty_40              (specchannel   ) [ 0000000000000000000]
br_ln432              (br            ) [ 0000000000000000000]
s_avgBSamplesOut_read (read          ) [ 0111111111111100000]
wr_idx_load           (load          ) [ 0000000000000000000]
trunc_ln435           (trunc         ) [ 0111111111111100000]
switch_ln435          (switch        ) [ 0000000000000000000]
icmp_ln437            (icmp          ) [ 0111111111111100000]
br_ln437              (br            ) [ 0000000000000000000]
wr_pos_load           (load          ) [ 0000000000000000000]
sext_ln448            (sext          ) [ 0000000000000000000]
trunc_ln448           (trunc         ) [ 0000000000000000000]
icmp_ln448            (icmp          ) [ 0111111111111100000]
br_ln448              (br            ) [ 0000000000000000000]
add_ln449             (add           ) [ 0111111111111100000]
add_ln451             (add           ) [ 0000000000000000000]
tmp                   (bitselect     ) [ 0000000000000000000]
trunc_ln451           (trunc         ) [ 0000000000000000000]
xor_ln451             (xor           ) [ 0000000000000000000]
p_and_t               (bitconcatenate) [ 0000000000000000000]
sub_ln451             (sub           ) [ 0000000000000000000]
tmp_4                 (bitconcatenate) [ 0000000000000000000]
select_ln451          (select        ) [ 0000000000000000000]
store_ln451           (store         ) [ 0000000000000000000]
br_ln452              (br            ) [ 0000000000000000000]
write_ln435           (write         ) [ 0000000000000000000]
br_ln435              (br            ) [ 0000000000000000000]
write_ln435           (write         ) [ 0000000000000000000]
br_ln435              (br            ) [ 0000000000000000000]
write_ln435           (write         ) [ 0000000000000000000]
br_ln435              (br            ) [ 0000000000000000000]
write_ln435           (write         ) [ 0000000000000000000]
br_ln435              (br            ) [ 0000000000000000000]
write_ln435           (write         ) [ 0000000000000000000]
br_ln435              (br            ) [ 0000000000000000000]
write_ln435           (write         ) [ 0000000000000000000]
br_ln435              (br            ) [ 0000000000000000000]
srem_ln449            (srem          ) [ 0000000000000000000]
store_ln449           (store         ) [ 0000000000000000000]
br_ln449              (br            ) [ 0000000000000000000]
pair_val              (read          ) [ 0000000000000000000]
pair_val_1            (read          ) [ 0000000000000000000]
tmp_15_i              (bitconcatenate) [ 0000000000000000000]
zext_ln444            (zext          ) [ 0000000000000000000]
write_ln444           (write         ) [ 0000000000000000000]
pair_val_2            (read          ) [ 0001001000000000000]
pair_val_3            (read          ) [ 0001001000000000000]
pair_val_4            (read          ) [ 0001101100000000000]
pair_val_5            (read          ) [ 0001101100000000000]
tmp_16_i              (bitconcatenate) [ 0000000000000000000]
zext_ln444_1          (zext          ) [ 0000000000000000000]
write_ln444           (write         ) [ 0000000000000000000]
tmp_17_i              (bitconcatenate) [ 0000000000000000000]
zext_ln444_2          (zext          ) [ 0000000000000000000]
write_ln444           (write         ) [ 0000000000000000000]
br_ln446              (br            ) [ 0000000000000000000]
ret_ln0               (ret           ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_avgBSamplesOut">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgBSamplesOut"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wr_idx">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_idx"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s_avgBSamplesIn">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgBSamplesIn"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="wr_pos">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_pos"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i13P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="avgBSamplesFifoProc_IC_stream_MD_sample_data_t_MC_AC_0_OD_GC_MC_AC_stream_MD_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="avgBSamplesFifoProc_IC_stream_MD_sample_data_t_MC_AC_0_OD_GC_MC_AC_stream_MD_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="avgBSamplesFifoProc_IC_stream_MD_sample_data_t_MC_AC_0_OD_GC_MC_AC_stream_MD_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="avgBSamplesFifoProc_IC_stream_MD_sample_data_t_MC_AC_0_OD_GC_MC_AC_stream_MD_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="avgBSamplesFifoProc_IC_stream_MD_sample_data_t_MC_AC_0_OD_GC_MC_AC_stream_MD_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="avgBSamplesFifoProc_IC_stream_MD_sample_data_t_MC_AC_0_OD_GC_MC_AC_stream_MD"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i13P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i13P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i13.i3.i13"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_i_nbreadreq_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="13" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="s_avgBSamplesOut_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="13" slack="0"/>
<pin id="104" dir="0" index="1" bw="13" slack="0"/>
<pin id="105" dir="1" index="2" bw="13" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_avgBSamplesOut_read/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln435_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="13" slack="0"/>
<pin id="111" dir="0" index="2" bw="13" slack="8"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln435/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="write_ln435_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="13" slack="0"/>
<pin id="118" dir="0" index="2" bw="13" slack="8"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln435/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln435_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="13" slack="0"/>
<pin id="125" dir="0" index="2" bw="13" slack="8"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln435/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="write_ln435_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="13" slack="0"/>
<pin id="132" dir="0" index="2" bw="13" slack="8"/>
<pin id="133" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln435/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln435_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="13" slack="0"/>
<pin id="139" dir="0" index="2" bw="13" slack="8"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln435/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="write_ln435_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="13" slack="0"/>
<pin id="146" dir="0" index="2" bw="13" slack="8"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln435/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="pair_val_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="13" slack="0"/>
<pin id="152" dir="0" index="1" bw="13" slack="0"/>
<pin id="153" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pair_val/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="pair_val_1_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="13" slack="0"/>
<pin id="158" dir="0" index="1" bw="13" slack="0"/>
<pin id="159" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pair_val_1/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="29" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln444/5 write_ln444/6 write_ln444/7 "/>
</bind>
</comp>

<comp id="169" class="1004" name="pair_val_2_read_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="13" slack="0"/>
<pin id="171" dir="0" index="1" bw="13" slack="0"/>
<pin id="172" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pair_val_2/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="pair_val_3_read_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="13" slack="0"/>
<pin id="177" dir="0" index="1" bw="13" slack="0"/>
<pin id="178" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pair_val_3/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="pair_val_4_read_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="13" slack="0"/>
<pin id="183" dir="0" index="1" bw="13" slack="0"/>
<pin id="184" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pair_val_4/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="pair_val_5_read_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="13" slack="0"/>
<pin id="189" dir="0" index="1" bw="13" slack="0"/>
<pin id="190" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pair_val_5/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="wr_idx_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wr_idx_load/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="trunc_ln435_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln435/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln437_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="0" index="1" bw="4" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln437/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="wr_pos_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wr_pos_load/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sext_ln448_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln448/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="trunc_ln448_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln448/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln448_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln448/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln449_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln449/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="0" index="1" bw="4" slack="0"/>
<pin id="234" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln449/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln451_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln451/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="9" slack="0"/>
<pin id="246" dir="0" index="2" bw="5" slack="0"/>
<pin id="247" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="trunc_ln451_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="9" slack="0"/>
<pin id="253" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln451/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="xor_ln451_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln451/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_and_t_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="7" slack="0"/>
<pin id="265" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_and_t/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sub_ln451_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="0"/>
<pin id="272" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln451/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_4_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="7" slack="0"/>
<pin id="279" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="select_ln451_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="0"/>
<pin id="286" dir="0" index="2" bw="8" slack="0"/>
<pin id="287" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln451/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln451_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln451/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln449_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln449/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_15_i_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="29" slack="0"/>
<pin id="305" dir="0" index="1" bw="13" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="0" index="3" bw="13" slack="0"/>
<pin id="308" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15_i/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln444_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="29" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln444/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_16_i_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="29" slack="0"/>
<pin id="320" dir="0" index="1" bw="13" slack="1"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="0" index="3" bw="13" slack="1"/>
<pin id="323" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16_i/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln444_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="29" slack="0"/>
<pin id="328" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln444_1/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_17_i_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="29" slack="0"/>
<pin id="333" dir="0" index="1" bw="13" slack="2"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="0" index="3" bw="13" slack="2"/>
<pin id="336" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17_i/7 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln444_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="29" slack="0"/>
<pin id="341" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln444_2/7 "/>
</bind>
</comp>

<comp id="344" class="1005" name="tmp_i_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="6"/>
<pin id="346" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="348" class="1005" name="s_avgBSamplesOut_read_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="13" slack="8"/>
<pin id="350" dir="1" index="1" bw="13" slack="8"/>
</pin_list>
<bind>
<opset="s_avgBSamplesOut_read "/>
</bind>
</comp>

<comp id="358" class="1005" name="trunc_ln435_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="3" slack="7"/>
<pin id="360" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln435 "/>
</bind>
</comp>

<comp id="362" class="1005" name="icmp_ln437_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="8"/>
<pin id="364" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln437 "/>
</bind>
</comp>

<comp id="366" class="1005" name="icmp_ln448_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="1"/>
<pin id="368" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln448 "/>
</bind>
</comp>

<comp id="370" class="1005" name="add_ln449_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="1"/>
<pin id="372" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln449 "/>
</bind>
</comp>

<comp id="375" class="1005" name="pair_val_2_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="13" slack="1"/>
<pin id="377" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="pair_val_2 "/>
</bind>
</comp>

<comp id="380" class="1005" name="pair_val_3_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="13" slack="1"/>
<pin id="382" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="pair_val_3 "/>
</bind>
</comp>

<comp id="385" class="1005" name="pair_val_4_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="13" slack="2"/>
<pin id="387" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="pair_val_4 "/>
</bind>
</comp>

<comp id="390" class="1005" name="pair_val_5_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="13" slack="2"/>
<pin id="392" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="pair_val_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="54" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="88" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="88" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="88" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="88" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="88" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="88" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="54" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="54" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="92" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="54" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="54" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="54" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="54" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="14" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="2" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="193" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="66" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="207" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="207" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="68" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="193" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="70" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="225" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="72" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="211" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="74" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="76" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="237" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="78" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="237" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="215" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="80" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="82" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="84" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="255" pin="2"/><net_sink comp="261" pin=2"/></net>

<net id="273"><net_src comp="86" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="261" pin="3"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="82" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="84" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="251" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="288"><net_src comp="243" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="269" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="275" pin="3"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="283" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="18" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="231" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="2" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="90" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="156" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="56" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="312"><net_src comp="150" pin="2"/><net_sink comp="303" pin=3"/></net>

<net id="316"><net_src comp="303" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="324"><net_src comp="90" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="56" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="318" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="337"><net_src comp="90" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="56" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="331" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="347"><net_src comp="94" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="102" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="355"><net_src comp="348" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="357"><net_src comp="348" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="361"><net_src comp="197" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="201" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="219" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="225" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="378"><net_src comp="169" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="318" pin=3"/></net>

<net id="383"><net_src comp="175" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="388"><net_src comp="181" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="331" pin=3"/></net>

<net id="393"><net_src comp="187" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="331" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wr_idx | {4 }
	Port: avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5 | {4 }
	Port: avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4 | {4 }
	Port: avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3 | {4 }
	Port: avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2 | {4 }
	Port: avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1 | {4 }
	Port: avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples | {4 }
	Port: s_avgBSamplesIn | {5 6 7 }
	Port: wr_pos | {3 }
 - Input state : 
	Port: avgBSamplesFifoProc : s_avgBSamplesOut | {1 2 }
	Port: avgBSamplesFifoProc : wr_idx | {3 }
	Port: avgBSamplesFifoProc : avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5 | {5 }
	Port: avgBSamplesFifoProc : avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4 | {5 }
	Port: avgBSamplesFifoProc : avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3 | {5 }
	Port: avgBSamplesFifoProc : avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2 | {5 }
	Port: avgBSamplesFifoProc : avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1 | {5 }
	Port: avgBSamplesFifoProc : avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples | {5 }
	Port: avgBSamplesFifoProc : wr_pos | {3 }
  - Chain level:
	State 1
	State 2
	State 3
		trunc_ln435 : 1
		switch_ln435 : 2
		icmp_ln437 : 1
		br_ln437 : 2
		sext_ln448 : 1
		trunc_ln448 : 1
		icmp_ln448 : 1
		br_ln448 : 2
		add_ln449 : 1
		srem_ln449 : 2
		add_ln451 : 2
		tmp : 3
		trunc_ln451 : 3
		xor_ln451 : 2
		p_and_t : 2
		sub_ln451 : 3
		tmp_4 : 4
		select_ln451 : 4
		store_ln451 : 5
	State 4
		store_ln449 : 1
	State 5
		zext_ln444 : 1
		write_ln444 : 2
	State 6
		zext_ln444_1 : 1
		write_ln444 : 2
	State 7
		zext_ln444_2 : 1
		write_ln444 : 2
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|   srem   |             grp_fu_231            |    68   |    31   |
|----------|-----------------------------------|---------|---------|
|   icmp   |         icmp_ln437_fu_201         |    0    |    12   |
|          |         icmp_ln448_fu_219         |    0    |    15   |
|----------|-----------------------------------|---------|---------|
|    add   |          add_ln449_fu_225         |    0    |    12   |
|          |          add_ln451_fu_237         |    0    |    15   |
|----------|-----------------------------------|---------|---------|
|    sub   |          sub_ln451_fu_269         |    0    |    15   |
|----------|-----------------------------------|---------|---------|
|  select  |        select_ln451_fu_283        |    0    |    8    |
|----------|-----------------------------------|---------|---------|
|    xor   |          xor_ln451_fu_255         |    0    |    7    |
|----------|-----------------------------------|---------|---------|
| nbreadreq|       tmp_i_nbreadreq_fu_94       |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          | s_avgBSamplesOut_read_read_fu_102 |    0    |    0    |
|          |        pair_val_read_fu_150       |    0    |    0    |
|          |       pair_val_1_read_fu_156      |    0    |    0    |
|   read   |       pair_val_2_read_fu_169      |    0    |    0    |
|          |       pair_val_3_read_fu_175      |    0    |    0    |
|          |       pair_val_4_read_fu_181      |    0    |    0    |
|          |       pair_val_5_read_fu_187      |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |      write_ln435_write_fu_108     |    0    |    0    |
|          |      write_ln435_write_fu_115     |    0    |    0    |
|          |      write_ln435_write_fu_122     |    0    |    0    |
|   write  |      write_ln435_write_fu_129     |    0    |    0    |
|          |      write_ln435_write_fu_136     |    0    |    0    |
|          |      write_ln435_write_fu_143     |    0    |    0    |
|          |          grp_write_fu_162         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |         trunc_ln435_fu_197        |    0    |    0    |
|   trunc  |         trunc_ln448_fu_215        |    0    |    0    |
|          |         trunc_ln451_fu_251        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   sext   |         sext_ln448_fu_211         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
| bitselect|             tmp_fu_243            |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |           p_and_t_fu_261          |    0    |    0    |
|          |            tmp_4_fu_275           |    0    |    0    |
|bitconcatenate|          tmp_15_i_fu_303          |    0    |    0    |
|          |          tmp_16_i_fu_318          |    0    |    0    |
|          |          tmp_17_i_fu_331          |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |         zext_ln444_fu_313         |    0    |    0    |
|   zext   |        zext_ln444_1_fu_326        |    0    |    0    |
|          |        zext_ln444_2_fu_339        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    68   |   115   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln449_reg_370      |    4   |
|      icmp_ln437_reg_362     |    1   |
|      icmp_ln448_reg_366     |    1   |
|      pair_val_2_reg_375     |   13   |
|      pair_val_3_reg_380     |   13   |
|      pair_val_4_reg_385     |   13   |
|      pair_val_5_reg_390     |   13   |
|s_avgBSamplesOut_read_reg_348|   13   |
|        tmp_i_reg_344        |    1   |
|     trunc_ln435_reg_358     |    3   |
+-----------------------------+--------+
|            Total            |   75   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_162 |  p2  |   3  |  29  |   87   ||    14   |
|    grp_fu_231    |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   95   || 1.31843 ||    23   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   68   |   115  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   23   |
|  Register |    -   |   75   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   143  |   138  |
+-----------+--------+--------+--------+
