{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559540252561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559540252561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 00:37:32 2019 " "Processing started: Mon Jun 03 00:37:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559540252561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559540252561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mandelbrot -c mandelbrot " "Command: quartus_map --read_settings_files=on --write_settings_files=off mandelbrot -c mandelbrot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559540252561 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1559540253048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zoom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zoom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zoom-zoomarch " "Found design unit 1: zoom-zoomarch" {  } { { "zoom.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/zoom.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253619 ""} { "Info" "ISGN_ENTITY_NAME" "1 zoom " "Found entity 1: zoom" {  } { { "zoom.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/zoom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_dy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_dy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_dy-rtl " "Found design unit 1: register_dy-rtl" {  } { { "register_dy.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_dy.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253648 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_dy " "Found entity 1: register_dy" {  } { { "register_dy.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_dy.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_dx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_dx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_dx-rtl " "Found design unit 1: register_dx-rtl" {  } { { "register_dx.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_dx.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253662 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_dx " "Found entity 1: register_dx" {  } { { "register_dx.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_dx.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_cy0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_cy0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_cy0-rtl " "Found design unit 1: register_cy0-rtl" {  } { { "register_cy0.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_cy0.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253668 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_cy0 " "Found entity 1: register_cy0" {  } { { "register_cy0.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_cy0.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_cx0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_cx0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_cx0-rtl " "Found design unit 1: register_cx0-rtl" {  } { { "register_cx0.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_cx0.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253673 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_cx0 " "Found entity 1: register_cx0" {  } { { "register_cx0.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_cx0.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlzoom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlzoom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlzoom-controlzoomARCH " "Found design unit 1: controlzoom-controlzoomARCH" {  } { { "controlzoom.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlzoom.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253680 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlzoom " "Found entity 1: controlzoom" {  } { { "controlzoom.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlzoom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cronometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cronometro-cronometroArch " "Found design unit 1: cronometro-cronometroArch" {  } { { "cronometro.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cronometro.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253684 ""} { "Info" "ISGN_ENTITY_NAME" "1 cronometro " "Found entity 1: cronometro" {  } { { "cronometro.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cronometro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cron1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cron1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cron1-cron1Arch " "Found design unit 1: cron1-cron1Arch" {  } { { "cron1.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cron1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253788 ""} { "Info" "ISGN_ENTITY_NAME" "1 cron1 " "Found entity 1: cron1" {  } { { "cron1.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cron1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_sseg-behaviour " "Found design unit 1: bin_to_sseg-behaviour" {  } { { "bin_to_sseg.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/bin_to_sseg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253790 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_sseg " "Found entity 1: bin_to_sseg" {  } { { "bin_to_sseg.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/bin_to_sseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proof_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proof_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proof_tb-testbench2 " "Found design unit 1: proof_tb-testbench2" {  } { { "proof_tb.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/proof_tb.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253793 ""} { "Info" "ISGN_ENTITY_NAME" "1 proof_tb " "Found entity 1: proof_tb" {  } { { "proof_tb.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/proof_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contm-contmArch " "Found design unit 1: contm-contmArch" {  } { { "contm.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/contm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253797 ""} { "Info" "ISGN_ENTITY_NAME" "1 contm " "Found entity 1: contm" {  } { { "contm.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/contm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_color.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_color.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_color-register_color_arch " "Found design unit 1: register_color-register_color_arch" {  } { { "register_color.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_color.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253800 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_color " "Found entity 1: register_color" {  } { { "register_color.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_color.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-rtl " "Found design unit 1: register_file-rtl" {  } { { "register_file.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_file.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253803 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_c-register_c_arch " "Found design unit 1: register_c-register_c_arch" {  } { { "register_c.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_c.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253806 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_c " "Found entity 1: register_c" {  } { { "register_c.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_c.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behavioral " "Found design unit 1: RAM-behavioral" {  } { { "RAM.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/RAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253809 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proof.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proof.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proof-Op " "Found design unit 1: proof-Op" {  } { { "proof.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/proof.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253813 ""} { "Info" "ISGN_ENTITY_NAME" "1 proof " "Found entity 1: proof" {  } { { "proof.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/proof.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlfractal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlfractal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlFractal-controlFractalARCH " "Found design unit 1: controlFractal-controlFractalARCH" {  } { { "controlFractal.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlFractal.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253817 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlFractal " "Found entity 1: controlFractal" {  } { { "controlFractal.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlFractal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertical.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vertical.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vertical-ARCH " "Found design unit 1: vertical-ARCH" {  } { { "vertical.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/vertical.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253820 ""} { "Info" "ISGN_ENTITY_NAME" "1 vertical " "Found entity 1: vertical" {  } { { "vertical.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/vertical.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Operacion-Op " "Found design unit 1: Operacion-Op" {  } { { "Operacion.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Operacion.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253823 ""} { "Info" "ISGN_ENTITY_NAME" "1 Operacion " "Found entity 1: Operacion" {  } { { "Operacion.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Operacion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file my_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_package " "Found design unit 1: my_package" {  } { { "my_package.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/my_package.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253826 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 my_package-body " "Found design unit 2: my_package-body" {  } { { "my_package.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/my_package.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matriz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Matriz-calculador " "Found design unit 1: Matriz-calculador" {  } { { "Matriz.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Matriz.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253829 ""} { "Info" "ISGN_ENTITY_NAME" "1 Matriz " "Found entity 1: Matriz" {  } { { "Matriz.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Matriz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mandelbrot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mandelbrot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mandelbrot-mandelbrotARCH " "Found design unit 1: mandelbrot-mandelbrotARCH" {  } { { "mandelbrot.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/mandelbrot.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253832 ""} { "Info" "ISGN_ENTITY_NAME" "1 mandelbrot " "Found entity 1: mandelbrot" {  } { { "mandelbrot.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/mandelbrot.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file horizontal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 horizontal-ARCH " "Found design unit 1: horizontal-ARCH" {  } { { "horizontal.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/horizontal.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253834 ""} { "Info" "ISGN_ENTITY_NAME" "1 horizontal " "Found entity 1: horizontal" {  } { { "horizontal.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/horizontal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "escape.vhd 2 1 " "Found 2 design units, including 1 entities, in source file escape.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Escape-Op " "Found design unit 1: Escape-Op" {  } { { "Escape.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Escape.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253837 ""} { "Info" "ISGN_ENTITY_NAME" "1 Escape " "Found entity 1: Escape" {  } { { "Escape.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Escape.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contv-contvArch " "Found design unit 1: contv-contvArch" {  } { { "contv.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/contv.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253839 ""} { "Info" "ISGN_ENTITY_NAME" "1 contv " "Found entity 1: contv" {  } { { "contv.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/contv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlvertical.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlvertical.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlvertical-oneHot " "Found design unit 1: controlvertical-oneHot" {  } { { "controlvertical.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlvertical.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253842 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlvertical " "Found entity 1: controlvertical" {  } { { "controlvertical.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlvertical.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlhorizontal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlhorizontal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlhorizontal-oneHot " "Found design unit 1: controlhorizontal-oneHot" {  } { { "controlhorizontal.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlhorizontal.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253844 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlhorizontal " "Found entity 1: controlhorizontal" {  } { { "controlhorizontal.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlhorizontal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controldibujo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controldibujo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlDibujo-controlDibujoARCH " "Found design unit 1: controlDibujo-controlDibujoARCH" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253847 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlDibujo " "Found entity 1: controlDibujo" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conth-conthArch " "Found design unit 1: conth-conthArch" {  } { { "conth.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/conth.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253850 ""} { "Info" "ISGN_ENTITY_NAME" "1 conth " "Found entity 1: conth" {  } { { "conth.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/conth.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont-contArchh " "Found design unit 1: cont-contArchh" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cont.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253852 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont " "Found entity 1: cont" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cont.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file suma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Suma-Opeope " "Found design unit 1: Suma-Opeope" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253855 ""} { "Info" "ISGN_ENTITY_NAME" "1 Suma " "Found entity 1: Suma" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mandelbrot_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mandelbrot_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mandelbrot_tb-testbench2 " "Found design unit 1: mandelbrot_tb-testbench2" {  } { { "mandelbrot_tb.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/mandelbrot_tb.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253860 ""} { "Info" "ISGN_ENTITY_NAME" "1 mandelbrot_tb " "Found entity 1: mandelbrot_tb" {  } { { "mandelbrot_tb.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/mandelbrot_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comunicacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comunicacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comunicacion-comunicacionARCH " "Found design unit 1: comunicacion-comunicacionARCH" {  } { { "comunicacion.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/comunicacion.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253863 ""} { "Info" "ISGN_ENTITY_NAME" "1 comunicacion " "Found entity 1: comunicacion" {  } { { "comunicacion.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/comunicacion.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controltransmision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controltransmision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controltransmision-oneHot " "Found design unit 1: controltransmision-oneHot" {  } { { "controltransmision.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controltransmision.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253866 ""} { "Info" "ISGN_ENTITY_NAME" "1 controltransmision " "Found entity 1: controltransmision" {  } { { "controltransmision.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controltransmision.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_converter-rtl " "Found design unit 1: serial_converter-rtl" {  } { { "serial_converter.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/serial_converter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253882 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_converter " "Found entity 1: serial_converter" {  } { { "serial_converter.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/serial_converter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540253882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540253882 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mandelbrot " "Elaborating entity \"mandelbrot\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559540253989 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MaxTickFrame mandelbrot.vhd(67) " "Verilog HDL or VHDL warning at mandelbrot.vhd(67): object \"MaxTickFrame\" assigned a value but never read" {  } { { "mandelbrot.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/mandelbrot.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559540253990 "|mandelbrot"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "syn_clr mandelbrot.vhd(69) " "VHDL Signal Declaration warning at mandelbrot.vhd(69): used explicit default value for signal \"syn_clr\" because signal was never assigned a value" {  } { { "mandelbrot.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/mandelbrot.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559540253990 "|mandelbrot"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "enable mandelbrot.vhd(70) " "VHDL Signal Declaration warning at mandelbrot.vhd(70): used explicit default value for signal \"enable\" because signal was never assigned a value" {  } { { "mandelbrot.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/mandelbrot.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559540253990 "|mandelbrot"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx mandelbrot.vhd(73) " "Verilog HDL or VHDL warning at mandelbrot.vhd(73): object \"tx\" assigned a value but never read" {  } { { "mandelbrot.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/mandelbrot.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559540253990 "|mandelbrot"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlDibujo controlDibujo:controlDibujoBLK " "Elaborating entity \"controlDibujo\" for hierarchy \"controlDibujo:controlDibujoBLK\"" {  } { { "mandelbrot.vhd" "controlDibujoBLK" { Text "C:/Users/estudiante/Downloads/mandelbrot/mandelbrot.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540253994 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "conteos controlDibujo.vhd(25) " "VHDL Signal Declaration warning at controlDibujo.vhd(25): used implicit default value for signal \"conteos\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559540253995 "|mandelbrot|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MaxTickh controlDibujo.vhd(44) " "Verilog HDL or VHDL warning at controlDibujo.vhd(44): object \"MaxTickh\" assigned a value but never read" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559540253995 "|mandelbrot|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst controlDibujo.vhd(65) " "VHDL Process Statement warning at controlDibujo.vhd(65): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559540253995 "|mandelbrot|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk controlDibujo.vhd(67) " "VHDL Process Statement warning at controlDibujo.vhd(67): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559540253995 "|mandelbrot|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "video_on controlDibujo.vhd(160) " "VHDL Process Statement warning at controlDibujo.vhd(160): signal \"video_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559540253995 "|mandelbrot|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "numeropar controlDibujo.vhd(152) " "VHDL Process Statement warning at controlDibujo.vhd(152): inferring latch(es) for signal or variable \"numeropar\", which holds its previous value in one or more paths through the process" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559540253995 "|mandelbrot|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "synch controlDibujo.vhd(152) " "VHDL Process Statement warning at controlDibujo.vhd(152): inferring latch(es) for signal or variable \"synch\", which holds its previous value in one or more paths through the process" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559540253995 "|mandelbrot|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pixel controlDibujo.vhd(152) " "VHDL Process Statement warning at controlDibujo.vhd(152): inferring latch(es) for signal or variable \"pixel\", which holds its previous value in one or more paths through the process" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559540253995 "|mandelbrot|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nx_state controlDibujo.vhd(152) " "VHDL Process Statement warning at controlDibujo.vhd(152): inferring latch(es) for signal or variable \"nx_state\", which holds its previous value in one or more paths through the process" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559540253996 "|mandelbrot|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state controlDibujo.vhd(152) " "Inferred latch for \"nx_state\" at controlDibujo.vhd(152)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540253996 "|mandelbrot|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[0\] controlDibujo.vhd(152) " "Inferred latch for \"pixel\[0\]\" at controlDibujo.vhd(152)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540253996 "|mandelbrot|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[1\] controlDibujo.vhd(152) " "Inferred latch for \"pixel\[1\]\" at controlDibujo.vhd(152)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540253996 "|mandelbrot|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[2\] controlDibujo.vhd(152) " "Inferred latch for \"pixel\[2\]\" at controlDibujo.vhd(152)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540253996 "|mandelbrot|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[3\] controlDibujo.vhd(152) " "Inferred latch for \"pixel\[3\]\" at controlDibujo.vhd(152)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540253996 "|mandelbrot|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[4\] controlDibujo.vhd(152) " "Inferred latch for \"pixel\[4\]\" at controlDibujo.vhd(152)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540253996 "|mandelbrot|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[5\] controlDibujo.vhd(152) " "Inferred latch for \"pixel\[5\]\" at controlDibujo.vhd(152)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540253996 "|mandelbrot|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[6\] controlDibujo.vhd(152) " "Inferred latch for \"pixel\[6\]\" at controlDibujo.vhd(152)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540253996 "|mandelbrot|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[7\] controlDibujo.vhd(152) " "Inferred latch for \"pixel\[7\]\" at controlDibujo.vhd(152)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540253996 "|mandelbrot|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[8\] controlDibujo.vhd(152) " "Inferred latch for \"pixel\[8\]\" at controlDibujo.vhd(152)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540253996 "|mandelbrot|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[9\] controlDibujo.vhd(152) " "Inferred latch for \"pixel\[9\]\" at controlDibujo.vhd(152)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540253996 "|mandelbrot|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[10\] controlDibujo.vhd(152) " "Inferred latch for \"pixel\[10\]\" at controlDibujo.vhd(152)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540253996 "|mandelbrot|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[11\] controlDibujo.vhd(152) " "Inferred latch for \"pixel\[11\]\" at controlDibujo.vhd(152)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540253996 "|mandelbrot|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "synch controlDibujo.vhd(152) " "Inferred latch for \"synch\" at controlDibujo.vhd(152)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540253996 "|mandelbrot|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numeropar controlDibujo.vhd(152) " "Inferred latch for \"numeropar\" at controlDibujo.vhd(152)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540253996 "|mandelbrot|controlDibujo:controlDibujoBLK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zoom controlDibujo:controlDibujoBLK\|zoom:Zoomm " "Elaborating entity \"zoom\" for hierarchy \"controlDibujo:controlDibujoBLK\|zoom:Zoomm\"" {  } { { "controlDibujo.vhd" "Zoomm" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540253998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlzoom controlDibujo:controlDibujoBLK\|zoom:Zoomm\|controlzoom:controlzoomm " "Elaborating entity \"controlzoom\" for hierarchy \"controlDibujo:controlDibujoBLK\|zoom:Zoomm\|controlzoom:controlzoomm\"" {  } { { "zoom.vhd" "controlzoomm" { Text "C:/Users/estudiante/Downloads/mandelbrot/zoom.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_dy controlDibujo:controlDibujoBLK\|zoom:Zoomm\|register_dy:dym " "Elaborating entity \"register_dy\" for hierarchy \"controlDibujo:controlDibujoBLK\|zoom:Zoomm\|register_dy:dym\"" {  } { { "zoom.vhd" "dym" { Text "C:/Users/estudiante/Downloads/mandelbrot/zoom.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254003 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "array_reg\[3\] register_dy.vhd(17) " "Using initial value X (don't care) for net \"array_reg\[3\]\" at register_dy.vhd(17)" {  } { { "register_dy.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_dy.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254004 "|mandelbrot|controlDibujo:controlDibujoBLK|zoom:Zoomm|register_dy:dym"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_dx controlDibujo:controlDibujoBLK\|zoom:Zoomm\|register_dx:dxm " "Elaborating entity \"register_dx\" for hierarchy \"controlDibujo:controlDibujoBLK\|zoom:Zoomm\|register_dx:dxm\"" {  } { { "zoom.vhd" "dxm" { Text "C:/Users/estudiante/Downloads/mandelbrot/zoom.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254005 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "array_reg\[3\] register_dx.vhd(17) " "Using initial value X (don't care) for net \"array_reg\[3\]\" at register_dx.vhd(17)" {  } { { "register_dx.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_dx.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254006 "|mandelbrot|controlDibujo:controlDibujoBLK|zoom:Zoomm|register_dx:dxm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_cx0 controlDibujo:controlDibujoBLK\|zoom:Zoomm\|register_cx0:cxm " "Elaborating entity \"register_cx0\" for hierarchy \"controlDibujo:controlDibujoBLK\|zoom:Zoomm\|register_cx0:cxm\"" {  } { { "zoom.vhd" "cxm" { Text "C:/Users/estudiante/Downloads/mandelbrot/zoom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_cy0 controlDibujo:controlDibujoBLK\|zoom:Zoomm\|register_cy0:cym " "Elaborating entity \"register_cy0\" for hierarchy \"controlDibujo:controlDibujoBLK\|zoom:Zoomm\|register_cy0:cym\"" {  } { { "zoom.vhd" "cym" { Text "C:/Users/estudiante/Downloads/mandelbrot/zoom.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proof controlDibujo:controlDibujoBLK\|proof:Matriz " "Elaborating entity \"proof\" for hierarchy \"controlDibujo:controlDibujoBLK\|proof:Matriz\"" {  } { { "controlDibujo.vhd" "Matriz" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254014 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "estado proof.vhd(27) " "VHDL Signal Declaration warning at proof.vhd(27): used implicit default value for signal \"estado\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "proof.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/proof.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559540254016 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maxticfilas proof.vhd(58) " "Verilog HDL or VHDL warning at proof.vhd(58): object \"maxticfilas\" assigned a value but never read" {  } { { "proof.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/proof.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559540254016 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maxticitr proof.vhd(59) " "Verilog HDL or VHDL warning at proof.vhd(59): object \"maxticitr\" assigned a value but never read" {  } { { "proof.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/proof.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559540254016 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maxticcolumnas proof.vhd(60) " "Verilog HDL or VHDL warning at proof.vhd(60): object \"maxticcolumnas\" assigned a value but never read" {  } { { "proof.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/proof.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559540254016 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file controlDibujo:controlDibujoBLK\|proof:Matriz\|register_file:Xnnm " "Elaborating entity \"register_file\" for hierarchy \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_file:Xnnm\"" {  } { { "proof.vhd" "Xnnm" { Text "C:/Users/estudiante/Downloads/mandelbrot/proof.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_color controlDibujo:controlDibujoBLK\|proof:Matriz\|register_color:Colorm " "Elaborating entity \"register_color\" for hierarchy \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_color:Colorm\"" {  } { { "proof.vhd" "Colorm" { Text "C:/Users/estudiante/Downloads/mandelbrot/proof.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_c controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm " "Elaborating entity \"register_c\" for hierarchy \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\"" {  } { { "proof.vhd" "Cxm" { Text "C:/Users/estudiante/Downloads/mandelbrot/proof.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254024 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c register_c.vhd(24) " "VHDL Process Statement warning at register_c.vhd(24): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_c.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_c.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559540254025 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Operacion controlDibujo:controlDibujoBLK\|proof:Matriz\|Operacion:OperacionBlock " "Elaborating entity \"Operacion\" for hierarchy \"controlDibujo:controlDibujoBLK\|proof:Matriz\|Operacion:OperacionBlock\"" {  } { { "proof.vhd" "OperacionBlock" { Text "C:/Users/estudiante/Downloads/mandelbrot/proof.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Escape controlDibujo:controlDibujoBLK\|proof:Matriz\|Escape:EscapeBlock " "Elaborating entity \"Escape\" for hierarchy \"controlDibujo:controlDibujoBLK\|proof:Matriz\|Escape:EscapeBlock\"" {  } { { "proof.vhd" "EscapeBlock" { Text "C:/Users/estudiante/Downloads/mandelbrot/proof.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM " "Elaborating entity \"RAM\" for hierarchy \"controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\"" {  } { { "proof.vhd" "MemoriaRAM" { Text "C:/Users/estudiante/Downloads/mandelbrot/proof.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contm controlDibujo:controlDibujoBLK\|proof:Matriz\|contm:Columnas " "Elaborating entity \"contm\" for hierarchy \"controlDibujo:controlDibujoBLK\|proof:Matriz\|contm:Columnas\"" {  } { { "proof.vhd" "Columnas" { Text "C:/Users/estudiante/Downloads/mandelbrot/proof.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contm controlDibujo:controlDibujoBLK\|proof:Matriz\|contm:Iteracion " "Elaborating entity \"contm\" for hierarchy \"controlDibujo:controlDibujoBLK\|proof:Matriz\|contm:Iteracion\"" {  } { { "proof.vhd" "Iteracion" { Text "C:/Users/estudiante/Downloads/mandelbrot/proof.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Suma controlDibujo:controlDibujoBLK\|proof:Matriz\|Suma:Sumacxcy " "Elaborating entity \"Suma\" for hierarchy \"controlDibujo:controlDibujoBLK\|proof:Matriz\|Suma:Sumacxcy\"" {  } { { "proof.vhd" "Sumacxcy" { Text "C:/Users/estudiante/Downloads/mandelbrot/proof.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254039 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cxin Suma.vhd(32) " "VHDL Process Statement warning at Suma.vhd(32): signal \"cxin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559540254041 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dxx Suma.vhd(32) " "VHDL Process Statement warning at Suma.vhd(32): signal \"dxx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559540254041 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cyin Suma.vhd(37) " "VHDL Process Statement warning at Suma.vhd(37): signal \"cyin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559540254041 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dyy Suma.vhd(37) " "VHDL Process Statement warning at Suma.vhd(37): signal \"dyy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559540254041 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cxout Suma.vhd(26) " "VHDL Process Statement warning at Suma.vhd(26): inferring latch(es) for signal or variable \"cxout\", which holds its previous value in one or more paths through the process" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559540254041 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cyout Suma.vhd(26) " "VHDL Process Statement warning at Suma.vhd(26): inferring latch(es) for signal or variable \"cyout\", which holds its previous value in one or more paths through the process" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559540254041 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[0\] Suma.vhd(26) " "Inferred latch for \"cyout\[0\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254041 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[1\] Suma.vhd(26) " "Inferred latch for \"cyout\[1\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254041 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[2\] Suma.vhd(26) " "Inferred latch for \"cyout\[2\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254041 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[3\] Suma.vhd(26) " "Inferred latch for \"cyout\[3\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254041 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[4\] Suma.vhd(26) " "Inferred latch for \"cyout\[4\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254041 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[5\] Suma.vhd(26) " "Inferred latch for \"cyout\[5\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254041 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[6\] Suma.vhd(26) " "Inferred latch for \"cyout\[6\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254041 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[7\] Suma.vhd(26) " "Inferred latch for \"cyout\[7\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254041 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[8\] Suma.vhd(26) " "Inferred latch for \"cyout\[8\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254041 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[9\] Suma.vhd(26) " "Inferred latch for \"cyout\[9\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254041 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[10\] Suma.vhd(26) " "Inferred latch for \"cyout\[10\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254041 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[11\] Suma.vhd(26) " "Inferred latch for \"cyout\[11\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254042 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[12\] Suma.vhd(26) " "Inferred latch for \"cyout\[12\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254042 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[13\] Suma.vhd(26) " "Inferred latch for \"cyout\[13\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254042 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[14\] Suma.vhd(26) " "Inferred latch for \"cyout\[14\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254042 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[15\] Suma.vhd(26) " "Inferred latch for \"cyout\[15\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254042 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[16\] Suma.vhd(26) " "Inferred latch for \"cyout\[16\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254042 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[17\] Suma.vhd(26) " "Inferred latch for \"cyout\[17\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254042 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[18\] Suma.vhd(26) " "Inferred latch for \"cyout\[18\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254042 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[19\] Suma.vhd(26) " "Inferred latch for \"cyout\[19\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254042 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[20\] Suma.vhd(26) " "Inferred latch for \"cyout\[20\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254042 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[21\] Suma.vhd(26) " "Inferred latch for \"cyout\[21\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254042 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[22\] Suma.vhd(26) " "Inferred latch for \"cyout\[22\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254042 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[23\] Suma.vhd(26) " "Inferred latch for \"cyout\[23\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254042 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[24\] Suma.vhd(26) " "Inferred latch for \"cyout\[24\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254042 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[25\] Suma.vhd(26) " "Inferred latch for \"cyout\[25\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254042 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[26\] Suma.vhd(26) " "Inferred latch for \"cyout\[26\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254042 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[27\] Suma.vhd(26) " "Inferred latch for \"cyout\[27\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254042 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[28\] Suma.vhd(26) " "Inferred latch for \"cyout\[28\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254042 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[29\] Suma.vhd(26) " "Inferred latch for \"cyout\[29\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254042 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[30\] Suma.vhd(26) " "Inferred latch for \"cyout\[30\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254042 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cyout\[31\] Suma.vhd(26) " "Inferred latch for \"cyout\[31\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254042 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[0\] Suma.vhd(26) " "Inferred latch for \"cxout\[0\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254042 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[1\] Suma.vhd(26) " "Inferred latch for \"cxout\[1\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254042 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[2\] Suma.vhd(26) " "Inferred latch for \"cxout\[2\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254042 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[3\] Suma.vhd(26) " "Inferred latch for \"cxout\[3\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254043 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[4\] Suma.vhd(26) " "Inferred latch for \"cxout\[4\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254043 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[5\] Suma.vhd(26) " "Inferred latch for \"cxout\[5\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254043 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[6\] Suma.vhd(26) " "Inferred latch for \"cxout\[6\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254043 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[7\] Suma.vhd(26) " "Inferred latch for \"cxout\[7\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254043 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[8\] Suma.vhd(26) " "Inferred latch for \"cxout\[8\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254043 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[9\] Suma.vhd(26) " "Inferred latch for \"cxout\[9\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254043 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[10\] Suma.vhd(26) " "Inferred latch for \"cxout\[10\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254043 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[11\] Suma.vhd(26) " "Inferred latch for \"cxout\[11\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254043 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[12\] Suma.vhd(26) " "Inferred latch for \"cxout\[12\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254043 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[13\] Suma.vhd(26) " "Inferred latch for \"cxout\[13\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254043 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[14\] Suma.vhd(26) " "Inferred latch for \"cxout\[14\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254043 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[15\] Suma.vhd(26) " "Inferred latch for \"cxout\[15\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254043 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[16\] Suma.vhd(26) " "Inferred latch for \"cxout\[16\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254043 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[17\] Suma.vhd(26) " "Inferred latch for \"cxout\[17\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254043 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[18\] Suma.vhd(26) " "Inferred latch for \"cxout\[18\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254043 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[19\] Suma.vhd(26) " "Inferred latch for \"cxout\[19\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254043 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[20\] Suma.vhd(26) " "Inferred latch for \"cxout\[20\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254043 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[21\] Suma.vhd(26) " "Inferred latch for \"cxout\[21\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254043 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[22\] Suma.vhd(26) " "Inferred latch for \"cxout\[22\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254043 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[23\] Suma.vhd(26) " "Inferred latch for \"cxout\[23\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254043 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[24\] Suma.vhd(26) " "Inferred latch for \"cxout\[24\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254043 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[25\] Suma.vhd(26) " "Inferred latch for \"cxout\[25\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254043 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[26\] Suma.vhd(26) " "Inferred latch for \"cxout\[26\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254043 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[27\] Suma.vhd(26) " "Inferred latch for \"cxout\[27\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254043 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[28\] Suma.vhd(26) " "Inferred latch for \"cxout\[28\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254044 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[29\] Suma.vhd(26) " "Inferred latch for \"cxout\[29\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254044 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[30\] Suma.vhd(26) " "Inferred latch for \"cxout\[30\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254044 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cxout\[31\] Suma.vhd(26) " "Inferred latch for \"cxout\[31\]\" at Suma.vhd(26)" {  } { { "Suma.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254044 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlFractal controlDibujo:controlDibujoBLK\|proof:Matriz\|controlFractal:ControlFractalM " "Elaborating entity \"controlFractal\" for hierarchy \"controlDibujo:controlDibujoBLK\|proof:Matriz\|controlFractal:ControlFractalM\"" {  } { { "proof.vhd" "ControlFractalM" { Text "C:/Users/estudiante/Downloads/mandelbrot/proof.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conth controlDibujo:controlDibujoBLK\|conth:COLUMNAS " "Elaborating entity \"conth\" for hierarchy \"controlDibujo:controlDibujoBLK\|conth:COLUMNAS\"" {  } { { "controlDibujo.vhd" "COLUMNAS" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "horizontal horizontal:horizontalBLK " "Elaborating entity \"horizontal\" for hierarchy \"horizontal:horizontalBLK\"" {  } { { "mandelbrot.vhd" "horizontalBLK" { Text "C:/Users/estudiante/Downloads/mandelbrot/mandelbrot.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254050 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MaxTickh horizontal.vhd(31) " "Verilog HDL or VHDL warning at horizontal.vhd(31): object \"MaxTickh\" assigned a value but never read" {  } { { "horizontal.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/horizontal.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559540254051 "|mandelbrot|horizontal:horizontalBLK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlhorizontal horizontal:horizontalBLK\|controlhorizontal:DUT " "Elaborating entity \"controlhorizontal\" for hierarchy \"horizontal:horizontalBLK\|controlhorizontal:DUT\"" {  } { { "horizontal.vhd" "DUT" { Text "C:/Users/estudiante/Downloads/mandelbrot/horizontal.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254052 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nx_state controlhorizontal.vhd(38) " "VHDL Process Statement warning at controlhorizontal.vhd(38): inferring latch(es) for signal or variable \"nx_state\", which holds its previous value in one or more paths through the process" {  } { { "controlhorizontal.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlhorizontal.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559540254053 "|mandelbrot|horizontal:horizontalBLK|controlhorizontal:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.cuatro controlhorizontal.vhd(38) " "Inferred latch for \"nx_state.cuatro\" at controlhorizontal.vhd(38)" {  } { { "controlhorizontal.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlhorizontal.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254053 "|mandelbrot|horizontal:horizontalBLK|controlhorizontal:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.tres controlhorizontal.vhd(38) " "Inferred latch for \"nx_state.tres\" at controlhorizontal.vhd(38)" {  } { { "controlhorizontal.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlhorizontal.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254053 "|mandelbrot|horizontal:horizontalBLK|controlhorizontal:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.dos controlhorizontal.vhd(38) " "Inferred latch for \"nx_state.dos\" at controlhorizontal.vhd(38)" {  } { { "controlhorizontal.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlhorizontal.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254053 "|mandelbrot|horizontal:horizontalBLK|controlhorizontal:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.uno controlhorizontal.vhd(38) " "Inferred latch for \"nx_state.uno\" at controlhorizontal.vhd(38)" {  } { { "controlhorizontal.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlhorizontal.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254053 "|mandelbrot|horizontal:horizontalBLK|controlhorizontal:DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont horizontal:horizontalBLK\|cont:BIST " "Elaborating entity \"cont\" for hierarchy \"horizontal:horizontalBLK\|cont:BIST\"" {  } { { "horizontal.vhd" "BIST" { Text "C:/Users/estudiante/Downloads/mandelbrot/horizontal.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont horizontal:horizontalBLK\|cont:BIST2 " "Elaborating entity \"cont\" for hierarchy \"horizontal:horizontalBLK\|cont:BIST2\"" {  } { { "horizontal.vhd" "BIST2" { Text "C:/Users/estudiante/Downloads/mandelbrot/horizontal.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont horizontal:horizontalBLK\|cont:BIST3 " "Elaborating entity \"cont\" for hierarchy \"horizontal:horizontalBLK\|cont:BIST3\"" {  } { { "horizontal.vhd" "BIST3" { Text "C:/Users/estudiante/Downloads/mandelbrot/horizontal.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont horizontal:horizontalBLK\|cont:BIST4 " "Elaborating entity \"cont\" for hierarchy \"horizontal:horizontalBLK\|cont:BIST4\"" {  } { { "horizontal.vhd" "BIST4" { Text "C:/Users/estudiante/Downloads/mandelbrot/horizontal.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conth horizontal:horizontalBLK\|conth:BISTH " "Elaborating entity \"conth\" for hierarchy \"horizontal:horizontalBLK\|conth:BISTH\"" {  } { { "horizontal.vhd" "BISTH" { Text "C:/Users/estudiante/Downloads/mandelbrot/horizontal.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertical vertical:verticalBLK " "Elaborating entity \"vertical\" for hierarchy \"vertical:verticalBLK\"" {  } { { "mandelbrot.vhd" "verticalBLK" { Text "C:/Users/estudiante/Downloads/mandelbrot/mandelbrot.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254064 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MaxTickv vertical.vhd(29) " "Verilog HDL or VHDL warning at vertical.vhd(29): object \"MaxTickv\" assigned a value but never read" {  } { { "vertical.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/vertical.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559540254065 "|mandelbrot|vertical:verticalBLK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlvertical vertical:verticalBLK\|controlvertical:DUT " "Elaborating entity \"controlvertical\" for hierarchy \"vertical:verticalBLK\|controlvertical:DUT\"" {  } { { "vertical.vhd" "DUT" { Text "C:/Users/estudiante/Downloads/mandelbrot/vertical.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254066 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nx_state controlvertical.vhd(38) " "VHDL Process Statement warning at controlvertical.vhd(38): inferring latch(es) for signal or variable \"nx_state\", which holds its previous value in one or more paths through the process" {  } { { "controlvertical.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlvertical.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559540254067 "|mandelbrot|vertical:verticalBLK|controlvertical:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.cuatro controlvertical.vhd(38) " "Inferred latch for \"nx_state.cuatro\" at controlvertical.vhd(38)" {  } { { "controlvertical.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlvertical.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254067 "|mandelbrot|vertical:verticalBLK|controlvertical:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.tres controlvertical.vhd(38) " "Inferred latch for \"nx_state.tres\" at controlvertical.vhd(38)" {  } { { "controlvertical.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlvertical.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254067 "|mandelbrot|vertical:verticalBLK|controlvertical:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.dos controlvertical.vhd(38) " "Inferred latch for \"nx_state.dos\" at controlvertical.vhd(38)" {  } { { "controlvertical.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlvertical.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254067 "|mandelbrot|vertical:verticalBLK|controlvertical:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.uno controlvertical.vhd(38) " "Inferred latch for \"nx_state.uno\" at controlvertical.vhd(38)" {  } { { "controlvertical.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlvertical.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559540254067 "|mandelbrot|vertical:verticalBLK|controlvertical:DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont vertical:verticalBLK\|cont:BIST " "Elaborating entity \"cont\" for hierarchy \"vertical:verticalBLK\|cont:BIST\"" {  } { { "vertical.vhd" "BIST" { Text "C:/Users/estudiante/Downloads/mandelbrot/vertical.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont vertical:verticalBLK\|cont:BIST2 " "Elaborating entity \"cont\" for hierarchy \"vertical:verticalBLK\|cont:BIST2\"" {  } { { "vertical.vhd" "BIST2" { Text "C:/Users/estudiante/Downloads/mandelbrot/vertical.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont vertical:verticalBLK\|cont:BIST3 " "Elaborating entity \"cont\" for hierarchy \"vertical:verticalBLK\|cont:BIST3\"" {  } { { "vertical.vhd" "BIST3" { Text "C:/Users/estudiante/Downloads/mandelbrot/vertical.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont vertical:verticalBLK\|cont:BIST4 " "Elaborating entity \"cont\" for hierarchy \"vertical:verticalBLK\|cont:BIST4\"" {  } { { "vertical.vhd" "BIST4" { Text "C:/Users/estudiante/Downloads/mandelbrot/vertical.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contv vertical:verticalBLK\|contv:BISTV " "Elaborating entity \"contv\" for hierarchy \"vertical:verticalBLK\|contv:BISTV\"" {  } { { "vertical.vhd" "BISTV" { Text "C:/Users/estudiante/Downloads/mandelbrot/vertical.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cronometro cronometro:cronometrotiempo " "Elaborating entity \"cronometro\" for hierarchy \"cronometro:cronometrotiempo\"" {  } { { "mandelbrot.vhd" "cronometrotiempo" { Text "C:/Users/estudiante/Downloads/mandelbrot/mandelbrot.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254080 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ena0 cronometro.vhd(27) " "Verilog HDL or VHDL warning at cronometro.vhd(27): object \"ena0\" assigned a value but never read" {  } { { "cronometro.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cronometro.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559540254081 "|mandelbrot|cronometro:cronometrotiempo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ignore cronometro.vhd(28) " "Verilog HDL or VHDL warning at cronometro.vhd(28): object \"ignore\" assigned a value but never read" {  } { { "cronometro.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cronometro.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559540254081 "|mandelbrot|cronometro:cronometrotiempo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cron1 cronometro:cronometrotiempo\|cron1:contModule_0 " "Elaborating entity \"cron1\" for hierarchy \"cronometro:cronometrotiempo\|cron1:contModule_0\"" {  } { { "cronometro.vhd" "contModule_0" { Text "C:/Users/estudiante/Downloads/mandelbrot/cronometro.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cron1 cronometro:cronometrotiempo\|cron1:contModule_base " "Elaborating entity \"cron1\" for hierarchy \"cronometro:cronometrotiempo\|cron1:contModule_base\"" {  } { { "cronometro.vhd" "contModule_base" { Text "C:/Users/estudiante/Downloads/mandelbrot/cronometro.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cron1 cronometro:cronometrotiempo\|cron1:contModule_00 " "Elaborating entity \"cron1\" for hierarchy \"cronometro:cronometrotiempo\|cron1:contModule_00\"" {  } { { "cronometro.vhd" "contModule_00" { Text "C:/Users/estudiante/Downloads/mandelbrot/cronometro.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cron1 cronometro:cronometrotiempo\|cron1:contModule_1 " "Elaborating entity \"cron1\" for hierarchy \"cronometro:cronometrotiempo\|cron1:contModule_1\"" {  } { { "cronometro.vhd" "contModule_1" { Text "C:/Users/estudiante/Downloads/mandelbrot/cronometro.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_sseg cronometro:cronometrotiempo\|bin_to_sseg:bcdModule_0 " "Elaborating entity \"bin_to_sseg\" for hierarchy \"cronometro:cronometrotiempo\|bin_to_sseg:bcdModule_0\"" {  } { { "cronometro.vhd" "bcdModule_0" { Text "C:/Users/estudiante/Downloads/mandelbrot/cronometro.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comunicacion comunicacion:serial " "Elaborating entity \"comunicacion\" for hierarchy \"comunicacion:serial\"" {  } { { "mandelbrot.vhd" "serial" { Text "C:/Users/estudiante/Downloads/mandelbrot/mandelbrot.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controltransmision comunicacion:serial\|controltransmision:control " "Elaborating entity \"controltransmision\" for hierarchy \"comunicacion:serial\|controltransmision:control\"" {  } { { "comunicacion.vhd" "control" { Text "C:/Users/estudiante/Downloads/mandelbrot/comunicacion.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont comunicacion:serial\|cont:conttrasmision " "Elaborating entity \"cont\" for hierarchy \"comunicacion:serial\|cont:conttrasmision\"" {  } { { "comunicacion.vhd" "conttrasmision" { Text "C:/Users/estudiante/Downloads/mandelbrot/comunicacion.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont comunicacion:serial\|cont:contbitss " "Elaborating entity \"cont\" for hierarchy \"comunicacion:serial\|cont:contbitss\"" {  } { { "comunicacion.vhd" "contbitss" { Text "C:/Users/estudiante/Downloads/mandelbrot/comunicacion.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_converter comunicacion:serial\|serial_converter:registro " "Elaborating entity \"serial_converter\" for hierarchy \"comunicacion:serial\|serial_converter:registro\"" {  } { { "comunicacion.vhd" "registro" { Text "C:/Users/estudiante/Downloads/mandelbrot/comunicacion.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540254111 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559540256958 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559540256958 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 18 " "Parameter WIDTHAD_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559540256958 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 231361 " "Parameter NUMWORDS_A set to 231361" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559540256958 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559540256958 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 18 " "Parameter WIDTHAD_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559540256958 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 231361 " "Parameter NUMWORDS_B set to 231361" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559540256958 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559540256958 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559540256958 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559540256958 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559540256958 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559540256958 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559540256958 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559540256958 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559540256958 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1559540256958 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1559540256958 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|Mult0\"" {  } { { "RAM.vhd" "Mult0" { Text "C:/Users/estudiante/Downloads/mandelbrot/RAM.vhd" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559540256960 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|Mult1\"" {  } { { "RAM.vhd" "Mult1" { Text "C:/Users/estudiante/Downloads/mandelbrot/RAM.vhd" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559540256960 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controlDibujo:controlDibujoBLK\|proof:Matriz\|Escape:EscapeBlock\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controlDibujo:controlDibujoBLK\|proof:Matriz\|Escape:EscapeBlock\|Mult1\"" {  } { { "my_package.vhd" "Mult1" { Text "C:/Users/estudiante/Downloads/mandelbrot/my_package.vhd" 71 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559540256960 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controlDibujo:controlDibujoBLK\|proof:Matriz\|Escape:EscapeBlock\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controlDibujo:controlDibujoBLK\|proof:Matriz\|Escape:EscapeBlock\|Mult0\"" {  } { { "my_package.vhd" "Mult0" { Text "C:/Users/estudiante/Downloads/mandelbrot/my_package.vhd" 71 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559540256960 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controlDibujo:controlDibujoBLK\|proof:Matriz\|Operacion:OperacionBlock\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controlDibujo:controlDibujoBLK\|proof:Matriz\|Operacion:OperacionBlock\|Mult2\"" {  } { { "my_package.vhd" "Mult2" { Text "C:/Users/estudiante/Downloads/mandelbrot/my_package.vhd" 71 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559540256960 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controlDibujo:controlDibujoBLK\|proof:Matriz\|Escape:EscapeBlock\|Mult0~0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controlDibujo:controlDibujoBLK\|proof:Matriz\|Escape:EscapeBlock\|Mult0~0\"" {  } { { "my_package.vhd" "Mult0~0" { Text "C:/Users/estudiante/Downloads/mandelbrot/my_package.vhd" 71 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559540256960 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controlDibujo:controlDibujoBLK\|proof:Matriz\|Escape:EscapeBlock\|Mult1~0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controlDibujo:controlDibujoBLK\|proof:Matriz\|Escape:EscapeBlock\|Mult1~0\"" {  } { { "my_package.vhd" "Mult1~0" { Text "C:/Users/estudiante/Downloads/mandelbrot/my_package.vhd" 71 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559540256960 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1559540256960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559540257010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 18 " "Parameter \"WIDTHAD_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 231361 " "Parameter \"NUMWORDS_A\" = \"231361\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 18 " "Parameter \"WIDTHAD_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 231361 " "Parameter \"NUMWORDS_B\" = \"231361\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257010 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559540257010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r7h1 " "Found entity 1: altsyncram_r7h1" {  } { { "db/altsyncram_r7h1.tdf" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/db/altsyncram_r7h1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540257072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540257072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7ta.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7ta.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7ta " "Found entity 1: decode_7ta" {  } { { "db/decode_7ta.tdf" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/db/decode_7ta.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540257129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540257129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gnb " "Found entity 1: mux_gnb" {  } { { "db/mux_gnb.tdf" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/db/mux_gnb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540257189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540257189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0\"" {  } { { "RAM.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/RAM.vhd" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559540257221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0 " "Instantiated megafunction \"controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257221 ""}  } { { "RAM.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/RAM.vhd" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559540257221 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0\|multcore:mult_core controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "RAM.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/RAM.vhd" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257253 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "RAM.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/RAM.vhd" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257271 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "RAM.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/RAM.vhd" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dfh " "Found entity 1: add_sub_dfh" {  } { { "db/add_sub_dfh.tdf" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/db/add_sub_dfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540257353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540257353 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "RAM.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/RAM.vhd" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257359 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "RAM.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/RAM.vhd" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hfh " "Found entity 1: add_sub_hfh" {  } { { "db/add_sub_hfh.tdf" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/db/add_sub_hfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540257417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540257417 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0\|altshift:external_latency_ffs controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"controlDibujo:controlDibujoBLK\|proof:Matriz\|RAM:MemoriaRAM\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "RAM.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/RAM.vhd" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlDibujo:controlDibujoBLK\|proof:Matriz\|Escape:EscapeBlock\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"controlDibujo:controlDibujoBLK\|proof:Matriz\|Escape:EscapeBlock\|lpm_mult:Mult1\"" {  } { { "my_package.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/my_package.vhd" 71 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559540257462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlDibujo:controlDibujoBLK\|proof:Matriz\|Escape:EscapeBlock\|lpm_mult:Mult1 " "Instantiated megafunction \"controlDibujo:controlDibujoBLK\|proof:Matriz\|Escape:EscapeBlock\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257462 ""}  } { { "my_package.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/my_package.vhd" 71 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559540257462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_r4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_r4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_r4t " "Found entity 1: mult_r4t" {  } { { "db/mult_r4t.tdf" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/db/mult_r4t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559540257518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559540257518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlDibujo:controlDibujoBLK\|proof:Matriz\|Operacion:OperacionBlock\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"controlDibujo:controlDibujoBLK\|proof:Matriz\|Operacion:OperacionBlock\|lpm_mult:Mult2\"" {  } { { "my_package.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/my_package.vhd" 71 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559540257532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlDibujo:controlDibujoBLK\|proof:Matriz\|Operacion:OperacionBlock\|lpm_mult:Mult2 " "Instantiated megafunction \"controlDibujo:controlDibujoBLK\|proof:Matriz\|Operacion:OperacionBlock\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540257532 ""}  } { { "my_package.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/my_package.vhd" 71 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559540257532 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1148 " "Ignored 1148 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1148 " "Ignored 1148 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1559540258131 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1559540258131 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlDibujo:controlDibujoBLK\|pixel\[1\] controlDibujo:controlDibujoBLK\|pixel\[0\] " "Duplicate LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[1\]\" merged with LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[0\]\"" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540258186 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlDibujo:controlDibujoBLK\|pixel\[2\] controlDibujo:controlDibujoBLK\|pixel\[0\] " "Duplicate LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[2\]\" merged with LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[0\]\"" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540258186 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlDibujo:controlDibujoBLK\|pixel\[3\] controlDibujo:controlDibujoBLK\|pixel\[0\] " "Duplicate LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[3\]\" merged with LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[0\]\"" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540258186 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlDibujo:controlDibujoBLK\|pixel\[4\] controlDibujo:controlDibujoBLK\|pixel\[0\] " "Duplicate LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[4\]\" merged with LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[0\]\"" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540258186 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlDibujo:controlDibujoBLK\|pixel\[5\] controlDibujo:controlDibujoBLK\|pixel\[0\] " "Duplicate LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[5\]\" merged with LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[0\]\"" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540258186 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlDibujo:controlDibujoBLK\|pixel\[6\] controlDibujo:controlDibujoBLK\|pixel\[0\] " "Duplicate LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[6\]\" merged with LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[0\]\"" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540258186 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlDibujo:controlDibujoBLK\|pixel\[7\] controlDibujo:controlDibujoBLK\|pixel\[0\] " "Duplicate LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[7\]\" merged with LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[0\]\"" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540258186 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlDibujo:controlDibujoBLK\|pixel\[8\] controlDibujo:controlDibujoBLK\|pixel\[0\] " "Duplicate LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[8\]\" merged with LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[0\]\"" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540258186 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlDibujo:controlDibujoBLK\|pixel\[9\] controlDibujo:controlDibujoBLK\|pixel\[0\] " "Duplicate LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[9\]\" merged with LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[0\]\"" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540258186 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlDibujo:controlDibujoBLK\|pixel\[10\] controlDibujo:controlDibujoBLK\|pixel\[0\] " "Duplicate LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[10\]\" merged with LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[0\]\"" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540258186 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlDibujo:controlDibujoBLK\|pixel\[11\] controlDibujo:controlDibujoBLK\|pixel\[0\] " "Duplicate LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[11\]\" merged with LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[0\]\"" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd" 152 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559540258186 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1559540258186 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "serial_converter.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/serial_converter.vhd" 301 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1559540258199 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1559540258199 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[25\] controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[25\]~_emulated controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[25\]~1 " "Register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[25\]\" is converted into an equivalent circuit using register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[25\]~_emulated\" and latch \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[25\]~1\"" {  } { { "register_c.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_c.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559540258200 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[26\] controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[26\]~_emulated controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[26\]~5 " "Register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[26\]\" is converted into an equivalent circuit using register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[26\]~_emulated\" and latch \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[26\]~5\"" {  } { { "register_c.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_c.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559540258200 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[27\] controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[27\]~_emulated controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[26\]~5 " "Register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[27\]\" is converted into an equivalent circuit using register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[27\]~_emulated\" and latch \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[26\]~5\"" {  } { { "register_c.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_c.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559540258200 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[28\] controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[28\]~_emulated controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[26\]~5 " "Register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[28\]\" is converted into an equivalent circuit using register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[28\]~_emulated\" and latch \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[26\]~5\"" {  } { { "register_c.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_c.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559540258200 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[29\] controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[29\]~_emulated controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[26\]~5 " "Register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[29\]\" is converted into an equivalent circuit using register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[29\]~_emulated\" and latch \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[26\]~5\"" {  } { { "register_c.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_c.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559540258200 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[30\] controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[30\]~_emulated controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[26\]~5 " "Register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[30\]\" is converted into an equivalent circuit using register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[30\]~_emulated\" and latch \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[26\]~5\"" {  } { { "register_c.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_c.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559540258200 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[31\] controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[31\]~_emulated controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[26\]~5 " "Register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[31\]\" is converted into an equivalent circuit using register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[31\]~_emulated\" and latch \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cym\|q\[26\]~5\"" {  } { { "register_c.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_c.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559540258200 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[24\] controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[24\]~_emulated controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[24\]~1 " "Register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[24\]\" is converted into an equivalent circuit using register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[24\]~_emulated\" and latch \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[24\]~1\"" {  } { { "register_c.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_c.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559540258200 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[25\] controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[25\]~_emulated controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[25\]~5 " "Register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[25\]\" is converted into an equivalent circuit using register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[25\]~_emulated\" and latch \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[25\]~5\"" {  } { { "register_c.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_c.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559540258200 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[26\] controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[26\]~_emulated controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[26\]~9 " "Register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[26\]\" is converted into an equivalent circuit using register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[26\]~_emulated\" and latch \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[26\]~9\"" {  } { { "register_c.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_c.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559540258200 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[27\] controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[27\]~_emulated controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[27\]~13 " "Register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[27\]\" is converted into an equivalent circuit using register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[27\]~_emulated\" and latch \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[27\]~13\"" {  } { { "register_c.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_c.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559540258200 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[28\] controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[28\]~_emulated controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[27\]~13 " "Register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[28\]\" is converted into an equivalent circuit using register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[28\]~_emulated\" and latch \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[27\]~13\"" {  } { { "register_c.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_c.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559540258200 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[29\] controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[29\]~_emulated controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[27\]~13 " "Register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[29\]\" is converted into an equivalent circuit using register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[29\]~_emulated\" and latch \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[27\]~13\"" {  } { { "register_c.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_c.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559540258200 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[30\] controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[30\]~_emulated controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[27\]~13 " "Register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[30\]\" is converted into an equivalent circuit using register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[30\]~_emulated\" and latch \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[27\]~13\"" {  } { { "register_c.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_c.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559540258200 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[31\] controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[31\]~_emulated controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[27\]~13 " "Register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[31\]\" is converted into an equivalent circuit using register \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[31\]~_emulated\" and latch \"controlDibujo:controlDibujoBLK\|proof:Matriz\|register_c:Cxm\|q\[27\]~13\"" {  } { { "register_c.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/register_c.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559540258200 "|mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1559540258200 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST2\|temp\[0\] Low " "Register horizontal:horizontalBLK\|cont:BIST2\|temp\[0\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cont.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST2\|temp\[31\] Low " "Register horizontal:horizontalBLK\|cont:BIST2\|temp\[31\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cont.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST\|temp\[0\] Low " "Register horizontal:horizontalBLK\|cont:BIST\|temp\[0\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cont.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST\|temp\[31\] Low " "Register horizontal:horizontalBLK\|cont:BIST\|temp\[31\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cont.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST2\|temp\[31\] Low " "Register vertical:verticalBLK\|cont:BIST2\|temp\[31\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cont.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST2\|temp\[0\] Low " "Register vertical:verticalBLK\|cont:BIST2\|temp\[0\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cont.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST\|temp\[0\] Low " "Register vertical:verticalBLK\|cont:BIST\|temp\[0\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cont.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST\|temp\[31\] Low " "Register vertical:verticalBLK\|cont:BIST\|temp\[31\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cont.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST4\|temp\[0\] Low " "Register horizontal:horizontalBLK\|cont:BIST4\|temp\[0\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cont.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST4\|temp\[31\] Low " "Register horizontal:horizontalBLK\|cont:BIST4\|temp\[31\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cont.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST4\|temp\[0\] Low " "Register vertical:verticalBLK\|cont:BIST4\|temp\[0\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cont.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST4\|temp\[31\] Low " "Register vertical:verticalBLK\|cont:BIST4\|temp\[31\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cont.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST3\|temp\[0\] Low " "Register vertical:verticalBLK\|cont:BIST3\|temp\[0\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cont.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST3\|temp\[31\] Low " "Register vertical:verticalBLK\|cont:BIST3\|temp\[31\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cont.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST3\|temp\[0\] Low " "Register horizontal:horizontalBLK\|cont:BIST3\|temp\[0\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cont.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST3\|temp\[31\] Low " "Register horizontal:horizontalBLK\|cont:BIST3\|temp\[31\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cont.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|conth:BISTH\|temp\[0\] Low " "Register horizontal:horizontalBLK\|conth:BISTH\|temp\[0\] will power up to Low" {  } { { "conth.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/conth.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "comunicacion:serial\|cont:conttrasmision\|temp\[31\] Low " "Register comunicacion:serial\|cont:conttrasmision\|temp\[31\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cont.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "comunicacion:serial\|cont:conttrasmision\|temp\[0\] Low " "Register comunicacion:serial\|cont:conttrasmision\|temp\[0\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cont.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|conth:BISTH\|temp\[31\] Low " "Register horizontal:horizontalBLK\|conth:BISTH\|temp\[31\] will power up to Low" {  } { { "conth.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/conth.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "controlDibujo:controlDibujoBLK\|conth:COLUMNAS\|temp\[0\] Low " "Register controlDibujo:controlDibujoBLK\|conth:COLUMNAS\|temp\[0\] will power up to Low" {  } { { "conth.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/conth.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|contv:BISTV\|temp\[0\] Low " "Register vertical:verticalBLK\|contv:BISTV\|temp\[0\] will power up to Low" {  } { { "contv.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/contv.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "controlDibujo:controlDibujoBLK\|proof:Matriz\|contm:Filas\|temp\[0\] Low " "Register controlDibujo:controlDibujoBLK\|proof:Matriz\|contm:Filas\|temp\[0\] will power up to Low" {  } { { "contm.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/contm.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "controlDibujo:controlDibujoBLK\|proof:Matriz\|contm:Columnas\|temp\[0\] Low " "Register controlDibujo:controlDibujoBLK\|proof:Matriz\|contm:Columnas\|temp\[0\] will power up to Low" {  } { { "contm.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/contm.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "controlDibujo:controlDibujoBLK\|conth:COLUMNAS\|temp\[31\] Low " "Register controlDibujo:controlDibujoBLK\|conth:COLUMNAS\|temp\[31\] will power up to Low" {  } { { "conth.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/conth.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|contv:BISTV\|temp\[31\] Low " "Register vertical:verticalBLK\|contv:BISTV\|temp\[31\] will power up to Low" {  } { { "contv.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/contv.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "controlDibujo:controlDibujoBLK\|proof:Matriz\|contm:Iteracion\|temp\[31\] Low " "Register controlDibujo:controlDibujoBLK\|proof:Matriz\|contm:Iteracion\|temp\[31\] will power up to Low" {  } { { "contm.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/contm.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "controlDibujo:controlDibujoBLK\|proof:Matriz\|contm:Filas\|temp\[31\] Low " "Register controlDibujo:controlDibujoBLK\|proof:Matriz\|contm:Filas\|temp\[31\] will power up to Low" {  } { { "contm.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/contm.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "controlDibujo:controlDibujoBLK\|proof:Matriz\|contm:Columnas\|temp\[31\] Low " "Register controlDibujo:controlDibujoBLK\|proof:Matriz\|contm:Columnas\|temp\[31\] will power up to Low" {  } { { "contm.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/contm.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "controlDibujo:controlDibujoBLK\|proof:Matriz\|contm:Iteracion\|temp\[0\] Low " "Register controlDibujo:controlDibujoBLK\|proof:Matriz\|contm:Iteracion\|temp\[0\] will power up to Low" {  } { { "contm.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/contm.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cronometro:cronometrotiempo\|cron1:contModule_4\|temp\[0\] Low " "Register cronometro:cronometrotiempo\|cron1:contModule_4\|temp\[0\] will power up to Low" {  } { { "cron1.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cron1.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cronometro:cronometrotiempo\|cron1:contModule_2\|temp\[0\] Low " "Register cronometro:cronometrotiempo\|cron1:contModule_2\|temp\[0\] will power up to Low" {  } { { "cron1.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cron1.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cronometro:cronometrotiempo\|cron1:contModule_2\|temp\[31\] Low " "Register cronometro:cronometrotiempo\|cron1:contModule_2\|temp\[31\] will power up to Low" {  } { { "cron1.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cron1.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cronometro:cronometrotiempo\|cron1:contModule_1\|temp\[31\] Low " "Register cronometro:cronometrotiempo\|cron1:contModule_1\|temp\[31\] will power up to Low" {  } { { "cron1.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cron1.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cronometro:cronometrotiempo\|cron1:contModule_1\|temp\[0\] Low " "Register cronometro:cronometrotiempo\|cron1:contModule_1\|temp\[0\] will power up to Low" {  } { { "cron1.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cron1.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cronometro:cronometrotiempo\|cron1:contModule_3\|temp\[0\] Low " "Register cronometro:cronometrotiempo\|cron1:contModule_3\|temp\[0\] will power up to Low" {  } { { "cron1.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cron1.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cronometro:cronometrotiempo\|cron1:contModule_3\|temp\[31\] Low " "Register cronometro:cronometrotiempo\|cron1:contModule_3\|temp\[31\] will power up to Low" {  } { { "cron1.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cron1.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cronometro:cronometrotiempo\|cron1:contModule_4\|temp\[31\] Low " "Register cronometro:cronometrotiempo\|cron1:contModule_4\|temp\[31\] will power up to Low" {  } { { "cron1.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cron1.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cronometro:cronometrotiempo\|cron1:contModule_00\|temp\[0\] Low " "Register cronometro:cronometrotiempo\|cron1:contModule_00\|temp\[0\] will power up to Low" {  } { { "cron1.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cron1.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cronometro:cronometrotiempo\|cron1:contModule_base\|temp\[31\] Low " "Register cronometro:cronometrotiempo\|cron1:contModule_base\|temp\[31\] will power up to Low" {  } { { "cron1.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cron1.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cronometro:cronometrotiempo\|cron1:contModule_base\|temp\[0\] Low " "Register cronometro:cronometrotiempo\|cron1:contModule_base\|temp\[0\] will power up to Low" {  } { { "cron1.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cron1.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cronometro:cronometrotiempo\|cron1:contModule_00\|temp\[31\] Low " "Register cronometro:cronometrotiempo\|cron1:contModule_00\|temp\[31\] will power up to Low" {  } { { "cron1.vhd" "" { Text "C:/Users/estudiante/Downloads/mandelbrot/cron1.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1559540258926 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1559540258926 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1559540259223 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1559540260703 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559540260703 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3054 " "Implemented 3054 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559540261175 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559540261175 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2959 " "Implemented 2959 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559540261175 ""} { "Info" "ICUT_CUT_TM_RAMS" "29 " "Implemented 29 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1559540261175 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "40 " "Implemented 40 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1559540261175 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559540261175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "575 " "Peak virtual memory: 575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559540261254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 03 00:37:41 2019 " "Processing ended: Mon Jun 03 00:37:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559540261254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559540261254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559540261254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559540261254 ""}
