module reg_8 (input  logic Clk, Reset, Shift_In, Load, Shift_En,
              input  logic [7:0]  Data_in,
              output logic Shift_Out,
              output logic [7:0]  Data_Out);

     always_ff @ (posedge Clk)
     begin
  if (rest)
   Data_out <= 8â€™h0;
  else if (Load)
   Data_Out <= Data_in;
  else if (Shift_En)
  begin
   Data_out <= {Shift_In, Data_Out[7:1]};
  end
 end
 
 assign Shift_Out = Data_Out[0];

endmodule
