$date
        2018-Apr-27 13:44:11
$end
$version
        Vivado v2018.1 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 1 " design_1_i/xlslice_bit0_Dout $end
$var reg 1 # design_1_i/xlslice_bit1_Dout $end
$var reg 1 $ design_1_i/hier_0_test $end
$var reg 1 % design_1_i/hier_0_dout_mem $end
$var reg 1 & design_1_i/hier_0_dout_fifo $end
$var reg 10 ' design_1_i/New_cdr_A_dout10b [9:0] $end
$var reg 2 1 design_1_i/dv_1 [1:0] $end
$var reg 2 3 design_1_i/d_in_1 [1:0] $end
$var reg 14 5 design_1_i/hier_0_address [13:0] $end
$var reg 14 C design_1_i/address_counter_0_address [13:0] $end
$var reg 32 Q design_1_i/h_bert_Q [31:0] $end
$var reg 1 q _TRIGGER $end
$var reg 1 r _WINDOW $end
$var reg 1 s _GAP $end
$upscope $end
$enddefinitions $end
