Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/ster/VHDL/sevSegDeconer/test_bench_isim_beh.exe" -prj "C:/Users/ster/VHDL/sevSegDeconer/test_bench_beh.prj" "work.test_bench" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/ster/VHDL/sevSegDeconer/afficheur.vhd" into library work
Parsing VHDL file "C:/Users/ster/VHDL/sevSegDeconer/test_bench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity afficheur [afficheur_default]
Compiling architecture behavior of entity test_bench
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable C:/Users/ster/VHDL/sevSegDeconer/test_bench_isim_beh.exe
Fuse Memory Usage: 34128 KB
Fuse CPU Usage: 483 ms
