
STM_RemoteControl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004218  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000180  080042d8  080042d8  000052d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004458  08004458  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004458  08004458  00005458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004460  08004460  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004460  08004460  00005460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004464  08004464  00005464  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004468  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000032c  2000005c  080044c4  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000388  080044c4  00006388  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a1eb  00000000  00000000  00006084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c6d  00000000  00000000  0001026f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000830  00000000  00000000  00011ee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000064b  00000000  00000000  00012710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010e2e  00000000  00000000  00012d5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b5e6  00000000  00000000  00023b89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000693e2  00000000  00000000  0002f16f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00098551  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000020c4  00000000  00000000  00098594  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  0009a658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080042c0 	.word	0x080042c0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	080042c0 	.word	0x080042c0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <__aeabi_uldivmod>:
 8000244:	2b00      	cmp	r3, #0
 8000246:	d111      	bne.n	800026c <__aeabi_uldivmod+0x28>
 8000248:	2a00      	cmp	r2, #0
 800024a:	d10f      	bne.n	800026c <__aeabi_uldivmod+0x28>
 800024c:	2900      	cmp	r1, #0
 800024e:	d100      	bne.n	8000252 <__aeabi_uldivmod+0xe>
 8000250:	2800      	cmp	r0, #0
 8000252:	d002      	beq.n	800025a <__aeabi_uldivmod+0x16>
 8000254:	2100      	movs	r1, #0
 8000256:	43c9      	mvns	r1, r1
 8000258:	0008      	movs	r0, r1
 800025a:	b407      	push	{r0, r1, r2}
 800025c:	4802      	ldr	r0, [pc, #8]	@ (8000268 <__aeabi_uldivmod+0x24>)
 800025e:	a102      	add	r1, pc, #8	@ (adr r1, 8000268 <__aeabi_uldivmod+0x24>)
 8000260:	1840      	adds	r0, r0, r1
 8000262:	9002      	str	r0, [sp, #8]
 8000264:	bd03      	pop	{r0, r1, pc}
 8000266:	46c0      	nop			@ (mov r8, r8)
 8000268:	ffffffd9 	.word	0xffffffd9
 800026c:	b403      	push	{r0, r1}
 800026e:	4668      	mov	r0, sp
 8000270:	b501      	push	{r0, lr}
 8000272:	9802      	ldr	r0, [sp, #8]
 8000274:	f000 f806 	bl	8000284 <__udivmoddi4>
 8000278:	9b01      	ldr	r3, [sp, #4]
 800027a:	469e      	mov	lr, r3
 800027c:	b002      	add	sp, #8
 800027e:	bc0c      	pop	{r2, r3}
 8000280:	4770      	bx	lr
 8000282:	46c0      	nop			@ (mov r8, r8)

08000284 <__udivmoddi4>:
 8000284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000286:	4657      	mov	r7, sl
 8000288:	464e      	mov	r6, r9
 800028a:	4645      	mov	r5, r8
 800028c:	46de      	mov	lr, fp
 800028e:	b5e0      	push	{r5, r6, r7, lr}
 8000290:	0004      	movs	r4, r0
 8000292:	000d      	movs	r5, r1
 8000294:	4692      	mov	sl, r2
 8000296:	4699      	mov	r9, r3
 8000298:	b083      	sub	sp, #12
 800029a:	428b      	cmp	r3, r1
 800029c:	d830      	bhi.n	8000300 <__udivmoddi4+0x7c>
 800029e:	d02d      	beq.n	80002fc <__udivmoddi4+0x78>
 80002a0:	4649      	mov	r1, r9
 80002a2:	4650      	mov	r0, sl
 80002a4:	f000 f8ba 	bl	800041c <__clzdi2>
 80002a8:	0029      	movs	r1, r5
 80002aa:	0006      	movs	r6, r0
 80002ac:	0020      	movs	r0, r4
 80002ae:	f000 f8b5 	bl	800041c <__clzdi2>
 80002b2:	1a33      	subs	r3, r6, r0
 80002b4:	4698      	mov	r8, r3
 80002b6:	3b20      	subs	r3, #32
 80002b8:	d434      	bmi.n	8000324 <__udivmoddi4+0xa0>
 80002ba:	469b      	mov	fp, r3
 80002bc:	4653      	mov	r3, sl
 80002be:	465a      	mov	r2, fp
 80002c0:	4093      	lsls	r3, r2
 80002c2:	4642      	mov	r2, r8
 80002c4:	001f      	movs	r7, r3
 80002c6:	4653      	mov	r3, sl
 80002c8:	4093      	lsls	r3, r2
 80002ca:	001e      	movs	r6, r3
 80002cc:	42af      	cmp	r7, r5
 80002ce:	d83b      	bhi.n	8000348 <__udivmoddi4+0xc4>
 80002d0:	42af      	cmp	r7, r5
 80002d2:	d100      	bne.n	80002d6 <__udivmoddi4+0x52>
 80002d4:	e079      	b.n	80003ca <__udivmoddi4+0x146>
 80002d6:	465b      	mov	r3, fp
 80002d8:	1ba4      	subs	r4, r4, r6
 80002da:	41bd      	sbcs	r5, r7
 80002dc:	2b00      	cmp	r3, #0
 80002de:	da00      	bge.n	80002e2 <__udivmoddi4+0x5e>
 80002e0:	e076      	b.n	80003d0 <__udivmoddi4+0x14c>
 80002e2:	2200      	movs	r2, #0
 80002e4:	2300      	movs	r3, #0
 80002e6:	9200      	str	r2, [sp, #0]
 80002e8:	9301      	str	r3, [sp, #4]
 80002ea:	2301      	movs	r3, #1
 80002ec:	465a      	mov	r2, fp
 80002ee:	4093      	lsls	r3, r2
 80002f0:	9301      	str	r3, [sp, #4]
 80002f2:	2301      	movs	r3, #1
 80002f4:	4642      	mov	r2, r8
 80002f6:	4093      	lsls	r3, r2
 80002f8:	9300      	str	r3, [sp, #0]
 80002fa:	e029      	b.n	8000350 <__udivmoddi4+0xcc>
 80002fc:	4282      	cmp	r2, r0
 80002fe:	d9cf      	bls.n	80002a0 <__udivmoddi4+0x1c>
 8000300:	2200      	movs	r2, #0
 8000302:	2300      	movs	r3, #0
 8000304:	9200      	str	r2, [sp, #0]
 8000306:	9301      	str	r3, [sp, #4]
 8000308:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800030a:	2b00      	cmp	r3, #0
 800030c:	d001      	beq.n	8000312 <__udivmoddi4+0x8e>
 800030e:	601c      	str	r4, [r3, #0]
 8000310:	605d      	str	r5, [r3, #4]
 8000312:	9800      	ldr	r0, [sp, #0]
 8000314:	9901      	ldr	r1, [sp, #4]
 8000316:	b003      	add	sp, #12
 8000318:	bcf0      	pop	{r4, r5, r6, r7}
 800031a:	46bb      	mov	fp, r7
 800031c:	46b2      	mov	sl, r6
 800031e:	46a9      	mov	r9, r5
 8000320:	46a0      	mov	r8, r4
 8000322:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000324:	4642      	mov	r2, r8
 8000326:	469b      	mov	fp, r3
 8000328:	2320      	movs	r3, #32
 800032a:	1a9b      	subs	r3, r3, r2
 800032c:	4652      	mov	r2, sl
 800032e:	40da      	lsrs	r2, r3
 8000330:	4641      	mov	r1, r8
 8000332:	0013      	movs	r3, r2
 8000334:	464a      	mov	r2, r9
 8000336:	408a      	lsls	r2, r1
 8000338:	0017      	movs	r7, r2
 800033a:	4642      	mov	r2, r8
 800033c:	431f      	orrs	r7, r3
 800033e:	4653      	mov	r3, sl
 8000340:	4093      	lsls	r3, r2
 8000342:	001e      	movs	r6, r3
 8000344:	42af      	cmp	r7, r5
 8000346:	d9c3      	bls.n	80002d0 <__udivmoddi4+0x4c>
 8000348:	2200      	movs	r2, #0
 800034a:	2300      	movs	r3, #0
 800034c:	9200      	str	r2, [sp, #0]
 800034e:	9301      	str	r3, [sp, #4]
 8000350:	4643      	mov	r3, r8
 8000352:	2b00      	cmp	r3, #0
 8000354:	d0d8      	beq.n	8000308 <__udivmoddi4+0x84>
 8000356:	07fb      	lsls	r3, r7, #31
 8000358:	0872      	lsrs	r2, r6, #1
 800035a:	431a      	orrs	r2, r3
 800035c:	4646      	mov	r6, r8
 800035e:	087b      	lsrs	r3, r7, #1
 8000360:	e00e      	b.n	8000380 <__udivmoddi4+0xfc>
 8000362:	42ab      	cmp	r3, r5
 8000364:	d101      	bne.n	800036a <__udivmoddi4+0xe6>
 8000366:	42a2      	cmp	r2, r4
 8000368:	d80c      	bhi.n	8000384 <__udivmoddi4+0x100>
 800036a:	1aa4      	subs	r4, r4, r2
 800036c:	419d      	sbcs	r5, r3
 800036e:	2001      	movs	r0, #1
 8000370:	1924      	adds	r4, r4, r4
 8000372:	416d      	adcs	r5, r5
 8000374:	2100      	movs	r1, #0
 8000376:	3e01      	subs	r6, #1
 8000378:	1824      	adds	r4, r4, r0
 800037a:	414d      	adcs	r5, r1
 800037c:	2e00      	cmp	r6, #0
 800037e:	d006      	beq.n	800038e <__udivmoddi4+0x10a>
 8000380:	42ab      	cmp	r3, r5
 8000382:	d9ee      	bls.n	8000362 <__udivmoddi4+0xde>
 8000384:	3e01      	subs	r6, #1
 8000386:	1924      	adds	r4, r4, r4
 8000388:	416d      	adcs	r5, r5
 800038a:	2e00      	cmp	r6, #0
 800038c:	d1f8      	bne.n	8000380 <__udivmoddi4+0xfc>
 800038e:	9800      	ldr	r0, [sp, #0]
 8000390:	9901      	ldr	r1, [sp, #4]
 8000392:	465b      	mov	r3, fp
 8000394:	1900      	adds	r0, r0, r4
 8000396:	4169      	adcs	r1, r5
 8000398:	2b00      	cmp	r3, #0
 800039a:	db24      	blt.n	80003e6 <__udivmoddi4+0x162>
 800039c:	002b      	movs	r3, r5
 800039e:	465a      	mov	r2, fp
 80003a0:	4644      	mov	r4, r8
 80003a2:	40d3      	lsrs	r3, r2
 80003a4:	002a      	movs	r2, r5
 80003a6:	40e2      	lsrs	r2, r4
 80003a8:	001c      	movs	r4, r3
 80003aa:	465b      	mov	r3, fp
 80003ac:	0015      	movs	r5, r2
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	db2a      	blt.n	8000408 <__udivmoddi4+0x184>
 80003b2:	0026      	movs	r6, r4
 80003b4:	409e      	lsls	r6, r3
 80003b6:	0033      	movs	r3, r6
 80003b8:	0026      	movs	r6, r4
 80003ba:	4647      	mov	r7, r8
 80003bc:	40be      	lsls	r6, r7
 80003be:	0032      	movs	r2, r6
 80003c0:	1a80      	subs	r0, r0, r2
 80003c2:	4199      	sbcs	r1, r3
 80003c4:	9000      	str	r0, [sp, #0]
 80003c6:	9101      	str	r1, [sp, #4]
 80003c8:	e79e      	b.n	8000308 <__udivmoddi4+0x84>
 80003ca:	42a3      	cmp	r3, r4
 80003cc:	d8bc      	bhi.n	8000348 <__udivmoddi4+0xc4>
 80003ce:	e782      	b.n	80002d6 <__udivmoddi4+0x52>
 80003d0:	4642      	mov	r2, r8
 80003d2:	2320      	movs	r3, #32
 80003d4:	2100      	movs	r1, #0
 80003d6:	1a9b      	subs	r3, r3, r2
 80003d8:	2200      	movs	r2, #0
 80003da:	9100      	str	r1, [sp, #0]
 80003dc:	9201      	str	r2, [sp, #4]
 80003de:	2201      	movs	r2, #1
 80003e0:	40da      	lsrs	r2, r3
 80003e2:	9201      	str	r2, [sp, #4]
 80003e4:	e785      	b.n	80002f2 <__udivmoddi4+0x6e>
 80003e6:	4642      	mov	r2, r8
 80003e8:	2320      	movs	r3, #32
 80003ea:	1a9b      	subs	r3, r3, r2
 80003ec:	002a      	movs	r2, r5
 80003ee:	4646      	mov	r6, r8
 80003f0:	409a      	lsls	r2, r3
 80003f2:	0023      	movs	r3, r4
 80003f4:	40f3      	lsrs	r3, r6
 80003f6:	4644      	mov	r4, r8
 80003f8:	4313      	orrs	r3, r2
 80003fa:	002a      	movs	r2, r5
 80003fc:	40e2      	lsrs	r2, r4
 80003fe:	001c      	movs	r4, r3
 8000400:	465b      	mov	r3, fp
 8000402:	0015      	movs	r5, r2
 8000404:	2b00      	cmp	r3, #0
 8000406:	dad4      	bge.n	80003b2 <__udivmoddi4+0x12e>
 8000408:	4642      	mov	r2, r8
 800040a:	002f      	movs	r7, r5
 800040c:	2320      	movs	r3, #32
 800040e:	0026      	movs	r6, r4
 8000410:	4097      	lsls	r7, r2
 8000412:	1a9b      	subs	r3, r3, r2
 8000414:	40de      	lsrs	r6, r3
 8000416:	003b      	movs	r3, r7
 8000418:	4333      	orrs	r3, r6
 800041a:	e7cd      	b.n	80003b8 <__udivmoddi4+0x134>

0800041c <__clzdi2>:
 800041c:	b510      	push	{r4, lr}
 800041e:	2900      	cmp	r1, #0
 8000420:	d103      	bne.n	800042a <__clzdi2+0xe>
 8000422:	f000 f807 	bl	8000434 <__clzsi2>
 8000426:	3020      	adds	r0, #32
 8000428:	e002      	b.n	8000430 <__clzdi2+0x14>
 800042a:	0008      	movs	r0, r1
 800042c:	f000 f802 	bl	8000434 <__clzsi2>
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			@ (mov r8, r8)

08000434 <__clzsi2>:
 8000434:	211c      	movs	r1, #28
 8000436:	2301      	movs	r3, #1
 8000438:	041b      	lsls	r3, r3, #16
 800043a:	4298      	cmp	r0, r3
 800043c:	d301      	bcc.n	8000442 <__clzsi2+0xe>
 800043e:	0c00      	lsrs	r0, r0, #16
 8000440:	3910      	subs	r1, #16
 8000442:	0a1b      	lsrs	r3, r3, #8
 8000444:	4298      	cmp	r0, r3
 8000446:	d301      	bcc.n	800044c <__clzsi2+0x18>
 8000448:	0a00      	lsrs	r0, r0, #8
 800044a:	3908      	subs	r1, #8
 800044c:	091b      	lsrs	r3, r3, #4
 800044e:	4298      	cmp	r0, r3
 8000450:	d301      	bcc.n	8000456 <__clzsi2+0x22>
 8000452:	0900      	lsrs	r0, r0, #4
 8000454:	3904      	subs	r1, #4
 8000456:	a202      	add	r2, pc, #8	@ (adr r2, 8000460 <__clzsi2+0x2c>)
 8000458:	5c10      	ldrb	r0, [r2, r0]
 800045a:	1840      	adds	r0, r0, r1
 800045c:	4770      	bx	lr
 800045e:	46c0      	nop			@ (mov r8, r8)
 8000460:	02020304 	.word	0x02020304
 8000464:	01010101 	.word	0x01010101
	...

08000470 <Nora_startup>:


#include "Nora.h"
#include "main.h"

void Nora_startup(){
 8000470:	b5b0      	push	{r4, r5, r7, lr}
 8000472:	4c27      	ldr	r4, [pc, #156]	@ (8000510 <Nora_startup+0xa0>)
 8000474:	44a5      	add	sp, r4
 8000476:	af00      	add	r7, sp, #0
	  uint8_t rx[30];

	  // Boot into AT mode
	  HAL_GPIO_WritePin(GPIO_J9_GPIO_Port, GPIO_J9_Pin, GPIO_PIN_RESET);
 8000478:	4b26      	ldr	r3, [pc, #152]	@ (8000514 <Nora_startup+0xa4>)
 800047a:	2200      	movs	r2, #0
 800047c:	2108      	movs	r1, #8
 800047e:	0018      	movs	r0, r3
 8000480:	f001 fd64 	bl	8001f4c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(NReset_GPIO_Port, NReset_Pin, GPIO_PIN_SET);
 8000484:	23a0      	movs	r3, #160	@ 0xa0
 8000486:	05db      	lsls	r3, r3, #23
 8000488:	2201      	movs	r2, #1
 800048a:	2180      	movs	r1, #128	@ 0x80
 800048c:	0018      	movs	r0, r3
 800048e:	f001 fd5d 	bl	8001f4c <HAL_GPIO_WritePin>
	//  HAL_Delay(10);
	//  HAL_GPIO_WritePin(NReset_GPIO_Port, NReset_Pin, GPIO_PIN_SET);
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000492:	4b20      	ldr	r3, [pc, #128]	@ (8000514 <Nora_startup+0xa4>)
 8000494:	2201      	movs	r2, #1
 8000496:	2102      	movs	r1, #2
 8000498:	0018      	movs	r0, r3
 800049a:	f001 fd57 	bl	8001f4c <HAL_GPIO_WritePin>
	  HAL_Delay(2000);
 800049e:	23fa      	movs	r3, #250	@ 0xfa
 80004a0:	00db      	lsls	r3, r3, #3
 80004a2:	0018      	movs	r0, r3
 80004a4:	f000 fd30 	bl	8000f08 <HAL_Delay>
	//  HAL_GPIO_WritePin(GPIO_J9_GPIO_Port, GPIO_J9_Pin, GPIO_PIN_SET);

	  HAL_UART_Receive(getNoraPort(), rx, sizeof(rx), 1000);
 80004a8:	f000 f88e 	bl	80005c8 <getNoraPort>
 80004ac:	23fa      	movs	r3, #250	@ 0xfa
 80004ae:	009b      	lsls	r3, r3, #2
 80004b0:	25fc      	movs	r5, #252	@ 0xfc
 80004b2:	006d      	lsls	r5, r5, #1
 80004b4:	1979      	adds	r1, r7, r5
 80004b6:	221e      	movs	r2, #30
 80004b8:	f002 fd06 	bl	8002ec8 <HAL_UART_Receive>
	  HAL_UART_Transmit(getDebugPort(), rx, strlen((char*)rx), 500);
 80004bc:	f000 f88c 	bl	80005d8 <getDebugPort>
 80004c0:	0004      	movs	r4, r0
 80004c2:	197b      	adds	r3, r7, r5
 80004c4:	0018      	movs	r0, r3
 80004c6:	f7ff fe1f 	bl	8000108 <strlen>
 80004ca:	0003      	movs	r3, r0
 80004cc:	b29a      	uxth	r2, r3
 80004ce:	23fa      	movs	r3, #250	@ 0xfa
 80004d0:	005b      	lsls	r3, r3, #1
 80004d2:	1979      	adds	r1, r7, r5
 80004d4:	0020      	movs	r0, r4
 80004d6:	f002 fc57 	bl	8002d88 <HAL_UART_Transmit>
	  char str_buffer3[500];
	  sprintf(str_buffer3,"\r\n _______________________ \r\n NEW RUN \r\n _______________________ \r\n\0");
 80004da:	4a0f      	ldr	r2, [pc, #60]	@ (8000518 <Nora_startup+0xa8>)
 80004dc:	1d3b      	adds	r3, r7, #4
 80004de:	0011      	movs	r1, r2
 80004e0:	0018      	movs	r0, r3
 80004e2:	f003 fa51 	bl	8003988 <siprintf>
	  HAL_UART_Transmit(getDebugPort(),(uint8_t*)str_buffer3,strlen(str_buffer3),5000);
 80004e6:	f000 f877 	bl	80005d8 <getDebugPort>
 80004ea:	0004      	movs	r4, r0
 80004ec:	1d3b      	adds	r3, r7, #4
 80004ee:	0018      	movs	r0, r3
 80004f0:	f7ff fe0a 	bl	8000108 <strlen>
 80004f4:	0003      	movs	r3, r0
 80004f6:	b29a      	uxth	r2, r3
 80004f8:	4b08      	ldr	r3, [pc, #32]	@ (800051c <Nora_startup+0xac>)
 80004fa:	1d39      	adds	r1, r7, #4
 80004fc:	0020      	movs	r0, r4
 80004fe:	f002 fc43 	bl	8002d88 <HAL_UART_Transmit>
}
 8000502:	46c0      	nop			@ (mov r8, r8)
 8000504:	46bd      	mov	sp, r7
 8000506:	2386      	movs	r3, #134	@ 0x86
 8000508:	009b      	lsls	r3, r3, #2
 800050a:	449d      	add	sp, r3
 800050c:	bdb0      	pop	{r4, r5, r7, pc}
 800050e:	46c0      	nop			@ (mov r8, r8)
 8000510:	fffffde8 	.word	0xfffffde8
 8000514:	50000400 	.word	0x50000400
 8000518:	080042d8 	.word	0x080042d8
 800051c:	00001388 	.word	0x00001388

08000520 <Nora_command>:

void Nora_command(const char *cmd) {
 8000520:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000522:	4c27      	ldr	r4, [pc, #156]	@ (80005c0 <Nora_command+0xa0>)
 8000524:	44a5      	add	sp, r4
 8000526:	af00      	add	r7, sp, #0
 8000528:	6078      	str	r0, [r7, #4]
	  uint8_t rx[30];
	  HAL_UART_Transmit(getNoraPort(), (uint8_t*)cmd, strlen(cmd), 50);
 800052a:	f000 f84d 	bl	80005c8 <getNoraPort>
 800052e:	0004      	movs	r4, r0
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	0018      	movs	r0, r3
 8000534:	f7ff fde8 	bl	8000108 <strlen>
 8000538:	0003      	movs	r3, r0
 800053a:	b29a      	uxth	r2, r3
 800053c:	6879      	ldr	r1, [r7, #4]
 800053e:	2332      	movs	r3, #50	@ 0x32
 8000540:	0020      	movs	r0, r4
 8000542:	f002 fc21 	bl	8002d88 <HAL_UART_Transmit>
	  HAL_Delay(300);
 8000546:	2396      	movs	r3, #150	@ 0x96
 8000548:	005b      	lsls	r3, r3, #1
 800054a:	0018      	movs	r0, r3
 800054c:	f000 fcdc 	bl	8000f08 <HAL_Delay>
	  // Receive response
	  int rec = HAL_UART_Receive(getNoraPort(), rx, sizeof(rx), 50);
 8000550:	f000 f83a 	bl	80005c8 <getNoraPort>
 8000554:	23fe      	movs	r3, #254	@ 0xfe
 8000556:	005b      	lsls	r3, r3, #1
 8000558:	18f9      	adds	r1, r7, r3
 800055a:	2332      	movs	r3, #50	@ 0x32
 800055c:	221e      	movs	r2, #30
 800055e:	f002 fcb3 	bl	8002ec8 <HAL_UART_Receive>
 8000562:	0003      	movs	r3, r0
 8000564:	2587      	movs	r5, #135	@ 0x87
 8000566:	00ad      	lsls	r5, r5, #2
 8000568:	197a      	adds	r2, r7, r5
 800056a:	6013      	str	r3, [r2, #0]
	  char str_buffer2[500];
	  sprintf(str_buffer2,"\nRead Out from %s %d characters: \r\n\0",cmd,rec);
 800056c:	197a      	adds	r2, r7, r5
 800056e:	6813      	ldr	r3, [r2, #0]
 8000570:	687a      	ldr	r2, [r7, #4]
 8000572:	4914      	ldr	r1, [pc, #80]	@ (80005c4 <Nora_command+0xa4>)
 8000574:	2608      	movs	r6, #8
 8000576:	19b8      	adds	r0, r7, r6
 8000578:	f003 fa06 	bl	8003988 <siprintf>
	  HAL_UART_Transmit(getDebugPort(), str_buffer2, strlen(str_buffer2), 500);
 800057c:	f000 f82c 	bl	80005d8 <getDebugPort>
 8000580:	0004      	movs	r4, r0
 8000582:	19bb      	adds	r3, r7, r6
 8000584:	0018      	movs	r0, r3
 8000586:	f7ff fdbf 	bl	8000108 <strlen>
 800058a:	0003      	movs	r3, r0
 800058c:	b29a      	uxth	r2, r3
 800058e:	23fa      	movs	r3, #250	@ 0xfa
 8000590:	005b      	lsls	r3, r3, #1
 8000592:	19b9      	adds	r1, r7, r6
 8000594:	0020      	movs	r0, r4
 8000596:	f002 fbf7 	bl	8002d88 <HAL_UART_Transmit>
	  HAL_UART_Transmit(getDebugPort(), rx, rec, 500);
 800059a:	f000 f81d 	bl	80005d8 <getDebugPort>
 800059e:	197a      	adds	r2, r7, r5
 80005a0:	6813      	ldr	r3, [r2, #0]
 80005a2:	b29a      	uxth	r2, r3
 80005a4:	23fa      	movs	r3, #250	@ 0xfa
 80005a6:	005b      	lsls	r3, r3, #1
 80005a8:	21fe      	movs	r1, #254	@ 0xfe
 80005aa:	0049      	lsls	r1, r1, #1
 80005ac:	1879      	adds	r1, r7, r1
 80005ae:	f002 fbeb 	bl	8002d88 <HAL_UART_Transmit>

}
 80005b2:	46c0      	nop			@ (mov r8, r8)
 80005b4:	46bd      	mov	sp, r7
 80005b6:	2389      	movs	r3, #137	@ 0x89
 80005b8:	009b      	lsls	r3, r3, #2
 80005ba:	449d      	add	sp, r3
 80005bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005be:	46c0      	nop			@ (mov r8, r8)
 80005c0:	fffffddc 	.word	0xfffffddc
 80005c4:	08004320 	.word	0x08004320

080005c8 <getNoraPort>:
static void MX_DMA_Init(void);
static void MX_ADC_Init(void);
static void MX_LPUART1_UART_Init(void);
static void MX_USART2_UART_Init(void);
/* USER CODE BEGIN PFP */
UART_HandleTypeDef* getNoraPort(){
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
	return &hlpuart1;
 80005cc:	4b01      	ldr	r3, [pc, #4]	@ (80005d4 <getNoraPort+0xc>)
}
 80005ce:	0018      	movs	r0, r3
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	2000011c 	.word	0x2000011c

080005d8 <getDebugPort>:
UART_HandleTypeDef* getDebugPort(){
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
	return &huart2;
 80005dc:	4b01      	ldr	r3, [pc, #4]	@ (80005e4 <getDebugPort+0xc>)
}
 80005de:	0018      	movs	r0, r3
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	200001a4 	.word	0x200001a4

080005e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005ea:	4c4d      	ldr	r4, [pc, #308]	@ (8000720 <main+0x138>)
 80005ec:	44a5      	add	sp, r4
 80005ee:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f0:	f000 fc1a 	bl	8000e28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f4:	f000 f8a8 	bl	8000748 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005f8:	f000 fa30 	bl	8000a5c <MX_GPIO_Init>
  MX_DMA_Init();
 80005fc:	f000 fa10 	bl	8000a20 <MX_DMA_Init>
  MX_ADC_Init();
 8000600:	f000 f910 	bl	8000824 <MX_ADC_Init>
  MX_LPUART1_UART_Init();
 8000604:	f000 f9ae 	bl	8000964 <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 8000608:	f000 f9da 	bl	80009c0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
//  // boot up uconnect press
  Nora_startup();
 800060c:	f7ff ff30 	bl	8000470 <Nora_startup>

  static uint16_t adc_val[5];
  HAL_ADC_Start_DMA(&hadc, adc_val, 5);
 8000610:	4944      	ldr	r1, [pc, #272]	@ (8000724 <main+0x13c>)
 8000612:	4b45      	ldr	r3, [pc, #276]	@ (8000728 <main+0x140>)
 8000614:	2205      	movs	r2, #5
 8000616:	0018      	movs	r0, r3
 8000618:	f000 fe62 	bl	80012e0 <HAL_ADC_Start_DMA>
  Nora_command("AT\r\n");
 800061c:	4b43      	ldr	r3, [pc, #268]	@ (800072c <main+0x144>)
 800061e:	0018      	movs	r0, r3
 8000620:	f7ff ff7e 	bl	8000520 <Nora_command>
  Nora_command("AT\r\n");
 8000624:	4b41      	ldr	r3, [pc, #260]	@ (800072c <main+0x144>)
 8000626:	0018      	movs	r0, r3
 8000628:	f7ff ff7a 	bl	8000520 <Nora_command>
  Nora_command("AT\r\n");
 800062c:	4b3f      	ldr	r3, [pc, #252]	@ (800072c <main+0x144>)
 800062e:	0018      	movs	r0, r3
 8000630:	f7ff ff76 	bl	8000520 <Nora_command>
  Nora_command("AT\r\n");
 8000634:	4b3d      	ldr	r3, [pc, #244]	@ (800072c <main+0x144>)
 8000636:	0018      	movs	r0, r3
 8000638:	f7ff ff72 	bl	8000520 <Nora_command>
  Nora_command("AT\r\n");
 800063c:	4b3b      	ldr	r3, [pc, #236]	@ (800072c <main+0x144>)
 800063e:	0018      	movs	r0, r3
 8000640:	f7ff ff6e 	bl	8000520 <Nora_command>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//	  i++;

	  HAL_ADC_Start(&hadc);
 8000644:	4b38      	ldr	r3, [pc, #224]	@ (8000728 <main+0x140>)
 8000646:	0018      	movs	r0, r3
 8000648:	f000 fdf6 	bl	8001238 <HAL_ADC_Start>
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800064c:	4b38      	ldr	r3, [pc, #224]	@ (8000730 <main+0x148>)
 800064e:	2201      	movs	r2, #1
 8000650:	2102      	movs	r1, #2
 8000652:	0018      	movs	r0, r3
 8000654:	f001 fc7a 	bl	8001f4c <HAL_GPIO_WritePin>
	  HAL_Delay(100);
 8000658:	2064      	movs	r0, #100	@ 0x64
 800065a:	f000 fc55 	bl	8000f08 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800065e:	4b34      	ldr	r3, [pc, #208]	@ (8000730 <main+0x148>)
 8000660:	2200      	movs	r2, #0
 8000662:	2102      	movs	r1, #2
 8000664:	0018      	movs	r0, r3
 8000666:	f001 fc71 	bl	8001f4c <HAL_GPIO_WritePin>
	  char str_buffer[500];
	  sprintf(str_buffer,"\n\nADC 1: %u | ADC 2: %u | ADC 3: %u | ADC 4: %u | ADC 5: %u \r\n\0",adc_val[0],adc_val[1],adc_val[2],adc_val[3],adc_val[4]);
 800066a:	4b2e      	ldr	r3, [pc, #184]	@ (8000724 <main+0x13c>)
 800066c:	881b      	ldrh	r3, [r3, #0]
 800066e:	001d      	movs	r5, r3
 8000670:	4b2c      	ldr	r3, [pc, #176]	@ (8000724 <main+0x13c>)
 8000672:	885b      	ldrh	r3, [r3, #2]
 8000674:	001e      	movs	r6, r3
 8000676:	4b2b      	ldr	r3, [pc, #172]	@ (8000724 <main+0x13c>)
 8000678:	889b      	ldrh	r3, [r3, #4]
 800067a:	001a      	movs	r2, r3
 800067c:	4b29      	ldr	r3, [pc, #164]	@ (8000724 <main+0x13c>)
 800067e:	88db      	ldrh	r3, [r3, #6]
 8000680:	001c      	movs	r4, r3
 8000682:	4b28      	ldr	r3, [pc, #160]	@ (8000724 <main+0x13c>)
 8000684:	891b      	ldrh	r3, [r3, #8]
 8000686:	492b      	ldr	r1, [pc, #172]	@ (8000734 <main+0x14c>)
 8000688:	1d38      	adds	r0, r7, #4
 800068a:	9302      	str	r3, [sp, #8]
 800068c:	9401      	str	r4, [sp, #4]
 800068e:	9200      	str	r2, [sp, #0]
 8000690:	0033      	movs	r3, r6
 8000692:	002a      	movs	r2, r5
 8000694:	f003 f978 	bl	8003988 <siprintf>
//	  if(i == 1)
	  //HAL_UART_Transmit(&huart2,str_buffer,strlen(str_buffer),5000);

	  // Send AT
//
	  char *cmd = "AT\r\n";
 8000698:	4b24      	ldr	r3, [pc, #144]	@ (800072c <main+0x144>)
 800069a:	4c27      	ldr	r4, [pc, #156]	@ (8000738 <main+0x150>)
 800069c:	193a      	adds	r2, r7, r4
 800069e:	6013      	str	r3, [r2, #0]

	  HAL_UART_Transmit(&hlpuart1, (uint8_t*)cmd, strlen(cmd), 100);
 80006a0:	193b      	adds	r3, r7, r4
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	0018      	movs	r0, r3
 80006a6:	f7ff fd2f 	bl	8000108 <strlen>
 80006aa:	0003      	movs	r3, r0
 80006ac:	b29a      	uxth	r2, r3
 80006ae:	193b      	adds	r3, r7, r4
 80006b0:	6819      	ldr	r1, [r3, #0]
 80006b2:	4822      	ldr	r0, [pc, #136]	@ (800073c <main+0x154>)
 80006b4:	2364      	movs	r3, #100	@ 0x64
 80006b6:	f002 fb67 	bl	8002d88 <HAL_UART_Transmit>
	  HAL_Delay(100);
 80006ba:	2064      	movs	r0, #100	@ 0x64
 80006bc:	f000 fc24 	bl	8000f08 <HAL_Delay>
	  // Receive response
	  char rx[500];

	  int rec = HAL_UART_Receive(&hlpuart1, rx, sizeof(rx), 500);
 80006c0:	23fa      	movs	r3, #250	@ 0xfa
 80006c2:	005b      	lsls	r3, r3, #1
 80006c4:	22fa      	movs	r2, #250	@ 0xfa
 80006c6:	0052      	lsls	r2, r2, #1
 80006c8:	26fc      	movs	r6, #252	@ 0xfc
 80006ca:	0076      	lsls	r6, r6, #1
 80006cc:	19b9      	adds	r1, r7, r6
 80006ce:	481b      	ldr	r0, [pc, #108]	@ (800073c <main+0x154>)
 80006d0:	f002 fbfa 	bl	8002ec8 <HAL_UART_Receive>
 80006d4:	0003      	movs	r3, r0
 80006d6:	25bc      	movs	r5, #188	@ 0xbc
 80006d8:	00ed      	lsls	r5, r5, #3
 80006da:	197a      	adds	r2, r7, r5
 80006dc:	6013      	str	r3, [r2, #0]
//	  rx[rec+1]='\0';
	  char str_buffer2[500];
	  sprintf(str_buffer2,"\nRead Out from %s %d characters: \r\n\0",cmd,rec);
 80006de:	197b      	adds	r3, r7, r5
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	193a      	adds	r2, r7, r4
 80006e4:	6812      	ldr	r2, [r2, #0]
 80006e6:	4916      	ldr	r1, [pc, #88]	@ (8000740 <main+0x158>)
 80006e8:	24fb      	movs	r4, #251	@ 0xfb
 80006ea:	00a4      	lsls	r4, r4, #2
 80006ec:	1938      	adds	r0, r7, r4
 80006ee:	f003 f94b 	bl	8003988 <siprintf>

	  HAL_UART_Transmit(&huart2, str_buffer2, strlen(str_buffer2), 500);
 80006f2:	193b      	adds	r3, r7, r4
 80006f4:	0018      	movs	r0, r3
 80006f6:	f7ff fd07 	bl	8000108 <strlen>
 80006fa:	0003      	movs	r3, r0
 80006fc:	b29a      	uxth	r2, r3
 80006fe:	23fa      	movs	r3, #250	@ 0xfa
 8000700:	005b      	lsls	r3, r3, #1
 8000702:	1939      	adds	r1, r7, r4
 8000704:	480f      	ldr	r0, [pc, #60]	@ (8000744 <main+0x15c>)
 8000706:	f002 fb3f 	bl	8002d88 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, rx, rec, 500);
 800070a:	197b      	adds	r3, r7, r5
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	b29a      	uxth	r2, r3
 8000710:	23fa      	movs	r3, #250	@ 0xfa
 8000712:	005b      	lsls	r3, r3, #1
 8000714:	19b9      	adds	r1, r7, r6
 8000716:	480b      	ldr	r0, [pc, #44]	@ (8000744 <main+0x15c>)
 8000718:	f002 fb36 	bl	8002d88 <HAL_UART_Transmit>
  {
 800071c:	46c0      	nop			@ (mov r8, r8)
 800071e:	e791      	b.n	8000644 <main+0x5c>
 8000720:	fffffa04 	.word	0xfffffa04
 8000724:	2000022c 	.word	0x2000022c
 8000728:	20000078 	.word	0x20000078
 800072c:	08004348 	.word	0x08004348
 8000730:	50000400 	.word	0x50000400
 8000734:	08004350 	.word	0x08004350
 8000738:	000005e4 	.word	0x000005e4
 800073c:	2000011c 	.word	0x2000011c
 8000740:	08004390 	.word	0x08004390
 8000744:	200001a4 	.word	0x200001a4

08000748 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000748:	b590      	push	{r4, r7, lr}
 800074a:	b099      	sub	sp, #100	@ 0x64
 800074c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800074e:	242c      	movs	r4, #44	@ 0x2c
 8000750:	193b      	adds	r3, r7, r4
 8000752:	0018      	movs	r0, r3
 8000754:	2334      	movs	r3, #52	@ 0x34
 8000756:	001a      	movs	r2, r3
 8000758:	2100      	movs	r1, #0
 800075a:	f003 f937 	bl	80039cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800075e:	2318      	movs	r3, #24
 8000760:	18fb      	adds	r3, r7, r3
 8000762:	0018      	movs	r0, r3
 8000764:	2314      	movs	r3, #20
 8000766:	001a      	movs	r2, r3
 8000768:	2100      	movs	r1, #0
 800076a:	f003 f92f 	bl	80039cc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800076e:	003b      	movs	r3, r7
 8000770:	0018      	movs	r0, r3
 8000772:	2318      	movs	r3, #24
 8000774:	001a      	movs	r2, r3
 8000776:	2100      	movs	r1, #0
 8000778:	f003 f928 	bl	80039cc <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800077c:	4b27      	ldr	r3, [pc, #156]	@ (800081c <SystemClock_Config+0xd4>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	4a27      	ldr	r2, [pc, #156]	@ (8000820 <SystemClock_Config+0xd8>)
 8000782:	401a      	ands	r2, r3
 8000784:	4b25      	ldr	r3, [pc, #148]	@ (800081c <SystemClock_Config+0xd4>)
 8000786:	2180      	movs	r1, #128	@ 0x80
 8000788:	0109      	lsls	r1, r1, #4
 800078a:	430a      	orrs	r2, r1
 800078c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800078e:	0021      	movs	r1, r4
 8000790:	187b      	adds	r3, r7, r1
 8000792:	2210      	movs	r2, #16
 8000794:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000796:	187b      	adds	r3, r7, r1
 8000798:	2201      	movs	r2, #1
 800079a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800079c:	187b      	adds	r3, r7, r1
 800079e:	2200      	movs	r2, #0
 80007a0:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80007a2:	187b      	adds	r3, r7, r1
 80007a4:	22a0      	movs	r2, #160	@ 0xa0
 80007a6:	0212      	lsls	r2, r2, #8
 80007a8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007aa:	187b      	adds	r3, r7, r1
 80007ac:	2200      	movs	r2, #0
 80007ae:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007b0:	187b      	adds	r3, r7, r1
 80007b2:	0018      	movs	r0, r3
 80007b4:	f001 fbe8 	bl	8001f88 <HAL_RCC_OscConfig>
 80007b8:	1e03      	subs	r3, r0, #0
 80007ba:	d001      	beq.n	80007c0 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80007bc:	f000 f9ac 	bl	8000b18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007c0:	2118      	movs	r1, #24
 80007c2:	187b      	adds	r3, r7, r1
 80007c4:	220f      	movs	r2, #15
 80007c6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80007c8:	187b      	adds	r3, r7, r1
 80007ca:	2200      	movs	r2, #0
 80007cc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007ce:	187b      	adds	r3, r7, r1
 80007d0:	2200      	movs	r2, #0
 80007d2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007d4:	187b      	adds	r3, r7, r1
 80007d6:	2200      	movs	r2, #0
 80007d8:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007da:	187b      	adds	r3, r7, r1
 80007dc:	2200      	movs	r2, #0
 80007de:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007e0:	187b      	adds	r3, r7, r1
 80007e2:	2100      	movs	r1, #0
 80007e4:	0018      	movs	r0, r3
 80007e6:	f001 ff4b 	bl	8002680 <HAL_RCC_ClockConfig>
 80007ea:	1e03      	subs	r3, r0, #0
 80007ec:	d001      	beq.n	80007f2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80007ee:	f000 f993 	bl	8000b18 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_LPUART1;
 80007f2:	003b      	movs	r3, r7
 80007f4:	2206      	movs	r2, #6
 80007f6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80007f8:	003b      	movs	r3, r7
 80007fa:	2200      	movs	r2, #0
 80007fc:	609a      	str	r2, [r3, #8]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80007fe:	003b      	movs	r3, r7
 8000800:	2200      	movs	r2, #0
 8000802:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000804:	003b      	movs	r3, r7
 8000806:	0018      	movs	r0, r3
 8000808:	f002 f93e 	bl	8002a88 <HAL_RCCEx_PeriphCLKConfig>
 800080c:	1e03      	subs	r3, r0, #0
 800080e:	d001      	beq.n	8000814 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000810:	f000 f982 	bl	8000b18 <Error_Handler>
  }
}
 8000814:	46c0      	nop			@ (mov r8, r8)
 8000816:	46bd      	mov	sp, r7
 8000818:	b019      	add	sp, #100	@ 0x64
 800081a:	bd90      	pop	{r4, r7, pc}
 800081c:	40007000 	.word	0x40007000
 8000820:	ffffe7ff 	.word	0xffffe7ff

08000824 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800082a:	003b      	movs	r3, r7
 800082c:	0018      	movs	r0, r3
 800082e:	2308      	movs	r3, #8
 8000830:	001a      	movs	r2, r3
 8000832:	2100      	movs	r1, #0
 8000834:	f003 f8ca 	bl	80039cc <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000838:	4b44      	ldr	r3, [pc, #272]	@ (800094c <MX_ADC_Init+0x128>)
 800083a:	4a45      	ldr	r2, [pc, #276]	@ (8000950 <MX_ADC_Init+0x12c>)
 800083c:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 800083e:	4b43      	ldr	r3, [pc, #268]	@ (800094c <MX_ADC_Init+0x128>)
 8000840:	2200      	movs	r2, #0
 8000842:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000844:	4b41      	ldr	r3, [pc, #260]	@ (800094c <MX_ADC_Init+0x128>)
 8000846:	22c0      	movs	r2, #192	@ 0xc0
 8000848:	0612      	lsls	r2, r2, #24
 800084a:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 800084c:	4b3f      	ldr	r3, [pc, #252]	@ (800094c <MX_ADC_Init+0x128>)
 800084e:	2200      	movs	r2, #0
 8000850:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000852:	4b3e      	ldr	r3, [pc, #248]	@ (800094c <MX_ADC_Init+0x128>)
 8000854:	2200      	movs	r2, #0
 8000856:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000858:	4b3c      	ldr	r3, [pc, #240]	@ (800094c <MX_ADC_Init+0x128>)
 800085a:	2201      	movs	r2, #1
 800085c:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800085e:	4b3b      	ldr	r3, [pc, #236]	@ (800094c <MX_ADC_Init+0x128>)
 8000860:	2200      	movs	r2, #0
 8000862:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000864:	4b39      	ldr	r3, [pc, #228]	@ (800094c <MX_ADC_Init+0x128>)
 8000866:	2220      	movs	r2, #32
 8000868:	2100      	movs	r1, #0
 800086a:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800086c:	4b37      	ldr	r3, [pc, #220]	@ (800094c <MX_ADC_Init+0x128>)
 800086e:	2221      	movs	r2, #33	@ 0x21
 8000870:	2100      	movs	r1, #0
 8000872:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000874:	4b35      	ldr	r3, [pc, #212]	@ (800094c <MX_ADC_Init+0x128>)
 8000876:	2200      	movs	r2, #0
 8000878:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800087a:	4b34      	ldr	r3, [pc, #208]	@ (800094c <MX_ADC_Init+0x128>)
 800087c:	22c2      	movs	r2, #194	@ 0xc2
 800087e:	32ff      	adds	r2, #255	@ 0xff
 8000880:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.DMAContinuousRequests = ENABLE;
 8000882:	4b32      	ldr	r3, [pc, #200]	@ (800094c <MX_ADC_Init+0x128>)
 8000884:	222c      	movs	r2, #44	@ 0x2c
 8000886:	2101      	movs	r1, #1
 8000888:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800088a:	4b30      	ldr	r3, [pc, #192]	@ (800094c <MX_ADC_Init+0x128>)
 800088c:	2204      	movs	r2, #4
 800088e:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000890:	4b2e      	ldr	r3, [pc, #184]	@ (800094c <MX_ADC_Init+0x128>)
 8000892:	2200      	movs	r2, #0
 8000894:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000896:	4b2d      	ldr	r3, [pc, #180]	@ (800094c <MX_ADC_Init+0x128>)
 8000898:	2200      	movs	r2, #0
 800089a:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 800089c:	4b2b      	ldr	r3, [pc, #172]	@ (800094c <MX_ADC_Init+0x128>)
 800089e:	2201      	movs	r2, #1
 80008a0:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80008a2:	4b2a      	ldr	r3, [pc, #168]	@ (800094c <MX_ADC_Init+0x128>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80008a8:	4b28      	ldr	r3, [pc, #160]	@ (800094c <MX_ADC_Init+0x128>)
 80008aa:	0018      	movs	r0, r3
 80008ac:	f000 fb50 	bl	8000f50 <HAL_ADC_Init>
 80008b0:	1e03      	subs	r3, r0, #0
 80008b2:	d001      	beq.n	80008b8 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 80008b4:	f000 f930 	bl	8000b18 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80008b8:	003b      	movs	r3, r7
 80008ba:	2201      	movs	r2, #1
 80008bc:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80008be:	003b      	movs	r3, r7
 80008c0:	2280      	movs	r2, #128	@ 0x80
 80008c2:	0152      	lsls	r2, r2, #5
 80008c4:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80008c6:	003a      	movs	r2, r7
 80008c8:	4b20      	ldr	r3, [pc, #128]	@ (800094c <MX_ADC_Init+0x128>)
 80008ca:	0011      	movs	r1, r2
 80008cc:	0018      	movs	r0, r3
 80008ce:	f000 fda5 	bl	800141c <HAL_ADC_ConfigChannel>
 80008d2:	1e03      	subs	r3, r0, #0
 80008d4:	d001      	beq.n	80008da <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 80008d6:	f000 f91f 	bl	8000b18 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80008da:	003b      	movs	r3, r7
 80008dc:	4a1d      	ldr	r2, [pc, #116]	@ (8000954 <MX_ADC_Init+0x130>)
 80008de:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80008e0:	003a      	movs	r2, r7
 80008e2:	4b1a      	ldr	r3, [pc, #104]	@ (800094c <MX_ADC_Init+0x128>)
 80008e4:	0011      	movs	r1, r2
 80008e6:	0018      	movs	r0, r3
 80008e8:	f000 fd98 	bl	800141c <HAL_ADC_ConfigChannel>
 80008ec:	1e03      	subs	r3, r0, #0
 80008ee:	d001      	beq.n	80008f4 <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 80008f0:	f000 f912 	bl	8000b18 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80008f4:	003b      	movs	r3, r7
 80008f6:	4a18      	ldr	r2, [pc, #96]	@ (8000958 <MX_ADC_Init+0x134>)
 80008f8:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80008fa:	003a      	movs	r2, r7
 80008fc:	4b13      	ldr	r3, [pc, #76]	@ (800094c <MX_ADC_Init+0x128>)
 80008fe:	0011      	movs	r1, r2
 8000900:	0018      	movs	r0, r3
 8000902:	f000 fd8b 	bl	800141c <HAL_ADC_ConfigChannel>
 8000906:	1e03      	subs	r3, r0, #0
 8000908:	d001      	beq.n	800090e <MX_ADC_Init+0xea>
  {
    Error_Handler();
 800090a:	f000 f905 	bl	8000b18 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800090e:	003b      	movs	r3, r7
 8000910:	4a12      	ldr	r2, [pc, #72]	@ (800095c <MX_ADC_Init+0x138>)
 8000912:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000914:	003a      	movs	r2, r7
 8000916:	4b0d      	ldr	r3, [pc, #52]	@ (800094c <MX_ADC_Init+0x128>)
 8000918:	0011      	movs	r1, r2
 800091a:	0018      	movs	r0, r3
 800091c:	f000 fd7e 	bl	800141c <HAL_ADC_ConfigChannel>
 8000920:	1e03      	subs	r3, r0, #0
 8000922:	d001      	beq.n	8000928 <MX_ADC_Init+0x104>
  {
    Error_Handler();
 8000924:	f000 f8f8 	bl	8000b18 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000928:	003b      	movs	r3, r7
 800092a:	4a0d      	ldr	r2, [pc, #52]	@ (8000960 <MX_ADC_Init+0x13c>)
 800092c:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800092e:	003a      	movs	r2, r7
 8000930:	4b06      	ldr	r3, [pc, #24]	@ (800094c <MX_ADC_Init+0x128>)
 8000932:	0011      	movs	r1, r2
 8000934:	0018      	movs	r0, r3
 8000936:	f000 fd71 	bl	800141c <HAL_ADC_ConfigChannel>
 800093a:	1e03      	subs	r3, r0, #0
 800093c:	d001      	beq.n	8000942 <MX_ADC_Init+0x11e>
  {
    Error_Handler();
 800093e:	f000 f8eb 	bl	8000b18 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000942:	46c0      	nop			@ (mov r8, r8)
 8000944:	46bd      	mov	sp, r7
 8000946:	b002      	add	sp, #8
 8000948:	bd80      	pop	{r7, pc}
 800094a:	46c0      	nop			@ (mov r8, r8)
 800094c:	20000078 	.word	0x20000078
 8000950:	40012400 	.word	0x40012400
 8000954:	04000002 	.word	0x04000002
 8000958:	10000010 	.word	0x10000010
 800095c:	14000020 	.word	0x14000020
 8000960:	18000040 	.word	0x18000040

08000964 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000968:	4b13      	ldr	r3, [pc, #76]	@ (80009b8 <MX_LPUART1_UART_Init+0x54>)
 800096a:	4a14      	ldr	r2, [pc, #80]	@ (80009bc <MX_LPUART1_UART_Init+0x58>)
 800096c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800096e:	4b12      	ldr	r3, [pc, #72]	@ (80009b8 <MX_LPUART1_UART_Init+0x54>)
 8000970:	22e1      	movs	r2, #225	@ 0xe1
 8000972:	0252      	lsls	r2, r2, #9
 8000974:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000976:	4b10      	ldr	r3, [pc, #64]	@ (80009b8 <MX_LPUART1_UART_Init+0x54>)
 8000978:	2200      	movs	r2, #0
 800097a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800097c:	4b0e      	ldr	r3, [pc, #56]	@ (80009b8 <MX_LPUART1_UART_Init+0x54>)
 800097e:	2200      	movs	r2, #0
 8000980:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000982:	4b0d      	ldr	r3, [pc, #52]	@ (80009b8 <MX_LPUART1_UART_Init+0x54>)
 8000984:	2200      	movs	r2, #0
 8000986:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000988:	4b0b      	ldr	r3, [pc, #44]	@ (80009b8 <MX_LPUART1_UART_Init+0x54>)
 800098a:	220c      	movs	r2, #12
 800098c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800098e:	4b0a      	ldr	r3, [pc, #40]	@ (80009b8 <MX_LPUART1_UART_Init+0x54>)
 8000990:	2200      	movs	r2, #0
 8000992:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000994:	4b08      	ldr	r3, [pc, #32]	@ (80009b8 <MX_LPUART1_UART_Init+0x54>)
 8000996:	2200      	movs	r2, #0
 8000998:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800099a:	4b07      	ldr	r3, [pc, #28]	@ (80009b8 <MX_LPUART1_UART_Init+0x54>)
 800099c:	2200      	movs	r2, #0
 800099e:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80009a0:	4b05      	ldr	r3, [pc, #20]	@ (80009b8 <MX_LPUART1_UART_Init+0x54>)
 80009a2:	0018      	movs	r0, r3
 80009a4:	f002 f99c 	bl	8002ce0 <HAL_UART_Init>
 80009a8:	1e03      	subs	r3, r0, #0
 80009aa:	d001      	beq.n	80009b0 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 80009ac:	f000 f8b4 	bl	8000b18 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80009b0:	46c0      	nop			@ (mov r8, r8)
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	46c0      	nop			@ (mov r8, r8)
 80009b8:	2000011c 	.word	0x2000011c
 80009bc:	40004800 	.word	0x40004800

080009c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009c4:	4b14      	ldr	r3, [pc, #80]	@ (8000a18 <MX_USART2_UART_Init+0x58>)
 80009c6:	4a15      	ldr	r2, [pc, #84]	@ (8000a1c <MX_USART2_UART_Init+0x5c>)
 80009c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 80009ca:	4b13      	ldr	r3, [pc, #76]	@ (8000a18 <MX_USART2_UART_Init+0x58>)
 80009cc:	2296      	movs	r2, #150	@ 0x96
 80009ce:	01d2      	lsls	r2, r2, #7
 80009d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009d2:	4b11      	ldr	r3, [pc, #68]	@ (8000a18 <MX_USART2_UART_Init+0x58>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000a18 <MX_USART2_UART_Init+0x58>)
 80009da:	2200      	movs	r2, #0
 80009dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009de:	4b0e      	ldr	r3, [pc, #56]	@ (8000a18 <MX_USART2_UART_Init+0x58>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000a18 <MX_USART2_UART_Init+0x58>)
 80009e6:	220c      	movs	r2, #12
 80009e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000a18 <MX_USART2_UART_Init+0x58>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009f0:	4b09      	ldr	r3, [pc, #36]	@ (8000a18 <MX_USART2_UART_Init+0x58>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009f6:	4b08      	ldr	r3, [pc, #32]	@ (8000a18 <MX_USART2_UART_Init+0x58>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009fc:	4b06      	ldr	r3, [pc, #24]	@ (8000a18 <MX_USART2_UART_Init+0x58>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a02:	4b05      	ldr	r3, [pc, #20]	@ (8000a18 <MX_USART2_UART_Init+0x58>)
 8000a04:	0018      	movs	r0, r3
 8000a06:	f002 f96b 	bl	8002ce0 <HAL_UART_Init>
 8000a0a:	1e03      	subs	r3, r0, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000a0e:	f000 f883 	bl	8000b18 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a12:	46c0      	nop			@ (mov r8, r8)
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	200001a4 	.word	0x200001a4
 8000a1c:	40004400 	.word	0x40004400

08000a20 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a26:	4b0c      	ldr	r3, [pc, #48]	@ (8000a58 <MX_DMA_Init+0x38>)
 8000a28:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a2a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a58 <MX_DMA_Init+0x38>)
 8000a2c:	2101      	movs	r1, #1
 8000a2e:	430a      	orrs	r2, r1
 8000a30:	631a      	str	r2, [r3, #48]	@ 0x30
 8000a32:	4b09      	ldr	r3, [pc, #36]	@ (8000a58 <MX_DMA_Init+0x38>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a36:	2201      	movs	r2, #1
 8000a38:	4013      	ands	r3, r2
 8000a3a:	607b      	str	r3, [r7, #4]
 8000a3c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000a3e:	2200      	movs	r2, #0
 8000a40:	2100      	movs	r1, #0
 8000a42:	2009      	movs	r0, #9
 8000a44:	f000 ff28 	bl	8001898 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000a48:	2009      	movs	r0, #9
 8000a4a:	f000 ff3a 	bl	80018c2 <HAL_NVIC_EnableIRQ>

}
 8000a4e:	46c0      	nop			@ (mov r8, r8)
 8000a50:	46bd      	mov	sp, r7
 8000a52:	b002      	add	sp, #8
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	46c0      	nop			@ (mov r8, r8)
 8000a58:	40021000 	.word	0x40021000

08000a5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a5c:	b590      	push	{r4, r7, lr}
 8000a5e:	b089      	sub	sp, #36	@ 0x24
 8000a60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a62:	240c      	movs	r4, #12
 8000a64:	193b      	adds	r3, r7, r4
 8000a66:	0018      	movs	r0, r3
 8000a68:	2314      	movs	r3, #20
 8000a6a:	001a      	movs	r2, r3
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	f002 ffad 	bl	80039cc <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a72:	4b27      	ldr	r3, [pc, #156]	@ (8000b10 <MX_GPIO_Init+0xb4>)
 8000a74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a76:	4b26      	ldr	r3, [pc, #152]	@ (8000b10 <MX_GPIO_Init+0xb4>)
 8000a78:	2101      	movs	r1, #1
 8000a7a:	430a      	orrs	r2, r1
 8000a7c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a7e:	4b24      	ldr	r3, [pc, #144]	@ (8000b10 <MX_GPIO_Init+0xb4>)
 8000a80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a82:	2201      	movs	r2, #1
 8000a84:	4013      	ands	r3, r2
 8000a86:	60bb      	str	r3, [r7, #8]
 8000a88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a8a:	4b21      	ldr	r3, [pc, #132]	@ (8000b10 <MX_GPIO_Init+0xb4>)
 8000a8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a8e:	4b20      	ldr	r3, [pc, #128]	@ (8000b10 <MX_GPIO_Init+0xb4>)
 8000a90:	2102      	movs	r1, #2
 8000a92:	430a      	orrs	r2, r1
 8000a94:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a96:	4b1e      	ldr	r3, [pc, #120]	@ (8000b10 <MX_GPIO_Init+0xb4>)
 8000a98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a9a:	2202      	movs	r2, #2
 8000a9c:	4013      	ands	r3, r2
 8000a9e:	607b      	str	r3, [r7, #4]
 8000aa0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NReset_GPIO_Port, NReset_Pin, GPIO_PIN_RESET);
 8000aa2:	23a0      	movs	r3, #160	@ 0xa0
 8000aa4:	05db      	lsls	r3, r3, #23
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	2180      	movs	r1, #128	@ 0x80
 8000aaa:	0018      	movs	r0, r3
 8000aac:	f001 fa4e 	bl	8001f4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Pin|GPIO_J9_Pin|Switch1_Pin|Switch2_Pin, GPIO_PIN_RESET);
 8000ab0:	4b18      	ldr	r3, [pc, #96]	@ (8000b14 <MX_GPIO_Init+0xb8>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	213a      	movs	r1, #58	@ 0x3a
 8000ab6:	0018      	movs	r0, r3
 8000ab8:	f001 fa48 	bl	8001f4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : NReset_Pin */
  GPIO_InitStruct.Pin = NReset_Pin;
 8000abc:	193b      	adds	r3, r7, r4
 8000abe:	2280      	movs	r2, #128	@ 0x80
 8000ac0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ac2:	193b      	adds	r3, r7, r4
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac8:	193b      	adds	r3, r7, r4
 8000aca:	2200      	movs	r2, #0
 8000acc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ace:	193b      	adds	r3, r7, r4
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(NReset_GPIO_Port, &GPIO_InitStruct);
 8000ad4:	193a      	adds	r2, r7, r4
 8000ad6:	23a0      	movs	r3, #160	@ 0xa0
 8000ad8:	05db      	lsls	r3, r3, #23
 8000ada:	0011      	movs	r1, r2
 8000adc:	0018      	movs	r0, r3
 8000ade:	f001 f8c7 	bl	8001c70 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin GPIO_J9_Pin Switch1_Pin Switch2_Pin */
  GPIO_InitStruct.Pin = LED_Pin|GPIO_J9_Pin|Switch1_Pin|Switch2_Pin;
 8000ae2:	0021      	movs	r1, r4
 8000ae4:	187b      	adds	r3, r7, r1
 8000ae6:	223a      	movs	r2, #58	@ 0x3a
 8000ae8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aea:	187b      	adds	r3, r7, r1
 8000aec:	2201      	movs	r2, #1
 8000aee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af0:	187b      	adds	r3, r7, r1
 8000af2:	2200      	movs	r2, #0
 8000af4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af6:	187b      	adds	r3, r7, r1
 8000af8:	2200      	movs	r2, #0
 8000afa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000afc:	187b      	adds	r3, r7, r1
 8000afe:	4a05      	ldr	r2, [pc, #20]	@ (8000b14 <MX_GPIO_Init+0xb8>)
 8000b00:	0019      	movs	r1, r3
 8000b02:	0010      	movs	r0, r2
 8000b04:	f001 f8b4 	bl	8001c70 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b08:	46c0      	nop			@ (mov r8, r8)
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	b009      	add	sp, #36	@ 0x24
 8000b0e:	bd90      	pop	{r4, r7, pc}
 8000b10:	40021000 	.word	0x40021000
 8000b14:	50000400 	.word	0x50000400

08000b18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b1c:	b672      	cpsid	i
}
 8000b1e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b20:	46c0      	nop			@ (mov r8, r8)
 8000b22:	e7fd      	b.n	8000b20 <Error_Handler+0x8>

08000b24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b28:	4b07      	ldr	r3, [pc, #28]	@ (8000b48 <HAL_MspInit+0x24>)
 8000b2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b2c:	4b06      	ldr	r3, [pc, #24]	@ (8000b48 <HAL_MspInit+0x24>)
 8000b2e:	2101      	movs	r1, #1
 8000b30:	430a      	orrs	r2, r1
 8000b32:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b34:	4b04      	ldr	r3, [pc, #16]	@ (8000b48 <HAL_MspInit+0x24>)
 8000b36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000b38:	4b03      	ldr	r3, [pc, #12]	@ (8000b48 <HAL_MspInit+0x24>)
 8000b3a:	2180      	movs	r1, #128	@ 0x80
 8000b3c:	0549      	lsls	r1, r1, #21
 8000b3e:	430a      	orrs	r2, r1
 8000b40:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b42:	46c0      	nop			@ (mov r8, r8)
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	40021000 	.word	0x40021000

08000b4c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000b4c:	b590      	push	{r4, r7, lr}
 8000b4e:	b089      	sub	sp, #36	@ 0x24
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b54:	240c      	movs	r4, #12
 8000b56:	193b      	adds	r3, r7, r4
 8000b58:	0018      	movs	r0, r3
 8000b5a:	2314      	movs	r3, #20
 8000b5c:	001a      	movs	r2, r3
 8000b5e:	2100      	movs	r1, #0
 8000b60:	f002 ff34 	bl	80039cc <memset>
  if(hadc->Instance==ADC1)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a2a      	ldr	r2, [pc, #168]	@ (8000c14 <HAL_ADC_MspInit+0xc8>)
 8000b6a:	4293      	cmp	r3, r2
 8000b6c:	d14e      	bne.n	8000c0c <HAL_ADC_MspInit+0xc0>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000b6e:	4b2a      	ldr	r3, [pc, #168]	@ (8000c18 <HAL_ADC_MspInit+0xcc>)
 8000b70:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b72:	4b29      	ldr	r3, [pc, #164]	@ (8000c18 <HAL_ADC_MspInit+0xcc>)
 8000b74:	2180      	movs	r1, #128	@ 0x80
 8000b76:	0089      	lsls	r1, r1, #2
 8000b78:	430a      	orrs	r2, r1
 8000b7a:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b7c:	4b26      	ldr	r3, [pc, #152]	@ (8000c18 <HAL_ADC_MspInit+0xcc>)
 8000b7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b80:	4b25      	ldr	r3, [pc, #148]	@ (8000c18 <HAL_ADC_MspInit+0xcc>)
 8000b82:	2101      	movs	r1, #1
 8000b84:	430a      	orrs	r2, r1
 8000b86:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000b88:	4b23      	ldr	r3, [pc, #140]	@ (8000c18 <HAL_ADC_MspInit+0xcc>)
 8000b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	4013      	ands	r3, r2
 8000b90:	60bb      	str	r3, [r7, #8]
 8000b92:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC_IN1
    PA4     ------> ADC_IN4
    PA5     ------> ADC_IN5
    PA6     ------> ADC_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 8000b94:	193b      	adds	r3, r7, r4
 8000b96:	2273      	movs	r2, #115	@ 0x73
 8000b98:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b9a:	193b      	adds	r3, r7, r4
 8000b9c:	2203      	movs	r2, #3
 8000b9e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba0:	193b      	adds	r3, r7, r4
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ba6:	193a      	adds	r2, r7, r4
 8000ba8:	23a0      	movs	r3, #160	@ 0xa0
 8000baa:	05db      	lsls	r3, r3, #23
 8000bac:	0011      	movs	r1, r2
 8000bae:	0018      	movs	r0, r3
 8000bb0:	f001 f85e 	bl	8001c70 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8000bb4:	4b19      	ldr	r3, [pc, #100]	@ (8000c1c <HAL_ADC_MspInit+0xd0>)
 8000bb6:	4a1a      	ldr	r2, [pc, #104]	@ (8000c20 <HAL_ADC_MspInit+0xd4>)
 8000bb8:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Request = DMA_REQUEST_0;
 8000bba:	4b18      	ldr	r3, [pc, #96]	@ (8000c1c <HAL_ADC_MspInit+0xd0>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000bc0:	4b16      	ldr	r3, [pc, #88]	@ (8000c1c <HAL_ADC_MspInit+0xd0>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8000bc6:	4b15      	ldr	r3, [pc, #84]	@ (8000c1c <HAL_ADC_MspInit+0xd0>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8000bcc:	4b13      	ldr	r3, [pc, #76]	@ (8000c1c <HAL_ADC_MspInit+0xd0>)
 8000bce:	2280      	movs	r2, #128	@ 0x80
 8000bd0:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000bd2:	4b12      	ldr	r3, [pc, #72]	@ (8000c1c <HAL_ADC_MspInit+0xd0>)
 8000bd4:	2280      	movs	r2, #128	@ 0x80
 8000bd6:	0052      	lsls	r2, r2, #1
 8000bd8:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000bda:	4b10      	ldr	r3, [pc, #64]	@ (8000c1c <HAL_ADC_MspInit+0xd0>)
 8000bdc:	2280      	movs	r2, #128	@ 0x80
 8000bde:	00d2      	lsls	r2, r2, #3
 8000be0:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8000be2:	4b0e      	ldr	r3, [pc, #56]	@ (8000c1c <HAL_ADC_MspInit+0xd0>)
 8000be4:	2220      	movs	r2, #32
 8000be6:	61da      	str	r2, [r3, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000be8:	4b0c      	ldr	r3, [pc, #48]	@ (8000c1c <HAL_ADC_MspInit+0xd0>)
 8000bea:	2280      	movs	r2, #128	@ 0x80
 8000bec:	0152      	lsls	r2, r2, #5
 8000bee:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000bf0:	4b0a      	ldr	r3, [pc, #40]	@ (8000c1c <HAL_ADC_MspInit+0xd0>)
 8000bf2:	0018      	movs	r0, r3
 8000bf4:	f000 fe82 	bl	80018fc <HAL_DMA_Init>
 8000bf8:	1e03      	subs	r3, r0, #0
 8000bfa:	d001      	beq.n	8000c00 <HAL_ADC_MspInit+0xb4>
    {
      Error_Handler();
 8000bfc:	f7ff ff8c 	bl	8000b18 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	4a06      	ldr	r2, [pc, #24]	@ (8000c1c <HAL_ADC_MspInit+0xd0>)
 8000c04:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000c06:	4b05      	ldr	r3, [pc, #20]	@ (8000c1c <HAL_ADC_MspInit+0xd0>)
 8000c08:	687a      	ldr	r2, [r7, #4]
 8000c0a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000c0c:	46c0      	nop			@ (mov r8, r8)
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	b009      	add	sp, #36	@ 0x24
 8000c12:	bd90      	pop	{r4, r7, pc}
 8000c14:	40012400 	.word	0x40012400
 8000c18:	40021000 	.word	0x40021000
 8000c1c:	200000d4 	.word	0x200000d4
 8000c20:	40020008 	.word	0x40020008

08000c24 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c24:	b590      	push	{r4, r7, lr}
 8000c26:	b08b      	sub	sp, #44	@ 0x2c
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c2c:	2414      	movs	r4, #20
 8000c2e:	193b      	adds	r3, r7, r4
 8000c30:	0018      	movs	r0, r3
 8000c32:	2314      	movs	r3, #20
 8000c34:	001a      	movs	r2, r3
 8000c36:	2100      	movs	r1, #0
 8000c38:	f002 fec8 	bl	80039cc <memset>
  if(huart->Instance==LPUART1)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a30      	ldr	r2, [pc, #192]	@ (8000d04 <HAL_UART_MspInit+0xe0>)
 8000c42:	4293      	cmp	r3, r2
 8000c44:	d12a      	bne.n	8000c9c <HAL_UART_MspInit+0x78>
  {
    /* USER CODE BEGIN LPUART1_MspInit 0 */

    /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000c46:	4b30      	ldr	r3, [pc, #192]	@ (8000d08 <HAL_UART_MspInit+0xe4>)
 8000c48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000c4a:	4b2f      	ldr	r3, [pc, #188]	@ (8000d08 <HAL_UART_MspInit+0xe4>)
 8000c4c:	2180      	movs	r1, #128	@ 0x80
 8000c4e:	02c9      	lsls	r1, r1, #11
 8000c50:	430a      	orrs	r2, r1
 8000c52:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c54:	4b2c      	ldr	r3, [pc, #176]	@ (8000d08 <HAL_UART_MspInit+0xe4>)
 8000c56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000c58:	4b2b      	ldr	r3, [pc, #172]	@ (8000d08 <HAL_UART_MspInit+0xe4>)
 8000c5a:	2101      	movs	r1, #1
 8000c5c:	430a      	orrs	r2, r1
 8000c5e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000c60:	4b29      	ldr	r3, [pc, #164]	@ (8000d08 <HAL_UART_MspInit+0xe4>)
 8000c62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c64:	2201      	movs	r2, #1
 8000c66:	4013      	ands	r3, r2
 8000c68:	613b      	str	r3, [r7, #16]
 8000c6a:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c6c:	0021      	movs	r1, r4
 8000c6e:	187b      	adds	r3, r7, r1
 8000c70:	220c      	movs	r2, #12
 8000c72:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c74:	187b      	adds	r3, r7, r1
 8000c76:	2202      	movs	r2, #2
 8000c78:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7a:	187b      	adds	r3, r7, r1
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c80:	187b      	adds	r3, r7, r1
 8000c82:	2203      	movs	r2, #3
 8000c84:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 8000c86:	187b      	adds	r3, r7, r1
 8000c88:	2206      	movs	r2, #6
 8000c8a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c8c:	187a      	adds	r2, r7, r1
 8000c8e:	23a0      	movs	r3, #160	@ 0xa0
 8000c90:	05db      	lsls	r3, r3, #23
 8000c92:	0011      	movs	r1, r2
 8000c94:	0018      	movs	r0, r3
 8000c96:	f000 ffeb 	bl	8001c70 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c9a:	e02f      	b.n	8000cfc <HAL_UART_MspInit+0xd8>
  else if(huart->Instance==USART2)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a1a      	ldr	r2, [pc, #104]	@ (8000d0c <HAL_UART_MspInit+0xe8>)
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d12a      	bne.n	8000cfc <HAL_UART_MspInit+0xd8>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ca6:	4b18      	ldr	r3, [pc, #96]	@ (8000d08 <HAL_UART_MspInit+0xe4>)
 8000ca8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000caa:	4b17      	ldr	r3, [pc, #92]	@ (8000d08 <HAL_UART_MspInit+0xe4>)
 8000cac:	2180      	movs	r1, #128	@ 0x80
 8000cae:	0289      	lsls	r1, r1, #10
 8000cb0:	430a      	orrs	r2, r1
 8000cb2:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb4:	4b14      	ldr	r3, [pc, #80]	@ (8000d08 <HAL_UART_MspInit+0xe4>)
 8000cb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000cb8:	4b13      	ldr	r3, [pc, #76]	@ (8000d08 <HAL_UART_MspInit+0xe4>)
 8000cba:	2101      	movs	r1, #1
 8000cbc:	430a      	orrs	r2, r1
 8000cbe:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000cc0:	4b11      	ldr	r3, [pc, #68]	@ (8000d08 <HAL_UART_MspInit+0xe4>)
 8000cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	4013      	ands	r3, r2
 8000cc8:	60fb      	str	r3, [r7, #12]
 8000cca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000ccc:	2114      	movs	r1, #20
 8000cce:	187b      	adds	r3, r7, r1
 8000cd0:	22c0      	movs	r2, #192	@ 0xc0
 8000cd2:	00d2      	lsls	r2, r2, #3
 8000cd4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd6:	187b      	adds	r3, r7, r1
 8000cd8:	2202      	movs	r2, #2
 8000cda:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cdc:	187b      	adds	r3, r7, r1
 8000cde:	2200      	movs	r2, #0
 8000ce0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ce2:	187b      	adds	r3, r7, r1
 8000ce4:	2203      	movs	r2, #3
 8000ce6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000ce8:	187b      	adds	r3, r7, r1
 8000cea:	2204      	movs	r2, #4
 8000cec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cee:	187a      	adds	r2, r7, r1
 8000cf0:	23a0      	movs	r3, #160	@ 0xa0
 8000cf2:	05db      	lsls	r3, r3, #23
 8000cf4:	0011      	movs	r1, r2
 8000cf6:	0018      	movs	r0, r3
 8000cf8:	f000 ffba 	bl	8001c70 <HAL_GPIO_Init>
}
 8000cfc:	46c0      	nop			@ (mov r8, r8)
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	b00b      	add	sp, #44	@ 0x2c
 8000d02:	bd90      	pop	{r4, r7, pc}
 8000d04:	40004800 	.word	0x40004800
 8000d08:	40021000 	.word	0x40021000
 8000d0c:	40004400 	.word	0x40004400

08000d10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d14:	46c0      	nop			@ (mov r8, r8)
 8000d16:	e7fd      	b.n	8000d14 <NMI_Handler+0x4>

08000d18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d1c:	46c0      	nop			@ (mov r8, r8)
 8000d1e:	e7fd      	b.n	8000d1c <HardFault_Handler+0x4>

08000d20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d24:	46c0      	nop			@ (mov r8, r8)
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}

08000d2a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d2e:	46c0      	nop			@ (mov r8, r8)
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}

08000d34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d38:	f000 f8ca 	bl	8000ed0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d3c:	46c0      	nop			@ (mov r8, r8)
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
	...

08000d44 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8000d48:	4b03      	ldr	r3, [pc, #12]	@ (8000d58 <DMA1_Channel1_IRQHandler+0x14>)
 8000d4a:	0018      	movs	r0, r3
 8000d4c:	f000 feb4 	bl	8001ab8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000d50:	46c0      	nop			@ (mov r8, r8)
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	46c0      	nop			@ (mov r8, r8)
 8000d58:	200000d4 	.word	0x200000d4

08000d5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b086      	sub	sp, #24
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d64:	4a14      	ldr	r2, [pc, #80]	@ (8000db8 <_sbrk+0x5c>)
 8000d66:	4b15      	ldr	r3, [pc, #84]	@ (8000dbc <_sbrk+0x60>)
 8000d68:	1ad3      	subs	r3, r2, r3
 8000d6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d6c:	697b      	ldr	r3, [r7, #20]
 8000d6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d70:	4b13      	ldr	r3, [pc, #76]	@ (8000dc0 <_sbrk+0x64>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d102      	bne.n	8000d7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d78:	4b11      	ldr	r3, [pc, #68]	@ (8000dc0 <_sbrk+0x64>)
 8000d7a:	4a12      	ldr	r2, [pc, #72]	@ (8000dc4 <_sbrk+0x68>)
 8000d7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d7e:	4b10      	ldr	r3, [pc, #64]	@ (8000dc0 <_sbrk+0x64>)
 8000d80:	681a      	ldr	r2, [r3, #0]
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	18d3      	adds	r3, r2, r3
 8000d86:	693a      	ldr	r2, [r7, #16]
 8000d88:	429a      	cmp	r2, r3
 8000d8a:	d207      	bcs.n	8000d9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d8c:	f002 fe26 	bl	80039dc <__errno>
 8000d90:	0003      	movs	r3, r0
 8000d92:	220c      	movs	r2, #12
 8000d94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d96:	2301      	movs	r3, #1
 8000d98:	425b      	negs	r3, r3
 8000d9a:	e009      	b.n	8000db0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d9c:	4b08      	ldr	r3, [pc, #32]	@ (8000dc0 <_sbrk+0x64>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000da2:	4b07      	ldr	r3, [pc, #28]	@ (8000dc0 <_sbrk+0x64>)
 8000da4:	681a      	ldr	r2, [r3, #0]
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	18d2      	adds	r2, r2, r3
 8000daa:	4b05      	ldr	r3, [pc, #20]	@ (8000dc0 <_sbrk+0x64>)
 8000dac:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000dae:	68fb      	ldr	r3, [r7, #12]
}
 8000db0:	0018      	movs	r0, r3
 8000db2:	46bd      	mov	sp, r7
 8000db4:	b006      	add	sp, #24
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	20002000 	.word	0x20002000
 8000dbc:	00000400 	.word	0x00000400
 8000dc0:	20000238 	.word	0x20000238
 8000dc4:	20000388 	.word	0x20000388

08000dc8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dcc:	46c0      	nop			@ (mov r8, r8)
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
	...

08000dd4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000dd4:	480d      	ldr	r0, [pc, #52]	@ (8000e0c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000dd6:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000dd8:	f7ff fff6 	bl	8000dc8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ddc:	480c      	ldr	r0, [pc, #48]	@ (8000e10 <LoopForever+0x6>)
  ldr r1, =_edata
 8000dde:	490d      	ldr	r1, [pc, #52]	@ (8000e14 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000de0:	4a0d      	ldr	r2, [pc, #52]	@ (8000e18 <LoopForever+0xe>)
  movs r3, #0
 8000de2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000de4:	e002      	b.n	8000dec <LoopCopyDataInit>

08000de6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000de6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000de8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dea:	3304      	adds	r3, #4

08000dec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000df0:	d3f9      	bcc.n	8000de6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000df2:	4a0a      	ldr	r2, [pc, #40]	@ (8000e1c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000df4:	4c0a      	ldr	r4, [pc, #40]	@ (8000e20 <LoopForever+0x16>)
  movs r3, #0
 8000df6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000df8:	e001      	b.n	8000dfe <LoopFillZerobss>

08000dfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dfc:	3204      	adds	r2, #4

08000dfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e00:	d3fb      	bcc.n	8000dfa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e02:	f002 fdf1 	bl	80039e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e06:	f7ff fbef 	bl	80005e8 <main>

08000e0a <LoopForever>:

LoopForever:
    b LoopForever
 8000e0a:	e7fe      	b.n	8000e0a <LoopForever>
   ldr   r0, =_estack
 8000e0c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000e10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e14:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000e18:	08004468 	.word	0x08004468
  ldr r2, =_sbss
 8000e1c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000e20:	20000388 	.word	0x20000388

08000e24 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e24:	e7fe      	b.n	8000e24 <ADC1_COMP_IRQHandler>
	...

08000e28 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e2e:	1dfb      	adds	r3, r7, #7
 8000e30:	2200      	movs	r2, #0
 8000e32:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000e34:	4b0b      	ldr	r3, [pc, #44]	@ (8000e64 <HAL_Init+0x3c>)
 8000e36:	681a      	ldr	r2, [r3, #0]
 8000e38:	4b0a      	ldr	r3, [pc, #40]	@ (8000e64 <HAL_Init+0x3c>)
 8000e3a:	2140      	movs	r1, #64	@ 0x40
 8000e3c:	430a      	orrs	r2, r1
 8000e3e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e40:	2003      	movs	r0, #3
 8000e42:	f000 f811 	bl	8000e68 <HAL_InitTick>
 8000e46:	1e03      	subs	r3, r0, #0
 8000e48:	d003      	beq.n	8000e52 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000e4a:	1dfb      	adds	r3, r7, #7
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	701a      	strb	r2, [r3, #0]
 8000e50:	e001      	b.n	8000e56 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e52:	f7ff fe67 	bl	8000b24 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e56:	1dfb      	adds	r3, r7, #7
 8000e58:	781b      	ldrb	r3, [r3, #0]
}
 8000e5a:	0018      	movs	r0, r3
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	b002      	add	sp, #8
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	46c0      	nop			@ (mov r8, r8)
 8000e64:	40022000 	.word	0x40022000

08000e68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e68:	b590      	push	{r4, r7, lr}
 8000e6a:	b083      	sub	sp, #12
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e70:	4b14      	ldr	r3, [pc, #80]	@ (8000ec4 <HAL_InitTick+0x5c>)
 8000e72:	681c      	ldr	r4, [r3, #0]
 8000e74:	4b14      	ldr	r3, [pc, #80]	@ (8000ec8 <HAL_InitTick+0x60>)
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	0019      	movs	r1, r3
 8000e7a:	23fa      	movs	r3, #250	@ 0xfa
 8000e7c:	0098      	lsls	r0, r3, #2
 8000e7e:	f7ff f955 	bl	800012c <__udivsi3>
 8000e82:	0003      	movs	r3, r0
 8000e84:	0019      	movs	r1, r3
 8000e86:	0020      	movs	r0, r4
 8000e88:	f7ff f950 	bl	800012c <__udivsi3>
 8000e8c:	0003      	movs	r3, r0
 8000e8e:	0018      	movs	r0, r3
 8000e90:	f000 fd27 	bl	80018e2 <HAL_SYSTICK_Config>
 8000e94:	1e03      	subs	r3, r0, #0
 8000e96:	d001      	beq.n	8000e9c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000e98:	2301      	movs	r3, #1
 8000e9a:	e00f      	b.n	8000ebc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	2b03      	cmp	r3, #3
 8000ea0:	d80b      	bhi.n	8000eba <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ea2:	6879      	ldr	r1, [r7, #4]
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	425b      	negs	r3, r3
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	0018      	movs	r0, r3
 8000eac:	f000 fcf4 	bl	8001898 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000eb0:	4b06      	ldr	r3, [pc, #24]	@ (8000ecc <HAL_InitTick+0x64>)
 8000eb2:	687a      	ldr	r2, [r7, #4]
 8000eb4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	e000      	b.n	8000ebc <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000eba:	2301      	movs	r3, #1
}
 8000ebc:	0018      	movs	r0, r3
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	b003      	add	sp, #12
 8000ec2:	bd90      	pop	{r4, r7, pc}
 8000ec4:	20000000 	.word	0x20000000
 8000ec8:	20000008 	.word	0x20000008
 8000ecc:	20000004 	.word	0x20000004

08000ed0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ed4:	4b05      	ldr	r3, [pc, #20]	@ (8000eec <HAL_IncTick+0x1c>)
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	001a      	movs	r2, r3
 8000eda:	4b05      	ldr	r3, [pc, #20]	@ (8000ef0 <HAL_IncTick+0x20>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	18d2      	adds	r2, r2, r3
 8000ee0:	4b03      	ldr	r3, [pc, #12]	@ (8000ef0 <HAL_IncTick+0x20>)
 8000ee2:	601a      	str	r2, [r3, #0]
}
 8000ee4:	46c0      	nop			@ (mov r8, r8)
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	46c0      	nop			@ (mov r8, r8)
 8000eec:	20000008 	.word	0x20000008
 8000ef0:	2000023c 	.word	0x2000023c

08000ef4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ef8:	4b02      	ldr	r3, [pc, #8]	@ (8000f04 <HAL_GetTick+0x10>)
 8000efa:	681b      	ldr	r3, [r3, #0]
}
 8000efc:	0018      	movs	r0, r3
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	46c0      	nop			@ (mov r8, r8)
 8000f04:	2000023c 	.word	0x2000023c

08000f08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f10:	f7ff fff0 	bl	8000ef4 <HAL_GetTick>
 8000f14:	0003      	movs	r3, r0
 8000f16:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	3301      	adds	r3, #1
 8000f20:	d005      	beq.n	8000f2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f22:	4b0a      	ldr	r3, [pc, #40]	@ (8000f4c <HAL_Delay+0x44>)
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	001a      	movs	r2, r3
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	189b      	adds	r3, r3, r2
 8000f2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f2e:	46c0      	nop			@ (mov r8, r8)
 8000f30:	f7ff ffe0 	bl	8000ef4 <HAL_GetTick>
 8000f34:	0002      	movs	r2, r0
 8000f36:	68bb      	ldr	r3, [r7, #8]
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	68fa      	ldr	r2, [r7, #12]
 8000f3c:	429a      	cmp	r2, r3
 8000f3e:	d8f7      	bhi.n	8000f30 <HAL_Delay+0x28>
  {
  }
}
 8000f40:	46c0      	nop			@ (mov r8, r8)
 8000f42:	46c0      	nop			@ (mov r8, r8)
 8000f44:	46bd      	mov	sp, r7
 8000f46:	b004      	add	sp, #16
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	46c0      	nop			@ (mov r8, r8)
 8000f4c:	20000008 	.word	0x20000008

08000f50 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d101      	bne.n	8000f62 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	e159      	b.n	8001216 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d10a      	bne.n	8000f80 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	2250      	movs	r2, #80	@ 0x50
 8000f74:	2100      	movs	r1, #0
 8000f76:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	0018      	movs	r0, r3
 8000f7c:	f7ff fde6 	bl	8000b4c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000f84:	2210      	movs	r2, #16
 8000f86:	4013      	ands	r3, r2
 8000f88:	2b10      	cmp	r3, #16
 8000f8a:	d005      	beq.n	8000f98 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	2204      	movs	r2, #4
 8000f94:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000f96:	d00b      	beq.n	8000fb0 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000f9c:	2210      	movs	r2, #16
 8000f9e:	431a      	orrs	r2, r3
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2250      	movs	r2, #80	@ 0x50
 8000fa8:	2100      	movs	r1, #0
 8000faa:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8000fac:	2301      	movs	r3, #1
 8000fae:	e132      	b.n	8001216 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000fb4:	4a9a      	ldr	r2, [pc, #616]	@ (8001220 <HAL_ADC_Init+0x2d0>)
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	2202      	movs	r2, #2
 8000fba:	431a      	orrs	r2, r3
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	689b      	ldr	r3, [r3, #8]
 8000fc6:	2203      	movs	r2, #3
 8000fc8:	4013      	ands	r3, r2
 8000fca:	2b01      	cmp	r3, #1
 8000fcc:	d108      	bne.n	8000fe0 <HAL_ADC_Init+0x90>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	2b01      	cmp	r3, #1
 8000fda:	d101      	bne.n	8000fe0 <HAL_ADC_Init+0x90>
 8000fdc:	2301      	movs	r3, #1
 8000fde:	e000      	b.n	8000fe2 <HAL_ADC_Init+0x92>
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d149      	bne.n	800107a <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	685a      	ldr	r2, [r3, #4]
 8000fea:	23c0      	movs	r3, #192	@ 0xc0
 8000fec:	061b      	lsls	r3, r3, #24
 8000fee:	429a      	cmp	r2, r3
 8000ff0:	d00b      	beq.n	800100a <HAL_ADC_Init+0xba>
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	685a      	ldr	r2, [r3, #4]
 8000ff6:	2380      	movs	r3, #128	@ 0x80
 8000ff8:	05db      	lsls	r3, r3, #23
 8000ffa:	429a      	cmp	r2, r3
 8000ffc:	d005      	beq.n	800100a <HAL_ADC_Init+0xba>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	685a      	ldr	r2, [r3, #4]
 8001002:	2380      	movs	r3, #128	@ 0x80
 8001004:	061b      	lsls	r3, r3, #24
 8001006:	429a      	cmp	r2, r3
 8001008:	d111      	bne.n	800102e <HAL_ADC_Init+0xde>
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	691a      	ldr	r2, [r3, #16]
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	0092      	lsls	r2, r2, #2
 8001016:	0892      	lsrs	r2, r2, #2
 8001018:	611a      	str	r2, [r3, #16]
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	6919      	ldr	r1, [r3, #16]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	685a      	ldr	r2, [r3, #4]
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	430a      	orrs	r2, r1
 800102a:	611a      	str	r2, [r3, #16]
 800102c:	e014      	b.n	8001058 <HAL_ADC_Init+0x108>
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	691a      	ldr	r2, [r3, #16]
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	0092      	lsls	r2, r2, #2
 800103a:	0892      	lsrs	r2, r2, #2
 800103c:	611a      	str	r2, [r3, #16]
 800103e:	4b79      	ldr	r3, [pc, #484]	@ (8001224 <HAL_ADC_Init+0x2d4>)
 8001040:	681a      	ldr	r2, [r3, #0]
 8001042:	4b78      	ldr	r3, [pc, #480]	@ (8001224 <HAL_ADC_Init+0x2d4>)
 8001044:	4978      	ldr	r1, [pc, #480]	@ (8001228 <HAL_ADC_Init+0x2d8>)
 8001046:	400a      	ands	r2, r1
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	4b76      	ldr	r3, [pc, #472]	@ (8001224 <HAL_ADC_Init+0x2d4>)
 800104c:	6819      	ldr	r1, [r3, #0]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	685a      	ldr	r2, [r3, #4]
 8001052:	4b74      	ldr	r3, [pc, #464]	@ (8001224 <HAL_ADC_Init+0x2d4>)
 8001054:	430a      	orrs	r2, r1
 8001056:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	68da      	ldr	r2, [r3, #12]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	2118      	movs	r1, #24
 8001064:	438a      	bics	r2, r1
 8001066:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	68d9      	ldr	r1, [r3, #12]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	689a      	ldr	r2, [r3, #8]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	430a      	orrs	r2, r1
 8001078:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 800107a:	4b6a      	ldr	r3, [pc, #424]	@ (8001224 <HAL_ADC_Init+0x2d4>)
 800107c:	681a      	ldr	r2, [r3, #0]
 800107e:	4b69      	ldr	r3, [pc, #420]	@ (8001224 <HAL_ADC_Init+0x2d4>)
 8001080:	496a      	ldr	r1, [pc, #424]	@ (800122c <HAL_ADC_Init+0x2dc>)
 8001082:	400a      	ands	r2, r1
 8001084:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 8001086:	4b67      	ldr	r3, [pc, #412]	@ (8001224 <HAL_ADC_Init+0x2d4>)
 8001088:	6819      	ldr	r1, [r3, #0]
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800108e:	065a      	lsls	r2, r3, #25
 8001090:	4b64      	ldr	r3, [pc, #400]	@ (8001224 <HAL_ADC_Init+0x2d4>)
 8001092:	430a      	orrs	r2, r1
 8001094:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	689a      	ldr	r2, [r3, #8]
 800109c:	2380      	movs	r3, #128	@ 0x80
 800109e:	055b      	lsls	r3, r3, #21
 80010a0:	4013      	ands	r3, r2
 80010a2:	d108      	bne.n	80010b6 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	689a      	ldr	r2, [r3, #8]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	2180      	movs	r1, #128	@ 0x80
 80010b0:	0549      	lsls	r1, r1, #21
 80010b2:	430a      	orrs	r2, r1
 80010b4:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	68da      	ldr	r2, [r3, #12]
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	495b      	ldr	r1, [pc, #364]	@ (8001230 <HAL_ADC_Init+0x2e0>)
 80010c2:	400a      	ands	r2, r1
 80010c4:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	68d9      	ldr	r1, [r3, #12]
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	691b      	ldr	r3, [r3, #16]
 80010d4:	2b02      	cmp	r3, #2
 80010d6:	d101      	bne.n	80010dc <HAL_ADC_Init+0x18c>
 80010d8:	2304      	movs	r3, #4
 80010da:	e000      	b.n	80010de <HAL_ADC_Init+0x18e>
 80010dc:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80010de:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	2020      	movs	r0, #32
 80010e4:	5c1b      	ldrb	r3, [r3, r0]
 80010e6:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80010e8:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	202c      	movs	r0, #44	@ 0x2c
 80010ee:	5c1b      	ldrb	r3, [r3, r0]
 80010f0:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80010f2:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80010f8:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	699b      	ldr	r3, [r3, #24]
 80010fe:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8001100:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	69db      	ldr	r3, [r3, #28]
 8001106:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001108:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	430a      	orrs	r2, r1
 8001110:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001116:	23c2      	movs	r3, #194	@ 0xc2
 8001118:	33ff      	adds	r3, #255	@ 0xff
 800111a:	429a      	cmp	r2, r3
 800111c:	d00b      	beq.n	8001136 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	68d9      	ldr	r1, [r3, #12]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 800112c:	431a      	orrs	r2, r3
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	430a      	orrs	r2, r1
 8001134:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2221      	movs	r2, #33	@ 0x21
 800113a:	5c9b      	ldrb	r3, [r3, r2]
 800113c:	2b01      	cmp	r3, #1
 800113e:	d11a      	bne.n	8001176 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2220      	movs	r2, #32
 8001144:	5c9b      	ldrb	r3, [r3, r2]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d109      	bne.n	800115e <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	68da      	ldr	r2, [r3, #12]
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	2180      	movs	r1, #128	@ 0x80
 8001156:	0249      	lsls	r1, r1, #9
 8001158:	430a      	orrs	r2, r1
 800115a:	60da      	str	r2, [r3, #12]
 800115c:	e00b      	b.n	8001176 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001162:	2220      	movs	r2, #32
 8001164:	431a      	orrs	r2, r3
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800116e:	2201      	movs	r2, #1
 8001170:	431a      	orrs	r2, r3
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800117a:	2b01      	cmp	r3, #1
 800117c:	d11f      	bne.n	80011be <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	691a      	ldr	r2, [r3, #16]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	492a      	ldr	r1, [pc, #168]	@ (8001234 <HAL_ADC_Init+0x2e4>)
 800118a:	400a      	ands	r2, r1
 800118c:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	6919      	ldr	r1, [r3, #16]
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 800119c:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                              hadc->Init.Oversample.RightBitShift             |
 80011a2:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	430a      	orrs	r2, r1
 80011aa:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	691a      	ldr	r2, [r3, #16]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	2101      	movs	r1, #1
 80011b8:	430a      	orrs	r2, r1
 80011ba:	611a      	str	r2, [r3, #16]
 80011bc:	e00e      	b.n	80011dc <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	691b      	ldr	r3, [r3, #16]
 80011c4:	2201      	movs	r2, #1
 80011c6:	4013      	ands	r3, r2
 80011c8:	2b01      	cmp	r3, #1
 80011ca:	d107      	bne.n	80011dc <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	691a      	ldr	r2, [r3, #16]
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	2101      	movs	r1, #1
 80011d8:	438a      	bics	r2, r1
 80011da:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	695a      	ldr	r2, [r3, #20]
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	2107      	movs	r1, #7
 80011e8:	438a      	bics	r2, r1
 80011ea:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	6959      	ldr	r1, [r3, #20]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	430a      	orrs	r2, r1
 80011fc:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	2200      	movs	r2, #0
 8001202:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001208:	2203      	movs	r2, #3
 800120a:	4393      	bics	r3, r2
 800120c:	2201      	movs	r2, #1
 800120e:	431a      	orrs	r2, r3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	655a      	str	r2, [r3, #84]	@ 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8001214:	2300      	movs	r3, #0
}
 8001216:	0018      	movs	r0, r3
 8001218:	46bd      	mov	sp, r7
 800121a:	b002      	add	sp, #8
 800121c:	bd80      	pop	{r7, pc}
 800121e:	46c0      	nop			@ (mov r8, r8)
 8001220:	fffffefd 	.word	0xfffffefd
 8001224:	40012708 	.word	0x40012708
 8001228:	ffc3ffff 	.word	0xffc3ffff
 800122c:	fdffffff 	.word	0xfdffffff
 8001230:	fffe0219 	.word	0xfffe0219
 8001234:	fffffc03 	.word	0xfffffc03

08001238 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001238:	b590      	push	{r4, r7, lr}
 800123a:	b085      	sub	sp, #20
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001240:	230f      	movs	r3, #15
 8001242:	18fb      	adds	r3, r7, r3
 8001244:	2200      	movs	r2, #0
 8001246:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	689b      	ldr	r3, [r3, #8]
 800124e:	2204      	movs	r2, #4
 8001250:	4013      	ands	r3, r2
 8001252:	d138      	bne.n	80012c6 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2250      	movs	r2, #80	@ 0x50
 8001258:	5c9b      	ldrb	r3, [r3, r2]
 800125a:	2b01      	cmp	r3, #1
 800125c:	d101      	bne.n	8001262 <HAL_ADC_Start+0x2a>
 800125e:	2302      	movs	r3, #2
 8001260:	e038      	b.n	80012d4 <HAL_ADC_Start+0x9c>
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2250      	movs	r2, #80	@ 0x50
 8001266:	2101      	movs	r1, #1
 8001268:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	69db      	ldr	r3, [r3, #28]
 800126e:	2b01      	cmp	r3, #1
 8001270:	d007      	beq.n	8001282 <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8001272:	230f      	movs	r3, #15
 8001274:	18fc      	adds	r4, r7, r3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	0018      	movs	r0, r3
 800127a:	f000 f955 	bl	8001528 <ADC_Enable>
 800127e:	0003      	movs	r3, r0
 8001280:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001282:	230f      	movs	r3, #15
 8001284:	18fb      	adds	r3, r7, r3
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d120      	bne.n	80012ce <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001290:	4a12      	ldr	r2, [pc, #72]	@ (80012dc <HAL_ADC_Start+0xa4>)
 8001292:	4013      	ands	r3, r2
 8001294:	2280      	movs	r2, #128	@ 0x80
 8001296:	0052      	lsls	r2, r2, #1
 8001298:	431a      	orrs	r2, r3
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	2200      	movs	r2, #0
 80012a2:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2250      	movs	r2, #80	@ 0x50
 80012a8:	2100      	movs	r1, #0
 80012aa:	5499      	strb	r1, [r3, r2]

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	221c      	movs	r2, #28
 80012b2:	601a      	str	r2, [r3, #0]

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	689a      	ldr	r2, [r3, #8]
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	2104      	movs	r1, #4
 80012c0:	430a      	orrs	r2, r1
 80012c2:	609a      	str	r2, [r3, #8]
 80012c4:	e003      	b.n	80012ce <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80012c6:	230f      	movs	r3, #15
 80012c8:	18fb      	adds	r3, r7, r3
 80012ca:	2202      	movs	r2, #2
 80012cc:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 80012ce:	230f      	movs	r3, #15
 80012d0:	18fb      	adds	r3, r7, r3
 80012d2:	781b      	ldrb	r3, [r3, #0]
}
 80012d4:	0018      	movs	r0, r3
 80012d6:	46bd      	mov	sp, r7
 80012d8:	b005      	add	sp, #20
 80012da:	bd90      	pop	{r4, r7, pc}
 80012dc:	fffff0fe 	.word	0xfffff0fe

080012e0 <HAL_ADC_Start_DMA>:
  * @param  pData Destination Buffer address.
  * @param  Length Length of data to be transferred from ADC peripheral to memory (in bytes)
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80012e0:	b590      	push	{r4, r7, lr}
 80012e2:	b087      	sub	sp, #28
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	60f8      	str	r0, [r7, #12]
 80012e8:	60b9      	str	r1, [r7, #8]
 80012ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012ec:	2317      	movs	r3, #23
 80012ee:	18fb      	adds	r3, r7, r3
 80012f0:	2200      	movs	r2, #0
 80012f2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	2204      	movs	r2, #4
 80012fc:	4013      	ands	r3, r2
 80012fe:	d161      	bne.n	80013c4 <HAL_ADC_Start_DMA+0xe4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	2250      	movs	r2, #80	@ 0x50
 8001304:	5c9b      	ldrb	r3, [r3, r2]
 8001306:	2b01      	cmp	r3, #1
 8001308:	d101      	bne.n	800130e <HAL_ADC_Start_DMA+0x2e>
 800130a:	2302      	movs	r3, #2
 800130c:	e061      	b.n	80013d2 <HAL_ADC_Start_DMA+0xf2>
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	2250      	movs	r2, #80	@ 0x50
 8001312:	2101      	movs	r1, #1
 8001314:	5499      	strb	r1, [r3, r2]

    /* Enable ADC DMA mode */
    hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	68da      	ldr	r2, [r3, #12]
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	2101      	movs	r1, #1
 8001322:	430a      	orrs	r2, r1
 8001324:	60da      	str	r2, [r3, #12]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	69db      	ldr	r3, [r3, #28]
 800132a:	2b01      	cmp	r3, #1
 800132c:	d007      	beq.n	800133e <HAL_ADC_Start_DMA+0x5e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800132e:	2317      	movs	r3, #23
 8001330:	18fc      	adds	r4, r7, r3
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	0018      	movs	r0, r3
 8001336:	f000 f8f7 	bl	8001528 <ADC_Enable>
 800133a:	0003      	movs	r3, r0
 800133c:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800133e:	2417      	movs	r4, #23
 8001340:	193b      	adds	r3, r7, r4
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d141      	bne.n	80013cc <HAL_ADC_Start_DMA+0xec>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800134c:	4a23      	ldr	r2, [pc, #140]	@ (80013dc <HAL_ADC_Start_DMA+0xfc>)
 800134e:	4013      	ands	r3, r2
 8001350:	2280      	movs	r2, #128	@ 0x80
 8001352:	0052      	lsls	r2, r2, #1
 8001354:	431a      	orrs	r2, r3
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	2200      	movs	r2, #0
 800135e:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	2250      	movs	r2, #80	@ 0x50
 8001364:	2100      	movs	r1, #0
 8001366:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136c:	4a1c      	ldr	r2, [pc, #112]	@ (80013e0 <HAL_ADC_Start_DMA+0x100>)
 800136e:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001374:	4a1b      	ldr	r2, [pc, #108]	@ (80013e4 <HAL_ADC_Start_DMA+0x104>)
 8001376:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800137c:	4a1a      	ldr	r2, [pc, #104]	@ (80013e8 <HAL_ADC_Start_DMA+0x108>)
 800137e:	635a      	str	r2, [r3, #52]	@ 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	221c      	movs	r2, #28
 8001386:	601a      	str	r2, [r3, #0]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	685a      	ldr	r2, [r3, #4]
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	2110      	movs	r1, #16
 8001394:	430a      	orrs	r2, r1
 8001396:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	3340      	adds	r3, #64	@ 0x40
 80013a2:	0019      	movs	r1, r3
 80013a4:	68ba      	ldr	r2, [r7, #8]
 80013a6:	193c      	adds	r4, r7, r4
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	f000 fb1f 	bl	80019ec <HAL_DMA_Start_IT>
 80013ae:	0003      	movs	r3, r0
 80013b0:	7023      	strb	r3, [r4, #0]

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	689a      	ldr	r2, [r3, #8]
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	2104      	movs	r1, #4
 80013be:	430a      	orrs	r2, r1
 80013c0:	609a      	str	r2, [r3, #8]
 80013c2:	e003      	b.n	80013cc <HAL_ADC_Start_DMA+0xec>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80013c4:	2317      	movs	r3, #23
 80013c6:	18fb      	adds	r3, r7, r3
 80013c8:	2202      	movs	r2, #2
 80013ca:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 80013cc:	2317      	movs	r3, #23
 80013ce:	18fb      	adds	r3, r7, r3
 80013d0:	781b      	ldrb	r3, [r3, #0]
}
 80013d2:	0018      	movs	r0, r3
 80013d4:	46bd      	mov	sp, r7
 80013d6:	b007      	add	sp, #28
 80013d8:	bd90      	pop	{r4, r7, pc}
 80013da:	46c0      	nop			@ (mov r8, r8)
 80013dc:	fffff0fe 	.word	0xfffff0fe
 80013e0:	080015f9 	.word	0x080015f9
 80013e4:	080016ad 	.word	0x080016ad
 80013e8:	080016cb 	.word	0x080016cb

080013ec <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80013f4:	46c0      	nop			@ (mov r8, r8)
 80013f6:	46bd      	mov	sp, r7
 80013f8:	b002      	add	sp, #8
 80013fa:	bd80      	pop	{r7, pc}

080013fc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001404:	46c0      	nop			@ (mov r8, r8)
 8001406:	46bd      	mov	sp, r7
 8001408:	b002      	add	sp, #8
 800140a:	bd80      	pop	{r7, pc}

0800140c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001414:	46c0      	nop			@ (mov r8, r8)
 8001416:	46bd      	mov	sp, r7
 8001418:	b002      	add	sp, #8
 800141a:	bd80      	pop	{r7, pc}

0800141c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2250      	movs	r2, #80	@ 0x50
 800142a:	5c9b      	ldrb	r3, [r3, r2]
 800142c:	2b01      	cmp	r3, #1
 800142e:	d101      	bne.n	8001434 <HAL_ADC_ConfigChannel+0x18>
 8001430:	2302      	movs	r3, #2
 8001432:	e06c      	b.n	800150e <HAL_ADC_ConfigChannel+0xf2>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2250      	movs	r2, #80	@ 0x50
 8001438:	2101      	movs	r1, #1
 800143a:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	2204      	movs	r2, #4
 8001444:	4013      	ands	r3, r2
 8001446:	d00b      	beq.n	8001460 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800144c:	2220      	movs	r2, #32
 800144e:	431a      	orrs	r2, r3
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2250      	movs	r2, #80	@ 0x50
 8001458:	2100      	movs	r1, #0
 800145a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 800145c:	2301      	movs	r3, #1
 800145e:	e056      	b.n	800150e <HAL_ADC_ConfigChannel+0xf2>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	4a2c      	ldr	r2, [pc, #176]	@ (8001518 <HAL_ADC_ConfigChannel+0xfc>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d028      	beq.n	80014bc <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	035b      	lsls	r3, r3, #13
 8001476:	0b5a      	lsrs	r2, r3, #13
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	430a      	orrs	r2, r1
 800147e:	629a      	str	r2, [r3, #40]	@ 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	681a      	ldr	r2, [r3, #0]
 8001484:	2380      	movs	r3, #128	@ 0x80
 8001486:	02db      	lsls	r3, r3, #11
 8001488:	4013      	ands	r3, r2
 800148a:	d009      	beq.n	80014a0 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 800148c:	4b23      	ldr	r3, [pc, #140]	@ (800151c <HAL_ADC_ConfigChannel+0x100>)
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	4b22      	ldr	r3, [pc, #136]	@ (800151c <HAL_ADC_ConfigChannel+0x100>)
 8001492:	2180      	movs	r1, #128	@ 0x80
 8001494:	0409      	lsls	r1, r1, #16
 8001496:	430a      	orrs	r2, r1
 8001498:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 800149a:	200a      	movs	r0, #10
 800149c:	f000 f930 	bl	8001700 <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	2380      	movs	r3, #128	@ 0x80
 80014a6:	029b      	lsls	r3, r3, #10
 80014a8:	4013      	ands	r3, r2
 80014aa:	d02b      	beq.n	8001504 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 80014ac:	4b1b      	ldr	r3, [pc, #108]	@ (800151c <HAL_ADC_ConfigChannel+0x100>)
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	4b1a      	ldr	r3, [pc, #104]	@ (800151c <HAL_ADC_ConfigChannel+0x100>)
 80014b2:	2180      	movs	r1, #128	@ 0x80
 80014b4:	03c9      	lsls	r1, r1, #15
 80014b6:	430a      	orrs	r2, r1
 80014b8:	601a      	str	r2, [r3, #0]
 80014ba:	e023      	b.n	8001504 <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	035b      	lsls	r3, r3, #13
 80014c8:	0b5b      	lsrs	r3, r3, #13
 80014ca:	43d9      	mvns	r1, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	400a      	ands	r2, r1
 80014d2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	2380      	movs	r3, #128	@ 0x80
 80014da:	02db      	lsls	r3, r3, #11
 80014dc:	4013      	ands	r3, r2
 80014de:	d005      	beq.n	80014ec <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 80014e0:	4b0e      	ldr	r3, [pc, #56]	@ (800151c <HAL_ADC_ConfigChannel+0x100>)
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	4b0d      	ldr	r3, [pc, #52]	@ (800151c <HAL_ADC_ConfigChannel+0x100>)
 80014e6:	490e      	ldr	r1, [pc, #56]	@ (8001520 <HAL_ADC_ConfigChannel+0x104>)
 80014e8:	400a      	ands	r2, r1
 80014ea:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	681a      	ldr	r2, [r3, #0]
 80014f0:	2380      	movs	r3, #128	@ 0x80
 80014f2:	029b      	lsls	r3, r3, #10
 80014f4:	4013      	ands	r3, r2
 80014f6:	d005      	beq.n	8001504 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 80014f8:	4b08      	ldr	r3, [pc, #32]	@ (800151c <HAL_ADC_ConfigChannel+0x100>)
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	4b07      	ldr	r3, [pc, #28]	@ (800151c <HAL_ADC_ConfigChannel+0x100>)
 80014fe:	4909      	ldr	r1, [pc, #36]	@ (8001524 <HAL_ADC_ConfigChannel+0x108>)
 8001500:	400a      	ands	r2, r1
 8001502:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2250      	movs	r2, #80	@ 0x50
 8001508:	2100      	movs	r1, #0
 800150a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800150c:	2300      	movs	r3, #0
}
 800150e:	0018      	movs	r0, r3
 8001510:	46bd      	mov	sp, r7
 8001512:	b002      	add	sp, #8
 8001514:	bd80      	pop	{r7, pc}
 8001516:	46c0      	nop			@ (mov r8, r8)
 8001518:	00001001 	.word	0x00001001
 800151c:	40012708 	.word	0x40012708
 8001520:	ff7fffff 	.word	0xff7fffff
 8001524:	ffbfffff 	.word	0xffbfffff

08001528 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b084      	sub	sp, #16
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001530:	2300      	movs	r3, #0
 8001532:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	2203      	movs	r2, #3
 800153c:	4013      	ands	r3, r2
 800153e:	2b01      	cmp	r3, #1
 8001540:	d108      	bne.n	8001554 <ADC_Enable+0x2c>
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	2201      	movs	r2, #1
 800154a:	4013      	ands	r3, r2
 800154c:	2b01      	cmp	r3, #1
 800154e:	d101      	bne.n	8001554 <ADC_Enable+0x2c>
 8001550:	2301      	movs	r3, #1
 8001552:	e000      	b.n	8001556 <ADC_Enable+0x2e>
 8001554:	2300      	movs	r3, #0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d146      	bne.n	80015e8 <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	689b      	ldr	r3, [r3, #8]
 8001560:	4a24      	ldr	r2, [pc, #144]	@ (80015f4 <ADC_Enable+0xcc>)
 8001562:	4013      	ands	r3, r2
 8001564:	d00d      	beq.n	8001582 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800156a:	2210      	movs	r2, #16
 800156c:	431a      	orrs	r2, r3
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001576:	2201      	movs	r2, #1
 8001578:	431a      	orrs	r2, r3
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800157e:	2301      	movs	r3, #1
 8001580:	e033      	b.n	80015ea <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	689a      	ldr	r2, [r3, #8]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	2101      	movs	r1, #1
 800158e:	430a      	orrs	r2, r1
 8001590:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8001592:	2001      	movs	r0, #1
 8001594:	f000 f8b4 	bl	8001700 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001598:	f7ff fcac 	bl	8000ef4 <HAL_GetTick>
 800159c:	0003      	movs	r3, r0
 800159e:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80015a0:	e01b      	b.n	80015da <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80015a2:	f7ff fca7 	bl	8000ef4 <HAL_GetTick>
 80015a6:	0002      	movs	r2, r0
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	2b0a      	cmp	r3, #10
 80015ae:	d914      	bls.n	80015da <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	2201      	movs	r2, #1
 80015b8:	4013      	ands	r3, r2
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d00d      	beq.n	80015da <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015c2:	2210      	movs	r2, #16
 80015c4:	431a      	orrs	r2, r3
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ce:	2201      	movs	r2, #1
 80015d0:	431a      	orrs	r2, r3
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e007      	b.n	80015ea <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	2201      	movs	r2, #1
 80015e2:	4013      	ands	r3, r2
 80015e4:	2b01      	cmp	r3, #1
 80015e6:	d1dc      	bne.n	80015a2 <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80015e8:	2300      	movs	r3, #0
}
 80015ea:	0018      	movs	r0, r3
 80015ec:	46bd      	mov	sp, r7
 80015ee:	b004      	add	sp, #16
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	46c0      	nop			@ (mov r8, r8)
 80015f4:	80000017 	.word	0x80000017

080015f8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001604:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800160a:	2250      	movs	r2, #80	@ 0x50
 800160c:	4013      	ands	r3, r2
 800160e:	d141      	bne.n	8001694 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001614:	2280      	movs	r2, #128	@ 0x80
 8001616:	0092      	lsls	r2, r2, #2
 8001618:	431a      	orrs	r2, r3
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	68da      	ldr	r2, [r3, #12]
 8001624:	23c0      	movs	r3, #192	@ 0xc0
 8001626:	011b      	lsls	r3, r3, #4
 8001628:	4013      	ands	r3, r2
 800162a:	d12e      	bne.n	800168a <ADC_DMAConvCplt+0x92>
        (hadc->Init.ContinuousConvMode == DISABLE))
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	2220      	movs	r2, #32
 8001630:	5c9b      	ldrb	r3, [r3, r2]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001632:	2b00      	cmp	r3, #0
 8001634:	d129      	bne.n	800168a <ADC_DMAConvCplt+0x92>
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	2208      	movs	r2, #8
 800163e:	4013      	ands	r3, r2
 8001640:	2b08      	cmp	r3, #8
 8001642:	d122      	bne.n	800168a <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	689b      	ldr	r3, [r3, #8]
 800164a:	2204      	movs	r2, #4
 800164c:	4013      	ands	r3, r2
 800164e:	d110      	bne.n	8001672 <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	685a      	ldr	r2, [r3, #4]
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	210c      	movs	r1, #12
 800165c:	438a      	bics	r2, r1
 800165e:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001664:	4a10      	ldr	r2, [pc, #64]	@ (80016a8 <ADC_DMAConvCplt+0xb0>)
 8001666:	4013      	ands	r3, r2
 8001668:	2201      	movs	r2, #1
 800166a:	431a      	orrs	r2, r3
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	655a      	str	r2, [r3, #84]	@ 0x54
 8001670:	e00b      	b.n	800168a <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001676:	2220      	movs	r2, #32
 8001678:	431a      	orrs	r2, r3
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001682:	2201      	movs	r2, #1
 8001684:	431a      	orrs	r2, r3
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	0018      	movs	r0, r3
 800168e:	f7ff fead 	bl	80013ec <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001692:	e005      	b.n	80016a0 <ADC_DMAConvCplt+0xa8>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001698:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800169a:	687a      	ldr	r2, [r7, #4]
 800169c:	0010      	movs	r0, r2
 800169e:	4798      	blx	r3
}
 80016a0:	46c0      	nop			@ (mov r8, r8)
 80016a2:	46bd      	mov	sp, r7
 80016a4:	b004      	add	sp, #16
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	fffffefe 	.word	0xfffffefe

080016ac <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016b8:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	0018      	movs	r0, r3
 80016be:	f7ff fe9d 	bl	80013fc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80016c2:	46c0      	nop			@ (mov r8, r8)
 80016c4:	46bd      	mov	sp, r7
 80016c6:	b004      	add	sp, #16
 80016c8:	bd80      	pop	{r7, pc}

080016ca <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80016ca:	b580      	push	{r7, lr}
 80016cc:	b084      	sub	sp, #16
 80016ce:	af00      	add	r7, sp, #0
 80016d0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016d6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016dc:	2240      	movs	r2, #64	@ 0x40
 80016de:	431a      	orrs	r2, r3
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016e8:	2204      	movs	r2, #4
 80016ea:	431a      	orrs	r2, r3
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	0018      	movs	r0, r3
 80016f4:	f7ff fe8a 	bl	800140c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80016f8:	46c0      	nop			@ (mov r8, r8)
 80016fa:	46bd      	mov	sp, r7
 80016fc:	b004      	add	sp, #16
 80016fe:	bd80      	pop	{r7, pc}

08001700 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8001708:	4b0b      	ldr	r3, [pc, #44]	@ (8001738 <ADC_DelayMicroSecond+0x38>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	490b      	ldr	r1, [pc, #44]	@ (800173c <ADC_DelayMicroSecond+0x3c>)
 800170e:	0018      	movs	r0, r3
 8001710:	f7fe fd0c 	bl	800012c <__udivsi3>
 8001714:	0003      	movs	r3, r0
 8001716:	001a      	movs	r2, r3
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	4353      	muls	r3, r2
 800171c:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 800171e:	e002      	b.n	8001726 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	3b01      	subs	r3, #1
 8001724:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d1f9      	bne.n	8001720 <ADC_DelayMicroSecond+0x20>
  }
}
 800172c:	46c0      	nop			@ (mov r8, r8)
 800172e:	46c0      	nop			@ (mov r8, r8)
 8001730:	46bd      	mov	sp, r7
 8001732:	b004      	add	sp, #16
 8001734:	bd80      	pop	{r7, pc}
 8001736:	46c0      	nop			@ (mov r8, r8)
 8001738:	20000000 	.word	0x20000000
 800173c:	000f4240 	.word	0x000f4240

08001740 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	0002      	movs	r2, r0
 8001748:	1dfb      	adds	r3, r7, #7
 800174a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800174c:	1dfb      	adds	r3, r7, #7
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	2b7f      	cmp	r3, #127	@ 0x7f
 8001752:	d809      	bhi.n	8001768 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001754:	1dfb      	adds	r3, r7, #7
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	001a      	movs	r2, r3
 800175a:	231f      	movs	r3, #31
 800175c:	401a      	ands	r2, r3
 800175e:	4b04      	ldr	r3, [pc, #16]	@ (8001770 <__NVIC_EnableIRQ+0x30>)
 8001760:	2101      	movs	r1, #1
 8001762:	4091      	lsls	r1, r2
 8001764:	000a      	movs	r2, r1
 8001766:	601a      	str	r2, [r3, #0]
  }
}
 8001768:	46c0      	nop			@ (mov r8, r8)
 800176a:	46bd      	mov	sp, r7
 800176c:	b002      	add	sp, #8
 800176e:	bd80      	pop	{r7, pc}
 8001770:	e000e100 	.word	0xe000e100

08001774 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001774:	b590      	push	{r4, r7, lr}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	0002      	movs	r2, r0
 800177c:	6039      	str	r1, [r7, #0]
 800177e:	1dfb      	adds	r3, r7, #7
 8001780:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001782:	1dfb      	adds	r3, r7, #7
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	2b7f      	cmp	r3, #127	@ 0x7f
 8001788:	d828      	bhi.n	80017dc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800178a:	4a2f      	ldr	r2, [pc, #188]	@ (8001848 <__NVIC_SetPriority+0xd4>)
 800178c:	1dfb      	adds	r3, r7, #7
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	b25b      	sxtb	r3, r3
 8001792:	089b      	lsrs	r3, r3, #2
 8001794:	33c0      	adds	r3, #192	@ 0xc0
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	589b      	ldr	r3, [r3, r2]
 800179a:	1dfa      	adds	r2, r7, #7
 800179c:	7812      	ldrb	r2, [r2, #0]
 800179e:	0011      	movs	r1, r2
 80017a0:	2203      	movs	r2, #3
 80017a2:	400a      	ands	r2, r1
 80017a4:	00d2      	lsls	r2, r2, #3
 80017a6:	21ff      	movs	r1, #255	@ 0xff
 80017a8:	4091      	lsls	r1, r2
 80017aa:	000a      	movs	r2, r1
 80017ac:	43d2      	mvns	r2, r2
 80017ae:	401a      	ands	r2, r3
 80017b0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	019b      	lsls	r3, r3, #6
 80017b6:	22ff      	movs	r2, #255	@ 0xff
 80017b8:	401a      	ands	r2, r3
 80017ba:	1dfb      	adds	r3, r7, #7
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	0018      	movs	r0, r3
 80017c0:	2303      	movs	r3, #3
 80017c2:	4003      	ands	r3, r0
 80017c4:	00db      	lsls	r3, r3, #3
 80017c6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017c8:	481f      	ldr	r0, [pc, #124]	@ (8001848 <__NVIC_SetPriority+0xd4>)
 80017ca:	1dfb      	adds	r3, r7, #7
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	b25b      	sxtb	r3, r3
 80017d0:	089b      	lsrs	r3, r3, #2
 80017d2:	430a      	orrs	r2, r1
 80017d4:	33c0      	adds	r3, #192	@ 0xc0
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80017da:	e031      	b.n	8001840 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017dc:	4a1b      	ldr	r2, [pc, #108]	@ (800184c <__NVIC_SetPriority+0xd8>)
 80017de:	1dfb      	adds	r3, r7, #7
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	0019      	movs	r1, r3
 80017e4:	230f      	movs	r3, #15
 80017e6:	400b      	ands	r3, r1
 80017e8:	3b08      	subs	r3, #8
 80017ea:	089b      	lsrs	r3, r3, #2
 80017ec:	3306      	adds	r3, #6
 80017ee:	009b      	lsls	r3, r3, #2
 80017f0:	18d3      	adds	r3, r2, r3
 80017f2:	3304      	adds	r3, #4
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	1dfa      	adds	r2, r7, #7
 80017f8:	7812      	ldrb	r2, [r2, #0]
 80017fa:	0011      	movs	r1, r2
 80017fc:	2203      	movs	r2, #3
 80017fe:	400a      	ands	r2, r1
 8001800:	00d2      	lsls	r2, r2, #3
 8001802:	21ff      	movs	r1, #255	@ 0xff
 8001804:	4091      	lsls	r1, r2
 8001806:	000a      	movs	r2, r1
 8001808:	43d2      	mvns	r2, r2
 800180a:	401a      	ands	r2, r3
 800180c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	019b      	lsls	r3, r3, #6
 8001812:	22ff      	movs	r2, #255	@ 0xff
 8001814:	401a      	ands	r2, r3
 8001816:	1dfb      	adds	r3, r7, #7
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	0018      	movs	r0, r3
 800181c:	2303      	movs	r3, #3
 800181e:	4003      	ands	r3, r0
 8001820:	00db      	lsls	r3, r3, #3
 8001822:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001824:	4809      	ldr	r0, [pc, #36]	@ (800184c <__NVIC_SetPriority+0xd8>)
 8001826:	1dfb      	adds	r3, r7, #7
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	001c      	movs	r4, r3
 800182c:	230f      	movs	r3, #15
 800182e:	4023      	ands	r3, r4
 8001830:	3b08      	subs	r3, #8
 8001832:	089b      	lsrs	r3, r3, #2
 8001834:	430a      	orrs	r2, r1
 8001836:	3306      	adds	r3, #6
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	18c3      	adds	r3, r0, r3
 800183c:	3304      	adds	r3, #4
 800183e:	601a      	str	r2, [r3, #0]
}
 8001840:	46c0      	nop			@ (mov r8, r8)
 8001842:	46bd      	mov	sp, r7
 8001844:	b003      	add	sp, #12
 8001846:	bd90      	pop	{r4, r7, pc}
 8001848:	e000e100 	.word	0xe000e100
 800184c:	e000ed00 	.word	0xe000ed00

08001850 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	1e5a      	subs	r2, r3, #1
 800185c:	2380      	movs	r3, #128	@ 0x80
 800185e:	045b      	lsls	r3, r3, #17
 8001860:	429a      	cmp	r2, r3
 8001862:	d301      	bcc.n	8001868 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001864:	2301      	movs	r3, #1
 8001866:	e010      	b.n	800188a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001868:	4b0a      	ldr	r3, [pc, #40]	@ (8001894 <SysTick_Config+0x44>)
 800186a:	687a      	ldr	r2, [r7, #4]
 800186c:	3a01      	subs	r2, #1
 800186e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001870:	2301      	movs	r3, #1
 8001872:	425b      	negs	r3, r3
 8001874:	2103      	movs	r1, #3
 8001876:	0018      	movs	r0, r3
 8001878:	f7ff ff7c 	bl	8001774 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800187c:	4b05      	ldr	r3, [pc, #20]	@ (8001894 <SysTick_Config+0x44>)
 800187e:	2200      	movs	r2, #0
 8001880:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001882:	4b04      	ldr	r3, [pc, #16]	@ (8001894 <SysTick_Config+0x44>)
 8001884:	2207      	movs	r2, #7
 8001886:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001888:	2300      	movs	r3, #0
}
 800188a:	0018      	movs	r0, r3
 800188c:	46bd      	mov	sp, r7
 800188e:	b002      	add	sp, #8
 8001890:	bd80      	pop	{r7, pc}
 8001892:	46c0      	nop			@ (mov r8, r8)
 8001894:	e000e010 	.word	0xe000e010

08001898 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	60b9      	str	r1, [r7, #8]
 80018a0:	607a      	str	r2, [r7, #4]
 80018a2:	210f      	movs	r1, #15
 80018a4:	187b      	adds	r3, r7, r1
 80018a6:	1c02      	adds	r2, r0, #0
 80018a8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80018aa:	68ba      	ldr	r2, [r7, #8]
 80018ac:	187b      	adds	r3, r7, r1
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	b25b      	sxtb	r3, r3
 80018b2:	0011      	movs	r1, r2
 80018b4:	0018      	movs	r0, r3
 80018b6:	f7ff ff5d 	bl	8001774 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 80018ba:	46c0      	nop			@ (mov r8, r8)
 80018bc:	46bd      	mov	sp, r7
 80018be:	b004      	add	sp, #16
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b082      	sub	sp, #8
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	0002      	movs	r2, r0
 80018ca:	1dfb      	adds	r3, r7, #7
 80018cc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018ce:	1dfb      	adds	r3, r7, #7
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	b25b      	sxtb	r3, r3
 80018d4:	0018      	movs	r0, r3
 80018d6:	f7ff ff33 	bl	8001740 <__NVIC_EnableIRQ>
}
 80018da:	46c0      	nop			@ (mov r8, r8)
 80018dc:	46bd      	mov	sp, r7
 80018de:	b002      	add	sp, #8
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018e2:	b580      	push	{r7, lr}
 80018e4:	b082      	sub	sp, #8
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	0018      	movs	r0, r3
 80018ee:	f7ff ffaf 	bl	8001850 <SysTick_Config>
 80018f2:	0003      	movs	r3, r0
}
 80018f4:	0018      	movs	r0, r3
 80018f6:	46bd      	mov	sp, r7
 80018f8:	b002      	add	sp, #8
 80018fa:	bd80      	pop	{r7, pc}

080018fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b084      	sub	sp, #16
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d101      	bne.n	800190e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800190a:	2301      	movs	r3, #1
 800190c:	e061      	b.n	80019d2 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a32      	ldr	r2, [pc, #200]	@ (80019dc <HAL_DMA_Init+0xe0>)
 8001914:	4694      	mov	ip, r2
 8001916:	4463      	add	r3, ip
 8001918:	2114      	movs	r1, #20
 800191a:	0018      	movs	r0, r3
 800191c:	f7fe fc06 	bl	800012c <__udivsi3>
 8001920:	0003      	movs	r3, r0
 8001922:	009a      	lsls	r2, r3, #2
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->DmaBaseAddress = DMA1;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	4a2d      	ldr	r2, [pc, #180]	@ (80019e0 <HAL_DMA_Init+0xe4>)
 800192c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2225      	movs	r2, #37	@ 0x25
 8001932:	2102      	movs	r1, #2
 8001934:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	4a28      	ldr	r2, [pc, #160]	@ (80019e4 <HAL_DMA_Init+0xe8>)
 8001942:	4013      	ands	r3, r2
 8001944:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800194e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	691b      	ldr	r3, [r3, #16]
 8001954:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800195a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	699b      	ldr	r3, [r3, #24]
 8001960:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001966:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6a1b      	ldr	r3, [r3, #32]
 800196c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800196e:	68fa      	ldr	r2, [r7, #12]
 8001970:	4313      	orrs	r3, r2
 8001972:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	68fa      	ldr	r2, [r7, #12]
 800197a:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	689a      	ldr	r2, [r3, #8]
 8001980:	2380      	movs	r3, #128	@ 0x80
 8001982:	01db      	lsls	r3, r3, #7
 8001984:	429a      	cmp	r2, r3
 8001986:	d018      	beq.n	80019ba <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001988:	4b17      	ldr	r3, [pc, #92]	@ (80019e8 <HAL_DMA_Init+0xec>)
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001990:	211c      	movs	r1, #28
 8001992:	400b      	ands	r3, r1
 8001994:	210f      	movs	r1, #15
 8001996:	4099      	lsls	r1, r3
 8001998:	000b      	movs	r3, r1
 800199a:	43d9      	mvns	r1, r3
 800199c:	4b12      	ldr	r3, [pc, #72]	@ (80019e8 <HAL_DMA_Init+0xec>)
 800199e:	400a      	ands	r2, r1
 80019a0:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80019a2:	4b11      	ldr	r3, [pc, #68]	@ (80019e8 <HAL_DMA_Init+0xec>)
 80019a4:	6819      	ldr	r1, [r3, #0]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	685a      	ldr	r2, [r3, #4]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ae:	201c      	movs	r0, #28
 80019b0:	4003      	ands	r3, r0
 80019b2:	409a      	lsls	r2, r3
 80019b4:	4b0c      	ldr	r3, [pc, #48]	@ (80019e8 <HAL_DMA_Init+0xec>)
 80019b6:	430a      	orrs	r2, r1
 80019b8:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2200      	movs	r2, #0
 80019be:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2225      	movs	r2, #37	@ 0x25
 80019c4:	2101      	movs	r1, #1
 80019c6:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2224      	movs	r2, #36	@ 0x24
 80019cc:	2100      	movs	r1, #0
 80019ce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80019d0:	2300      	movs	r3, #0
}
 80019d2:	0018      	movs	r0, r3
 80019d4:	46bd      	mov	sp, r7
 80019d6:	b004      	add	sp, #16
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	46c0      	nop			@ (mov r8, r8)
 80019dc:	bffdfff8 	.word	0xbffdfff8
 80019e0:	40020000 	.word	0x40020000
 80019e4:	ffff800f 	.word	0xffff800f
 80019e8:	400200a8 	.word	0x400200a8

080019ec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b086      	sub	sp, #24
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	60f8      	str	r0, [r7, #12]
 80019f4:	60b9      	str	r1, [r7, #8]
 80019f6:	607a      	str	r2, [r7, #4]
 80019f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80019fa:	2317      	movs	r3, #23
 80019fc:	18fb      	adds	r3, r7, r3
 80019fe:	2200      	movs	r2, #0
 8001a00:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	2224      	movs	r2, #36	@ 0x24
 8001a06:	5c9b      	ldrb	r3, [r3, r2]
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d101      	bne.n	8001a10 <HAL_DMA_Start_IT+0x24>
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	e04f      	b.n	8001ab0 <HAL_DMA_Start_IT+0xc4>
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	2224      	movs	r2, #36	@ 0x24
 8001a14:	2101      	movs	r1, #1
 8001a16:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	2225      	movs	r2, #37	@ 0x25
 8001a1c:	5c9b      	ldrb	r3, [r3, r2]
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	d13a      	bne.n	8001a9a <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	2225      	movs	r2, #37	@ 0x25
 8001a28:	2102      	movs	r1, #2
 8001a2a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	2101      	movs	r1, #1
 8001a3e:	438a      	bics	r2, r1
 8001a40:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	687a      	ldr	r2, [r7, #4]
 8001a46:	68b9      	ldr	r1, [r7, #8]
 8001a48:	68f8      	ldr	r0, [r7, #12]
 8001a4a:	f000 f8e3 	bl	8001c14 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d008      	beq.n	8001a68 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	210e      	movs	r1, #14
 8001a62:	430a      	orrs	r2, r1
 8001a64:	601a      	str	r2, [r3, #0]
 8001a66:	e00f      	b.n	8001a88 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	2104      	movs	r1, #4
 8001a74:	438a      	bics	r2, r1
 8001a76:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	210a      	movs	r1, #10
 8001a84:	430a      	orrs	r2, r1
 8001a86:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	2101      	movs	r1, #1
 8001a94:	430a      	orrs	r2, r1
 8001a96:	601a      	str	r2, [r3, #0]
 8001a98:	e007      	b.n	8001aaa <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	2224      	movs	r2, #36	@ 0x24
 8001a9e:	2100      	movs	r1, #0
 8001aa0:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001aa2:	2317      	movs	r3, #23
 8001aa4:	18fb      	adds	r3, r7, r3
 8001aa6:	2202      	movs	r2, #2
 8001aa8:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8001aaa:	2317      	movs	r3, #23
 8001aac:	18fb      	adds	r3, r7, r3
 8001aae:	781b      	ldrb	r3, [r3, #0]
}
 8001ab0:	0018      	movs	r0, r3
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	b006      	add	sp, #24
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ad4:	221c      	movs	r2, #28
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	2204      	movs	r2, #4
 8001ada:	409a      	lsls	r2, r3
 8001adc:	0013      	movs	r3, r2
 8001ade:	68fa      	ldr	r2, [r7, #12]
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	d026      	beq.n	8001b32 <HAL_DMA_IRQHandler+0x7a>
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	2204      	movs	r2, #4
 8001ae8:	4013      	ands	r3, r2
 8001aea:	d022      	beq.n	8001b32 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	2220      	movs	r2, #32
 8001af4:	4013      	ands	r3, r2
 8001af6:	d107      	bne.n	8001b08 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	2104      	movs	r1, #4
 8001b04:	438a      	bics	r2, r1
 8001b06:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b0c:	221c      	movs	r2, #28
 8001b0e:	401a      	ands	r2, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b14:	2104      	movs	r1, #4
 8001b16:	4091      	lsls	r1, r2
 8001b18:	000a      	movs	r2, r1
 8001b1a:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d100      	bne.n	8001b26 <HAL_DMA_IRQHandler+0x6e>
 8001b24:	e071      	b.n	8001c0a <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2a:	687a      	ldr	r2, [r7, #4]
 8001b2c:	0010      	movs	r0, r2
 8001b2e:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8001b30:	e06b      	b.n	8001c0a <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b36:	221c      	movs	r2, #28
 8001b38:	4013      	ands	r3, r2
 8001b3a:	2202      	movs	r2, #2
 8001b3c:	409a      	lsls	r2, r3
 8001b3e:	0013      	movs	r3, r2
 8001b40:	68fa      	ldr	r2, [r7, #12]
 8001b42:	4013      	ands	r3, r2
 8001b44:	d02d      	beq.n	8001ba2 <HAL_DMA_IRQHandler+0xea>
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	2202      	movs	r2, #2
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	d029      	beq.n	8001ba2 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2220      	movs	r2, #32
 8001b56:	4013      	ands	r3, r2
 8001b58:	d10b      	bne.n	8001b72 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	210a      	movs	r1, #10
 8001b66:	438a      	bics	r2, r1
 8001b68:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2225      	movs	r2, #37	@ 0x25
 8001b6e:	2101      	movs	r1, #1
 8001b70:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b76:	221c      	movs	r2, #28
 8001b78:	401a      	ands	r2, r3
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b7e:	2102      	movs	r1, #2
 8001b80:	4091      	lsls	r1, r2
 8001b82:	000a      	movs	r2, r1
 8001b84:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2224      	movs	r2, #36	@ 0x24
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d039      	beq.n	8001c0a <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b9a:	687a      	ldr	r2, [r7, #4]
 8001b9c:	0010      	movs	r0, r2
 8001b9e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001ba0:	e033      	b.n	8001c0a <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ba6:	221c      	movs	r2, #28
 8001ba8:	4013      	ands	r3, r2
 8001baa:	2208      	movs	r2, #8
 8001bac:	409a      	lsls	r2, r3
 8001bae:	0013      	movs	r3, r2
 8001bb0:	68fa      	ldr	r2, [r7, #12]
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	d02a      	beq.n	8001c0c <HAL_DMA_IRQHandler+0x154>
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	2208      	movs	r2, #8
 8001bba:	4013      	ands	r3, r2
 8001bbc:	d026      	beq.n	8001c0c <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	210e      	movs	r1, #14
 8001bca:	438a      	bics	r2, r1
 8001bcc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bd2:	221c      	movs	r2, #28
 8001bd4:	401a      	ands	r2, r3
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bda:	2101      	movs	r1, #1
 8001bdc:	4091      	lsls	r1, r2
 8001bde:	000a      	movs	r2, r1
 8001be0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2201      	movs	r2, #1
 8001be6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2225      	movs	r2, #37	@ 0x25
 8001bec:	2101      	movs	r1, #1
 8001bee:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2224      	movs	r2, #36	@ 0x24
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d005      	beq.n	8001c0c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c04:	687a      	ldr	r2, [r7, #4]
 8001c06:	0010      	movs	r0, r2
 8001c08:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001c0a:	46c0      	nop			@ (mov r8, r8)
 8001c0c:	46c0      	nop			@ (mov r8, r8)
}
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	b004      	add	sp, #16
 8001c12:	bd80      	pop	{r7, pc}

08001c14 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b084      	sub	sp, #16
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	60f8      	str	r0, [r7, #12]
 8001c1c:	60b9      	str	r1, [r7, #8]
 8001c1e:	607a      	str	r2, [r7, #4]
 8001c20:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c26:	221c      	movs	r2, #28
 8001c28:	401a      	ands	r2, r3
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2e:	2101      	movs	r1, #1
 8001c30:	4091      	lsls	r1, r2
 8001c32:	000a      	movs	r2, r1
 8001c34:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	683a      	ldr	r2, [r7, #0]
 8001c3c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	2b10      	cmp	r3, #16
 8001c44:	d108      	bne.n	8001c58 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	687a      	ldr	r2, [r7, #4]
 8001c4c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	68ba      	ldr	r2, [r7, #8]
 8001c54:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001c56:	e007      	b.n	8001c68 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	68ba      	ldr	r2, [r7, #8]
 8001c5e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	687a      	ldr	r2, [r7, #4]
 8001c66:	60da      	str	r2, [r3, #12]
}
 8001c68:	46c0      	nop			@ (mov r8, r8)
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	b004      	add	sp, #16
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b086      	sub	sp, #24
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
 8001c78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001c82:	2300      	movs	r3, #0
 8001c84:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001c86:	e149      	b.n	8001f1c <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	2101      	movs	r1, #1
 8001c8e:	697a      	ldr	r2, [r7, #20]
 8001c90:	4091      	lsls	r1, r2
 8001c92:	000a      	movs	r2, r1
 8001c94:	4013      	ands	r3, r2
 8001c96:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d100      	bne.n	8001ca0 <HAL_GPIO_Init+0x30>
 8001c9e:	e13a      	b.n	8001f16 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	2203      	movs	r2, #3
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d005      	beq.n	8001cb8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	2203      	movs	r2, #3
 8001cb2:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	d130      	bne.n	8001d1a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	005b      	lsls	r3, r3, #1
 8001cc2:	2203      	movs	r2, #3
 8001cc4:	409a      	lsls	r2, r3
 8001cc6:	0013      	movs	r3, r2
 8001cc8:	43da      	mvns	r2, r3
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	4013      	ands	r3, r2
 8001cce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	68da      	ldr	r2, [r3, #12]
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	409a      	lsls	r2, r3
 8001cda:	0013      	movs	r3, r2
 8001cdc:	693a      	ldr	r2, [r7, #16]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	693a      	ldr	r2, [r7, #16]
 8001ce6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001cee:	2201      	movs	r2, #1
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	409a      	lsls	r2, r3
 8001cf4:	0013      	movs	r3, r2
 8001cf6:	43da      	mvns	r2, r3
 8001cf8:	693b      	ldr	r3, [r7, #16]
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	091b      	lsrs	r3, r3, #4
 8001d04:	2201      	movs	r2, #1
 8001d06:	401a      	ands	r2, r3
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	409a      	lsls	r2, r3
 8001d0c:	0013      	movs	r3, r2
 8001d0e:	693a      	ldr	r2, [r7, #16]
 8001d10:	4313      	orrs	r3, r2
 8001d12:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	693a      	ldr	r2, [r7, #16]
 8001d18:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	2203      	movs	r2, #3
 8001d20:	4013      	ands	r3, r2
 8001d22:	2b03      	cmp	r3, #3
 8001d24:	d017      	beq.n	8001d56 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	68db      	ldr	r3, [r3, #12]
 8001d2a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	2203      	movs	r2, #3
 8001d32:	409a      	lsls	r2, r3
 8001d34:	0013      	movs	r3, r2
 8001d36:	43da      	mvns	r2, r3
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	689a      	ldr	r2, [r3, #8]
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	005b      	lsls	r3, r3, #1
 8001d46:	409a      	lsls	r2, r3
 8001d48:	0013      	movs	r3, r2
 8001d4a:	693a      	ldr	r2, [r7, #16]
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	693a      	ldr	r2, [r7, #16]
 8001d54:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	2203      	movs	r2, #3
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d123      	bne.n	8001daa <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	08da      	lsrs	r2, r3, #3
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	3208      	adds	r2, #8
 8001d6a:	0092      	lsls	r2, r2, #2
 8001d6c:	58d3      	ldr	r3, [r2, r3]
 8001d6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	2207      	movs	r2, #7
 8001d74:	4013      	ands	r3, r2
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	220f      	movs	r2, #15
 8001d7a:	409a      	lsls	r2, r3
 8001d7c:	0013      	movs	r3, r2
 8001d7e:	43da      	mvns	r2, r3
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	4013      	ands	r3, r2
 8001d84:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	691a      	ldr	r2, [r3, #16]
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	2107      	movs	r1, #7
 8001d8e:	400b      	ands	r3, r1
 8001d90:	009b      	lsls	r3, r3, #2
 8001d92:	409a      	lsls	r2, r3
 8001d94:	0013      	movs	r3, r2
 8001d96:	693a      	ldr	r2, [r7, #16]
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	08da      	lsrs	r2, r3, #3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	3208      	adds	r2, #8
 8001da4:	0092      	lsls	r2, r2, #2
 8001da6:	6939      	ldr	r1, [r7, #16]
 8001da8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	005b      	lsls	r3, r3, #1
 8001db4:	2203      	movs	r2, #3
 8001db6:	409a      	lsls	r2, r3
 8001db8:	0013      	movs	r3, r2
 8001dba:	43da      	mvns	r2, r3
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	2203      	movs	r2, #3
 8001dc8:	401a      	ands	r2, r3
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	005b      	lsls	r3, r3, #1
 8001dce:	409a      	lsls	r2, r3
 8001dd0:	0013      	movs	r3, r2
 8001dd2:	693a      	ldr	r2, [r7, #16]
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	685a      	ldr	r2, [r3, #4]
 8001de2:	23c0      	movs	r3, #192	@ 0xc0
 8001de4:	029b      	lsls	r3, r3, #10
 8001de6:	4013      	ands	r3, r2
 8001de8:	d100      	bne.n	8001dec <HAL_GPIO_Init+0x17c>
 8001dea:	e094      	b.n	8001f16 <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dec:	4b51      	ldr	r3, [pc, #324]	@ (8001f34 <HAL_GPIO_Init+0x2c4>)
 8001dee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001df0:	4b50      	ldr	r3, [pc, #320]	@ (8001f34 <HAL_GPIO_Init+0x2c4>)
 8001df2:	2101      	movs	r1, #1
 8001df4:	430a      	orrs	r2, r1
 8001df6:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001df8:	4a4f      	ldr	r2, [pc, #316]	@ (8001f38 <HAL_GPIO_Init+0x2c8>)
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	089b      	lsrs	r3, r3, #2
 8001dfe:	3302      	adds	r3, #2
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	589b      	ldr	r3, [r3, r2]
 8001e04:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	2203      	movs	r2, #3
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	220f      	movs	r2, #15
 8001e10:	409a      	lsls	r2, r3
 8001e12:	0013      	movs	r3, r2
 8001e14:	43da      	mvns	r2, r3
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	4013      	ands	r3, r2
 8001e1a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001e1c:	687a      	ldr	r2, [r7, #4]
 8001e1e:	23a0      	movs	r3, #160	@ 0xa0
 8001e20:	05db      	lsls	r3, r3, #23
 8001e22:	429a      	cmp	r2, r3
 8001e24:	d013      	beq.n	8001e4e <HAL_GPIO_Init+0x1de>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	4a44      	ldr	r2, [pc, #272]	@ (8001f3c <HAL_GPIO_Init+0x2cc>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d00d      	beq.n	8001e4a <HAL_GPIO_Init+0x1da>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4a43      	ldr	r2, [pc, #268]	@ (8001f40 <HAL_GPIO_Init+0x2d0>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d007      	beq.n	8001e46 <HAL_GPIO_Init+0x1d6>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4a42      	ldr	r2, [pc, #264]	@ (8001f44 <HAL_GPIO_Init+0x2d4>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d101      	bne.n	8001e42 <HAL_GPIO_Init+0x1d2>
 8001e3e:	2305      	movs	r3, #5
 8001e40:	e006      	b.n	8001e50 <HAL_GPIO_Init+0x1e0>
 8001e42:	2306      	movs	r3, #6
 8001e44:	e004      	b.n	8001e50 <HAL_GPIO_Init+0x1e0>
 8001e46:	2302      	movs	r3, #2
 8001e48:	e002      	b.n	8001e50 <HAL_GPIO_Init+0x1e0>
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e000      	b.n	8001e50 <HAL_GPIO_Init+0x1e0>
 8001e4e:	2300      	movs	r3, #0
 8001e50:	697a      	ldr	r2, [r7, #20]
 8001e52:	2103      	movs	r1, #3
 8001e54:	400a      	ands	r2, r1
 8001e56:	0092      	lsls	r2, r2, #2
 8001e58:	4093      	lsls	r3, r2
 8001e5a:	693a      	ldr	r2, [r7, #16]
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e60:	4935      	ldr	r1, [pc, #212]	@ (8001f38 <HAL_GPIO_Init+0x2c8>)
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	089b      	lsrs	r3, r3, #2
 8001e66:	3302      	adds	r3, #2
 8001e68:	009b      	lsls	r3, r3, #2
 8001e6a:	693a      	ldr	r2, [r7, #16]
 8001e6c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e6e:	4b36      	ldr	r3, [pc, #216]	@ (8001f48 <HAL_GPIO_Init+0x2d8>)
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	43da      	mvns	r2, r3
 8001e78:	693b      	ldr	r3, [r7, #16]
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	685a      	ldr	r2, [r3, #4]
 8001e82:	2380      	movs	r3, #128	@ 0x80
 8001e84:	035b      	lsls	r3, r3, #13
 8001e86:	4013      	ands	r3, r2
 8001e88:	d003      	beq.n	8001e92 <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 8001e8a:	693a      	ldr	r2, [r7, #16]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001e92:	4b2d      	ldr	r3, [pc, #180]	@ (8001f48 <HAL_GPIO_Init+0x2d8>)
 8001e94:	693a      	ldr	r2, [r7, #16]
 8001e96:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001e98:	4b2b      	ldr	r3, [pc, #172]	@ (8001f48 <HAL_GPIO_Init+0x2d8>)
 8001e9a:	68db      	ldr	r3, [r3, #12]
 8001e9c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	43da      	mvns	r2, r3
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	685a      	ldr	r2, [r3, #4]
 8001eac:	2380      	movs	r3, #128	@ 0x80
 8001eae:	039b      	lsls	r3, r3, #14
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	d003      	beq.n	8001ebc <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 8001eb4:	693a      	ldr	r2, [r7, #16]
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001ebc:	4b22      	ldr	r3, [pc, #136]	@ (8001f48 <HAL_GPIO_Init+0x2d8>)
 8001ebe:	693a      	ldr	r2, [r7, #16]
 8001ec0:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001ec2:	4b21      	ldr	r3, [pc, #132]	@ (8001f48 <HAL_GPIO_Init+0x2d8>)
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	43da      	mvns	r2, r3
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	4013      	ands	r3, r2
 8001ed0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	685a      	ldr	r2, [r3, #4]
 8001ed6:	2380      	movs	r3, #128	@ 0x80
 8001ed8:	029b      	lsls	r3, r3, #10
 8001eda:	4013      	ands	r3, r2
 8001edc:	d003      	beq.n	8001ee6 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8001ede:	693a      	ldr	r2, [r7, #16]
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001ee6:	4b18      	ldr	r3, [pc, #96]	@ (8001f48 <HAL_GPIO_Init+0x2d8>)
 8001ee8:	693a      	ldr	r2, [r7, #16]
 8001eea:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001eec:	4b16      	ldr	r3, [pc, #88]	@ (8001f48 <HAL_GPIO_Init+0x2d8>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	43da      	mvns	r2, r3
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685a      	ldr	r2, [r3, #4]
 8001f00:	2380      	movs	r3, #128	@ 0x80
 8001f02:	025b      	lsls	r3, r3, #9
 8001f04:	4013      	ands	r3, r2
 8001f06:	d003      	beq.n	8001f10 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8001f08:	693a      	ldr	r2, [r7, #16]
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001f10:	4b0d      	ldr	r3, [pc, #52]	@ (8001f48 <HAL_GPIO_Init+0x2d8>)
 8001f12:	693a      	ldr	r2, [r7, #16]
 8001f14:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	3301      	adds	r3, #1
 8001f1a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	40da      	lsrs	r2, r3
 8001f24:	1e13      	subs	r3, r2, #0
 8001f26:	d000      	beq.n	8001f2a <HAL_GPIO_Init+0x2ba>
 8001f28:	e6ae      	b.n	8001c88 <HAL_GPIO_Init+0x18>
  }
}
 8001f2a:	46c0      	nop			@ (mov r8, r8)
 8001f2c:	46c0      	nop			@ (mov r8, r8)
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	b006      	add	sp, #24
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	40021000 	.word	0x40021000
 8001f38:	40010000 	.word	0x40010000
 8001f3c:	50000400 	.word	0x50000400
 8001f40:	50000800 	.word	0x50000800
 8001f44:	50001c00 	.word	0x50001c00
 8001f48:	40010400 	.word	0x40010400

08001f4c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b082      	sub	sp, #8
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	0008      	movs	r0, r1
 8001f56:	0011      	movs	r1, r2
 8001f58:	1cbb      	adds	r3, r7, #2
 8001f5a:	1c02      	adds	r2, r0, #0
 8001f5c:	801a      	strh	r2, [r3, #0]
 8001f5e:	1c7b      	adds	r3, r7, #1
 8001f60:	1c0a      	adds	r2, r1, #0
 8001f62:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f64:	1c7b      	adds	r3, r7, #1
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d004      	beq.n	8001f76 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f6c:	1cbb      	adds	r3, r7, #2
 8001f6e:	881a      	ldrh	r2, [r3, #0]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001f74:	e003      	b.n	8001f7e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001f76:	1cbb      	adds	r3, r7, #2
 8001f78:	881a      	ldrh	r2, [r3, #0]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001f7e:	46c0      	nop			@ (mov r8, r8)
 8001f80:	46bd      	mov	sp, r7
 8001f82:	b002      	add	sp, #8
 8001f84:	bd80      	pop	{r7, pc}
	...

08001f88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f88:	b5b0      	push	{r4, r5, r7, lr}
 8001f8a:	b08a      	sub	sp, #40	@ 0x28
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d102      	bne.n	8001f9c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	f000 fb6c 	bl	8002674 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f9c:	4bc8      	ldr	r3, [pc, #800]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	220c      	movs	r2, #12
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fa6:	4bc6      	ldr	r3, [pc, #792]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 8001fa8:	68da      	ldr	r2, [r3, #12]
 8001faa:	2380      	movs	r3, #128	@ 0x80
 8001fac:	025b      	lsls	r3, r3, #9
 8001fae:	4013      	ands	r3, r2
 8001fb0:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	4013      	ands	r3, r2
 8001fba:	d100      	bne.n	8001fbe <HAL_RCC_OscConfig+0x36>
 8001fbc:	e07d      	b.n	80020ba <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fbe:	69fb      	ldr	r3, [r7, #28]
 8001fc0:	2b08      	cmp	r3, #8
 8001fc2:	d007      	beq.n	8001fd4 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001fc4:	69fb      	ldr	r3, [r7, #28]
 8001fc6:	2b0c      	cmp	r3, #12
 8001fc8:	d112      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x68>
 8001fca:	69ba      	ldr	r2, [r7, #24]
 8001fcc:	2380      	movs	r3, #128	@ 0x80
 8001fce:	025b      	lsls	r3, r3, #9
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	d10d      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fd4:	4bba      	ldr	r3, [pc, #744]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	2380      	movs	r3, #128	@ 0x80
 8001fda:	029b      	lsls	r3, r3, #10
 8001fdc:	4013      	ands	r3, r2
 8001fde:	d100      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x5a>
 8001fe0:	e06a      	b.n	80020b8 <HAL_RCC_OscConfig+0x130>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d166      	bne.n	80020b8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	f000 fb42 	bl	8002674 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	685a      	ldr	r2, [r3, #4]
 8001ff4:	2380      	movs	r3, #128	@ 0x80
 8001ff6:	025b      	lsls	r3, r3, #9
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d107      	bne.n	800200c <HAL_RCC_OscConfig+0x84>
 8001ffc:	4bb0      	ldr	r3, [pc, #704]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	4baf      	ldr	r3, [pc, #700]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 8002002:	2180      	movs	r1, #128	@ 0x80
 8002004:	0249      	lsls	r1, r1, #9
 8002006:	430a      	orrs	r2, r1
 8002008:	601a      	str	r2, [r3, #0]
 800200a:	e027      	b.n	800205c <HAL_RCC_OscConfig+0xd4>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	685a      	ldr	r2, [r3, #4]
 8002010:	23a0      	movs	r3, #160	@ 0xa0
 8002012:	02db      	lsls	r3, r3, #11
 8002014:	429a      	cmp	r2, r3
 8002016:	d10e      	bne.n	8002036 <HAL_RCC_OscConfig+0xae>
 8002018:	4ba9      	ldr	r3, [pc, #676]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	4ba8      	ldr	r3, [pc, #672]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 800201e:	2180      	movs	r1, #128	@ 0x80
 8002020:	02c9      	lsls	r1, r1, #11
 8002022:	430a      	orrs	r2, r1
 8002024:	601a      	str	r2, [r3, #0]
 8002026:	4ba6      	ldr	r3, [pc, #664]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	4ba5      	ldr	r3, [pc, #660]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 800202c:	2180      	movs	r1, #128	@ 0x80
 800202e:	0249      	lsls	r1, r1, #9
 8002030:	430a      	orrs	r2, r1
 8002032:	601a      	str	r2, [r3, #0]
 8002034:	e012      	b.n	800205c <HAL_RCC_OscConfig+0xd4>
 8002036:	4ba2      	ldr	r3, [pc, #648]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	4ba1      	ldr	r3, [pc, #644]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 800203c:	49a1      	ldr	r1, [pc, #644]	@ (80022c4 <HAL_RCC_OscConfig+0x33c>)
 800203e:	400a      	ands	r2, r1
 8002040:	601a      	str	r2, [r3, #0]
 8002042:	4b9f      	ldr	r3, [pc, #636]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	2380      	movs	r3, #128	@ 0x80
 8002048:	025b      	lsls	r3, r3, #9
 800204a:	4013      	ands	r3, r2
 800204c:	60fb      	str	r3, [r7, #12]
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	4b9b      	ldr	r3, [pc, #620]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	4b9a      	ldr	r3, [pc, #616]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 8002056:	499c      	ldr	r1, [pc, #624]	@ (80022c8 <HAL_RCC_OscConfig+0x340>)
 8002058:	400a      	ands	r2, r1
 800205a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d014      	beq.n	800208e <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002064:	f7fe ff46 	bl	8000ef4 <HAL_GetTick>
 8002068:	0003      	movs	r3, r0
 800206a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800206c:	e008      	b.n	8002080 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800206e:	f7fe ff41 	bl	8000ef4 <HAL_GetTick>
 8002072:	0002      	movs	r2, r0
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	1ad3      	subs	r3, r2, r3
 8002078:	2b64      	cmp	r3, #100	@ 0x64
 800207a:	d901      	bls.n	8002080 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 800207c:	2303      	movs	r3, #3
 800207e:	e2f9      	b.n	8002674 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002080:	4b8f      	ldr	r3, [pc, #572]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	2380      	movs	r3, #128	@ 0x80
 8002086:	029b      	lsls	r3, r3, #10
 8002088:	4013      	ands	r3, r2
 800208a:	d0f0      	beq.n	800206e <HAL_RCC_OscConfig+0xe6>
 800208c:	e015      	b.n	80020ba <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800208e:	f7fe ff31 	bl	8000ef4 <HAL_GetTick>
 8002092:	0003      	movs	r3, r0
 8002094:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002096:	e008      	b.n	80020aa <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002098:	f7fe ff2c 	bl	8000ef4 <HAL_GetTick>
 800209c:	0002      	movs	r2, r0
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	2b64      	cmp	r3, #100	@ 0x64
 80020a4:	d901      	bls.n	80020aa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80020a6:	2303      	movs	r3, #3
 80020a8:	e2e4      	b.n	8002674 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80020aa:	4b85      	ldr	r3, [pc, #532]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	2380      	movs	r3, #128	@ 0x80
 80020b0:	029b      	lsls	r3, r3, #10
 80020b2:	4013      	ands	r3, r2
 80020b4:	d1f0      	bne.n	8002098 <HAL_RCC_OscConfig+0x110>
 80020b6:	e000      	b.n	80020ba <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020b8:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	2202      	movs	r2, #2
 80020c0:	4013      	ands	r3, r2
 80020c2:	d100      	bne.n	80020c6 <HAL_RCC_OscConfig+0x13e>
 80020c4:	e099      	b.n	80021fa <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	68db      	ldr	r3, [r3, #12]
 80020ca:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80020cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ce:	2220      	movs	r2, #32
 80020d0:	4013      	ands	r3, r2
 80020d2:	d009      	beq.n	80020e8 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80020d4:	4b7a      	ldr	r3, [pc, #488]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	4b79      	ldr	r3, [pc, #484]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 80020da:	2120      	movs	r1, #32
 80020dc:	430a      	orrs	r2, r1
 80020de:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80020e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e2:	2220      	movs	r2, #32
 80020e4:	4393      	bics	r3, r2
 80020e6:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	2b04      	cmp	r3, #4
 80020ec:	d005      	beq.n	80020fa <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	2b0c      	cmp	r3, #12
 80020f2:	d13e      	bne.n	8002172 <HAL_RCC_OscConfig+0x1ea>
 80020f4:	69bb      	ldr	r3, [r7, #24]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d13b      	bne.n	8002172 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80020fa:	4b71      	ldr	r3, [pc, #452]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	2204      	movs	r2, #4
 8002100:	4013      	ands	r3, r2
 8002102:	d004      	beq.n	800210e <HAL_RCC_OscConfig+0x186>
 8002104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002106:	2b00      	cmp	r3, #0
 8002108:	d101      	bne.n	800210e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e2b2      	b.n	8002674 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800210e:	4b6c      	ldr	r3, [pc, #432]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	4a6e      	ldr	r2, [pc, #440]	@ (80022cc <HAL_RCC_OscConfig+0x344>)
 8002114:	4013      	ands	r3, r2
 8002116:	0019      	movs	r1, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	691b      	ldr	r3, [r3, #16]
 800211c:	021a      	lsls	r2, r3, #8
 800211e:	4b68      	ldr	r3, [pc, #416]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 8002120:	430a      	orrs	r2, r1
 8002122:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002124:	4b66      	ldr	r3, [pc, #408]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	2209      	movs	r2, #9
 800212a:	4393      	bics	r3, r2
 800212c:	0019      	movs	r1, r3
 800212e:	4b64      	ldr	r3, [pc, #400]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 8002130:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002132:	430a      	orrs	r2, r1
 8002134:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002136:	f000 fbeb 	bl	8002910 <HAL_RCC_GetSysClockFreq>
 800213a:	0001      	movs	r1, r0
 800213c:	4b60      	ldr	r3, [pc, #384]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 800213e:	68db      	ldr	r3, [r3, #12]
 8002140:	091b      	lsrs	r3, r3, #4
 8002142:	220f      	movs	r2, #15
 8002144:	4013      	ands	r3, r2
 8002146:	4a62      	ldr	r2, [pc, #392]	@ (80022d0 <HAL_RCC_OscConfig+0x348>)
 8002148:	5cd3      	ldrb	r3, [r2, r3]
 800214a:	000a      	movs	r2, r1
 800214c:	40da      	lsrs	r2, r3
 800214e:	4b61      	ldr	r3, [pc, #388]	@ (80022d4 <HAL_RCC_OscConfig+0x34c>)
 8002150:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8002152:	4b61      	ldr	r3, [pc, #388]	@ (80022d8 <HAL_RCC_OscConfig+0x350>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	2513      	movs	r5, #19
 8002158:	197c      	adds	r4, r7, r5
 800215a:	0018      	movs	r0, r3
 800215c:	f7fe fe84 	bl	8000e68 <HAL_InitTick>
 8002160:	0003      	movs	r3, r0
 8002162:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8002164:	197b      	adds	r3, r7, r5
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d046      	beq.n	80021fa <HAL_RCC_OscConfig+0x272>
      {
        return status;
 800216c:	197b      	adds	r3, r7, r5
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	e280      	b.n	8002674 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8002172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002174:	2b00      	cmp	r3, #0
 8002176:	d027      	beq.n	80021c8 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002178:	4b51      	ldr	r3, [pc, #324]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	2209      	movs	r2, #9
 800217e:	4393      	bics	r3, r2
 8002180:	0019      	movs	r1, r3
 8002182:	4b4f      	ldr	r3, [pc, #316]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 8002184:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002186:	430a      	orrs	r2, r1
 8002188:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800218a:	f7fe feb3 	bl	8000ef4 <HAL_GetTick>
 800218e:	0003      	movs	r3, r0
 8002190:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002192:	e008      	b.n	80021a6 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002194:	f7fe feae 	bl	8000ef4 <HAL_GetTick>
 8002198:	0002      	movs	r2, r0
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d901      	bls.n	80021a6 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 80021a2:	2303      	movs	r3, #3
 80021a4:	e266      	b.n	8002674 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80021a6:	4b46      	ldr	r3, [pc, #280]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	2204      	movs	r2, #4
 80021ac:	4013      	ands	r3, r2
 80021ae:	d0f1      	beq.n	8002194 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021b0:	4b43      	ldr	r3, [pc, #268]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	4a45      	ldr	r2, [pc, #276]	@ (80022cc <HAL_RCC_OscConfig+0x344>)
 80021b6:	4013      	ands	r3, r2
 80021b8:	0019      	movs	r1, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	691b      	ldr	r3, [r3, #16]
 80021be:	021a      	lsls	r2, r3, #8
 80021c0:	4b3f      	ldr	r3, [pc, #252]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 80021c2:	430a      	orrs	r2, r1
 80021c4:	605a      	str	r2, [r3, #4]
 80021c6:	e018      	b.n	80021fa <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021c8:	4b3d      	ldr	r3, [pc, #244]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	4b3c      	ldr	r3, [pc, #240]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 80021ce:	2101      	movs	r1, #1
 80021d0:	438a      	bics	r2, r1
 80021d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021d4:	f7fe fe8e 	bl	8000ef4 <HAL_GetTick>
 80021d8:	0003      	movs	r3, r0
 80021da:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80021dc:	e008      	b.n	80021f0 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021de:	f7fe fe89 	bl	8000ef4 <HAL_GetTick>
 80021e2:	0002      	movs	r2, r0
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	1ad3      	subs	r3, r2, r3
 80021e8:	2b02      	cmp	r3, #2
 80021ea:	d901      	bls.n	80021f0 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80021ec:	2303      	movs	r3, #3
 80021ee:	e241      	b.n	8002674 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80021f0:	4b33      	ldr	r3, [pc, #204]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	2204      	movs	r2, #4
 80021f6:	4013      	ands	r3, r2
 80021f8:	d1f1      	bne.n	80021de <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	2210      	movs	r2, #16
 8002200:	4013      	ands	r3, r2
 8002202:	d100      	bne.n	8002206 <HAL_RCC_OscConfig+0x27e>
 8002204:	e0a1      	b.n	800234a <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d140      	bne.n	800228e <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800220c:	4b2c      	ldr	r3, [pc, #176]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	2380      	movs	r3, #128	@ 0x80
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	4013      	ands	r3, r2
 8002216:	d005      	beq.n	8002224 <HAL_RCC_OscConfig+0x29c>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	699b      	ldr	r3, [r3, #24]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d101      	bne.n	8002224 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	e227      	b.n	8002674 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002224:	4b26      	ldr	r3, [pc, #152]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	4a2c      	ldr	r2, [pc, #176]	@ (80022dc <HAL_RCC_OscConfig+0x354>)
 800222a:	4013      	ands	r3, r2
 800222c:	0019      	movs	r1, r3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6a1a      	ldr	r2, [r3, #32]
 8002232:	4b23      	ldr	r3, [pc, #140]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 8002234:	430a      	orrs	r2, r1
 8002236:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002238:	4b21      	ldr	r3, [pc, #132]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	021b      	lsls	r3, r3, #8
 800223e:	0a19      	lsrs	r1, r3, #8
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	69db      	ldr	r3, [r3, #28]
 8002244:	061a      	lsls	r2, r3, #24
 8002246:	4b1e      	ldr	r3, [pc, #120]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 8002248:	430a      	orrs	r2, r1
 800224a:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6a1b      	ldr	r3, [r3, #32]
 8002250:	0b5b      	lsrs	r3, r3, #13
 8002252:	3301      	adds	r3, #1
 8002254:	2280      	movs	r2, #128	@ 0x80
 8002256:	0212      	lsls	r2, r2, #8
 8002258:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800225a:	4b19      	ldr	r3, [pc, #100]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 800225c:	68db      	ldr	r3, [r3, #12]
 800225e:	091b      	lsrs	r3, r3, #4
 8002260:	210f      	movs	r1, #15
 8002262:	400b      	ands	r3, r1
 8002264:	491a      	ldr	r1, [pc, #104]	@ (80022d0 <HAL_RCC_OscConfig+0x348>)
 8002266:	5ccb      	ldrb	r3, [r1, r3]
 8002268:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800226a:	4b1a      	ldr	r3, [pc, #104]	@ (80022d4 <HAL_RCC_OscConfig+0x34c>)
 800226c:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800226e:	4b1a      	ldr	r3, [pc, #104]	@ (80022d8 <HAL_RCC_OscConfig+0x350>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	2513      	movs	r5, #19
 8002274:	197c      	adds	r4, r7, r5
 8002276:	0018      	movs	r0, r3
 8002278:	f7fe fdf6 	bl	8000e68 <HAL_InitTick>
 800227c:	0003      	movs	r3, r0
 800227e:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8002280:	197b      	adds	r3, r7, r5
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d060      	beq.n	800234a <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8002288:	197b      	adds	r3, r7, r5
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	e1f2      	b.n	8002674 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	699b      	ldr	r3, [r3, #24]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d03f      	beq.n	8002316 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002296:	4b0a      	ldr	r3, [pc, #40]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	4b09      	ldr	r3, [pc, #36]	@ (80022c0 <HAL_RCC_OscConfig+0x338>)
 800229c:	2180      	movs	r1, #128	@ 0x80
 800229e:	0049      	lsls	r1, r1, #1
 80022a0:	430a      	orrs	r2, r1
 80022a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022a4:	f7fe fe26 	bl	8000ef4 <HAL_GetTick>
 80022a8:	0003      	movs	r3, r0
 80022aa:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80022ac:	e018      	b.n	80022e0 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80022ae:	f7fe fe21 	bl	8000ef4 <HAL_GetTick>
 80022b2:	0002      	movs	r2, r0
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	1ad3      	subs	r3, r2, r3
 80022b8:	2b02      	cmp	r3, #2
 80022ba:	d911      	bls.n	80022e0 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 80022bc:	2303      	movs	r3, #3
 80022be:	e1d9      	b.n	8002674 <HAL_RCC_OscConfig+0x6ec>
 80022c0:	40021000 	.word	0x40021000
 80022c4:	fffeffff 	.word	0xfffeffff
 80022c8:	fffbffff 	.word	0xfffbffff
 80022cc:	ffffe0ff 	.word	0xffffe0ff
 80022d0:	080043b8 	.word	0x080043b8
 80022d4:	20000000 	.word	0x20000000
 80022d8:	20000004 	.word	0x20000004
 80022dc:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80022e0:	4bc9      	ldr	r3, [pc, #804]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	2380      	movs	r3, #128	@ 0x80
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	4013      	ands	r3, r2
 80022ea:	d0e0      	beq.n	80022ae <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80022ec:	4bc6      	ldr	r3, [pc, #792]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	4ac6      	ldr	r2, [pc, #792]	@ (800260c <HAL_RCC_OscConfig+0x684>)
 80022f2:	4013      	ands	r3, r2
 80022f4:	0019      	movs	r1, r3
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6a1a      	ldr	r2, [r3, #32]
 80022fa:	4bc3      	ldr	r3, [pc, #780]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 80022fc:	430a      	orrs	r2, r1
 80022fe:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002300:	4bc1      	ldr	r3, [pc, #772]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	021b      	lsls	r3, r3, #8
 8002306:	0a19      	lsrs	r1, r3, #8
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	69db      	ldr	r3, [r3, #28]
 800230c:	061a      	lsls	r2, r3, #24
 800230e:	4bbe      	ldr	r3, [pc, #760]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 8002310:	430a      	orrs	r2, r1
 8002312:	605a      	str	r2, [r3, #4]
 8002314:	e019      	b.n	800234a <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002316:	4bbc      	ldr	r3, [pc, #752]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	4bbb      	ldr	r3, [pc, #748]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 800231c:	49bc      	ldr	r1, [pc, #752]	@ (8002610 <HAL_RCC_OscConfig+0x688>)
 800231e:	400a      	ands	r2, r1
 8002320:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002322:	f7fe fde7 	bl	8000ef4 <HAL_GetTick>
 8002326:	0003      	movs	r3, r0
 8002328:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800232a:	e008      	b.n	800233e <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800232c:	f7fe fde2 	bl	8000ef4 <HAL_GetTick>
 8002330:	0002      	movs	r2, r0
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	2b02      	cmp	r3, #2
 8002338:	d901      	bls.n	800233e <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 800233a:	2303      	movs	r3, #3
 800233c:	e19a      	b.n	8002674 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800233e:	4bb2      	ldr	r3, [pc, #712]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	2380      	movs	r3, #128	@ 0x80
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	4013      	ands	r3, r2
 8002348:	d1f0      	bne.n	800232c <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	2208      	movs	r2, #8
 8002350:	4013      	ands	r3, r2
 8002352:	d036      	beq.n	80023c2 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	695b      	ldr	r3, [r3, #20]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d019      	beq.n	8002390 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800235c:	4baa      	ldr	r3, [pc, #680]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 800235e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002360:	4ba9      	ldr	r3, [pc, #676]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 8002362:	2101      	movs	r1, #1
 8002364:	430a      	orrs	r2, r1
 8002366:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002368:	f7fe fdc4 	bl	8000ef4 <HAL_GetTick>
 800236c:	0003      	movs	r3, r0
 800236e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002370:	e008      	b.n	8002384 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002372:	f7fe fdbf 	bl	8000ef4 <HAL_GetTick>
 8002376:	0002      	movs	r2, r0
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	1ad3      	subs	r3, r2, r3
 800237c:	2b02      	cmp	r3, #2
 800237e:	d901      	bls.n	8002384 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8002380:	2303      	movs	r3, #3
 8002382:	e177      	b.n	8002674 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002384:	4ba0      	ldr	r3, [pc, #640]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 8002386:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002388:	2202      	movs	r2, #2
 800238a:	4013      	ands	r3, r2
 800238c:	d0f1      	beq.n	8002372 <HAL_RCC_OscConfig+0x3ea>
 800238e:	e018      	b.n	80023c2 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002390:	4b9d      	ldr	r3, [pc, #628]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 8002392:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002394:	4b9c      	ldr	r3, [pc, #624]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 8002396:	2101      	movs	r1, #1
 8002398:	438a      	bics	r2, r1
 800239a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800239c:	f7fe fdaa 	bl	8000ef4 <HAL_GetTick>
 80023a0:	0003      	movs	r3, r0
 80023a2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80023a4:	e008      	b.n	80023b8 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023a6:	f7fe fda5 	bl	8000ef4 <HAL_GetTick>
 80023aa:	0002      	movs	r2, r0
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	1ad3      	subs	r3, r2, r3
 80023b0:	2b02      	cmp	r3, #2
 80023b2:	d901      	bls.n	80023b8 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 80023b4:	2303      	movs	r3, #3
 80023b6:	e15d      	b.n	8002674 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80023b8:	4b93      	ldr	r3, [pc, #588]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 80023ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023bc:	2202      	movs	r2, #2
 80023be:	4013      	ands	r3, r2
 80023c0:	d1f1      	bne.n	80023a6 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	2204      	movs	r2, #4
 80023c8:	4013      	ands	r3, r2
 80023ca:	d100      	bne.n	80023ce <HAL_RCC_OscConfig+0x446>
 80023cc:	e0ae      	b.n	800252c <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023ce:	2023      	movs	r0, #35	@ 0x23
 80023d0:	183b      	adds	r3, r7, r0
 80023d2:	2200      	movs	r2, #0
 80023d4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023d6:	4b8c      	ldr	r3, [pc, #560]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 80023d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80023da:	2380      	movs	r3, #128	@ 0x80
 80023dc:	055b      	lsls	r3, r3, #21
 80023de:	4013      	ands	r3, r2
 80023e0:	d109      	bne.n	80023f6 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023e2:	4b89      	ldr	r3, [pc, #548]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 80023e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80023e6:	4b88      	ldr	r3, [pc, #544]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 80023e8:	2180      	movs	r1, #128	@ 0x80
 80023ea:	0549      	lsls	r1, r1, #21
 80023ec:	430a      	orrs	r2, r1
 80023ee:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80023f0:	183b      	adds	r3, r7, r0
 80023f2:	2201      	movs	r2, #1
 80023f4:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023f6:	4b87      	ldr	r3, [pc, #540]	@ (8002614 <HAL_RCC_OscConfig+0x68c>)
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	2380      	movs	r3, #128	@ 0x80
 80023fc:	005b      	lsls	r3, r3, #1
 80023fe:	4013      	ands	r3, r2
 8002400:	d11a      	bne.n	8002438 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002402:	4b84      	ldr	r3, [pc, #528]	@ (8002614 <HAL_RCC_OscConfig+0x68c>)
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	4b83      	ldr	r3, [pc, #524]	@ (8002614 <HAL_RCC_OscConfig+0x68c>)
 8002408:	2180      	movs	r1, #128	@ 0x80
 800240a:	0049      	lsls	r1, r1, #1
 800240c:	430a      	orrs	r2, r1
 800240e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002410:	f7fe fd70 	bl	8000ef4 <HAL_GetTick>
 8002414:	0003      	movs	r3, r0
 8002416:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002418:	e008      	b.n	800242c <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800241a:	f7fe fd6b 	bl	8000ef4 <HAL_GetTick>
 800241e:	0002      	movs	r2, r0
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	1ad3      	subs	r3, r2, r3
 8002424:	2b64      	cmp	r3, #100	@ 0x64
 8002426:	d901      	bls.n	800242c <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8002428:	2303      	movs	r3, #3
 800242a:	e123      	b.n	8002674 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800242c:	4b79      	ldr	r3, [pc, #484]	@ (8002614 <HAL_RCC_OscConfig+0x68c>)
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	2380      	movs	r3, #128	@ 0x80
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	4013      	ands	r3, r2
 8002436:	d0f0      	beq.n	800241a <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	689a      	ldr	r2, [r3, #8]
 800243c:	2380      	movs	r3, #128	@ 0x80
 800243e:	005b      	lsls	r3, r3, #1
 8002440:	429a      	cmp	r2, r3
 8002442:	d107      	bne.n	8002454 <HAL_RCC_OscConfig+0x4cc>
 8002444:	4b70      	ldr	r3, [pc, #448]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 8002446:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002448:	4b6f      	ldr	r3, [pc, #444]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 800244a:	2180      	movs	r1, #128	@ 0x80
 800244c:	0049      	lsls	r1, r1, #1
 800244e:	430a      	orrs	r2, r1
 8002450:	651a      	str	r2, [r3, #80]	@ 0x50
 8002452:	e031      	b.n	80024b8 <HAL_RCC_OscConfig+0x530>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d10c      	bne.n	8002476 <HAL_RCC_OscConfig+0x4ee>
 800245c:	4b6a      	ldr	r3, [pc, #424]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 800245e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002460:	4b69      	ldr	r3, [pc, #420]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 8002462:	496b      	ldr	r1, [pc, #428]	@ (8002610 <HAL_RCC_OscConfig+0x688>)
 8002464:	400a      	ands	r2, r1
 8002466:	651a      	str	r2, [r3, #80]	@ 0x50
 8002468:	4b67      	ldr	r3, [pc, #412]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 800246a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800246c:	4b66      	ldr	r3, [pc, #408]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 800246e:	496a      	ldr	r1, [pc, #424]	@ (8002618 <HAL_RCC_OscConfig+0x690>)
 8002470:	400a      	ands	r2, r1
 8002472:	651a      	str	r2, [r3, #80]	@ 0x50
 8002474:	e020      	b.n	80024b8 <HAL_RCC_OscConfig+0x530>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	689a      	ldr	r2, [r3, #8]
 800247a:	23a0      	movs	r3, #160	@ 0xa0
 800247c:	00db      	lsls	r3, r3, #3
 800247e:	429a      	cmp	r2, r3
 8002480:	d10e      	bne.n	80024a0 <HAL_RCC_OscConfig+0x518>
 8002482:	4b61      	ldr	r3, [pc, #388]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 8002484:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002486:	4b60      	ldr	r3, [pc, #384]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 8002488:	2180      	movs	r1, #128	@ 0x80
 800248a:	00c9      	lsls	r1, r1, #3
 800248c:	430a      	orrs	r2, r1
 800248e:	651a      	str	r2, [r3, #80]	@ 0x50
 8002490:	4b5d      	ldr	r3, [pc, #372]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 8002492:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002494:	4b5c      	ldr	r3, [pc, #368]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 8002496:	2180      	movs	r1, #128	@ 0x80
 8002498:	0049      	lsls	r1, r1, #1
 800249a:	430a      	orrs	r2, r1
 800249c:	651a      	str	r2, [r3, #80]	@ 0x50
 800249e:	e00b      	b.n	80024b8 <HAL_RCC_OscConfig+0x530>
 80024a0:	4b59      	ldr	r3, [pc, #356]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 80024a2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80024a4:	4b58      	ldr	r3, [pc, #352]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 80024a6:	495a      	ldr	r1, [pc, #360]	@ (8002610 <HAL_RCC_OscConfig+0x688>)
 80024a8:	400a      	ands	r2, r1
 80024aa:	651a      	str	r2, [r3, #80]	@ 0x50
 80024ac:	4b56      	ldr	r3, [pc, #344]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 80024ae:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80024b0:	4b55      	ldr	r3, [pc, #340]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 80024b2:	4959      	ldr	r1, [pc, #356]	@ (8002618 <HAL_RCC_OscConfig+0x690>)
 80024b4:	400a      	ands	r2, r1
 80024b6:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d015      	beq.n	80024ec <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024c0:	f7fe fd18 	bl	8000ef4 <HAL_GetTick>
 80024c4:	0003      	movs	r3, r0
 80024c6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80024c8:	e009      	b.n	80024de <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024ca:	f7fe fd13 	bl	8000ef4 <HAL_GetTick>
 80024ce:	0002      	movs	r2, r0
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	4a51      	ldr	r2, [pc, #324]	@ (800261c <HAL_RCC_OscConfig+0x694>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d901      	bls.n	80024de <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 80024da:	2303      	movs	r3, #3
 80024dc:	e0ca      	b.n	8002674 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80024de:	4b4a      	ldr	r3, [pc, #296]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 80024e0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80024e2:	2380      	movs	r3, #128	@ 0x80
 80024e4:	009b      	lsls	r3, r3, #2
 80024e6:	4013      	ands	r3, r2
 80024e8:	d0ef      	beq.n	80024ca <HAL_RCC_OscConfig+0x542>
 80024ea:	e014      	b.n	8002516 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024ec:	f7fe fd02 	bl	8000ef4 <HAL_GetTick>
 80024f0:	0003      	movs	r3, r0
 80024f2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80024f4:	e009      	b.n	800250a <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024f6:	f7fe fcfd 	bl	8000ef4 <HAL_GetTick>
 80024fa:	0002      	movs	r2, r0
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	4a46      	ldr	r2, [pc, #280]	@ (800261c <HAL_RCC_OscConfig+0x694>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d901      	bls.n	800250a <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8002506:	2303      	movs	r3, #3
 8002508:	e0b4      	b.n	8002674 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800250a:	4b3f      	ldr	r3, [pc, #252]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 800250c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800250e:	2380      	movs	r3, #128	@ 0x80
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	4013      	ands	r3, r2
 8002514:	d1ef      	bne.n	80024f6 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002516:	2323      	movs	r3, #35	@ 0x23
 8002518:	18fb      	adds	r3, r7, r3
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	2b01      	cmp	r3, #1
 800251e:	d105      	bne.n	800252c <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002520:	4b39      	ldr	r3, [pc, #228]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 8002522:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002524:	4b38      	ldr	r3, [pc, #224]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 8002526:	493e      	ldr	r1, [pc, #248]	@ (8002620 <HAL_RCC_OscConfig+0x698>)
 8002528:	400a      	ands	r2, r1
 800252a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002530:	2b00      	cmp	r3, #0
 8002532:	d100      	bne.n	8002536 <HAL_RCC_OscConfig+0x5ae>
 8002534:	e09d      	b.n	8002672 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	2b0c      	cmp	r3, #12
 800253a:	d100      	bne.n	800253e <HAL_RCC_OscConfig+0x5b6>
 800253c:	e076      	b.n	800262c <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002542:	2b02      	cmp	r3, #2
 8002544:	d145      	bne.n	80025d2 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002546:	4b30      	ldr	r3, [pc, #192]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	4b2f      	ldr	r3, [pc, #188]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 800254c:	4935      	ldr	r1, [pc, #212]	@ (8002624 <HAL_RCC_OscConfig+0x69c>)
 800254e:	400a      	ands	r2, r1
 8002550:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002552:	f7fe fccf 	bl	8000ef4 <HAL_GetTick>
 8002556:	0003      	movs	r3, r0
 8002558:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800255a:	e008      	b.n	800256e <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800255c:	f7fe fcca 	bl	8000ef4 <HAL_GetTick>
 8002560:	0002      	movs	r2, r0
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	2b02      	cmp	r3, #2
 8002568:	d901      	bls.n	800256e <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e082      	b.n	8002674 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800256e:	4b26      	ldr	r3, [pc, #152]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	2380      	movs	r3, #128	@ 0x80
 8002574:	049b      	lsls	r3, r3, #18
 8002576:	4013      	ands	r3, r2
 8002578:	d1f0      	bne.n	800255c <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800257a:	4b23      	ldr	r3, [pc, #140]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 800257c:	68db      	ldr	r3, [r3, #12]
 800257e:	4a2a      	ldr	r2, [pc, #168]	@ (8002628 <HAL_RCC_OscConfig+0x6a0>)
 8002580:	4013      	ands	r3, r2
 8002582:	0019      	movs	r1, r3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800258c:	431a      	orrs	r2, r3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002592:	431a      	orrs	r2, r3
 8002594:	4b1c      	ldr	r3, [pc, #112]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 8002596:	430a      	orrs	r2, r1
 8002598:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800259a:	4b1b      	ldr	r3, [pc, #108]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	4b1a      	ldr	r3, [pc, #104]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 80025a0:	2180      	movs	r1, #128	@ 0x80
 80025a2:	0449      	lsls	r1, r1, #17
 80025a4:	430a      	orrs	r2, r1
 80025a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025a8:	f7fe fca4 	bl	8000ef4 <HAL_GetTick>
 80025ac:	0003      	movs	r3, r0
 80025ae:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80025b0:	e008      	b.n	80025c4 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025b2:	f7fe fc9f 	bl	8000ef4 <HAL_GetTick>
 80025b6:	0002      	movs	r2, r0
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	2b02      	cmp	r3, #2
 80025be:	d901      	bls.n	80025c4 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80025c0:	2303      	movs	r3, #3
 80025c2:	e057      	b.n	8002674 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80025c4:	4b10      	ldr	r3, [pc, #64]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	2380      	movs	r3, #128	@ 0x80
 80025ca:	049b      	lsls	r3, r3, #18
 80025cc:	4013      	ands	r3, r2
 80025ce:	d0f0      	beq.n	80025b2 <HAL_RCC_OscConfig+0x62a>
 80025d0:	e04f      	b.n	8002672 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025d2:	4b0d      	ldr	r3, [pc, #52]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	4b0c      	ldr	r3, [pc, #48]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 80025d8:	4912      	ldr	r1, [pc, #72]	@ (8002624 <HAL_RCC_OscConfig+0x69c>)
 80025da:	400a      	ands	r2, r1
 80025dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025de:	f7fe fc89 	bl	8000ef4 <HAL_GetTick>
 80025e2:	0003      	movs	r3, r0
 80025e4:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80025e6:	e008      	b.n	80025fa <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025e8:	f7fe fc84 	bl	8000ef4 <HAL_GetTick>
 80025ec:	0002      	movs	r2, r0
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d901      	bls.n	80025fa <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 80025f6:	2303      	movs	r3, #3
 80025f8:	e03c      	b.n	8002674 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80025fa:	4b03      	ldr	r3, [pc, #12]	@ (8002608 <HAL_RCC_OscConfig+0x680>)
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	2380      	movs	r3, #128	@ 0x80
 8002600:	049b      	lsls	r3, r3, #18
 8002602:	4013      	ands	r3, r2
 8002604:	d1f0      	bne.n	80025e8 <HAL_RCC_OscConfig+0x660>
 8002606:	e034      	b.n	8002672 <HAL_RCC_OscConfig+0x6ea>
 8002608:	40021000 	.word	0x40021000
 800260c:	ffff1fff 	.word	0xffff1fff
 8002610:	fffffeff 	.word	0xfffffeff
 8002614:	40007000 	.word	0x40007000
 8002618:	fffffbff 	.word	0xfffffbff
 800261c:	00001388 	.word	0x00001388
 8002620:	efffffff 	.word	0xefffffff
 8002624:	feffffff 	.word	0xfeffffff
 8002628:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002630:	2b01      	cmp	r3, #1
 8002632:	d101      	bne.n	8002638 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8002634:	2301      	movs	r3, #1
 8002636:	e01d      	b.n	8002674 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002638:	4b10      	ldr	r3, [pc, #64]	@ (800267c <HAL_RCC_OscConfig+0x6f4>)
 800263a:	68db      	ldr	r3, [r3, #12]
 800263c:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800263e:	69ba      	ldr	r2, [r7, #24]
 8002640:	2380      	movs	r3, #128	@ 0x80
 8002642:	025b      	lsls	r3, r3, #9
 8002644:	401a      	ands	r2, r3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800264a:	429a      	cmp	r2, r3
 800264c:	d10f      	bne.n	800266e <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800264e:	69ba      	ldr	r2, [r7, #24]
 8002650:	23f0      	movs	r3, #240	@ 0xf0
 8002652:	039b      	lsls	r3, r3, #14
 8002654:	401a      	ands	r2, r3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800265a:	429a      	cmp	r2, r3
 800265c:	d107      	bne.n	800266e <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800265e:	69ba      	ldr	r2, [r7, #24]
 8002660:	23c0      	movs	r3, #192	@ 0xc0
 8002662:	041b      	lsls	r3, r3, #16
 8002664:	401a      	ands	r2, r3
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800266a:	429a      	cmp	r2, r3
 800266c:	d001      	beq.n	8002672 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e000      	b.n	8002674 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8002672:	2300      	movs	r3, #0
}
 8002674:	0018      	movs	r0, r3
 8002676:	46bd      	mov	sp, r7
 8002678:	b00a      	add	sp, #40	@ 0x28
 800267a:	bdb0      	pop	{r4, r5, r7, pc}
 800267c:	40021000 	.word	0x40021000

08002680 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002680:	b5b0      	push	{r4, r5, r7, lr}
 8002682:	b084      	sub	sp, #16
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
 8002688:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d101      	bne.n	8002694 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	e128      	b.n	80028e6 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002694:	4b96      	ldr	r3, [pc, #600]	@ (80028f0 <HAL_RCC_ClockConfig+0x270>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	2201      	movs	r2, #1
 800269a:	4013      	ands	r3, r2
 800269c:	683a      	ldr	r2, [r7, #0]
 800269e:	429a      	cmp	r2, r3
 80026a0:	d91e      	bls.n	80026e0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026a2:	4b93      	ldr	r3, [pc, #588]	@ (80028f0 <HAL_RCC_ClockConfig+0x270>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	2201      	movs	r2, #1
 80026a8:	4393      	bics	r3, r2
 80026aa:	0019      	movs	r1, r3
 80026ac:	4b90      	ldr	r3, [pc, #576]	@ (80028f0 <HAL_RCC_ClockConfig+0x270>)
 80026ae:	683a      	ldr	r2, [r7, #0]
 80026b0:	430a      	orrs	r2, r1
 80026b2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80026b4:	f7fe fc1e 	bl	8000ef4 <HAL_GetTick>
 80026b8:	0003      	movs	r3, r0
 80026ba:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026bc:	e009      	b.n	80026d2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026be:	f7fe fc19 	bl	8000ef4 <HAL_GetTick>
 80026c2:	0002      	movs	r2, r0
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	1ad3      	subs	r3, r2, r3
 80026c8:	4a8a      	ldr	r2, [pc, #552]	@ (80028f4 <HAL_RCC_ClockConfig+0x274>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d901      	bls.n	80026d2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e109      	b.n	80028e6 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026d2:	4b87      	ldr	r3, [pc, #540]	@ (80028f0 <HAL_RCC_ClockConfig+0x270>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	2201      	movs	r2, #1
 80026d8:	4013      	ands	r3, r2
 80026da:	683a      	ldr	r2, [r7, #0]
 80026dc:	429a      	cmp	r2, r3
 80026de:	d1ee      	bne.n	80026be <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	2202      	movs	r2, #2
 80026e6:	4013      	ands	r3, r2
 80026e8:	d009      	beq.n	80026fe <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026ea:	4b83      	ldr	r3, [pc, #524]	@ (80028f8 <HAL_RCC_ClockConfig+0x278>)
 80026ec:	68db      	ldr	r3, [r3, #12]
 80026ee:	22f0      	movs	r2, #240	@ 0xf0
 80026f0:	4393      	bics	r3, r2
 80026f2:	0019      	movs	r1, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	689a      	ldr	r2, [r3, #8]
 80026f8:	4b7f      	ldr	r3, [pc, #508]	@ (80028f8 <HAL_RCC_ClockConfig+0x278>)
 80026fa:	430a      	orrs	r2, r1
 80026fc:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	2201      	movs	r2, #1
 8002704:	4013      	ands	r3, r2
 8002706:	d100      	bne.n	800270a <HAL_RCC_ClockConfig+0x8a>
 8002708:	e089      	b.n	800281e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	2b02      	cmp	r3, #2
 8002710:	d107      	bne.n	8002722 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002712:	4b79      	ldr	r3, [pc, #484]	@ (80028f8 <HAL_RCC_ClockConfig+0x278>)
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	2380      	movs	r3, #128	@ 0x80
 8002718:	029b      	lsls	r3, r3, #10
 800271a:	4013      	ands	r3, r2
 800271c:	d120      	bne.n	8002760 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e0e1      	b.n	80028e6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	2b03      	cmp	r3, #3
 8002728:	d107      	bne.n	800273a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800272a:	4b73      	ldr	r3, [pc, #460]	@ (80028f8 <HAL_RCC_ClockConfig+0x278>)
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	2380      	movs	r3, #128	@ 0x80
 8002730:	049b      	lsls	r3, r3, #18
 8002732:	4013      	ands	r3, r2
 8002734:	d114      	bne.n	8002760 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e0d5      	b.n	80028e6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	2b01      	cmp	r3, #1
 8002740:	d106      	bne.n	8002750 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002742:	4b6d      	ldr	r3, [pc, #436]	@ (80028f8 <HAL_RCC_ClockConfig+0x278>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	2204      	movs	r2, #4
 8002748:	4013      	ands	r3, r2
 800274a:	d109      	bne.n	8002760 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800274c:	2301      	movs	r3, #1
 800274e:	e0ca      	b.n	80028e6 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002750:	4b69      	ldr	r3, [pc, #420]	@ (80028f8 <HAL_RCC_ClockConfig+0x278>)
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	2380      	movs	r3, #128	@ 0x80
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	4013      	ands	r3, r2
 800275a:	d101      	bne.n	8002760 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800275c:	2301      	movs	r3, #1
 800275e:	e0c2      	b.n	80028e6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002760:	4b65      	ldr	r3, [pc, #404]	@ (80028f8 <HAL_RCC_ClockConfig+0x278>)
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	2203      	movs	r2, #3
 8002766:	4393      	bics	r3, r2
 8002768:	0019      	movs	r1, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	685a      	ldr	r2, [r3, #4]
 800276e:	4b62      	ldr	r3, [pc, #392]	@ (80028f8 <HAL_RCC_ClockConfig+0x278>)
 8002770:	430a      	orrs	r2, r1
 8002772:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002774:	f7fe fbbe 	bl	8000ef4 <HAL_GetTick>
 8002778:	0003      	movs	r3, r0
 800277a:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	2b02      	cmp	r3, #2
 8002782:	d111      	bne.n	80027a8 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002784:	e009      	b.n	800279a <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002786:	f7fe fbb5 	bl	8000ef4 <HAL_GetTick>
 800278a:	0002      	movs	r2, r0
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	1ad3      	subs	r3, r2, r3
 8002790:	4a58      	ldr	r2, [pc, #352]	@ (80028f4 <HAL_RCC_ClockConfig+0x274>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d901      	bls.n	800279a <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8002796:	2303      	movs	r3, #3
 8002798:	e0a5      	b.n	80028e6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800279a:	4b57      	ldr	r3, [pc, #348]	@ (80028f8 <HAL_RCC_ClockConfig+0x278>)
 800279c:	68db      	ldr	r3, [r3, #12]
 800279e:	220c      	movs	r2, #12
 80027a0:	4013      	ands	r3, r2
 80027a2:	2b08      	cmp	r3, #8
 80027a4:	d1ef      	bne.n	8002786 <HAL_RCC_ClockConfig+0x106>
 80027a6:	e03a      	b.n	800281e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	2b03      	cmp	r3, #3
 80027ae:	d111      	bne.n	80027d4 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027b0:	e009      	b.n	80027c6 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027b2:	f7fe fb9f 	bl	8000ef4 <HAL_GetTick>
 80027b6:	0002      	movs	r2, r0
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	4a4d      	ldr	r2, [pc, #308]	@ (80028f4 <HAL_RCC_ClockConfig+0x274>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d901      	bls.n	80027c6 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e08f      	b.n	80028e6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027c6:	4b4c      	ldr	r3, [pc, #304]	@ (80028f8 <HAL_RCC_ClockConfig+0x278>)
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	220c      	movs	r2, #12
 80027cc:	4013      	ands	r3, r2
 80027ce:	2b0c      	cmp	r3, #12
 80027d0:	d1ef      	bne.n	80027b2 <HAL_RCC_ClockConfig+0x132>
 80027d2:	e024      	b.n	800281e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d11b      	bne.n	8002814 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80027dc:	e009      	b.n	80027f2 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027de:	f7fe fb89 	bl	8000ef4 <HAL_GetTick>
 80027e2:	0002      	movs	r2, r0
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	1ad3      	subs	r3, r2, r3
 80027e8:	4a42      	ldr	r2, [pc, #264]	@ (80028f4 <HAL_RCC_ClockConfig+0x274>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d901      	bls.n	80027f2 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e079      	b.n	80028e6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80027f2:	4b41      	ldr	r3, [pc, #260]	@ (80028f8 <HAL_RCC_ClockConfig+0x278>)
 80027f4:	68db      	ldr	r3, [r3, #12]
 80027f6:	220c      	movs	r2, #12
 80027f8:	4013      	ands	r3, r2
 80027fa:	2b04      	cmp	r3, #4
 80027fc:	d1ef      	bne.n	80027de <HAL_RCC_ClockConfig+0x15e>
 80027fe:	e00e      	b.n	800281e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002800:	f7fe fb78 	bl	8000ef4 <HAL_GetTick>
 8002804:	0002      	movs	r2, r0
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	4a3a      	ldr	r2, [pc, #232]	@ (80028f4 <HAL_RCC_ClockConfig+0x274>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d901      	bls.n	8002814 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002810:	2303      	movs	r3, #3
 8002812:	e068      	b.n	80028e6 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002814:	4b38      	ldr	r3, [pc, #224]	@ (80028f8 <HAL_RCC_ClockConfig+0x278>)
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	220c      	movs	r2, #12
 800281a:	4013      	ands	r3, r2
 800281c:	d1f0      	bne.n	8002800 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800281e:	4b34      	ldr	r3, [pc, #208]	@ (80028f0 <HAL_RCC_ClockConfig+0x270>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	2201      	movs	r2, #1
 8002824:	4013      	ands	r3, r2
 8002826:	683a      	ldr	r2, [r7, #0]
 8002828:	429a      	cmp	r2, r3
 800282a:	d21e      	bcs.n	800286a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800282c:	4b30      	ldr	r3, [pc, #192]	@ (80028f0 <HAL_RCC_ClockConfig+0x270>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	2201      	movs	r2, #1
 8002832:	4393      	bics	r3, r2
 8002834:	0019      	movs	r1, r3
 8002836:	4b2e      	ldr	r3, [pc, #184]	@ (80028f0 <HAL_RCC_ClockConfig+0x270>)
 8002838:	683a      	ldr	r2, [r7, #0]
 800283a:	430a      	orrs	r2, r1
 800283c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800283e:	f7fe fb59 	bl	8000ef4 <HAL_GetTick>
 8002842:	0003      	movs	r3, r0
 8002844:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002846:	e009      	b.n	800285c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002848:	f7fe fb54 	bl	8000ef4 <HAL_GetTick>
 800284c:	0002      	movs	r2, r0
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	4a28      	ldr	r2, [pc, #160]	@ (80028f4 <HAL_RCC_ClockConfig+0x274>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d901      	bls.n	800285c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002858:	2303      	movs	r3, #3
 800285a:	e044      	b.n	80028e6 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800285c:	4b24      	ldr	r3, [pc, #144]	@ (80028f0 <HAL_RCC_ClockConfig+0x270>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	2201      	movs	r2, #1
 8002862:	4013      	ands	r3, r2
 8002864:	683a      	ldr	r2, [r7, #0]
 8002866:	429a      	cmp	r2, r3
 8002868:	d1ee      	bne.n	8002848 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	2204      	movs	r2, #4
 8002870:	4013      	ands	r3, r2
 8002872:	d009      	beq.n	8002888 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002874:	4b20      	ldr	r3, [pc, #128]	@ (80028f8 <HAL_RCC_ClockConfig+0x278>)
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	4a20      	ldr	r2, [pc, #128]	@ (80028fc <HAL_RCC_ClockConfig+0x27c>)
 800287a:	4013      	ands	r3, r2
 800287c:	0019      	movs	r1, r3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	68da      	ldr	r2, [r3, #12]
 8002882:	4b1d      	ldr	r3, [pc, #116]	@ (80028f8 <HAL_RCC_ClockConfig+0x278>)
 8002884:	430a      	orrs	r2, r1
 8002886:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	2208      	movs	r2, #8
 800288e:	4013      	ands	r3, r2
 8002890:	d00a      	beq.n	80028a8 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002892:	4b19      	ldr	r3, [pc, #100]	@ (80028f8 <HAL_RCC_ClockConfig+0x278>)
 8002894:	68db      	ldr	r3, [r3, #12]
 8002896:	4a1a      	ldr	r2, [pc, #104]	@ (8002900 <HAL_RCC_ClockConfig+0x280>)
 8002898:	4013      	ands	r3, r2
 800289a:	0019      	movs	r1, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	691b      	ldr	r3, [r3, #16]
 80028a0:	00da      	lsls	r2, r3, #3
 80028a2:	4b15      	ldr	r3, [pc, #84]	@ (80028f8 <HAL_RCC_ClockConfig+0x278>)
 80028a4:	430a      	orrs	r2, r1
 80028a6:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80028a8:	f000 f832 	bl	8002910 <HAL_RCC_GetSysClockFreq>
 80028ac:	0001      	movs	r1, r0
 80028ae:	4b12      	ldr	r3, [pc, #72]	@ (80028f8 <HAL_RCC_ClockConfig+0x278>)
 80028b0:	68db      	ldr	r3, [r3, #12]
 80028b2:	091b      	lsrs	r3, r3, #4
 80028b4:	220f      	movs	r2, #15
 80028b6:	4013      	ands	r3, r2
 80028b8:	4a12      	ldr	r2, [pc, #72]	@ (8002904 <HAL_RCC_ClockConfig+0x284>)
 80028ba:	5cd3      	ldrb	r3, [r2, r3]
 80028bc:	000a      	movs	r2, r1
 80028be:	40da      	lsrs	r2, r3
 80028c0:	4b11      	ldr	r3, [pc, #68]	@ (8002908 <HAL_RCC_ClockConfig+0x288>)
 80028c2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80028c4:	4b11      	ldr	r3, [pc, #68]	@ (800290c <HAL_RCC_ClockConfig+0x28c>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	250b      	movs	r5, #11
 80028ca:	197c      	adds	r4, r7, r5
 80028cc:	0018      	movs	r0, r3
 80028ce:	f7fe facb 	bl	8000e68 <HAL_InitTick>
 80028d2:	0003      	movs	r3, r0
 80028d4:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80028d6:	197b      	adds	r3, r7, r5
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d002      	beq.n	80028e4 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80028de:	197b      	adds	r3, r7, r5
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	e000      	b.n	80028e6 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80028e4:	2300      	movs	r3, #0
}
 80028e6:	0018      	movs	r0, r3
 80028e8:	46bd      	mov	sp, r7
 80028ea:	b004      	add	sp, #16
 80028ec:	bdb0      	pop	{r4, r5, r7, pc}
 80028ee:	46c0      	nop			@ (mov r8, r8)
 80028f0:	40022000 	.word	0x40022000
 80028f4:	00001388 	.word	0x00001388
 80028f8:	40021000 	.word	0x40021000
 80028fc:	fffff8ff 	.word	0xfffff8ff
 8002900:	ffffc7ff 	.word	0xffffc7ff
 8002904:	080043b8 	.word	0x080043b8
 8002908:	20000000 	.word	0x20000000
 800290c:	20000004 	.word	0x20000004

08002910 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b086      	sub	sp, #24
 8002914:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002916:	4b3c      	ldr	r3, [pc, #240]	@ (8002a08 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002918:	68db      	ldr	r3, [r3, #12]
 800291a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	220c      	movs	r2, #12
 8002920:	4013      	ands	r3, r2
 8002922:	2b0c      	cmp	r3, #12
 8002924:	d013      	beq.n	800294e <HAL_RCC_GetSysClockFreq+0x3e>
 8002926:	d85c      	bhi.n	80029e2 <HAL_RCC_GetSysClockFreq+0xd2>
 8002928:	2b04      	cmp	r3, #4
 800292a:	d002      	beq.n	8002932 <HAL_RCC_GetSysClockFreq+0x22>
 800292c:	2b08      	cmp	r3, #8
 800292e:	d00b      	beq.n	8002948 <HAL_RCC_GetSysClockFreq+0x38>
 8002930:	e057      	b.n	80029e2 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002932:	4b35      	ldr	r3, [pc, #212]	@ (8002a08 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	2210      	movs	r2, #16
 8002938:	4013      	ands	r3, r2
 800293a:	d002      	beq.n	8002942 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800293c:	4b33      	ldr	r3, [pc, #204]	@ (8002a0c <HAL_RCC_GetSysClockFreq+0xfc>)
 800293e:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002940:	e05d      	b.n	80029fe <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8002942:	4b33      	ldr	r3, [pc, #204]	@ (8002a10 <HAL_RCC_GetSysClockFreq+0x100>)
 8002944:	613b      	str	r3, [r7, #16]
      break;
 8002946:	e05a      	b.n	80029fe <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002948:	4b32      	ldr	r3, [pc, #200]	@ (8002a14 <HAL_RCC_GetSysClockFreq+0x104>)
 800294a:	613b      	str	r3, [r7, #16]
      break;
 800294c:	e057      	b.n	80029fe <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	0c9b      	lsrs	r3, r3, #18
 8002952:	220f      	movs	r2, #15
 8002954:	4013      	ands	r3, r2
 8002956:	4a30      	ldr	r2, [pc, #192]	@ (8002a18 <HAL_RCC_GetSysClockFreq+0x108>)
 8002958:	5cd3      	ldrb	r3, [r2, r3]
 800295a:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	0d9b      	lsrs	r3, r3, #22
 8002960:	2203      	movs	r2, #3
 8002962:	4013      	ands	r3, r2
 8002964:	3301      	adds	r3, #1
 8002966:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002968:	4b27      	ldr	r3, [pc, #156]	@ (8002a08 <HAL_RCC_GetSysClockFreq+0xf8>)
 800296a:	68da      	ldr	r2, [r3, #12]
 800296c:	2380      	movs	r3, #128	@ 0x80
 800296e:	025b      	lsls	r3, r3, #9
 8002970:	4013      	ands	r3, r2
 8002972:	d00f      	beq.n	8002994 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8002974:	68b9      	ldr	r1, [r7, #8]
 8002976:	000a      	movs	r2, r1
 8002978:	0152      	lsls	r2, r2, #5
 800297a:	1a52      	subs	r2, r2, r1
 800297c:	0193      	lsls	r3, r2, #6
 800297e:	1a9b      	subs	r3, r3, r2
 8002980:	00db      	lsls	r3, r3, #3
 8002982:	185b      	adds	r3, r3, r1
 8002984:	025b      	lsls	r3, r3, #9
 8002986:	6879      	ldr	r1, [r7, #4]
 8002988:	0018      	movs	r0, r3
 800298a:	f7fd fbcf 	bl	800012c <__udivsi3>
 800298e:	0003      	movs	r3, r0
 8002990:	617b      	str	r3, [r7, #20]
 8002992:	e023      	b.n	80029dc <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002994:	4b1c      	ldr	r3, [pc, #112]	@ (8002a08 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2210      	movs	r2, #16
 800299a:	4013      	ands	r3, r2
 800299c:	d00f      	beq.n	80029be <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 800299e:	68b9      	ldr	r1, [r7, #8]
 80029a0:	000a      	movs	r2, r1
 80029a2:	0152      	lsls	r2, r2, #5
 80029a4:	1a52      	subs	r2, r2, r1
 80029a6:	0193      	lsls	r3, r2, #6
 80029a8:	1a9b      	subs	r3, r3, r2
 80029aa:	00db      	lsls	r3, r3, #3
 80029ac:	185b      	adds	r3, r3, r1
 80029ae:	021b      	lsls	r3, r3, #8
 80029b0:	6879      	ldr	r1, [r7, #4]
 80029b2:	0018      	movs	r0, r3
 80029b4:	f7fd fbba 	bl	800012c <__udivsi3>
 80029b8:	0003      	movs	r3, r0
 80029ba:	617b      	str	r3, [r7, #20]
 80029bc:	e00e      	b.n	80029dc <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 80029be:	68b9      	ldr	r1, [r7, #8]
 80029c0:	000a      	movs	r2, r1
 80029c2:	0152      	lsls	r2, r2, #5
 80029c4:	1a52      	subs	r2, r2, r1
 80029c6:	0193      	lsls	r3, r2, #6
 80029c8:	1a9b      	subs	r3, r3, r2
 80029ca:	00db      	lsls	r3, r3, #3
 80029cc:	185b      	adds	r3, r3, r1
 80029ce:	029b      	lsls	r3, r3, #10
 80029d0:	6879      	ldr	r1, [r7, #4]
 80029d2:	0018      	movs	r0, r3
 80029d4:	f7fd fbaa 	bl	800012c <__udivsi3>
 80029d8:	0003      	movs	r3, r0
 80029da:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	613b      	str	r3, [r7, #16]
      break;
 80029e0:	e00d      	b.n	80029fe <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80029e2:	4b09      	ldr	r3, [pc, #36]	@ (8002a08 <HAL_RCC_GetSysClockFreq+0xf8>)
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	0b5b      	lsrs	r3, r3, #13
 80029e8:	2207      	movs	r2, #7
 80029ea:	4013      	ands	r3, r2
 80029ec:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	3301      	adds	r3, #1
 80029f2:	2280      	movs	r2, #128	@ 0x80
 80029f4:	0212      	lsls	r2, r2, #8
 80029f6:	409a      	lsls	r2, r3
 80029f8:	0013      	movs	r3, r2
 80029fa:	613b      	str	r3, [r7, #16]
      break;
 80029fc:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80029fe:	693b      	ldr	r3, [r7, #16]
}
 8002a00:	0018      	movs	r0, r3
 8002a02:	46bd      	mov	sp, r7
 8002a04:	b006      	add	sp, #24
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	40021000 	.word	0x40021000
 8002a0c:	003d0900 	.word	0x003d0900
 8002a10:	00f42400 	.word	0x00f42400
 8002a14:	007a1200 	.word	0x007a1200
 8002a18:	080043d0 	.word	0x080043d0

08002a1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a20:	4b02      	ldr	r3, [pc, #8]	@ (8002a2c <HAL_RCC_GetHCLKFreq+0x10>)
 8002a22:	681b      	ldr	r3, [r3, #0]
}
 8002a24:	0018      	movs	r0, r3
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	46c0      	nop			@ (mov r8, r8)
 8002a2c:	20000000 	.word	0x20000000

08002a30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a34:	f7ff fff2 	bl	8002a1c <HAL_RCC_GetHCLKFreq>
 8002a38:	0001      	movs	r1, r0
 8002a3a:	4b06      	ldr	r3, [pc, #24]	@ (8002a54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a3c:	68db      	ldr	r3, [r3, #12]
 8002a3e:	0a1b      	lsrs	r3, r3, #8
 8002a40:	2207      	movs	r2, #7
 8002a42:	4013      	ands	r3, r2
 8002a44:	4a04      	ldr	r2, [pc, #16]	@ (8002a58 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a46:	5cd3      	ldrb	r3, [r2, r3]
 8002a48:	40d9      	lsrs	r1, r3
 8002a4a:	000b      	movs	r3, r1
}
 8002a4c:	0018      	movs	r0, r3
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	46c0      	nop			@ (mov r8, r8)
 8002a54:	40021000 	.word	0x40021000
 8002a58:	080043c8 	.word	0x080043c8

08002a5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a60:	f7ff ffdc 	bl	8002a1c <HAL_RCC_GetHCLKFreq>
 8002a64:	0001      	movs	r1, r0
 8002a66:	4b06      	ldr	r3, [pc, #24]	@ (8002a80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a68:	68db      	ldr	r3, [r3, #12]
 8002a6a:	0adb      	lsrs	r3, r3, #11
 8002a6c:	2207      	movs	r2, #7
 8002a6e:	4013      	ands	r3, r2
 8002a70:	4a04      	ldr	r2, [pc, #16]	@ (8002a84 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002a72:	5cd3      	ldrb	r3, [r2, r3]
 8002a74:	40d9      	lsrs	r1, r3
 8002a76:	000b      	movs	r3, r1
}
 8002a78:	0018      	movs	r0, r3
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	46c0      	nop			@ (mov r8, r8)
 8002a80:	40021000 	.word	0x40021000
 8002a84:	080043c8 	.word	0x080043c8

08002a88 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b086      	sub	sp, #24
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002a90:	2017      	movs	r0, #23
 8002a92:	183b      	adds	r3, r7, r0
 8002a94:	2200      	movs	r2, #0
 8002a96:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	2220      	movs	r2, #32
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	d100      	bne.n	8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8002aa2:	e0c7      	b.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002aa4:	4b84      	ldr	r3, [pc, #528]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002aa6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002aa8:	2380      	movs	r3, #128	@ 0x80
 8002aaa:	055b      	lsls	r3, r3, #21
 8002aac:	4013      	ands	r3, r2
 8002aae:	d109      	bne.n	8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ab0:	4b81      	ldr	r3, [pc, #516]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002ab2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002ab4:	4b80      	ldr	r3, [pc, #512]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002ab6:	2180      	movs	r1, #128	@ 0x80
 8002ab8:	0549      	lsls	r1, r1, #21
 8002aba:	430a      	orrs	r2, r1
 8002abc:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8002abe:	183b      	adds	r3, r7, r0
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ac4:	4b7d      	ldr	r3, [pc, #500]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	2380      	movs	r3, #128	@ 0x80
 8002aca:	005b      	lsls	r3, r3, #1
 8002acc:	4013      	ands	r3, r2
 8002ace:	d11a      	bne.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ad0:	4b7a      	ldr	r3, [pc, #488]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	4b79      	ldr	r3, [pc, #484]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002ad6:	2180      	movs	r1, #128	@ 0x80
 8002ad8:	0049      	lsls	r1, r1, #1
 8002ada:	430a      	orrs	r2, r1
 8002adc:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ade:	f7fe fa09 	bl	8000ef4 <HAL_GetTick>
 8002ae2:	0003      	movs	r3, r0
 8002ae4:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ae6:	e008      	b.n	8002afa <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ae8:	f7fe fa04 	bl	8000ef4 <HAL_GetTick>
 8002aec:	0002      	movs	r2, r0
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	2b64      	cmp	r3, #100	@ 0x64
 8002af4:	d901      	bls.n	8002afa <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e0d9      	b.n	8002cae <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002afa:	4b70      	ldr	r3, [pc, #448]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	2380      	movs	r3, #128	@ 0x80
 8002b00:	005b      	lsls	r3, r3, #1
 8002b02:	4013      	ands	r3, r2
 8002b04:	d0f0      	beq.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002b06:	4b6c      	ldr	r3, [pc, #432]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	23c0      	movs	r3, #192	@ 0xc0
 8002b0c:	039b      	lsls	r3, r3, #14
 8002b0e:	4013      	ands	r3, r2
 8002b10:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	685a      	ldr	r2, [r3, #4]
 8002b16:	23c0      	movs	r3, #192	@ 0xc0
 8002b18:	039b      	lsls	r3, r3, #14
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	68fa      	ldr	r2, [r7, #12]
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	d013      	beq.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	685a      	ldr	r2, [r3, #4]
 8002b26:	23c0      	movs	r3, #192	@ 0xc0
 8002b28:	029b      	lsls	r3, r3, #10
 8002b2a:	401a      	ands	r2, r3
 8002b2c:	23c0      	movs	r3, #192	@ 0xc0
 8002b2e:	029b      	lsls	r3, r3, #10
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d10a      	bne.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002b34:	4b60      	ldr	r3, [pc, #384]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	2380      	movs	r3, #128	@ 0x80
 8002b3a:	029b      	lsls	r3, r3, #10
 8002b3c:	401a      	ands	r2, r3
 8002b3e:	2380      	movs	r3, #128	@ 0x80
 8002b40:	029b      	lsls	r3, r3, #10
 8002b42:	429a      	cmp	r2, r3
 8002b44:	d101      	bne.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e0b1      	b.n	8002cae <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002b4a:	4b5b      	ldr	r3, [pc, #364]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b4c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002b4e:	23c0      	movs	r3, #192	@ 0xc0
 8002b50:	029b      	lsls	r3, r3, #10
 8002b52:	4013      	ands	r3, r2
 8002b54:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d03b      	beq.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	685a      	ldr	r2, [r3, #4]
 8002b60:	23c0      	movs	r3, #192	@ 0xc0
 8002b62:	029b      	lsls	r3, r3, #10
 8002b64:	4013      	ands	r3, r2
 8002b66:	68fa      	ldr	r2, [r7, #12]
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d033      	beq.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2220      	movs	r2, #32
 8002b72:	4013      	ands	r3, r2
 8002b74:	d02e      	beq.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002b76:	4b50      	ldr	r3, [pc, #320]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b7a:	4a51      	ldr	r2, [pc, #324]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b80:	4b4d      	ldr	r3, [pc, #308]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b82:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002b84:	4b4c      	ldr	r3, [pc, #304]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b86:	2180      	movs	r1, #128	@ 0x80
 8002b88:	0309      	lsls	r1, r1, #12
 8002b8a:	430a      	orrs	r2, r1
 8002b8c:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b8e:	4b4a      	ldr	r3, [pc, #296]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b90:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002b92:	4b49      	ldr	r3, [pc, #292]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b94:	494b      	ldr	r1, [pc, #300]	@ (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002b96:	400a      	ands	r2, r1
 8002b98:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002b9a:	4b47      	ldr	r3, [pc, #284]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b9c:	68fa      	ldr	r2, [r7, #12]
 8002b9e:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002ba0:	68fa      	ldr	r2, [r7, #12]
 8002ba2:	2380      	movs	r3, #128	@ 0x80
 8002ba4:	005b      	lsls	r3, r3, #1
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	d014      	beq.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002baa:	f7fe f9a3 	bl	8000ef4 <HAL_GetTick>
 8002bae:	0003      	movs	r3, r0
 8002bb0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002bb2:	e009      	b.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bb4:	f7fe f99e 	bl	8000ef4 <HAL_GetTick>
 8002bb8:	0002      	movs	r2, r0
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	4a42      	ldr	r2, [pc, #264]	@ (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d901      	bls.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8002bc4:	2303      	movs	r3, #3
 8002bc6:	e072      	b.n	8002cae <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002bc8:	4b3b      	ldr	r3, [pc, #236]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002bca:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002bcc:	2380      	movs	r3, #128	@ 0x80
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	d0ef      	beq.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	2220      	movs	r2, #32
 8002bda:	4013      	ands	r3, r2
 8002bdc:	d01f      	beq.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	685a      	ldr	r2, [r3, #4]
 8002be2:	23c0      	movs	r3, #192	@ 0xc0
 8002be4:	029b      	lsls	r3, r3, #10
 8002be6:	401a      	ands	r2, r3
 8002be8:	23c0      	movs	r3, #192	@ 0xc0
 8002bea:	029b      	lsls	r3, r3, #10
 8002bec:	429a      	cmp	r2, r3
 8002bee:	d10c      	bne.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x182>
 8002bf0:	4b31      	ldr	r3, [pc, #196]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a35      	ldr	r2, [pc, #212]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	0019      	movs	r1, r3
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	685a      	ldr	r2, [r3, #4]
 8002bfe:	23c0      	movs	r3, #192	@ 0xc0
 8002c00:	039b      	lsls	r3, r3, #14
 8002c02:	401a      	ands	r2, r3
 8002c04:	4b2c      	ldr	r3, [pc, #176]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002c06:	430a      	orrs	r2, r1
 8002c08:	601a      	str	r2, [r3, #0]
 8002c0a:	4b2b      	ldr	r3, [pc, #172]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002c0c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	685a      	ldr	r2, [r3, #4]
 8002c12:	23c0      	movs	r3, #192	@ 0xc0
 8002c14:	029b      	lsls	r3, r3, #10
 8002c16:	401a      	ands	r2, r3
 8002c18:	4b27      	ldr	r3, [pc, #156]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002c1a:	430a      	orrs	r2, r1
 8002c1c:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002c1e:	2317      	movs	r3, #23
 8002c20:	18fb      	adds	r3, r7, r3
 8002c22:	781b      	ldrb	r3, [r3, #0]
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	d105      	bne.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c28:	4b23      	ldr	r3, [pc, #140]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002c2a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002c2c:	4b22      	ldr	r3, [pc, #136]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002c2e:	4928      	ldr	r1, [pc, #160]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002c30:	400a      	ands	r2, r1
 8002c32:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	2202      	movs	r2, #2
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	d009      	beq.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002c3e:	4b1e      	ldr	r3, [pc, #120]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c42:	220c      	movs	r2, #12
 8002c44:	4393      	bics	r3, r2
 8002c46:	0019      	movs	r1, r3
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	689a      	ldr	r2, [r3, #8]
 8002c4c:	4b1a      	ldr	r3, [pc, #104]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002c4e:	430a      	orrs	r2, r1
 8002c50:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	2204      	movs	r2, #4
 8002c58:	4013      	ands	r3, r2
 8002c5a:	d009      	beq.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002c5c:	4b16      	ldr	r3, [pc, #88]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002c5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c60:	4a1c      	ldr	r2, [pc, #112]	@ (8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002c62:	4013      	ands	r3, r2
 8002c64:	0019      	movs	r1, r3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	68da      	ldr	r2, [r3, #12]
 8002c6a:	4b13      	ldr	r3, [pc, #76]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002c6c:	430a      	orrs	r2, r1
 8002c6e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	2208      	movs	r2, #8
 8002c76:	4013      	ands	r3, r2
 8002c78:	d009      	beq.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c7a:	4b0f      	ldr	r3, [pc, #60]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002c7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c7e:	4a16      	ldr	r2, [pc, #88]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002c80:	4013      	ands	r3, r2
 8002c82:	0019      	movs	r1, r3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	691a      	ldr	r2, [r3, #16]
 8002c88:	4b0b      	ldr	r3, [pc, #44]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002c8a:	430a      	orrs	r2, r1
 8002c8c:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	2280      	movs	r2, #128	@ 0x80
 8002c94:	4013      	ands	r3, r2
 8002c96:	d009      	beq.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002c98:	4b07      	ldr	r3, [pc, #28]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002c9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c9c:	4a0f      	ldr	r2, [pc, #60]	@ (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	0019      	movs	r1, r3
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	695a      	ldr	r2, [r3, #20]
 8002ca6:	4b04      	ldr	r3, [pc, #16]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002ca8:	430a      	orrs	r2, r1
 8002caa:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	0018      	movs	r0, r3
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	b006      	add	sp, #24
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	46c0      	nop			@ (mov r8, r8)
 8002cb8:	40021000 	.word	0x40021000
 8002cbc:	40007000 	.word	0x40007000
 8002cc0:	fffcffff 	.word	0xfffcffff
 8002cc4:	fff7ffff 	.word	0xfff7ffff
 8002cc8:	00001388 	.word	0x00001388
 8002ccc:	ffcfffff 	.word	0xffcfffff
 8002cd0:	efffffff 	.word	0xefffffff
 8002cd4:	fffff3ff 	.word	0xfffff3ff
 8002cd8:	ffffcfff 	.word	0xffffcfff
 8002cdc:	fff3ffff 	.word	0xfff3ffff

08002ce0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b082      	sub	sp, #8
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d101      	bne.n	8002cf2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e044      	b.n	8002d7c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d107      	bne.n	8002d0a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2278      	movs	r2, #120	@ 0x78
 8002cfe:	2100      	movs	r1, #0
 8002d00:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	0018      	movs	r0, r3
 8002d06:	f7fd ff8d 	bl	8000c24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2224      	movs	r2, #36	@ 0x24
 8002d0e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	2101      	movs	r1, #1
 8002d1c:	438a      	bics	r2, r1
 8002d1e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d003      	beq.n	8002d30 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	0018      	movs	r0, r3
 8002d2c:	f000 fbfc 	bl	8003528 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	0018      	movs	r0, r3
 8002d34:	f000 f9ae 	bl	8003094 <UART_SetConfig>
 8002d38:	0003      	movs	r3, r0
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d101      	bne.n	8002d42 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e01c      	b.n	8002d7c <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	685a      	ldr	r2, [r3, #4]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	490d      	ldr	r1, [pc, #52]	@ (8002d84 <HAL_UART_Init+0xa4>)
 8002d4e:	400a      	ands	r2, r1
 8002d50:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	689a      	ldr	r2, [r3, #8]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	212a      	movs	r1, #42	@ 0x2a
 8002d5e:	438a      	bics	r2, r1
 8002d60:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2101      	movs	r1, #1
 8002d6e:	430a      	orrs	r2, r1
 8002d70:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	0018      	movs	r0, r3
 8002d76:	f000 fc8b 	bl	8003690 <UART_CheckIdleState>
 8002d7a:	0003      	movs	r3, r0
}
 8002d7c:	0018      	movs	r0, r3
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	b002      	add	sp, #8
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	ffffb7ff 	.word	0xffffb7ff

08002d88 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b08a      	sub	sp, #40	@ 0x28
 8002d8c:	af02      	add	r7, sp, #8
 8002d8e:	60f8      	str	r0, [r7, #12]
 8002d90:	60b9      	str	r1, [r7, #8]
 8002d92:	603b      	str	r3, [r7, #0]
 8002d94:	1dbb      	adds	r3, r7, #6
 8002d96:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002d9c:	2b20      	cmp	r3, #32
 8002d9e:	d000      	beq.n	8002da2 <HAL_UART_Transmit+0x1a>
 8002da0:	e08c      	b.n	8002ebc <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d003      	beq.n	8002db0 <HAL_UART_Transmit+0x28>
 8002da8:	1dbb      	adds	r3, r7, #6
 8002daa:	881b      	ldrh	r3, [r3, #0]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d101      	bne.n	8002db4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	e084      	b.n	8002ebe <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	689a      	ldr	r2, [r3, #8]
 8002db8:	2380      	movs	r3, #128	@ 0x80
 8002dba:	015b      	lsls	r3, r3, #5
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d109      	bne.n	8002dd4 <HAL_UART_Transmit+0x4c>
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	691b      	ldr	r3, [r3, #16]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d105      	bne.n	8002dd4 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	2201      	movs	r2, #1
 8002dcc:	4013      	ands	r3, r2
 8002dce:	d001      	beq.n	8002dd4 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e074      	b.n	8002ebe <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2284      	movs	r2, #132	@ 0x84
 8002dd8:	2100      	movs	r1, #0
 8002dda:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2221      	movs	r2, #33	@ 0x21
 8002de0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002de2:	f7fe f887 	bl	8000ef4 <HAL_GetTick>
 8002de6:	0003      	movs	r3, r0
 8002de8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	1dba      	adds	r2, r7, #6
 8002dee:	2150      	movs	r1, #80	@ 0x50
 8002df0:	8812      	ldrh	r2, [r2, #0]
 8002df2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	1dba      	adds	r2, r7, #6
 8002df8:	2152      	movs	r1, #82	@ 0x52
 8002dfa:	8812      	ldrh	r2, [r2, #0]
 8002dfc:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	689a      	ldr	r2, [r3, #8]
 8002e02:	2380      	movs	r3, #128	@ 0x80
 8002e04:	015b      	lsls	r3, r3, #5
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d108      	bne.n	8002e1c <HAL_UART_Transmit+0x94>
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	691b      	ldr	r3, [r3, #16]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d104      	bne.n	8002e1c <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8002e12:	2300      	movs	r3, #0
 8002e14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	61bb      	str	r3, [r7, #24]
 8002e1a:	e003      	b.n	8002e24 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e20:	2300      	movs	r3, #0
 8002e22:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002e24:	e02f      	b.n	8002e86 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e26:	697a      	ldr	r2, [r7, #20]
 8002e28:	68f8      	ldr	r0, [r7, #12]
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	9300      	str	r3, [sp, #0]
 8002e2e:	0013      	movs	r3, r2
 8002e30:	2200      	movs	r2, #0
 8002e32:	2180      	movs	r1, #128	@ 0x80
 8002e34:	f000 fcd4 	bl	80037e0 <UART_WaitOnFlagUntilTimeout>
 8002e38:	1e03      	subs	r3, r0, #0
 8002e3a:	d004      	beq.n	8002e46 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2220      	movs	r2, #32
 8002e40:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002e42:	2303      	movs	r3, #3
 8002e44:	e03b      	b.n	8002ebe <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8002e46:	69fb      	ldr	r3, [r7, #28]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d10b      	bne.n	8002e64 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	881b      	ldrh	r3, [r3, #0]
 8002e50:	001a      	movs	r2, r3
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	05d2      	lsls	r2, r2, #23
 8002e58:	0dd2      	lsrs	r2, r2, #23
 8002e5a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002e5c:	69bb      	ldr	r3, [r7, #24]
 8002e5e:	3302      	adds	r3, #2
 8002e60:	61bb      	str	r3, [r7, #24]
 8002e62:	e007      	b.n	8002e74 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002e64:	69fb      	ldr	r3, [r7, #28]
 8002e66:	781a      	ldrb	r2, [r3, #0]
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002e6e:	69fb      	ldr	r3, [r7, #28]
 8002e70:	3301      	adds	r3, #1
 8002e72:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2252      	movs	r2, #82	@ 0x52
 8002e78:	5a9b      	ldrh	r3, [r3, r2]
 8002e7a:	b29b      	uxth	r3, r3
 8002e7c:	3b01      	subs	r3, #1
 8002e7e:	b299      	uxth	r1, r3
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2252      	movs	r2, #82	@ 0x52
 8002e84:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2252      	movs	r2, #82	@ 0x52
 8002e8a:	5a9b      	ldrh	r3, [r3, r2]
 8002e8c:	b29b      	uxth	r3, r3
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d1c9      	bne.n	8002e26 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e92:	697a      	ldr	r2, [r7, #20]
 8002e94:	68f8      	ldr	r0, [r7, #12]
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	9300      	str	r3, [sp, #0]
 8002e9a:	0013      	movs	r3, r2
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	2140      	movs	r1, #64	@ 0x40
 8002ea0:	f000 fc9e 	bl	80037e0 <UART_WaitOnFlagUntilTimeout>
 8002ea4:	1e03      	subs	r3, r0, #0
 8002ea6:	d004      	beq.n	8002eb2 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2220      	movs	r2, #32
 8002eac:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e005      	b.n	8002ebe <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	2220      	movs	r2, #32
 8002eb6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	e000      	b.n	8002ebe <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8002ebc:	2302      	movs	r3, #2
  }
}
 8002ebe:	0018      	movs	r0, r3
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	b008      	add	sp, #32
 8002ec4:	bd80      	pop	{r7, pc}
	...

08002ec8 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b08a      	sub	sp, #40	@ 0x28
 8002ecc:	af02      	add	r7, sp, #8
 8002ece:	60f8      	str	r0, [r7, #12]
 8002ed0:	60b9      	str	r1, [r7, #8]
 8002ed2:	603b      	str	r3, [r7, #0]
 8002ed4:	1dbb      	adds	r3, r7, #6
 8002ed6:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	2280      	movs	r2, #128	@ 0x80
 8002edc:	589b      	ldr	r3, [r3, r2]
 8002ede:	2b20      	cmp	r3, #32
 8002ee0:	d000      	beq.n	8002ee4 <HAL_UART_Receive+0x1c>
 8002ee2:	e0d0      	b.n	8003086 <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d003      	beq.n	8002ef2 <HAL_UART_Receive+0x2a>
 8002eea:	1dbb      	adds	r3, r7, #6
 8002eec:	881b      	ldrh	r3, [r3, #0]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d101      	bne.n	8002ef6 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e0c8      	b.n	8003088 <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	689a      	ldr	r2, [r3, #8]
 8002efa:	2380      	movs	r3, #128	@ 0x80
 8002efc:	015b      	lsls	r3, r3, #5
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d109      	bne.n	8002f16 <HAL_UART_Receive+0x4e>
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	691b      	ldr	r3, [r3, #16]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d105      	bne.n	8002f16 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	4013      	ands	r3, r2
 8002f10:	d001      	beq.n	8002f16 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e0b8      	b.n	8003088 <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2284      	movs	r2, #132	@ 0x84
 8002f1a:	2100      	movs	r1, #0
 8002f1c:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	2280      	movs	r2, #128	@ 0x80
 8002f22:	2122      	movs	r1, #34	@ 0x22
 8002f24:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002f2c:	f7fd ffe2 	bl	8000ef4 <HAL_GetTick>
 8002f30:	0003      	movs	r3, r0
 8002f32:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	1dba      	adds	r2, r7, #6
 8002f38:	2158      	movs	r1, #88	@ 0x58
 8002f3a:	8812      	ldrh	r2, [r2, #0]
 8002f3c:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	1dba      	adds	r2, r7, #6
 8002f42:	215a      	movs	r1, #90	@ 0x5a
 8002f44:	8812      	ldrh	r2, [r2, #0]
 8002f46:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	689a      	ldr	r2, [r3, #8]
 8002f4c:	2380      	movs	r3, #128	@ 0x80
 8002f4e:	015b      	lsls	r3, r3, #5
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d10d      	bne.n	8002f70 <HAL_UART_Receive+0xa8>
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	691b      	ldr	r3, [r3, #16]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d104      	bne.n	8002f66 <HAL_UART_Receive+0x9e>
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	225c      	movs	r2, #92	@ 0x5c
 8002f60:	494b      	ldr	r1, [pc, #300]	@ (8003090 <HAL_UART_Receive+0x1c8>)
 8002f62:	5299      	strh	r1, [r3, r2]
 8002f64:	e02e      	b.n	8002fc4 <HAL_UART_Receive+0xfc>
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	225c      	movs	r2, #92	@ 0x5c
 8002f6a:	21ff      	movs	r1, #255	@ 0xff
 8002f6c:	5299      	strh	r1, [r3, r2]
 8002f6e:	e029      	b.n	8002fc4 <HAL_UART_Receive+0xfc>
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d10d      	bne.n	8002f94 <HAL_UART_Receive+0xcc>
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	691b      	ldr	r3, [r3, #16]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d104      	bne.n	8002f8a <HAL_UART_Receive+0xc2>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	225c      	movs	r2, #92	@ 0x5c
 8002f84:	21ff      	movs	r1, #255	@ 0xff
 8002f86:	5299      	strh	r1, [r3, r2]
 8002f88:	e01c      	b.n	8002fc4 <HAL_UART_Receive+0xfc>
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	225c      	movs	r2, #92	@ 0x5c
 8002f8e:	217f      	movs	r1, #127	@ 0x7f
 8002f90:	5299      	strh	r1, [r3, r2]
 8002f92:	e017      	b.n	8002fc4 <HAL_UART_Receive+0xfc>
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	689a      	ldr	r2, [r3, #8]
 8002f98:	2380      	movs	r3, #128	@ 0x80
 8002f9a:	055b      	lsls	r3, r3, #21
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d10d      	bne.n	8002fbc <HAL_UART_Receive+0xf4>
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	691b      	ldr	r3, [r3, #16]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d104      	bne.n	8002fb2 <HAL_UART_Receive+0xea>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	225c      	movs	r2, #92	@ 0x5c
 8002fac:	217f      	movs	r1, #127	@ 0x7f
 8002fae:	5299      	strh	r1, [r3, r2]
 8002fb0:	e008      	b.n	8002fc4 <HAL_UART_Receive+0xfc>
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	225c      	movs	r2, #92	@ 0x5c
 8002fb6:	213f      	movs	r1, #63	@ 0x3f
 8002fb8:	5299      	strh	r1, [r3, r2]
 8002fba:	e003      	b.n	8002fc4 <HAL_UART_Receive+0xfc>
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	225c      	movs	r2, #92	@ 0x5c
 8002fc0:	2100      	movs	r1, #0
 8002fc2:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8002fc4:	2312      	movs	r3, #18
 8002fc6:	18fb      	adds	r3, r7, r3
 8002fc8:	68fa      	ldr	r2, [r7, #12]
 8002fca:	215c      	movs	r1, #92	@ 0x5c
 8002fcc:	5a52      	ldrh	r2, [r2, r1]
 8002fce:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	689a      	ldr	r2, [r3, #8]
 8002fd4:	2380      	movs	r3, #128	@ 0x80
 8002fd6:	015b      	lsls	r3, r3, #5
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d108      	bne.n	8002fee <HAL_UART_Receive+0x126>
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	691b      	ldr	r3, [r3, #16]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d104      	bne.n	8002fee <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	61bb      	str	r3, [r7, #24]
 8002fec:	e003      	b.n	8002ff6 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002ff6:	e03a      	b.n	800306e <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002ff8:	697a      	ldr	r2, [r7, #20]
 8002ffa:	68f8      	ldr	r0, [r7, #12]
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	9300      	str	r3, [sp, #0]
 8003000:	0013      	movs	r3, r2
 8003002:	2200      	movs	r2, #0
 8003004:	2120      	movs	r1, #32
 8003006:	f000 fbeb 	bl	80037e0 <UART_WaitOnFlagUntilTimeout>
 800300a:	1e03      	subs	r3, r0, #0
 800300c:	d005      	beq.n	800301a <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	2280      	movs	r2, #128	@ 0x80
 8003012:	2120      	movs	r1, #32
 8003014:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003016:	2303      	movs	r3, #3
 8003018:	e036      	b.n	8003088 <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d10e      	bne.n	800303e <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003026:	b29b      	uxth	r3, r3
 8003028:	2212      	movs	r2, #18
 800302a:	18ba      	adds	r2, r7, r2
 800302c:	8812      	ldrh	r2, [r2, #0]
 800302e:	4013      	ands	r3, r2
 8003030:	b29a      	uxth	r2, r3
 8003032:	69bb      	ldr	r3, [r7, #24]
 8003034:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003036:	69bb      	ldr	r3, [r7, #24]
 8003038:	3302      	adds	r3, #2
 800303a:	61bb      	str	r3, [r7, #24]
 800303c:	e00e      	b.n	800305c <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003044:	b2db      	uxtb	r3, r3
 8003046:	2212      	movs	r2, #18
 8003048:	18ba      	adds	r2, r7, r2
 800304a:	8812      	ldrh	r2, [r2, #0]
 800304c:	b2d2      	uxtb	r2, r2
 800304e:	4013      	ands	r3, r2
 8003050:	b2da      	uxtb	r2, r3
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	3301      	adds	r3, #1
 800305a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	225a      	movs	r2, #90	@ 0x5a
 8003060:	5a9b      	ldrh	r3, [r3, r2]
 8003062:	b29b      	uxth	r3, r3
 8003064:	3b01      	subs	r3, #1
 8003066:	b299      	uxth	r1, r3
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	225a      	movs	r2, #90	@ 0x5a
 800306c:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	225a      	movs	r2, #90	@ 0x5a
 8003072:	5a9b      	ldrh	r3, [r3, r2]
 8003074:	b29b      	uxth	r3, r3
 8003076:	2b00      	cmp	r3, #0
 8003078:	d1be      	bne.n	8002ff8 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2280      	movs	r2, #128	@ 0x80
 800307e:	2120      	movs	r1, #32
 8003080:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8003082:	2300      	movs	r3, #0
 8003084:	e000      	b.n	8003088 <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 8003086:	2302      	movs	r3, #2
  }
}
 8003088:	0018      	movs	r0, r3
 800308a:	46bd      	mov	sp, r7
 800308c:	b008      	add	sp, #32
 800308e:	bd80      	pop	{r7, pc}
 8003090:	000001ff 	.word	0x000001ff

08003094 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003094:	b5b0      	push	{r4, r5, r7, lr}
 8003096:	b08e      	sub	sp, #56	@ 0x38
 8003098:	af00      	add	r7, sp, #0
 800309a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800309c:	231a      	movs	r3, #26
 800309e:	2218      	movs	r2, #24
 80030a0:	189b      	adds	r3, r3, r2
 80030a2:	19db      	adds	r3, r3, r7
 80030a4:	2200      	movs	r2, #0
 80030a6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80030a8:	69fb      	ldr	r3, [r7, #28]
 80030aa:	689a      	ldr	r2, [r3, #8]
 80030ac:	69fb      	ldr	r3, [r7, #28]
 80030ae:	691b      	ldr	r3, [r3, #16]
 80030b0:	431a      	orrs	r2, r3
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	695b      	ldr	r3, [r3, #20]
 80030b6:	431a      	orrs	r2, r3
 80030b8:	69fb      	ldr	r3, [r7, #28]
 80030ba:	69db      	ldr	r3, [r3, #28]
 80030bc:	4313      	orrs	r3, r2
 80030be:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80030c0:	69fb      	ldr	r3, [r7, #28]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4ab4      	ldr	r2, [pc, #720]	@ (8003398 <UART_SetConfig+0x304>)
 80030c8:	4013      	ands	r3, r2
 80030ca:	0019      	movs	r1, r3
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80030d2:	430a      	orrs	r2, r1
 80030d4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030d6:	69fb      	ldr	r3, [r7, #28]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	4aaf      	ldr	r2, [pc, #700]	@ (800339c <UART_SetConfig+0x308>)
 80030de:	4013      	ands	r3, r2
 80030e0:	0019      	movs	r1, r3
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	68da      	ldr	r2, [r3, #12]
 80030e6:	69fb      	ldr	r3, [r7, #28]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	430a      	orrs	r2, r1
 80030ec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80030ee:	69fb      	ldr	r3, [r7, #28]
 80030f0:	699b      	ldr	r3, [r3, #24]
 80030f2:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80030f4:	69fb      	ldr	r3, [r7, #28]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4aa9      	ldr	r2, [pc, #676]	@ (80033a0 <UART_SetConfig+0x30c>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d004      	beq.n	8003108 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80030fe:	69fb      	ldr	r3, [r7, #28]
 8003100:	6a1b      	ldr	r3, [r3, #32]
 8003102:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003104:	4313      	orrs	r3, r2
 8003106:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003108:	69fb      	ldr	r3, [r7, #28]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	4aa5      	ldr	r2, [pc, #660]	@ (80033a4 <UART_SetConfig+0x310>)
 8003110:	4013      	ands	r3, r2
 8003112:	0019      	movs	r1, r3
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800311a:	430a      	orrs	r2, r1
 800311c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4aa1      	ldr	r2, [pc, #644]	@ (80033a8 <UART_SetConfig+0x314>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d131      	bne.n	800318c <UART_SetConfig+0xf8>
 8003128:	4ba0      	ldr	r3, [pc, #640]	@ (80033ac <UART_SetConfig+0x318>)
 800312a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800312c:	220c      	movs	r2, #12
 800312e:	4013      	ands	r3, r2
 8003130:	2b0c      	cmp	r3, #12
 8003132:	d01d      	beq.n	8003170 <UART_SetConfig+0xdc>
 8003134:	d823      	bhi.n	800317e <UART_SetConfig+0xea>
 8003136:	2b08      	cmp	r3, #8
 8003138:	d00c      	beq.n	8003154 <UART_SetConfig+0xc0>
 800313a:	d820      	bhi.n	800317e <UART_SetConfig+0xea>
 800313c:	2b00      	cmp	r3, #0
 800313e:	d002      	beq.n	8003146 <UART_SetConfig+0xb2>
 8003140:	2b04      	cmp	r3, #4
 8003142:	d00e      	beq.n	8003162 <UART_SetConfig+0xce>
 8003144:	e01b      	b.n	800317e <UART_SetConfig+0xea>
 8003146:	231b      	movs	r3, #27
 8003148:	2218      	movs	r2, #24
 800314a:	189b      	adds	r3, r3, r2
 800314c:	19db      	adds	r3, r3, r7
 800314e:	2200      	movs	r2, #0
 8003150:	701a      	strb	r2, [r3, #0]
 8003152:	e065      	b.n	8003220 <UART_SetConfig+0x18c>
 8003154:	231b      	movs	r3, #27
 8003156:	2218      	movs	r2, #24
 8003158:	189b      	adds	r3, r3, r2
 800315a:	19db      	adds	r3, r3, r7
 800315c:	2202      	movs	r2, #2
 800315e:	701a      	strb	r2, [r3, #0]
 8003160:	e05e      	b.n	8003220 <UART_SetConfig+0x18c>
 8003162:	231b      	movs	r3, #27
 8003164:	2218      	movs	r2, #24
 8003166:	189b      	adds	r3, r3, r2
 8003168:	19db      	adds	r3, r3, r7
 800316a:	2204      	movs	r2, #4
 800316c:	701a      	strb	r2, [r3, #0]
 800316e:	e057      	b.n	8003220 <UART_SetConfig+0x18c>
 8003170:	231b      	movs	r3, #27
 8003172:	2218      	movs	r2, #24
 8003174:	189b      	adds	r3, r3, r2
 8003176:	19db      	adds	r3, r3, r7
 8003178:	2208      	movs	r2, #8
 800317a:	701a      	strb	r2, [r3, #0]
 800317c:	e050      	b.n	8003220 <UART_SetConfig+0x18c>
 800317e:	231b      	movs	r3, #27
 8003180:	2218      	movs	r2, #24
 8003182:	189b      	adds	r3, r3, r2
 8003184:	19db      	adds	r3, r3, r7
 8003186:	2210      	movs	r2, #16
 8003188:	701a      	strb	r2, [r3, #0]
 800318a:	e049      	b.n	8003220 <UART_SetConfig+0x18c>
 800318c:	69fb      	ldr	r3, [r7, #28]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a83      	ldr	r2, [pc, #524]	@ (80033a0 <UART_SetConfig+0x30c>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d13e      	bne.n	8003214 <UART_SetConfig+0x180>
 8003196:	4b85      	ldr	r3, [pc, #532]	@ (80033ac <UART_SetConfig+0x318>)
 8003198:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800319a:	23c0      	movs	r3, #192	@ 0xc0
 800319c:	011b      	lsls	r3, r3, #4
 800319e:	4013      	ands	r3, r2
 80031a0:	22c0      	movs	r2, #192	@ 0xc0
 80031a2:	0112      	lsls	r2, r2, #4
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d027      	beq.n	80031f8 <UART_SetConfig+0x164>
 80031a8:	22c0      	movs	r2, #192	@ 0xc0
 80031aa:	0112      	lsls	r2, r2, #4
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d82a      	bhi.n	8003206 <UART_SetConfig+0x172>
 80031b0:	2280      	movs	r2, #128	@ 0x80
 80031b2:	0112      	lsls	r2, r2, #4
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d011      	beq.n	80031dc <UART_SetConfig+0x148>
 80031b8:	2280      	movs	r2, #128	@ 0x80
 80031ba:	0112      	lsls	r2, r2, #4
 80031bc:	4293      	cmp	r3, r2
 80031be:	d822      	bhi.n	8003206 <UART_SetConfig+0x172>
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d004      	beq.n	80031ce <UART_SetConfig+0x13a>
 80031c4:	2280      	movs	r2, #128	@ 0x80
 80031c6:	00d2      	lsls	r2, r2, #3
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d00e      	beq.n	80031ea <UART_SetConfig+0x156>
 80031cc:	e01b      	b.n	8003206 <UART_SetConfig+0x172>
 80031ce:	231b      	movs	r3, #27
 80031d0:	2218      	movs	r2, #24
 80031d2:	189b      	adds	r3, r3, r2
 80031d4:	19db      	adds	r3, r3, r7
 80031d6:	2200      	movs	r2, #0
 80031d8:	701a      	strb	r2, [r3, #0]
 80031da:	e021      	b.n	8003220 <UART_SetConfig+0x18c>
 80031dc:	231b      	movs	r3, #27
 80031de:	2218      	movs	r2, #24
 80031e0:	189b      	adds	r3, r3, r2
 80031e2:	19db      	adds	r3, r3, r7
 80031e4:	2202      	movs	r2, #2
 80031e6:	701a      	strb	r2, [r3, #0]
 80031e8:	e01a      	b.n	8003220 <UART_SetConfig+0x18c>
 80031ea:	231b      	movs	r3, #27
 80031ec:	2218      	movs	r2, #24
 80031ee:	189b      	adds	r3, r3, r2
 80031f0:	19db      	adds	r3, r3, r7
 80031f2:	2204      	movs	r2, #4
 80031f4:	701a      	strb	r2, [r3, #0]
 80031f6:	e013      	b.n	8003220 <UART_SetConfig+0x18c>
 80031f8:	231b      	movs	r3, #27
 80031fa:	2218      	movs	r2, #24
 80031fc:	189b      	adds	r3, r3, r2
 80031fe:	19db      	adds	r3, r3, r7
 8003200:	2208      	movs	r2, #8
 8003202:	701a      	strb	r2, [r3, #0]
 8003204:	e00c      	b.n	8003220 <UART_SetConfig+0x18c>
 8003206:	231b      	movs	r3, #27
 8003208:	2218      	movs	r2, #24
 800320a:	189b      	adds	r3, r3, r2
 800320c:	19db      	adds	r3, r3, r7
 800320e:	2210      	movs	r2, #16
 8003210:	701a      	strb	r2, [r3, #0]
 8003212:	e005      	b.n	8003220 <UART_SetConfig+0x18c>
 8003214:	231b      	movs	r3, #27
 8003216:	2218      	movs	r2, #24
 8003218:	189b      	adds	r3, r3, r2
 800321a:	19db      	adds	r3, r3, r7
 800321c:	2210      	movs	r2, #16
 800321e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003220:	69fb      	ldr	r3, [r7, #28]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a5e      	ldr	r2, [pc, #376]	@ (80033a0 <UART_SetConfig+0x30c>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d000      	beq.n	800322c <UART_SetConfig+0x198>
 800322a:	e084      	b.n	8003336 <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800322c:	231b      	movs	r3, #27
 800322e:	2218      	movs	r2, #24
 8003230:	189b      	adds	r3, r3, r2
 8003232:	19db      	adds	r3, r3, r7
 8003234:	781b      	ldrb	r3, [r3, #0]
 8003236:	2b08      	cmp	r3, #8
 8003238:	d01d      	beq.n	8003276 <UART_SetConfig+0x1e2>
 800323a:	dc20      	bgt.n	800327e <UART_SetConfig+0x1ea>
 800323c:	2b04      	cmp	r3, #4
 800323e:	d015      	beq.n	800326c <UART_SetConfig+0x1d8>
 8003240:	dc1d      	bgt.n	800327e <UART_SetConfig+0x1ea>
 8003242:	2b00      	cmp	r3, #0
 8003244:	d002      	beq.n	800324c <UART_SetConfig+0x1b8>
 8003246:	2b02      	cmp	r3, #2
 8003248:	d005      	beq.n	8003256 <UART_SetConfig+0x1c2>
 800324a:	e018      	b.n	800327e <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800324c:	f7ff fbf0 	bl	8002a30 <HAL_RCC_GetPCLK1Freq>
 8003250:	0003      	movs	r3, r0
 8003252:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003254:	e01c      	b.n	8003290 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003256:	4b55      	ldr	r3, [pc, #340]	@ (80033ac <UART_SetConfig+0x318>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	2210      	movs	r2, #16
 800325c:	4013      	ands	r3, r2
 800325e:	d002      	beq.n	8003266 <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003260:	4b53      	ldr	r3, [pc, #332]	@ (80033b0 <UART_SetConfig+0x31c>)
 8003262:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003264:	e014      	b.n	8003290 <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 8003266:	4b53      	ldr	r3, [pc, #332]	@ (80033b4 <UART_SetConfig+0x320>)
 8003268:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800326a:	e011      	b.n	8003290 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800326c:	f7ff fb50 	bl	8002910 <HAL_RCC_GetSysClockFreq>
 8003270:	0003      	movs	r3, r0
 8003272:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003274:	e00c      	b.n	8003290 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003276:	2380      	movs	r3, #128	@ 0x80
 8003278:	021b      	lsls	r3, r3, #8
 800327a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800327c:	e008      	b.n	8003290 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 800327e:	2300      	movs	r3, #0
 8003280:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8003282:	231a      	movs	r3, #26
 8003284:	2218      	movs	r2, #24
 8003286:	189b      	adds	r3, r3, r2
 8003288:	19db      	adds	r3, r3, r7
 800328a:	2201      	movs	r2, #1
 800328c:	701a      	strb	r2, [r3, #0]
        break;
 800328e:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003292:	2b00      	cmp	r3, #0
 8003294:	d100      	bne.n	8003298 <UART_SetConfig+0x204>
 8003296:	e12f      	b.n	80034f8 <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003298:	69fb      	ldr	r3, [r7, #28]
 800329a:	685a      	ldr	r2, [r3, #4]
 800329c:	0013      	movs	r3, r2
 800329e:	005b      	lsls	r3, r3, #1
 80032a0:	189b      	adds	r3, r3, r2
 80032a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d305      	bcc.n	80032b4 <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80032ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80032b0:	429a      	cmp	r2, r3
 80032b2:	d906      	bls.n	80032c2 <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 80032b4:	231a      	movs	r3, #26
 80032b6:	2218      	movs	r2, #24
 80032b8:	189b      	adds	r3, r3, r2
 80032ba:	19db      	adds	r3, r3, r7
 80032bc:	2201      	movs	r2, #1
 80032be:	701a      	strb	r2, [r3, #0]
 80032c0:	e11a      	b.n	80034f8 <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80032c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032c4:	613b      	str	r3, [r7, #16]
 80032c6:	2300      	movs	r3, #0
 80032c8:	617b      	str	r3, [r7, #20]
 80032ca:	6939      	ldr	r1, [r7, #16]
 80032cc:	697a      	ldr	r2, [r7, #20]
 80032ce:	000b      	movs	r3, r1
 80032d0:	0e1b      	lsrs	r3, r3, #24
 80032d2:	0010      	movs	r0, r2
 80032d4:	0205      	lsls	r5, r0, #8
 80032d6:	431d      	orrs	r5, r3
 80032d8:	000b      	movs	r3, r1
 80032da:	021c      	lsls	r4, r3, #8
 80032dc:	69fb      	ldr	r3, [r7, #28]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	085b      	lsrs	r3, r3, #1
 80032e2:	60bb      	str	r3, [r7, #8]
 80032e4:	2300      	movs	r3, #0
 80032e6:	60fb      	str	r3, [r7, #12]
 80032e8:	68b8      	ldr	r0, [r7, #8]
 80032ea:	68f9      	ldr	r1, [r7, #12]
 80032ec:	1900      	adds	r0, r0, r4
 80032ee:	4169      	adcs	r1, r5
 80032f0:	69fb      	ldr	r3, [r7, #28]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	603b      	str	r3, [r7, #0]
 80032f6:	2300      	movs	r3, #0
 80032f8:	607b      	str	r3, [r7, #4]
 80032fa:	683a      	ldr	r2, [r7, #0]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	f7fc ffa1 	bl	8000244 <__aeabi_uldivmod>
 8003302:	0002      	movs	r2, r0
 8003304:	000b      	movs	r3, r1
 8003306:	0013      	movs	r3, r2
 8003308:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800330a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800330c:	23c0      	movs	r3, #192	@ 0xc0
 800330e:	009b      	lsls	r3, r3, #2
 8003310:	429a      	cmp	r2, r3
 8003312:	d309      	bcc.n	8003328 <UART_SetConfig+0x294>
 8003314:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003316:	2380      	movs	r3, #128	@ 0x80
 8003318:	035b      	lsls	r3, r3, #13
 800331a:	429a      	cmp	r2, r3
 800331c:	d204      	bcs.n	8003328 <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003324:	60da      	str	r2, [r3, #12]
 8003326:	e0e7      	b.n	80034f8 <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 8003328:	231a      	movs	r3, #26
 800332a:	2218      	movs	r2, #24
 800332c:	189b      	adds	r3, r3, r2
 800332e:	19db      	adds	r3, r3, r7
 8003330:	2201      	movs	r2, #1
 8003332:	701a      	strb	r2, [r3, #0]
 8003334:	e0e0      	b.n	80034f8 <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003336:	69fb      	ldr	r3, [r7, #28]
 8003338:	69da      	ldr	r2, [r3, #28]
 800333a:	2380      	movs	r3, #128	@ 0x80
 800333c:	021b      	lsls	r3, r3, #8
 800333e:	429a      	cmp	r2, r3
 8003340:	d000      	beq.n	8003344 <UART_SetConfig+0x2b0>
 8003342:	e082      	b.n	800344a <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 8003344:	231b      	movs	r3, #27
 8003346:	2218      	movs	r2, #24
 8003348:	189b      	adds	r3, r3, r2
 800334a:	19db      	adds	r3, r3, r7
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	2b08      	cmp	r3, #8
 8003350:	d834      	bhi.n	80033bc <UART_SetConfig+0x328>
 8003352:	009a      	lsls	r2, r3, #2
 8003354:	4b18      	ldr	r3, [pc, #96]	@ (80033b8 <UART_SetConfig+0x324>)
 8003356:	18d3      	adds	r3, r2, r3
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800335c:	f7ff fb68 	bl	8002a30 <HAL_RCC_GetPCLK1Freq>
 8003360:	0003      	movs	r3, r0
 8003362:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003364:	e033      	b.n	80033ce <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003366:	f7ff fb79 	bl	8002a5c <HAL_RCC_GetPCLK2Freq>
 800336a:	0003      	movs	r3, r0
 800336c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800336e:	e02e      	b.n	80033ce <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003370:	4b0e      	ldr	r3, [pc, #56]	@ (80033ac <UART_SetConfig+0x318>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	2210      	movs	r2, #16
 8003376:	4013      	ands	r3, r2
 8003378:	d002      	beq.n	8003380 <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800337a:	4b0d      	ldr	r3, [pc, #52]	@ (80033b0 <UART_SetConfig+0x31c>)
 800337c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800337e:	e026      	b.n	80033ce <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 8003380:	4b0c      	ldr	r3, [pc, #48]	@ (80033b4 <UART_SetConfig+0x320>)
 8003382:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003384:	e023      	b.n	80033ce <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003386:	f7ff fac3 	bl	8002910 <HAL_RCC_GetSysClockFreq>
 800338a:	0003      	movs	r3, r0
 800338c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800338e:	e01e      	b.n	80033ce <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003390:	2380      	movs	r3, #128	@ 0x80
 8003392:	021b      	lsls	r3, r3, #8
 8003394:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003396:	e01a      	b.n	80033ce <UART_SetConfig+0x33a>
 8003398:	efff69f3 	.word	0xefff69f3
 800339c:	ffffcfff 	.word	0xffffcfff
 80033a0:	40004800 	.word	0x40004800
 80033a4:	fffff4ff 	.word	0xfffff4ff
 80033a8:	40004400 	.word	0x40004400
 80033ac:	40021000 	.word	0x40021000
 80033b0:	003d0900 	.word	0x003d0900
 80033b4:	00f42400 	.word	0x00f42400
 80033b8:	080043dc 	.word	0x080043dc
      default:
        pclk = 0U;
 80033bc:	2300      	movs	r3, #0
 80033be:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80033c0:	231a      	movs	r3, #26
 80033c2:	2218      	movs	r2, #24
 80033c4:	189b      	adds	r3, r3, r2
 80033c6:	19db      	adds	r3, r3, r7
 80033c8:	2201      	movs	r2, #1
 80033ca:	701a      	strb	r2, [r3, #0]
        break;
 80033cc:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80033ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d100      	bne.n	80033d6 <UART_SetConfig+0x342>
 80033d4:	e090      	b.n	80034f8 <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80033d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033d8:	005a      	lsls	r2, r3, #1
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	085b      	lsrs	r3, r3, #1
 80033e0:	18d2      	adds	r2, r2, r3
 80033e2:	69fb      	ldr	r3, [r7, #28]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	0019      	movs	r1, r3
 80033e8:	0010      	movs	r0, r2
 80033ea:	f7fc fe9f 	bl	800012c <__udivsi3>
 80033ee:	0003      	movs	r3, r0
 80033f0:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033f4:	2b0f      	cmp	r3, #15
 80033f6:	d921      	bls.n	800343c <UART_SetConfig+0x3a8>
 80033f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80033fa:	2380      	movs	r3, #128	@ 0x80
 80033fc:	025b      	lsls	r3, r3, #9
 80033fe:	429a      	cmp	r2, r3
 8003400:	d21c      	bcs.n	800343c <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003404:	b29a      	uxth	r2, r3
 8003406:	200e      	movs	r0, #14
 8003408:	2418      	movs	r4, #24
 800340a:	1903      	adds	r3, r0, r4
 800340c:	19db      	adds	r3, r3, r7
 800340e:	210f      	movs	r1, #15
 8003410:	438a      	bics	r2, r1
 8003412:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003416:	085b      	lsrs	r3, r3, #1
 8003418:	b29b      	uxth	r3, r3
 800341a:	2207      	movs	r2, #7
 800341c:	4013      	ands	r3, r2
 800341e:	b299      	uxth	r1, r3
 8003420:	1903      	adds	r3, r0, r4
 8003422:	19db      	adds	r3, r3, r7
 8003424:	1902      	adds	r2, r0, r4
 8003426:	19d2      	adds	r2, r2, r7
 8003428:	8812      	ldrh	r2, [r2, #0]
 800342a:	430a      	orrs	r2, r1
 800342c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800342e:	69fb      	ldr	r3, [r7, #28]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	1902      	adds	r2, r0, r4
 8003434:	19d2      	adds	r2, r2, r7
 8003436:	8812      	ldrh	r2, [r2, #0]
 8003438:	60da      	str	r2, [r3, #12]
 800343a:	e05d      	b.n	80034f8 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 800343c:	231a      	movs	r3, #26
 800343e:	2218      	movs	r2, #24
 8003440:	189b      	adds	r3, r3, r2
 8003442:	19db      	adds	r3, r3, r7
 8003444:	2201      	movs	r2, #1
 8003446:	701a      	strb	r2, [r3, #0]
 8003448:	e056      	b.n	80034f8 <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 800344a:	231b      	movs	r3, #27
 800344c:	2218      	movs	r2, #24
 800344e:	189b      	adds	r3, r3, r2
 8003450:	19db      	adds	r3, r3, r7
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	2b08      	cmp	r3, #8
 8003456:	d822      	bhi.n	800349e <UART_SetConfig+0x40a>
 8003458:	009a      	lsls	r2, r3, #2
 800345a:	4b2f      	ldr	r3, [pc, #188]	@ (8003518 <UART_SetConfig+0x484>)
 800345c:	18d3      	adds	r3, r2, r3
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003462:	f7ff fae5 	bl	8002a30 <HAL_RCC_GetPCLK1Freq>
 8003466:	0003      	movs	r3, r0
 8003468:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800346a:	e021      	b.n	80034b0 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800346c:	f7ff faf6 	bl	8002a5c <HAL_RCC_GetPCLK2Freq>
 8003470:	0003      	movs	r3, r0
 8003472:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003474:	e01c      	b.n	80034b0 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003476:	4b29      	ldr	r3, [pc, #164]	@ (800351c <UART_SetConfig+0x488>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	2210      	movs	r2, #16
 800347c:	4013      	ands	r3, r2
 800347e:	d002      	beq.n	8003486 <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003480:	4b27      	ldr	r3, [pc, #156]	@ (8003520 <UART_SetConfig+0x48c>)
 8003482:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003484:	e014      	b.n	80034b0 <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 8003486:	4b27      	ldr	r3, [pc, #156]	@ (8003524 <UART_SetConfig+0x490>)
 8003488:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800348a:	e011      	b.n	80034b0 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800348c:	f7ff fa40 	bl	8002910 <HAL_RCC_GetSysClockFreq>
 8003490:	0003      	movs	r3, r0
 8003492:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003494:	e00c      	b.n	80034b0 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003496:	2380      	movs	r3, #128	@ 0x80
 8003498:	021b      	lsls	r3, r3, #8
 800349a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800349c:	e008      	b.n	80034b0 <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 800349e:	2300      	movs	r3, #0
 80034a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80034a2:	231a      	movs	r3, #26
 80034a4:	2218      	movs	r2, #24
 80034a6:	189b      	adds	r3, r3, r2
 80034a8:	19db      	adds	r3, r3, r7
 80034aa:	2201      	movs	r2, #1
 80034ac:	701a      	strb	r2, [r3, #0]
        break;
 80034ae:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80034b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d020      	beq.n	80034f8 <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	085a      	lsrs	r2, r3, #1
 80034bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034be:	18d2      	adds	r2, r2, r3
 80034c0:	69fb      	ldr	r3, [r7, #28]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	0019      	movs	r1, r3
 80034c6:	0010      	movs	r0, r2
 80034c8:	f7fc fe30 	bl	800012c <__udivsi3>
 80034cc:	0003      	movs	r3, r0
 80034ce:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80034d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034d2:	2b0f      	cmp	r3, #15
 80034d4:	d90a      	bls.n	80034ec <UART_SetConfig+0x458>
 80034d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80034d8:	2380      	movs	r3, #128	@ 0x80
 80034da:	025b      	lsls	r3, r3, #9
 80034dc:	429a      	cmp	r2, r3
 80034de:	d205      	bcs.n	80034ec <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80034e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034e2:	b29a      	uxth	r2, r3
 80034e4:	69fb      	ldr	r3, [r7, #28]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	60da      	str	r2, [r3, #12]
 80034ea:	e005      	b.n	80034f8 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 80034ec:	231a      	movs	r3, #26
 80034ee:	2218      	movs	r2, #24
 80034f0:	189b      	adds	r3, r3, r2
 80034f2:	19db      	adds	r3, r3, r7
 80034f4:	2201      	movs	r2, #1
 80034f6:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80034f8:	69fb      	ldr	r3, [r7, #28]
 80034fa:	2200      	movs	r2, #0
 80034fc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	2200      	movs	r2, #0
 8003502:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003504:	231a      	movs	r3, #26
 8003506:	2218      	movs	r2, #24
 8003508:	189b      	adds	r3, r3, r2
 800350a:	19db      	adds	r3, r3, r7
 800350c:	781b      	ldrb	r3, [r3, #0]
}
 800350e:	0018      	movs	r0, r3
 8003510:	46bd      	mov	sp, r7
 8003512:	b00e      	add	sp, #56	@ 0x38
 8003514:	bdb0      	pop	{r4, r5, r7, pc}
 8003516:	46c0      	nop			@ (mov r8, r8)
 8003518:	08004400 	.word	0x08004400
 800351c:	40021000 	.word	0x40021000
 8003520:	003d0900 	.word	0x003d0900
 8003524:	00f42400 	.word	0x00f42400

08003528 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b082      	sub	sp, #8
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003534:	2208      	movs	r2, #8
 8003536:	4013      	ands	r3, r2
 8003538:	d00b      	beq.n	8003552 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	4a4a      	ldr	r2, [pc, #296]	@ (800366c <UART_AdvFeatureConfig+0x144>)
 8003542:	4013      	ands	r3, r2
 8003544:	0019      	movs	r1, r3
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	430a      	orrs	r2, r1
 8003550:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003556:	2201      	movs	r2, #1
 8003558:	4013      	ands	r3, r2
 800355a:	d00b      	beq.n	8003574 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	4a43      	ldr	r2, [pc, #268]	@ (8003670 <UART_AdvFeatureConfig+0x148>)
 8003564:	4013      	ands	r3, r2
 8003566:	0019      	movs	r1, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	430a      	orrs	r2, r1
 8003572:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003578:	2202      	movs	r2, #2
 800357a:	4013      	ands	r3, r2
 800357c:	d00b      	beq.n	8003596 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	4a3b      	ldr	r2, [pc, #236]	@ (8003674 <UART_AdvFeatureConfig+0x14c>)
 8003586:	4013      	ands	r3, r2
 8003588:	0019      	movs	r1, r3
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	430a      	orrs	r2, r1
 8003594:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800359a:	2204      	movs	r2, #4
 800359c:	4013      	ands	r3, r2
 800359e:	d00b      	beq.n	80035b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	4a34      	ldr	r2, [pc, #208]	@ (8003678 <UART_AdvFeatureConfig+0x150>)
 80035a8:	4013      	ands	r3, r2
 80035aa:	0019      	movs	r1, r3
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	430a      	orrs	r2, r1
 80035b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035bc:	2210      	movs	r2, #16
 80035be:	4013      	ands	r3, r2
 80035c0:	d00b      	beq.n	80035da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	4a2c      	ldr	r2, [pc, #176]	@ (800367c <UART_AdvFeatureConfig+0x154>)
 80035ca:	4013      	ands	r3, r2
 80035cc:	0019      	movs	r1, r3
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	430a      	orrs	r2, r1
 80035d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035de:	2220      	movs	r2, #32
 80035e0:	4013      	ands	r3, r2
 80035e2:	d00b      	beq.n	80035fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	4a25      	ldr	r2, [pc, #148]	@ (8003680 <UART_AdvFeatureConfig+0x158>)
 80035ec:	4013      	ands	r3, r2
 80035ee:	0019      	movs	r1, r3
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	430a      	orrs	r2, r1
 80035fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003600:	2240      	movs	r2, #64	@ 0x40
 8003602:	4013      	ands	r3, r2
 8003604:	d01d      	beq.n	8003642 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	4a1d      	ldr	r2, [pc, #116]	@ (8003684 <UART_AdvFeatureConfig+0x15c>)
 800360e:	4013      	ands	r3, r2
 8003610:	0019      	movs	r1, r3
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	430a      	orrs	r2, r1
 800361c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003622:	2380      	movs	r3, #128	@ 0x80
 8003624:	035b      	lsls	r3, r3, #13
 8003626:	429a      	cmp	r2, r3
 8003628:	d10b      	bne.n	8003642 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	4a15      	ldr	r2, [pc, #84]	@ (8003688 <UART_AdvFeatureConfig+0x160>)
 8003632:	4013      	ands	r3, r2
 8003634:	0019      	movs	r1, r3
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	430a      	orrs	r2, r1
 8003640:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003646:	2280      	movs	r2, #128	@ 0x80
 8003648:	4013      	ands	r3, r2
 800364a:	d00b      	beq.n	8003664 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	4a0e      	ldr	r2, [pc, #56]	@ (800368c <UART_AdvFeatureConfig+0x164>)
 8003654:	4013      	ands	r3, r2
 8003656:	0019      	movs	r1, r3
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	430a      	orrs	r2, r1
 8003662:	605a      	str	r2, [r3, #4]
  }
}
 8003664:	46c0      	nop			@ (mov r8, r8)
 8003666:	46bd      	mov	sp, r7
 8003668:	b002      	add	sp, #8
 800366a:	bd80      	pop	{r7, pc}
 800366c:	ffff7fff 	.word	0xffff7fff
 8003670:	fffdffff 	.word	0xfffdffff
 8003674:	fffeffff 	.word	0xfffeffff
 8003678:	fffbffff 	.word	0xfffbffff
 800367c:	ffffefff 	.word	0xffffefff
 8003680:	ffffdfff 	.word	0xffffdfff
 8003684:	ffefffff 	.word	0xffefffff
 8003688:	ff9fffff 	.word	0xff9fffff
 800368c:	fff7ffff 	.word	0xfff7ffff

08003690 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b092      	sub	sp, #72	@ 0x48
 8003694:	af02      	add	r7, sp, #8
 8003696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2284      	movs	r2, #132	@ 0x84
 800369c:	2100      	movs	r1, #0
 800369e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80036a0:	f7fd fc28 	bl	8000ef4 <HAL_GetTick>
 80036a4:	0003      	movs	r3, r0
 80036a6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	2208      	movs	r2, #8
 80036b0:	4013      	ands	r3, r2
 80036b2:	2b08      	cmp	r3, #8
 80036b4:	d12c      	bne.n	8003710 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036b8:	2280      	movs	r2, #128	@ 0x80
 80036ba:	0391      	lsls	r1, r2, #14
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	4a46      	ldr	r2, [pc, #280]	@ (80037d8 <UART_CheckIdleState+0x148>)
 80036c0:	9200      	str	r2, [sp, #0]
 80036c2:	2200      	movs	r2, #0
 80036c4:	f000 f88c 	bl	80037e0 <UART_WaitOnFlagUntilTimeout>
 80036c8:	1e03      	subs	r3, r0, #0
 80036ca:	d021      	beq.n	8003710 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036cc:	f3ef 8310 	mrs	r3, PRIMASK
 80036d0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80036d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80036d4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80036d6:	2301      	movs	r3, #1
 80036d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036dc:	f383 8810 	msr	PRIMASK, r3
}
 80036e0:	46c0      	nop			@ (mov r8, r8)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	681a      	ldr	r2, [r3, #0]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	2180      	movs	r1, #128	@ 0x80
 80036ee:	438a      	bics	r2, r1
 80036f0:	601a      	str	r2, [r3, #0]
 80036f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036f8:	f383 8810 	msr	PRIMASK, r3
}
 80036fc:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2220      	movs	r2, #32
 8003702:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2278      	movs	r2, #120	@ 0x78
 8003708:	2100      	movs	r1, #0
 800370a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800370c:	2303      	movs	r3, #3
 800370e:	e05f      	b.n	80037d0 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	2204      	movs	r2, #4
 8003718:	4013      	ands	r3, r2
 800371a:	2b04      	cmp	r3, #4
 800371c:	d146      	bne.n	80037ac <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800371e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003720:	2280      	movs	r2, #128	@ 0x80
 8003722:	03d1      	lsls	r1, r2, #15
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	4a2c      	ldr	r2, [pc, #176]	@ (80037d8 <UART_CheckIdleState+0x148>)
 8003728:	9200      	str	r2, [sp, #0]
 800372a:	2200      	movs	r2, #0
 800372c:	f000 f858 	bl	80037e0 <UART_WaitOnFlagUntilTimeout>
 8003730:	1e03      	subs	r3, r0, #0
 8003732:	d03b      	beq.n	80037ac <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003734:	f3ef 8310 	mrs	r3, PRIMASK
 8003738:	60fb      	str	r3, [r7, #12]
  return(result);
 800373a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800373c:	637b      	str	r3, [r7, #52]	@ 0x34
 800373e:	2301      	movs	r3, #1
 8003740:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	f383 8810 	msr	PRIMASK, r3
}
 8003748:	46c0      	nop			@ (mov r8, r8)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4921      	ldr	r1, [pc, #132]	@ (80037dc <UART_CheckIdleState+0x14c>)
 8003756:	400a      	ands	r2, r1
 8003758:	601a      	str	r2, [r3, #0]
 800375a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800375c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800375e:	697b      	ldr	r3, [r7, #20]
 8003760:	f383 8810 	msr	PRIMASK, r3
}
 8003764:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003766:	f3ef 8310 	mrs	r3, PRIMASK
 800376a:	61bb      	str	r3, [r7, #24]
  return(result);
 800376c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800376e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003770:	2301      	movs	r3, #1
 8003772:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003774:	69fb      	ldr	r3, [r7, #28]
 8003776:	f383 8810 	msr	PRIMASK, r3
}
 800377a:	46c0      	nop			@ (mov r8, r8)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	689a      	ldr	r2, [r3, #8]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	2101      	movs	r1, #1
 8003788:	438a      	bics	r2, r1
 800378a:	609a      	str	r2, [r3, #8]
 800378c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800378e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003790:	6a3b      	ldr	r3, [r7, #32]
 8003792:	f383 8810 	msr	PRIMASK, r3
}
 8003796:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2280      	movs	r2, #128	@ 0x80
 800379c:	2120      	movs	r1, #32
 800379e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2278      	movs	r2, #120	@ 0x78
 80037a4:	2100      	movs	r1, #0
 80037a6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037a8:	2303      	movs	r3, #3
 80037aa:	e011      	b.n	80037d0 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2220      	movs	r2, #32
 80037b0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2280      	movs	r2, #128	@ 0x80
 80037b6:	2120      	movs	r1, #32
 80037b8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2278      	movs	r2, #120	@ 0x78
 80037ca:	2100      	movs	r1, #0
 80037cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80037ce:	2300      	movs	r3, #0
}
 80037d0:	0018      	movs	r0, r3
 80037d2:	46bd      	mov	sp, r7
 80037d4:	b010      	add	sp, #64	@ 0x40
 80037d6:	bd80      	pop	{r7, pc}
 80037d8:	01ffffff 	.word	0x01ffffff
 80037dc:	fffffedf 	.word	0xfffffedf

080037e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b084      	sub	sp, #16
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	60f8      	str	r0, [r7, #12]
 80037e8:	60b9      	str	r1, [r7, #8]
 80037ea:	603b      	str	r3, [r7, #0]
 80037ec:	1dfb      	adds	r3, r7, #7
 80037ee:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037f0:	e051      	b.n	8003896 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037f2:	69bb      	ldr	r3, [r7, #24]
 80037f4:	3301      	adds	r3, #1
 80037f6:	d04e      	beq.n	8003896 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037f8:	f7fd fb7c 	bl	8000ef4 <HAL_GetTick>
 80037fc:	0002      	movs	r2, r0
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	1ad3      	subs	r3, r2, r3
 8003802:	69ba      	ldr	r2, [r7, #24]
 8003804:	429a      	cmp	r2, r3
 8003806:	d302      	bcc.n	800380e <UART_WaitOnFlagUntilTimeout+0x2e>
 8003808:	69bb      	ldr	r3, [r7, #24]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d101      	bne.n	8003812 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800380e:	2303      	movs	r3, #3
 8003810:	e051      	b.n	80038b6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	2204      	movs	r2, #4
 800381a:	4013      	ands	r3, r2
 800381c:	d03b      	beq.n	8003896 <UART_WaitOnFlagUntilTimeout+0xb6>
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	2b80      	cmp	r3, #128	@ 0x80
 8003822:	d038      	beq.n	8003896 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	2b40      	cmp	r3, #64	@ 0x40
 8003828:	d035      	beq.n	8003896 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	69db      	ldr	r3, [r3, #28]
 8003830:	2208      	movs	r2, #8
 8003832:	4013      	ands	r3, r2
 8003834:	2b08      	cmp	r3, #8
 8003836:	d111      	bne.n	800385c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	2208      	movs	r2, #8
 800383e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	0018      	movs	r0, r3
 8003844:	f000 f83c 	bl	80038c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2284      	movs	r2, #132	@ 0x84
 800384c:	2108      	movs	r1, #8
 800384e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2278      	movs	r2, #120	@ 0x78
 8003854:	2100      	movs	r1, #0
 8003856:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	e02c      	b.n	80038b6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	69da      	ldr	r2, [r3, #28]
 8003862:	2380      	movs	r3, #128	@ 0x80
 8003864:	011b      	lsls	r3, r3, #4
 8003866:	401a      	ands	r2, r3
 8003868:	2380      	movs	r3, #128	@ 0x80
 800386a:	011b      	lsls	r3, r3, #4
 800386c:	429a      	cmp	r2, r3
 800386e:	d112      	bne.n	8003896 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	2280      	movs	r2, #128	@ 0x80
 8003876:	0112      	lsls	r2, r2, #4
 8003878:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	0018      	movs	r0, r3
 800387e:	f000 f81f 	bl	80038c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2284      	movs	r2, #132	@ 0x84
 8003886:	2120      	movs	r1, #32
 8003888:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2278      	movs	r2, #120	@ 0x78
 800388e:	2100      	movs	r1, #0
 8003890:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003892:	2303      	movs	r3, #3
 8003894:	e00f      	b.n	80038b6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	69db      	ldr	r3, [r3, #28]
 800389c:	68ba      	ldr	r2, [r7, #8]
 800389e:	4013      	ands	r3, r2
 80038a0:	68ba      	ldr	r2, [r7, #8]
 80038a2:	1ad3      	subs	r3, r2, r3
 80038a4:	425a      	negs	r2, r3
 80038a6:	4153      	adcs	r3, r2
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	001a      	movs	r2, r3
 80038ac:	1dfb      	adds	r3, r7, #7
 80038ae:	781b      	ldrb	r3, [r3, #0]
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d09e      	beq.n	80037f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038b4:	2300      	movs	r3, #0
}
 80038b6:	0018      	movs	r0, r3
 80038b8:	46bd      	mov	sp, r7
 80038ba:	b004      	add	sp, #16
 80038bc:	bd80      	pop	{r7, pc}
	...

080038c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b08e      	sub	sp, #56	@ 0x38
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038c8:	f3ef 8310 	mrs	r3, PRIMASK
 80038cc:	617b      	str	r3, [r7, #20]
  return(result);
 80038ce:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80038d2:	2301      	movs	r3, #1
 80038d4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038d6:	69bb      	ldr	r3, [r7, #24]
 80038d8:	f383 8810 	msr	PRIMASK, r3
}
 80038dc:	46c0      	nop			@ (mov r8, r8)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4926      	ldr	r1, [pc, #152]	@ (8003984 <UART_EndRxTransfer+0xc4>)
 80038ea:	400a      	ands	r2, r1
 80038ec:	601a      	str	r2, [r3, #0]
 80038ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	f383 8810 	msr	PRIMASK, r3
}
 80038f8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038fa:	f3ef 8310 	mrs	r3, PRIMASK
 80038fe:	623b      	str	r3, [r7, #32]
  return(result);
 8003900:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003902:	633b      	str	r3, [r7, #48]	@ 0x30
 8003904:	2301      	movs	r3, #1
 8003906:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800390a:	f383 8810 	msr	PRIMASK, r3
}
 800390e:	46c0      	nop			@ (mov r8, r8)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	689a      	ldr	r2, [r3, #8]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	2101      	movs	r1, #1
 800391c:	438a      	bics	r2, r1
 800391e:	609a      	str	r2, [r3, #8]
 8003920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003922:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003926:	f383 8810 	msr	PRIMASK, r3
}
 800392a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003930:	2b01      	cmp	r3, #1
 8003932:	d118      	bne.n	8003966 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003934:	f3ef 8310 	mrs	r3, PRIMASK
 8003938:	60bb      	str	r3, [r7, #8]
  return(result);
 800393a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800393c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800393e:	2301      	movs	r3, #1
 8003940:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	f383 8810 	msr	PRIMASK, r3
}
 8003948:	46c0      	nop			@ (mov r8, r8)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	2110      	movs	r1, #16
 8003956:	438a      	bics	r2, r1
 8003958:	601a      	str	r2, [r3, #0]
 800395a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800395c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	f383 8810 	msr	PRIMASK, r3
}
 8003964:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2280      	movs	r2, #128	@ 0x80
 800396a:	2120      	movs	r1, #32
 800396c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2200      	movs	r2, #0
 8003972:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800397a:	46c0      	nop			@ (mov r8, r8)
 800397c:	46bd      	mov	sp, r7
 800397e:	b00e      	add	sp, #56	@ 0x38
 8003980:	bd80      	pop	{r7, pc}
 8003982:	46c0      	nop			@ (mov r8, r8)
 8003984:	fffffedf 	.word	0xfffffedf

08003988 <siprintf>:
 8003988:	b40e      	push	{r1, r2, r3}
 800398a:	b510      	push	{r4, lr}
 800398c:	2400      	movs	r4, #0
 800398e:	490c      	ldr	r1, [pc, #48]	@ (80039c0 <siprintf+0x38>)
 8003990:	b09d      	sub	sp, #116	@ 0x74
 8003992:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003994:	9002      	str	r0, [sp, #8]
 8003996:	9006      	str	r0, [sp, #24]
 8003998:	9107      	str	r1, [sp, #28]
 800399a:	9104      	str	r1, [sp, #16]
 800399c:	4809      	ldr	r0, [pc, #36]	@ (80039c4 <siprintf+0x3c>)
 800399e:	490a      	ldr	r1, [pc, #40]	@ (80039c8 <siprintf+0x40>)
 80039a0:	cb04      	ldmia	r3!, {r2}
 80039a2:	9105      	str	r1, [sp, #20]
 80039a4:	6800      	ldr	r0, [r0, #0]
 80039a6:	a902      	add	r1, sp, #8
 80039a8:	9301      	str	r3, [sp, #4]
 80039aa:	941b      	str	r4, [sp, #108]	@ 0x6c
 80039ac:	f000 f99e 	bl	8003cec <_svfiprintf_r>
 80039b0:	9b02      	ldr	r3, [sp, #8]
 80039b2:	701c      	strb	r4, [r3, #0]
 80039b4:	b01d      	add	sp, #116	@ 0x74
 80039b6:	bc10      	pop	{r4}
 80039b8:	bc08      	pop	{r3}
 80039ba:	b003      	add	sp, #12
 80039bc:	4718      	bx	r3
 80039be:	46c0      	nop			@ (mov r8, r8)
 80039c0:	7fffffff 	.word	0x7fffffff
 80039c4:	2000000c 	.word	0x2000000c
 80039c8:	ffff0208 	.word	0xffff0208

080039cc <memset>:
 80039cc:	0003      	movs	r3, r0
 80039ce:	1882      	adds	r2, r0, r2
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d100      	bne.n	80039d6 <memset+0xa>
 80039d4:	4770      	bx	lr
 80039d6:	7019      	strb	r1, [r3, #0]
 80039d8:	3301      	adds	r3, #1
 80039da:	e7f9      	b.n	80039d0 <memset+0x4>

080039dc <__errno>:
 80039dc:	4b01      	ldr	r3, [pc, #4]	@ (80039e4 <__errno+0x8>)
 80039de:	6818      	ldr	r0, [r3, #0]
 80039e0:	4770      	bx	lr
 80039e2:	46c0      	nop			@ (mov r8, r8)
 80039e4:	2000000c 	.word	0x2000000c

080039e8 <__libc_init_array>:
 80039e8:	b570      	push	{r4, r5, r6, lr}
 80039ea:	2600      	movs	r6, #0
 80039ec:	4c0c      	ldr	r4, [pc, #48]	@ (8003a20 <__libc_init_array+0x38>)
 80039ee:	4d0d      	ldr	r5, [pc, #52]	@ (8003a24 <__libc_init_array+0x3c>)
 80039f0:	1b64      	subs	r4, r4, r5
 80039f2:	10a4      	asrs	r4, r4, #2
 80039f4:	42a6      	cmp	r6, r4
 80039f6:	d109      	bne.n	8003a0c <__libc_init_array+0x24>
 80039f8:	2600      	movs	r6, #0
 80039fa:	f000 fc61 	bl	80042c0 <_init>
 80039fe:	4c0a      	ldr	r4, [pc, #40]	@ (8003a28 <__libc_init_array+0x40>)
 8003a00:	4d0a      	ldr	r5, [pc, #40]	@ (8003a2c <__libc_init_array+0x44>)
 8003a02:	1b64      	subs	r4, r4, r5
 8003a04:	10a4      	asrs	r4, r4, #2
 8003a06:	42a6      	cmp	r6, r4
 8003a08:	d105      	bne.n	8003a16 <__libc_init_array+0x2e>
 8003a0a:	bd70      	pop	{r4, r5, r6, pc}
 8003a0c:	00b3      	lsls	r3, r6, #2
 8003a0e:	58eb      	ldr	r3, [r5, r3]
 8003a10:	4798      	blx	r3
 8003a12:	3601      	adds	r6, #1
 8003a14:	e7ee      	b.n	80039f4 <__libc_init_array+0xc>
 8003a16:	00b3      	lsls	r3, r6, #2
 8003a18:	58eb      	ldr	r3, [r5, r3]
 8003a1a:	4798      	blx	r3
 8003a1c:	3601      	adds	r6, #1
 8003a1e:	e7f2      	b.n	8003a06 <__libc_init_array+0x1e>
 8003a20:	08004460 	.word	0x08004460
 8003a24:	08004460 	.word	0x08004460
 8003a28:	08004464 	.word	0x08004464
 8003a2c:	08004460 	.word	0x08004460

08003a30 <__retarget_lock_acquire_recursive>:
 8003a30:	4770      	bx	lr

08003a32 <__retarget_lock_release_recursive>:
 8003a32:	4770      	bx	lr

08003a34 <_free_r>:
 8003a34:	b570      	push	{r4, r5, r6, lr}
 8003a36:	0005      	movs	r5, r0
 8003a38:	1e0c      	subs	r4, r1, #0
 8003a3a:	d010      	beq.n	8003a5e <_free_r+0x2a>
 8003a3c:	3c04      	subs	r4, #4
 8003a3e:	6823      	ldr	r3, [r4, #0]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	da00      	bge.n	8003a46 <_free_r+0x12>
 8003a44:	18e4      	adds	r4, r4, r3
 8003a46:	0028      	movs	r0, r5
 8003a48:	f000 f8e0 	bl	8003c0c <__malloc_lock>
 8003a4c:	4a1d      	ldr	r2, [pc, #116]	@ (8003ac4 <_free_r+0x90>)
 8003a4e:	6813      	ldr	r3, [r2, #0]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d105      	bne.n	8003a60 <_free_r+0x2c>
 8003a54:	6063      	str	r3, [r4, #4]
 8003a56:	6014      	str	r4, [r2, #0]
 8003a58:	0028      	movs	r0, r5
 8003a5a:	f000 f8df 	bl	8003c1c <__malloc_unlock>
 8003a5e:	bd70      	pop	{r4, r5, r6, pc}
 8003a60:	42a3      	cmp	r3, r4
 8003a62:	d908      	bls.n	8003a76 <_free_r+0x42>
 8003a64:	6820      	ldr	r0, [r4, #0]
 8003a66:	1821      	adds	r1, r4, r0
 8003a68:	428b      	cmp	r3, r1
 8003a6a:	d1f3      	bne.n	8003a54 <_free_r+0x20>
 8003a6c:	6819      	ldr	r1, [r3, #0]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	1809      	adds	r1, r1, r0
 8003a72:	6021      	str	r1, [r4, #0]
 8003a74:	e7ee      	b.n	8003a54 <_free_r+0x20>
 8003a76:	001a      	movs	r2, r3
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d001      	beq.n	8003a82 <_free_r+0x4e>
 8003a7e:	42a3      	cmp	r3, r4
 8003a80:	d9f9      	bls.n	8003a76 <_free_r+0x42>
 8003a82:	6811      	ldr	r1, [r2, #0]
 8003a84:	1850      	adds	r0, r2, r1
 8003a86:	42a0      	cmp	r0, r4
 8003a88:	d10b      	bne.n	8003aa2 <_free_r+0x6e>
 8003a8a:	6820      	ldr	r0, [r4, #0]
 8003a8c:	1809      	adds	r1, r1, r0
 8003a8e:	1850      	adds	r0, r2, r1
 8003a90:	6011      	str	r1, [r2, #0]
 8003a92:	4283      	cmp	r3, r0
 8003a94:	d1e0      	bne.n	8003a58 <_free_r+0x24>
 8003a96:	6818      	ldr	r0, [r3, #0]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	1841      	adds	r1, r0, r1
 8003a9c:	6011      	str	r1, [r2, #0]
 8003a9e:	6053      	str	r3, [r2, #4]
 8003aa0:	e7da      	b.n	8003a58 <_free_r+0x24>
 8003aa2:	42a0      	cmp	r0, r4
 8003aa4:	d902      	bls.n	8003aac <_free_r+0x78>
 8003aa6:	230c      	movs	r3, #12
 8003aa8:	602b      	str	r3, [r5, #0]
 8003aaa:	e7d5      	b.n	8003a58 <_free_r+0x24>
 8003aac:	6820      	ldr	r0, [r4, #0]
 8003aae:	1821      	adds	r1, r4, r0
 8003ab0:	428b      	cmp	r3, r1
 8003ab2:	d103      	bne.n	8003abc <_free_r+0x88>
 8003ab4:	6819      	ldr	r1, [r3, #0]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	1809      	adds	r1, r1, r0
 8003aba:	6021      	str	r1, [r4, #0]
 8003abc:	6063      	str	r3, [r4, #4]
 8003abe:	6054      	str	r4, [r2, #4]
 8003ac0:	e7ca      	b.n	8003a58 <_free_r+0x24>
 8003ac2:	46c0      	nop			@ (mov r8, r8)
 8003ac4:	20000384 	.word	0x20000384

08003ac8 <sbrk_aligned>:
 8003ac8:	b570      	push	{r4, r5, r6, lr}
 8003aca:	4e0f      	ldr	r6, [pc, #60]	@ (8003b08 <sbrk_aligned+0x40>)
 8003acc:	000d      	movs	r5, r1
 8003ace:	6831      	ldr	r1, [r6, #0]
 8003ad0:	0004      	movs	r4, r0
 8003ad2:	2900      	cmp	r1, #0
 8003ad4:	d102      	bne.n	8003adc <sbrk_aligned+0x14>
 8003ad6:	f000 fb95 	bl	8004204 <_sbrk_r>
 8003ada:	6030      	str	r0, [r6, #0]
 8003adc:	0029      	movs	r1, r5
 8003ade:	0020      	movs	r0, r4
 8003ae0:	f000 fb90 	bl	8004204 <_sbrk_r>
 8003ae4:	1c43      	adds	r3, r0, #1
 8003ae6:	d103      	bne.n	8003af0 <sbrk_aligned+0x28>
 8003ae8:	2501      	movs	r5, #1
 8003aea:	426d      	negs	r5, r5
 8003aec:	0028      	movs	r0, r5
 8003aee:	bd70      	pop	{r4, r5, r6, pc}
 8003af0:	2303      	movs	r3, #3
 8003af2:	1cc5      	adds	r5, r0, #3
 8003af4:	439d      	bics	r5, r3
 8003af6:	42a8      	cmp	r0, r5
 8003af8:	d0f8      	beq.n	8003aec <sbrk_aligned+0x24>
 8003afa:	1a29      	subs	r1, r5, r0
 8003afc:	0020      	movs	r0, r4
 8003afe:	f000 fb81 	bl	8004204 <_sbrk_r>
 8003b02:	3001      	adds	r0, #1
 8003b04:	d1f2      	bne.n	8003aec <sbrk_aligned+0x24>
 8003b06:	e7ef      	b.n	8003ae8 <sbrk_aligned+0x20>
 8003b08:	20000380 	.word	0x20000380

08003b0c <_malloc_r>:
 8003b0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003b0e:	2203      	movs	r2, #3
 8003b10:	1ccb      	adds	r3, r1, #3
 8003b12:	4393      	bics	r3, r2
 8003b14:	3308      	adds	r3, #8
 8003b16:	0005      	movs	r5, r0
 8003b18:	001f      	movs	r7, r3
 8003b1a:	2b0c      	cmp	r3, #12
 8003b1c:	d234      	bcs.n	8003b88 <_malloc_r+0x7c>
 8003b1e:	270c      	movs	r7, #12
 8003b20:	42b9      	cmp	r1, r7
 8003b22:	d833      	bhi.n	8003b8c <_malloc_r+0x80>
 8003b24:	0028      	movs	r0, r5
 8003b26:	f000 f871 	bl	8003c0c <__malloc_lock>
 8003b2a:	4e37      	ldr	r6, [pc, #220]	@ (8003c08 <_malloc_r+0xfc>)
 8003b2c:	6833      	ldr	r3, [r6, #0]
 8003b2e:	001c      	movs	r4, r3
 8003b30:	2c00      	cmp	r4, #0
 8003b32:	d12f      	bne.n	8003b94 <_malloc_r+0x88>
 8003b34:	0039      	movs	r1, r7
 8003b36:	0028      	movs	r0, r5
 8003b38:	f7ff ffc6 	bl	8003ac8 <sbrk_aligned>
 8003b3c:	0004      	movs	r4, r0
 8003b3e:	1c43      	adds	r3, r0, #1
 8003b40:	d15f      	bne.n	8003c02 <_malloc_r+0xf6>
 8003b42:	6834      	ldr	r4, [r6, #0]
 8003b44:	9400      	str	r4, [sp, #0]
 8003b46:	9b00      	ldr	r3, [sp, #0]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d14a      	bne.n	8003be2 <_malloc_r+0xd6>
 8003b4c:	2c00      	cmp	r4, #0
 8003b4e:	d052      	beq.n	8003bf6 <_malloc_r+0xea>
 8003b50:	6823      	ldr	r3, [r4, #0]
 8003b52:	0028      	movs	r0, r5
 8003b54:	18e3      	adds	r3, r4, r3
 8003b56:	9900      	ldr	r1, [sp, #0]
 8003b58:	9301      	str	r3, [sp, #4]
 8003b5a:	f000 fb53 	bl	8004204 <_sbrk_r>
 8003b5e:	9b01      	ldr	r3, [sp, #4]
 8003b60:	4283      	cmp	r3, r0
 8003b62:	d148      	bne.n	8003bf6 <_malloc_r+0xea>
 8003b64:	6823      	ldr	r3, [r4, #0]
 8003b66:	0028      	movs	r0, r5
 8003b68:	1aff      	subs	r7, r7, r3
 8003b6a:	0039      	movs	r1, r7
 8003b6c:	f7ff ffac 	bl	8003ac8 <sbrk_aligned>
 8003b70:	3001      	adds	r0, #1
 8003b72:	d040      	beq.n	8003bf6 <_malloc_r+0xea>
 8003b74:	6823      	ldr	r3, [r4, #0]
 8003b76:	19db      	adds	r3, r3, r7
 8003b78:	6023      	str	r3, [r4, #0]
 8003b7a:	6833      	ldr	r3, [r6, #0]
 8003b7c:	685a      	ldr	r2, [r3, #4]
 8003b7e:	2a00      	cmp	r2, #0
 8003b80:	d133      	bne.n	8003bea <_malloc_r+0xde>
 8003b82:	9b00      	ldr	r3, [sp, #0]
 8003b84:	6033      	str	r3, [r6, #0]
 8003b86:	e019      	b.n	8003bbc <_malloc_r+0xb0>
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	dac9      	bge.n	8003b20 <_malloc_r+0x14>
 8003b8c:	230c      	movs	r3, #12
 8003b8e:	602b      	str	r3, [r5, #0]
 8003b90:	2000      	movs	r0, #0
 8003b92:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003b94:	6821      	ldr	r1, [r4, #0]
 8003b96:	1bc9      	subs	r1, r1, r7
 8003b98:	d420      	bmi.n	8003bdc <_malloc_r+0xd0>
 8003b9a:	290b      	cmp	r1, #11
 8003b9c:	d90a      	bls.n	8003bb4 <_malloc_r+0xa8>
 8003b9e:	19e2      	adds	r2, r4, r7
 8003ba0:	6027      	str	r7, [r4, #0]
 8003ba2:	42a3      	cmp	r3, r4
 8003ba4:	d104      	bne.n	8003bb0 <_malloc_r+0xa4>
 8003ba6:	6032      	str	r2, [r6, #0]
 8003ba8:	6863      	ldr	r3, [r4, #4]
 8003baa:	6011      	str	r1, [r2, #0]
 8003bac:	6053      	str	r3, [r2, #4]
 8003bae:	e005      	b.n	8003bbc <_malloc_r+0xb0>
 8003bb0:	605a      	str	r2, [r3, #4]
 8003bb2:	e7f9      	b.n	8003ba8 <_malloc_r+0x9c>
 8003bb4:	6862      	ldr	r2, [r4, #4]
 8003bb6:	42a3      	cmp	r3, r4
 8003bb8:	d10e      	bne.n	8003bd8 <_malloc_r+0xcc>
 8003bba:	6032      	str	r2, [r6, #0]
 8003bbc:	0028      	movs	r0, r5
 8003bbe:	f000 f82d 	bl	8003c1c <__malloc_unlock>
 8003bc2:	0020      	movs	r0, r4
 8003bc4:	2207      	movs	r2, #7
 8003bc6:	300b      	adds	r0, #11
 8003bc8:	1d23      	adds	r3, r4, #4
 8003bca:	4390      	bics	r0, r2
 8003bcc:	1ac2      	subs	r2, r0, r3
 8003bce:	4298      	cmp	r0, r3
 8003bd0:	d0df      	beq.n	8003b92 <_malloc_r+0x86>
 8003bd2:	1a1b      	subs	r3, r3, r0
 8003bd4:	50a3      	str	r3, [r4, r2]
 8003bd6:	e7dc      	b.n	8003b92 <_malloc_r+0x86>
 8003bd8:	605a      	str	r2, [r3, #4]
 8003bda:	e7ef      	b.n	8003bbc <_malloc_r+0xb0>
 8003bdc:	0023      	movs	r3, r4
 8003bde:	6864      	ldr	r4, [r4, #4]
 8003be0:	e7a6      	b.n	8003b30 <_malloc_r+0x24>
 8003be2:	9c00      	ldr	r4, [sp, #0]
 8003be4:	6863      	ldr	r3, [r4, #4]
 8003be6:	9300      	str	r3, [sp, #0]
 8003be8:	e7ad      	b.n	8003b46 <_malloc_r+0x3a>
 8003bea:	001a      	movs	r2, r3
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	42a3      	cmp	r3, r4
 8003bf0:	d1fb      	bne.n	8003bea <_malloc_r+0xde>
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	e7da      	b.n	8003bac <_malloc_r+0xa0>
 8003bf6:	230c      	movs	r3, #12
 8003bf8:	0028      	movs	r0, r5
 8003bfa:	602b      	str	r3, [r5, #0]
 8003bfc:	f000 f80e 	bl	8003c1c <__malloc_unlock>
 8003c00:	e7c6      	b.n	8003b90 <_malloc_r+0x84>
 8003c02:	6007      	str	r7, [r0, #0]
 8003c04:	e7da      	b.n	8003bbc <_malloc_r+0xb0>
 8003c06:	46c0      	nop			@ (mov r8, r8)
 8003c08:	20000384 	.word	0x20000384

08003c0c <__malloc_lock>:
 8003c0c:	b510      	push	{r4, lr}
 8003c0e:	4802      	ldr	r0, [pc, #8]	@ (8003c18 <__malloc_lock+0xc>)
 8003c10:	f7ff ff0e 	bl	8003a30 <__retarget_lock_acquire_recursive>
 8003c14:	bd10      	pop	{r4, pc}
 8003c16:	46c0      	nop			@ (mov r8, r8)
 8003c18:	2000037c 	.word	0x2000037c

08003c1c <__malloc_unlock>:
 8003c1c:	b510      	push	{r4, lr}
 8003c1e:	4802      	ldr	r0, [pc, #8]	@ (8003c28 <__malloc_unlock+0xc>)
 8003c20:	f7ff ff07 	bl	8003a32 <__retarget_lock_release_recursive>
 8003c24:	bd10      	pop	{r4, pc}
 8003c26:	46c0      	nop			@ (mov r8, r8)
 8003c28:	2000037c 	.word	0x2000037c

08003c2c <__ssputs_r>:
 8003c2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c2e:	688e      	ldr	r6, [r1, #8]
 8003c30:	b085      	sub	sp, #20
 8003c32:	001f      	movs	r7, r3
 8003c34:	000c      	movs	r4, r1
 8003c36:	680b      	ldr	r3, [r1, #0]
 8003c38:	9002      	str	r0, [sp, #8]
 8003c3a:	9203      	str	r2, [sp, #12]
 8003c3c:	42be      	cmp	r6, r7
 8003c3e:	d830      	bhi.n	8003ca2 <__ssputs_r+0x76>
 8003c40:	210c      	movs	r1, #12
 8003c42:	5e62      	ldrsh	r2, [r4, r1]
 8003c44:	2190      	movs	r1, #144	@ 0x90
 8003c46:	00c9      	lsls	r1, r1, #3
 8003c48:	420a      	tst	r2, r1
 8003c4a:	d028      	beq.n	8003c9e <__ssputs_r+0x72>
 8003c4c:	2003      	movs	r0, #3
 8003c4e:	6921      	ldr	r1, [r4, #16]
 8003c50:	1a5b      	subs	r3, r3, r1
 8003c52:	9301      	str	r3, [sp, #4]
 8003c54:	6963      	ldr	r3, [r4, #20]
 8003c56:	4343      	muls	r3, r0
 8003c58:	9801      	ldr	r0, [sp, #4]
 8003c5a:	0fdd      	lsrs	r5, r3, #31
 8003c5c:	18ed      	adds	r5, r5, r3
 8003c5e:	1c7b      	adds	r3, r7, #1
 8003c60:	181b      	adds	r3, r3, r0
 8003c62:	106d      	asrs	r5, r5, #1
 8003c64:	42ab      	cmp	r3, r5
 8003c66:	d900      	bls.n	8003c6a <__ssputs_r+0x3e>
 8003c68:	001d      	movs	r5, r3
 8003c6a:	0552      	lsls	r2, r2, #21
 8003c6c:	d528      	bpl.n	8003cc0 <__ssputs_r+0x94>
 8003c6e:	0029      	movs	r1, r5
 8003c70:	9802      	ldr	r0, [sp, #8]
 8003c72:	f7ff ff4b 	bl	8003b0c <_malloc_r>
 8003c76:	1e06      	subs	r6, r0, #0
 8003c78:	d02c      	beq.n	8003cd4 <__ssputs_r+0xa8>
 8003c7a:	9a01      	ldr	r2, [sp, #4]
 8003c7c:	6921      	ldr	r1, [r4, #16]
 8003c7e:	f000 fade 	bl	800423e <memcpy>
 8003c82:	89a2      	ldrh	r2, [r4, #12]
 8003c84:	4b18      	ldr	r3, [pc, #96]	@ (8003ce8 <__ssputs_r+0xbc>)
 8003c86:	401a      	ands	r2, r3
 8003c88:	2380      	movs	r3, #128	@ 0x80
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	81a3      	strh	r3, [r4, #12]
 8003c8e:	9b01      	ldr	r3, [sp, #4]
 8003c90:	6126      	str	r6, [r4, #16]
 8003c92:	18f6      	adds	r6, r6, r3
 8003c94:	6026      	str	r6, [r4, #0]
 8003c96:	003e      	movs	r6, r7
 8003c98:	6165      	str	r5, [r4, #20]
 8003c9a:	1aed      	subs	r5, r5, r3
 8003c9c:	60a5      	str	r5, [r4, #8]
 8003c9e:	42be      	cmp	r6, r7
 8003ca0:	d900      	bls.n	8003ca4 <__ssputs_r+0x78>
 8003ca2:	003e      	movs	r6, r7
 8003ca4:	0032      	movs	r2, r6
 8003ca6:	9903      	ldr	r1, [sp, #12]
 8003ca8:	6820      	ldr	r0, [r4, #0]
 8003caa:	f000 fa99 	bl	80041e0 <memmove>
 8003cae:	2000      	movs	r0, #0
 8003cb0:	68a3      	ldr	r3, [r4, #8]
 8003cb2:	1b9b      	subs	r3, r3, r6
 8003cb4:	60a3      	str	r3, [r4, #8]
 8003cb6:	6823      	ldr	r3, [r4, #0]
 8003cb8:	199b      	adds	r3, r3, r6
 8003cba:	6023      	str	r3, [r4, #0]
 8003cbc:	b005      	add	sp, #20
 8003cbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003cc0:	002a      	movs	r2, r5
 8003cc2:	9802      	ldr	r0, [sp, #8]
 8003cc4:	f000 fac4 	bl	8004250 <_realloc_r>
 8003cc8:	1e06      	subs	r6, r0, #0
 8003cca:	d1e0      	bne.n	8003c8e <__ssputs_r+0x62>
 8003ccc:	6921      	ldr	r1, [r4, #16]
 8003cce:	9802      	ldr	r0, [sp, #8]
 8003cd0:	f7ff feb0 	bl	8003a34 <_free_r>
 8003cd4:	230c      	movs	r3, #12
 8003cd6:	2001      	movs	r0, #1
 8003cd8:	9a02      	ldr	r2, [sp, #8]
 8003cda:	4240      	negs	r0, r0
 8003cdc:	6013      	str	r3, [r2, #0]
 8003cde:	89a2      	ldrh	r2, [r4, #12]
 8003ce0:	3334      	adds	r3, #52	@ 0x34
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	81a3      	strh	r3, [r4, #12]
 8003ce6:	e7e9      	b.n	8003cbc <__ssputs_r+0x90>
 8003ce8:	fffffb7f 	.word	0xfffffb7f

08003cec <_svfiprintf_r>:
 8003cec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003cee:	b0a1      	sub	sp, #132	@ 0x84
 8003cf0:	9003      	str	r0, [sp, #12]
 8003cf2:	001d      	movs	r5, r3
 8003cf4:	898b      	ldrh	r3, [r1, #12]
 8003cf6:	000f      	movs	r7, r1
 8003cf8:	0016      	movs	r6, r2
 8003cfa:	061b      	lsls	r3, r3, #24
 8003cfc:	d511      	bpl.n	8003d22 <_svfiprintf_r+0x36>
 8003cfe:	690b      	ldr	r3, [r1, #16]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d10e      	bne.n	8003d22 <_svfiprintf_r+0x36>
 8003d04:	2140      	movs	r1, #64	@ 0x40
 8003d06:	f7ff ff01 	bl	8003b0c <_malloc_r>
 8003d0a:	6038      	str	r0, [r7, #0]
 8003d0c:	6138      	str	r0, [r7, #16]
 8003d0e:	2800      	cmp	r0, #0
 8003d10:	d105      	bne.n	8003d1e <_svfiprintf_r+0x32>
 8003d12:	230c      	movs	r3, #12
 8003d14:	9a03      	ldr	r2, [sp, #12]
 8003d16:	6013      	str	r3, [r2, #0]
 8003d18:	2001      	movs	r0, #1
 8003d1a:	4240      	negs	r0, r0
 8003d1c:	e0cf      	b.n	8003ebe <_svfiprintf_r+0x1d2>
 8003d1e:	2340      	movs	r3, #64	@ 0x40
 8003d20:	617b      	str	r3, [r7, #20]
 8003d22:	2300      	movs	r3, #0
 8003d24:	ac08      	add	r4, sp, #32
 8003d26:	6163      	str	r3, [r4, #20]
 8003d28:	3320      	adds	r3, #32
 8003d2a:	7663      	strb	r3, [r4, #25]
 8003d2c:	3310      	adds	r3, #16
 8003d2e:	76a3      	strb	r3, [r4, #26]
 8003d30:	9507      	str	r5, [sp, #28]
 8003d32:	0035      	movs	r5, r6
 8003d34:	782b      	ldrb	r3, [r5, #0]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d001      	beq.n	8003d3e <_svfiprintf_r+0x52>
 8003d3a:	2b25      	cmp	r3, #37	@ 0x25
 8003d3c:	d148      	bne.n	8003dd0 <_svfiprintf_r+0xe4>
 8003d3e:	1bab      	subs	r3, r5, r6
 8003d40:	9305      	str	r3, [sp, #20]
 8003d42:	42b5      	cmp	r5, r6
 8003d44:	d00b      	beq.n	8003d5e <_svfiprintf_r+0x72>
 8003d46:	0032      	movs	r2, r6
 8003d48:	0039      	movs	r1, r7
 8003d4a:	9803      	ldr	r0, [sp, #12]
 8003d4c:	f7ff ff6e 	bl	8003c2c <__ssputs_r>
 8003d50:	3001      	adds	r0, #1
 8003d52:	d100      	bne.n	8003d56 <_svfiprintf_r+0x6a>
 8003d54:	e0ae      	b.n	8003eb4 <_svfiprintf_r+0x1c8>
 8003d56:	6963      	ldr	r3, [r4, #20]
 8003d58:	9a05      	ldr	r2, [sp, #20]
 8003d5a:	189b      	adds	r3, r3, r2
 8003d5c:	6163      	str	r3, [r4, #20]
 8003d5e:	782b      	ldrb	r3, [r5, #0]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d100      	bne.n	8003d66 <_svfiprintf_r+0x7a>
 8003d64:	e0a6      	b.n	8003eb4 <_svfiprintf_r+0x1c8>
 8003d66:	2201      	movs	r2, #1
 8003d68:	2300      	movs	r3, #0
 8003d6a:	4252      	negs	r2, r2
 8003d6c:	6062      	str	r2, [r4, #4]
 8003d6e:	a904      	add	r1, sp, #16
 8003d70:	3254      	adds	r2, #84	@ 0x54
 8003d72:	1852      	adds	r2, r2, r1
 8003d74:	1c6e      	adds	r6, r5, #1
 8003d76:	6023      	str	r3, [r4, #0]
 8003d78:	60e3      	str	r3, [r4, #12]
 8003d7a:	60a3      	str	r3, [r4, #8]
 8003d7c:	7013      	strb	r3, [r2, #0]
 8003d7e:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003d80:	4b54      	ldr	r3, [pc, #336]	@ (8003ed4 <_svfiprintf_r+0x1e8>)
 8003d82:	2205      	movs	r2, #5
 8003d84:	0018      	movs	r0, r3
 8003d86:	7831      	ldrb	r1, [r6, #0]
 8003d88:	9305      	str	r3, [sp, #20]
 8003d8a:	f000 fa4d 	bl	8004228 <memchr>
 8003d8e:	1c75      	adds	r5, r6, #1
 8003d90:	2800      	cmp	r0, #0
 8003d92:	d11f      	bne.n	8003dd4 <_svfiprintf_r+0xe8>
 8003d94:	6822      	ldr	r2, [r4, #0]
 8003d96:	06d3      	lsls	r3, r2, #27
 8003d98:	d504      	bpl.n	8003da4 <_svfiprintf_r+0xb8>
 8003d9a:	2353      	movs	r3, #83	@ 0x53
 8003d9c:	a904      	add	r1, sp, #16
 8003d9e:	185b      	adds	r3, r3, r1
 8003da0:	2120      	movs	r1, #32
 8003da2:	7019      	strb	r1, [r3, #0]
 8003da4:	0713      	lsls	r3, r2, #28
 8003da6:	d504      	bpl.n	8003db2 <_svfiprintf_r+0xc6>
 8003da8:	2353      	movs	r3, #83	@ 0x53
 8003daa:	a904      	add	r1, sp, #16
 8003dac:	185b      	adds	r3, r3, r1
 8003dae:	212b      	movs	r1, #43	@ 0x2b
 8003db0:	7019      	strb	r1, [r3, #0]
 8003db2:	7833      	ldrb	r3, [r6, #0]
 8003db4:	2b2a      	cmp	r3, #42	@ 0x2a
 8003db6:	d016      	beq.n	8003de6 <_svfiprintf_r+0xfa>
 8003db8:	0035      	movs	r5, r6
 8003dba:	2100      	movs	r1, #0
 8003dbc:	200a      	movs	r0, #10
 8003dbe:	68e3      	ldr	r3, [r4, #12]
 8003dc0:	782a      	ldrb	r2, [r5, #0]
 8003dc2:	1c6e      	adds	r6, r5, #1
 8003dc4:	3a30      	subs	r2, #48	@ 0x30
 8003dc6:	2a09      	cmp	r2, #9
 8003dc8:	d950      	bls.n	8003e6c <_svfiprintf_r+0x180>
 8003dca:	2900      	cmp	r1, #0
 8003dcc:	d111      	bne.n	8003df2 <_svfiprintf_r+0x106>
 8003dce:	e017      	b.n	8003e00 <_svfiprintf_r+0x114>
 8003dd0:	3501      	adds	r5, #1
 8003dd2:	e7af      	b.n	8003d34 <_svfiprintf_r+0x48>
 8003dd4:	9b05      	ldr	r3, [sp, #20]
 8003dd6:	6822      	ldr	r2, [r4, #0]
 8003dd8:	1ac0      	subs	r0, r0, r3
 8003dda:	2301      	movs	r3, #1
 8003ddc:	4083      	lsls	r3, r0
 8003dde:	4313      	orrs	r3, r2
 8003de0:	002e      	movs	r6, r5
 8003de2:	6023      	str	r3, [r4, #0]
 8003de4:	e7cc      	b.n	8003d80 <_svfiprintf_r+0x94>
 8003de6:	9b07      	ldr	r3, [sp, #28]
 8003de8:	1d19      	adds	r1, r3, #4
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	9107      	str	r1, [sp, #28]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	db01      	blt.n	8003df6 <_svfiprintf_r+0x10a>
 8003df2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003df4:	e004      	b.n	8003e00 <_svfiprintf_r+0x114>
 8003df6:	425b      	negs	r3, r3
 8003df8:	60e3      	str	r3, [r4, #12]
 8003dfa:	2302      	movs	r3, #2
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	6023      	str	r3, [r4, #0]
 8003e00:	782b      	ldrb	r3, [r5, #0]
 8003e02:	2b2e      	cmp	r3, #46	@ 0x2e
 8003e04:	d10c      	bne.n	8003e20 <_svfiprintf_r+0x134>
 8003e06:	786b      	ldrb	r3, [r5, #1]
 8003e08:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e0a:	d134      	bne.n	8003e76 <_svfiprintf_r+0x18a>
 8003e0c:	9b07      	ldr	r3, [sp, #28]
 8003e0e:	3502      	adds	r5, #2
 8003e10:	1d1a      	adds	r2, r3, #4
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	9207      	str	r2, [sp, #28]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	da01      	bge.n	8003e1e <_svfiprintf_r+0x132>
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	425b      	negs	r3, r3
 8003e1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003e20:	4e2d      	ldr	r6, [pc, #180]	@ (8003ed8 <_svfiprintf_r+0x1ec>)
 8003e22:	2203      	movs	r2, #3
 8003e24:	0030      	movs	r0, r6
 8003e26:	7829      	ldrb	r1, [r5, #0]
 8003e28:	f000 f9fe 	bl	8004228 <memchr>
 8003e2c:	2800      	cmp	r0, #0
 8003e2e:	d006      	beq.n	8003e3e <_svfiprintf_r+0x152>
 8003e30:	2340      	movs	r3, #64	@ 0x40
 8003e32:	1b80      	subs	r0, r0, r6
 8003e34:	4083      	lsls	r3, r0
 8003e36:	6822      	ldr	r2, [r4, #0]
 8003e38:	3501      	adds	r5, #1
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	6023      	str	r3, [r4, #0]
 8003e3e:	7829      	ldrb	r1, [r5, #0]
 8003e40:	2206      	movs	r2, #6
 8003e42:	4826      	ldr	r0, [pc, #152]	@ (8003edc <_svfiprintf_r+0x1f0>)
 8003e44:	1c6e      	adds	r6, r5, #1
 8003e46:	7621      	strb	r1, [r4, #24]
 8003e48:	f000 f9ee 	bl	8004228 <memchr>
 8003e4c:	2800      	cmp	r0, #0
 8003e4e:	d038      	beq.n	8003ec2 <_svfiprintf_r+0x1d6>
 8003e50:	4b23      	ldr	r3, [pc, #140]	@ (8003ee0 <_svfiprintf_r+0x1f4>)
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d122      	bne.n	8003e9c <_svfiprintf_r+0x1b0>
 8003e56:	2207      	movs	r2, #7
 8003e58:	9b07      	ldr	r3, [sp, #28]
 8003e5a:	3307      	adds	r3, #7
 8003e5c:	4393      	bics	r3, r2
 8003e5e:	3308      	adds	r3, #8
 8003e60:	9307      	str	r3, [sp, #28]
 8003e62:	6963      	ldr	r3, [r4, #20]
 8003e64:	9a04      	ldr	r2, [sp, #16]
 8003e66:	189b      	adds	r3, r3, r2
 8003e68:	6163      	str	r3, [r4, #20]
 8003e6a:	e762      	b.n	8003d32 <_svfiprintf_r+0x46>
 8003e6c:	4343      	muls	r3, r0
 8003e6e:	0035      	movs	r5, r6
 8003e70:	2101      	movs	r1, #1
 8003e72:	189b      	adds	r3, r3, r2
 8003e74:	e7a4      	b.n	8003dc0 <_svfiprintf_r+0xd4>
 8003e76:	2300      	movs	r3, #0
 8003e78:	200a      	movs	r0, #10
 8003e7a:	0019      	movs	r1, r3
 8003e7c:	3501      	adds	r5, #1
 8003e7e:	6063      	str	r3, [r4, #4]
 8003e80:	782a      	ldrb	r2, [r5, #0]
 8003e82:	1c6e      	adds	r6, r5, #1
 8003e84:	3a30      	subs	r2, #48	@ 0x30
 8003e86:	2a09      	cmp	r2, #9
 8003e88:	d903      	bls.n	8003e92 <_svfiprintf_r+0x1a6>
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d0c8      	beq.n	8003e20 <_svfiprintf_r+0x134>
 8003e8e:	9109      	str	r1, [sp, #36]	@ 0x24
 8003e90:	e7c6      	b.n	8003e20 <_svfiprintf_r+0x134>
 8003e92:	4341      	muls	r1, r0
 8003e94:	0035      	movs	r5, r6
 8003e96:	2301      	movs	r3, #1
 8003e98:	1889      	adds	r1, r1, r2
 8003e9a:	e7f1      	b.n	8003e80 <_svfiprintf_r+0x194>
 8003e9c:	aa07      	add	r2, sp, #28
 8003e9e:	9200      	str	r2, [sp, #0]
 8003ea0:	0021      	movs	r1, r4
 8003ea2:	003a      	movs	r2, r7
 8003ea4:	4b0f      	ldr	r3, [pc, #60]	@ (8003ee4 <_svfiprintf_r+0x1f8>)
 8003ea6:	9803      	ldr	r0, [sp, #12]
 8003ea8:	e000      	b.n	8003eac <_svfiprintf_r+0x1c0>
 8003eaa:	bf00      	nop
 8003eac:	9004      	str	r0, [sp, #16]
 8003eae:	9b04      	ldr	r3, [sp, #16]
 8003eb0:	3301      	adds	r3, #1
 8003eb2:	d1d6      	bne.n	8003e62 <_svfiprintf_r+0x176>
 8003eb4:	89bb      	ldrh	r3, [r7, #12]
 8003eb6:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003eb8:	065b      	lsls	r3, r3, #25
 8003eba:	d500      	bpl.n	8003ebe <_svfiprintf_r+0x1d2>
 8003ebc:	e72c      	b.n	8003d18 <_svfiprintf_r+0x2c>
 8003ebe:	b021      	add	sp, #132	@ 0x84
 8003ec0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ec2:	aa07      	add	r2, sp, #28
 8003ec4:	9200      	str	r2, [sp, #0]
 8003ec6:	0021      	movs	r1, r4
 8003ec8:	003a      	movs	r2, r7
 8003eca:	4b06      	ldr	r3, [pc, #24]	@ (8003ee4 <_svfiprintf_r+0x1f8>)
 8003ecc:	9803      	ldr	r0, [sp, #12]
 8003ece:	f000 f87b 	bl	8003fc8 <_printf_i>
 8003ed2:	e7eb      	b.n	8003eac <_svfiprintf_r+0x1c0>
 8003ed4:	08004424 	.word	0x08004424
 8003ed8:	0800442a 	.word	0x0800442a
 8003edc:	0800442e 	.word	0x0800442e
 8003ee0:	00000000 	.word	0x00000000
 8003ee4:	08003c2d 	.word	0x08003c2d

08003ee8 <_printf_common>:
 8003ee8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003eea:	0016      	movs	r6, r2
 8003eec:	9301      	str	r3, [sp, #4]
 8003eee:	688a      	ldr	r2, [r1, #8]
 8003ef0:	690b      	ldr	r3, [r1, #16]
 8003ef2:	000c      	movs	r4, r1
 8003ef4:	9000      	str	r0, [sp, #0]
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	da00      	bge.n	8003efc <_printf_common+0x14>
 8003efa:	0013      	movs	r3, r2
 8003efc:	0022      	movs	r2, r4
 8003efe:	6033      	str	r3, [r6, #0]
 8003f00:	3243      	adds	r2, #67	@ 0x43
 8003f02:	7812      	ldrb	r2, [r2, #0]
 8003f04:	2a00      	cmp	r2, #0
 8003f06:	d001      	beq.n	8003f0c <_printf_common+0x24>
 8003f08:	3301      	adds	r3, #1
 8003f0a:	6033      	str	r3, [r6, #0]
 8003f0c:	6823      	ldr	r3, [r4, #0]
 8003f0e:	069b      	lsls	r3, r3, #26
 8003f10:	d502      	bpl.n	8003f18 <_printf_common+0x30>
 8003f12:	6833      	ldr	r3, [r6, #0]
 8003f14:	3302      	adds	r3, #2
 8003f16:	6033      	str	r3, [r6, #0]
 8003f18:	6822      	ldr	r2, [r4, #0]
 8003f1a:	2306      	movs	r3, #6
 8003f1c:	0015      	movs	r5, r2
 8003f1e:	401d      	ands	r5, r3
 8003f20:	421a      	tst	r2, r3
 8003f22:	d027      	beq.n	8003f74 <_printf_common+0x8c>
 8003f24:	0023      	movs	r3, r4
 8003f26:	3343      	adds	r3, #67	@ 0x43
 8003f28:	781b      	ldrb	r3, [r3, #0]
 8003f2a:	1e5a      	subs	r2, r3, #1
 8003f2c:	4193      	sbcs	r3, r2
 8003f2e:	6822      	ldr	r2, [r4, #0]
 8003f30:	0692      	lsls	r2, r2, #26
 8003f32:	d430      	bmi.n	8003f96 <_printf_common+0xae>
 8003f34:	0022      	movs	r2, r4
 8003f36:	9901      	ldr	r1, [sp, #4]
 8003f38:	9800      	ldr	r0, [sp, #0]
 8003f3a:	9d08      	ldr	r5, [sp, #32]
 8003f3c:	3243      	adds	r2, #67	@ 0x43
 8003f3e:	47a8      	blx	r5
 8003f40:	3001      	adds	r0, #1
 8003f42:	d025      	beq.n	8003f90 <_printf_common+0xa8>
 8003f44:	2206      	movs	r2, #6
 8003f46:	6823      	ldr	r3, [r4, #0]
 8003f48:	2500      	movs	r5, #0
 8003f4a:	4013      	ands	r3, r2
 8003f4c:	2b04      	cmp	r3, #4
 8003f4e:	d105      	bne.n	8003f5c <_printf_common+0x74>
 8003f50:	6833      	ldr	r3, [r6, #0]
 8003f52:	68e5      	ldr	r5, [r4, #12]
 8003f54:	1aed      	subs	r5, r5, r3
 8003f56:	43eb      	mvns	r3, r5
 8003f58:	17db      	asrs	r3, r3, #31
 8003f5a:	401d      	ands	r5, r3
 8003f5c:	68a3      	ldr	r3, [r4, #8]
 8003f5e:	6922      	ldr	r2, [r4, #16]
 8003f60:	4293      	cmp	r3, r2
 8003f62:	dd01      	ble.n	8003f68 <_printf_common+0x80>
 8003f64:	1a9b      	subs	r3, r3, r2
 8003f66:	18ed      	adds	r5, r5, r3
 8003f68:	2600      	movs	r6, #0
 8003f6a:	42b5      	cmp	r5, r6
 8003f6c:	d120      	bne.n	8003fb0 <_printf_common+0xc8>
 8003f6e:	2000      	movs	r0, #0
 8003f70:	e010      	b.n	8003f94 <_printf_common+0xac>
 8003f72:	3501      	adds	r5, #1
 8003f74:	68e3      	ldr	r3, [r4, #12]
 8003f76:	6832      	ldr	r2, [r6, #0]
 8003f78:	1a9b      	subs	r3, r3, r2
 8003f7a:	42ab      	cmp	r3, r5
 8003f7c:	ddd2      	ble.n	8003f24 <_printf_common+0x3c>
 8003f7e:	0022      	movs	r2, r4
 8003f80:	2301      	movs	r3, #1
 8003f82:	9901      	ldr	r1, [sp, #4]
 8003f84:	9800      	ldr	r0, [sp, #0]
 8003f86:	9f08      	ldr	r7, [sp, #32]
 8003f88:	3219      	adds	r2, #25
 8003f8a:	47b8      	blx	r7
 8003f8c:	3001      	adds	r0, #1
 8003f8e:	d1f0      	bne.n	8003f72 <_printf_common+0x8a>
 8003f90:	2001      	movs	r0, #1
 8003f92:	4240      	negs	r0, r0
 8003f94:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003f96:	2030      	movs	r0, #48	@ 0x30
 8003f98:	18e1      	adds	r1, r4, r3
 8003f9a:	3143      	adds	r1, #67	@ 0x43
 8003f9c:	7008      	strb	r0, [r1, #0]
 8003f9e:	0021      	movs	r1, r4
 8003fa0:	1c5a      	adds	r2, r3, #1
 8003fa2:	3145      	adds	r1, #69	@ 0x45
 8003fa4:	7809      	ldrb	r1, [r1, #0]
 8003fa6:	18a2      	adds	r2, r4, r2
 8003fa8:	3243      	adds	r2, #67	@ 0x43
 8003faa:	3302      	adds	r3, #2
 8003fac:	7011      	strb	r1, [r2, #0]
 8003fae:	e7c1      	b.n	8003f34 <_printf_common+0x4c>
 8003fb0:	0022      	movs	r2, r4
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	9901      	ldr	r1, [sp, #4]
 8003fb6:	9800      	ldr	r0, [sp, #0]
 8003fb8:	9f08      	ldr	r7, [sp, #32]
 8003fba:	321a      	adds	r2, #26
 8003fbc:	47b8      	blx	r7
 8003fbe:	3001      	adds	r0, #1
 8003fc0:	d0e6      	beq.n	8003f90 <_printf_common+0xa8>
 8003fc2:	3601      	adds	r6, #1
 8003fc4:	e7d1      	b.n	8003f6a <_printf_common+0x82>
	...

08003fc8 <_printf_i>:
 8003fc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fca:	b08b      	sub	sp, #44	@ 0x2c
 8003fcc:	9206      	str	r2, [sp, #24]
 8003fce:	000a      	movs	r2, r1
 8003fd0:	3243      	adds	r2, #67	@ 0x43
 8003fd2:	9307      	str	r3, [sp, #28]
 8003fd4:	9005      	str	r0, [sp, #20]
 8003fd6:	9203      	str	r2, [sp, #12]
 8003fd8:	7e0a      	ldrb	r2, [r1, #24]
 8003fda:	000c      	movs	r4, r1
 8003fdc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003fde:	2a78      	cmp	r2, #120	@ 0x78
 8003fe0:	d809      	bhi.n	8003ff6 <_printf_i+0x2e>
 8003fe2:	2a62      	cmp	r2, #98	@ 0x62
 8003fe4:	d80b      	bhi.n	8003ffe <_printf_i+0x36>
 8003fe6:	2a00      	cmp	r2, #0
 8003fe8:	d100      	bne.n	8003fec <_printf_i+0x24>
 8003fea:	e0ba      	b.n	8004162 <_printf_i+0x19a>
 8003fec:	497a      	ldr	r1, [pc, #488]	@ (80041d8 <_printf_i+0x210>)
 8003fee:	9104      	str	r1, [sp, #16]
 8003ff0:	2a58      	cmp	r2, #88	@ 0x58
 8003ff2:	d100      	bne.n	8003ff6 <_printf_i+0x2e>
 8003ff4:	e08e      	b.n	8004114 <_printf_i+0x14c>
 8003ff6:	0025      	movs	r5, r4
 8003ff8:	3542      	adds	r5, #66	@ 0x42
 8003ffa:	702a      	strb	r2, [r5, #0]
 8003ffc:	e022      	b.n	8004044 <_printf_i+0x7c>
 8003ffe:	0010      	movs	r0, r2
 8004000:	3863      	subs	r0, #99	@ 0x63
 8004002:	2815      	cmp	r0, #21
 8004004:	d8f7      	bhi.n	8003ff6 <_printf_i+0x2e>
 8004006:	f7fc f887 	bl	8000118 <__gnu_thumb1_case_shi>
 800400a:	0016      	.short	0x0016
 800400c:	fff6001f 	.word	0xfff6001f
 8004010:	fff6fff6 	.word	0xfff6fff6
 8004014:	001ffff6 	.word	0x001ffff6
 8004018:	fff6fff6 	.word	0xfff6fff6
 800401c:	fff6fff6 	.word	0xfff6fff6
 8004020:	0036009f 	.word	0x0036009f
 8004024:	fff6007e 	.word	0xfff6007e
 8004028:	00b0fff6 	.word	0x00b0fff6
 800402c:	0036fff6 	.word	0x0036fff6
 8004030:	fff6fff6 	.word	0xfff6fff6
 8004034:	0082      	.short	0x0082
 8004036:	0025      	movs	r5, r4
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	3542      	adds	r5, #66	@ 0x42
 800403c:	1d11      	adds	r1, r2, #4
 800403e:	6019      	str	r1, [r3, #0]
 8004040:	6813      	ldr	r3, [r2, #0]
 8004042:	702b      	strb	r3, [r5, #0]
 8004044:	2301      	movs	r3, #1
 8004046:	e09e      	b.n	8004186 <_printf_i+0x1be>
 8004048:	6818      	ldr	r0, [r3, #0]
 800404a:	6809      	ldr	r1, [r1, #0]
 800404c:	1d02      	adds	r2, r0, #4
 800404e:	060d      	lsls	r5, r1, #24
 8004050:	d50b      	bpl.n	800406a <_printf_i+0xa2>
 8004052:	6806      	ldr	r6, [r0, #0]
 8004054:	601a      	str	r2, [r3, #0]
 8004056:	2e00      	cmp	r6, #0
 8004058:	da03      	bge.n	8004062 <_printf_i+0x9a>
 800405a:	232d      	movs	r3, #45	@ 0x2d
 800405c:	9a03      	ldr	r2, [sp, #12]
 800405e:	4276      	negs	r6, r6
 8004060:	7013      	strb	r3, [r2, #0]
 8004062:	4b5d      	ldr	r3, [pc, #372]	@ (80041d8 <_printf_i+0x210>)
 8004064:	270a      	movs	r7, #10
 8004066:	9304      	str	r3, [sp, #16]
 8004068:	e018      	b.n	800409c <_printf_i+0xd4>
 800406a:	6806      	ldr	r6, [r0, #0]
 800406c:	601a      	str	r2, [r3, #0]
 800406e:	0649      	lsls	r1, r1, #25
 8004070:	d5f1      	bpl.n	8004056 <_printf_i+0x8e>
 8004072:	b236      	sxth	r6, r6
 8004074:	e7ef      	b.n	8004056 <_printf_i+0x8e>
 8004076:	6808      	ldr	r0, [r1, #0]
 8004078:	6819      	ldr	r1, [r3, #0]
 800407a:	c940      	ldmia	r1!, {r6}
 800407c:	0605      	lsls	r5, r0, #24
 800407e:	d402      	bmi.n	8004086 <_printf_i+0xbe>
 8004080:	0640      	lsls	r0, r0, #25
 8004082:	d500      	bpl.n	8004086 <_printf_i+0xbe>
 8004084:	b2b6      	uxth	r6, r6
 8004086:	6019      	str	r1, [r3, #0]
 8004088:	4b53      	ldr	r3, [pc, #332]	@ (80041d8 <_printf_i+0x210>)
 800408a:	270a      	movs	r7, #10
 800408c:	9304      	str	r3, [sp, #16]
 800408e:	2a6f      	cmp	r2, #111	@ 0x6f
 8004090:	d100      	bne.n	8004094 <_printf_i+0xcc>
 8004092:	3f02      	subs	r7, #2
 8004094:	0023      	movs	r3, r4
 8004096:	2200      	movs	r2, #0
 8004098:	3343      	adds	r3, #67	@ 0x43
 800409a:	701a      	strb	r2, [r3, #0]
 800409c:	6863      	ldr	r3, [r4, #4]
 800409e:	60a3      	str	r3, [r4, #8]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	db06      	blt.n	80040b2 <_printf_i+0xea>
 80040a4:	2104      	movs	r1, #4
 80040a6:	6822      	ldr	r2, [r4, #0]
 80040a8:	9d03      	ldr	r5, [sp, #12]
 80040aa:	438a      	bics	r2, r1
 80040ac:	6022      	str	r2, [r4, #0]
 80040ae:	4333      	orrs	r3, r6
 80040b0:	d00c      	beq.n	80040cc <_printf_i+0x104>
 80040b2:	9d03      	ldr	r5, [sp, #12]
 80040b4:	0030      	movs	r0, r6
 80040b6:	0039      	movs	r1, r7
 80040b8:	f7fc f8be 	bl	8000238 <__aeabi_uidivmod>
 80040bc:	9b04      	ldr	r3, [sp, #16]
 80040be:	3d01      	subs	r5, #1
 80040c0:	5c5b      	ldrb	r3, [r3, r1]
 80040c2:	702b      	strb	r3, [r5, #0]
 80040c4:	0033      	movs	r3, r6
 80040c6:	0006      	movs	r6, r0
 80040c8:	429f      	cmp	r7, r3
 80040ca:	d9f3      	bls.n	80040b4 <_printf_i+0xec>
 80040cc:	2f08      	cmp	r7, #8
 80040ce:	d109      	bne.n	80040e4 <_printf_i+0x11c>
 80040d0:	6823      	ldr	r3, [r4, #0]
 80040d2:	07db      	lsls	r3, r3, #31
 80040d4:	d506      	bpl.n	80040e4 <_printf_i+0x11c>
 80040d6:	6862      	ldr	r2, [r4, #4]
 80040d8:	6923      	ldr	r3, [r4, #16]
 80040da:	429a      	cmp	r2, r3
 80040dc:	dc02      	bgt.n	80040e4 <_printf_i+0x11c>
 80040de:	2330      	movs	r3, #48	@ 0x30
 80040e0:	3d01      	subs	r5, #1
 80040e2:	702b      	strb	r3, [r5, #0]
 80040e4:	9b03      	ldr	r3, [sp, #12]
 80040e6:	1b5b      	subs	r3, r3, r5
 80040e8:	6123      	str	r3, [r4, #16]
 80040ea:	9b07      	ldr	r3, [sp, #28]
 80040ec:	0021      	movs	r1, r4
 80040ee:	9300      	str	r3, [sp, #0]
 80040f0:	9805      	ldr	r0, [sp, #20]
 80040f2:	9b06      	ldr	r3, [sp, #24]
 80040f4:	aa09      	add	r2, sp, #36	@ 0x24
 80040f6:	f7ff fef7 	bl	8003ee8 <_printf_common>
 80040fa:	3001      	adds	r0, #1
 80040fc:	d148      	bne.n	8004190 <_printf_i+0x1c8>
 80040fe:	2001      	movs	r0, #1
 8004100:	4240      	negs	r0, r0
 8004102:	b00b      	add	sp, #44	@ 0x2c
 8004104:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004106:	2220      	movs	r2, #32
 8004108:	6809      	ldr	r1, [r1, #0]
 800410a:	430a      	orrs	r2, r1
 800410c:	6022      	str	r2, [r4, #0]
 800410e:	2278      	movs	r2, #120	@ 0x78
 8004110:	4932      	ldr	r1, [pc, #200]	@ (80041dc <_printf_i+0x214>)
 8004112:	9104      	str	r1, [sp, #16]
 8004114:	0021      	movs	r1, r4
 8004116:	3145      	adds	r1, #69	@ 0x45
 8004118:	700a      	strb	r2, [r1, #0]
 800411a:	6819      	ldr	r1, [r3, #0]
 800411c:	6822      	ldr	r2, [r4, #0]
 800411e:	c940      	ldmia	r1!, {r6}
 8004120:	0610      	lsls	r0, r2, #24
 8004122:	d402      	bmi.n	800412a <_printf_i+0x162>
 8004124:	0650      	lsls	r0, r2, #25
 8004126:	d500      	bpl.n	800412a <_printf_i+0x162>
 8004128:	b2b6      	uxth	r6, r6
 800412a:	6019      	str	r1, [r3, #0]
 800412c:	07d3      	lsls	r3, r2, #31
 800412e:	d502      	bpl.n	8004136 <_printf_i+0x16e>
 8004130:	2320      	movs	r3, #32
 8004132:	4313      	orrs	r3, r2
 8004134:	6023      	str	r3, [r4, #0]
 8004136:	2e00      	cmp	r6, #0
 8004138:	d001      	beq.n	800413e <_printf_i+0x176>
 800413a:	2710      	movs	r7, #16
 800413c:	e7aa      	b.n	8004094 <_printf_i+0xcc>
 800413e:	2220      	movs	r2, #32
 8004140:	6823      	ldr	r3, [r4, #0]
 8004142:	4393      	bics	r3, r2
 8004144:	6023      	str	r3, [r4, #0]
 8004146:	e7f8      	b.n	800413a <_printf_i+0x172>
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	680d      	ldr	r5, [r1, #0]
 800414c:	1d10      	adds	r0, r2, #4
 800414e:	6949      	ldr	r1, [r1, #20]
 8004150:	6018      	str	r0, [r3, #0]
 8004152:	6813      	ldr	r3, [r2, #0]
 8004154:	062e      	lsls	r6, r5, #24
 8004156:	d501      	bpl.n	800415c <_printf_i+0x194>
 8004158:	6019      	str	r1, [r3, #0]
 800415a:	e002      	b.n	8004162 <_printf_i+0x19a>
 800415c:	066d      	lsls	r5, r5, #25
 800415e:	d5fb      	bpl.n	8004158 <_printf_i+0x190>
 8004160:	8019      	strh	r1, [r3, #0]
 8004162:	2300      	movs	r3, #0
 8004164:	9d03      	ldr	r5, [sp, #12]
 8004166:	6123      	str	r3, [r4, #16]
 8004168:	e7bf      	b.n	80040ea <_printf_i+0x122>
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	1d11      	adds	r1, r2, #4
 800416e:	6019      	str	r1, [r3, #0]
 8004170:	6815      	ldr	r5, [r2, #0]
 8004172:	2100      	movs	r1, #0
 8004174:	0028      	movs	r0, r5
 8004176:	6862      	ldr	r2, [r4, #4]
 8004178:	f000 f856 	bl	8004228 <memchr>
 800417c:	2800      	cmp	r0, #0
 800417e:	d001      	beq.n	8004184 <_printf_i+0x1bc>
 8004180:	1b40      	subs	r0, r0, r5
 8004182:	6060      	str	r0, [r4, #4]
 8004184:	6863      	ldr	r3, [r4, #4]
 8004186:	6123      	str	r3, [r4, #16]
 8004188:	2300      	movs	r3, #0
 800418a:	9a03      	ldr	r2, [sp, #12]
 800418c:	7013      	strb	r3, [r2, #0]
 800418e:	e7ac      	b.n	80040ea <_printf_i+0x122>
 8004190:	002a      	movs	r2, r5
 8004192:	6923      	ldr	r3, [r4, #16]
 8004194:	9906      	ldr	r1, [sp, #24]
 8004196:	9805      	ldr	r0, [sp, #20]
 8004198:	9d07      	ldr	r5, [sp, #28]
 800419a:	47a8      	blx	r5
 800419c:	3001      	adds	r0, #1
 800419e:	d0ae      	beq.n	80040fe <_printf_i+0x136>
 80041a0:	6823      	ldr	r3, [r4, #0]
 80041a2:	079b      	lsls	r3, r3, #30
 80041a4:	d415      	bmi.n	80041d2 <_printf_i+0x20a>
 80041a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80041a8:	68e0      	ldr	r0, [r4, #12]
 80041aa:	4298      	cmp	r0, r3
 80041ac:	daa9      	bge.n	8004102 <_printf_i+0x13a>
 80041ae:	0018      	movs	r0, r3
 80041b0:	e7a7      	b.n	8004102 <_printf_i+0x13a>
 80041b2:	0022      	movs	r2, r4
 80041b4:	2301      	movs	r3, #1
 80041b6:	9906      	ldr	r1, [sp, #24]
 80041b8:	9805      	ldr	r0, [sp, #20]
 80041ba:	9e07      	ldr	r6, [sp, #28]
 80041bc:	3219      	adds	r2, #25
 80041be:	47b0      	blx	r6
 80041c0:	3001      	adds	r0, #1
 80041c2:	d09c      	beq.n	80040fe <_printf_i+0x136>
 80041c4:	3501      	adds	r5, #1
 80041c6:	68e3      	ldr	r3, [r4, #12]
 80041c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80041ca:	1a9b      	subs	r3, r3, r2
 80041cc:	42ab      	cmp	r3, r5
 80041ce:	dcf0      	bgt.n	80041b2 <_printf_i+0x1ea>
 80041d0:	e7e9      	b.n	80041a6 <_printf_i+0x1de>
 80041d2:	2500      	movs	r5, #0
 80041d4:	e7f7      	b.n	80041c6 <_printf_i+0x1fe>
 80041d6:	46c0      	nop			@ (mov r8, r8)
 80041d8:	08004435 	.word	0x08004435
 80041dc:	08004446 	.word	0x08004446

080041e0 <memmove>:
 80041e0:	b510      	push	{r4, lr}
 80041e2:	4288      	cmp	r0, r1
 80041e4:	d902      	bls.n	80041ec <memmove+0xc>
 80041e6:	188b      	adds	r3, r1, r2
 80041e8:	4298      	cmp	r0, r3
 80041ea:	d308      	bcc.n	80041fe <memmove+0x1e>
 80041ec:	2300      	movs	r3, #0
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d007      	beq.n	8004202 <memmove+0x22>
 80041f2:	5ccc      	ldrb	r4, [r1, r3]
 80041f4:	54c4      	strb	r4, [r0, r3]
 80041f6:	3301      	adds	r3, #1
 80041f8:	e7f9      	b.n	80041ee <memmove+0xe>
 80041fa:	5c8b      	ldrb	r3, [r1, r2]
 80041fc:	5483      	strb	r3, [r0, r2]
 80041fe:	3a01      	subs	r2, #1
 8004200:	d2fb      	bcs.n	80041fa <memmove+0x1a>
 8004202:	bd10      	pop	{r4, pc}

08004204 <_sbrk_r>:
 8004204:	2300      	movs	r3, #0
 8004206:	b570      	push	{r4, r5, r6, lr}
 8004208:	4d06      	ldr	r5, [pc, #24]	@ (8004224 <_sbrk_r+0x20>)
 800420a:	0004      	movs	r4, r0
 800420c:	0008      	movs	r0, r1
 800420e:	602b      	str	r3, [r5, #0]
 8004210:	f7fc fda4 	bl	8000d5c <_sbrk>
 8004214:	1c43      	adds	r3, r0, #1
 8004216:	d103      	bne.n	8004220 <_sbrk_r+0x1c>
 8004218:	682b      	ldr	r3, [r5, #0]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d000      	beq.n	8004220 <_sbrk_r+0x1c>
 800421e:	6023      	str	r3, [r4, #0]
 8004220:	bd70      	pop	{r4, r5, r6, pc}
 8004222:	46c0      	nop			@ (mov r8, r8)
 8004224:	20000378 	.word	0x20000378

08004228 <memchr>:
 8004228:	b2c9      	uxtb	r1, r1
 800422a:	1882      	adds	r2, r0, r2
 800422c:	4290      	cmp	r0, r2
 800422e:	d101      	bne.n	8004234 <memchr+0xc>
 8004230:	2000      	movs	r0, #0
 8004232:	4770      	bx	lr
 8004234:	7803      	ldrb	r3, [r0, #0]
 8004236:	428b      	cmp	r3, r1
 8004238:	d0fb      	beq.n	8004232 <memchr+0xa>
 800423a:	3001      	adds	r0, #1
 800423c:	e7f6      	b.n	800422c <memchr+0x4>

0800423e <memcpy>:
 800423e:	2300      	movs	r3, #0
 8004240:	b510      	push	{r4, lr}
 8004242:	429a      	cmp	r2, r3
 8004244:	d100      	bne.n	8004248 <memcpy+0xa>
 8004246:	bd10      	pop	{r4, pc}
 8004248:	5ccc      	ldrb	r4, [r1, r3]
 800424a:	54c4      	strb	r4, [r0, r3]
 800424c:	3301      	adds	r3, #1
 800424e:	e7f8      	b.n	8004242 <memcpy+0x4>

08004250 <_realloc_r>:
 8004250:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004252:	0006      	movs	r6, r0
 8004254:	000c      	movs	r4, r1
 8004256:	0015      	movs	r5, r2
 8004258:	2900      	cmp	r1, #0
 800425a:	d105      	bne.n	8004268 <_realloc_r+0x18>
 800425c:	0011      	movs	r1, r2
 800425e:	f7ff fc55 	bl	8003b0c <_malloc_r>
 8004262:	0004      	movs	r4, r0
 8004264:	0020      	movs	r0, r4
 8004266:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004268:	2a00      	cmp	r2, #0
 800426a:	d103      	bne.n	8004274 <_realloc_r+0x24>
 800426c:	f7ff fbe2 	bl	8003a34 <_free_r>
 8004270:	002c      	movs	r4, r5
 8004272:	e7f7      	b.n	8004264 <_realloc_r+0x14>
 8004274:	f000 f81c 	bl	80042b0 <_malloc_usable_size_r>
 8004278:	0007      	movs	r7, r0
 800427a:	4285      	cmp	r5, r0
 800427c:	d802      	bhi.n	8004284 <_realloc_r+0x34>
 800427e:	0843      	lsrs	r3, r0, #1
 8004280:	42ab      	cmp	r3, r5
 8004282:	d3ef      	bcc.n	8004264 <_realloc_r+0x14>
 8004284:	0029      	movs	r1, r5
 8004286:	0030      	movs	r0, r6
 8004288:	f7ff fc40 	bl	8003b0c <_malloc_r>
 800428c:	9001      	str	r0, [sp, #4]
 800428e:	2800      	cmp	r0, #0
 8004290:	d101      	bne.n	8004296 <_realloc_r+0x46>
 8004292:	9c01      	ldr	r4, [sp, #4]
 8004294:	e7e6      	b.n	8004264 <_realloc_r+0x14>
 8004296:	002a      	movs	r2, r5
 8004298:	42bd      	cmp	r5, r7
 800429a:	d900      	bls.n	800429e <_realloc_r+0x4e>
 800429c:	003a      	movs	r2, r7
 800429e:	0021      	movs	r1, r4
 80042a0:	9801      	ldr	r0, [sp, #4]
 80042a2:	f7ff ffcc 	bl	800423e <memcpy>
 80042a6:	0021      	movs	r1, r4
 80042a8:	0030      	movs	r0, r6
 80042aa:	f7ff fbc3 	bl	8003a34 <_free_r>
 80042ae:	e7f0      	b.n	8004292 <_realloc_r+0x42>

080042b0 <_malloc_usable_size_r>:
 80042b0:	1f0b      	subs	r3, r1, #4
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	1f18      	subs	r0, r3, #4
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	da01      	bge.n	80042be <_malloc_usable_size_r+0xe>
 80042ba:	580b      	ldr	r3, [r1, r0]
 80042bc:	18c0      	adds	r0, r0, r3
 80042be:	4770      	bx	lr

080042c0 <_init>:
 80042c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042c2:	46c0      	nop			@ (mov r8, r8)
 80042c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042c6:	bc08      	pop	{r3}
 80042c8:	469e      	mov	lr, r3
 80042ca:	4770      	bx	lr

080042cc <_fini>:
 80042cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042ce:	46c0      	nop			@ (mov r8, r8)
 80042d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042d2:	bc08      	pop	{r3}
 80042d4:	469e      	mov	lr, r3
 80042d6:	4770      	bx	lr
