Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Thu Nov  6 16:25:25 2025
| Host              : chenxun-Z790-UD-AC running 64-bit Ubuntu 24.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation
| Design            : fpga
| Device            : xcku035-fbva676
| Speed File        : -2  PRODUCTION 1.25 10-29-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 57 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.907    -1530.483                   5932               216593        0.030        0.000                      0               216101        0.000        0.000                       0                 67858  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)           Period(ns)      Frequency(MHz)
-----                      ------------           ----------      --------------
clk_100mhz                 {0.000 5.000}          10.000          100.000         
  clk_125mhz_mmcm_out      {0.000 4.000}          8.000           125.000         
pcie_mgt_refclk            {0.000 5.000}          10.000          100.000         
  qpll1outclk_out[0]       {0.000 0.100}          0.200           5000.001        
  qpll1outclk_out[0]_1     {0.000 0.100}          0.200           5000.001        
  qpll1outrefclk_out[0]    {0.000 5.000}          10.000          100.000         
  qpll1outrefclk_out[0]_1  {0.000 5.000}          10.000          100.000         
  txoutclk_out[3]          {0.000 1.000}          2.000           500.000         
    mcap_clk               {0.000 4.000}          8.000           125.000         
    pcie_user_clk          {0.000 2.000}          4.000           250.000         
    pipe_clk               {0.000 2.000}          4.000           250.000         
sfp_mgt_refclk             {0.000 3.103}          6.206           161.134         
  qpll0outclk_out[0]       {0.000 0.097}          0.194           5156.301        
  qpll0outrefclk_out[0]    {0.000 3.103}          6.206           161.134         
  qpll1outclk_out[0]_2     {0.000 0.094}          0.188           5317.435        
    rxoutclk_out[0]_2      {0.000 1.552}          3.103           322.269         
      sfp_1_rx_clk_int     {0.000 3.103}          6.206           161.134         
    rxoutclk_out[0]_3      {0.000 1.552}          3.103           322.269         
      sfp_2_rx_clk_int     {0.000 3.103}          6.206           161.134         
    txoutclk_out[0]        {0.000 1.552}          3.103           322.269         
      sfp_1_tx_clk_int     {0.000 3.103}          6.206           161.134         
    txoutclk_out[0]_1      {0.000 1.552}          3.103           322.269         
      sfp_2_tx_clk_int     {0.000 3.103}          6.206           161.134         
  qpll1outrefclk_out[0]_2  {0.000 3.103}          6.206           161.134         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                2.000        0.000                       0                     1  
  clk_125mhz_mmcm_out         4.034        0.000                      0                 1478        0.034        0.000                      0                 1478        1.725        0.000                       0                   846  
pcie_mgt_refclk               8.372        0.000                      0                  175        0.044        0.000                      0                  175        3.200        0.000                       0                   230  
  txoutclk_out[3]             0.201        0.000                      0                 1172        0.031        0.000                      0                 1172        0.000        0.000                       0                    37  
    mcap_clk                                                                                                                                                              0.000        0.000                       0                     1  
    pcie_user_clk            -0.907    -1530.483                   5932               192174        0.030        0.000                      0               192174        0.000        0.000                       0                 56511  
    pipe_clk                  0.775        0.000                      0                 3618        0.030        0.000                      0                 3618        0.000        0.000                       0                  2086  
sfp_mgt_refclk                2.455        0.000                      0                 3317        0.031        0.000                      0                 3317        2.828        0.000                       0                  1624  
    rxoutclk_out[0]_2                                                                                                                                                     0.414        0.000                       0                     3  
      sfp_1_rx_clk_int        1.408        0.000                      0                 3723        0.030        0.000                      0                 3723        0.572        0.000                       0                  1905  
    rxoutclk_out[0]_3                                                                                                                                                     0.420        0.000                       0                     3  
      sfp_2_rx_clk_int        1.517        0.000                      0                 3723        0.032        0.000                      0                 3723        0.575        0.000                       0                  1905  
    txoutclk_out[0]                                                                                                                                                       0.245        0.000                       0                     3  
      sfp_1_tx_clk_int        1.245        0.000                      0                 2835        0.030        0.000                      0                 2835        0.306        0.000                       0                  1350  
    txoutclk_out[0]_1                                                                                                                                                     0.237        0.000                       0                     3  
      sfp_2_tx_clk_int        1.529        0.000                      0                 2835        0.032        0.000                      0                 2835        0.326        0.000                       0                  1350  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pcie_user_clk        clk_125mhz_mmcm_out        3.216        0.000                      0                   39                                                                        
sfp_mgt_refclk       clk_125mhz_mmcm_out        5.342        0.000                      0                    5                                                                        
sfp_1_rx_clk_int     clk_125mhz_mmcm_out        5.831        0.000                      0                    9                                                                        
sfp_2_rx_clk_int     clk_125mhz_mmcm_out        5.513        0.000                      0                    9                                                                        
sfp_1_tx_clk_int     clk_125mhz_mmcm_out        5.718        0.000                      0                    3                                                                        
sfp_2_tx_clk_int     clk_125mhz_mmcm_out        5.668        0.000                      0                    3                                                                        
clk_125mhz_mmcm_out  pcie_user_clk              2.862        0.000                      0                   24                                                                        
sfp_mgt_refclk       pcie_user_clk              2.923        0.000                      0                   47                                                                        
sfp_1_rx_clk_int     pcie_user_clk              3.275        0.000                      0                    8                                                                        
sfp_2_rx_clk_int     pcie_user_clk              3.085        0.000                      0                    8                                                                        
sfp_1_tx_clk_int     pcie_user_clk              3.236        0.000                      0                   16                                                                        
sfp_2_tx_clk_int     pcie_user_clk              3.319        0.000                      0                   16                                                                        
pcie_user_clk        pipe_clk                   0.481        0.000                      0                  974        0.131        0.000                      0                  974  
pcie_user_clk        sfp_mgt_refclk             2.186        0.000                      0                  220                                                                        
clk_125mhz_mmcm_out  sfp_1_rx_clk_int           6.963        0.000                      0                   14                                                                        
pcie_user_clk        sfp_1_rx_clk_int           3.285        0.000                      0                    7                                                                        
sfp_mgt_refclk       sfp_1_rx_clk_int           5.070        0.000                      0                   40                                                                        
sfp_1_tx_clk_int     sfp_1_rx_clk_int           5.254        0.000                      0                    1        0.061        0.000                      0                    1  
clk_125mhz_mmcm_out  sfp_2_rx_clk_int           7.363        0.000                      0                   14                                                                        
pcie_user_clk        sfp_2_rx_clk_int           3.092        0.000                      0                    7                                                                        
sfp_mgt_refclk       sfp_2_rx_clk_int           4.758        0.000                      0                   40                                                                        
sfp_2_tx_clk_int     sfp_2_rx_clk_int           5.220        0.000                      0                    1        0.087        0.000                      0                    1  
clk_125mhz_mmcm_out  sfp_1_tx_clk_int           7.290        0.000                      0                   14                                                                        
pcie_user_clk        sfp_1_tx_clk_int           2.432        0.000                      0                   15                                                                        
sfp_mgt_refclk       sfp_1_tx_clk_int           5.286        0.000                      0                   40                                                                        
sfp_1_rx_clk_int     sfp_1_tx_clk_int           5.188        0.000                      0                    1        0.068        0.000                      0                    1  
clk_125mhz_mmcm_out  sfp_2_tx_clk_int           7.332        0.000                      0                   14                                                                        
pcie_user_clk        sfp_2_tx_clk_int           3.054        0.000                      0                   15                                                                        
sfp_mgt_refclk       sfp_2_tx_clk_int           5.113        0.000                      0                   40                                                                        
sfp_2_rx_clk_int     sfp_2_tx_clk_int           5.023        0.000                      0                    1        0.172        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pcie_mgt_refclk    pcie_mgt_refclk          9.093        0.000                      0                   25        0.145        0.000                      0                   25  
**async_default**  pcie_user_clk      pcie_user_clk            0.802        0.000                      0                    6        0.287        0.000                      0                    6  
**async_default**  sfp_1_rx_clk_int   sfp_1_rx_clk_int         1.748        0.000                      0                   15        0.207        0.000                      0                   15  
**async_default**  sfp_1_tx_clk_int   sfp_1_tx_clk_int         2.347        0.000                      0                    6        0.670        0.000                      0                    6  
**async_default**  sfp_2_rx_clk_int   sfp_2_rx_clk_int         2.468        0.000                      0                   15        0.322        0.000                      0                   15  
**async_default**  sfp_2_tx_clk_int   sfp_2_tx_clk_int         3.605        0.000                      0                    6        0.295        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X0Y2  clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mmcm_out
  To Clock:  clk_125mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        4.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 icap_di_reg_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            icape3_inst/I[19]
                            (rising edge-triggered cell ICAPE3 clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.114ns (17.066%)  route 0.554ns (82.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 12.285 - 8.000 ) 
    Source Clock Delay      (SCD):    4.483ns
    Clock Pessimism Removal (CPR):    -0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.733ns (routing 1.095ns, distribution 1.638ns)
  Clock Net Delay (Destination): 2.365ns (routing 1.008ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.733     4.483    clk_125mhz_int
    SLICE_X88Y117        FDSE                                         r  icap_di_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y117        FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     4.597 r  icap_di_reg_reg[20]/Q
                         net (fo=1, routed)           0.554     5.151    icap_di_rev[19]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/I[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     9.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.920 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.365    12.285    clk_125mhz_int
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/CLK
                         clock pessimism             -0.012    12.273    
                         clock uncertainty           -0.071    12.201    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[19])
                                                     -3.016     9.185    icape3_inst
  -------------------------------------------------------------------
                         required time                          9.185    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 icap_csib_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            icape3_inst/CSIB
                            (rising edge-triggered cell ICAPE3 clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.117ns (21.828%)  route 0.419ns (78.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 12.285 - 8.000 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    -0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.737ns (routing 1.095ns, distribution 1.642ns)
  Clock Net Delay (Destination): 2.365ns (routing 1.008ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.737     4.487    clk_125mhz_int
    SLICE_X88Y115        FDRE                                         r  icap_csib_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.604 r  icap_csib_reg_reg/Q
                         net (fo=1, routed)           0.419     5.023    icap_csib_reg
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/CSIB
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     9.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.920 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.365    12.285    clk_125mhz_int
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/CLK
                         clock pessimism             -0.012    12.273    
                         clock uncertainty           -0.071    12.201    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_CSIB)
                                                     -3.098     9.103    icape3_inst
  -------------------------------------------------------------------
                         required time                          9.103    
                         arrival time                          -5.023    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 icap_di_reg_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            icape3_inst/I[20]
                            (rising edge-triggered cell ICAPE3 clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.116ns (17.365%)  route 0.552ns (82.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 12.285 - 8.000 ) 
    Source Clock Delay      (SCD):    4.483ns
    Clock Pessimism Removal (CPR):    -0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.733ns (routing 1.095ns, distribution 1.638ns)
  Clock Net Delay (Destination): 2.365ns (routing 1.008ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.733     4.483    clk_125mhz_int
    SLICE_X88Y117        FDSE                                         r  icap_di_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y117        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.599 r  icap_di_reg_reg[19]/Q
                         net (fo=1, routed)           0.552     5.151    icap_di_rev[20]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/I[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     9.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.920 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.365    12.285    clk_125mhz_int
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/CLK
                         clock pessimism             -0.012    12.273    
                         clock uncertainty           -0.071    12.201    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[20])
                                                     -2.960     9.241    icape3_inst
  -------------------------------------------------------------------
                         required time                          9.241    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 icap_di_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            icape3_inst/I[15]
                            (rising edge-triggered cell ICAPE3 clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.117ns (19.631%)  route 0.479ns (80.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 12.285 - 8.000 ) 
    Source Clock Delay      (SCD):    4.482ns
    Clock Pessimism Removal (CPR):    -0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.732ns (routing 1.095ns, distribution 1.637ns)
  Clock Net Delay (Destination): 2.365ns (routing 1.008ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.732     4.482    clk_125mhz_int
    SLICE_X88Y115        FDSE                                         r  icap_di_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.599 r  icap_di_reg_reg[8]/Q
                         net (fo=1, routed)           0.479     5.078    icap_di_rev[15]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/I[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     9.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.920 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.365    12.285    clk_125mhz_int
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/CLK
                         clock pessimism             -0.012    12.273    
                         clock uncertainty           -0.071    12.201    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[15])
                                                     -3.032     9.169    icape3_inst
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -5.078    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 icap_di_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            icape3_inst/I[6]
                            (rising edge-triggered cell ICAPE3 clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.113ns (19.721%)  route 0.460ns (80.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 12.285 - 8.000 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    -0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.737ns (routing 1.095ns, distribution 1.642ns)
  Clock Net Delay (Destination): 2.365ns (routing 1.008ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.737     4.487    clk_125mhz_int
    SLICE_X88Y115        FDRE                                         r  icap_di_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.600 r  icap_di_reg_reg[1]/Q
                         net (fo=1, routed)           0.460     5.060    icap_di_rev[6]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/I[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     9.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.920 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.365    12.285    clk_125mhz_int
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/CLK
                         clock pessimism             -0.012    12.273    
                         clock uncertainty           -0.071    12.201    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[6])
                                                     -3.019     9.182    icape3_inst
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                          -5.060    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 icap_di_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            icape3_inst/I[14]
                            (rising edge-triggered cell ICAPE3 clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.114ns (20.879%)  route 0.432ns (79.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 12.285 - 8.000 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    -0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.737ns (routing 1.095ns, distribution 1.642ns)
  Clock Net Delay (Destination): 2.365ns (routing 1.008ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.737     4.487    clk_125mhz_int
    SLICE_X88Y115        FDRE                                         r  icap_di_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.601 r  icap_di_reg_reg[9]/Q
                         net (fo=1, routed)           0.432     5.033    icap_di_rev[14]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/I[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     9.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.920 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.365    12.285    clk_125mhz_int
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/CLK
                         clock pessimism             -0.012    12.273    
                         clock uncertainty           -0.071    12.201    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[14])
                                                     -3.022     9.179    icape3_inst
  -------------------------------------------------------------------
                         required time                          9.179    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 icap_di_reg_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            icape3_inst/I[16]
                            (rising edge-triggered cell ICAPE3 clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.117ns (21.507%)  route 0.427ns (78.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 12.285 - 8.000 ) 
    Source Clock Delay      (SCD):    4.483ns
    Clock Pessimism Removal (CPR):    -0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.733ns (routing 1.095ns, distribution 1.638ns)
  Clock Net Delay (Destination): 2.365ns (routing 1.008ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.733     4.483    clk_125mhz_int
    SLICE_X88Y117        FDSE                                         r  icap_di_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y117        FDSE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     4.600 r  icap_di_reg_reg[23]/Q
                         net (fo=1, routed)           0.427     5.027    icap_di_rev[16]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/I[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     9.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.920 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.365    12.285    clk_125mhz_int
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/CLK
                         clock pessimism             -0.012    12.273    
                         clock uncertainty           -0.071    12.201    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[16])
                                                     -3.027     9.174    icape3_inst
  -------------------------------------------------------------------
                         required time                          9.174    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 icap_di_reg_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            icape3_inst/I[30]
                            (rising edge-triggered cell ICAPE3 clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.114ns (21.429%)  route 0.418ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 12.285 - 8.000 ) 
    Source Clock Delay      (SCD):    4.483ns
    Clock Pessimism Removal (CPR):    -0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.733ns (routing 1.095ns, distribution 1.638ns)
  Clock Net Delay (Destination): 2.365ns (routing 1.008ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.733     4.483    clk_125mhz_int
    SLICE_X88Y117        FDSE                                         r  icap_di_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y117        FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.597 r  icap_di_reg_reg[25]/Q
                         net (fo=1, routed)           0.418     5.015    icap_di_rev[30]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/I[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     9.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.920 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.365    12.285    clk_125mhz_int
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/CLK
                         clock pessimism             -0.012    12.273    
                         clock uncertainty           -0.071    12.201    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[30])
                                                     -3.039     9.162    icape3_inst
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -5.015    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 icap_di_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            icape3_inst/I[12]
                            (rising edge-triggered cell ICAPE3 clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.114ns (19.224%)  route 0.479ns (80.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 12.285 - 8.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.719ns (routing 1.095ns, distribution 1.624ns)
  Clock Net Delay (Destination): 2.365ns (routing 1.008ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.719     4.469    clk_125mhz_int
    SLICE_X88Y116        FDRE                                         r  icap_di_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.583 r  icap_di_reg_reg[11]/Q
                         net (fo=1, routed)           0.479     5.062    icap_di_rev[12]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/I[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     9.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.920 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.365    12.285    clk_125mhz_int
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/CLK
                         clock pessimism             -0.012    12.273    
                         clock uncertainty           -0.071    12.202    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[12])
                                                     -2.984     9.218    icape3_inst
  -------------------------------------------------------------------
                         required time                          9.218    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 icap_di_reg_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            icape3_inst/I[13]
                            (rising edge-triggered cell ICAPE3 clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.114ns (24.411%)  route 0.353ns (75.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 12.285 - 8.000 ) 
    Source Clock Delay      (SCD):    4.482ns
    Clock Pessimism Removal (CPR):    -0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.732ns (routing 1.095ns, distribution 1.637ns)
  Clock Net Delay (Destination): 2.365ns (routing 1.008ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.732     4.482    clk_125mhz_int
    SLICE_X88Y115        FDSE                                         r  icap_di_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.596 r  icap_di_reg_reg[10]/Q
                         net (fo=1, routed)           0.353     4.949    icap_di_rev[13]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/I[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     9.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.920 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.365    12.285    clk_125mhz_int
    CONFIG_SITE_X0Y0     ICAPE3                                       r  icape3_inst/CLK
                         clock pessimism             -0.012    12.273    
                         clock uncertainty           -0.071    12.201    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[13])
                                                     -3.081     9.120    icape3_inst
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                  4.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/drp_do_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/drp_do_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.063ns (42.568%)  route 0.085ns (57.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      1.268ns (routing 0.541ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.603ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.620    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.890 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.057    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.084 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.268     2.352    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_status_sync_2_reg_reg_0
    SLICE_X99Y178        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/drp_do_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y178        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.400 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/drp_do_reg_reg[6]/Q
                         net (fo=1, routed)           0.069     2.469    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/drp_do_reg_reg[15]_0[6]
    SLICE_X99Y177        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     2.484 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/drp_do_reg[6]_i_1__1/O
                         net (fo=1, routed)           0.016     2.500    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1_n_168
    SLICE_X99Y177        FDRE                                         r  sfp_phy_quad_inst/drp_do_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.947    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.949    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.980 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.490     2.470    sfp_phy_quad_inst/phy_rx_status_sync_2_reg_reg
    SLICE_X99Y177        FDRE                                         r  sfp_phy_quad_inst/drp_do_reg_reg[6]/C
                         clock pessimism             -0.060     2.410    
    SLICE_X99Y177        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     2.466    sfp_phy_quad_inst/drp_do_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.466    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/drp_di_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/drp_di_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Net Delay (Source):      1.267ns (routing 0.541ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.489ns (routing 0.603ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.620    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.890 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.057    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.084 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.267     2.351    sfp_phy_quad_inst/phy_rx_status_sync_2_reg_reg
    SLICE_X96Y171        FDRE                                         r  sfp_phy_quad_inst/drp_di_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y171        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.400 r  sfp_phy_quad_inst/drp_di_reg_reg[10]/Q
                         net (fo=2, routed)           0.141     2.541    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/drp_di_reg_reg[15]_0[10]
    SLICE_X98Y173        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/drp_di_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.947    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.949    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.980 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.489     2.469    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_status_sync_2_reg_reg_0
    SLICE_X98Y173        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/drp_di_reg_reg[10]/C
                         clock pessimism             -0.022     2.447    
    SLICE_X98Y173        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.503    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/drp_di_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/drp_di_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/drp_di_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.049ns (25.258%)  route 0.145ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Net Delay (Source):      1.264ns (routing 0.541ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.489ns (routing 0.603ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.620    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.890 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.057    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.084 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.264     2.348    sfp_phy_quad_inst/phy_rx_status_sync_2_reg_reg
    SLICE_X94Y174        FDRE                                         r  sfp_phy_quad_inst/drp_di_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y174        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.397 r  sfp_phy_quad_inst/drp_di_reg_reg[8]/Q
                         net (fo=2, routed)           0.145     2.542    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/drp_di_reg_reg[15]_0[8]
    SLICE_X99Y174        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/drp_di_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.947    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.949    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.980 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.489     2.469    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/sync_reg_reg[3]
    SLICE_X99Y174        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/drp_di_reg_reg[8]/C
                         clock pessimism             -0.022     2.447    
    SLICE_X99Y174        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     2.502    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/drp_di_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.502    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/drp_do_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/drp_do_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.065ns (28.889%)  route 0.160ns (71.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    2.378ns
    Clock Pessimism Removal (CPR):    -0.042ns
  Clock Net Delay (Source):      1.294ns (routing 0.541ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.603ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.620    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.890 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.057    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.084 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.294     2.378    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/sync_reg_reg[3]
    SLICE_X97Y180        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/drp_do_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y180        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.427 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/drp_do_reg_reg[0]/Q
                         net (fo=1, routed)           0.144     2.571    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/drp_do_reg[0]
    SLICE_X94Y178        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.016     2.587 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/drp_do_reg[0]_i_1__1/O
                         net (fo=1, routed)           0.016     2.603    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1_n_174
    SLICE_X94Y178        FDRE                                         r  sfp_phy_quad_inst/drp_do_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.947    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.949    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.980 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.485     2.465    sfp_phy_quad_inst/phy_rx_status_sync_2_reg_reg
    SLICE_X94Y178        FDRE                                         r  sfp_phy_quad_inst/drp_do_reg_reg[0]/C
                         clock pessimism              0.042     2.507    
    SLICE_X94Y178        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     2.563    sfp_phy_quad_inst/drp_do_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/edge_2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.078ns (45.349%)  route 0.094ns (54.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Net Delay (Source):      1.286ns (routing 0.541ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.603ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.620    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.890 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.057    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.084 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.286     2.370    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_cnt_reg_reg[3]_0
    SLICE_X97Y225        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/edge_2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y225        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.418 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/edge_2_reg_reg/Q
                         net (fo=6, routed)           0.078     2.496    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/edge_2_reg
    SLICE_X98Y225        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.030     2.526 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.016     2.542    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_reg[0]_i_1__0_n_0
    SLICE_X98Y225        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.947    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.949    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.980 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.491     2.471    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_cnt_reg_reg[3]_0
    SLICE_X98Y225        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_reg_reg[0]/C
                         clock pessimism             -0.026     2.445    
    SLICE_X98Y225        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.501    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/edge_2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.078ns (45.349%)  route 0.094ns (54.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Net Delay (Source):      1.286ns (routing 0.541ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.603ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.620    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.890 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.057    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.084 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.286     2.370    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_cnt_reg_reg[3]_0
    SLICE_X97Y225        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/edge_2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y225        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.418 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/edge_2_reg_reg/Q
                         net (fo=6, routed)           0.078     2.496    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/edge_2_reg
    SLICE_X98Y225        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.030     2.526 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.016     2.542    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_reg[2]_i_1__0_n_0
    SLICE_X98Y225        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.947    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.949    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.980 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.491     2.471    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_cnt_reg_reg[3]_0
    SLICE_X98Y225        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_reg_reg[2]/C
                         clock pessimism             -0.026     2.445    
    SLICE_X98Y225        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.501    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_reset_req_sync_4_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_reset_req_drp_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.094ns (51.648%)  route 0.088ns (48.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    0.025ns
  Clock Net Delay (Source):      1.292ns (routing 0.541ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.603ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.620    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.890 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.057    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.084 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.292     2.376    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_status_sync_2_reg_reg_0
    SLICE_X97Y181        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_reset_req_sync_4_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y181        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.425 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_reset_req_sync_4_reg_reg/Q
                         net (fo=2, routed)           0.072     2.497    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_reset_req_sync_4_reg
    SLICE_X98Y181        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.045     2.542 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_reset_req_drp_reg_i_1__0/O
                         net (fo=1, routed)           0.016     2.558    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_reset_req_drp_reg_i_1__0_n_0
    SLICE_X98Y181        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_reset_req_drp_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.947    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.949    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.980 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.505     2.485    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_status_sync_2_reg_reg_0
    SLICE_X98Y181        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_reset_req_drp_reg_reg/C
                         clock pessimism             -0.025     2.460    
    SLICE_X98Y181        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.516    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_reset_req_drp_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_reset_req_sync_3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_reset_req_sync_4_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    0.025ns
  Clock Net Delay (Source):      1.292ns (routing 0.541ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.603ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.620    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.890 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.057    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.084 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.292     2.376    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/sync_reg_reg[3]
    SLICE_X95Y184        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_reset_req_sync_3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y184        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.424 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_reset_req_sync_3_reg_reg/Q
                         net (fo=3, routed)           0.133     2.557    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_reset_req_sync_3_reg
    SLICE_X96Y182        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_reset_req_sync_4_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.947    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.949    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.980 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.504     2.484    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/sync_reg_reg[3]
    SLICE_X96Y182        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_reset_req_sync_4_reg_reg/C
                         clock pessimism             -0.025     2.459    
    SLICE_X96Y182        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     2.515    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_reset_req_sync_4_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rx_pcs_reset_drp_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rx_pcs_reset_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.048ns (32.653%)  route 0.099ns (67.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      1.277ns (routing 0.541ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.603ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.620    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.890 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.057    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.084 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.277     2.361    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_status_sync_2_reg_reg_0
    SLICE_X99Y177        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rx_pcs_reset_drp_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y177        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.409 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rx_pcs_reset_drp_reg_reg/Q
                         net (fo=2, routed)           0.099     2.508    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rx_pcs_reset_drp_reg_reg_n_0
    SLICE_X99Y179        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rx_pcs_reset_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.947    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.949    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.980 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.490     2.470    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_status_sync_2_reg_reg_0
    SLICE_X99Y179        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rx_pcs_reset_reg_reg/C
                         clock pessimism             -0.060     2.410    
    SLICE_X99Y179        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     2.465    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rx_pcs_reset_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_dmonitorout_sync_2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_dmonitorout_sync_3_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.048ns (30.380%)  route 0.110ns (69.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      1.266ns (routing 0.541ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.489ns (routing 0.603ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.620    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.890 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.057    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.084 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.266     2.350    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/sync_reg_reg[3]
    SLICE_X99Y172        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_dmonitorout_sync_2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y172        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.398 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_dmonitorout_sync_2_reg_reg[1]/Q
                         net (fo=2, routed)           0.110     2.508    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_dmonitorout_sync_2_reg[1]
    SLICE_X99Y173        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_dmonitorout_sync_3_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.947    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.949    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.980 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.489     2.469    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/sync_reg_reg[3]
    SLICE_X99Y173        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_dmonitorout_sync_3_reg_reg[1]/C
                         clock pessimism             -0.060     2.409    
    SLICE_X99Y173        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     2.465    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_dmonitorout_sync_3_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mmcm_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     ICAPE3/CLK            n/a            4.875         8.000       3.125      CONFIG_SITE_X0Y0     icape3_inst/CLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         8.000       4.000      GTHE3_CHANNEL_X0Y12  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_COMMON/DRPCLK   n/a            4.000         8.000       4.000      GTHE3_COMMON_X0Y3    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         8.000       4.000      GTHE3_CHANNEL_X0Y13  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFGCE/I              n/a            1.379         8.000       6.621      BUFGCE_X0Y48         clk_125mhz_bufg_inst/I
Min Period        n/a     MMCME3_ADV/CLKOUT0    n/a            1.071         8.000       6.929      MMCME3_ADV_X0Y2      clk_mmcm_inst/CLKOUT0
Min Period        n/a     FDRE/C                n/a            0.550         8.000       7.450      SLICE_X88Y116        FSM_onehot_icap_state_reg[0]/C
Min Period        n/a     FDRE/C                n/a            0.550         8.000       7.450      SLICE_X88Y116        FSM_onehot_icap_state_reg[1]/C
Min Period        n/a     FDRE/C                n/a            0.550         8.000       7.450      SLICE_X88Y117        FSM_onehot_icap_state_reg[2]/C
Min Period        n/a     FDRE/C                n/a            0.550         8.000       7.450      SLICE_X88Y117        FSM_onehot_icap_state_reg[3]/C
Low Pulse Width   Slow    ICAPE3/CLK            n/a            2.275         4.000       1.725      CONFIG_SITE_X0Y0     icape3_inst/CLK
Low Pulse Width   Fast    ICAPE3/CLK            n/a            2.275         4.000       1.725      CONFIG_SITE_X0Y0     icape3_inst/CLK
Low Pulse Width   Fast    GTHE3_COMMON/DRPCLK   n/a            1.800         4.000       2.200      GTHE3_COMMON_X0Y3    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE3_CHANNEL_X0Y13  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_COMMON/DRPCLK   n/a            1.800         4.000       2.200      GTHE3_COMMON_X0Y3    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE3_CHANNEL_X0Y13  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE3_CHANNEL_X0Y12  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE3_CHANNEL_X0Y12  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    FDRE/C                n/a            0.275         4.000       3.725      SLICE_X93Y183        sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/rx_reset_cdr_counter_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.275         4.000       3.725      SLICE_X93Y183        sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/rx_reset_cdr_counter_reg_reg[14]/C
High Pulse Width  Fast    ICAPE3/CLK            n/a            2.275         4.000       1.725      CONFIG_SITE_X0Y0     icape3_inst/CLK
High Pulse Width  Slow    ICAPE3/CLK            n/a            2.275         4.000       1.725      CONFIG_SITE_X0Y0     icape3_inst/CLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE3_CHANNEL_X0Y12  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE3_CHANNEL_X0Y12  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE3_CHANNEL_X0Y13  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_COMMON/DRPCLK   n/a            1.800         4.000       2.200      GTHE3_COMMON_X0Y3    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_COMMON/DRPCLK   n/a            1.800         4.000       2.200      GTHE3_COMMON_X0Y3    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE3_CHANNEL_X0Y13  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    FDRE/C                n/a            0.275         4.000       3.725      SLICE_X63Y212        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.275         4.000       3.725      SLICE_X63Y212        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_sample_sync2_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  pcie_mgt_refclk
  To Clock:  pcie_mgt_refclk

Setup :            0  Failing Endpoints,  Worst Slack        8.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.372ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.467ns (30.384%)  route 1.070ns (69.616%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.296ns = ( 12.296 - 10.000 ) 
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.021ns (routing 0.706ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.639ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.021     2.746    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync_reg[0]_0
    SLICE_X99Y21         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y21         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.863 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.434     3.297    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync[3]
    SLICE_X98Y31         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.337 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm[4]_i_6/O
                         net (fo=1, routed)           0.240     3.577    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm_reg[4]_1
    SLICE_X98Y31         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     3.693 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm[4]_i_2/O
                         net (fo=2, routed)           0.361     4.054    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/resetdone_a__0
    SLICE_X100Y38        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.194     4.248 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/FSM_onehot_fsm[3]_i_1/O
                         net (fo=1, routed)           0.035     4.283    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone_n_2
    SLICE_X100Y38        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.793    12.296    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y38        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
                         clock pessimism              0.332    12.628    
                         clock uncertainty           -0.035    12.592    
    SLICE_X100Y38        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    12.655    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         12.655    
                         arrival time                          -4.283    
  -------------------------------------------------------------------
                         slack                                  8.372    

Slack (MET) :             8.415ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.345ns (23.154%)  route 1.145ns (76.846%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.296ns = ( 12.296 - 10.000 ) 
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.021ns (routing 0.706ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.639ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.021     2.746    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync_reg[0]_0
    SLICE_X99Y21         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y21         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.863 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.434     3.297    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync[3]
    SLICE_X98Y31         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.337 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm[4]_i_6/O
                         net (fo=1, routed)           0.240     3.577    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm_reg[4]_1
    SLICE_X98Y31         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     3.693 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm[4]_i_2/O
                         net (fo=2, routed)           0.441     4.134    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/resetdone_a__0
    SLICE_X100Y38        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.072     4.206 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[4]_i_1/O
                         net (fo=1, routed)           0.030     4.236    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_4
    SLICE_X100Y38        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.793    12.296    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y38        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism              0.332    12.628    
                         clock uncertainty           -0.035    12.592    
    SLICE_X100Y38        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.059    12.651    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                  8.415    

Slack (MET) :             8.536ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.669ns (49.191%)  route 0.691ns (50.809%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 12.303 - 10.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.706ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.639ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.037     2.762    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y42        FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y42        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.880 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.165     3.045    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_2_0[0]
    SLICE_X100Y40        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     3.236 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_5/O
                         net (fo=1, routed)           0.291     3.527    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_5_n_0
    SLICE_X98Y39         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     3.712 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_2/O
                         net (fo=2, routed)           0.208     3.920    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/fsm25_out
    SLICE_X99Y39         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.175     4.095 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_onehot_fsm[1]_i_1/O
                         net (fo=1, routed)           0.027     4.122    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock_n_3
    SLICE_X99Y39         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.800    12.303    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y39         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism              0.332    12.635    
                         clock uncertainty           -0.035    12.599    
    SLICE_X99Y39         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.658    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.658    
                         arrival time                          -4.122    
  -------------------------------------------------------------------
                         slack                                  8.536    

Slack (MET) :             8.673ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.423ns (34.390%)  route 0.807ns (65.610%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns = ( 12.302 - 10.000 ) 
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.032ns (routing 0.706ns, distribution 1.326ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.639ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.032     2.757    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y10        FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y10        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.874 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.651     3.525    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[7][2]
    SLICE_X99Y38         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     3.697 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/fsm[2]_i_3/O
                         net (fo=2, routed)           0.121     3.818    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y38         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.134     3.952 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm[7]_i_1/O
                         net (fo=1, routed)           0.035     3.987    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus_n_2
    SLICE_X99Y38         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.799    12.302    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y38         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/C
                         clock pessimism              0.332    12.634    
                         clock uncertainty           -0.035    12.598    
    SLICE_X99Y38         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    12.660    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                          -3.987    
  -------------------------------------------------------------------
                         slack                                  8.673    

Slack (MET) :             8.695ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.404ns (33.527%)  route 0.801ns (66.473%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns = ( 12.302 - 10.000 ) 
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.032ns (routing 0.706ns, distribution 1.326ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.639ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.032     2.757    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y10        FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y10        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.874 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.651     3.525    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[7][2]
    SLICE_X99Y38         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     3.697 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/fsm[2]_i_3/O
                         net (fo=2, routed)           0.121     3.818    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y38         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     3.933 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm[6]_i_1/O
                         net (fo=1, routed)           0.029     3.962    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus_n_3
    SLICE_X99Y38         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.799    12.302    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y38         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
                         clock pessimism              0.332    12.634    
                         clock uncertainty           -0.035    12.598    
    SLICE_X99Y38         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    12.657    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                          -3.962    
  -------------------------------------------------------------------
                         slack                                  8.695    

Slack (MET) :             8.714ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.627ns (53.046%)  route 0.555ns (46.954%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 12.299 - 10.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.706ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.639ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.037     2.762    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y42        FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y42        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.880 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.165     3.045    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_2_0[0]
    SLICE_X100Y40        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     3.236 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_5/O
                         net (fo=1, routed)           0.291     3.527    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_5_n_0
    SLICE_X98Y39         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     3.712 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_2/O
                         net (fo=2, routed)           0.064     3.776    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/fsm25_out
    SLICE_X98Y39         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.909 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[0]_i_1/O
                         net (fo=1, routed)           0.035     3.944    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_gtpowergood_n_0
    SLICE_X98Y39         FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.796    12.299    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y39         FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                         clock pessimism              0.332    12.631    
                         clock uncertainty           -0.035    12.595    
    SLICE_X98Y39         FDPE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.658    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.658    
                         arrival time                          -3.944    
  -------------------------------------------------------------------
                         slack                                  8.714    

Slack (MET) :             8.735ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.499ns (42.432%)  route 0.677ns (57.568%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 12.299 - 10.000 ) 
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.021ns (routing 0.706ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.639ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.021     2.746    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y40         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y40         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.859 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/Q
                         net (fo=4, routed)           0.312     3.171    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[4]
    SLICE_X97Y40         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.172     3.343 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2/O
                         net (fo=3, routed)           0.320     3.663    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2_n_0
    SLICE_X98Y39         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.214     3.877 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_1/O
                         net (fo=1, routed)           0.045     3.922    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]
    SLICE_X98Y39         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.796    12.299    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y39         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism              0.332    12.631    
                         clock uncertainty           -0.035    12.595    
    SLICE_X98Y39         FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.062    12.657    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                          -3.922    
  -------------------------------------------------------------------
                         slack                                  8.735    

Slack (MET) :             8.740ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.449ns (39.699%)  route 0.682ns (60.301%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 12.295 - 10.000 ) 
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.055ns (routing 0.706ns, distribution 1.349ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.639ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.055     2.780    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y35         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y35         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.897 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.229     3.126    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm[6]_i_2[1]
    SLICE_X99Y34         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     3.242 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm[6]_i_3/O
                         net (fo=1, routed)           0.135     3.377    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[4]_1
    SLICE_X99Y33         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     3.417 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[6]_i_2/O
                         net (fo=3, routed)           0.292     3.709    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y38        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.176     3.885 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[5]_i_1/O
                         net (fo=1, routed)           0.026     3.911    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_3
    SLICE_X100Y38        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.792    12.295    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y38        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                         clock pessimism              0.331    12.626    
                         clock uncertainty           -0.035    12.591    
    SLICE_X100Y38        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.060    12.651    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                          -3.911    
  -------------------------------------------------------------------
                         slack                                  8.740    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.472ns (41.770%)  route 0.658ns (58.230%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 12.299 - 10.000 ) 
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.021ns (routing 0.706ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.639ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.021     2.746    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y40         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y40         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.859 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/Q
                         net (fo=4, routed)           0.312     3.171    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[4]
    SLICE_X97Y40         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.172     3.343 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2/O
                         net (fo=3, routed)           0.320     3.663    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2_n_0
    SLICE_X98Y39         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.187     3.850 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_1/O
                         net (fo=1, routed)           0.026     3.876    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]
    SLICE_X98Y39         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.796    12.299    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y39         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism              0.332    12.631    
                         clock uncertainty           -0.035    12.595    
    SLICE_X98Y39         FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058    12.653    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                  8.777    

Slack (MET) :             8.805ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.488ns (44.243%)  route 0.615ns (55.757%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 12.299 - 10.000 ) 
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.021ns (routing 0.706ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.639ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.021     2.746    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y40         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y40         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.860 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/Q
                         net (fo=7, routed)           0.364     3.224    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[0]
    SLICE_X97Y40         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     3.413 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_2/O
                         net (fo=1, routed)           0.222     3.635    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_2_n_0
    SLICE_X98Y39         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     3.820 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_1/O
                         net (fo=1, routed)           0.029     3.849    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]
    SLICE_X98Y39         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.796    12.299    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y39         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism              0.332    12.631    
                         clock uncertainty           -0.035    12.595    
    SLICE_X98Y39         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    12.654    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                          -3.849    
  -------------------------------------------------------------------
                         slack                                  8.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/D
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.063ns (42.000%)  route 0.087ns (58.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.167ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Net Delay (Source):      0.918ns (routing 0.358ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.406ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.918     1.167    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y38        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y38        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.215 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/Q
                         net (fo=3, routed)           0.073     1.288    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txprogdivreset
    SLICE_X100Y39        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.015     1.303 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txprogdivreset_i_1/O
                         net (fo=1, routed)           0.014     1.317    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txprogdivreset_i_1_n_0
    SLICE_X100Y39        FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.096     1.479    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y39        FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/C
                         clock pessimism             -0.263     1.217    
    SLICE_X100Y39        FDPE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.273    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txprogdivreset_reg
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.048ns (22.430%)  route 0.166ns (77.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Net Delay (Source):      0.923ns (routing 0.358ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.406ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.923     1.172    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y39        FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y39        FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.220 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/Q
                         net (fo=2, routed)           0.166     1.386    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/p_0_in[0]
    SLICE_X100Y39        SRL16E                                       r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.102     1.485    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y39        SRL16E                                       r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3/CLK
                         clock pessimism             -0.272     1.213    
    SLICE_X100Y39        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.120     1.333    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Net Delay (Source):      0.922ns (routing 0.358ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.406ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.922     1.171    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y39         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y39         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.220 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/Q
                         net (fo=3, routed)           0.035     1.255    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/Q[1]
    SLICE_X99Y39         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     1.270 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_onehot_fsm[1]_i_1/O
                         net (fo=1, routed)           0.016     1.286    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock_n_3
    SLICE_X99Y39         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.096     1.479    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y39         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism             -0.303     1.176    
    SLICE_X99Y39         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.232    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/D
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.096ns (49.231%)  route 0.099ns (50.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      0.922ns (routing 0.358ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.406ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.922     1.171    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y39         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y39         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.220 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/Q
                         net (fo=3, routed)           0.083     1.303    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset
    SLICE_X100Y39        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.047     1.350 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_i_1/O
                         net (fo=1, routed)           0.016     1.366    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_i_1_n_0
    SLICE_X100Y39        FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.096     1.479    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y39        FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism             -0.225     1.254    
    SLICE_X100Y39        FDPE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.310    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.064ns (52.032%)  route 0.059ns (47.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.470ns
    Source Clock Delay      (SCD):    1.167ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Net Delay (Source):      0.918ns (routing 0.358ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.406ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.918     1.167    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y38        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y38        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.215 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/Q
                         net (fo=3, routed)           0.043     1.258    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/Q[2]
    SLICE_X100Y38        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.016     1.274 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_onehot_fsm[2]_i_1/O
                         net (fo=1, routed)           0.016     1.290    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_qpll1lock_n_2
    SLICE_X100Y38        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.087     1.470    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y38        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/C
                         clock pessimism             -0.299     1.171    
    SLICE_X100Y38        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.227    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.516%)  route 0.055ns (35.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.470ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Net Delay (Source):      0.919ns (routing 0.358ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.406ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.919     1.168    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y38        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y38        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.216 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/Q
                         net (fo=5, routed)           0.041     1.257    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[5]_0[1]
    SLICE_X100Y38        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     1.309 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[5]_i_1/O
                         net (fo=1, routed)           0.014     1.323    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_3
    SLICE_X100Y38        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.087     1.470    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y38        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                         clock pessimism             -0.273     1.198    
    SLICE_X100Y38        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.254    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.078ns (59.542%)  route 0.053ns (40.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Net Delay (Source):      0.921ns (routing 0.358ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.406ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.921     1.170    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y38         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y38         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.218 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/Q
                         net (fo=3, routed)           0.037     1.255    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[7]_0[1]
    SLICE_X99Y38         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.030     1.285 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm[6]_i_1/O
                         net (fo=1, routed)           0.016     1.301    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_phystatus_n_3
    SLICE_X99Y38         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.095     1.478    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y38         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
                         clock pessimism             -0.303     1.175    
    SLICE_X99Y38         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.231    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.078ns (59.091%)  route 0.054ns (40.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      0.921ns (routing 0.358ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.406ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.921     1.170    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y39         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y39         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.218 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/Q
                         net (fo=3, routed)           0.038     1.256    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[5]
    SLICE_X98Y39         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.030     1.286 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_1/O
                         net (fo=1, routed)           0.016     1.302    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]
    SLICE_X98Y39         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.093     1.476    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y39         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism             -0.301     1.175    
    SLICE_X98Y39         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.231    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.086ns (65.151%)  route 0.046ns (34.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      0.921ns (routing 0.358ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.406ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.921     1.170    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y39         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y39         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.218 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/Q
                         net (fo=2, routed)           0.033     1.251    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[8]
    SLICE_X98Y39         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.038     1.289 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_1/O
                         net (fo=1, routed)           0.013     1.302    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]
    SLICE_X98Y39         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.093     1.476    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y39         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism             -0.301     1.175    
    SLICE_X98Y39         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.231    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/idle_reg/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.086ns (64.662%)  route 0.047ns (35.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Net Delay (Source):      0.921ns (routing 0.358ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.406ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.921     1.170    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y38         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y38         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.218 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/Q
                         net (fo=3, routed)           0.036     1.254    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg_n_0_[6]
    SLICE_X99Y38         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.038     1.292 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/idle_i_1/O
                         net (fo=1, routed)           0.011     1.303    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/idle_i_1_n_0
    SLICE_X99Y38         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.095     1.478    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y38         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/idle_reg/C
                         clock pessimism             -0.303     1.175    
    SLICE_X99Y38         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.231    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/idle_reg
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_mgt_refclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_mgt_refclk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y5  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y6  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y7  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFG_GT/I             n/a            1.379         10.000      8.621      BUFG_GT_X0Y27       pcie3_ultrascale_inst/inst/bufg_gt_sysclk/I
Min Period        n/a     SRL16E/CLK            n/a            1.116         10.000      8.884      SLICE_X100Y39       pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/CLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y6  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y7  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y5  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y5  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y6  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[3]
  To Clock:  txoutclk_out[3]

Setup :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[120]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.393ns (23.575%)  route 1.274ns (76.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.122ns = ( 4.122 - 2.000 ) 
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 0.489ns, distribution 1.698ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.441ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          2.187     2.584    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[11])
                                                      0.393     2.977 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTBDOUT[11]
                         net (fo=1, routed)           1.274     4.251    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[120]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[120]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.793     4.122    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.189     4.311    
                         clock uncertainty           -0.035     4.275    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[120])
                                                      0.177     4.452    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.452    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[126]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.388ns (23.862%)  route 1.238ns (76.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.122ns = ( 4.122 - 2.000 ) 
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.176ns (routing 0.489ns, distribution 1.687ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.441ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          2.176     2.573    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y15         RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y15         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.388     2.961 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/DOUTBDOUT[0]
                         net (fo=1, routed)           1.238     4.199    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[126]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[126]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.793     4.122    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.189     4.311    
                         clock uncertainty           -0.035     4.275    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[126])
                                                      0.216     4.491    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.491    
                         arrival time                          -4.199    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREQUESTRAM
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/ENBWREN
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.317ns (27.979%)  route 0.816ns (72.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 4.195 - 2.000 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.055ns (routing 0.489ns, distribution 1.566ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.441ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          2.055     2.452    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREQUESTRAM
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMIREQUESTRAM_MIREQUESTRAMWRITEENABLE[0])
                                                      0.317     2.769 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMWRITEENABLE[0]
                         net (fo=1, routed)           0.816     3.585    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/MIREQUESTRAMWRITEENABLE[0]
    RAMB18_X8Y2          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.866     4.195    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y2          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
                         clock pessimism              0.189     4.384    
                         clock uncertainty           -0.035     4.348    
    RAMB18_X8Y2          RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ENBWREN)
                                                     -0.462     3.886    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          3.886    
                         arrival time                          -3.585    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[17]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.401ns (25.204%)  route 1.190ns (74.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.122ns = ( 4.122 - 2.000 ) 
    Source Clock Delay      (SCD):    2.575ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.178ns (routing 0.489ns, distribution 1.689ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.441ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          2.178     2.575    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTPADOUTP[1])
                                                      0.401     2.976 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTPADOUTP[1]
                         net (fo=1, routed)           1.190     4.166    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[17]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[17]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.793     4.122    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.189     4.311    
                         clock uncertainty           -0.035     4.276    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[17])
                                                      0.196     4.472    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.472    
                         arrival time                          -4.166    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[138]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.392ns (24.732%)  route 1.193ns (75.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.122ns = ( 4.122 - 2.000 ) 
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.175ns (routing 0.489ns, distribution 1.686ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.441ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          2.175     2.572    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y5          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y5          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[11])
                                                      0.392     2.964 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/DOUTBDOUT[11]
                         net (fo=1, routed)           1.193     4.157    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[138]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[138]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.793     4.122    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.189     4.311    
                         clock uncertainty           -0.035     4.275    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[138])
                                                      0.194     4.469    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.469    
                         arrival time                          -4.157    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.340ns (29.798%)  route 0.801ns (70.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.186ns = ( 4.186 - 2.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.489ns, distribution 1.570ns)
  Clock Net Delay (Destination): 1.857ns (routing 0.441ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          2.059     2.456    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMIREPLAYRAM_MIREPLAYRAMADDRESS[1])
                                                      0.340     2.796 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMADDRESS[1]
                         net (fo=4, routed)           0.801     3.597    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/MIREPLAYRAMADDRESS[1]
    RAMB36_X8Y9          RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.857     4.186    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                         clock pessimism              0.189     4.375    
                         clock uncertainty           -0.035     4.339    
    RAMB36_X8Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.423     3.916    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                          3.916    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.340ns (29.851%)  route 0.799ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.183ns = ( 4.183 - 2.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.489ns, distribution 1.570ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.441ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          2.059     2.456    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMIREPLAYRAM_MIREPLAYRAMADDRESS[1])
                                                      0.340     2.796 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMADDRESS[1]
                         net (fo=4, routed)           0.799     3.595    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/MIREPLAYRAMADDRESS[1]
    RAMB36_X8Y9          RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.854     4.183    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
                         clock pessimism              0.189     4.372    
                         clock uncertainty           -0.035     4.336    
    RAMB36_X8Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.418     3.918    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                          3.918    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[90]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.423ns (26.504%)  route 1.173ns (73.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.122ns = ( 4.122 - 2.000 ) 
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.179ns (routing 0.489ns, distribution 1.690ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.441ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          2.179     2.576    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[16])
                                                      0.423     2.999 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[16]
                         net (fo=1, routed)           1.173     4.172    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[90]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[90]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.793     4.122    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.189     4.311    
                         clock uncertainty           -0.035     4.276    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[90])
                                                      0.220     4.496    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.496    
                         arrival time                          -4.172    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[9]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.423ns (25.856%)  route 1.213ns (74.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.122ns = ( 4.122 - 2.000 ) 
    Source Clock Delay      (SCD):    2.575ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.178ns (routing 0.489ns, distribution 1.689ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.441ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          2.178     2.575    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y2          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y2          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[8])
                                                      0.423     2.998 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/DOUTADOUT[8]
                         net (fo=1, routed)           1.213     4.211    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[9]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.793     4.122    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.189     4.311    
                         clock uncertainty           -0.035     4.276    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[9])
                                                      0.271     4.547    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.547    
                         arrival time                          -4.211    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[79]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.400ns (25.381%)  route 1.176ns (74.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.122ns = ( 4.122 - 2.000 ) 
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.179ns (routing 0.489ns, distribution 1.690ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.441ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          2.179     2.576    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[7])
                                                      0.400     2.976 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[7]
                         net (fo=1, routed)           1.176     4.152    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[79]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[79]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.793     4.122    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.189     4.311    
                         clock uncertainty           -0.035     4.276    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[79])
                                                      0.215     4.491    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.491    
                         arrival time                          -4.152    
  -------------------------------------------------------------------
                         slack                                  0.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[62]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.137ns (37.127%)  route 0.232ns (62.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.961ns (routing 0.252ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.289ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.961     1.079    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y3          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y3          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTPBDOUTP[0])
                                                      0.137     1.216 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/DOUTPBDOUTP[0]
                         net (fo=1, routed)           0.232     1.448    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[62]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[62]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.089     1.254    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.146     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[62])
                                                      0.309     1.417    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[127]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.135ns (40.541%)  route 0.198ns (59.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.960ns (routing 0.252ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.289ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.960     1.078    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y15         RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y15         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.135     1.213 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/DOUTBDOUT[1]
                         net (fo=1, routed)           0.198     1.411    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[127]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[127]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.089     1.254    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.146     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[127])
                                                      0.272     1.380    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[27]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.143ns (38.753%)  route 0.226ns (61.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.958ns (routing 0.252ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.289ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.958     1.076    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[24])
                                                      0.143     1.219 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTADOUT[24]
                         net (fo=1, routed)           0.226     1.445    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[27]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[27]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.089     1.254    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.146     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[27])
                                                      0.305     1.413    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[106]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.144ns (38.400%)  route 0.231ns (61.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.960ns (routing 0.252ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.289ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.960     1.078    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[31])
                                                      0.144     1.222 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[31]
                         net (fo=1, routed)           0.231     1.453    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[106]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[106]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.089     1.254    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.146     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[106])
                                                      0.312     1.420    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[84]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.143ns (38.649%)  route 0.227ns (61.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.960ns (routing 0.252ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.289ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.960     1.078    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[11])
                                                      0.143     1.221 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[11]
                         net (fo=1, routed)           0.227     1.448    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[84]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[84]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.089     1.254    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.146     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[84])
                                                      0.306     1.414    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[100]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.143ns (36.573%)  route 0.248ns (63.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.960ns (routing 0.252ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.289ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.960     1.078    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[25])
                                                      0.143     1.221 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[25]
                         net (fo=1, routed)           0.248     1.469    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[100]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[100]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.089     1.254    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.146     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[100])
                                                      0.327     1.435    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[138]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.138ns (35.476%)  route 0.251ns (64.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.958ns (routing 0.252ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.289ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.958     1.076    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[27])
                                                      0.138     1.214 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTBDOUT[27]
                         net (fo=1, routed)           0.251     1.465    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[138]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[138]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.089     1.254    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.146     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[138])
                                                      0.323     1.431    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[18]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.134ns (37.746%)  route 0.221ns (62.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.956ns (routing 0.252ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.289ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.956     1.074    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y9          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y9          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.134     1.208 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/DOUTBDOUT[0]
                         net (fo=1, routed)           0.221     1.429    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[18]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[18]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.089     1.254    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.146     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[18])
                                                      0.286     1.394    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[133]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.137ns (33.496%)  route 0.272ns (66.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.958ns (routing 0.252ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.289ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.958     1.076    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[23])
                                                      0.137     1.213 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTBDOUT[23]
                         net (fo=1, routed)           0.272     1.485    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[133]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[133]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.089     1.254    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.146     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[133])
                                                      0.339     1.447    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[3]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.138ns (37.500%)  route 0.230ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.958ns (routing 0.252ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.289ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          0.958     1.076    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.138     1.214 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTADOUT[3]
                         net (fo=1, routed)           0.230     1.444    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[3]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.089     1.254    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.146     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[3])
                                                      0.297     1.405    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[3]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                           Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/CORECLK                  n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Min Period        n/a     PCIE_3_1/CORECLKMICOMPLETIONRAML  n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
Min Period        n/a     PCIE_3_1/CORECLKMICOMPLETIONRAMU  n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
Min Period        n/a     PCIE_3_1/CORECLKMIREPLAYRAM       n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
Min Period        n/a     PCIE_3_1/CORECLKMIREQUESTRAM      n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREQUESTRAM
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y9    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y9    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y10   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y9    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y13   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y13   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y14   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB36_X8Y9    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB36_X8Y10   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y2    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y2    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y4    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y11   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y14   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y15   pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y2    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y4    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y9    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
Max Skew          Fast    PCIE_3_1/CORECLK                  PCIE_3_1/PIPECLK  0.374         0.196       0.178      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Fast    PCIE_3_1/CORECLK                  PCIE_3_1/USERCLK  0.374         0.189       0.185      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/CORECLK                  PCIE_3_1/PIPECLK  0.609         0.287       0.322      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/CORECLK                  PCIE_3_1/USERCLK  0.609         0.284       0.325      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  mcap_clk
  To Clock:  mcap_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pcie3_ultrascale_inst/inst/gt_top_i/bufg_mcap_clk/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     PCIE_3_1/MCAPCLK  n/a            8.000         8.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MCAPCLK



---------------------------------------------------------------------------------------------------
From Clock:  pcie_user_clk
  To Clock:  pcie_user_clk

Setup :         5932  Failing Endpoints,  Worst Slack       -0.907ns,  Total Violation    -1530.483ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.907ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_finish_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_10_bram_1/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.828ns (20.289%)  route 3.253ns (79.711%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 6.187 - 4.000 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.307ns (routing 0.501ns, distribution 1.806ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.452ns, distribution 1.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.307     2.704    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/user_clk
    SLICE_X62Y92         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_finish_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.820 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_finish_ptr_reg_reg[1]/Q
                         net (fo=71, routed)          0.372     3.192    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_queue_reg_r1_0_31_0_13/ADDRF1
    SLICE_X62Y91         RAMD32 (Prop_F5LUT_SLICEM_RADR1_O)
                                                      0.208     3.400 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_queue_reg_r1_0_31_0_13/RAMF/O
                         net (fo=6, routed)           0.375     3.775    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_next9[10]
    SLICE_X63Y91         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     3.846 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_53__0/O
                         net (fo=1, routed)           0.294     4.140    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_53__0_n_0
    SLICE_X63Y93         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     4.255 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_14__3/O
                         net (fo=1, routed)           0.217     4.472    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_14__3_n_0
    SLICE_X61Y93         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.115     4.587 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_4__3/O
                         net (fo=38, routed)          0.262     4.849    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_4__3_n_0
    SLICE_X61Y97         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.132     4.981 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_addr_pipeline_reg[0][12]_i_1__4/O
                         net (fo=8, routed)           0.243     5.224    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_addr_pipeline_reg[0][12]_i_1__4_n_0
    SLICE_X61Y101        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.071     5.295 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_0_bram_1_i_3__0/O
                         net (fo=14, routed)          1.490     6.785    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_0_bram_1_i_3__0_n_0
    RAMB36_X9Y17         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_10_bram_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.858     6.187    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/user_clk
    RAMB36_X9Y17         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_10_bram_1/CLKBWRCLK
                         clock pessimism              0.188     6.375    
                         clock uncertainty           -0.035     6.340    
    RAMB36_X9Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     5.878    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_10_bram_1
  -------------------------------------------------------------------
                         required time                          5.878    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                 -0.907    

Slack (VIOLATED) :        -0.891ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_finish_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_10_bram_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.736ns (18.915%)  route 3.155ns (81.085%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.194ns = ( 6.194 - 4.000 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.307ns (routing 0.501ns, distribution 1.806ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.452ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.307     2.704    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/user_clk
    SLICE_X62Y92         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_finish_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.820 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_finish_ptr_reg_reg[1]/Q
                         net (fo=71, routed)          0.372     3.192    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_queue_reg_r1_0_31_0_13/ADDRF1
    SLICE_X62Y91         RAMD32 (Prop_F5LUT_SLICEM_RADR1_O)
                                                      0.208     3.400 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_queue_reg_r1_0_31_0_13/RAMF/O
                         net (fo=6, routed)           0.375     3.775    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_next9[10]
    SLICE_X63Y91         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     3.846 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_53__0/O
                         net (fo=1, routed)           0.294     4.140    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_53__0_n_0
    SLICE_X63Y93         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     4.255 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_14__3/O
                         net (fo=1, routed)           0.217     4.472    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_14__3_n_0
    SLICE_X61Y93         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.115     4.587 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_4__3/O
                         net (fo=38, routed)          0.259     4.846    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_4__3_n_0
    SLICE_X61Y98         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.040     4.886 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_addr_pipeline_reg[0][11]_i_2__4/O
                         net (fo=36, routed)          0.542     5.428    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_addr_pipeline_reg[0][11]_i_2__4_n_0
    SLICE_X73Y96         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.071     5.499 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_7_bram_0_i_10__0/O
                         net (fo=24, routed)          1.096     6.595    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_7_bram_0_i_10__0_n_0
    RAMB36_X9Y16         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_10_bram_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.865     6.194    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/user_clk
    RAMB36_X9Y16         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_10_bram_0/CLKBWRCLK
                         clock pessimism              0.188     6.382    
                         clock uncertainty           -0.035     6.347    
    RAMB36_X9Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.643     5.704    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_10_bram_0
  -------------------------------------------------------------------
                         required time                          5.704    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                 -0.891    

Slack (VIOLATED) :        -0.865ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_finish_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_9_bram_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.736ns (18.984%)  route 3.141ns (81.016%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 6.206 - 4.000 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.307ns (routing 0.501ns, distribution 1.806ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.452ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.307     2.704    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/user_clk
    SLICE_X62Y92         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_finish_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.820 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_finish_ptr_reg_reg[1]/Q
                         net (fo=71, routed)          0.372     3.192    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_queue_reg_r1_0_31_0_13/ADDRF1
    SLICE_X62Y91         RAMD32 (Prop_F5LUT_SLICEM_RADR1_O)
                                                      0.208     3.400 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_queue_reg_r1_0_31_0_13/RAMF/O
                         net (fo=6, routed)           0.375     3.775    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_next9[10]
    SLICE_X63Y91         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     3.846 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_53__0/O
                         net (fo=1, routed)           0.294     4.140    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_53__0_n_0
    SLICE_X63Y93         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     4.255 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_14__3/O
                         net (fo=1, routed)           0.217     4.472    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_14__3_n_0
    SLICE_X61Y93         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.115     4.587 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_4__3/O
                         net (fo=38, routed)          0.259     4.846    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_4__3_n_0
    SLICE_X61Y98         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.040     4.886 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_addr_pipeline_reg[0][11]_i_2__4/O
                         net (fo=36, routed)          0.542     5.428    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_addr_pipeline_reg[0][11]_i_2__4_n_0
    SLICE_X73Y96         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.071     5.499 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_7_bram_0_i_10__0/O
                         net (fo=24, routed)          1.082     6.581    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_7_bram_0_i_10__0_n_0
    RAMB36_X9Y21         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_9_bram_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.877     6.206    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/user_clk
    RAMB36_X9Y21         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_9_bram_1/CLKBWRCLK
                         clock pessimism              0.188     6.394    
                         clock uncertainty           -0.035     6.359    
    RAMB36_X9Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.643     5.716    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_9_bram_1
  -------------------------------------------------------------------
                         required time                          5.716    
                         arrival time                          -6.581    
  -------------------------------------------------------------------
                         slack                                 -0.865    

Slack (VIOLATED) :        -0.860ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_finish_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_10_bram_0/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.800ns (19.797%)  route 3.241ns (80.203%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.194ns = ( 6.194 - 4.000 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.307ns (routing 0.501ns, distribution 1.806ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.452ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.307     2.704    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/user_clk
    SLICE_X62Y92         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_finish_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.820 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_finish_ptr_reg_reg[1]/Q
                         net (fo=71, routed)          0.372     3.192    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_queue_reg_r1_0_31_0_13/ADDRF1
    SLICE_X62Y91         RAMD32 (Prop_F5LUT_SLICEM_RADR1_O)
                                                      0.208     3.400 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_queue_reg_r1_0_31_0_13/RAMF/O
                         net (fo=6, routed)           0.375     3.775    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_next9[10]
    SLICE_X63Y91         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     3.846 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_53__0/O
                         net (fo=1, routed)           0.294     4.140    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_53__0_n_0
    SLICE_X63Y93         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     4.255 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_14__3/O
                         net (fo=1, routed)           0.217     4.472    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_14__3_n_0
    SLICE_X61Y93         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.115     4.587 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_4__3/O
                         net (fo=38, routed)          0.262     4.849    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_4__3_n_0
    SLICE_X61Y97         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.132     4.981 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_addr_pipeline_reg[0][12]_i_1__4/O
                         net (fo=8, routed)           0.258     5.239    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_addr_pipeline_reg[0][12]_i_1__4_n_0
    SLICE_X62Y99         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.043     5.282 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_0_bram_0_i_2__4/O
                         net (fo=14, routed)          1.463     6.745    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_0_bram_0_i_2__4_n_0
    RAMB36_X9Y16         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_10_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.865     6.194    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/user_clk
    RAMB36_X9Y16         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_10_bram_0/CLKBWRCLK
                         clock pessimism              0.188     6.382    
                         clock uncertainty           -0.035     6.347    
    RAMB36_X9Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     5.885    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_10_bram_0
  -------------------------------------------------------------------
                         required time                          5.885    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                 -0.860    

Slack (VIOLATED) :        -0.860ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_finish_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_0_bram_3/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 0.828ns (17.860%)  route 3.808ns (82.140%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 6.772 - 4.000 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.307ns (routing 0.501ns, distribution 1.806ns)
  Clock Net Delay (Destination): 2.443ns (routing 0.452ns, distribution 1.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.307     2.704    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/user_clk
    SLICE_X62Y92         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_finish_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.820 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_finish_ptr_reg_reg[1]/Q
                         net (fo=71, routed)          0.372     3.192    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_queue_reg_r1_0_31_0_13/ADDRF1
    SLICE_X62Y91         RAMD32 (Prop_F5LUT_SLICEM_RADR1_O)
                                                      0.208     3.400 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_queue_reg_r1_0_31_0_13/RAMF/O
                         net (fo=6, routed)           0.375     3.775    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_next9[10]
    SLICE_X63Y91         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     3.846 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_53__0/O
                         net (fo=1, routed)           0.294     4.140    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_53__0_n_0
    SLICE_X63Y93         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     4.255 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_14__3/O
                         net (fo=1, routed)           0.217     4.472    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_14__3_n_0
    SLICE_X61Y93         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.115     4.587 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_4__3/O
                         net (fo=38, routed)          0.262     4.849    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_4__3_n_0
    SLICE_X61Y97         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.132     4.981 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_addr_pipeline_reg[0][12]_i_1__4/O
                         net (fo=8, routed)           0.248     5.229    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_addr_pipeline_reg[0][12]_i_1__4_n_0
    SLICE_X61Y102        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.071     5.300 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_0_bram_3_i_3__0/O
                         net (fo=14, routed)          2.040     7.340    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_0_bram_3_i_3__0_n_0
    RAMB36_X1Y23         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_0_bram_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.443     6.772    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/user_clk
    RAMB36_X1Y23         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_0_bram_3/CLKBWRCLK
                         clock pessimism              0.206     6.978    
                         clock uncertainty           -0.035     6.942    
    RAMB36_X1Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     6.480    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_0_bram_3
  -------------------------------------------------------------------
                         required time                          6.480    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                 -0.860    

Slack (VIOLATED) :        -0.847ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_finish_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_0_bram_0/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.800ns (17.312%)  route 3.821ns (82.688%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 6.770 - 4.000 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.307ns (routing 0.501ns, distribution 1.806ns)
  Clock Net Delay (Destination): 2.441ns (routing 0.452ns, distribution 1.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.307     2.704    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/user_clk
    SLICE_X62Y92         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_finish_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.820 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_finish_ptr_reg_reg[1]/Q
                         net (fo=71, routed)          0.372     3.192    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_queue_reg_r1_0_31_0_13/ADDRF1
    SLICE_X62Y91         RAMD32 (Prop_F5LUT_SLICEM_RADR1_O)
                                                      0.208     3.400 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_queue_reg_r1_0_31_0_13/RAMF/O
                         net (fo=6, routed)           0.375     3.775    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_next9[10]
    SLICE_X63Y91         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     3.846 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_53__0/O
                         net (fo=1, routed)           0.294     4.140    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_53__0_n_0
    SLICE_X63Y93         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     4.255 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_14__3/O
                         net (fo=1, routed)           0.217     4.472    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_14__3_n_0
    SLICE_X61Y93         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.115     4.587 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_4__3/O
                         net (fo=38, routed)          0.262     4.849    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_4__3_n_0
    SLICE_X61Y97         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.132     4.981 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_addr_pipeline_reg[0][12]_i_1__4/O
                         net (fo=8, routed)           0.258     5.239    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_addr_pipeline_reg[0][12]_i_1__4_n_0
    SLICE_X62Y99         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.043     5.282 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_0_bram_0_i_2__4/O
                         net (fo=14, routed)          2.043     7.325    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_0_bram_0_i_2__4_n_0
    RAMB36_X1Y20         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_0_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.441     6.770    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/user_clk
    RAMB36_X1Y20         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_0_bram_0/CLKBWRCLK
                         clock pessimism              0.206     6.976    
                         clock uncertainty           -0.035     6.940    
    RAMB36_X1Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     6.478    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_0_bram_0
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -7.325    
  -------------------------------------------------------------------
                         slack                                 -0.847    

Slack (VIOLATED) :        -0.843ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_finish_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_9_bram_3/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.736ns (19.127%)  route 3.112ns (80.873%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 6.199 - 4.000 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.307ns (routing 0.501ns, distribution 1.806ns)
  Clock Net Delay (Destination): 1.870ns (routing 0.452ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.307     2.704    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/user_clk
    SLICE_X62Y92         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_finish_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.820 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_finish_ptr_reg_reg[1]/Q
                         net (fo=71, routed)          0.372     3.192    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_queue_reg_r1_0_31_0_13/ADDRF1
    SLICE_X62Y91         RAMD32 (Prop_F5LUT_SLICEM_RADR1_O)
                                                      0.208     3.400 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_queue_reg_r1_0_31_0_13/RAMF/O
                         net (fo=6, routed)           0.375     3.775    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_next9[10]
    SLICE_X63Y91         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     3.846 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_53__0/O
                         net (fo=1, routed)           0.294     4.140    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_53__0_n_0
    SLICE_X63Y93         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     4.255 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_14__3/O
                         net (fo=1, routed)           0.217     4.472    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_14__3_n_0
    SLICE_X61Y93         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.115     4.587 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_4__3/O
                         net (fo=38, routed)          0.259     4.846    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_4__3_n_0
    SLICE_X61Y98         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.040     4.886 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_addr_pipeline_reg[0][11]_i_2__4/O
                         net (fo=36, routed)          0.542     5.428    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_addr_pipeline_reg[0][11]_i_2__4_n_0
    SLICE_X73Y96         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.071     5.499 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_7_bram_0_i_10__0/O
                         net (fo=24, routed)          1.053     6.552    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_7_bram_0_i_10__0_n_0
    RAMB36_X9Y23         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_9_bram_3/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.870     6.199    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/user_clk
    RAMB36_X9Y23         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_9_bram_3/CLKBWRCLK
                         clock pessimism              0.188     6.387    
                         clock uncertainty           -0.035     6.352    
    RAMB36_X9Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.643     5.709    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_9_bram_3
  -------------------------------------------------------------------
                         required time                          5.709    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                 -0.843    

Slack (VIOLATED) :        -0.831ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_finish_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_10_bram_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.736ns (19.247%)  route 3.088ns (80.753%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 6.187 - 4.000 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.307ns (routing 0.501ns, distribution 1.806ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.452ns, distribution 1.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.307     2.704    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/user_clk
    SLICE_X62Y92         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_finish_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.820 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_finish_ptr_reg_reg[1]/Q
                         net (fo=71, routed)          0.372     3.192    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_queue_reg_r1_0_31_0_13/ADDRF1
    SLICE_X62Y91         RAMD32 (Prop_F5LUT_SLICEM_RADR1_O)
                                                      0.208     3.400 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_queue_reg_r1_0_31_0_13/RAMF/O
                         net (fo=6, routed)           0.375     3.775    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_next9[10]
    SLICE_X63Y91         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     3.846 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_53__0/O
                         net (fo=1, routed)           0.294     4.140    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_53__0_n_0
    SLICE_X63Y93         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     4.255 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_14__3/O
                         net (fo=1, routed)           0.217     4.472    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_14__3_n_0
    SLICE_X61Y93         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.115     4.587 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_4__3/O
                         net (fo=38, routed)          0.259     4.846    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_req_pipe_reg[0]_i_4__3_n_0
    SLICE_X61Y98         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.040     4.886 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_addr_pipeline_reg[0][11]_i_2__4/O
                         net (fo=36, routed)          0.542     5.428    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_addr_pipeline_reg[0][11]_i_2__4_n_0
    SLICE_X73Y96         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.071     5.499 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_7_bram_0_i_10__0/O
                         net (fo=24, routed)          1.029     6.528    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_7_bram_0_i_10__0_n_0
    RAMB36_X9Y17         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_10_bram_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.858     6.187    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/user_clk
    RAMB36_X9Y17         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_10_bram_1/CLKBWRCLK
                         clock pessimism              0.188     6.375    
                         clock uncertainty           -0.035     6.340    
    RAMB36_X9Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.643     5.697    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_10_bram_1
  -------------------------------------------------------------------
                         required time                          5.697    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                 -0.831    

Slack (VIOLATED) :        -0.830ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/queue_ram_read_data_pipeline_reg_reg[4][59]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/queue_ram_reg_7_bram_1/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 1.065ns (26.539%)  route 2.948ns (73.461%))
  Logic Levels:           7  (CARRY8=2 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 6.712 - 4.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.639ns (routing 0.501ns, distribution 2.138ns)
  Clock Net Delay (Destination): 2.383ns (routing 0.452ns, distribution 1.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.639     3.036    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/user_clk
    SLICE_X25Y103        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/queue_ram_read_data_pipeline_reg_reg[4][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.150 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/queue_ram_read_data_pipeline_reg_reg[4][59]/Q
                         net (fo=45, routed)          0.363     3.513    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/op_table_queue_ptr_reg_r2_0_31_0_13/ADDRA3
    SLICE_X29Y103        RAMD32 (Prop_A5LUT_SLICEM_RADR3_O)
                                                      0.138     3.651 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/op_table_queue_ptr_reg_r2_0_31_0_13/RAMA/O
                         net (fo=7, routed)           0.414     4.065    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/queue_full_active2[0]
    SLICE_X29Y101        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.364     4.429 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/m_axis_enqueue_resp_full_reg_reg_i_18/CO[7]
                         net (fo=1, routed)           0.027     4.456    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/m_axis_enqueue_resp_full_reg_reg_i_18_n_0
    SLICE_X29Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.136     4.592 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/m_axis_enqueue_resp_full_reg_reg_i_19/O[6]
                         net (fo=1, routed)           0.404     4.996    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/queue_full_active1[14]
    SLICE_X27Y100        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.115     5.111 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/m_axis_enqueue_resp_full_reg_i_23/O
                         net (fo=2, routed)           0.213     5.324    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/m_axis_enqueue_resp_full_reg_i_23_n_0
    SLICE_X27Y97         LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     5.439 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/m_axis_enqueue_resp_full_reg_i_6/O
                         net (fo=1, routed)           0.141     5.580    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/m_axis_enqueue_resp_full_reg_i_6_n_0
    SLICE_X26Y96         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.043     5.623 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/m_axis_enqueue_resp_full_reg_i_2/O
                         net (fo=6, routed)           1.072     6.695    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/queue_full
    SLICE_X22Y27         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040     6.735 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/queue_ram_reg_7_bram_1_i_1__0/O
                         net (fo=4, routed)           0.314     7.049    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/queue_ram_reg_7_bram_1_i_1__0_n_0
    RAMB36_X2Y5          RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/queue_ram_reg_7_bram_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.383     6.712    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/user_clk
    RAMB36_X2Y5          RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/queue_ram_reg_7_bram_1/CLKARDCLK
                         clock pessimism              0.131     6.843    
                         clock uncertainty           -0.035     6.808    
    RAMB36_X2Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.589     6.219    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/queue_ram_reg_7_bram_1
  -------------------------------------------------------------------
                         required time                          6.219    
                         arrival time                          -7.049    
  -------------------------------------------------------------------
                         slack                                 -0.830    

Slack (VIOLATED) :        -0.830ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_read_data_pipeline_reg_reg[4][60]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_7_bram_3/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.263ns (31.894%)  route 2.697ns (68.106%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 6.219 - 4.000 ) 
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.256ns (routing 0.501ns, distribution 1.755ns)
  Clock Net Delay (Destination): 1.890ns (routing 0.452ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.256     2.653    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/user_clk
    SLICE_X73Y90         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_read_data_pipeline_reg_reg[4][60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     2.767 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_read_data_pipeline_reg_reg[4][60]/Q
                         net (fo=50, routed)          0.486     3.253    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_queue_ptr_reg_r2_0_31_0_13/ADDRA4
    SLICE_X67Y90         RAMD32 (Prop_A5LUT_SLICEM_RADR4_O)
                                                      0.095     3.348 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/op_table_queue_ptr_reg_r2_0_31_0_13/RAMA/O
                         net (fo=7, routed)           0.474     3.822    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_full_active2[0]
    SLICE_X71Y89         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.115     3.937 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/m_axis_enqueue_resp_full_reg_i_50__0/O
                         net (fo=1, routed)           0.000     3.937    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/m_axis_enqueue_resp_full_reg_i_50__0_n_0
    SLICE_X71Y89         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.350     4.287 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/m_axis_enqueue_resp_full_reg_reg_i_18__0/CO[7]
                         net (fo=1, routed)           0.040     4.327    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/m_axis_enqueue_resp_full_reg_reg_i_18__0_n_0
    SLICE_X71Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.186     4.513 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/m_axis_enqueue_resp_full_reg_reg_i_19__0/O[7]
                         net (fo=1, routed)           0.232     4.745    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_full_active1[15]
    SLICE_X72Y90         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.191     4.936 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/m_axis_enqueue_resp_full_reg_i_24__1/O
                         net (fo=2, routed)           0.144     5.080    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/m_axis_enqueue_resp_full_reg_i_24__1_n_0
    SLICE_X73Y90         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     5.212 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/m_axis_enqueue_resp_full_reg_i_6__1/O
                         net (fo=1, routed)           0.290     5.502    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/m_axis_enqueue_resp_full_reg_i_6__1_n_0
    SLICE_X74Y89         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     5.542 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/m_axis_enqueue_resp_full_reg_i_2__1/O
                         net (fo=6, routed)           0.429     5.971    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_full
    SLICE_X76Y97         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     6.011 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_7_bram_3_i_1__0/O
                         net (fo=4, routed)           0.602     6.613    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_7_bram_3_i_1__0_n_0
    RAMB36_X8Y19         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_7_bram_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.890     6.219    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/user_clk
    RAMB36_X8Y19         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_7_bram_3/CLKARDCLK
                         clock pessimism              0.188     6.407    
                         clock uncertainty           -0.035     6.372    
    RAMB36_X8Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.589     5.783    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_7_bram_3
  -------------------------------------------------------------------
                         required time                          5.783    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                 -0.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_data_pipe_reg_reg[243]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[0].out_fifo_wr_cmd_data_reg_0_31_238_251/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.048ns (32.653%)  route 0.099ns (67.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      1.074ns (routing 0.263ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.301ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.074     1.192    core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/user_clk
    SLICE_X52Y14         FDRE                                         r  core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_data_pipe_reg_reg[243]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.240 r  core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_data_pipe_reg_reg[243]/Q
                         net (fo=1, routed)           0.099     1.339    core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[0].out_fifo_wr_cmd_data_reg_0_31_238_251/DIC1
    SLICE_X52Y16         RAMD32                                       r  core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[0].out_fifo_wr_cmd_data_reg_0_31_238_251/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.274     1.439    core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[0].out_fifo_wr_cmd_data_reg_0_31_238_251/WCLK
    SLICE_X52Y16         RAMD32                                       r  core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[0].out_fifo_wr_cmd_data_reg_0_31_238_251/RAMC_D1/CLK
                         clock pessimism             -0.192     1.247    
    SLICE_X52Y16         RAMD32 (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.062     1.309    core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[0].out_fifo_wr_cmd_data_reg_0_31_238_251/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/out_tlp_hdr_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/m_axis_rq_tdata_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.064ns (43.537%)  route 0.083ns (56.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      0.997ns (routing 0.263ns, distribution 0.734ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.301ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       0.997     1.115    core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/user_clk
    SLICE_X80Y52         FDRE                                         r  core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/out_tlp_hdr_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y52         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.164 r  core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/out_tlp_hdr_reg_reg[20]/Q
                         net (fo=1, routed)           0.067     1.231    core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/rd_req_fifo_inst/m_axis_rq_tdata_reg_reg[83][18]
    SLICE_X80Y51         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.015     1.246 r  core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/rd_req_fifo_inst/m_axis_rq_tdata_reg[20]_i_1/O
                         net (fo=1, routed)           0.016     1.262    core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/out_tlp_data[20]
    SLICE_X80Y51         FDRE                                         r  core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/m_axis_rq_tdata_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.193     1.358    core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/user_clk
    SLICE_X80Y51         FDRE                                         r  core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/m_axis_rq_tdata_reg_reg[20]/C
                         clock pessimism             -0.182     1.176    
    SLICE_X80Y51         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.232    core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/m_axis_rq_tdata_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/m_axis_pipe_reg_reg[2][115]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/ingress_inst/rx_hash_data_fifo/mem_reg_1/DINBDIN[20]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.342ns
    Source Clock Delay      (SCD):    1.059ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      0.941ns (routing 0.263ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.301ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       0.941     1.059    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/user_clk
    SLICE_X89Y220        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/m_axis_pipe_reg_reg[2][115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y220        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.107 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/m_axis_pipe_reg_reg[2][115]/Q
                         net (fo=1, routed)           0.139     1.246    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/ingress_inst/rx_hash_data_fifo/Q[115]
    RAMB36_X9Y44         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/ingress_inst/rx_hash_data_fifo/mem_reg_1/DINBDIN[20]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.177     1.342    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/ingress_inst/rx_hash_data_fifo/user_clk
    RAMB36_X9Y44         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/ingress_inst/rx_hash_data_fifo/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.156     1.186    
    RAMB36_X9Y44         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[20])
                                                      0.029     1.215    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/ingress_inst/rx_hash_data_fifo/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/m_ifaces[5].fifo_wr_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/m_ifaces[5].fifo_wr_ptr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.063ns (40.385%)  route 0.093ns (59.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.067ns (routing 0.263ns, distribution 0.804ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.301ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.067     1.185    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/user_clk
    SLICE_X50Y102        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/m_ifaces[5].fifo_wr_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.233 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/m_ifaces[5].fifo_wr_ptr_reg_reg[4]/Q
                         net (fo=3, routed)           0.079     1.312    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/m_ifaces[5].fifo_wr_ptr_reg_reg__0[4]
    SLICE_X49Y101        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.015     1.327 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/m_ifaces[5].fifo_wr_ptr_reg[5]_i_2/O
                         net (fo=1, routed)           0.014     1.341    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/p_0_in__12[5]
    SLICE_X49Y101        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/m_ifaces[5].fifo_wr_ptr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.245     1.410    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/user_clk
    SLICE_X49Y101        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/m_ifaces[5].fifo_wr_ptr_reg_reg[5]/C
                         clock pessimism             -0.156     1.254    
    SLICE_X49Y101        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.310    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/m_ifaces[5].fifo_wr_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/m_ifaces[1].fifo_wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/m_ifaces[1].fifo_wr_ptr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.064ns (38.095%)  route 0.104ns (61.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      0.936ns (routing 0.263ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.301ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       0.936     1.054    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/user_clk
    SLICE_X89Y89         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/m_ifaces[1].fifo_wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.103 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/m_ifaces[1].fifo_wr_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           0.088     1.191    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/m_ifaces[1].fifo_wr_ptr_reg_reg__0[1]
    SLICE_X89Y90         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.015     1.206 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/m_ifaces[1].fifo_wr_ptr_reg[5]_i_2__1/O
                         net (fo=1, routed)           0.016     1.222    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/p_0_in__4[5]
    SLICE_X89Y90         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/m_ifaces[1].fifo_wr_ptr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.120     1.285    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/user_clk
    SLICE_X89Y90         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/m_ifaces[1].fifo_wr_ptr_reg_reg[5]/C
                         clock pessimism             -0.150     1.135    
    SLICE_X89Y90         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.191    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/axil_crossbar_inst/axil_crossbar_wr_inst/m_ifaces[1].fifo_wr_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/wr_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/wr_ptr_commit_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.063ns (40.127%)  route 0.094ns (59.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.259ns (routing 0.263ns, distribution 0.996ns)
  Clock Net Delay (Destination): 1.475ns (routing 0.301ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.259     1.377    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/user_clk
    SLICE_X22Y192        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/wr_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y192        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.425 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/wr_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.082     1.507    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/wr_ptr_reg[3]
    SLICE_X23Y193        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.015     1.522 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/wr_ptr_commit_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.012     1.534    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/wr_ptr_commit_reg[3]
    SLICE_X23Y193        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/wr_ptr_commit_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.475     1.640    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/user_clk
    SLICE_X23Y193        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/wr_ptr_commit_reg_reg[3]/C
                         clock pessimism             -0.193     1.447    
    SLICE_X23Y193        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.503    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/wr_ptr_commit_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/m_axis_pipe_reg_reg[2][29]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_hash_data_fifo/mem_reg_0/DINADIN[29]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.049ns (15.705%)  route 0.263ns (84.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.960ns (routing 0.263ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.301ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       0.960     1.078    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/user_clk
    SLICE_X77Y178        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/m_axis_pipe_reg_reg[2][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y178        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.127 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/m_axis_pipe_reg_reg[2][29]/Q
                         net (fo=4, routed)           0.263     1.390    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_hash_data_fifo/Q[29]
    RAMB36_X7Y37         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_hash_data_fifo/mem_reg_0/DINADIN[29]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.250     1.415    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_hash_data_fifo/user_clk
    RAMB36_X7Y37         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_hash_data_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.085     1.330    
    RAMB36_X7Y37         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[29])
                                                      0.029     1.359    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_hash_data_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ctrl_mem_rd_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[1].ctrl_rd_sop_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.063ns (42.857%)  route 0.084ns (57.143%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.044ns (routing 0.263ns, distribution 0.781ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.301ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.044     1.162    core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/user_clk
    SLICE_X72Y6          FDRE                                         r  core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ctrl_mem_rd_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y6          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.210 r  core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ctrl_mem_rd_addr_reg_reg[11]/Q
                         net (fo=2, routed)           0.072     1.282    core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[1].seg_mem_sop_reg_r1_0_63_0_0/DPRA5
    SLICE_X72Y7          RAMD64E (Prop_E6LUT_SLICEM_RADR5_O)
                                                      0.015     1.297 r  core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[1].seg_mem_sop_reg_r1_0_63_0_0/DP/O
                         net (fo=1, routed)           0.012     1.309    core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[1].seg_mem_sop_reg_r1_0_63_0_0_n_0
    SLICE_X72Y7          FDRE                                         r  core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[1].ctrl_rd_sop_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.244     1.409    core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/user_clk
    SLICE_X72Y7          FDRE                                         r  core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[1].ctrl_rd_sop_reg_reg/C
                         clock pessimism             -0.187     1.222    
    SLICE_X72Y7          FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.278    core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[1].ctrl_rd_sop_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_data_pipe_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[0].out_fifo_wr_cmd_data_reg_0_31_14_27/RAMF_D1/I
                            (rising edge-triggered cell RAMD32 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.048ns (30.968%)  route 0.107ns (69.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      1.087ns (routing 0.263ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.301ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.087     1.205    core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/user_clk
    SLICE_X51Y11         FDRE                                         r  core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_data_pipe_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.253 r  core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_data_pipe_reg_reg[25]/Q
                         net (fo=1, routed)           0.107     1.360    core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[0].out_fifo_wr_cmd_data_reg_0_31_14_27/DIF1
    SLICE_X50Y10         RAMD32                                       r  core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[0].out_fifo_wr_cmd_data_reg_0_31_14_27/RAMF_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.294     1.459    core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[0].out_fifo_wr_cmd_data_reg_0_31_14_27/WCLK
    SLICE_X50Y10         RAMD32                                       r  core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[0].out_fifo_wr_cmd_data_reg_0_31_14_27/RAMF_D1/CLK
                         clock pessimism             -0.192     1.267    
    SLICE_X50Y10         RAMD32 (Hold_F6LUT_SLICEM_CLK_I)
                                                      0.062     1.329    core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[0].out_fifo_wr_cmd_data_reg_0_31_14_27/RAMF_D1
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/desc_op_mux_inst/m_axis_desc_tdata_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/tx_desc_fifo/mem_reg_0/DINADIN[25]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.049ns (23.445%)  route 0.160ns (76.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.197ns (routing 0.263ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.301ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.197     1.315    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/desc_op_mux_inst/user_clk
    SLICE_X48Y44         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/desc_op_mux_inst/m_axis_desc_tdata_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.364 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/desc_op_mux_inst/m_axis_desc_tdata_reg_reg[25]/Q
                         net (fo=2, routed)           0.160     1.524    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/tx_desc_fifo/mem_reg_2_0[25]
    RAMB36_X5Y9          RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/tx_desc_fifo/mem_reg_0/DINADIN[25]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.477     1.642    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/tx_desc_fifo/user_clk
    RAMB36_X5Y9          RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/tx_desc_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.179     1.463    
    RAMB36_X5Y9          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[25])
                                                      0.029     1.492    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/tx_desc_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_user_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O }

Check Type        Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/USERCLK    n/a               4.000         4.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X0Y18   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/queue_ram_reg_2_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X8Y22   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_15_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X5Y50   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/dma_psdpram_rx_inst/genblk1[0].mem_reg_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X8Y23   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_15_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X0Y19   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/queue_ram_reg_2_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X3Y44   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/dma_psdpram_rx_inst/genblk1[0].mem_reg_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X0Y20   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/queue_ram_reg_2_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X7Y19   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_1_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X4Y51   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/dma_psdpram_rx_inst/genblk1[0].mem_reg_reg_10/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X0Y20   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/queue_ram_reg_2_bram_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X0Y20   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/queue_ram_reg_2_bram_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X3Y49   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/dma_psdpram_rx_inst/genblk1[0].mem_reg_reg_11/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X2Y19   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_2_bram_3/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y45   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/dma_client_axis_sink_inst/status_fifo_user_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X5Y12   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/tx_desc_fifo/mem_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X5Y12   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/tx_desc_fifo/mem_reg_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X5Y15   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_4_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X3Y52   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/dma_psdpram_rx_inst/genblk1[0].mem_reg_reg_11/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y24   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_qm_inst/queue_ram_reg_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X8Y22   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_15_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X5Y50   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/dma_psdpram_rx_inst/genblk1[0].mem_reg_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X8Y23   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_15_bram_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X0Y19   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/queue_ram_reg_2_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X3Y44   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/dma_psdpram_rx_inst/genblk1[0].mem_reg_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y20   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst/queue_ram_reg_1_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X2Y14   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/queue_ram_reg_3_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y45   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/dma_client_axis_sink_inst/status_fifo_user_reg_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X3Y30   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst/queue_ram_reg_6_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X5Y4    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/tx_desc_fifo/mem_reg_0/CLKBWRCLK
Max Skew          Fast    PCIE_3_1/USERCLK    PCIE_3_1/CORECLK  0.374         0.257       0.117      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Fast    PCIE_3_1/USERCLK    PCIE_3_1/PIPECLK  0.374         0.239       0.135      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Slow    PCIE_3_1/USERCLK    PCIE_3_1/CORECLK  0.609         0.363       0.246      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Slow    PCIE_3_1/USERCLK    PCIE_3_1/PIPECLK  0.609         0.335       0.274      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  pipe_clk
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.263ns (8.755%)  route 2.741ns (91.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 6.203 - 4.000 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.099ns (routing 0.506ns, distribution 1.593ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.456ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        2.099     2.496    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X97Y17         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y17         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.610 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         1.239     3.849    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X90Y37         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     3.998 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__1/O
                         net (fo=22, routed)          1.502     5.500    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X86Y23         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.874     6.203    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/CLK_PCLK
    SLICE_X86Y23         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[10]/C
                         clock pessimism              0.191     6.394    
                         clock uncertainty           -0.035     6.359    
    SLICE_X86Y23         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     6.275    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          6.275    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.263ns (8.755%)  route 2.741ns (91.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 6.203 - 4.000 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.099ns (routing 0.506ns, distribution 1.593ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.456ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        2.099     2.496    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X97Y17         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y17         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.610 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         1.239     3.849    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X90Y37         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     3.998 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__1/O
                         net (fo=22, routed)          1.502     5.500    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X86Y23         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.874     6.203    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/CLK_PCLK
    SLICE_X86Y23         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[11]/C
                         clock pessimism              0.191     6.394    
                         clock uncertainty           -0.035     6.359    
    SLICE_X86Y23         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     6.275    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          6.275    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.263ns (8.755%)  route 2.741ns (91.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 6.203 - 4.000 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.099ns (routing 0.506ns, distribution 1.593ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.456ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        2.099     2.496    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X97Y17         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y17         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.610 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         1.239     3.849    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X90Y37         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     3.998 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__1/O
                         net (fo=22, routed)          1.502     5.500    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X86Y23         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.874     6.203    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/CLK_PCLK
    SLICE_X86Y23         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[8]/C
                         clock pessimism              0.191     6.394    
                         clock uncertainty           -0.035     6.359    
    SLICE_X86Y23         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     6.275    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          6.275    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.263ns (8.755%)  route 2.741ns (91.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 6.203 - 4.000 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.099ns (routing 0.506ns, distribution 1.593ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.456ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        2.099     2.496    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X97Y17         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y17         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.610 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         1.239     3.849    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X90Y37         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     3.998 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__1/O
                         net (fo=22, routed)          1.502     5.500    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X86Y23         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.874     6.203    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/CLK_PCLK
    SLICE_X86Y23         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[9]/C
                         clock pessimism              0.191     6.394    
                         clock uncertainty           -0.035     6.359    
    SLICE_X86Y23         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     6.275    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          6.275    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 0.263ns (8.784%)  route 2.731ns (91.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.201ns = ( 6.201 - 4.000 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.099ns (routing 0.506ns, distribution 1.593ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.456ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        2.099     2.496    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X97Y17         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y17         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.610 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         1.239     3.849    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X90Y37         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     3.998 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__1/O
                         net (fo=22, routed)          1.492     5.490    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X86Y23         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.872     6.201    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/CLK_PCLK
    SLICE_X86Y23         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[12]/C
                         clock pessimism              0.191     6.392    
                         clock uncertainty           -0.035     6.357    
    SLICE_X86Y23         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.274    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          6.274    
                         arrival time                          -5.490    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 0.263ns (8.784%)  route 2.731ns (91.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.201ns = ( 6.201 - 4.000 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.099ns (routing 0.506ns, distribution 1.593ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.456ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        2.099     2.496    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X97Y17         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y17         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.610 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         1.239     3.849    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X90Y37         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     3.998 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__1/O
                         net (fo=22, routed)          1.492     5.490    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X86Y23         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.872     6.201    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/CLK_PCLK
    SLICE_X86Y23         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[13]/C
                         clock pessimism              0.191     6.392    
                         clock uncertainty           -0.035     6.357    
    SLICE_X86Y23         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     6.274    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          6.274    
                         arrival time                          -5.490    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 0.263ns (8.784%)  route 2.731ns (91.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.201ns = ( 6.201 - 4.000 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.099ns (routing 0.506ns, distribution 1.593ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.456ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        2.099     2.496    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X97Y17         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y17         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.610 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         1.239     3.849    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X90Y37         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     3.998 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__1/O
                         net (fo=22, routed)          1.492     5.490    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X86Y23         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.872     6.201    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/CLK_PCLK
    SLICE_X86Y23         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[14]/C
                         clock pessimism              0.191     6.392    
                         clock uncertainty           -0.035     6.357    
    SLICE_X86Y23         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.083     6.274    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          6.274    
                         arrival time                          -5.490    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 0.263ns (8.784%)  route 2.731ns (91.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.201ns = ( 6.201 - 4.000 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.099ns (routing 0.506ns, distribution 1.593ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.456ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        2.099     2.496    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X97Y17         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y17         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.610 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         1.239     3.849    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X90Y37         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     3.998 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__1/O
                         net (fo=22, routed)          1.492     5.490    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X86Y23         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.872     6.201    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/CLK_PCLK
    SLICE_X86Y23         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[15]/C
                         clock pessimism              0.191     6.392    
                         clock uncertainty           -0.035     6.357    
    SLICE_X86Y23         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083     6.274    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          6.274    
                         arrival time                          -5.490    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_POSTCURSOR_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.299ns (9.973%)  route 2.699ns (90.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.184ns = ( 6.184 - 4.000 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.099ns (routing 0.506ns, distribution 1.593ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.456ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        2.099     2.496    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X97Y17         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y17         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.610 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         1.979     4.589    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[0].phy_txeq_i/D[0]
    SLICE_X96Y53         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     4.774 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__6/O
                         net (fo=19, routed)          0.720     5.494    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__6_n_0
    SLICE_X98Y55         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_POSTCURSOR_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.855     6.184    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[0].phy_txeq_i/CLK_PCLK
    SLICE_X98Y55         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_POSTCURSOR_reg[0]/C
                         clock pessimism              0.192     6.376    
                         clock uncertainty           -0.035     6.340    
    SLICE_X98Y55         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050     6.290    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_POSTCURSOR_reg[0]
  -------------------------------------------------------------------
                         required time                          6.290    
                         arrival time                          -5.494    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.299ns (9.973%)  route 2.699ns (90.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.184ns = ( 6.184 - 4.000 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.099ns (routing 0.506ns, distribution 1.593ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.456ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        2.099     2.496    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X97Y17         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y17         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.610 f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         1.979     4.589    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[0].phy_txeq_i/D[0]
    SLICE_X96Y53         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     4.774 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__6/O
                         net (fo=19, routed)          0.720     5.494    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__6_n_0
    SLICE_X98Y55         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.855     6.184    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[0].phy_txeq_i/CLK_PCLK
    SLICE_X98Y55         FDRE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR_reg[4]/C
                         clock pessimism              0.192     6.376    
                         clock uncertainty           -0.035     6.340    
    SLICE_X98Y55         FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.050     6.290    pcie3_ultrascale_inst/inst/gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR_reg[4]
  -------------------------------------------------------------------
                         required time                          6.290    
                         arrival time                          -5.494    
  -------------------------------------------------------------------
                         slack                                  0.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_compliance_q_reg/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXCTRL1[0]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.048ns (25.397%)  route 0.141ns (74.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    1.062ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.944ns (routing 0.263ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.302ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        0.944     1.062    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X97Y49         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_compliance_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y49         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.110 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_compliance_q_reg/Q
                         net (fo=1, routed)           0.141     1.251    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txctrl1_in[48]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXCTRL1[0]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.042     1.207    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     1.058    
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXCTRL1[0])
                                                      0.163     1.221    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[4]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.048ns (23.881%)  route 0.153ns (76.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.942ns (routing 0.263ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.302ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        0.942     1.060    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X98Y2          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y2          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.108 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[4]/Q
                         net (fo=1, routed)           0.153     1.261    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[4]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.043     1.208    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     1.059    
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[4])
                                                      0.172     1.231    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[14]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.049ns (26.630%)  route 0.135ns (73.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    1.056ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.938ns (routing 0.263ns, distribution 0.675ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.302ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        0.938     1.056    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X99Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y1          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.105 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[14]/Q
                         net (fo=1, routed)           0.135     1.240    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[14]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.043     1.208    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     1.059    
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[14])
                                                      0.150     1.209    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[16]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.049ns (23.902%)  route 0.156ns (76.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    1.056ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.938ns (routing 0.263ns, distribution 0.675ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.302ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        0.938     1.056    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X98Y4          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.105 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[16]/Q
                         net (fo=1, routed)           0.156     1.261    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[16]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[16]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.043     1.208    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     1.059    
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[16])
                                                      0.171     1.230    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[9]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.048ns (26.374%)  route 0.134ns (73.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.937ns (routing 0.263ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.302ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        0.937     1.055    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X98Y4          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.103 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[9]/Q
                         net (fo=1, routed)           0.134     1.237    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[9]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.043     1.208    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     1.059    
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[9])
                                                      0.147     1.206    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[13]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.048ns (25.000%)  route 0.144ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    1.062ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.944ns (routing 0.263ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.302ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        0.944     1.062    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X96Y51         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y51         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.110 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[13]/Q
                         net (fo=1, routed)           0.144     1.254    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[397]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.042     1.207    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     1.058    
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[13])
                                                      0.164     1.222    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXCTRL2[1]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.048ns (22.535%)  route 0.165ns (77.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.920ns (routing 0.263ns, distribution 0.657ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.302ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        0.920     1.038    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/CLK
    SLICE_X98Y34         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y34         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.086 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/Q
                         net (fo=1, routed)           0.165     1.251    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txctrl2_in[17]
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXCTRL2[1]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.029     1.194    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[2]
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     1.045    
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXCTRL2[1])
                                                      0.174     1.219    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[4]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.049ns (23.333%)  route 0.161ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.935ns (routing 0.263ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.302ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        0.935     1.053    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X98Y48         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y48         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.102 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[4]/Q
                         net (fo=1, routed)           0.161     1.263    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[388]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.042     1.207    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     1.058    
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[4])
                                                      0.172     1.230    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[27]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    1.062ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.944ns (routing 0.263ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.302ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        0.944     1.062    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X96Y4          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y4          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.111 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[27]/Q
                         net (fo=1, routed)           0.169     1.280    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[27]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[27]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.043     1.208    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     1.059    
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[27])
                                                      0.187     1.246    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[28]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.048ns (21.918%)  route 0.171ns (78.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.937ns (routing 0.263ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.302ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        0.937     1.055    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X98Y4          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.103 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[28]/Q
                         net (fo=1, routed)           0.171     1.274    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[28]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[28]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.043     1.208    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     1.059    
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[28])
                                                      0.181     1.240    pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pipe_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_3_1/PIPECLK         n/a                      4.000         4.000       0.000      PCIE_3_1_X0Y0       pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y5  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y5  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y6  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y6  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y5  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y5  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y6  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y6  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/CORECLK         0.374         0.244       0.130      PCIE_3_1_X0Y0       pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK         0.374         0.219       0.155      PCIE_3_1_X0Y0       pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    PCIE_3_1/PIPECLK         PCIE_3_1/CORECLK         0.609         0.358       0.251      PCIE_3_1_X0Y0       pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK         0.609         0.327       0.282      PCIE_3_1_X0Y0       pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk
  To Clock:  sfp_mgt_refclk

Setup :            0  Failing Endpoints,  Worst Slack        2.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.828ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_mgt_refclk rise@6.206ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.692ns (18.917%)  route 2.966ns (81.083%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 8.788 - 6.206 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.282ns (routing 0.971ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.037ns (routing 0.884ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.282     3.050    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X66Y179        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y179        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.168 f  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[3]/Q
                         net (fo=129, routed)         1.245     4.413    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/update_state_reg[3]
    SLICE_X57Y176        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     4.589 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg[47]_i_4/O
                         net (fo=56, routed)          1.329     5.918    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg[47]_i_4_n_0
    SLICE_X64Y168        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.075     5.993 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[10]_i_4/O
                         net (fo=1, routed)           0.073     6.066    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[10]_i_4_n_0
    SLICE_X64Y168        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.136     6.202 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[10]_i_2/O
                         net (fo=1, routed)           0.293     6.495    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[10]_i_2_n_0
    SLICE_X65Y171        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.187     6.682 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[10]_i_1/O
                         net (fo=1, routed)           0.026     6.708    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[10]
    SLICE_X65Y171        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      6.206     6.206 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.206 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.206    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     6.422 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     6.468    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.751 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.037     8.788    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X65Y171        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[10]/C
                         clock pessimism              0.352     9.140    
                         clock uncertainty           -0.035     9.105    
    SLICE_X65Y171        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     9.163    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.163    
                         arrival time                          -6.708    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_mgt_refclk rise@6.206ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.778ns (21.374%)  route 2.862ns (78.626%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 8.788 - 6.206 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.282ns (routing 0.971ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.037ns (routing 0.884ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.282     3.050    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X66Y179        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y179        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.168 f  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[3]/Q
                         net (fo=129, routed)         1.245     4.413    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/update_state_reg[3]
    SLICE_X57Y176        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     4.589 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg[47]_i_4/O
                         net (fo=56, routed)          1.175     5.764    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg[47]_i_4_n_0
    SLICE_X66Y173        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     5.941 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[14]_i_4/O
                         net (fo=1, routed)           0.273     6.214    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[14]_i_4_n_0
    SLICE_X66Y173        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     6.406 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[14]_i_2/O
                         net (fo=1, routed)           0.146     6.552    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[14]_i_2_n_0
    SLICE_X65Y173        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     6.667 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[14]_i_1/O
                         net (fo=1, routed)           0.023     6.690    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[14]
    SLICE_X65Y173        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      6.206     6.206 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.206 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.206    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     6.422 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     6.468    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.751 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.037     8.788    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X65Y173        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[14]/C
                         clock pessimism              0.352     9.140    
                         clock uncertainty           -0.035     9.105    
    SLICE_X65Y173        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     9.164    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          9.164    
                         arrival time                          -6.690    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_mgt_refclk rise@6.206ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.607ns (16.965%)  route 2.971ns (83.035%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 8.791 - 6.206 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.282ns (routing 0.971ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.040ns (routing 0.884ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.282     3.050    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X66Y179        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y179        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.168 f  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[3]/Q
                         net (fo=129, routed)         1.395     4.563    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/update_state_reg[3]
    SLICE_X56Y171        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     4.748 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/input_ts_rel_offset_ready_reg_i_1/O
                         net (fo=32, routed)          1.193     5.941    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/input_ts_rel_offset_ready_reg
    SLICE_X64Y167        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.119     6.060 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[30]_i_5/O
                         net (fo=1, routed)           0.360     6.420    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[30]_i_5_n_0
    SLICE_X63Y169        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.185     6.605 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[30]_i_1/O
                         net (fo=1, routed)           0.023     6.628    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[30]
    SLICE_X63Y169        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      6.206     6.206 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.206 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.206    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     6.422 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     6.468    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.751 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.040     8.791    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X63Y169        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[30]/C
                         clock pessimism              0.352     9.143    
                         clock uncertainty           -0.035     9.108    
    SLICE_X63Y169        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     9.167    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -6.628    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_mgt_refclk rise@6.206ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.725ns (20.434%)  route 2.823ns (79.566%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 8.791 - 6.206 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.282ns (routing 0.971ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.040ns (routing 0.884ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.282     3.050    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X66Y179        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y179        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.168 f  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[3]/Q
                         net (fo=129, routed)         1.245     4.413    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/update_state_reg[3]
    SLICE_X57Y176        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     4.589 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg[47]_i_4/O
                         net (fo=56, routed)          1.325     5.914    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg[47]_i_4_n_0
    SLICE_X65Y169        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     6.099 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[13]_i_4/O
                         net (fo=1, routed)           0.061     6.160    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[13]_i_4_n_0
    SLICE_X65Y169        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071     6.231 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[13]_i_2/O
                         net (fo=1, routed)           0.165     6.396    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[13]_i_2_n_0
    SLICE_X63Y169        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     6.571 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[13]_i_1/O
                         net (fo=1, routed)           0.027     6.598    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[13]
    SLICE_X63Y169        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      6.206     6.206 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.206 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.206    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     6.422 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     6.468    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.751 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.040     8.791    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X63Y169        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[13]/C
                         clock pessimism              0.352     9.143    
                         clock uncertainty           -0.035     9.108    
    SLICE_X63Y169        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     9.167    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -6.598    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.570ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_mgt_refclk rise@6.206ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.520ns (14.660%)  route 3.027ns (85.340%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 8.791 - 6.206 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.282ns (routing 0.971ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.040ns (routing 0.884ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.282     3.050    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X66Y179        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y179        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.168 f  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[3]/Q
                         net (fo=129, routed)         1.245     4.413    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/update_state_reg[3]
    SLICE_X57Y176        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     4.589 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg[47]_i_4/O
                         net (fo=56, routed)          1.399     5.988    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg[47]_i_4_n_0
    SLICE_X65Y168        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.041     6.029 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[15]_i_5/O
                         net (fo=1, routed)           0.145     6.174    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[15]_i_5_n_0
    SLICE_X65Y170        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     6.289 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[15]_i_2/O
                         net (fo=1, routed)           0.209     6.498    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[15]_i_2_n_0
    SLICE_X63Y169        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     6.568 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[15]_i_1/O
                         net (fo=1, routed)           0.029     6.597    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[15]
    SLICE_X63Y169        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      6.206     6.206 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.206 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.206    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     6.422 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     6.468    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.751 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.040     8.791    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X63Y169        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[15]/C
                         clock pessimism              0.352     9.143    
                         clock uncertainty           -0.035     9.108    
    SLICE_X63Y169        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     9.167    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                  2.570    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_mgt_refclk rise@6.206ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.636ns (18.135%)  route 2.871ns (81.865%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 8.789 - 6.206 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.282ns (routing 0.971ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.038ns (routing 0.884ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.282     3.050    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X66Y179        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y179        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     3.167 f  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[2]/Q
                         net (fo=85, routed)          1.230     4.397    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/update_state_reg[2]
    SLICE_X58Y171        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.191     4.588 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[15]_i_4/O
                         net (fo=31, routed)          1.257     5.845    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[15]_i_4_n_0
    SLICE_X66Y173        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.135     5.980 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[21]_i_2/O
                         net (fo=1, routed)           0.358     6.338    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[21]_i_2_n_0
    SLICE_X62Y169        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     6.531 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[21]_i_1/O
                         net (fo=1, routed)           0.026     6.557    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[21]
    SLICE_X62Y169        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      6.206     6.206 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.206 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.206    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     6.422 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     6.468    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.751 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.038     8.789    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X62Y169        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[21]/C
                         clock pessimism              0.352     9.141    
                         clock uncertainty           -0.035     9.106    
    SLICE_X62Y169        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     9.166    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          9.166    
                         arrival time                          -6.557    
  -------------------------------------------------------------------
                         slack                                  2.609    

Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_mgt_refclk rise@6.206ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.630ns (18.129%)  route 2.845ns (81.870%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 8.779 - 6.206 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.282ns (routing 0.971ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.028ns (routing 0.884ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.282     3.050    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X66Y179        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y179        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     3.167 f  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[2]/Q
                         net (fo=85, routed)          1.230     4.397    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/update_state_reg[2]
    SLICE_X58Y171        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.191     4.588 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[15]_i_4/O
                         net (fo=31, routed)          1.277     5.865    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[15]_i_4_n_0
    SLICE_X66Y168        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.137     6.002 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[18]_i_2/O
                         net (fo=1, routed)           0.309     6.311    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[18]_i_2_n_0
    SLICE_X63Y168        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     6.496 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[18]_i_1/O
                         net (fo=1, routed)           0.029     6.525    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[18]
    SLICE_X63Y168        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      6.206     6.206 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.206 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.206    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     6.422 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     6.468    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.751 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.028     8.779    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X63Y168        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[18]/C
                         clock pessimism              0.352     9.131    
                         clock uncertainty           -0.035     9.096    
    SLICE_X63Y168        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     9.155    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          9.155    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_tod_s_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_mgt_refclk rise@6.206ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.187ns (5.559%)  route 3.177ns (94.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 8.777 - 6.206 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.282ns (routing 0.971ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.026ns (routing 0.884ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.282     3.050    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X66Y179        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y179        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.168 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[3]/Q
                         net (fo=129, routed)         1.541     4.709    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/update_state_reg[3]
    SLICE_X54Y173        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     4.778 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_tod_s_reg[47]_i_1/O
                         net (fo=48, routed)          1.636     6.414    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_tod_s_reg[47]_i_1_n_0
    SLICE_X65Y179        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_tod_s_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      6.206     6.206 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.206 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.206    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     6.422 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     6.468    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.751 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.026     8.777    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X65Y179        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_tod_s_reg_reg[12]/C
                         clock pessimism              0.352     9.129    
                         clock uncertainty           -0.035     9.094    
    SLICE_X65Y179        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     9.047    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_tod_s_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_tod_s_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_mgt_refclk rise@6.206ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.187ns (5.559%)  route 3.177ns (94.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 8.777 - 6.206 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.282ns (routing 0.971ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.026ns (routing 0.884ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.282     3.050    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X66Y179        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y179        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.168 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[3]/Q
                         net (fo=129, routed)         1.541     4.709    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/update_state_reg[3]
    SLICE_X54Y173        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     4.778 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_tod_s_reg[47]_i_1/O
                         net (fo=48, routed)          1.636     6.414    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_tod_s_reg[47]_i_1_n_0
    SLICE_X65Y179        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_tod_s_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      6.206     6.206 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.206 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.206    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     6.422 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     6.468    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.751 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.026     8.777    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X65Y179        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_tod_s_reg_reg[13]/C
                         clock pessimism              0.352     9.129    
                         clock uncertainty           -0.035     9.094    
    SLICE_X65Y179        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     9.047    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_tod_s_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.651ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_mgt_refclk rise@6.206ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.629ns (18.184%)  route 2.830ns (81.816%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 8.783 - 6.206 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.282ns (routing 0.971ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.032ns (routing 0.884ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.282     3.050    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X66Y179        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y179        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.168 f  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/FSM_sequential_update_state_reg_reg[3]/Q
                         net (fo=129, routed)         1.395     4.563    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/update_state_reg[3]
    SLICE_X56Y171        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     4.748 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/input_ts_rel_offset_ready_reg_i_1/O
                         net (fo=32, routed)          1.196     5.944    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/input_ts_rel_offset_ready_reg
    SLICE_X64Y167        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.133     6.077 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[25]_i_3/O
                         net (fo=1, routed)           0.213     6.290    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[25]_i_3_n_0
    SLICE_X64Y168        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.193     6.483 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[25]_i_1/O
                         net (fo=1, routed)           0.026     6.509    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[25]
    SLICE_X64Y168        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      6.206     6.206 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.206 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.206    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     6.422 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     6.468    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.751 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.032     8.783    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X64Y168        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[25]/C
                         clock pessimism              0.352     9.135    
                         clock uncertainty           -0.035     9.100    
    SLICE_X64Y168        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     9.160    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  2.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg_reg[65]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg_reg[64]/D
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk rise@0.000ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.079ns (46.746%)  route 0.090ns (53.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Net Delay (Source):      1.075ns (routing 0.511ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.575ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.173     0.173 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.191    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.291 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.075     1.366    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X60Y180        FDSE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y180        FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.415 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg_reg[65]/Q
                         net (fo=1, routed)           0.074     1.489    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg[65]
    SLICE_X61Y180        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.030     1.519 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg[64]_i_1/O
                         net (fo=1, routed)           0.016     1.535    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/p_1_in[64]
    SLICE_X61Y180        FDSE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.261     0.261 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.296    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.426 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.268     1.694    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X61Y180        FDSE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg_reg[64]/C
                         clock pessimism             -0.245     1.448    
    SLICE_X61Y180        FDSE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.504    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg_reg[64]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_tod_s_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk rise@0.000ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.079ns (46.199%)  route 0.092ns (53.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.689ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Net Delay (Source):      1.072ns (routing 0.511ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.575ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.173     0.173 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.191    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.291 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.072     1.363    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X64Y173        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_tod_s_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y173        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.411 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_tod_s_reg_reg[32]/Q
                         net (fo=2, routed)           0.076     1.487    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/in3[69]
    SLICE_X63Y173        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.031     1.518 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg[32]_i_1/O
                         net (fo=1, routed)           0.016     1.534    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg[32]
    SLICE_X63Y173        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.261     0.261 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.296    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.426 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.263     1.689    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X63Y173        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg_reg[32]/C
                         clock pessimism             -0.242     1.447    
    SLICE_X63Y173        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.503    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_rel_ns_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk rise@0.000ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.063ns (42.857%)  route 0.084ns (57.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      1.069ns (routing 0.511ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.575ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.173     0.173 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.191    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.291 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.069     1.360    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X63Y171        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_rel_ns_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y171        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.408 f  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_rel_ns_reg_reg[31]/Q
                         net (fo=3, routed)           0.072     1.480    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_rel_ns_reg_reg_n_0_[31]
    SLICE_X63Y173        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.015     1.495 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[31]_i_1/O
                         net (fo=1, routed)           0.012     1.507    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[31]
    SLICE_X63Y173        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.261     0.261 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.296    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.426 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.266     1.692    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X63Y173        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[31]/C
                         clock pessimism             -0.276     1.415    
    SLICE_X63Y173        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.471    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_rel_ns_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg_reg[144]/D
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk rise@0.000ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.087ns (47.283%)  route 0.097ns (52.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Net Delay (Source):      1.037ns (routing 0.511ns, distribution 0.526ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.575ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.173     0.173 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.191    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.291 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.037     1.328    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X57Y171        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_rel_ns_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y171        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     1.377 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_rel_ns_reg_reg[7]/Q
                         net (fo=3, routed)           0.082     1.459    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_rel_ns_reg_reg_n_0_[7]
    SLICE_X58Y171        LUT3 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.038     1.497 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg[144]_i_1/O
                         net (fo=1, routed)           0.015     1.512    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/p_1_in[144]
    SLICE_X58Y171        FDSE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.261     0.261 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.296    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.426 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.238     1.664    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X58Y171        FDSE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg_reg[144]/C
                         clock pessimism             -0.243     1.421    
    SLICE_X58Y171        FDSE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     1.476    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg_reg[144]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tvalid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk rise@0.000ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.064ns (39.024%)  route 0.100ns (60.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Net Delay (Source):      1.114ns (routing 0.511ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.575ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.173     0.173 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.191    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.291 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.114     1.405    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X76Y209        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y209        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.453 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_valid_reg_reg/Q
                         net (fo=4, routed)           0.084     1.537    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_valid_reg
    SLICE_X78Y209        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.016     1.553 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tvalid_reg_i_1__1/O
                         net (fo=1, routed)           0.016     1.569    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tvalid_reg_i_1__1_n_0
    SLICE_X78Y209        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tvalid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.261     0.261 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.296    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.426 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.305     1.731    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X78Y209        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tvalid_reg_reg/C
                         clock pessimism             -0.257     1.474    
    SLICE_X78Y209        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.530    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tvalid_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk rise@0.000ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.049ns (25.521%)  route 0.143ns (74.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      1.048ns (routing 0.511ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.575ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.173     0.173 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.191    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.291 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.048     1.339    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X54Y192        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y192        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.388 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.143     1.531    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_shift_reg[4]
    SLICE_X56Y190        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.261     0.261 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.296    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.426 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.254     1.680    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X56Y190        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[4]/C
                         clock pessimism             -0.246     1.434    
    SLICE_X56Y190        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.490    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_rel_ns_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk rise@0.000ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.063ns (42.000%)  route 0.087ns (58.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.689ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      1.069ns (routing 0.511ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.575ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.173     0.173 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.191    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.291 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.069     1.360    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X63Y171        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_rel_ns_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y171        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.408 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_rel_ns_reg_reg[31]/Q
                         net (fo=3, routed)           0.073     1.481    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_rel_ns_reg_reg_n_0_[31]
    SLICE_X63Y172        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.015     1.496 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg[31]_i_1/O
                         net (fo=1, routed)           0.014     1.510    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg[31]
    SLICE_X63Y172        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.261     0.261 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.296    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.426 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.263     1.689    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X63Y172        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg_reg[31]/C
                         clock pessimism             -0.276     1.412    
    SLICE_X63Y172        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.468    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk rise@0.000ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.065ns (42.763%)  route 0.087ns (57.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      1.073ns (routing 0.511ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.575ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.173     0.173 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.191    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.291 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.073     1.364    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X62Y173        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y173        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.413 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg_reg[8]/Q
                         net (fo=9, routed)           0.072     1.485    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_sum_reg[8]
    SLICE_X62Y171        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.016     1.501 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg[8]_i_1/O
                         net (fo=1, routed)           0.015     1.516    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg[8]
    SLICE_X62Y171        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.261     0.261 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.296    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.426 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.266     1.692    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X62Y171        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg_reg[8]/C
                         clock pessimism             -0.276     1.415    
    SLICE_X62Y171        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.471    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_a_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_period_shadow_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_period_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk rise@0.000ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.048ns (34.043%)  route 0.093ns (65.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Net Delay (Source):      1.183ns (routing 0.511ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.378ns (routing 0.575ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.173     0.173 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.191    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.291 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.183     1.474    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X90Y195        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_period_shadow_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y195        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.522 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_period_shadow_reg_reg[37]/Q
                         net (fo=1, routed)           0.093     1.615    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_period_shadow_reg[37]
    SLICE_X90Y194        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_period_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.261     0.261 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.296    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.426 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.378     1.804    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X90Y194        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_period_reg_reg[37]/C
                         clock pessimism             -0.291     1.513    
    SLICE_X90Y194        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.569    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_period_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_tod_s_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg_reg[58]/D
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk rise@0.000ns - sfp_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.101ns (51.010%)  route 0.097ns (48.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Net Delay (Source):      1.028ns (routing 0.511ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.575ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.173     0.173 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.191    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.291 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.028     1.319    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X54Y173        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_tod_s_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y173        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.367 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/ts_tod_s_reg_reg[6]/Q
                         net (fo=2, routed)           0.082     1.449    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/in3[41]
    SLICE_X55Y173        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.053     1.502 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg[58]_i_1/O
                         net (fo=1, routed)           0.015     1.517    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/p_1_in[58]
    SLICE_X55Y173        FDSE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.261     0.261 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.296    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.426 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        1.232     1.658    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/sfp_mgt_refclk_bufg
    SLICE_X55Y173        FDSE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg_reg[58]/C
                         clock pessimism             -0.243     1.415    
    SLICE_X55Y173        FDSE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.471    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/td_shift_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_mgt_refclk
Waveform(ns):       { 0.000 3.103 }
Period(ns):         6.206
Sources:            { sfp_mgt_refclk_p }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG_GT/I  n/a            1.379         6.206       4.827      BUFG_GT_X0Y74  bufg_gt_sfp_mgt_refclk_inst/I
Min Period        n/a     FDRE/C     n/a            0.550         6.206       5.656      SLICE_X83Y196  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[6]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.206       5.656      SLICE_X83Y196  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[7]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.206       5.656      SLICE_X85Y196  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tlast_reg_reg/C
Min Period        n/a     FDRE/C     n/a            0.550         6.206       5.656      SLICE_X83Y196  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tvalid_reg_reg/C
Min Period        n/a     FDRE/C     n/a            0.550         6.206       5.656      SLICE_X83Y195  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_valid_reg_reg/C
Min Period        n/a     FDSE/C     n/a            0.550         6.206       5.656      SLICE_X62Y207  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_load_reg_reg/C
Min Period        n/a     FDRE/C     n/a            0.550         6.206       5.656      SLICE_X62Y204  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_marker_reg_reg/C
Min Period        n/a     FDRE/C     n/a            0.550         6.206       5.656      SLICE_X65Y200  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[0]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.206       5.656      SLICE_X65Y201  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X66Y200  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_shadow_reg_reg[20]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X66Y200  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_shadow_reg_reg[21]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X66Y200  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_shadow_reg_reg[22]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X66Y200  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_shadow_reg_reg[23]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X66Y200  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_period_shadow_reg_reg[29]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X54Y191  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X54Y191  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X54Y191  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[18]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X54Y191  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[19]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X55Y189  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_period_reg_reg[20]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X83Y195  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_valid_reg_reg/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X65Y201  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X65Y201  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X65Y201  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X65Y201  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X65Y198  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_shadow_reg_reg[28]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X65Y199  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_period_reg_reg[23]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X65Y199  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_period_reg_reg[25]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X64Y201  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_period_reg_reg[26]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.103       2.828      SLICE_X65Y199  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_period_reg_reg[27]/C



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_2
  To Clock:  rxoutclk_out[0]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.414ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]_2
Waveform(ns):       { 0.000 1.552 }
Period(ns):         3.103
Sources:            { sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.103       1.724      BUFG_GT_X0Y84        sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.103       1.724      BUFG_GT_X0Y85        sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.105       0.414      GTHE3_CHANNEL_X0Y12  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.087       0.429      GTHE3_CHANNEL_X0Y12  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_rx_clk_int
  To Clock:  sfp_1_rx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        1.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.572ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 0.304ns (6.492%)  route 4.379ns (93.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 8.200 - 6.206 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.311ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.665ns (routing 0.278ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.752     2.149    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.262 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.841     6.103    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_1_rx_rst_int
    SLICE_X67Y222        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.191     6.294 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg[18]_i_1__2/O
                         net (fo=19, routed)          0.538     6.832    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg[18]_i_1__2_n_0
    SLICE_X65Y221        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.665     8.200    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X65Y221        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[5]/C
                         clock pessimism              0.159     8.359    
                         clock uncertainty           -0.035     8.324    
    SLICE_X65Y221        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     8.240    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.240    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 0.304ns (6.505%)  route 4.369ns (93.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 8.198 - 6.206 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.311ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.278ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.752     2.149    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.262 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.841     6.103    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_1_rx_rst_int
    SLICE_X67Y222        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.191     6.294 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg[18]_i_1__2/O
                         net (fo=19, routed)          0.528     6.822    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg[18]_i_1__2_n_0
    SLICE_X65Y221        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.663     8.198    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X65Y221        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[6]/C
                         clock pessimism              0.159     8.357    
                         clock uncertainty           -0.035     8.322    
    SLICE_X65Y221        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083     8.239    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 0.304ns (6.596%)  route 4.305ns (93.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 8.197 - 6.206 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.311ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.278ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.752     2.149    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.262 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.841     6.103    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_1_rx_rst_int
    SLICE_X67Y222        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.191     6.294 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg[18]_i_1__2/O
                         net (fo=19, routed)          0.464     6.758    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg[18]_i_1__2_n_0
    SLICE_X66Y221        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.662     8.197    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X66Y221        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[17]/C
                         clock pessimism              0.159     8.356    
                         clock uncertainty           -0.035     8.321    
    SLICE_X66Y221        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084     8.237    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 0.304ns (6.596%)  route 4.305ns (93.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 8.197 - 6.206 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.311ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.278ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.752     2.149    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.262 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.841     6.103    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_1_rx_rst_int
    SLICE_X67Y222        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.191     6.294 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg[18]_i_1__2/O
                         net (fo=19, routed)          0.464     6.758    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg[18]_i_1__2_n_0
    SLICE_X66Y221        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.662     8.197    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X66Y221        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[1]/C
                         clock pessimism              0.159     8.356    
                         clock uncertainty           -0.035     8.321    
    SLICE_X66Y221        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.084     8.237    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 0.304ns (6.596%)  route 4.305ns (93.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 8.197 - 6.206 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.311ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.278ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.752     2.149    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.262 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.841     6.103    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_1_rx_rst_int
    SLICE_X67Y222        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.191     6.294 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg[18]_i_1__2/O
                         net (fo=19, routed)          0.464     6.758    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg[18]_i_1__2_n_0
    SLICE_X66Y221        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.662     8.197    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X66Y221        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[3]/C
                         clock pessimism              0.159     8.356    
                         clock uncertainty           -0.035     8.321    
    SLICE_X66Y221        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.084     8.237    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 0.304ns (6.596%)  route 4.305ns (93.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 8.197 - 6.206 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.311ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.278ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.752     2.149    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.262 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.841     6.103    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_1_rx_rst_int
    SLICE_X67Y222        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.191     6.294 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg[18]_i_1__2/O
                         net (fo=19, routed)          0.464     6.758    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg[18]_i_1__2_n_0
    SLICE_X66Y221        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.662     8.197    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X66Y221        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[7]/C
                         clock pessimism              0.159     8.356    
                         clock uncertainty           -0.035     8.321    
    SLICE_X66Y221        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.084     8.237    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.481ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 0.304ns (6.596%)  route 4.305ns (93.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 8.197 - 6.206 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.311ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.278ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.752     2.149    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.262 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.841     6.103    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_1_rx_rst_int
    SLICE_X67Y222        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.191     6.294 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg[18]_i_1__2/O
                         net (fo=19, routed)          0.464     6.758    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg[18]_i_1__2_n_0
    SLICE_X66Y221        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.662     8.197    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X66Y221        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[2]/C
                         clock pessimism              0.159     8.356    
                         clock uncertainty           -0.035     8.321    
    SLICE_X66Y221        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.082     8.239    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  1.481    

Slack (MET) :             1.485ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.304ns (6.604%)  route 4.299ns (93.396%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 8.196 - 6.206 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.311ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.661ns (routing 0.278ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.752     2.149    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.262 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.841     6.103    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_1_rx_rst_int
    SLICE_X67Y222        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.191     6.294 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg[18]_i_1__2/O
                         net (fo=19, routed)          0.458     6.752    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg[18]_i_1__2_n_0
    SLICE_X66Y221        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.661     8.196    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X66Y221        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[0]/C
                         clock pessimism              0.159     8.355    
                         clock uncertainty           -0.035     8.320    
    SLICE_X66Y221        FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.083     8.237    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.485ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.304ns (6.604%)  route 4.299ns (93.396%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 8.196 - 6.206 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.311ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.661ns (routing 0.278ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.752     2.149    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.262 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.841     6.103    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_1_rx_rst_int
    SLICE_X67Y222        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.191     6.294 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg[18]_i_1__2/O
                         net (fo=19, routed)          0.458     6.752    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg[18]_i_1__2_n_0
    SLICE_X66Y221        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.661     8.196    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X66Y221        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[11]/C
                         clock pessimism              0.159     8.355    
                         clock uncertainty           -0.035     8.320    
    SLICE_X66Y221        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.083     8.237    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.485ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.304ns (6.604%)  route 4.299ns (93.396%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 8.196 - 6.206 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.311ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.661ns (routing 0.278ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.752     2.149    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.262 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.841     6.103    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_1_rx_rst_int
    SLICE_X67Y222        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.191     6.294 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg[18]_i_1__2/O
                         net (fo=19, routed)          0.458     6.752    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg[18]_i_1__2_n_0
    SLICE_X66Y221        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.661     8.196    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X66Y221        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[4]/C
                         clock pessimism              0.159     8.355    
                         clock uncertainty           -0.035     8.320    
    SLICE_X66Y221        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.083     8.237    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.078ns (46.154%)  route 0.091ns (53.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.062ns
    Source Clock Delay      (SCD):    0.851ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.733ns (routing 0.158ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.897ns (routing 0.184ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.733     0.851    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/error_count_reg_reg[3]
    SLICE_X98Y188        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y188        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.899 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[42]/Q
                         net (fo=2, routed)           0.075     0.974    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/descrambler_inst/Q[42]
    SLICE_X96Y189        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.030     1.004 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/descrambler_inst/encoded_rx_data_reg[23]_i_1/O
                         net (fo=1, routed)           0.016     1.020    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/descrambled_rx_data[23]
    SLICE_X96Y189        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.897     1.062    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/error_count_reg_reg[3]
    SLICE_X96Y189        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[23]/C
                         clock pessimism             -0.128     0.934    
    SLICE_X96Y189        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.990    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.048ns (33.803%)  route 0.094ns (66.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Net Delay (Source):      0.800ns (routing 0.158ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.184ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.800     0.918    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X70Y203        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y203        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.966 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[93]/Q
                         net (fo=1, routed)           0.094     1.060    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[96]_0[91]
    SLICE_X70Y202        FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.972     1.137    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[0]_0
    SLICE_X70Y202        FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[93]/C
                         clock pessimism             -0.166     0.971    
    SLICE_X70Y202        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.027    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[93]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.048ns (33.803%)  route 0.094ns (66.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Net Delay (Source):      0.800ns (routing 0.158ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.184ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.800     0.918    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X70Y203        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y203        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.966 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[14]/Q
                         net (fo=1, routed)           0.094     1.060    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[96]_0[14]
    SLICE_X70Y202        FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.972     1.137    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[0]_0
    SLICE_X70Y202        FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[14]/C
                         clock pessimism             -0.166     0.971    
    SLICE_X70Y202        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.026    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_adj_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.048ns (32.653%)  route 0.099ns (67.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Net Delay (Source):      0.802ns (routing 0.158ns, distribution 0.644ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.184ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.802     0.920    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X70Y204        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y204        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.968 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_reg_reg[8]/Q
                         net (fo=2, routed)           0.099     1.067    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_reg_reg_n_0_[8]
    SLICE_X70Y202        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_adj_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.975     1.140    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X70Y202        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_adj_reg_reg[8]/C
                         clock pessimism             -0.166     0.974    
    SLICE_X70Y202        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.030    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_adj_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[6][15]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.065ns (41.139%)  route 0.093ns (58.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.079ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.768ns (routing 0.158ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.914ns (routing 0.184ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.768     0.886    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[0]_0
    SLICE_X77Y183        FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y183        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.935 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[127]/Q
                         net (fo=1, routed)           0.077     1.012    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mac_ctrl.rx_mcf_params[127]
    SLICE_X78Y182        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.016     1.028 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[6][15]_i_1/O
                         net (fo=1, routed)           0.016     1.044    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[6][23]_1[7]
    SLICE_X78Y182        FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.914     1.079    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[7][23]_0
    SLICE_X78Y182        FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[6][15]/C
                         clock pessimism             -0.128     0.951    
    SLICE_X78Y182        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.007    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[6][15]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[42]/C
                            (rising edge-triggered cell FDSE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.063ns (41.722%)  route 0.088ns (58.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.069ns
    Source Clock Delay      (SCD):    0.855ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      0.737ns (routing 0.158ns, distribution 0.579ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.184ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.737     0.855    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[1]_0
    SLICE_X95Y191        FDSE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y191        FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.903 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[42]/Q
                         net (fo=3, routed)           0.076     0.979    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/sfp_1_rxd_int[42]
    SLICE_X95Y193        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.015     0.994 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_d0[42]_i_1/O
                         net (fo=1, routed)           0.012     1.006    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[63]_0[42]
    SLICE_X95Y193        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.904     1.069    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X95Y193        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[42]/C
                         clock pessimism             -0.157     0.912    
    SLICE_X95Y193        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.968    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_s_shadow_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.048ns (24.742%)  route 0.146ns (75.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.805ns (routing 0.158ns, distribution 0.647ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.184ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.805     0.923    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X66Y211        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y211        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     0.971 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[7]/Q
                         net (fo=5, routed)           0.146     1.117    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg__0[7]
    SLICE_X65Y211        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_s_shadow_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.990     1.155    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X65Y211        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_s_shadow_reg_reg[39]/C
                         clock pessimism             -0.134     1.021    
    SLICE_X65Y211        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.077    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_s_shadow_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.049ns (28.324%)  route 0.124ns (71.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.819ns (routing 0.158ns, distribution 0.661ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.184ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.819     0.937    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X66Y203        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y203        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     0.986 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[95]/Q
                         net (fo=1, routed)           0.124     1.110    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[96]_0[93]
    SLICE_X64Y203        FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.982     1.147    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[0]_0
    SLICE_X64Y203        FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[95]/C
                         clock pessimism             -0.134     1.013    
    SLICE_X64Y203        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.069    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_adj_reg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.079ns (40.513%)  route 0.116ns (59.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.808ns (routing 0.158ns, distribution 0.650ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.184ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.808     0.926    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X70Y201        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_adj_reg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y201        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.975 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_adj_reg_reg[43]/Q
                         net (fo=1, routed)           0.104     1.079    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_adj_reg[43]
    SLICE_X68Y200        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.030     1.109 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg[44]_i_1/O
                         net (fo=1, routed)           0.012     1.121    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_next0_in[44]
    SLICE_X68Y200        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.992     1.157    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X68Y200        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[44]/C
                         clock pessimism             -0.134     1.023    
    SLICE_X68Y200        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.079    core_inst/mac[0].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_req_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.048ns (19.753%)  route 0.195ns (80.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.793ns (routing 0.158ns, distribution 0.635ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.184ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.793     0.911    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[7][23]_0
    SLICE_X75Y182        FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_req_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y182        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.959 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_req_reg_reg[6]/Q
                         net (fo=1, routed)           0.195     1.154    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/eth_rx_pfc_req[6]
    SLICE_X75Y177        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.964     1.129    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X75Y177        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]/C
                         clock pessimism             -0.073     1.056    
    SLICE_X75Y177        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.112    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_1_rx_clk_int
Waveform(ns):       { 0.000 3.103 }
Period(ns):         6.206
Sources:            { sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.206       4.497      RAMB36_X7Y48         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.206       4.497      RAMB36_X5Y40         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK       n/a                     1.709         6.206       4.497      RAMB18_X6Y54         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2/CLKBWRCLK
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X71Y196        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/drop_frame_reg_reg/C
Min Period        n/a     FDPE/C                   n/a                     0.550         6.206       5.656      SLICE_X72Y188        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X71Y196        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mark_frame_reg_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X68Y189        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X68Y191        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X68Y191        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X66Y191        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB18_X6Y54         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X7Y48         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB18_X6Y54         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X7Y48         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X5Y40         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X5Y40         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X67Y192        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X67Y192        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X67Y192        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X67Y192        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_reg_reg[4]/C
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X5Y40         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X7Y48         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X5Y40         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB18_X6Y54         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X7Y48         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB18_X6Y54         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2/CLKBWRCLK
High Pulse Width  Slow    FDPE/C                   n/a                     0.275         3.103       2.828      SLICE_X72Y188        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X71Y196        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mark_frame_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X71Y196        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mark_frame_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X68Y189        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.433       0.572      GTHE3_CHANNEL_X0Y12  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.256       0.626      GTHE3_CHANNEL_X0Y12  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_3
  To Clock:  rxoutclk_out[0]_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]_3
Waveform(ns):       { 0.000 1.552 }
Period(ns):         3.103
Sources:            { sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.103       1.724      BUFG_GT_X0Y87        sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.103       1.724      BUFG_GT_X0Y88        sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.099       0.420      GTHE3_CHANNEL_X0Y13  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.083       0.433      GTHE3_CHANNEL_X0Y13  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  sfp_2_rx_clk_int
  To Clock:  sfp_2_rx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        1.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.575ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/WEBWE[4]
                            (rising edge-triggered cell RAMB36E2 clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.493ns (12.661%)  route 3.401ns (87.339%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 8.091 - 6.206 ) 
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.818ns (routing 0.316ns, distribution 1.502ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.283ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.818     2.215    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X82Y181        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y181        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.328 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.749     3.077    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[4]
    SLICE_X80Y180        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.193 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_6__4/O
                         net (fo=1, routed)           0.070     3.263    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_6__4_n_0
    SLICE_X80Y180        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     3.395 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_4__5/O
                         net (fo=3, routed)           0.822     4.217    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_4__5_n_0
    SLICE_X87Y184        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     4.349 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_2__7/O
                         net (fo=31, routed)          1.760     6.109    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_2__7_n_0
    RAMB36_X8Y46         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.556     8.091    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    RAMB36_X8Y46         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.160     8.251    
                         clock uncertainty           -0.035     8.215    
    RAMB36_X8Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[4])
                                                     -0.589     7.626    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                          7.626    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/WEBWE[5]
                            (rising edge-triggered cell RAMB36E2 clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.493ns (12.664%)  route 3.400ns (87.336%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 8.091 - 6.206 ) 
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.818ns (routing 0.316ns, distribution 1.502ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.283ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.818     2.215    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X82Y181        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y181        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.328 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.749     3.077    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[4]
    SLICE_X80Y180        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.193 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_6__4/O
                         net (fo=1, routed)           0.070     3.263    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_6__4_n_0
    SLICE_X80Y180        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     3.395 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_4__5/O
                         net (fo=3, routed)           0.822     4.217    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_4__5_n_0
    SLICE_X87Y184        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     4.349 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_2__7/O
                         net (fo=31, routed)          1.759     6.108    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_2__7_n_0
    RAMB36_X8Y46         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.556     8.091    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    RAMB36_X8Y46         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.160     8.251    
                         clock uncertainty           -0.035     8.215    
    RAMB36_X8Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[5])
                                                     -0.589     7.626    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                          7.626    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/WEBWE[6]
                            (rising edge-triggered cell RAMB36E2 clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.493ns (12.677%)  route 3.396ns (87.323%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 8.091 - 6.206 ) 
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.818ns (routing 0.316ns, distribution 1.502ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.283ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.818     2.215    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X82Y181        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y181        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.328 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.749     3.077    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[4]
    SLICE_X80Y180        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.193 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_6__4/O
                         net (fo=1, routed)           0.070     3.263    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_6__4_n_0
    SLICE_X80Y180        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     3.395 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_4__5/O
                         net (fo=3, routed)           0.822     4.217    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_4__5_n_0
    SLICE_X87Y184        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     4.349 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_2__7/O
                         net (fo=31, routed)          1.755     6.104    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_2__7_n_0
    RAMB36_X8Y46         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.556     8.091    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    RAMB36_X8Y46         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.160     8.251    
                         clock uncertainty           -0.035     8.215    
    RAMB36_X8Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[6])
                                                     -0.589     7.626    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                          7.626    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.932ns (20.421%)  route 3.632ns (79.579%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 8.062 - 6.206 ) 
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.760ns (routing 0.316ns, distribution 1.444ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.283ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.760     2.157    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X92Y212        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.271 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[4]/Q
                         net (fo=6, routed)           0.572     2.843    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/eth_crc/Q[4]
    SLICE_X90Y216        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.134     2.977 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/eth_crc/crc_state[28]_i_11__0/O
                         net (fo=3, routed)           0.405     3.382    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/eth_crc/crc_state[28]_i_11__0_n_0
    SLICE_X91Y212        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.498 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/eth_crc/crc_state[28]_i_6__0/O
                         net (fo=4, routed)           0.181     3.679    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/eth_crc/crc_state[28]_i_6__0_n_0
    SLICE_X91Y215        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.173     3.852 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/eth_crc/crc_state[28]_i_1__0/O
                         net (fo=7, routed)           0.491     4.343    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/crc_next[28]
    SLICE_X88Y216        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     4.414 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/i___103_i_28__0/O
                         net (fo=1, routed)           0.518     4.932    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/i___103_i_28__0_n_0
    SLICE_X87Y215        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.040     4.972 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/i___103_i_14__0/O
                         net (fo=1, routed)           0.466     5.438    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/i___103_i_14__0_n_0
    SLICE_X88Y215        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.071     5.509 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/i___103_i_4__0/O
                         net (fo=1, routed)           0.486     5.995    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/i___103_i_4__0_n_0
    SLICE_X87Y216        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     6.035 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/i___103_i_1__0/O
                         net (fo=1, routed)           0.484     6.519    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst_n_223
    SLICE_X89Y212        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.173     6.692 r  core_inst/mac[1].eth_mac_inst/i___103/O
                         net (fo=1, routed)           0.029     6.721    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[0]_1[0]
    SLICE_X89Y212        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.527     8.062    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X89Y212        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[0]/C
                         clock pessimism              0.161     8.223    
                         clock uncertainty           -0.035     8.187    
    SLICE_X89Y212        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.246    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -6.721    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.660ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[4][23]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 0.186ns (4.274%)  route 4.166ns (95.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 8.081 - 6.206 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.316ns, distribution 1.434ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.283ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.750     2.147    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y190        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y190        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.263 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.362     5.625    core_inst/mac[1].eth_mac_inst/sfp_2_rx_rst_int
    SLICE_X91Y222        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.070     5.695 r  core_inst/mac[1].eth_mac_inst/i___160/O
                         net (fo=16, routed)          0.804     6.499    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[4][23]_0[0]
    SLICE_X90Y219        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[4][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.546     8.081    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[7][23]_0
    SLICE_X90Y219        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[4][23]/C
                         clock pessimism              0.160     8.241    
                         clock uncertainty           -0.035     8.206    
    SLICE_X90Y219        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     8.159    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[4][23]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/WEBWE[0]
                            (rising edge-triggered cell RAMB36E2 clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.493ns (13.267%)  route 3.223ns (86.733%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 8.091 - 6.206 ) 
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.818ns (routing 0.316ns, distribution 1.502ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.283ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.818     2.215    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X82Y181        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y181        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.328 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.749     3.077    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[4]
    SLICE_X80Y180        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.193 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_6__4/O
                         net (fo=1, routed)           0.070     3.263    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_6__4_n_0
    SLICE_X80Y180        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     3.395 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_4__5/O
                         net (fo=3, routed)           0.822     4.217    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_4__5_n_0
    SLICE_X87Y184        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     4.349 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_2__7/O
                         net (fo=31, routed)          1.582     5.931    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_2__7_n_0
    RAMB36_X8Y46         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.556     8.091    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    RAMB36_X8Y46         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.160     8.251    
                         clock uncertainty           -0.035     8.215    
    RAMB36_X8Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[0])
                                                     -0.589     7.626    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                          7.626    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/WEBWE[3]
                            (rising edge-triggered cell RAMB36E2 clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.493ns (13.274%)  route 3.221ns (86.726%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 8.091 - 6.206 ) 
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.818ns (routing 0.316ns, distribution 1.502ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.283ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.818     2.215    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X82Y181        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y181        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.328 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.749     3.077    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[4]
    SLICE_X80Y180        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.193 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_6__4/O
                         net (fo=1, routed)           0.070     3.263    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_6__4_n_0
    SLICE_X80Y180        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     3.395 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_4__5/O
                         net (fo=3, routed)           0.822     4.217    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_4__5_n_0
    SLICE_X87Y184        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     4.349 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_2__7/O
                         net (fo=31, routed)          1.580     5.929    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_2__7_n_0
    RAMB36_X8Y46         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.556     8.091    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    RAMB36_X8Y46         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.160     8.251    
                         clock uncertainty           -0.035     8.215    
    RAMB36_X8Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[3])
                                                     -0.589     7.626    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                          7.626    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/WEBWE[1]
                            (rising edge-triggered cell RAMB36E2 clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.493ns (13.288%)  route 3.217ns (86.712%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 8.091 - 6.206 ) 
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.818ns (routing 0.316ns, distribution 1.502ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.283ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.818     2.215    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X82Y181        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y181        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.328 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.749     3.077    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[4]
    SLICE_X80Y180        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.193 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_6__4/O
                         net (fo=1, routed)           0.070     3.263    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_6__4_n_0
    SLICE_X80Y180        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     3.395 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_4__5/O
                         net (fo=3, routed)           0.822     4.217    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_4__5_n_0
    SLICE_X87Y184        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     4.349 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_2__7/O
                         net (fo=31, routed)          1.576     5.925    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_2__7_n_0
    RAMB36_X8Y46         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.556     8.091    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    RAMB36_X8Y46         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.160     8.251    
                         clock uncertainty           -0.035     8.215    
    RAMB36_X8Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[1])
                                                     -0.589     7.626    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                          7.626    
                         arrival time                          -5.925    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/WEBWE[2]
                            (rising edge-triggered cell RAMB36E2 clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.493ns (13.296%)  route 3.215ns (86.704%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 8.091 - 6.206 ) 
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.818ns (routing 0.316ns, distribution 1.502ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.283ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.818     2.215    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X82Y181        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y181        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.328 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.749     3.077    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[4]
    SLICE_X80Y180        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.193 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_6__4/O
                         net (fo=1, routed)           0.070     3.263    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_6__4_n_0
    SLICE_X80Y180        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     3.395 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_4__5/O
                         net (fo=3, routed)           0.822     4.217    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_4__5_n_0
    SLICE_X87Y184        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     4.349 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_2__7/O
                         net (fo=31, routed)          1.574     5.923    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_2__7_n_0
    RAMB36_X8Y46         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.556     8.091    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    RAMB36_X8Y46         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.160     8.251    
                         clock uncertainty           -0.035     8.215    
    RAMB36_X8Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[2])
                                                     -0.589     7.626    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                          7.626    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.712ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/WEBWE[7]
                            (rising edge-triggered cell RAMB36E2 clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.493ns (13.328%)  route 3.206ns (86.672%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 8.091 - 6.206 ) 
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.818ns (routing 0.316ns, distribution 1.502ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.283ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.818     2.215    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X82Y181        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y181        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.328 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.749     3.077    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[4]
    SLICE_X80Y180        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.193 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_6__4/O
                         net (fo=1, routed)           0.070     3.263    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_6__4_n_0
    SLICE_X80Y180        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     3.395 f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_4__5/O
                         net (fo=3, routed)           0.822     4.217    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_4__5_n_0
    SLICE_X87Y184        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     4.349 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_2__7/O
                         net (fo=31, routed)          1.565     5.914    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_2__7_n_0
    RAMB36_X8Y46         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.556     8.091    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    RAMB36_X8Y46         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.160     8.251    
                         clock uncertainty           -0.035     8.215    
    RAMB36_X8Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[7])
                                                     -0.589     7.626    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                          7.626    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                  1.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/swap_rxd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.079ns (46.199%)  route 0.092ns (53.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.083ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.753ns (routing 0.163ns, distribution 0.590ns)
  Clock Net Delay (Destination): 0.918ns (routing 0.190ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.753     0.871    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X93Y216        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/swap_rxd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y216        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.920 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/swap_rxd_reg[15]/Q
                         net (fo=1, routed)           0.076     0.996    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_d0_reg[31][15]
    SLICE_X94Y216        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.030     1.026 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_d0[15]_i_1__0/O
                         net (fo=1, routed)           0.016     1.042    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[63]_0[15]
    SLICE_X94Y216        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.918     1.083    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X94Y216        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[15]/C
                         clock pessimism             -0.129     0.954    
    SLICE_X94Y216        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.010    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.063ns (39.375%)  route 0.097ns (60.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns
    Source Clock Delay      (SCD):    0.867ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.749ns (routing 0.163ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.902ns (routing 0.190ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.749     0.867    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[1]_0
    SLICE_X95Y212        FDSE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y212        FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.915 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[29]/Q
                         net (fo=3, routed)           0.081     0.996    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/sfp_2_rxd_int[29]
    SLICE_X93Y212        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015     1.011 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_d0[29]_i_1__0/O
                         net (fo=1, routed)           0.016     1.027    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[63]_0[29]
    SLICE_X93Y212        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.902     1.067    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X93Y212        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[29]/C
                         clock pessimism             -0.129     0.938    
    SLICE_X93Y212        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.994    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[5][23]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.063ns (42.282%)  route 0.086ns (57.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.085ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.779ns (routing 0.163ns, distribution 0.616ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.190ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.779     0.897    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[0]_0
    SLICE_X84Y225        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y225        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.945 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[103]/Q
                         net (fo=1, routed)           0.070     1.015    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mac_ctrl.rx_mcf_params[103]
    SLICE_X83Y225        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.030 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/pfc_quanta_reg[5][23]_i_1__0/O
                         net (fo=1, routed)           0.016     1.046    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[5][23]_1[15]
    SLICE_X83Y225        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[5][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.920     1.085    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[7][23]_0
    SLICE_X83Y225        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[5][23]/C
                         clock pessimism             -0.129     0.956    
    SLICE_X83Y225        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.012    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_pause_ctrl_rx_inst/pfc_quanta_reg_reg[5][23]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_reg_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.078ns (45.882%)  route 0.092ns (54.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.107ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.782ns (routing 0.163ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.190ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.782     0.900    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X82Y184        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_reg_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y184        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     0.948 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_reg_reg[78]/Q
                         net (fo=2, routed)           0.077     1.025    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_reg_reg_n_0_[78]
    SLICE_X84Y184        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.030     1.055 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg[79]_i_1__0/O
                         net (fo=1, routed)           0.015     1.070    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_next0_in[79]
    SLICE_X84Y184        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.942     1.107    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X84Y184        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[79]/C
                         clock pessimism             -0.128     0.979    
    SLICE_X84Y184        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.035    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[79]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.048ns (26.816%)  route 0.131ns (73.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.768ns (routing 0.163ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.190ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.768     0.886    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[0]_0
    SLICE_X85Y229        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y229        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.934 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[2]/Q
                         net (fo=1, routed)           0.131     1.065    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2_0[2]
    RAMB36_X8Y46         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.964     1.129    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    RAMB36_X8Y46         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.129     1.000    
    RAMB36_X8Y46         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[2])
                                                      0.029     1.029    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_err_int_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.065ns (40.881%)  route 0.094ns (59.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.762ns (routing 0.163ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.190ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.762     0.880    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X96Y229        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_err_int_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y229        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.929 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_err_int_reg_reg[9]/Q
                         net (fo=7, routed)           0.082     1.011    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_err_int_reg[9]
    SLICE_X94Y229        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.016     1.027 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.012     1.039    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg[9]_i_1__0_n_0
    SLICE_X94Y229        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.911     1.076    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X94Y229        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[9]/C
                         clock pessimism             -0.129     0.947    
    SLICE_X94Y229        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     1.003    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_reg_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_adj_reg_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.080ns (44.444%)  route 0.100ns (55.556%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.112ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.778ns (routing 0.163ns, distribution 0.615ns)
  Clock Net Delay (Destination): 0.947ns (routing 0.190ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.778     0.896    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X84Y184        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_reg_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y184        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.944 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_reg_reg[76]/Q
                         net (fo=2, routed)           0.086     1.030    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_reg_reg_n_0_[76]
    SLICE_X83Y184        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.032     1.062 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_adj_reg_reg[80]_i_1__0/O[3]
                         net (fo=1, routed)           0.014     1.076    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_adj_reg_reg[80]_i_1__0_n_12
    SLICE_X83Y184        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_adj_reg_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.947     1.112    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X83Y184        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_adj_reg_reg[76]/C
                         clock pessimism             -0.128     0.984    
    SLICE_X83Y184        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.040    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/ptp_ts_adj_reg_reg[76]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.048ns (26.667%)  route 0.132ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.768ns (routing 0.163ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.190ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.768     0.886    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[0]_0
    SLICE_X85Y229        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y229        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.934 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[6]/Q
                         net (fo=1, routed)           0.132     1.066    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2_0[6]
    RAMB36_X8Y46         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.964     1.129    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    RAMB36_X8Y46         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.129     1.000    
    RAMB36_X8Y46         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[6])
                                                      0.029     1.029    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/DINADIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.768ns (routing 0.163ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.190ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.768     0.886    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[0]_0
    SLICE_X85Y229        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y229        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.934 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tdata_reg_reg[14]/Q
                         net (fo=1, routed)           0.133     1.067    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2_0[14]
    RAMB36_X8Y46         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/DINADIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.964     1.129    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    RAMB36_X8Y46         RAMB36E2                                     r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.129     1.000    
    RAMB36_X8Y46         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[14])
                                                      0.029     1.029    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.049ns (33.562%)  route 0.097ns (66.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.782ns (routing 0.163ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.916ns (routing 0.190ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.782     0.900    core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[4]_0
    SLICE_X83Y180        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y180        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.949 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg[74]/Q
                         net (fo=1, routed)           0.097     1.046    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[96]_1[72]
    SLICE_X84Y180        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.916     1.081    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/mcf_params_reg_reg[0]_0
    SLICE_X84Y180        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[74]/C
                         clock pessimism             -0.129     0.952    
    SLICE_X84Y180        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.007    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tuser_reg_reg[74]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_2_rx_clk_int
Waveform(ns):       { 0.000 3.103 }
Period(ns):         6.206
Sources:            { sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.206       4.497      RAMB36_X8Y46         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.206       4.497      RAMB36_X7Y39         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK       n/a                     1.709         6.206       4.497      RAMB18_X8Y72         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2/CLKBWRCLK
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X89Y190        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/time_err_int_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X89Y191        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/time_err_int_reg_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X89Y191        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/time_err_int_reg_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X89Y191        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/time_err_int_reg_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X89Y190        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/time_err_int_reg_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X89Y190        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/time_err_int_reg_reg[14]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X89Y191        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/time_err_int_reg_reg[15]/C
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X8Y46         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X8Y46         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB18_X8Y72         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X7Y39         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB18_X8Y72         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X7Y39         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X86Y212        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tkeep_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X86Y212        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tkeep_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X86Y212        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tkeep_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X86Y212        core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_rx_inst/m_axis_tkeep_reg_reg[3]/C
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X7Y39         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X8Y46         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X8Y46         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X7Y39         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB18_X8Y72         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB18_X8Y72         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2/CLKBWRCLK
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X89Y191        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/time_err_int_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X89Y191        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/time_err_int_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X89Y191        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/time_err_int_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X89Y191        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/time_err_int_reg_reg[15]/C
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.430       0.575      GTHE3_CHANNEL_X0Y13  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.255       0.627      GTHE3_CHANNEL_X0Y13  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 1.552 }
Period(ns):         3.103
Sources:            { sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.103       1.724      BUFG_GT_X0Y90        sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.103       1.724      BUFG_GT_X0Y91        sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.271       0.245      GTHE3_CHANNEL_X0Y12  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.192       0.328      GTHE3_CHANNEL_X0Y12  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_tx_clk_int
  To Clock:  sfp_1_tx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        1.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 0.939ns (19.433%)  route 3.893ns (80.567%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.917ns = ( 8.123 - 6.206 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.835ns (routing 0.326ns, distribution 1.509ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.292ns, distribution 1.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.835     2.232    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X76Y173        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y173        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     2.349 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[15]/Q
                         net (fo=35, routed)          1.189     3.538    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg[15]
    SLICE_X86Y159        LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.163     3.701 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/i___2_i_7/O
                         net (fo=16, routed)          1.145     4.846    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state_reg[27]_1
    SLICE_X77Y172        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     4.916 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[13]_i_3/O
                         net (fo=1, routed)           0.140     5.056    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[13]_i_3_n_0
    SLICE_X77Y173        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     5.188 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[13]_i_1/O
                         net (fo=2, routed)           0.510     5.698    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc_next[7]_29[13]
    SLICE_X81Y165        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.072     5.770 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[45]_i_4/O
                         net (fo=1, routed)           0.321     6.091    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[45]_i_4_n_0
    SLICE_X81Y170        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     6.284 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[45]_i_2/O
                         net (fo=2, routed)           0.553     6.837    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[45]_i_2_n_0
    SLICE_X86Y177        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     7.029 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[45]_i_1/O
                         net (fo=1, routed)           0.035     7.064    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[45]_i_1_n_0
    SLICE_X86Y177        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.588     8.123    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X86Y177        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[45]/C
                         clock pessimism              0.159     8.282    
                         clock uncertainty           -0.035     8.247    
    SLICE_X86Y177        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     8.309    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[45]
  -------------------------------------------------------------------
                         required time                          8.309    
                         arrival time                          -7.064    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 0.920ns (19.139%)  route 3.887ns (80.861%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.917ns = ( 8.123 - 6.206 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.835ns (routing 0.326ns, distribution 1.509ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.292ns, distribution 1.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.835     2.232    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X76Y173        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y173        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     2.349 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[15]/Q
                         net (fo=35, routed)          1.189     3.538    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg[15]
    SLICE_X86Y159        LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.163     3.701 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/i___2_i_7/O
                         net (fo=16, routed)          1.145     4.846    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state_reg[27]_1
    SLICE_X77Y172        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     4.916 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[13]_i_3/O
                         net (fo=1, routed)           0.140     5.056    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[13]_i_3_n_0
    SLICE_X77Y173        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     5.188 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[13]_i_1/O
                         net (fo=2, routed)           0.510     5.698    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/crc_next[7]_29[13]
    SLICE_X81Y165        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.072     5.770 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[45]_i_4/O
                         net (fo=1, routed)           0.321     6.091    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[45]_i_4_n_0
    SLICE_X81Y170        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     6.284 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[45]_i_2/O
                         net (fo=2, routed)           0.553     6.837    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[45]_i_2_n_0
    SLICE_X86Y177        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.173     7.010 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[13]_i_1/O
                         net (fo=1, routed)           0.029     7.039    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[13]_i_1_n_0
    SLICE_X86Y177        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.588     8.123    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X86Y177        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[13]/C
                         clock pessimism              0.159     8.282    
                         clock uncertainty           -0.035     8.247    
    SLICE_X86Y177        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.306    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          8.306    
                         arrival time                          -7.039    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_empty_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.663ns (13.937%)  route 4.094ns (86.063%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 8.131 - 6.206 ) 
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.326ns, distribution 1.567ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.292ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.893     2.290    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X74Y173        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_empty_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y173        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.404 f  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_empty_reg_reg[2]/Q
                         net (fo=94, routed)          2.115     4.519    core_inst/mac[0].eth_mac_inst/s_empty_reg[2]
    SLICE_X88Y165        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     4.692 f  core_inst/mac[0].eth_mac_inst/i___52/O
                         net (fo=5, routed)           1.070     5.762    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/swap_txd_reg[10]_2
    SLICE_X83Y158        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.132     5.894 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/i___18_i_2/O
                         net (fo=1, routed)           0.274     6.168    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst_n_151
    SLICE_X83Y166        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173     6.341 f  core_inst/mac[0].eth_mac_inst/i___18/O
                         net (fo=1, routed)           0.609     6.950    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[61]_0
    SLICE_X85Y177        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071     7.021 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[61]_i_1/O
                         net (fo=1, routed)           0.026     7.047    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[61]_i_1_n_0
    SLICE_X85Y177        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.596     8.131    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X85Y177        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[61]/C
                         clock pessimism              0.159     8.290    
                         clock uncertainty           -0.035     8.254    
    SLICE_X85Y177        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     8.314    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[61]
  -------------------------------------------------------------------
                         required time                          8.314    
                         arrival time                          -7.047    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_empty_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 0.612ns (13.316%)  route 3.984ns (86.684%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 8.131 - 6.206 ) 
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.326ns, distribution 1.567ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.292ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.893     2.290    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X74Y173        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_empty_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y173        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.404 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/s_empty_reg_reg[2]/Q
                         net (fo=94, routed)          2.115     4.519    core_inst/mac[0].eth_mac_inst/s_empty_reg[2]
    SLICE_X88Y165        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     4.692 r  core_inst/mac[0].eth_mac_inst/i___52/O
                         net (fo=5, routed)           0.874     5.566    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/swap_txd_reg[10]_2
    SLICE_X82Y158        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.119     5.685 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/i___9_i_1__1/O
                         net (fo=1, routed)           0.324     6.009    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst_n_152
    SLICE_X84Y165        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.115     6.124 r  core_inst/mac[0].eth_mac_inst/i___9/O
                         net (fo=2, routed)           0.636     6.760    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/swap_txd_reg[31]_0[1]
    SLICE_X85Y175        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.091     6.851 r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[43]_i_1/O
                         net (fo=1, routed)           0.035     6.886    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[43]_i_1_n_0
    SLICE_X85Y175        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.596     8.131    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/CLK
    SLICE_X85Y175        FDRE                                         r  core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[43]/C
                         clock pessimism              0.159     8.290    
                         clock uncertainty           -0.035     8.254    
    SLICE_X85Y175        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     8.314    core_inst/mac[0].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[43]
  -------------------------------------------------------------------
                         required time                          8.314    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 0.116ns (2.499%)  route 4.526ns (97.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.051ns = ( 8.257 - 6.206 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.800ns (routing 0.326ns, distribution 1.474ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.292ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.800     2.197    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X87Y183        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y183        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.313 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         4.526     6.839    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sfp_1_tx_rst_int
    SLICE_X56Y202        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.722     8.257    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X56Y202        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[0]/C
                         clock pessimism              0.159     8.416    
                         clock uncertainty           -0.035     8.381    
    SLICE_X56Y202        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     8.297    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.297    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 0.116ns (2.499%)  route 4.526ns (97.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.051ns = ( 8.257 - 6.206 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.800ns (routing 0.326ns, distribution 1.474ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.292ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.800     2.197    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X87Y183        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y183        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.313 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         4.526     6.839    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sfp_1_tx_rst_int
    SLICE_X56Y202        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.722     8.257    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X56Y202        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[1]/C
                         clock pessimism              0.159     8.416    
                         clock uncertainty           -0.035     8.381    
    SLICE_X56Y202        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     8.297    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.297    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 0.116ns (2.499%)  route 4.526ns (97.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.051ns = ( 8.257 - 6.206 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.800ns (routing 0.326ns, distribution 1.474ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.292ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.800     2.197    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X87Y183        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y183        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.313 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         4.526     6.839    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sfp_1_tx_rst_int
    SLICE_X56Y202        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.722     8.257    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X56Y202        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[2]/C
                         clock pessimism              0.159     8.416    
                         clock uncertainty           -0.035     8.381    
    SLICE_X56Y202        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     8.297    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.297    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 0.116ns (2.499%)  route 4.526ns (97.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.051ns = ( 8.257 - 6.206 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.800ns (routing 0.326ns, distribution 1.474ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.292ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.800     2.197    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X87Y183        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y183        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.313 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         4.526     6.839    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sfp_1_tx_rst_int
    SLICE_X56Y202        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.722     8.257    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X56Y202        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[3]/C
                         clock pessimism              0.159     8.416    
                         clock uncertainty           -0.035     8.381    
    SLICE_X56Y202        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     8.297    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.297    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 0.116ns (2.504%)  route 4.516ns (97.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.049ns = ( 8.255 - 6.206 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.800ns (routing 0.326ns, distribution 1.474ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.292ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.800     2.197    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X87Y183        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y183        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.313 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         4.516     6.829    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sfp_1_tx_rst_int
    SLICE_X56Y202        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.720     8.255    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X56Y202        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[4]/C
                         clock pessimism              0.159     8.414    
                         clock uncertainty           -0.035     8.379    
    SLICE_X56Y202        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     8.296    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -6.829    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 0.116ns (2.504%)  route 4.516ns (97.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.049ns = ( 8.255 - 6.206 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.800ns (routing 0.326ns, distribution 1.474ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.292ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.800     2.197    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X87Y183        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y183        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.313 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         4.516     6.829    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sfp_1_tx_rst_int
    SLICE_X56Y202        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.720     8.255    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X56Y202        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[5]/C
                         clock pessimism              0.159     8.414    
                         clock uncertainty           -0.035     8.379    
    SLICE_X56Y202        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     8.296    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_s_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -6.829    
  -------------------------------------------------------------------
                         slack                                  1.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.065ns (42.208%)  route 0.089ns (57.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.879ns (routing 0.171ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.200ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.879     0.997    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/CLK
    SLICE_X70Y174        FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y174        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.046 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[23]/Q
                         net (fo=1, routed)           0.073     1.119    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg[23]
    SLICE_X71Y174        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.016     1.135 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[23]_i_1__2/O
                         net (fo=1, routed)           0.016     1.151    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[23]_i_1__2_n_0
    SLICE_X71Y174        FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.035     1.200    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/CLK
    SLICE_X71Y174        FDRE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[23]/C
                         clock pessimism             -0.135     1.065    
    SLICE_X71Y174        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.121    core_inst/mac[0].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[11]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.049ns (22.172%)  route 0.172ns (77.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.752ns (routing 0.171ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.847ns (routing 0.200ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.752     0.870    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/CLK
    SLICE_X97Y182        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y182        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.919 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[52]/Q
                         net (fo=1, routed)           0.172     1.091    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[11]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.847     1.012    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.131     0.881    
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[11])
                                                      0.179     1.060    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_ns_shadow_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_ns_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.064ns (33.684%)  route 0.126ns (66.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.850ns (routing 0.171ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.200ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.850     0.968    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X64Y199        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_ns_shadow_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y199        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.017 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_ns_shadow_reg_reg[11]/Q
                         net (fo=2, routed)           0.110     1.127    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/p_1_in[2]
    SLICE_X63Y198        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015     1.142 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_ns_reg[11]_i_1__4/O
                         net (fo=1, routed)           0.016     1.158    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_ns_reg[11]_i_1__4_n_0
    SLICE_X63Y198        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_ns_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.043     1.208    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X63Y198        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_ns_reg_reg[11]/C
                         clock pessimism             -0.138     1.070    
    SLICE_X63Y198        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.126    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_ns_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[23]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.049ns (21.121%)  route 0.183ns (78.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns
    Source Clock Delay      (SCD):    0.867ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.749ns (routing 0.171ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.847ns (routing 0.200ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.749     0.867    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/CLK
    SLICE_X97Y184        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y184        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.916 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[40]/Q
                         net (fo=1, routed)           0.183     1.099    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[23]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[23]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.847     1.012    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.132     0.880    
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[23])
                                                      0.184     1.064    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_ns_shadow_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_ns_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.101ns (52.332%)  route 0.092ns (47.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.850ns (routing 0.171ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.200ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.850     0.968    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X64Y199        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_ns_shadow_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y199        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.017 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_ns_shadow_reg_reg[14]/Q
                         net (fo=2, routed)           0.076     1.093    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/p_1_in[5]
    SLICE_X63Y198        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.052     1.145 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_ns_reg[14]_i_1__4/O
                         net (fo=1, routed)           0.016     1.161    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_ns_reg[14]_i_1__4_n_0
    SLICE_X63Y198        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_ns_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.043     1.208    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X63Y198        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_ns_reg_reg[14]/C
                         clock pessimism             -0.138     1.070    
    SLICE_X63Y198        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.126    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_ns_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txpolarity_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXPOLARITY
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.049ns (18.561%)  route 0.215ns (81.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      0.773ns (routing 0.171ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.847ns (routing 0.200ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.773     0.891    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X97Y178        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txpolarity_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y178        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.940 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txpolarity_sync_reg_reg/Q
                         net (fo=1, routed)           0.215     1.155    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txpolarity_in[0]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXPOLARITY
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.847     1.012    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.076     0.936    
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXPOLARITY)
                                                      0.183     1.119    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_gain_sel_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.079ns (42.703%)  route 0.106ns (57.297%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.853ns (routing 0.171ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.200ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.853     0.971    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X64Y219        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_gain_sel_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y219        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.019 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_gain_sel_reg_reg/Q
                         net (fo=41, routed)          0.090     1.109    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_gain_sel_reg
    SLICE_X62Y220        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.031     1.140 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_phase_inc_reg[11]_i_1__3/O
                         net (fo=1, routed)           0.016     1.156    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_phase_inc_reg[11]_i_1__3_n_0
    SLICE_X62Y220        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.037     1.202    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X62Y220        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[11]/C
                         clock pessimism             -0.138     1.064    
    SLICE_X62Y220        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.120    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[30]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.049ns (20.940%)  route 0.185ns (79.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.752ns (routing 0.171ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.847ns (routing 0.200ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.752     0.870    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/CLK
    SLICE_X94Y183        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y183        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.919 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[33]/Q
                         net (fo=1, routed)           0.185     1.104    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[30]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[30]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.847     1.012    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.131     0.881    
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[30])
                                                      0.187     1.068    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_ns_shadow_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_ns_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.063ns (32.812%)  route 0.129ns (67.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.850ns (routing 0.171ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.200ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.850     0.968    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X64Y199        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_ns_shadow_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y199        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.016 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_ns_shadow_reg_reg[27]/Q
                         net (fo=2, routed)           0.114     1.130    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/p_1_in[18]
    SLICE_X63Y201        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.145 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_ns_reg[27]_i_1__4/O
                         net (fo=1, routed)           0.015     1.160    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_ns_reg[27]_i_1__4_n_0
    SLICE_X63Y201        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_ns_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.040     1.205    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X63Y201        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_ns_reg_reg[27]/C
                         clock pessimism             -0.138     1.067    
    SLICE_X63Y201        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.123    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/ts_tod_ns_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[25]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.048ns (20.961%)  route 0.181ns (79.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns
    Source Clock Delay      (SCD):    0.869ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.751ns (routing 0.171ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.847ns (routing 0.200ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.751     0.869    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/CLK
    SLICE_X94Y184        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y184        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     0.917 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[38]/Q
                         net (fo=1, routed)           0.181     1.098    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[25]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[25]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.847     1.012    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.131     0.881    
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[25])
                                                      0.180     1.061    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_1_tx_clk_int
Waveform(ns):       { 0.000 3.103 }
Period(ns):         6.206
Sources:            { sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.206       4.497      RAMB36_X6Y26         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.206       4.497      RAMB18_X5Y78         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.206       4.497      RAMB36_X6Y25         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.206       4.497      RAMB36_X6Y50         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1/CLKBWRCLK
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X64Y214        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[1]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X64Y214        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[2]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X62Y216        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[3]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X62Y220        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[4]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X62Y216        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[5]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X64Y214        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[6]/C
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB36_X6Y26         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB18_X5Y78         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB36_X6Y26         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X6Y25         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X6Y50         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X6Y50         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB18_X5Y78         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X6Y25         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X64Y217        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X62Y198        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[7]/C
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB36_X6Y26         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB36_X6Y26         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB18_X5Y78         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X6Y25         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X6Y25         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X6Y50         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X6Y50         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB18_X5Y78         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1/CLKARDCLK
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X62Y220        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_phase_inc_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X62Y212        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_phase_reg_reg[0]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.269       0.306      GTHE3_CHANNEL_X0Y12  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.188       0.726      GTHE3_CHANNEL_X0Y12  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]_1
  To Clock:  txoutclk_out[0]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]_1
Waveform(ns):       { 0.000 1.552 }
Period(ns):         3.103
Sources:            { sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.103       1.724      BUFG_GT_X0Y93        sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.103       1.724      BUFG_GT_X0Y94        sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.279       0.237      GTHE3_CHANNEL_X0Y13  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.196       0.324      GTHE3_CHANNEL_X0Y13  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  sfp_2_tx_clk_int
  To Clock:  sfp_2_tx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        1.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_axis_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 0.307ns (6.730%)  route 4.255ns (93.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 8.206 - 6.206 ) 
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.330ns, distribution 1.467ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.295ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.797     2.194    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X81Y224        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_axis_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y224        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.310 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_axis_tready_reg_reg/Q
                         net (fo=102, routed)         1.992     4.302    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/tx_axis_tready_int
    SLICE_X79Y194        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.191     4.493 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[63]_i_1__3/O
                         net (fo=91, routed)          2.263     6.756    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[63]_i_1__3_n_0
    SLICE_X73Y218        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.671     8.206    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X73Y218        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[49]/C
                         clock pessimism              0.161     8.367    
                         clock uncertainty           -0.035     8.332    
    SLICE_X73Y218        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     8.285    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[49]
  -------------------------------------------------------------------
                         required time                          8.285    
                         arrival time                          -6.756    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_axis_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 0.307ns (6.761%)  route 4.234ns (93.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 8.209 - 6.206 ) 
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.330ns, distribution 1.467ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.295ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.797     2.194    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X81Y224        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_axis_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y224        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.310 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_axis_tready_reg_reg/Q
                         net (fo=102, routed)         1.992     4.302    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/tx_axis_tready_int
    SLICE_X79Y194        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.191     4.493 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[63]_i_1__3/O
                         net (fo=91, routed)          2.242     6.735    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[63]_i_1__3_n_0
    SLICE_X73Y219        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.674     8.209    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X73Y219        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[52]/C
                         clock pessimism              0.161     8.370    
                         clock uncertainty           -0.035     8.334    
    SLICE_X73Y219        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     8.287    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[52]
  -------------------------------------------------------------------
                         required time                          8.287    
                         arrival time                          -6.735    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.659ns  (required time - arrival time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_axis_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 0.307ns (6.961%)  route 4.103ns (93.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 8.184 - 6.206 ) 
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.330ns, distribution 1.467ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.295ns, distribution 1.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.797     2.194    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X81Y224        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_axis_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y224        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.310 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_axis_tready_reg_reg/Q
                         net (fo=102, routed)         1.992     4.302    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/tx_axis_tready_int
    SLICE_X79Y194        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.191     4.493 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[63]_i_1__3/O
                         net (fo=91, routed)          2.111     6.604    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[63]_i_1__3_n_0
    SLICE_X74Y220        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.649     8.184    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X74Y220        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[19]/C
                         clock pessimism              0.161     8.345    
                         clock uncertainty           -0.035     8.310    
    SLICE_X74Y220        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     8.263    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_axis_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 0.307ns (6.960%)  route 4.104ns (93.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.916ns = ( 8.122 - 6.206 ) 
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.330ns, distribution 1.467ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.295ns, distribution 1.292ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.797     2.194    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X81Y224        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_axis_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y224        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.310 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_axis_tready_reg_reg/Q
                         net (fo=102, routed)         1.992     4.302    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/tx_axis_tready_int
    SLICE_X79Y194        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.191     4.493 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[63]_i_1__3/O
                         net (fo=91, routed)          2.112     6.605    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[63]_i_1__3_n_0
    SLICE_X81Y225        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.587     8.122    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X81Y225        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[29]/C
                         clock pessimism              0.229     8.351    
                         clock uncertainty           -0.035     8.315    
    SLICE_X81Y225        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     8.268    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          8.268    
                         arrival time                          -6.605    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_axis_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 0.307ns (6.960%)  route 4.104ns (93.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.916ns = ( 8.122 - 6.206 ) 
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.330ns, distribution 1.467ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.295ns, distribution 1.292ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.797     2.194    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X81Y224        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_axis_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y224        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.310 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_axis_tready_reg_reg/Q
                         net (fo=102, routed)         1.992     4.302    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/tx_axis_tready_int
    SLICE_X79Y194        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.191     4.493 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[63]_i_1__3/O
                         net (fo=91, routed)          2.112     6.605    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[63]_i_1__3_n_0
    SLICE_X81Y225        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.587     8.122    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X81Y225        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[31]/C
                         clock pessimism              0.229     8.351    
                         clock uncertainty           -0.035     8.315    
    SLICE_X81Y225        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     8.268    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          8.268    
                         arrival time                          -6.605    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.907ns (21.039%)  route 3.404ns (78.961%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 8.084 - 6.206 ) 
    Source Clock Delay      (SCD):    2.289ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.892ns (routing 0.330ns, distribution 1.562ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.295ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.892     2.289    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X73Y214        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y214        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.404 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[17]/Q
                         net (fo=31, routed)          0.982     3.386    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg[17]
    SLICE_X75Y219        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.074     3.460 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc_state[15]_i_6__0/O
                         net (fo=9, routed)           0.490     3.950    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state_reg[15]_0
    SLICE_X74Y210        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     4.135 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[15]_i_3__0/O
                         net (fo=1, routed)           0.295     4.430    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[15]_i_3__0_n_0
    SLICE_X74Y210        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.071     4.501 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[15]_i_1__0/O
                         net (fo=2, routed)           0.491     4.992    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc_next[7]_33[15]
    SLICE_X79Y209        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.071     5.063 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[47]_i_7__0/O
                         net (fo=1, routed)           0.320     5.383    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[47]_i_7__0_n_0
    SLICE_X79Y209        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.177     5.560 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[47]_i_2__0/O
                         net (fo=2, routed)           0.781     6.341    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[47]_i_2__0_n_0
    SLICE_X88Y208        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.214     6.555 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[47]_i_1__0/O
                         net (fo=1, routed)           0.045     6.600    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[47]_i_1__0_n_0
    SLICE_X88Y208        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.549     8.084    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X88Y208        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[47]/C
                         clock pessimism              0.161     8.245    
                         clock uncertainty           -0.035     8.210    
    SLICE_X88Y208        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     8.272    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[47]
  -------------------------------------------------------------------
                         required time                          8.272    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.942ns (21.675%)  route 3.404ns (78.325%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.911ns = ( 8.117 - 6.206 ) 
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.881ns (routing 0.330ns, distribution 1.551ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.295ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.881     2.278    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X75Y221        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y221        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     2.395 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[33]/Q
                         net (fo=35, routed)          1.407     3.802    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state_reg[16]
    SLICE_X73Y209        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.193     3.995 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[27]_i_5__0/O
                         net (fo=2, routed)           0.682     4.677    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[27]_i_5__0_n_0
    SLICE_X75Y209        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.043     4.720 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[1]_i_3__0/O
                         net (fo=1, routed)           0.295     5.015    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[1]_i_3__0_n_0
    SLICE_X78Y209        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.073     5.088 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[1]_i_1__0/O
                         net (fo=2, routed)           0.403     5.491    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc_next[7]_33[1]
    SLICE_X81Y213        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.191     5.682 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_5__0/O
                         net (fo=1, routed)           0.259     5.941    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_5__0_n_0
    SLICE_X84Y213        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     6.134 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_2__0/O
                         net (fo=2, routed)           0.331     6.465    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_2__0_n_0
    SLICE_X84Y206        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.132     6.597 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.027     6.624    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[1]_i_1__0_n_0
    SLICE_X84Y206        FDSE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.582     8.117    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X84Y206        FDSE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[1]/C
                         clock pessimism              0.161     8.278    
                         clock uncertainty           -0.035     8.243    
    SLICE_X84Y206        FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.302    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.302    
                         arrival time                          -6.624    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_axis_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.307ns (6.996%)  route 4.081ns (93.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 8.211 - 6.206 ) 
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.330ns, distribution 1.467ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.295ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.797     2.194    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X81Y224        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_axis_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y224        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.310 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_axis_tready_reg_reg/Q
                         net (fo=102, routed)         1.992     4.302    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/tx_axis_tready_int
    SLICE_X79Y194        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.191     4.493 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[63]_i_1__3/O
                         net (fo=91, routed)          2.089     6.582    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[63]_i_1__3_n_0
    SLICE_X73Y222        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.676     8.211    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X73Y222        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[25]/C
                         clock pessimism              0.161     8.372    
                         clock uncertainty           -0.035     8.336    
    SLICE_X73Y222        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     8.289    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_axis_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.307ns (6.996%)  route 4.081ns (93.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 8.211 - 6.206 ) 
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.330ns, distribution 1.467ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.295ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.797     2.194    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X81Y224        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_axis_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y224        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.310 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_axis_tready_reg_reg/Q
                         net (fo=102, routed)         1.992     4.302    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/tx_axis_tready_int
    SLICE_X79Y194        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.191     4.493 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[63]_i_1__3/O
                         net (fo=91, routed)          2.089     6.582    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[63]_i_1__3_n_0
    SLICE_X73Y222        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.676     8.211    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X73Y222        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[44]/C
                         clock pessimism              0.161     8.372    
                         clock uncertainty           -0.035     8.336    
    SLICE_X73Y222        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     8.289    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[44]
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 0.880ns (20.633%)  route 3.385ns (79.367%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 8.084 - 6.206 ) 
    Source Clock Delay      (SCD):    2.289ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.892ns (routing 0.330ns, distribution 1.562ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.295ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.892     2.289    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X73Y214        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y214        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.404 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[17]/Q
                         net (fo=31, routed)          0.982     3.386    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg[17]
    SLICE_X75Y219        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.074     3.460 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc_state[15]_i_6__0/O
                         net (fo=9, routed)           0.490     3.950    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state_reg[15]_0
    SLICE_X74Y210        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     4.135 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[15]_i_3__0/O
                         net (fo=1, routed)           0.295     4.430    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[15]_i_3__0_n_0
    SLICE_X74Y210        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.071     4.501 f  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc[7].eth_crc/crc_state[15]_i_1__0/O
                         net (fo=2, routed)           0.491     4.992    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/crc_next[7]_33[15]
    SLICE_X79Y209        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.071     5.063 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[47]_i_7__0/O
                         net (fo=1, routed)           0.320     5.383    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[47]_i_7__0_n_0
    SLICE_X79Y209        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.177     5.560 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[47]_i_2__0/O
                         net (fo=2, routed)           0.781     6.341    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[47]_i_2__0_n_0
    SLICE_X88Y208        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.187     6.528 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[15]_i_1__0/O
                         net (fo=1, routed)           0.026     6.554    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg[15]_i_1__0_n_0
    SLICE_X88Y208        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.549     8.084    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X88Y208        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[15]/C
                         clock pessimism              0.161     8.245    
                         clock uncertainty           -0.035     8.210    
    SLICE_X88Y208        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     8.268    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          8.268    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                  1.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.065ns (39.877%)  route 0.098ns (60.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.110ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.786ns (routing 0.174ns, distribution 0.612ns)
  Clock Net Delay (Destination): 0.945ns (routing 0.203ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.786     0.904    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X78Y217        FDSE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y217        FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.953 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[1]/Q
                         net (fo=1, routed)           0.082     1.035    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg[1]
    SLICE_X79Y217        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.016     1.051 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[1]_i_1__4/O
                         net (fo=1, routed)           0.016     1.067    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[1]_i_1__4_n_0
    SLICE_X79Y217        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.945     1.110    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X79Y217        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[1]/C
                         clock pessimism             -0.131     0.979    
    SLICE_X79Y217        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.035    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.049ns (27.222%)  route 0.131ns (72.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.786ns (routing 0.174ns, distribution 0.612ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.203ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.786     0.904    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X78Y218        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y218        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.953 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[28]/Q
                         net (fo=1, routed)           0.131     1.084    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/tx_axis_tdata_int[28]
    SLICE_X77Y218        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.960     1.125    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X77Y218        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[28]/C
                         clock pessimism             -0.130     0.995    
    SLICE_X77Y218        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     1.051    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.064ns (42.667%)  route 0.086ns (57.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      0.813ns (routing 0.174ns, distribution 0.639ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.203ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.813     0.931    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X74Y212        FDSE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y212        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.980 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[4]/Q
                         net (fo=1, routed)           0.070     1.050    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg[4]
    SLICE_X75Y212        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.015     1.065 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[4]_i_1__4/O
                         net (fo=1, routed)           0.016     1.081    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[4]_i_1__4_n_0
    SLICE_X75Y212        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.964     1.129    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X75Y212        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[4]/C
                         clock pessimism             -0.139     0.990    
    SLICE_X75Y212        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.046    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[23]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.735ns (routing 0.174ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.203ns, distribution 0.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.735     0.853    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/CLK
    SLICE_X99Y202        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y202        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.902 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[40]/Q
                         net (fo=1, routed)           0.165     1.067    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[23]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[23]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.814     0.979    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.132     0.847    
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[23])
                                                      0.184     1.031    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tuser_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tuser_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.065ns (41.667%)  route 0.091ns (58.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.797ns (routing 0.174ns, distribution 0.623ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.203ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.797     0.915    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X77Y196        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tuser_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.964 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tuser_reg_reg[10]/Q
                         net (fo=1, routed)           0.075     1.039    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tuser_reg[10]
    SLICE_X78Y196        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.016     1.055 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tuser_reg[10]_i_1__4/O
                         net (fo=1, routed)           0.016     1.071    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tuser_reg[10]_i_1__4_n_0
    SLICE_X78Y196        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tuser_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.943     1.108    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X78Y196        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tuser_reg_reg[10]/C
                         clock pessimism             -0.130     0.978    
    SLICE_X78Y196        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.034    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tuser_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.080ns (47.904%)  route 0.087ns (52.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.820ns (routing 0.174ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.203ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.820     0.938    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X74Y222        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y222        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.987 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[42]/Q
                         net (fo=1, routed)           0.072     1.059    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg[42]
    SLICE_X75Y222        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.031     1.090 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[42]_i_1__2/O
                         net (fo=1, routed)           0.015     1.105    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[42]_i_1__2_n_0
    SLICE_X75Y222        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.984     1.149    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X75Y222        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[42]/C
                         clock pessimism             -0.138     1.011    
    SLICE_X75Y222        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.067    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tuser_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tuser_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.065ns (42.208%)  route 0.089ns (57.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.800ns (routing 0.174ns, distribution 0.626ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.203ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.800     0.918    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X76Y196        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tuser_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y196        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.967 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tuser_reg_reg[5]/Q
                         net (fo=1, routed)           0.074     1.041    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tuser_reg[5]
    SLICE_X78Y196        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.016     1.057 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tuser_reg[5]_i_1__4/O
                         net (fo=1, routed)           0.015     1.072    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tuser_reg[5]_i_1__4_n_0
    SLICE_X78Y196        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tuser_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.943     1.108    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X78Y196        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tuser_reg_reg[5]/C
                         clock pessimism             -0.130     0.978    
    SLICE_X78Y196        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.034    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tuser_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[12]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.048ns (21.918%)  route 0.171ns (78.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.735ns (routing 0.174ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.203ns, distribution 0.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.735     0.853    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/CLK
    SLICE_X99Y202        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y202        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.901 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[51]/Q
                         net (fo=1, routed)           0.171     1.072    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[12]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[12]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.814     0.979    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.132     0.847    
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[12])
                                                      0.186     1.033    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/deficit_idle_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.104ns (53.608%)  route 0.090ns (46.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.785ns (routing 0.174ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.203ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.785     0.903    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X81Y224        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y224        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.952 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=105, routed)         0.079     1.031    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[2]_0[2]
    SLICE_X80Y224        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.055     1.086 r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/deficit_idle_count_reg[1]_i_2__0/O
                         net (fo=1, routed)           0.011     1.097    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/deficit_idle_count_next[1]
    SLICE_X80Y224        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/deficit_idle_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.967     1.132    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_3
    SLICE_X80Y224        FDRE                                         r  core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/deficit_idle_count_reg_reg[1]/C
                         clock pessimism             -0.130     1.002    
    SLICE_X80Y224        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.058    core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/deficit_idle_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.078ns (40.206%)  route 0.116ns (59.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.811ns (routing 0.174ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.203ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.811     0.929    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X74Y212        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y212        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.977 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg_reg[56]/Q
                         net (fo=1, routed)           0.104     1.081    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/temp_m_axis_tdata_reg[56]
    SLICE_X73Y212        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.030     1.111 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[56]_i_1__2/O
                         net (fo=1, routed)           0.012     1.123    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg[56]_i_1__2_n_0
    SLICE_X73Y212        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.000     1.165    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[40]_0
    SLICE_X73Y212        FDRE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[56]/C
                         clock pessimism             -0.138     1.027    
    SLICE_X73Y212        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.083    core_inst/mac[1].eth_mac_inst/mac_ctrl.mac_ctrl_tx_inst/m_axis_tdata_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_2_tx_clk_int
Waveform(ns):       { 0.000 3.103 }
Period(ns):         6.206
Sources:            { sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.206       4.497      RAMB36_X8Y45         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.206       4.497      RAMB18_X7Y100        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.206       4.497      RAMB36_X9Y34         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.206       4.497      RAMB36_X9Y35         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1/CLKBWRCLK
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X76Y208        core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X76Y209        core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X76Y209        core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X77Y209        core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X76Y209        core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.206       5.656      SLICE_X79Y214        core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[14]/C
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB36_X8Y45         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB18_X7Y100        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB36_X8Y45         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB18_X7Y100        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X9Y34         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X9Y35         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X9Y35         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X9Y34         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X77Y218        core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[24]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X77Y218        core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[26]/C
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X9Y35         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB36_X8Y45         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB18_X7Y100        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X9Y34         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X9Y34         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.103       2.249      RAMB36_X9Y35         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/mem_reg_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB36_X8Y45         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.103       2.249      RAMB18_X7Y100        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1/CLKARDCLK
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X72Y212        core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[16]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.103       2.828      SLICE_X73Y214        core_inst/mac[1].eth_mac_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[17]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.249       0.326      GTHE3_CHANNEL_X0Y13  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.172       0.742      GTHE3_CHANNEL_X0Y13  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  pcie_user_clk
  To Clock:  clk_125mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        3.216ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.216ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.844ns  (logic 0.115ns (13.626%)  route 0.729ns (86.374%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y165                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_sync_reg_reg/C
    SLICE_X53Y165        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_sync_reg_reg/Q
                         net (fo=5, routed)           0.729     0.844    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_sync_reg
    SLICE_X57Y160        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X57Y160        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                  3.216    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/rb_di_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/drp_di_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.098ns  (logic 0.117ns (10.656%)  route 0.981ns (89.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y174                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/rb_di_reg_reg[13]/C
    SLICE_X90Y174        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/sfp_rb_drp_inst/rb_di_reg_reg[13]/Q
                         net (fo=1, routed)           0.981     1.098    core_inst/sfp_rb_drp_inst/rb_di_reg[13]
    SLICE_X91Y175        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_di_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X91Y175        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     8.059    core_inst/sfp_rb_drp_inst/drp_di_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -1.098    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.987ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.072ns  (logic 0.117ns (10.914%)  route 0.955ns (89.086%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y172                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[9]/C
    SLICE_X89Y172        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[9]/Q
                         net (fo=1, routed)           0.955     1.072    core_inst/sfp_rb_drp_inst/rb_addr_reg[9]
    SLICE_X91Y173        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X91Y173        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     8.059    core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -1.072    
  -------------------------------------------------------------------
                         slack                                  6.987    

Slack (MET) :             6.999ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.061ns  (logic 0.115ns (10.839%)  route 0.946ns (89.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y173                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[6]/C
    SLICE_X90Y173        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[6]/Q
                         net (fo=1, routed)           0.946     1.061    core_inst/sfp_rb_drp_inst/rb_addr_reg[6]
    SLICE_X91Y175        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X91Y175        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     8.060    core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                  6.999    

Slack (MET) :             7.003ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/rb_di_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/drp_di_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.057ns  (logic 0.117ns (11.069%)  route 0.940ns (88.931%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y166                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/rb_di_reg_reg[1]/C
    SLICE_X87Y166        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/sfp_rb_drp_inst/rb_di_reg_reg[1]/Q
                         net (fo=1, routed)           0.940     1.057    core_inst/sfp_rb_drp_inst/rb_di_reg[1]
    SLICE_X90Y170        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_di_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X90Y170        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     8.060    core_inst/sfp_rb_drp_inst/drp_di_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.013ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.046ns  (logic 0.114ns (10.899%)  route 0.932ns (89.101%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y174                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[2]/C
    SLICE_X88Y174        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[2]/Q
                         net (fo=1, routed)           0.932     1.046    core_inst/sfp_rb_drp_inst/rb_addr_reg[2]
    SLICE_X89Y174        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X89Y174        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.059    core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                  7.013    

Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.039ns  (logic 0.114ns (10.972%)  route 0.925ns (89.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y174                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[12]/C
    SLICE_X88Y174        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[12]/Q
                         net (fo=1, routed)           0.925     1.039    core_inst/sfp_rb_drp_inst/rb_addr_reg[12]
    SLICE_X92Y174        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X92Y174        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     8.060    core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                  7.021    

Slack (MET) :             7.034ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.027ns  (logic 0.115ns (11.198%)  route 0.912ns (88.802%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y166                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[10]/C
    SLICE_X87Y166        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[10]/Q
                         net (fo=1, routed)           0.912     1.027    core_inst/sfp_rb_drp_inst/rb_addr_reg[10]
    SLICE_X90Y170        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X90Y170        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     8.061    core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                  7.034    

Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/rb_di_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/drp_di_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.024ns  (logic 0.118ns (11.523%)  route 0.906ns (88.477%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y174                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/rb_di_reg_reg[4]/C
    SLICE_X90Y174        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  core_inst/sfp_rb_drp_inst/rb_di_reg_reg[4]/Q
                         net (fo=1, routed)           0.906     1.024    core_inst/sfp_rb_drp_inst/rb_di_reg[4]
    SLICE_X91Y175        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_di_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X91Y175        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     8.063    core_inst/sfp_rb_drp_inst/drp_di_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  7.039    

Slack (MET) :             7.056ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/rb_di_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/drp_di_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.004ns  (logic 0.114ns (11.355%)  route 0.890ns (88.645%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y167                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/rb_di_reg_reg[10]/C
    SLICE_X87Y167        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/sfp_rb_drp_inst/rb_di_reg_reg[10]/Q
                         net (fo=1, routed)           0.890     1.004    core_inst/sfp_rb_drp_inst/rb_di_reg[10]
    SLICE_X90Y170        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_di_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X90Y170        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     8.060    core_inst/sfp_rb_drp_inst/drp_di_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                  7.056    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk
  To Clock:  clk_125mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        5.342ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.927ns  (logic 0.114ns (12.298%)  route 0.813ns (87.702%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y187                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_sync_reg_reg/C
    SLICE_X55Y187        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_sync_reg_reg/Q
                         net (fo=3, routed)           0.813     0.927    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_sync_reg
    SLICE_X55Y159        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X55Y159        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.755ns  (logic 0.114ns (15.099%)  route 0.641ns (84.901%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y204                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_reg_reg/C
    SLICE_X61Y204        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_reg_reg/Q
                         net (fo=3, routed)           0.641     0.755    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_reg
    SLICE_X63Y213        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X63Y213        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.574ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.692ns  (logic 0.114ns (16.474%)  route 0.578ns (83.526%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y196                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_reg_reg/C
    SLICE_X89Y196        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_reg_reg/Q
                         net (fo=3, routed)           0.578     0.692    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_reg
    SLICE_X97Y196        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X97Y196        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                  5.574    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.620ns  (logic 0.114ns (18.387%)  route 0.506ns (81.613%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y217                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_reg_reg/C
    SLICE_X79Y217        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_reg_reg/Q
                         net (fo=3, routed)           0.506     0.620    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_reg
    SLICE_X81Y222        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X81Y222        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             5.682ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.587ns  (logic 0.117ns (19.932%)  route 0.470ns (80.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y218                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_reg_reg/C
    SLICE_X69Y218        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_reg_reg/Q
                         net (fo=3, routed)           0.470     0.587    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_reg
    SLICE_X69Y218        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X69Y218        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  5.682    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_rx_clk_int
  To Clock:  clk_125mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        5.831ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_rx_active_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_rx_active_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.436ns  (logic 0.117ns (26.835%)  route 0.319ns (73.165%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181                                     0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_rx_active_reg_reg/C
    SLICE_X95Y181        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_rx_active_reg_reg/Q
                         net (fo=1, routed)           0.319     0.436    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_rx_active_reg
    SLICE_X95Y182        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_rx_active_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X95Y182        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_rx_active_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbserr_sync_1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbserr_sync_2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.428ns  (logic 0.117ns (27.336%)  route 0.311ns (72.664%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y186                                     0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbserr_sync_1_reg_reg/C
    SLICE_X96Y186        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbserr_sync_1_reg_reg/Q
                         net (fo=2, routed)           0.311     0.428    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbserr_sync_1_reg
    SLICE_X96Y187        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbserr_sync_2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X96Y187        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbserr_sync_2_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_status_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_status_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.428ns  (logic 0.117ns (27.336%)  route 0.311ns (72.664%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y178                                     0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_status_reg_reg/C
    SLICE_X96Y178        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_status_reg_reg/Q
                         net (fo=1, routed)           0.311     0.428    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_status_reg
    SLICE_X96Y179        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_status_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X96Y179        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_status_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.428ns  (logic 0.117ns (27.336%)  route 0.311ns (72.664%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y219                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_reg_reg/C
    SLICE_X65Y219        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_reg_reg/Q
                         net (fo=4, routed)           0.311     0.428    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_reg
    SLICE_X64Y220        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X64Y220        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_block_lock_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_block_lock_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.422ns  (logic 0.117ns (27.725%)  route 0.305ns (72.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y184                                     0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_block_lock_reg_reg/C
    SLICE_X97Y184        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_block_lock_reg_reg/Q
                         net (fo=1, routed)           0.305     0.422    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_block_lock_reg
    SLICE_X97Y185        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_block_lock_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X97Y185        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_block_lock_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_high_ber_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_high_ber_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.420ns  (logic 0.117ns (27.857%)  route 0.303ns (72.143%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y185                                     0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_high_ber_reg_reg/C
    SLICE_X98Y185        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_high_ber_reg_reg/Q
                         net (fo=1, routed)           0.303     0.420    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_high_ber_reg
    SLICE_X98Y186        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_high_ber_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X98Y186        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_high_ber_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_reset_req_sync_1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_reset_req_sync_2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.418ns  (logic 0.117ns (27.990%)  route 0.301ns (72.010%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y183                                     0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_reset_req_sync_1_reg_reg/C
    SLICE_X95Y183        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_reset_req_sync_1_reg_reg/Q
                         net (fo=2, routed)           0.301     0.418    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_reset_req_sync_1_reg
    SLICE_X95Y184        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_reset_req_sync_2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X95Y184        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_reset_req_sync_2_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rx_reset_done_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rx_reset_done_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.412ns  (logic 0.117ns (28.398%)  route 0.295ns (71.602%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y191                                     0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rx_reset_done_reg_reg/C
    SLICE_X98Y191        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rx_reset_done_reg_reg/Q
                         net (fo=1, routed)           0.295     0.412    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rx_reset_done_reg
    SLICE_X98Y192        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rx_reset_done_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X98Y192        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rx_reset_done_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbslocked_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbslocked_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.412ns  (logic 0.117ns (28.398%)  route 0.295ns (71.602%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y186                                     0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbslocked_reg_reg/C
    SLICE_X97Y186        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbslocked_reg_reg/Q
                         net (fo=1, routed)           0.295     0.412    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbslocked_reg
    SLICE_X97Y187        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbslocked_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X97Y187        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbslocked_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  5.855    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_2_rx_clk_int
  To Clock:  clk_125mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        5.513ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_status_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_status_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.754ns  (logic 0.117ns (15.517%)  route 0.637ns (84.483%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y179                                     0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_status_reg_reg/C
    SLICE_X97Y179        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_status_reg_reg/Q
                         net (fo=1, routed)           0.637     0.754    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_status_reg_reg_n_0
    SLICE_X97Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_status_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X97Y180        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_status_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rx_reset_done_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rx_reset_done_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.465ns  (logic 0.117ns (25.161%)  route 0.348ns (74.839%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y195                                    0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rx_reset_done_reg_reg/C
    SLICE_X100Y195       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rx_reset_done_reg_reg/Q
                         net (fo=1, routed)           0.348     0.465    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rx_reset_done_reg_reg_n_0
    SLICE_X100Y196       FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rx_reset_done_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X100Y196       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rx_reset_done_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbslocked_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbslocked_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.465ns  (logic 0.117ns (25.161%)  route 0.348ns (74.839%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y197                                    0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbslocked_reg_reg/C
    SLICE_X100Y197       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbslocked_reg_reg/Q
                         net (fo=1, routed)           0.348     0.465    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbslocked_reg_reg_n_0
    SLICE_X100Y198       FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbslocked_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X100Y198       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbslocked_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbserr_sync_1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbserr_sync_2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.428ns  (logic 0.117ns (27.336%)  route 0.311ns (72.664%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y197                                     0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbserr_sync_1_reg_reg/C
    SLICE_X99Y197        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbserr_sync_1_reg_reg/Q
                         net (fo=2, routed)           0.311     0.428    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbserr_sync_1_reg
    SLICE_X99Y198        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbserr_sync_2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X99Y198        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbserr_sync_2_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_block_lock_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_block_lock_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.428ns  (logic 0.117ns (27.336%)  route 0.311ns (72.664%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y195                                     0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_block_lock_reg_reg/C
    SLICE_X97Y195        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_block_lock_reg_reg/Q
                         net (fo=1, routed)           0.311     0.428    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_block_lock_reg_reg_n_0
    SLICE_X97Y196        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_block_lock_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X97Y196        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_block_lock_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_reset_req_sync_1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_reset_req_sync_2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.426ns  (logic 0.117ns (27.465%)  route 0.309ns (72.535%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y196                                     0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_reset_req_sync_1_reg_reg/C
    SLICE_X98Y196        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_reset_req_sync_1_reg_reg/Q
                         net (fo=2, routed)           0.309     0.426    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_reset_req_sync_1_reg
    SLICE_X98Y197        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_reset_req_sync_2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X98Y197        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_reset_req_sync_2_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_high_ber_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_high_ber_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.422ns  (logic 0.117ns (27.725%)  route 0.305ns (72.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y195                                     0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_high_ber_reg_reg/C
    SLICE_X99Y195        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_high_ber_reg_reg/Q
                         net (fo=1, routed)           0.305     0.422    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_high_ber_reg_reg_n_0
    SLICE_X99Y196        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_high_ber_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X99Y196        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_high_ber_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_rx_active_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_rx_active_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.412ns  (logic 0.117ns (28.398%)  route 0.295ns (71.602%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y184                                     0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_rx_active_reg_reg/C
    SLICE_X96Y184        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_rx_active_reg_reg/Q
                         net (fo=1, routed)           0.295     0.412    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_rx_active_reg_reg_n_0
    SLICE_X96Y185        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_rx_active_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X96Y185        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_rx_active_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.900ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.369ns  (logic 0.117ns (31.707%)  route 0.252ns (68.293%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y207                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_reg_reg/C
    SLICE_X94Y207        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_reg_reg/Q
                         net (fo=4, routed)           0.252     0.369    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_reg
    SLICE_X94Y209        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X94Y209        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  5.900    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_tx_clk_int
  To Clock:  clk_125mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        5.718ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_tx_reset_done_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_tx_reset_done_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.549ns  (logic 0.117ns (21.311%)  route 0.432ns (78.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y185                                    0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_tx_reset_done_reg_reg/C
    SLICE_X100Y185       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_tx_reset_done_reg_reg/Q
                         net (fo=1, routed)           0.432     0.549    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_tx_reset_done_reg
    SLICE_X100Y186       FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_tx_reset_done_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X100Y186       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_tx_reset_done_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.489ns  (logic 0.117ns (23.926%)  route 0.372ns (76.074%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y211                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_reg_reg/C
    SLICE_X61Y211        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_reg_reg/Q
                         net (fo=4, routed)           0.372     0.489    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_reg
    SLICE_X63Y212        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X63Y212        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_tx_active_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_tx_active_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.465ns  (logic 0.117ns (25.161%)  route 0.348ns (74.839%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y181                                    0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_tx_active_reg_reg/C
    SLICE_X100Y181       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_tx_active_reg_reg/Q
                         net (fo=1, routed)           0.348     0.465    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_tx_active_reg
    SLICE_X100Y182       FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_tx_active_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X100Y182       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_userclk_tx_active_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  5.802    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_2_tx_clk_int
  To Clock:  clk_125mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        5.668ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_tx_reset_done_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_tx_reset_done_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.599ns  (logic 0.117ns (19.533%)  route 0.482ns (80.467%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y193                                    0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_tx_reset_done_reg_reg/C
    SLICE_X100Y193       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_tx_reset_done_reg_reg/Q
                         net (fo=1, routed)           0.482     0.599    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_tx_reset_done_reg_reg_n_0
    SLICE_X100Y194       FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_tx_reset_done_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X100Y194       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_tx_reset_done_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_tx_active_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_tx_active_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.420ns  (logic 0.117ns (27.857%)  route 0.303ns (72.143%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y181                                     0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_tx_active_reg_reg/C
    SLICE_X96Y181        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_tx_active_reg_reg/Q
                         net (fo=1, routed)           0.303     0.420    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_tx_active_reg_reg_n_0
    SLICE_X96Y182        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_tx_active_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X96Y182        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_userclk_tx_active_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.899ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.370ns  (logic 0.117ns (31.622%)  route 0.253ns (68.378%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y221                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_reg_reg/C
    SLICE_X77Y221        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_reg_reg/Q
                         net (fo=4, routed)           0.253     0.370    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_reg
    SLICE_X78Y221        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X78Y221        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  5.899    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mmcm_out
  To Clock:  pcie_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.862ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.862ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/drp_do_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/rb_do_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.198ns  (logic 0.114ns (9.516%)  route 1.084ns (90.484%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y175                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[10]/C
    SLICE_X91Y175        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[10]/Q
                         net (fo=1, routed)           1.084     1.198    core_inst/sfp_rb_drp_inst/drp_do_reg[10]
    SLICE_X90Y174        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X90Y174        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     4.060    core_inst/sfp_rb_drp_inst/rb_do_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                  2.862    

Slack (MET) :             2.950ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/drp_do_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/rb_do_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.110ns  (logic 0.117ns (10.541%)  route 0.993ns (89.459%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y173                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[12]/C
    SLICE_X89Y173        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[12]/Q
                         net (fo=1, routed)           0.993     1.110    core_inst/sfp_rb_drp_inst/drp_do_reg[12]
    SLICE_X88Y170        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X88Y170        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     4.060    core_inst/sfp_rb_drp_inst/rb_do_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                  2.950    

Slack (MET) :             3.046ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/drp_do_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/rb_do_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.014ns  (logic 0.118ns (11.637%)  route 0.896ns (88.363%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y173                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[14]/C
    SLICE_X89Y173        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[14]/Q
                         net (fo=1, routed)           0.896     1.014    core_inst/sfp_rb_drp_inst/drp_do_reg[14]
    SLICE_X88Y170        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X88Y170        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     4.060    core_inst/sfp_rb_drp_inst/rb_do_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  3.046    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/drp_do_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/rb_do_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.983ns  (logic 0.117ns (11.902%)  route 0.866ns (88.098%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y174                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[13]/C
    SLICE_X89Y174        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[13]/Q
                         net (fo=1, routed)           0.866     0.983    core_inst/sfp_rb_drp_inst/drp_do_reg[13]
    SLICE_X89Y174        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X89Y174        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    core_inst/sfp_rb_drp_inst/rb_do_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/drp_do_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/rb_do_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.860ns  (logic 0.117ns (13.605%)  route 0.743ns (86.395%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y175                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[4]/C
    SLICE_X93Y175        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[4]/Q
                         net (fo=1, routed)           0.743     0.860    core_inst/sfp_rb_drp_inst/drp_do_reg[4]
    SLICE_X90Y174        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X90Y174        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     4.059    core_inst/sfp_rb_drp_inst/rb_do_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/drp_do_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/rb_do_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.850ns  (logic 0.113ns (13.294%)  route 0.737ns (86.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y175                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[9]/C
    SLICE_X91Y175        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[9]/Q
                         net (fo=1, routed)           0.737     0.850    core_inst/sfp_rb_drp_inst/drp_do_reg[9]
    SLICE_X89Y173        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X89Y173        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     4.060    core_inst/sfp_rb_drp_inst/rb_do_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/drp_do_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/rb_do_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.835ns  (logic 0.116ns (13.892%)  route 0.719ns (86.108%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y175                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[6]/C
    SLICE_X96Y175        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[6]/Q
                         net (fo=1, routed)           0.719     0.835    core_inst/sfp_rb_drp_inst/drp_do_reg[6]
    SLICE_X90Y174        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X90Y174        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     4.060    core_inst/sfp_rb_drp_inst/rb_do_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             3.238ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/drp_do_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/rb_do_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.822ns  (logic 0.114ns (13.869%)  route 0.708ns (86.131%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y172                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[1]/C
    SLICE_X95Y172        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[1]/Q
                         net (fo=1, routed)           0.708     0.822    core_inst/sfp_rb_drp_inst/drp_do_reg[1]
    SLICE_X89Y171        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X89Y171        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    core_inst/sfp_rb_drp_inst/rb_do_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/drp_do_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/rb_do_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.812ns  (logic 0.117ns (14.409%)  route 0.695ns (85.591%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y173                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[0]/C
    SLICE_X89Y173        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[0]/Q
                         net (fo=1, routed)           0.695     0.812    core_inst/sfp_rb_drp_inst/drp_do_reg[0]
    SLICE_X89Y173        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X89Y173        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     4.060    core_inst/sfp_rb_drp_inst/rb_do_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.812    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 core_inst/sfp_rb_drp_inst/drp_do_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/sfp_rb_drp_inst/rb_do_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.763ns  (logic 0.114ns (14.941%)  route 0.649ns (85.059%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y173                                     0.000     0.000 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[11]/C
    SLICE_X90Y173        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[11]/Q
                         net (fo=1, routed)           0.649     0.763    core_inst/sfp_rb_drp_inst/drp_do_reg[11]
    SLICE_X89Y173        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X89Y173        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     4.060    core_inst/sfp_rb_drp_inst/rb_do_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                  3.297    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk
  To Clock:  pcie_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.923ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.923ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.137ns  (logic 0.115ns (10.114%)  route 1.022ns (89.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y190                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[8]/C
    SLICE_X61Y190        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[8]/Q
                         net (fo=4, routed)           1.022     1.137    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[8]
    SLICE_X59Y184        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X59Y184        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -1.137    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.093ns  (logic 0.114ns (10.430%)  route 0.979ns (89.570%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y190                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[1]/C
    SLICE_X58Y190        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[1]/Q
                         net (fo=4, routed)           0.979     1.093    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[1]
    SLICE_X59Y180        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X59Y180        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     4.061    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             3.067ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.992ns  (logic 0.114ns (11.492%)  route 0.878ns (88.508%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y190                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[1]/C
    SLICE_X58Y190        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[1]/Q
                         net (fo=5, routed)           0.878     0.992    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg_n_0_[1]
    SLICE_X57Y180        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X57Y180        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     4.059    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                  3.067    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.985ns  (logic 0.117ns (11.878%)  route 0.868ns (88.122%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y192                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[5]/C
    SLICE_X55Y192        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[5]/Q
                         net (fo=5, routed)           0.868     0.985    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[5]
    SLICE_X57Y180        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X57Y180        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     4.058    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.058    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                  3.073    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.987ns  (logic 0.114ns (11.550%)  route 0.873ns (88.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y190                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[13]/C
    SLICE_X54Y190        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[13]/Q
                         net (fo=2, routed)           0.873     0.987    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[13]
    SLICE_X54Y176        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X54Y176        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.987    
  -------------------------------------------------------------------
                         slack                                  3.073    

Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.977ns  (logic 0.114ns (11.668%)  route 0.863ns (88.332%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y192                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[15]/C
    SLICE_X64Y192        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[15]/Q
                         net (fo=3, routed)           0.863     0.977    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[15]
    SLICE_X59Y182        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X59Y182        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                  3.083    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.960ns  (logic 0.114ns (11.875%)  route 0.846ns (88.125%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y190                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[2]/C
    SLICE_X56Y190        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[2]/Q
                         net (fo=4, routed)           0.846     0.960    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[2]
    SLICE_X57Y180        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X57Y180        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     4.059    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.954ns  (logic 0.114ns (11.950%)  route 0.840ns (88.050%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y189                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[2]/C
    SLICE_X58Y189        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[2]/Q
                         net (fo=5, routed)           0.840     0.954    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg_n_0_[2]
    SLICE_X57Y180        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X57Y180        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     4.062    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.062    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.128ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.934ns  (logic 0.115ns (12.313%)  route 0.819ns (87.687%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y191                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[16]/C
    SLICE_X54Y191        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[16]/Q
                         net (fo=2, routed)           0.819     0.934    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[16]
    SLICE_X55Y168        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X55Y168        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     4.062    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          4.062    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                  3.128    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.927ns  (logic 0.114ns (12.298%)  route 0.813ns (87.702%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y191                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[18]/C
    SLICE_X54Y191        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[18]/Q
                         net (fo=2, routed)           0.813     0.927    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[18]
    SLICE_X55Y182        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X55Y182        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  3.133    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_rx_clk_int
  To Clock:  pcie_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.275ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[1].ch_prescale_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[1].ch_flag_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.788ns  (logic 0.117ns (14.848%)  route 0.671ns (85.152%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y177                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[1].ch_prescale_reg_reg[3]/C
    SLICE_X80Y177        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[1].ch_prescale_reg_reg[3]/Q
                         net (fo=2, routed)           0.671     0.788    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[1].ch_prescale_reg_reg__0[3]
    SLICE_X81Y158        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[1].ch_flag_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X81Y158        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     4.063    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[1].ch_flag_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.788    
  -------------------------------------------------------------------
                         slack                                  3.275    

Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.834ns  (logic 0.113ns (13.549%)  route 0.721ns (86.451%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y192                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
    SLICE_X67Y192        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.721     0.834    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[4]
    SLICE_X66Y191        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X66Y191        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.748ns  (logic 0.114ns (15.241%)  route 0.634ns (84.759%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y192                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[3]/C
    SLICE_X67Y192        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.634     0.748    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[3]
    SLICE_X67Y191        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X67Y191        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.690ns  (logic 0.114ns (16.522%)  route 0.576ns (83.478%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y192                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[5]/C
    SLICE_X67Y192        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.576     0.690    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[5]
    SLICE_X67Y191        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X67Y191        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.690    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.606ns  (logic 0.114ns (18.812%)  route 0.492ns (81.188%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y191                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[2]/C
    SLICE_X68Y191        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.492     0.606    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[2]
    SLICE_X68Y188        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X68Y188        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.513ns  (logic 0.118ns (23.002%)  route 0.395ns (76.998%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y191                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[0]/C
    SLICE_X68Y191        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.395     0.513    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[0]
    SLICE_X68Y189        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X68Y189        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.500ns  (logic 0.114ns (22.800%)  route 0.386ns (77.200%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y191                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[1]/C
    SLICE_X68Y191        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.386     0.500    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[1]
    SLICE_X68Y189        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X68Y189        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     6.268    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.268    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.397ns  (logic 0.115ns (28.967%)  route 0.282ns (71.033%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y188                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/C
    SLICE_X72Y188        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.282     0.397    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg
    SLICE_X71Y188        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X71Y188        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  5.869    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_2_rx_clk_int
  To Clock:  pcie_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.085ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[3].ch_prescale_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[3].ch_flag_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.978ns  (logic 0.117ns (11.963%)  route 0.861ns (88.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y188                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[3].ch_prescale_reg_reg[3]/C
    SLICE_X79Y188        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[3].ch_prescale_reg_reg[3]/Q
                         net (fo=2, routed)           0.861     0.978    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[3].ch_prescale_reg_reg__0[3]
    SLICE_X78Y159        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[3].ch_flag_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X78Y159        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     4.063    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[3].ch_flag_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.787ns  (logic 0.117ns (14.867%)  route 0.670ns (85.133%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y182                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[0]/C
    SLICE_X80Y182        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.670     0.787    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[0]
    SLICE_X80Y181        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X80Y181        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.695ns  (logic 0.113ns (16.259%)  route 0.582ns (83.741%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y181                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
    SLICE_X82Y181        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.582     0.695    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[4]
    SLICE_X80Y179        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X80Y179        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     6.268    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.268    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.683ns  (logic 0.114ns (16.691%)  route 0.569ns (83.309%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y181                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[3]/C
    SLICE_X82Y181        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.569     0.683    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[3]
    SLICE_X80Y179        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X80Y179        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.629ns  (logic 0.114ns (18.124%)  route 0.515ns (81.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y180                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[1]/C
    SLICE_X82Y180        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.515     0.629    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[1]
    SLICE_X81Y180        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X81Y180        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.594ns  (logic 0.114ns (19.192%)  route 0.480ns (80.808%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y180                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[2]/C
    SLICE_X82Y180        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.480     0.594    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[2]
    SLICE_X80Y178        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X80Y178        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.585ns  (logic 0.114ns (19.487%)  route 0.471ns (80.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y181                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[5]/C
    SLICE_X82Y181        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.471     0.585    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[5]
    SLICE_X80Y181        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X80Y181        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     6.268    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.268    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.520ns  (logic 0.114ns (21.923%)  route 0.406ns (78.077%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y178                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/C
    SLICE_X79Y178        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.406     0.520    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg
    SLICE_X79Y178        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X79Y178        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  5.749    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_tx_clk_int
  To Clock:  pcie_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.236ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.236ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[0].ch_prescale_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[0].ch_flag_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.824ns  (logic 0.118ns (14.320%)  route 0.706ns (85.680%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y170                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[0].ch_prescale_reg_reg[3]/C
    SLICE_X77Y170        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[0].ch_prescale_reg_reg[3]/Q
                         net (fo=2, routed)           0.706     0.824    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[0].ch_prescale_reg_reg__0[3]
    SLICE_X79Y163        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[0].ch_flag_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X79Y163        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[0].ch_flag_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                  3.236    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.466ns  (logic 0.117ns (25.107%)  route 0.349ns (74.893%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y184                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync1_reg_reg/C
    SLICE_X67Y184        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync1_reg_reg/Q
                         net (fo=1, routed)           0.349     0.466    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync1_reg
    SLICE_X67Y185        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X67Y185        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     4.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        1.329ns  (logic 0.117ns (8.804%)  route 1.212ns (91.196%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y191                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
    SLICE_X48Y191        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           1.212     1.329    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[0]
    SLICE_X46Y191        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X46Y191        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -1.329    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        1.131ns  (logic 0.114ns (10.080%)  route 1.017ns (89.920%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y192                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/C
    SLICE_X49Y192        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           1.017     1.131    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[4]
    SLICE_X46Y193        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X46Y193        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.948ns  (logic 0.114ns (12.025%)  route 0.834ns (87.975%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y189                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[1]/C
    SLICE_X59Y189        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.834     0.948    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg_n_0_[1]
    SLICE_X57Y190        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X57Y190        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                  5.318    

Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.874ns  (logic 0.114ns (13.043%)  route 0.760ns (86.957%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y189                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[2]/C
    SLICE_X59Y189        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.760     0.874    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg_n_0_[2]
    SLICE_X57Y190        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X57Y190        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                  5.393    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.793ns  (logic 0.117ns (14.754%)  route 0.676ns (85.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y189                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[0]/C
    SLICE_X59Y189        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.676     0.793    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg_n_0_[0]
    SLICE_X57Y191        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X57Y191        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.793    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.657ns  (logic 0.114ns (17.352%)  route 0.543ns (82.648%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y190                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/C
    SLICE_X48Y190        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.543     0.657    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[5]
    SLICE_X46Y193        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X46Y193        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.657    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.645ns  (logic 0.114ns (17.674%)  route 0.531ns (82.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y190                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/C
    SLICE_X48Y190        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.531     0.645    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[1]
    SLICE_X46Y190        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X46Y190        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.643ns  (logic 0.114ns (17.729%)  route 0.529ns (82.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y191                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/C
    SLICE_X48Y191        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.529     0.643    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[3]
    SLICE_X47Y191        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X47Y191        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     6.268    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.268    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  5.625    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_2_tx_clk_int
  To Clock:  pcie_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.319ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.319ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[2].ch_prescale_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[2].ch_flag_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.741ns  (logic 0.117ns (15.789%)  route 0.624ns (84.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y179                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[2].ch_prescale_reg_reg[3]/C
    SLICE_X78Y179        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[2].ch_prescale_reg_reg[3]/Q
                         net (fo=2, routed)           0.624     0.741    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[2].ch_prescale_reg_reg__0[3]
    SLICE_X77Y162        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[2].ch_flag_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X77Y162        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/channel[2].ch_flag_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                  3.319    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.464ns  (logic 0.117ns (25.216%)  route 0.347ns (74.784%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y206                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync1_reg_reg/C
    SLICE_X75Y206        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync1_reg_reg/Q
                         net (fo=1, routed)           0.347     0.464    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync1_reg
    SLICE_X75Y207        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X75Y207        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     4.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/pause.s_pause_ack_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        1.226ns  (logic 0.114ns (9.299%)  route 1.112ns (90.701%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y218                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/C
    SLICE_X71Y218        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           1.112     1.226    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[5]
    SLICE_X59Y217        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X59Y217        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -1.226    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        1.002ns  (logic 0.114ns (11.377%)  route 0.888ns (88.623%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y218                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/C
    SLICE_X71Y218        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.888     1.002    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[3]
    SLICE_X59Y217        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X59Y217        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.915ns  (logic 0.116ns (12.678%)  route 0.799ns (87.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y217                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/C
    SLICE_X69Y217        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.799     0.915    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg_n_0
    SLICE_X58Y217        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X58Y217        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.909ns  (logic 0.114ns (12.541%)  route 0.795ns (87.459%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y218                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/C
    SLICE_X70Y218        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.795     0.909    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[2]
    SLICE_X60Y218        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X60Y218        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     6.268    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.268    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.905ns  (logic 0.114ns (12.597%)  route 0.791ns (87.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y218                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/C
    SLICE_X70Y218        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.791     0.905    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[4]
    SLICE_X59Y218        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X59Y218        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.845ns  (logic 0.114ns (13.491%)  route 0.731ns (86.509%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y218                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/C
    SLICE_X70Y218        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.731     0.845    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[1]
    SLICE_X60Y218        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X60Y218        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.802ns  (logic 0.117ns (14.589%)  route 0.685ns (85.411%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y216                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
    SLICE_X71Y216        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     0.802    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[0]
    SLICE_X59Y216        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X59Y216        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.802    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.784ns  (logic 0.114ns (14.541%)  route 0.670ns (85.459%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y193                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[2]/C
    SLICE_X72Y193        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.670     0.784    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg_n_0_[2]
    SLICE_X71Y194        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X71Y194        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.784    
  -------------------------------------------------------------------
                         slack                                  5.482    





---------------------------------------------------------------------------------------------------
From Clock:  pcie_user_clk
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.246ns (7.977%)  route 2.838ns (92.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 6.204 - 4.000 ) 
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.124ns (routing 0.501ns, distribution 1.623ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.456ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.124     2.521    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.634 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.255     2.889    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X95Y32         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.022 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.583     5.605    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X87Y4          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.875     6.204    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X87Y4          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]/C
                         clock pessimism              0.000     6.204    
                         clock uncertainty           -0.035     6.169    
    SLICE_X87Y4          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.086    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.086    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.246ns (7.977%)  route 2.838ns (92.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 6.204 - 4.000 ) 
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.124ns (routing 0.501ns, distribution 1.623ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.456ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.124     2.521    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.634 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.255     2.889    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X95Y32         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.022 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.583     5.605    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X87Y4          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.875     6.204    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X87Y4          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg/C
                         clock pessimism              0.000     6.204    
                         clock uncertainty           -0.035     6.169    
    SLICE_X87Y4          FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     6.086    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg
  -------------------------------------------------------------------
                         required time                          6.086    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.246ns (7.977%)  route 2.838ns (92.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 6.204 - 4.000 ) 
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.124ns (routing 0.501ns, distribution 1.623ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.456ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.124     2.521    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.634 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.255     2.889    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X95Y32         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.022 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.583     5.605    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X87Y4          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.875     6.204    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X87Y4          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg/C
                         clock pessimism              0.000     6.204    
                         clock uncertainty           -0.035     6.169    
    SLICE_X87Y4          FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     6.086    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg
  -------------------------------------------------------------------
                         required time                          6.086    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.246ns (8.151%)  route 2.772ns (91.849%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 6.204 - 4.000 ) 
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.124ns (routing 0.501ns, distribution 1.623ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.456ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.124     2.521    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.634 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.255     2.889    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X95Y32         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.022 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.517     5.539    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X87Y7          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.875     6.204    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/CLK
    SLICE_X87Y7          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg/C
                         clock pessimism              0.000     6.204    
                         clock uncertainty           -0.035     6.169    
    SLICE_X87Y7          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.086    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg
  -------------------------------------------------------------------
                         required time                          6.086    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqdone_q_reg/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.246ns (8.322%)  route 2.710ns (91.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 6.189 - 4.000 ) 
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.124ns (routing 0.501ns, distribution 1.623ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.456ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.124     2.521    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.634 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.255     2.889    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X95Y32         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.022 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.455     5.477    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X88Y4          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqdone_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.860     6.189    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X88Y4          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqdone_q_reg/C
                         clock pessimism              0.000     6.189    
                         clock uncertainty           -0.035     6.154    
    SLICE_X88Y4          FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     6.070    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqdone_q_reg
  -------------------------------------------------------------------
                         required time                          6.070    
                         arrival time                          -5.477    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.246ns (8.536%)  route 2.636ns (91.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 6.205 - 4.000 ) 
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.124ns (routing 0.501ns, distribution 1.623ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.456ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.124     2.521    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.634 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.255     2.889    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X95Y32         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.022 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.381     5.403    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X87Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.876     6.205    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X87Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.035     6.170    
    SLICE_X87Y1          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.087    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.087    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.246ns (8.586%)  route 2.619ns (91.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.192ns = ( 6.192 - 4.000 ) 
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.124ns (routing 0.501ns, distribution 1.623ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.456ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.124     2.521    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.634 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.255     2.889    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X95Y32         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.022 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.364     5.386    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X88Y7          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.863     6.192    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/CLK
    SLICE_X88Y7          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]/C
                         clock pessimism              0.000     6.192    
                         clock uncertainty           -0.035     6.157    
    SLICE_X88Y7          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.074    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.074    
                         arrival time                          -5.386    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.246ns (8.586%)  route 2.619ns (91.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.194ns = ( 6.194 - 4.000 ) 
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.124ns (routing 0.501ns, distribution 1.623ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.456ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.124     2.521    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.634 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.255     2.889    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X95Y32         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.022 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.364     5.386    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X88Y6          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.865     6.194    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X88Y6          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[2]/C
                         clock pessimism              0.000     6.194    
                         clock uncertainty           -0.035     6.159    
    SLICE_X88Y6          FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     6.075    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[2]
  -------------------------------------------------------------------
                         required time                          6.075    
                         arrival time                          -5.386    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.246ns (8.580%)  route 2.621ns (91.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.201ns = ( 6.201 - 4.000 ) 
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.124ns (routing 0.501ns, distribution 1.623ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.456ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.124     2.521    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.634 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.255     2.889    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X95Y32         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.022 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.366     5.388    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X89Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.872     6.201    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X89Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[0]/C
                         clock pessimism              0.000     6.201    
                         clock uncertainty           -0.035     6.166    
    SLICE_X89Y1          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.083    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.083    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.246ns (8.580%)  route 2.621ns (91.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.201ns = ( 6.201 - 4.000 ) 
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.124ns (routing 0.501ns, distribution 1.623ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.456ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.124     2.521    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.634 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.255     2.889    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X95Y32         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.022 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.366     5.388    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X89Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.872     6.201    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X89Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]/C
                         clock pessimism              0.000     6.201    
                         clock uncertainty           -0.035     6.166    
    SLICE_X89Y1          FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     6.083    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.083    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                  0.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.086ns (25.826%)  route 0.247ns (74.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.947ns (routing 0.263ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.302ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       0.947     1.065    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.113 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.046     1.159    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y32         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.197 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.201     1.398    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.097     1.262    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/CLK
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[0]/C
                         clock pessimism              0.000     1.262    
    SLICE_X97Y31         FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     1.267    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.086ns (25.826%)  route 0.247ns (74.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.947ns (routing 0.263ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.302ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       0.947     1.065    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.113 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.046     1.159    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y32         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.197 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.201     1.398    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.097     1.262    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/CLK
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[12]/C
                         clock pessimism              0.000     1.262    
    SLICE_X97Y31         FDRE (Hold_EFF2_SLICEL_C_R)
                                                      0.005     1.267    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.086ns (25.826%)  route 0.247ns (74.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.947ns (routing 0.263ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.302ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       0.947     1.065    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.113 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.046     1.159    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y32         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.197 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.201     1.398    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.097     1.262    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/CLK
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[25]/C
                         clock pessimism              0.000     1.262    
    SLICE_X97Y31         FDRE (Hold_FFF_SLICEL_C_R)
                                                      0.005     1.267    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.086ns (25.826%)  route 0.247ns (74.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.947ns (routing 0.263ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.302ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       0.947     1.065    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.113 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.046     1.159    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y32         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.197 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.201     1.398    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.097     1.262    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/CLK
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[7]/C
                         clock pessimism              0.000     1.262    
    SLICE_X97Y31         FDRE (Hold_FFF2_SLICEL_C_R)
                                                      0.005     1.267    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_syncheader_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.086ns (25.826%)  route 0.247ns (74.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.947ns (routing 0.263ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.302ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       0.947     1.065    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.113 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.046     1.159    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y32         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.197 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.201     1.398    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_syncheader_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.097     1.262    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/CLK
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_syncheader_q_reg[0]/C
                         clock pessimism              0.000     1.262    
    SLICE_X97Y31         FDRE (Hold_GFF_SLICEL_C_R)
                                                      0.005     1.267    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_syncheader_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.086ns (25.826%)  route 0.247ns (74.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.947ns (routing 0.263ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.302ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       0.947     1.065    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.113 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.046     1.159    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y32         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.197 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.201     1.398    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.097     1.262    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/CLK
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[22]/C
                         clock pessimism              0.000     1.262    
    SLICE_X97Y31         FDRE (Hold_GFF2_SLICEL_C_R)
                                                      0.005     1.267    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.086ns (25.826%)  route 0.247ns (74.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.947ns (routing 0.263ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.302ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       0.947     1.065    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.113 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.046     1.159    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y32         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.197 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.201     1.398    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/SR[0]
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.097     1.262    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/CLK
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[1]/C
                         clock pessimism              0.000     1.262    
    SLICE_X97Y31         FDRE (Hold_HFF_SLICEL_C_R)
                                                      0.005     1.267    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.086ns (25.826%)  route 0.247ns (74.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.947ns (routing 0.263ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.302ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       0.947     1.065    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.113 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.046     1.159    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y32         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.197 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.201     1.398    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/SR[0]
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.097     1.262    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/CLK
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[3]/C
                         clock pessimism              0.000     1.262    
    SLICE_X97Y31         FDRE (Hold_HFF2_SLICEL_C_R)
                                                      0.005     1.267    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.086ns (25.369%)  route 0.253ns (74.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.947ns (routing 0.263ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.302ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       0.947     1.065    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.113 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.046     1.159    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y32         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.197 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.207     1.404    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.100     1.265    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/CLK
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[26]/C
                         clock pessimism              0.000     1.265    
    SLICE_X97Y31         FDRE (Hold_AFF_SLICEL_C_R)
                                                      0.005     1.270    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.086ns (25.369%)  route 0.253ns (74.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.947ns (routing 0.263ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.302ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       0.947     1.065    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.113 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.046     1.159    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y32         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.197 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.207     1.404    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/SR[0]
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=2086, routed)        1.100     1.265    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/CLK
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[0]/C
                         clock pessimism              0.000     1.265    
    SLICE_X97Y31         FDRE (Hold_AFF2_SLICEL_C_R)
                                                      0.005     1.270    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
From Clock:  pcie_user_clk
  To Clock:  sfp_mgt_refclk

Setup :            0  Failing Endpoints,  Worst Slack        2.186ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.872ns  (logic 0.549ns (29.327%)  route 1.323ns (70.673%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y168                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/C
    SLICE_X66Y168        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/Q
                         net (fo=2, routed)           0.445     0.558    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_1[31]
    SLICE_X60Y172        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     0.690 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_5/O
                         net (fo=1, routed)           0.205     0.895    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_5_n_0
    SLICE_X60Y172        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     1.067 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2/O
                         net (fo=17, routed)          0.647     1.714    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_n_0
    SLICE_X65Y178        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     1.846 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[42]_i_1/O
                         net (fo=1, routed)           0.026     1.872    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[42]
    SLICE_X65Y178        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X65Y178        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     4.058    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[42]
  -------------------------------------------------------------------
                         required time                          4.058    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.867ns  (logic 0.548ns (29.352%)  route 1.319ns (70.648%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y168                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/C
    SLICE_X66Y168        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/Q
                         net (fo=2, routed)           0.445     0.558    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_1[31]
    SLICE_X60Y172        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     0.690 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_5/O
                         net (fo=1, routed)           0.205     0.895    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_5_n_0
    SLICE_X60Y172        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     1.067 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2/O
                         net (fo=17, routed)          0.646     1.713    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_n_0
    SLICE_X65Y178        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     1.844 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[46]_i_1/O
                         net (fo=1, routed)           0.023     1.867    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[46]
    SLICE_X65Y178        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X65Y178        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     4.059    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[46]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -1.867    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.842ns  (logic 0.547ns (29.696%)  route 1.295ns (70.304%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y168                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/C
    SLICE_X66Y168        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/Q
                         net (fo=2, routed)           0.445     0.558    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_1[31]
    SLICE_X60Y172        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     0.690 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_5/O
                         net (fo=1, routed)           0.205     0.895    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_5_n_0
    SLICE_X60Y172        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     1.067 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2/O
                         net (fo=17, routed)          0.616     1.683    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_n_0
    SLICE_X65Y177        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     1.813 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[44]_i_1/O
                         net (fo=1, routed)           0.029     1.842    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[44]
    SLICE_X65Y177        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X65Y177        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     4.059    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[44]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -1.842    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.226ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.834ns  (logic 0.533ns (29.062%)  route 1.301ns (70.938%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y168                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/C
    SLICE_X66Y168        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/Q
                         net (fo=2, routed)           0.445     0.558    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_1[31]
    SLICE_X60Y172        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     0.690 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_5/O
                         net (fo=1, routed)           0.205     0.895    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_5_n_0
    SLICE_X60Y172        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     1.067 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2/O
                         net (fo=17, routed)          0.625     1.692    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_n_0
    SLICE_X66Y177        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     1.808 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[41]_i_1/O
                         net (fo=1, routed)           0.026     1.834    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[41]
    SLICE_X66Y177        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X66Y177        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[41]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                  2.226    

Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.793ns  (logic 0.593ns (33.073%)  route 1.200ns (66.927%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y168                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/C
    SLICE_X66Y168        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/Q
                         net (fo=2, routed)           0.445     0.558    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_1[31]
    SLICE_X60Y172        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     0.690 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_5/O
                         net (fo=1, routed)           0.205     0.895    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_5_n_0
    SLICE_X60Y172        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     1.067 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2/O
                         net (fo=17, routed)          0.520     1.587    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_n_0
    SLICE_X64Y174        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     1.763 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[32]_i_1/O
                         net (fo=1, routed)           0.030     1.793    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[32]
    SLICE_X64Y174        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X64Y174        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     4.059    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[32]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -1.793    
  -------------------------------------------------------------------
                         slack                                  2.266    

Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.790ns  (logic 0.549ns (30.670%)  route 1.241ns (69.330%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y168                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/C
    SLICE_X66Y168        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/Q
                         net (fo=2, routed)           0.445     0.558    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_1[31]
    SLICE_X60Y172        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     0.690 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_5/O
                         net (fo=1, routed)           0.205     0.895    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_5_n_0
    SLICE_X60Y172        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     1.067 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2/O
                         net (fo=17, routed)          0.565     1.632    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_n_0
    SLICE_X65Y176        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     1.764 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[36]_i_1/O
                         net (fo=1, routed)           0.026     1.790    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[36]
    SLICE_X65Y176        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X65Y176        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     4.058    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[36]
  -------------------------------------------------------------------
                         required time                          4.058    
                         arrival time                          -1.790    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.761ns  (logic 0.460ns (26.122%)  route 1.301ns (73.878%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y168                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/C
    SLICE_X66Y168        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/Q
                         net (fo=2, routed)           0.445     0.558    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_1[31]
    SLICE_X60Y172        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     0.690 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_5/O
                         net (fo=1, routed)           0.205     0.895    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_5_n_0
    SLICE_X60Y172        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     1.067 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2/O
                         net (fo=17, routed)          0.628     1.695    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_n_0
    SLICE_X66Y177        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.043     1.738 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[43]_i_1/O
                         net (fo=1, routed)           0.023     1.761    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[43]
    SLICE_X66Y177        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X66Y177        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     4.059    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[43]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -1.761    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.757ns  (logic 0.553ns (31.474%)  route 1.204ns (68.526%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y168                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/C
    SLICE_X66Y168        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/Q
                         net (fo=2, routed)           0.445     0.558    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_1[31]
    SLICE_X60Y172        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     0.690 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_5/O
                         net (fo=1, routed)           0.205     0.895    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_5_n_0
    SLICE_X60Y172        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     1.067 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2/O
                         net (fo=17, routed)          0.528     1.595    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_n_0
    SLICE_X64Y174        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.136     1.731 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[37]_i_1/O
                         net (fo=1, routed)           0.026     1.757    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[37]
    SLICE_X64Y174        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X64Y174        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     4.058    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[37]
  -------------------------------------------------------------------
                         required time                          4.058    
                         arrival time                          -1.757    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.748ns  (logic 0.549ns (31.407%)  route 1.199ns (68.593%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y168                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/C
    SLICE_X66Y168        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/Q
                         net (fo=2, routed)           0.445     0.558    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_1[31]
    SLICE_X60Y172        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     0.690 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_5/O
                         net (fo=1, routed)           0.205     0.895    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_5_n_0
    SLICE_X60Y172        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     1.067 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2/O
                         net (fo=17, routed)          0.526     1.593    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_n_0
    SLICE_X64Y174        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132     1.725 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[38]_i_1/O
                         net (fo=1, routed)           0.023     1.748    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[38]
    SLICE_X64Y174        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X64Y174        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     4.059    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[38]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -1.748    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.743ns  (logic 0.549ns (31.497%)  route 1.194ns (68.503%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y168                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/C
    SLICE_X66Y168        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ns_reg_reg[31]/Q
                         net (fo=2, routed)           0.445     0.558    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_1[31]
    SLICE_X60Y172        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     0.690 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_5/O
                         net (fo=1, routed)           0.205     0.895    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_5_n_0
    SLICE_X60Y172        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     1.067 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2/O
                         net (fo=17, routed)          0.514     1.581    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_2_n_0
    SLICE_X66Y176        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.132     1.713 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]_i_1/O
                         net (fo=1, routed)           0.030     1.743    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg[47]
    SLICE_X66Y176        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X66Y176        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     4.059    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_phc_inst/adder_b_reg_reg[47]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -1.743    
  -------------------------------------------------------------------
                         slack                                  2.316    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mmcm_out
  To Clock:  sfp_1_rx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        6.963ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.963ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_drp_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.098ns  (logic 0.117ns (10.656%)  route 0.981ns (89.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y189                                     0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_drp_reg_reg[2]/C
    SLICE_X99Y189        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_drp_reg_reg[2]/Q
                         net (fo=2, routed)           0.981     1.098    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_drp_reg[2]
    SLICE_X99Y190        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X99Y190        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -1.098    
  -------------------------------------------------------------------
                         slack                                  6.963    

Slack (MET) :             7.171ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.889ns  (logic 0.115ns (12.936%)  route 0.774ns (87.064%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y219                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/C
    SLICE_X71Y219        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/Q
                         net (fo=1, routed)           0.774     0.889    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[0]
    SLICE_X71Y219        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X71Y219        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     8.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                  7.171    

Slack (MET) :             7.206ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.854ns  (logic 0.113ns (13.232%)  route 0.741ns (86.768%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y219                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/C
    SLICE_X71Y219        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/Q
                         net (fo=1, routed)           0.741     0.854    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[4]
    SLICE_X71Y219        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X71Y219        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     8.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  7.206    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.749ns  (logic 0.117ns (15.621%)  route 0.632ns (84.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y219                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/C
    SLICE_X71Y219        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/Q
                         net (fo=1, routed)           0.632     0.749    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[3]
    SLICE_X71Y219        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X71Y219        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     8.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.749    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.747ns  (logic 0.117ns (15.663%)  route 0.630ns (84.337%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y220                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
    SLICE_X70Y220        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/Q
                         net (fo=1, routed)           0.630     0.747    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[5]
    SLICE_X70Y220        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X70Y220        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.059    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.342ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.719ns  (logic 0.117ns (16.273%)  route 0.602ns (83.727%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y220                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/C
    SLICE_X71Y220        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/Q
                         net (fo=1, routed)           0.602     0.719    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[1]
    SLICE_X71Y219        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X71Y219        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061     8.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                  7.342    

Slack (MET) :             7.402ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.657ns  (logic 0.116ns (17.656%)  route 0.541ns (82.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y220                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/C
    SLICE_X71Y220        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/Q
                         net (fo=1, routed)           0.541     0.657    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[2]
    SLICE_X71Y219        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X71Y219        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     8.059    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -0.657    
  -------------------------------------------------------------------
                         slack                                  7.402    

Slack (MET) :             7.447ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_drp_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.614ns  (logic 0.117ns (19.055%)  route 0.497ns (80.945%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y189                                     0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_drp_reg_reg[0]/C
    SLICE_X98Y189        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_drp_reg_reg[0]/Q
                         net (fo=2, routed)           0.497     0.614    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_drp_reg[0]
    SLICE_X98Y190        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X98Y190        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                  7.447    

Slack (MET) :             7.502ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxpolarity_drp_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxpolarity_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.559ns  (logic 0.117ns (20.930%)  route 0.442ns (79.070%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y177                                     0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxpolarity_drp_reg_reg/C
    SLICE_X95Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxpolarity_drp_reg_reg/Q
                         net (fo=2, routed)           0.442     0.559    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxpolarity_drp_reg
    SLICE_X95Y178        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxpolarity_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X95Y178        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxpolarity_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  7.502    

Slack (MET) :             7.591ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_drp_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.470ns  (logic 0.117ns (24.894%)  route 0.353ns (75.106%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y189                                    0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_drp_reg_reg[1]/C
    SLICE_X100Y189       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_drp_reg_reg[1]/Q
                         net (fo=2, routed)           0.353     0.470    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_drp_reg[1]
    SLICE_X100Y190       FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X100Y190       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_rxprbssel_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  7.591    





---------------------------------------------------------------------------------------------------
From Clock:  pcie_user_clk
  To Clock:  sfp_1_rx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        3.285ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.285ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.778ns  (logic 0.114ns (14.653%)  route 0.664ns (85.347%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y190                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/C
    SLICE_X67Y190        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.664     0.778    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[5]
    SLICE_X66Y190        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X66Y190        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     4.063    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  3.285    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.687ns  (logic 0.113ns (16.448%)  route 0.574ns (83.552%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y191                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/C
    SLICE_X67Y191        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.574     0.687    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[4]
    SLICE_X66Y191        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X66Y191        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     4.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.667ns  (logic 0.114ns (17.091%)  route 0.553ns (82.909%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y191                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/C
    SLICE_X67Y191        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.553     0.667    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[2]
    SLICE_X68Y191        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X68Y191        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     4.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -0.667    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.610ns  (logic 0.117ns (19.180%)  route 0.493ns (80.820%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y190                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
    SLICE_X68Y190        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.493     0.610    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[0]
    SLICE_X68Y189        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X68Y189        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.610    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.594ns  (logic 0.114ns (19.192%)  route 0.480ns (80.808%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y190                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/C
    SLICE_X68Y190        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.480     0.594    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[1]
    SLICE_X68Y191        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X68Y191        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.538ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.522ns  (logic 0.114ns (21.839%)  route 0.408ns (78.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y191                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/C
    SLICE_X67Y191        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.408     0.522    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[3]
    SLICE_X66Y191        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X66Y191        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  3.538    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.326ns  (logic 0.114ns (34.969%)  route 0.212ns (65.031%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y192                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/C
    SLICE_X68Y192        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/Q
                         net (fo=2, routed)           0.212     0.326    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync1_reg
    SLICE_X68Y193        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X68Y193        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     4.063    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  3.737    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk
  To Clock:  sfp_1_rx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        5.070ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        1.197ns  (logic 0.117ns (9.774%)  route 1.080ns (90.226%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y212                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[3]/C
    SLICE_X66Y212        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[3]/Q
                         net (fo=4, routed)           1.080     1.197    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[3]
    SLICE_X66Y211        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X66Y211        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -1.197    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.929ns  (logic 0.118ns (12.702%)  route 0.811ns (87.298%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y210                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[8]/C
    SLICE_X71Y210        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[8]/Q
                         net (fo=4, routed)           0.811     0.929    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[8]
    SLICE_X64Y210        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X64Y210        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                  5.338    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.894ns  (logic 0.114ns (12.752%)  route 0.780ns (87.248%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y214                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[13]/C
    SLICE_X69Y214        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[13]/Q
                         net (fo=2, routed)           0.780     0.894    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[13]
    SLICE_X71Y216        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X71Y216        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                  5.373    

Slack (MET) :             5.398ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.869ns  (logic 0.114ns (13.119%)  route 0.755ns (86.881%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y213                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[2]/C
    SLICE_X67Y213        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[2]/Q
                         net (fo=5, routed)           0.755     0.869    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[2]
    SLICE_X65Y212        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X65Y212        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                  5.398    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.859ns  (logic 0.114ns (13.271%)  route 0.745ns (86.729%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y213                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[0]/C
    SLICE_X71Y213        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[0]/Q
                         net (fo=3, routed)           0.745     0.859    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[0]
    SLICE_X64Y213        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X64Y213        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.856ns  (logic 0.114ns (13.318%)  route 0.742ns (86.682%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y213                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[1]/C
    SLICE_X65Y213        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[1]/Q
                         net (fo=4, routed)           0.742     0.856    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[1]
    SLICE_X64Y210        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X64Y210        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.844ns  (logic 0.114ns (13.507%)  route 0.730ns (86.493%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y210                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[13]/C
    SLICE_X69Y210        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[13]/Q
                         net (fo=3, routed)           0.730     0.844    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[13]
    SLICE_X64Y210        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X64Y210        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.838ns  (logic 0.118ns (14.081%)  route 0.720ns (85.919%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y212                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[6]/C
    SLICE_X69Y212        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[6]/Q
                         net (fo=4, routed)           0.720     0.838    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[6]
    SLICE_X64Y210        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X64Y210        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.809ns  (logic 0.117ns (14.462%)  route 0.692ns (85.538%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y210                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[15]/C
    SLICE_X71Y210        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[15]/Q
                         net (fo=3, routed)           0.692     0.809    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[15]
    SLICE_X64Y210        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X64Y210        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     6.265    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                  5.456    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.807ns  (logic 0.114ns (14.126%)  route 0.693ns (85.874%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y210                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[14]/C
    SLICE_X69Y210        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[14]/Q
                         net (fo=3, routed)           0.693     0.807    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[14]
    SLICE_X64Y210        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X64Y210        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                  5.462    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_tx_clk_int
  To Clock:  sfp_1_rx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        5.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/D
                            (rising edge-triggered cell FDCE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.114ns (17.674%)  route 0.531ns (82.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 8.192 - 6.206 ) 
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.326ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.657ns (routing 0.278ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.921     2.318    core_inst/mac[0].eth_mac_inst/CLK
    SLICE_X69Y183        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y183        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.432 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/Q
                         net (fo=1, routed)           0.531     2.963    core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1
    SLICE_X69Y182        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.657     8.192    core_inst/mac[0].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X69Y182        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/C
                         clock pessimism              0.000     8.192    
                         clock uncertainty           -0.035     8.157    
    SLICE_X69Y182        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.060     8.217    core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                          8.217    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                  5.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/D
                            (rising edge-triggered cell FDCE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.049ns (16.667%)  route 0.245ns (83.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.848ns (routing 0.171ns, distribution 0.677ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.184ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.848     0.966    core_inst/mac[0].eth_mac_inst/CLK
    SLICE_X69Y183        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y183        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.015 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/Q
                         net (fo=1, routed)           0.245     1.260    core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1
    SLICE_X69Y182        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.978     1.143    core_inst/mac[0].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X69Y182        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/C
                         clock pessimism              0.000     1.143    
    SLICE_X69Y182        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.199    core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mmcm_out
  To Clock:  sfp_2_rx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        7.363ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.363ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.696ns  (logic 0.114ns (16.379%)  route 0.582ns (83.621%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y226                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/C
    SLICE_X97Y226        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/Q
                         net (fo=1, routed)           0.582     0.696    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[2]
    SLICE_X97Y226        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X97Y226        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     8.059    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -0.696    
  -------------------------------------------------------------------
                         slack                                  7.363    

Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.689ns  (logic 0.118ns (17.126%)  route 0.571ns (82.874%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y226                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/C
    SLICE_X97Y226        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/Q
                         net (fo=1, routed)           0.571     0.689    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[0]
    SLICE_X97Y226        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X97Y226        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     8.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                  7.371    

Slack (MET) :             7.448ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.612ns  (logic 0.117ns (19.118%)  route 0.495ns (80.882%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y226                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/C
    SLICE_X97Y226        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/Q
                         net (fo=1, routed)           0.495     0.612    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[3]
    SLICE_X97Y226        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X97Y226        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     8.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  7.448    

Slack (MET) :             7.456ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbscntreset_drp_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbscntreset_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.605ns  (logic 0.117ns (19.339%)  route 0.488ns (80.661%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y183                                    0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbscntreset_drp_reg_reg/C
    SLICE_X100Y183       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbscntreset_drp_reg_reg/Q
                         net (fo=2, routed)           0.488     0.605    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbscntreset_drp_reg_reg_n_0
    SLICE_X100Y184       FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbscntreset_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X100Y184       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbscntreset_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  7.456    

Slack (MET) :             7.504ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_drp_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.557ns  (logic 0.117ns (21.005%)  route 0.440ns (78.995%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y187                                    0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_drp_reg_reg[2]/C
    SLICE_X100Y187       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_drp_reg_reg[2]/Q
                         net (fo=2, routed)           0.440     0.557    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_drp_reg_reg_n_0_[2]
    SLICE_X100Y188       FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X100Y188       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                  7.504    

Slack (MET) :             7.524ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.537ns  (logic 0.117ns (21.788%)  route 0.420ns (78.212%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y226                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
    SLICE_X97Y226        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/Q
                         net (fo=1, routed)           0.420     0.537    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[5]
    SLICE_X97Y226        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X97Y226        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     8.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  7.524    

Slack (MET) :             7.531ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.532ns  (logic 0.114ns (21.429%)  route 0.418ns (78.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y226                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_update_reg_reg/C
    SLICE_X98Y226        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_update_reg_reg/Q
                         net (fo=2, routed)           0.418     0.532    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_update_reg_reg_n_0
    SLICE_X98Y227        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X98Y227        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     8.063    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_update_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  7.531    

Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.522ns  (logic 0.114ns (21.839%)  route 0.408ns (78.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y226                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/C
    SLICE_X97Y226        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/Q
                         net (fo=1, routed)           0.408     0.522    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[4]
    SLICE_X97Y226        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X97Y226        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     8.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  7.538    

Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_drp_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.478ns  (logic 0.117ns (24.477%)  route 0.361ns (75.523%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y178                                    0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_drp_reg_reg[3]/C
    SLICE_X100Y178       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_drp_reg_reg[3]/Q
                         net (fo=2, routed)           0.361     0.478    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_drp_reg_reg_n_0_[3]
    SLICE_X100Y179       FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X100Y179       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_rxprbssel_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  7.583    

Slack (MET) :             7.595ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.466ns  (logic 0.117ns (25.107%)  route 0.349ns (74.893%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y225                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/C
    SLICE_X98Y225        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/Q
                         net (fo=1, routed)           0.349     0.466    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[1]
    SLICE_X97Y226        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X97Y226        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     8.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  7.595    





---------------------------------------------------------------------------------------------------
From Clock:  pcie_user_clk
  To Clock:  sfp_2_rx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        3.092ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.092ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.969ns  (logic 0.114ns (11.765%)  route 0.855ns (88.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y180                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/C
    SLICE_X79Y180        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.855     0.969    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[5]
    SLICE_X79Y180        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X79Y180        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     4.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -0.969    
  -------------------------------------------------------------------
                         slack                                  3.092    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.799ns  (logic 0.114ns (14.268%)  route 0.685ns (85.732%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y180                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/C
    SLICE_X79Y180        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.685     0.799    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[2]
    SLICE_X80Y180        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X80Y180        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.799    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.788ns  (logic 0.115ns (14.594%)  route 0.673ns (85.406%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y180                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/C
    SLICE_X79Y180        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.673     0.788    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[4]
    SLICE_X79Y180        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X79Y180        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.788    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.628ns  (logic 0.118ns (18.790%)  route 0.510ns (81.210%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y180                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
    SLICE_X79Y180        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.510     0.628    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[0]
    SLICE_X80Y180        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X80Y180        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     4.063    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.506ns  (logic 0.114ns (22.530%)  route 0.392ns (77.470%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y179                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/C
    SLICE_X79Y179        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.392     0.506    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[1]
    SLICE_X80Y180        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X80Y180        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     4.062    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.062    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.558ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.503ns  (logic 0.113ns (22.465%)  route 0.390ns (77.535%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y181                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/C
    SLICE_X78Y181        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.390     0.503    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[3]
    SLICE_X80Y180        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X80Y180        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     4.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.398ns  (logic 0.115ns (28.894%)  route 0.283ns (71.106%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y187                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/C
    SLICE_X79Y187        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/Q
                         net (fo=2, routed)           0.283     0.398    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync1_reg
    SLICE_X80Y187        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X80Y187        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     4.063    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  3.665    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk
  To Clock:  sfp_2_rx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        4.758ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        1.507ns  (logic 0.117ns (7.764%)  route 1.390ns (92.236%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y192                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[8]/C
    SLICE_X78Y192        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[8]/Q
                         net (fo=4, routed)           1.390     1.507    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[8]
    SLICE_X86Y193        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X86Y193        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     6.265    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        1.200ns  (logic 0.116ns (9.667%)  route 1.084ns (90.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y196                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[1]/C
    SLICE_X85Y196        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[1]/Q
                         net (fo=5, routed)           1.084     1.200    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[1]
    SLICE_X88Y197        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X88Y197        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     6.265    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        1.067ns  (logic 0.114ns (10.684%)  route 0.953ns (89.316%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y195                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[14]/C
    SLICE_X88Y195        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[14]/Q
                         net (fo=2, routed)           0.953     1.067    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[14]
    SLICE_X86Y193        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X86Y193        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.996ns  (logic 0.114ns (11.446%)  route 0.882ns (88.554%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y196                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[19]/C
    SLICE_X88Y196        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[19]/Q
                         net (fo=2, routed)           0.882     0.996    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[19]
    SLICE_X87Y195        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X87Y195        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     6.265    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.936ns  (logic 0.114ns (12.179%)  route 0.822ns (87.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y196                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[18]/C
    SLICE_X88Y196        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[18]/Q
                         net (fo=2, routed)           0.822     0.936    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[18]
    SLICE_X87Y195        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X87Y195        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.936    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.918ns  (logic 0.116ns (12.636%)  route 0.802ns (87.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y196                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[5]/C
    SLICE_X82Y196        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[5]/Q
                         net (fo=5, routed)           0.802     0.918    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[5]
    SLICE_X82Y192        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X82Y192        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.916ns  (logic 0.115ns (12.555%)  route 0.801ns (87.445%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y196                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[16]/C
    SLICE_X88Y196        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[16]/Q
                         net (fo=2, routed)           0.801     0.916    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[16]
    SLICE_X87Y195        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X87Y195        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.902ns  (logic 0.114ns (12.639%)  route 0.788ns (87.361%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y196                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[20]/C
    SLICE_X88Y196        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[20]/Q
                         net (fo=2, routed)           0.788     0.902    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[20]
    SLICE_X86Y195        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X86Y195        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.886ns  (logic 0.114ns (12.867%)  route 0.772ns (87.133%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y195                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[13]/C
    SLICE_X88Y195        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[13]/Q
                         net (fo=2, routed)           0.772     0.886    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[13]
    SLICE_X86Y195        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X86Y195        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     6.268    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.268    
                         arrival time                          -0.886    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.885ns  (logic 0.114ns (12.881%)  route 0.771ns (87.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y195                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[15]/C
    SLICE_X88Y195        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[15]/Q
                         net (fo=2, routed)           0.771     0.885    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[15]
    SLICE_X88Y193        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X88Y193        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                  5.382    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_2_tx_clk_int
  To Clock:  sfp_2_rx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        5.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/D
                            (rising edge-triggered cell FDCE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.114ns (17.091%)  route 0.553ns (82.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 8.081 - 6.206 ) 
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.822ns (routing 0.330ns, distribution 1.492ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.283ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.822     2.219    core_inst/mac[1].eth_mac_inst/mcf_pfc_sel_reg_reg
    SLICE_X77Y206        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y206        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.333 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/Q
                         net (fo=1, routed)           0.553     2.886    core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1
    SLICE_X80Y213        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.546     8.081    core_inst/mac[1].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X80Y213        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/C
                         clock pessimism              0.000     8.081    
                         clock uncertainty           -0.035     8.046    
    SLICE_X80Y213        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.060     8.106    core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                          8.106    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                  5.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/D
                            (rising edge-triggered cell FDCE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_rx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.049ns (15.806%)  route 0.261ns (84.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.786ns (routing 0.174ns, distribution 0.612ns)
  Clock Net Delay (Destination): 0.906ns (routing 0.190ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.786     0.904    core_inst/mac[1].eth_mac_inst/mcf_pfc_sel_reg_reg
    SLICE_X77Y206        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y206        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.953 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/Q
                         net (fo=1, routed)           0.261     1.214    core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1
    SLICE_X80Y213        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.906     1.071    core_inst/mac[1].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X80Y213        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/C
                         clock pessimism              0.000     1.071    
    SLICE_X80Y213        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.127    core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mmcm_out
  To Clock:  sfp_1_tx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        7.290ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.290ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.771ns  (logic 0.116ns (15.045%)  route 0.655ns (84.955%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y216                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/C
    SLICE_X63Y216        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/Q
                         net (fo=1, routed)           0.655     0.771    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[2]
    SLICE_X63Y216        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X63Y216        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     8.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                  7.290    

Slack (MET) :             7.338ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.723ns  (logic 0.114ns (15.768%)  route 0.609ns (84.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y217                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/C
    SLICE_X66Y217        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/Q
                         net (fo=1, routed)           0.609     0.723    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[3]
    SLICE_X66Y217        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X66Y217        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     8.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.723    
  -------------------------------------------------------------------
                         slack                                  7.338    

Slack (MET) :             7.385ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.677ns  (logic 0.116ns (17.134%)  route 0.561ns (82.866%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y217                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/C
    SLICE_X66Y217        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/Q
                         net (fo=1, routed)           0.561     0.677    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[4]
    SLICE_X66Y217        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X66Y217        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.062     8.062    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  7.385    

Slack (MET) :             7.408ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbsforceerr_drp_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbsforceerr_sync_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.653ns  (logic 0.117ns (17.917%)  route 0.536ns (82.083%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181                                     0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbsforceerr_drp_reg_reg/C
    SLICE_X99Y181        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbsforceerr_drp_reg_reg/Q
                         net (fo=2, routed)           0.536     0.653    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbsforceerr_drp_reg_reg_n_0
    SLICE_X99Y182        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbsforceerr_sync_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X99Y182        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbsforceerr_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  7.408    

Slack (MET) :             7.420ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.640ns  (logic 0.115ns (17.969%)  route 0.525ns (82.031%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y218                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
    SLICE_X65Y218        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/Q
                         net (fo=1, routed)           0.525     0.640    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[5]
    SLICE_X65Y218        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y218        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     8.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  7.420    

Slack (MET) :             7.455ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.606ns  (logic 0.114ns (18.812%)  route 0.492ns (81.188%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y218                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/C
    SLICE_X63Y218        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/Q
                         net (fo=1, routed)           0.492     0.606    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[0]
    SLICE_X63Y218        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X63Y218        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     8.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  7.455    

Slack (MET) :             7.509ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.552ns  (logic 0.114ns (20.652%)  route 0.438ns (79.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y214                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/C
    SLICE_X62Y214        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/Q
                         net (fo=1, routed)           0.438     0.552    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[1]
    SLICE_X62Y217        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X62Y217        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     8.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  7.509    

Slack (MET) :             7.588ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_drp_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.473ns  (logic 0.117ns (24.736%)  route 0.356ns (75.264%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y174                                    0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_drp_reg_reg[2]/C
    SLICE_X100Y174       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_drp_reg_reg[2]/Q
                         net (fo=2, routed)           0.356     0.473    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_drp_reg[2]
    SLICE_X100Y175       FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X100Y175       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  7.588    

Slack (MET) :             7.625ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txpolarity_drp_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txpolarity_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.436ns  (logic 0.117ns (26.835%)  route 0.319ns (73.165%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y177                                     0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txpolarity_drp_reg_reg/C
    SLICE_X97Y177        FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txpolarity_drp_reg_reg/Q
                         net (fo=2, routed)           0.319     0.436    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txpolarity_drp_reg
    SLICE_X97Y178        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txpolarity_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X97Y178        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txpolarity_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  7.625    

Slack (MET) :             7.627ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_drp_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.434ns  (logic 0.117ns (26.959%)  route 0.317ns (73.041%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y175                                     0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_drp_reg_reg[3]/C
    SLICE_X98Y175        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_drp_reg_reg[3]/Q
                         net (fo=2, routed)           0.317     0.434    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_drp_reg[3]
    SLICE_X98Y176        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X98Y176        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txprbssel_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  7.627    





---------------------------------------------------------------------------------------------------
From Clock:  pcie_user_clk
  To Clock:  sfp_1_tx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        2.432ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.627ns  (logic 0.114ns (7.007%)  route 1.513ns (92.993%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y193                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
    SLICE_X48Y193        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           1.513     1.627    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X48Y193        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X48Y193        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     4.059    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.614ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.445ns  (logic 0.114ns (7.889%)  route 1.331ns (92.111%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y193                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
    SLICE_X48Y193        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           1.331     1.445    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X48Y192        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X48Y192        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     4.059    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -1.445    
  -------------------------------------------------------------------
                         slack                                  2.614    

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.427ns  (logic 0.114ns (7.989%)  route 1.313ns (92.011%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y193                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
    SLICE_X48Y193        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           1.313     1.427    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X48Y192        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X48Y192        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -1.427    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.813ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.247ns  (logic 0.114ns (9.142%)  route 1.133ns (90.858%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y192                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
    SLICE_X47Y192        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           1.133     1.247    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X48Y192        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X48Y192        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -1.247    
  -------------------------------------------------------------------
                         slack                                  2.813    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.999ns  (logic 0.114ns (11.411%)  route 0.885ns (88.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[2]/C
    SLICE_X58Y192        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.885     0.999    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X57Y190        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X57Y190        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     4.062    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.062    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.850ns  (logic 0.114ns (13.412%)  route 0.736ns (86.588%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[5]/C
    SLICE_X58Y192        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.736     0.850    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[5]
    SLICE_X59Y192        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X59Y192        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     4.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                  3.211    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.848ns  (logic 0.114ns (13.443%)  route 0.734ns (86.557%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y189                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[1]/C
    SLICE_X57Y189        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.734     0.848    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X57Y189        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X57Y189        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.812ns  (logic 0.114ns (14.039%)  route 0.698ns (85.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y192                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
    SLICE_X48Y192        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           0.698     0.812    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[0]
    SLICE_X48Y192        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X48Y192        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.812    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.268ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.792ns  (logic 0.114ns (14.394%)  route 0.678ns (85.606%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[3]/C
    SLICE_X58Y192        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.678     0.792    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X59Y192        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X59Y192        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.792    
  -------------------------------------------------------------------
                         slack                                  3.268    

Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.618ns  (logic 0.118ns (19.094%)  route 0.500ns (80.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y189                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[0]/C
    SLICE_X57Y189        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.500     0.618    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X57Y190        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X57Y190        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     4.063    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  3.445    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk
  To Clock:  sfp_1_tx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        5.286ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.286ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.980ns  (logic 0.114ns (11.633%)  route 0.866ns (88.367%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y203                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[0]/C
    SLICE_X65Y203        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[0]/Q
                         net (fo=3, routed)           0.866     0.980    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[0]
    SLICE_X62Y203        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X62Y203        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.980    
  -------------------------------------------------------------------
                         slack                                  5.286    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.948ns  (logic 0.114ns (12.025%)  route 0.834ns (87.975%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y201                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[10]/C
    SLICE_X65Y201        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[10]/Q
                         net (fo=2, routed)           0.834     0.948    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[10]
    SLICE_X63Y204        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X63Y204        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     6.265    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.881ns  (logic 0.114ns (12.940%)  route 0.767ns (87.060%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y201                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[12]/C
    SLICE_X65Y201        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[12]/Q
                         net (fo=2, routed)           0.767     0.881    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[12]
    SLICE_X63Y203        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X63Y203        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     6.265    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.872ns  (logic 0.117ns (13.417%)  route 0.755ns (86.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y201                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[13]/C
    SLICE_X64Y201        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[13]/Q
                         net (fo=3, routed)           0.755     0.872    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[13]
    SLICE_X64Y200        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X64Y200        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.865ns  (logic 0.114ns (13.179%)  route 0.751ns (86.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y204                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[15]/C
    SLICE_X65Y204        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[15]/Q
                         net (fo=3, routed)           0.751     0.865    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[15]
    SLICE_X64Y200        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X64Y200        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.857ns  (logic 0.116ns (13.536%)  route 0.741ns (86.464%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y202                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[9]/C
    SLICE_X64Y202        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[9]/Q
                         net (fo=3, routed)           0.741     0.857    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[9]
    SLICE_X64Y202        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X64Y202        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     6.264    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.264    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.849ns  (logic 0.114ns (13.428%)  route 0.735ns (86.572%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y203                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[2]/C
    SLICE_X65Y203        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[2]/Q
                         net (fo=4, routed)           0.735     0.849    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[2]
    SLICE_X62Y202        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X62Y202        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -0.849    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.820ns  (logic 0.118ns (14.390%)  route 0.702ns (85.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y198                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[12]/C
    SLICE_X65Y198        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[12]/Q
                         net (fo=3, routed)           0.702     0.820    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[12]
    SLICE_X64Y200        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X64Y200        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.820    
  -------------------------------------------------------------------
                         slack                                  5.446    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.811ns  (logic 0.118ns (14.550%)  route 0.693ns (85.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y202                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[14]/C
    SLICE_X64Y202        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[14]/Q
                         net (fo=3, routed)           0.693     0.811    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[14]
    SLICE_X64Y202        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X64Y202        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     6.265    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.811ns  (logic 0.117ns (14.427%)  route 0.694ns (85.573%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y202                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[1]/C
    SLICE_X66Y202        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[1]/Q
                         net (fo=4, routed)           0.694     0.811    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[1]
    SLICE_X62Y202        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X62Y202        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                  5.455    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_rx_clk_int
  To Clock:  sfp_1_tx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        5.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/D
                            (rising edge-triggered cell FDCE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.114ns (14.322%)  route 0.682ns (85.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 8.234 - 6.206 ) 
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.878ns (routing 0.311ns, distribution 1.567ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.292ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.878     2.275    core_inst/mac[0].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X67Y183        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y183        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.389 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/Q
                         net (fo=2, routed)           0.682     3.071    core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1
    SLICE_X65Y185        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.699     8.234    core_inst/mac[0].eth_mac_inst/CLK
    SLICE_X65Y185        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/C
                         clock pessimism              0.000     8.234    
                         clock uncertainty           -0.035     8.199    
    SLICE_X65Y185        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.060     8.259    core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  5.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/D
                            (rising edge-triggered cell FDCE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_1_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.049ns (13.137%)  route 0.324ns (86.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.818ns (routing 0.158ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.200ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.818     0.936    core_inst/mac[0].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X67Y183        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y183        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.985 r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/Q
                         net (fo=2, routed)           0.324     1.309    core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1
    SLICE_X65Y185        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.020     1.185    core_inst/mac[0].eth_mac_inst/CLK
    SLICE_X65Y185        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/C
                         clock pessimism              0.000     1.185    
    SLICE_X65Y185        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.241    core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mmcm_out
  To Clock:  sfp_2_tx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        7.332ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.332ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.727ns  (logic 0.117ns (16.094%)  route 0.610ns (83.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y226                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/C
    SLICE_X76Y226        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/Q
                         net (fo=1, routed)           0.610     0.727    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[3]
    SLICE_X76Y226        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X76Y226        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     8.059    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                  7.332    

Slack (MET) :             7.396ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.664ns  (logic 0.114ns (17.169%)  route 0.550ns (82.831%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y226                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/C
    SLICE_X76Y226        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/Q
                         net (fo=1, routed)           0.550     0.664    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[4]
    SLICE_X76Y227        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X76Y227        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     8.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                  7.396    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.657ns  (logic 0.116ns (17.656%)  route 0.541ns (82.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y226                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/C
    SLICE_X76Y226        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/Q
                         net (fo=1, routed)           0.541     0.657    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[1]
    SLICE_X76Y226        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X76Y226        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.062     8.062    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -0.657    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.650ns  (logic 0.118ns (18.154%)  route 0.532ns (81.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y226                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
    SLICE_X76Y226        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/Q
                         net (fo=1, routed)           0.532     0.650    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[5]
    SLICE_X76Y226        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X76Y226        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     8.063    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             7.416ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.646ns  (logic 0.114ns (17.647%)  route 0.532ns (82.353%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y226                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/C
    SLICE_X76Y226        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/Q
                         net (fo=1, routed)           0.532     0.646    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[2]
    SLICE_X76Y226        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X76Y226        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     8.062    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  7.416    

Slack (MET) :             7.417ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.644ns  (logic 0.114ns (17.702%)  route 0.530ns (82.298%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y226                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/C
    SLICE_X76Y226        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/Q
                         net (fo=1, routed)           0.530     0.644    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[0]
    SLICE_X76Y226        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X76Y226        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     8.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.644    
  -------------------------------------------------------------------
                         slack                                  7.417    

Slack (MET) :             7.481ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbssel_drp_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbssel_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.580ns  (logic 0.117ns (20.172%)  route 0.463ns (79.828%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y179                                     0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbssel_drp_reg_reg[1]/C
    SLICE_X98Y179        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbssel_drp_reg_reg[1]/Q
                         net (fo=2, routed)           0.463     0.580    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbssel_drp_reg_reg_n_0_[1]
    SLICE_X98Y180        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbssel_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X98Y180        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbssel_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  7.481    

Slack (MET) :             7.528ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.535ns  (logic 0.114ns (21.308%)  route 0.421ns (78.692%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y222                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_update_reg_reg/C
    SLICE_X77Y222        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_update_reg_reg/Q
                         net (fo=2, routed)           0.421     0.535    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_update_reg_reg_n_0
    SLICE_X78Y218        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X78Y218        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     8.063    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_update_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                  7.528    

Slack (MET) :             7.591ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbssel_drp_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbssel_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.470ns  (logic 0.117ns (24.894%)  route 0.353ns (75.106%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y176                                    0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbssel_drp_reg_reg[3]/C
    SLICE_X100Y176       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbssel_drp_reg_reg[3]/Q
                         net (fo=2, routed)           0.353     0.470    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbssel_drp_reg_reg_n_0_[3]
    SLICE_X100Y177       FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbssel_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X100Y177       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txprbssel_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  7.591    

Slack (MET) :             7.608ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txinhibit_drp_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txinhibit_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.453ns  (logic 0.117ns (25.828%)  route 0.336ns (74.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y188                                     0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txinhibit_drp_reg_reg/C
    SLICE_X97Y188        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txinhibit_drp_reg_reg/Q
                         net (fo=2, routed)           0.336     0.453    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txinhibit_drp_reg_reg_n_0
    SLICE_X97Y189        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txinhibit_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X97Y189        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     8.061    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txinhibit_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  7.608    





---------------------------------------------------------------------------------------------------
From Clock:  pcie_user_clk
  To Clock:  sfp_2_tx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        3.054ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.006ns  (logic 0.113ns (11.233%)  route 0.893ns (88.767%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y218                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
    SLICE_X61Y218        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           0.893     1.006    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[0]
    SLICE_X70Y219        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X70Y219        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.897ns  (logic 0.114ns (12.709%)  route 0.783ns (87.291%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y218                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
    SLICE_X60Y218        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           0.783     0.897    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X70Y219        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X70Y219        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     4.059    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.869ns  (logic 0.114ns (13.119%)  route 0.755ns (86.881%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y195                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[1]/C
    SLICE_X72Y195        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.755     0.869    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X72Y195        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X72Y195        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.858ns  (logic 0.114ns (13.287%)  route 0.744ns (86.713%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y217                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
    SLICE_X61Y217        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.744     0.858    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X70Y218        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X70Y218        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     4.058    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.058    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             3.232ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.829ns  (logic 0.114ns (13.752%)  route 0.715ns (86.248%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y218                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
    SLICE_X60Y218        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.715     0.829    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X70Y218        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X70Y218        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     4.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -0.829    
  -------------------------------------------------------------------
                         slack                                  3.232    

Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.796ns  (logic 0.114ns (14.322%)  route 0.682ns (85.678%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y216                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_reg_reg/C
    SLICE_X60Y216        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=6, routed)           0.682     0.796    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_reg
    SLICE_X72Y213        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X72Y213        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     4.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  3.265    

Slack (MET) :             3.316ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.743ns  (logic 0.113ns (15.209%)  route 0.630ns (84.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y217                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
    SLICE_X61Y217        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.630     0.743    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X70Y218        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X70Y218        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     4.059    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -0.743    
  -------------------------------------------------------------------
                         slack                                  3.316    

Slack (MET) :             3.351ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.712ns  (logic 0.118ns (16.573%)  route 0.594ns (83.427%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y195                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[0]/C
    SLICE_X72Y195        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.594     0.712    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X72Y194        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X72Y194        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     4.063    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                  3.351    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.704ns  (logic 0.114ns (16.193%)  route 0.590ns (83.807%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y218                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
    SLICE_X61Y218        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.590     0.704    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X70Y219        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X70Y219        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     4.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.699ns  (logic 0.115ns (16.452%)  route 0.584ns (83.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y187                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/C
    SLICE_X79Y187        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/Q
                         net (fo=2, routed)           0.584     0.699    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg
    SLICE_X76Y194        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X76Y194        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     4.063    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                  3.364    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk
  To Clock:  sfp_2_tx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        5.113ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        1.152ns  (logic 0.118ns (10.243%)  route 1.034ns (89.757%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y212                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[4]/C
    SLICE_X75Y212        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[4]/Q
                         net (fo=5, routed)           1.034     1.152    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[4]
    SLICE_X79Y211        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X79Y211        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     6.265    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        1.112ns  (logic 0.117ns (10.522%)  route 0.995ns (89.478%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y209                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[8]/C
    SLICE_X75Y209        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[8]/Q
                         net (fo=4, routed)           0.995     1.112    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[8]
    SLICE_X78Y208        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X78Y208        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     6.267    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -1.112    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        1.088ns  (logic 0.117ns (10.754%)  route 0.971ns (89.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y213                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[2]/C
    SLICE_X78Y213        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[2]/Q
                         net (fo=4, routed)           0.971     1.088    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[2]
    SLICE_X81Y208        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X81Y208        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        1.011ns  (logic 0.114ns (11.276%)  route 0.897ns (88.724%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y208                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[14]/C
    SLICE_X77Y208        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[14]/Q
                         net (fo=3, routed)           0.897     1.011    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[14]
    SLICE_X78Y207        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X78Y207        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     6.265    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                  5.254    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        1.007ns  (logic 0.115ns (11.420%)  route 0.892ns (88.580%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y213                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[4]/C
    SLICE_X79Y213        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[4]/Q
                         net (fo=1, routed)           0.892     1.007    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[4]
    SLICE_X80Y213        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X80Y213        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     6.265    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.998ns  (logic 0.114ns (11.423%)  route 0.884ns (88.577%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y210                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[13]/C
    SLICE_X78Y210        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[13]/Q
                         net (fo=3, routed)           0.884     0.998    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[13]
    SLICE_X76Y208        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X76Y208        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     6.265    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.987ns  (logic 0.114ns (11.550%)  route 0.873ns (88.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y214                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[12]/C
    SLICE_X77Y214        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[12]/Q
                         net (fo=2, routed)           0.873     0.987    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[12]
    SLICE_X76Y214        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X76Y214        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -0.987    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.908ns  (logic 0.116ns (12.775%)  route 0.792ns (87.225%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y215                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[1]/C
    SLICE_X79Y215        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[1]/Q
                         net (fo=5, routed)           0.792     0.908    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[1]
    SLICE_X79Y218        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X79Y218        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     6.265    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.898ns  (logic 0.115ns (12.806%)  route 0.783ns (87.194%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y215                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[16]/C
    SLICE_X77Y215        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[16]/Q
                         net (fo=2, routed)           0.783     0.898    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[16]
    SLICE_X75Y215        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X75Y215        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.062     6.268    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.268    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (MaxDelay Path 6.206ns)
  Data Path Delay:        0.877ns  (logic 0.116ns (13.227%)  route 0.761ns (86.773%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.206ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y208                                     0.000     0.000 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[7]/C
    SLICE_X77Y208        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[7]/Q
                         net (fo=4, routed)           0.761     0.877    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[7]
    SLICE_X78Y208        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.206     6.206    
    SLICE_X78Y208        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     6.265    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -0.877    
  -------------------------------------------------------------------
                         slack                                  5.388    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_2_rx_clk_int
  To Clock:  sfp_2_tx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        5.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/D
                            (rising edge-triggered cell FDCE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.114ns (11.937%)  route 0.841ns (88.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 8.115 - 6.206 ) 
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.316ns, distribution 1.449ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.295ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.765     2.162    core_inst/mac[1].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X87Y222        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y222        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.276 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/Q
                         net (fo=2, routed)           0.841     3.117    core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1
    SLICE_X78Y204        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.580     8.115    core_inst/mac[1].eth_mac_inst/mcf_pfc_sel_reg_reg
    SLICE_X78Y204        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/C
                         clock pessimism              0.000     8.115    
                         clock uncertainty           -0.035     8.080    
    SLICE_X78Y204        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.060     8.140    core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                          8.140    
                         arrival time                          -3.117    
  -------------------------------------------------------------------
                         slack                                  5.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/D
                            (rising edge-triggered cell FDCE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             sfp_2_tx_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.049ns (10.699%)  route 0.409ns (89.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.106ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.758ns (routing 0.163ns, distribution 0.595ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.203ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.758     0.876    core_inst/mac[1].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X87Y222        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y222        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.925 r  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/Q
                         net (fo=2, routed)           0.409     1.334    core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1
    SLICE_X78Y204        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.941     1.106    core_inst/mac[1].eth_mac_inst/mcf_pfc_sel_reg_reg
    SLICE_X78Y204        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/C
                         clock pessimism              0.000     1.106    
    SLICE_X78Y204        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.162    core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.172    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pcie_mgt_refclk
  To Clock:  pcie_mgt_refclk

Setup :            0  Failing Endpoints,  Worst Slack        9.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.093ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.114ns (17.221%)  route 0.548ns (82.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.296ns = ( 12.296 - 10.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.706ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.639ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.030     2.755    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y41         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.869 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.548     3.417    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y38        FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.793    12.296    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y38        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
                         clock pessimism              0.332    12.628    
                         clock uncertainty           -0.035    12.592    
    SLICE_X100Y38        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.082    12.510    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         12.510    
                         arrival time                          -3.417    
  -------------------------------------------------------------------
                         slack                                  9.093    

Slack (MET) :             9.093ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.114ns (17.221%)  route 0.548ns (82.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.296ns = ( 12.296 - 10.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.706ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.639ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.030     2.755    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y41         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.869 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.548     3.417    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y38        FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.793    12.296    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y38        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism              0.332    12.628    
                         clock uncertainty           -0.035    12.592    
    SLICE_X100Y38        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.082    12.510    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         12.510    
                         arrival time                          -3.417    
  -------------------------------------------------------------------
                         slack                                  9.093    

Slack (MET) :             9.093ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.114ns (17.221%)  route 0.548ns (82.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.296ns = ( 12.296 - 10.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.706ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.639ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.030     2.755    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y41         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.869 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.548     3.417    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y38        FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.793    12.296    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y38        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                         clock pessimism              0.332    12.628    
                         clock uncertainty           -0.035    12.592    
    SLICE_X100Y38        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.082    12.510    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.510    
                         arrival time                          -3.417    
  -------------------------------------------------------------------
                         slack                                  9.093    

Slack (MET) :             9.093ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.114ns (17.221%)  route 0.548ns (82.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.296ns = ( 12.296 - 10.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.706ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.639ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.030     2.755    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y41         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.869 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.548     3.417    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y38        FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.793    12.296    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y38        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                         clock pessimism              0.332    12.628    
                         clock uncertainty           -0.035    12.592    
    SLICE_X100Y38        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.082    12.510    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.510    
                         arrival time                          -3.417    
  -------------------------------------------------------------------
                         slack                                  9.093    

Slack (MET) :             9.101ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.114ns (17.458%)  route 0.539ns (82.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 12.295 - 10.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.706ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.639ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.030     2.755    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y41         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.869 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.539     3.408    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y38        FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.792    12.295    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y38        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/C
                         clock pessimism              0.332    12.627    
                         clock uncertainty           -0.035    12.591    
    SLICE_X100Y38        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082    12.509    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  9.101    

Slack (MET) :             9.101ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.114ns (17.458%)  route 0.539ns (82.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 12.295 - 10.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.706ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.639ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.030     2.755    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y41         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.869 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.539     3.408    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y38        FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.792    12.295    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y38        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                         clock pessimism              0.332    12.627    
                         clock uncertainty           -0.035    12.591    
    SLICE_X100Y38        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082    12.509    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  9.101    

Slack (MET) :             9.101ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/gtreset_reg/PRE
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.114ns (17.458%)  route 0.539ns (82.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 12.295 - 10.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.706ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.639ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.030     2.755    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y41         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.869 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.539     3.408    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y38        FDPE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/gtreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.792    12.295    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y38        FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/gtreset_reg/C
                         clock pessimism              0.332    12.627    
                         clock uncertainty           -0.035    12.591    
    SLICE_X100Y38        FDPE (Recov_HFF2_SLICEM_C_PRE)
                                                     -0.082    12.509    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/gtreset_reg
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  9.101    

Slack (MET) :             9.101ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_reg/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.114ns (17.458%)  route 0.539ns (82.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 12.295 - 10.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.706ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.639ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.030     2.755    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y41         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.869 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.539     3.408    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y38        FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.792    12.295    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y38        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_reg/C
                         clock pessimism              0.332    12.627    
                         clock uncertainty           -0.035    12.591    
    SLICE_X100Y38        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082    12.509    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/txsync_start_reg
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  9.101    

Slack (MET) :             9.101ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/userrdy_reg/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.114ns (17.458%)  route 0.539ns (82.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 12.295 - 10.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.706ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.639ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.030     2.755    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y41         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.869 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.539     3.408    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y38        FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/userrdy_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.792    12.295    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y38        FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/userrdy_reg/C
                         clock pessimism              0.332    12.627    
                         clock uncertainty           -0.035    12.591    
    SLICE_X100Y38        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.082    12.509    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/userrdy_reg
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  9.101    

Slack (MET) :             9.178ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/PRE
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.114ns (19.554%)  route 0.469ns (80.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns = ( 12.302 - 10.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.706ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.639ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.030     2.755    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y41         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.869 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.469     3.338    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y39        FDPE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.799    12.302    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y39        FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism              0.332    12.634    
                         clock uncertainty           -0.035    12.598    
    SLICE_X100Y39        FDPE (Recov_HFF_SLICEM_C_PRE)
                                                     -0.082    12.516    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -3.338    
  -------------------------------------------------------------------
                         slack                                  9.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.049ns (20.588%)  route 0.189ns (79.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      0.917ns (routing 0.358ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.406ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.917     1.166    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y41         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.215 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.189     1.404    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y39         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.096     1.479    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y39         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism             -0.226     1.254    
    SLICE_X99Y39         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.259    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/PRE
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.049ns (20.763%)  route 0.187ns (79.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      0.917ns (routing 0.358ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.406ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.917     1.166    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y41         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.215 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.187     1.402    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X98Y39         FDPE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.093     1.476    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y39         FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                         clock pessimism             -0.226     1.251    
    SLICE_X98Y39         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     1.256    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.049ns (20.763%)  route 0.187ns (79.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      0.917ns (routing 0.358ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.406ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.917     1.166    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y41         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.215 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.187     1.402    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X98Y39         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.093     1.476    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y39         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism             -0.226     1.251    
    SLICE_X98Y39         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.256    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.049ns (20.763%)  route 0.187ns (79.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      0.917ns (routing 0.358ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.406ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.917     1.166    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y41         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.215 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.187     1.402    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X98Y39         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.093     1.476    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y39         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism             -0.226     1.251    
    SLICE_X98Y39         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     1.256    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.049ns (20.763%)  route 0.187ns (79.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      0.917ns (routing 0.358ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.406ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.917     1.166    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y41         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.215 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.187     1.402    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X98Y39         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.093     1.476    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y39         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism             -0.226     1.251    
    SLICE_X98Y39         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     1.256    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.049ns (20.763%)  route 0.187ns (79.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      0.917ns (routing 0.358ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.406ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.917     1.166    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y41         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.215 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.187     1.402    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X98Y39         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.093     1.476    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y39         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism             -0.226     1.251    
    SLICE_X98Y39         FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.005     1.256    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.049ns (18.491%)  route 0.216ns (81.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      0.917ns (routing 0.358ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.406ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.917     1.166    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y41         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.215 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.216     1.431    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y38         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.095     1.478    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y38         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
                         clock pessimism             -0.226     1.253    
    SLICE_X99Y38         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.258    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.049ns (18.491%)  route 0.216ns (81.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      0.917ns (routing 0.358ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.406ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.917     1.166    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y41         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.215 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.216     1.431    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y38         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.095     1.478    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y38         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/C
                         clock pessimism             -0.226     1.253    
    SLICE_X99Y38         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     1.258    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/idle_reg/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.049ns (18.491%)  route 0.216ns (81.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      0.917ns (routing 0.358ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.406ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.917     1.166    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y41         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.215 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.216     1.431    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y38         FDCE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/idle_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.095     1.478    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y38         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/idle_reg/C
                         clock pessimism             -0.226     1.253    
    SLICE_X99Y38         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.258    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/idle_reg
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/PRE
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.049ns (18.284%)  route 0.219ns (81.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      0.917ns (routing 0.358ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.406ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.917     1.166    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y41         FDCE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.215 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.219     1.434    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y39        FDPE                                         f  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.096     1.479    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y39        FDPE                                         r  pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism             -0.226     1.254    
    SLICE_X100Y39        FDPE (Remov_HFF_SLICEM_C_PRE)
                                                      0.005     1.259    pcie3_ultrascale_inst/inst/gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pcie_user_clk
  To Clock:  pcie_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 pcie_user_reset_reg_2_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.200ns (7.202%)  route 2.577ns (92.798%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 6.260 - 4.000 ) 
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.284ns (routing 0.501ns, distribution 1.783ns)
  Clock Net Delay (Destination): 1.931ns (routing 0.452ns, distribution 1.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.284     2.681    pcie_user_clk
    SLICE_X49Y91         FDRE                                         r  pcie_user_reset_reg_2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.798 f  pcie_user_reset_reg_2_reg_lopt_replica/Q
                         net (fo=1, routed)           0.529     3.327    Q_replN
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.410 f  pcie_user_reset_bufg_inst/O
                         net (fo=6476, routed)        2.048     5.458    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/pcie_user_reset
    SLICE_X79Y187        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.931     6.260    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLICE_X79Y187        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism              0.117     6.377    
                         clock uncertainty           -0.035     6.342    
    SLICE_X79Y187        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.082     6.260    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.260    
                         arrival time                          -5.458    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.246ns (8.500%)  route 2.648ns (91.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 6.224 - 4.000 ) 
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.124ns (routing 0.501ns, distribution 1.623ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.452ns, distribution 1.443ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.124     2.521    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.634 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.255     2.889    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X95Y32         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.022 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.393     5.415    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/SR[0]
    SLICE_X86Y17         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.895     6.224    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/CLK_USERCLK
    SLICE_X86Y17         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/C
                         clock pessimism              0.188     6.412    
                         clock uncertainty           -0.035     6.376    
    SLICE_X86Y17         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.082     6.294    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg
  -------------------------------------------------------------------
                         required time                          6.294    
                         arrival time                          -5.415    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 0.246ns (8.530%)  route 2.638ns (91.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.222ns = ( 6.222 - 4.000 ) 
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.124ns (routing 0.501ns, distribution 1.623ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.452ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.124     2.521    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.634 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.255     2.889    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X95Y32         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.022 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.383     5.405    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/SR[0]
    SLICE_X86Y17         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.893     6.222    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/CLK_USERCLK
    SLICE_X86Y17         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/C
                         clock pessimism              0.188     6.410    
                         clock uncertainty           -0.035     6.374    
    SLICE_X86Y17         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     6.292    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 pcie_user_reset_reg_2_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.200ns (7.460%)  route 2.481ns (92.540%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.359ns = ( 6.359 - 4.000 ) 
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.284ns (routing 0.501ns, distribution 1.783ns)
  Clock Net Delay (Destination): 2.030ns (routing 0.452ns, distribution 1.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.284     2.681    pcie_user_clk
    SLICE_X49Y91         FDRE                                         r  pcie_user_reset_reg_2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.798 f  pcie_user_reset_reg_2_reg_lopt_replica/Q
                         net (fo=1, routed)           0.529     3.327    Q_replN
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.410 f  pcie_user_reset_bufg_inst/O
                         net (fo=6476, routed)        1.952     5.362    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/pcie_user_reset
    SLICE_X68Y192        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.030     6.359    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLICE_X68Y192        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism              0.117     6.476    
                         clock uncertainty           -0.035     6.441    
    SLICE_X68Y192        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     6.359    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.359    
                         arrival time                          -5.362    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.116ns (16.338%)  route 0.594ns (83.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.186ns = ( 6.186 - 4.000 ) 
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.119ns (routing 0.501ns, distribution 1.618ns)
  Clock Net Delay (Destination): 1.857ns (routing 0.452ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.119     2.516    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.632 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.594     3.226    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X95Y32         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.857     6.186    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                         clock pessimism              0.267     6.453    
                         clock uncertainty           -0.035     6.418    
    SLICE_X95Y32         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082     6.336    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.336    
                         arrival time                          -3.226    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.116ns (16.338%)  route 0.594ns (83.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.186ns = ( 6.186 - 4.000 ) 
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.119ns (routing 0.501ns, distribution 1.618ns)
  Clock Net Delay (Destination): 1.857ns (routing 0.452ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.119     2.516    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.632 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.594     3.226    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X95Y32         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.857     6.186    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                         clock pessimism              0.267     6.453    
                         clock uncertainty           -0.035     6.418    
    SLICE_X95Y32         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     6.336    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.336    
                         arrival time                          -3.226    
  -------------------------------------------------------------------
                         slack                                  3.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.048ns (14.159%)  route 0.291ns (85.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.063ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      0.945ns (routing 0.263ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.301ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       0.945     1.063    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.111 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.291     1.402    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X95Y32         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.134     1.299    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                         clock pessimism             -0.189     1.110    
    SLICE_X95Y32         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     1.115    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.048ns (14.159%)  route 0.291ns (85.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.063ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      0.945ns (routing 0.263ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.301ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       0.945     1.063    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.111 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.291     1.402    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X95Y32         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.134     1.299    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                         clock pessimism             -0.189     1.110    
    SLICE_X95Y32         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     1.115    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 pcie_user_reset_reg_2_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.075ns (6.625%)  route 1.057ns (93.375%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      1.044ns (routing 0.263ns, distribution 0.781ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.301ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.044     1.162    pcie_user_clk
    SLICE_X49Y91         FDRE                                         r  pcie_user_reset_reg_2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.210 f  pcie_user_reset_reg_2_reg_lopt_replica/Q
                         net (fo=1, routed)           0.207     1.417    Q_replN
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.444 f  pcie_user_reset_bufg_inst/O
                         net (fo=6476, routed)        0.850     2.294    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/pcie_user_reset
    SLICE_X68Y192        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.225     1.390    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLICE_X68Y192        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism             -0.085     1.305    
    SLICE_X68Y192        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.310    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             1.104ns  (arrival time - required time)
  Source:                 pcie_user_reset_reg_2_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.075ns (6.345%)  route 1.107ns (93.655%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      1.044ns (routing 0.263ns, distribution 0.781ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.301ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.044     1.162    pcie_user_clk
    SLICE_X49Y91         FDRE                                         r  pcie_user_reset_reg_2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.210 f  pcie_user_reset_reg_2_reg_lopt_replica/Q
                         net (fo=1, routed)           0.207     1.417    Q_replN
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.444 f  pcie_user_reset_bufg_inst/O
                         net (fo=6476, routed)        0.900     2.344    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/pcie_user_reset
    SLICE_X79Y187        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.155     1.320    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLICE_X79Y187        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism             -0.085     1.235    
    SLICE_X79Y187        FDPE (Remov_AFF_SLICEM_C_PRE)
                                                      0.005     1.240    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.086ns (6.656%)  route 1.206ns (93.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.947ns (routing 0.263ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.161ns (routing 0.301ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       0.947     1.065    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.113 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.046     1.159    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y32         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.197 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         1.160     2.357    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/SR[0]
    SLICE_X86Y17         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.161     1.326    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/CLK_USERCLK
    SLICE_X86Y17         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/C
                         clock pessimism             -0.149     1.177    
    SLICE_X86Y17         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.182    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.178ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.086ns (6.626%)  route 1.212ns (93.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.947ns (routing 0.263ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.301ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       0.947     1.065    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X95Y32         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.113 r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.046     1.159    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X95Y32         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.197 f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         1.166     2.363    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/SR[0]
    SLICE_X86Y17         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.164     1.329    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/CLK_USERCLK
    SLICE_X86Y17         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/C
                         clock pessimism             -0.149     1.180    
    SLICE_X86Y17         FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.005     1.185    pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  1.178    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_1_rx_clk_int
  To Clock:  sfp_1_rx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        1.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_rst_sync_1_reg_reg/PRE
                            (recovery check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 0.113ns (2.642%)  route 4.164ns (97.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 8.190 - 6.206 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.311ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.278ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.752     2.149    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.262 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         4.164     6.426    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X61Y152        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_rst_sync_1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.655     8.190    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X61Y152        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_rst_sync_1_reg_reg/C
                         clock pessimism              0.101     8.291    
                         clock uncertainty           -0.035     8.256    
    SLICE_X61Y152        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.082     8.174    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_rst_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.174    
                         arrival time                          -6.426    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_status_sync_1_reg_reg/CLR
                            (recovery check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 0.113ns (2.642%)  route 4.164ns (97.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 8.190 - 6.206 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.311ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.278ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.752     2.149    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.262 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         4.164     6.426    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X61Y152        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_status_sync_1_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.655     8.190    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X61Y152        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_status_sync_1_reg_reg/C
                         clock pessimism              0.101     8.291    
                         clock uncertainty           -0.035     8.256    
    SLICE_X61Y152        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082     8.174    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_status_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.174    
                         arrival time                          -6.426    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.113ns (3.010%)  route 3.641ns (96.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 8.171 - 6.206 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.311ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.278ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.752     2.149    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.262 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.641     5.903    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X73Y173        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.636     8.171    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X73Y173        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[2]/C
                         clock pessimism              0.101     8.272    
                         clock uncertainty           -0.035     8.237    
    SLICE_X73Y173        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.155    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.155    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.113ns (3.025%)  route 3.622ns (96.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 8.152 - 6.206 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.311ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.278ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.752     2.149    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.262 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.622     5.884    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X74Y169        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.617     8.152    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X74Y169        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[7]/C
                         clock pessimism              0.101     8.253    
                         clock uncertainty           -0.035     8.218    
    SLICE_X74Y169        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.136    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.136    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.113ns (3.019%)  route 3.630ns (96.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 8.178 - 6.206 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.311ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.278ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.752     2.149    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.262 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.630     5.892    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X73Y177        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.643     8.178    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X73Y177        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]/C
                         clock pessimism              0.101     8.279    
                         clock uncertainty           -0.035     8.244    
    SLICE_X73Y177        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.162    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.113ns (3.019%)  route 3.630ns (96.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 8.178 - 6.206 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.311ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.278ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.752     2.149    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.262 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.630     5.892    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X73Y177        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.643     8.178    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X73Y177        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[4]/C
                         clock pessimism              0.101     8.279    
                         clock uncertainty           -0.035     8.244    
    SLICE_X73Y177        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082     8.162    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.113ns (3.189%)  route 3.430ns (96.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 8.156 - 6.206 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.311ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.278ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.752     2.149    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.262 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.430     5.692    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X75Y177        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.621     8.156    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X75Y177        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]/C
                         clock pessimism              0.101     8.257    
                         clock uncertainty           -0.035     8.222    
    SLICE_X75Y177        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082     8.140    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.140    
                         arrival time                          -5.692    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.113ns (3.198%)  route 3.420ns (96.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 8.154 - 6.206 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.311ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.278ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.752     2.149    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.262 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.420     5.682    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X74Y175        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.619     8.154    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X74Y175        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[5]/C
                         clock pessimism              0.101     8.255    
                         clock uncertainty           -0.035     8.220    
    SLICE_X74Y175        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.138    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.138    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.510ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/CLR
                            (recovery check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.113ns (3.162%)  route 3.461ns (96.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 8.191 - 6.206 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.311ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.278ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.752     2.149    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.262 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.461     5.723    core_inst/mac[0].eth_mac_inst/sfp_1_rx_rst_int
    SLICE_X67Y183        FDCE                                         f  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.656     8.191    core_inst/mac[0].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X67Y183        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/C
                         clock pessimism              0.159     8.350    
                         clock uncertainty           -0.035     8.315    
    SLICE_X67Y183        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     8.233    core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg
  -------------------------------------------------------------------
                         required time                          8.233    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  2.510    

Slack (MET) :             2.614ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/CLR
                            (recovery check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_rx_clk_int rise@6.206ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.113ns (3.256%)  route 3.358ns (96.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 8.192 - 6.206 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.311ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.657ns (routing 0.278ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.752     2.149    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.262 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.358     5.620    core_inst/mac[0].eth_mac_inst/sfp_1_rx_rst_int
    SLICE_X69Y182        FDCE                                         f  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.657     8.192    core_inst/mac[0].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X69Y182        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/C
                         clock pessimism              0.159     8.351    
                         clock uncertainty           -0.035     8.316    
    SLICE_X69Y182        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     8.234    core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                          8.234    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  2.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg/CLR
                            (removal check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.049ns (18.702%)  route 0.213ns (81.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.065ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      0.740ns (routing 0.158ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.900ns (routing 0.184ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.740     0.858    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.907 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         0.213     1.120    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg_0
    SLICE_X95Y183        FDCE                                         f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.900     1.065    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/error_count_reg_reg[3]_0
    SLICE_X95Y183        FDCE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg/C
                         clock pessimism             -0.157     0.908    
    SLICE_X95Y183        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     0.913    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             1.217ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.049ns (3.582%)  route 1.319ns (96.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.740ns (routing 0.158ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.184ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.740     0.858    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.907 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.319     2.226    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/sfp_1_rx_rst_int
    SLICE_X72Y188        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.966     1.131    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X72Y188        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.127     1.004    
    SLICE_X72Y188        FDPE (Remov_AFF_SLICEM_C_PRE)
                                                      0.005     1.009    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[0]/CLR
                            (removal check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.049ns (3.062%)  route 1.551ns (96.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.090ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.740ns (routing 0.158ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.184ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.740     0.858    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.907 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.551     2.458    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X77Y178        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.925     1.090    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X77Y178        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[0]/C
                         clock pessimism             -0.073     1.017    
    SLICE_X77Y178        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.022    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.474ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[3]/CLR
                            (removal check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.049ns (3.001%)  route 1.584ns (96.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.139ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.740ns (routing 0.158ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.184ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.740     0.858    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.907 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.584     2.491    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X71Y183        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.974     1.139    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X71Y183        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[3]/C
                         clock pessimism             -0.127     1.012    
    SLICE_X71Y183        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005     1.017    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.514ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_3_reg/CLR
                            (removal check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.049ns (2.934%)  route 1.621ns (97.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.740ns (routing 0.158ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.184ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.740     0.858    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.907 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.621     2.528    core_inst/mac[0].eth_mac_inst/sfp_1_rx_rst_int
    SLICE_X70Y183        FDCE                                         f  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.971     1.136    core_inst/mac[0].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X70Y183        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_3_reg/C
                         clock pessimism             -0.127     1.009    
    SLICE_X70Y183        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.014    core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_3_reg
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.524ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[5]/CLR
                            (removal check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.049ns (2.837%)  route 1.678ns (97.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.740ns (routing 0.158ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.184ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.740     0.858    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.907 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.678     2.585    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X74Y175        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.964     1.129    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X74Y175        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[5]/C
                         clock pessimism             -0.073     1.056    
    SLICE_X74Y175        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.531ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]/CLR
                            (removal check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.049ns (2.826%)  route 1.685ns (97.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.740ns (routing 0.158ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.184ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.740     0.858    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.907 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.685     2.592    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X75Y177        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.964     1.129    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X75Y177        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]/C
                         clock pessimism             -0.073     1.056    
    SLICE_X75Y177        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005     1.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.535ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/CLR
                            (removal check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.049ns (2.886%)  route 1.649ns (97.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.740ns (routing 0.158ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.184ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.740     0.858    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.907 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.649     2.556    core_inst/mac[0].eth_mac_inst/sfp_1_rx_rst_int
    SLICE_X69Y182        FDCE                                         f  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.978     1.143    core_inst/mac[0].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X69Y182        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/C
                         clock pessimism             -0.127     1.016    
    SLICE_X69Y182        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     1.021    core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.584ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/CLR
                            (removal check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.049ns (2.808%)  route 1.696ns (97.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.740ns (routing 0.158ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.184ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.740     0.858    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.907 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.696     2.603    core_inst/mac[0].eth_mac_inst/sfp_1_rx_rst_int
    SLICE_X67Y183        FDCE                                         f  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.976     1.141    core_inst/mac[0].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X67Y183        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/C
                         clock pessimism             -0.127     1.014    
    SLICE_X67Y183        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     1.019    core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.614ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]/CLR
                            (removal check against rising-edge clock sfp_1_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_rx_clk_int rise@0.000ns - sfp_1_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.049ns (2.667%)  route 1.788ns (97.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.740ns (routing 0.158ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.184ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.740     0.858    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y181        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.907 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.788     2.695    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_rx_rst_int
    SLICE_X73Y177        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.984     1.149    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X73Y177        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]/C
                         clock pessimism             -0.073     1.076    
    SLICE_X73Y177        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.081    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  1.614    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_1_tx_clk_int
  To Clock:  sfp_1_tx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        2.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.116ns (2.909%)  route 3.871ns (97.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 8.481 - 6.206 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.800ns (routing 0.326ns, distribution 1.474ns)
  Clock Net Delay (Destination): 1.946ns (routing 0.292ns, distribution 1.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.800     2.197    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X87Y183        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y183        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.313 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         3.871     6.184    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/sfp_1_tx_rst_int
    SLICE_X47Y190        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.946     8.481    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/CLK
    SLICE_X47Y190        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              0.167     8.648    
                         clock uncertainty           -0.035     8.613    
    SLICE_X47Y190        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.531    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.531    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg/PRE
                            (recovery check against rising-edge clock sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.116ns (5.620%)  route 1.948ns (94.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.045ns = ( 8.251 - 6.206 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.800ns (routing 0.326ns, distribution 1.474ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.292ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.800     2.197    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X87Y183        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y183        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.313 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         1.948     4.261    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_tx_rst_int
    SLICE_X56Y166        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.716     8.251    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/CLK
    SLICE_X56Y166        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg/C
                         clock pessimism              0.102     8.353    
                         clock uncertainty           -0.035     8.318    
    SLICE_X56Y166        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     8.236    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.236    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             4.002ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/CLR
                            (recovery check against rising-edge clock sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.116ns (5.585%)  route 1.961ns (94.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 8.234 - 6.206 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.800ns (routing 0.326ns, distribution 1.474ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.292ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.800     2.197    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X87Y183        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y183        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.313 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         1.961     4.274    core_inst/mac[0].eth_mac_inst/sfp_1_tx_rst_int
    SLICE_X65Y185        FDCE                                         f  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.699     8.234    core_inst/mac[0].eth_mac_inst/CLK
    SLICE_X65Y185        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/C
                         clock pessimism              0.160     8.394    
                         clock uncertainty           -0.035     8.358    
    SLICE_X65Y185        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.276    core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                          8.276    
                         arrival time                          -4.274    
  -------------------------------------------------------------------
                         slack                                  4.002    

Slack (MET) :             4.002ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg/CLR
                            (recovery check against rising-edge clock sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.116ns (5.585%)  route 1.961ns (94.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 8.234 - 6.206 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.800ns (routing 0.326ns, distribution 1.474ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.292ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.800     2.197    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X87Y183        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y183        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.313 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         1.961     4.274    core_inst/mac[0].eth_mac_inst/sfp_1_tx_rst_int
    SLICE_X65Y185        FDCE                                         f  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.699     8.234    core_inst/mac[0].eth_mac_inst/CLK
    SLICE_X65Y185        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg/C
                         clock pessimism              0.160     8.394    
                         clock uncertainty           -0.035     8.358    
    SLICE_X65Y185        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082     8.276    core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg
  -------------------------------------------------------------------
                         required time                          8.276    
                         arrival time                          -4.274    
  -------------------------------------------------------------------
                         slack                                  4.002    

Slack (MET) :             4.120ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/CLR
                            (recovery check against rising-edge clock sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.116ns (5.949%)  route 1.834ns (94.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 8.225 - 6.206 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.800ns (routing 0.326ns, distribution 1.474ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.292ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.800     2.197    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X87Y183        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y183        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.313 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         1.834     4.147    core_inst/mac[0].eth_mac_inst/sfp_1_tx_rst_int
    SLICE_X69Y183        FDCE                                         f  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.690     8.225    core_inst/mac[0].eth_mac_inst/CLK
    SLICE_X69Y183        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/C
                         clock pessimism              0.160     8.385    
                         clock uncertainty           -0.035     8.349    
    SLICE_X69Y183        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     8.267    core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg
  -------------------------------------------------------------------
                         required time                          8.267    
                         arrival time                          -4.147    
  -------------------------------------------------------------------
                         slack                                  4.120    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg/CLR
                            (recovery check against rising-edge clock sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_1_tx_clk_int rise@6.206ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.116ns (6.301%)  route 1.725ns (93.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.025ns = ( 8.231 - 6.206 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.800ns (routing 0.326ns, distribution 1.474ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.292ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.800     2.197    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X87Y183        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y183        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.313 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         1.725     4.038    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_tx_rst_int
    SLICE_X64Y166        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.696     8.231    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/CLK
    SLICE_X64Y166        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg/C
                         clock pessimism              0.102     8.333    
                         clock uncertainty           -0.035     8.298    
    SLICE_X64Y166        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082     8.216    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                  4.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg/CLR
                            (removal check against rising-edge clock sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.048ns (5.316%)  route 0.855ns (94.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      0.784ns (routing 0.171ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.200ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.784     0.902    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X87Y183        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y183        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.950 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         0.855     1.805    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_tx_rst_int
    SLICE_X64Y166        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.041     1.206    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/CLK
    SLICE_X64Y166        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg/C
                         clock pessimism             -0.076     1.130    
    SLICE_X64Y166        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005     1.135    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg/PRE
                            (removal check against rising-edge clock sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.048ns (4.665%)  route 0.981ns (95.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      0.784ns (routing 0.171ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.200ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.784     0.902    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X87Y183        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y183        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.950 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         0.981     1.931    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/sfp_1_tx_rst_int
    SLICE_X56Y166        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.060     1.225    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/CLK
    SLICE_X56Y166        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg/C
                         clock pessimism             -0.076     1.149    
    SLICE_X56Y166        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.154    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/CLR
                            (removal check against rising-edge clock sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.048ns (5.085%)  route 0.896ns (94.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.784ns (routing 0.171ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.200ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.784     0.902    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X87Y183        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y183        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.950 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         0.896     1.846    core_inst/mac[0].eth_mac_inst/sfp_1_tx_rst_int
    SLICE_X69Y183        FDCE                                         f  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.016     1.181    core_inst/mac[0].eth_mac_inst/CLK
    SLICE_X69Y183        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/C
                         clock pessimism             -0.130     1.051    
    SLICE_X69Y183        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     1.056    core_inst/mac[0].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/CLR
                            (removal check against rising-edge clock sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.048ns (4.743%)  route 0.964ns (95.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.784ns (routing 0.171ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.200ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.784     0.902    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X87Y183        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y183        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.950 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         0.964     1.914    core_inst/mac[0].eth_mac_inst/sfp_1_tx_rst_int
    SLICE_X65Y185        FDCE                                         f  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.020     1.185    core_inst/mac[0].eth_mac_inst/CLK
    SLICE_X65Y185        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/C
                         clock pessimism             -0.130     1.055    
    SLICE_X65Y185        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.060    core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg/CLR
                            (removal check against rising-edge clock sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.048ns (4.743%)  route 0.964ns (95.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.784ns (routing 0.171ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.200ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.784     0.902    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X87Y183        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y183        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.950 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         0.964     1.914    core_inst/mac[0].eth_mac_inst/sfp_1_tx_rst_int
    SLICE_X65Y185        FDCE                                         f  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.020     1.185    core_inst/mac[0].eth_mac_inst/CLK
    SLICE_X65Y185        FDCE                                         r  core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg/C
                         clock pessimism             -0.130     1.055    
    SLICE_X65Y185        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.060    core_inst/mac[0].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             1.700ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock sfp_1_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_tx_clk_int rise@0.000ns - sfp_1_tx_clk_int rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.048ns (2.387%)  route 1.963ns (97.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.784ns (routing 0.171ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.178ns (routing 0.200ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.784     0.902    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/CLK
    SLICE_X87Y183        FDRE                                         r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y183        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.950 f  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         1.963     2.913    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/sfp_1_tx_rst_int
    SLICE_X47Y190        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.178     1.343    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/CLK
    SLICE_X47Y190        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.135     1.208    
    SLICE_X47Y190        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.213    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  1.700    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_2_rx_clk_int
  To Clock:  sfp_2_rx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        2.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/CLR
                            (recovery check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.116ns (3.306%)  route 3.393ns (96.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 8.081 - 6.206 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.316ns, distribution 1.434ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.283ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.750     2.147    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y190        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y190        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.263 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         3.393     5.656    core_inst/mac[1].eth_mac_inst/sfp_2_rx_rst_int
    SLICE_X80Y213        FDCE                                         f  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.546     8.081    core_inst/mac[1].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X80Y213        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg/C
                         clock pessimism              0.160     8.241    
                         clock uncertainty           -0.035     8.206    
    SLICE_X80Y213        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.124    core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -5.656    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             3.084ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/CLR
                            (recovery check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.116ns (4.004%)  route 2.781ns (95.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 8.085 - 6.206 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.316ns, distribution 1.434ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.283ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.750     2.147    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y190        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y190        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.263 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         2.781     5.044    core_inst/mac[1].eth_mac_inst/sfp_2_rx_rst_int
    SLICE_X87Y222        FDCE                                         f  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.550     8.085    core_inst/mac[1].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X87Y222        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg/C
                         clock pessimism              0.160     8.245    
                         clock uncertainty           -0.035     8.210    
    SLICE_X87Y222        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.128    core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_1_reg
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -5.044    
  -------------------------------------------------------------------
                         slack                                  3.084    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_3_reg/CLR
                            (recovery check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.116ns (4.560%)  route 2.428ns (95.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 8.092 - 6.206 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.316ns, distribution 1.434ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.283ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.750     2.147    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y190        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y190        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.263 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         2.428     4.691    core_inst/mac[1].eth_mac_inst/sfp_2_rx_rst_int
    SLICE_X82Y217        FDCE                                         f  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.557     8.092    core_inst/mac[1].eth_mac_inst/pfc_quanta_reg_reg[7][23]
    SLICE_X82Y217        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_3_reg/C
                         clock pessimism              0.160     8.252    
                         clock uncertainty           -0.035     8.217    
    SLICE_X82Y217        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     8.135    core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_3_reg
  -------------------------------------------------------------------
                         required time                          8.135    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  3.444    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.116ns (4.768%)  route 2.317ns (95.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 8.074 - 6.206 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.316ns, distribution 1.434ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.283ns, distribution 1.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.750     2.147    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y190        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y190        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.263 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         2.317     4.580    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X86Y207        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.539     8.074    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X86Y207        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[5]/C
                         clock pessimism              0.160     8.234    
                         clock uncertainty           -0.035     8.199    
    SLICE_X86Y207        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.117    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.117    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.116ns (5.675%)  route 1.928ns (94.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 8.062 - 6.206 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.316ns, distribution 1.434ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.283ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.750     2.147    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y190        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y190        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.263 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.928     4.191    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X88Y210        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.527     8.062    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X88Y210        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]/C
                         clock pessimism              0.161     8.223    
                         clock uncertainty           -0.035     8.187    
    SLICE_X88Y210        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.105    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.105    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.116ns (6.913%)  route 1.562ns (93.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 8.099 - 6.206 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.316ns, distribution 1.434ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.283ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.750     2.147    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y190        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y190        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.263 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.562     3.825    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/sfp_2_rx_rst_int
    SLICE_X79Y178        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.564     8.099    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X79Y178        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              0.101     8.200    
                         clock uncertainty           -0.035     8.165    
    SLICE_X79Y178        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082     8.083    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.083    
                         arrival time                          -3.825    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.305ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_rst_sync_1_reg_reg/PRE
                            (recovery check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.116ns (7.160%)  route 1.504ns (92.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 8.088 - 6.206 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.316ns, distribution 1.434ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.283ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.750     2.147    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y190        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y190        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.263 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.504     3.767    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X85Y166        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_rst_sync_1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.553     8.088    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X85Y166        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_rst_sync_1_reg_reg/C
                         clock pessimism              0.101     8.189    
                         clock uncertainty           -0.035     8.154    
    SLICE_X85Y166        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.072    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_rst_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.072    
                         arrival time                          -3.767    
  -------------------------------------------------------------------
                         slack                                  4.305    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.116ns (7.117%)  route 1.514ns (92.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 8.059 - 6.206 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.316ns, distribution 1.434ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.283ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.750     2.147    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y190        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y190        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.263 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.514     3.777    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X88Y204        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.524     8.059    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X88Y204        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[2]/C
                         clock pessimism              0.161     8.220    
                         clock uncertainty           -0.035     8.184    
    SLICE_X88Y204        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.102    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -3.777    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.116ns (7.117%)  route 1.514ns (92.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 8.059 - 6.206 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.316ns, distribution 1.434ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.283ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.750     2.147    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y190        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y190        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.263 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.514     3.777    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X88Y204        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.524     8.059    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X88Y204        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[7]/C
                         clock pessimism              0.161     8.220    
                         clock uncertainty           -0.035     8.184    
    SLICE_X88Y204        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082     8.102    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -3.777    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_rx_clk_int rise@6.206ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.116ns (7.332%)  route 1.466ns (92.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 8.051 - 6.206 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.316ns, distribution 1.434ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.283ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.750     2.147    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y190        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y190        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.263 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         1.466     3.729    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X93Y209        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.516     8.051    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X93Y209        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[4]/C
                         clock pessimism              0.161     8.212    
                         clock uncertainty           -0.035     8.176    
    SLICE_X93Y209        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.094    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.094    
                         arrival time                          -3.729    
  -------------------------------------------------------------------
                         slack                                  4.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg/CLR
                            (removal check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.048ns (12.183%)  route 0.346ns (87.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.060ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.746ns (routing 0.163ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.895ns (routing 0.190ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.746     0.864    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y190        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y190        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.912 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         0.346     1.258    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg_0
    SLICE_X100Y196       FDCE                                         f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.895     1.060    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/error_count_reg_reg[3]_0
    SLICE_X100Y196       FDCE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg/C
                         clock pessimism             -0.129     0.931    
    SLICE_X100Y196       FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.005     0.936    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[0]/CLR
                            (removal check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.048ns (7.419%)  route 0.599ns (92.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.054ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.746ns (routing 0.163ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.190ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.746     0.864    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y190        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y190        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.912 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         0.599     1.511    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X91Y202        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.889     1.054    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X91Y202        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[0]/C
                         clock pessimism             -0.129     0.925    
    SLICE_X91Y202        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     0.930    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_status_sync_1_reg_reg/CLR
                            (removal check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.048ns (6.107%)  route 0.738ns (93.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.101ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.746ns (routing 0.163ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.190ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.746     0.864    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y190        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y190        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.912 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         0.738     1.650    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X83Y166        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_status_sync_1_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.936     1.101    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X83Y166        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_status_sync_1_reg_reg/C
                         clock pessimism             -0.074     1.027    
    SLICE_X83Y166        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.032    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_status_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_rst_sync_1_reg_reg/PRE
                            (removal check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.048ns (5.818%)  route 0.777ns (94.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.746ns (routing 0.163ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.934ns (routing 0.190ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.746     0.864    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y190        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y190        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.912 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         0.777     1.689    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X85Y166        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_rst_sync_1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.934     1.099    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X85Y166        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_rst_sync_1_reg_reg/C
                         clock pessimism             -0.074     1.025    
    SLICE_X85Y166        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.030    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_rst_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]/CLR
                            (removal check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.048ns (6.695%)  route 0.669ns (93.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.746ns (routing 0.163ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.879ns (routing 0.190ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.746     0.864    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y190        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y190        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.912 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         0.669     1.581    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X89Y203        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.879     1.044    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X89Y203        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]/C
                         clock pessimism             -0.129     0.915    
    SLICE_X89Y203        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     0.920    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.048ns (5.680%)  route 0.797ns (94.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.110ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.746ns (routing 0.163ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.945ns (routing 0.190ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.746     0.864    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y190        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y190        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.912 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         0.797     1.709    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/sfp_2_rx_rst_int
    SLICE_X79Y178        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.945     1.110    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X79Y178        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.074     1.036    
    SLICE_X79Y178        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     1.041    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[3]/CLR
                            (removal check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.048ns (6.426%)  route 0.699ns (93.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.048ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.746ns (routing 0.163ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.883ns (routing 0.190ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.746     0.864    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y190        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y190        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.912 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         0.699     1.611    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X89Y200        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.883     1.048    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X89Y200        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[3]/C
                         clock pessimism             -0.129     0.919    
    SLICE_X89Y200        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     0.924    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[4]/CLR
                            (removal check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.048ns (6.366%)  route 0.706ns (93.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.746ns (routing 0.163ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.876ns (routing 0.190ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.746     0.864    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y190        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y190        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.912 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         0.706     1.618    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X93Y209        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.876     1.041    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X93Y209        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[4]/C
                         clock pessimism             -0.129     0.912    
    SLICE_X93Y209        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     0.917    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[2]/CLR
                            (removal check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.048ns (6.099%)  route 0.739ns (93.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.049ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.746ns (routing 0.163ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.884ns (routing 0.190ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.746     0.864    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y190        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y190        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.912 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         0.739     1.651    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X88Y204        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.884     1.049    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X88Y204        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[2]/C
                         clock pessimism             -0.129     0.920    
    SLICE_X88Y204        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     0.925    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[7]/CLR
                            (removal check against rising-edge clock sfp_2_rx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_rx_clk_int rise@0.000ns - sfp_2_rx_clk_int rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.048ns (6.099%)  route 0.739ns (93.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.049ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.746ns (routing 0.163ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.884ns (routing 0.190ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.746     0.864    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X95Y190        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y190        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.912 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_rx_rst_reg_2_reg/Q
                         net (fo=370, routed)         0.739     1.651    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_rx_rst_int
    SLICE_X88Y204        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        0.884     1.049    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/mem_reg_0_0
    SLICE_X88Y204        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[7]/C
                         clock pessimism             -0.129     0.920    
    SLICE_X88Y204        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     0.925    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/rx_pfc_req_sync_1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.726    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_2_tx_clk_int
  To Clock:  sfp_2_tx_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        3.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.116ns (4.677%)  route 2.364ns (95.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 8.205 - 6.206 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.330ns, distribution 1.437ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.295ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.767     2.164    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/CLK
    SLICE_X90Y185        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.280 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         2.364     4.644    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/sfp_2_tx_rst_int
    SLICE_X69Y217        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.670     8.205    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[0]_0
    SLICE_X69Y217        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              0.161     8.366    
                         clock uncertainty           -0.035     8.331    
    SLICE_X69Y217        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.082     8.249    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -4.644    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.965ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/CLR
                            (recovery check against rising-edge clock sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.116ns (5.686%)  route 1.924ns (94.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.918ns = ( 8.124 - 6.206 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.330ns, distribution 1.437ns)
  Clock Net Delay (Destination): 1.589ns (routing 0.295ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.767     2.164    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/CLK
    SLICE_X90Y185        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.280 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         1.924     4.204    core_inst/mac[1].eth_mac_inst/sfp_2_tx_rst_int
    SLICE_X77Y206        FDCE                                         f  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.589     8.124    core_inst/mac[1].eth_mac_inst/mcf_pfc_sel_reg_reg
    SLICE_X77Y206        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/C
                         clock pessimism              0.162     8.286    
                         clock uncertainty           -0.035     8.251    
    SLICE_X77Y206        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.169    core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg
  -------------------------------------------------------------------
                         required time                          8.169    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  3.965    

Slack (MET) :             4.335ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/CLR
                            (recovery check against rising-edge clock sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.116ns (6.984%)  route 1.545ns (93.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 8.115 - 6.206 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.330ns, distribution 1.437ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.295ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.767     2.164    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/CLK
    SLICE_X90Y185        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.280 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         1.545     3.825    core_inst/mac[1].eth_mac_inst/sfp_2_tx_rst_int
    SLICE_X78Y204        FDCE                                         f  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.580     8.115    core_inst/mac[1].eth_mac_inst/mcf_pfc_sel_reg_reg
    SLICE_X78Y204        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/C
                         clock pessimism              0.162     8.277    
                         clock uncertainty           -0.035     8.242    
    SLICE_X78Y204        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     8.160    core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                          8.160    
                         arrival time                          -3.825    
  -------------------------------------------------------------------
                         slack                                  4.335    

Slack (MET) :             4.335ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg/CLR
                            (recovery check against rising-edge clock sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.116ns (6.984%)  route 1.545ns (93.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 8.115 - 6.206 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.330ns, distribution 1.437ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.295ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.767     2.164    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/CLK
    SLICE_X90Y185        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.280 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         1.545     3.825    core_inst/mac[1].eth_mac_inst/sfp_2_tx_rst_int
    SLICE_X78Y204        FDCE                                         f  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.580     8.115    core_inst/mac[1].eth_mac_inst/mcf_pfc_sel_reg_reg
    SLICE_X78Y204        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg/C
                         clock pessimism              0.162     8.277    
                         clock uncertainty           -0.035     8.242    
    SLICE_X78Y204        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082     8.160    core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg
  -------------------------------------------------------------------
                         required time                          8.160    
                         arrival time                          -3.825    
  -------------------------------------------------------------------
                         slack                                  4.335    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg/CLR
                            (recovery check against rising-edge clock sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.116ns (10.672%)  route 0.971ns (89.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns = ( 8.114 - 6.206 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.330ns, distribution 1.437ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.295ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.767     2.164    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/CLK
    SLICE_X90Y185        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.280 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         0.971     3.251    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_tx_rst_int
    SLICE_X84Y173        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.579     8.114    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/wr_ptr_reg_reg[0]
    SLICE_X84Y173        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg/C
                         clock pessimism              0.103     8.217    
                         clock uncertainty           -0.035     8.182    
    SLICE_X84Y173        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.100    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg/PRE
                            (recovery check against rising-edge clock sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (sfp_2_tx_clk_int rise@6.206ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.116ns (12.172%)  route 0.837ns (87.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.903ns = ( 8.109 - 6.206 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.330ns, distribution 1.437ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.295ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.767     2.164    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/CLK
    SLICE_X90Y185        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.280 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         0.837     3.117    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_tx_rst_int
    SLICE_X87Y173        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      6.206     6.206 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.206 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.252    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.535 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.574     8.109    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/wr_ptr_reg_reg[0]
    SLICE_X87Y173        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg/C
                         clock pessimism              0.103     8.212    
                         clock uncertainty           -0.035     8.177    
    SLICE_X87Y173        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     8.095    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.095    
                         arrival time                          -3.117    
  -------------------------------------------------------------------
                         slack                                  4.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg/PRE
                            (removal check against rising-edge clock sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.048ns (10.345%)  route 0.416ns (89.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.119ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      0.761ns (routing 0.174ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.954ns (routing 0.203ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.761     0.879    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/CLK
    SLICE_X90Y185        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.927 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         0.416     1.343    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_tx_rst_int
    SLICE_X87Y173        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.954     1.119    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/wr_ptr_reg_reg[0]
    SLICE_X87Y173        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg/C
                         clock pessimism             -0.076     1.043    
    SLICE_X87Y173        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     1.048    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_rst_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg/CLR
                            (removal check against rising-edge clock sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.048ns (8.989%)  route 0.486ns (91.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      0.761ns (routing 0.174ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.203ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.761     0.879    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/CLK
    SLICE_X90Y185        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.927 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         0.486     1.413    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/sfp_2_tx_rst_int
    SLICE_X84Y173        FDCE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.960     1.125    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/wr_ptr_reg_reg[0]
    SLICE_X84Y173        FDCE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg/C
                         clock pessimism             -0.076     1.049    
    SLICE_X84Y173        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.054    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/tx_status_sync_1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/CLR
                            (removal check against rising-edge clock sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.048ns (5.839%)  route 0.774ns (94.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.106ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.761ns (routing 0.174ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.203ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.761     0.879    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/CLK
    SLICE_X90Y185        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.927 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         0.774     1.701    core_inst/mac[1].eth_mac_inst/sfp_2_tx_rst_int
    SLICE_X78Y204        FDCE                                         f  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.941     1.106    core_inst/mac[1].eth_mac_inst/mcf_pfc_sel_reg_reg
    SLICE_X78Y204        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg/C
                         clock pessimism             -0.131     0.975    
    SLICE_X78Y204        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     0.980    core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_2_reg
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg/CLR
                            (removal check against rising-edge clock sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.048ns (5.839%)  route 0.774ns (94.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.106ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.761ns (routing 0.174ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.203ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.761     0.879    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/CLK
    SLICE_X90Y185        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.927 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         0.774     1.701    core_inst/mac[1].eth_mac_inst/sfp_2_tx_rst_int
    SLICE_X78Y204        FDCE                                         f  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.941     1.106    core_inst/mac[1].eth_mac_inst/mcf_pfc_sel_reg_reg
    SLICE_X78Y204        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg/C
                         clock pessimism             -0.131     0.975    
    SLICE_X78Y204        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     0.980    core_inst/mac[1].eth_mac_inst/mac_ctrl.tx_lfc_req_sync_reg_3_reg
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/CLR
                            (removal check against rising-edge clock sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.048ns (4.697%)  route 0.974ns (95.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.117ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.761ns (routing 0.174ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.952ns (routing 0.203ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.761     0.879    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/CLK
    SLICE_X90Y185        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.927 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         0.974     1.901    core_inst/mac[1].eth_mac_inst/sfp_2_tx_rst_int
    SLICE_X77Y206        FDCE                                         f  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.952     1.117    core_inst/mac[1].eth_mac_inst/mcf_pfc_sel_reg_reg
    SLICE_X77Y206        FDCE                                         r  core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg/C
                         clock pessimism             -0.131     0.986    
    SLICE_X77Y206        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     0.991    core_inst/mac[1].eth_mac_inst/mac_ctrl.rx_lfc_ack_sync_reg_1_reg
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock sfp_2_tx_clk_int  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_tx_clk_int rise@0.000ns - sfp_2_tx_clk_int rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.048ns (3.941%)  route 1.170ns (96.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.761ns (routing 0.174ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.203ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.761     0.879    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/CLK
    SLICE_X90Y185        FDRE                                         r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.927 f  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/phy_tx_rst_reg_2_reg/Q
                         net (fo=298, routed)         1.170     2.097    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/sfp_2_tx_rst_int
    SLICE_X69Y217        FDPE                                         f  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        0.995     1.160    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[0]_0
    SLICE_X69Y217        FDPE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.130     1.030    
    SLICE_X69Y217        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                      0.005     1.035    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  1.062    





