[13:52:52.758] <TB0>     INFO: *** Welcome to pxar ***
[13:52:52.758] <TB0>     INFO: *** Today: 2016/09/01
[13:52:52.764] <TB0>     INFO: *** Version: 47bc-dirty
[13:52:52.764] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters_C15.dat
[13:52:52.765] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:52:52.765] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//defaultMaskFile.dat
[13:52:52.765] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//trimParameters_C15.dat
[13:52:52.840] <TB0>     INFO:         clk: 4
[13:52:52.840] <TB0>     INFO:         ctr: 4
[13:52:52.840] <TB0>     INFO:         sda: 19
[13:52:52.840] <TB0>     INFO:         tin: 9
[13:52:52.840] <TB0>     INFO:         level: 15
[13:52:52.840] <TB0>     INFO:         triggerdelay: 0
[13:52:52.840] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:52:52.840] <TB0>     INFO: Log level: DEBUG
[13:52:52.850] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:52:52.863] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:52:52.866] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:52:52.869] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:52:54.422] <TB0>     INFO: DUT info: 
[13:52:54.422] <TB0>     INFO: The DUT currently contains the following objects:
[13:52:54.422] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:52:54.422] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:52:54.422] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:52:54.422] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:52:54.422] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:54.422] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:54.422] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:54.422] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:54.422] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:54.422] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:54.422] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:54.422] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:54.422] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:54.422] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:54.422] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:54.422] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:54.422] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:54.422] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:54.422] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:54.422] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:54.422] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:52:54.422] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:52:54.422] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:52:54.422] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:52:54.423] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:52:54.424] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:52:54.425] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:52:54.425] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:52:54.425] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:52:54.425] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:52:54.427] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32952320
[13:52:54.427] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xd49310
[13:52:54.427] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xcbb770
[13:52:54.427] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f08b1d94010
[13:52:54.427] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f08b7fff510
[13:52:54.427] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33017856 fPxarMemory = 0x7f08b1d94010
[13:52:54.428] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 376.2mA
[13:52:54.429] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 455.8mA
[13:52:54.429] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.9 C
[13:52:54.429] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:52:54.829] <TB0>     INFO: enter 'restricted' command line mode
[13:52:54.829] <TB0>     INFO: enter test to run
[13:52:54.829] <TB0>     INFO:   test: FPIXTest no parameter change
[13:52:54.829] <TB0>     INFO:   running: fpixtest
[13:52:54.829] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:52:54.832] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:52:54.832] <TB0>     INFO: ######################################################################
[13:52:54.832] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:52:54.832] <TB0>     INFO: ######################################################################
[13:52:54.835] <TB0>     INFO: ######################################################################
[13:52:54.835] <TB0>     INFO: PixTestPretest::doTest()
[13:52:54.835] <TB0>     INFO: ######################################################################
[13:52:54.838] <TB0>     INFO:    ----------------------------------------------------------------------
[13:52:54.838] <TB0>     INFO:    PixTestPretest::programROC() 
[13:52:54.838] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:12.855] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:53:12.855] <TB0>     INFO: IA differences per ROC:  19.3 17.7 18.5 20.1 18.5 20.1 19.3 16.9 19.3 18.5 16.9 20.1 17.7 20.1 20.9 18.5
[13:53:12.923] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:12.923] <TB0>     INFO:    PixTestPretest::checkIdig() 
[13:53:12.923] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:14.176] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 2.4 mA
[13:53:14.677] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:53:15.179] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:53:15.681] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[13:53:16.182] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:53:16.684] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[13:53:17.186] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 3.2 mA
[13:53:17.687] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[13:53:18.189] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:53:18.691] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:53:19.193] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:53:19.694] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:53:20.196] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:53:20.698] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[13:53:21.200] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:53:21.701] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[13:53:21.955] <TB0>     INFO: Idig [mA/ROC]: 2.4 2.4 2.4 1.6 2.4 1.6 3.2 1.6 2.4 2.4 2.4 2.4 2.4 1.6 2.4 1.6 
[13:53:21.955] <TB0>     INFO: Test took 9035 ms.
[13:53:21.955] <TB0>     INFO: PixTestPretest::checkIdig() done.
[13:53:21.993] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:21.993] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:53:21.993] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:22.096] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 69.2812 mA
[13:53:22.198] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.9188 mA
[13:53:22.299] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.3188 mA
[13:53:22.400] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  88 Ia 24.7188 mA
[13:53:22.500] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  85 Ia 24.7188 mA
[13:53:22.601] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  82 Ia 23.9188 mA
[13:53:22.702] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.1188 mA
[13:53:22.803] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  83 Ia 24.7188 mA
[13:53:22.904] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  80 Ia 23.9188 mA
[13:53:22.005] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 24.7188 mA
[13:53:23.106] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  75 Ia 23.9188 mA
[13:53:23.208] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.1188 mA
[13:53:23.309] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  83 Ia 24.7188 mA
[13:53:23.409] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  80 Ia 23.9188 mA
[13:53:23.511] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.7188 mA
[13:53:23.611] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  75 Ia 23.9188 mA
[13:53:23.713] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.9188 mA
[13:53:23.815] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 22.3188 mA
[13:53:23.915] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  88 Ia 24.7188 mA
[13:53:24.016] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  85 Ia 23.9188 mA
[13:53:24.118] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.9188 mA
[13:53:24.220] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.1188 mA
[13:53:24.320] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  83 Ia 24.7188 mA
[13:53:24.421] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  80 Ia 23.9188 mA
[13:53:24.522] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 21.5188 mA
[13:53:24.623] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  93 Ia 24.7188 mA
[13:53:24.724] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  90 Ia 23.9188 mA
[13:53:24.825] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 25.5188 mA
[13:53:24.926] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  70 Ia 23.9188 mA
[13:53:25.027] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.3188 mA
[13:53:25.128] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  88 Ia 23.9188 mA
[13:53:25.230] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.7188 mA
[13:53:25.331] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  75 Ia 23.9188 mA
[13:53:25.433] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 25.5188 mA
[13:53:25.533] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  70 Ia 23.9188 mA
[13:53:25.635] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.1188 mA
[13:53:25.736] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  83 Ia 24.7188 mA
[13:53:25.837] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  80 Ia 23.9188 mA
[13:53:25.867] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  78
[13:53:25.867] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  82
[13:53:25.867] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  80
[13:53:25.868] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  75
[13:53:25.868] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  80
[13:53:25.868] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  75
[13:53:25.868] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  78
[13:53:25.868] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  85
[13:53:25.869] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[13:53:25.869] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  80
[13:53:25.869] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  90
[13:53:25.869] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  70
[13:53:25.869] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  88
[13:53:25.869] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  75
[13:53:25.869] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  70
[13:53:25.869] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  80
[13:53:27.697] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[13:53:27.697] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  18.5  19.3  19.3  19.3  19.3  19.3  19.3  18.5  19.3  19.3  18.5  19.3  19.3  18.5  19.3
[13:53:27.734] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:27.734] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:53:27.734] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:27.869] <TB0>     INFO: Expecting 231680 events.
[13:53:35.946] <TB0>     INFO: 231680 events read in total (7359ms).
[13:53:36.098] <TB0>     INFO: Test took 8362ms.
[13:53:36.299] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 80 and Delta(CalDel) = 62
[13:53:36.302] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 57
[13:53:36.306] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 87 and Delta(CalDel) = 62
[13:53:36.309] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 104 and Delta(CalDel) = 64
[13:53:36.313] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 109 and Delta(CalDel) = 64
[13:53:36.316] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 123 and Delta(CalDel) = 56
[13:53:36.320] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 96 and Delta(CalDel) = 59
[13:53:36.323] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 76 and Delta(CalDel) = 64
[13:53:36.327] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 79 and Delta(CalDel) = 63
[13:53:36.330] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 91 and Delta(CalDel) = 61
[13:53:36.334] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 104 and Delta(CalDel) = 59
[13:53:36.338] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 89 and Delta(CalDel) = 65
[13:53:36.342] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 99 and Delta(CalDel) = 57
[13:53:36.346] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 89 and Delta(CalDel) = 60
[13:53:36.349] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 93 and Delta(CalDel) = 59
[13:53:36.353] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 76 and Delta(CalDel) = 62
[13:53:36.393] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:53:36.427] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:36.427] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:53:36.427] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:36.563] <TB0>     INFO: Expecting 231680 events.
[13:53:44.624] <TB0>     INFO: 231680 events read in total (7346ms).
[13:53:44.629] <TB0>     INFO: Test took 8198ms.
[13:53:44.653] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:53:44.968] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 29.5
[13:53:44.971] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 30.5
[13:53:44.975] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 32.5
[13:53:44.978] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 31.5
[13:53:44.982] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 29
[13:53:44.985] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 28
[13:53:44.989] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 32
[13:53:44.992] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31.5
[13:53:44.996] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[13:53:44.001] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29
[13:53:44.004] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 153 +/- 32.5
[13:53:45.008] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 111 +/- 30
[13:53:45.012] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30.5
[13:53:45.016] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 29.5
[13:53:45.020] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 31
[13:53:45.058] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:53:45.058] <TB0>     INFO: CalDel:      143   113   134   148   127   123   119   143   142   127   119   153   111   132   126   127
[13:53:45.058] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:53:45.062] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters_C0.dat
[13:53:45.062] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters_C1.dat
[13:53:45.062] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters_C2.dat
[13:53:45.062] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters_C3.dat
[13:53:45.062] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters_C4.dat
[13:53:45.062] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters_C5.dat
[13:53:45.062] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters_C6.dat
[13:53:45.063] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters_C7.dat
[13:53:45.063] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters_C8.dat
[13:53:45.063] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters_C9.dat
[13:53:45.063] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters_C10.dat
[13:53:45.063] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters_C11.dat
[13:53:45.063] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters_C12.dat
[13:53:45.063] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters_C13.dat
[13:53:45.063] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters_C14.dat
[13:53:45.063] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters_C15.dat
[13:53:45.064] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:53:45.064] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:53:45.064] <TB0>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[13:53:45.064] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:53:45.148] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:53:45.148] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:53:45.148] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:53:45.148] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:53:45.151] <TB0>     INFO: ######################################################################
[13:53:45.151] <TB0>     INFO: PixTestTiming::doTest()
[13:53:45.151] <TB0>     INFO: ######################################################################
[13:53:45.151] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:45.151] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:53:45.151] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:45.151] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:53:47.046] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:53:49.319] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:53:51.592] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:53:53.864] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:53:56.138] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:53:58.411] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:54:00.684] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:54:02.960] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:54:04.480] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:54:06.752] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:54:09.026] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:54:11.299] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:54:13.573] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:54:15.846] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:54:18.119] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:54:20.393] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:54:21.913] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:54:23.434] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:54:24.954] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:54:26.474] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:54:27.995] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:54:29.515] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:54:31.035] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:54:32.555] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:54:34.078] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:54:35.601] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:54:37.124] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:54:38.646] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:54:40.169] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:54:41.692] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:54:43.215] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:54:44.737] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:54:46.258] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:54:47.967] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:54:49.488] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:54:51.008] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:54:52.529] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:54:54.050] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:54:55.570] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:54:57.091] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:54:59.364] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:55:11.669] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:55:13.189] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:55:25.530] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:55:27.051] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:55:28.571] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:55:40.866] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:55:53.185] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:55:55.458] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:55:57.731] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:55:59.004] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:56:02.276] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:56:04.550] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:56:06.824] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:56:09.096] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:56:11.369] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:56:13.642] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:56:15.916] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:56:18.189] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:56:20.462] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:56:22.736] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:56:25.009] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:56:27.282] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:56:29.556] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:56:31.829] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:56:34.103] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:56:36.376] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:56:38.649] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:56:40.922] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:56:43.196] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:56:45.469] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:56:47.742] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:56:50.015] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:56:52.288] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:56:54.561] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:56:56.834] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:56:59.107] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:57:01.381] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:57:03.654] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:57:05.927] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:57:07.635] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:57:09.155] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:57:10.675] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:57:12.194] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:57:13.713] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:57:15.232] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:57:16.752] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:57:18.271] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:57:19.791] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:57:21.311] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:57:22.832] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:57:24.352] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:57:25.873] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:57:27.393] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:57:28.913] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:57:30.433] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:57:31.953] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:57:33.473] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:57:34.993] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:57:36.513] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:57:38.033] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:57:39.554] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:57:41.074] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:57:42.594] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:57:44.868] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:57:46.388] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:57:47.908] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:57:49.429] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:57:50.950] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:57:52.471] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:57:53.990] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:57:55.511] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:57:57.784] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:58:00.057] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:58:02.330] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:58:04.606] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:58:06.877] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:58:09.150] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:58:11.424] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:58:13.697] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:58:15.971] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:58:18.246] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:58:20.518] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:58:22.791] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:58:25.064] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:58:27.337] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:58:29.611] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:58:32.269] <TB0>     INFO: TBM Phase Settings: 240
[13:58:32.269] <TB0>     INFO: 400MHz Phase: 4
[13:58:32.269] <TB0>     INFO: 160MHz Phase: 7
[13:58:32.269] <TB0>     INFO: Functional Phase Area: 4
[13:58:32.272] <TB0>     INFO: Test took 287121 ms.
[13:58:32.272] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:58:32.272] <TB0>     INFO:    ----------------------------------------------------------------------
[13:58:32.272] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[13:58:32.272] <TB0>     INFO:    ----------------------------------------------------------------------
[13:58:32.272] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:58:33.414] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:58:37.190] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:58:40.965] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:58:44.741] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:58:48.517] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:58:52.292] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:58:56.068] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:58:59.844] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:59:01.365] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:59:02.884] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:59:04.404] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:59:05.924] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:59:07.444] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:59:08.964] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:59:10.484] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:59:11.004] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:59:13.524] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:59:15.044] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:59:17.318] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:59:19.591] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:59:21.865] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:59:24.138] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:59:25.658] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:59:27.179] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:59:28.699] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:59:30.219] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:59:32.492] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:59:34.765] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:59:37.038] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:59:39.312] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:59:40.831] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:59:42.351] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:59:43.871] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:59:45.391] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:59:47.664] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:59:49.937] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:59:52.210] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:59:54.483] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:59:55.003] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:59:57.523] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:59:59.042] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:00:00.562] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:00:02.836] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:00:05.109] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:00:07.382] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:00:09.655] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:00:11.175] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:00:12.695] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:00:14.215] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:00:15.735] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:00:18.008] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:00:20.283] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:00:22.557] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:00:24.829] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:00:26.349] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:00:27.869] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:00:29.389] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:00:30.910] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:00:32.430] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:00:33.950] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:00:35.470] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:00:36.990] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:00:38.510] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:00:40.413] <TB0>     INFO: ROC Delay Settings: 227
[14:00:40.413] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[14:00:40.413] <TB0>     INFO: ROC Port 0 Delay: 3
[14:00:40.413] <TB0>     INFO: ROC Port 1 Delay: 4
[14:00:40.413] <TB0>     INFO: Functional ROC Area: 4
[14:00:40.416] <TB0>     INFO: Test took 128144 ms.
[14:00:40.416] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[14:00:40.416] <TB0>     INFO:    ----------------------------------------------------------------------
[14:00:40.416] <TB0>     INFO:    PixTestTiming::TimingTest()
[14:00:40.416] <TB0>     INFO:    ----------------------------------------------------------------------
[14:00:41.555] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 40c8 40c8 40c9 40c8 40c8 40c8 40c8 40c8 e062 c000 a101 8000 40c8 40c8 40c8 40c9 40c8 40c9 40c9 40c9 e062 c000 
[14:00:41.555] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a102 8040 40c8 40c9 40c8 40c9 40c8 40c8 40c8 40c9 e022 c000 
[14:00:41.555] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 40c8 40c8 40c8 40c8 40c8 40c9 40c8 40c8 e022 c000 a103 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[14:00:41.555] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:00:55.795] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:55.795] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:01:10.026] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:10.026] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:01:24.287] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:24.288] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:01:38.428] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:38.428] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:01:52.586] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:52.586] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:02:06.729] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:06.729] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:02:20.930] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:20.930] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:02:34.971] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:34.971] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:02:48.001] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:48.001] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:03:03.024] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:03.406] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:03.419] <TB0>     INFO: Decoding statistics:
[14:03:03.419] <TB0>     INFO:   General information:
[14:03:03.419] <TB0>     INFO: 	 16bit words read:         240000000
[14:03:03.419] <TB0>     INFO: 	 valid events total:       20000000
[14:03:03.419] <TB0>     INFO: 	 empty events:             20000000
[14:03:03.419] <TB0>     INFO: 	 valid events with pixels: 0
[14:03:03.419] <TB0>     INFO: 	 valid pixel hits:         0
[14:03:03.419] <TB0>     INFO:   Event errors: 	           0
[14:03:03.419] <TB0>     INFO: 	 start marker:             0
[14:03:03.419] <TB0>     INFO: 	 stop marker:              0
[14:03:03.419] <TB0>     INFO: 	 overflow:                 0
[14:03:03.419] <TB0>     INFO: 	 invalid 5bit words:       0
[14:03:03.419] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[14:03:03.419] <TB0>     INFO:   TBM errors: 		           0
[14:03:03.419] <TB0>     INFO: 	 flawed TBM headers:       0
[14:03:03.419] <TB0>     INFO: 	 flawed TBM trailers:      0
[14:03:03.419] <TB0>     INFO: 	 event ID mismatches:      0
[14:03:03.419] <TB0>     INFO:   ROC errors: 		           0
[14:03:03.419] <TB0>     INFO: 	 missing ROC header(s):    0
[14:03:03.419] <TB0>     INFO: 	 misplaced readback start: 0
[14:03:03.419] <TB0>     INFO:   Pixel decoding errors:	   0
[14:03:03.419] <TB0>     INFO: 	 pixel data incomplete:    0
[14:03:03.419] <TB0>     INFO: 	 pixel address:            0
[14:03:03.419] <TB0>     INFO: 	 pulse height fill bit:    0
[14:03:03.419] <TB0>     INFO: 	 buffer corruption:        0
[14:03:03.419] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:03.419] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:03:03.419] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:03.419] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:03.419] <TB0>     INFO:    Read back bit status: 1
[14:03:03.419] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:03.419] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:03.419] <TB0>     INFO:    Timings are good!
[14:03:03.419] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:03.419] <TB0>     INFO: Test took 143003 ms.
[14:03:03.419] <TB0>     INFO: PixTestTiming::TimingTest() done.
[14:03:03.419] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:03:03.420] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:03:03.420] <TB0>     INFO: PixTestTiming::doTest took 558272 ms.
[14:03:03.420] <TB0>     INFO: PixTestTiming::doTest() done
[14:03:03.420] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:03:03.420] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[14:03:03.420] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[14:03:03.420] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[14:03:03.420] <TB0>     INFO: Write out ROCDelayScan3_V0
[14:03:03.421] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:03:03.421] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:03:03.773] <TB0>     INFO: ######################################################################
[14:03:03.773] <TB0>     INFO: PixTestAlive::doTest()
[14:03:03.773] <TB0>     INFO: ######################################################################
[14:03:03.776] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:03.776] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:03:03.776] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:03.777] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:03:04.126] <TB0>     INFO: Expecting 41600 events.
[14:03:08.190] <TB0>     INFO: 41600 events read in total (3349ms).
[14:03:08.191] <TB0>     INFO: Test took 4414ms.
[14:03:08.199] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:08.199] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:03:08.199] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:03:08.577] <TB0>     INFO: PixTestAlive::aliveTest() done
[14:03:08.577] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
[14:03:08.577] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
[14:03:08.580] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:08.580] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:03:08.581] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:08.582] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:03:08.924] <TB0>     INFO: Expecting 41600 events.
[14:03:11.883] <TB0>     INFO: 41600 events read in total (2244ms).
[14:03:11.884] <TB0>     INFO: Test took 3302ms.
[14:03:11.884] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:11.884] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:03:11.884] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:03:11.884] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:03:12.291] <TB0>     INFO: PixTestAlive::maskTest() done
[14:03:12.291] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:03:12.295] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:12.295] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:03:12.295] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:12.296] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:03:12.638] <TB0>     INFO: Expecting 41600 events.
[14:03:16.722] <TB0>     INFO: 41600 events read in total (3369ms).
[14:03:16.722] <TB0>     INFO: Test took 4426ms.
[14:03:16.730] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:16.730] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:03:16.730] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:03:17.109] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[14:03:17.109] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:03:17.109] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:03:17.109] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:03:17.117] <TB0>     INFO: ######################################################################
[14:03:17.117] <TB0>     INFO: PixTestTrim::doTest()
[14:03:17.117] <TB0>     INFO: ######################################################################
[14:03:17.120] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:17.120] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:03:17.120] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:17.196] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:03:17.196] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:03:17.209] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:03:17.209] <TB0>     INFO:     run 1 of 1
[14:03:17.209] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:17.552] <TB0>     INFO: Expecting 5025280 events.
[14:04:03.106] <TB0>     INFO: 1429856 events read in total (44839ms).
[14:04:47.360] <TB0>     INFO: 2844408 events read in total (89093ms).
[14:05:32.063] <TB0>     INFO: 4270712 events read in total (133796ms).
[14:05:56.066] <TB0>     INFO: 5025280 events read in total (157799ms).
[14:05:56.103] <TB0>     INFO: Test took 158894ms.
[14:05:56.157] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:56.252] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:57.567] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:58.938] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:00.254] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:01.616] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:03.025] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:04.387] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:05.742] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:07.047] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:08.346] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:09.665] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:10.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:12.356] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:13.714] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:15.104] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:16.424] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:17.712] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298389504
[14:06:17.715] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.7353 minThrLimit = 96.7183 minThrNLimit = 113.791 -> result = 96.7353 -> 96
[14:06:17.716] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.406 minThrLimit = 102.395 minThrNLimit = 123.874 -> result = 102.406 -> 102
[14:06:17.716] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.921 minThrLimit = 89.9139 minThrNLimit = 110.751 -> result = 89.921 -> 89
[14:06:17.717] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.761 minThrLimit = 102.683 minThrNLimit = 122.235 -> result = 102.761 -> 102
[14:06:17.717] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.124 minThrLimit = 103.025 minThrNLimit = 129.641 -> result = 103.124 -> 103
[14:06:17.717] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.6623 minThrLimit = 96.6514 minThrNLimit = 119.063 -> result = 96.6623 -> 96
[14:06:17.718] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3944 minThrLimit = 99.3885 minThrNLimit = 120.622 -> result = 99.3944 -> 99
[14:06:17.718] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.926 minThrLimit = 87.9126 minThrNLimit = 108.893 -> result = 87.926 -> 87
[14:06:17.718] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.7897 minThrLimit = 90.7886 minThrNLimit = 110.818 -> result = 90.7897 -> 90
[14:06:17.719] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.2079 minThrLimit = 94.1234 minThrNLimit = 113.531 -> result = 94.2079 -> 94
[14:06:17.719] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6205 minThrLimit = 91.6117 minThrNLimit = 113.59 -> result = 91.6205 -> 91
[14:06:17.720] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.854 minThrLimit = 92.8535 minThrNLimit = 118.016 -> result = 92.854 -> 92
[14:06:17.720] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.5182 minThrLimit = 98.5006 minThrNLimit = 119.751 -> result = 98.5182 -> 98
[14:06:17.720] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.927 minThrLimit = 100.924 minThrNLimit = 124.597 -> result = 100.927 -> 100
[14:06:17.721] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5029 minThrLimit = 95.4889 minThrNLimit = 115.064 -> result = 95.5029 -> 95
[14:06:17.721] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8702 minThrLimit = 92.847 minThrNLimit = 109.803 -> result = 92.8702 -> 92
[14:06:17.721] <TB0>     INFO: ROC 0 VthrComp = 96
[14:06:17.721] <TB0>     INFO: ROC 1 VthrComp = 102
[14:06:17.721] <TB0>     INFO: ROC 2 VthrComp = 89
[14:06:17.721] <TB0>     INFO: ROC 3 VthrComp = 102
[14:06:17.721] <TB0>     INFO: ROC 4 VthrComp = 103
[14:06:17.721] <TB0>     INFO: ROC 5 VthrComp = 96
[14:06:17.722] <TB0>     INFO: ROC 6 VthrComp = 99
[14:06:17.724] <TB0>     INFO: ROC 7 VthrComp = 87
[14:06:17.725] <TB0>     INFO: ROC 8 VthrComp = 90
[14:06:17.725] <TB0>     INFO: ROC 9 VthrComp = 94
[14:06:17.725] <TB0>     INFO: ROC 10 VthrComp = 91
[14:06:17.725] <TB0>     INFO: ROC 11 VthrComp = 92
[14:06:17.725] <TB0>     INFO: ROC 12 VthrComp = 98
[14:06:17.725] <TB0>     INFO: ROC 13 VthrComp = 100
[14:06:17.725] <TB0>     INFO: ROC 14 VthrComp = 95
[14:06:17.726] <TB0>     INFO: ROC 15 VthrComp = 92
[14:06:17.726] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:06:17.726] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:06:17.737] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:06:17.738] <TB0>     INFO:     run 1 of 1
[14:06:17.738] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:18.081] <TB0>     INFO: Expecting 5025280 events.
[14:06:53.924] <TB0>     INFO: 888208 events read in total (35128ms).
[14:07:29.119] <TB0>     INFO: 1774360 events read in total (70323ms).
[14:08:03.028] <TB0>     INFO: 2660232 events read in total (104232ms).
[14:08:38.158] <TB0>     INFO: 3535968 events read in total (139362ms).
[14:09:13.285] <TB0>     INFO: 4407424 events read in total (174489ms).
[14:09:38.098] <TB0>     INFO: 5025280 events read in total (199302ms).
[14:09:38.168] <TB0>     INFO: Test took 200430ms.
[14:09:38.344] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:38.684] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:40.265] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:41.839] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:43.399] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:44.996] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:46.568] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:48.134] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:49.703] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:51.265] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:52.835] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:54.408] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:55.973] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:57.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:59.106] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:00.678] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:02.249] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:03.832] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 313368576
[14:10:03.835] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.1793 for pixel 8/10 mean/min/max = 45.7616/33.2537/58.2696
[14:10:03.835] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.3926 for pixel 0/68 mean/min/max = 44.3049/31.967/56.6427
[14:10:03.836] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.3638 for pixel 42/19 mean/min/max = 46.5879/34.7156/58.4602
[14:10:03.836] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.1662 for pixel 23/0 mean/min/max = 46.2844/33.3094/59.2593
[14:10:03.836] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 60.9603 for pixel 23/13 mean/min/max = 46.2859/31.5988/60.9731
[14:10:03.837] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 59.3142 for pixel 0/8 mean/min/max = 45.7519/31.9722/59.5315
[14:10:03.837] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.5093 for pixel 21/15 mean/min/max = 44.1443/31.5921/56.6965
[14:10:03.837] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.5063 for pixel 2/1 mean/min/max = 44.2134/32.5307/55.8961
[14:10:03.838] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.6839 for pixel 9/74 mean/min/max = 46.3411/33.8165/58.8656
[14:10:03.838] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.9065 for pixel 0/3 mean/min/max = 45.4527/32.946/57.9593
[14:10:03.838] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.0651 for pixel 2/74 mean/min/max = 45.5501/33.9096/57.1906
[14:10:03.839] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.6201 for pixel 8/75 mean/min/max = 45.1438/34.3175/55.9701
[14:10:03.839] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.2661 for pixel 17/8 mean/min/max = 44.8583/31.2281/58.4885
[14:10:03.839] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.4705 for pixel 0/46 mean/min/max = 45.5886/32.4998/58.6774
[14:10:03.840] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.7112 for pixel 8/51 mean/min/max = 45.2864/32.7806/57.7922
[14:10:03.840] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.4025 for pixel 36/3 mean/min/max = 46.0303/34.4001/57.6605
[14:10:03.840] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:10:03.978] <TB0>     INFO: Expecting 411648 events.
[14:10:11.587] <TB0>     INFO: 411648 events read in total (6894ms).
[14:10:11.593] <TB0>     INFO: Expecting 411648 events.
[14:10:19.088] <TB0>     INFO: 411648 events read in total (6829ms).
[14:10:19.096] <TB0>     INFO: Expecting 411648 events.
[14:10:26.656] <TB0>     INFO: 411648 events read in total (6891ms).
[14:10:26.666] <TB0>     INFO: Expecting 411648 events.
[14:10:34.137] <TB0>     INFO: 411648 events read in total (6810ms).
[14:10:34.149] <TB0>     INFO: Expecting 411648 events.
[14:10:41.738] <TB0>     INFO: 411648 events read in total (6925ms).
[14:10:41.753] <TB0>     INFO: Expecting 411648 events.
[14:10:49.304] <TB0>     INFO: 411648 events read in total (6896ms).
[14:10:49.322] <TB0>     INFO: Expecting 411648 events.
[14:10:56.851] <TB0>     INFO: 411648 events read in total (6876ms).
[14:10:56.873] <TB0>     INFO: Expecting 411648 events.
[14:11:04.350] <TB0>     INFO: 411648 events read in total (6826ms).
[14:11:04.371] <TB0>     INFO: Expecting 411648 events.
[14:11:11.900] <TB0>     INFO: 411648 events read in total (6871ms).
[14:11:11.923] <TB0>     INFO: Expecting 411648 events.
[14:11:19.290] <TB0>     INFO: 411648 events read in total (6716ms).
[14:11:19.316] <TB0>     INFO: Expecting 411648 events.
[14:11:26.718] <TB0>     INFO: 411648 events read in total (6749ms).
[14:11:26.746] <TB0>     INFO: Expecting 411648 events.
[14:11:34.111] <TB0>     INFO: 411648 events read in total (6718ms).
[14:11:34.143] <TB0>     INFO: Expecting 411648 events.
[14:11:41.537] <TB0>     INFO: 411648 events read in total (6750ms).
[14:11:41.573] <TB0>     INFO: Expecting 411648 events.
[14:11:49.164] <TB0>     INFO: 411648 events read in total (6956ms).
[14:11:49.200] <TB0>     INFO: Expecting 411648 events.
[14:11:56.792] <TB0>     INFO: 411648 events read in total (6955ms).
[14:11:56.830] <TB0>     INFO: Expecting 411648 events.
[14:12:04.354] <TB0>     INFO: 411648 events read in total (6890ms).
[14:12:04.394] <TB0>     INFO: Test took 120554ms.
[14:12:04.883] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2558 < 35 for itrim = 102; old thr = 33.9974 ... break
[14:12:04.911] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4077 < 35 for itrim = 91; old thr = 33.701 ... break
[14:12:04.944] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3694 < 35 for itrim+1 = 103; old thr = 34.7834 ... break
[14:12:04.972] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4621 < 35 for itrim = 97; old thr = 34.2643 ... break
[14:12:05.011] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5477 < 35 for itrim = 116; old thr = 34.3971 ... break
[14:12:05.047] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2981 < 35 for itrim = 106; old thr = 34.6464 ... break
[14:12:05.080] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4611 < 35 for itrim+1 = 96; old thr = 34.7454 ... break
[14:12:05.110] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 36.4239 < 35 for itrim = 82; old thr = 33.4624 ... break
[14:12:05.136] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0353 < 35 for itrim = 101; old thr = 33.7148 ... break
[14:12:05.164] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2681 < 35 for itrim+1 = 95; old thr = 34.8801 ... break
[14:12:05.199] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8984 < 35 for itrim = 100; old thr = 33.6347 ... break
[14:12:05.238] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2637 < 35 for itrim = 92; old thr = 34.7294 ... break
[14:12:05.274] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3557 < 35 for itrim = 105; old thr = 34.3582 ... break
[14:12:05.306] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8485 < 35 for itrim+1 = 98; old thr = 34.3993 ... break
[14:12:05.334] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2871 < 35 for itrim = 106; old thr = 33.8525 ... break
[14:12:05.363] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2233 < 35 for itrim = 91; old thr = 34.7369 ... break
[14:12:05.444] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:12:05.454] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:12:05.454] <TB0>     INFO:     run 1 of 1
[14:12:05.454] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:05.801] <TB0>     INFO: Expecting 5025280 events.
[14:12:41.553] <TB0>     INFO: 870456 events read in total (35037ms).
[14:13:16.564] <TB0>     INFO: 1739272 events read in total (70048ms).
[14:13:51.624] <TB0>     INFO: 2608368 events read in total (105108ms).
[14:14:26.121] <TB0>     INFO: 3466408 events read in total (139605ms).
[14:15:00.598] <TB0>     INFO: 4320544 events read in total (174082ms).
[14:15:29.072] <TB0>     INFO: 5025280 events read in total (202556ms).
[14:15:29.150] <TB0>     INFO: Test took 203697ms.
[14:15:29.329] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:29.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:31.272] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:32.822] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:34.355] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:35.925] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:37.475] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:15:39.022] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:15:40.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:15:42.106] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:15:43.669] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:15:45.223] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:15:46.772] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:15:48.308] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:15:49.853] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:15:51.399] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:52.956] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:54.529] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 262828032
[14:15:54.531] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 7.012776 .. 51.268391
[14:15:54.608] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 7 .. 61 (-1/-1) hits flags = 528 (plus default)
[14:15:54.618] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:15:54.618] <TB0>     INFO:     run 1 of 1
[14:15:54.618] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:54.967] <TB0>     INFO: Expecting 1830400 events.
[14:16:34.946] <TB0>     INFO: 1104248 events read in total (39265ms).
[14:17:01.176] <TB0>     INFO: 1830400 events read in total (65495ms).
[14:17:01.194] <TB0>     INFO: Test took 66576ms.
[14:17:01.237] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:01.330] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:02.340] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:03.377] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:04.443] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:05.498] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:06.546] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:07.617] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:08.662] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:09.708] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:10.750] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:11.793] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:12.835] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:13.876] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:14.917] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:15.962] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:16.003] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:18.048] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258756608
[14:17:18.129] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.558673 .. 47.187672
[14:17:18.205] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 57 (-1/-1) hits flags = 528 (plus default)
[14:17:18.214] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:18.215] <TB0>     INFO:     run 1 of 1
[14:17:18.215] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:18.562] <TB0>     INFO: Expecting 1664000 events.
[14:17:59.079] <TB0>     INFO: 1119848 events read in total (39802ms).
[14:18:18.814] <TB0>     INFO: 1664000 events read in total (59537ms).
[14:18:18.830] <TB0>     INFO: Test took 60616ms.
[14:18:18.867] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:18.945] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:19.930] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:20.911] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:21.895] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:22.870] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:23.846] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:24.831] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:25.823] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:26.804] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:27.784] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:28.763] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:29.748] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:30.729] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:31.713] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:32.693] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:33.676] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:34.655] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306466816
[14:18:34.735] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.732078 .. 47.187672
[14:18:34.813] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 57 (-1/-1) hits flags = 528 (plus default)
[14:18:34.823] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:18:34.823] <TB0>     INFO:     run 1 of 1
[14:18:34.823] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:35.173] <TB0>     INFO: Expecting 1530880 events.
[14:19:15.266] <TB0>     INFO: 1084456 events read in total (39378ms).
[14:19:31.589] <TB0>     INFO: 1530880 events read in total (55702ms).
[14:19:31.615] <TB0>     INFO: Test took 56793ms.
[14:19:31.658] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:31.737] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:32.724] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:33.714] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:34.703] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:35.685] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:36.668] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:37.654] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:38.640] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:39.632] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:40.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:41.599] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:42.583] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:43.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:44.555] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:45.543] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:46.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:47.514] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 284672000
[14:19:47.596] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 26.015448 .. 47.187672
[14:19:47.671] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 16 .. 57 (-1/-1) hits flags = 528 (plus default)
[14:19:47.682] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:19:47.682] <TB0>     INFO:     run 1 of 1
[14:19:47.682] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:48.029] <TB0>     INFO: Expecting 1397760 events.
[14:20:27.200] <TB0>     INFO: 1047752 events read in total (38456ms).
[14:20:40.341] <TB0>     INFO: 1397760 events read in total (51598ms).
[14:20:40.363] <TB0>     INFO: Test took 52682ms.
[14:20:40.403] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:40.480] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:41.457] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:42.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:43.414] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:44.383] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:45.354] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:46.330] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:47.306] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:48.291] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:49.266] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:50.245] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:51.225] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:52.202] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:53.179] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:54.160] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:55.135] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:56.110] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 326225920
[14:20:56.192] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:20:56.192] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:20:56.202] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:56.202] <TB0>     INFO:     run 1 of 1
[14:20:56.202] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:56.550] <TB0>     INFO: Expecting 1364480 events.
[14:21:36.010] <TB0>     INFO: 1075840 events read in total (38745ms).
[14:21:46.760] <TB0>     INFO: 1364480 events read in total (49495ms).
[14:21:46.772] <TB0>     INFO: Test took 50571ms.
[14:21:46.805] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:46.884] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:47.854] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:48.829] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:49.800] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:50.765] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:51.735] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:52.708] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:53.679] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:54.653] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:55.621] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:56.589] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:57.561] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:58.534] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:59.503] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:00.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:01.445] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:02.415] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 325160960
[14:22:02.463] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C0.dat
[14:22:02.463] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C1.dat
[14:22:02.463] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C2.dat
[14:22:02.463] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C3.dat
[14:22:02.463] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C4.dat
[14:22:02.463] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C5.dat
[14:22:02.464] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C6.dat
[14:22:02.464] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C7.dat
[14:22:02.464] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C8.dat
[14:22:02.464] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C9.dat
[14:22:02.464] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C10.dat
[14:22:02.464] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C11.dat
[14:22:02.464] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C12.dat
[14:22:02.464] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C13.dat
[14:22:02.464] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C14.dat
[14:22:02.464] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C15.dat
[14:22:02.465] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//trimParameters35_C0.dat
[14:22:02.472] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//trimParameters35_C1.dat
[14:22:02.480] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//trimParameters35_C2.dat
[14:22:02.487] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//trimParameters35_C3.dat
[14:22:02.494] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//trimParameters35_C4.dat
[14:22:02.501] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//trimParameters35_C5.dat
[14:22:02.508] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//trimParameters35_C6.dat
[14:22:02.515] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//trimParameters35_C7.dat
[14:22:02.522] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//trimParameters35_C8.dat
[14:22:02.529] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//trimParameters35_C9.dat
[14:22:02.536] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//trimParameters35_C10.dat
[14:22:02.543] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//trimParameters35_C11.dat
[14:22:02.550] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//trimParameters35_C12.dat
[14:22:02.557] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//trimParameters35_C13.dat
[14:22:02.564] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//trimParameters35_C14.dat
[14:22:02.571] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//trimParameters35_C15.dat
[14:22:02.578] <TB0>     INFO: PixTestTrim::trimTest() done
[14:22:02.578] <TB0>     INFO: vtrim:     102  91 103  97 116 106  96  82 101  95 100  92 105  98 106  91 
[14:22:02.578] <TB0>     INFO: vthrcomp:   96 102  89 102 103  96  99  87  90  94  91  92  98 100  95  92 
[14:22:02.578] <TB0>     INFO: vcal mean:  35.02  34.95  34.96  34.97  34.96  35.00  34.95  35.00  35.03  34.93  35.08  34.99  34.94  34.97  34.97  34.96 
[14:22:02.578] <TB0>     INFO: vcal RMS:    0.86   0.85   0.82   0.93   0.88   0.84   0.90   0.78   0.86   0.84   0.80   0.77   1.05   0.83   0.86   0.84 
[14:22:02.578] <TB0>     INFO: bits mean:   9.46   9.84   9.13   9.67   9.63   9.00  10.19   9.79   9.10   9.39   9.26   9.24   9.92   9.21   9.94   9.25 
[14:22:02.578] <TB0>     INFO: bits RMS:    2.60   2.68   2.47   2.48   2.63   2.95   2.56   2.60   2.58   2.72   2.58   2.49   2.66   2.81   2.44   2.49 
[14:22:02.589] <TB0>     INFO:    ----------------------------------------------------------------------
[14:22:02.589] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:22:02.589] <TB0>     INFO:    ----------------------------------------------------------------------
[14:22:02.592] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:22:02.592] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:22:02.602] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:22:02.602] <TB0>     INFO:     run 1 of 1
[14:22:02.602] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:02.945] <TB0>     INFO: Expecting 4160000 events.
[14:22:50.213] <TB0>     INFO: 1169160 events read in total (46553ms).
[14:23:34.930] <TB0>     INFO: 2324315 events read in total (91270ms).
[14:24:20.510] <TB0>     INFO: 3463835 events read in total (136851ms).
[14:24:48.551] <TB0>     INFO: 4160000 events read in total (164891ms).
[14:24:48.612] <TB0>     INFO: Test took 166010ms.
[14:24:48.735] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:48.976] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:50.878] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:52.779] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:54.680] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:56.576] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:58.466] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:00.393] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:02.307] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:04.203] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:06.104] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:08.034] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:09.932] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:11.805] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:13.714] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:15.623] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:17.518] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:19.462] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311775232
[14:25:19.463] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:25:19.537] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:25:19.538] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[14:25:19.547] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:25:19.548] <TB0>     INFO:     run 1 of 1
[14:25:19.548] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:19.890] <TB0>     INFO: Expecting 3515200 events.
[14:26:07.990] <TB0>     INFO: 1227020 events read in total (47385ms).
[14:26:55.487] <TB0>     INFO: 2432575 events read in total (94882ms).
[14:27:38.685] <TB0>     INFO: 3515200 events read in total (138080ms).
[14:27:38.729] <TB0>     INFO: Test took 139182ms.
[14:27:38.820] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:38.001] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:40.728] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:42.448] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:44.188] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:45.903] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:47.608] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:49.324] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:51.042] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:52.812] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:54.558] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:56.271] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:58.016] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:59.785] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:01.503] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:03.193] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:04.904] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:06.620] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276553728
[14:28:06.621] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:28:06.695] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:28:06.695] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:28:06.705] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:28:06.705] <TB0>     INFO:     run 1 of 1
[14:28:06.705] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:07.048] <TB0>     INFO: Expecting 3224000 events.
[14:28:55.747] <TB0>     INFO: 1297405 events read in total (47984ms).
[14:29:44.368] <TB0>     INFO: 2564675 events read in total (96605ms).
[14:30:10.207] <TB0>     INFO: 3224000 events read in total (122445ms).
[14:30:10.255] <TB0>     INFO: Test took 123551ms.
[14:30:10.352] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:10.512] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:30:12.136] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:13.751] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:15.410] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:17.015] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:18.627] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:20.259] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:21.868] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:23.542] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:25.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:26.795] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:28.436] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:30.096] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:31.707] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:30:33.309] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:34.917] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:36.534] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260345856
[14:30:36.535] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:30:36.609] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:30:36.609] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:30:36.619] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:30:36.619] <TB0>     INFO:     run 1 of 1
[14:30:36.620] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:36.963] <TB0>     INFO: Expecting 3203200 events.
[14:31:26.765] <TB0>     INFO: 1302390 events read in total (49087ms).
[14:32:16.041] <TB0>     INFO: 2573805 events read in total (98363ms).
[14:32:40.469] <TB0>     INFO: 3203200 events read in total (122792ms).
[14:32:40.502] <TB0>     INFO: Test took 123883ms.
[14:32:40.571] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:40.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:42.291] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:43.873] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:45.485] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:47.053] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:48.632] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:50.229] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:51.822] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:53.484] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:55.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:56.707] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:58.337] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:59.994] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:33:01.583] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:33:03.170] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:04.752] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:06.352] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258768896
[14:33:06.353] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:33:06.427] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:33:06.427] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:33:06.438] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:33:06.438] <TB0>     INFO:     run 1 of 1
[14:33:06.438] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:06.780] <TB0>     INFO: Expecting 3203200 events.
[14:33:57.118] <TB0>     INFO: 1301935 events read in total (49623ms).
[14:34:46.328] <TB0>     INFO: 2572970 events read in total (98833ms).
[14:35:10.872] <TB0>     INFO: 3203200 events read in total (123377ms).
[14:35:10.904] <TB0>     INFO: Test took 124467ms.
[14:35:10.972] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:11.111] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:12.773] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:14.422] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:16.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:17.748] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:19.387] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:21.039] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:22.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:24.428] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:26.111] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:27.797] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:29.500] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:31.207] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:32.854] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:34.506] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:36.145] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:37.810] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258768896
[14:35:37.811] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.91082, thr difference RMS: 1.47519
[14:35:37.812] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.8755, thr difference RMS: 1.40199
[14:35:37.812] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.47652, thr difference RMS: 1.59527
[14:35:37.812] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 11.8694, thr difference RMS: 1.208
[14:35:37.812] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.0747, thr difference RMS: 1.31731
[14:35:37.812] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.64859, thr difference RMS: 1.70692
[14:35:37.813] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.70311, thr difference RMS: 1.72523
[14:35:37.813] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.94996, thr difference RMS: 1.37387
[14:35:37.813] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.46566, thr difference RMS: 1.72957
[14:35:37.813] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.09869, thr difference RMS: 1.90632
[14:35:37.813] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.34543, thr difference RMS: 1.61643
[14:35:37.814] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.73254, thr difference RMS: 1.48287
[14:35:37.814] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.49884, thr difference RMS: 1.59658
[14:35:37.814] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.68539, thr difference RMS: 1.72812
[14:35:37.814] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.72701, thr difference RMS: 1.74093
[14:35:37.814] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.3441, thr difference RMS: 1.68886
[14:35:37.815] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.88326, thr difference RMS: 1.44564
[14:35:37.815] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.9642, thr difference RMS: 1.37966
[14:35:37.815] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.45001, thr difference RMS: 1.58819
[14:35:37.815] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 12.0037, thr difference RMS: 1.21202
[14:35:37.815] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.0736, thr difference RMS: 1.34213
[14:35:37.815] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.59751, thr difference RMS: 1.71645
[14:35:37.816] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.76469, thr difference RMS: 1.69434
[14:35:37.816] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.0367, thr difference RMS: 1.36638
[14:35:37.816] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.51981, thr difference RMS: 1.70765
[14:35:37.816] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.11859, thr difference RMS: 1.87004
[14:35:37.816] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.38005, thr difference RMS: 1.61954
[14:35:37.817] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.89368, thr difference RMS: 1.4634
[14:35:37.817] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.51939, thr difference RMS: 1.61129
[14:35:37.817] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.69423, thr difference RMS: 1.73819
[14:35:37.817] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.73811, thr difference RMS: 1.73395
[14:35:37.817] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.4561, thr difference RMS: 1.67913
[14:35:37.818] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.99521, thr difference RMS: 1.4111
[14:35:37.818] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 11.0828, thr difference RMS: 1.38107
[14:35:37.818] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.49035, thr difference RMS: 1.55684
[14:35:37.818] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 12.1888, thr difference RMS: 1.20075
[14:35:37.818] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.0466, thr difference RMS: 1.32045
[14:35:37.819] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.65948, thr difference RMS: 1.73166
[14:35:37.819] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.89311, thr difference RMS: 1.68566
[14:35:37.819] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.1113, thr difference RMS: 1.37085
[14:35:37.819] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.53395, thr difference RMS: 1.71416
[14:35:37.819] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.19038, thr difference RMS: 1.89082
[14:35:37.820] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.56226, thr difference RMS: 1.59229
[14:35:37.820] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.17423, thr difference RMS: 1.47746
[14:35:37.820] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.55156, thr difference RMS: 1.61856
[14:35:37.820] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.74854, thr difference RMS: 1.72561
[14:35:37.820] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.84294, thr difference RMS: 1.73294
[14:35:37.820] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.59, thr difference RMS: 1.71278
[14:35:37.821] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.0603, thr difference RMS: 1.43893
[14:35:37.821] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 11.1559, thr difference RMS: 1.38616
[14:35:37.821] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.65459, thr difference RMS: 1.5582
[14:35:37.821] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 12.3989, thr difference RMS: 1.17182
[14:35:37.821] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.0356, thr difference RMS: 1.35055
[14:35:37.822] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.6521, thr difference RMS: 1.71634
[14:35:37.822] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.96424, thr difference RMS: 1.70839
[14:35:37.822] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.2209, thr difference RMS: 1.33329
[14:35:37.822] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.48901, thr difference RMS: 1.72013
[14:35:37.822] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.17145, thr difference RMS: 1.89714
[14:35:37.823] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.63912, thr difference RMS: 1.60433
[14:35:37.823] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.34699, thr difference RMS: 1.43957
[14:35:37.823] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.59851, thr difference RMS: 1.59357
[14:35:37.823] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.7505, thr difference RMS: 1.76383
[14:35:37.823] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.87396, thr difference RMS: 1.75042
[14:35:37.824] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.7445, thr difference RMS: 1.68193
[14:35:37.925] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:35:37.927] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1940 seconds
[14:35:37.928] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:35:38.655] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:35:38.655] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:35:38.658] <TB0>     INFO: ######################################################################
[14:35:38.658] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:35:38.658] <TB0>     INFO: ######################################################################
[14:35:38.658] <TB0>     INFO:    ----------------------------------------------------------------------
[14:35:38.658] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:35:38.658] <TB0>     INFO:    ----------------------------------------------------------------------
[14:35:38.659] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:35:38.669] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:35:38.669] <TB0>     INFO:     run 1 of 1
[14:35:38.669] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:39.012] <TB0>     INFO: Expecting 59072000 events.
[14:36:07.917] <TB0>     INFO: 1073000 events read in total (28190ms).
[14:36:36.018] <TB0>     INFO: 2141800 events read in total (56291ms).
[14:37:04.187] <TB0>     INFO: 3212400 events read in total (84460ms).
[14:37:32.291] <TB0>     INFO: 4283800 events read in total (112564ms).
[14:38:00.254] <TB0>     INFO: 5352400 events read in total (140527ms).
[14:38:28.430] <TB0>     INFO: 6424800 events read in total (168703ms).
[14:38:56.704] <TB0>     INFO: 7493800 events read in total (196977ms).
[14:39:25.058] <TB0>     INFO: 8562400 events read in total (225331ms).
[14:39:53.312] <TB0>     INFO: 9634800 events read in total (253585ms).
[14:40:21.126] <TB0>     INFO: 10703000 events read in total (281399ms).
[14:40:49.156] <TB0>     INFO: 11771800 events read in total (309429ms).
[14:41:17.242] <TB0>     INFO: 12844400 events read in total (337515ms).
[14:41:45.292] <TB0>     INFO: 13913000 events read in total (365565ms).
[14:42:13.352] <TB0>     INFO: 14982000 events read in total (393625ms).
[14:42:41.558] <TB0>     INFO: 16053800 events read in total (421831ms).
[14:43:09.563] <TB0>     INFO: 17122600 events read in total (449836ms).
[14:43:37.936] <TB0>     INFO: 18192000 events read in total (478209ms).
[14:44:06.175] <TB0>     INFO: 19263800 events read in total (506448ms).
[14:44:34.411] <TB0>     INFO: 20332400 events read in total (534684ms).
[14:45:03.900] <TB0>     INFO: 21403200 events read in total (564173ms).
[14:45:32.251] <TB0>     INFO: 22473400 events read in total (592524ms).
[14:46:00.440] <TB0>     INFO: 23542000 events read in total (620713ms).
[14:46:28.886] <TB0>     INFO: 24613800 events read in total (649159ms).
[14:46:57.127] <TB0>     INFO: 25683600 events read in total (677400ms).
[14:47:25.507] <TB0>     INFO: 26752200 events read in total (705780ms).
[14:47:52.533] <TB0>     INFO: 27824800 events read in total (732806ms).
[14:48:55.213] <TB0>     INFO: 28893800 events read in total (795494ms).
[14:49:24.379] <TB0>     INFO: 29962000 events read in total (824652ms).
[14:49:53.070] <TB0>     INFO: 31035000 events read in total (853343ms).
[14:50:21.944] <TB0>     INFO: 32103400 events read in total (882217ms).
[14:50:50.675] <TB0>     INFO: 33173600 events read in total (910948ms).
[14:51:20.949] <TB0>     INFO: 34245000 events read in total (941222ms).
[14:51:49.347] <TB0>     INFO: 35313200 events read in total (969620ms).
[14:52:17.812] <TB0>     INFO: 36381800 events read in total (998085ms).
[14:52:46.186] <TB0>     INFO: 37453800 events read in total (1026459ms).
[14:53:14.634] <TB0>     INFO: 38522600 events read in total (1054907ms).
[14:53:43.100] <TB0>     INFO: 39593000 events read in total (1083373ms).
[14:54:10.938] <TB0>     INFO: 40663400 events read in total (1111211ms).
[14:54:39.376] <TB0>     INFO: 41731400 events read in total (1139649ms).
[14:55:07.526] <TB0>     INFO: 42800600 events read in total (1167799ms).
[14:55:36.052] <TB0>     INFO: 43872000 events read in total (1196325ms).
[14:56:04.279] <TB0>     INFO: 44940200 events read in total (1224552ms).
[14:56:32.701] <TB0>     INFO: 46009400 events read in total (1252974ms).
[14:57:01.072] <TB0>     INFO: 47081200 events read in total (1281345ms).
[14:57:29.512] <TB0>     INFO: 48149200 events read in total (1309785ms).
[14:57:57.880] <TB0>     INFO: 49218200 events read in total (1338153ms).
[14:58:26.442] <TB0>     INFO: 50289600 events read in total (1366715ms).
[14:58:54.819] <TB0>     INFO: 51357200 events read in total (1395092ms).
[14:59:23.534] <TB0>     INFO: 52425200 events read in total (1423807ms).
[14:59:51.936] <TB0>     INFO: 53494800 events read in total (1452209ms).
[15:00:20.446] <TB0>     INFO: 54565200 events read in total (1480719ms).
[15:00:48.991] <TB0>     INFO: 55633400 events read in total (1509264ms).
[15:01:17.267] <TB0>     INFO: 56702400 events read in total (1537540ms).
[15:01:45.750] <TB0>     INFO: 57773800 events read in total (1566023ms).
[15:02:14.091] <TB0>     INFO: 58842600 events read in total (1594364ms).
[15:02:20.455] <TB0>     INFO: 59072000 events read in total (1600728ms).
[15:02:20.497] <TB0>     INFO: Test took 1601828ms.
[15:02:20.613] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:24.455] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:02:24.455] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:26.201] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:02:26.202] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:27.392] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:02:27.392] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:28.533] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:02:28.533] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:29.692] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:02:29.692] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:30.863] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:02:30.863] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:32.006] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:02:32.006] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:33.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:02:33.159] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:34.315] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:02:34.315] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:35.488] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:02:35.488] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:36.646] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:02:36.647] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:37.816] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:02:37.816] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:39.021] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:02:39.021] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:40.222] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:02:40.222] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:41.388] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:02:41.388] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:42.548] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:02:42.548] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:43.820] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356777984
[15:02:43.850] <TB0>     INFO: PixTestScurves::scurves() done 
[15:02:43.850] <TB0>     INFO: Vcal mean:  35.15  35.08  35.15  35.15  35.06  35.11  35.06  35.08  35.13  35.08  35.11  35.08  35.03  35.06  35.10  35.14 
[15:02:43.850] <TB0>     INFO: Vcal RMS:    0.74   0.73   0.69   0.89   0.76   0.69   0.78   0.65   0.72   0.72   0.66   0.64   0.94   0.70   0.73   0.69 
[15:02:43.858] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:02:44.036] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:02:44.036] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:02:44.036] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:02:44.036] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:02:44.036] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:02:44.037] <TB0>     INFO: ######################################################################
[15:02:44.037] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:02:44.037] <TB0>     INFO: ######################################################################
[15:02:44.150] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:02:44.497] <TB0>     INFO: Expecting 41600 events.
[15:02:48.566] <TB0>     INFO: 41600 events read in total (3354ms).
[15:02:48.566] <TB0>     INFO: Test took 4416ms.
[15:02:48.574] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:48.574] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:02:48.574] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:02:48.625] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 33, 58] has eff 0/10
[15:02:48.625] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 33, 58]
[15:02:48.626] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 18, 78] has eff 0/10
[15:02:48.627] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 18, 78]
[15:02:48.629] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[15:02:48.629] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:02:48.629] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:02:48.629] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:02:48.921] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:02:49.264] <TB0>     INFO: Expecting 41600 events.
[15:02:53.375] <TB0>     INFO: 41600 events read in total (3396ms).
[15:02:53.375] <TB0>     INFO: Test took 4454ms.
[15:02:53.383] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:53.383] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:02:53.383] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:02:53.403] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.443
[15:02:53.403] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[15:02:53.404] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.405
[15:02:53.404] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,15] phvalue 187
[15:02:53.404] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.665
[15:02:53.404] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 183
[15:02:53.404] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.149
[15:02:53.404] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:02:53.404] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.411
[15:02:53.404] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 180
[15:02:53.404] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.379
[15:02:53.404] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 182
[15:02:53.404] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.765
[15:02:53.404] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 186
[15:02:53.404] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.22
[15:02:53.405] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 185
[15:02:53.405] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.109
[15:02:53.405] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 194
[15:02:53.405] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.798
[15:02:53.405] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[15:02:53.405] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.91
[15:02:53.405] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[15:02:53.405] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.171
[15:02:53.405] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 188
[15:02:53.405] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.552
[15:02:53.405] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 181
[15:02:53.405] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.116
[15:02:53.405] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,7] phvalue 185
[15:02:53.406] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.948
[15:02:53.406] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 182
[15:02:53.406] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.029
[15:02:53.406] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[15:02:53.406] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:02:53.406] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:02:53.406] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:02:53.475] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:02:53.817] <TB0>     INFO: Expecting 41600 events.
[15:02:57.991] <TB0>     INFO: 41600 events read in total (3459ms).
[15:02:57.992] <TB0>     INFO: Test took 4517ms.
[15:02:57.999] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:57.999] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[15:02:57.999] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:02:57.003] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:02:57.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 58minph_roc = 9
[15:02:57.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.6423
[15:02:57.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 77
[15:02:57.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.725
[15:02:57.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 78
[15:02:57.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.8219
[15:02:57.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 80
[15:02:57.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.0163
[15:02:57.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,30] phvalue 63
[15:02:57.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.381
[15:02:57.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,68] phvalue 80
[15:02:57.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.317
[15:02:57.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,26] phvalue 78
[15:02:57.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.2526
[15:02:57.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 69
[15:02:57.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.4133
[15:02:57.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,13] phvalue 83
[15:02:57.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.6148
[15:02:57.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 94
[15:02:57.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.9699
[15:02:57.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 62
[15:02:57.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.949
[15:02:58.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 75
[15:02:58.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.7976
[15:02:58.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [11 ,68] phvalue 77
[15:02:58.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.8454
[15:02:58.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 74
[15:02:58.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.5976
[15:02:58.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 81
[15:02:58.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.6041
[15:02:58.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 75
[15:02:58.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.4634
[15:02:58.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 88
[15:02:58.008] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 0 0
[15:02:58.410] <TB0>     INFO: Expecting 2560 events.
[15:02:59.370] <TB0>     INFO: 2560 events read in total (245ms).
[15:02:59.370] <TB0>     INFO: Test took 1362ms.
[15:02:59.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:59.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 1 1
[15:02:59.878] <TB0>     INFO: Expecting 2560 events.
[15:03:00.835] <TB0>     INFO: 2560 events read in total (242ms).
[15:03:00.836] <TB0>     INFO: Test took 1465ms.
[15:03:00.836] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:00.836] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 2 2
[15:03:01.343] <TB0>     INFO: Expecting 2560 events.
[15:03:02.299] <TB0>     INFO: 2560 events read in total (241ms).
[15:03:02.299] <TB0>     INFO: Test took 1463ms.
[15:03:02.300] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:02.300] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 30, 3 3
[15:03:02.807] <TB0>     INFO: Expecting 2560 events.
[15:03:03.762] <TB0>     INFO: 2560 events read in total (240ms).
[15:03:03.763] <TB0>     INFO: Test took 1463ms.
[15:03:03.763] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:03.763] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 68, 4 4
[15:03:04.270] <TB0>     INFO: Expecting 2560 events.
[15:03:05.226] <TB0>     INFO: 2560 events read in total (241ms).
[15:03:05.226] <TB0>     INFO: Test took 1463ms.
[15:03:05.226] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:05.226] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 26, 5 5
[15:03:05.734] <TB0>     INFO: Expecting 2560 events.
[15:03:06.692] <TB0>     INFO: 2560 events read in total (243ms).
[15:03:06.692] <TB0>     INFO: Test took 1466ms.
[15:03:06.692] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:06.692] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 6 6
[15:03:07.200] <TB0>     INFO: Expecting 2560 events.
[15:03:08.158] <TB0>     INFO: 2560 events read in total (243ms).
[15:03:08.159] <TB0>     INFO: Test took 1467ms.
[15:03:08.159] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:08.159] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 13, 7 7
[15:03:08.666] <TB0>     INFO: Expecting 2560 events.
[15:03:09.623] <TB0>     INFO: 2560 events read in total (242ms).
[15:03:09.624] <TB0>     INFO: Test took 1465ms.
[15:03:09.624] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:09.624] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 8 8
[15:03:10.131] <TB0>     INFO: Expecting 2560 events.
[15:03:11.091] <TB0>     INFO: 2560 events read in total (245ms).
[15:03:11.091] <TB0>     INFO: Test took 1467ms.
[15:03:11.091] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:11.091] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 9 9
[15:03:11.599] <TB0>     INFO: Expecting 2560 events.
[15:03:12.558] <TB0>     INFO: 2560 events read in total (244ms).
[15:03:12.558] <TB0>     INFO: Test took 1467ms.
[15:03:12.558] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:12.558] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 10 10
[15:03:13.066] <TB0>     INFO: Expecting 2560 events.
[15:03:14.025] <TB0>     INFO: 2560 events read in total (245ms).
[15:03:14.025] <TB0>     INFO: Test took 1467ms.
[15:03:14.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:14.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 11, 68, 11 11
[15:03:14.533] <TB0>     INFO: Expecting 2560 events.
[15:03:15.492] <TB0>     INFO: 2560 events read in total (244ms).
[15:03:15.493] <TB0>     INFO: Test took 1467ms.
[15:03:15.493] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:15.493] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 12 12
[15:03:15.000] <TB0>     INFO: Expecting 2560 events.
[15:03:16.960] <TB0>     INFO: 2560 events read in total (245ms).
[15:03:16.961] <TB0>     INFO: Test took 1468ms.
[15:03:16.961] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:16.961] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 13 13
[15:03:17.468] <TB0>     INFO: Expecting 2560 events.
[15:03:18.430] <TB0>     INFO: 2560 events read in total (248ms).
[15:03:18.431] <TB0>     INFO: Test took 1470ms.
[15:03:18.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:18.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 14 14
[15:03:18.938] <TB0>     INFO: Expecting 2560 events.
[15:03:19.898] <TB0>     INFO: 2560 events read in total (245ms).
[15:03:19.898] <TB0>     INFO: Test took 1467ms.
[15:03:19.898] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:19.899] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 15 15
[15:03:20.406] <TB0>     INFO: Expecting 2560 events.
[15:03:21.365] <TB0>     INFO: 2560 events read in total (244ms).
[15:03:21.365] <TB0>     INFO: Test took 1466ms.
[15:03:21.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:21.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:03:21.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC1
[15:03:21.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:03:21.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:03:21.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:03:21.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[15:03:21.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:03:21.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:03:21.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:03:21.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:03:21.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:03:21.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:03:21.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[15:03:21.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[15:03:21.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:03:21.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:03:21.369] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:21.875] <TB0>     INFO: Expecting 655360 events.
[15:03:33.630] <TB0>     INFO: 655360 events read in total (11040ms).
[15:03:33.641] <TB0>     INFO: Expecting 655360 events.
[15:03:45.386] <TB0>     INFO: 655360 events read in total (11183ms).
[15:03:45.400] <TB0>     INFO: Expecting 655360 events.
[15:03:56.993] <TB0>     INFO: 655360 events read in total (11038ms).
[15:03:57.012] <TB0>     INFO: Expecting 655360 events.
[15:04:08.696] <TB0>     INFO: 655360 events read in total (11133ms).
[15:04:08.721] <TB0>     INFO: Expecting 655360 events.
[15:04:20.321] <TB0>     INFO: 655360 events read in total (11054ms).
[15:04:20.351] <TB0>     INFO: Expecting 655360 events.
[15:04:32.047] <TB0>     INFO: 655360 events read in total (11161ms).
[15:04:32.081] <TB0>     INFO: Expecting 655360 events.
[15:04:43.690] <TB0>     INFO: 655360 events read in total (11076ms).
[15:04:43.726] <TB0>     INFO: Expecting 655360 events.
[15:04:55.332] <TB0>     INFO: 655360 events read in total (11071ms).
[15:04:55.373] <TB0>     INFO: Expecting 655360 events.
[15:05:06.984] <TB0>     INFO: 655360 events read in total (11085ms).
[15:05:07.028] <TB0>     INFO: Expecting 655360 events.
[15:05:18.665] <TB0>     INFO: 655360 events read in total (11110ms).
[15:05:18.715] <TB0>     INFO: Expecting 655360 events.
[15:05:30.361] <TB0>     INFO: 655360 events read in total (11120ms).
[15:05:30.416] <TB0>     INFO: Expecting 655360 events.
[15:05:42.053] <TB0>     INFO: 655360 events read in total (11111ms).
[15:05:42.115] <TB0>     INFO: Expecting 655360 events.
[15:05:53.786] <TB0>     INFO: 655360 events read in total (11144ms).
[15:05:53.855] <TB0>     INFO: Expecting 655360 events.
[15:06:05.427] <TB0>     INFO: 655360 events read in total (11046ms).
[15:06:05.492] <TB0>     INFO: Expecting 655360 events.
[15:06:17.237] <TB0>     INFO: 655360 events read in total (11218ms).
[15:06:17.313] <TB0>     INFO: Expecting 655360 events.
[15:06:28.919] <TB0>     INFO: 655360 events read in total (11080ms).
[15:06:28.001] <TB0>     INFO: Test took 187632ms.
[15:06:29.094] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:29.402] <TB0>     INFO: Expecting 655360 events.
[15:06:41.313] <TB0>     INFO: 655360 events read in total (11196ms).
[15:06:41.324] <TB0>     INFO: Expecting 655360 events.
[15:06:52.822] <TB0>     INFO: 655360 events read in total (10944ms).
[15:06:52.837] <TB0>     INFO: Expecting 655360 events.
[15:07:04.648] <TB0>     INFO: 655360 events read in total (11244ms).
[15:07:04.667] <TB0>     INFO: Expecting 655360 events.
[15:07:16.249] <TB0>     INFO: 655360 events read in total (11032ms).
[15:07:16.273] <TB0>     INFO: Expecting 655360 events.
[15:07:27.965] <TB0>     INFO: 655360 events read in total (11146ms).
[15:07:27.993] <TB0>     INFO: Expecting 655360 events.
[15:07:39.569] <TB0>     INFO: 655360 events read in total (11035ms).
[15:07:39.601] <TB0>     INFO: Expecting 655360 events.
[15:07:51.267] <TB0>     INFO: 655360 events read in total (11126ms).
[15:07:51.302] <TB0>     INFO: Expecting 655360 events.
[15:08:02.899] <TB0>     INFO: 655360 events read in total (11064ms).
[15:08:02.941] <TB0>     INFO: Expecting 655360 events.
[15:08:14.626] <TB0>     INFO: 655360 events read in total (11158ms).
[15:08:14.672] <TB0>     INFO: Expecting 655360 events.
[15:08:26.271] <TB0>     INFO: 655360 events read in total (11073ms).
[15:08:26.322] <TB0>     INFO: Expecting 655360 events.
[15:08:37.940] <TB0>     INFO: 655360 events read in total (11091ms).
[15:08:37.993] <TB0>     INFO: Expecting 655360 events.
[15:08:49.731] <TB0>     INFO: 655360 events read in total (11211ms).
[15:08:49.792] <TB0>     INFO: Expecting 655360 events.
[15:09:01.511] <TB0>     INFO: 655360 events read in total (11192ms).
[15:09:01.576] <TB0>     INFO: Expecting 655360 events.
[15:09:13.232] <TB0>     INFO: 655360 events read in total (11129ms).
[15:09:13.308] <TB0>     INFO: Expecting 655360 events.
[15:09:24.895] <TB0>     INFO: 655360 events read in total (11059ms).
[15:09:24.966] <TB0>     INFO: Expecting 655360 events.
[15:09:36.659] <TB0>     INFO: 655360 events read in total (11167ms).
[15:09:36.739] <TB0>     INFO: Test took 187645ms.
[15:09:37.012] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:37.012] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:09:37.012] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:37.013] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:09:37.013] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:37.013] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:09:37.013] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:37.014] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:09:37.014] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:37.014] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:09:37.014] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:37.015] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:09:37.015] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:37.015] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:09:37.015] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:37.015] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:09:37.015] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:37.016] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:09:37.016] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:37.016] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:09:37.016] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:37.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:09:37.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:37.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:09:37.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:37.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:09:37.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:37.018] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:09:37.018] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:37.018] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:09:37.018] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:37.019] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:09:37.019] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:37.026] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:37.032] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:37.039] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:37.045] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:37.052] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:37.058] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:37.065] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:09:37.072] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:09:37.078] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:09:37.085] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:09:37.091] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:37.098] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:37.105] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:37.111] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:37.118] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:37.125] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:37.131] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:37.138] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:37.144] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:37.151] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:09:37.191] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C0.dat
[15:09:37.191] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C1.dat
[15:09:37.191] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C2.dat
[15:09:37.192] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C3.dat
[15:09:37.192] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C4.dat
[15:09:37.192] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C5.dat
[15:09:37.192] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C6.dat
[15:09:37.192] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C7.dat
[15:09:37.192] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C8.dat
[15:09:37.192] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C9.dat
[15:09:37.192] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C10.dat
[15:09:37.193] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C11.dat
[15:09:37.193] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C12.dat
[15:09:37.193] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C13.dat
[15:09:37.193] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C14.dat
[15:09:37.193] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//dacParameters35_C15.dat
[15:09:37.540] <TB0>     INFO: Expecting 41600 events.
[15:09:41.360] <TB0>     INFO: 41600 events read in total (3105ms).
[15:09:41.361] <TB0>     INFO: Test took 4165ms.
[15:09:41.003] <TB0>     INFO: Expecting 41600 events.
[15:09:45.841] <TB0>     INFO: 41600 events read in total (3123ms).
[15:09:45.842] <TB0>     INFO: Test took 4181ms.
[15:09:46.490] <TB0>     INFO: Expecting 41600 events.
[15:09:50.321] <TB0>     INFO: 41600 events read in total (3116ms).
[15:09:50.321] <TB0>     INFO: Test took 4177ms.
[15:09:50.642] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:50.773] <TB0>     INFO: Expecting 2560 events.
[15:09:51.732] <TB0>     INFO: 2560 events read in total (244ms).
[15:09:51.733] <TB0>     INFO: Test took 1091ms.
[15:09:51.735] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:52.241] <TB0>     INFO: Expecting 2560 events.
[15:09:53.199] <TB0>     INFO: 2560 events read in total (243ms).
[15:09:53.200] <TB0>     INFO: Test took 1465ms.
[15:09:53.201] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:53.708] <TB0>     INFO: Expecting 2560 events.
[15:09:54.667] <TB0>     INFO: 2560 events read in total (244ms).
[15:09:54.668] <TB0>     INFO: Test took 1467ms.
[15:09:54.669] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:55.176] <TB0>     INFO: Expecting 2560 events.
[15:09:56.135] <TB0>     INFO: 2560 events read in total (244ms).
[15:09:56.135] <TB0>     INFO: Test took 1466ms.
[15:09:56.137] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:56.644] <TB0>     INFO: Expecting 2560 events.
[15:09:57.604] <TB0>     INFO: 2560 events read in total (245ms).
[15:09:57.605] <TB0>     INFO: Test took 1468ms.
[15:09:57.607] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:58.113] <TB0>     INFO: Expecting 2560 events.
[15:09:59.073] <TB0>     INFO: 2560 events read in total (245ms).
[15:09:59.074] <TB0>     INFO: Test took 1467ms.
[15:09:59.076] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:59.582] <TB0>     INFO: Expecting 2560 events.
[15:10:00.542] <TB0>     INFO: 2560 events read in total (245ms).
[15:10:00.543] <TB0>     INFO: Test took 1468ms.
[15:10:00.544] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:01.054] <TB0>     INFO: Expecting 2560 events.
[15:10:02.014] <TB0>     INFO: 2560 events read in total (245ms).
[15:10:02.015] <TB0>     INFO: Test took 1471ms.
[15:10:02.017] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:02.523] <TB0>     INFO: Expecting 2560 events.
[15:10:03.482] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:03.483] <TB0>     INFO: Test took 1466ms.
[15:10:03.485] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:03.991] <TB0>     INFO: Expecting 2560 events.
[15:10:04.951] <TB0>     INFO: 2560 events read in total (245ms).
[15:10:04.952] <TB0>     INFO: Test took 1467ms.
[15:10:04.954] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:05.460] <TB0>     INFO: Expecting 2560 events.
[15:10:06.418] <TB0>     INFO: 2560 events read in total (243ms).
[15:10:06.419] <TB0>     INFO: Test took 1465ms.
[15:10:06.420] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:06.927] <TB0>     INFO: Expecting 2560 events.
[15:10:07.887] <TB0>     INFO: 2560 events read in total (245ms).
[15:10:07.887] <TB0>     INFO: Test took 1467ms.
[15:10:07.889] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:08.396] <TB0>     INFO: Expecting 2560 events.
[15:10:09.355] <TB0>     INFO: 2560 events read in total (245ms).
[15:10:09.355] <TB0>     INFO: Test took 1466ms.
[15:10:09.357] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:09.863] <TB0>     INFO: Expecting 2560 events.
[15:10:10.822] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:10.822] <TB0>     INFO: Test took 1465ms.
[15:10:10.824] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:11.331] <TB0>     INFO: Expecting 2560 events.
[15:10:12.290] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:12.292] <TB0>     INFO: Test took 1468ms.
[15:10:12.294] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:12.799] <TB0>     INFO: Expecting 2560 events.
[15:10:13.758] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:13.759] <TB0>     INFO: Test took 1465ms.
[15:10:13.761] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:14.267] <TB0>     INFO: Expecting 2560 events.
[15:10:15.226] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:15.226] <TB0>     INFO: Test took 1465ms.
[15:10:15.229] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:15.734] <TB0>     INFO: Expecting 2560 events.
[15:10:16.693] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:16.694] <TB0>     INFO: Test took 1465ms.
[15:10:16.695] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:17.202] <TB0>     INFO: Expecting 2560 events.
[15:10:18.162] <TB0>     INFO: 2560 events read in total (245ms).
[15:10:18.162] <TB0>     INFO: Test took 1467ms.
[15:10:18.165] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:18.671] <TB0>     INFO: Expecting 2560 events.
[15:10:19.631] <TB0>     INFO: 2560 events read in total (245ms).
[15:10:19.631] <TB0>     INFO: Test took 1467ms.
[15:10:19.633] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:20.140] <TB0>     INFO: Expecting 2560 events.
[15:10:21.099] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:21.100] <TB0>     INFO: Test took 1467ms.
[15:10:21.101] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:21.609] <TB0>     INFO: Expecting 2560 events.
[15:10:22.569] <TB0>     INFO: 2560 events read in total (245ms).
[15:10:22.570] <TB0>     INFO: Test took 1469ms.
[15:10:22.572] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:23.078] <TB0>     INFO: Expecting 2560 events.
[15:10:24.036] <TB0>     INFO: 2560 events read in total (243ms).
[15:10:24.036] <TB0>     INFO: Test took 1464ms.
[15:10:24.038] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:24.545] <TB0>     INFO: Expecting 2560 events.
[15:10:25.504] <TB0>     INFO: 2560 events read in total (245ms).
[15:10:25.505] <TB0>     INFO: Test took 1467ms.
[15:10:25.507] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:26.013] <TB0>     INFO: Expecting 2560 events.
[15:10:26.972] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:26.973] <TB0>     INFO: Test took 1466ms.
[15:10:26.975] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:27.481] <TB0>     INFO: Expecting 2560 events.
[15:10:28.440] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:28.441] <TB0>     INFO: Test took 1466ms.
[15:10:28.443] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:28.949] <TB0>     INFO: Expecting 2560 events.
[15:10:29.906] <TB0>     INFO: 2560 events read in total (242ms).
[15:10:29.907] <TB0>     INFO: Test took 1464ms.
[15:10:29.909] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:30.415] <TB0>     INFO: Expecting 2560 events.
[15:10:31.374] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:31.374] <TB0>     INFO: Test took 1466ms.
[15:10:31.376] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:31.883] <TB0>     INFO: Expecting 2560 events.
[15:10:32.843] <TB0>     INFO: 2560 events read in total (245ms).
[15:10:32.843] <TB0>     INFO: Test took 1467ms.
[15:10:32.845] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:33.351] <TB0>     INFO: Expecting 2560 events.
[15:10:34.309] <TB0>     INFO: 2560 events read in total (243ms).
[15:10:34.310] <TB0>     INFO: Test took 1465ms.
[15:10:34.312] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:34.819] <TB0>     INFO: Expecting 2560 events.
[15:10:35.778] <TB0>     INFO: 2560 events read in total (245ms).
[15:10:35.778] <TB0>     INFO: Test took 1467ms.
[15:10:35.780] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:36.287] <TB0>     INFO: Expecting 2560 events.
[15:10:37.243] <TB0>     INFO: 2560 events read in total (241ms).
[15:10:37.244] <TB0>     INFO: Test took 1464ms.
[15:10:38.261] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[15:10:38.261] <TB0>     INFO: PH scale (per ROC):    65  79  77  72  68  74  82  76  70  78  70  80  72  76  70  66
[15:10:38.261] <TB0>     INFO: PH offset (per ROC):  178 173 172 187 175 175 176 167 162 186 178 170 176 171 176 170
[15:10:38.435] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:10:38.461] <TB0>     INFO: ######################################################################
[15:10:38.461] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:10:38.461] <TB0>     INFO: ######################################################################
[15:10:38.461] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:10:38.508] <TB0>     INFO: scanning low vcal = 10
[15:10:38.854] <TB0>     INFO: Expecting 41600 events.
[15:10:42.583] <TB0>     INFO: 41600 events read in total (3014ms).
[15:10:42.583] <TB0>     INFO: Test took 4075ms.
[15:10:42.586] <TB0>     INFO: scanning low vcal = 20
[15:10:43.091] <TB0>     INFO: Expecting 41600 events.
[15:10:46.814] <TB0>     INFO: 41600 events read in total (3008ms).
[15:10:46.814] <TB0>     INFO: Test took 4228ms.
[15:10:46.815] <TB0>     INFO: scanning low vcal = 30
[15:10:47.322] <TB0>     INFO: Expecting 41600 events.
[15:10:51.050] <TB0>     INFO: 41600 events read in total (3013ms).
[15:10:51.050] <TB0>     INFO: Test took 4234ms.
[15:10:51.053] <TB0>     INFO: scanning low vcal = 40
[15:10:51.554] <TB0>     INFO: Expecting 41600 events.
[15:10:55.806] <TB0>     INFO: 41600 events read in total (3537ms).
[15:10:55.806] <TB0>     INFO: Test took 4753ms.
[15:10:55.809] <TB0>     INFO: scanning low vcal = 50
[15:10:56.224] <TB0>     INFO: Expecting 41600 events.
[15:11:00.496] <TB0>     INFO: 41600 events read in total (3557ms).
[15:11:00.497] <TB0>     INFO: Test took 4688ms.
[15:11:00.499] <TB0>     INFO: scanning low vcal = 60
[15:11:00.916] <TB0>     INFO: Expecting 41600 events.
[15:11:05.195] <TB0>     INFO: 41600 events read in total (3564ms).
[15:11:05.195] <TB0>     INFO: Test took 4696ms.
[15:11:05.198] <TB0>     INFO: scanning low vcal = 70
[15:11:05.614] <TB0>     INFO: Expecting 41600 events.
[15:11:09.859] <TB0>     INFO: 41600 events read in total (3530ms).
[15:11:09.859] <TB0>     INFO: Test took 4661ms.
[15:11:09.862] <TB0>     INFO: scanning low vcal = 80
[15:11:10.276] <TB0>     INFO: Expecting 41600 events.
[15:11:14.530] <TB0>     INFO: 41600 events read in total (3539ms).
[15:11:14.531] <TB0>     INFO: Test took 4669ms.
[15:11:14.534] <TB0>     INFO: scanning low vcal = 90
[15:11:14.953] <TB0>     INFO: Expecting 41600 events.
[15:11:19.218] <TB0>     INFO: 41600 events read in total (3550ms).
[15:11:19.219] <TB0>     INFO: Test took 4685ms.
[15:11:19.222] <TB0>     INFO: scanning low vcal = 100
[15:11:19.639] <TB0>     INFO: Expecting 41600 events.
[15:11:24.034] <TB0>     INFO: 41600 events read in total (3680ms).
[15:11:24.035] <TB0>     INFO: Test took 4813ms.
[15:11:24.038] <TB0>     INFO: scanning low vcal = 110
[15:11:24.453] <TB0>     INFO: Expecting 41600 events.
[15:11:28.740] <TB0>     INFO: 41600 events read in total (3572ms).
[15:11:28.740] <TB0>     INFO: Test took 4702ms.
[15:11:28.743] <TB0>     INFO: scanning low vcal = 120
[15:11:29.161] <TB0>     INFO: Expecting 41600 events.
[15:11:33.415] <TB0>     INFO: 41600 events read in total (3539ms).
[15:11:33.416] <TB0>     INFO: Test took 4673ms.
[15:11:33.418] <TB0>     INFO: scanning low vcal = 130
[15:11:33.835] <TB0>     INFO: Expecting 41600 events.
[15:11:38.090] <TB0>     INFO: 41600 events read in total (3540ms).
[15:11:38.091] <TB0>     INFO: Test took 4672ms.
[15:11:38.093] <TB0>     INFO: scanning low vcal = 140
[15:11:38.511] <TB0>     INFO: Expecting 41600 events.
[15:11:42.771] <TB0>     INFO: 41600 events read in total (3545ms).
[15:11:42.772] <TB0>     INFO: Test took 4679ms.
[15:11:42.775] <TB0>     INFO: scanning low vcal = 150
[15:11:43.195] <TB0>     INFO: Expecting 41600 events.
[15:11:47.448] <TB0>     INFO: 41600 events read in total (3538ms).
[15:11:47.449] <TB0>     INFO: Test took 4674ms.
[15:11:47.452] <TB0>     INFO: scanning low vcal = 160
[15:11:47.869] <TB0>     INFO: Expecting 41600 events.
[15:11:52.151] <TB0>     INFO: 41600 events read in total (3568ms).
[15:11:52.151] <TB0>     INFO: Test took 4699ms.
[15:11:52.154] <TB0>     INFO: scanning low vcal = 170
[15:11:52.572] <TB0>     INFO: Expecting 41600 events.
[15:11:56.830] <TB0>     INFO: 41600 events read in total (3543ms).
[15:11:56.830] <TB0>     INFO: Test took 4676ms.
[15:11:56.834] <TB0>     INFO: scanning low vcal = 180
[15:11:57.250] <TB0>     INFO: Expecting 41600 events.
[15:12:01.502] <TB0>     INFO: 41600 events read in total (3537ms).
[15:12:01.503] <TB0>     INFO: Test took 4669ms.
[15:12:01.506] <TB0>     INFO: scanning low vcal = 190
[15:12:01.923] <TB0>     INFO: Expecting 41600 events.
[15:12:06.188] <TB0>     INFO: 41600 events read in total (3551ms).
[15:12:06.189] <TB0>     INFO: Test took 4683ms.
[15:12:06.192] <TB0>     INFO: scanning low vcal = 200
[15:12:06.609] <TB0>     INFO: Expecting 41600 events.
[15:12:10.904] <TB0>     INFO: 41600 events read in total (3580ms).
[15:12:10.905] <TB0>     INFO: Test took 4713ms.
[15:12:10.908] <TB0>     INFO: scanning low vcal = 210
[15:12:11.322] <TB0>     INFO: Expecting 41600 events.
[15:12:15.600] <TB0>     INFO: 41600 events read in total (3563ms).
[15:12:15.601] <TB0>     INFO: Test took 4693ms.
[15:12:15.604] <TB0>     INFO: scanning low vcal = 220
[15:12:16.021] <TB0>     INFO: Expecting 41600 events.
[15:12:20.277] <TB0>     INFO: 41600 events read in total (3541ms).
[15:12:20.278] <TB0>     INFO: Test took 4674ms.
[15:12:20.281] <TB0>     INFO: scanning low vcal = 230
[15:12:20.699] <TB0>     INFO: Expecting 41600 events.
[15:12:24.959] <TB0>     INFO: 41600 events read in total (3545ms).
[15:12:24.960] <TB0>     INFO: Test took 4679ms.
[15:12:24.963] <TB0>     INFO: scanning low vcal = 240
[15:12:25.381] <TB0>     INFO: Expecting 41600 events.
[15:12:29.641] <TB0>     INFO: 41600 events read in total (3545ms).
[15:12:29.641] <TB0>     INFO: Test took 4678ms.
[15:12:29.644] <TB0>     INFO: scanning low vcal = 250
[15:12:30.060] <TB0>     INFO: Expecting 41600 events.
[15:12:34.353] <TB0>     INFO: 41600 events read in total (3578ms).
[15:12:34.354] <TB0>     INFO: Test took 4710ms.
[15:12:34.358] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:12:34.775] <TB0>     INFO: Expecting 41600 events.
[15:12:39.054] <TB0>     INFO: 41600 events read in total (3564ms).
[15:12:39.054] <TB0>     INFO: Test took 4696ms.
[15:12:39.057] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:12:39.472] <TB0>     INFO: Expecting 41600 events.
[15:12:43.735] <TB0>     INFO: 41600 events read in total (3548ms).
[15:12:43.735] <TB0>     INFO: Test took 4678ms.
[15:12:43.738] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:12:44.156] <TB0>     INFO: Expecting 41600 events.
[15:12:48.395] <TB0>     INFO: 41600 events read in total (3524ms).
[15:12:48.396] <TB0>     INFO: Test took 4658ms.
[15:12:48.398] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:12:48.818] <TB0>     INFO: Expecting 41600 events.
[15:12:53.066] <TB0>     INFO: 41600 events read in total (3533ms).
[15:12:53.067] <TB0>     INFO: Test took 4669ms.
[15:12:53.070] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:12:53.488] <TB0>     INFO: Expecting 41600 events.
[15:12:57.771] <TB0>     INFO: 41600 events read in total (3568ms).
[15:12:57.771] <TB0>     INFO: Test took 4701ms.
[15:12:58.309] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:12:58.312] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:12:58.312] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:12:58.313] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:12:58.313] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:12:58.313] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:12:58.313] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:12:58.313] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:12:58.313] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:12:58.314] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:12:58.314] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:12:58.314] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:12:58.314] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:12:58.314] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:12:58.314] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:12:58.314] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:12:58.315] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:13:35.558] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:13:35.558] <TB0>     INFO: non-linearity mean:  0.957 0.954 0.957 0.958 0.952 0.956 0.961 0.953 0.954 0.959 0.954 0.955 0.947 0.956 0.950 0.952
[15:13:35.558] <TB0>     INFO: non-linearity RMS:   0.006 0.006 0.006 0.008 0.007 0.006 0.005 0.006 0.006 0.005 0.006 0.006 0.007 0.006 0.007 0.007
[15:13:35.558] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:13:35.580] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:13:35.602] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:13:35.624] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:13:35.646] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:13:35.685] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:13:35.707] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:13:35.729] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:13:35.751] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:13:35.773] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:13:35.795] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:13:35.817] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:13:35.838] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:13:35.860] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:13:35.882] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:13:35.904] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-14_FPIXTest-17C-Nebraska-160901-1350-150V_2016-09-01_13h50m_1472755855//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:13:35.926] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[15:13:35.926] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:13:35.934] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:13:35.934] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:13:35.953] <TB0>     INFO: ######################################################################
[15:13:35.953] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:13:35.953] <TB0>     INFO: ######################################################################
[15:13:35.955] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:13:35.966] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:13:35.966] <TB0>     INFO:     run 1 of 1
[15:13:35.966] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:13:36.309] <TB0>     INFO: Expecting 3120000 events.
[15:14:25.619] <TB0>     INFO: 1236185 events read in total (48595ms).
[15:15:14.131] <TB0>     INFO: 2472360 events read in total (97108ms).
[15:15:39.784] <TB0>     INFO: 3120000 events read in total (122760ms).
[15:15:39.844] <TB0>     INFO: Test took 123879ms.
[15:15:39.926] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:15:40.057] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:15:41.477] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:15:42.908] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:15:43.179] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:15:44.640] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:15:46.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:15:47.570] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:15:49.030] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:15:50.401] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:15:51.770] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:15:53.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:15:54.576] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:15:56.006] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:15:57.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:15:58.962] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:16:00.367] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:16:01.726] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 379330560
[15:16:01.964] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:16:01.964] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.4784, RMS = 1.30904
[15:16:01.964] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:16:02.021] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:16:02.021] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.4207, RMS = 1.32162
[15:16:02.021] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:16:02.022] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:16:02.022] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.5729, RMS = 1.50977
[15:16:02.022] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:16:02.022] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:16:02.022] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.2799, RMS = 1.64063
[15:16:02.022] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[15:16:02.022] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 0 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:16:02.022] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L251>  fit failed, ignoring plot
[15:16:02.022] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 0 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:16:02.022] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L266>  fit failed, ignoring plot
[15:16:02.023] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:16:02.023] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.704, RMS = 1.97136
[15:16:02.023] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:16:02.023] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:16:02.023] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.4537, RMS = 1.97882
[15:16:02.023] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:16:02.024] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:16:02.024] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.0103, RMS = 1.73998
[15:16:02.024] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:16:02.024] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:16:02.024] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.6785, RMS = 2.05116
[15:16:02.024] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:16:02.025] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:16:02.025] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.4145, RMS = 1.44125
[15:16:02.025] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:16:02.025] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:16:02.025] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.6071, RMS = 1.17797
[15:16:02.026] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:16:02.027] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:16:02.027] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.4606, RMS = 1.93557
[15:16:02.027] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:16:02.027] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:16:02.027] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.2449, RMS = 2.13904
[15:16:02.027] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:16:02.028] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:16:02.028] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7419, RMS = 1.01745
[15:16:02.028] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:16:02.028] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:16:02.028] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1083, RMS = 1.45569
[15:16:02.028] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:16:02.029] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:16:02.029] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8815, RMS = 1.18662
[15:16:02.029] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:16:02.029] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:16:02.029] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.9902, RMS = 1.50296
[15:16:02.029] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:16:02.030] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:16:02.030] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0807, RMS = 0.889759
[15:16:02.030] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:16:02.030] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:16:02.030] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3713, RMS = 1.02356
[15:16:02.030] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:16:02.031] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:16:02.031] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.834, RMS = 0.987312
[15:16:02.031] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:16:02.031] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:16:02.031] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8805, RMS = 1.30357
[15:16:02.031] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:16:02.032] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:16:02.032] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4631, RMS = 1.19864
[15:16:02.032] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:16:02.032] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:16:02.032] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6147, RMS = 1.22447
[15:16:02.032] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:16:02.033] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:16:02.033] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.5607, RMS = 1.65856
[15:16:02.033] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:16:02.033] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:16:02.033] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.8948, RMS = 1.3857
[15:16:02.034] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:16:02.035] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:16:02.035] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.2119, RMS = 1.7563
[15:16:02.035] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:16:02.035] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:16:02.035] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.8492, RMS = 1.6443
[15:16:02.035] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:16:02.036] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:16:02.036] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.2619, RMS = 1.18988
[15:16:02.036] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:16:02.036] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:16:02.036] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2216, RMS = 0.923049
[15:16:02.036] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:16:02.037] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:16:02.037] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7054, RMS = 0.743377
[15:16:02.037] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:16:02.037] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:16:02.037] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.4408, RMS = 1.10765
[15:16:02.037] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:16:02.040] <TB0>     INFO: PixTestBB3Map::doTest() done with 28 decoding errors: , duration: 146 seconds
[15:16:02.040] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    2    1    0    0    0    2    0    0    0
[15:16:02.040] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:16:03.159] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:16:03.159] <TB0>     INFO: enter test to run
[15:16:03.163] <TB0>     INFO:   test:  no parameter change
[15:16:03.164] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.9mA
[15:16:03.165] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 460.6mA
[15:16:03.165] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[15:16:03.165] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:16:04.293] <TB0>    QUIET: Connection to board 133 closed.
[15:16:04.322] <TB0>     INFO: pXar: this is the end, my friend
[15:16:04.322] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
