{"vcs1":{"timestamp_begin":1747230607.159056458, "rt":8.55, "ut":8.69, "st":0.62}}
{"vcselab":{"timestamp_begin":1747230615.793704951, "rt":0.38, "ut":0.27, "st":0.11}}
{"link":{"timestamp_begin":1747230616.237167824, "rt":0.44, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747230606.535475478}
{"VCS_COMP_START_TIME": 1747230606.535475478}
{"VCS_COMP_END_TIME": 1747230616.830580114}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 482940}}
{"vcselab": {"peak_mem": 183884}}
