PPA Report for cascaded_clk_divider.v (Module: cascaded_clk_divider)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 8
IO Count: 6
Cell Count: 25

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 285.79 MHz
Reg-to-Reg Critical Path Delay: 3.158 ns

POWER METRICS:
-------------
Total Power Consumption: 3.325 W
