Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec  8 15:26:21 2022
| Host         : DESKTOP-31QEL6U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    44 |
|    Minimum number of control sets                        |    44 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   244 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    44 |
| >= 0 to < 4        |    29 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              75 |           54 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |              40 |           10 |
| Yes          | No                    | No                     |              57 |           38 |
| Yes          | No                    | Yes                    |              20 |            7 |
| Yes          | Yes                   | No                     |              32 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |               Enable Signal              |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  nolabel_line52/genblk1[6].fDiv/clkDiv_reg_0  |                                          |                                          |                1 |              1 |         1.00 |
|  nolabel_line52/genblk1[5].fDiv/clkDiv_reg_0  |                                          |                                          |                1 |              1 |         1.00 |
|  nolabel_line52/genblk1[3].fDiv/clkDiv_reg_0  |                                          |                                          |                1 |              1 |         1.00 |
|  nolabel_line52/genblk1[10].fDiv/clkDiv_reg_0 |                                          |                                          |                1 |              1 |         1.00 |
|  nolabel_line52/genblk1[4].fDiv/clkDiv_reg_0  |                                          |                                          |                1 |              1 |         1.00 |
|  uart/baudrate_gen/baud                       | uart/receiver/data_out_0[2]              |                                          |                1 |              1 |         1.00 |
|  nolabel_line52/genblk1[12].fDiv/clkDiv_reg_0 |                                          |                                          |                1 |              1 |         1.00 |
|  nolabel_line52/genblk1[14].fDiv/clkDiv_reg_0 |                                          |                                          |                1 |              1 |         1.00 |
|  nolabel_line52/genblk1[8].fDiv/clkDiv_reg_0  |                                          |                                          |                1 |              1 |         1.00 |
|  nolabel_line52/genblk1[11].fDiv/clkDiv_reg_0 |                                          |                                          |                1 |              1 |         1.00 |
|  nolabel_line52/genblk1[9].fDiv/clkDiv_reg_0  |                                          |                                          |                1 |              1 |         1.00 |
|  nolabel_line52/genblk1[7].fDiv/clkDiv_reg_0  |                                          |                                          |                1 |              1 |         1.00 |
|  nolabel_line52/genblk1[1].fDiv/clkDiv_reg_0  |                                          |                                          |                1 |              1 |         1.00 |
|  nolabel_line52/genblk1[17].fDiv/clkDiv_reg_0 |                                          |                                          |                1 |              1 |         1.00 |
|  nolabel_line52/genblk1[16].fDiv/clkDiv_reg_0 |                                          |                                          |                1 |              1 |         1.00 |
|  nolabel_line52/genblk1[15].fDiv/clkDiv_reg_0 |                                          |                                          |                1 |              1 |         1.00 |
|  uart/baudrate_gen/baud                       | uart/receiver/data_out_0[7]              |                                          |                1 |              1 |         1.00 |
|  uart/baudrate_gen/baud                       | uart/receiver/data_out_0[6]              |                                          |                1 |              1 |         1.00 |
|  uart/baudrate_gen/baud                       | uart/receiver/data_out_0[5]              |                                          |                1 |              1 |         1.00 |
|  uart/baudrate_gen/baud                       | uart/receiver/data_out_0[4]              |                                          |                1 |              1 |         1.00 |
|  uart/baudrate_gen/baud                       | uart/receiver/data_out_0[1]              |                                          |                1 |              1 |         1.00 |
|  uart/baudrate_gen/baud                       | uart/receiver/data_out_0[0]              |                                          |                1 |              1 |         1.00 |
|  nolabel_line52/genblk1[13].fDiv/clkDiv_reg_0 |                                          |                                          |                1 |              1 |         1.00 |
|  uart/baudrate_gen/baud                       | uart/receiver/data_out_0[3]              |                                          |                1 |              1 |         1.00 |
|  nolabel_line52/fdivTarget/targetClk          | singlePulser/state_i_1_n_0               |                                          |                1 |              1 |         1.00 |
|  nolabel_line52/genblk1[0].fDiv/clkDiv_reg_0  |                                          |                                          |                1 |              1 |         1.00 |
|  nolabel_line52/genblk1[2].fDiv/clkDiv_reg_0  |                                          |                                          |                1 |              1 |         1.00 |
|  uart/baudrate_gen/baud                       |                                          |                                          |                1 |              3 |         3.00 |
|  nolabel_line52/fdivTarget/targetClk          |                                          |                                          |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                                | binary2DIG/numberCounter/tens            | binary2DIG/numberCounter/ones[3]_i_1_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                |                                          | singlePulser/AR[0]                       |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                                | binary2DIG/numberCounter/thousands       | binary2DIG/numberCounter/ones[3]_i_1_n_0 |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                                | binary2DIG/numberCounter/hundreds        | binary2DIG/numberCounter/ones[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  vga_control/cdr/data_reg[7]_i_1_n_0          |                                          |                                          |                3 |              7 |         2.33 |
|  uart/baudrate_gen/baud                       |                                          | uart/receiver/count[7]_i_1_n_0           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                | vga_sync/v_count_reg0                    | singlePulser/AR[0]                       |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                                | vga_sync/h_count_reg[9]_i_1_n_0          | singlePulser/AR[0]                       |                3 |             10 |         3.33 |
|  vga_sync/E[0]                                |                                          |                                          |                6 |             11 |         1.83 |
|  clk_IBUF_BUFG                                | uart/receiver/rsd_reg[1][0]              |                                          |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG                                | uart/receiver/E[0]                       |                                          |               15 |             16 |         1.07 |
|  clk_IBUF_BUFG                                | binary2DIG/numberCounter/prevData        |                                          |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                                | binary2DIG/numberCounter/ones[3]_i_2_n_0 | binary2DIG/numberCounter/ones[3]_i_1_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                                |                                          | uart/baudrate_gen/clear                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                |                                          |                                          |               24 |             33 |         1.38 |
+-----------------------------------------------+------------------------------------------+------------------------------------------+------------------+----------------+--------------+


