int\r\nF_1 ( T_1 )\r\n{\r\nstruct V_1 * V_2 = V_3 -> V_4 . V_5 . V_6 . V_2 ;\r\nconst T_2 V_7 = F_2 ( V_2 , 0x640414 + ( V_8 * 0x300 ) ) ;\r\nconst T_2 V_9 = F_2 ( V_2 , 0x64041c + ( V_8 * 0x300 ) ) ;\r\nconst T_2 V_10 = F_2 ( V_2 , 0x640420 + ( V_8 * 0x300 ) ) ;\r\nunion {\r\nstruct V_11 V_12 ;\r\n} * args = V_13 ;\r\nint V_14 ;\r\nF_3 ( V_15 , L_1 , V_16 ) ;\r\nif ( F_4 ( args -> V_12 , 0 , 0 , false ) ) {\r\nF_3 ( V_15 , L_2 ,\r\nargs -> V_12 . V_17 ) ;\r\nargs -> V_12 . V_18 = ( V_9 & 0xffff0000 ) >> 16 ;\r\nargs -> V_12 . V_19 = ( V_9 & 0x0000ffff ) ;\r\nargs -> V_12 . V_20 = ( V_10 & 0xffff0000 ) >> 16 ;\r\nargs -> V_12 . V_21 = ( V_10 & 0x0000ffff ) ;\r\nargs -> V_12 . V_22 = ( V_7 & 0xffff0000 ) >> 16 ;\r\nargs -> V_12 . V_23 = ( V_7 & 0x0000ffff ) ;\r\nargs -> V_12 . time [ 0 ] = F_5 ( F_6 () ) ;\r\nargs -> V_12 . V_24 =\r\nF_2 ( V_2 , 0x616340 + ( V_8 * 0x800 ) ) & 0xffff ;\r\nargs -> V_12 . time [ 1 ] = F_5 ( F_6 () ) ;\r\nargs -> V_12 . V_25 =\r\nF_2 ( V_2 , 0x616344 + ( V_8 * 0x800 ) ) & 0xffff ;\r\n} else\r\nreturn V_14 ;\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_7 ( struct V_26 * V_27 )\r\n{\r\nstruct V_1 * V_2 = V_27 -> V_3 -> V_4 . V_5 . V_6 . V_2 ;\r\nF_8 ( V_2 , 0x6100b0 , 0x00000000 ) ;\r\n}\r\nint\r\nF_9 ( struct V_26 * V_27 )\r\n{\r\nstruct V_28 * V_3 = V_27 -> V_3 ;\r\nstruct V_1 * V_2 = V_3 -> V_4 . V_5 . V_6 . V_2 ;\r\nT_2 V_29 ;\r\nint V_30 ;\r\nfor ( V_30 = 0 ; V_30 < V_3 -> V_4 . V_8 . V_31 ; V_30 ++ ) {\r\nV_29 = F_2 ( V_2 , 0x616104 + ( V_30 * 0x800 ) ) ;\r\nF_8 ( V_2 , 0x6101b4 + ( V_30 * 0x800 ) , V_29 ) ;\r\nV_29 = F_2 ( V_2 , 0x616108 + ( V_30 * 0x800 ) ) ;\r\nF_8 ( V_2 , 0x6101b8 + ( V_30 * 0x800 ) , V_29 ) ;\r\nV_29 = F_2 ( V_2 , 0x61610c + ( V_30 * 0x800 ) ) ;\r\nF_8 ( V_2 , 0x6101bc + ( V_30 * 0x800 ) , V_29 ) ;\r\n}\r\nfor ( V_30 = 0 ; V_30 < V_3 -> V_32 -> V_33 . V_31 ; V_30 ++ ) {\r\nV_29 = F_2 ( V_2 , 0x61a000 + ( V_30 * 0x800 ) ) ;\r\nF_8 ( V_2 , 0x6101c0 + ( V_30 * 0x800 ) , V_29 ) ;\r\n}\r\nfor ( V_30 = 0 ; V_30 < V_3 -> V_32 -> V_34 . V_31 ; V_30 ++ ) {\r\nV_29 = F_2 ( V_2 , 0x61c000 + ( V_30 * 0x800 ) ) ;\r\nF_8 ( V_2 , 0x6301c4 + ( V_30 * 0x800 ) , V_29 ) ;\r\n}\r\nif ( F_2 ( V_2 , 0x6100ac ) & 0x00000100 ) {\r\nF_8 ( V_2 , 0x6100ac , 0x00000100 ) ;\r\nF_10 ( V_2 , 0x6194e8 , 0x00000001 , 0x00000000 ) ;\r\nif ( F_11 (device, 2000 ,\r\nif (!(nvkm_rd32(device, 0x6194e8) & 0x00000002))\r\nbreak;\r\n) < 0 )\r\nreturn - V_35 ;\r\n}\r\nF_8 ( V_2 , 0x610010 , ( V_27 -> V_36 -> V_37 >> 8 ) | 9 ) ;\r\nF_8 ( V_2 , 0x610090 , 0x00000000 ) ;\r\nF_8 ( V_2 , 0x6100a0 , 0x00000000 ) ;\r\nF_8 ( V_2 , 0x6100b0 , 0x00000307 ) ;\r\nfor ( V_30 = 0 ; V_30 < V_3 -> V_4 . V_8 . V_31 ; V_30 ++ )\r\nF_10 ( V_2 , 0x616308 + ( V_30 * 0x800 ) , 0x00000111 , 0x00000010 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_12 ( struct V_38 * V_3 , const struct V_39 * V_40 ,\r\nvoid * V_13 , T_2 V_16 , struct V_41 * * V_42 )\r\n{\r\nreturn F_13 ( & V_43 , V_3 , V_40 ,\r\nV_13 , V_16 , V_42 ) ;\r\n}
