// Seed: 1995359159
module module_0 (
    output tri1 id_0,
    input tri id_1,
    input wor id_2,
    input uwire id_3,
    input wor id_4,
    output supply1 id_5,
    input tri1 id_6,
    output tri1 id_7
);
  logic [-1 : -1] id_9;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri0 id_3,
    output wor id_4,
    output wor id_5,
    input supply0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input supply0 id_9,
    input supply0 id_10,
    input wand id_11,
    output uwire id_12,
    input supply0 id_13
);
  wire [1 : ""] id_15;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_11,
      id_13,
      id_9,
      id_4,
      id_7,
      id_4
  );
  assign modCall_1.id_6 = 0;
  assign id_5 = id_6 ? -1 : id_13;
endmodule
