#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Jan 18 15:24:24 2018
# Process ID: 9442
# Current directory: /home/sean/vivado_workspace/sap_dt/sap_dt.runs/impl_1
# Command line: vivado -log top.vdi -applog -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/sean/vivado_workspace/sap_dt/sap_dt.runs/impl_1/top.vdi
# Journal file: /home/sean/vivado_workspace/sap_dt/sap_dt.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1392.543 ; gain = 66.031 ; free physical = 8428 ; free virtual = 30892
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 20cfd298c

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20cfd298c

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1812.973 ; gain = 0.000 ; free physical = 8063 ; free virtual = 30519

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 3 cells.
Phase 2 Constant Propagation | Checksum: 1ddb9e2f2

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1812.973 ; gain = 0.000 ; free physical = 8062 ; free virtual = 30518

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 128 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 12baaf441

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1812.973 ; gain = 0.000 ; free physical = 8062 ; free virtual = 30518

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1812.973 ; gain = 0.000 ; free physical = 8062 ; free virtual = 30518
Ending Logic Optimization Task | Checksum: 12baaf441

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1812.973 ; gain = 0.000 ; free physical = 8061 ; free virtual = 30517

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12baaf441

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1812.973 ; gain = 0.000 ; free physical = 8061 ; free virtual = 30517
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1812.973 ; gain = 486.461 ; free physical = 8061 ; free virtual = 30517
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1844.988 ; gain = 0.000 ; free physical = 8060 ; free virtual = 30517
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sean/vivado_workspace/sap_dt/sap_dt.runs/impl_1/top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1877.004 ; gain = 0.000 ; free physical = 8058 ; free virtual = 30515
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1877.004 ; gain = 0.000 ; free physical = 8057 ; free virtual = 30515

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 91acc988

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1877.004 ; gain = 0.000 ; free physical = 8057 ; free virtual = 30515

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 91acc988

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1877.004 ; gain = 0.000 ; free physical = 8058 ; free virtual = 30515

Phase 1.1.1.4 IOLockPlacementChecker

Phase 1.1.1.5 ClockRegionPlacementChecker

Phase 1.1.1.3 IOBufferPlacementChecker

Phase 1.1.1.6 DSPChecker
Phase 1.1.1.6 DSPChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1893.012 ; gain = 16.008 ; free physical = 8056 ; free virtual = 30514

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1893.012 ; gain = 16.008 ; free physical = 8057 ; free virtual = 30514

Phase 1.1.1.8 OverlappingPBlocksChecker
Phase 1.1.1.8 OverlappingPBlocksChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1893.012 ; gain = 16.008 ; free physical = 8057 ; free virtual = 30514
Phase 1.1.1.4 IOLockPlacementChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1893.012 ; gain = 16.008 ; free physical = 8057 ; free virtual = 30514

Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1893.012 ; gain = 16.008 ; free physical = 8057 ; free virtual = 30514

Phase 1.1.1.10 CascadeElementConstraintsChecker
Phase 1.1.1.5 ClockRegionPlacementChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1893.012 ; gain = 16.008 ; free physical = 8057 ; free virtual = 30514

Phase 1.1.1.11 CheckerForUnsupportedConstraints
Phase 1.1.1.10 CascadeElementConstraintsChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1893.012 ; gain = 16.008 ; free physical = 8057 ; free virtual = 30514

Phase 1.1.1.12 HdioRelatedChecker
Phase 1.1.1.11 CheckerForUnsupportedConstraints | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 1893.012 ; gain = 16.008 ; free physical = 8057 ; free virtual = 30514

Phase 1.1.1.13 ShapesExcludeCompatibilityChecker
Phase 1.1.1.12 HdioRelatedChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 1893.012 ; gain = 16.008 ; free physical = 8057 ; free virtual = 30514
Phase 1.1.1.3 IOBufferPlacementChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 1893.012 ; gain = 16.008 ; free physical = 8057 ; free virtual = 30514

Phase 1.1.1.14 DisallowedInsts
Phase 1.1.1.13 ShapesExcludeCompatibilityChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 1893.012 ; gain = 16.008 ; free physical = 8057 ; free virtual = 30514

Phase 1.1.1.15 IOStdCompatabilityChecker
Phase 1.1.1.15 IOStdCompatabilityChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 1893.012 ; gain = 16.008 ; free physical = 8057 ; free virtual = 30514
Phase 1.1.1.14 DisallowedInsts | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 1893.012 ; gain = 16.008 ; free physical = 8057 ; free virtual = 30514

Phase 1.1.1.16 Laguna PBlock Checker
Phase 1.1.1.16 Laguna PBlock Checker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 1893.012 ; gain = 16.008 ; free physical = 8057 ; free virtual = 30514

Phase 1.1.1.17 ShapePlacementValidityChecker
Phase 1.1.1.17 ShapePlacementValidityChecker | Checksum: 91acc988

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1893.012 ; gain = 16.008 ; free physical = 8057 ; free virtual = 30515
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 91acc988

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1893.012 ; gain = 16.008 ; free physical = 8052 ; free virtual = 30510
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 91acc988

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1893.012 ; gain = 16.008 ; free physical = 8052 ; free virtual = 30510

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 91acc988

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1893.012 ; gain = 16.008 ; free physical = 8052 ; free virtual = 30510

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: 8d124e79

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1893.012 ; gain = 16.008 ; free physical = 8052 ; free virtual = 30510
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 8d124e79

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1893.012 ; gain = 16.008 ; free physical = 8052 ; free virtual = 30510
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d91e3985

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1893.012 ; gain = 16.008 ; free physical = 8052 ; free virtual = 30510

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 13124557a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1893.012 ; gain = 16.008 ; free physical = 8044 ; free virtual = 30502

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 13124557a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1893.012 ; gain = 16.008 ; free physical = 8012 ; free virtual = 30473
Phase 1.2.1 Place Init Design | Checksum: 11c6a298e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1914.031 ; gain = 37.027 ; free physical = 8005 ; free virtual = 30471
Phase 1.2 Build Placer Netlist Model | Checksum: 11c6a298e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1914.031 ; gain = 37.027 ; free physical = 8005 ; free virtual = 30470

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 11c6a298e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1914.031 ; gain = 37.027 ; free physical = 8005 ; free virtual = 30471
Phase 1 Placer Initialization | Checksum: 11c6a298e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1914.031 ; gain = 37.027 ; free physical = 8005 ; free virtual = 30471

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: eecdc144

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 1970.059 ; gain = 93.055 ; free physical = 7928 ; free virtual = 30386

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: eecdc144

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 1970.059 ; gain = 93.055 ; free physical = 7928 ; free virtual = 30386

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17bdfa6cd

Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 1970.059 ; gain = 93.055 ; free physical = 7928 ; free virtual = 30387

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16dc237cb

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 1970.059 ; gain = 93.055 ; free physical = 7928 ; free virtual = 30387

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 16dc237cb

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 1970.059 ; gain = 93.055 ; free physical = 7928 ; free virtual = 30387

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1d04d914e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:17 . Memory (MB): peak = 1970.059 ; gain = 93.055 ; free physical = 7928 ; free virtual = 30387

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1d04d914e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:17 . Memory (MB): peak = 1970.059 ; gain = 93.055 ; free physical = 7928 ; free virtual = 30387

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 16282c321

Time (s): cpu = 00:00:51 ; elapsed = 00:00:23 . Memory (MB): peak = 1970.059 ; gain = 93.055 ; free physical = 7879 ; free virtual = 30341

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 16aafc097

Time (s): cpu = 00:00:51 ; elapsed = 00:00:24 . Memory (MB): peak = 1970.059 ; gain = 93.055 ; free physical = 7879 ; free virtual = 30340

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 16aafc097

Time (s): cpu = 00:00:51 ; elapsed = 00:00:24 . Memory (MB): peak = 1970.059 ; gain = 93.055 ; free physical = 7880 ; free virtual = 30340

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 16aafc097

Time (s): cpu = 00:00:55 ; elapsed = 00:00:25 . Memory (MB): peak = 1970.059 ; gain = 93.055 ; free physical = 7922 ; free virtual = 30410
Phase 3 Detail Placement | Checksum: 16aafc097

Time (s): cpu = 00:00:55 ; elapsed = 00:00:25 . Memory (MB): peak = 1970.059 ; gain = 93.055 ; free physical = 7921 ; free virtual = 30410

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 15bfcaabf

Time (s): cpu = 00:01:00 ; elapsed = 00:00:27 . Memory (MB): peak = 1970.059 ; gain = 93.055 ; free physical = 7910 ; free virtual = 30396

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.830. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 11fdf84b7

Time (s): cpu = 00:01:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1970.059 ; gain = 93.055 ; free physical = 7910 ; free virtual = 30396
Phase 4.1 Post Commit Optimization | Checksum: 11fdf84b7

Time (s): cpu = 00:01:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1970.059 ; gain = 93.055 ; free physical = 7910 ; free virtual = 30396

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 11fdf84b7

Time (s): cpu = 00:01:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1970.059 ; gain = 93.055 ; free physical = 7910 ; free virtual = 30396

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 11fdf84b7

Time (s): cpu = 00:01:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1970.059 ; gain = 93.055 ; free physical = 7910 ; free virtual = 30396

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 11fdf84b7

Time (s): cpu = 00:01:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1970.059 ; gain = 93.055 ; free physical = 7910 ; free virtual = 30396

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 11fdf84b7

Time (s): cpu = 00:01:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1970.059 ; gain = 93.055 ; free physical = 7910 ; free virtual = 30397

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 187d4045b

Time (s): cpu = 00:01:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1970.059 ; gain = 93.055 ; free physical = 7911 ; free virtual = 30397
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 187d4045b

Time (s): cpu = 00:01:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1970.059 ; gain = 93.055 ; free physical = 7910 ; free virtual = 30397
Ending Placer Task | Checksum: 15a249109

Time (s): cpu = 00:01:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1970.059 ; gain = 93.055 ; free physical = 7910 ; free virtual = 30397
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:28 . Memory (MB): peak = 1970.059 ; gain = 93.055 ; free physical = 7909 ; free virtual = 30396
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1970.059 ; gain = 0.000 ; free physical = 7894 ; free virtual = 30397
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1970.059 ; gain = 0.000 ; free physical = 7894 ; free virtual = 30400
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1970.059 ; gain = 0.000 ; free physical = 7907 ; free virtual = 30401
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1970.059 ; gain = 0.000 ; free physical = 7907 ; free virtual = 30400
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ba1137ee ConstDB: 0 ShapeSum: a013591b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15ba1afe6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2078.203 ; gain = 99.668 ; free physical = 7839 ; free virtual = 30324

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15ba1afe6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2078.203 ; gain = 99.668 ; free physical = 7838 ; free virtual = 30323

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15ba1afe6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2078.203 ; gain = 99.668 ; free physical = 7810 ; free virtual = 30295

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15ba1afe6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2078.203 ; gain = 99.668 ; free physical = 7810 ; free virtual = 30295
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 212ea486c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2094.457 ; gain = 115.922 ; free physical = 7773 ; free virtual = 30261
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.093  | TNS=0.000  | WHS=-0.174 | THS=-53.332|

Phase 2 Router Initialization | Checksum: 21eae1c4f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2094.457 ; gain = 115.922 ; free physical = 7774 ; free virtual = 30261

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bc57ffc9

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 2094.457 ; gain = 115.922 ; free physical = 7751 ; free virtual = 30237

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10772
 Number of Nodes with overlaps = 2714
 Number of Nodes with overlaps = 960
 Number of Nodes with overlaps = 547
 Number of Nodes with overlaps = 390
 Number of Nodes with overlaps = 293
 Number of Nodes with overlaps = 204
