$date
	Fri Aug 22 16:57:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module half_adder_xor_tb $end
$var wire 1 ! S $end
$var wire 1 " C $end
$var reg 1 # A $end
$var reg 1 $ B $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " C $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#20
1!
1$
#40
1#
0$
#60
0!
1"
1$
#80
