Quartus II
Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
15
1296
OFF
OFF
OFF
ON
ON
ON
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --
db|
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
altpll
# storage
db|top.(2).cnf
db|top.(2).cnf
# case_insensitive
# source_file
|opt|altera-quartus-10.1sp1|quartus|libraries|megafunctions|altpll.tdf
2edfab7fd52cb567d9dca9f62da13c
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
USR
LPM_HINT
UNUSED
PARAMETER_UNKNOWN
DEF
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
20000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
USR
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
USR
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK1_MULTIPLY_BY
33333329
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK1_DIVIDE_BY
50000000
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASESTEP
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASEUPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLKENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASECOUNTERSELECT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
altpll_imp2
PARAMETER_UNKNOWN
USR
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
5
PARAMETER_SIGNED_DEC
USR
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
locked
-1
3
inclk0
-1
3
clk2
-1
3
clk1
-1
3
clk0
-1
3
areset
-1
3
inclk1
-1
1
}
# hierarchies {
altera_pll:altera_pll_inst|altpll:altpll_component
}
# macro_sequence

# end
# entity
altpll_imp2
# storage
db|top.(3).cnf
db|top.(3).cnf
# case_insensitive
# source_file
db|altpll_imp2.tdf
c6014e706dcb5a3e562c5738715f
7
# used_port {
locked
-1
3
inclk1
-1
3
inclk0
-1
3
clk4
-1
3
clk3
-1
3
clk2
-1
3
clk1
-1
3
clk0
-1
3
areset
-1
3
}
# hierarchies {
altera_pll:altera_pll_inst|altpll:altpll_component|altpll_imp2:auto_generated
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|top.(12).cnf
db|top.(12).cnf
# case_insensitive
# source_file
|opt|altera-quartus-10.1sp1|quartus|libraries|megafunctions|altsyncram.tdf
16d928f7e81377a1ba693df1a44d2a83
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
4096
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
../bootloader/spear32-bootloader.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_p6b1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
spear:spear_unit|spear_brom:brom_unit|altera_boot_rom:\altera_gen:boot_rom_inst|altsyncram:\use_brom_hex:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|top.(37).cnf
db|top.(37).cnf
# case_insensitive
# source_file
|opt|altera-quartus-10.1sp1|quartus|libraries|megafunctions|altsyncram.tdf
16d928f7e81377a1ba693df1a44d2a83
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
DEF
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_3br
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
svgactrl:svgactrl0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0
}
# macro_sequence

# end
# entity
altsyncram_3br
# storage
db|top.(38).cnf
db|top.(38).cnf
# case_insensitive
# source_file
db|altsyncram_3br.tdf
3fe5e417859c77bbc4bb2b5163f08bb5
7
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
svgactrl:svgactrl0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_3br:auto_generated
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|top.(41).cnf
db|top.(41).cnf
# case_insensitive
# source_file
|opt|altera-quartus-10.1sp1|quartus|libraries|megafunctions|altsyncram.tdf
16d928f7e81377a1ba693df1a44d2a83
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
DEF
WIDTH_A
24
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
24
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_j8r
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
svgactrl:svgactrl0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0
}
# macro_sequence

# end
# entity
altsyncram_j8r
# storage
db|top.(42).cnf
db|top.(42).cnf
# case_insensitive
# source_file
db|altsyncram_j8r.tdf
4622115e6598b5aec3da4fd9555b389
7
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
svgactrl:svgactrl0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_j8r:auto_generated
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|top.(48).cnf
db|top.(48).cnf
# case_insensitive
# source_file
|opt|altera-quartus-10.1sp1|quartus|libraries|megafunctions|altsyncram.tdf
16d928f7e81377a1ba693df1a44d2a83
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_UNKNOWN
USR
WIDTHAD_A
4
PARAMETER_UNKNOWN
USR
NUMWORDS_A
16
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_UNKNOWN
USR
WIDTHAD_B
4
PARAMETER_UNKNOWN
USR
NUMWORDS_B
16
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
db/top.ram0_spear_regfram_d01fc255.hdl.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_mji1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram_mji1
# storage
db|top.(49).cnf
db|top.(49).cnf
# case_insensitive
# source_file
db|altsyncram_mji1.tdf
31ea5c1f39a0e4faa130e9f136c7ceb
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
db|top.ram0_spear_regfram_d01fc255.hdl.mif
f97da76fb86ef35f0874547a1223d3c
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|top.(50).cnf
db|top.(50).cnf
# case_insensitive
# source_file
|opt|altera-quartus-10.1sp1|quartus|libraries|megafunctions|altsyncram.tdf
16d928f7e81377a1ba693df1a44d2a83
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
8
PARAMETER_UNKNOWN
USR
WIDTHAD_A
15
PARAMETER_UNKNOWN
USR
NUMWORDS_A
32768
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
8
PARAMETER_UNKNOWN
USR
WIDTHAD_B
15
PARAMETER_UNKNOWN
USR
NUMWORDS_B
32768
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
db/top.ram0_spear_byteram_c9a0abc5.hdl.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_k1j1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b14
-1
3
address_b13
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a14
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram_k1j1
# storage
db|top.(51).cnf
db|top.(51).cnf
# case_insensitive
# source_file
db|altsyncram_k1j1.tdf
15ae83db9d5528d2c2d9e5b81d68f73
7
# used_port {
wren_a
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b14
-1
3
address_b13
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a14
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
db|top.ram0_spear_byteram_c9a0abc5.hdl.mif
6239914ae12c838a7df9c23e2b22ee
}
# macro_sequence

# end
# entity
decode_msa
# storage
db|top.(52).cnf
db|top.(52).cnf
# case_insensitive
# source_file
db|decode_msa.tdf
29a631f53ee92a888ddfd412ab7a9be2
7
# used_port {
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
mux_6nb
# storage
db|top.(53).cnf
db|top.(53).cnf
# case_insensitive
# source_file
db|mux_6nb.tdf
a6db8bbf5351fe56acd9a91e9617e
7
# used_port {
sel1
-1
3
sel0
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|top.(54).cnf
db|top.(54).cnf
# case_insensitive
# source_file
|opt|altera-quartus-10.1sp1|quartus|libraries|megafunctions|altsyncram.tdf
16d928f7e81377a1ba693df1a44d2a83
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_UNKNOWN
USR
WIDTHAD_A
16
PARAMETER_UNKNOWN
USR
NUMWORDS_A
65536
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
16
PARAMETER_UNKNOWN
USR
WIDTHAD_B
16
PARAMETER_UNKNOWN
USR
NUMWORDS_B
65536
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
db/top.ram0_spear_iram_6fafe7ab.hdl.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_1si1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b15
-1
3
address_b14
-1
3
address_b13
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a15
-1
3
address_a14
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram_1si1
# storage
db|top.(55).cnf
db|top.(55).cnf
# case_insensitive
# source_file
db|altsyncram_1si1.tdf
5183524656f71955640a7b2e72e96da
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b15
-1
3
address_b14
-1
3
address_b13
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a15
-1
3
address_a14
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
db|top.ram0_spear_iram_6fafe7ab.hdl.mif
70d28bf75115ed566b3496ab4cf92a5
}
# macro_sequence

# end
# entity
decode_rsa
# storage
db|top.(56).cnf
db|top.(56).cnf
# case_insensitive
# source_file
db|decode_rsa.tdf
128b5457ebc5c41815f350744269c10
7
# used_port {
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
mux_qob
# storage
db|top.(57).cnf
db|top.(57).cnf
# case_insensitive
# source_file
db|mux_qob.tdf
5ef27ed984afd1f0858bc695a5bf343
7
# used_port {
sel2
-1
3
sel1
-1
3
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data127
-1
3
data126
-1
3
data125
-1
3
data124
-1
3
data123
-1
3
data122
-1
3
data121
-1
3
data120
-1
3
data12
-1
3
data119
-1
3
data118
-1
3
data117
-1
3
data116
-1
3
data115
-1
3
data114
-1
3
data113
-1
3
data112
-1
3
data111
-1
3
data110
-1
3
data11
-1
3
data109
-1
3
data108
-1
3
data107
-1
3
data106
-1
3
data105
-1
3
data104
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|top.(58).cnf
db|top.(58).cnf
# case_insensitive
# source_file
|opt|altera-quartus-10.1sp1|quartus|libraries|megafunctions|altsyncram.tdf
16d928f7e81377a1ba693df1a44d2a83
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
8
PARAMETER_UNKNOWN
USR
WIDTHAD_A
6
PARAMETER_UNKNOWN
USR
NUMWORDS_A
64
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
8
PARAMETER_UNKNOWN
USR
WIDTHAD_B
6
PARAMETER_UNKNOWN
USR
NUMWORDS_B
64
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
db/top.ram0_AMBA_sharedmem_byteram_f0b7c7f8.hdl.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_8jm1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram_8jm1
# storage
db|top.(59).cnf
db|top.(59).cnf
# case_insensitive
# source_file
db|altsyncram_8jm1.tdf
efec16b6a60a88ac4e07e3881881dcd
7
# used_port {
wren_a
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
db|top.ram0_AMBA_sharedmem_byteram_f0b7c7f8.hdl.mif
4f69657a893db28c2b367eaa1b9df8
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|top.(60).cnf
db|top.(60).cnf
# case_insensitive
# source_file
|opt|altera-quartus-10.1sp1|quartus|libraries|megafunctions|altsyncram.tdf
16d928f7e81377a1ba693df1a44d2a83
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_UNKNOWN
USR
WIDTHAD_A
5
PARAMETER_UNKNOWN
USR
NUMWORDS_A
32
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_UNKNOWN
USR
WIDTHAD_B
5
PARAMETER_UNKNOWN
USR
NUMWORDS_B
32
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
db/top.ram0_spear_vectab_f3dfa20a.hdl.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_2ji1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram_2ji1
# storage
db|top.(61).cnf
db|top.(61).cnf
# case_insensitive
# source_file
db|altsyncram_2ji1.tdf
84836e4d8bfb557a192d459c1d59e0
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
db|top.ram0_spear_vectab_f3dfa20a.hdl.mif
39d04ad7adc82f9d1a0ab1458db51
}
# macro_sequence

# end
# entity
altera_pll
# storage
db|top.(1).cnf
db|top.(1).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|workspace|amba_hwsw|VHDL|altera_pll.vhd
9e14df3ff9722fd2a8966d7847c6f478
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
altera_pll:altera_pll_inst
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
spear
# storage
db|top.(4).cnf
db|top.(4).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|spear.vhd
f1a72242490859a1d1e56b4088d7d2
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
conf
A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29")
PARAMETER_ARRAY
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|spear_core_pkg.vhd
94a7a967ca2448f83c1799c984b18f
}
# hierarchies {
spear:spear_unit
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
spear_core
# storage
db|top.(5).cnf
db|top.(5).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|core.vhd
22f624fcec22d9d892762fdc49df32ac
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
conf
A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29")
PARAMETER_ARRAY
USR
 constraint(iramo_rdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(irami_wdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(irami_waddr)
15 downto 0
PARAMETER_STRING
USR
 constraint(irami_raddr)
15 downto 0
PARAMETER_STRING
USR
 constraint(regfi_wdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(regfi_waddr)
3 downto 0
PARAMETER_STRING
USR
 constraint(regfi_raddr1)
3 downto 0
PARAMETER_STRING
USR
 constraint(regfi_raddr2)
3 downto 0
PARAMETER_STRING
USR
 constraint(regfo_rdata1)
31 downto 0
PARAMETER_STRING
USR
 constraint(regfo_rdata2)
31 downto 0
PARAMETER_STRING
USR
 constraint(corei_interruptin)
15 downto 0
PARAMETER_STRING
USR
 constraint(corei_extdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(coreo_extaddr)
31 downto 0
PARAMETER_STRING
USR
 constraint(coreo_extdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(bromi_addr)
31 downto 0
PARAMETER_STRING
USR
 constraint(bromo_data)
15 downto 0
PARAMETER_STRING
USR
 constraint(vecti_data_in)
31 downto 0
PARAMETER_STRING
USR
 constraint(vecti_interruptnr)
3 downto 0
PARAMETER_STRING
USR
 constraint(vecti_trapnr)
4 downto 0
PARAMETER_STRING
USR
 constraint(vecti_wrvecnr)
4 downto 0
PARAMETER_STRING
USR
 constraint(vecto_data_out)
31 downto 0
PARAMETER_STRING
USR
 constraint(sysci_staflag)
4 downto 0
PARAMETER_STRING
USR
 constraint(sysci_interruptin)
15 downto 0
PARAMETER_STRING
USR
 constraint(sysci_fptrwnew)
31 downto 0
PARAMETER_STRING
USR
 constraint(sysci_fptrxnew)
31 downto 0
PARAMETER_STRING
USR
 constraint(sysci_fptrynew)
31 downto 0
PARAMETER_STRING
USR
 constraint(sysci_fptrznew)
31 downto 0
PARAMETER_STRING
USR
 constraint(sysco_interruptnr)
3 downto 0
PARAMETER_STRING
USR
 constraint(sysco_fptrw)
31 downto 0
PARAMETER_STRING
USR
 constraint(sysco_fptrx)
31 downto 0
PARAMETER_STRING
USR
 constraint(sysco_fptry)
31 downto 0
PARAMETER_STRING
USR
 constraint(sysco_fptrz)
31 downto 0
PARAMETER_STRING
USR
 constraint(progo_praddr)
15 downto 0
PARAMETER_STRING
USR
 constraint(progo_prdata)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|spear_core_pkg.vhd
94a7a967ca2448f83c1799c984b18f
}
# hierarchies {
spear:spear_unit|spear_core:core_unit
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
spear_regf
# storage
db|top.(6).cnf
db|top.(6).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|regf.vhd
72556460caea8a58dc9eb3b475ac7990
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
conf
A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29")
PARAMETER_ARRAY
USR
 constraint(wdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(waddr)
3 downto 0
PARAMETER_STRING
USR
 constraint(raddr1)
3 downto 0
PARAMETER_STRING
USR
 constraint(raddr2)
3 downto 0
PARAMETER_STRING
USR
 constraint(rdata1)
31 downto 0
PARAMETER_STRING
USR
 constraint(rdata2)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|spear_core_pkg.vhd
94a7a967ca2448f83c1799c984b18f
}
# hierarchies {
spear:spear_unit|spear_regf:regf_unit
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
spear_regfram
# storage
db|top.(7).cnf
db|top.(7).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|regfram.vhd
4938442f3d4b9defc866cb0432884aa
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
conf
A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29")
PARAMETER_ARRAY
USR
 constraint(wdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(waddr)
3 downto 0
PARAMETER_STRING
USR
 constraint(raddr)
3 downto 0
PARAMETER_STRING
USR
 constraint(rdata)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|spear_core_pkg.vhd
94a7a967ca2448f83c1799c984b18f
}
# hierarchies {
spear:spear_unit|spear_regf:regf_unit|spear_regfram:ram1
spear:spear_unit|spear_regf:regf_unit|spear_regfram:ram2
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
spear_dram
# storage
db|top.(8).cnf
db|top.(8).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|dram.vhd
791dd02d07032c3bef2bb51b4c974d
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
conf
A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29")
PARAMETER_ARRAY
USR
 constraint(byte_en)
3 downto 0
PARAMETER_STRING
USR
 constraint(data_in)
31 downto 0
PARAMETER_STRING
USR
 constraint(addr)
16 downto 2
PARAMETER_STRING
USR
 constraint(data_out)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|spear_core_pkg.vhd
94a7a967ca2448f83c1799c984b18f
}
# hierarchies {
spear:spear_unit|spear_dram:dram_unit
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
spear_byteram
# storage
db|top.(9).cnf
db|top.(9).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|byteram.vhd
4521d9c7cebf3904f3954a1428f39d2
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
conf
A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29")
PARAMETER_ARRAY
USR
 constraint(wdata)
7 downto 0
PARAMETER_STRING
USR
 constraint(waddr)
14 downto 0
PARAMETER_STRING
USR
 constraint(raddr)
14 downto 0
PARAMETER_STRING
USR
 constraint(rdata)
7 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|spear_core_pkg.vhd
94a7a967ca2448f83c1799c984b18f
}
# hierarchies {
spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram0
spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram1
spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram2
spear:spear_unit|spear_dram:dram_unit|spear_byteram:ram3
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
spear_brom
# storage
db|top.(10).cnf
db|top.(10).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|brom.vhd
7be757908dfdbec4fc16cb02cbc14
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
conf
A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29")
PARAMETER_ARRAY
USR
 constraint(addr)
31 downto 0
PARAMETER_STRING
USR
 constraint(data)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|spear_core_pkg.vhd
94a7a967ca2448f83c1799c984b18f
}
# hierarchies {
spear:spear_unit|spear_brom:brom_unit
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altera_boot_rom
# storage
db|top.(11).cnf
db|top.(11).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|altera|boot_rom.vhd
c9c347cb2b3180a873dc1dbd538976f
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
conf
A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29")
PARAMETER_ARRAY
USR
 constraint(address)
15 downto 0
PARAMETER_STRING
USR
 constraint(q)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|spear_core_pkg.vhd
94a7a967ca2448f83c1799c984b18f
}
# hierarchies {
spear:spear_unit|spear_brom:brom_unit|altera_boot_rom:\altera_gen:boot_rom_inst
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altsyncram_p6b1
# storage
db|top.(13).cnf
db|top.(13).cnf
# case_insensitive
# source_file
db|altsyncram_p6b1.tdf
2a268e1a81c5bd8c4416c7dbee410a3
7
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|workspace|amba_hwsw|bootloader|spear32-bootloader.hex
baef3c72dc3d9e566b74afc511d63aee
}
# hierarchies {
spear:spear_unit|spear_brom:brom_unit|altera_boot_rom:\altera_gen:boot_rom_inst|altsyncram:\use_brom_hex:altsyncram_component|altsyncram_p6b1:auto_generated
}
# macro_sequence

# end
# entity
spear_vectab
# storage
db|top.(14).cnf
db|top.(14).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|vectab.vhd
77ab7a5a5c12f7f8525fdb388ace241
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
conf
A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29")
PARAMETER_ARRAY
USR
 constraint(data_in)
31 downto 0
PARAMETER_STRING
USR
 constraint(interruptnr)
3 downto 0
PARAMETER_STRING
USR
 constraint(trapnr)
4 downto 0
PARAMETER_STRING
USR
 constraint(wrvecnr)
4 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|spear_core_pkg.vhd
94a7a967ca2448f83c1799c984b18f
}
# hierarchies {
spear:spear_unit|spear_vectab:vect_unit
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
spear_sysc
# storage
db|top.(15).cnf
db|top.(15).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|sysc.vhd
4fc7edf93d72d394f3c6cc5848d2a954
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
conf
A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29")
PARAMETER_ARRAY
USR
 constraint(staflag)
4 downto 0
PARAMETER_STRING
USR
 constraint(interruptin)
15 downto 0
PARAMETER_STRING
USR
 constraint(fptrwnew)
31 downto 0
PARAMETER_STRING
USR
 constraint(fptrxnew)
31 downto 0
PARAMETER_STRING
USR
 constraint(fptrynew)
31 downto 0
PARAMETER_STRING
USR
 constraint(fptrznew)
31 downto 0
PARAMETER_STRING
USR
 constraint(interruptnr)
3 downto 0
PARAMETER_STRING
USR
 constraint(fptrw)
31 downto 0
PARAMETER_STRING
USR
 constraint(fptrx)
31 downto 0
PARAMETER_STRING
USR
 constraint(fptry)
31 downto 0
PARAMETER_STRING
USR
 constraint(fptrz)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|spear_core_pkg.vhd
94a7a967ca2448f83c1799c984b18f
}
# hierarchies {
spear:spear_unit|spear_sysc:sysc_unit
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
spear_iram
# storage
db|top.(16).cnf
db|top.(16).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|iram.vhd
cf23841c255a3656e73ea64c7c919
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
conf
A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29")
PARAMETER_ARRAY
USR
 constraint(wdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(waddr)
15 downto 0
PARAMETER_STRING
USR
 constraint(raddr)
15 downto 0
PARAMETER_STRING
USR
 constraint(rdata)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|spear_core_pkg.vhd
94a7a967ca2448f83c1799c984b18f
}
# hierarchies {
spear:spear_unit|spear_iram:\use_prog_gen:iram_unit
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
spear_prog
# storage
db|top.(17).cnf
db|top.(17).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|prog.vhd
298b251df4f9c1ff82843e57a7d954a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
conf
A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29")
PARAMETER_ARRAY
USR
 constraint(praddr)
15 downto 0
PARAMETER_STRING
USR
 constraint(prdata)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|spear_core_pkg.vhd
94a7a967ca2448f83c1799c984b18f
}
# hierarchies {
spear:spear_unit|spear_prog:\use_prog_gen:prog_unit
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
ext_miniUART
# storage
db|top.(18).cnf
db|top.(18).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|rs232.vhd
86ee6587fa37a44cbc246b84a631cda4
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|spear_core_pkg.vhd
94a7a967ca2448f83c1799c984b18f
}
# hierarchies {
spear:spear_unit|ext_miniUART:ext_miniUART_unit
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
miniUART_control
# storage
db|top.(19).cnf
db|top.(19).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|rs232.vhd
86ee6587fa37a44cbc246b84a631cda4
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(asa)
2 downto 0
PARAMETER_STRING
USR
 constraint(evs)
1 downto 0
PARAMETER_STRING
USR
 constraint(data_r)
15 downto 0
PARAMETER_STRING
USR
 constraint(data_r_out)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|spear_core_pkg.vhd
94a7a967ca2448f83c1799c984b18f
}
# hierarchies {
spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_control:miniUART_control_unit
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
miniUART_transmitter
# storage
db|top.(20).cnf
db|top.(20).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|rs232.vhd
86ee6587fa37a44cbc246b84a631cda4
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(msglength)
3 downto 0
PARAMETER_STRING
USR
 constraint(data)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|spear_core_pkg.vhd
94a7a967ca2448f83c1799c984b18f
}
# hierarchies {
spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_transmitter:miniUART_transmitter_unit
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
miniUART_receiver
# storage
db|top.(21).cnf
db|top.(21).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|rs232.vhd
86ee6587fa37a44cbc246b84a631cda4
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(msglength)
3 downto 0
PARAMETER_STRING
USR
 constraint(data)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|spear_core_pkg.vhd
94a7a967ca2448f83c1799c984b18f
}
# hierarchies {
spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_receiver:miniUART_receiver_unit
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
miniUART_BRG
# storage
db|top.(22).cnf
db|top.(22).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|rs232.vhd
86ee6587fa37a44cbc246b84a631cda4
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(ubrs)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|spear_core_pkg.vhd
94a7a967ca2448f83c1799c984b18f
}
# hierarchies {
spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_BRG:miniUART_BRG_unit
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
miniUART_busdriver
# storage
db|top.(23).cnf
db|top.(23).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|rs232.vhd
86ee6587fa37a44cbc246b84a631cda4
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|spear_core_pkg.vhd
94a7a967ca2448f83c1799c984b18f
}
# hierarchies {
spear:spear_unit|ext_miniUART:ext_miniUART_unit|miniUART_busdriver:miniUART_busdriver_unit
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
ext_AMBA_sharedmem
# storage
db|top.(24).cnf
db|top.(24).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|ext_AMBA_sharedmem.vhd
bfdb6c6735a8baa1b74d95111a11e50
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
conf
A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29")
PARAMETER_ARRAY
USR
 constraint(adrami_byte_en)
3 downto 0
PARAMETER_STRING
USR
 constraint(adrami_data_in)
31 downto 0
PARAMETER_STRING
USR
 constraint(adrami_addr)
7 downto 2
PARAMETER_STRING
USR
 constraint(adramo_data_out)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|spear_core_pkg.vhd
94a7a967ca2448f83c1799c984b18f
}
# hierarchies {
spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
AMBA_sharedmem_dram
# storage
db|top.(25).cnf
db|top.(25).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|AMBA_sharedmem_dram.vhd
06fc42358b220d969301748e6b4b55d
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
conf
A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29")
PARAMETER_ARRAY
USR
 constraint(byte_en)
3 downto 0
PARAMETER_STRING
USR
 constraint(data_in)
31 downto 0
PARAMETER_STRING
USR
 constraint(addr)
7 downto 2
PARAMETER_STRING
USR
 constraint(data_out)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|spear_core_pkg.vhd
94a7a967ca2448f83c1799c984b18f
}
# hierarchies {
spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit|AMBA_sharedmem_dram:dram_unit
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
AMBA_sharedmem_byteram
# storage
db|top.(26).cnf
db|top.(26).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|AMBA_sharedmem_byteram.vhd
d0dcfbb25abe29eea5bad56cb2d4fa41
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
conf
A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29")
PARAMETER_ARRAY
USR
 constraint(wdata)
7 downto 0
PARAMETER_STRING
USR
 constraint(waddr)
5 downto 0
PARAMETER_STRING
USR
 constraint(raddr)
5 downto 0
PARAMETER_STRING
USR
 constraint(rdata)
7 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|spear_core_pkg.vhd
94a7a967ca2448f83c1799c984b18f
}
# hierarchies {
spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit|AMBA_sharedmem_dram:dram_unit|AMBA_sharedmem_byteram:ram0
spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit|AMBA_sharedmem_dram:dram_unit|AMBA_sharedmem_byteram:ram1
spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit|AMBA_sharedmem_dram:dram_unit|AMBA_sharedmem_byteram:\ramcfg:ram2
spear:spear_unit|ext_AMBA_sharedmem:\ena_amba:ambadram_unit|AMBA_sharedmem_dram:dram_unit|AMBA_sharedmem_byteram:\ramcfg:ram3
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
ext_AMBA
# storage
db|top.(27).cnf
db|top.(27).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|ext_AMBA.vhd
aa2ab9451ade21ed9ae6477fe4f24
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
conf
A(D"2",D"32",D"12",D"16",D"17",E"true",E"true",D"8",D"32",D"0",D"29")
PARAMETER_ARRAY
USR
dramoffset
000000000000000000000000
PARAMETER_UNSIGNED_BIN
USR
 constraint(dramoffset)
31 downto 8
PARAMETER_STRING
USR
 constraint(addr_high)
31 downto 15
PARAMETER_STRING
USR
 constraint(atd_byte_en)
3 downto 0
PARAMETER_STRING
USR
 constraint(atd_data_in)
31 downto 0
PARAMETER_STRING
USR
 constraint(atd_addr)
7 downto 2
PARAMETER_STRING
USR
 constraint(dta_data_out)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|spear_core_pkg.vhd
94a7a967ca2448f83c1799c984b18f
}
# hierarchies {
spear:spear_unit|ext_AMBA:\ena_amba:amba_unit
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
AMBA_AHBMasterStatemachine
# storage
db|top.(28).cnf
db|top.(28).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|AMBA_AHBMasterStatemachine.vhd
e9d243db3d56ba3aa9305e6b5d551fd
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|spear2_core|spear_core_pkg.vhd
94a7a967ca2448f83c1799c984b18f
}
# hierarchies {
spear:spear_unit|ext_AMBA:\ena_amba:amba_unit|AMBA_AHBMasterStatemachine:ASM_0
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
ahbctrl
# storage
db|top.(29).cnf
db|top.(29).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|amba|ahbctrl.vhd
a537b4eefd8b51c652f4148a787c7e22
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
defmast
0
PARAMETER_SIGNED_DEC
USR
split
0
PARAMETER_SIGNED_DEC
USR
rrobin
0
PARAMETER_SIGNED_DEC
USR
timeout
0
PARAMETER_SIGNED_DEC
USR
ioaddr
4095
PARAMETER_SIGNED_DEC
USR
iomask
4095
PARAMETER_SIGNED_DEC
USR
cfgaddr
4080
PARAMETER_SIGNED_DEC
USR
cfgmask
4080
PARAMETER_SIGNED_DEC
USR
nahbm
3
PARAMETER_SIGNED_DEC
USR
nahbs
2
PARAMETER_SIGNED_DEC
USR
ioen
1
PARAMETER_SIGNED_DEC
USR
disirq
0
PARAMETER_SIGNED_DEC
USR
fixbrst
1
PARAMETER_SIGNED_DEC
USR
debug
2
PARAMETER_SIGNED_DEC
USR
fpnpen
0
PARAMETER_SIGNED_DEC
USR
icheck
1
PARAMETER_SIGNED_DEC
USR
devid
0
PARAMETER_SIGNED_DEC
USR
enbusmon
0
PARAMETER_SIGNED_DEC
USR
assertwarn
0
PARAMETER_SIGNED_DEC
USR
asserterr
0
PARAMETER_SIGNED_DEC
USR
hmstdisable
0
PARAMETER_SIGNED_DEC
USR
hslvdisable
0
PARAMETER_SIGNED_DEC
USR
arbdisable
0
PARAMETER_SIGNED_DEC
USR
 constraint(msto)
15 downto 0
PARAMETER_STRING
USR
 constraint(slvo)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|stdlib|stdlib.vhd
dd5ccd657ead64ecd9d3a8f60a431de
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|stdlib|version.vhd
fd48f5d4ffd2032b2fb8b5fca8a7b
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|amba|amba.vhd
71375e7e3fe55042d3b45ae0c18717f8
}
# hierarchies {
ahbctrl:ahb0
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
apbctrl
# storage
db|top.(30).cnf
db|top.(30).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|amba|apbctrl.vhd
e2f158281635a2bca2b64be8b4dac3
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
hindex
0
PARAMETER_SIGNED_DEC
USR
haddr
3840
PARAMETER_SIGNED_DEC
USR
hmask
4095
PARAMETER_SIGNED_DEC
USR
nslaves
1
PARAMETER_SIGNED_DEC
USR
debug
2
PARAMETER_SIGNED_DEC
USR
icheck
1
PARAMETER_SIGNED_DEC
USR
enbusmon
0
PARAMETER_SIGNED_DEC
USR
asserterr
0
PARAMETER_SIGNED_DEC
USR
assertwarn
0
PARAMETER_SIGNED_DEC
USR
pslvdisable
0
PARAMETER_SIGNED_DEC
USR
 constraint(apbo)
0 to 15
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|stdlib|stdlib.vhd
dd5ccd657ead64ecd9d3a8f60a431de
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|stdlib|version.vhd
fd48f5d4ffd2032b2fb8b5fca8a7b
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|amba|amba.vhd
71375e7e3fe55042d3b45ae0c18717f8
}
# hierarchies {
apbctrl:apb_bridge
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sdctrl
# storage
db|top.(31).cnf
db|top.(31).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|gaisler|memctrl|sdctrl.vhd
42fd1568403d3fd1ac98d420f17289
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
hindex
1
PARAMETER_SIGNED_DEC
USR
haddr
3584
PARAMETER_SIGNED_DEC
USR
hmask
3968
PARAMETER_SIGNED_DEC
USR
ioaddr
0
PARAMETER_SIGNED_DEC
USR
iomask
4095
PARAMETER_SIGNED_DEC
USR
wprot
0
PARAMETER_SIGNED_DEC
USR
invclk
0
PARAMETER_SIGNED_DEC
USR
fast
0
PARAMETER_SIGNED_DEC
USR
pwron
0
PARAMETER_SIGNED_DEC
USR
sdbits
32
PARAMETER_SIGNED_DEC
USR
oepol
0
PARAMETER_SIGNED_DEC
USR
pageburst
0
PARAMETER_SIGNED_DEC
USR
mobile
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|stdlib|stdlib.vhd
dd5ccd657ead64ecd9d3a8f60a431de
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|amba|devices.vhd
35d41e76dc5759e4b1872fb08b23a9aa
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|gaisler|memctrl|memctrl.vhd
d76ee4cd6cbd74528d30432ec5681b3b
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|techmap|gencomp|gencomp.vhd
326c86fb79f23fa75152b8d4f1f1286
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|stdlib|version.vhd
fd48f5d4ffd2032b2fb8b5fca8a7b
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|amba|amba.vhd
71375e7e3fe55042d3b45ae0c18717f8
}
# hierarchies {
sdctrl:sdctrl_inst
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
iopadvv
# storage
db|top.(32).cnf
db|top.(32).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|techmap|maps|iopad.vhd
52e8a89b6e779bd8149f55e25bbc7a1
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
0
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
slew
0
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
strength
12
PARAMETER_SIGNED_DEC
USR
width
32
PARAMETER_SIGNED_DEC
USR
oepol
0
PARAMETER_SIGNED_DEC
USR
 constraint(pad)
31 downto 0
PARAMETER_STRING
USR
 constraint(i)
31 downto 0
PARAMETER_STRING
USR
 constraint(en)
31 downto 0
PARAMETER_STRING
USR
 constraint(o)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|stdlib|stdlib.vhd
dd5ccd657ead64ecd9d3a8f60a431de
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|techmap|maps|allpads.vhd
c63e7635fd2a55fcd46c8af46bc5bc99
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|techmap|gencomp|gencomp.vhd
326c86fb79f23fa75152b8d4f1f1286
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|stdlib|version.vhd
fd48f5d4ffd2032b2fb8b5fca8a7b
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|amba|amba.vhd
71375e7e3fe55042d3b45ae0c18717f8
}
# hierarchies {
iopadvv:sd_pad
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
iopad
# storage
db|top.(33).cnf
db|top.(33).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|techmap|maps|iopad.vhd
52e8a89b6e779bd8149f55e25bbc7a1
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
0
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
slew
0
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
strength
12
PARAMETER_SIGNED_DEC
USR
oepol
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|stdlib|stdlib.vhd
dd5ccd657ead64ecd9d3a8f60a431de
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|techmap|maps|allpads.vhd
c63e7635fd2a55fcd46c8af46bc5bc99
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|techmap|gencomp|gencomp.vhd
326c86fb79f23fa75152b8d4f1f1286
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|stdlib|version.vhd
fd48f5d4ffd2032b2fb8b5fca8a7b
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|amba|amba.vhd
71375e7e3fe55042d3b45ae0c18717f8
}
# hierarchies {
iopadvv:sd_pad|iopad:\v:31:x0
iopadvv:sd_pad|iopad:\v:30:x0
iopadvv:sd_pad|iopad:\v:29:x0
iopadvv:sd_pad|iopad:\v:28:x0
iopadvv:sd_pad|iopad:\v:27:x0
iopadvv:sd_pad|iopad:\v:26:x0
iopadvv:sd_pad|iopad:\v:25:x0
iopadvv:sd_pad|iopad:\v:24:x0
iopadvv:sd_pad|iopad:\v:23:x0
iopadvv:sd_pad|iopad:\v:22:x0
iopadvv:sd_pad|iopad:\v:21:x0
iopadvv:sd_pad|iopad:\v:20:x0
iopadvv:sd_pad|iopad:\v:19:x0
iopadvv:sd_pad|iopad:\v:18:x0
iopadvv:sd_pad|iopad:\v:17:x0
iopadvv:sd_pad|iopad:\v:16:x0
iopadvv:sd_pad|iopad:\v:15:x0
iopadvv:sd_pad|iopad:\v:14:x0
iopadvv:sd_pad|iopad:\v:13:x0
iopadvv:sd_pad|iopad:\v:12:x0
iopadvv:sd_pad|iopad:\v:11:x0
iopadvv:sd_pad|iopad:\v:10:x0
iopadvv:sd_pad|iopad:\v:9:x0
iopadvv:sd_pad|iopad:\v:8:x0
iopadvv:sd_pad|iopad:\v:7:x0
iopadvv:sd_pad|iopad:\v:6:x0
iopadvv:sd_pad|iopad:\v:5:x0
iopadvv:sd_pad|iopad:\v:4:x0
iopadvv:sd_pad|iopad:\v:3:x0
iopadvv:sd_pad|iopad:\v:2:x0
iopadvv:sd_pad|iopad:\v:1:x0
iopadvv:sd_pad|iopad:\v:0:x0
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
svgactrl
# storage
db|top.(34).cnf
db|top.(34).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|gaisler|misc|svgactrl.vhd
3be2bca267a31e957d43e9866a6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
length
384
PARAMETER_SIGNED_DEC
USR
part
128
PARAMETER_SIGNED_DEC
USR
memtech
7
PARAMETER_SIGNED_DEC
USR
pindex
0
PARAMETER_SIGNED_DEC
USR
paddr
1
PARAMETER_SIGNED_DEC
USR
pmask
4095
PARAMETER_SIGNED_DEC
USR
hindex
1
PARAMETER_SIGNED_DEC
USR
hirq
0
PARAMETER_SIGNED_DEC
USR
clk0
40000
PARAMETER_SIGNED_DEC
USR
clk1
20000
PARAMETER_SIGNED_DEC
USR
clk2
15385
PARAMETER_SIGNED_DEC
USR
clk3
0
PARAMETER_SIGNED_DEC
USR
burstlen
8
PARAMETER_SIGNED_DEC
USR
 constraint(clk_sel)
1 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|stdlib|stdlib.vhd
dd5ccd657ead64ecd9d3a8f60a431de
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|gaisler|misc|misc.vhd
dcb26473abfa1974fdfda7880309f50
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|amba|devices.vhd
35d41e76dc5759e4b1872fb08b23a9aa
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|techmap|gencomp|gencomp.vhd
326c86fb79f23fa75152b8d4f1f1286
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|stdlib|version.vhd
fd48f5d4ffd2032b2fb8b5fca8a7b
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|amba|amba.vhd
71375e7e3fe55042d3b45ae0c18717f8
}
# hierarchies {
svgactrl:svgactrl0
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
syncram_2p
# storage
db|top.(35).cnf
db|top.(35).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|techmap|maps|syncram_2p.vhd
999129ead47ea134bcd075c49ef039f1
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
7
PARAMETER_SIGNED_DEC
USR
abits
10
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
sepclk
1
PARAMETER_SIGNED_DEC
USR
wrfst
0
PARAMETER_SIGNED_DEC
USR
 constraint(raddress)
9 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
31 downto 0
PARAMETER_STRING
USR
 constraint(waddress)
9 downto 0
PARAMETER_STRING
USR
 constraint(datain)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|stdlib|stdlib.vhd
dd5ccd657ead64ecd9d3a8f60a431de
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|techmap|maps|allmem.vhd
687c49b3b24452c68da73da365730
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|techmap|gencomp|gencomp.vhd
326c86fb79f23fa75152b8d4f1f1286
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|stdlib|version.vhd
fd48f5d4ffd2032b2fb8b5fca8a7b
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|amba|amba.vhd
71375e7e3fe55042d3b45ae0c18717f8
}
# hierarchies {
svgactrl:svgactrl0|syncram_2p:ram0
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altera_syncram_dp
# storage
db|top.(36).cnf
db|top.(36).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|techmap|altera_mf|memory_altera_mf.vhd
eceaab6adf42a14ed78b6d8eb2e1019
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
10
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
 constraint(address1)
9 downto 0
PARAMETER_STRING
USR
 constraint(datain1)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout1)
31 downto 0
PARAMETER_STRING
USR
 constraint(address2)
9 downto 0
PARAMETER_STRING
USR
 constraint(datain2)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout2)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
svgactrl:svgactrl0|syncram_2p:ram0|altera_syncram_dp:\alt:x0
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
syncram_2p
# storage
db|top.(39).cnf
db|top.(39).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|techmap|maps|syncram_2p.vhd
999129ead47ea134bcd075c49ef039f1
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
7
PARAMETER_SIGNED_DEC
USR
abits
8
PARAMETER_SIGNED_DEC
USR
dbits
24
PARAMETER_SIGNED_DEC
USR
sepclk
1
PARAMETER_SIGNED_DEC
USR
wrfst
0
PARAMETER_SIGNED_DEC
USR
 constraint(raddress)
7 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
23 downto 0
PARAMETER_STRING
USR
 constraint(waddress)
7 downto 0
PARAMETER_STRING
USR
 constraint(datain)
23 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|stdlib|stdlib.vhd
dd5ccd657ead64ecd9d3a8f60a431de
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|techmap|maps|allmem.vhd
687c49b3b24452c68da73da365730
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|techmap|gencomp|gencomp.vhd
326c86fb79f23fa75152b8d4f1f1286
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|stdlib|version.vhd
fd48f5d4ffd2032b2fb8b5fca8a7b
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|amba|amba.vhd
71375e7e3fe55042d3b45ae0c18717f8
}
# hierarchies {
svgactrl:svgactrl0|syncram_2p:clutram
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altera_syncram_dp
# storage
db|top.(40).cnf
db|top.(40).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|techmap|altera_mf|memory_altera_mf.vhd
eceaab6adf42a14ed78b6d8eb2e1019
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
8
PARAMETER_SIGNED_DEC
USR
dbits
24
PARAMETER_SIGNED_DEC
USR
 constraint(address1)
7 downto 0
PARAMETER_STRING
USR
 constraint(datain1)
23 downto 0
PARAMETER_STRING
USR
 constraint(dataout1)
23 downto 0
PARAMETER_STRING
USR
 constraint(address2)
7 downto 0
PARAMETER_STRING
USR
 constraint(datain2)
23 downto 0
PARAMETER_STRING
USR
 constraint(dataout2)
23 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
svgactrl:svgactrl0|syncram_2p:clutram|altera_syncram_dp:\alt:x0
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
ahbmst
# storage
db|top.(43).cnf
db|top.(43).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|gaisler|misc|ahbmst.vhd
235cb85785d5e902bc07c704b6f38f7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
hindex
1
PARAMETER_SIGNED_DEC
USR
hirq
0
PARAMETER_SIGNED_DEC
USR
venid
1
PARAMETER_SIGNED_DEC
USR
devid
99
PARAMETER_SIGNED_DEC
USR
version
0
PARAMETER_SIGNED_DEC
USR
chprot
3
PARAMETER_SIGNED_DEC
USR
incaddr
1
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|stdlib|stdlib.vhd
dd5ccd657ead64ecd9d3a8f60a431de
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|gaisler|misc|misc.vhd
dcb26473abfa1974fdfda7880309f50
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|amba|devices.vhd
35d41e76dc5759e4b1872fb08b23a9aa
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|techmap|gencomp|gencomp.vhd
326c86fb79f23fa75152b8d4f1f1286
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|stdlib|version.vhd
fd48f5d4ffd2032b2fb8b5fca8a7b
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|amba|amba.vhd
71375e7e3fe55042d3b45ae0c18717f8
}
# hierarchies {
svgactrl:svgactrl0|ahbmst:ahb_master
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
ext_camd5m_init
# storage
db|top.(44).cnf
db|top.(44).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|ext_modules|ext_CamD5m|ext_CamD5m_init_ent.vhd
381e24f25689ef72252b4cb73f5e8a5b
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(led_red)
17 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|ext_modules|ext_CamD5m|pkg_CamD5m_init.vhd
c3a71fac5eb737df7d6cdf6c6fa6283
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|ext_modules|ext_CamD5m|ext_CamD5m_init.vhd
9417de74e76a4c3f326cddb4dc636c
}
# hierarchies {
ext_camd5m_init:camd5m_init_unit
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
dp_ram
# storage
db|top.(45).cnf
db|top.(45).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|ext_modules|ext_kamera|ext_dp_ram.vhd
3542d9d8a71f70c9a6ca3c8ffc13830
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
addr_width
11
PARAMETER_SIGNED_DEC
USR
data_width
24
PARAMETER_SIGNED_DEC
USR
 constraint(address1)
10 downto 0
PARAMETER_STRING
USR
 constraint(data_out1)
23 downto 0
PARAMETER_STRING
USR
 constraint(data_in1)
23 downto 0
PARAMETER_STRING
USR
 constraint(address2)
10 downto 0
PARAMETER_STRING
USR
 constraint(data_out2)
23 downto 0
PARAMETER_STRING
USR
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
tp_ram
# storage
db|top.(46).cnf
db|top.(46).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|ext_modules|ext_kamera|ext_tp_ram.vhd
239fa4e575866e6a235ec46671d4d3d
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
addr_width
11
PARAMETER_SIGNED_DEC
USR
data_width
8
PARAMETER_SIGNED_DEC
USR
 constraint(address1)
10 downto 0
PARAMETER_STRING
USR
 constraint(address2)
10 downto 0
PARAMETER_STRING
USR
 constraint(address3)
10 downto 0
PARAMETER_STRING
USR
 constraint(data_in1)
7 downto 0
PARAMETER_STRING
USR
 constraint(data_out2)
7 downto 0
PARAMETER_STRING
USR
 constraint(data_out3)
7 downto 0
PARAMETER_STRING
USR
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
ext_Dis7Seg
# storage
db|top.(63).cnf
db|top.(63).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|ext_modules|ext_Dis7Seg|ext_Dis7Seg_ent.vhd
43ee557640771da51920906bc6b47d3
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
digit_count
8
PARAMETER_SIGNED_DEC
USR
multiplexed
0
PARAMETER_SIGNED_DEC
USR
 constraint(digits)
7 downto 0
PARAMETER_STRING
USR
 constraint(pin_select)
7 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|ext_modules|ext_Dis7Seg|ext_Dis7Seg.vhd
933d4ef66b1e78742fa57bedf15a2cf5
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|ext_modules|ext_Dis7Seg|pkg_Dis7Seg.vhd
18e2fa8c6e2efed34bf3aaf342b6f3b0
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
}
# hierarchies {
ext_Dis7Seg:dis7seg_unit
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
ext_counter
# storage
db|top.(64).cnf
db|top.(64).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|ext_modules|ext_counter|ext_counter_ent.vhd
da25e29b3df490f014b178bcf0c25497
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|ext_modules|ext_counter|ext_counter.vhd
56ebf688c9cb98a8888f572bd0336463
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|ext_modules|ext_counter|pkg_counter.vhd
4c511da8a7e24477f1b8aefef3ad4e
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
}
# hierarchies {
ext_counter:counter_unit
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
top
# storage
db|top.(0).cnf
db|top.(0).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|workspace|amba_hwsw|VHDL|top.vhd
5ed51b657430faac422140136490ee40
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|gaisler|memctrl|memctrl.vhd
d76ee4cd6cbd74528d30432ec5681b3b
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|ext_modules|ext_CamD5m|pkg_CamD5m_init.vhd
c3a71fac5eb737df7d6cdf6c6fa6283
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|gaisler|misc|misc.vhd
dcb26473abfa1974fdfda7880309f50
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|workspace|amba_hwsw|VHDL|top_pkg.vhd
32f319c75d81f44b0a2d097e115ea8e
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|techmap|gencomp|gencomp.vhd
326c86fb79f23fa75152b8d4f1f1286
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|amba|devices.vhd
35d41e76dc5759e4b1872fb08b23a9aa
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|stdlib|version.vhd
fd48f5d4ffd2032b2fb8b5fca8a7b
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|ext_modules|ext_kamera|pkg_kamera.vhd
f22358f821cedadc7fb5c0991d9238
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|ext_modules|ext_Dis7Seg|pkg_Dis7Seg.vhd
18e2fa8c6e2efed34bf3aaf342b6f3b0
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|amba|amba.vhd
71375e7e3fe55042d3b45ae0c18717f8
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|ext_modules|ext_counter|pkg_counter.vhd
4c511da8a7e24477f1b8aefef3ad4e
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|amba_modules|grlib|stdlib|stdlib.vhd
dd5ccd657ead64ecd9d3a8f60a431de
}
# hierarchies {
|
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
dp_ram
# storage
db|top.(47).cnf
db|top.(47).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|ext_modules|ext_kamera|ext_dp_ram.vhd
3542d9d8a71f70c9a6ca3c8ffc13830
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
addr_width
12
PARAMETER_SIGNED_DEC
USR
data_width
24
PARAMETER_SIGNED_DEC
USR
 constraint(address1)
11 downto 0
PARAMETER_STRING
USR
 constraint(data_out1)
23 downto 0
PARAMETER_STRING
USR
 constraint(data_in1)
23 downto 0
PARAMETER_STRING
USR
 constraint(address2)
11 downto 0
PARAMETER_STRING
USR
 constraint(data_out2)
23 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
dp_ram:dp_ram0
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
tp_ram
# storage
db|top.(62).cnf
db|top.(62).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|ext_modules|ext_kamera|ext_tp_ram.vhd
239fa4e575866e6a235ec46671d4d3d
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
addr_width
12
PARAMETER_SIGNED_DEC
USR
data_width
8
PARAMETER_SIGNED_DEC
USR
 constraint(address1)
11 downto 0
PARAMETER_STRING
USR
 constraint(address2)
11 downto 0
PARAMETER_STRING
USR
 constraint(address3)
11 downto 0
PARAMETER_STRING
USR
 constraint(data_in1)
7 downto 0
PARAMETER_STRING
USR
 constraint(data_out2)
7 downto 0
PARAMETER_STRING
USR
 constraint(data_out3)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
tp_ram:tp_ram0
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
read_kamera
# storage
db|top.(65).cnf
db|top.(65).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|ext_modules|ext_kamera|ext_read_kamera.vhd
97937f50a112e775aaace7cc903b17b0
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(cam_d)
11 downto 0
PARAMETER_STRING
USR
 constraint(ram_address)
11 downto 0
PARAMETER_STRING
USR
 constraint(ram_data)
7 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|ext_modules|ext_CamD5m|pkg_CamD5m_read.vhd
6d40502375116edc68ada1be6ec43e
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|ext_modules|ext_kamera|pkg_kamera.vhd
f22358f821cedadc7fb5c0991d9238
}
# hierarchies {
read_kamera:kam1
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
converter
# storage
db|top.(66).cnf
db|top.(66).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|ext_modules|ext_kamera|ext_converter.vhd
2999381e5c773bca52e47aa649d8fd1c
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(small_ram_address1)
11 downto 0
PARAMETER_STRING
USR
 constraint(small_ram_data1)
7 downto 0
PARAMETER_STRING
USR
 constraint(small_ram_address2)
11 downto 0
PARAMETER_STRING
USR
 constraint(small_ram_data2)
7 downto 0
PARAMETER_STRING
USR
 constraint(ram_address)
11 downto 0
PARAMETER_STRING
USR
 constraint(ram_data)
23 downto 0
PARAMETER_STRING
USR
}
# include_file {
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_amba_pkg.vhd
45514fe7abbf6aa6982815bd9a1d2f
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|ext_modules|ext_CamD5m|pkg_CamD5m_read.vhd
6d40502375116edc68ada1be6ec43e
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|common|spear_pkg.vhd
25ee3778fd7a72ed4e2eb3d0f53c99f7
|homes|c0725146|Desktop|HWSWCodesign|spear2-hwsw11|VHDL|ext_modules|ext_kamera|pkg_kamera.vhd
f22358f821cedadc7fb5c0991d9238
}
# hierarchies {
converter:con1
}
# lmf
|opt|altera-quartus-10.1sp1|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# complete
