vendor_name = ModelSim
source_file = 1, C:/Users/Vaio/Desktop/ECT/1ano/2semestre/lsd/aula1/Parte2/AND2Gate.vhd
source_file = 1, C:/Users/Vaio/Desktop/ECT/1ano/2semestre/lsd/aula1/Parte2/AND2Gate.vwf
source_file = 1, C:/Users/Vaio/Desktop/ECT/1ano/2semestre/lsd/aula1/Parte2/GateDemo.vhd
source_file = 1, C:/Users/Vaio/Desktop/ECT/1ano/2semestre/lsd/aula1/Parte2/NotGate.vhd
source_file = 1, C:/Users/Vaio/Desktop/ECT/1ano/2semestre/lsd/aula1/Parte2/NAND2Gate.vhd
source_file = 1, C:/Users/Vaio/Desktop/ECT/1ano/2semestre/lsd/aula1/Parte2/GateDemo1.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Vaio/Desktop/ECT/1ano/2semestre/lsd/aula1/Parte2/db/AND2Gate.cbx.xml
design_name = GateDemo1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, GateDemo1, 1
instance = comp, \SW[1]~input\, SW[1]~input, GateDemo1, 1
instance = comp, \SW[0]~input\, SW[0]~input, GateDemo1, 1
instance = comp, \System_core|and_gate|outPort\, System_core|and_gate|outPort, GateDemo1, 1
