Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Jan 29 16:32:03 2019
| Host         : WIN-F03HPCLQGPQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_ps_wrapper_timing_summary_routed.rpt -rpx design_ps_wrapper_timing_summary_routed.rpx
| Design       : design_ps_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 43 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.810        0.000                      0                39594       -0.441       -0.865                      2                39510        3.000        0.000                       0                 18012  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                  ------------       ----------      --------------
clk_fpga_0                                                             {0.000 5.000}      10.000          100.000         
clk_fpga_1                                                             {0.000 5.000}      10.000          100.000         
clk_p                                                                  {0.000 5.000}      10.000          100.000         
  clk_out1_design_ps_clk_wiz_0_0                                       {0.000 5.000}      10.000          100.000         
  clkfbout_design_ps_clk_wiz_0_0                                       {0.000 5.000}      10.000          100.000         
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK      {0.000 15.000}     30.000          33.333          
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}     60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                   2.132        0.000                      0                13925        0.054        0.000                      0                13925        3.870        0.000                       0                  6143  
clk_p                                                                        3.031        0.000                      0                 9450        0.068        0.000                      0                 9450        3.000        0.000                       0                  5260  
  clk_out1_design_ps_clk_wiz_0_0                                             1.810        0.000                      0                15223       -0.441       -0.865                      2                15163        4.146        0.000                       0                  6330  
  clkfbout_design_ps_clk_wiz_0_0                                                                                                                                                                                         8.408        0.000                       0                     3  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           24.277        0.000                      0                  539        0.094        0.000                      0                  539       13.870        0.000                       0                   274  
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.533        0.000                      0                    1        0.546        0.000                      0                    1       29.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                           To Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                           --------                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_ps_clk_wiz_0_0                                       clk_fpga_0                                                                 8.800        0.000                      0                   12                                                                        
clk_fpga_0                                                           clk_p                                                                      6.892        0.000                      0                   38        0.054        0.000                      0                   38  
clk_fpga_0                                                           clk_out1_design_ps_clk_wiz_0_0                                             3.524        0.000                      0                  332        0.086        0.000                      0                  320  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         56.999        0.000                      0                   18        0.550        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                         From Clock                                                         To Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                         ----------                                                         --------                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                  clk_fpga_0                                                         clk_fpga_0                                                               5.627        0.000                      0                  114        0.305        0.000                      0                  114  
**async_default**                                                  clk_out1_design_ps_clk_wiz_0_0                                     clk_out1_design_ps_clk_wiz_0_0                                           8.005        0.000                      0                    6        0.362        0.000                      0                    6  
**async_default**                                                  clk_p                                                              clk_p                                                                    7.551        0.000                      0                  103        0.304        0.000                      0                  103  
**async_default**                                                  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       24.712        0.000                      0                  102        0.338        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.487ns  (logic 1.666ns (22.251%)  route 5.821ns (77.749%))
  Logic Levels:           9  (LUT2=2 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 12.236 - 10.000 ) 
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.408     2.487    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X39Y42         FDRE                                         r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.379     2.866 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=7, routed)           0.969     3.835    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X28Y42         LUT4 (Prop_lut4_I1_O)        0.105     3.940 f  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.467     4.407    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/USE_REGISTER.M_AXI_WVALID_q_reg
    SLICE_X28Y42         LUT2 (Prop_lut2_I1_O)        0.105     4.512 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.695     5.206    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X20Y42         LUT3 (Prop_lut3_I1_O)        0.105     5.311 r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.722     6.034    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.285     6.319 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.516     6.834    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_9
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.267     7.101 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=14, routed)          0.544     7.645    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     7.750 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3/O
                         net (fo=1, routed)           0.343     8.093    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3_n_0
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     8.198 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=14, routed)          0.488     8.686    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X29Y47         LUT3 (Prop_lut3_I1_O)        0.105     8.791 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.669     9.461    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.105     9.566 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.409     9.974    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X33Y44         FDRE                                         r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.254    12.236    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_reg_0
    SLICE_X33Y44         FDRE                                         r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/C
                         clock pessimism              0.193    12.429    
                         clock uncertainty           -0.154    12.275    
    SLICE_X33Y44         FDRE (Setup_fdre_C_CE)      -0.168    12.107    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.487ns  (logic 1.666ns (22.251%)  route 5.821ns (77.749%))
  Logic Levels:           9  (LUT2=2 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 12.236 - 10.000 ) 
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.408     2.487    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X39Y42         FDRE                                         r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.379     2.866 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=7, routed)           0.969     3.835    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X28Y42         LUT4 (Prop_lut4_I1_O)        0.105     3.940 f  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.467     4.407    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/USE_REGISTER.M_AXI_WVALID_q_reg
    SLICE_X28Y42         LUT2 (Prop_lut2_I1_O)        0.105     4.512 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.695     5.206    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X20Y42         LUT3 (Prop_lut3_I1_O)        0.105     5.311 r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.722     6.034    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.285     6.319 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.516     6.834    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_9
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.267     7.101 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=14, routed)          0.544     7.645    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     7.750 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3/O
                         net (fo=1, routed)           0.343     8.093    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3_n_0
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     8.198 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=14, routed)          0.488     8.686    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X29Y47         LUT3 (Prop_lut3_I1_O)        0.105     8.791 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.669     9.461    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.105     9.566 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.409     9.974    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X33Y44         FDRE                                         r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.254    12.236    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_reg_0
    SLICE_X33Y44         FDRE                                         r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/C
                         clock pessimism              0.193    12.429    
                         clock uncertainty           -0.154    12.275    
    SLICE_X33Y44         FDRE (Setup_fdre_C_CE)      -0.168    12.107    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.487ns  (logic 1.666ns (22.251%)  route 5.821ns (77.749%))
  Logic Levels:           9  (LUT2=2 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 12.236 - 10.000 ) 
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.408     2.487    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X39Y42         FDRE                                         r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.379     2.866 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=7, routed)           0.969     3.835    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X28Y42         LUT4 (Prop_lut4_I1_O)        0.105     3.940 f  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.467     4.407    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/USE_REGISTER.M_AXI_WVALID_q_reg
    SLICE_X28Y42         LUT2 (Prop_lut2_I1_O)        0.105     4.512 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.695     5.206    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X20Y42         LUT3 (Prop_lut3_I1_O)        0.105     5.311 r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.722     6.034    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.285     6.319 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.516     6.834    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_9
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.267     7.101 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=14, routed)          0.544     7.645    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     7.750 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3/O
                         net (fo=1, routed)           0.343     8.093    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3_n_0
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     8.198 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=14, routed)          0.488     8.686    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X29Y47         LUT3 (Prop_lut3_I1_O)        0.105     8.791 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.669     9.461    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.105     9.566 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.409     9.974    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X33Y44         FDRE                                         r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.254    12.236    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_reg_0
    SLICE_X33Y44         FDRE                                         r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/C
                         clock pessimism              0.193    12.429    
                         clock uncertainty           -0.154    12.275    
    SLICE_X33Y44         FDRE (Setup_fdre_C_CE)      -0.168    12.107    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.487ns  (logic 1.666ns (22.251%)  route 5.821ns (77.749%))
  Logic Levels:           9  (LUT2=2 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 12.236 - 10.000 ) 
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.408     2.487    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X39Y42         FDRE                                         r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.379     2.866 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=7, routed)           0.969     3.835    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X28Y42         LUT4 (Prop_lut4_I1_O)        0.105     3.940 f  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.467     4.407    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/USE_REGISTER.M_AXI_WVALID_q_reg
    SLICE_X28Y42         LUT2 (Prop_lut2_I1_O)        0.105     4.512 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.695     5.206    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X20Y42         LUT3 (Prop_lut3_I1_O)        0.105     5.311 r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.722     6.034    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.285     6.319 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.516     6.834    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_9
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.267     7.101 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=14, routed)          0.544     7.645    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     7.750 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3/O
                         net (fo=1, routed)           0.343     8.093    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3_n_0
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     8.198 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=14, routed)          0.488     8.686    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X29Y47         LUT3 (Prop_lut3_I1_O)        0.105     8.791 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.669     9.461    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.105     9.566 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.409     9.974    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X33Y44         FDRE                                         r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.254    12.236    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_reg_0
    SLICE_X33Y44         FDRE                                         r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/C
                         clock pessimism              0.193    12.429    
                         clock uncertainty           -0.154    12.275    
    SLICE_X33Y44         FDRE (Setup_fdre_C_CE)      -0.168    12.107    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 1.581ns (22.185%)  route 5.545ns (77.815%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.408     2.487    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X39Y42         FDRE                                         r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.379     2.866 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=7, routed)           0.969     3.835    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X28Y42         LUT4 (Prop_lut4_I1_O)        0.105     3.940 f  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.467     4.407    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/USE_REGISTER.M_AXI_WVALID_q_reg
    SLICE_X28Y42         LUT2 (Prop_lut2_I1_O)        0.105     4.512 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.695     5.206    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X20Y42         LUT3 (Prop_lut3_I1_O)        0.105     5.311 r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.722     6.034    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.285     6.319 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.516     6.834    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_9
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.267     7.101 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=14, routed)          0.544     7.645    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     7.750 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3/O
                         net (fo=1, routed)           0.343     8.093    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3_n_0
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     8.198 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=14, routed)          0.456     8.654    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_251_in
    SLICE_X26Y47         LUT4 (Prop_lut4_I1_O)        0.125     8.779 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=64, routed)          0.834     9.613    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0[0]
    SLICE_X14Y48         FDRE                                         r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.328    12.310    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X14Y48         FDRE                                         r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[10]/C
                         clock pessimism              0.193    12.503    
                         clock uncertainty           -0.154    12.349    
    SLICE_X14Y48         FDRE (Setup_fdre_C_R)       -0.582    11.767    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[10]
  -------------------------------------------------------------------
                         required time                         11.767    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 1.581ns (22.185%)  route 5.545ns (77.815%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.408     2.487    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X39Y42         FDRE                                         r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.379     2.866 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=7, routed)           0.969     3.835    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X28Y42         LUT4 (Prop_lut4_I1_O)        0.105     3.940 f  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.467     4.407    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/USE_REGISTER.M_AXI_WVALID_q_reg
    SLICE_X28Y42         LUT2 (Prop_lut2_I1_O)        0.105     4.512 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.695     5.206    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X20Y42         LUT3 (Prop_lut3_I1_O)        0.105     5.311 r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.722     6.034    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.285     6.319 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.516     6.834    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_9
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.267     7.101 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=14, routed)          0.544     7.645    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     7.750 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3/O
                         net (fo=1, routed)           0.343     8.093    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3_n_0
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     8.198 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=14, routed)          0.456     8.654    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_251_in
    SLICE_X26Y47         LUT4 (Prop_lut4_I1_O)        0.125     8.779 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=64, routed)          0.834     9.613    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0[0]
    SLICE_X14Y48         FDRE                                         r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.328    12.310    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X14Y48         FDRE                                         r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[12]/C
                         clock pessimism              0.193    12.503    
                         clock uncertainty           -0.154    12.349    
    SLICE_X14Y48         FDRE (Setup_fdre_C_R)       -0.582    11.767    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[12]
  -------------------------------------------------------------------
                         required time                         11.767    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 1.581ns (22.185%)  route 5.545ns (77.815%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.408     2.487    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X39Y42         FDRE                                         r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.379     2.866 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=7, routed)           0.969     3.835    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X28Y42         LUT4 (Prop_lut4_I1_O)        0.105     3.940 f  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.467     4.407    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/USE_REGISTER.M_AXI_WVALID_q_reg
    SLICE_X28Y42         LUT2 (Prop_lut2_I1_O)        0.105     4.512 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.695     5.206    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X20Y42         LUT3 (Prop_lut3_I1_O)        0.105     5.311 r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.722     6.034    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.285     6.319 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.516     6.834    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_9
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.267     7.101 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=14, routed)          0.544     7.645    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     7.750 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3/O
                         net (fo=1, routed)           0.343     8.093    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3_n_0
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     8.198 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=14, routed)          0.456     8.654    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_251_in
    SLICE_X26Y47         LUT4 (Prop_lut4_I1_O)        0.125     8.779 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=64, routed)          0.834     9.613    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0[0]
    SLICE_X14Y48         FDRE                                         r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.328    12.310    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X14Y48         FDRE                                         r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[13]/C
                         clock pessimism              0.193    12.503    
                         clock uncertainty           -0.154    12.349    
    SLICE_X14Y48         FDRE (Setup_fdre_C_R)       -0.582    11.767    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[13]
  -------------------------------------------------------------------
                         required time                         11.767    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 1.581ns (22.293%)  route 5.511ns (77.707%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.306ns = ( 12.306 - 10.000 ) 
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.408     2.487    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X39Y42         FDRE                                         r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.379     2.866 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=7, routed)           0.969     3.835    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X28Y42         LUT4 (Prop_lut4_I1_O)        0.105     3.940 f  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.467     4.407    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/USE_REGISTER.M_AXI_WVALID_q_reg
    SLICE_X28Y42         LUT2 (Prop_lut2_I1_O)        0.105     4.512 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.695     5.206    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X20Y42         LUT3 (Prop_lut3_I1_O)        0.105     5.311 r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.722     6.034    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.285     6.319 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.516     6.834    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_9
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.267     7.101 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=14, routed)          0.544     7.645    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     7.750 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3/O
                         net (fo=1, routed)           0.343     8.093    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3_n_0
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     8.198 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=14, routed)          0.456     8.654    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_251_in
    SLICE_X26Y47         LUT4 (Prop_lut4_I1_O)        0.125     8.779 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=64, routed)          0.800     9.579    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0[0]
    SLICE_X22Y46         FDRE                                         r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.324    12.306    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X22Y46         FDRE                                         r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[26]/C
                         clock pessimism              0.193    12.499    
                         clock uncertainty           -0.154    12.345    
    SLICE_X22Y46         FDRE (Setup_fdre_C_R)       -0.582    11.763    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[26]
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 1.581ns (22.293%)  route 5.511ns (77.707%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.306ns = ( 12.306 - 10.000 ) 
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.408     2.487    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X39Y42         FDRE                                         r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.379     2.866 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=7, routed)           0.969     3.835    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X28Y42         LUT4 (Prop_lut4_I1_O)        0.105     3.940 f  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.467     4.407    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/USE_REGISTER.M_AXI_WVALID_q_reg
    SLICE_X28Y42         LUT2 (Prop_lut2_I1_O)        0.105     4.512 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.695     5.206    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X20Y42         LUT3 (Prop_lut3_I1_O)        0.105     5.311 r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.722     6.034    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.285     6.319 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.516     6.834    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_9
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.267     7.101 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=14, routed)          0.544     7.645    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     7.750 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3/O
                         net (fo=1, routed)           0.343     8.093    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3_n_0
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     8.198 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=14, routed)          0.456     8.654    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_251_in
    SLICE_X26Y47         LUT4 (Prop_lut4_I1_O)        0.125     8.779 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=64, routed)          0.800     9.579    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0[0]
    SLICE_X22Y46         FDRE                                         r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.324    12.306    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X22Y46         FDRE                                         r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[27]/C
                         clock pessimism              0.193    12.499    
                         clock uncertainty           -0.154    12.345    
    SLICE_X22Y46         FDRE (Setup_fdre_C_R)       -0.582    11.763    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[27]
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 1.581ns (22.293%)  route 5.511ns (77.707%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.306ns = ( 12.306 - 10.000 ) 
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.408     2.487    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X39Y42         FDRE                                         r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.379     2.866 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=7, routed)           0.969     3.835    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X28Y42         LUT4 (Prop_lut4_I1_O)        0.105     3.940 f  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.467     4.407    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/USE_REGISTER.M_AXI_WVALID_q_reg
    SLICE_X28Y42         LUT2 (Prop_lut2_I1_O)        0.105     4.512 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.695     5.206    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X20Y42         LUT3 (Prop_lut3_I1_O)        0.105     5.311 r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.722     6.034    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.285     6.319 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.516     6.834    design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_9
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.267     7.101 r  design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=14, routed)          0.544     7.645    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     7.750 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3/O
                         net (fo=1, routed)           0.343     8.093    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3_n_0
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     8.198 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=14, routed)          0.456     8.654    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_251_in
    SLICE_X26Y47         LUT4 (Prop_lut4_I1_O)        0.125     8.779 r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=64, routed)          0.800     9.579    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0[0]
    SLICE_X22Y46         FDRE                                         r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.324    12.306    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X22Y46         FDRE                                         r  design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[28]/C
                         clock pessimism              0.193    12.499    
                         clock uncertainty           -0.154    12.345    
    SLICE_X22Y46         FDRE (Setup_fdre_C_R)       -0.582    11.763    design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[28]
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  2.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.158%)  route 0.162ns (55.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.659     0.995    design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.162     1.285    design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X30Y99         SRL16E                                       r  design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.845     1.211    design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.231    design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.583     0.919    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X54Y47         FDRE                                         r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.164     1.083 r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][1]/Q
                         net (fo=1, routed)           0.103     1.185    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/sig_data_fifo_data_in[17]
    RAMB36_X3Y9          RAMB36E1                                     r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.889     1.255    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB36_X3Y9          RAMB36E1                                     r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.282     0.972    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[26])
                                                      0.155     1.127    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.583     0.919    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X54Y49         FDRE                                         r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.083 r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][8]/Q
                         net (fo=1, routed)           0.104     1.187    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/sig_data_fifo_data_in[8]
    RAMB36_X3Y9          RAMB36E1                                     r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.889     1.255    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB36_X3Y9          RAMB36E1                                     r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.282     0.972    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[11])
                                                      0.155     1.127    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.254%)  route 0.099ns (37.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.557     0.893    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X38Y52         FDRE                                         r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[7]/Q
                         net (fo=1, routed)           0.099     1.156    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X36Y52         SRL16E                                       r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.825     1.191    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X36Y52         SRL16E                                       r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
                         clock pessimism             -0.282     0.909    
    SLICE_X36Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.092    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_ps_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.227%)  route 0.124ns (46.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.645     0.981    design_ps_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X28Y125        FDRE                                         r  design_ps_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.141     1.122 r  design_ps_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.124     1.246    design_ps_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X30Y125        SRL16E                                       r  design_ps_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.914     1.280    design_ps_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y125        SRL16E                                       r  design_ps_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.286     0.994    
    SLICE_X30Y125        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.177    design_ps_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.078%)  route 0.267ns (58.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.554     0.890    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X47Y61         FDRE                                         r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[19]/Q
                         net (fo=4, routed)           0.267     1.297    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sel0[12]
    SLICE_X50Y61         LUT3 (Prop_lut3_I0_O)        0.045     1.342 r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[19]_i_1/O
                         net (fo=1, routed)           0.000     1.342    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt[19]
    SLICE_X50Y61         FDRE                                         r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.818     1.184    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y61         FDRE                                         r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.121     1.270    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_packer_full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.528%)  route 0.241ns (56.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.583     0.919    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/m_axi_s2mm_aclk
    SLICE_X56Y46         FDRE                                         r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=6, routed)           0.241     1.301    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/p_2_in
    SLICE_X55Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.346 r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/INCLUDE_PACKING.lsig_packer_full_i_1/O
                         net (fo=1, routed)           0.000     1.346    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO_n_48
    SLICE_X55Y50         FDRE                                         r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_packer_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.846     1.212    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X55Y50         FDRE                                         r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_packer_full_reg/C
                         clock pessimism             -0.030     1.182    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.091     1.273    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_packer_full_reg
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_single_dbeat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.442%)  route 0.242ns (56.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.563     0.899    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X44Y49         FDRE                                         r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_single_dbeat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 f  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_single_dbeat_reg/Q
                         net (fo=6, routed)           0.242     1.282    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_single_dbeat_reg_n_0
    SLICE_X43Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.327 r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_strb_skid_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.327    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_next_strt_strb_reg_reg[3][1]
    SLICE_X43Y50         FDRE                                         r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.825     1.191    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X43Y50         FDRE                                         r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_reg[1]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.091     1.252    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.973%)  route 0.105ns (45.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.582     0.918    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X55Y46         FDRE                                         r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]/Q
                         net (fo=1, routed)           0.105     1.150    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/sig_data_fifo_data_in[23]
    RAMB36_X3Y9          RAMB36E1                                     r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.889     1.255    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB36_X3Y9          RAMB36E1                                     r  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.282     0.972    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.101     1.073    design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.838%)  route 0.115ns (41.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.575     0.911    design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y90         FDRE                                         r  design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.115     1.189    design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X30Y92         SRLC32E                                      r  design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.843     1.209    design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     design_ps_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X3Y9   design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X3Y9   design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X4Y25  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X4Y11  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X4Y10  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X3Y54  u_ila_2_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y25  u_ila_2_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y27  u_ila_2_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y26  u_ila_2_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y42  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y42  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y42  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y42  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y42  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y42  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y42  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y42  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y44  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X26Y44  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y42  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y42  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y42  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y42  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y42  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y42  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y42  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y42  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y53  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y53  design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.228ns (19.214%)  route 5.163ns (80.786%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 13.957 - 10.000 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.622     4.418    u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X86Y104        FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDRE (Prop_fdre_C_Q)         0.433     4.851 f  u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=317, routed)         1.734     6.585    u_ila_1_0/inst/ila_core_inst/u_ila_regs/s_daddr_o[1]
    SLICE_X88Y76         LUT6 (Prop_lut6_I0_O)        0.105     6.690 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/current_state[1]_i_4/O
                         net (fo=3, routed)           0.854     7.544    u_ila_1_0/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[1]
    SLICE_X88Y70         LUT6 (Prop_lut6_I4_O)        0.105     7.649 f  u_ila_1_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[1]_i_1__33/O
                         net (fo=3, routed)           0.533     8.182    u_ila_1_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[1]
    SLICE_X89Y70         LUT6 (Prop_lut6_I5_O)        0.105     8.287 r  u_ila_1_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_2/O
                         net (fo=4, routed)           0.538     8.825    u_ila_1_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0
    SLICE_X91Y68         LUT5 (Prop_lut5_I4_O)        0.108     8.933 f  u_ila_1_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1/O
                         net (fo=7, routed)           0.428     9.361    u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt
    SLICE_X92Y68         LUT3 (Prop_lut3_I1_O)        0.267     9.628 r  u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_3/O
                         net (fo=2, routed)           0.671    10.299    u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pwropt
    SLICE_X104Y65        LUT2 (Prop_lut2_I1_O)        0.105    10.404 r  u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.406    10.809    u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_4
    RAMB36_X5Y12         RAMB36E1                                     r  u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.380    13.957    u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X5Y12         RAMB36E1                                     r  u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.231    14.189    
                         clock uncertainty           -0.061    14.127    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.287    13.840    u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.840    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.163ns  (required time - arrival time)
  Source:                 u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 1.228ns (19.633%)  route 5.027ns (80.367%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 13.953 - 10.000 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.622     4.418    u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X86Y104        FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDRE (Prop_fdre_C_Q)         0.433     4.851 f  u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=317, routed)         1.734     6.585    u_ila_1_0/inst/ila_core_inst/u_ila_regs/s_daddr_o[1]
    SLICE_X88Y76         LUT6 (Prop_lut6_I0_O)        0.105     6.690 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/current_state[1]_i_4/O
                         net (fo=3, routed)           0.854     7.544    u_ila_1_0/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[1]
    SLICE_X88Y70         LUT6 (Prop_lut6_I4_O)        0.105     7.649 f  u_ila_1_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[1]_i_1__33/O
                         net (fo=3, routed)           0.533     8.182    u_ila_1_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[1]
    SLICE_X89Y70         LUT6 (Prop_lut6_I5_O)        0.105     8.287 r  u_ila_1_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_2/O
                         net (fo=4, routed)           0.538     8.825    u_ila_1_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0
    SLICE_X91Y68         LUT5 (Prop_lut5_I4_O)        0.108     8.933 f  u_ila_1_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1/O
                         net (fo=7, routed)           0.428     9.361    u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt
    SLICE_X92Y68         LUT3 (Prop_lut3_I1_O)        0.267     9.628 r  u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_3/O
                         net (fo=2, routed)           0.665    10.293    u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_2
    SLICE_X104Y67        LUT2 (Prop_lut2_I1_O)        0.105    10.398 r  u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_4/O
                         net (fo=1, routed)           0.275    10.673    u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_3
    RAMB36_X5Y13         RAMB36E1                                     r  u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.376    13.953    u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X5Y13         RAMB36E1                                     r  u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.231    14.185    
                         clock uncertainty           -0.061    14.123    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.287    13.836    u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.836    
                         arrival time                         -10.673    
  -------------------------------------------------------------------
                         slack                                  3.163    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        6.462ns  (logic 0.484ns (7.490%)  route 5.978ns (92.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.859ns = ( 13.859 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.621     4.417    u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X83Y104        FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.379     4.796 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/Q
                         net (fo=49, routed)          5.978    10.774    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_di_o[7]
    SLICE_X85Y71         LUT5 (Prop_lut5_I0_O)        0.105    10.879 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[7]_i_1__0/O
                         net (fo=1, routed)           0.000    10.879    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[7]_i_1__0_n_0
    SLICE_X85Y71         FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.282    13.859    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/UNCONN_IN
    SLICE_X85Y71         FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[7]/C
                         clock pessimism              0.231    14.091    
                         clock uncertainty           -0.061    14.029    
    SLICE_X85Y71         FDRE (Setup_fdre_C_D)        0.032    14.061    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[7]
  -------------------------------------------------------------------
                         required time                         14.061    
                         arrival time                         -10.879    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        6.441ns  (logic 0.484ns (7.514%)  route 5.957ns (92.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.621     4.417    u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X84Y104        FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y104        FDRE (Prop_fdre_C_Q)         0.379     4.796 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=49, routed)          5.957    10.754    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_di_o[0]
    SLICE_X81Y86         LUT5 (Prop_lut5_I0_O)        0.105    10.859 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[0]_i_1__3/O
                         net (fo=1, routed)           0.000    10.859    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[0]_i_1__3_n_0
    SLICE_X81Y86         FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.289    13.866    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/UNCONN_IN
    SLICE_X81Y86         FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[0]/C
                         clock pessimism              0.231    14.098    
                         clock uncertainty           -0.061    14.036    
    SLICE_X81Y86         FDRE (Setup_fdre_C_D)        0.030    14.066    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[0]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 1.073ns (16.770%)  route 5.325ns (83.230%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 13.911 - 10.000 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.622     4.418    u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X86Y104        FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDRE (Prop_fdre_C_Q)         0.433     4.851 f  u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=320, routed)         3.987     8.838    u_ila_1_0/inst/ila_core_inst/u_ila_regs/s_daddr_o[0]
    SLICE_X97Y77         LUT6 (Prop_lut6_I0_O)        0.105     8.943 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_1[4]_i_6/O
                         net (fo=1, routed)           0.000     8.943    u_ila_1_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_1[4]_i_6_n_0
    SLICE_X97Y77         MUXF7 (Prop_muxf7_I0_O)      0.178     9.121 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[4]_i_4/O
                         net (fo=5, routed)           0.704     9.825    u_ila_1_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[4]_i_4_n_0
    SLICE_X96Y78         LUT6 (Prop_lut6_I5_O)        0.252    10.077 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_1[2]_i_1/O
                         net (fo=3, routed)           0.634    10.712    u_ila_1_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_1[2]_i_1_n_0
    SLICE_X95Y78         LUT4 (Prop_lut4_I1_O)        0.105    10.817 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[2]_i_1/O
                         net (fo=1, routed)           0.000    10.817    u_ila_1_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[2]_i_1_n_0
    SLICE_X95Y78         FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.334    13.911    u_ila_1_0/inst/ila_core_inst/u_ila_regs/s_dclk
    SLICE_X95Y78         FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[2]/C
                         clock pessimism              0.231    14.143    
                         clock uncertainty           -0.061    14.081    
    SLICE_X95Y78         FDRE (Setup_fdre_C_D)        0.030    14.111    u_ila_1_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.111    
                         arrival time                         -10.817    
  -------------------------------------------------------------------
                         slack                                  3.295    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 0.484ns (7.624%)  route 5.864ns (92.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 13.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.621     4.417    u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X84Y104        FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y104        FDRE (Prop_fdre_C_Q)         0.379     4.796 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=49, routed)          5.864    10.661    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_di_o[0]
    SLICE_X87Y81         LUT5 (Prop_lut5_I0_O)        0.105    10.766 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[0]_i_1__5/O
                         net (fo=1, routed)           0.000    10.766    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[0]_i_1__5_n_0
    SLICE_X87Y81         FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.286    13.863    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/UNCONN_IN
    SLICE_X87Y81         FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[0]/C
                         clock pessimism              0.231    14.095    
                         clock uncertainty           -0.061    14.033    
    SLICE_X87Y81         FDRE (Setup_fdre_C_D)        0.033    14.066    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[0]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        6.331ns  (logic 1.073ns (16.947%)  route 5.258ns (83.053%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 13.911 - 10.000 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.622     4.418    u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X86Y104        FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDRE (Prop_fdre_C_Q)         0.433     4.851 f  u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=320, routed)         3.987     8.838    u_ila_1_0/inst/ila_core_inst/u_ila_regs/s_daddr_o[0]
    SLICE_X97Y77         LUT6 (Prop_lut6_I0_O)        0.105     8.943 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_1[4]_i_6/O
                         net (fo=1, routed)           0.000     8.943    u_ila_1_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_1[4]_i_6_n_0
    SLICE_X97Y77         MUXF7 (Prop_muxf7_I0_O)      0.178     9.121 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[4]_i_4/O
                         net (fo=5, routed)           0.704     9.825    u_ila_1_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[4]_i_4_n_0
    SLICE_X96Y78         LUT6 (Prop_lut6_I5_O)        0.252    10.077 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_1[2]_i_1/O
                         net (fo=3, routed)           0.567    10.645    u_ila_1_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0][0]
    SLICE_X97Y78         LUT6 (Prop_lut6_I0_O)        0.105    10.750 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_1/O
                         net (fo=1, routed)           0.000    10.750    u_ila_1_0/inst/ila_core_inst/u_ila_regs/p_0_in[2]
    SLICE_X97Y78         FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.334    13.911    u_ila_1_0/inst/ila_core_inst/u_ila_regs/s_dclk
    SLICE_X97Y78         FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]/C
                         clock pessimism              0.231    14.143    
                         clock uncertainty           -0.061    14.081    
    SLICE_X97Y78         FDRE (Setup_fdre_C_D)        0.030    14.111    u_ila_1_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]
  -------------------------------------------------------------------
                         required time                         14.111    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        6.052ns  (logic 1.123ns (18.557%)  route 4.929ns (81.443%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns = ( 13.949 - 10.000 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.622     4.418    u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X86Y104        FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDRE (Prop_fdre_C_Q)         0.433     4.851 f  u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=317, routed)         1.734     6.585    u_ila_1_0/inst/ila_core_inst/u_ila_regs/s_daddr_o[1]
    SLICE_X88Y76         LUT6 (Prop_lut6_I0_O)        0.105     6.690 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/current_state[1]_i_4/O
                         net (fo=3, routed)           0.854     7.544    u_ila_1_0/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[1]
    SLICE_X88Y70         LUT6 (Prop_lut6_I4_O)        0.105     7.649 f  u_ila_1_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[1]_i_1__33/O
                         net (fo=3, routed)           0.533     8.182    u_ila_1_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[1]
    SLICE_X89Y70         LUT6 (Prop_lut6_I5_O)        0.105     8.287 r  u_ila_1_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_2/O
                         net (fo=4, routed)           0.538     8.825    u_ila_1_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0
    SLICE_X91Y68         LUT5 (Prop_lut5_I4_O)        0.108     8.933 f  u_ila_1_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1/O
                         net (fo=7, routed)           0.543     9.476    u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X92Y68         LUT5 (Prop_lut5_I0_O)        0.267     9.743 r  u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_8/O
                         net (fo=1, routed)           0.727    10.470    u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_6
    RAMB36_X5Y14         RAMB36E1                                     r  u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.372    13.949    u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X5Y14         RAMB36E1                                     r  u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.231    14.181    
                         clock uncertainty           -0.061    14.119    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.287    13.832    u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.832    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                  3.362    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 0.484ns (7.733%)  route 5.775ns (92.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 13.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.621     4.417    u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X84Y104        FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y104        FDRE (Prop_fdre_C_Q)         0.379     4.796 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=49, routed)          5.775    10.572    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_di_o[0]
    SLICE_X81Y82         LUT5 (Prop_lut5_I0_O)        0.105    10.677 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[0]_i_1__7/O
                         net (fo=1, routed)           0.000    10.677    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[0]_i_1__7_n_0
    SLICE_X81Y82         FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.286    13.863    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/UNCONN_IN
    SLICE_X81Y82         FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[0]/C
                         clock pessimism              0.231    14.095    
                         clock uncertainty           -0.061    14.033    
    SLICE_X81Y82         FDRE (Setup_fdre_C_D)        0.033    14.066    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[0]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                         -10.677    
  -------------------------------------------------------------------
                         slack                                  3.390    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 1.123ns (18.661%)  route 4.895ns (81.339%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.950ns = ( 13.950 - 10.000 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.622     4.418    u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X86Y104        FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDRE (Prop_fdre_C_Q)         0.433     4.851 f  u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=317, routed)         1.734     6.585    u_ila_1_0/inst/ila_core_inst/u_ila_regs/s_daddr_o[1]
    SLICE_X88Y76         LUT6 (Prop_lut6_I0_O)        0.105     6.690 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/current_state[1]_i_4/O
                         net (fo=3, routed)           0.854     7.544    u_ila_1_0/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[1]
    SLICE_X88Y70         LUT6 (Prop_lut6_I4_O)        0.105     7.649 f  u_ila_1_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[1]_i_1__33/O
                         net (fo=3, routed)           0.533     8.182    u_ila_1_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[1]
    SLICE_X89Y70         LUT6 (Prop_lut6_I5_O)        0.105     8.287 r  u_ila_1_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_2/O
                         net (fo=4, routed)           0.538     8.825    u_ila_1_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0
    SLICE_X91Y68         LUT5 (Prop_lut5_I4_O)        0.108     8.933 r  u_ila_1_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1/O
                         net (fo=7, routed)           0.285     9.217    u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X91Y69         LUT5 (Prop_lut5_I0_O)        0.267     9.484 r  u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_14/O
                         net (fo=1, routed)           0.952    10.436    u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_9
    RAMB36_X4Y17         RAMB36E1                                     r  u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.373    13.950    u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X4Y17         RAMB36E1                                     r  u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.231    14.182    
                         clock uncertainty           -0.061    14.120    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.287    13.833    u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.833    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  3.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/parallel_dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/parallel_dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.979%)  route 0.187ns (57.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.666     1.701    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/UNCONN_IN
    SLICE_X84Y101        FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/parallel_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y101        FDRE (Prop_fdre_C_Q)         0.141     1.842 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/parallel_dout_reg[3]/Q
                         net (fo=2, routed)           0.187     2.029    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/s_do_o[3]
    SLICE_X85Y98         FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/parallel_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.853     1.982    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/UNCONN_IN
    SLICE_X85Y98         FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/parallel_dout_reg[2]/C
                         clock pessimism             -0.099     1.883    
    SLICE_X85Y98         FDRE (Hold_fdre_C_D)         0.078     1.961    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/parallel_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/parallel_dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/parallel_dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.277%)  route 0.150ns (47.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.666     1.701    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/UNCONN_IN
    SLICE_X82Y100        FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/parallel_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDRE (Prop_fdre_C_Q)         0.164     1.865 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/parallel_dout_reg[3]/Q
                         net (fo=2, routed)           0.150     2.015    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/s_do_o[3]
    SLICE_X82Y99         FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/parallel_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.853     1.982    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/UNCONN_IN
    SLICE_X82Y99         FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/parallel_dout_reg[2]/C
                         clock pessimism             -0.099     1.883    
    SLICE_X82Y99         FDRE (Hold_fdre_C_D)         0.059     1.942    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/parallel_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_ila_2_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_2_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.248ns (55.643%)  route 0.198ns (44.357%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.624     1.659    u_ila_2_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk
    SLICE_X51Y128        FDRE                                         r  u_ila_2_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.141     1.800 r  u_ila_2_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[42]/Q
                         net (fo=1, routed)           0.198     1.998    u_ila_2_0/inst/ila_core_inst/xsdb_memory_read_inst/data2[10]
    SLICE_X49Y128        LUT6 (Prop_lut6_I1_O)        0.045     2.043 r  u_ila_2_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[10]_i_2/O
                         net (fo=1, routed)           0.000     2.043    u_ila_2_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[10]_i_2_n_0
    SLICE_X49Y128        MUXF7 (Prop_muxf7_I0_O)      0.062     2.105 r  u_ila_2_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.105    u_ila_2_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/curr_read_block_reg[2]_4
    SLICE_X49Y128        FDRE                                         r  u_ila_2_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.898     2.027    u_ila_2_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/UNCONN_IN
    SLICE_X49Y128        FDRE                                         r  u_ila_2_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/C
                         clock pessimism             -0.103     1.924    
    SLICE_X49Y128        FDRE (Hold_fdre_C_D)         0.105     2.029    u_ila_2_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.012%)  route 0.165ns (46.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.691     1.726    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/UNCONN_IN
    SLICE_X99Y100        FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.141     1.867 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[5]/Q
                         net (fo=1, routed)           0.165     2.032    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg_n_0_[5]
    SLICE_X99Y99         LUT5 (Prop_lut5_I2_O)        0.045     2.077 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow[4]_i_1__23/O
                         net (fo=1, routed)           0.000     2.077    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow[4]_i_1__23_n_0
    SLICE_X99Y99         FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.879     2.008    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/UNCONN_IN
    SLICE_X99Y99         FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[4]/C
                         clock pessimism             -0.099     1.909    
    SLICE_X99Y99         FDRE (Hold_fdre_C_D)         0.091     2.000    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.710%)  route 0.335ns (64.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.609     1.643    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/UNCONN_IN
    SLICE_X99Y99         FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y99         FDRE (Prop_fdre_C_Q)         0.141     1.784 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[7]/Q
                         net (fo=1, routed)           0.335     2.119    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg_n_0_[7]
    SLICE_X99Y100        LUT5 (Prop_lut5_I2_O)        0.045     2.164 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow[6]_i_1__23/O
                         net (fo=1, routed)           0.000     2.164    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow[6]_i_1__23_n_0
    SLICE_X99Y100        FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.965     2.094    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/UNCONN_IN
    SLICE_X99Y100        FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[6]/C
                         clock pessimism             -0.099     1.995    
    SLICE_X99Y100        FDRE (Hold_fdre_C_D)         0.092     2.087    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.514%)  route 0.197ns (51.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.691     1.726    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/UNCONN_IN
    SLICE_X99Y100        FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.141     1.867 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[13]/Q
                         net (fo=1, routed)           0.197     2.064    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg_n_0_[13]
    SLICE_X98Y99         LUT5 (Prop_lut5_I2_O)        0.045     2.109 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow[12]_i_1__23/O
                         net (fo=1, routed)           0.000     2.109    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow[12]_i_1__23_n_0
    SLICE_X98Y99         FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.879     2.008    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/UNCONN_IN
    SLICE_X98Y99         FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[12]/C
                         clock pessimism             -0.099     1.909    
    SLICE_X98Y99         FDRE (Hold_fdre_C_D)         0.121     2.030    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.209ns (39.024%)  route 0.327ns (60.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.609     1.643    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/UNCONN_IN
    SLICE_X104Y99        FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDRE (Prop_fdre_C_Q)         0.164     1.807 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/current_state_reg[1]/Q
                         net (fo=21, routed)          0.327     2.134    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/current_state[1]
    SLICE_X105Y100       LUT4 (Prop_lut4_I3_O)        0.045     2.179 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/current_state[2]_i_1__31/O
                         net (fo=1, routed)           0.000     2.179    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/next_state[2]
    SLICE_X105Y100       FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.966     2.095    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/UNCONN_IN
    SLICE_X105Y100       FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/current_state_reg[2]/C
                         clock pessimism             -0.099     1.996    
    SLICE_X105Y100       FDRE (Hold_fdre_C_D)         0.091     2.087    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.209ns (37.011%)  route 0.356ns (62.989%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.636     1.670    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/UNCONN_IN
    SLICE_X108Y99        FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.164     1.834 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[0]/Q
                         net (fo=23, routed)          0.356     2.190    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[0]
    SLICE_X108Y100       LUT4 (Prop_lut4_I3_O)        0.045     2.235 r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[1]_i_1__18/O
                         net (fo=1, routed)           0.000     2.235    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/next_state[1]
    SLICE_X108Y100       FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.992     2.121    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/UNCONN_IN
    SLICE_X108Y100       FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[1]/C
                         clock pessimism             -0.099     2.022    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.120     2.142    u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.507%)  route 0.113ns (44.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.687     1.722    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X91Y107        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y107        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/Q
                         net (fo=1, routed)           0.113     1.976    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/DIB1
    SLICE_X92Y107        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.961     2.090    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X92Y107        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.332     1.758    
    SLICE_X92Y107        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.882    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.984%)  route 0.114ns (41.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.687     1.722    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X90Y108        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y108        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/Q
                         net (fo=1, routed)           0.114     2.000    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X92Y107        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.961     2.090    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X92Y107        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.332     1.758    
    SLICE_X92Y107        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.905    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X4Y21     u_ila_0_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X4Y21     u_ila_0_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X4Y23     u_ila_0_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X4Y23     u_ila_0_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X4Y24     u_ila_0_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X4Y24     u_ila_0_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X4Y22     u_ila_0_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X4Y22     u_ila_0_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X4Y24     u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X4Y15     u_ila_1_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X92Y108    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X92Y108    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X92Y108    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X92Y108    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X92Y108    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X92Y108    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X92Y108    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X92Y108    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X92Y108    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X92Y108    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X92Y108    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X92Y108    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X92Y108    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X92Y108    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X92Y108    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X92Y108    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_ps_clk_wiz_0_0
  To Clock:  clk_out1_design_ps_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.810ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.441ns,  Total Violation       -0.865ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@10.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 0.348ns (4.485%)  route 7.410ns (95.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 13.862 - 10.000 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.552     4.348    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.116 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     2.713    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.798 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.431     4.229    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X63Y78         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.348     4.577 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=289, routed)         7.410    11.988    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/p_6_out[0]
    SLICE_X80Y78         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386    13.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.283    13.862    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X80Y78         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[13]/C
                         clock pessimism              0.315    14.177    
                         clock uncertainty           -0.074    14.103    
    SLICE_X80Y78         FDRE (Setup_fdre_C_CE)      -0.305    13.798    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                         -11.988    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@10.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 0.348ns (4.485%)  route 7.410ns (95.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 13.862 - 10.000 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.552     4.348    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.116 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     2.713    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.798 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.431     4.229    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X63Y78         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.348     4.577 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=289, routed)         7.410    11.988    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/p_6_out[0]
    SLICE_X80Y78         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386    13.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.283    13.862    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X80Y78         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[9]/C
                         clock pessimism              0.315    14.177    
                         clock uncertainty           -0.074    14.103    
    SLICE_X80Y78         FDRE (Setup_fdre_C_CE)      -0.305    13.798    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                         -11.988    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@10.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 0.348ns (4.639%)  route 7.153ns (95.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 13.864 - 10.000 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.552     4.348    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.116 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     2.713    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.798 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.431     4.229    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X63Y78         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.348     4.577 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=289, routed)         7.153    11.730    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/p_6_out[0]
    SLICE_X80Y79         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386    13.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.285    13.864    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X80Y79         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[13]/C
                         clock pessimism              0.315    14.179    
                         clock uncertainty           -0.074    14.105    
    SLICE_X80Y79         FDRE (Setup_fdre_C_CE)      -0.305    13.800    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                         -11.730    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@10.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 0.348ns (4.639%)  route 7.153ns (95.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 13.864 - 10.000 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.552     4.348    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.116 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     2.713    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.798 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.431     4.229    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X63Y78         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.348     4.577 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=289, routed)         7.153    11.730    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/p_6_out[0]
    SLICE_X80Y79         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386    13.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.285    13.864    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X80Y79         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[9]/C
                         clock pessimism              0.315    14.179    
                         clock uncertainty           -0.074    14.105    
    SLICE_X80Y79         FDRE (Setup_fdre_C_CE)      -0.305    13.800    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                         -11.730    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@10.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 0.348ns (4.639%)  route 7.153ns (95.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 13.864 - 10.000 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.552     4.348    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.116 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     2.713    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.798 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.431     4.229    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X63Y78         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.348     4.577 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=289, routed)         7.153    11.730    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf/g_buff.i_buff/p_6_out[0]
    SLICE_X80Y79         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386    13.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.285    13.864    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X80Y79         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[13]/C
                         clock pessimism              0.315    14.179    
                         clock uncertainty           -0.074    14.105    
    SLICE_X80Y79         FDRE (Setup_fdre_C_CE)      -0.305    13.800    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                         -11.730    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@10.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 0.348ns (4.639%)  route 7.153ns (95.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 13.864 - 10.000 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.552     4.348    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.116 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     2.713    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.798 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.431     4.229    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X63Y78         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.348     4.577 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=289, routed)         7.153    11.730    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf/g_buff.i_buff/p_6_out[0]
    SLICE_X80Y79         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386    13.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.285    13.864    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X80Y79         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[9]/C
                         clock pessimism              0.315    14.179    
                         clock uncertainty           -0.074    14.105    
    SLICE_X80Y79         FDRE (Setup_fdre_C_CE)      -0.305    13.800    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                         -11.730    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.098ns  (required time - arrival time)
  Source:                 design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@10.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.475ns  (logic 0.348ns (4.656%)  route 7.127ns (95.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.552     4.348    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.116 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     2.713    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.798 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.431     4.229    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X63Y78         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.348     4.577 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=289, routed)         7.127    11.704    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/p_6_out[0]
    SLICE_X83Y80         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386    13.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.287    13.866    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X83Y80         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[10]/C
                         clock pessimism              0.315    14.181    
                         clock uncertainty           -0.074    14.107    
    SLICE_X83Y80         FDRE (Setup_fdre_C_CE)      -0.305    13.802    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                  2.098    

Slack (MET) :             2.098ns  (required time - arrival time)
  Source:                 design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@10.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.475ns  (logic 0.348ns (4.656%)  route 7.127ns (95.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.552     4.348    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.116 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     2.713    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.798 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.431     4.229    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X63Y78         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.348     4.577 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=289, routed)         7.127    11.704    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/p_6_out[0]
    SLICE_X83Y80         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386    13.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.287    13.866    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X83Y80         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[14]/C
                         clock pessimism              0.315    14.181    
                         clock uncertainty           -0.074    14.107    
    SLICE_X83Y80         FDRE (Setup_fdre_C_CE)      -0.305    13.802    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                  2.098    

Slack (MET) :             2.098ns  (required time - arrival time)
  Source:                 design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@10.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.475ns  (logic 0.348ns (4.656%)  route 7.127ns (95.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.552     4.348    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.116 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     2.713    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.798 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.431     4.229    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X63Y78         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.348     4.577 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=289, routed)         7.127    11.704    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/p_6_out[0]
    SLICE_X83Y80         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386    13.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.287    13.866    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X83Y80         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[15]/C
                         clock pessimism              0.315    14.181    
                         clock uncertainty           -0.074    14.107    
    SLICE_X83Y80         FDRE (Setup_fdre_C_CE)      -0.305    13.802    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                  2.098    

Slack (MET) :             2.098ns  (required time - arrival time)
  Source:                 design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@10.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.475ns  (logic 0.348ns (4.656%)  route 7.127ns (95.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.552     4.348    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.116 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     2.713    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.798 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.431     4.229    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X63Y78         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.348     4.577 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=289, routed)         7.127    11.704    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf/g_buff.i_buff/p_6_out[0]
    SLICE_X83Y80         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386    13.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.287    13.866    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X83Y80         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[10]/C
                         clock pessimism              0.315    14.181    
                         clock uncertainty           -0.074    14.107    
    SLICE_X83Y80         FDRE (Setup_fdre_C_CE)      -0.305    13.802    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                  2.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.441ns  (arrival time - required time)
  Source:                 design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_design_ps_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1_0/inst/ila_core_inst/shifted_data_in_reg[7][74]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.077ns (2.575%)  route 2.914ns (97.425%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.295ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701     2.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     2.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386     3.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     1.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     2.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.459     4.038    u_ila_1_0/inst/ila_core_inst/probe23[0]
    SLICE_X90Y84         SRL16E                                       r  u_ila_1_0/inst/ila_core_inst/shifted_data_in_reg[7][74]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.552     4.348    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.116 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     2.713    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.798 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.497     4.295    u_ila_1_0/inst/ila_core_inst/clk
    SLICE_X90Y84         SRL16E                                       r  u_ila_1_0/inst/ila_core_inst/shifted_data_in_reg[7][74]_srl8/CLK
                         clock pessimism             -0.069     4.227    
                         clock uncertainty            0.074     4.301    
    SLICE_X90Y84         SRL16E (Hold_srl16e_CLK_D)
                                                      0.178     4.479    u_ila_1_0/inst/ila_core_inst/shifted_data_in_reg[7][74]_srl8
  -------------------------------------------------------------------
                         required time                         -4.479    
                         arrival time                           4.038    
  -------------------------------------------------------------------
                         slack                                 -0.441    

Slack (VIOLATED) :        -0.425ns  (arrival time - required time)
  Source:                 design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_design_ps_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.077ns (2.569%)  route 2.921ns (97.431%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.306ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701     2.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     2.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386     3.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     1.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     2.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.466     4.045    u_ila_1_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe23[0]
    SLICE_X95Y95         FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.552     4.348    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.116 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     2.713    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.798 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.508     4.306    u_ila_1_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X95Y95         FDRE                                         r  u_ila_1_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.069     4.238    
                         clock uncertainty            0.074     4.312    
    SLICE_X95Y95         FDRE (Hold_fdre_C_D)         0.158     4.470    u_ila_1_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.470    
                         arrival time                           4.045    
  -------------------------------------------------------------------
                         slack                                 -0.425    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.597     1.631    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.482 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.011    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.037 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.548     1.584    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X43Y72         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     1.725 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/Q
                         net (fo=1, routed)           0.108     1.834    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/wr_data[15]
    SLICE_X42Y72         SRL16E                                       r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.864     1.993    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.526 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.102    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.813     1.944    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X42Y72         SRL16E                                       r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16/CLK
                         clock pessimism             -0.347     1.597    
    SLICE_X42Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.780    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_data_in/gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[14][7]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.504%)  route 0.113ns (44.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.597     1.631    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.482 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.011    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.037 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.568     1.604    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_data_in/aclk
    SLICE_X64Y75         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_data_in/gen_reg.d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.141     1.745 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_data_in/gen_reg.d_reg_reg[7]/Q
                         net (fo=2, routed)           0.113     1.859    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_data_casc_dly/gen_reg.d_reg_reg[7]
    SLICE_X66Y76         SRL16E                                       r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[14][7]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.864     1.993    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.526 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.102    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.835     1.966    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_data_casc_dly/aclk
    SLICE_X66Y76         SRL16E                                       r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[14][7]_srl15/CLK
                         clock pessimism             -0.348     1.618    
    SLICE_X66Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.801    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[14][7]_srl15
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prefifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prefifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.569%)  route 0.155ns (52.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.597     1.631    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.482 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.011    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.037 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.577     1.613    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prefifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X55Y91         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prefifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prefifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/Q
                         net (fo=4, routed)           0.155     1.910    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prefifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][8]
    RAMB18_X3Y36         RAMB18E1                                     r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prefifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.864     1.993    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.526 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.102    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.885     2.016    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prefifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y36         RAMB18E1                                     r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prefifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.348     1.668    
    RAMB18_X3Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.851    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prefifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[11][7]_srl12/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.802%)  route 0.116ns (45.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.597     1.631    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.482 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.011    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.037 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.557     1.593    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X39Y57         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141     1.734 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[7]/Q
                         net (fo=2, routed)           0.116     1.851    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_data_casc_dly/gen_reg.d_reg_reg[7]
    SLICE_X38Y57         SRL16E                                       r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[11][7]_srl12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.864     1.993    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.526 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.102    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.825     1.956    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_data_casc_dly/aclk
    SLICE_X38Y57         SRL16E                                       r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[11][7]_srl12/CLK
                         clock pessimism             -0.350     1.606    
    SLICE_X38Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.789    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[11][7]_srl12
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.802%)  route 0.116ns (45.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.597     1.631    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.482 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.011    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.037 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.554     1.590    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X37Y63         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     1.731 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[7]/Q
                         net (fo=2, routed)           0.116     1.848    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_data_casc_dly/gen_reg.d_reg_reg[7]
    SLICE_X36Y63         SRL16E                                       r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.864     1.993    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.526 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.102    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.821     1.952    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_data_casc_dly/aclk
    SLICE_X36Y63         SRL16E                                       r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]_srl2/CLK
                         clock pessimism             -0.349     1.603    
    SLICE_X36Y63         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.786    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.576%)  route 0.117ns (45.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.597     1.631    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.482 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.011    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.037 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.550     1.586    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X37Y28         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[15]/Q
                         net (fo=2, routed)           0.117     1.845    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly/gen_reg.d_reg_reg[15]
    SLICE_X36Y27         SRL16E                                       r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.864     1.993    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.526 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.102    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.814     1.945    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly/aclk
    SLICE_X36Y27         SRL16E                                       r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][15]_srl3/CLK
                         clock pessimism             -0.346     1.599    
    SLICE_X36Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.782    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][15]_srl3
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][15]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.963%)  route 0.120ns (46.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.597     1.631    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.482 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.011    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.037 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.556     1.592    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X37Y35         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.733 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[15]/Q
                         net (fo=2, routed)           0.120     1.854    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_reg.d_reg_reg[15]
    SLICE_X36Y34         SRL16E                                       r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][15]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.864     1.993    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.526 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.102    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.821     1.952    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/aclk
    SLICE_X36Y34         SRL16E                                       r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][15]_srl6/CLK
                         clock pessimism             -0.346     1.606    
    SLICE_X36Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.789    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][15]_srl6
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[13][7]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.431%)  route 0.123ns (46.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.597     1.631    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.482 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.011    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.037 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.554     1.590    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X39Y65         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141     1.731 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[7]/Q
                         net (fo=2, routed)           0.123     1.854    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_data_casc_dly/gen_reg.d_reg_reg[7]
    SLICE_X38Y63         SRL16E                                       r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[13][7]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.864     1.993    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.526 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.102    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.821     1.952    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_data_casc_dly/aclk
    SLICE_X38Y63         SRL16E                                       r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[13][7]_srl14/CLK
                         clock pessimism             -0.347     1.605    
    SLICE_X38Y63         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.788    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[13][7]_srl14
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_ps_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X3Y30     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/mfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X3Y30     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/mfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X3Y34     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/mfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X3Y34     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/mfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X3Y28     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X3Y28     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X3Y32     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/prefifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X3Y32     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/prefifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X3Y36     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prefifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X3Y36     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prefifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         5.000       4.146      SLICE_X42Y91     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[19][0]_srl20/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X32Y78     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X32Y79     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][10]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X32Y79     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][11]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X32Y79     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][12]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X32Y79     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][13]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X32Y79     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][14]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X32Y79     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X32Y78     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X32Y78     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         5.000       4.146      SLICE_X42Y77     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[19][0]_srl20/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X42Y71     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X42Y72     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][10]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X42Y72     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][11]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X42Y72     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][12]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X42Y72     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][13]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X42Y72     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][14]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X42Y72     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X42Y71     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X42Y71     design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][2]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_ps_clk_wiz_0_0
  To Clock:  clkfbout_design_ps_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_ps_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    design_ps_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       24.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.277ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.185ns  (logic 0.799ns (15.410%)  route 4.386ns (84.590%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 33.171 - 30.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.912     1.912    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.997 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.623     3.620    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.379     3.999 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.695     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X80Y103        LUT2 (Prop_lut2_I0_O)        0.105     4.798 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.975     5.773    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X87Y104        LUT6 (Prop_lut6_I1_O)        0.105     5.878 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.027     6.905    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X89Y108        LUT2 (Prop_lut2_I0_O)        0.105     7.010 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.129     8.139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X85Y119        LUT6 (Prop_lut6_I1_O)        0.105     8.244 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.561     8.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X82Y117        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    31.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.444    33.171    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y117        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.380    33.552    
                         clock uncertainty           -0.035    33.516    
    SLICE_X82Y117        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    33.081    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         33.081    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                 24.277    

Slack (MET) :             24.277ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.185ns  (logic 0.799ns (15.410%)  route 4.386ns (84.590%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 33.171 - 30.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.912     1.912    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.997 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.623     3.620    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.379     3.999 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.695     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X80Y103        LUT2 (Prop_lut2_I0_O)        0.105     4.798 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.975     5.773    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X87Y104        LUT6 (Prop_lut6_I1_O)        0.105     5.878 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.027     6.905    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X89Y108        LUT2 (Prop_lut2_I0_O)        0.105     7.010 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.129     8.139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X85Y119        LUT6 (Prop_lut6_I1_O)        0.105     8.244 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.561     8.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X82Y117        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    31.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.444    33.171    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y117        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism              0.380    33.552    
                         clock uncertainty           -0.035    33.516    
    SLICE_X82Y117        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    33.081    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         33.081    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                 24.277    

Slack (MET) :             24.277ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.185ns  (logic 0.799ns (15.410%)  route 4.386ns (84.590%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 33.171 - 30.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.912     1.912    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.997 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.623     3.620    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.379     3.999 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.695     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X80Y103        LUT2 (Prop_lut2_I0_O)        0.105     4.798 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.975     5.773    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X87Y104        LUT6 (Prop_lut6_I1_O)        0.105     5.878 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.027     6.905    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X89Y108        LUT2 (Prop_lut2_I0_O)        0.105     7.010 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.129     8.139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X85Y119        LUT6 (Prop_lut6_I1_O)        0.105     8.244 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.561     8.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X82Y117        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    31.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.444    33.171    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y117        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism              0.380    33.552    
                         clock uncertainty           -0.035    33.516    
    SLICE_X82Y117        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    33.081    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         33.081    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                 24.277    

Slack (MET) :             24.277ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.185ns  (logic 0.799ns (15.410%)  route 4.386ns (84.590%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 33.171 - 30.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.912     1.912    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.997 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.623     3.620    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.379     3.999 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.695     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X80Y103        LUT2 (Prop_lut2_I0_O)        0.105     4.798 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.975     5.773    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X87Y104        LUT6 (Prop_lut6_I1_O)        0.105     5.878 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.027     6.905    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X89Y108        LUT2 (Prop_lut2_I0_O)        0.105     7.010 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.129     8.139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X85Y119        LUT6 (Prop_lut6_I1_O)        0.105     8.244 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.561     8.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X82Y117        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    31.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.444    33.171    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y117        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism              0.380    33.552    
                         clock uncertainty           -0.035    33.516    
    SLICE_X82Y117        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    33.081    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         33.081    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                 24.277    

Slack (MET) :             24.277ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.185ns  (logic 0.799ns (15.410%)  route 4.386ns (84.590%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 33.171 - 30.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.912     1.912    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.997 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.623     3.620    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.379     3.999 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.695     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X80Y103        LUT2 (Prop_lut2_I0_O)        0.105     4.798 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.975     5.773    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X87Y104        LUT6 (Prop_lut6_I1_O)        0.105     5.878 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.027     6.905    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X89Y108        LUT2 (Prop_lut2_I0_O)        0.105     7.010 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.129     8.139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X85Y119        LUT6 (Prop_lut6_I1_O)        0.105     8.244 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.561     8.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X82Y117        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    31.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.444    33.171    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y117        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism              0.380    33.552    
                         clock uncertainty           -0.035    33.516    
    SLICE_X82Y117        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    33.081    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         33.081    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                 24.277    

Slack (MET) :             24.277ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.185ns  (logic 0.799ns (15.410%)  route 4.386ns (84.590%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 33.171 - 30.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.912     1.912    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.997 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.623     3.620    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.379     3.999 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.695     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X80Y103        LUT2 (Prop_lut2_I0_O)        0.105     4.798 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.975     5.773    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X87Y104        LUT6 (Prop_lut6_I1_O)        0.105     5.878 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.027     6.905    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X89Y108        LUT2 (Prop_lut2_I0_O)        0.105     7.010 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.129     8.139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X85Y119        LUT6 (Prop_lut6_I1_O)        0.105     8.244 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.561     8.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X82Y117        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    31.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.444    33.171    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y117        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism              0.380    33.552    
                         clock uncertainty           -0.035    33.516    
    SLICE_X82Y117        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    33.081    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         33.081    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                 24.277    

Slack (MET) :             24.277ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.185ns  (logic 0.799ns (15.410%)  route 4.386ns (84.590%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 33.171 - 30.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.912     1.912    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.997 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.623     3.620    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.379     3.999 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.695     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X80Y103        LUT2 (Prop_lut2_I0_O)        0.105     4.798 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.975     5.773    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X87Y104        LUT6 (Prop_lut6_I1_O)        0.105     5.878 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.027     6.905    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X89Y108        LUT2 (Prop_lut2_I0_O)        0.105     7.010 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.129     8.139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X85Y119        LUT6 (Prop_lut6_I1_O)        0.105     8.244 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.561     8.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X82Y117        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    31.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.444    33.171    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y117        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism              0.380    33.552    
                         clock uncertainty           -0.035    33.516    
    SLICE_X82Y117        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.435    33.081    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         33.081    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                 24.277    

Slack (MET) :             24.277ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.185ns  (logic 0.799ns (15.410%)  route 4.386ns (84.590%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 33.171 - 30.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.912     1.912    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.997 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.623     3.620    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.379     3.999 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.695     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X80Y103        LUT2 (Prop_lut2_I0_O)        0.105     4.798 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.975     5.773    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X87Y104        LUT6 (Prop_lut6_I1_O)        0.105     5.878 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.027     6.905    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X89Y108        LUT2 (Prop_lut2_I0_O)        0.105     7.010 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.129     8.139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X85Y119        LUT6 (Prop_lut6_I1_O)        0.105     8.244 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.561     8.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X82Y117        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    31.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.444    33.171    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y117        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism              0.380    33.552    
                         clock uncertainty           -0.035    33.516    
    SLICE_X82Y117        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.435    33.081    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         33.081    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                 24.277    

Slack (MET) :             24.303ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 0.813ns (14.945%)  route 4.627ns (85.055%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns = ( 33.229 - 30.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.912     1.912    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.997 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.623     3.620    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.379     3.999 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.695     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X80Y103        LUT2 (Prop_lut2_I0_O)        0.105     4.798 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.975     5.773    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X87Y104        LUT6 (Prop_lut6_I1_O)        0.105     5.878 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.209     7.087    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[11][0]
    SLICE_X92Y105        LUT3 (Prop_lut3_I1_O)        0.105     7.192 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          1.213     8.405    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X95Y108        LUT4 (Prop_lut4_I0_O)        0.119     8.524 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state[1]_i_1/O
                         net (fo=1, routed)           0.536     9.059    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/next_fwft_state[1]
    SLICE_X95Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    31.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.502    33.229    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X95Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.380    33.610    
                         clock uncertainty           -0.035    33.574    
    SLICE_X95Y108        FDCE (Setup_fdce_C_D)       -0.212    33.362    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         33.362    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                 24.303    

Slack (MET) :             24.315ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.147ns  (logic 0.799ns (15.523%)  route 4.348ns (84.477%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.172ns = ( 33.172 - 30.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.912     1.912    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.997 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.623     3.620    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.379     3.999 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.695     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X80Y103        LUT2 (Prop_lut2_I0_O)        0.105     4.798 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.975     5.773    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X87Y104        LUT6 (Prop_lut6_I1_O)        0.105     5.878 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.027     6.905    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X89Y108        LUT2 (Prop_lut2_I0_O)        0.105     7.010 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.129     8.139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X85Y119        LUT6 (Prop_lut6_I1_O)        0.105     8.244 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.523     8.767    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X82Y116        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    31.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.445    33.172    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X82Y116        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.380    33.553    
                         clock uncertainty           -0.035    33.517    
    SLICE_X82Y116        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    33.082    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         33.082    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                 24.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.393%)  route 0.114ns (44.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.990     0.990    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.016 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.662     1.678    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X84Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDCE (Prop_fdce_C_Q)         0.141     1.819 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.114     1.932    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X82Y116        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.933     2.084    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X82Y116        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.392     1.692    
    SLICE_X82Y116        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.839    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.990     0.990    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.016 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.661     1.677    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X83Y117        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDCE (Prop_fdce_C_Q)         0.141     1.818 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.122     1.940    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X82Y117        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.932     2.083    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y117        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.393     1.690    
    SLICE_X82Y117        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.836    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.762%)  route 0.112ns (44.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.990     0.990    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.016 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.662     1.678    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X84Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDCE (Prop_fdce_C_Q)         0.141     1.819 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.112     1.930    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X82Y116        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.933     2.084    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X82Y116        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.392     1.692    
    SLICE_X82Y116        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.812    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.990     0.990    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.016 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.690     1.706    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X97Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y107        FDCE (Prop_fdce_C_Q)         0.141     1.847 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.902    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X97Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.964     2.115    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/idrck
    SLICE_X97Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.409     1.706    
    SLICE_X97Y107        FDCE (Hold_fdce_C_D)         0.075     1.781    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.990     0.990    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.016 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.659     1.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/idrck
    SLICE_X83Y119        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y119        FDCE (Prop_fdce_C_Q)         0.141     1.816 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     1.871    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[1]
    SLICE_X83Y119        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.930     2.081    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/idrck
    SLICE_X83Y119        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.406     1.675    
    SLICE_X83Y119        FDCE (Hold_fdce_C_D)         0.075     1.750    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.141ns (69.956%)  route 0.061ns (30.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.990     0.990    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.016 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.666     1.682    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/idrck
    SLICE_X88Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y107        FDCE (Prop_fdce_C_Q)         0.141     1.823 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.061     1.883    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X88Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.940     2.091    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/idrck
    SLICE_X88Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                         clock pessimism             -0.409     1.682    
    SLICE_X88Y107        FDCE (Hold_fdce_C_D)         0.078     1.760    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.990     0.990    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.016 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.659     1.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/idrck
    SLICE_X83Y119        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y119        FDCE (Prop_fdce_C_Q)         0.141     1.816 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.871    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[2]
    SLICE_X83Y119        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.930     2.081    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/idrck
    SLICE_X83Y119        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.406     1.675    
    SLICE_X83Y119        FDCE (Hold_fdce_C_D)         0.071     1.746    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.990     0.990    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.016 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.659     1.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/idrck
    SLICE_X80Y119        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y119        FDCE (Prop_fdce_C_Q)         0.141     1.816 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.057     1.873    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[3]
    SLICE_X80Y119        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.930     2.081    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/idrck
    SLICE_X80Y119        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.406     1.675    
    SLICE_X80Y119        FDCE (Hold_fdce_C_D)         0.071     1.746    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.990     0.990    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.016 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.659     1.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/idrck
    SLICE_X80Y119        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y119        FDCE (Prop_fdce_C_Q)         0.141     1.816 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.064     1.879    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[0]
    SLICE_X80Y119        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.930     2.081    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/idrck
    SLICE_X80Y119        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.406     1.675    
    SLICE_X80Y119        FDCE (Hold_fdce_C_D)         0.075     1.750    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.990     0.990    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.016 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.666     1.682    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/idrck
    SLICE_X88Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y107        FDCE (Prop_fdce_C_Q)         0.141     1.823 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.064     1.886    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X88Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.940     2.091    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/idrck
    SLICE_X88Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                         clock pessimism             -0.409     1.682    
    SLICE_X88Y107        FDCE (Hold_fdce_C_D)         0.075     1.757    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         30.000      28.408     BUFGCTRL_X0Y1  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/I
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X86Y106  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X86Y106  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X86Y106  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X86Y106  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X82Y105  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X83Y105  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X83Y105  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X83Y105  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X83Y105  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X82Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X82Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X82Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X82Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X82Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X82Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X82Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X82Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X82Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X82Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X82Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X82Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X82Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X82Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X82Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X82Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         15.000      13.870     SLICE_X82Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         15.000      13.870     SLICE_X82Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X82Y118  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X82Y118  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.546ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.533ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.484ns (33.112%)  route 0.978ns (66.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 63.110 - 60.000 ) 
    Source Clock Delay      (SCD):    3.535ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.912 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.623     3.535    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDCE (Prop_fdce_C_Q)         0.379     3.914 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.978     4.892    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X80Y102        LUT1 (Prop_lut1_I0_O)        0.105     4.997 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     4.997    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_0
    SLICE_X80Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.583    61.583    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    61.660 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.450    63.110    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.425    63.535    
                         clock uncertainty           -0.035    63.500    
    SLICE_X80Y102        FDCE (Setup_fdce_C_D)        0.030    63.530    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         63.530    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 58.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.213%)  route 0.451ns (70.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.668     1.660    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDCE (Prop_fdce_C_Q)         0.141     1.801 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.451     2.252    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X80Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.297 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     2.297    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_0
    SLICE_X80Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.088     1.088    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.117 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.941     2.058    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.398     1.660    
    SLICE_X80Y102        FDCE (Hold_fdce_C_D)         0.091     1.751    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.546    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         60.000      58.408     BUFGCTRL_X0Y2  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/I
Min Period        n/a     FDCE/C   n/a            1.000         60.000      59.000     SLICE_X80Y102  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X80Y102  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X80Y102  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X80Y102  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X80Y102  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_ps_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.800ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.800ns  (required time - arrival time)
  Source:                 design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.990ns  (logic 0.348ns (35.138%)  route 0.642ns (64.862%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y52                                      0.000     0.000 r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
    SLICE_X89Y52         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.642     0.990    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X88Y52         FDCE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y52         FDCE (Setup_fdce_C_D)       -0.210     9.790    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                  8.800    

Slack (MET) :             9.034ns  (required time - arrival time)
  Source:                 design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.760ns  (logic 0.348ns (45.774%)  route 0.412ns (54.226%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y52                                      0.000     0.000 r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
    SLICE_X89Y52         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.412     0.760    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X88Y52         FDCE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y52         FDCE (Setup_fdce_C_D)       -0.206     9.794    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          9.794    
                         arrival time                          -0.760    
  -------------------------------------------------------------------
                         slack                                  9.034    

Slack (MET) :             9.065ns  (required time - arrival time)
  Source:                 design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.728ns  (logic 0.348ns (47.820%)  route 0.380ns (52.180%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53                                      0.000     0.000 r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
    SLICE_X89Y53         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.380     0.728    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X88Y53         FDCE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y53         FDCE (Setup_fdce_C_D)       -0.207     9.793    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                  9.065    

Slack (MET) :             9.067ns  (required time - arrival time)
  Source:                 design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.860ns  (logic 0.379ns (44.063%)  route 0.481ns (55.937%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53                                      0.000     0.000 r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X89Y53         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.481     0.860    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X88Y53         FDCE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y53         FDCE (Setup_fdce_C_D)       -0.073     9.927    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                  9.067    

Slack (MET) :             9.123ns  (required time - arrival time)
  Source:                 design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.707ns  (logic 0.348ns (49.226%)  route 0.359ns (50.774%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53                                      0.000     0.000 r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X89Y53         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.359     0.707    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X86Y51         FDCE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X86Y51         FDCE (Setup_fdce_C_D)       -0.170     9.830    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.830    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                  9.123    

Slack (MET) :             9.132ns  (required time - arrival time)
  Source:                 design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.835ns  (logic 0.379ns (45.374%)  route 0.456ns (54.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53                                      0.000     0.000 r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X89Y53         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.456     0.835    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X86Y54         FDCE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X86Y54         FDCE (Setup_fdce_C_D)       -0.033     9.967    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  9.132    

Slack (MET) :             9.173ns  (required time - arrival time)
  Source:                 design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.752ns  (logic 0.379ns (50.380%)  route 0.373ns (49.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53                                      0.000     0.000 r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
    SLICE_X89Y53         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.373     0.752    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X88Y53         FDCE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y53         FDCE (Setup_fdce_C_D)       -0.075     9.925    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                  9.173    

Slack (MET) :             9.173ns  (required time - arrival time)
  Source:                 design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.752ns  (logic 0.379ns (50.419%)  route 0.373ns (49.581%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54                                      0.000     0.000 r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X88Y54         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.373     0.752    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X87Y53         FDCE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X87Y53         FDCE (Setup_fdce_C_D)       -0.075     9.925    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                  9.173    

Slack (MET) :             9.180ns  (required time - arrival time)
  Source:                 design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.613ns  (logic 0.348ns (56.741%)  route 0.265ns (43.259%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53                                      0.000     0.000 r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
    SLICE_X89Y53         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.265     0.613    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X88Y53         FDCE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y53         FDCE (Setup_fdce_C_D)       -0.207     9.793    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                  9.180    

Slack (MET) :             9.251ns  (required time - arrival time)
  Source:                 design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.583ns  (logic 0.348ns (59.717%)  route 0.235ns (40.283%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54                                      0.000     0.000 r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X88Y54         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.235     0.583    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X86Y54         FDCE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X86Y54         FDCE (Setup_fdce_C_D)       -0.166     9.834    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.583    
  -------------------------------------------------------------------
                         slack                                  9.251    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_p

Setup :            0  Failing Endpoints,  Worst Slack        6.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.484ns (11.228%)  route 3.827ns (88.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 14.017 - 10.000 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.316ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.603     2.682    design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X85Y123        FDRE                                         r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDRE (Prop_fdre_C_Q)         0.379     3.061 r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/Q
                         net (fo=3, routed)           3.827     6.888    u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probe0[2]
    SLICE_X89Y119        LUT3 (Prop_lut3_I2_O)        0.105     6.993 r  u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probeDelay1[2]_i_1/O
                         net (fo=1, routed)           0.000     6.993    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[2]
    SLICE_X89Y119        FDRE                                         r  u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.440    14.017    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X89Y119        FDRE                                         r  u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.000    14.017    
                         clock uncertainty           -0.162    13.855    
    SLICE_X89Y119        FDRE (Setup_fdre_C_D)        0.030    13.885    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.885    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.433ns (10.893%)  route 3.542ns (89.107%))
  Logic Levels:           0  
  Clock Path Skew:        1.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns = ( 14.067 - 10.000 ) 
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.316ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.605     2.684    design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X82Y122        FDRE                                         r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y122        FDRE (Prop_fdre_C_Q)         0.433     3.117 r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/Q
                         net (fo=3, routed)           3.542     6.659    u_ila_0_0/inst/ila_core_inst/probe0[17]
    SLICE_X90Y120        SRL16E                                       r  u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.490    14.067    u_ila_0_0/inst/ila_core_inst/clk
    SLICE_X90Y120        SRL16E                                       r  u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
                         clock pessimism              0.000    14.067    
                         clock uncertainty           -0.162    13.905    
    SLICE_X90Y120        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054    13.851    u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8
  -------------------------------------------------------------------
                         required time                         13.851    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.253ns  (required time - arrival time)
  Source:                 design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.552ns (13.837%)  route 3.437ns (86.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 14.017 - 10.000 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.316ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.603     2.682    design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X82Y123        FDRE                                         r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDRE (Prop_fdre_C_Q)         0.433     3.115 r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/Q
                         net (fo=3, routed)           3.437     6.552    u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probe0[11]
    SLICE_X87Y119        LUT3 (Prop_lut3_I2_O)        0.119     6.671 r  u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probeDelay1[11]_i_1/O
                         net (fo=1, routed)           0.000     6.671    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[11]
    SLICE_X87Y119        FDRE                                         r  u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.440    14.017    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X87Y119        FDRE                                         r  u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism              0.000    14.017    
                         clock uncertainty           -0.162    13.855    
    SLICE_X87Y119        FDRE (Setup_fdre_C_D)        0.069    13.924    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                         13.924    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                  7.253    

Slack (MET) :             7.262ns  (required time - arrival time)
  Source:                 design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.494ns (12.411%)  route 3.486ns (87.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 14.017 - 10.000 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.316ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.603     2.682    design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X81Y123        FDRE                                         r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.379     3.061 r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/Q
                         net (fo=3, routed)           3.486     6.547    u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probe0[9]
    SLICE_X87Y119        LUT3 (Prop_lut3_I2_O)        0.115     6.662 r  u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probeDelay1[9]_i_1/O
                         net (fo=1, routed)           0.000     6.662    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[9]
    SLICE_X87Y119        FDRE                                         r  u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.440    14.017    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X87Y119        FDRE                                         r  u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism              0.000    14.017    
                         clock uncertainty           -0.162    13.855    
    SLICE_X87Y119        FDRE (Setup_fdre_C_D)        0.069    13.924    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                         13.924    
                         arrival time                          -6.662    
  -------------------------------------------------------------------
                         slack                                  7.262    

Slack (MET) :             7.292ns  (required time - arrival time)
  Source:                 design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.487ns (12.337%)  route 3.460ns (87.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 14.017 - 10.000 ) 
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.316ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.606     2.685    design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X85Y121        FDRE                                         r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.379     3.064 r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/Q
                         net (fo=3, routed)           3.460     6.524    u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probe0[3]
    SLICE_X89Y119        LUT3 (Prop_lut3_I2_O)        0.108     6.632 r  u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probeDelay1[3]_i_1/O
                         net (fo=1, routed)           0.000     6.632    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[3]
    SLICE_X89Y119        FDRE                                         r  u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.440    14.017    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X89Y119        FDRE                                         r  u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.000    14.017    
                         clock uncertainty           -0.162    13.855    
    SLICE_X89Y119        FDRE (Setup_fdre_C_D)        0.069    13.924    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.924    
                         arrival time                          -6.632    
  -------------------------------------------------------------------
                         slack                                  7.292    

Slack (MET) :             7.460ns  (required time - arrival time)
  Source:                 design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.433ns (11.911%)  route 3.202ns (88.089%))
  Logic Levels:           0  
  Clock Path Skew:        1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 14.014 - 10.000 ) 
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.316ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.605     2.684    design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X82Y122        FDRE                                         r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y122        FDRE (Prop_fdre_C_Q)         0.433     3.117 r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/Q
                         net (fo=3, routed)           3.202     6.319    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[1]
    SLICE_X88Y122        FDRE                                         r  u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.437    14.014    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X88Y122        FDRE                                         r  u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/C
                         clock pessimism              0.000    14.014    
                         clock uncertainty           -0.162    13.852    
    SLICE_X88Y122        FDRE (Setup_fdre_C_D)       -0.073    13.779    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]
  -------------------------------------------------------------------
                         required time                         13.779    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  7.460    

Slack (MET) :             7.601ns  (required time - arrival time)
  Source:                 design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.484ns (13.433%)  route 3.119ns (86.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns = ( 14.016 - 10.000 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.316ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.603     2.682    design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X85Y123        FDRE                                         r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDRE (Prop_fdre_C_Q)         0.379     3.061 r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/Q
                         net (fo=3, routed)           3.119     6.180    u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probe0[6]
    SLICE_X88Y120        LUT3 (Prop_lut3_I2_O)        0.105     6.285 r  u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probeDelay1[6]_i_1/O
                         net (fo=1, routed)           0.000     6.285    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[6]
    SLICE_X88Y120        FDRE                                         r  u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.439    14.016    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X88Y120        FDRE                                         r  u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000    14.016    
                         clock uncertainty           -0.162    13.854    
    SLICE_X88Y120        FDRE (Setup_fdre_C_D)        0.032    13.886    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         13.886    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                  7.601    

Slack (MET) :             7.611ns  (required time - arrival time)
  Source:                 design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.559ns (15.395%)  route 3.072ns (84.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 14.017 - 10.000 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.316ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.603     2.682    design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X82Y123        FDRE                                         r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDRE (Prop_fdre_C_Q)         0.433     3.115 r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/Q
                         net (fo=3, routed)           3.072     6.187    u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probe0[5]
    SLICE_X89Y119        LUT3 (Prop_lut3_I2_O)        0.126     6.313 r  u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probeDelay1[5]_i_1/O
                         net (fo=1, routed)           0.000     6.313    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[5]
    SLICE_X89Y119        FDRE                                         r  u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.440    14.017    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X89Y119        FDRE                                         r  u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000    14.017    
                         clock uncertainty           -0.162    13.855    
    SLICE_X89Y119        FDRE (Setup_fdre_C_D)        0.069    13.924    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         13.924    
                         arrival time                          -6.313    
  -------------------------------------------------------------------
                         slack                                  7.611    

Slack (MET) :             7.639ns  (required time - arrival time)
  Source:                 design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.379ns (10.837%)  route 3.118ns (89.163%))
  Logic Levels:           0  
  Clock Path Skew:        1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.020ns = ( 14.020 - 10.000 ) 
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.316ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.606     2.685    design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X85Y121        FDRE                                         r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.379     3.064 r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/Q
                         net (fo=3, routed)           3.118     6.182    u_ila_0_0/inst/ila_core_inst/probe0[12]
    SLICE_X86Y115        SRL16E                                       r  u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.443    14.020    u_ila_0_0/inst/ila_core_inst/clk
    SLICE_X86Y115        SRL16E                                       r  u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
                         clock pessimism              0.000    14.020    
                         clock uncertainty           -0.162    13.858    
    SLICE_X86Y115        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.037    13.821    u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8
  -------------------------------------------------------------------
                         required time                         13.821    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                  7.639    

Slack (MET) :             7.680ns  (required time - arrival time)
  Source:                 design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.379ns (10.777%)  route 3.138ns (89.223%))
  Logic Levels:           0  
  Clock Path Skew:        1.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.316ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.603     2.682    design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X85Y123        FDRE                                         r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDRE (Prop_fdre_C_Q)         0.379     3.061 r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/Q
                         net (fo=3, routed)           3.138     6.199    u_ila_0_0/inst/ila_core_inst/probe0[6]
    SLICE_X90Y106        SRL16E                                       r  u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.500    14.077    u_ila_0_0/inst/ila_core_inst/clk
    SLICE_X90Y106        SRL16E                                       r  u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/CLK
                         clock pessimism              0.000    14.077    
                         clock uncertainty           -0.162    13.915    
    SLICE_X90Y106        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036    13.879    u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8
  -------------------------------------------------------------------
                         required time                         13.879    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  7.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.397ns (16.283%)  route 2.041ns (83.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.403ns
    Source Clock Delay      (SCD):    2.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.316ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.436     2.418    design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X80Y121        FDRE                                         r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        FDRE (Prop_fdre_C_Q)         0.304     2.722 r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/Q
                         net (fo=3, routed)           2.041     4.764    u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probe0[15]
    SLICE_X87Y121        LUT3 (Prop_lut3_I2_O)        0.093     4.857 r  u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probeDelay1[15]_i_1/O
                         net (fo=1, routed)           0.000     4.857    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[15]
    SLICE_X87Y121        FDRE                                         r  u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.607     4.403    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X87Y121        FDRE                                         r  u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/C
                         clock pessimism              0.000     4.403    
                         clock uncertainty            0.162     4.565    
    SLICE_X87Y121        FDRE (Hold_fdre_C_D)         0.237     4.802    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.802    
                         arrival time                           4.857    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.304ns (12.476%)  route 2.133ns (87.524%))
  Logic Levels:           0  
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.410ns
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.316ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.437     2.419    design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X84Y121        FDRE                                         r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDRE (Prop_fdre_C_Q)         0.304     2.723 r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/Q
                         net (fo=3, routed)           2.133     4.856    u_ila_0_0/inst/ila_core_inst/probe0[13]
    SLICE_X86Y115        SRL16E                                       r  u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.614     4.410    u_ila_0_0/inst/ila_core_inst/clk
    SLICE_X86Y115        SRL16E                                       r  u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
                         clock pessimism              0.000     4.410    
                         clock uncertainty            0.162     4.572    
    SLICE_X86Y115        SRL16E (Hold_srl16e_CLK_D)
                                                      0.215     4.787    u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8
  -------------------------------------------------------------------
                         required time                         -4.787    
                         arrival time                           4.856    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.304ns (11.513%)  route 2.336ns (88.487%))
  Logic Levels:           0  
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.410ns
    Source Clock Delay      (SCD):    2.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.316ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.436     2.418    design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X80Y121        FDRE                                         r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        FDRE (Prop_fdre_C_Q)         0.304     2.722 r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/Q
                         net (fo=3, routed)           2.336     5.059    u_ila_0_0/inst/ila_core_inst/probe0[15]
    SLICE_X86Y115        SRL16E                                       r  u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.614     4.410    u_ila_0_0/inst/ila_core_inst/clk
    SLICE_X86Y115        SRL16E                                       r  u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
                         clock pessimism              0.000     4.410    
                         clock uncertainty            0.162     4.572    
    SLICE_X86Y115        SRL16E (Hold_srl16e_CLK_D)
                                                      0.363     4.935    u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                         -4.935    
                         arrival time                           5.059    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.304ns (11.225%)  route 2.404ns (88.775%))
  Logic Levels:           0  
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.468ns
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.316ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.437     2.419    design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X84Y122        FDRE                                         r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y122        FDRE (Prop_fdre_C_Q)         0.304     2.723 r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=3, routed)           2.404     5.128    u_ila_0_0/inst/ila_core_inst/probe0[7]
    SLICE_X90Y106        SRL16E                                       r  u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.672     4.468    u_ila_0_0/inst/ila_core_inst/clk
    SLICE_X90Y106        SRL16E                                       r  u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
                         clock pessimism              0.000     4.468    
                         clock uncertainty            0.162     4.630    
    SLICE_X90Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.363     4.993    u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                         -4.993    
                         arrival time                           5.128    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.388ns (15.387%)  route 2.134ns (84.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.405ns
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.316ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.437     2.419    design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X84Y121        FDRE                                         r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDRE (Prop_fdre_C_Q)         0.304     2.723 r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/Q
                         net (fo=3, routed)           2.134     4.857    u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probe0[0]
    SLICE_X88Y120        LUT3 (Prop_lut3_I2_O)        0.084     4.941 r  u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000     4.941    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[0]
    SLICE_X88Y120        FDRE                                         r  u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.609     4.405    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X88Y120        FDRE                                         r  u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     4.405    
                         clock uncertainty            0.162     4.567    
    SLICE_X88Y120        FDRE (Hold_fdre_C_D)         0.220     4.787    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.787    
                         arrival time                           4.941    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.141ns (9.283%)  route 1.378ns (90.717%))
  Logic Levels:           0  
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.316ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.655     0.991    design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X80Y121        FDRE                                         r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/Q
                         net (fo=3, routed)           1.378     2.510    u_ila_0_0/inst/ila_core_inst/probe0[14]
    SLICE_X86Y115        SRL16E                                       r  u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.933     2.062    u_ila_0_0/inst/ila_core_inst/clk
    SLICE_X86Y115        SRL16E                                       r  u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
                         clock pessimism              0.000     2.062    
                         clock uncertainty            0.162     2.224    
    SLICE_X86Y115        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.333    u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.141ns (9.292%)  route 1.376ns (90.708%))
  Logic Levels:           0  
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.316ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.655     0.991    design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X84Y122        FDRE                                         r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y122        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/Q
                         net (fo=3, routed)           1.376     2.508    u_ila_0_0/inst/ila_core_inst/probe0[10]
    SLICE_X86Y115        SRL16E                                       r  u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.933     2.062    u_ila_0_0/inst/ila_core_inst/clk
    SLICE_X86Y115        SRL16E                                       r  u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
                         clock pessimism              0.000     2.062    
                         clock uncertainty            0.162     2.224    
    SLICE_X86Y115        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     2.318    u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.164ns (10.897%)  route 1.341ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.316ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.648     0.984    design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X66Y124        FDRE                                         r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDRE (Prop_fdre_C_Q)         0.164     1.148 r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/Q
                         net (fo=3, routed)           1.341     2.489    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[15]
    SLICE_X87Y124        FDRE                                         r  u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.923     2.052    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X87Y124        FDRE                                         r  u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]/C
                         clock pessimism              0.000     2.052    
                         clock uncertainty            0.162     2.214    
    SLICE_X87Y124        FDRE (Hold_fdre_C_D)         0.076     2.290    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.208ns (13.535%)  route 1.329ns (86.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.316ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.653     0.989    design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X82Y123        FDRE                                         r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDRE (Prop_fdre_C_Q)         0.164     1.153 r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/Q
                         net (fo=3, routed)           1.329     2.482    u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probe0[1]
    SLICE_X88Y120        LUT3 (Prop_lut3_I2_O)        0.044     2.526 r  u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probeDelay1[1]_i_1/O
                         net (fo=1, routed)           0.000     2.526    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[1]
    SLICE_X88Y120        FDRE                                         r  u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.928     2.057    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X88Y120        FDRE                                         r  u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.162     2.219    
    SLICE_X88Y120        FDRE (Hold_fdre_C_D)         0.107     2.326    u_ila_0_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.164ns (10.541%)  route 1.392ns (89.459%))
  Logic Levels:           0  
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.316ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.653     0.989    design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X82Y123        FDRE                                         r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDRE (Prop_fdre_C_Q)         0.164     1.153 r  design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/Q
                         net (fo=3, routed)           1.392     2.545    u_ila_0_0/inst/ila_core_inst/probe0[11]
    SLICE_X86Y115        SRL16E                                       r  u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.933     2.062    u_ila_0_0/inst/ila_core_inst/clk
    SLICE_X86Y115        SRL16E                                       r  u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
                         clock pessimism              0.000     2.062    
                         clock uncertainty            0.162     2.224    
    SLICE_X86Y115        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     2.332    u_ila_0_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_ps_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.744ns  (logic 2.147ns (27.723%)  route 5.597ns (72.277%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.378     2.457    design_ps_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.379     2.836 f  design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=17, routed)          2.072     4.908    design_ps_i/DataGen_3ch_0/pretrig[9]
    SLICE_X62Y97         LUT1 (Prop_lut1_I0_O)        0.105     5.013 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_i_32/O
                         net (fo=1, routed)           0.000     5.013    design_ps_i/DataGen_3ch_0/prififo_wr_en_i_32_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.436 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     5.436    design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_15__1_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.693 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_5__1/O[1]
                         net (fo=4, routed)           1.154     6.847    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/Not_Dual.gpio_Data_Out_reg[0][13]
    SLICE_X59Y97         LUT4 (Prop_lut4_I0_O)        0.245     7.092 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[15]_i_26__1/O
                         net (fo=1, routed)           0.000     7.092    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[15]_i_26__1_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.424 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     7.424    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_16__1_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.522 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     7.522    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_11__1_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.620 f  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_10__1/CO[3]
                         net (fo=3, routed)           1.086     8.706    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_10__1_n_0
    SLICE_X58Y98         LUT5 (Prop_lut5_I2_O)        0.105     8.811 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[15]_i_5__1/O
                         net (fo=16, routed)          1.285    10.096    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[15]_i_5__1_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I3_O)        0.105    10.201 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[0]_i_1__1/O
                         net (fo=1, routed)           0.000    10.201    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/p_1_in__0[0]
    SLICE_X57Y99         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386    13.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.287    13.866    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/clk
    SLICE_X57Y99         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[0]/C
                         clock pessimism              0.000    13.866    
                         clock uncertainty           -0.173    13.693    
    SLICE_X57Y99         FDRE (Setup_fdre_C_D)        0.032    13.725    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[0]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/prififo_rd_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.715ns  (logic 2.252ns (29.191%)  route 5.463ns (70.809%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT4=1 LUT5=3)
  Clock Path Skew:        1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.867ns = ( 13.867 - 10.000 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.378     2.457    design_ps_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.379     2.836 f  design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=17, routed)          2.072     4.908    design_ps_i/DataGen_3ch_0/pretrig[9]
    SLICE_X62Y97         LUT1 (Prop_lut1_I0_O)        0.105     5.013 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_i_32/O
                         net (fo=1, routed)           0.000     5.013    design_ps_i/DataGen_3ch_0/prififo_wr_en_i_32_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.436 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     5.436    design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_15__1_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.693 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_5__1/O[1]
                         net (fo=4, routed)           1.154     6.847    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/Not_Dual.gpio_Data_Out_reg[0][13]
    SLICE_X59Y97         LUT4 (Prop_lut4_I0_O)        0.245     7.092 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[15]_i_26__1/O
                         net (fo=1, routed)           0.000     7.092    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[15]_i_26__1_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.424 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     7.424    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_16__1_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.522 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     7.522    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_11__1_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.620 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_10__1/CO[3]
                         net (fo=3, routed)           0.849     8.470    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_10__1_n_0
    SLICE_X57Y97         LUT5 (Prop_lut5_I3_O)        0.105     8.575 f  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/prififo_rd_en_i_4__1/O
                         net (fo=1, routed)           0.634     9.209    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/prififo_rd_en_i_4__1_n_0
    SLICE_X57Y97         LUT5 (Prop_lut5_I4_O)        0.105     9.314 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/prififo_rd_en_i_2__1/O
                         net (fo=1, routed)           0.753    10.067    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/prififo_rd_en_i_2__1_n_0
    SLICE_X60Y95         LUT5 (Prop_lut5_I0_O)        0.105    10.172 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/prififo_rd_en_i_1__1/O
                         net (fo=1, routed)           0.000    10.172    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/prififo_rd_en_i_1__1_n_0
    SLICE_X60Y95         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/prififo_rd_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386    13.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.288    13.867    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/clk
    SLICE_X60Y95         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/prififo_rd_en_reg/C
                         clock pessimism              0.000    13.867    
                         clock uncertainty           -0.173    13.694    
    SLICE_X60Y95         FDRE (Setup_fdre_C_D)        0.030    13.724    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/prififo_rd_en_reg
  -------------------------------------------------------------------
                         required time                         13.724    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.625ns  (required time - arrival time)
  Source:                 design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 2.292ns (29.982%)  route 5.352ns (70.018%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.867ns = ( 13.867 - 10.000 ) 
    Source Clock Delay      (SCD):    2.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.376     2.455    design_ps_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y91         FDRE                                         r  design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379     2.834 f  design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=17, routed)          1.296     4.130    design_ps_i/DataGen_3ch_0/pretrig[3]
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.105     4.235 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_i_47__0/O
                         net (fo=1, routed)           0.000     4.235    design_ps_i/DataGen_3ch_0/prififo_wr_en_i_47__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.567 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.567    design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_41_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.665 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.665    design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_28_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.930 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_15/O[1]
                         net (fo=4, routed)           1.072     6.002    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/prififo_wr_en2[9]
    SLICE_X51Y94         LUT4 (Prop_lut4_I0_O)        0.250     6.252 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk[15]_i_28/O
                         net (fo=1, routed)           0.000     6.252    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk[15]_i_28_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.709 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.709    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[15]_i_16_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.807 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.807    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[15]_i_11_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.905 f  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[15]_i_10/CO[3]
                         net (fo=3, routed)           1.808     8.713    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[15]_i_10_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I2_O)        0.105     8.818 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk[15]_i_5/O
                         net (fo=16, routed)          1.176     9.994    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk[15]_i_5_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I4_O)        0.105    10.099 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk[11]_i_1/O
                         net (fo=1, routed)           0.000    10.099    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/p_1_in__0[11]
    SLICE_X61Y93         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386    13.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.288    13.867    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/clk
    SLICE_X61Y93         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[11]/C
                         clock pessimism              0.000    13.867    
                         clock uncertainty           -0.173    13.694    
    SLICE_X61Y93         FDRE (Setup_fdre_C_D)        0.030    13.724    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[11]
  -------------------------------------------------------------------
                         required time                         13.724    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                  3.625    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.636ns  (logic 2.292ns (30.014%)  route 5.344ns (69.986%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.867ns = ( 13.867 - 10.000 ) 
    Source Clock Delay      (SCD):    2.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.376     2.455    design_ps_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y91         FDRE                                         r  design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379     2.834 f  design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=17, routed)          1.296     4.130    design_ps_i/DataGen_3ch_0/pretrig[3]
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.105     4.235 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_i_47__0/O
                         net (fo=1, routed)           0.000     4.235    design_ps_i/DataGen_3ch_0/prififo_wr_en_i_47__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.567 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.567    design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_41_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.665 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.665    design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_28_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.930 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_15/O[1]
                         net (fo=4, routed)           1.072     6.002    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/prififo_wr_en2[9]
    SLICE_X51Y94         LUT4 (Prop_lut4_I0_O)        0.250     6.252 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk[15]_i_28/O
                         net (fo=1, routed)           0.000     6.252    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk[15]_i_28_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.709 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.709    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[15]_i_16_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.807 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.807    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[15]_i_11_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.905 f  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[15]_i_10/CO[3]
                         net (fo=3, routed)           1.808     8.713    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[15]_i_10_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I2_O)        0.105     8.818 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk[15]_i_5/O
                         net (fo=16, routed)          1.168     9.986    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk[15]_i_5_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I4_O)        0.105    10.091 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk[5]_i_1/O
                         net (fo=1, routed)           0.000    10.091    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/p_1_in__0[5]
    SLICE_X63Y92         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386    13.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.288    13.867    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/clk
    SLICE_X63Y92         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[5]/C
                         clock pessimism              0.000    13.867    
                         clock uncertainty           -0.173    13.694    
    SLICE_X63Y92         FDRE (Setup_fdre_C_D)        0.032    13.726    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[5]
  -------------------------------------------------------------------
                         required time                         13.726    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.629ns  (logic 2.292ns (30.045%)  route 5.337ns (69.955%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.867ns = ( 13.867 - 10.000 ) 
    Source Clock Delay      (SCD):    2.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.376     2.455    design_ps_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y91         FDRE                                         r  design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379     2.834 f  design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=17, routed)          1.296     4.130    design_ps_i/DataGen_3ch_0/pretrig[3]
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.105     4.235 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_i_47__0/O
                         net (fo=1, routed)           0.000     4.235    design_ps_i/DataGen_3ch_0/prififo_wr_en_i_47__0_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.567 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.567    design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_41_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.665 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.665    design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_28_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.930 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_15/O[1]
                         net (fo=4, routed)           1.072     6.002    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/prififo_wr_en2[9]
    SLICE_X51Y94         LUT4 (Prop_lut4_I0_O)        0.250     6.252 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk[15]_i_28/O
                         net (fo=1, routed)           0.000     6.252    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk[15]_i_28_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.709 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.709    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[15]_i_16_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.807 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.807    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[15]_i_11_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.905 f  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[15]_i_10/CO[3]
                         net (fo=3, routed)           1.808     8.713    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[15]_i_10_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I2_O)        0.105     8.818 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk[15]_i_5/O
                         net (fo=16, routed)          1.160     9.979    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk[15]_i_5_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I4_O)        0.105    10.084 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk[1]_i_1/O
                         net (fo=1, routed)           0.000    10.084    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/p_1_in__0[1]
    SLICE_X63Y92         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386    13.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.288    13.867    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/clk
    SLICE_X63Y92         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[1]/C
                         clock pessimism              0.000    13.867    
                         clock uncertainty           -0.173    13.694    
    SLICE_X63Y92         FDRE (Setup_fdre_C_D)        0.030    13.724    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[1]
  -------------------------------------------------------------------
                         required time                         13.724    
                         arrival time                         -10.084    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.606ns  (logic 2.147ns (28.229%)  route 5.459ns (71.771%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.378     2.457    design_ps_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.379     2.836 f  design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=17, routed)          2.072     4.908    design_ps_i/DataGen_3ch_0/pretrig[9]
    SLICE_X62Y97         LUT1 (Prop_lut1_I0_O)        0.105     5.013 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_i_32/O
                         net (fo=1, routed)           0.000     5.013    design_ps_i/DataGen_3ch_0/prififo_wr_en_i_32_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.436 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     5.436    design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_15__1_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.693 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_5__1/O[1]
                         net (fo=4, routed)           1.154     6.847    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/Not_Dual.gpio_Data_Out_reg[0][13]
    SLICE_X59Y97         LUT4 (Prop_lut4_I0_O)        0.245     7.092 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[15]_i_26__1/O
                         net (fo=1, routed)           0.000     7.092    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[15]_i_26__1_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.424 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     7.424    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_16__1_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.522 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     7.522    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_11__1_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.620 f  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_10__1/CO[3]
                         net (fo=3, routed)           1.086     8.706    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_10__1_n_0
    SLICE_X58Y98         LUT5 (Prop_lut5_I2_O)        0.105     8.811 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[15]_i_5__1/O
                         net (fo=16, routed)          1.146     9.958    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[15]_i_5__1_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I4_O)        0.105    10.063 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[1]_i_1__1/O
                         net (fo=1, routed)           0.000    10.063    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/p_1_in__0[1]
    SLICE_X57Y99         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386    13.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.287    13.866    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/clk
    SLICE_X57Y99         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[1]/C
                         clock pessimism              0.000    13.866    
                         clock uncertainty           -0.173    13.693    
    SLICE_X57Y99         FDRE (Setup_fdre_C_D)        0.030    13.723    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[1]
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.603ns  (logic 2.147ns (28.240%)  route 5.456ns (71.760%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.378     2.457    design_ps_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.379     2.836 f  design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=17, routed)          2.072     4.908    design_ps_i/DataGen_3ch_0/pretrig[9]
    SLICE_X62Y97         LUT1 (Prop_lut1_I0_O)        0.105     5.013 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_i_32/O
                         net (fo=1, routed)           0.000     5.013    design_ps_i/DataGen_3ch_0/prififo_wr_en_i_32_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.436 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     5.436    design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_15__1_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.693 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_5__1/O[1]
                         net (fo=4, routed)           1.154     6.847    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/Not_Dual.gpio_Data_Out_reg[0][13]
    SLICE_X59Y97         LUT4 (Prop_lut4_I0_O)        0.245     7.092 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[15]_i_26__1/O
                         net (fo=1, routed)           0.000     7.092    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[15]_i_26__1_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.424 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     7.424    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_16__1_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.522 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     7.522    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_11__1_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.620 f  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_10__1/CO[3]
                         net (fo=3, routed)           1.086     8.706    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_10__1_n_0
    SLICE_X58Y98         LUT5 (Prop_lut5_I2_O)        0.105     8.811 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[15]_i_5__1/O
                         net (fo=16, routed)          1.143     9.955    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[15]_i_5__1_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I4_O)        0.105    10.060 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[5]_i_1__1/O
                         net (fo=1, routed)           0.000    10.060    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/p_1_in__0[5]
    SLICE_X57Y99         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386    13.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.287    13.866    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/clk
    SLICE_X57Y99         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[5]/C
                         clock pessimism              0.000    13.866    
                         clock uncertainty           -0.173    13.693    
    SLICE_X57Y99         FDRE (Setup_fdre_C_D)        0.032    13.725    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[5]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                  3.666    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/pretrig_bk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 2.393ns (31.925%)  route 5.103ns (68.075%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    2.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.376     2.455    design_ps_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y91         FDRE                                         r  design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379     2.834 f  design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=17, routed)          1.437     4.271    design_ps_i/DataGen_3ch_0/pretrig[2]
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.105     4.376 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_i_48__1/O
                         net (fo=1, routed)           0.000     4.376    design_ps_i/DataGen_3ch_0/prififo_wr_en_i_48__1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.820 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_41__0/CO[3]
                         net (fo=1, routed)           0.000     4.820    design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_41__0_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.920 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_28__0/CO[3]
                         net (fo=1, routed)           0.000     4.920    design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_28__0_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.177 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_15__0/O[1]
                         net (fo=4, routed)           1.090     6.267    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/Not_Dual.gpio_Data_Out_reg[0][9]
    SLICE_X56Y92         LUT4 (Prop_lut4_I0_O)        0.245     6.512 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prififo_wr_en_i_26__0/O
                         net (fo=1, routed)           0.000     6.512    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prififo_wr_en_i_26__0_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.969 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prififo_wr_en_reg_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.969    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prififo_wr_en_reg_i_10__0_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.067 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prififo_wr_en_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.067    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prififo_wr_en_reg_i_4__0_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.165 f  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prififo_wr_en_reg_i_2__0/CO[3]
                         net (fo=6, routed)           1.209     8.374    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prififo_wr_en_reg_i_2__0_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I3_O)        0.105     8.479 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/pretrig_bk[15]_i_5__0/O
                         net (fo=16, routed)          1.366     9.846    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/pretrig_bk[15]_i_5__0_n_0
    SLICE_X51Y98         LUT6 (Prop_lut6_I4_O)        0.105     9.951 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/pretrig_bk[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.951    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/p_1_in__0[3]
    SLICE_X51Y98         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/pretrig_bk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386    13.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.227    13.806    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/clk
    SLICE_X51Y98         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/pretrig_bk_reg[3]/C
                         clock pessimism              0.000    13.806    
                         clock uncertainty           -0.173    13.633    
    SLICE_X51Y98         FDRE (Setup_fdre_C_D)        0.032    13.665    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/pretrig_bk_reg[3]
  -------------------------------------------------------------------
                         required time                         13.665    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.716ns  (required time - arrival time)
  Source:                 design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/pretrig_bk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.494ns  (logic 2.393ns (31.932%)  route 5.101ns (68.068%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    2.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.376     2.455    design_ps_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y91         FDRE                                         r  design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379     2.834 f  design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=17, routed)          1.437     4.271    design_ps_i/DataGen_3ch_0/pretrig[2]
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.105     4.376 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_i_48__1/O
                         net (fo=1, routed)           0.000     4.376    design_ps_i/DataGen_3ch_0/prififo_wr_en_i_48__1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.820 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_41__0/CO[3]
                         net (fo=1, routed)           0.000     4.820    design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_41__0_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.920 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_28__0/CO[3]
                         net (fo=1, routed)           0.000     4.920    design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_28__0_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.177 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_15__0/O[1]
                         net (fo=4, routed)           1.090     6.267    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/Not_Dual.gpio_Data_Out_reg[0][9]
    SLICE_X56Y92         LUT4 (Prop_lut4_I0_O)        0.245     6.512 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prififo_wr_en_i_26__0/O
                         net (fo=1, routed)           0.000     6.512    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prififo_wr_en_i_26__0_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.969 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prififo_wr_en_reg_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.969    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prififo_wr_en_reg_i_10__0_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.067 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prififo_wr_en_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.067    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prififo_wr_en_reg_i_4__0_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.165 f  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prififo_wr_en_reg_i_2__0/CO[3]
                         net (fo=6, routed)           1.209     8.374    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prififo_wr_en_reg_i_2__0_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I3_O)        0.105     8.479 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/pretrig_bk[15]_i_5__0/O
                         net (fo=16, routed)          1.365     9.844    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/pretrig_bk[15]_i_5__0_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I4_O)        0.105     9.949 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/pretrig_bk[7]_i_1__0/O
                         net (fo=1, routed)           0.000     9.949    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/p_1_in__0[7]
    SLICE_X53Y99         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/pretrig_bk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386    13.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.227    13.806    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/clk
    SLICE_X53Y99         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/pretrig_bk_reg[7]/C
                         clock pessimism              0.000    13.806    
                         clock uncertainty           -0.173    13.633    
    SLICE_X53Y99         FDRE (Setup_fdre_C_D)        0.032    13.665    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/pretrig_bk_reg[7]
  -------------------------------------------------------------------
                         required time                         13.665    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  3.716    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 2.147ns (27.885%)  route 5.552ns (72.115%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.021ns = ( 14.021 - 10.000 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.378     2.457    design_ps_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.379     2.836 f  design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=17, routed)          2.072     4.908    design_ps_i/DataGen_3ch_0/pretrig[9]
    SLICE_X62Y97         LUT1 (Prop_lut1_I0_O)        0.105     5.013 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_i_32/O
                         net (fo=1, routed)           0.000     5.013    design_ps_i/DataGen_3ch_0/prififo_wr_en_i_32_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.436 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     5.436    design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_15__1_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.693 r  design_ps_i/DataGen_3ch_0/prififo_wr_en_reg_i_5__1/O[1]
                         net (fo=4, routed)           1.154     6.847    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/Not_Dual.gpio_Data_Out_reg[0][13]
    SLICE_X59Y97         LUT4 (Prop_lut4_I0_O)        0.245     7.092 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[15]_i_26__1/O
                         net (fo=1, routed)           0.000     7.092    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[15]_i_26__1_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.424 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     7.424    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_16__1_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.522 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     7.522    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_11__1_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.620 f  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_10__1/CO[3]
                         net (fo=3, routed)           1.086     8.706    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[15]_i_10__1_n_0
    SLICE_X58Y98         LUT5 (Prop_lut5_I2_O)        0.105     8.811 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[15]_i_5__1/O
                         net (fo=16, routed)          1.240    10.051    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[15]_i_5__1_n_0
    SLICE_X57Y100        LUT6 (Prop_lut6_I4_O)        0.105    10.156 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[11]_i_1__1/O
                         net (fo=1, routed)           0.000    10.156    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/p_1_in__0[11]
    SLICE_X57Y100        FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386    13.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.442    14.021    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/clk
    SLICE_X57Y100        FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[11]/C
                         clock pessimism              0.000    14.021    
                         clock uncertainty           -0.173    13.848    
    SLICE_X57Y100        FDRE (Setup_fdre_C_D)        0.030    13.878    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[11]
  -------------------------------------------------------------------
                         required time                         13.878    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  3.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/pretrig_bk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.388ns (15.836%)  route 2.062ns (84.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.178ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.225     2.208    design_ps_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y93         FDRE                                         r  design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.304     2.512 r  design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=17, routed)          2.062     4.574    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/pretrig[15]
    SLICE_X52Y98         LUT6 (Prop_lut6_I5_O)        0.084     4.658 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/pretrig_bk[15]_i_2__0/O
                         net (fo=1, routed)           0.000     4.658    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/p_1_in__0[15]
    SLICE_X52Y98         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/pretrig_bk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.552     4.348    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.116 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     2.713    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.798 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.380     4.178    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/clk
    SLICE_X52Y98         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/pretrig_bk_reg[15]/C
                         clock pessimism              0.000     4.178    
                         clock uncertainty            0.173     4.351    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.220     4.571    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/pretrig_bk_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.571    
                         arrival time                           4.658    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.431ns (16.865%)  route 2.125ns (83.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.243ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.225     2.208    design_ps_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y93         FDRE                                         r  design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.347     2.555 r  design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=17, routed)          2.125     4.679    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig[4]
    SLICE_X61Y92         LUT6 (Prop_lut6_I5_O)        0.084     4.763 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk[4]_i_1/O
                         net (fo=1, routed)           0.000     4.763    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/p_1_in__0[4]
    SLICE_X61Y92         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.552     4.348    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.116 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     2.713    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.798 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.445     4.243    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/clk
    SLICE_X61Y92         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[4]/C
                         clock pessimism              0.000     4.243    
                         clock uncertainty            0.173     4.416    
    SLICE_X61Y92         FDRE (Hold_fdre_C_D)         0.220     4.636    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.636    
                         arrival time                           4.763    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_ps_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.164ns (11.424%)  route 1.272ns (88.576%))
  Logic Levels:           0  
  Clock Path Skew:        1.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.567     0.903    design_ps_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y70         FDRE                                         r  design_ps_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_ps_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=1, routed)           1.272     2.338    design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/s_axis_config_tdata[20]
    SLICE_X28Y70         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.864     1.993    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.526 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.102    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.835     1.966    design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/aclk
    SLICE_X28Y70         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/C
                         clock pessimism              0.000     1.966    
                         clock uncertainty            0.173     2.139    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.071     2.210    design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_ps_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.304ns (12.309%)  route 2.166ns (87.691%))
  Logic Levels:           0  
  Clock Path Skew:        1.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.180ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.228     2.211    design_ps_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y68         FDRE                                         r  design_ps_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.304     2.515 r  design_ps_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=1, routed)           2.166     4.680    design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/s_axis_config_tdata[11]
    SLICE_X32Y68         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.552     4.348    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.116 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     2.713    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.798 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.382     4.180    design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/aclk
    SLICE_X32Y68         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/C
                         clock pessimism              0.000     4.180    
                         clock uncertainty            0.173     4.353    
    SLICE_X32Y68         FDRE (Hold_fdre_C_D)         0.195     4.548    design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.548    
                         arrival time                           4.680    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_ps_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.141ns (9.806%)  route 1.297ns (90.194%))
  Logic Levels:           0  
  Clock Path Skew:        1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.563     0.899    design_ps_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y77         FDRE                                         r  design_ps_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y77         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_ps_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=1, routed)           1.297     2.337    design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/s_axis_config_tdata[27]
    SLICE_X27Y74         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.864     1.993    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.526 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.102    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.829     1.960    design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/aclk
    SLICE_X27Y74         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[27]/C
                         clock pessimism              0.000     1.960    
                         clock uncertainty            0.173     2.133    
    SLICE_X27Y74         FDRE (Hold_fdre_C_D)         0.070     2.203    design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_ps_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.164ns (11.295%)  route 1.288ns (88.705%))
  Logic Levels:           0  
  Clock Path Skew:        1.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.567     0.903    design_ps_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y70         FDRE                                         r  design_ps_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_ps_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=1, routed)           1.288     2.355    design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/s_axis_config_tdata[19]
    SLICE_X28Y70         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.864     1.993    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.526 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.102    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.835     1.966    design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/aclk
    SLICE_X28Y70         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[19]/C
                         clock pessimism              0.000     1.966    
                         clock uncertainty            0.173     2.139    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.075     2.214    design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.431ns (15.697%)  route 2.315ns (84.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.411ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.225     2.208    design_ps_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y93         FDRE                                         r  design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.347     2.555 r  design_ps_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=17, routed)          2.315     4.869    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig[11]
    SLICE_X57Y100        LUT6 (Prop_lut6_I5_O)        0.084     4.953 r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[11]_i_1__1/O
                         net (fo=1, routed)           0.000     4.953    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/p_1_in__0[11]
    SLICE_X57Y100        FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.552     4.348    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.116 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     2.713    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.798 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.613     4.411    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/clk
    SLICE_X57Y100        FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[11]/C
                         clock pessimism              0.000     4.411    
                         clock uncertainty            0.173     4.584    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.220     4.804    design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.804    
                         arrival time                           4.953    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_ps_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.164ns (11.251%)  route 1.294ns (88.749%))
  Logic Levels:           0  
  Clock Path Skew:        1.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.570     0.906    design_ps_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y67         FDRE                                         r  design_ps_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_ps_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=1, routed)           1.294     2.363    design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/s_axis_config_tdata[5]
    SLICE_X28Y67         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.864     1.993    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.526 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.102    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.838     1.969    design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/aclk
    SLICE_X28Y67         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[5]/C
                         clock pessimism              0.000     1.969    
                         clock uncertainty            0.173     2.142    
    SLICE_X28Y67         FDRE (Hold_fdre_C_D)         0.071     2.213    design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_ps_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.304ns (12.161%)  route 2.196ns (87.839%))
  Logic Levels:           0  
  Clock Path Skew:        1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.175ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.222     2.205    design_ps_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y73         FDRE                                         r  design_ps_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.304     2.509 r  design_ps_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=1, routed)           2.196     4.704    design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/s_axis_config_tdata[10]
    SLICE_X32Y72         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.552     4.348    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.116 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     2.713    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.798 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.377     4.175    design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/aclk
    SLICE_X32Y72         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/C
                         clock pessimism              0.000     4.175    
                         clock uncertainty            0.173     4.348    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.204     4.552    design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.552    
                         arrival time                           4.704    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_ps_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_ps_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.164ns (11.198%)  route 1.301ns (88.802%))
  Logic Levels:           0  
  Clock Path Skew:        1.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.570     0.906    design_ps_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y67         FDRE                                         r  design_ps_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_ps_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=1, routed)           1.301     2.370    design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/s_axis_config_tdata[6]
    SLICE_X28Y67         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.864     1.993    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.526 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.102    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.838     1.969    design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/aclk
    SLICE_X28Y67         FDRE                                         r  design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[6]/C
                         clock pessimism              0.000     1.969    
                         clock uncertainty            0.173     2.142    
    SLICE_X28Y67         FDRE (Hold_fdre_C_D)         0.076     2.218    design_ps_i/DataGen_3ch_0/inst/mdds/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       56.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.999ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.484ns (21.449%)  route 1.773ns (78.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 33.177 - 30.000 ) 
    Source Clock Delay      (SCD):    3.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.912 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.623     3.535    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDCE (Prop_fdce_C_Q)         0.379     3.914 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.978     4.892    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X80Y102        LUT1 (Prop_lut1_I0_O)        0.105     4.997 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.795     5.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    61.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.450    63.177    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    63.177    
                         clock uncertainty           -0.035    63.142    
    SLICE_X80Y101        FDRE (Setup_fdre_C_R)       -0.352    62.790    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         62.790    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                 56.999    

Slack (MET) :             56.999ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.484ns (21.449%)  route 1.773ns (78.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 33.177 - 30.000 ) 
    Source Clock Delay      (SCD):    3.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.912 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.623     3.535    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDCE (Prop_fdce_C_Q)         0.379     3.914 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.978     4.892    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X80Y102        LUT1 (Prop_lut1_I0_O)        0.105     4.997 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.795     5.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    61.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.450    63.177    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000    63.177    
                         clock uncertainty           -0.035    63.142    
    SLICE_X80Y101        FDRE (Setup_fdre_C_R)       -0.352    62.790    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         62.790    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                 56.999    

Slack (MET) :             56.999ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.484ns (21.449%)  route 1.773ns (78.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 33.177 - 30.000 ) 
    Source Clock Delay      (SCD):    3.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.912 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.623     3.535    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDCE (Prop_fdce_C_Q)         0.379     3.914 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.978     4.892    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X80Y102        LUT1 (Prop_lut1_I0_O)        0.105     4.997 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.795     5.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    61.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.450    63.177    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000    63.177    
                         clock uncertainty           -0.035    63.142    
    SLICE_X80Y101        FDRE (Setup_fdre_C_R)       -0.352    62.790    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         62.790    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                 56.999    

Slack (MET) :             56.999ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.484ns (21.449%)  route 1.773ns (78.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 33.177 - 30.000 ) 
    Source Clock Delay      (SCD):    3.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.912 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.623     3.535    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDCE (Prop_fdce_C_Q)         0.379     3.914 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.978     4.892    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X80Y102        LUT1 (Prop_lut1_I0_O)        0.105     4.997 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.795     5.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    61.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.450    63.177    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000    63.177    
                         clock uncertainty           -0.035    63.142    
    SLICE_X80Y101        FDRE (Setup_fdre_C_R)       -0.352    62.790    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         62.790    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                 56.999    

Slack (MET) :             56.999ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.484ns (21.449%)  route 1.773ns (78.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 33.177 - 30.000 ) 
    Source Clock Delay      (SCD):    3.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.912 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.623     3.535    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDCE (Prop_fdce_C_Q)         0.379     3.914 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.978     4.892    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X80Y102        LUT1 (Prop_lut1_I0_O)        0.105     4.997 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.795     5.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    61.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.450    63.177    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000    63.177    
                         clock uncertainty           -0.035    63.142    
    SLICE_X80Y101        FDRE (Setup_fdre_C_R)       -0.352    62.790    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         62.790    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                 56.999    

Slack (MET) :             56.999ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.484ns (21.449%)  route 1.773ns (78.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 33.177 - 30.000 ) 
    Source Clock Delay      (SCD):    3.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.912 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.623     3.535    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDCE (Prop_fdce_C_Q)         0.379     3.914 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.978     4.892    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X80Y102        LUT1 (Prop_lut1_I0_O)        0.105     4.997 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.795     5.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    61.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.450    63.177    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000    63.177    
                         clock uncertainty           -0.035    63.142    
    SLICE_X80Y101        FDRE (Setup_fdre_C_R)       -0.352    62.790    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         62.790    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                 56.999    

Slack (MET) :             56.999ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.484ns (21.449%)  route 1.773ns (78.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 33.177 - 30.000 ) 
    Source Clock Delay      (SCD):    3.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.912 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.623     3.535    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDCE (Prop_fdce_C_Q)         0.379     3.914 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.978     4.892    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X80Y102        LUT1 (Prop_lut1_I0_O)        0.105     4.997 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.795     5.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    61.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.450    63.177    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000    63.177    
                         clock uncertainty           -0.035    63.142    
    SLICE_X80Y101        FDRE (Setup_fdre_C_R)       -0.352    62.790    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         62.790    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                 56.999    

Slack (MET) :             56.999ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.484ns (21.449%)  route 1.773ns (78.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 33.177 - 30.000 ) 
    Source Clock Delay      (SCD):    3.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.912 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.623     3.535    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDCE (Prop_fdce_C_Q)         0.379     3.914 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.978     4.892    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X80Y102        LUT1 (Prop_lut1_I0_O)        0.105     4.997 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.795     5.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    61.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.450    63.177    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000    63.177    
                         clock uncertainty           -0.035    63.142    
    SLICE_X80Y101        FDRE (Setup_fdre_C_R)       -0.352    62.790    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         62.790    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                 56.999    

Slack (MET) :             57.078ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.487ns (22.226%)  route 1.704ns (77.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 33.177 - 30.000 ) 
    Source Clock Delay      (SCD):    3.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.912 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.623     3.535    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDCE (Prop_fdce_C_Q)         0.379     3.914 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.903     4.817    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X80Y103        LUT2 (Prop_lut2_I1_O)        0.108     4.925 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.801     5.726    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X80Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    61.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.450    63.177    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X80Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.000    63.177    
                         clock uncertainty           -0.035    63.142    
    SLICE_X80Y104        FDCE (Setup_fdce_C_CE)      -0.338    62.804    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         62.804    
                         arrival time                          -5.726    
  -------------------------------------------------------------------
                         slack                                 57.078    

Slack (MET) :             57.078ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.487ns (22.226%)  route 1.704ns (77.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 33.177 - 30.000 ) 
    Source Clock Delay      (SCD):    3.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.912 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.623     3.535    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDCE (Prop_fdce_C_Q)         0.379     3.914 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.903     4.817    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X80Y103        LUT2 (Prop_lut2_I1_O)        0.108     4.925 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.801     5.726    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X81Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    61.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.450    63.177    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X81Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.000    63.177    
                         clock uncertainty           -0.035    63.142    
    SLICE_X81Y104        FDCE (Setup_fdce_C_CE)      -0.338    62.804    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         62.804    
                         arrival time                          -5.726    
  -------------------------------------------------------------------
                         slack                                 57.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.190ns (21.176%)  route 0.707ns (78.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.668     1.660    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDCE (Prop_fdce_C_Q)         0.141     1.801 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.437     2.238    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X80Y103        LUT2 (Prop_lut2_I1_O)        0.049     2.287 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.270     2.557    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X82Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.940     2.091    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X82Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000     2.091    
    SLICE_X82Y103        FDCE (Hold_fdce_C_CE)       -0.083     2.008    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.190ns (21.176%)  route 0.707ns (78.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.668     1.660    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDCE (Prop_fdce_C_Q)         0.141     1.801 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.437     2.238    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X80Y103        LUT2 (Prop_lut2_I1_O)        0.049     2.287 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.270     2.557    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X82Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.940     2.091    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X82Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000     2.091    
    SLICE_X82Y103        FDCE (Hold_fdce_C_CE)       -0.083     2.008    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.190ns (21.176%)  route 0.707ns (78.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.668     1.660    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDCE (Prop_fdce_C_Q)         0.141     1.801 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.437     2.238    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X80Y103        LUT2 (Prop_lut2_I1_O)        0.049     2.287 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.270     2.557    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X82Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.940     2.091    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X82Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000     2.091    
    SLICE_X82Y103        FDCE (Hold_fdce_C_CE)       -0.083     2.008    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.190ns (21.176%)  route 0.707ns (78.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.668     1.660    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDCE (Prop_fdce_C_Q)         0.141     1.801 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.437     2.238    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X80Y103        LUT2 (Prop_lut2_I1_O)        0.049     2.287 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.270     2.557    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X82Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.940     2.091    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X82Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000     2.091    
    SLICE_X82Y103        FDCE (Hold_fdce_C_CE)       -0.083     2.008    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.190ns (21.176%)  route 0.707ns (78.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.668     1.660    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDCE (Prop_fdce_C_Q)         0.141     1.801 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.437     2.238    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X80Y103        LUT2 (Prop_lut2_I1_O)        0.049     2.287 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.270     2.557    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X82Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.940     2.091    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X82Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000     2.091    
    SLICE_X82Y103        FDCE (Hold_fdce_C_CE)       -0.083     2.008    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.190ns (21.176%)  route 0.707ns (78.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.668     1.660    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDCE (Prop_fdce_C_Q)         0.141     1.801 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.437     2.238    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X80Y103        LUT2 (Prop_lut2_I1_O)        0.049     2.287 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.270     2.557    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X82Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.940     2.091    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X82Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.000     2.091    
    SLICE_X82Y103        FDCE (Hold_fdce_C_CE)       -0.083     2.008    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.190ns (21.176%)  route 0.707ns (78.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.668     1.660    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDCE (Prop_fdce_C_Q)         0.141     1.801 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.437     2.238    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X80Y103        LUT2 (Prop_lut2_I1_O)        0.049     2.287 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.270     2.557    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X82Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.940     2.091    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X82Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000     2.091    
    SLICE_X82Y103        FDCE (Hold_fdce_C_CE)       -0.083     2.008    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.190ns (21.176%)  route 0.707ns (78.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.668     1.660    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDCE (Prop_fdce_C_Q)         0.141     1.801 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.437     2.238    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X80Y103        LUT2 (Prop_lut2_I1_O)        0.049     2.287 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.270     2.557    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X82Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.940     2.091    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X82Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.000     2.091    
    SLICE_X82Y103        FDCE (Hold_fdce_C_CE)       -0.083     2.008    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.759%)  route 0.806ns (81.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.668     1.660    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDCE (Prop_fdce_C_Q)         0.141     1.801 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.451     2.252    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X80Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.297 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.355     2.652    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.941     2.092    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000     2.092    
    SLICE_X80Y101        FDRE (Hold_fdre_C_R)        -0.018     2.074    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.759%)  route 0.806ns (81.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.668     1.660    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X80Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDCE (Prop_fdce_C_Q)         0.141     1.801 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.451     2.252    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X80Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.297 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.355     2.652    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.941     2.092    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000     2.092    
    SLICE_X80Y101        FDRE (Hold_fdre_C_R)        -0.018     2.074    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.578    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.484ns (12.635%)  route 3.347ns (87.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.424     2.503    design_ps_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y64         FDRE                                         r  design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.379     2.882 r  design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=15, routed)          1.531     4.413    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.105     4.518 f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         1.816     6.334    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X17Y44         FDPE                                         f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.328    12.310    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y44         FDPE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.097    12.407    
                         clock uncertainty           -0.154    12.253    
    SLICE_X17Y44         FDPE (Recov_fdpe_C_PRE)     -0.292    11.961    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.961    
                         arrival time                          -6.334    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.484ns (12.635%)  route 3.347ns (87.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.424     2.503    design_ps_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y64         FDRE                                         r  design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.379     2.882 r  design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=15, routed)          1.531     4.413    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.105     4.518 f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         1.816     6.334    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X17Y44         FDPE                                         f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.328    12.310    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y44         FDPE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.097    12.407    
                         clock uncertainty           -0.154    12.253    
    SLICE_X17Y44         FDPE (Recov_fdpe_C_PRE)     -0.292    11.961    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.961    
                         arrival time                          -6.334    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.484ns (14.395%)  route 2.878ns (85.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.308ns = ( 12.308 - 10.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.424     2.503    design_ps_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y64         FDRE                                         r  design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.379     2.882 r  design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=15, routed)          1.531     4.413    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.105     4.518 f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         1.348     5.865    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X18Y39         FDPE                                         f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.326    12.308    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X18Y39         FDPE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.097    12.405    
                         clock uncertainty           -0.154    12.251    
    SLICE_X18Y39         FDPE (Recov_fdpe_C_PRE)     -0.292    11.959    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.959    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.484ns (14.395%)  route 2.878ns (85.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.308ns = ( 12.308 - 10.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.424     2.503    design_ps_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y64         FDRE                                         r  design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.379     2.882 r  design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=15, routed)          1.531     4.413    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.105     4.518 f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         1.348     5.865    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X18Y39         FDPE                                         f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.326    12.308    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X18Y39         FDPE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.097    12.405    
                         clock uncertainty           -0.154    12.251    
    SLICE_X18Y39         FDPE (Recov_fdpe_C_PRE)     -0.258    11.993    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.993    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.484ns (14.885%)  route 2.768ns (85.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns = ( 12.305 - 10.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.424     2.503    design_ps_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y64         FDRE                                         r  design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.379     2.882 r  design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=15, routed)          1.531     4.413    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.105     4.518 f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         1.237     5.755    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X21Y39         FDPE                                         f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.323    12.305    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y39         FDPE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.097    12.402    
                         clock uncertainty           -0.154    12.248    
    SLICE_X21Y39         FDPE (Recov_fdpe_C_PRE)     -0.292    11.956    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.956    
                         arrival time                          -5.755    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.484ns (14.885%)  route 2.768ns (85.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns = ( 12.305 - 10.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.424     2.503    design_ps_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y64         FDRE                                         r  design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.379     2.882 r  design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=15, routed)          1.531     4.413    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.105     4.518 f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         1.237     5.755    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X21Y39         FDPE                                         f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.323    12.305    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y39         FDPE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.097    12.402    
                         clock uncertainty           -0.154    12.248    
    SLICE_X21Y39         FDPE (Recov_fdpe_C_PRE)     -0.292    11.956    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.956    
                         arrival time                          -5.755    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.484ns (15.012%)  route 2.740ns (84.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.304ns = ( 12.304 - 10.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.424     2.503    design_ps_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y64         FDRE                                         r  design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.379     2.882 r  design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=15, routed)          1.531     4.413    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.105     4.518 f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         1.209     5.727    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X21Y38         FDPE                                         f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.322    12.304    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y38         FDPE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.097    12.401    
                         clock uncertainty           -0.154    12.247    
    SLICE_X21Y38         FDPE (Recov_fdpe_C_PRE)     -0.292    11.955    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.955    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.484ns (15.012%)  route 2.740ns (84.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.304ns = ( 12.304 - 10.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.424     2.503    design_ps_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y64         FDRE                                         r  design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.379     2.882 r  design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=15, routed)          1.531     4.413    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.105     4.518 f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         1.209     5.727    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X21Y38         FDPE                                         f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.322    12.304    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y38         FDPE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.097    12.401    
                         clock uncertainty           -0.154    12.247    
    SLICE_X21Y38         FDPE (Recov_fdpe_C_PRE)     -0.292    11.955    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.955    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.484ns (16.926%)  route 2.375ns (83.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 12.301 - 10.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.424     2.503    design_ps_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y64         FDRE                                         r  design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.379     2.882 r  design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=15, routed)          1.531     4.413    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.105     4.518 f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         0.845     5.362    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y39         FDPE                                         f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.319    12.301    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y39         FDPE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.097    12.398    
                         clock uncertainty           -0.154    12.244    
    SLICE_X26Y39         FDPE (Recov_fdpe_C_PRE)     -0.292    11.952    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.952    
                         arrival time                          -5.362    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.623ns  (required time - arrival time)
  Source:                 design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.484ns (16.926%)  route 2.375ns (83.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 12.301 - 10.000 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.424     2.503    design_ps_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y64         FDRE                                         r  design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.379     2.882 r  design_ps_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=15, routed)          1.531     4.413    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.105     4.518 f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         0.845     5.362    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y39         FDPE                                         f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        1.319    12.301    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y39         FDPE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.097    12.398    
                         clock uncertainty           -0.154    12.244    
    SLICE_X26Y39         FDPE (Recov_fdpe_C_PRE)     -0.258    11.986    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.986    
                         arrival time                          -5.362    
  -------------------------------------------------------------------
                         slack                                  6.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.386%)  route 0.133ns (48.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.589     0.925    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y42         FDPE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.133     1.199    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X26Y42         FDCE                                         f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.858     1.224    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y42         FDCE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.263     0.961    
    SLICE_X26Y42         FDCE (Remov_fdce_C_CLR)     -0.067     0.893    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.386%)  route 0.133ns (48.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.589     0.925    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y42         FDPE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.133     1.199    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X26Y42         FDCE                                         f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.858     1.224    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y42         FDCE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.263     0.961    
    SLICE_X26Y42         FDCE (Remov_fdce_C_CLR)     -0.067     0.893    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.386%)  route 0.133ns (48.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.589     0.925    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y42         FDPE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.133     1.199    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X26Y42         FDPE                                         f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.858     1.224    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y42         FDPE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.263     0.961    
    SLICE_X26Y42         FDPE (Remov_fdpe_C_PRE)     -0.071     0.890    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.546%)  route 0.127ns (47.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.591     0.927    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y43         FDPE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.067 f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.127     1.195    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X27Y43         FDCE                                         f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.859     1.225    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y43         FDCE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.282     0.943    
    SLICE_X27Y43         FDCE (Remov_fdce_C_CLR)     -0.092     0.851    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.546%)  route 0.127ns (47.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.591     0.927    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y43         FDPE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.067 f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.127     1.195    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X27Y43         FDCE                                         f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.859     1.225    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y43         FDCE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.282     0.943    
    SLICE_X27Y43         FDCE (Remov_fdce_C_CLR)     -0.092     0.851    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.546%)  route 0.127ns (47.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.591     0.927    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y43         FDPE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.067 f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.127     1.195    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X27Y43         FDCE                                         f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.859     1.225    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y43         FDCE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.282     0.943    
    SLICE_X27Y43         FDCE (Remov_fdce_C_CLR)     -0.092     0.851    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.546%)  route 0.127ns (47.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.591     0.927    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y43         FDPE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.067 f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.127     1.195    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X27Y43         FDCE                                         f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.859     1.225    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y43         FDCE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.282     0.943    
    SLICE_X27Y43         FDCE (Remov_fdce_C_CLR)     -0.092     0.851    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.546%)  route 0.127ns (47.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.591     0.927    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y43         FDPE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.067 f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.127     1.195    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X27Y43         FDPE                                         f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.859     1.225    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y43         FDPE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.282     0.943    
    SLICE_X27Y43         FDPE (Remov_fdpe_C_PRE)     -0.095     0.848    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.825%)  route 0.188ns (57.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.589     0.925    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y42         FDPE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.188     1.254    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X26Y43         FDCE                                         f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.859     1.225    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y43         FDCE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.263     0.962    
    SLICE_X26Y43         FDCE (Remov_fdce_C_CLR)     -0.067     0.895    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.825%)  route 0.188ns (57.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.589     0.925    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y42         FDPE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.188     1.254    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X26Y43         FDCE                                         f  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6144, routed)        0.859     1.225    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y43         FDCE                                         r  design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.263     0.962    
    SLICE_X26Y43         FDCE (Remov_fdce_C_CLR)     -0.067     0.895    design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.359    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_ps_clk_wiz_0_0
  To Clock:  clk_out1_design_ps_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.005ns  (required time - arrival time)
  Source:                 design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@10.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.484ns (30.203%)  route 1.119ns (69.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.875ns = ( 13.875 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.552     4.348    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.116 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     2.713    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.798 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.452     4.250    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X87Y58         FDPE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDPE (Prop_fdpe_C_Q)         0.379     4.629 f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.684     5.313    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X87Y57         LUT2 (Prop_lut2_I0_O)        0.105     5.418 f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.435     5.853    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X89Y57         FDPE                                         f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386    13.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.296    13.875    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X89Y57         FDPE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.349    14.224    
                         clock uncertainty           -0.074    14.150    
    SLICE_X89Y57         FDPE (Recov_fdpe_C_PRE)     -0.292    13.858    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.858    
                         arrival time                          -5.853    
  -------------------------------------------------------------------
                         slack                                  8.005    

Slack (MET) :             8.005ns  (required time - arrival time)
  Source:                 design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@10.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.484ns (30.203%)  route 1.119ns (69.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.875ns = ( 13.875 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.552     4.348    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.116 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     2.713    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.798 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.452     4.250    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X87Y58         FDPE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDPE (Prop_fdpe_C_Q)         0.379     4.629 f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.684     5.313    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X87Y57         LUT2 (Prop_lut2_I0_O)        0.105     5.418 f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.435     5.853    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X89Y57         FDPE                                         f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386    13.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.296    13.875    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X89Y57         FDPE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.349    14.224    
                         clock uncertainty           -0.074    14.150    
    SLICE_X89Y57         FDPE (Recov_fdpe_C_PRE)     -0.292    13.858    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.858    
                         arrival time                          -5.853    
  -------------------------------------------------------------------
                         slack                                  8.005    

Slack (MET) :             8.005ns  (required time - arrival time)
  Source:                 design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@10.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.484ns (30.203%)  route 1.119ns (69.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.875ns = ( 13.875 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.552     4.348    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.116 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     2.713    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.798 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.452     4.250    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X87Y58         FDPE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDPE (Prop_fdpe_C_Q)         0.379     4.629 f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.684     5.313    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X87Y57         LUT2 (Prop_lut2_I0_O)        0.105     5.418 f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.435     5.853    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X89Y57         FDPE                                         f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386    13.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.296    13.875    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X89Y57         FDPE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.349    14.224    
                         clock uncertainty           -0.074    14.150    
    SLICE_X89Y57         FDPE (Recov_fdpe_C_PRE)     -0.292    13.858    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.858    
                         arrival time                          -5.853    
  -------------------------------------------------------------------
                         slack                                  8.005    

Slack (MET) :             8.676ns  (required time - arrival time)
  Source:                 design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@10.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.348ns (45.737%)  route 0.413ns (54.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.874ns = ( 13.874 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.552     4.348    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.116 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     2.713    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.798 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.451     4.249    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X85Y58         FDPE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDPE (Prop_fdpe_C_Q)         0.348     4.597 f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.413     5.010    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X86Y58         FDPE                                         f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386    13.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.295    13.874    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X86Y58         FDPE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.315    14.189    
                         clock uncertainty           -0.074    14.115    
    SLICE_X86Y58         FDPE (Recov_fdpe_C_PRE)     -0.429    13.686    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.686    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                  8.676    

Slack (MET) :             8.676ns  (required time - arrival time)
  Source:                 design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@10.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.348ns (45.737%)  route 0.413ns (54.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.874ns = ( 13.874 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.552     4.348    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.116 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     2.713    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.798 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.451     4.249    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X85Y58         FDPE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDPE (Prop_fdpe_C_Q)         0.348     4.597 f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.413     5.010    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X86Y58         FDPE                                         f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386    13.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.295    13.874    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X86Y58         FDPE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.315    14.189    
                         clock uncertainty           -0.074    14.115    
    SLICE_X86Y58         FDPE (Recov_fdpe_C_PRE)     -0.429    13.686    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         13.686    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                  8.676    

Slack (MET) :             8.809ns  (required time - arrival time)
  Source:                 design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@10.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.348ns (55.472%)  route 0.279ns (44.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.874ns = ( 13.874 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.552     4.348    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.116 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     2.713    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.798 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.451     4.249    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X85Y58         FDPE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDPE (Prop_fdpe_C_Q)         0.348     4.597 f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.279     4.877    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X87Y58         FDPE                                         f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.386    13.963    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.048 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.502    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.579 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        1.295    13.874    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X87Y58         FDPE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.315    14.189    
                         clock uncertainty           -0.074    14.115    
    SLICE_X87Y58         FDPE (Recov_fdpe_C_PRE)     -0.429    13.686    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         13.686    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                  8.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.130%)  route 0.122ns (48.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.597     1.631    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.482 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.011    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.037 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.584     1.620    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X85Y58         FDPE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDPE (Prop_fdpe_C_Q)         0.128     1.748 f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.122     1.871    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X87Y58         FDPE                                         f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.864     1.993    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.526 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.102    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.854     1.985    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X87Y58         FDPE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.329     1.656    
    SLICE_X87Y58         FDPE (Remov_fdpe_C_PRE)     -0.148     1.508    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.523%)  route 0.188ns (59.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.597     1.631    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.482 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.011    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.037 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.584     1.620    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X85Y58         FDPE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDPE (Prop_fdpe_C_Q)         0.128     1.748 f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.188     1.936    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X86Y58         FDPE                                         f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.864     1.993    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.526 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.102    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.854     1.985    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X86Y58         FDPE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.329     1.656    
    SLICE_X86Y58         FDPE (Remov_fdpe_C_PRE)     -0.125     1.531    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.523%)  route 0.188ns (59.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.597     1.631    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.482 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.011    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.037 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.584     1.620    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X85Y58         FDPE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDPE (Prop_fdpe_C_Q)         0.128     1.748 f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.188     1.936    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X86Y58         FDPE                                         f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.864     1.993    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.526 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.102    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.854     1.985    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X86Y58         FDPE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.329     1.656    
    SLICE_X86Y58         FDPE (Remov_fdpe_C_PRE)     -0.125     1.531    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.472%)  route 0.338ns (64.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.597     1.631    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.482 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.011    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.037 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.584     1.620    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X87Y57         FDRE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y57         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.157     1.919    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X87Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.964 f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.181     2.145    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X89Y57         FDPE                                         f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.864     1.993    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.526 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.102    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.854     1.985    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X89Y57         FDPE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.349     1.636    
    SLICE_X89Y57         FDPE (Remov_fdpe_C_PRE)     -0.095     1.541    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.472%)  route 0.338ns (64.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.597     1.631    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.482 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.011    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.037 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.584     1.620    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X87Y57         FDRE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y57         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.157     1.919    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X87Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.964 f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.181     2.145    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X89Y57         FDPE                                         f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.864     1.993    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.526 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.102    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.854     1.985    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X89Y57         FDPE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.349     1.636    
    SLICE_X89Y57         FDPE (Remov_fdpe_C_PRE)     -0.095     1.541    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_design_ps_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns - clk_out1_design_ps_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.472%)  route 0.338ns (64.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.597     1.631    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.482 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.011    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.037 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.584     1.620    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X87Y57         FDRE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y57         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.157     1.919    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X87Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.964 f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.181     2.145    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X89Y57         FDPE                                         f  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_ps_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.864     1.993    design_ps_i/clk_wiz_0/inst/clk_in1_design_ps_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.526 r  design_ps_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.102    design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  design_ps_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6330, routed)        0.854     1.985    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X89Y57         FDPE                                         r  design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.349     1.636    
    SLICE_X89Y57         FDPE (Remov_fdpe_C_PRE)     -0.095     1.541    design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.603    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_p
  To Clock:  clk_p

Setup :            0  Failing Endpoints,  Worst Slack        7.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.551ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.484ns (23.927%)  route 1.539ns (76.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 14.014 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.621     4.417    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y106        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.379     4.796 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         0.381     5.177    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X84Y107        LUT2 (Prop_lut2_I1_O)        0.105     5.282 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.158     6.440    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X82Y121        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.437    14.014    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X82Y121        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.330    14.344    
                         clock uncertainty           -0.061    14.283    
    SLICE_X82Y121        FDPE (Recov_fdpe_C_PRE)     -0.292    13.991    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.991    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  7.551    

Slack (MET) :             7.584ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.379ns (18.982%)  route 1.618ns (81.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.021ns = ( 14.021 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.621     4.417    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y106        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.379     4.796 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         1.618     6.414    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X82Y114        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.444    14.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y114        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.330    14.351    
                         clock uncertainty           -0.061    14.290    
    SLICE_X82Y114        FDPE (Recov_fdpe_C_PRE)     -0.292    13.998    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         13.998    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                  7.584    

Slack (MET) :             7.585ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.484ns (23.927%)  route 1.539ns (76.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 14.014 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.621     4.417    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y106        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.379     4.796 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         0.381     5.177    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X84Y107        LUT2 (Prop_lut2_I1_O)        0.105     5.282 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.158     6.440    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X82Y121        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.437    14.014    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X82Y121        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.330    14.344    
                         clock uncertainty           -0.061    14.283    
    SLICE_X82Y121        FDPE (Recov_fdpe_C_PRE)     -0.258    14.025    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  7.585    

Slack (MET) :             7.618ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.379ns (18.982%)  route 1.618ns (81.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.021ns = ( 14.021 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.621     4.417    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y106        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.379     4.796 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         1.618     6.414    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X82Y114        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.444    14.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.330    14.351    
                         clock uncertainty           -0.061    14.290    
    SLICE_X82Y114        FDCE (Recov_fdce_C_CLR)     -0.258    14.032    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         14.032    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                  7.618    

Slack (MET) :             7.683ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.379ns (20.349%)  route 1.484ns (79.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 14.025 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.621     4.417    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y106        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.379     4.796 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         1.484     6.280    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X84Y108        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.448    14.025    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X84Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.330    14.355    
                         clock uncertainty           -0.061    14.294    
    SLICE_X84Y108        FDCE (Recov_fdce_C_CLR)     -0.331    13.963    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         13.963    
                         arrival time                          -6.280    
  -------------------------------------------------------------------
                         slack                                  7.683    

Slack (MET) :             7.683ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.379ns (20.349%)  route 1.484ns (79.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 14.025 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.621     4.417    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y106        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.379     4.796 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         1.484     6.280    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X84Y108        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.448    14.025    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X84Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.330    14.355    
                         clock uncertainty           -0.061    14.294    
    SLICE_X84Y108        FDCE (Recov_fdce_C_CLR)     -0.331    13.963    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         13.963    
                         arrival time                          -6.280    
  -------------------------------------------------------------------
                         slack                                  7.683    

Slack (MET) :             7.683ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.379ns (20.349%)  route 1.484ns (79.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 14.025 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.621     4.417    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y106        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.379     4.796 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         1.484     6.280    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X84Y108        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.448    14.025    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X84Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.330    14.355    
                         clock uncertainty           -0.061    14.294    
    SLICE_X84Y108        FDCE (Recov_fdce_C_CLR)     -0.331    13.963    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         13.963    
                         arrival time                          -6.280    
  -------------------------------------------------------------------
                         slack                                  7.683    

Slack (MET) :             7.776ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.379ns (21.441%)  route 1.389ns (78.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns = ( 14.023 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.621     4.417    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y106        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.379     4.796 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         1.389     6.185    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X83Y112        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.446    14.023    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X83Y112        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.330    14.353    
                         clock uncertainty           -0.061    14.292    
    SLICE_X83Y112        FDCE (Recov_fdce_C_CLR)     -0.331    13.961    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.961    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                  7.776    

Slack (MET) :             7.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.379ns (21.730%)  route 1.365ns (78.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns = ( 14.022 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.621     4.417    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y106        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.379     4.796 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         1.365     6.162    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X83Y113        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.445    14.022    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X83Y113        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.330    14.352    
                         clock uncertainty           -0.061    14.291    
    SLICE_X83Y113        FDCE (Recov_fdce_C_CLR)     -0.331    13.960    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.960    
                         arrival time                          -6.162    
  -------------------------------------------------------------------
                         slack                                  7.799    

Slack (MET) :             7.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.379ns (21.730%)  route 1.365ns (78.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns = ( 14.022 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.873     2.710    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.621     4.417    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y106        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.379     4.796 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         1.365     6.162    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X83Y113        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    M19                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    10.798 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.701    12.499    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    12.577 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        1.445    14.022    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X83Y113        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.330    14.352    
                         clock uncertainty           -0.061    14.291    
    SLICE_X83Y113        FDCE (Recov_fdce_C_CLR)     -0.331    13.960    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         13.960    
                         arrival time                          -6.162    
  -------------------------------------------------------------------
                         slack                                  7.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.749%)  route 0.112ns (44.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.688     1.723    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X101Y110       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y110       FDPE (Prop_fdpe_C_Q)         0.141     1.864 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.112     1.976    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X98Y110        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.962     2.091    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X98Y110        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.352     1.739    
    SLICE_X98Y110        FDCE (Remov_fdce_C_CLR)     -0.067     1.672    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.749%)  route 0.112ns (44.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.688     1.723    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X101Y110       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y110       FDPE (Prop_fdpe_C_Q)         0.141     1.864 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.112     1.976    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X98Y110        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.962     2.091    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X98Y110        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.352     1.739    
    SLICE_X98Y110        FDCE (Remov_fdce_C_CLR)     -0.067     1.672    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.749%)  route 0.112ns (44.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.688     1.723    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X101Y110       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y110       FDPE (Prop_fdpe_C_Q)         0.141     1.864 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.112     1.976    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X98Y110        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.962     2.091    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X98Y110        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.352     1.739    
    SLICE_X98Y110        FDCE (Remov_fdce_C_CLR)     -0.067     1.672    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.749%)  route 0.112ns (44.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.688     1.723    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X101Y110       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y110       FDPE (Prop_fdpe_C_Q)         0.141     1.864 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.112     1.976    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X98Y110        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.962     2.091    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X98Y110        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.352     1.739    
    SLICE_X98Y110        FDCE (Remov_fdce_C_CLR)     -0.067     1.672    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.749%)  route 0.112ns (44.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.688     1.723    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X101Y110       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y110       FDPE (Prop_fdpe_C_Q)         0.141     1.864 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.112     1.976    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X98Y110        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.962     2.091    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X98Y110        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.352     1.739    
    SLICE_X98Y110        FDPE (Remov_fdpe_C_PRE)     -0.071     1.668    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.749%)  route 0.112ns (44.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.688     1.723    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X101Y110       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y110       FDPE (Prop_fdpe_C_Q)         0.141     1.864 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.112     1.976    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X98Y110        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.962     2.091    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X98Y110        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.352     1.739    
    SLICE_X98Y110        FDPE (Remov_fdpe_C_PRE)     -0.071     1.668    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.383%)  route 0.184ns (56.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.688     1.723    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X101Y110       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y110       FDPE (Prop_fdpe_C_Q)         0.141     1.864 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.184     2.048    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X96Y110        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.961     2.090    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/clk
    SLICE_X96Y110        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.332     1.758    
    SLICE_X96Y110        FDCE (Remov_fdce_C_CLR)     -0.067     1.691    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.383%)  route 0.184ns (56.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.688     1.723    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X101Y110       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y110       FDPE (Prop_fdpe_C_Q)         0.141     1.864 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.184     2.048    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X96Y110        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.961     2.090    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/clk
    SLICE_X96Y110        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.332     1.758    
    SLICE_X96Y110        FDCE (Remov_fdce_C_CLR)     -0.067     1.691    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.383%)  route 0.184ns (56.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.688     1.723    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X101Y110       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y110       FDPE (Prop_fdpe_C_Q)         0.141     1.864 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.184     2.048    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X96Y110        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.961     2.090    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X96Y110        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.332     1.758    
    SLICE_X96Y110        FDCE (Remov_fdce_C_CLR)     -0.067     1.691    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.383%)  route 0.184ns (56.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.674     1.008    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.688     1.723    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X101Y110       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y110       FDPE (Prop_fdpe_C_Q)         0.141     1.864 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.184     2.048    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X96Y110        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_ps_i/clk_wiz_0/inst/clk_in1_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_ps_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.731     1.099    sl_iport0_o_0[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  sl_iport0_o_0[1]_BUFG_inst/O
                         net (fo=5259, routed)        0.961     2.090    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X96Y110        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.332     1.758    
    SLICE_X96Y110        FDCE (Remov_fdce_C_CLR)     -0.067     1.691    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.357    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       24.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.712ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 0.694ns (14.193%)  route 4.196ns (85.807%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 33.168 - 30.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.912     1.912    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.997 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.623     3.620    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.379     3.999 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.695     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X80Y103        LUT2 (Prop_lut2_I0_O)        0.105     4.798 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.975     5.773    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X87Y104        LUT6 (Prop_lut6_I1_O)        0.105     5.878 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.444     7.322    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X84Y107        LUT2 (Prop_lut2_I0_O)        0.105     7.427 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.082     8.509    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X84Y120        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    31.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.441    33.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X84Y120        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.380    33.549    
                         clock uncertainty           -0.035    33.513    
    SLICE_X84Y120        FDPE (Recov_fdpe_C_PRE)     -0.292    33.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         33.221    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                 24.712    

Slack (MET) :             24.712ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 0.694ns (14.193%)  route 4.196ns (85.807%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 33.168 - 30.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.912     1.912    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.997 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.623     3.620    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.379     3.999 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.695     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X80Y103        LUT2 (Prop_lut2_I0_O)        0.105     4.798 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.975     5.773    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X87Y104        LUT6 (Prop_lut6_I1_O)        0.105     5.878 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.444     7.322    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X84Y107        LUT2 (Prop_lut2_I0_O)        0.105     7.427 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.082     8.509    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X84Y120        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    31.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.441    33.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X84Y120        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.380    33.549    
                         clock uncertainty           -0.035    33.513    
    SLICE_X84Y120        FDPE (Recov_fdpe_C_PRE)     -0.292    33.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         33.221    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                 24.712    

Slack (MET) :             24.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.694ns (14.686%)  route 4.031ns (85.314%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 33.170 - 30.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.912     1.912    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.997 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.623     3.620    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.379     3.999 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.695     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X80Y103        LUT2 (Prop_lut2_I0_O)        0.105     4.798 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.975     5.773    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X87Y104        LUT6 (Prop_lut6_I1_O)        0.105     5.878 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.444     7.322    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X84Y107        LUT2 (Prop_lut2_I0_O)        0.105     7.427 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.918     8.345    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X83Y118        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    31.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.443    33.170    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X83Y118        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism              0.380    33.551    
                         clock uncertainty           -0.035    33.515    
    SLICE_X83Y118        FDCE (Recov_fdce_C_CLR)     -0.331    33.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         33.184    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 24.839    

Slack (MET) :             24.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.694ns (14.686%)  route 4.031ns (85.314%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 33.170 - 30.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.912     1.912    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.997 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.623     3.620    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.379     3.999 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.695     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X80Y103        LUT2 (Prop_lut2_I0_O)        0.105     4.798 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.975     5.773    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X87Y104        LUT6 (Prop_lut6_I1_O)        0.105     5.878 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.444     7.322    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X84Y107        LUT2 (Prop_lut2_I0_O)        0.105     7.427 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.918     8.345    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X83Y118        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    31.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.443    33.170    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X83Y118        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism              0.380    33.551    
                         clock uncertainty           -0.035    33.515    
    SLICE_X83Y118        FDCE (Recov_fdce_C_CLR)     -0.331    33.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         33.184    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 24.839    

Slack (MET) :             24.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.694ns (14.686%)  route 4.031ns (85.314%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 33.170 - 30.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.912     1.912    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.997 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.623     3.620    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.379     3.999 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.695     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X80Y103        LUT2 (Prop_lut2_I0_O)        0.105     4.798 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.975     5.773    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X87Y104        LUT6 (Prop_lut6_I1_O)        0.105     5.878 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.444     7.322    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X84Y107        LUT2 (Prop_lut2_I0_O)        0.105     7.427 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.918     8.345    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X83Y118        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    31.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.443    33.170    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X83Y118        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism              0.380    33.551    
                         clock uncertainty           -0.035    33.515    
    SLICE_X83Y118        FDCE (Recov_fdce_C_CLR)     -0.331    33.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         33.184    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 24.839    

Slack (MET) :             24.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.694ns (14.686%)  route 4.031ns (85.314%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 33.170 - 30.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.912     1.912    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.997 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.623     3.620    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.379     3.999 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.695     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X80Y103        LUT2 (Prop_lut2_I0_O)        0.105     4.798 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.975     5.773    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X87Y104        LUT6 (Prop_lut6_I1_O)        0.105     5.878 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.444     7.322    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X84Y107        LUT2 (Prop_lut2_I0_O)        0.105     7.427 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.918     8.345    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X83Y118        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    31.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.443    33.170    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X83Y118        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism              0.380    33.551    
                         clock uncertainty           -0.035    33.515    
    SLICE_X83Y118        FDCE (Recov_fdce_C_CLR)     -0.331    33.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         33.184    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 24.839    

Slack (MET) :             24.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.694ns (14.686%)  route 4.031ns (85.314%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 33.170 - 30.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.912     1.912    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.997 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.623     3.620    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.379     3.999 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.695     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X80Y103        LUT2 (Prop_lut2_I0_O)        0.105     4.798 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.975     5.773    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X87Y104        LUT6 (Prop_lut6_I1_O)        0.105     5.878 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.444     7.322    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X84Y107        LUT2 (Prop_lut2_I0_O)        0.105     7.427 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.918     8.345    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X83Y118        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    31.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.443    33.170    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X83Y118        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                         clock pessimism              0.380    33.551    
                         clock uncertainty           -0.035    33.515    
    SLICE_X83Y118        FDCE (Recov_fdce_C_CLR)     -0.331    33.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         33.184    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 24.839    

Slack (MET) :             24.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.694ns (14.686%)  route 4.031ns (85.314%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 33.170 - 30.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.912     1.912    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.997 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.623     3.620    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.379     3.999 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.695     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X80Y103        LUT2 (Prop_lut2_I0_O)        0.105     4.798 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.975     5.773    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X87Y104        LUT6 (Prop_lut6_I1_O)        0.105     5.878 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.444     7.322    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X84Y107        LUT2 (Prop_lut2_I0_O)        0.105     7.427 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.918     8.345    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X83Y118        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    31.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.443    33.170    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X83Y118        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                         clock pessimism              0.380    33.551    
                         clock uncertainty           -0.035    33.515    
    SLICE_X83Y118        FDCE (Recov_fdce_C_CLR)     -0.331    33.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         33.184    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 24.839    

Slack (MET) :             24.961ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 0.694ns (15.072%)  route 3.911ns (84.928%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 33.171 - 30.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.912     1.912    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.997 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.623     3.620    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.379     3.999 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.695     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X80Y103        LUT2 (Prop_lut2_I0_O)        0.105     4.798 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.975     5.773    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X87Y104        LUT6 (Prop_lut6_I1_O)        0.105     5.878 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.444     7.322    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X84Y107        LUT2 (Prop_lut2_I0_O)        0.105     7.427 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.797     8.224    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X83Y117        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    31.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.444    33.171    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X83Y117        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism              0.380    33.552    
                         clock uncertainty           -0.035    33.516    
    SLICE_X83Y117        FDCE (Recov_fdce_C_CLR)     -0.331    33.185    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         33.185    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                 24.961    

Slack (MET) :             24.961ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 0.694ns (15.072%)  route 3.911ns (84.928%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 33.171 - 30.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.912     1.912    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.997 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.623     3.620    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X80Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.379     3.999 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.695     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X80Y103        LUT2 (Prop_lut2_I0_O)        0.105     4.798 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.975     5.773    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X87Y104        LUT6 (Prop_lut6_I1_O)        0.105     5.878 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.444     7.322    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X84Y107        LUT2 (Prop_lut2_I0_O)        0.105     7.427 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.797     8.224    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X83Y117        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.651    31.651    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.728 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.444    33.171    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X83Y117        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism              0.380    33.552    
                         clock uncertainty           -0.035    33.516    
    SLICE_X83Y117        FDCE (Recov_fdce_C_CLR)     -0.331    33.185    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         33.185    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                 24.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.643%)  route 0.142ns (46.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.990     0.990    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.016 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.691     1.707    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X98Y108        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y108        FDPE (Prop_fdpe_C_Q)         0.164     1.871 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142     2.012    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X96Y108        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.964     2.115    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X96Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.373     1.742    
    SLICE_X96Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.643%)  route 0.142ns (46.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.990     0.990    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.016 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.691     1.707    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X98Y108        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y108        FDPE (Prop_fdpe_C_Q)         0.164     1.871 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142     2.012    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X96Y108        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.964     2.115    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/idrck
    SLICE_X96Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.373     1.742    
    SLICE_X96Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.643%)  route 0.142ns (46.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.990     0.990    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.016 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.691     1.707    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X98Y108        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y108        FDPE (Prop_fdpe_C_Q)         0.164     1.871 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142     2.012    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X96Y108        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.964     2.115    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X96Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.373     1.742    
    SLICE_X96Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.643%)  route 0.142ns (46.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.990     0.990    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.016 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.691     1.707    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X98Y108        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y108        FDPE (Prop_fdpe_C_Q)         0.164     1.871 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142     2.012    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X96Y108        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.964     2.115    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X96Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.373     1.742    
    SLICE_X96Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.643%)  route 0.142ns (46.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.990     0.990    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.016 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.691     1.707    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X98Y108        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y108        FDPE (Prop_fdpe_C_Q)         0.164     1.871 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142     2.012    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X96Y108        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.964     2.115    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X96Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.373     1.742    
    SLICE_X96Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.545%)  route 0.198ns (58.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.990     0.990    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.016 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.659     1.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X81Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y119        FDPE (Prop_fdpe_C_Q)         0.141     1.816 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.198     2.014    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X82Y119        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.930     2.081    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X82Y119        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.373     1.708    
    SLICE_X82Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.545%)  route 0.198ns (58.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.990     0.990    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.016 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.659     1.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X81Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y119        FDPE (Prop_fdpe_C_Q)         0.141     1.816 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.198     2.014    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X82Y119        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.930     2.081    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X82Y119        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.373     1.708    
    SLICE_X82Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.545%)  route 0.198ns (58.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.990     0.990    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.016 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.659     1.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X81Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y119        FDPE (Prop_fdpe_C_Q)         0.141     1.816 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.198     2.014    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X82Y119        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.930     2.081    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X82Y119        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.373     1.708    
    SLICE_X82Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.545%)  route 0.198ns (58.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.990     0.990    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.016 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.659     1.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X81Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y119        FDPE (Prop_fdpe_C_Q)         0.141     1.816 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.198     2.014    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X82Y119        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.930     2.081    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X82Y119        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.373     1.708    
    SLICE_X82Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.545%)  route 0.198ns (58.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.990     0.990    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.016 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.659     1.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X81Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y119        FDPE (Prop_fdpe_C_Q)         0.141     1.816 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.198     2.014    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X82Y119        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.122     1.122    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.151 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.930     2.081    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X82Y119        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.373     1.708    
    SLICE_X82Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.373    





