m255
K3
13
cModel Technology
Z0 dD:\Study\UIT\DA\DA1\verilog\uart_interface\simulation\modelsim
vuart_rx
ILeAEU9YRUjofJXfTJBNhL0
ViKAZ1eLd9CB^@9:_RUA723
Z1 dD:\Study\UIT\DA\DA1\verilog\uart_interface\simulation\modelsim
w1712128759
8D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v
FD:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v
L0 1
Z2 OV;L;10.1d;51
r1
31
Z3 o-vlog01compat -work work -O0
!i10b 1
!s100 2JlF^j8<l2ZfReWLQdMY]1
!s85 0
!s108 1712130925.995000
!s107 D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Study/UIT/DA/DA1/verilog/uart_interface|D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v|
!s101 -O0
Z4 !s92 -vlog01compat -work work +incdir+D:/Study/UIT/DA/DA1/verilog/uart_interface -O0
vuart_rx_tb
!i10b 1
!s100 FXc4mSJ<F;anE5@[=k<zX2
I6M_D?bSE5Unnn7NL5fTB<3
VgR3T4R`e4m?6dYd=dMn8V2
R1
w1712130914
8D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx_tb.v
FD:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx_tb.v
L0 2
R2
r1
!s85 0
31
!s108 1712130926.047000
!s107 D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Study/UIT/DA/DA1/verilog/uart_interface|D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx_tb.v|
!s101 -O0
R3
R4
