0.6
2018.2
Jun 14 2018
20:41:02
D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.sim/sim_1/behav/xsim/glbl.v,1696107281,verilog,,,,glbl,,,,,,,,
D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sim_1/new/FSM_tb.sv,1696192877,systemVerilog,,,,FSM_tb,,,,,,,,
D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sim_1/new/debouncer_tb.sv,1696199801,systemVerilog,,,,debouncer_tb,,,,,,,,
D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sim_1/new/lab1_top_tb.sv,1696197715,systemVerilog,,,,lab1_top_tb,,,,,,,,
D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/imports/001req/debouncer.sv,1696200648,systemVerilog,,D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sim_1/new/debouncer_tb.sv,,debouncer,,,,,,,,
D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/Counter.sv,1696114322,systemVerilog,,D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv,,Counter,,,,,,,,
D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv,1696195257,systemVerilog,,D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/imports/001req/debouncer.sv,,FSM,,,,,,,,
D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/lab1_top.sv,1696199448,systemVerilog,,D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sim_1/new/lab1_top_tb.sv,,lab1_top,,,,,,,,
