<?xml version="1.0" encoding="UTF-8"?>
	<spirit:component xmlns:kactus2="http://funbase.cs.tut.fi/" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5/index.xsd">
		<spirit:vendor>org.example</spirit:vendor>
		<spirit:library>example_lib</spirit:library>
		<spirit:name>digrfrxaspec</spirit:name>
		<spirit:version>example_version</spirit:version>
<spirit:memoryMaps>
<spirit:memoryMap>
<spirit:name>some_register_map</spirit:name>
<spirit:displayName>RDL Example Registers</spirit:displayName>
<spirit:addressBlock>
<spirit:name>some_register_map</spirit:name>
<spirit:displayName>ASR Module Registers</spirit:displayName>
<spirit:description>This address map contains some example registers to show how RDL can be utilized in various situations.</spirit:description>
<spirit:baseAddress>0xFFAB0000</spirit:baseAddress>
<spirit:range>0x2000</spirit:range>
<spirit:width>32</spirit:width>
<spirit:usage> </spirit:usage>
<spirit:volatile>true</spirit:volatile>
<spirit:register>
<spirit:name>DIGRF_RX_SW_RST</spirit:name>
<spirit:description>RX Sampler Software Reset Register</spirit:description>
<spirit:addressOffset>0X0000</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DIV_RESET</spirit:name>
<spirit:description>div_reset  0x0 = asserts a software reset to diversity rx sampler</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PRI_RESET</spirit:name>
<spirit:description>pri_reset  0x0 = asserts a software reset to primary rx sampler</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DIGRF_RX_DATA_A_SW_RST</spirit:name>
<spirit:description>RX DATA A FIFO Software Reset Register</spirit:description>
<spirit:addressOffset>0X0004</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>RESET22</spirit:name>
<spirit:description>reset  0x0 = asserts a software reset to data a fifo</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DIGRF_RX_DATA_BD_SW_RST</spirit:name>
<spirit:description>DATA BD FIFO Software Reset Register</spirit:description>
<spirit:addressOffset>0X0008</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>RESET30</spirit:name>
<spirit:description>reset  0x0 = asserts a software reset to data bd fifo</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DIGRF_RX_DATA_C_SW_RST</spirit:name>
<spirit:description>DATA C FIFO Software Reset Register</spirit:description>
<spirit:addressOffset>0X000C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>RESET38</spirit:name>
<spirit:description>reset  0x0 = asserts a software reset to data c fifo</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DIGRF_RX_IFC_PRI_SW_RST</spirit:name>
<spirit:description>Primary IFC FIFO Software Reset Register</spirit:description>
<spirit:addressOffset>0X0010</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>RESET46</spirit:name>
<spirit:description>reset  0x0 = asserts a software reset to primary ifc fifo</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DIGRF_RX_RFICUS_PRI_SW_RST</spirit:name>
<spirit:description>Primary RFICUS FIFO Software Reset Register</spirit:description>
<spirit:addressOffset>0X0014</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>RESET54</spirit:name>
<spirit:description>reset  0x0 = asserts a software reset to primary rificus fifo</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DIGRF_RX_RFICR_PRI_SW_RST</spirit:name>
<spirit:description>Primary RFICR FIFO Software Reset Register</spirit:description>
<spirit:addressOffset>0X0018</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>RESET62</spirit:name>
<spirit:description>reset  0x0 = asserts a software reset to primary rificr fifo</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DIGRF_RX_IFC_DIV_SW_RST</spirit:name>
<spirit:description>Diversity IFC FIFO Software Reset Register</spirit:description>
<spirit:addressOffset>0X001C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>RESET70</spirit:name>
<spirit:description>reset  0x0 = asserts a software reset to diversity ifc fifo</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DIGRF_RX_RFICUS_DIV_SW_RST</spirit:name>
<spirit:description>Diversity RFICUS FIFO Software Reset Register</spirit:description>
<spirit:addressOffset>0X0020</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>RESET78</spirit:name>
<spirit:description>reset  0x0 = asserts a software reset to diversity rficus fifo</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DIGRF_RX_RFICR_DIV_SW_RST</spirit:name>
<spirit:description>Diversity RFICR FIFO Software Reset Register</spirit:description>
<spirit:addressOffset>0X0024</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>RESET86</spirit:name>
<spirit:description>reset  0x0 = asserts a software reset to diversity rficr fifo</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DIGRF_RX_LCT_TBL_PRI</spirit:name>
<spirit:description>LCT Table Configuration for Primary FIFOS Register</spirit:description>
<spirit:addressOffset>0X0028</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DATA_C94</spirit:name>
<spirit:description>lct value of primary data c channel</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DATA_BD95</spirit:name>
<spirit:description>lct value of primary data bd channel</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DATA_A96</spirit:name>
<spirit:description>lct value of primary data a channel</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RFICR97</spirit:name>
<spirit:description>lct value of primary rficr channel</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RFICUS98</spirit:name>
<spirit:description>lct value of primary rficus channel</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>IFC99</spirit:name>
<spirit:description>lct value of primary ifc channel</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DIGRF_RX_LCT_TBL_DIV</spirit:name>
<spirit:description>LCT Table Configuration for Diversity FIFOS Register</spirit:description>
<spirit:addressOffset>0X002C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DATA_C107</spirit:name>
<spirit:description>lct value of diversity data c channel</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DATA_BD108</spirit:name>
<spirit:description>lct value of diversity data bd channel</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DATA_A109</spirit:name>
<spirit:description>lct value of diversity data a channel</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RFICR110</spirit:name>
<spirit:description>lct value of diversity rficr channel</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RFICUS111</spirit:name>
<spirit:description>lct value of diversity rficus channel</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>IFC112</spirit:name>
<spirit:description>lct value of diversity ifc channel</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DIGRF_RX_DATA_A_THD</spirit:name>
<spirit:description>Threshold Configuration for DATA A FIFO flags Register</spirit:description>
<spirit:addressOffset>0X0030</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>O_A_THRSH</spirit:name>
<spirit:description>data a fifo threshold to create ovf indication</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>D_A_THRSH</spirit:name>
<spirit:description>data a fifo threshold to create dma request</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DIGRF_RX_DATA_BD_THD</spirit:name>
<spirit:description>Threshold Configuration for DATA BD FIFO Flags Register</spirit:description>
<spirit:addressOffset>0X0034</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>O_BD_THRSH</spirit:name>
<spirit:description>data bd fifo threshold to create ovf indication</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>D_BD_THRSH</spirit:name>
<spirit:description>data bd fifo threshold to create dma request (in gsm mode)</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DIGRF_RX_DATA_C_THD</spirit:name>
<spirit:description>Threshold Configuration for DATA C FIFO Flags Register</spirit:description>
<spirit:addressOffset>0X0038</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>O_C_THRSH</spirit:name>
<spirit:description>data c fifo threshold to create ovf indication</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>D_C_THRSH</spirit:name>
<spirit:description>data c fifo threshold to create unf indication</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DIGRF_RX_DATA_BD_SEL</spirit:name>
<spirit:description>DATA BD FIFO in WB or GSM Mode Register</spirit:description>
<spirit:addressOffset>0X003C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DATA_BD_MODE</spirit:name>
<spirit:description>data_bd_mode  0x1 = data bd fifo is in wb mode</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DIGRF_RX_DATA_DMA_SKIP</spirit:name>
<spirit:description>Configure the DATA A &amp; BD FIFOs Interface to DMA Register</spirit:description>
<spirit:addressOffset>0X0040</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SKIP</spirit:name>
<spirit:description>skip  0x1 = extract any 2nd word from fifo to the dma (for data a fifo and data bd fifo in gsm mode)</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DIGRF_RX_MODES</spirit:name>
<spirit:description>Operational Modes Configuration Register</spirit:description>
<spirit:addressOffset>0X0044</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DIGRF_SWTCH165</spirit:name>
<spirit:description>switch  0x1 = switch between primary &amp; diversity rfics connections to the rx samplers</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TT_DIS</spirit:name>
<spirit:description>tt_dis  0x1 = disable time tracking (tt) operation</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CLK_RATE</spirit:name>
<spirit:description>clk_rate  0x0 or 0x1 = rx works in high rate  0x2 = rx works in medium rate  0x3 = rx works in slow rate</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FILTER_CFG</spirit:name>
<spirit:description>filter_cfg  this field configures the number of samples to enter the filter.  0x0 = 1 phase (the selected one)  0x1 = 3 phases (selected phase + 1 neighbor from each side)  0x2 = 5 phases (selected phase + 2 neighbor from each side)  0x3 = 7 phases (selected phase + 3 neighbor from each side)</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TT_INTEG</spirit:name>
<spirit:description>tt_integ  this field is used for the number of cycles to integrate tt indication before changing phase (value between 0x1 to 0x3f).</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>6</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TT_CFG</spirit:name>
<spirit:description>tt_cfg  this field configures early and late phases distance used for tt.  0x0 = use the same phase as the selected phase  0x1 = 1 sample from the selected phase  0x2 = 2 sample from the selected phase  0x3 = 3 sample from the selected phase  0x4 = 4 sample from the selected phase  0x5 = 5 sample from the selected phase</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DIGRF_RX_2_RFIC_SEL</spirit:name>
<spirit:description>Support of 2 RFICs Register</spirit:description>
<spirit:addressOffset>0X0048</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SLCT</spirit:name>
<spirit:description>select  0x1 = configures digrf3 rx to support two rfics</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DIGRF_RX_FORCE_PHASE</spirit:name>
<spirit:description>Sampling Phase Configuration (debug mode) Register</spirit:description>
<spirit:addressOffset>0X004C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DIV_FORCE</spirit:name>
<spirit:description>div_force  0x1 = force diversity sampler phase by dsp</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DIV_PHASE</spirit:name>
<spirit:description>div_phase  this field configures the diversity sampler phase.</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PRI_FORCE</spirit:name>
<spirit:description>pri_force  0x1 = force primary sampler phase by dsp</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PRI_PHASE</spirit:name>
<spirit:description>pri_phase  this field configures the primary sampler phase.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DIGRF_RX_IQ_SWAP</spirit:name>
<spirit:description>Swap I &amp; Q Bits Register</spirit:description>
<spirit:addressOffset>0X0050</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SWAP</spirit:name>
<spirit:description>swap  this field swaps i &amp; q bits in the digrf3 rx outputs to wb as follows.  0x0 = normal operation  0x1 = swap between i &amp; q metrics in the fifos output  0x2 = swap between 1st and 2nd words in the fifos output  0x3 = swap between 1st and 2nd words &amp; between i &amp; q metrics in the fifos output</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DIGRF_RX_LATCH_STATUS</spirit:name>
<spirit:description>Status Latch Command Register</spirit:description>
<spirit:addressOffset>0X0054</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DIGRF_CMD213</spirit:name>
<spirit:description>command  this command determines what status to latch. refer to table below.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DIGRF_RX_RD_STATUS</spirit:name>
<spirit:description>Read Latched Status Register</spirit:description>
<spirit:addressOffset>0X0058</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DIGRF_STATUS225</spirit:name>
<spirit:description>status  this field reads the latched status value.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DIGRF_RX_CLR_STICKY</spirit:name>
<spirit:description>Clear Sticky Bits Register</spirit:description>
<spirit:addressOffset>0X005C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>D_RFICR_FIFO_INT</spirit:name>
<spirit:description>diversity_rficr_fifo_interrupt  1 followed by 0x0 = clear the sticky bit</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>D_RFICR_FIFO_OVF</spirit:name>
<spirit:description>diversity_rficr_fifo_ovf  1 followed by 0x0 = clear the sticky bit</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>D_RFICUS_FIFO_INT</spirit:name>
<spirit:description>diversity_rficus_fifo_interrupt  1 followed by 0x0 = clear the sticky bit</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>D_RFICUS_FIFO_OVF</spirit:name>
<spirit:description>diversity_rficus_fifo_ovf  1 followed by 0x0 = clear the sticky bit</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>D_IFC_FIFO_INT</spirit:name>
<spirit:description>diversity_ifc_fifo_interrupt  1 followed by 0x0 = clear the sticky bit</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DIGRF_D_IFC_FIFO_OVF238</spirit:name>
<spirit:description>diversity_ifc_fifo_ovf  1 followed by 0x0 = clear the sticky bit</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>P_RFIFCR_FIFO_INT</spirit:name>
<spirit:description>primary_rficr_fifo_interrupt  1 followed by 0x0 = clear the sticky bit</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>P_RFICR_FIFO_OVF</spirit:name>
<spirit:description>primary_rficr_fifo_ovf  1 followed by 0x0 = clear the sticky bit</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>P_RFICUS_FIFO_INT</spirit:name>
<spirit:description>primary_rficus_fifo_interrupt  1 followed by 0x0 = clear the sticky bit</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>P_RFICUS_FIFO_OVF</spirit:name>
<spirit:description>primary_rficus_fifo_ovf  1 followed by 0x0 = clear the sticky bit</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>P_IFC_FIFO_INT</spirit:name>
<spirit:description>primary_ifc_fifo_interrupt  1 followed by 0x0 = clear the sticky bit</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DIGRF_P_IFC_FIFO_OVF244</spirit:name>
<spirit:description>primary_ifc_fifo_ovf  1 followed by 0x0 = clear the sticky bit</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>P_SMPL_SYNC_ERR</spirit:name>
<spirit:description>diversity_sampler_sync_error  1 followed by 0x0 = clear the sticky bit</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>D_SMPL_SYNC_ERR</spirit:name>
<spirit:description>primary_sampler_sync_error  1 followed by 0x0 = clear the sticky bit</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DIGRF_RX_SHUTDOWN</spirit:name>
<spirit:description>Line-Receiver Shutdown Register</spirit:description>
<spirit:addressOffset>0X0060</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DIGRF_SHTDN254</spirit:name>
<spirit:description>shutdown  1 = shutdown the digrf rx and turn off the lr vcm</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>RFICUS_RFICR_PRI_PSx</spirit:name>
<spirit:description>Primary RFICUS FIFO PS Value Register</spirit:description>
<spirit:addressOffset>0X0200</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PS262</spirit:name>
<spirit:description>payload size of entry x in the primary rficus/rficr fifos</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>IFC_PRI_RD__LAST</spirit:name>
<spirit:description>Read Payload Data From Primary IFC FIFO/Last Register</spirit:description>
<spirit:addressOffset>0X0300</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PYLD270</spirit:name>
<spirit:description>payload data from the primary ifc fifo</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>8</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>RFICUS_RFICR_PRI_RD_LAST</spirit:name>
<spirit:description>Read Payload Data From Primary RFICUS/RFICR FIFO/Last Register</spirit:description>
<spirit:addressOffset>0X0308</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PYLD277</spirit:name>
<spirit:description>payload data from the primary rficus/rficr fifo</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>RX_PRI_FIFOS_INT_HANDLE_W</spirit:name>
<spirit:description>Select Primary FIFO To Which to Write Payload (write access) Register</spirit:description>
<spirit:addressOffset>0X0318</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>RFICR285</spirit:name>
<spirit:description>rficr  1 = selects reading from primary rficr fifo</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RFICUS286</spirit:name>
<spirit:description>rficus  1 = selects reading from primary rficus fifo</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>IFC287</spirit:name>
<spirit:description>ifc  1 = selects reading from primary ifc fifo</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>RX_PRI_FIFOS_INT_HANDLE_R</spirit:name>
<spirit:description>Select Primary FIFO From Which to Read Payload (read access) Register</spirit:description>
<spirit:addressOffset>0X0318</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>NUM_WRDS295</spirit:name>
<spirit:description>number of words stored in the primary fifo</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>RFICUS_RFICR_DIV_PSx</spirit:name>
<spirit:description>Payload Size of Diversity RFICUS/RFICR FIFO/Last Register</spirit:description>
<spirit:addressOffset>0X0400</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PS303</spirit:name>
<spirit:description>payload size of entry x in the diversity rficus/rficr fifos</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>IFC_DIV_RD__LAST</spirit:name>
<spirit:description>Read Payload From Diversity IFC FIFO/Last Register</spirit:description>
<spirit:addressOffset>0X0500</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PYLD311</spirit:name>
<spirit:description>payload data from the diversity ifc fifo</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>8</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>RFICUS_RFICR_PRI_RD_LAST</spirit:name>
<spirit:description>Read Payload From Diversity RFICUS/RFICR FIFO/Last Register</spirit:description>
<spirit:addressOffset>0X0508</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PYLD318</spirit:name>
<spirit:description>payload data from the diversity rficus/rficr fifo</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>RX_DIV_FIFOS_INT_HANDLE_W</spirit:name>
<spirit:description>Select Diversity FIFO To Which to Write Payload (write access) Register</spirit:description>
<spirit:addressOffset>0X0518</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>RFICR326</spirit:name>
<spirit:description>rficr  1 = selects reading from diversity rficr fifo</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RFICUS327</spirit:name>
<spirit:description>rficus  1 = selects reading from diversity rficus fifo</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>IFC328</spirit:name>
<spirit:description>ifc  1 = selects reading from diversity ifc fifo</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>RX_DIV_FIFOS_INT_HANDLE_R</spirit:name>
<spirit:description>Select Diversity FIFO From Which to Read Payload (read access) Register</spirit:description>
<spirit:addressOffset>0X0518</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>NUM_WRDS336</spirit:name>
<spirit:description>number of words stored in the diversity fifo</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
</spirit:addressBlock>
</spirit:memoryMap>
</spirit:memoryMaps>
</spirit:component>