;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 11/03/2020 21:49:31
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF000EF8D  	GOTO        282
0x0004	0x0000      	NOP
0x0006	0x0000      	NOP
0x0008	0xF000EF00  	GOTO        0
0x000C	0x0000      	NOP
0x000E	0x0000      	NOP
0x0010	0x0000      	NOP
0x0012	0x0000      	NOP
0x0014	0x0000      	NOP
0x0016	0x0000      	NOP
0x0018	0xD7F3      	BRA         0
_UART1_Write:
;__Lib_UART_c67.c,59 :: 		
;__Lib_UART_c67.c,60 :: 		
L_UART1_Write3:
0x001C	0xB2AC      	BTFSC       TXSTA, 1 
0x001E	0xD002      	BRA         L_UART1_Write4
;__Lib_UART_c67.c,61 :: 		
0x0020	0x0000      	NOP
0x0022	0xD7FC      	BRA         L_UART1_Write3
L_UART1_Write4:
;__Lib_UART_c67.c,62 :: 		
0x0024	0xFFADC15D  	MOVFF       FARG_UART1_Write_data_, TXREG
;__Lib_UART_c67.c,63 :: 		
0x0028	0x0012      	RETURN      0
; end of _UART1_Write
_UART1_Write_Text:
;__Lib_UART_c67.c,67 :: 		
;__Lib_UART_c67.c,68 :: 		
0x002A	0x0101      	MOVLB       1
0x002C	0x6B5C      	CLRF        UART1_Write_Text_counter_L0, 1
;__Lib_UART_c67.c,70 :: 		
0x002E	0xFFE9C159  	MOVFF       FARG_UART1_Write_Text_uart_text, FSR0L
0x0032	0xFFEAC15A  	MOVFF       FARG_UART1_Write_Text_uart_text+1, FSR0H
0x0036	0xF15BCFEE  	MOVFF       POSTINC0, UART1_Write_Text_data__L0
;__Lib_UART_c67.c,71 :: 		
L_UART1_Write_Text5:
0x003A	0x515B      	MOVF        UART1_Write_Text_data__L0, 0, 1
0x003C	0x0A00      	XORLW       0
0x003E	0xE00E      	BZ          L_UART1_Write_Text6
;__Lib_UART_c67.c,72 :: 		
0x0040	0xF15DC15B  	MOVFF       UART1_Write_Text_data__L0, FARG_UART1_Write_data_
0x0044	0xDFEB      	RCALL       _UART1_Write
;__Lib_UART_c67.c,73 :: 		
0x0046	0x0101      	MOVLB       1
0x0048	0x2B5C      	INCF        UART1_Write_Text_counter_L0, 1, 1
;__Lib_UART_c67.c,74 :: 		
0x004A	0x515C      	MOVF        UART1_Write_Text_counter_L0, 0, 1
0x004C	0x2559      	ADDWF       FARG_UART1_Write_Text_uart_text, 0, 1
0x004E	0x6EE9      	MOVWF       FSR0L 
0x0050	0x0E00      	MOVLW       0
0x0052	0x215A      	ADDWFC      FARG_UART1_Write_Text_uart_text+1, 0, 1
0x0054	0x6EEA      	MOVWF       FSR0H 
0x0056	0xF15BCFEE  	MOVFF       POSTINC0, UART1_Write_Text_data__L0
;__Lib_UART_c67.c,75 :: 		
0x005A	0xD7EF      	BRA         L_UART1_Write_Text5
L_UART1_Write_Text6:
;__Lib_UART_c67.c,76 :: 		
0x005C	0x0012      	RETURN      0
; end of _UART1_Write_Text
_print:
;Aula2.c,10 :: 		void print(char value) {
;Aula2.c,11 :: 		UART1_Write(value);
0x005E	0xF15DC159  	MOVFF       FARG_print_value, FARG_UART1_Write_data_
0x0062	0xDFDC      	RCALL       _UART1_Write
;Aula2.c,12 :: 		}
0x0064	0x0012      	RETURN      0
; end of _print
_println:
;Aula2.c,18 :: 		void println(char* value) {
;Aula2.c,19 :: 		UART1_Write_Text(value);
0x0066	0xF159C157  	MOVFF       FARG_println_value, FARG_UART1_Write_Text_uart_text
0x006A	0xF15AC158  	MOVFF       FARG_println_value+1, FARG_UART1_Write_Text_uart_text+1
0x006E	0xDFDD      	RCALL       _UART1_Write_Text
;Aula2.c,20 :: 		print(13);
0x0070	0x0E0D      	MOVLW       13
0x0072	0x6F59      	MOVWF       FARG_print_value, 1
0x0074	0xDFF4      	RCALL       _print
;Aula2.c,21 :: 		print(10);
0x0076	0x0E0A      	MOVLW       10
0x0078	0x0101      	MOVLB       1
0x007A	0x6F59      	MOVWF       FARG_print_value, 1
0x007C	0xDFF0      	RCALL       _print
;Aula2.c,22 :: 		}
0x007E	0x0012      	RETURN      0
; end of _println
_UART1_Data_Ready:
;__Lib_UART_c67.c,34 :: 		
;__Lib_UART_c67.c,35 :: 		
0x0080	0x0E00      	MOVLW       0
0x0082	0xBA9E      	BTFSC       PIR1, 5 
0x0084	0x0E01      	MOVLW       1
0x0086	0x6E00      	MOVWF       R0 
;__Lib_UART_c67.c,36 :: 		
0x0088	0x0012      	RETURN      0
; end of _UART1_Data_Ready
_printL:
;Aula2.c,14 :: 		void printL(char* value) {
;Aula2.c,15 :: 		UART1_Write_Text(value);
0x008A	0xF159C157  	MOVFF       FARG_printL_value, FARG_UART1_Write_Text_uart_text
0x008E	0xF15AC158  	MOVFF       FARG_printL_value+1, FARG_UART1_Write_Text_uart_text+1
0x0092	0xDFCB      	RCALL       _UART1_Write_Text
;Aula2.c,16 :: 		}
0x0094	0x0012      	RETURN      0
; end of _printL
_UART1_Init:
;__Lib_UART_c67.c,15 :: 		
;__Lib_UART_c67.c,18 :: 		
0x0096	0x0E1C      	MOVLW       _UART1_Write
0x0098	0x0101      	MOVLB       1
0x009A	0x6F46      	MOVWF       _UART_Wr_Ptr, 1
0x009C	0x0E00      	MOVLW       hi_addr(_UART1_Write)
0x009E	0x6F47      	MOVWF       _UART_Wr_Ptr+1, 1
0x00A0	0x0E5D      	MOVLW       FARG_UART1_Write_data_
0x00A2	0x6F48      	MOVWF       _UART_Wr_Ptr+2, 1
0x00A4	0x0E01      	MOVLW       hi_addr(FARG_UART1_Write_data_)
0x00A6	0x6F49      	MOVWF       _UART_Wr_Ptr+3, 1
;__Lib_UART_c67.c,19 :: 		
0x00A8	0x0EFE      	MOVLW       _UART1_Read
0x00AA	0x6F53      	MOVWF       _UART_Rd_Ptr, 1
0x00AC	0x0E00      	MOVLW       hi_addr(_UART1_Read)
0x00AE	0x6F54      	MOVWF       _UART_Rd_Ptr+1, 1
0x00B0	0x0E00      	MOVLW       0
0x00B2	0x6F55      	MOVWF       _UART_Rd_Ptr+2, 1
0x00B4	0x0E00      	MOVLW       0
0x00B6	0x6F56      	MOVWF       _UART_Rd_Ptr+3, 1
;__Lib_UART_c67.c,20 :: 		
0x00B8	0x0E80      	MOVLW       _UART1_Data_Ready
0x00BA	0x6F4F      	MOVWF       _UART_Rdy_Ptr, 1
0x00BC	0x0E00      	MOVLW       hi_addr(_UART1_Data_Ready)
0x00BE	0x6F50      	MOVWF       _UART_Rdy_Ptr+1, 1
0x00C0	0x0E00      	MOVLW       0
0x00C2	0x6F51      	MOVWF       _UART_Rdy_Ptr+2, 1
0x00C4	0x0E00      	MOVLW       0
0x00C6	0x6F52      	MOVWF       _UART_Rdy_Ptr+3, 1
;__Lib_UART_c67.c,21 :: 		
0x00C8	0x0EFF      	MOVLW       _UART1_Tx_Idle
0x00CA	0x6F4B      	MOVWF       _UART_Tx_Idle_Ptr, 1
0x00CC	0x0EFF      	MOVLW       hi_addr(_UART1_Tx_Idle)
0x00CE	0x6F4C      	MOVWF       _UART_Tx_Idle_Ptr+1, 1
0x00D0	0x0E00      	MOVLW       0
0x00D2	0x6F4D      	MOVWF       _UART_Tx_Idle_Ptr+2, 1
0x00D4	0x0E00      	MOVLW       0
0x00D6	0x6F4E      	MOVWF       _UART_Tx_Idle_Ptr+3, 1
;__Lib_UART_c67.c,23 :: 		
0x00D8	0x8AAC      	BSF         TXSTA, 5 
;__Lib_UART_c67.c,24 :: 		
0x00DA	0x0E90      	MOVLW       144
0x00DC	0x6EAB      	MOVWF       RCSTA 
;__Lib_UART_c67.c,25 :: 		
0x00DE	0x8E94      	BSF         TRISC7_bit, 7 
;__Lib_UART_c67.c,26 :: 		
0x00E0	0x9C94      	BCF         TRISC6_bit, 6 
;__Lib_UART_c67.c,28 :: 		
L_UART1_Init0:
0x00E2	0xAA9E      	BTFSS       PIR1, 5 
0x00E4	0xD003      	BRA         L_UART1_Init1
;__Lib_UART_c67.c,29 :: 		
0x00E6	0xF000CFAE  	MOVFF       RCREG, R0
0x00EA	0xD7FB      	BRA         L_UART1_Init0
L_UART1_Init1:
;__Lib_UART_c67.c,30 :: 		
0x00EC	0x0012      	RETURN      0
; end of _UART1_Init
___CC2DW:
;__Lib_System.c,21 :: 		
;__Lib_System.c,23 :: 		
_CC2DL_Loop1:
;__Lib_System.c,24 :: 		
0x00EE	0x0009      	TBLRD*+
;__Lib_System.c,25 :: 		
0x00F0	0xFFE6CFF5  	MOVFF       TABLAT, POSTINC1
;__Lib_System.c,26 :: 		
0x00F4	0x0600      	DECF        R0, 1, 0
;__Lib_System.c,27 :: 		
0x00F6	0xE1FB      	BNZ         _CC2DL_Loop1
;__Lib_System.c,28 :: 		
0x00F8	0x0601      	DECF        R1, 1, 0
;__Lib_System.c,29 :: 		
0x00FA	0xE1F9      	BNZ         _CC2DL_Loop1
;__Lib_System.c,31 :: 		
0x00FC	0x0012      	RETURN      0
; end of ___CC2DW
_UART1_Read:
;__Lib_UART_c67.c,40 :: 		
;__Lib_UART_c67.c,43 :: 		
0x00FE	0xF14ACFAE  	MOVFF       RCREG, ___tmp_UART1_Read
;__Lib_UART_c67.c,44 :: 		
0x0102	0xA2AB      	BTFSS       RCSTA, 1 
0x0104	0xD002      	BRA         L_UART1_Read2
;__Lib_UART_c67.c,45 :: 		
0x0106	0x98AB      	BCF         RCSTA, 4 
;__Lib_UART_c67.c,46 :: 		
0x0108	0x88AB      	BSF         RCSTA, 4 
;__Lib_UART_c67.c,47 :: 		
L_UART1_Read2:
;__Lib_UART_c67.c,48 :: 		
0x010A	0xF000C14A  	MOVFF       ___tmp_UART1_Read, R0
;__Lib_UART_c67.c,49 :: 		
0x010E	0x0012      	RETURN      0
; end of _UART1_Read
_clear:
;Aula2.c,24 :: 		void clear() {
;Aula2.c,25 :: 		print(12);
0x0110	0x0E0C      	MOVLW       12
0x0112	0x0101      	MOVLB       1
0x0114	0x6F59      	MOVWF       FARG_print_value, 1
0x0116	0xDFA3      	RCALL       _print
;Aula2.c,26 :: 		}
0x0118	0x0012      	RETURN      0
; end of _clear
_main:
0x011A	0xF002EC13  	CALL        1062, 0
;Aula2.c,28 :: 		void main() {
;Aula2.c,29 :: 		TRISB = 0B11110000;
0x011E	0x0EF0      	MOVLW       240
0x0120	0x6E93      	MOVWF       TRISB 
;Aula2.c,30 :: 		ADCON1 = 0B00001111;
0x0122	0x0E0F      	MOVLW       15
0x0124	0x6EC1      	MOVWF       ADCON1 
;Aula2.c,31 :: 		UART1_Init(19200);
0x0126	0x0E19      	MOVLW       25
0x0128	0x6EAF      	MOVWF       SPBRG 
0x012A	0x84AC      	BSF         TXSTA, 2, 0
0x012C	0xDFB4      	RCALL       _UART1_Init
;Aula2.c,32 :: 		while (True) {
L_main0:
;Aula2.c,33 :: 		if (draw == 3) {
0x012E	0x0100      	MOVLB       0
0x0130	0x519F      	MOVF        _draw, 0, 1
0x0132	0x0A03      	XORLW       3
0x0134	0xE112      	BNZ         L_main2
;Aula2.c,34 :: 		clear();
0x0136	0xDFEC      	RCALL       _clear
;Aula2.c,35 :: 		state = 3;
0x0138	0x0E03      	MOVLW       3
0x013A	0x0100      	MOVLB       0
0x013C	0x6FA0      	MOVWF       _state, 1
;Aula2.c,36 :: 		println("Automacao residencial");
0x013E	0x0E81      	MOVLW       ?lstr1_Aula2
0x0140	0x0101      	MOVLB       1
0x0142	0x6F57      	MOVWF       FARG_println_value, 1
0x0144	0x0E00      	MOVLW       hi_addr(?lstr1_Aula2)
0x0146	0x6F58      	MOVWF       FARG_println_value+1, 1
0x0148	0xDF8E      	RCALL       _println
;Aula2.c,37 :: 		println("O que vc quer atuar? 1 - lampada ou 2 - janela");
0x014A	0x0E15      	MOVLW       ?lstr2_Aula2
0x014C	0x0101      	MOVLB       1
0x014E	0x6F57      	MOVWF       FARG_println_value, 1
0x0150	0x0E00      	MOVLW       hi_addr(?lstr2_Aula2)
0x0152	0x6F58      	MOVWF       FARG_println_value+1, 1
0x0154	0xDF88      	RCALL       _println
;Aula2.c,38 :: 		draw = 0;
0x0156	0x0100      	MOVLB       0
0x0158	0x6B9F      	CLRF        _draw, 1
;Aula2.c,39 :: 		}
L_main2:
;Aula2.c,40 :: 		if (draw == 1) {
0x015A	0x519F      	MOVF        _draw, 0, 1
0x015C	0x0A01      	XORLW       1
0x015E	0xE112      	BNZ         L_main3
;Aula2.c,41 :: 		clear();
0x0160	0xDFD7      	RCALL       _clear
;Aula2.c,42 :: 		state = 1;
0x0162	0x0E01      	MOVLW       1
0x0164	0x0100      	MOVLB       0
0x0166	0x6FA0      	MOVWF       _state, 1
;Aula2.c,43 :: 		println("Automacao residencial");
0x0168	0x0E44      	MOVLW       ?lstr3_Aula2
0x016A	0x0101      	MOVLB       1
0x016C	0x6F57      	MOVWF       FARG_println_value, 1
0x016E	0x0E00      	MOVLW       hi_addr(?lstr3_Aula2)
0x0170	0x6F58      	MOVWF       FARG_println_value+1, 1
0x0172	0xDF79      	RCALL       _println
;Aula2.c,44 :: 		println("Qual lampada queres acesar? 1, 2, 3, 4");
0x0174	0x0E5A      	MOVLW       ?lstr4_Aula2
0x0176	0x0101      	MOVLB       1
0x0178	0x6F57      	MOVWF       FARG_println_value, 1
0x017A	0x0E00      	MOVLW       hi_addr(?lstr4_Aula2)
0x017C	0x6F58      	MOVWF       FARG_println_value+1, 1
0x017E	0xDF73      	RCALL       _println
;Aula2.c,45 :: 		draw = 0;
0x0180	0x0100      	MOVLB       0
0x0182	0x6B9F      	CLRF        _draw, 1
;Aula2.c,46 :: 		}
L_main3:
;Aula2.c,47 :: 		if (draw == 2) {
0x0184	0x519F      	MOVF        _draw, 0, 1
0x0186	0x0A02      	XORLW       2
0x0188	0xE10C      	BNZ         L_main4
;Aula2.c,48 :: 		clear();
0x018A	0xDFC2      	RCALL       _clear
;Aula2.c,49 :: 		state = 2;
0x018C	0x0E02      	MOVLW       2
0x018E	0x0100      	MOVLB       0
0x0190	0x6FA0      	MOVWF       _state, 1
;Aula2.c,50 :: 		println("Qual estado? 1 ou 0");
0x0192	0x0EC3      	MOVLW       ?lstr5_Aula2
0x0194	0x0101      	MOVLB       1
0x0196	0x6F57      	MOVWF       FARG_println_value, 1
0x0198	0x0E00      	MOVLW       hi_addr(?lstr5_Aula2)
0x019A	0x6F58      	MOVWF       FARG_println_value+1, 1
0x019C	0xDF64      	RCALL       _println
;Aula2.c,51 :: 		draw = 0;
0x019E	0x0100      	MOVLB       0
0x01A0	0x6B9F      	CLRF        _draw, 1
;Aula2.c,52 :: 		}
L_main4:
;Aula2.c,54 :: 		if(UART1_Data_Ready()==1) {
0x01A2	0xDF6E      	RCALL       _UART1_Data_Ready
0x01A4	0x5000      	MOVF        R0, 0 
0x01A6	0x0A01      	XORLW       1
0x01A8	0xA4D8      	BTFSS       STATUS, 2 
0x01AA	0xD0A3      	BRA         L_main5
;Aula2.c,55 :: 		caracter = UART1_read();
0x01AC	0xDFA8      	RCALL       _UART1_Read
0x01AE	0xF145C000  	MOVFF       R0, _caracter
;Aula2.c,56 :: 		print(caracter);
0x01B2	0xF159C000  	MOVFF       R0, FARG_print_value
0x01B6	0xDF53      	RCALL       _print
;Aula2.c,57 :: 		if (state == 4) {
0x01B8	0x0100      	MOVLB       0
0x01BA	0x51A0      	MOVF        _state, 0, 1
0x01BC	0x0A04      	XORLW       4
0x01BE	0xE102      	BNZ         L_main6
;Aula2.c,58 :: 		draw = 3;
0x01C0	0x0E03      	MOVLW       3
0x01C2	0x6F9F      	MOVWF       _draw, 1
;Aula2.c,59 :: 		}
L_main6:
;Aula2.c,60 :: 		if (state == 3) {
0x01C4	0x51A0      	MOVF        _state, 0, 1
0x01C6	0x0A03      	XORLW       3
0x01C8	0xE161      	BNZ         L_main7
;Aula2.c,61 :: 		if (caracter == '1') {
0x01CA	0x0101      	MOVLB       1
0x01CC	0x5145      	MOVF        _caracter, 0, 1
0x01CE	0x0A31      	XORLW       49
0x01D0	0xE104      	BNZ         L_main8
;Aula2.c,62 :: 		draw = 1;
0x01D2	0x0E01      	MOVLW       1
0x01D4	0x0100      	MOVLB       0
0x01D6	0x6F9F      	MOVWF       _draw, 1
;Aula2.c,63 :: 		} else {
0x01D8	0xD059      	BRA         L_main9
L_main8:
;Aula2.c,64 :: 		printL("Janela 1 = ");
0x01DA	0x0ED7      	MOVLW       ?lstr6_Aula2
0x01DC	0x0101      	MOVLB       1
0x01DE	0x6F57      	MOVWF       FARG_printL_value, 1
0x01E0	0x0E00      	MOVLW       hi_addr(?lstr6_Aula2)
0x01E2	0x6F58      	MOVWF       FARG_printL_value+1, 1
0x01E4	0xDF52      	RCALL       _printL
;Aula2.c,65 :: 		if (PORTB.F7) println("aberto"); else println("fechado");
0x01E6	0xAE81      	BTFSS       PORTB, 7 
0x01E8	0xD006      	BRA         L_main10
0x01EA	0x0EA1      	MOVLW       ?lstr7_Aula2
0x01EC	0x6F57      	MOVWF       FARG_println_value, 1
0x01EE	0x0E00      	MOVLW       hi_addr(?lstr7_Aula2)
0x01F0	0x6F58      	MOVWF       FARG_println_value+1, 1
0x01F2	0xDF39      	RCALL       _println
0x01F4	0xD006      	BRA         L_main11
L_main10:
0x01F6	0x0EA8      	MOVLW       ?lstr8_Aula2
0x01F8	0x0101      	MOVLB       1
0x01FA	0x6F57      	MOVWF       FARG_println_value, 1
0x01FC	0x0E00      	MOVLW       hi_addr(?lstr8_Aula2)
0x01FE	0x6F58      	MOVWF       FARG_println_value+1, 1
0x0200	0xDF32      	RCALL       _println
L_main11:
;Aula2.c,67 :: 		printL("Janela 2 = ");
0x0202	0x0EB0      	MOVLW       ?lstr9_Aula2
0x0204	0x0101      	MOVLB       1
0x0206	0x6F57      	MOVWF       FARG_printL_value, 1
0x0208	0x0E00      	MOVLW       hi_addr(?lstr9_Aula2)
0x020A	0x6F58      	MOVWF       FARG_printL_value+1, 1
0x020C	0xDF3E      	RCALL       _printL
;Aula2.c,68 :: 		if (PORTB.F6) println("aberto"); else println("fechado");
0x020E	0xAC81      	BTFSS       PORTB, 6 
0x0210	0xD006      	BRA         L_main12
0x0212	0x0EBC      	MOVLW       ?lstr10_Aula2
0x0214	0x6F57      	MOVWF       FARG_println_value, 1
0x0216	0x0E00      	MOVLW       hi_addr(?lstr10_Aula2)
0x0218	0x6F58      	MOVWF       FARG_println_value+1, 1
0x021A	0xDF25      	RCALL       _println
0x021C	0xD006      	BRA         L_main13
L_main12:
0x021E	0x0E97      	MOVLW       ?lstr11_Aula2
0x0220	0x0101      	MOVLB       1
0x0222	0x6F57      	MOVWF       FARG_println_value, 1
0x0224	0x0E00      	MOVLW       hi_addr(?lstr11_Aula2)
0x0226	0x6F58      	MOVWF       FARG_println_value+1, 1
0x0228	0xDF1E      	RCALL       _println
L_main13:
;Aula2.c,70 :: 		printL("Janela 3 = ");
0x022A	0x0E1E      	MOVLW       ?lstr12_Aula2
0x022C	0x0101      	MOVLB       1
0x022E	0x6F57      	MOVWF       FARG_printL_value, 1
0x0230	0x0E01      	MOVLW       hi_addr(?lstr12_Aula2)
0x0232	0x6F58      	MOVWF       FARG_printL_value+1, 1
0x0234	0xDF2A      	RCALL       _printL
;Aula2.c,71 :: 		if (PORTB.F5) println("aberto"); else println("fechado");
0x0236	0xAA81      	BTFSS       PORTB, 5 
0x0238	0xD006      	BRA         L_main14
0x023A	0x0E17      	MOVLW       ?lstr13_Aula2
0x023C	0x6F57      	MOVWF       FARG_println_value, 1
0x023E	0x0E01      	MOVLW       hi_addr(?lstr13_Aula2)
0x0240	0x6F58      	MOVWF       FARG_println_value+1, 1
0x0242	0xDF11      	RCALL       _println
0x0244	0xD006      	BRA         L_main15
L_main14:
0x0246	0x0E0F      	MOVLW       ?lstr14_Aula2
0x0248	0x0101      	MOVLB       1
0x024A	0x6F57      	MOVWF       FARG_println_value, 1
0x024C	0x0E01      	MOVLW       hi_addr(?lstr14_Aula2)
0x024E	0x6F58      	MOVWF       FARG_println_value+1, 1
0x0250	0xDF0A      	RCALL       _println
L_main15:
;Aula2.c,73 :: 		printL("Janela 4 = ");
0x0252	0x0E2A      	MOVLW       ?lstr15_Aula2
0x0254	0x0101      	MOVLB       1
0x0256	0x6F57      	MOVWF       FARG_printL_value, 1
0x0258	0x0E01      	MOVLW       hi_addr(?lstr15_Aula2)
0x025A	0x6F58      	MOVWF       FARG_printL_value+1, 1
0x025C	0xDF16      	RCALL       _printL
;Aula2.c,74 :: 		if (PORTB.F4) println("aberto"); else println("fechado");
0x025E	0xA881      	BTFSS       PORTB, 4 
0x0260	0xD006      	BRA         L_main16
0x0262	0x0E3E      	MOVLW       ?lstr16_Aula2
0x0264	0x6F57      	MOVWF       FARG_println_value, 1
0x0266	0x0E01      	MOVLW       hi_addr(?lstr16_Aula2)
0x0268	0x6F58      	MOVWF       FARG_println_value+1, 1
0x026A	0xDEFD      	RCALL       _println
0x026C	0xD006      	BRA         L_main17
L_main16:
0x026E	0x0E36      	MOVLW       ?lstr17_Aula2
0x0270	0x0101      	MOVLB       1
0x0272	0x6F57      	MOVWF       FARG_println_value, 1
0x0274	0x0E01      	MOVLW       hi_addr(?lstr17_Aula2)
0x0276	0x6F58      	MOVWF       FARG_println_value+1, 1
0x0278	0xDEF6      	RCALL       _println
L_main17:
;Aula2.c,75 :: 		println("Toque em qualquer teclar para continuar...");
0x027A	0x0EE4      	MOVLW       ?lstr18_Aula2
0x027C	0x0101      	MOVLB       1
0x027E	0x6F57      	MOVWF       FARG_println_value, 1
0x0280	0x0E00      	MOVLW       hi_addr(?lstr18_Aula2)
0x0282	0x6F58      	MOVWF       FARG_println_value+1, 1
0x0284	0xDEF0      	RCALL       _println
;Aula2.c,76 :: 		state = 4;
0x0286	0x0E04      	MOVLW       4
0x0288	0x0100      	MOVLB       0
0x028A	0x6FA0      	MOVWF       _state, 1
;Aula2.c,77 :: 		}
L_main9:
;Aula2.c,78 :: 		}
L_main7:
;Aula2.c,79 :: 		if (state == 1) {
0x028C	0x51A0      	MOVF        _state, 0, 1
0x028E	0x0A01      	XORLW       1
0x0290	0xE104      	BNZ         L_main18
;Aula2.c,80 :: 		led = caracter;
0x0292	0xF0E3C145  	MOVFF       _caracter, _led
;Aula2.c,81 :: 		draw = 2;
0x0296	0x0E02      	MOVLW       2
0x0298	0x6F9F      	MOVWF       _draw, 1
;Aula2.c,82 :: 		}
L_main18:
;Aula2.c,83 :: 		if (state == 2) {
0x029A	0x51A0      	MOVF        _state, 0, 1
0x029C	0x0A02      	XORLW       2
0x029E	0xE129      	BNZ         L_main19
;Aula2.c,84 :: 		draw = 3;
0x02A0	0x0E03      	MOVLW       3
0x02A2	0x6F9F      	MOVWF       _draw, 1
;Aula2.c,85 :: 		if (led == '1') {
0x02A4	0x51E3      	MOVF        _led, 0, 1
0x02A6	0x0A31      	XORLW       49
0x02A8	0xE106      	BNZ         L_main20
;Aula2.c,86 :: 		PORTB.F0 = caracter;
0x02AA	0x0101      	MOVLB       1
0x02AC	0xB145      	BTFSC       _caracter, 0, 1
0x02AE	0xD002      	BRA         L__main24
0x02B0	0x9081      	BCF         PORTB, 0 
0x02B2	0xD001      	BRA         L__main25
L__main24:
0x02B4	0x8081      	BSF         PORTB, 0 
L__main25:
;Aula2.c,87 :: 		}
L_main20:
;Aula2.c,88 :: 		if (led == '2') {
0x02B6	0x0100      	MOVLB       0
0x02B8	0x51E3      	MOVF        _led, 0, 1
0x02BA	0x0A32      	XORLW       50
0x02BC	0xE106      	BNZ         L_main21
;Aula2.c,89 :: 		PORTB.F1 = caracter;
0x02BE	0x0101      	MOVLB       1
0x02C0	0xB145      	BTFSC       _caracter, 0, 1
0x02C2	0xD002      	BRA         L__main26
0x02C4	0x9281      	BCF         PORTB, 1 
0x02C6	0xD001      	BRA         L__main27
L__main26:
0x02C8	0x8281      	BSF         PORTB, 1 
L__main27:
;Aula2.c,90 :: 		}
L_main21:
;Aula2.c,91 :: 		if (led == '3') {
0x02CA	0x0100      	MOVLB       0
0x02CC	0x51E3      	MOVF        _led, 0, 1
0x02CE	0x0A33      	XORLW       51
0x02D0	0xE106      	BNZ         L_main22
;Aula2.c,92 :: 		PORTB.F2 = caracter;
0x02D2	0x0101      	MOVLB       1
0x02D4	0xB145      	BTFSC       _caracter, 0, 1
0x02D6	0xD002      	BRA         L__main28
0x02D8	0x9481      	BCF         PORTB, 2 
0x02DA	0xD001      	BRA         L__main29
L__main28:
0x02DC	0x8481      	BSF         PORTB, 2 
L__main29:
;Aula2.c,93 :: 		}
L_main22:
;Aula2.c,94 :: 		if (led == '4') {
0x02DE	0x0100      	MOVLB       0
0x02E0	0x51E3      	MOVF        _led, 0, 1
0x02E2	0x0A34      	XORLW       52
0x02E4	0xE106      	BNZ         L_main23
;Aula2.c,95 :: 		PORTB.F3 = caracter;
0x02E6	0x0101      	MOVLB       1
0x02E8	0xB145      	BTFSC       _caracter, 0, 1
0x02EA	0xD002      	BRA         L__main30
0x02EC	0x9681      	BCF         PORTB, 3 
0x02EE	0xD001      	BRA         L__main31
L__main30:
0x02F0	0x8681      	BSF         PORTB, 3 
L__main31:
;Aula2.c,96 :: 		}
L_main23:
;Aula2.c,97 :: 		}
L_main19:
;Aula2.c,98 :: 		}
L_main5:
;Aula2.c,99 :: 		}
0x02F2	0xD71D      	BRA         L_main0
;Aula2.c,100 :: 		}
0x02F4	0xD7FF      	BRA         $+0
; end of _main
0x0426	0xF015EE10  	LFSR        1, 21
0x042A	0x0E30      	MOVLW       48
0x042C	0x6E00      	MOVWF       R0 
0x042E	0x0E02      	MOVLW       2
0x0430	0x6E01      	MOVWF       R1 
0x0432	0x0EF6      	MOVLW       246
0x0434	0x6EF6      	MOVWF       4086 
0x0436	0x0E02      	MOVLW       2
0x0438	0x6EF7      	MOVWF       TBLPTRH 
0x043A	0x0E00      	MOVLW       0
0x043C	0x6EF8      	MOVWF       TBLPTRU 
0x043E	0xF000EC77  	CALL        238, 0
0x0442	0x0012      	RETURN      0
;Aula2.c,0 :: ?ICS?lstr2_Aula2
0x02F6	0x204F ;?ICS?lstr2_Aula2+0
0x02F8	0x7571 ;?ICS?lstr2_Aula2+2
0x02FA	0x2065 ;?ICS?lstr2_Aula2+4
0x02FC	0x6376 ;?ICS?lstr2_Aula2+6
0x02FE	0x7120 ;?ICS?lstr2_Aula2+8
0x0300	0x6575 ;?ICS?lstr2_Aula2+10
0x0302	0x2072 ;?ICS?lstr2_Aula2+12
0x0304	0x7461 ;?ICS?lstr2_Aula2+14
0x0306	0x6175 ;?ICS?lstr2_Aula2+16
0x0308	0x3F72 ;?ICS?lstr2_Aula2+18
0x030A	0x3120 ;?ICS?lstr2_Aula2+20
0x030C	0x2D20 ;?ICS?lstr2_Aula2+22
0x030E	0x6C20 ;?ICS?lstr2_Aula2+24
0x0310	0x6D61 ;?ICS?lstr2_Aula2+26
0x0312	0x6170 ;?ICS?lstr2_Aula2+28
0x0314	0x6164 ;?ICS?lstr2_Aula2+30
0x0316	0x6F20 ;?ICS?lstr2_Aula2+32
0x0318	0x2075 ;?ICS?lstr2_Aula2+34
0x031A	0x2032 ;?ICS?lstr2_Aula2+36
0x031C	0x202D ;?ICS?lstr2_Aula2+38
0x031E	0x616A ;?ICS?lstr2_Aula2+40
0x0320	0x656E ;?ICS?lstr2_Aula2+42
0x0322	0x616C ;?ICS?lstr2_Aula2+44
0x0324	0x00 ;?ICS?lstr2_Aula2+46
; end of ?ICS?lstr2_Aula2
;Aula2.c,0 :: ?ICS?lstr3_Aula2
0x0325	0x7541 ;?ICS?lstr3_Aula2+0
0x0327	0x6F74 ;?ICS?lstr3_Aula2+2
0x0329	0x616D ;?ICS?lstr3_Aula2+4
0x032B	0x6163 ;?ICS?lstr3_Aula2+6
0x032D	0x206F ;?ICS?lstr3_Aula2+8
0x032F	0x6572 ;?ICS?lstr3_Aula2+10
0x0331	0x6973 ;?ICS?lstr3_Aula2+12
0x0333	0x6564 ;?ICS?lstr3_Aula2+14
0x0335	0x636E ;?ICS?lstr3_Aula2+16
0x0337	0x6169 ;?ICS?lstr3_Aula2+18
0x0339	0x006C ;?ICS?lstr3_Aula2+20
; end of ?ICS?lstr3_Aula2
;Aula2.c,0 :: ?ICS?lstr4_Aula2
0x033B	0x7551 ;?ICS?lstr4_Aula2+0
0x033D	0x6C61 ;?ICS?lstr4_Aula2+2
0x033F	0x6C20 ;?ICS?lstr4_Aula2+4
0x0341	0x6D61 ;?ICS?lstr4_Aula2+6
0x0343	0x6170 ;?ICS?lstr4_Aula2+8
0x0345	0x6164 ;?ICS?lstr4_Aula2+10
0x0347	0x7120 ;?ICS?lstr4_Aula2+12
0x0349	0x6575 ;?ICS?lstr4_Aula2+14
0x034B	0x6572 ;?ICS?lstr4_Aula2+16
0x034D	0x2073 ;?ICS?lstr4_Aula2+18
0x034F	0x6361 ;?ICS?lstr4_Aula2+20
0x0351	0x7365 ;?ICS?lstr4_Aula2+22
0x0353	0x7261 ;?ICS?lstr4_Aula2+24
0x0355	0x203F ;?ICS?lstr4_Aula2+26
0x0357	0x2C31 ;?ICS?lstr4_Aula2+28
0x0359	0x3220 ;?ICS?lstr4_Aula2+30
0x035B	0x202C ;?ICS?lstr4_Aula2+32
0x035D	0x2C33 ;?ICS?lstr4_Aula2+34
0x035F	0x3420 ;?ICS?lstr4_Aula2+36
0x0361	0x00 ;?ICS?lstr4_Aula2+38
; end of ?ICS?lstr4_Aula2
;Aula2.c,0 :: ?ICS?lstr1_Aula2
0x0362	0x7541 ;?ICS?lstr1_Aula2+0
0x0364	0x6F74 ;?ICS?lstr1_Aula2+2
0x0366	0x616D ;?ICS?lstr1_Aula2+4
0x0368	0x6163 ;?ICS?lstr1_Aula2+6
0x036A	0x206F ;?ICS?lstr1_Aula2+8
0x036C	0x6572 ;?ICS?lstr1_Aula2+10
0x036E	0x6973 ;?ICS?lstr1_Aula2+12
0x0370	0x6564 ;?ICS?lstr1_Aula2+14
0x0372	0x636E ;?ICS?lstr1_Aula2+16
0x0374	0x6169 ;?ICS?lstr1_Aula2+18
0x0376	0x006C ;?ICS?lstr1_Aula2+20
; end of ?ICS?lstr1_Aula2
;Aula2.c,0 :: ?ICS?lstr11_Aula2
0x0378	0x6566 ;?ICS?lstr11_Aula2+0
0x037A	0x6863 ;?ICS?lstr11_Aula2+2
0x037C	0x6461 ;?ICS?lstr11_Aula2+4
0x037E	0x006F ;?ICS?lstr11_Aula2+6
; end of ?ICS?lstr11_Aula2
;Aula2.c,0 :: ?ICS_draw
0x0380	0x03 ;?ICS_draw+0
; end of ?ICS_draw
;Aula2.c,0 :: ?ICS_state
0x0381	0x00 ;?ICS_state+0
; end of ?ICS_state
;Aula2.c,0 :: ?ICS?lstr7_Aula2
0x0382	0x6261 ;?ICS?lstr7_Aula2+0
0x0384	0x7265 ;?ICS?lstr7_Aula2+2
0x0386	0x6F74 ;?ICS?lstr7_Aula2+4
0x0388	0x00 ;?ICS?lstr7_Aula2+6
; end of ?ICS?lstr7_Aula2
;Aula2.c,0 :: ?ICS?lstr8_Aula2
0x0389	0x6566 ;?ICS?lstr8_Aula2+0
0x038B	0x6863 ;?ICS?lstr8_Aula2+2
0x038D	0x6461 ;?ICS?lstr8_Aula2+4
0x038F	0x006F ;?ICS?lstr8_Aula2+6
; end of ?ICS?lstr8_Aula2
;Aula2.c,0 :: ?ICS?lstr9_Aula2
0x0391	0x614A ;?ICS?lstr9_Aula2+0
0x0393	0x656E ;?ICS?lstr9_Aula2+2
0x0395	0x616C ;?ICS?lstr9_Aula2+4
0x0397	0x3220 ;?ICS?lstr9_Aula2+6
0x0399	0x3D20 ;?ICS?lstr9_Aula2+8
0x039B	0x0020 ;?ICS?lstr9_Aula2+10
; end of ?ICS?lstr9_Aula2
;Aula2.c,0 :: ?ICS?lstr10_Aula2
0x039D	0x6261 ;?ICS?lstr10_Aula2+0
0x039F	0x7265 ;?ICS?lstr10_Aula2+2
0x03A1	0x6F74 ;?ICS?lstr10_Aula2+4
0x03A3	0x00 ;?ICS?lstr10_Aula2+6
; end of ?ICS?lstr10_Aula2
;Aula2.c,0 :: ?ICS?lstr5_Aula2
0x03A4	0x7551 ;?ICS?lstr5_Aula2+0
0x03A6	0x6C61 ;?ICS?lstr5_Aula2+2
0x03A8	0x6520 ;?ICS?lstr5_Aula2+4
0x03AA	0x7473 ;?ICS?lstr5_Aula2+6
0x03AC	0x6461 ;?ICS?lstr5_Aula2+8
0x03AE	0x3F6F ;?ICS?lstr5_Aula2+10
0x03B0	0x3120 ;?ICS?lstr5_Aula2+12
0x03B2	0x6F20 ;?ICS?lstr5_Aula2+14
0x03B4	0x2075 ;?ICS?lstr5_Aula2+16
0x03B6	0x0030 ;?ICS?lstr5_Aula2+18
; end of ?ICS?lstr5_Aula2
;Aula2.c,0 :: ?ICS?lstr6_Aula2
0x03B8	0x614A ;?ICS?lstr6_Aula2+0
0x03BA	0x656E ;?ICS?lstr6_Aula2+2
0x03BC	0x616C ;?ICS?lstr6_Aula2+4
0x03BE	0x3120 ;?ICS?lstr6_Aula2+6
0x03C0	0x3D20 ;?ICS?lstr6_Aula2+8
0x03C2	0x0020 ;?ICS?lstr6_Aula2+10
; end of ?ICS?lstr6_Aula2
;Aula2.c,0 :: ?ICS_led
0x03C4	0x00 ;?ICS_led+0
; end of ?ICS_led
;Aula2.c,0 :: ?ICS?lstr18_Aula2
0x03C5	0x6F54 ;?ICS?lstr18_Aula2+0
0x03C7	0x7571 ;?ICS?lstr18_Aula2+2
0x03C9	0x2065 ;?ICS?lstr18_Aula2+4
0x03CB	0x6D65 ;?ICS?lstr18_Aula2+6
0x03CD	0x7120 ;?ICS?lstr18_Aula2+8
0x03CF	0x6175 ;?ICS?lstr18_Aula2+10
0x03D1	0x716C ;?ICS?lstr18_Aula2+12
0x03D3	0x6575 ;?ICS?lstr18_Aula2+14
0x03D5	0x2072 ;?ICS?lstr18_Aula2+16
0x03D7	0x6574 ;?ICS?lstr18_Aula2+18
0x03D9	0x6C63 ;?ICS?lstr18_Aula2+20
0x03DB	0x7261 ;?ICS?lstr18_Aula2+22
0x03DD	0x7020 ;?ICS?lstr18_Aula2+24
0x03DF	0x7261 ;?ICS?lstr18_Aula2+26
0x03E1	0x2061 ;?ICS?lstr18_Aula2+28
0x03E3	0x6F63 ;?ICS?lstr18_Aula2+30
0x03E5	0x746E ;?ICS?lstr18_Aula2+32
0x03E7	0x6E69 ;?ICS?lstr18_Aula2+34
0x03E9	0x6175 ;?ICS?lstr18_Aula2+36
0x03EB	0x2E72 ;?ICS?lstr18_Aula2+38
0x03ED	0x2E2E ;?ICS?lstr18_Aula2+40
0x03EF	0x00 ;?ICS?lstr18_Aula2+42
; end of ?ICS?lstr18_Aula2
;Aula2.c,0 :: ?ICS?lstr14_Aula2
0x03F0	0x6566 ;?ICS?lstr14_Aula2+0
0x03F2	0x6863 ;?ICS?lstr14_Aula2+2
0x03F4	0x6461 ;?ICS?lstr14_Aula2+4
0x03F6	0x006F ;?ICS?lstr14_Aula2+6
; end of ?ICS?lstr14_Aula2
;Aula2.c,0 :: ?ICS?lstr13_Aula2
0x03F8	0x6261 ;?ICS?lstr13_Aula2+0
0x03FA	0x7265 ;?ICS?lstr13_Aula2+2
0x03FC	0x6F74 ;?ICS?lstr13_Aula2+4
0x03FE	0x00 ;?ICS?lstr13_Aula2+6
; end of ?ICS?lstr13_Aula2
;Aula2.c,0 :: ?ICS?lstr12_Aula2
0x03FF	0x614A ;?ICS?lstr12_Aula2+0
0x0401	0x656E ;?ICS?lstr12_Aula2+2
0x0403	0x616C ;?ICS?lstr12_Aula2+4
0x0405	0x3320 ;?ICS?lstr12_Aula2+6
0x0407	0x3D20 ;?ICS?lstr12_Aula2+8
0x0409	0x0020 ;?ICS?lstr12_Aula2+10
; end of ?ICS?lstr12_Aula2
;Aula2.c,0 :: ?ICS?lstr15_Aula2
0x040B	0x614A ;?ICS?lstr15_Aula2+0
0x040D	0x656E ;?ICS?lstr15_Aula2+2
0x040F	0x616C ;?ICS?lstr15_Aula2+4
0x0411	0x3420 ;?ICS?lstr15_Aula2+6
0x0413	0x3D20 ;?ICS?lstr15_Aula2+8
0x0415	0x0020 ;?ICS?lstr15_Aula2+10
; end of ?ICS?lstr15_Aula2
;Aula2.c,0 :: ?ICS?lstr17_Aula2
0x0417	0x6566 ;?ICS?lstr17_Aula2+0
0x0419	0x6863 ;?ICS?lstr17_Aula2+2
0x041B	0x6461 ;?ICS?lstr17_Aula2+4
0x041D	0x006F ;?ICS?lstr17_Aula2+6
; end of ?ICS?lstr17_Aula2
;Aula2.c,0 :: ?ICS?lstr16_Aula2
0x041F	0x6261 ;?ICS?lstr16_Aula2+0
0x0421	0x7265 ;?ICS?lstr16_Aula2+2
0x0423	0x6F74 ;?ICS?lstr16_Aula2+4
0x0425	0x00 ;?ICS?lstr16_Aula2+6
; end of ?ICS?lstr16_Aula2
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x001C      [14]    _UART1_Write
0x002A      [52]    _UART1_Write_Text
0x005E       [8]    _print
0x0066      [26]    _println
0x0080      [10]    _UART1_Data_Ready
0x008A      [12]    _printL
0x0096      [88]    _UART1_Init
0x00EE      [16]    ___CC2DW
0x00FE      [18]    _UART1_Read
0x0110      [10]    _clear
0x011A     [476]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    __Lib_SoftI2C_PutZerosToLATScl_temp_scl_L0
0x0000       [1]    EEPROM_Write_SaveINTCON_L0
0x0000       [1]    __Lib_SoftI2C_PutZerosToLATSda_temp_sda_L0
0x0000       [1]    FLASH_Erase_64_SaveINTCON_L0
0x0000       [1]    UART1_Init_tmp_L0
0x0000       [1]    SPI1_Write_tmp_L0
0x0000       [1]    R0
0x0001       [1]    ispunct_rslt_L0
0x0001       [1]    __Lib_PS2_Wait_Falling_nsample_L0
0x0001       [1]    R1
0x0001       [1]    I2C1_Rd_tmp_L0
0x0001       [1]    FLASH_Erase_Write_64_i_L0
0x0001       [1]    FLASH_Write_64_i_L0
0x0001       [2]    FLASH_Read_N_Bytes_i_L0
0x0002       [2]    memchr_s_L0
0x0002       [1]    FLASH_Write_64_SaveINTCON_L0
0x0002       [2]    memset_pp_L0
0x0002       [2]    memcpy_dd_L0
0x0002       [1]    FLASH_Erase_Write_64_j_L0
0x0002       [1]    R2
0x0002       [2]    strlen_cp_L0
0x0003       [1]    FLASH_Erase_Write_64_SaveINTCON_L0
0x0003       [1]    R3
0x0003       [2]    memmove_tt_L0
0x0004       [2]    frexp_pom_L0
0x0004       [2]    strncpy_cp_L0
0x0004       [2]    strcat_cp_L0
0x0004       [1]    R4
0x0004       [2]    memcpy_ss_L0
0x0004       [2]    strncat_cp_L0
0x0004       [2]    strcpy_cp_L0
0x0005       [1]    R5
0x0005       [2]    memmove_ff_L0
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0015      [47]    ?lstr2_Aula2
0x0044      [22]    ?lstr3_Aula2
0x005A      [39]    ?lstr4_Aula2
0x0081      [22]    ?lstr1_Aula2
0x0097       [8]    ?lstr11_Aula2
0x009F       [1]    _draw
0x00A0       [1]    _state
0x00A1       [7]    ?lstr7_Aula2
0x00A8       [8]    ?lstr8_Aula2
0x00B0      [12]    ?lstr9_Aula2
0x00BC       [7]    ?lstr10_Aula2
0x00C3      [20]    ?lstr5_Aula2
0x00D7      [12]    ?lstr6_Aula2
0x00E3       [1]    _led
0x00E4      [43]    ?lstr18_Aula2
0x010F       [8]    ?lstr14_Aula2
0x0117       [7]    ?lstr13_Aula2
0x011E      [12]    ?lstr12_Aula2
0x012A      [12]    ?lstr15_Aula2
0x0136       [8]    ?lstr17_Aula2
0x013E       [7]    ?lstr16_Aula2
0x0145       [1]    _caracter
0x0146       [4]    _UART_Wr_Ptr
0x014A       [1]    ___tmp_UART1_Read
0x014B       [4]    _UART_Tx_Idle_Ptr
0x014F       [4]    _UART_Rdy_Ptr
0x0153       [4]    _UART_Rd_Ptr
0x0157       [2]    FARG_printL_value
0x0157       [2]    FARG_println_value
0x0159       [1]    FARG_print_value
0x0159       [2]    FARG_UART1_Write_Text_uart_text
0x015B       [1]    UART1_Write_Text_data__L0
0x015C       [1]    UART1_Write_Text_counter_L0
0x015D       [1]    FARG_UART1_Write_data_
0x0F80       [0]    RA4_bit
0x0F80       [0]    HLVDIN_bit
0x0F80       [0]    AN4_bit
0x0F80       [0]    T0CKI_bit
0x0F80       [0]    RA7_bit
0x0F80       [0]    RA6_bit
0x0F80       [0]    RA5_bit
0x0F80       [0]    SS_bit
0x0F80       [0]    NOT_SS_bit
0x0F80       [1]    PORTA
0x0F80       [0]    RA3_bit
0x0F80       [0]    RA1_bit
0x0F80       [0]    RA0_bit
0x0F80       [0]    LVDIN_bit
0x0F80       [0]    RA2_bit
0x0F81       [0]    AN10_bit
0x0F81       [0]    RB6_bit
0x0F81       [0]    AN8_bit
0x0F81       [0]    INT0_bit
0x0F81       [0]    RB0_bit
0x0F81       [0]    RB1_bit
0x0F81       [0]    RB7_bit
0x0F81       [0]    KBI3_bit
0x0F81       [0]    CCP2_PORTB_bit
0x0F81       [0]    KBI0_bit
0x0F81       [0]    AN12_bit
0x0F81       [0]    KBI1_bit
0x0F81       [0]    PGD_bit
0x0F81       [0]    PGC_bit
0x0F81       [1]    PORTB
0x0F81       [0]    RB4_bit
0x0F81       [0]    KBI2_bit
0x0F81       [0]    INT1_bit
0x0F81       [0]    RB5_bit
0x0F81       [0]    RB2_bit
0x0F81       [0]    AN9_bit
0x0F81       [0]    AN11_bit
0x0F81       [0]    INT2_bit
0x0F81       [0]    RB3_bit
0x0F81       [0]    PGM_bit
0x0F82       [0]    RC4_bit
0x0F82       [0]    RC5_bit
0x0F82       [0]    RC3_bit
0x0F82       [0]    RX__bit
0x0F82       [0]    RC2_bit
0x0F82       [0]    T13CKI_bit
0x0F82       [0]    CCP2_PORTC_bit
0x0F82       [0]    SCL_bit
0x0F82       [0]    RC7_bit
0x0F82       [0]    SDA_bit
0x0F82       [0]    RC6_bit
0x0F82       [0]    RC1_bit
0x0F82       [0]    CCP1_bit
0x0F82       [0]    SCK_bit
0x0F82       [1]    PORTC
0x0F82       [0]    T1OSO_bit
0x0F82       [0]    T1OSI_bit
0x0F82       [0]    SDI_bit
0x0F82       [0]    RC0_bit
0x0F82       [0]    CK_bit
0x0F82       [0]    TX_bit
0x0F82       [0]    SDO_bit
0x0F82       [0]    T1CKI_bit
0x0F83       [0]    RD6_bit
0x0F83       [0]    RD5_bit
0x0F83       [0]    RD7_bit
0x0F83       [0]    P1C_bit
0x0F83       [0]    P1D_bit
0x0F83       [0]    RD1_bit
0x0F83       [0]    RD0_bit
0x0F83       [0]    RD2_bit
0x0F83       [0]    RD4_bit
0x0F83       [0]    RD3_bit
0x0F83       [0]    PSP2_bit
0x0F83       [0]    PSP3_bit
0x0F83       [0]    PSP1_bit
0x0F83       [1]    PORTD
0x0F83       [0]    PSP0_bit
0x0F83       [0]    PSP7_bit
0x0F83       [0]    P1B_bit
0x0F83       [0]    PSP6_bit
0x0F83       [0]    PSP4_bit
0x0F83       [0]    PSP5_bit
0x0F84       [0]    AN6_bit
0x0F84       [0]    AN7_bit
0x0F84       [0]    NOT_MCLR_bit
0x0F84       [0]    AN5_bit
0x0F84       [0]    VPP_bit
0x0F84       [0]    RE1_bit
0x0F84       [0]    RE0_bit
0x0F84       [0]    RE3_bit
0x0F84       [0]    RE2_bit
0x0F84       [1]    PORTE
0x0F84       [0]    CS_bit
0x0F84       [0]    WR_bit
0x0F84       [0]    RD_bit
0x0F84       [0]    NOT_WR_bit
0x0F84       [0]    NOT_CS_bit
0x0F84       [0]    MCLR_bit
0x0F84       [0]    NOT_RD_bit
0x0F89       [0]    LATA6_bit
0x0F89       [0]    LATA7_bit
0x0F89       [1]    LATA
0x0F89       [0]    LATA2_bit
0x0F89       [0]    LATA1_bit
0x0F89       [0]    LATA0_bit
0x0F89       [0]    LATA5_bit
0x0F89       [0]    LATA4_bit
0x0F89       [0]    LATA3_bit
0x0F8A       [0]    LATB5_bit
0x0F8A       [0]    LATB4_bit
0x0F8A       [1]    LATB
0x0F8A       [0]    LATB7_bit
0x0F8A       [0]    LATB6_bit
0x0F8A       [0]    LATB3_bit
0x0F8A       [0]    LATB0_bit
0x0F8A       [0]    LATB1_bit
0x0F8A       [0]    LATB2_bit
0x0F8B       [0]    LATC7_bit
0x0F8B       [0]    LATC0_bit
0x0F8B       [0]    LATC3_bit
0x0F8B       [0]    LATC5_bit
0x0F8B       [0]    LATC4_bit
0x0F8B       [0]    LATC1_bit
0x0F8B       [0]    LATC2_bit
0x0F8B       [1]    LATC
0x0F8B       [0]    LATC6_bit
0x0F8C       [0]    LATD2_bit
0x0F8C       [0]    LATD1_bit
0x0F8C       [0]    LATD6_bit
0x0F8C       [1]    LATD
0x0F8C       [0]    LATD3_bit
0x0F8C       [0]    LATD4_bit
0x0F8C       [0]    LATD5_bit
0x0F8C       [0]    LATD0_bit
0x0F8C       [0]    LATD7_bit
0x0F8D       [1]    LATE
0x0F8D       [0]    LATE0_bit
0x0F8D       [0]    LATE2_bit
0x0F8D       [0]    LATE1_bit
0x0F92       [1]    TRISA
0x0F92       [0]    TRISA3_bit
0x0F92       [0]    TRISA0_bit
0x0F92       [0]    TRISA5_bit
0x0F92       [0]    TRISA4_bit
0x0F92       [0]    TRISA6_bit
0x0F92       [0]    TRISA2_bit
0x0F92       [0]    TRISA1_bit
0x0F92       [0]    TRISA7_bit
0x0F93       [0]    TRISB6_bit
0x0F93       [0]    TRISB7_bit
0x0F93       [1]    TRISB
0x0F93       [0]    TRISB5_bit
0x0F93       [0]    TRISB0_bit
0x0F93       [0]    TRISB3_bit
0x0F93       [0]    TRISB1_bit
0x0F93       [0]    TRISB4_bit
0x0F93       [0]    TRISB2_bit
0x0F94       [0]    TRISC5_bit
0x0F94       [0]    TRISC6_bit
0x0F94       [0]    TRISC7_bit
0x0F94       [0]    TRISC3_bit
0x0F94       [1]    TRISC
0x0F94       [0]    TRISC4_bit
0x0F94       [0]    TRISC0_bit
0x0F94       [0]    TRISC1_bit
0x0F94       [0]    TRISC2_bit
0x0F95       [0]    TRISD3_bit
0x0F95       [0]    TRISD7_bit
0x0F95       [0]    TRISD4_bit
0x0F95       [0]    TRISD5_bit
0x0F95       [0]    TRISD0_bit
0x0F95       [0]    TRISD2_bit
0x0F95       [0]    TRISD6_bit
0x0F95       [1]    TRISD
0x0F95       [0]    TRISD1_bit
0x0F96       [0]    OBF_bit
0x0F96       [0]    PSPMODE_TRISE_bit
0x0F96       [0]    OBF_TRISE_bit
0x0F96       [0]    IBOV_bit
0x0F96       [0]    IBOV_TRISE_bit
0x0F96       [0]    IBF_bit
0x0F96       [1]    TRISE
0x0F96       [0]    TRISE1_bit
0x0F96       [0]    TRISE0_bit
0x0F96       [0]    IBF_TRISE_bit
0x0F96       [0]    TRISE2_bit
0x0F96       [0]    PSPMODE_bit
0x0F9B       [0]    INTSRC_bit
0x0F9B       [0]    PLLEN_bit
0x0F9B       [0]    TUN4_bit
0x0F9B       [0]    TUN1_bit
0x0F9B       [0]    TUN0_bit
0x0F9B       [1]    OSCTUNE
0x0F9B       [0]    TUN3_bit
0x0F9B       [0]    TUN2_bit
0x0F9D       [1]    PIE1
0x0F9D       [0]    PSPIE_bit
0x0F9D       [0]    SSPIE_bit
0x0F9D       [0]    CCP1IE_bit
0x0F9D       [0]    TXIE_bit
0x0F9D       [0]    RCIE_bit
0x0F9D       [0]    ADIE_bit
0x0F9D       [0]    TMR2IE_bit
0x0F9D       [0]    TMR1IE_bit
0x0F9E       [0]    TMR1IF_bit
0x0F9E       [0]    TMR2IF_bit
0x0F9E       [0]    ADIF_bit
0x0F9E       [0]    RCIF_bit
0x0F9E       [0]    PSPIF_bit
0x0F9E       [0]    TXIF_bit
0x0F9E       [0]    SSPIF_bit
0x0F9E       [1]    PIR1
0x0F9E       [0]    CCP1IF_bit
0x0F9F       [0]    RCIP_bit
0x0F9F       [0]    TMR1IP_bit
0x0F9F       [0]    SSPIP_bit
0x0F9F       [0]    TXIP_bit
0x0F9F       [0]    CCP1IP_bit
0x0F9F       [1]    IPR1
0x0F9F       [0]    TMR2IP_bit
0x0F9F       [0]    ADIP_bit
0x0F9F       [0]    PSPIP_bit
0x0FA0       [1]    PIE2
0x0FA0       [0]    CMIE_bit
0x0FA0       [0]    EEIE_bit
0x0FA0       [0]    HLVDIE_bit
0x0FA0       [0]    OSCFIE_bit
0x0FA0       [0]    TMR3IE_bit
0x0FA0       [0]    CCP2IE_bit
0x0FA0       [0]    BCLIE_bit
0x0FA0       [0]    LVDIE_bit
0x0FA1       [0]    CMIF_bit
0x0FA1       [0]    EEIF_bit
0x0FA1       [0]    HLVDIF_bit
0x0FA1       [0]    OSCFIF_bit
0x0FA1       [0]    BCLIF_bit
0x0FA1       [1]    PIR2
0x0FA1       [0]    CCP2IF_bit
0x0FA1       [0]    LVDIF_bit
0x0FA1       [0]    TMR3IF_bit
0x0FA2       [0]    CMIP_bit
0x0FA2       [0]    EEIP_bit
0x0FA2       [0]    HLVDIP_bit
0x0FA2       [0]    OSCFIP_bit
0x0FA2       [0]    BCLIP_bit
0x0FA2       [0]    CCP2IP_bit
0x0FA2       [1]    IPR2
0x0FA2       [0]    LVDIP_bit
0x0FA2       [0]    TMR3IP_bit
0x0FA6       [0]    CFGS_bit
0x0FA6       [0]    FREE_bit
0x0FA6       [1]    EECON1
0x0FA6       [0]    EEPGD_bit
0x0FA6       [0]    WR_EECON1_bit
0x0FA6       [0]    RD_EECON1_bit
0x0FA6       [0]    WRERR_bit
0x0FA6       [0]    WREN_bit
0x0FA7       [1]    EECON2
0x0FA8       [1]    EEDATA
0x0FA9       [1]    EEADR
0x0FAA       [1]    EEADRH
0x0FAB       [0]    ADDEN_bit
0x0FAB       [1]    RCSTA
0x0FAB       [0]    SPEN_bit
0x0FAB       [0]    FERR_bit
0x0FAB       [0]    OERR_bit
0x0FAB       [0]    RX9D_bit
0x0FAB       [0]    ADEN_bit
0x0FAB       [0]    RX9_bit
0x0FAB       [0]    SREN_bit
0x0FAB       [0]    CREN_bit
0x0FAC       [1]    TXSTA
0x0FAC       [0]    CSRC_bit
0x0FAC       [0]    SENDB_bit
0x0FAC       [0]    SYNC_bit
0x0FAC       [0]    TXEN_bit
0x0FAC       [0]    TX9D_bit
0x0FAC       [0]    TRMT_bit
0x0FAC       [0]    BRGH_bit
0x0FAC       [0]    TX9_bit
0x0FAD       [1]    TXREG
0x0FAE       [1]    RCREG
0x0FAF       [1]    SPBRG
0x0FB0       [1]    SPBRGH
0x0FB1       [1]    T3CON
0x0FB1       [0]    T3CKPS1_bit
0x0FB1       [0]    T3CKPS0_bit
0x0FB1       [0]    RD16_bit
0x0FB1       [0]    T3CCP2_bit
0x0FB1       [0]    TMR3CS_bit
0x0FB1       [0]    TMR3ON_bit
0x0FB1       [0]    T3CCP1_bit
0x0FB1       [0]    T3SYNC_bit
0x0FB1       [0]    NOT_T3SYNC_bit
0x0FB2       [1]    TMR3L
0x0FB3       [1]    TMR3H
0x0FB4       [0]    C1INV_bit
0x0FB4       [0]    CIS_bit
0x0FB4       [1]    CMCON
0x0FB4       [0]    C2INV_bit
0x0FB4       [0]    CM1_bit
0x0FB4       [0]    CM0_bit
0x0FB4       [0]    CM2_bit
0x0FB4       [0]    C1OUT_bit
0x0FB4       [0]    C2OUT_bit
0x0FB5       [1]    CVRCON
0x0FB5       [0]    CVR2_bit
0x0FB5       [0]    CVR3_bit
0x0FB5       [0]    CVR0_bit
0x0FB5       [0]    CVR1_bit
0x0FB5       [0]    CVROE_bit
0x0FB5       [0]    CVREN_bit
0x0FB5       [0]    CVRSS_bit
0x0FB5       [0]    CVRR_bit
0x0FB6       [0]    PSSAC1_bit
0x0FB6       [1]    ECCP1AS
0x0FB6       [0]    PSSBD1_bit
0x0FB6       [0]    PSSAC0_bit
0x0FB6       [0]    ECCPAS1_bit
0x0FB6       [0]    ECCPAS0_bit
0x0FB6       [0]    ECCPASE_bit
0x0FB6       [0]    ECCPAS2_bit
0x0FB6       [0]    PSSBD0_bit
0x0FB7       [0]    PDC5_bit
0x0FB7       [0]    PDC4_bit
0x0FB7       [0]    PRSEN_bit
0x0FB7       [0]    PDC6_bit
0x0FB7       [0]    PDC3_bit
0x0FB7       [0]    PDC1_bit
0x0FB7       [0]    PDC0_bit
0x0FB7       [1]    PWM1CON
0x0FB7       [0]    PDC2_bit
0x0FB8       [0]    SCKP_bit
0x0FB8       [0]    RCIDL_bit
0x0FB8       [0]    ABDOVF_bit
0x0FB8       [0]    ABDEN_bit
0x0FB8       [0]    WUE_bit
0x0FB8       [0]    BRG16_bit
0x0FB8       [1]    BAUDCTL
0x0FB8       [1]    BAUDCON
0x0FB8       [0]    RCMT_bit
0x0FB8       [0]    TXCKP_bit
0x0FB8       [0]    RXDTP_bit
0x0FBA       [1]    CCP2CON
0x0FBA       [0]    CCP2Y_bit
0x0FBA       [0]    CCP2M3_bit
0x0FBA       [0]    CCP2M2_bit
0x0FBA       [0]    DC2B1_bit
0x0FBA       [0]    DC2B0_bit
0x0FBA       [0]    CCP2X_bit
0x0FBA       [0]    CCP2M0_bit
0x0FBA       [0]    CCP2M1_bit
0x0FBB       [1]    CCPR2L
0x0FBB       [2]    CCPR2
0x0FBC       [1]    CCPR2H
0x0FBD       [0]    DC1B0_bit
0x0FBD       [0]    CCP1X_bit
0x0FBD       [0]    DC1B1_bit
0x0FBD       [0]    P1M1_bit
0x0FBD       [0]    P1M0_bit
0x0FBD       [0]    CCP1Y_bit
0x0FBD       [0]    CCP1M0_bit
0x0FBD       [1]    CCP1CON
0x0FBD       [0]    CCP1M1_bit
0x0FBD       [0]    CCP1M3_bit
0x0FBD       [0]    CCP1M2_bit
0x0FBE       [1]    CCPR1L
0x0FBE       [2]    CCPR1
0x0FBF       [1]    CCPR1H
0x0FC0       [0]    ACQT0_bit
0x0FC0       [0]    ACQT1_bit
0x0FC0       [0]    ADFM_bit
0x0FC0       [0]    ACQT2_bit
0x0FC0       [0]    ADCS0_bit
0x0FC0       [0]    ADCS2_bit
0x0FC0       [1]    ADCON2
0x0FC0       [0]    ADCS1_bit
0x0FC1       [0]    PCFG1_bit
0x0FC1       [0]    PCFG2_bit
0x0FC1       [1]    ADCON1
0x0FC1       [0]    PCFG0_bit
0x0FC1       [0]    VCFG1_bit
0x0FC1       [0]    VCFG0_bit
0x0FC1       [0]    PCFG3_bit
0x0FC2       [0]    DONE_bit
0x0FC2       [0]    CHS3_bit
0x0FC2       [0]    NOT_DONE_bit
0x0FC2       [1]    ADCON0
0x0FC2       [0]    GO_DONE_bit
0x0FC2       [0]    GO_bit
0x0FC2       [0]    ADON_bit
0x0FC2       [0]    CHS0_bit
0x0FC2       [0]    CHS2_bit
0x0FC2       [0]    CHS1_bit
0x0FC3       [1]    ADRESL
0x0FC3       [2]    ADRES
0x0FC4       [1]    ADRESH
0x0FC5       [1]    SSPCON2
0x0FC5       [0]    ACKDT_bit
0x0FC5       [0]    ACKEN_bit
0x0FC5       [0]    GCEN_bit
0x0FC5       [0]    ACKSTAT_bit
0x0FC5       [0]    RSEN_bit
0x0FC5       [0]    SEN_bit
0x0FC5       [0]    RCEN_bit
0x0FC5       [0]    PEN_bit
0x0FC6       [0]    SSPOV_bit
0x0FC6       [0]    SSPEN_bit
0x0FC6       [1]    SSPCON1
0x0FC6       [0]    WCOL_bit
0x0FC6       [0]    CKP_bit
0x0FC6       [0]    SSPM1_bit
0x0FC6       [0]    SSPM0_bit
0x0FC6       [0]    SSPM3_bit
0x0FC6       [0]    SSPM2_bit
0x0FC7       [0]    R_W_bit
0x0FC7       [0]    NOT_A_bit
0x0FC7       [0]    NOT_W_bit
0x0FC7       [0]    D_A_bit
0x0FC7       [1]    SSPSTAT
0x0FC7       [0]    NOT_ADDRESS_bit
0x0FC7       [0]    NOT_WRITE_bit
0x0FC7       [0]    R_bit
0x0FC7       [0]    S_bit
0x0FC7       [0]    BF_bit
0x0FC7       [0]    UA_bit
0x0FC7       [0]    CKE_bit
0x0FC7       [0]    SMP_bit
0x0FC7       [0]    P_bit
0x0FC7       [0]    D_bit
0x0FC8       [1]    SSPADD
0x0FC9       [1]    SSPBUF
0x0FCA       [0]    TMR2ON_bit
0x0FCA       [0]    T2CKPS1_bit
0x0FCA       [0]    T2OUTPS0_bit
0x0FCA       [1]    T2CON
0x0FCA       [0]    T2OUTPS1_bit
0x0FCA       [0]    T2OUTPS3_bit
0x0FCA       [0]    T2OUTPS2_bit
0x0FCA       [0]    T2CKPS0_bit
0x0FCB       [1]    PR2
0x0FCC       [1]    TMR2
0x0FCD       [0]    RD16_T1CON_bit
0x0FCD       [0]    NOT_T1SYNC_bit
0x0FCD       [1]    T1CON
0x0FCD       [0]    T1SYNC_bit
0x0FCD       [0]    TMR1CS_bit
0x0FCD       [0]    TMR1ON_bit
0x0FCD       [0]    T1OSCEN_bit
0x0FCD       [0]    T1RUN_bit
0x0FCD       [0]    T1CKPS1_bit
0x0FCD       [0]    T1CKPS0_bit
0x0FCE       [1]    TMR1L
0x0FCF       [1]    TMR1H
0x0FD0       [0]    RI_bit
0x0FD0       [0]    TO__bit
0x0FD0       [0]    IPEN_bit
0x0FD0       [0]    SBOREN_bit
0x0FD0       [0]    BOR_bit
0x0FD0       [1]    RCON
0x0FD0       [0]    PD_bit
0x0FD0       [0]    POR_bit
0x0FD0       [0]    NOT_BOR_bit
0x0FD0       [0]    NOT_TO_bit
0x0FD0       [0]    NOT_RI_bit
0x0FD0       [0]    NOT_POR_bit
0x0FD0       [0]    NOT_PD_bit
0x0FD1       [1]    WDTCON
0x0FD1       [0]    SWDTE_bit
0x0FD1       [0]    SWDTEN_bit
0x0FD2       [0]    HLVDL0_bit
0x0FD2       [0]    BGST_bit
0x0FD2       [0]    HLVDL1_bit
0x0FD2       [0]    HLVDL2_bit
0x0FD2       [0]    LVV3_bit
0x0FD2       [1]    HLVDCON
0x0FD2       [1]    LVDCON
0x0FD2       [0]    LVV2_bit
0x0FD2       [0]    LVV1_bit
0x0FD2       [0]    HLVDL3_bit
0x0FD2       [0]    LVDL3_bit
0x0FD2       [0]    LVDEN_bit
0x0FD2       [0]    LVDL2_bit
0x0FD2       [0]    LVDL0_bit
0x0FD2       [0]    LVDL1_bit
0x0FD2       [0]    VDIRMAG_bit
0x0FD2       [0]    HLVDEN_bit
0x0FD2       [0]    IVRST_bit
0x0FD2       [0]    IRVST_bit
0x0FD2       [0]    LVV0_bit
0x0FD3       [1]    OSCCON
0x0FD3       [0]    IRCF1_bit
0x0FD3       [0]    IRCF0_bit
0x0FD3       [0]    IDLEN_bit
0x0FD3       [0]    IRCF2_bit
0x0FD3       [0]    SCS1_bit
0x0FD3       [0]    SCS0_bit
0x0FD3       [0]    OSTS_bit
0x0FD3       [0]    IOFS_bit
0x0FD4       [1]    DEBUG
0x0FD5       [0]    TMR0ON_bit
0x0FD5       [0]    T016BIT_bit
0x0FD5       [1]    T0CON
0x0FD5       [0]    T08BIT_bit
0x0FD5       [0]    T0CS_bit
0x0FD5       [0]    T0PS1_bit
0x0FD5       [0]    T0PS0_bit
0x0FD5       [0]    T0PS2_bit
0x0FD5       [0]    T0SE_bit
0x0FD5       [0]    PSA_bit
0x0FD6       [1]    TMR0L
0x0FD7       [1]    TMR0H
0x0FD8       [0]    C_bit
0x0FD8       [0]    N_bit
0x0FD8       [1]    STATUS
0x0FD8       [0]    Z_bit
0x0FD8       [0]    OV_bit
0x0FD8       [0]    DC_bit
0x0FD9       [2]    FSR2PTR
0x0FD9       [1]    FSR2L
0x0FD9       [2]    FSR2
0x0FDA       [1]    FSR2H
0x0FDB       [1]    PLUSW2
0x0FDC       [1]    PREINC2
0x0FDD       [1]    POSTDEC2
0x0FDE       [1]    POSTINC2
0x0FDF       [1]    INDF2
0x0FE0       [1]    BSR
0x0FE1       [2]    FSR1
0x0FE1       [2]    FSR1PTR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE3       [1]    PLUSW1
0x0FE4       [1]    PREINC1
0x0FE5       [1]    POSTDEC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [2]    FSR0PTR
0x0FE9       [2]    FSR0
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEB       [1]    PLUSW0
0x0FEC       [1]    PREINC0
0x0FED       [1]    POSTDEC0
0x0FEE       [1]    POSTINC0
0x0FEF       [1]    INDF0
0x0FF0       [0]    INT1IE_bit
0x0FF0       [0]    INT1F_bit
0x0FF0       [0]    INT2IE_bit
0x0FF0       [0]    INT2IP_bit
0x0FF0       [0]    INT1IP_bit
0x0FF0       [0]    INT2F_bit
0x0FF0       [0]    INT2IF_bit
0x0FF0       [0]    INT1IF_bit
0x0FF0       [0]    INT2P_bit
0x0FF0       [0]    INT1E_bit
0x0FF0       [0]    INT2E_bit
0x0FF0       [0]    INT1P_bit
0x0FF0       [1]    INTCON3
0x0FF1       [0]    RBPU_bit
0x0FF1       [0]    NOT_RBPU_bit
0x0FF1       [1]    INTCON2
0x0FF1       [0]    INTEDG0_bit
0x0FF1       [0]    TMR0IP_bit
0x0FF1       [0]    INTEDG2_bit
0x0FF1       [0]    INTEDG1_bit
0x0FF1       [0]    RBIP_bit
0x0FF2       [0]    T0IF_bit
0x0FF2       [0]    INT0IF_bit
0x0FF2       [0]    GIE_bit
0x0FF2       [0]    INT0IE_bit
0x0FF2       [0]    GIEH_bit
0x0FF2       [0]    GIEL_bit
0x0FF2       [0]    T0IE_bit
0x0FF2       [0]    TMR0IE_bit
0x0FF2       [0]    RBIE_bit
0x0FF2       [0]    INT0E_bit
0x0FF2       [0]    PEIE_bit
0x0FF2       [0]    RBIF_bit
0x0FF2       [0]    INT0F_bit
0x0FF2       [0]    TMR0IF_bit
0x0FF2       [1]    INTCON
0x0FF3       [1]    PRODL
0x0FF3       [2]    PROD
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF6       [3]    TBLPTR
0x0FF7       [1]    TBLPTRH
0x0FF8       [0]    TBLPTRU1_bit
0x0FF8       [0]    TBLPTRU0_bit
0x0FF8       [1]    TBLPTRU
0x0FF8       [0]    TBLPTRU4_bit
0x0FF8       [0]    ACSS_bit
0x0FF8       [0]    TBLPTRU2_bit
0x0FF8       [0]    TBLPTRU3_bit
0x0FF9       [1]    PC
0x0FF9       [1]    PCL
0x0FFA       [1]    PCLATH
0x0FFB       [0]    PCU2_bit
0x0FFB       [0]    PCU3_bit
0x0FFB       [0]    PCU4_bit
0x0FFB       [1]    PCLATU
0x0FFB       [0]    PCU0_bit
0x0FFB       [0]    PCU1_bit
0x0FFC       [0]    SP3_bit
0x0FFC       [0]    SP4_bit
0x0FFC       [0]    STKFUL_bit
0x0FFC       [0]    SP2_bit
0x0FFC       [0]    STKPTR2_bit
0x0FFC       [0]    STKPTR3_bit
0x0FFC       [0]    STKPTR1_bit
0x0FFC       [1]    STKPTR
0x0FFC       [0]    STKPTR0_bit
0x0FFC       [0]    SP0_bit
0x0FFC       [0]    SP1_bit
0x0FFC       [0]    STKOVF_bit
0x0FFC       [0]    STKPTR4_bit
0x0FFC       [0]    STKUNF_bit
0x0FFD       [1]    TOSL
0x0FFD       [1]    TOS
0x0FFE       [1]    TOSH
0x0FFF       [1]    TOSU
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x02F6      [47]    ?ICS?lstr2_Aula2
0x0325      [22]    ?ICS?lstr3_Aula2
0x033B      [39]    ?ICS?lstr4_Aula2
0x0362      [22]    ?ICS?lstr1_Aula2
0x0378       [8]    ?ICS?lstr11_Aula2
0x0380       [1]    ?ICS_draw
0x0381       [1]    ?ICS_state
0x0382       [7]    ?ICS?lstr7_Aula2
0x0389       [8]    ?ICS?lstr8_Aula2
0x0391      [12]    ?ICS?lstr9_Aula2
0x039D       [7]    ?ICS?lstr10_Aula2
0x03A4      [20]    ?ICS?lstr5_Aula2
0x03B8      [12]    ?ICS?lstr6_Aula2
0x03C4       [1]    ?ICS_led
0x03C5      [43]    ?ICS?lstr18_Aula2
0x03F0       [8]    ?ICS?lstr14_Aula2
0x03F8       [7]    ?ICS?lstr13_Aula2
0x03FF      [12]    ?ICS?lstr12_Aula2
0x040B      [12]    ?ICS?lstr15_Aula2
0x0417       [8]    ?ICS?lstr17_Aula2
0x041F       [7]    ?ICS?lstr16_Aula2
//** Label List: ** 
//----------------------------------------------
  L_main0
  L_main1
  L_main2
  L_main3
  L_main4
  L_main5
  L_main6
  L_main7
  L_main8
  L_main9
  L_main10
  L_main11
  L_main12
  L_main13
  L_main14
  L_main15
  L_main16
  L_main17
  L_main18
  L_main19
  L_main20
  L_main21
  L_main22
  L_main23
  _print
  _printL
  _println
  _clear
  _main
  L__main24
  L__main25
  L__main26
  L__main27
  L__main28
  L__main29
  L__main30
  L__main31
  _CC2D_Loop1
  _CC2DL_Loop1
  L_longjmp2
  ___CC2D
  ___CC2DW
  _____DoIFC
  _Swap
  _setjmp
  _longjmp
  L_UART1_Init0
  L_UART1_Init1
  L_UART1_Read2
  L_UART1_Write3
  L_UART1_Write4
  L_UART1_Write_Text5
  L_UART1_Write_Text6
  L_UART1_Read_Text7
  L_UART1_Read_Text8
  L_UART1_Read_Text9
  L_UART1_Read_Text10
  L_UART1_Read_Text11
  L_UART1_Read_Text12
  L_UART1_Read_Text13
  L_UART1_Read_Text14
  L_UART1_Read_Text15
  _UART1_Init
  _UART1_Data_Ready
  _UART1_Read
  _UART1_Tx_Idle
  _UART1_Write
  _UART1_Write_Text
  _UART1_Read_Text
  _UART_Set_Active
