#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1376170 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1376300 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x13672d0 .functor NOT 1, L_0x13d31c0, C4<0>, C4<0>, C4<0>;
L_0x13d2ff0 .functor XOR 2, L_0x13d2eb0, L_0x13d2f50, C4<00>, C4<00>;
L_0x13d3100 .functor XOR 2, L_0x13d2ff0, L_0x13d3060, C4<00>, C4<00>;
v0x13cb320_0 .net *"_ivl_10", 1 0, L_0x13d3060;  1 drivers
v0x13cb420_0 .net *"_ivl_12", 1 0, L_0x13d3100;  1 drivers
v0x13cb500_0 .net *"_ivl_2", 1 0, L_0x13d2e10;  1 drivers
v0x13cb5c0_0 .net *"_ivl_4", 1 0, L_0x13d2eb0;  1 drivers
v0x13cb6a0_0 .net *"_ivl_6", 1 0, L_0x13d2f50;  1 drivers
v0x13cb7d0_0 .net *"_ivl_8", 1 0, L_0x13d2ff0;  1 drivers
v0x13cb8b0_0 .net "a", 0 0, v0x13c5ee0_0;  1 drivers
v0x13cb950_0 .net "b", 0 0, v0x13c5f80_0;  1 drivers
v0x13cb9f0_0 .net "c", 0 0, v0x13c6020_0;  1 drivers
v0x13cba90_0 .var "clk", 0 0;
v0x13cbb30_0 .net "d", 0 0, v0x13c6160_0;  1 drivers
v0x13cbbd0_0 .net "out_pos_dut", 0 0, L_0x13d2b30;  1 drivers
v0x13cbc70_0 .net "out_pos_ref", 0 0, L_0x13cd1a0;  1 drivers
v0x13cbd10_0 .net "out_sop_dut", 0 0, L_0x13ce3a0;  1 drivers
v0x13cbdb0_0 .net "out_sop_ref", 0 0, L_0x13a0690;  1 drivers
v0x13cbe50_0 .var/2u "stats1", 223 0;
v0x13cbef0_0 .var/2u "strobe", 0 0;
v0x13cbf90_0 .net "tb_match", 0 0, L_0x13d31c0;  1 drivers
v0x13cc060_0 .net "tb_mismatch", 0 0, L_0x13672d0;  1 drivers
v0x13cc100_0 .net "wavedrom_enable", 0 0, v0x13c6430_0;  1 drivers
v0x13cc1d0_0 .net "wavedrom_title", 511 0, v0x13c64d0_0;  1 drivers
L_0x13d2e10 .concat [ 1 1 0 0], L_0x13cd1a0, L_0x13a0690;
L_0x13d2eb0 .concat [ 1 1 0 0], L_0x13cd1a0, L_0x13a0690;
L_0x13d2f50 .concat [ 1 1 0 0], L_0x13d2b30, L_0x13ce3a0;
L_0x13d3060 .concat [ 1 1 0 0], L_0x13cd1a0, L_0x13a0690;
L_0x13d31c0 .cmp/eeq 2, L_0x13d2e10, L_0x13d3100;
S_0x1376490 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1376300;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x13676b0 .functor AND 1, v0x13c6020_0, v0x13c6160_0, C4<1>, C4<1>;
L_0x1367a90 .functor NOT 1, v0x13c5ee0_0, C4<0>, C4<0>, C4<0>;
L_0x1367e70 .functor NOT 1, v0x13c5f80_0, C4<0>, C4<0>, C4<0>;
L_0x13680f0 .functor AND 1, L_0x1367a90, L_0x1367e70, C4<1>, C4<1>;
L_0x1380d00 .functor AND 1, L_0x13680f0, v0x13c6020_0, C4<1>, C4<1>;
L_0x13a0690 .functor OR 1, L_0x13676b0, L_0x1380d00, C4<0>, C4<0>;
L_0x13cc620 .functor NOT 1, v0x13c5f80_0, C4<0>, C4<0>, C4<0>;
L_0x13cc690 .functor OR 1, L_0x13cc620, v0x13c6160_0, C4<0>, C4<0>;
L_0x13cc7a0 .functor AND 1, v0x13c6020_0, L_0x13cc690, C4<1>, C4<1>;
L_0x13cc860 .functor NOT 1, v0x13c5ee0_0, C4<0>, C4<0>, C4<0>;
L_0x13cc930 .functor OR 1, L_0x13cc860, v0x13c5f80_0, C4<0>, C4<0>;
L_0x13cc9a0 .functor AND 1, L_0x13cc7a0, L_0x13cc930, C4<1>, C4<1>;
L_0x13ccb20 .functor NOT 1, v0x13c5f80_0, C4<0>, C4<0>, C4<0>;
L_0x13ccb90 .functor OR 1, L_0x13ccb20, v0x13c6160_0, C4<0>, C4<0>;
L_0x13ccab0 .functor AND 1, v0x13c6020_0, L_0x13ccb90, C4<1>, C4<1>;
L_0x13ccd20 .functor NOT 1, v0x13c5ee0_0, C4<0>, C4<0>, C4<0>;
L_0x13cce20 .functor OR 1, L_0x13ccd20, v0x13c6160_0, C4<0>, C4<0>;
L_0x13ccee0 .functor AND 1, L_0x13ccab0, L_0x13cce20, C4<1>, C4<1>;
L_0x13cd090 .functor XNOR 1, L_0x13cc9a0, L_0x13ccee0, C4<0>, C4<0>;
v0x1366c00_0 .net *"_ivl_0", 0 0, L_0x13676b0;  1 drivers
v0x1367000_0 .net *"_ivl_12", 0 0, L_0x13cc620;  1 drivers
v0x13673e0_0 .net *"_ivl_14", 0 0, L_0x13cc690;  1 drivers
v0x13677c0_0 .net *"_ivl_16", 0 0, L_0x13cc7a0;  1 drivers
v0x1367ba0_0 .net *"_ivl_18", 0 0, L_0x13cc860;  1 drivers
v0x1367f80_0 .net *"_ivl_2", 0 0, L_0x1367a90;  1 drivers
v0x1368200_0 .net *"_ivl_20", 0 0, L_0x13cc930;  1 drivers
v0x13c4450_0 .net *"_ivl_24", 0 0, L_0x13ccb20;  1 drivers
v0x13c4530_0 .net *"_ivl_26", 0 0, L_0x13ccb90;  1 drivers
v0x13c4610_0 .net *"_ivl_28", 0 0, L_0x13ccab0;  1 drivers
v0x13c46f0_0 .net *"_ivl_30", 0 0, L_0x13ccd20;  1 drivers
v0x13c47d0_0 .net *"_ivl_32", 0 0, L_0x13cce20;  1 drivers
v0x13c48b0_0 .net *"_ivl_36", 0 0, L_0x13cd090;  1 drivers
L_0x7fa869feb018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x13c4970_0 .net *"_ivl_38", 0 0, L_0x7fa869feb018;  1 drivers
v0x13c4a50_0 .net *"_ivl_4", 0 0, L_0x1367e70;  1 drivers
v0x13c4b30_0 .net *"_ivl_6", 0 0, L_0x13680f0;  1 drivers
v0x13c4c10_0 .net *"_ivl_8", 0 0, L_0x1380d00;  1 drivers
v0x13c4cf0_0 .net "a", 0 0, v0x13c5ee0_0;  alias, 1 drivers
v0x13c4db0_0 .net "b", 0 0, v0x13c5f80_0;  alias, 1 drivers
v0x13c4e70_0 .net "c", 0 0, v0x13c6020_0;  alias, 1 drivers
v0x13c4f30_0 .net "d", 0 0, v0x13c6160_0;  alias, 1 drivers
v0x13c4ff0_0 .net "out_pos", 0 0, L_0x13cd1a0;  alias, 1 drivers
v0x13c50b0_0 .net "out_sop", 0 0, L_0x13a0690;  alias, 1 drivers
v0x13c5170_0 .net "pos0", 0 0, L_0x13cc9a0;  1 drivers
v0x13c5230_0 .net "pos1", 0 0, L_0x13ccee0;  1 drivers
L_0x13cd1a0 .functor MUXZ 1, L_0x7fa869feb018, L_0x13cc9a0, L_0x13cd090, C4<>;
S_0x13c53b0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1376300;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x13c5ee0_0 .var "a", 0 0;
v0x13c5f80_0 .var "b", 0 0;
v0x13c6020_0 .var "c", 0 0;
v0x13c60c0_0 .net "clk", 0 0, v0x13cba90_0;  1 drivers
v0x13c6160_0 .var "d", 0 0;
v0x13c6250_0 .var/2u "fail", 0 0;
v0x13c62f0_0 .var/2u "fail1", 0 0;
v0x13c6390_0 .net "tb_match", 0 0, L_0x13d31c0;  alias, 1 drivers
v0x13c6430_0 .var "wavedrom_enable", 0 0;
v0x13c64d0_0 .var "wavedrom_title", 511 0;
E_0x1374ae0/0 .event negedge, v0x13c60c0_0;
E_0x1374ae0/1 .event posedge, v0x13c60c0_0;
E_0x1374ae0 .event/or E_0x1374ae0/0, E_0x1374ae0/1;
S_0x13c56e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x13c53b0;
 .timescale -12 -12;
v0x13c5920_0 .var/2s "i", 31 0;
E_0x1374980 .event posedge, v0x13c60c0_0;
S_0x13c5a20 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x13c53b0;
 .timescale -12 -12;
v0x13c5c20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x13c5d00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x13c53b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x13c66b0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1376300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x13cd500 .functor AND 1, v0x13c5ee0_0, L_0x13cd350, C4<1>, C4<1>;
L_0x13cd790 .functor AND 1, L_0x13cd500, L_0x13cd5e0, C4<1>, C4<1>;
L_0x13cda50 .functor AND 1, L_0x13cd790, L_0x13cd8a0, C4<1>, C4<1>;
L_0x13cdd40 .functor AND 1, L_0x13cdb60, v0x13c5f80_0, C4<1>, C4<1>;
L_0x13cde30 .functor AND 1, L_0x13cdd40, v0x13c6020_0, C4<1>, C4<1>;
L_0x13cdef0 .functor AND 1, L_0x13cde30, v0x13c6160_0, C4<1>, C4<1>;
L_0x13cdff0 .functor OR 1, L_0x13cda50, L_0x13cdef0, C4<0>, C4<0>;
L_0x13ce100 .functor AND 1, v0x13c5ee0_0, v0x13c5f80_0, C4<1>, C4<1>;
L_0x13ce1c0 .functor AND 1, L_0x13ce100, v0x13c6020_0, C4<1>, C4<1>;
L_0x13ce280 .functor AND 1, L_0x13ce1c0, v0x13c6160_0, C4<1>, C4<1>;
L_0x13ce3a0 .functor OR 1, L_0x13cdff0, L_0x13ce280, C4<0>, C4<0>;
L_0x13ce630 .functor OR 1, L_0x13ce4b0, L_0x13ce550, C4<0>, C4<0>;
L_0x13ce850 .functor OR 1, L_0x13ce630, L_0x13ce7b0, C4<0>, C4<0>;
L_0x13cea50 .functor OR 1, L_0x13ce850, L_0x13ce960, C4<0>, C4<0>;
L_0x13ce740 .functor OR 1, v0x13c5ee0_0, L_0x13cebe0, C4<0>, C4<0>;
L_0x13cedd0 .functor OR 1, L_0x13ce740, L_0x13cecd0, C4<0>, C4<0>;
L_0x13cefc0 .functor OR 1, L_0x13cedd0, L_0x13cef20, C4<0>, C4<0>;
L_0x13cf0d0 .functor AND 1, L_0x13cea50, L_0x13cefc0, C4<1>, C4<1>;
L_0x13cf390 .functor OR 1, L_0x13cf280, v0x13c5f80_0, C4<0>, C4<0>;
L_0x13cf4f0 .functor OR 1, L_0x13cf390, L_0x13cf450, C4<0>, C4<0>;
L_0x13cf320 .functor OR 1, L_0x13cf4f0, L_0x13cf1e0, C4<0>, C4<0>;
L_0x13cf7d0 .functor AND 1, L_0x13cf0d0, L_0x13cf320, C4<1>, C4<1>;
L_0x13cf9a0 .functor OR 1, v0x13c5ee0_0, v0x13c5f80_0, C4<0>, C4<0>;
L_0x13cfab0 .functor OR 1, L_0x13cf9a0, L_0x13cfa10, C4<0>, C4<0>;
L_0x13cfdc0 .functor OR 1, L_0x13cfab0, L_0x13cfc90, C4<0>, C4<0>;
L_0x13cfed0 .functor AND 1, L_0x13cf7d0, L_0x13cfdc0, C4<1>, C4<1>;
L_0x13d02a0 .functor OR 1, L_0x13d00c0, L_0x13d0160, C4<0>, C4<0>;
L_0x13d03b0 .functor OR 1, L_0x13d02a0, v0x13c6020_0, C4<0>, C4<0>;
L_0x13d0600 .functor OR 1, L_0x13d03b0, L_0x13d0560, C4<0>, C4<0>;
L_0x13d0710 .functor AND 1, L_0x13cfed0, L_0x13d0600, C4<1>, C4<1>;
L_0x13d0a70 .functor OR 1, v0x13c5ee0_0, L_0x13d0920, C4<0>, C4<0>;
L_0x13d0d40 .functor OR 1, L_0x13d0a70, L_0x13d0200, C4<0>, C4<0>;
L_0x13d0f60 .functor OR 1, L_0x13d0d40, v0x13c6160_0, C4<0>, C4<0>;
L_0x13d1230 .functor AND 1, L_0x13d0710, L_0x13d0f60, C4<1>, C4<1>;
L_0x13d17d0 .functor OR 1, L_0x13d1460, v0x13c5f80_0, C4<0>, C4<0>;
L_0x13d1930 .functor OR 1, L_0x13d17d0, L_0x13d1890, C4<0>, C4<0>;
L_0x13d1b70 .functor OR 1, L_0x13d1930, v0x13c6160_0, C4<0>, C4<0>;
L_0x13d1c30 .functor AND 1, L_0x13d1230, L_0x13d1b70, C4<1>, C4<1>;
L_0x13d1ae0 .functor OR 1, v0x13c5ee0_0, L_0x13d1a40, C4<0>, C4<0>;
L_0x13d1fa0 .functor OR 1, L_0x13d1ae0, v0x13c6020_0, C4<0>, C4<0>;
L_0x13d2250 .functor OR 1, L_0x13d1fa0, L_0x13d21b0, C4<0>, C4<0>;
L_0x13d2360 .functor AND 1, L_0x13d1c30, L_0x13d2250, C4<1>, C4<1>;
L_0x13d1e80 .functor OR 1, L_0x13d25d0, v0x13c5f80_0, C4<0>, C4<0>;
L_0x13d2750 .functor OR 1, L_0x13d1e80, v0x13c6020_0, C4<0>, C4<0>;
L_0x13d2a20 .functor OR 1, L_0x13d2750, L_0x13d2980, C4<0>, C4<0>;
L_0x13d2b30 .functor AND 1, L_0x13d2360, L_0x13d2a20, C4<1>, C4<1>;
v0x13c6870_0 .net *"_ivl_1", 0 0, L_0x13cd350;  1 drivers
v0x13c6930_0 .net *"_ivl_10", 0 0, L_0x13cda50;  1 drivers
v0x13c6a10_0 .net *"_ivl_100", 0 0, L_0x13d0a70;  1 drivers
v0x13c6b00_0 .net *"_ivl_103", 0 0, L_0x13d0200;  1 drivers
v0x13c6bc0_0 .net *"_ivl_104", 0 0, L_0x13d0d40;  1 drivers
v0x13c6cf0_0 .net *"_ivl_106", 0 0, L_0x13d0f60;  1 drivers
v0x13c6dd0_0 .net *"_ivl_108", 0 0, L_0x13d1230;  1 drivers
v0x13c6eb0_0 .net *"_ivl_111", 0 0, L_0x13d1460;  1 drivers
v0x13c6f70_0 .net *"_ivl_112", 0 0, L_0x13d17d0;  1 drivers
v0x13c70e0_0 .net *"_ivl_115", 0 0, L_0x13d1890;  1 drivers
v0x13c71a0_0 .net *"_ivl_116", 0 0, L_0x13d1930;  1 drivers
v0x13c7280_0 .net *"_ivl_118", 0 0, L_0x13d1b70;  1 drivers
v0x13c7360_0 .net *"_ivl_120", 0 0, L_0x13d1c30;  1 drivers
v0x13c7440_0 .net *"_ivl_123", 0 0, L_0x13d1a40;  1 drivers
v0x13c7500_0 .net *"_ivl_124", 0 0, L_0x13d1ae0;  1 drivers
v0x13c75e0_0 .net *"_ivl_126", 0 0, L_0x13d1fa0;  1 drivers
v0x13c76c0_0 .net *"_ivl_129", 0 0, L_0x13d21b0;  1 drivers
v0x13c7890_0 .net *"_ivl_13", 0 0, L_0x13cdb60;  1 drivers
v0x13c7950_0 .net *"_ivl_130", 0 0, L_0x13d2250;  1 drivers
v0x13c7a30_0 .net *"_ivl_132", 0 0, L_0x13d2360;  1 drivers
v0x13c7b10_0 .net *"_ivl_135", 0 0, L_0x13d25d0;  1 drivers
v0x13c7bd0_0 .net *"_ivl_136", 0 0, L_0x13d1e80;  1 drivers
v0x13c7cb0_0 .net *"_ivl_138", 0 0, L_0x13d2750;  1 drivers
v0x13c7d90_0 .net *"_ivl_14", 0 0, L_0x13cdd40;  1 drivers
v0x13c7e70_0 .net *"_ivl_141", 0 0, L_0x13d2980;  1 drivers
v0x13c7f30_0 .net *"_ivl_142", 0 0, L_0x13d2a20;  1 drivers
v0x13c8010_0 .net *"_ivl_16", 0 0, L_0x13cde30;  1 drivers
v0x13c80f0_0 .net *"_ivl_18", 0 0, L_0x13cdef0;  1 drivers
v0x13c81d0_0 .net *"_ivl_2", 0 0, L_0x13cd500;  1 drivers
v0x13c82b0_0 .net *"_ivl_20", 0 0, L_0x13cdff0;  1 drivers
v0x13c8390_0 .net *"_ivl_22", 0 0, L_0x13ce100;  1 drivers
v0x13c8470_0 .net *"_ivl_24", 0 0, L_0x13ce1c0;  1 drivers
v0x13c8550_0 .net *"_ivl_26", 0 0, L_0x13ce280;  1 drivers
v0x13c8840_0 .net *"_ivl_31", 0 0, L_0x13ce4b0;  1 drivers
v0x13c8900_0 .net *"_ivl_33", 0 0, L_0x13ce550;  1 drivers
v0x13c89c0_0 .net *"_ivl_34", 0 0, L_0x13ce630;  1 drivers
v0x13c8aa0_0 .net *"_ivl_37", 0 0, L_0x13ce7b0;  1 drivers
v0x13c8b60_0 .net *"_ivl_38", 0 0, L_0x13ce850;  1 drivers
v0x13c8c40_0 .net *"_ivl_41", 0 0, L_0x13ce960;  1 drivers
v0x13c8d00_0 .net *"_ivl_42", 0 0, L_0x13cea50;  1 drivers
v0x13c8de0_0 .net *"_ivl_45", 0 0, L_0x13cebe0;  1 drivers
v0x13c8ea0_0 .net *"_ivl_46", 0 0, L_0x13ce740;  1 drivers
v0x13c8f80_0 .net *"_ivl_49", 0 0, L_0x13cecd0;  1 drivers
v0x13c9040_0 .net *"_ivl_5", 0 0, L_0x13cd5e0;  1 drivers
v0x13c9100_0 .net *"_ivl_50", 0 0, L_0x13cedd0;  1 drivers
v0x13c91e0_0 .net *"_ivl_53", 0 0, L_0x13cef20;  1 drivers
v0x13c92a0_0 .net *"_ivl_54", 0 0, L_0x13cefc0;  1 drivers
v0x13c9380_0 .net *"_ivl_56", 0 0, L_0x13cf0d0;  1 drivers
v0x13c9460_0 .net *"_ivl_59", 0 0, L_0x13cf280;  1 drivers
v0x13c9520_0 .net *"_ivl_6", 0 0, L_0x13cd790;  1 drivers
v0x13c9600_0 .net *"_ivl_60", 0 0, L_0x13cf390;  1 drivers
v0x13c96e0_0 .net *"_ivl_63", 0 0, L_0x13cf450;  1 drivers
v0x13c97a0_0 .net *"_ivl_64", 0 0, L_0x13cf4f0;  1 drivers
v0x13c9880_0 .net *"_ivl_67", 0 0, L_0x13cf1e0;  1 drivers
v0x13c9940_0 .net *"_ivl_68", 0 0, L_0x13cf320;  1 drivers
v0x13c9a20_0 .net *"_ivl_70", 0 0, L_0x13cf7d0;  1 drivers
v0x13c9b00_0 .net *"_ivl_72", 0 0, L_0x13cf9a0;  1 drivers
v0x13c9be0_0 .net *"_ivl_75", 0 0, L_0x13cfa10;  1 drivers
v0x13c9ca0_0 .net *"_ivl_76", 0 0, L_0x13cfab0;  1 drivers
v0x13c9d80_0 .net *"_ivl_79", 0 0, L_0x13cfc90;  1 drivers
v0x13c9e40_0 .net *"_ivl_80", 0 0, L_0x13cfdc0;  1 drivers
v0x13c9f20_0 .net *"_ivl_82", 0 0, L_0x13cfed0;  1 drivers
v0x13ca000_0 .net *"_ivl_85", 0 0, L_0x13d00c0;  1 drivers
v0x13ca0c0_0 .net *"_ivl_87", 0 0, L_0x13d0160;  1 drivers
v0x13ca180_0 .net *"_ivl_88", 0 0, L_0x13d02a0;  1 drivers
v0x13ca670_0 .net *"_ivl_9", 0 0, L_0x13cd8a0;  1 drivers
v0x13ca730_0 .net *"_ivl_90", 0 0, L_0x13d03b0;  1 drivers
v0x13ca810_0 .net *"_ivl_93", 0 0, L_0x13d0560;  1 drivers
v0x13ca8d0_0 .net *"_ivl_94", 0 0, L_0x13d0600;  1 drivers
v0x13ca9b0_0 .net *"_ivl_96", 0 0, L_0x13d0710;  1 drivers
v0x13caa90_0 .net *"_ivl_99", 0 0, L_0x13d0920;  1 drivers
v0x13cab50_0 .net "a", 0 0, v0x13c5ee0_0;  alias, 1 drivers
v0x13cabf0_0 .net "b", 0 0, v0x13c5f80_0;  alias, 1 drivers
v0x13cace0_0 .net "c", 0 0, v0x13c6020_0;  alias, 1 drivers
v0x13cadd0_0 .net "d", 0 0, v0x13c6160_0;  alias, 1 drivers
v0x13caec0_0 .net "out_pos", 0 0, L_0x13d2b30;  alias, 1 drivers
v0x13caf80_0 .net "out_sop", 0 0, L_0x13ce3a0;  alias, 1 drivers
L_0x13cd350 .reduce/nor v0x13c5f80_0;
L_0x13cd5e0 .reduce/nor v0x13c6020_0;
L_0x13cd8a0 .reduce/nor v0x13c6160_0;
L_0x13cdb60 .reduce/nor v0x13c5ee0_0;
L_0x13ce4b0 .reduce/nor v0x13c5ee0_0;
L_0x13ce550 .reduce/nor v0x13c5f80_0;
L_0x13ce7b0 .reduce/nor v0x13c6020_0;
L_0x13ce960 .reduce/nor v0x13c6160_0;
L_0x13cebe0 .reduce/nor v0x13c5f80_0;
L_0x13cecd0 .reduce/nor v0x13c6020_0;
L_0x13cef20 .reduce/nor v0x13c6160_0;
L_0x13cf280 .reduce/nor v0x13c5ee0_0;
L_0x13cf450 .reduce/nor v0x13c6020_0;
L_0x13cf1e0 .reduce/nor v0x13c6160_0;
L_0x13cfa10 .reduce/nor v0x13c6020_0;
L_0x13cfc90 .reduce/nor v0x13c6160_0;
L_0x13d00c0 .reduce/nor v0x13c5ee0_0;
L_0x13d0160 .reduce/nor v0x13c5f80_0;
L_0x13d0560 .reduce/nor v0x13c6160_0;
L_0x13d0920 .reduce/nor v0x13c5f80_0;
L_0x13d0200 .reduce/nor v0x13c6020_0;
L_0x13d1460 .reduce/nor v0x13c5ee0_0;
L_0x13d1890 .reduce/nor v0x13c6020_0;
L_0x13d1a40 .reduce/nor v0x13c5f80_0;
L_0x13d21b0 .reduce/nor v0x13c6160_0;
L_0x13d25d0 .reduce/nor v0x13c5ee0_0;
L_0x13d2980 .reduce/nor v0x13c6160_0;
S_0x13cb100 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1376300;
 .timescale -12 -12;
E_0x135c9f0 .event anyedge, v0x13cbef0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13cbef0_0;
    %nor/r;
    %assign/vec4 v0x13cbef0_0, 0;
    %wait E_0x135c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13c53b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c6250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c62f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x13c53b0;
T_4 ;
    %wait E_0x1374ae0;
    %load/vec4 v0x13c6390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c6250_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13c53b0;
T_5 ;
    %wait E_0x1374980;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13c6160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c6020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c5f80_0, 0;
    %assign/vec4 v0x13c5ee0_0, 0;
    %wait E_0x1374980;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13c6160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c6020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c5f80_0, 0;
    %assign/vec4 v0x13c5ee0_0, 0;
    %wait E_0x1374980;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13c6160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c6020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c5f80_0, 0;
    %assign/vec4 v0x13c5ee0_0, 0;
    %wait E_0x1374980;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13c6160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c6020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c5f80_0, 0;
    %assign/vec4 v0x13c5ee0_0, 0;
    %wait E_0x1374980;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13c6160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c6020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c5f80_0, 0;
    %assign/vec4 v0x13c5ee0_0, 0;
    %wait E_0x1374980;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13c6160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c6020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c5f80_0, 0;
    %assign/vec4 v0x13c5ee0_0, 0;
    %wait E_0x1374980;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13c6160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c6020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c5f80_0, 0;
    %assign/vec4 v0x13c5ee0_0, 0;
    %wait E_0x1374980;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13c6160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c6020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c5f80_0, 0;
    %assign/vec4 v0x13c5ee0_0, 0;
    %wait E_0x1374980;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13c6160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c6020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c5f80_0, 0;
    %assign/vec4 v0x13c5ee0_0, 0;
    %wait E_0x1374980;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13c6160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c6020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c5f80_0, 0;
    %assign/vec4 v0x13c5ee0_0, 0;
    %wait E_0x1374980;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13c6160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c6020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c5f80_0, 0;
    %assign/vec4 v0x13c5ee0_0, 0;
    %wait E_0x1374980;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13c6160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c6020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c5f80_0, 0;
    %assign/vec4 v0x13c5ee0_0, 0;
    %wait E_0x1374980;
    %load/vec4 v0x13c6250_0;
    %store/vec4 v0x13c62f0_0, 0, 1;
    %fork t_1, S_0x13c56e0;
    %jmp t_0;
    .scope S_0x13c56e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c5920_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x13c5920_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1374980;
    %load/vec4 v0x13c5920_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13c6160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c6020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c5f80_0, 0;
    %assign/vec4 v0x13c5ee0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13c5920_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x13c5920_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x13c53b0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1374ae0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13c6160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c6020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c5f80_0, 0;
    %assign/vec4 v0x13c5ee0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x13c6250_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x13c62f0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1376300;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cba90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cbef0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1376300;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x13cba90_0;
    %inv;
    %store/vec4 v0x13cba90_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1376300;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x13c60c0_0, v0x13cc060_0, v0x13cb8b0_0, v0x13cb950_0, v0x13cb9f0_0, v0x13cbb30_0, v0x13cbdb0_0, v0x13cbd10_0, v0x13cbc70_0, v0x13cbbd0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1376300;
T_9 ;
    %load/vec4 v0x13cbe50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x13cbe50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13cbe50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x13cbe50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x13cbe50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13cbe50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x13cbe50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13cbe50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13cbe50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13cbe50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1376300;
T_10 ;
    %wait E_0x1374ae0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13cbe50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13cbe50_0, 4, 32;
    %load/vec4 v0x13cbf90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x13cbe50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13cbe50_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13cbe50_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13cbe50_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x13cbdb0_0;
    %load/vec4 v0x13cbdb0_0;
    %load/vec4 v0x13cbd10_0;
    %xor;
    %load/vec4 v0x13cbdb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x13cbe50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13cbe50_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x13cbe50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13cbe50_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x13cbc70_0;
    %load/vec4 v0x13cbc70_0;
    %load/vec4 v0x13cbbd0_0;
    %xor;
    %load/vec4 v0x13cbc70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x13cbe50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13cbe50_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x13cbe50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13cbe50_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/ece241_2013_q2/iter0/response21/top_module.sv";
