Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg484

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\iodrp_mcb_controller.v" into library work
Parsing module <iodrp_mcb_controller>.
Analyzing Verilog file "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\iodrp_controller.v" into library work
Parsing module <iodrp_controller>.
Analyzing Verilog file "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\mcb_soft_calibration.v" into library work
Parsing module <mcb_soft_calibration>.
Analyzing Verilog file "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\mcb_soft_calibration_top.v" into library work
Parsing module <mcb_soft_calibration_top>.
Analyzing Verilog file "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\mcb_raw_wrapper.v" into library work
Parsing module <mcb_raw_wrapper>.
Analyzing Verilog file "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\RAM_block.v" into library work
Parsing module <RAM_1024x16bit>.
Analyzing Verilog file "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\multiplier_18x18.v" into library work
Parsing module <multiplier_18x18>.
Analyzing Verilog file "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" into library work
Parsing module <memc3_wrapper>.
Analyzing Verilog file "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_infrastructure.v" into library work
Parsing module <memc3_infrastructure>.
Analyzing Verilog file "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\fifo_w64_512_r16_2048.v" into library work
Parsing module <fifo_w64_512_r16_2048>.
Analyzing Verilog file "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\fifo_w16_2048_r64_512.v" into library work
Parsing module <fifo_w16_2048_r64_512>.
Analyzing Verilog file "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\ddr2_state_machine.v" into library work
Parsing module <ddr2_state_machine>.
Analyzing Verilog file "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\variable_freq_clk_generator.v" into library work
Parsing module <variable_freq_clk_generator>.
Analyzing Verilog file "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\stim_sequencer.v" into library work
Parsing module <stim_sequencer>.
Analyzing Verilog file "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" into library work
Parsing module <SDRAM_FIFO>.
Analyzing Verilog file "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\RAM_bank.v" into library work
Parsing module <RAM_bank>.
Parsing module <RAM_block_8192x16>.
Analyzing Verilog file "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\okLibrary.v" into library work
Parsing module <okHost>.
Parsing module <okCoreHarness>.
Parsing module <okWireIn>.
Parsing module <okWireOut>.
Parsing module <okTriggerIn>.
Parsing module <okTriggerOut>.
Parsing module <okPipeIn>.
Parsing module <okPipeOut>.
Parsing module <okBTPipeIn>.
Parsing module <okBTPipeOut>.
Parsing module <okWireOR>.
Analyzing Verilog file "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\MISO_phase_selector.v" into library work
Parsing module <MISO_phase_selector>.
Parsing module <MISO_DDR_phase_selector>.
Analyzing Verilog file "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\digout_sequencer.v" into library work
Parsing module <digout_sequencer>.
Analyzing Verilog file "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\digital_input_deserializer.v" into library work
Parsing module <digital_input_deserializer>.
Analyzing Verilog file "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\DAC_output_scalable_HPF.v" into library work
Parsing module <DAC_output_scalable_HPF>.
Analyzing Verilog file "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\analog_out_sequencer.v" into library work
Parsing module <analog_out_sequencer>.
Analyzing Verilog file "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\ADC_input.v" into library work
Parsing module <ADC_input>.
Analyzing Verilog file "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" into library work
Parsing module <main>.
Parsing module <command_selector_stim>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <IBUFDS>.
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 251: Assignment to LVDS_1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 252: Assignment to LVDS_2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 253: Assignment to LVDS_3 ignored, since the identifier is never used

Elaborating module <OBUFDS>.

Elaborating module <variable_freq_clk_generator(M_DEFAULT=42,D_DEFAULT=25)>.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\variable_freq_clk_generator.v" Line 94: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\variable_freq_clk_generator.v" Line 95: Result of 32-bit expression is truncated to fit in 9-bit target.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2,CLKFX_DIVIDE=25,CLKFX_MD_MAX=0.0,CLKFX_MULTIPLY=42,CLKIN_PERIOD=0.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <BUFG>.

Elaborating module <SDRAM_FIFO(C3_P0_MASK_SIZE=4,C3_P0_DATA_PORT_SIZE=32,C3_P1_MASK_SIZE=4,C3_P1_DATA_PORT_SIZE=32,DEBUG_EN=0,C3_MEMCLK_PERIOD=3200,C3_CALIB_SOFT_IP="TRUE",C3_SIMULATION="FALSE",C3_HW_TESTING="FALSE",C3_RST_ACT_LOW=0,C3_INPUT_CLK_TYPE="DIFFERENTIAL",C3_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C3_NUM_DQ_PINS=16,C3_MEM_ADDR_WIDTH=13,C3_MEM_BANKADDR_WIDTH=3)>.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" Line 266: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <memc3_infrastructure(C_MEMCLK_PERIOD=3200,C_RST_ACT_LOW=0,C_INPUT_CLK_TYPE="DIFFERENTIAL")>.

Elaborating module <IBUFG>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKIN1_PERIOD=10,CLKIN2_PERIOD=10,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=1,CLKOUT2_DIVIDE=4,CLKOUT3_DIVIDE=8,CLKOUT4_DIVIDE=1,CLKOUT5_DIVIDE=1,CLKOUT0_PHASE=0.0,CLKOUT1_PHASE=180.0,CLKOUT2_PHASE=0.0,CLKOUT3_PHASE=0.0,CLKOUT4_PHASE=0.0,CLKOUT5_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT5_DUTY_CYCLE=0.5,COMPENSATION="INTERNAL",DIVCLK_DIVIDE=4,CLKFBOUT_MULT=25,CLKFBOUT_PHASE=0.0,REF_JITTER=0.005)>.

Elaborating module <BUFPLL_MCB>.

Elaborating module
<memc3_wrapper(C_MEMCLK_PERIOD=3200,C_CALIB_SOFT_IP="TRUE",C_SIMULATION="FALSE",C_ARB_NUM_TIME_SLOTS=12,C_ARB_TIME_SLOT_0=3'b0,C_ARB_TIME_SLOT_1=3'b0,C_ARB_TIME_SLOT_2=3'b0,C_ARB_TIME_SLOT_3=3'b0,C_ARB_TIME_SLOT_4=3'b0,C_ARB_TIME_SLOT_5=3'b0,C_ARB_TIME_SLOT_6=3'b0,C_ARB_TIME_SLOT_7=3'b0,C_ARB_TIME_SLOT_8=3'b0,C_ARB_TIME_SLOT_9=3'b0,C_ARB_TIME_SLOT_10=3'b0,C_ARB_TIME_SLOT_11=3'b0,C_MEM_TRAS=40000,C_MEM_TRCD=15000,C_MEM_TREFI=7800000,C_MEM_TRFC=127500,C_MEM_TRP=15000,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR2",C_MEM_DENSITY="1Gb",C_MEM_BURST_LEN=4,C_MEM_CAS_LATENCY=5,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR1_2_ODS="FULL",C_MEM_DDR2_RTT="50OHMS",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_CAS_LATENCY=6,C_MEM_DDR3_ODS="DIV6",C_MEM_DDR3_RTT="DIV2",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_DDR3_AUTO_SR="ENABLED",C_MEM_DDR3_DYN_WRT_ODT="OFF",C_MEM_MOBILE_PA_SR="
FULL",C_MEM_MDDR_ODS="FULL",C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=0,C_LDQSP_TAP_DELAY_VAL=0,C_LDQSN_TAP_DELAY_VAL=0,C_UDQSP_TAP_DELAY_VAL=0,C_UDQSN_TAP_DELAY_VAL=0,C_DQ0_TAP_DELAY_VAL=0,C_DQ1_TAP_DELAY_VAL=0,C_DQ2_TAP_DELAY_VAL=0,C_DQ3_TAP_DELAY_VAL=0,C_DQ4_TAP_DELAY_VAL=0,C_DQ5_TAP_DELAY_VAL=0,C_DQ6_TAP_DELAY_VAL=0,C_DQ7_TAP_DELAY_VAL=0,C_DQ8_TAP_DELAY_VAL=0,C_DQ9_TAP_DELAY_VAL=0,C_DQ10_TAP_DELAY_VAL=0,C_DQ11_TAP_DELAY_VAL=0,C_DQ12_TAP_DELAY_VAL=0,C_DQ13_TAP_DELAY_VAL=0,C_DQ14_TAP_DELAY_VAL=0,C_DQ15_TAP_DELAY_VAL=0)>.
WARNING:HDLCompiler:1016 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\mcb_raw_wrapper.v" Line 6346: Port BUSY is not connected to this instance

Elaborating module
<mcb_raw_wrapper(C_MEMCLK_PERIOD=3200,C_P0_MASK_SIZE=4,C_P0_DATA_PORT_SIZE=32,C_P1_MASK_SIZE=4,C_P1_DATA_PORT_SIZE=32,C_ARB_NUM_TIME_SLOTS=12,C_ARB_TIME_SLOT_0=18'b111111111111111000,C_ARB_TIME_SLOT_1=18'b111111111111111000,C_ARB_TIME_SLOT_2=18'b111111111111111000,C_ARB_TIME_SLOT_3=18'b111111111111111000,C_ARB_TIME_SLOT_4=18'b111111111111111000,C_ARB_TIME_SLOT_5=18'b111111111111111000,C_ARB_TIME_SLOT_6=18'b111111111111111000,C_ARB_TIME_SLOT_7=18'b111111111111111000,C_ARB_TIME_SLOT_8=18'b111111111111111000,C_ARB_TIME_SLOT_9=18'b111111111111111000,C_ARB_TIME_SLOT_10=18'b111111111111111000,C_ARB_TIME_SLOT_11=18'b111111111111111000,C_PORT_CONFIG="B32_B32_R32_R32_R32_R32",C_PORT_ENABLE=6'b01,C_MEM_TRAS=40000,C_MEM_TRCD=15000,C_MEM_TREFI=7800000,C_MEM_TRFC=127500,C_MEM_TRP=15000,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR2",C_MEM_DENSITY="1Gb",C_MEM_BURST_LEN=4,C_MEM_CAS_LATENCY=5,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10
,C_MEM_DDR1_2_ODS="FULL",C_MEM_DDR2_RTT="50OHMS",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_CAS_LATENCY=6,C_MEM_DDR3_ODS="DIV6",C_MEM_DDR3_RTT="DIV2",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_DDR3_AUTO_SR="ENABLED",C_MEM_DDR3_DYN_WRT_ODT="OFF",C_MEM_MOBILE_PA_SR="FULL",C_MEM_MDDR_ODS="FULL",C_MC_CALIBRATION_CLK_DIV=1,C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_RA=16'b0,C_MC_CALIBRATION_BA=4'b0,C_MC_CALIBRATION_CA=12'b0,C_CALIB_SOFT_IP="TRUE",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=0,C_MEM_TZQINIT_MAXCNT=10'b1000000000,C_SKIP_DYN_IN_TERM=1'b1,C_SIMULATION="FALSE",LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELA
Y_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0)>.
WARNING:HDLCompiler:872 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\mcb_raw_wrapper.v" Line 685: Using initial value of allzero since it is never assigned

Elaborating module
<MCB(PORT_CONFIG="B32_B32_R32_R32_R32_R32",MEM_WIDTH=16,MEM_TYPE="DDR2",MEM_BURST_LEN=4,MEM_ADDR_ORDER="ROW_BANK_COLUMN",MEM_CAS_LATENCY=5,MEM_DDR3_CAS_LATENCY=6,MEM_DDR2_WRT_RECOVERY=32'sb0101,MEM_DDR3_WRT_RECOVERY=5,MEM_MOBILE_PA_SR="FULL",MEM_DDR1_2_ODS="FULL",MEM_DDR3_ODS="DIV6",MEM_DDR2_RTT="50OHMS",MEM_DDR3_RTT="DIV2",MEM_DDR3_ADD_LATENCY="OFF",MEM_DDR2_ADD_LATENCY=0,MEM_MOBILE_TC_SR=0,MEM_MDDR_ODS="FULL",MEM_DDR2_DIFF_DQS_EN="YES",MEM_DDR2_3_PA_SR="FULL",MEM_DDR3_CAS_WR_LATENCY=5,MEM_DDR3_AUTO_SR="ENABLED",MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",MEM_DDR3_DYN_WRT_ODT="OFF",MEM_RA_SIZE=13,MEM_BA_SIZE=3,MEM_CA_SIZE=10,MEM_RAS_VAL=32'sb01101,MEM_RCD_VAL=32'sb0101,MEM_REFI_VAL=32'sb0100110000110,MEM_RFC_VAL=32'sb0101000,MEM_RP_VAL=32'sb0101,MEM_WR_VAL=32'sb0101,MEM_RTP_VAL=32'sb011,MEM_WTR_VAL=32'sb011,CAL_BYPASS="NO",CAL_RA=16'b0,CAL_BA=4'b0,CAL_CA=12'b0,CAL_CLK_DIV=1,CAL_DELAY="HALF",ARB_NUM_TIME_SLOTS=12,ARB_TIME_SLOT_0=18'b111111111111111000,ARB_TIME_SLOT_1=18'b111111111111111000,ARB_TIME_SLOT_2=18'b1111111111
11111000,ARB_TIME_SLOT_3=18'b111111111111111000,ARB_TIME_SLOT_4=18'b111111111111111000,ARB_TIME_SLOT_5=18'b111111111111111000,ARB_TIME_SLOT_6=18'b111111111111111000,ARB_TIME_SLOT_7=18'b111111111111111000,ARB_TIME_SLOT_8=18'b111111111111111000,ARB_TIME_SLOT_9=18'b111111111111111000,ARB_TIME_SLOT_10=18'b111111111111111000,ARB_TIME_SLOT_11=18'b111111111111111000)>.

Elaborating module <mcb_soft_calibration_top(C_MEM_TZQINIT_MAXCNT=10'b1000000000,C_MC_CALIBRATION_MODE="CALIBRATION",SKIP_IN_TERM_CAL=0,SKIP_DYNAMIC_CAL=0,SKIP_DYN_IN_TERM=1'b1,C_SIMULATION="FALSE",C_MEM_TYPE="DDR2")>.

Elaborating module <mcb_soft_calibration(C_MEM_TZQINIT_MAXCNT=10'b1000000000,C_MC_CALIBRATION_MODE="CALIBRATION",SKIP_IN_TERM_CAL=0,SKIP_DYNAMIC_CAL=0,SKIP_DYN_IN_TERM=1'b1,C_SIMULATION="FALSE",C_MEM_TYPE="DDR2")>.
WARNING:HDLCompiler:872 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\mcb_soft_calibration.v" Line 312: Using initial value of START_BROADCAST since it is never assigned
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\mcb_soft_calibration.v" Line 373: Assignment to Half_MV_DU ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\mcb_soft_calibration.v" Line 375: Assignment to Half_MV_DD ignored, since the identifier is never used

Elaborating module <iodrp_controller>.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\iodrp_controller.v" Line 186: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <iodrp_mcb_controller>.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\iodrp_mcb_controller.v" Line 301: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\iodrp_mcb_controller.v" Line 312: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\mcb_soft_calibration.v" Line 408: Assignment to MCB_READ_DATA ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\mcb_soft_calibration.v" Line 654: Assignment to MCB_UODATAVALID_U ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\mcb_soft_calibration.v" Line 809: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\mcb_soft_calibration.v" Line 813: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\mcb_soft_calibration.v" Line 859: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\mcb_soft_calibration.v" Line 863: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\mcb_soft_calibration.v" Line 864: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\mcb_soft_calibration.v" Line 700: Assignment to IODRPCTRLR_USE_BKST ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\mcb_soft_calibration_top.v" Line 216: Assignment to Max_Value ignored, since the identifier is never used

Elaborating module <IOBUF>.

Elaborating module <IODRP2>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2,TRAIN_PATTERN=15)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2,TRAIN_PATTERN=5)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="SLAVE",DATA_WIDTH=2)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=7,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=7,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=6,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=6,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=14,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=14,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=5,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=5,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=4,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=4,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=0,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=0,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=1,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=1,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=15,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=15,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=3,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=3,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=2,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=2,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=8,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=8,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODELAY2(ODELAY_VALUE=0,DELAY_SRC="ODATAIN",SIM_TAPDELAY_VALUE=50)>.

Elaborating module <OBUFT>.

Elaborating module <OBUFTDS>.

Elaborating module <IOBUFDS>.

Elaborating module <PULLDOWN>.

Elaborating module <PULLUP>.
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" Line 411: Assignment to uo_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" Line 412: Assignment to uo_data_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" Line 414: Assignment to uo_cmd_ready_in ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" Line 415: Assignment to uo_refrsh_flag ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" Line 416: Assignment to uo_cal_start ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" Line 417: Assignment to uo_sdo ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" Line 418: Assignment to status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" Line 409: Assignment to c3_p0_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" Line 416: Assignment to c3_p0_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" Line 417: Assignment to c3_p0_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" Line 418: Assignment to c3_p0_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" Line 419: Assignment to c3_p0_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" Line 423: Assignment to c3_p0_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" Line 425: Assignment to c3_p0_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" Line 426: Assignment to c3_p0_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" Line 427: Assignment to c3_p0_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" Line 429: Assignment to selfrefresh_mode ignored, since the identifier is never used

Elaborating module <ddr2_state_machine>.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\ddr2_state_machine.v" Line 137: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\ddr2_state_machine.v" Line 155: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\ddr2_state_machine.v" Line 175: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\ddr2_state_machine.v" Line 199: Result of 32-bit expression is truncated to fit in 6-bit target.

Elaborating module <fifo_w16_2048_r64_512>.

Elaborating module <fifo_w64_512_r16_2048>.
WARNING:HDLCompiler:634 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" Line 234: Net <selfrefresh_enter> does not have a driver.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 828: Result of 14-bit expression is truncated to fit in 13-bit target.

Elaborating module <RAM_bank>.

Elaborating module <RAM_block_8192x16>.

Elaborating module <RAM_1024x16bit>.

Elaborating module
<RAMB16BWER(DATA_WIDTH_A=18,DATA_WIDTH_B=18,DOA_REG=0,DOB_REG=0,EN_RSTRAM_A="TRUE",EN_RSTRAM_B="TRUE",INITP_00=256'b0,INITP_01=256'b0,INITP_02=256'b0,INITP_03=256'b0,INITP_04=256'b0,INITP_05=256'b0,INITP_06=256'b0,INITP_07=256'b0,INIT_00=256'b0,INIT_01=256'b0,INIT_02=256'b0,INIT_03=256'b0,INIT_04=256'b0,INIT_05=256'b0,INIT_06=256'b0,INIT_07=256'b0,INIT_08=256'b0,INIT_09=256'b0,INIT_0A=256'b0,INIT_0B=256'b0,INIT_0C=256'b0,INIT_0D=256'b0,INIT_0E=256'b0,INIT_0F=256'b0,INIT_10=256'b0,INIT_11=256'b0,INIT_12=256'b0,INIT_13=256'b0,INIT_14=256'b0,INIT_15=256'b0,INIT_16=256'b0,INIT_17=256'b0,INIT_18=256'b0,INIT_19=256'b0,INIT_1A=256'b0,INIT_1B=256'b0,INIT_1C=256'b0,INIT_1D=256'b0,INIT_1E=256'b0,INIT_1F=256'b0,INIT_20=256'b0,INIT_21=256'b0,INIT_22=256'b0,INIT_23=256'b0,INIT_24=256'b0,INIT_25=256'b0,INIT_26=256'b0,INIT_27=256'b0,INIT_28=256'b0,INIT_29=256'b0,INIT_2A=256'b0,INIT_2B=256'b0,INIT_2C=256'b0,INIT_2D=256'b0,INIT_2E=256'b0,INIT_2F=256'b0,INIT_30=256'b0,INIT_31=256'b0,INIT_32=256'b0,INIT_33=256'b0,INIT_34=256'b0
,INIT_35=256'b0,INIT_36=256'b0,INIT_37=256'b0,INIT_38=256'b0,INIT_39=256'b0,INIT_3A=256'b0,INIT_3B=256'b0,INIT_3C=256'b0,INIT_3D=256'b0,INIT_3E=256'b0,INIT_3F=256'b0,INIT_A=36'b0,INIT_B=36'b0,INIT_FILE="NONE",RSTTYPE="SYNC",RST_PRIORITY_A="CE",RST_PRIORITY_B="CE",SIM_COLLISION_CHECK="ALL",SIM_DEVICE="SPARTAN6",SRVAL_A=36'b0,SRVAL_B=36'b0,WRITE_MODE_A="WRITE_FIRST",WRITE_MODE_B="WRITE_FIRST")>.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\RAM_bank.v" Line 97: Size mismatch in connection of port <RAM_addr_A>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\RAM_bank.v" Line 98: Size mismatch in connection of port <RAM_addr_B>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\RAM_bank.v" Line 109: Size mismatch in connection of port <RAM_addr_A>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\RAM_bank.v" Line 110: Size mismatch in connection of port <RAM_addr_B>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\RAM_bank.v" Line 121: Size mismatch in connection of port <RAM_addr_A>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\RAM_bank.v" Line 122: Size mismatch in connection of port <RAM_addr_B>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\RAM_bank.v" Line 133: Size mismatch in connection of port <RAM_addr_A>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\RAM_bank.v" Line 134: Size mismatch in connection of port <RAM_addr_B>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\RAM_bank.v" Line 145: Size mismatch in connection of port <RAM_addr_A>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\RAM_bank.v" Line 146: Size mismatch in connection of port <RAM_addr_B>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\RAM_bank.v" Line 157: Size mismatch in connection of port <RAM_addr_A>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\RAM_bank.v" Line 158: Size mismatch in connection of port <RAM_addr_B>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\RAM_bank.v" Line 169: Size mismatch in connection of port <RAM_addr_A>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\RAM_bank.v" Line 170: Size mismatch in connection of port <RAM_addr_B>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\RAM_bank.v" Line 181: Size mismatch in connection of port <RAM_addr_A>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\RAM_bank.v" Line 182: Size mismatch in connection of port <RAM_addr_B>. Formal port size is 10-bit while actual signal size is 13-bit.

Elaborating module <command_selector_stim>.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 1237: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3045: Result of 14-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3051: Result of 14-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3057: Result of 14-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3063: Result of 14-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3185: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3186: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3187: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3188: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3189: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3190: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3191: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3192: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3207: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3212: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <stim_sequencer(MODULE=0)>.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\stim_sequencer.v" Line 250: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\stim_sequencer.v" Line 256: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <stim_sequencer(MODULE=1)>.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\stim_sequencer.v" Line 250: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\stim_sequencer.v" Line 256: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <stim_sequencer(MODULE=2)>.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\stim_sequencer.v" Line 250: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\stim_sequencer.v" Line 256: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <stim_sequencer(MODULE=3)>.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\stim_sequencer.v" Line 250: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\stim_sequencer.v" Line 256: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <stim_sequencer(MODULE=4)>.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\stim_sequencer.v" Line 250: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\stim_sequencer.v" Line 256: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <stim_sequencer(MODULE=5)>.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\stim_sequencer.v" Line 250: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\stim_sequencer.v" Line 256: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <stim_sequencer(MODULE=6)>.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\stim_sequencer.v" Line 250: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\stim_sequencer.v" Line 256: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <stim_sequencer(MODULE=7)>.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\stim_sequencer.v" Line 250: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\stim_sequencer.v" Line 256: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <analog_out_sequencer(MODULE=8)>.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\analog_out_sequencer.v" Line 194: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\analog_out_sequencer.v" Line 200: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <analog_out_sequencer(MODULE=9)>.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\analog_out_sequencer.v" Line 194: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\analog_out_sequencer.v" Line 200: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <analog_out_sequencer(MODULE=10)>.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\analog_out_sequencer.v" Line 194: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\analog_out_sequencer.v" Line 200: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <analog_out_sequencer(MODULE=11)>.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\analog_out_sequencer.v" Line 194: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\analog_out_sequencer.v" Line 200: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <analog_out_sequencer(MODULE=12)>.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\analog_out_sequencer.v" Line 194: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\analog_out_sequencer.v" Line 200: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <analog_out_sequencer(MODULE=13)>.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\analog_out_sequencer.v" Line 194: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\analog_out_sequencer.v" Line 200: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <analog_out_sequencer(MODULE=14)>.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\analog_out_sequencer.v" Line 194: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\analog_out_sequencer.v" Line 200: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <analog_out_sequencer(MODULE=15)>.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\analog_out_sequencer.v" Line 194: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\analog_out_sequencer.v" Line 200: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <digout_sequencer(MODULE=16)>.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\digout_sequencer.v" Line 166: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\digout_sequencer.v" Line 172: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3341: Assignment to digout_sequencer_enabled ignored, since the identifier is never used

Elaborating module <digital_input_deserializer>.
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3391: Assignment to TTL_parallel ignored, since the identifier is never used

Elaborating module <DAC_output_scalable_HPF(ms_wait=99,ms_clk1_a=100,ms_clk9_d=135,ms_clk18_c=170,ms_clk27_b=205)>.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\DAC_output_scalable_HPF.v" Line 75: Result of 32-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\DAC_output_scalable_HPF.v" Line 86: Result of 32-bit expression is truncated to fit in 19-bit target.

Elaborating module <multiplier_18x18>.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3487: Size mismatch in connection of port <noise_suppress>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3518: Size mismatch in connection of port <noise_suppress>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3549: Size mismatch in connection of port <noise_suppress>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3580: Size mismatch in connection of port <noise_suppress>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3611: Size mismatch in connection of port <noise_suppress>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3642: Size mismatch in connection of port <noise_suppress>. Formal port size is 7-bit while actual signal size is 32-bit.

Elaborating module <ADC_input(ms_wait=99,ms_clk1_a=100,ms_clk18_c=170)>.

Elaborating module <MISO_phase_selector>.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3790: Size mismatch in connection of port <MISO>. Formal port size is 33-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3793: Size mismatch in connection of port <MISO>. Formal port size is 33-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3796: Size mismatch in connection of port <MISO>. Formal port size is 33-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3799: Size mismatch in connection of port <MISO>. Formal port size is 33-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3802: Size mismatch in connection of port <MISO>. Formal port size is 33-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3805: Size mismatch in connection of port <MISO>. Formal port size is 33-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3808: Size mismatch in connection of port <MISO>. Formal port size is 33-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3811: Size mismatch in connection of port <MISO>. Formal port size is 33-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1016 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\okLibrary.v" Line 40: Port CLK180 is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\okLibrary.v" Line 68: Port BUSY is not connected to this instance

Elaborating module <okHost>.

Elaborating module <DCM_SP>.

Elaborating module <FDS>.

Elaborating module <FD>.

Elaborating module <IODELAY2(IDELAY_TYPE="FIXED",IDELAY_VALUE=50,DELAY_SRC="IDATAIN")>.

Elaborating module <FDRE>.

Elaborating module <OBUF>.

Elaborating module <okCoreHarness>.

Elaborating module <okWireOR(N=41)>.

Elaborating module <okWireIn>.
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3849: Assignment to ep0bwirein ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3852: Assignment to ep0ewirein ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" Line 3859: Assignment to ep15wirein ignored, since the identifier is never used

Elaborating module <okTriggerIn>.

Elaborating module <okWireOut>.

Elaborating module <okPipeIn>.

Elaborating module <okPipeOut>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v".
        C3_P0_MASK_SIZE = 4
        C3_P0_DATA_PORT_SIZE = 32
        C3_P1_MASK_SIZE = 4
        C3_P1_DATA_PORT_SIZE = 32
        DEBUG_EN = 0
        C3_MEMCLK_PERIOD = 3200
        C3_CALIB_SOFT_IP = "TRUE"
        C3_SIMULATION = "FALSE"
        C3_HW_TESTING = "FALSE"
        C3_RST_ACT_LOW = 0
        C3_INPUT_CLK_TYPE = "DIFFERENTIAL"
        C3_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 13
        C3_MEM_BANKADDR_WIDTH = 3
WARNING:Xst:647 - Input <MISO1_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MISO2_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MISO1_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MISO2_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MISO1_F> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MISO2_F> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MISO1_H> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MISO2_H> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 832: Output port <RAM_data_out_A> of the instance <RAM_bank_1_MSW> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 844: Output port <RAM_data_out_A> of the instance <RAM_bank_1_LSW> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 856: Output port <RAM_data_out_A> of the instance <RAM_bank_2_MSW> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 870: Output port <RAM_data_out_A> of the instance <RAM_bank_2_LSW> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 884: Output port <RAM_data_out_A> of the instance <RAM_bank_3_MSW> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 896: Output port <RAM_data_out_A> of the instance <RAM_bank_3_LSW> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 908: Output port <RAM_data_out_A> of the instance <RAM_bank_4_MSW> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 920: Output port <RAM_data_out_A> of the instance <RAM_bank_4_LSW> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3339: Output port <digout_enabled> of the instance <digout_sequencer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3389: Output port <TTL_parallel> of the instance <deserializer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3446: Output port <DAC_SYNC> of the instance <DAC_output_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3446: Output port <DAC_SCLK> of the instance <DAC_output_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3477: Output port <DAC_SYNC> of the instance <DAC_output_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3477: Output port <DAC_SCLK> of the instance <DAC_output_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3508: Output port <DAC_SYNC> of the instance <DAC_output_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3508: Output port <DAC_SCLK> of the instance <DAC_output_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3539: Output port <DAC_SYNC> of the instance <DAC_output_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3539: Output port <DAC_SCLK> of the instance <DAC_output_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3570: Output port <DAC_SYNC> of the instance <DAC_output_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3570: Output port <DAC_SCLK> of the instance <DAC_output_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3601: Output port <DAC_SYNC> of the instance <DAC_output_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3601: Output port <DAC_SCLK> of the instance <DAC_output_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3632: Output port <DAC_SYNC> of the instance <DAC_output_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3632: Output port <DAC_SCLK> of the instance <DAC_output_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3680: Output port <ADC_CS> of the instance <ADC_inout_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3680: Output port <ADC_SCLK> of the instance <ADC_inout_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3696: Output port <ADC_CS> of the instance <ADC_inout_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3696: Output port <ADC_SCLK> of the instance <ADC_inout_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3712: Output port <ADC_CS> of the instance <ADC_inout_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3712: Output port <ADC_SCLK> of the instance <ADC_inout_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3728: Output port <ADC_CS> of the instance <ADC_inout_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3728: Output port <ADC_SCLK> of the instance <ADC_inout_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3744: Output port <ADC_CS> of the instance <ADC_inout_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3744: Output port <ADC_SCLK> of the instance <ADC_inout_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3760: Output port <ADC_CS> of the instance <ADC_inout_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3760: Output port <ADC_SCLK> of the instance <ADC_inout_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3776: Output port <ADC_CS> of the instance <ADC_inout_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3776: Output port <ADC_SCLK> of the instance <ADC_inout_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3849: Output port <ep_dataout> of the instance <wi0b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3852: Output port <ep_dataout> of the instance <wi0e> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v" line 3859: Output port <ep_dataout> of the instance <wi15> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <DAC_manual>.
    Found 16-bit register for signal <DAC_thresh_1>.
    Found 16-bit register for signal <DAC_thresh_2>.
    Found 16-bit register for signal <DAC_thresh_3>.
    Found 16-bit register for signal <DAC_thresh_4>.
    Found 16-bit register for signal <DAC_thresh_5>.
    Found 16-bit register for signal <DAC_thresh_6>.
    Found 16-bit register for signal <DAC_thresh_7>.
    Found 16-bit register for signal <DAC_thresh_8>.
    Found 1-bit register for signal <DAC_thresh_pol_1>.
    Found 1-bit register for signal <DAC_thresh_pol_2>.
    Found 1-bit register for signal <DAC_thresh_pol_3>.
    Found 1-bit register for signal <DAC_thresh_pol_4>.
    Found 1-bit register for signal <DAC_thresh_pol_5>.
    Found 1-bit register for signal <DAC_thresh_pol_6>.
    Found 1-bit register for signal <DAC_thresh_pol_7>.
    Found 1-bit register for signal <DAC_thresh_pol_8>.
    Found 1-bit register for signal <HPF_en>.
    Found 16-bit register for signal <HPF_coefficient>.
    Found 13-bit register for signal <max_aux_cmd_index_1_in>.
    Found 13-bit register for signal <max_aux_cmd_index_2_in>.
    Found 13-bit register for signal <max_aux_cmd_index_3_in>.
    Found 13-bit register for signal <max_aux_cmd_index_4_in>.
    Found 13-bit register for signal <loop_aux_cmd_index_1>.
    Found 13-bit register for signal <loop_aux_cmd_index_2>.
    Found 13-bit register for signal <loop_aux_cmd_index_3>.
    Found 13-bit register for signal <loop_aux_cmd_index_4>.
    Found 13-bit register for signal <RAM_addr_wr_counter>.
    Found 32-bit register for signal <main_state>.
    Found 32-bit register for signal <timestamp>.
    Found 1-bit register for signal <sample_CLK_out>.
    Found 6-bit register for signal <channel>.
    Found 1-bit register for signal <CS_b_A>.
    Found 1-bit register for signal <SCLK_A>.
    Found 1-bit register for signal <MOSI1_A>.
    Found 1-bit register for signal <MOSI1_C>.
    Found 1-bit register for signal <MOSI1_E>.
    Found 1-bit register for signal <MOSI1_G>.
    Found 1-bit register for signal <MOSI2_A>.
    Found 1-bit register for signal <MOSI2_C>.
    Found 1-bit register for signal <MOSI2_E>.
    Found 1-bit register for signal <MOSI2_G>.
    Found 16-bit register for signal <FIFO_data_in>.
    Found 1-bit register for signal <FIFO_write_to>.
    Found 8-bit register for signal <ADC_triggers>.
    Found 1-bit register for signal <shutdown>.
    Found 6-bit register for signal <channel_MISO>.
    Found 13-bit register for signal <aux_cmd_index_1>.
    Found 13-bit register for signal <aux_cmd_index_2>.
    Found 13-bit register for signal <aux_cmd_index_3>.
    Found 13-bit register for signal <aux_cmd_index_4>.
    Found 13-bit register for signal <max_aux_cmd_index_1>.
    Found 13-bit register for signal <max_aux_cmd_index_2>.
    Found 13-bit register for signal <max_aux_cmd_index_3>.
    Found 13-bit register for signal <max_aux_cmd_index_4>.
    Found 1-bit register for signal <data_stream_1_en>.
    Found 1-bit register for signal <data_stream_2_en>.
    Found 1-bit register for signal <data_stream_3_en>.
    Found 1-bit register for signal <data_stream_4_en>.
    Found 1-bit register for signal <data_stream_5_en>.
    Found 1-bit register for signal <data_stream_6_en>.
    Found 1-bit register for signal <data_stream_7_en>.
    Found 1-bit register for signal <data_stream_8_en>.
    Found 16-bit register for signal <DAC_pre_register_1>.
    Found 16-bit register for signal <DAC_pre_register_2>.
    Found 16-bit register for signal <DAC_pre_register_3>.
    Found 16-bit register for signal <DAC_pre_register_4>.
    Found 16-bit register for signal <DAC_pre_register_5>.
    Found 16-bit register for signal <DAC_pre_register_6>.
    Found 16-bit register for signal <DAC_pre_register_7>.
    Found 16-bit register for signal <DAC_pre_register_8>.
    Found 16-bit register for signal <DAC_reref_pre_register>.
    Found 16-bit register for signal <extra_state_counter>.
    Found 1-bit register for signal <mark_out>.
    Found 32-bit register for signal <MOSI_cmd_A1>.
    Found 32-bit register for signal <MOSI_cmd_B1>.
    Found 32-bit register for signal <MOSI_cmd_C1>.
    Found 32-bit register for signal <MOSI_cmd_D1>.
    Found 32-bit register for signal <MOSI_cmd_A2>.
    Found 32-bit register for signal <MOSI_cmd_B2>.
    Found 32-bit register for signal <MOSI_cmd_C2>.
    Found 32-bit register for signal <MOSI_cmd_D2>.
    Found 16-bit register for signal <data_stream_TTL_in>.
    Found 16-bit register for signal <data_stream_TTL_out>.
    Found 16-bit register for signal <DAC_register_1>.
    Found 16-bit register for signal <DAC_register_2>.
    Found 16-bit register for signal <DAC_register_3>.
    Found 16-bit register for signal <DAC_register_4>.
    Found 16-bit register for signal <DAC_register_5>.
    Found 16-bit register for signal <DAC_register_6>.
    Found 16-bit register for signal <DAC_register_7>.
    Found 16-bit register for signal <DAC_register_8>.
    Found 16-bit register for signal <DAC_reref_register>.
    Found 13-bit register for signal <RAM_addr_rd>.
    Found 1-bit register for signal <in4x_A1<133>>.
    Found 1-bit register for signal <in4x_A1<132>>.
    Found 1-bit register for signal <in4x_A1<131>>.
    Found 1-bit register for signal <in4x_A1<130>>.
    Found 1-bit register for signal <in4x_A1<129>>.
    Found 1-bit register for signal <in4x_A1<128>>.
    Found 1-bit register for signal <in4x_A1<127>>.
    Found 1-bit register for signal <in4x_A1<126>>.
    Found 1-bit register for signal <in4x_A1<125>>.
    Found 1-bit register for signal <in4x_A1<124>>.
    Found 1-bit register for signal <in4x_A1<123>>.
    Found 1-bit register for signal <in4x_A1<122>>.
    Found 1-bit register for signal <in4x_A1<121>>.
    Found 1-bit register for signal <in4x_A1<120>>.
    Found 1-bit register for signal <in4x_A1<119>>.
    Found 1-bit register for signal <in4x_A1<118>>.
    Found 1-bit register for signal <in4x_A1<117>>.
    Found 1-bit register for signal <in4x_A1<116>>.
    Found 1-bit register for signal <in4x_A1<115>>.
    Found 1-bit register for signal <in4x_A1<114>>.
    Found 1-bit register for signal <in4x_A1<113>>.
    Found 1-bit register for signal <in4x_A1<112>>.
    Found 1-bit register for signal <in4x_A1<111>>.
    Found 1-bit register for signal <in4x_A1<110>>.
    Found 1-bit register for signal <in4x_A1<109>>.
    Found 1-bit register for signal <in4x_A1<108>>.
    Found 1-bit register for signal <in4x_A1<107>>.
    Found 1-bit register for signal <in4x_A1<106>>.
    Found 1-bit register for signal <in4x_A1<105>>.
    Found 1-bit register for signal <in4x_A1<104>>.
    Found 1-bit register for signal <in4x_A1<103>>.
    Found 1-bit register for signal <in4x_A1<102>>.
    Found 1-bit register for signal <in4x_A1<101>>.
    Found 1-bit register for signal <in4x_A1<100>>.
    Found 1-bit register for signal <in4x_A1<99>>.
    Found 1-bit register for signal <in4x_A1<98>>.
    Found 1-bit register for signal <in4x_A1<97>>.
    Found 1-bit register for signal <in4x_A1<96>>.
    Found 1-bit register for signal <in4x_A1<95>>.
    Found 1-bit register for signal <in4x_A1<94>>.
    Found 1-bit register for signal <in4x_A1<93>>.
    Found 1-bit register for signal <in4x_A1<92>>.
    Found 1-bit register for signal <in4x_A1<91>>.
    Found 1-bit register for signal <in4x_A1<90>>.
    Found 1-bit register for signal <in4x_A1<89>>.
    Found 1-bit register for signal <in4x_A1<88>>.
    Found 1-bit register for signal <in4x_A1<87>>.
    Found 1-bit register for signal <in4x_A1<86>>.
    Found 1-bit register for signal <in4x_A1<85>>.
    Found 1-bit register for signal <in4x_A1<84>>.
    Found 1-bit register for signal <in4x_A1<83>>.
    Found 1-bit register for signal <in4x_A1<82>>.
    Found 1-bit register for signal <in4x_A1<81>>.
    Found 1-bit register for signal <in4x_A1<80>>.
    Found 1-bit register for signal <in4x_A1<79>>.
    Found 1-bit register for signal <in4x_A1<78>>.
    Found 1-bit register for signal <in4x_A1<77>>.
    Found 1-bit register for signal <in4x_A1<76>>.
    Found 1-bit register for signal <in4x_A1<75>>.
    Found 1-bit register for signal <in4x_A1<74>>.
    Found 1-bit register for signal <in4x_A1<73>>.
    Found 1-bit register for signal <in4x_A1<72>>.
    Found 1-bit register for signal <in4x_A1<71>>.
    Found 1-bit register for signal <in4x_A1<70>>.
    Found 1-bit register for signal <in4x_A1<69>>.
    Found 1-bit register for signal <in4x_A1<68>>.
    Found 1-bit register for signal <in4x_A1<67>>.
    Found 1-bit register for signal <in4x_A1<66>>.
    Found 1-bit register for signal <in4x_A1<65>>.
    Found 1-bit register for signal <in4x_A1<64>>.
    Found 1-bit register for signal <in4x_A1<63>>.
    Found 1-bit register for signal <in4x_A1<62>>.
    Found 1-bit register for signal <in4x_A1<61>>.
    Found 1-bit register for signal <in4x_A1<60>>.
    Found 1-bit register for signal <in4x_A1<59>>.
    Found 1-bit register for signal <in4x_A1<58>>.
    Found 1-bit register for signal <in4x_A1<57>>.
    Found 1-bit register for signal <in4x_A1<56>>.
    Found 1-bit register for signal <in4x_A1<55>>.
    Found 1-bit register for signal <in4x_A1<54>>.
    Found 1-bit register for signal <in4x_A1<53>>.
    Found 1-bit register for signal <in4x_A1<52>>.
    Found 1-bit register for signal <in4x_A1<51>>.
    Found 1-bit register for signal <in4x_A1<50>>.
    Found 1-bit register for signal <in4x_A1<49>>.
    Found 1-bit register for signal <in4x_A1<48>>.
    Found 1-bit register for signal <in4x_A1<47>>.
    Found 1-bit register for signal <in4x_A1<46>>.
    Found 1-bit register for signal <in4x_A1<45>>.
    Found 1-bit register for signal <in4x_A1<44>>.
    Found 1-bit register for signal <in4x_A1<43>>.
    Found 1-bit register for signal <in4x_A1<42>>.
    Found 1-bit register for signal <in4x_A1<41>>.
    Found 1-bit register for signal <in4x_A1<40>>.
    Found 1-bit register for signal <in4x_A1<39>>.
    Found 1-bit register for signal <in4x_A1<38>>.
    Found 1-bit register for signal <in4x_A1<37>>.
    Found 1-bit register for signal <in4x_A1<36>>.
    Found 1-bit register for signal <in4x_A1<35>>.
    Found 1-bit register for signal <in4x_A1<34>>.
    Found 1-bit register for signal <in4x_A1<33>>.
    Found 1-bit register for signal <in4x_A1<32>>.
    Found 1-bit register for signal <in4x_A1<31>>.
    Found 1-bit register for signal <in4x_A1<30>>.
    Found 1-bit register for signal <in4x_A1<29>>.
    Found 1-bit register for signal <in4x_A1<28>>.
    Found 1-bit register for signal <in4x_A1<27>>.
    Found 1-bit register for signal <in4x_A1<26>>.
    Found 1-bit register for signal <in4x_A1<25>>.
    Found 1-bit register for signal <in4x_A1<24>>.
    Found 1-bit register for signal <in4x_A1<23>>.
    Found 1-bit register for signal <in4x_A1<22>>.
    Found 1-bit register for signal <in4x_A1<21>>.
    Found 1-bit register for signal <in4x_A1<20>>.
    Found 1-bit register for signal <in4x_A1<19>>.
    Found 1-bit register for signal <in4x_A1<18>>.
    Found 1-bit register for signal <in4x_A1<17>>.
    Found 1-bit register for signal <in4x_A1<16>>.
    Found 1-bit register for signal <in4x_A1<15>>.
    Found 1-bit register for signal <in4x_A1<14>>.
    Found 1-bit register for signal <in4x_A1<13>>.
    Found 1-bit register for signal <in4x_A1<12>>.
    Found 1-bit register for signal <in4x_A1<11>>.
    Found 1-bit register for signal <in4x_A1<10>>.
    Found 1-bit register for signal <in4x_A1<9>>.
    Found 1-bit register for signal <in4x_A1<8>>.
    Found 1-bit register for signal <in4x_A1<7>>.
    Found 1-bit register for signal <in4x_A1<6>>.
    Found 1-bit register for signal <in4x_A1<5>>.
    Found 1-bit register for signal <in4x_A1<4>>.
    Found 1-bit register for signal <in4x_A1<3>>.
    Found 1-bit register for signal <in4x_A1<2>>.
    Found 1-bit register for signal <in4x_A1<1>>.
    Found 1-bit register for signal <in4x_A1<0>>.
    Found 1-bit register for signal <in4x_A2<133>>.
    Found 1-bit register for signal <in4x_A2<132>>.
    Found 1-bit register for signal <in4x_A2<131>>.
    Found 1-bit register for signal <in4x_A2<130>>.
    Found 1-bit register for signal <in4x_A2<129>>.
    Found 1-bit register for signal <in4x_A2<128>>.
    Found 1-bit register for signal <in4x_A2<127>>.
    Found 1-bit register for signal <in4x_A2<126>>.
    Found 1-bit register for signal <in4x_A2<125>>.
    Found 1-bit register for signal <in4x_A2<124>>.
    Found 1-bit register for signal <in4x_A2<123>>.
    Found 1-bit register for signal <in4x_A2<122>>.
    Found 1-bit register for signal <in4x_A2<121>>.
    Found 1-bit register for signal <in4x_A2<120>>.
    Found 1-bit register for signal <in4x_A2<119>>.
    Found 1-bit register for signal <in4x_A2<118>>.
    Found 1-bit register for signal <in4x_A2<117>>.
    Found 1-bit register for signal <in4x_A2<116>>.
    Found 1-bit register for signal <in4x_A2<115>>.
    Found 1-bit register for signal <in4x_A2<114>>.
    Found 1-bit register for signal <in4x_A2<113>>.
    Found 1-bit register for signal <in4x_A2<112>>.
    Found 1-bit register for signal <in4x_A2<111>>.
    Found 1-bit register for signal <in4x_A2<110>>.
    Found 1-bit register for signal <in4x_A2<109>>.
    Found 1-bit register for signal <in4x_A2<108>>.
    Found 1-bit register for signal <in4x_A2<107>>.
    Found 1-bit register for signal <in4x_A2<106>>.
    Found 1-bit register for signal <in4x_A2<105>>.
    Found 1-bit register for signal <in4x_A2<104>>.
    Found 1-bit register for signal <in4x_A2<103>>.
    Found 1-bit register for signal <in4x_A2<102>>.
    Found 1-bit register for signal <in4x_A2<101>>.
    Found 1-bit register for signal <in4x_A2<100>>.
    Found 1-bit register for signal <in4x_A2<99>>.
    Found 1-bit register for signal <in4x_A2<98>>.
    Found 1-bit register for signal <in4x_A2<97>>.
    Found 1-bit register for signal <in4x_A2<96>>.
    Found 1-bit register for signal <in4x_A2<95>>.
    Found 1-bit register for signal <in4x_A2<94>>.
    Found 1-bit register for signal <in4x_A2<93>>.
    Found 1-bit register for signal <in4x_A2<92>>.
    Found 1-bit register for signal <in4x_A2<91>>.
    Found 1-bit register for signal <in4x_A2<90>>.
    Found 1-bit register for signal <in4x_A2<89>>.
    Found 1-bit register for signal <in4x_A2<88>>.
    Found 1-bit register for signal <in4x_A2<87>>.
    Found 1-bit register for signal <in4x_A2<86>>.
    Found 1-bit register for signal <in4x_A2<85>>.
    Found 1-bit register for signal <in4x_A2<84>>.
    Found 1-bit register for signal <in4x_A2<83>>.
    Found 1-bit register for signal <in4x_A2<82>>.
    Found 1-bit register for signal <in4x_A2<81>>.
    Found 1-bit register for signal <in4x_A2<80>>.
    Found 1-bit register for signal <in4x_A2<79>>.
    Found 1-bit register for signal <in4x_A2<78>>.
    Found 1-bit register for signal <in4x_A2<77>>.
    Found 1-bit register for signal <in4x_A2<76>>.
    Found 1-bit register for signal <in4x_A2<75>>.
    Found 1-bit register for signal <in4x_A2<74>>.
    Found 1-bit register for signal <in4x_A2<73>>.
    Found 1-bit register for signal <in4x_A2<72>>.
    Found 1-bit register for signal <in4x_A2<71>>.
    Found 1-bit register for signal <in4x_A2<70>>.
    Found 1-bit register for signal <in4x_A2<69>>.
    Found 1-bit register for signal <in4x_A2<68>>.
    Found 1-bit register for signal <in4x_A2<67>>.
    Found 1-bit register for signal <in4x_A2<66>>.
    Found 1-bit register for signal <in4x_A2<65>>.
    Found 1-bit register for signal <in4x_A2<64>>.
    Found 1-bit register for signal <in4x_A2<63>>.
    Found 1-bit register for signal <in4x_A2<62>>.
    Found 1-bit register for signal <in4x_A2<61>>.
    Found 1-bit register for signal <in4x_A2<60>>.
    Found 1-bit register for signal <in4x_A2<59>>.
    Found 1-bit register for signal <in4x_A2<58>>.
    Found 1-bit register for signal <in4x_A2<57>>.
    Found 1-bit register for signal <in4x_A2<56>>.
    Found 1-bit register for signal <in4x_A2<55>>.
    Found 1-bit register for signal <in4x_A2<54>>.
    Found 1-bit register for signal <in4x_A2<53>>.
    Found 1-bit register for signal <in4x_A2<52>>.
    Found 1-bit register for signal <in4x_A2<51>>.
    Found 1-bit register for signal <in4x_A2<50>>.
    Found 1-bit register for signal <in4x_A2<49>>.
    Found 1-bit register for signal <in4x_A2<48>>.
    Found 1-bit register for signal <in4x_A2<47>>.
    Found 1-bit register for signal <in4x_A2<46>>.
    Found 1-bit register for signal <in4x_A2<45>>.
    Found 1-bit register for signal <in4x_A2<44>>.
    Found 1-bit register for signal <in4x_A2<43>>.
    Found 1-bit register for signal <in4x_A2<42>>.
    Found 1-bit register for signal <in4x_A2<41>>.
    Found 1-bit register for signal <in4x_A2<40>>.
    Found 1-bit register for signal <in4x_A2<39>>.
    Found 1-bit register for signal <in4x_A2<38>>.
    Found 1-bit register for signal <in4x_A2<37>>.
    Found 1-bit register for signal <in4x_A2<36>>.
    Found 1-bit register for signal <in4x_A2<35>>.
    Found 1-bit register for signal <in4x_A2<34>>.
    Found 1-bit register for signal <in4x_A2<33>>.
    Found 1-bit register for signal <in4x_A2<32>>.
    Found 1-bit register for signal <in4x_A2<31>>.
    Found 1-bit register for signal <in4x_A2<30>>.
    Found 1-bit register for signal <in4x_A2<29>>.
    Found 1-bit register for signal <in4x_A2<28>>.
    Found 1-bit register for signal <in4x_A2<27>>.
    Found 1-bit register for signal <in4x_A2<26>>.
    Found 1-bit register for signal <in4x_A2<25>>.
    Found 1-bit register for signal <in4x_A2<24>>.
    Found 1-bit register for signal <in4x_A2<23>>.
    Found 1-bit register for signal <in4x_A2<22>>.
    Found 1-bit register for signal <in4x_A2<21>>.
    Found 1-bit register for signal <in4x_A2<20>>.
    Found 1-bit register for signal <in4x_A2<19>>.
    Found 1-bit register for signal <in4x_A2<18>>.
    Found 1-bit register for signal <in4x_A2<17>>.
    Found 1-bit register for signal <in4x_A2<16>>.
    Found 1-bit register for signal <in4x_A2<15>>.
    Found 1-bit register for signal <in4x_A2<14>>.
    Found 1-bit register for signal <in4x_A2<13>>.
    Found 1-bit register for signal <in4x_A2<12>>.
    Found 1-bit register for signal <in4x_A2<11>>.
    Found 1-bit register for signal <in4x_A2<10>>.
    Found 1-bit register for signal <in4x_A2<9>>.
    Found 1-bit register for signal <in4x_A2<8>>.
    Found 1-bit register for signal <in4x_A2<7>>.
    Found 1-bit register for signal <in4x_A2<6>>.
    Found 1-bit register for signal <in4x_A2<5>>.
    Found 1-bit register for signal <in4x_A2<4>>.
    Found 1-bit register for signal <in4x_A2<3>>.
    Found 1-bit register for signal <in4x_A2<2>>.
    Found 1-bit register for signal <in4x_A2<1>>.
    Found 1-bit register for signal <in4x_A2<0>>.
    Found 1-bit register for signal <in4x_B1<133>>.
    Found 1-bit register for signal <in4x_B1<132>>.
    Found 1-bit register for signal <in4x_B1<131>>.
    Found 1-bit register for signal <in4x_B1<130>>.
    Found 1-bit register for signal <in4x_B1<129>>.
    Found 1-bit register for signal <in4x_B1<128>>.
    Found 1-bit register for signal <in4x_B1<127>>.
    Found 1-bit register for signal <in4x_B1<126>>.
    Found 1-bit register for signal <in4x_B1<125>>.
    Found 1-bit register for signal <in4x_B1<124>>.
    Found 1-bit register for signal <in4x_B1<123>>.
    Found 1-bit register for signal <in4x_B1<122>>.
    Found 1-bit register for signal <in4x_B1<121>>.
    Found 1-bit register for signal <in4x_B1<120>>.
    Found 1-bit register for signal <in4x_B1<119>>.
    Found 1-bit register for signal <in4x_B1<118>>.
    Found 1-bit register for signal <in4x_B1<117>>.
    Found 1-bit register for signal <in4x_B1<116>>.
    Found 1-bit register for signal <in4x_B1<115>>.
    Found 1-bit register for signal <in4x_B1<114>>.
    Found 1-bit register for signal <in4x_B1<113>>.
    Found 1-bit register for signal <in4x_B1<112>>.
    Found 1-bit register for signal <in4x_B1<111>>.
    Found 1-bit register for signal <in4x_B1<110>>.
    Found 1-bit register for signal <in4x_B1<109>>.
    Found 1-bit register for signal <in4x_B1<108>>.
    Found 1-bit register for signal <in4x_B1<107>>.
    Found 1-bit register for signal <in4x_B1<106>>.
    Found 1-bit register for signal <in4x_B1<105>>.
    Found 1-bit register for signal <in4x_B1<104>>.
    Found 1-bit register for signal <in4x_B1<103>>.
    Found 1-bit register for signal <in4x_B1<102>>.
    Found 1-bit register for signal <in4x_B1<101>>.
    Found 1-bit register for signal <in4x_B1<100>>.
    Found 1-bit register for signal <in4x_B1<99>>.
    Found 1-bit register for signal <in4x_B1<98>>.
    Found 1-bit register for signal <in4x_B1<97>>.
    Found 1-bit register for signal <in4x_B1<96>>.
    Found 1-bit register for signal <in4x_B1<95>>.
    Found 1-bit register for signal <in4x_B1<94>>.
    Found 1-bit register for signal <in4x_B1<93>>.
    Found 1-bit register for signal <in4x_B1<92>>.
    Found 1-bit register for signal <in4x_B1<91>>.
    Found 1-bit register for signal <in4x_B1<90>>.
    Found 1-bit register for signal <in4x_B1<89>>.
    Found 1-bit register for signal <in4x_B1<88>>.
    Found 1-bit register for signal <in4x_B1<87>>.
    Found 1-bit register for signal <in4x_B1<86>>.
    Found 1-bit register for signal <in4x_B1<85>>.
    Found 1-bit register for signal <in4x_B1<84>>.
    Found 1-bit register for signal <in4x_B1<83>>.
    Found 1-bit register for signal <in4x_B1<82>>.
    Found 1-bit register for signal <in4x_B1<81>>.
    Found 1-bit register for signal <in4x_B1<80>>.
    Found 1-bit register for signal <in4x_B1<79>>.
    Found 1-bit register for signal <in4x_B1<78>>.
    Found 1-bit register for signal <in4x_B1<77>>.
    Found 1-bit register for signal <in4x_B1<76>>.
    Found 1-bit register for signal <in4x_B1<75>>.
    Found 1-bit register for signal <in4x_B1<74>>.
    Found 1-bit register for signal <in4x_B1<73>>.
    Found 1-bit register for signal <in4x_B1<72>>.
    Found 1-bit register for signal <in4x_B1<71>>.
    Found 1-bit register for signal <in4x_B1<70>>.
    Found 1-bit register for signal <in4x_B1<69>>.
    Found 1-bit register for signal <in4x_B1<68>>.
    Found 1-bit register for signal <in4x_B1<67>>.
    Found 1-bit register for signal <in4x_B1<66>>.
    Found 1-bit register for signal <in4x_B1<65>>.
    Found 1-bit register for signal <in4x_B1<64>>.
    Found 1-bit register for signal <in4x_B1<63>>.
    Found 1-bit register for signal <in4x_B1<62>>.
    Found 1-bit register for signal <in4x_B1<61>>.
    Found 1-bit register for signal <in4x_B1<60>>.
    Found 1-bit register for signal <in4x_B1<59>>.
    Found 1-bit register for signal <in4x_B1<58>>.
    Found 1-bit register for signal <in4x_B1<57>>.
    Found 1-bit register for signal <in4x_B1<56>>.
    Found 1-bit register for signal <in4x_B1<55>>.
    Found 1-bit register for signal <in4x_B1<54>>.
    Found 1-bit register for signal <in4x_B1<53>>.
    Found 1-bit register for signal <in4x_B1<52>>.
    Found 1-bit register for signal <in4x_B1<51>>.
    Found 1-bit register for signal <in4x_B1<50>>.
    Found 1-bit register for signal <in4x_B1<49>>.
    Found 1-bit register for signal <in4x_B1<48>>.
    Found 1-bit register for signal <in4x_B1<47>>.
    Found 1-bit register for signal <in4x_B1<46>>.
    Found 1-bit register for signal <in4x_B1<45>>.
    Found 1-bit register for signal <in4x_B1<44>>.
    Found 1-bit register for signal <in4x_B1<43>>.
    Found 1-bit register for signal <in4x_B1<42>>.
    Found 1-bit register for signal <in4x_B1<41>>.
    Found 1-bit register for signal <in4x_B1<40>>.
    Found 1-bit register for signal <in4x_B1<39>>.
    Found 1-bit register for signal <in4x_B1<38>>.
    Found 1-bit register for signal <in4x_B1<37>>.
    Found 1-bit register for signal <in4x_B1<36>>.
    Found 1-bit register for signal <in4x_B1<35>>.
    Found 1-bit register for signal <in4x_B1<34>>.
    Found 1-bit register for signal <in4x_B1<33>>.
    Found 1-bit register for signal <in4x_B1<32>>.
    Found 1-bit register for signal <in4x_B1<31>>.
    Found 1-bit register for signal <in4x_B1<30>>.
    Found 1-bit register for signal <in4x_B1<29>>.
    Found 1-bit register for signal <in4x_B1<28>>.
    Found 1-bit register for signal <in4x_B1<27>>.
    Found 1-bit register for signal <in4x_B1<26>>.
    Found 1-bit register for signal <in4x_B1<25>>.
    Found 1-bit register for signal <in4x_B1<24>>.
    Found 1-bit register for signal <in4x_B1<23>>.
    Found 1-bit register for signal <in4x_B1<22>>.
    Found 1-bit register for signal <in4x_B1<21>>.
    Found 1-bit register for signal <in4x_B1<20>>.
    Found 1-bit register for signal <in4x_B1<19>>.
    Found 1-bit register for signal <in4x_B1<18>>.
    Found 1-bit register for signal <in4x_B1<17>>.
    Found 1-bit register for signal <in4x_B1<16>>.
    Found 1-bit register for signal <in4x_B1<15>>.
    Found 1-bit register for signal <in4x_B1<14>>.
    Found 1-bit register for signal <in4x_B1<13>>.
    Found 1-bit register for signal <in4x_B1<12>>.
    Found 1-bit register for signal <in4x_B1<11>>.
    Found 1-bit register for signal <in4x_B1<10>>.
    Found 1-bit register for signal <in4x_B1<9>>.
    Found 1-bit register for signal <in4x_B1<8>>.
    Found 1-bit register for signal <in4x_B1<7>>.
    Found 1-bit register for signal <in4x_B1<6>>.
    Found 1-bit register for signal <in4x_B1<5>>.
    Found 1-bit register for signal <in4x_B1<4>>.
    Found 1-bit register for signal <in4x_B1<3>>.
    Found 1-bit register for signal <in4x_B1<2>>.
    Found 1-bit register for signal <in4x_B1<1>>.
    Found 1-bit register for signal <in4x_B1<0>>.
    Found 1-bit register for signal <in4x_B2<133>>.
    Found 1-bit register for signal <in4x_B2<132>>.
    Found 1-bit register for signal <in4x_B2<131>>.
    Found 1-bit register for signal <in4x_B2<130>>.
    Found 1-bit register for signal <in4x_B2<129>>.
    Found 1-bit register for signal <in4x_B2<128>>.
    Found 1-bit register for signal <in4x_B2<127>>.
    Found 1-bit register for signal <in4x_B2<126>>.
    Found 1-bit register for signal <in4x_B2<125>>.
    Found 1-bit register for signal <in4x_B2<124>>.
    Found 1-bit register for signal <in4x_B2<123>>.
    Found 1-bit register for signal <in4x_B2<122>>.
    Found 1-bit register for signal <in4x_B2<121>>.
    Found 1-bit register for signal <in4x_B2<120>>.
    Found 1-bit register for signal <in4x_B2<119>>.
    Found 1-bit register for signal <in4x_B2<118>>.
    Found 1-bit register for signal <in4x_B2<117>>.
    Found 1-bit register for signal <in4x_B2<116>>.
    Found 1-bit register for signal <in4x_B2<115>>.
    Found 1-bit register for signal <in4x_B2<114>>.
    Found 1-bit register for signal <in4x_B2<113>>.
    Found 1-bit register for signal <in4x_B2<112>>.
    Found 1-bit register for signal <in4x_B2<111>>.
    Found 1-bit register for signal <in4x_B2<110>>.
    Found 1-bit register for signal <in4x_B2<109>>.
    Found 1-bit register for signal <in4x_B2<108>>.
    Found 1-bit register for signal <in4x_B2<107>>.
    Found 1-bit register for signal <in4x_B2<106>>.
    Found 1-bit register for signal <in4x_B2<105>>.
    Found 1-bit register for signal <in4x_B2<104>>.
    Found 1-bit register for signal <in4x_B2<103>>.
    Found 1-bit register for signal <in4x_B2<102>>.
    Found 1-bit register for signal <in4x_B2<101>>.
    Found 1-bit register for signal <in4x_B2<100>>.
    Found 1-bit register for signal <in4x_B2<99>>.
    Found 1-bit register for signal <in4x_B2<98>>.
    Found 1-bit register for signal <in4x_B2<97>>.
    Found 1-bit register for signal <in4x_B2<96>>.
    Found 1-bit register for signal <in4x_B2<95>>.
    Found 1-bit register for signal <in4x_B2<94>>.
    Found 1-bit register for signal <in4x_B2<93>>.
    Found 1-bit register for signal <in4x_B2<92>>.
    Found 1-bit register for signal <in4x_B2<91>>.
    Found 1-bit register for signal <in4x_B2<90>>.
    Found 1-bit register for signal <in4x_B2<89>>.
    Found 1-bit register for signal <in4x_B2<88>>.
    Found 1-bit register for signal <in4x_B2<87>>.
    Found 1-bit register for signal <in4x_B2<86>>.
    Found 1-bit register for signal <in4x_B2<85>>.
    Found 1-bit register for signal <in4x_B2<84>>.
    Found 1-bit register for signal <in4x_B2<83>>.
    Found 1-bit register for signal <in4x_B2<82>>.
    Found 1-bit register for signal <in4x_B2<81>>.
    Found 1-bit register for signal <in4x_B2<80>>.
    Found 1-bit register for signal <in4x_B2<79>>.
    Found 1-bit register for signal <in4x_B2<78>>.
    Found 1-bit register for signal <in4x_B2<77>>.
    Found 1-bit register for signal <in4x_B2<76>>.
    Found 1-bit register for signal <in4x_B2<75>>.
    Found 1-bit register for signal <in4x_B2<74>>.
    Found 1-bit register for signal <in4x_B2<73>>.
    Found 1-bit register for signal <in4x_B2<72>>.
    Found 1-bit register for signal <in4x_B2<71>>.
    Found 1-bit register for signal <in4x_B2<70>>.
    Found 1-bit register for signal <in4x_B2<69>>.
    Found 1-bit register for signal <in4x_B2<68>>.
    Found 1-bit register for signal <in4x_B2<67>>.
    Found 1-bit register for signal <in4x_B2<66>>.
    Found 1-bit register for signal <in4x_B2<65>>.
    Found 1-bit register for signal <in4x_B2<64>>.
    Found 1-bit register for signal <in4x_B2<63>>.
    Found 1-bit register for signal <in4x_B2<62>>.
    Found 1-bit register for signal <in4x_B2<61>>.
    Found 1-bit register for signal <in4x_B2<60>>.
    Found 1-bit register for signal <in4x_B2<59>>.
    Found 1-bit register for signal <in4x_B2<58>>.
    Found 1-bit register for signal <in4x_B2<57>>.
    Found 1-bit register for signal <in4x_B2<56>>.
    Found 1-bit register for signal <in4x_B2<55>>.
    Found 1-bit register for signal <in4x_B2<54>>.
    Found 1-bit register for signal <in4x_B2<53>>.
    Found 1-bit register for signal <in4x_B2<52>>.
    Found 1-bit register for signal <in4x_B2<51>>.
    Found 1-bit register for signal <in4x_B2<50>>.
    Found 1-bit register for signal <in4x_B2<49>>.
    Found 1-bit register for signal <in4x_B2<48>>.
    Found 1-bit register for signal <in4x_B2<47>>.
    Found 1-bit register for signal <in4x_B2<46>>.
    Found 1-bit register for signal <in4x_B2<45>>.
    Found 1-bit register for signal <in4x_B2<44>>.
    Found 1-bit register for signal <in4x_B2<43>>.
    Found 1-bit register for signal <in4x_B2<42>>.
    Found 1-bit register for signal <in4x_B2<41>>.
    Found 1-bit register for signal <in4x_B2<40>>.
    Found 1-bit register for signal <in4x_B2<39>>.
    Found 1-bit register for signal <in4x_B2<38>>.
    Found 1-bit register for signal <in4x_B2<37>>.
    Found 1-bit register for signal <in4x_B2<36>>.
    Found 1-bit register for signal <in4x_B2<35>>.
    Found 1-bit register for signal <in4x_B2<34>>.
    Found 1-bit register for signal <in4x_B2<33>>.
    Found 1-bit register for signal <in4x_B2<32>>.
    Found 1-bit register for signal <in4x_B2<31>>.
    Found 1-bit register for signal <in4x_B2<30>>.
    Found 1-bit register for signal <in4x_B2<29>>.
    Found 1-bit register for signal <in4x_B2<28>>.
    Found 1-bit register for signal <in4x_B2<27>>.
    Found 1-bit register for signal <in4x_B2<26>>.
    Found 1-bit register for signal <in4x_B2<25>>.
    Found 1-bit register for signal <in4x_B2<24>>.
    Found 1-bit register for signal <in4x_B2<23>>.
    Found 1-bit register for signal <in4x_B2<22>>.
    Found 1-bit register for signal <in4x_B2<21>>.
    Found 1-bit register for signal <in4x_B2<20>>.
    Found 1-bit register for signal <in4x_B2<19>>.
    Found 1-bit register for signal <in4x_B2<18>>.
    Found 1-bit register for signal <in4x_B2<17>>.
    Found 1-bit register for signal <in4x_B2<16>>.
    Found 1-bit register for signal <in4x_B2<15>>.
    Found 1-bit register for signal <in4x_B2<14>>.
    Found 1-bit register for signal <in4x_B2<13>>.
    Found 1-bit register for signal <in4x_B2<12>>.
    Found 1-bit register for signal <in4x_B2<11>>.
    Found 1-bit register for signal <in4x_B2<10>>.
    Found 1-bit register for signal <in4x_B2<9>>.
    Found 1-bit register for signal <in4x_B2<8>>.
    Found 1-bit register for signal <in4x_B2<7>>.
    Found 1-bit register for signal <in4x_B2<6>>.
    Found 1-bit register for signal <in4x_B2<5>>.
    Found 1-bit register for signal <in4x_B2<4>>.
    Found 1-bit register for signal <in4x_B2<3>>.
    Found 1-bit register for signal <in4x_B2<2>>.
    Found 1-bit register for signal <in4x_B2<1>>.
    Found 1-bit register for signal <in4x_B2<0>>.
    Found 1-bit register for signal <in4x_C1<133>>.
    Found 1-bit register for signal <in4x_C1<132>>.
    Found 1-bit register for signal <in4x_C1<131>>.
    Found 1-bit register for signal <in4x_C1<130>>.
    Found 1-bit register for signal <in4x_C1<129>>.
    Found 1-bit register for signal <in4x_C1<128>>.
    Found 1-bit register for signal <in4x_C1<127>>.
    Found 1-bit register for signal <in4x_C1<126>>.
    Found 1-bit register for signal <in4x_C1<125>>.
    Found 1-bit register for signal <in4x_C1<124>>.
    Found 1-bit register for signal <in4x_C1<123>>.
    Found 1-bit register for signal <in4x_C1<122>>.
    Found 1-bit register for signal <in4x_C1<121>>.
    Found 1-bit register for signal <in4x_C1<120>>.
    Found 1-bit register for signal <in4x_C1<119>>.
    Found 1-bit register for signal <in4x_C1<118>>.
    Found 1-bit register for signal <in4x_C1<117>>.
    Found 1-bit register for signal <in4x_C1<116>>.
    Found 1-bit register for signal <in4x_C1<115>>.
    Found 1-bit register for signal <in4x_C1<114>>.
    Found 1-bit register for signal <in4x_C1<113>>.
    Found 1-bit register for signal <in4x_C1<112>>.
    Found 1-bit register for signal <in4x_C1<111>>.
    Found 1-bit register for signal <in4x_C1<110>>.
    Found 1-bit register for signal <in4x_C1<109>>.
    Found 1-bit register for signal <in4x_C1<108>>.
    Found 1-bit register for signal <in4x_C1<107>>.
    Found 1-bit register for signal <in4x_C1<106>>.
    Found 1-bit register for signal <in4x_C1<105>>.
    Found 1-bit register for signal <in4x_C1<104>>.
    Found 1-bit register for signal <in4x_C1<103>>.
    Found 1-bit register for signal <in4x_C1<102>>.
    Found 1-bit register for signal <in4x_C1<101>>.
    Found 1-bit register for signal <in4x_C1<100>>.
    Found 1-bit register for signal <in4x_C1<99>>.
    Found 1-bit register for signal <in4x_C1<98>>.
    Found 1-bit register for signal <in4x_C1<97>>.
    Found 1-bit register for signal <in4x_C1<96>>.
    Found 1-bit register for signal <in4x_C1<95>>.
    Found 1-bit register for signal <in4x_C1<94>>.
    Found 1-bit register for signal <in4x_C1<93>>.
    Found 1-bit register for signal <in4x_C1<92>>.
    Found 1-bit register for signal <in4x_C1<91>>.
    Found 1-bit register for signal <in4x_C1<90>>.
    Found 1-bit register for signal <in4x_C1<89>>.
    Found 1-bit register for signal <in4x_C1<88>>.
    Found 1-bit register for signal <in4x_C1<87>>.
    Found 1-bit register for signal <in4x_C1<86>>.
    Found 1-bit register for signal <in4x_C1<85>>.
    Found 1-bit register for signal <in4x_C1<84>>.
    Found 1-bit register for signal <in4x_C1<83>>.
    Found 1-bit register for signal <in4x_C1<82>>.
    Found 1-bit register for signal <in4x_C1<81>>.
    Found 1-bit register for signal <in4x_C1<80>>.
    Found 1-bit register for signal <in4x_C1<79>>.
    Found 1-bit register for signal <in4x_C1<78>>.
    Found 1-bit register for signal <in4x_C1<77>>.
    Found 1-bit register for signal <in4x_C1<76>>.
    Found 1-bit register for signal <in4x_C1<75>>.
    Found 1-bit register for signal <in4x_C1<74>>.
    Found 1-bit register for signal <in4x_C1<73>>.
    Found 1-bit register for signal <in4x_C1<72>>.
    Found 1-bit register for signal <in4x_C1<71>>.
    Found 1-bit register for signal <in4x_C1<70>>.
    Found 1-bit register for signal <in4x_C1<69>>.
    Found 1-bit register for signal <in4x_C1<68>>.
    Found 1-bit register for signal <in4x_C1<67>>.
    Found 1-bit register for signal <in4x_C1<66>>.
    Found 1-bit register for signal <in4x_C1<65>>.
    Found 1-bit register for signal <in4x_C1<64>>.
    Found 1-bit register for signal <in4x_C1<63>>.
    Found 1-bit register for signal <in4x_C1<62>>.
    Found 1-bit register for signal <in4x_C1<61>>.
    Found 1-bit register for signal <in4x_C1<60>>.
    Found 1-bit register for signal <in4x_C1<59>>.
    Found 1-bit register for signal <in4x_C1<58>>.
    Found 1-bit register for signal <in4x_C1<57>>.
    Found 1-bit register for signal <in4x_C1<56>>.
    Found 1-bit register for signal <in4x_C1<55>>.
    Found 1-bit register for signal <in4x_C1<54>>.
    Found 1-bit register for signal <in4x_C1<53>>.
    Found 1-bit register for signal <in4x_C1<52>>.
    Found 1-bit register for signal <in4x_C1<51>>.
    Found 1-bit register for signal <in4x_C1<50>>.
    Found 1-bit register for signal <in4x_C1<49>>.
    Found 1-bit register for signal <in4x_C1<48>>.
    Found 1-bit register for signal <in4x_C1<47>>.
    Found 1-bit register for signal <in4x_C1<46>>.
    Found 1-bit register for signal <in4x_C1<45>>.
    Found 1-bit register for signal <in4x_C1<44>>.
    Found 1-bit register for signal <in4x_C1<43>>.
    Found 1-bit register for signal <in4x_C1<42>>.
    Found 1-bit register for signal <in4x_C1<41>>.
    Found 1-bit register for signal <in4x_C1<40>>.
    Found 1-bit register for signal <in4x_C1<39>>.
    Found 1-bit register for signal <in4x_C1<38>>.
    Found 1-bit register for signal <in4x_C1<37>>.
    Found 1-bit register for signal <in4x_C1<36>>.
    Found 1-bit register for signal <in4x_C1<35>>.
    Found 1-bit register for signal <in4x_C1<34>>.
    Found 1-bit register for signal <in4x_C1<33>>.
    Found 1-bit register for signal <in4x_C1<32>>.
    Found 1-bit register for signal <in4x_C1<31>>.
    Found 1-bit register for signal <in4x_C1<30>>.
    Found 1-bit register for signal <in4x_C1<29>>.
    Found 1-bit register for signal <in4x_C1<28>>.
    Found 1-bit register for signal <in4x_C1<27>>.
    Found 1-bit register for signal <in4x_C1<26>>.
    Found 1-bit register for signal <in4x_C1<25>>.
    Found 1-bit register for signal <in4x_C1<24>>.
    Found 1-bit register for signal <in4x_C1<23>>.
    Found 1-bit register for signal <in4x_C1<22>>.
    Found 1-bit register for signal <in4x_C1<21>>.
    Found 1-bit register for signal <in4x_C1<20>>.
    Found 1-bit register for signal <in4x_C1<19>>.
    Found 1-bit register for signal <in4x_C1<18>>.
    Found 1-bit register for signal <in4x_C1<17>>.
    Found 1-bit register for signal <in4x_C1<16>>.
    Found 1-bit register for signal <in4x_C1<15>>.
    Found 1-bit register for signal <in4x_C1<14>>.
    Found 1-bit register for signal <in4x_C1<13>>.
    Found 1-bit register for signal <in4x_C1<12>>.
    Found 1-bit register for signal <in4x_C1<11>>.
    Found 1-bit register for signal <in4x_C1<10>>.
    Found 1-bit register for signal <in4x_C1<9>>.
    Found 1-bit register for signal <in4x_C1<8>>.
    Found 1-bit register for signal <in4x_C1<7>>.
    Found 1-bit register for signal <in4x_C1<6>>.
    Found 1-bit register for signal <in4x_C1<5>>.
    Found 1-bit register for signal <in4x_C1<4>>.
    Found 1-bit register for signal <in4x_C1<3>>.
    Found 1-bit register for signal <in4x_C1<2>>.
    Found 1-bit register for signal <in4x_C1<1>>.
    Found 1-bit register for signal <in4x_C1<0>>.
    Found 1-bit register for signal <in4x_C2<133>>.
    Found 1-bit register for signal <in4x_C2<132>>.
    Found 1-bit register for signal <in4x_C2<131>>.
    Found 1-bit register for signal <in4x_C2<130>>.
    Found 1-bit register for signal <in4x_C2<129>>.
    Found 1-bit register for signal <in4x_C2<128>>.
    Found 1-bit register for signal <in4x_C2<127>>.
    Found 1-bit register for signal <in4x_C2<126>>.
    Found 1-bit register for signal <in4x_C2<125>>.
    Found 1-bit register for signal <in4x_C2<124>>.
    Found 1-bit register for signal <in4x_C2<123>>.
    Found 1-bit register for signal <in4x_C2<122>>.
    Found 1-bit register for signal <in4x_C2<121>>.
    Found 1-bit register for signal <in4x_C2<120>>.
    Found 1-bit register for signal <in4x_C2<119>>.
    Found 1-bit register for signal <in4x_C2<118>>.
    Found 1-bit register for signal <in4x_C2<117>>.
    Found 1-bit register for signal <in4x_C2<116>>.
    Found 1-bit register for signal <in4x_C2<115>>.
    Found 1-bit register for signal <in4x_C2<114>>.
    Found 1-bit register for signal <in4x_C2<113>>.
    Found 1-bit register for signal <in4x_C2<112>>.
    Found 1-bit register for signal <in4x_C2<111>>.
    Found 1-bit register for signal <in4x_C2<110>>.
    Found 1-bit register for signal <in4x_C2<109>>.
    Found 1-bit register for signal <in4x_C2<108>>.
    Found 1-bit register for signal <in4x_C2<107>>.
    Found 1-bit register for signal <in4x_C2<106>>.
    Found 1-bit register for signal <in4x_C2<105>>.
    Found 1-bit register for signal <in4x_C2<104>>.
    Found 1-bit register for signal <in4x_C2<103>>.
    Found 1-bit register for signal <in4x_C2<102>>.
    Found 1-bit register for signal <in4x_C2<101>>.
    Found 1-bit register for signal <in4x_C2<100>>.
    Found 1-bit register for signal <in4x_C2<99>>.
    Found 1-bit register for signal <in4x_C2<98>>.
    Found 1-bit register for signal <in4x_C2<97>>.
    Found 1-bit register for signal <in4x_C2<96>>.
    Found 1-bit register for signal <in4x_C2<95>>.
    Found 1-bit register for signal <in4x_C2<94>>.
    Found 1-bit register for signal <in4x_C2<93>>.
    Found 1-bit register for signal <in4x_C2<92>>.
    Found 1-bit register for signal <in4x_C2<91>>.
    Found 1-bit register for signal <in4x_C2<90>>.
    Found 1-bit register for signal <in4x_C2<89>>.
    Found 1-bit register for signal <in4x_C2<88>>.
    Found 1-bit register for signal <in4x_C2<87>>.
    Found 1-bit register for signal <in4x_C2<86>>.
    Found 1-bit register for signal <in4x_C2<85>>.
    Found 1-bit register for signal <in4x_C2<84>>.
    Found 1-bit register for signal <in4x_C2<83>>.
    Found 1-bit register for signal <in4x_C2<82>>.
    Found 1-bit register for signal <in4x_C2<81>>.
    Found 1-bit register for signal <in4x_C2<80>>.
    Found 1-bit register for signal <in4x_C2<79>>.
    Found 1-bit register for signal <in4x_C2<78>>.
    Found 1-bit register for signal <in4x_C2<77>>.
    Found 1-bit register for signal <in4x_C2<76>>.
    Found 1-bit register for signal <in4x_C2<75>>.
    Found 1-bit register for signal <in4x_C2<74>>.
    Found 1-bit register for signal <in4x_C2<73>>.
    Found 1-bit register for signal <in4x_C2<72>>.
    Found 1-bit register for signal <in4x_C2<71>>.
    Found 1-bit register for signal <in4x_C2<70>>.
    Found 1-bit register for signal <in4x_C2<69>>.
    Found 1-bit register for signal <in4x_C2<68>>.
    Found 1-bit register for signal <in4x_C2<67>>.
    Found 1-bit register for signal <in4x_C2<66>>.
    Found 1-bit register for signal <in4x_C2<65>>.
    Found 1-bit register for signal <in4x_C2<64>>.
    Found 1-bit register for signal <in4x_C2<63>>.
    Found 1-bit register for signal <in4x_C2<62>>.
    Found 1-bit register for signal <in4x_C2<61>>.
    Found 1-bit register for signal <in4x_C2<60>>.
    Found 1-bit register for signal <in4x_C2<59>>.
    Found 1-bit register for signal <in4x_C2<58>>.
    Found 1-bit register for signal <in4x_C2<57>>.
    Found 1-bit register for signal <in4x_C2<56>>.
    Found 1-bit register for signal <in4x_C2<55>>.
    Found 1-bit register for signal <in4x_C2<54>>.
    Found 1-bit register for signal <in4x_C2<53>>.
    Found 1-bit register for signal <in4x_C2<52>>.
    Found 1-bit register for signal <in4x_C2<51>>.
    Found 1-bit register for signal <in4x_C2<50>>.
    Found 1-bit register for signal <in4x_C2<49>>.
    Found 1-bit register for signal <in4x_C2<48>>.
    Found 1-bit register for signal <in4x_C2<47>>.
    Found 1-bit register for signal <in4x_C2<46>>.
    Found 1-bit register for signal <in4x_C2<45>>.
    Found 1-bit register for signal <in4x_C2<44>>.
    Found 1-bit register for signal <in4x_C2<43>>.
    Found 1-bit register for signal <in4x_C2<42>>.
    Found 1-bit register for signal <in4x_C2<41>>.
    Found 1-bit register for signal <in4x_C2<40>>.
    Found 1-bit register for signal <in4x_C2<39>>.
    Found 1-bit register for signal <in4x_C2<38>>.
    Found 1-bit register for signal <in4x_C2<37>>.
    Found 1-bit register for signal <in4x_C2<36>>.
    Found 1-bit register for signal <in4x_C2<35>>.
    Found 1-bit register for signal <in4x_C2<34>>.
    Found 1-bit register for signal <in4x_C2<33>>.
    Found 1-bit register for signal <in4x_C2<32>>.
    Found 1-bit register for signal <in4x_C2<31>>.
    Found 1-bit register for signal <in4x_C2<30>>.
    Found 1-bit register for signal <in4x_C2<29>>.
    Found 1-bit register for signal <in4x_C2<28>>.
    Found 1-bit register for signal <in4x_C2<27>>.
    Found 1-bit register for signal <in4x_C2<26>>.
    Found 1-bit register for signal <in4x_C2<25>>.
    Found 1-bit register for signal <in4x_C2<24>>.
    Found 1-bit register for signal <in4x_C2<23>>.
    Found 1-bit register for signal <in4x_C2<22>>.
    Found 1-bit register for signal <in4x_C2<21>>.
    Found 1-bit register for signal <in4x_C2<20>>.
    Found 1-bit register for signal <in4x_C2<19>>.
    Found 1-bit register for signal <in4x_C2<18>>.
    Found 1-bit register for signal <in4x_C2<17>>.
    Found 1-bit register for signal <in4x_C2<16>>.
    Found 1-bit register for signal <in4x_C2<15>>.
    Found 1-bit register for signal <in4x_C2<14>>.
    Found 1-bit register for signal <in4x_C2<13>>.
    Found 1-bit register for signal <in4x_C2<12>>.
    Found 1-bit register for signal <in4x_C2<11>>.
    Found 1-bit register for signal <in4x_C2<10>>.
    Found 1-bit register for signal <in4x_C2<9>>.
    Found 1-bit register for signal <in4x_C2<8>>.
    Found 1-bit register for signal <in4x_C2<7>>.
    Found 1-bit register for signal <in4x_C2<6>>.
    Found 1-bit register for signal <in4x_C2<5>>.
    Found 1-bit register for signal <in4x_C2<4>>.
    Found 1-bit register for signal <in4x_C2<3>>.
    Found 1-bit register for signal <in4x_C2<2>>.
    Found 1-bit register for signal <in4x_C2<1>>.
    Found 1-bit register for signal <in4x_C2<0>>.
    Found 1-bit register for signal <in4x_D1<133>>.
    Found 1-bit register for signal <in4x_D1<132>>.
    Found 1-bit register for signal <in4x_D1<131>>.
    Found 1-bit register for signal <in4x_D1<130>>.
    Found 1-bit register for signal <in4x_D1<129>>.
    Found 1-bit register for signal <in4x_D1<128>>.
    Found 1-bit register for signal <in4x_D1<127>>.
    Found 1-bit register for signal <in4x_D1<126>>.
    Found 1-bit register for signal <in4x_D1<125>>.
    Found 1-bit register for signal <in4x_D1<124>>.
    Found 1-bit register for signal <in4x_D1<123>>.
    Found 1-bit register for signal <in4x_D1<122>>.
    Found 1-bit register for signal <in4x_D1<121>>.
    Found 1-bit register for signal <in4x_D1<120>>.
    Found 1-bit register for signal <in4x_D1<119>>.
    Found 1-bit register for signal <in4x_D1<118>>.
    Found 1-bit register for signal <in4x_D1<117>>.
    Found 1-bit register for signal <in4x_D1<116>>.
    Found 1-bit register for signal <in4x_D1<115>>.
    Found 1-bit register for signal <in4x_D1<114>>.
    Found 1-bit register for signal <in4x_D1<113>>.
    Found 1-bit register for signal <in4x_D1<112>>.
    Found 1-bit register for signal <in4x_D1<111>>.
    Found 1-bit register for signal <in4x_D1<110>>.
    Found 1-bit register for signal <in4x_D1<109>>.
    Found 1-bit register for signal <in4x_D1<108>>.
    Found 1-bit register for signal <in4x_D1<107>>.
    Found 1-bit register for signal <in4x_D1<106>>.
    Found 1-bit register for signal <in4x_D1<105>>.
    Found 1-bit register for signal <in4x_D1<104>>.
    Found 1-bit register for signal <in4x_D1<103>>.
    Found 1-bit register for signal <in4x_D1<102>>.
    Found 1-bit register for signal <in4x_D1<101>>.
    Found 1-bit register for signal <in4x_D1<100>>.
    Found 1-bit register for signal <in4x_D1<99>>.
    Found 1-bit register for signal <in4x_D1<98>>.
    Found 1-bit register for signal <in4x_D1<97>>.
    Found 1-bit register for signal <in4x_D1<96>>.
    Found 1-bit register for signal <in4x_D1<95>>.
    Found 1-bit register for signal <in4x_D1<94>>.
    Found 1-bit register for signal <in4x_D1<93>>.
    Found 1-bit register for signal <in4x_D1<92>>.
    Found 1-bit register for signal <in4x_D1<91>>.
    Found 1-bit register for signal <in4x_D1<90>>.
    Found 1-bit register for signal <in4x_D1<89>>.
    Found 1-bit register for signal <in4x_D1<88>>.
    Found 1-bit register for signal <in4x_D1<87>>.
    Found 1-bit register for signal <in4x_D1<86>>.
    Found 1-bit register for signal <in4x_D1<85>>.
    Found 1-bit register for signal <in4x_D1<84>>.
    Found 1-bit register for signal <in4x_D1<83>>.
    Found 1-bit register for signal <in4x_D1<82>>.
    Found 1-bit register for signal <in4x_D1<81>>.
    Found 1-bit register for signal <in4x_D1<80>>.
    Found 1-bit register for signal <in4x_D1<79>>.
    Found 1-bit register for signal <in4x_D1<78>>.
    Found 1-bit register for signal <in4x_D1<77>>.
    Found 1-bit register for signal <in4x_D1<76>>.
    Found 1-bit register for signal <in4x_D1<75>>.
    Found 1-bit register for signal <in4x_D1<74>>.
    Found 1-bit register for signal <in4x_D1<73>>.
    Found 1-bit register for signal <in4x_D1<72>>.
    Found 1-bit register for signal <in4x_D1<71>>.
    Found 1-bit register for signal <in4x_D1<70>>.
    Found 1-bit register for signal <in4x_D1<69>>.
    Found 1-bit register for signal <in4x_D1<68>>.
    Found 1-bit register for signal <in4x_D1<67>>.
    Found 1-bit register for signal <in4x_D1<66>>.
    Found 1-bit register for signal <in4x_D1<65>>.
    Found 1-bit register for signal <in4x_D1<64>>.
    Found 1-bit register for signal <in4x_D1<63>>.
    Found 1-bit register for signal <in4x_D1<62>>.
    Found 1-bit register for signal <in4x_D1<61>>.
    Found 1-bit register for signal <in4x_D1<60>>.
    Found 1-bit register for signal <in4x_D1<59>>.
    Found 1-bit register for signal <in4x_D1<58>>.
    Found 1-bit register for signal <in4x_D1<57>>.
    Found 1-bit register for signal <in4x_D1<56>>.
    Found 1-bit register for signal <in4x_D1<55>>.
    Found 1-bit register for signal <in4x_D1<54>>.
    Found 1-bit register for signal <in4x_D1<53>>.
    Found 1-bit register for signal <in4x_D1<52>>.
    Found 1-bit register for signal <in4x_D1<51>>.
    Found 1-bit register for signal <in4x_D1<50>>.
    Found 1-bit register for signal <in4x_D1<49>>.
    Found 1-bit register for signal <in4x_D1<48>>.
    Found 1-bit register for signal <in4x_D1<47>>.
    Found 1-bit register for signal <in4x_D1<46>>.
    Found 1-bit register for signal <in4x_D1<45>>.
    Found 1-bit register for signal <in4x_D1<44>>.
    Found 1-bit register for signal <in4x_D1<43>>.
    Found 1-bit register for signal <in4x_D1<42>>.
    Found 1-bit register for signal <in4x_D1<41>>.
    Found 1-bit register for signal <in4x_D1<40>>.
    Found 1-bit register for signal <in4x_D1<39>>.
    Found 1-bit register for signal <in4x_D1<38>>.
    Found 1-bit register for signal <in4x_D1<37>>.
    Found 1-bit register for signal <in4x_D1<36>>.
    Found 1-bit register for signal <in4x_D1<35>>.
    Found 1-bit register for signal <in4x_D1<34>>.
    Found 1-bit register for signal <in4x_D1<33>>.
    Found 1-bit register for signal <in4x_D1<32>>.
    Found 1-bit register for signal <in4x_D1<31>>.
    Found 1-bit register for signal <in4x_D1<30>>.
    Found 1-bit register for signal <in4x_D1<29>>.
    Found 1-bit register for signal <in4x_D1<28>>.
    Found 1-bit register for signal <in4x_D1<27>>.
    Found 1-bit register for signal <in4x_D1<26>>.
    Found 1-bit register for signal <in4x_D1<25>>.
    Found 1-bit register for signal <in4x_D1<24>>.
    Found 1-bit register for signal <in4x_D1<23>>.
    Found 1-bit register for signal <in4x_D1<22>>.
    Found 1-bit register for signal <in4x_D1<21>>.
    Found 1-bit register for signal <in4x_D1<20>>.
    Found 1-bit register for signal <in4x_D1<19>>.
    Found 1-bit register for signal <in4x_D1<18>>.
    Found 1-bit register for signal <in4x_D1<17>>.
    Found 1-bit register for signal <in4x_D1<16>>.
    Found 1-bit register for signal <in4x_D1<15>>.
    Found 1-bit register for signal <in4x_D1<14>>.
    Found 1-bit register for signal <in4x_D1<13>>.
    Found 1-bit register for signal <in4x_D1<12>>.
    Found 1-bit register for signal <in4x_D1<11>>.
    Found 1-bit register for signal <in4x_D1<10>>.
    Found 1-bit register for signal <in4x_D1<9>>.
    Found 1-bit register for signal <in4x_D1<8>>.
    Found 1-bit register for signal <in4x_D1<7>>.
    Found 1-bit register for signal <in4x_D1<6>>.
    Found 1-bit register for signal <in4x_D1<5>>.
    Found 1-bit register for signal <in4x_D1<4>>.
    Found 1-bit register for signal <in4x_D1<3>>.
    Found 1-bit register for signal <in4x_D1<2>>.
    Found 1-bit register for signal <in4x_D1<1>>.
    Found 1-bit register for signal <in4x_D1<0>>.
    Found 1-bit register for signal <in4x_D2<133>>.
    Found 1-bit register for signal <in4x_D2<132>>.
    Found 1-bit register for signal <in4x_D2<131>>.
    Found 1-bit register for signal <in4x_D2<130>>.
    Found 1-bit register for signal <in4x_D2<129>>.
    Found 1-bit register for signal <in4x_D2<128>>.
    Found 1-bit register for signal <in4x_D2<127>>.
    Found 1-bit register for signal <in4x_D2<126>>.
    Found 1-bit register for signal <in4x_D2<125>>.
    Found 1-bit register for signal <in4x_D2<124>>.
    Found 1-bit register for signal <in4x_D2<123>>.
    Found 1-bit register for signal <in4x_D2<122>>.
    Found 1-bit register for signal <in4x_D2<121>>.
    Found 1-bit register for signal <in4x_D2<120>>.
    Found 1-bit register for signal <in4x_D2<119>>.
    Found 1-bit register for signal <in4x_D2<118>>.
    Found 1-bit register for signal <in4x_D2<117>>.
    Found 1-bit register for signal <in4x_D2<116>>.
    Found 1-bit register for signal <in4x_D2<115>>.
    Found 1-bit register for signal <in4x_D2<114>>.
    Found 1-bit register for signal <in4x_D2<113>>.
    Found 1-bit register for signal <in4x_D2<112>>.
    Found 1-bit register for signal <in4x_D2<111>>.
    Found 1-bit register for signal <in4x_D2<110>>.
    Found 1-bit register for signal <in4x_D2<109>>.
    Found 1-bit register for signal <in4x_D2<108>>.
    Found 1-bit register for signal <in4x_D2<107>>.
    Found 1-bit register for signal <in4x_D2<106>>.
    Found 1-bit register for signal <in4x_D2<105>>.
    Found 1-bit register for signal <in4x_D2<104>>.
    Found 1-bit register for signal <in4x_D2<103>>.
    Found 1-bit register for signal <in4x_D2<102>>.
    Found 1-bit register for signal <in4x_D2<101>>.
    Found 1-bit register for signal <in4x_D2<100>>.
    Found 1-bit register for signal <in4x_D2<99>>.
    Found 1-bit register for signal <in4x_D2<98>>.
    Found 1-bit register for signal <in4x_D2<97>>.
    Found 1-bit register for signal <in4x_D2<96>>.
    Found 1-bit register for signal <in4x_D2<95>>.
    Found 1-bit register for signal <in4x_D2<94>>.
    Found 1-bit register for signal <in4x_D2<93>>.
    Found 1-bit register for signal <in4x_D2<92>>.
    Found 1-bit register for signal <in4x_D2<91>>.
    Found 1-bit register for signal <in4x_D2<90>>.
    Found 1-bit register for signal <in4x_D2<89>>.
    Found 1-bit register for signal <in4x_D2<88>>.
    Found 1-bit register for signal <in4x_D2<87>>.
    Found 1-bit register for signal <in4x_D2<86>>.
    Found 1-bit register for signal <in4x_D2<85>>.
    Found 1-bit register for signal <in4x_D2<84>>.
    Found 1-bit register for signal <in4x_D2<83>>.
    Found 1-bit register for signal <in4x_D2<82>>.
    Found 1-bit register for signal <in4x_D2<81>>.
    Found 1-bit register for signal <in4x_D2<80>>.
    Found 1-bit register for signal <in4x_D2<79>>.
    Found 1-bit register for signal <in4x_D2<78>>.
    Found 1-bit register for signal <in4x_D2<77>>.
    Found 1-bit register for signal <in4x_D2<76>>.
    Found 1-bit register for signal <in4x_D2<75>>.
    Found 1-bit register for signal <in4x_D2<74>>.
    Found 1-bit register for signal <in4x_D2<73>>.
    Found 1-bit register for signal <in4x_D2<72>>.
    Found 1-bit register for signal <in4x_D2<71>>.
    Found 1-bit register for signal <in4x_D2<70>>.
    Found 1-bit register for signal <in4x_D2<69>>.
    Found 1-bit register for signal <in4x_D2<68>>.
    Found 1-bit register for signal <in4x_D2<67>>.
    Found 1-bit register for signal <in4x_D2<66>>.
    Found 1-bit register for signal <in4x_D2<65>>.
    Found 1-bit register for signal <in4x_D2<64>>.
    Found 1-bit register for signal <in4x_D2<63>>.
    Found 1-bit register for signal <in4x_D2<62>>.
    Found 1-bit register for signal <in4x_D2<61>>.
    Found 1-bit register for signal <in4x_D2<60>>.
    Found 1-bit register for signal <in4x_D2<59>>.
    Found 1-bit register for signal <in4x_D2<58>>.
    Found 1-bit register for signal <in4x_D2<57>>.
    Found 1-bit register for signal <in4x_D2<56>>.
    Found 1-bit register for signal <in4x_D2<55>>.
    Found 1-bit register for signal <in4x_D2<54>>.
    Found 1-bit register for signal <in4x_D2<53>>.
    Found 1-bit register for signal <in4x_D2<52>>.
    Found 1-bit register for signal <in4x_D2<51>>.
    Found 1-bit register for signal <in4x_D2<50>>.
    Found 1-bit register for signal <in4x_D2<49>>.
    Found 1-bit register for signal <in4x_D2<48>>.
    Found 1-bit register for signal <in4x_D2<47>>.
    Found 1-bit register for signal <in4x_D2<46>>.
    Found 1-bit register for signal <in4x_D2<45>>.
    Found 1-bit register for signal <in4x_D2<44>>.
    Found 1-bit register for signal <in4x_D2<43>>.
    Found 1-bit register for signal <in4x_D2<42>>.
    Found 1-bit register for signal <in4x_D2<41>>.
    Found 1-bit register for signal <in4x_D2<40>>.
    Found 1-bit register for signal <in4x_D2<39>>.
    Found 1-bit register for signal <in4x_D2<38>>.
    Found 1-bit register for signal <in4x_D2<37>>.
    Found 1-bit register for signal <in4x_D2<36>>.
    Found 1-bit register for signal <in4x_D2<35>>.
    Found 1-bit register for signal <in4x_D2<34>>.
    Found 1-bit register for signal <in4x_D2<33>>.
    Found 1-bit register for signal <in4x_D2<32>>.
    Found 1-bit register for signal <in4x_D2<31>>.
    Found 1-bit register for signal <in4x_D2<30>>.
    Found 1-bit register for signal <in4x_D2<29>>.
    Found 1-bit register for signal <in4x_D2<28>>.
    Found 1-bit register for signal <in4x_D2<27>>.
    Found 1-bit register for signal <in4x_D2<26>>.
    Found 1-bit register for signal <in4x_D2<25>>.
    Found 1-bit register for signal <in4x_D2<24>>.
    Found 1-bit register for signal <in4x_D2<23>>.
    Found 1-bit register for signal <in4x_D2<22>>.
    Found 1-bit register for signal <in4x_D2<21>>.
    Found 1-bit register for signal <in4x_D2<20>>.
    Found 1-bit register for signal <in4x_D2<19>>.
    Found 1-bit register for signal <in4x_D2<18>>.
    Found 1-bit register for signal <in4x_D2<17>>.
    Found 1-bit register for signal <in4x_D2<16>>.
    Found 1-bit register for signal <in4x_D2<15>>.
    Found 1-bit register for signal <in4x_D2<14>>.
    Found 1-bit register for signal <in4x_D2<13>>.
    Found 1-bit register for signal <in4x_D2<12>>.
    Found 1-bit register for signal <in4x_D2<11>>.
    Found 1-bit register for signal <in4x_D2<10>>.
    Found 1-bit register for signal <in4x_D2<9>>.
    Found 1-bit register for signal <in4x_D2<8>>.
    Found 1-bit register for signal <in4x_D2<7>>.
    Found 1-bit register for signal <in4x_D2<6>>.
    Found 1-bit register for signal <in4x_D2<5>>.
    Found 1-bit register for signal <in4x_D2<4>>.
    Found 1-bit register for signal <in4x_D2<3>>.
    Found 1-bit register for signal <in4x_D2<2>>.
    Found 1-bit register for signal <in4x_D2<1>>.
    Found 1-bit register for signal <in4x_D2<0>>.
    Found 32-bit register for signal <aux_cmd>.
    Found 32-bit register for signal <result_A1>.
    Found 32-bit register for signal <result_A2>.
    Found 32-bit register for signal <result_B1>.
    Found 32-bit register for signal <result_B2>.
    Found 32-bit register for signal <result_C1>.
    Found 32-bit register for signal <result_C2>.
    Found 32-bit register for signal <result_D1>.
    Found 32-bit register for signal <result_D2>.
    Found 32-bit register for signal <max_timestep>.
    Found finite state machine <FSM_0> for signal <main_state>.
    -----------------------------------------------------------------------
    | States             | 141                                            |
    | Transitions        | 148                                            |
    | Inputs             | 8                                              |
    | Outputs            | 149                                            |
    | Clock              | dataclk (rising_edge)                          |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000000000000000001100011               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 13-bit adder for signal <RAM_addr_wr_counter[12]_GND_1_o_add_120_OUT> created at line 828.
    Found 13-bit adder for signal <aux_cmd_index_1[12]_GND_1_o_add_349_OUT> created at line 3045.
    Found 13-bit adder for signal <aux_cmd_index_2[12]_GND_1_o_add_353_OUT> created at line 3051.
    Found 13-bit adder for signal <aux_cmd_index_3[12]_GND_1_o_add_357_OUT> created at line 3057.
    Found 13-bit adder for signal <aux_cmd_index_4[12]_GND_1_o_add_361_OUT> created at line 3063.
    Found 32-bit adder for signal <timestamp[31]_GND_1_o_add_408_OUT> created at line 3197.
    Found 6-bit adder for signal <channel[5]_GND_1_o_add_411_OUT> created at line 3207.
    Found 6-bit adder for signal <channel_MISO[5]_GND_1_o_add_414_OUT> created at line 3212.
    Found 16-bit subtractor for signal <GND_1_o_GND_1_o_sub_130_OUT<15:0>> created at line 1237.
    Found 16-bit 12-to-1 multiplexer for signal <DAC_stream_sel_1[3]_GND_1_o_wide_mux_381_OUT> created at line 3070.
    Found 16-bit 12-to-1 multiplexer for signal <DAC_stream_sel_2[3]_GND_1_o_wide_mux_384_OUT> created at line 3084.
    Found 16-bit 12-to-1 multiplexer for signal <DAC_stream_sel_3[3]_GND_1_o_wide_mux_387_OUT> created at line 3098.
    Found 16-bit 12-to-1 multiplexer for signal <DAC_stream_sel_4[3]_GND_1_o_wide_mux_390_OUT> created at line 3112.
    Found 16-bit 12-to-1 multiplexer for signal <DAC_stream_sel_5[3]_GND_1_o_wide_mux_393_OUT> created at line 3126.
    Found 16-bit 12-to-1 multiplexer for signal <DAC_stream_sel_6[3]_GND_1_o_wide_mux_396_OUT> created at line 3140.
    Found 16-bit 12-to-1 multiplexer for signal <DAC_stream_sel_7[3]_GND_1_o_wide_mux_399_OUT> created at line 3154.
    Found 16-bit 12-to-1 multiplexer for signal <DAC_stream_sel_8[3]_GND_1_o_wide_mux_402_OUT> created at line 3168.
    Found 16-bit 8-to-1 multiplexer for signal <DAC_reref_stream_sel[2]_data_stream_8[15]_wide_mux_405_OUT> created at line 3184.
    Found 1-bit tristate buffer for signal <i2c_sda> created at line 242
    Found 1-bit tristate buffer for signal <i2c_scl> created at line 243
    Found 16-bit comparator greater for signal <ADC_threshold[15]_data_stream_ADC_1[15]_LessThan_318_o> created at line 2875
    Found 16-bit comparator greater for signal <ADC_threshold[15]_data_stream_ADC_2[15]_LessThan_319_o> created at line 2876
    Found 16-bit comparator greater for signal <ADC_threshold[15]_data_stream_ADC_3[15]_LessThan_320_o> created at line 2877
    Found 16-bit comparator greater for signal <ADC_threshold[15]_data_stream_ADC_4[15]_LessThan_321_o> created at line 2878
    Found 16-bit comparator greater for signal <ADC_threshold[15]_data_stream_ADC_5[15]_LessThan_322_o> created at line 2879
    Found 16-bit comparator greater for signal <ADC_threshold[15]_data_stream_ADC_6[15]_LessThan_323_o> created at line 2880
    Found 16-bit comparator greater for signal <ADC_threshold[15]_data_stream_ADC_7[15]_LessThan_324_o> created at line 2881
    Found 16-bit comparator greater for signal <ADC_threshold[15]_data_stream_ADC_8[15]_LessThan_325_o> created at line 2882
    Found 13-bit comparator equal for signal <aux_cmd_index_1[12]_max_aux_cmd_index_1[12]_equal_349_o> created at line 3041
    Found 13-bit comparator equal for signal <aux_cmd_index_2[12]_max_aux_cmd_index_2[12]_equal_353_o> created at line 3047
    Found 13-bit comparator equal for signal <aux_cmd_index_3[12]_max_aux_cmd_index_3[12]_equal_357_o> created at line 3053
    Found 13-bit comparator equal for signal <aux_cmd_index_4[12]_max_aux_cmd_index_4[12]_equal_361_o> created at line 3059
    Found 6-bit comparator equal for signal <channel_MISO[5]_GND_1_o_equal_381_o> created at line 3069
    Found 6-bit comparator equal for signal <channel_MISO[5]_GND_1_o_equal_384_o> created at line 3083
    Found 6-bit comparator equal for signal <channel_MISO[5]_GND_1_o_equal_387_o> created at line 3097
    Found 6-bit comparator equal for signal <channel_MISO[5]_GND_1_o_equal_390_o> created at line 3111
    Found 6-bit comparator equal for signal <channel_MISO[5]_GND_1_o_equal_393_o> created at line 3125
    Found 6-bit comparator equal for signal <channel_MISO[5]_GND_1_o_equal_396_o> created at line 3139
    Found 6-bit comparator equal for signal <channel_MISO[5]_GND_1_o_equal_399_o> created at line 3153
    Found 6-bit comparator equal for signal <channel_MISO[5]_GND_1_o_equal_402_o> created at line 3167
    Found 6-bit comparator equal for signal <channel_MISO[5]_GND_1_o_equal_405_o> created at line 3183
    Found 32-bit comparator equal for signal <timestamp[31]_max_timestep[31]_equal_419_o> created at line 3226
    Found 4-bit comparator equal for signal <DAC_stream_sel_1[3]_GND_1_o_equal_805_o> created at line 3396
    Found 5-bit comparator equal for signal <DAC_channel_sel_1[4]_DAC_reref_channel_sel[4]_equal_806_o> created at line 3396
    Found 4-bit comparator equal for signal <DAC_stream_sel_2[3]_GND_1_o_equal_807_o> created at line 3397
    Found 5-bit comparator equal for signal <DAC_channel_sel_2[4]_DAC_reref_channel_sel[4]_equal_808_o> created at line 3397
    Found 4-bit comparator equal for signal <DAC_stream_sel_3[3]_GND_1_o_equal_809_o> created at line 3398
    Found 5-bit comparator equal for signal <DAC_channel_sel_3[4]_DAC_reref_channel_sel[4]_equal_810_o> created at line 3398
    Found 4-bit comparator equal for signal <DAC_stream_sel_4[3]_GND_1_o_equal_811_o> created at line 3399
    Found 5-bit comparator equal for signal <DAC_channel_sel_4[4]_DAC_reref_channel_sel[4]_equal_812_o> created at line 3399
    Found 4-bit comparator equal for signal <DAC_stream_sel_5[3]_GND_1_o_equal_813_o> created at line 3400
    Found 5-bit comparator equal for signal <DAC_channel_sel_5[4]_DAC_reref_channel_sel[4]_equal_814_o> created at line 3400
    Found 4-bit comparator equal for signal <DAC_stream_sel_6[3]_GND_1_o_equal_815_o> created at line 3401
    Found 5-bit comparator equal for signal <DAC_channel_sel_6[4]_DAC_reref_channel_sel[4]_equal_816_o> created at line 3401
    Found 4-bit comparator equal for signal <DAC_stream_sel_7[3]_GND_1_o_equal_817_o> created at line 3402
    Found 5-bit comparator equal for signal <DAC_channel_sel_7[4]_DAC_reref_channel_sel[4]_equal_818_o> created at line 3402
    Found 4-bit comparator equal for signal <DAC_stream_sel_8[3]_GND_1_o_equal_819_o> created at line 3403
    Found 5-bit comparator equal for signal <DAC_channel_sel_8[4]_DAC_reref_channel_sel[4]_equal_820_o> created at line 3403
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred 2477 D-type flip-flop(s).
	inferred  38 Comparator(s).
	inferred 148 Multiplexer(s).
	inferred   2 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <main> synthesized.

Synthesizing Unit <variable_freq_clk_generator>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\variable_freq_clk_generator.v".
        M_DEFAULT = 42
        D_DEFAULT = 25
    Found 1-bit register for signal <DCM_prog_en>.
    Found 1-bit register for signal <DCM_prog_data>.
    Found 32-bit register for signal <DCM_prog_state>.
    Found finite state machine <FSM_1> for signal <DCM_prog_state>.
    -----------------------------------------------------------------------
    | States             | 33                                             |
    | Transitions        | 35                                             |
    | Inputs             | 2                                              |
    | Outputs            | 33                                             |
    | Clock              | ti_clk (rising_edge)                           |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000000000000000000001010               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <Mminus1_wide<7:0>> created at line 91.
    Found 8-bit subtractor for signal <Dminus1_wide<7:0>> created at line 91.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <variable_freq_clk_generator> synthesized.

Synthesizing Unit <SDRAM_FIFO>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v".
        C3_P0_MASK_SIZE = 4
        C3_P0_DATA_PORT_SIZE = 32
        C3_P1_MASK_SIZE = 4
        C3_P1_DATA_PORT_SIZE = 32
        DEBUG_EN = 0
        C3_MEMCLK_PERIOD = 3200
        C3_CALIB_SOFT_IP = "TRUE"
        C3_SIMULATION = "FALSE"
        C3_HW_TESTING = "FALSE"
        C3_RST_ACT_LOW = 0
        C3_INPUT_CLK_TYPE = "DIFFERENTIAL"
        C3_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 13
        C3_MEM_BANKADDR_WIDTH = 3
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" line 376: Output port <p0_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" line 376: Output port <p0_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" line 376: Output port <p0_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" line 376: Output port <p0_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" line 376: Output port <p0_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" line 376: Output port <p0_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" line 376: Output port <p0_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" line 376: Output port <p0_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" line 376: Output port <p0_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" line 376: Output port <selfrefresh_mode> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" line 472: Output port <full> of the instance <okPipeIn_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" line 488: Output port <full> of the instance <okPipeOut_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" line 488: Output port <empty> of the instance <okPipeOut_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\SDRAM_FIFO.v" line 488: Output port <valid> of the instance <okPipeOut_fifo> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <selfrefresh_enter> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <c3_sys_rst_n>.
    Found 26-bit register for signal <buffer_byte_addr_rd_ti<26:1>>.
    Found 26-bit register for signal <buffer_byte_addr_wr_ti<26:1>>.
    Found 11-bit register for signal <pipe_in_word_count_ti>.
    Found 11-bit register for signal <pipe_out_word_count_ti>.
    Found 4-bit register for signal <rst_cnt>.
    Found 4-bit adder for signal <rst_cnt[3]_GND_9_o_add_2_OUT> created at line 266.
    Found 26-bit subtractor for signal <buffer_word_addr_diff_ti<25:0>> created at line 253.
    Found 27-bit adder for signal <_n0064> created at line 92.
    Found 27-bit adder for signal <num_words_in_FIFO<26:0>> created at line 92.
    Found 4-bit comparator greater for signal <rst_cnt[3]_PWR_8_o_LessThan_2_o> created at line 265
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  79 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <SDRAM_FIFO> synthesized.

Synthesizing Unit <memc3_infrastructure>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_infrastructure.v".
        C_MEMCLK_PERIOD = 3200
        C_RST_ACT_LOW = 0
        C_INPUT_CLK_TYPE = "DIFFERENTIAL"
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "MAX_FANOUT = 10" for signal <rst0_sync_r>.
    Set property "KEEP = TRUE" for signal <sys_clk_ibufg>.
WARNING:Xst:647 - Input <sys_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <powerup_pll_locked>.
    Found 25-bit register for signal <rst0_sync_r>.
    Summary:
	inferred  26 D-type flip-flop(s).
Unit <memc3_infrastructure> synthesized.

Synthesizing Unit <memc3_wrapper>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v".
        C_MEMCLK_PERIOD = 3200
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 3'b000
        C_ARB_TIME_SLOT_1 = 3'b000
        C_ARB_TIME_SLOT_2 = 3'b000
        C_ARB_TIME_SLOT_3 = 3'b000
        C_ARB_TIME_SLOT_4 = 3'b000
        C_ARB_TIME_SLOT_5 = 3'b000
        C_ARB_TIME_SLOT_6 = 3'b000
        C_ARB_TIME_SLOT_7 = 3'b000
        C_ARB_TIME_SLOT_8 = 3'b000
        C_ARB_TIME_SLOT_9 = 3'b000
        C_ARB_TIME_SLOT_10 = 3'b000
        C_ARB_TIME_SLOT_11 = 3'b000
        C_MEM_TRAS = 40000
        C_MEM_TRCD = 15000
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 15000
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "1Gb"
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_MDDR_ODS = "FULL"
        C_MC_CALIB_BYPASS = "NO"
        C_SIMULATION = "FALSE"
        C_LDQSP_TAP_DELAY_VAL = 0
        C_UDQSP_TAP_DELAY_VAL = 0
        C_LDQSN_TAP_DELAY_VAL = 0
        C_UDQSN_TAP_DELAY_VAL = 0
        C_DQ0_TAP_DELAY_VAL = 0
        C_DQ1_TAP_DELAY_VAL = 0
        C_DQ2_TAP_DELAY_VAL = 0
        C_DQ3_TAP_DELAY_VAL = 0
        C_DQ4_TAP_DELAY_VAL = 0
        C_DQ5_TAP_DELAY_VAL = 0
        C_DQ6_TAP_DELAY_VAL = 0
        C_DQ7_TAP_DELAY_VAL = 0
        C_DQ8_TAP_DELAY_VAL = 0
        C_DQ9_TAP_DELAY_VAL = 0
        C_DQ10_TAP_DELAY_VAL = 0
        C_DQ11_TAP_DELAY_VAL = 0
        C_DQ12_TAP_DELAY_VAL = 0
        C_DQ13_TAP_DELAY_VAL = 0
        C_DQ14_TAP_DELAY_VAL = 0
        C_DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
WARNING:Xst:647 - Input <selfrefresh_enter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p1_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p1_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p1_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p2_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p2_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p2_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p3_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p3_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p3_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p4_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p4_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p4_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p5_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p5_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p5_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <uo_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <status> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p1_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p1_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p1_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p1_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p1_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p1_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p1_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p1_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p1_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p1_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p2_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p2_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p2_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p2_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p2_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p2_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p2_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p2_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p2_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p2_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p3_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p3_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p3_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p3_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p3_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p3_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p3_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p3_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p3_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p3_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p4_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p4_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p4_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p4_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p4_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p4_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p4_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p4_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p4_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p4_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p5_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p5_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p5_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p5_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p5_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p5_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p5_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p5_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p5_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <p5_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <mcbx_dram_ddr3_rst> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <uo_data_valid> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <uo_cmd_ready_in> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <uo_refrsh_flag> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <uo_cal_start> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\memc3_wrapper.v" line 362: Output port <uo_sdo> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <memc3_wrapper> synthesized.

Synthesizing Unit <mcb_raw_wrapper>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\mcb_raw_wrapper.v".
        C_MEMCLK_PERIOD = 3200
        C_PORT_ENABLE = 6'b000001
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b111111111111111000
        C_ARB_TIME_SLOT_1 = 18'b111111111111111000
        C_ARB_TIME_SLOT_2 = 18'b111111111111111000
        C_ARB_TIME_SLOT_3 = 18'b111111111111111000
        C_ARB_TIME_SLOT_4 = 18'b111111111111111000
        C_ARB_TIME_SLOT_5 = 18'b111111111111111000
        C_ARB_TIME_SLOT_6 = 18'b111111111111111000
        C_ARB_TIME_SLOT_7 = 18'b111111111111111000
        C_ARB_TIME_SLOT_8 = 18'b111111111111111000
        C_ARB_TIME_SLOT_9 = 18'b111111111111111000
        C_ARB_TIME_SLOT_10 = 18'b111111111111111000
        C_ARB_TIME_SLOT_11 = 18'b111111111111111000
        C_PORT_CONFIG = "B32_B32_R32_R32_R32_R32"
        C_MEM_TRAS = 40000
        C_MEM_TRCD = 15000
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 15000
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "1Gb"
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = 10'b1000000000
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = 16'b0000000000000000
        C_MC_CALIBRATION_BA = 4'b0000
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1'b1
        C_SIMULATION = "FALSE"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = 12'b000000000000
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
    Set property "syn_maxfan = 1" for signal <int_sys_rst>.
    Set property "MAX_FANOUT = 1" for signal <int_sys_rst>.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dqcount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_recal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_add> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_sdi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_broadcast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_drp_update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_done_cal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <mcbx_dram_ddr3_rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <syn_uiclk_pll_lock>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mcb_raw_wrapper> synthesized.

Synthesizing Unit <mcb_soft_calibration_top>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\mcb_soft_calibration_top.v".
        C_MEM_TZQINIT_MAXCNT = 10'b1000000000
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1'b1
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR2"
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\mcb_soft_calibration_top.v" line 169: Output port <Max_Value> of the instance <mcb_soft_calibration_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mcb_soft_calibration_top> synthesized.

Synthesizing Unit <mcb_soft_calibration>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\mcb_soft_calibration.v".
        C_MEM_TZQINIT_MAXCNT = 10'b1000000000
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_SIMULATION = "FALSE"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1'b1
        C_MEM_TYPE = "DDR2"
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "syn_maxfan = 1" for signal <Active_IODRP>.
    Set property "MAX_FANOUT = 1" for signal <Active_IODRP>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "IOB = FALSE" for signal <DONE_SOFTANDHARD_CAL>.
    Set property "syn_maxfan = 5" for signal <Pre_SYSRST>.
    Set property "MAX_FANOUT = 5" for signal <Pre_SYSRST>.
WARNING:Xst:647 - Input <MCB_UODATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UODATAVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UOCMDREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UO_CAL_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\mcb_soft_calibration.v" line 388: Output port <DRP_BKST> of the instance <iodrp_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\mcb_soft_calibration.v" line 405: Output port <read_data> of the instance <iodrp_mcb_controller> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'MCB_UIDQLOWERDEC', unconnected in block 'mcb_soft_calibration', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'MCB_UIDQLOWERINC', unconnected in block 'mcb_soft_calibration', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'MCB_UIDQUPPERDEC', unconnected in block 'mcb_soft_calibration', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'MCB_UIDQUPPERINC', unconnected in block 'mcb_soft_calibration', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'MCB_RECAL', unconnected in block 'mcb_soft_calibration', is tied to its initial value (0).
    Register <MCB_UIUDQSINC> equivalent to <MCB_UILDQSINC> has been removed
    Register <MCB_UIUDQSDEC> equivalent to <MCB_UILDQSDEC> has been removed
    Found 1-bit register for signal <CKE_Train>.
    Found 1-bit register for signal <Block_Reset>.
    Found 16-bit register for signal <WAIT_200us_COUNTER>.
    Found 10-bit register for signal <RstCounter>.
    Found 1-bit register for signal <Rst_condition1>.
    Found 1-bit register for signal <Rst_condition2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R1>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R3>.
    Found 1-bit register for signal <PLL_LOCK_R1>.
    Found 1-bit register for signal <PLL_LOCK_R2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_REQ>.
    Found 1-bit register for signal <WAIT_SELFREFRESH_EXIT_DQS_CAL>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH>.
    Found 1-bit register for signal <START_DYN_CAL_STATE_R1>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1>.
    Found 1-bit register for signal <SELFREFRESH_MODE>.
    Found 6-bit register for signal <count>.
    Found 1-bit register for signal <MCB_CMD_VALID>.
    Found 5-bit register for signal <MCB_UIADDR>.
    Found 1-bit register for signal <MCB_UICMDEN>.
    Found 1-bit register for signal <MCB_UIDONECAL>.
    Found 1-bit register for signal <MCB_USE_BKST>.
    Found 1-bit register for signal <MCB_UIDRPUPDATE>.
    Found 1-bit register for signal <Pre_SYSRST>.
    Found 1-bit register for signal <IODRPCTRLR_CMD_VALID>.
    Found 8-bit register for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Found 8-bit register for signal <IODRPCTRLR_WRITE_DATA>.
    Found 1-bit register for signal <IODRPCTRLR_R_WB>.
    Found 6-bit register for signal <P_Term>.
    Found 7-bit register for signal <N_Term>.
    Found 6-bit register for signal <P_Term_Prev>.
    Found 7-bit register for signal <N_Term_Prev>.
    Found 2-bit register for signal <Active_IODRP>.
    Found 1-bit register for signal <MCB_UILDQSINC>.
    Found 1-bit register for signal <MCB_UILDQSDEC>.
    Found 1-bit register for signal <counter_en>.
    Found 1-bit register for signal <First_Dyn_Cal_Done>.
    Found 8-bit register for signal <Max_Value>.
    Found 8-bit register for signal <Max_Value_Previous>.
    Found 6-bit register for signal <STATE>.
    Found 8-bit register for signal <DQS_DELAY>.
    Found 8-bit register for signal <DQS_DELAY_INITIAL>.
    Found 8-bit register for signal <TARGET_DQS_DELAY>.
    Found 1-bit register for signal <First_In_Term_Done>.
    Found 1-bit register for signal <MCB_UICMD>.
    Found 4-bit register for signal <MCB_UIDQCOUNT>.
    Found 8-bit register for signal <counter_inc>.
    Found 8-bit register for signal <counter_dec>.
    Found 1-bit register for signal <DONE_SOFTANDHARD_CAL>.
    Found 1-bit register for signal <RST_reg>.
INFO:Xst:1799 - State 101010 is never reached in FSM <STATE>.
    Found finite state machine <FSM_2> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 43                                             |
    | Transitions        | 102                                            |
    | Inputs             | 25                                             |
    | Outputs            | 29                                             |
    | Clock              | UI_CLK (rising_edge)                           |
    | Reset              | RST_reg (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <Max_Value_Delta_Up> created at line 372.
    Found 8-bit subtractor for signal <Max_Value_Delta_Dn> created at line 374.
    Found 8-bit subtractor for signal <DQS_DELAY[7]_GND_19_o_sub_173_OUT> created at line 1219.
    Found 16-bit adder for signal <WAIT_200us_COUNTER[15]_GND_19_o_add_12_OUT> created at line 455.
    Found 10-bit adder for signal <RstCounter[9]_GND_19_o_add_17_OUT> created at line 519.
    Found 6-bit adder for signal <count[5]_GND_19_o_add_39_OUT> created at line 646.
    Found 6-bit adder for signal <P_Term[5]_GND_19_o_add_54_OUT> created at line 809.
    Found 7-bit adder for signal <N_Term[6]_GND_19_o_add_67_OUT> created at line 859.
    Found 8-bit adder for signal <n0586[7:0]> created at line 437.
    Found 9-bit adder for signal <n0589[8:0]> created at line 437.
    Found 10-bit adder for signal <n0592[9:0]> created at line 437.
    Found 11-bit adder for signal <n0595[10:0]> created at line 437.
    Found 12-bit adder for signal <n0598[11:0]> created at line 437.
    Found 9-bit adder for signal <n0610[8:0]> created at line 437.
    Found 10-bit adder for signal <n0613[9:0]> created at line 437.
    Found 11-bit adder for signal <n0616[10:0]> created at line 437.
    Found 10-bit adder for signal <n0628> created at line 437.
    Found 8-bit adder for signal <counter_inc[7]_GND_19_o_add_155_OUT> created at line 1189.
    Found 8-bit adder for signal <DQS_DELAY[7]_GND_19_o_add_158_OUT> created at line 1194.
    Found 8-bit adder for signal <counter_dec[7]_GND_19_o_add_169_OUT> created at line 1214.
    Found 12-bit adder for signal <_n0708> created at line 437.
    Found 12-bit adder for signal <n0420> created at line 437.
    Found 13-bit adder for signal <_n0711> created at line 437.
    Found 13-bit adder for signal <n0414> created at line 437.
    Found 1-bit 3-to-1 multiplexer for signal <IODRP_SDO> created at line 666.
    Found 10-bit comparator greater for signal <RstCounter[9]_PWR_17_o_LessThan_17_o> created at line 517
    Found 10-bit comparator greater for signal <RstCounter[9]_GND_19_o_LessThan_26_o> created at line 536
    Found 8-bit comparator greater for signal <Dec_Flag> created at line 634
    Found 8-bit comparator greater for signal <Inc_Flag> created at line 635
    Found 6-bit comparator equal for signal <n0132> created at line 871
    Found 7-bit comparator equal for signal <n0141> created at line 904
    Found 6-bit comparator greater for signal <count[5]_PWR_17_o_LessThan_133_o> created at line 1131
    Found 8-bit comparator greater for signal <Max_Value[7]_Max_Value_Previous[7]_LessThan_139_o> created at line 1163
    Found 8-bit comparator greater for signal <n0204> created at line 1163
    Found 8-bit comparator greater for signal <Max_Value_Previous[7]_Max_Value[7]_LessThan_143_o> created at line 1168
    Found 8-bit comparator greater for signal <n0208> created at line 1168
    Found 8-bit comparator greater for signal <DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_157_o> created at line 1191
    Found 8-bit comparator lessequal for signal <n0222> created at line 1191
    Found 8-bit comparator greater for signal <DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o> created at line 1216
    Found 8-bit comparator lessequal for signal <n0240> created at line 1216
    WARNING:Xst:2404 -  FFs/Latches <SELFREFRESH_REQ_R1<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    WARNING:Xst:2404 -  FFs/Latches <SELFREFRESH_REQ_R2<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    WARNING:Xst:2404 -  FFs/Latches <SELFREFRESH_REQ_R3<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    WARNING:Xst:2404 -  FFs/Latches <MCB_UICMDIN<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    Summary:
	inferred  23 Adder/Subtractor(s).
	inferred 172 D-type flip-flop(s).
	inferred  15 Comparator(s).
	inferred  40 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mcb_soft_calibration> synthesized.

Synthesizing Unit <iodrp_controller>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\iodrp_controller.v".
    Set property "FSM_ENCODING = one-hot" for signal <state>.
    Set property "FSM_ENCODING = one-hot" for signal <nextstate>.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_20_o_add_15_OUT> created at line 186.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_controller> synthesized.

Synthesizing Unit <iodrp_mcb_controller>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\iodrp_mcb_controller.v".
    Set property "FSM_ENCODING = GRAY" for signal <state>.
    Set property "FSM_ENCODING = GRAY" for signal <nextstate>.
WARNING:Xst:647 - Input <drp_ioi_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg<7:0>>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <MCB_UIREAD>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | GRAY                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_21_o_add_16_OUT> created at line 301.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_mcb_controller> synthesized.

Synthesizing Unit <ddr2_state_machine>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\ddr2_state_machine.v".
WARNING:Xst:647 - Input <ib_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <read_mode>.
    Found 1-bit register for signal <reset_d>.
    Found 32-bit register for signal <state>.
    Found 6-bit register for signal <burst_cnt>.
    Found 30-bit register for signal <cmd_byte_addr_wr>.
    Found 30-bit register for signal <cmd_byte_addr_rd>.
    Found 3-bit register for signal <p0_cmd_instr>.
    Found 30-bit register for signal <p0_cmd_byte_addr>.
    Found 1-bit register for signal <p0_cmd_en>.
    Found 1-bit register for signal <p0_wr_en>.
    Found 1-bit register for signal <ib_re>.
    Found 1-bit register for signal <p0_rd_en_o>.
    Found 1-bit register for signal <ob_we>.
    Found 32-bit register for signal <p0_wr_data>.
    Found 1-bit register for signal <ob_data<63>>.
    Found 1-bit register for signal <ob_data<62>>.
    Found 1-bit register for signal <ob_data<61>>.
    Found 1-bit register for signal <ob_data<60>>.
    Found 1-bit register for signal <ob_data<59>>.
    Found 1-bit register for signal <ob_data<58>>.
    Found 1-bit register for signal <ob_data<57>>.
    Found 1-bit register for signal <ob_data<56>>.
    Found 1-bit register for signal <ob_data<55>>.
    Found 1-bit register for signal <ob_data<54>>.
    Found 1-bit register for signal <ob_data<53>>.
    Found 1-bit register for signal <ob_data<52>>.
    Found 1-bit register for signal <ob_data<51>>.
    Found 1-bit register for signal <ob_data<50>>.
    Found 1-bit register for signal <ob_data<49>>.
    Found 1-bit register for signal <ob_data<48>>.
    Found 1-bit register for signal <ob_data<47>>.
    Found 1-bit register for signal <ob_data<46>>.
    Found 1-bit register for signal <ob_data<45>>.
    Found 1-bit register for signal <ob_data<44>>.
    Found 1-bit register for signal <ob_data<43>>.
    Found 1-bit register for signal <ob_data<42>>.
    Found 1-bit register for signal <ob_data<41>>.
    Found 1-bit register for signal <ob_data<40>>.
    Found 1-bit register for signal <ob_data<39>>.
    Found 1-bit register for signal <ob_data<38>>.
    Found 1-bit register for signal <ob_data<37>>.
    Found 1-bit register for signal <ob_data<36>>.
    Found 1-bit register for signal <ob_data<35>>.
    Found 1-bit register for signal <ob_data<34>>.
    Found 1-bit register for signal <ob_data<33>>.
    Found 1-bit register for signal <ob_data<32>>.
    Found 1-bit register for signal <ob_data<31>>.
    Found 1-bit register for signal <ob_data<30>>.
    Found 1-bit register for signal <ob_data<29>>.
    Found 1-bit register for signal <ob_data<28>>.
    Found 1-bit register for signal <ob_data<27>>.
    Found 1-bit register for signal <ob_data<26>>.
    Found 1-bit register for signal <ob_data<25>>.
    Found 1-bit register for signal <ob_data<24>>.
    Found 1-bit register for signal <ob_data<23>>.
    Found 1-bit register for signal <ob_data<22>>.
    Found 1-bit register for signal <ob_data<21>>.
    Found 1-bit register for signal <ob_data<20>>.
    Found 1-bit register for signal <ob_data<19>>.
    Found 1-bit register for signal <ob_data<18>>.
    Found 1-bit register for signal <ob_data<17>>.
    Found 1-bit register for signal <ob_data<16>>.
    Found 1-bit register for signal <ob_data<15>>.
    Found 1-bit register for signal <ob_data<14>>.
    Found 1-bit register for signal <ob_data<13>>.
    Found 1-bit register for signal <ob_data<12>>.
    Found 1-bit register for signal <ob_data<11>>.
    Found 1-bit register for signal <ob_data<10>>.
    Found 1-bit register for signal <ob_data<9>>.
    Found 1-bit register for signal <ob_data<8>>.
    Found 1-bit register for signal <ob_data<7>>.
    Found 1-bit register for signal <ob_data<6>>.
    Found 1-bit register for signal <ob_data<5>>.
    Found 1-bit register for signal <ob_data<4>>.
    Found 1-bit register for signal <ob_data<3>>.
    Found 1-bit register for signal <ob_data<2>>.
    Found 1-bit register for signal <ob_data<1>>.
    Found 1-bit register for signal <ob_data<0>>.
    Found 1-bit register for signal <write_mode>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 23                                             |
    | Inputs             | 10                                             |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_d (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000000000000000000000000               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 30-bit adder for signal <cmd_byte_addr_wr[29]_GND_58_o_add_17_OUT> created at line 155.
    Found 30-bit adder for signal <cmd_byte_addr_rd[29]_GND_58_o_add_23_OUT> created at line 175.
    Found 6-bit subtractor for signal <GND_58_o_GND_58_o_sub_12_OUT<5:0>> created at line 137.
    Found 9-bit comparator greater for signal <n0008> created at line 121
    Found 9-bit comparator greater for signal <ob_count[8]_PWR_55_o_LessThan_21_o> created at line 166
    Found 30-bit comparator equal for signal <n0024> created at line 166
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 203 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ddr2_state_machine> synthesized.

Synthesizing Unit <RAM_bank>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\RAM_bank.v".
    Summary:
	no macro.
Unit <RAM_bank> synthesized.

Synthesizing Unit <RAM_block_8192x16>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\RAM_bank.v".
    Found 16-bit 8-to-1 multiplexer for signal <RAM_data_out_A> created at line 71.
    Found 16-bit 8-to-1 multiplexer for signal <RAM_data_out_B> created at line 83.
    Summary:
	inferred   2 Multiplexer(s).
Unit <RAM_block_8192x16> synthesized.

Synthesizing Unit <RAM_1024x16bit>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\RAM_block.v".
    Summary:
	no macro.
Unit <RAM_1024x16bit> synthesized.

Synthesizing Unit <command_selector_stim>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\main.v".
    Summary:
	inferred  16 Multiplexer(s).
Unit <command_selector_stim> synthesized.

Synthesizing Unit <stim_sequencer_1>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\stim_sequencer.v".
        MODULE = 0
    Found 16x1-bit dual-port RAM <Mram_trigger_on_edge> for signal <trigger_on_edge>.
    Found 16x1-bit dual-port RAM <Mram_trigger_enable> for signal <trigger_enable>.
    Found 16x8-bit dual-port RAM <Mram_number_of_stim_pulses> for signal <number_of_stim_pulses>.
    Found 16x2-bit dual-port RAM <Mram_stim_shape> for signal <stim_shape>.
    Found 16x1-bit dual-port RAM <Mram_neg_stim_first> for signal <neg_stim_first>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_on> for signal <event_amp_settle_on>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_off> for signal <event_amp_settle_off>.
    Found 16x16-bit dual-port RAM <Mram_event_start_stim> for signal <event_start_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_stim_phase2> for signal <event_stim_phase2>.
    Found 16x16-bit dual-port RAM <Mram_event_stim_phase3> for signal <event_stim_phase3>.
    Found 16x16-bit dual-port RAM <Mram_event_end_stim> for signal <event_end_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_repeat_stim> for signal <event_repeat_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_charge_recov_on> for signal <event_charge_recov_on>.
    Found 16x16-bit dual-port RAM <Mram_event_charge_recov_off> for signal <event_charge_recov_off>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_on_repeat> for signal <event_amp_settle_on_repeat>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_off_repeat> for signal <event_amp_settle_off_repeat>.
    Found 16x16-bit dual-port RAM <Mram_event_end> for signal <event_end>.
    Found 80-bit register for signal <n0607[79:0]>.
    Found 16-bit register for signal <trigger_polarity>.
    Found 16-bit register for signal <stim_on>.
    Found 16-bit register for signal <stim_pol>.
    Found 16-bit register for signal <amp_settle>.
    Found 16-bit register for signal <charge_recov>.
    Found 1-bit register for signal <amp_settle_changed>.
    Found 16-bit register for signal <waiting_for_trigger>.
    Found 16-bit register for signal <waiting_for_edge>.
    Found 16-bit register for signal <trigger_in>.
    Found 16-bit adder for signal <addr[3]_GND_66_o_add_241_OUT> created at line 256.
    Found 8-bit subtractor for signal <GND_66_o_GND_66_o_sub_230_OUT<7:0>> created at line 250.
    Found 16x16-bit single-port RAM <Mram_counter> for signal <counter>.
    Found 16x8-bit single-port RAM <Mram_stim_counter> for signal <stim_counter>.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[0][4]_triggers[31]_Mux_4_o> created at line 81.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[1][4]_triggers[31]_Mux_5_o> created at line 82.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[2][4]_triggers[31]_Mux_6_o> created at line 83.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[3][4]_triggers[31]_Mux_7_o> created at line 84.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[4][4]_triggers[31]_Mux_8_o> created at line 85.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[5][4]_triggers[31]_Mux_9_o> created at line 86.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[6][4]_triggers[31]_Mux_10_o> created at line 87.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[7][4]_triggers[31]_Mux_11_o> created at line 88.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[8][4]_triggers[31]_Mux_12_o> created at line 89.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[9][4]_triggers[31]_Mux_13_o> created at line 90.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[10][4]_triggers[31]_Mux_14_o> created at line 91.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[11][4]_triggers[31]_Mux_15_o> created at line 92.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[12][4]_triggers[31]_Mux_16_o> created at line 93.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[13][4]_triggers[31]_Mux_17_o> created at line 94.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[14][4]_triggers[31]_Mux_18_o> created at line 95.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[15][4]_triggers[31]_Mux_19_o> created at line 96.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_waiting_for_trigger[15]_Mux_98_o> created at line 165.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_trigger_in[15]_Mux_103_o> created at line 168.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_waiting_for_edge[15]_Mux_105_o> created at line 168.
    Found 16-bit 4-to-1 multiplexer for signal <stim_pol[15]_stim_pol[15]_mux_205_OUT> created at line 230.
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_126_o> created at line 184
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_129_o> created at line 185
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_135_o> created at line 188
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_140_o> created at line 189
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_148_o> created at line 194
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_154_o> created at line 196
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_165_o> created at line 204
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_176_o> created at line 213
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_192_o> created at line 226
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_214_o> created at line 240
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_224_o> created at line 248
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_234_o> created at line 251
    Summary:
	inferred  19 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 209 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred 362 Multiplexer(s).
Unit <stim_sequencer_1> synthesized.

Synthesizing Unit <stim_sequencer_2>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\stim_sequencer.v".
        MODULE = 1
    Found 16x1-bit dual-port RAM <Mram_trigger_on_edge> for signal <trigger_on_edge>.
    Found 16x1-bit dual-port RAM <Mram_trigger_enable> for signal <trigger_enable>.
    Found 16x8-bit dual-port RAM <Mram_number_of_stim_pulses> for signal <number_of_stim_pulses>.
    Found 16x2-bit dual-port RAM <Mram_stim_shape> for signal <stim_shape>.
    Found 16x1-bit dual-port RAM <Mram_neg_stim_first> for signal <neg_stim_first>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_on> for signal <event_amp_settle_on>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_off> for signal <event_amp_settle_off>.
    Found 16x16-bit dual-port RAM <Mram_event_start_stim> for signal <event_start_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_stim_phase2> for signal <event_stim_phase2>.
    Found 16x16-bit dual-port RAM <Mram_event_stim_phase3> for signal <event_stim_phase3>.
    Found 16x16-bit dual-port RAM <Mram_event_end_stim> for signal <event_end_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_repeat_stim> for signal <event_repeat_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_charge_recov_on> for signal <event_charge_recov_on>.
    Found 16x16-bit dual-port RAM <Mram_event_charge_recov_off> for signal <event_charge_recov_off>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_on_repeat> for signal <event_amp_settle_on_repeat>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_off_repeat> for signal <event_amp_settle_off_repeat>.
    Found 16x16-bit dual-port RAM <Mram_event_end> for signal <event_end>.
    Found 80-bit register for signal <n0607[79:0]>.
    Found 16-bit register for signal <trigger_polarity>.
    Found 16-bit register for signal <stim_on>.
    Found 16-bit register for signal <stim_pol>.
    Found 16-bit register for signal <amp_settle>.
    Found 16-bit register for signal <charge_recov>.
    Found 1-bit register for signal <amp_settle_changed>.
    Found 16-bit register for signal <waiting_for_trigger>.
    Found 16-bit register for signal <waiting_for_edge>.
    Found 16-bit register for signal <trigger_in>.
    Found 16-bit adder for signal <addr[3]_GND_67_o_add_241_OUT> created at line 256.
    Found 8-bit subtractor for signal <GND_67_o_GND_67_o_sub_230_OUT<7:0>> created at line 250.
    Found 16x16-bit single-port RAM <Mram_counter> for signal <counter>.
    Found 16x8-bit single-port RAM <Mram_stim_counter> for signal <stim_counter>.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[0][4]_triggers[31]_Mux_4_o> created at line 81.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[1][4]_triggers[31]_Mux_5_o> created at line 82.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[2][4]_triggers[31]_Mux_6_o> created at line 83.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[3][4]_triggers[31]_Mux_7_o> created at line 84.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[4][4]_triggers[31]_Mux_8_o> created at line 85.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[5][4]_triggers[31]_Mux_9_o> created at line 86.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[6][4]_triggers[31]_Mux_10_o> created at line 87.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[7][4]_triggers[31]_Mux_11_o> created at line 88.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[8][4]_triggers[31]_Mux_12_o> created at line 89.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[9][4]_triggers[31]_Mux_13_o> created at line 90.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[10][4]_triggers[31]_Mux_14_o> created at line 91.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[11][4]_triggers[31]_Mux_15_o> created at line 92.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[12][4]_triggers[31]_Mux_16_o> created at line 93.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[13][4]_triggers[31]_Mux_17_o> created at line 94.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[14][4]_triggers[31]_Mux_18_o> created at line 95.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[15][4]_triggers[31]_Mux_19_o> created at line 96.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_waiting_for_trigger[15]_Mux_98_o> created at line 165.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_trigger_in[15]_Mux_103_o> created at line 168.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_waiting_for_edge[15]_Mux_105_o> created at line 168.
    Found 16-bit 4-to-1 multiplexer for signal <stim_pol[15]_stim_pol[15]_mux_205_OUT> created at line 230.
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_126_o> created at line 184
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_129_o> created at line 185
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_135_o> created at line 188
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_140_o> created at line 189
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_148_o> created at line 194
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_154_o> created at line 196
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_165_o> created at line 204
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_176_o> created at line 213
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_192_o> created at line 226
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_214_o> created at line 240
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_224_o> created at line 248
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_234_o> created at line 251
    Summary:
	inferred  19 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 209 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred 362 Multiplexer(s).
Unit <stim_sequencer_2> synthesized.

Synthesizing Unit <stim_sequencer_3>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\stim_sequencer.v".
        MODULE = 2
    Found 16x1-bit dual-port RAM <Mram_trigger_on_edge> for signal <trigger_on_edge>.
    Found 16x1-bit dual-port RAM <Mram_trigger_enable> for signal <trigger_enable>.
    Found 16x8-bit dual-port RAM <Mram_number_of_stim_pulses> for signal <number_of_stim_pulses>.
    Found 16x2-bit dual-port RAM <Mram_stim_shape> for signal <stim_shape>.
    Found 16x1-bit dual-port RAM <Mram_neg_stim_first> for signal <neg_stim_first>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_on> for signal <event_amp_settle_on>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_off> for signal <event_amp_settle_off>.
    Found 16x16-bit dual-port RAM <Mram_event_start_stim> for signal <event_start_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_stim_phase2> for signal <event_stim_phase2>.
    Found 16x16-bit dual-port RAM <Mram_event_stim_phase3> for signal <event_stim_phase3>.
    Found 16x16-bit dual-port RAM <Mram_event_end_stim> for signal <event_end_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_repeat_stim> for signal <event_repeat_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_charge_recov_on> for signal <event_charge_recov_on>.
    Found 16x16-bit dual-port RAM <Mram_event_charge_recov_off> for signal <event_charge_recov_off>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_on_repeat> for signal <event_amp_settle_on_repeat>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_off_repeat> for signal <event_amp_settle_off_repeat>.
    Found 16x16-bit dual-port RAM <Mram_event_end> for signal <event_end>.
    Found 80-bit register for signal <n0607[79:0]>.
    Found 16-bit register for signal <trigger_polarity>.
    Found 16-bit register for signal <stim_on>.
    Found 16-bit register for signal <stim_pol>.
    Found 16-bit register for signal <amp_settle>.
    Found 16-bit register for signal <charge_recov>.
    Found 1-bit register for signal <amp_settle_changed>.
    Found 16-bit register for signal <waiting_for_trigger>.
    Found 16-bit register for signal <waiting_for_edge>.
    Found 16-bit register for signal <trigger_in>.
    Found 16-bit adder for signal <addr[3]_GND_68_o_add_241_OUT> created at line 256.
    Found 8-bit subtractor for signal <GND_68_o_GND_68_o_sub_230_OUT<7:0>> created at line 250.
    Found 16x16-bit single-port RAM <Mram_counter> for signal <counter>.
    Found 16x8-bit single-port RAM <Mram_stim_counter> for signal <stim_counter>.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[0][4]_triggers[31]_Mux_4_o> created at line 81.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[1][4]_triggers[31]_Mux_5_o> created at line 82.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[2][4]_triggers[31]_Mux_6_o> created at line 83.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[3][4]_triggers[31]_Mux_7_o> created at line 84.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[4][4]_triggers[31]_Mux_8_o> created at line 85.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[5][4]_triggers[31]_Mux_9_o> created at line 86.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[6][4]_triggers[31]_Mux_10_o> created at line 87.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[7][4]_triggers[31]_Mux_11_o> created at line 88.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[8][4]_triggers[31]_Mux_12_o> created at line 89.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[9][4]_triggers[31]_Mux_13_o> created at line 90.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[10][4]_triggers[31]_Mux_14_o> created at line 91.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[11][4]_triggers[31]_Mux_15_o> created at line 92.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[12][4]_triggers[31]_Mux_16_o> created at line 93.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[13][4]_triggers[31]_Mux_17_o> created at line 94.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[14][4]_triggers[31]_Mux_18_o> created at line 95.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[15][4]_triggers[31]_Mux_19_o> created at line 96.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_waiting_for_trigger[15]_Mux_98_o> created at line 165.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_trigger_in[15]_Mux_103_o> created at line 168.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_waiting_for_edge[15]_Mux_105_o> created at line 168.
    Found 16-bit 4-to-1 multiplexer for signal <stim_pol[15]_stim_pol[15]_mux_205_OUT> created at line 230.
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_126_o> created at line 184
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_129_o> created at line 185
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_135_o> created at line 188
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_140_o> created at line 189
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_148_o> created at line 194
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_154_o> created at line 196
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_165_o> created at line 204
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_176_o> created at line 213
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_192_o> created at line 226
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_214_o> created at line 240
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_224_o> created at line 248
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_234_o> created at line 251
    Summary:
	inferred  19 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 209 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred 362 Multiplexer(s).
Unit <stim_sequencer_3> synthesized.

Synthesizing Unit <stim_sequencer_4>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\stim_sequencer.v".
        MODULE = 3
    Found 16x1-bit dual-port RAM <Mram_trigger_on_edge> for signal <trigger_on_edge>.
    Found 16x1-bit dual-port RAM <Mram_trigger_enable> for signal <trigger_enable>.
    Found 16x8-bit dual-port RAM <Mram_number_of_stim_pulses> for signal <number_of_stim_pulses>.
    Found 16x2-bit dual-port RAM <Mram_stim_shape> for signal <stim_shape>.
    Found 16x1-bit dual-port RAM <Mram_neg_stim_first> for signal <neg_stim_first>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_on> for signal <event_amp_settle_on>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_off> for signal <event_amp_settle_off>.
    Found 16x16-bit dual-port RAM <Mram_event_start_stim> for signal <event_start_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_stim_phase2> for signal <event_stim_phase2>.
    Found 16x16-bit dual-port RAM <Mram_event_stim_phase3> for signal <event_stim_phase3>.
    Found 16x16-bit dual-port RAM <Mram_event_end_stim> for signal <event_end_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_repeat_stim> for signal <event_repeat_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_charge_recov_on> for signal <event_charge_recov_on>.
    Found 16x16-bit dual-port RAM <Mram_event_charge_recov_off> for signal <event_charge_recov_off>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_on_repeat> for signal <event_amp_settle_on_repeat>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_off_repeat> for signal <event_amp_settle_off_repeat>.
    Found 16x16-bit dual-port RAM <Mram_event_end> for signal <event_end>.
    Found 80-bit register for signal <n0607[79:0]>.
    Found 16-bit register for signal <trigger_polarity>.
    Found 16-bit register for signal <stim_on>.
    Found 16-bit register for signal <stim_pol>.
    Found 16-bit register for signal <amp_settle>.
    Found 16-bit register for signal <charge_recov>.
    Found 1-bit register for signal <amp_settle_changed>.
    Found 16-bit register for signal <waiting_for_trigger>.
    Found 16-bit register for signal <waiting_for_edge>.
    Found 16-bit register for signal <trigger_in>.
    Found 16-bit adder for signal <addr[3]_GND_69_o_add_241_OUT> created at line 256.
    Found 8-bit subtractor for signal <GND_69_o_GND_69_o_sub_230_OUT<7:0>> created at line 250.
    Found 16x16-bit single-port RAM <Mram_counter> for signal <counter>.
    Found 16x8-bit single-port RAM <Mram_stim_counter> for signal <stim_counter>.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[0][4]_triggers[31]_Mux_4_o> created at line 81.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[1][4]_triggers[31]_Mux_5_o> created at line 82.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[2][4]_triggers[31]_Mux_6_o> created at line 83.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[3][4]_triggers[31]_Mux_7_o> created at line 84.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[4][4]_triggers[31]_Mux_8_o> created at line 85.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[5][4]_triggers[31]_Mux_9_o> created at line 86.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[6][4]_triggers[31]_Mux_10_o> created at line 87.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[7][4]_triggers[31]_Mux_11_o> created at line 88.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[8][4]_triggers[31]_Mux_12_o> created at line 89.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[9][4]_triggers[31]_Mux_13_o> created at line 90.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[10][4]_triggers[31]_Mux_14_o> created at line 91.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[11][4]_triggers[31]_Mux_15_o> created at line 92.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[12][4]_triggers[31]_Mux_16_o> created at line 93.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[13][4]_triggers[31]_Mux_17_o> created at line 94.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[14][4]_triggers[31]_Mux_18_o> created at line 95.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[15][4]_triggers[31]_Mux_19_o> created at line 96.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_waiting_for_trigger[15]_Mux_98_o> created at line 165.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_trigger_in[15]_Mux_103_o> created at line 168.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_waiting_for_edge[15]_Mux_105_o> created at line 168.
    Found 16-bit 4-to-1 multiplexer for signal <stim_pol[15]_stim_pol[15]_mux_205_OUT> created at line 230.
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_126_o> created at line 184
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_129_o> created at line 185
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_135_o> created at line 188
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_140_o> created at line 189
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_148_o> created at line 194
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_154_o> created at line 196
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_165_o> created at line 204
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_176_o> created at line 213
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_192_o> created at line 226
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_214_o> created at line 240
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_224_o> created at line 248
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_234_o> created at line 251
    Summary:
	inferred  19 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 209 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred 362 Multiplexer(s).
Unit <stim_sequencer_4> synthesized.

Synthesizing Unit <stim_sequencer_5>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\stim_sequencer.v".
        MODULE = 4
    Found 16x1-bit dual-port RAM <Mram_trigger_on_edge> for signal <trigger_on_edge>.
    Found 16x1-bit dual-port RAM <Mram_trigger_enable> for signal <trigger_enable>.
    Found 16x8-bit dual-port RAM <Mram_number_of_stim_pulses> for signal <number_of_stim_pulses>.
    Found 16x2-bit dual-port RAM <Mram_stim_shape> for signal <stim_shape>.
    Found 16x1-bit dual-port RAM <Mram_neg_stim_first> for signal <neg_stim_first>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_on> for signal <event_amp_settle_on>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_off> for signal <event_amp_settle_off>.
    Found 16x16-bit dual-port RAM <Mram_event_start_stim> for signal <event_start_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_stim_phase2> for signal <event_stim_phase2>.
    Found 16x16-bit dual-port RAM <Mram_event_stim_phase3> for signal <event_stim_phase3>.
    Found 16x16-bit dual-port RAM <Mram_event_end_stim> for signal <event_end_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_repeat_stim> for signal <event_repeat_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_charge_recov_on> for signal <event_charge_recov_on>.
    Found 16x16-bit dual-port RAM <Mram_event_charge_recov_off> for signal <event_charge_recov_off>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_on_repeat> for signal <event_amp_settle_on_repeat>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_off_repeat> for signal <event_amp_settle_off_repeat>.
    Found 16x16-bit dual-port RAM <Mram_event_end> for signal <event_end>.
    Found 80-bit register for signal <n0607[79:0]>.
    Found 16-bit register for signal <trigger_polarity>.
    Found 16-bit register for signal <stim_on>.
    Found 16-bit register for signal <stim_pol>.
    Found 16-bit register for signal <amp_settle>.
    Found 16-bit register for signal <charge_recov>.
    Found 1-bit register for signal <amp_settle_changed>.
    Found 16-bit register for signal <waiting_for_trigger>.
    Found 16-bit register for signal <waiting_for_edge>.
    Found 16-bit register for signal <trigger_in>.
    Found 16-bit adder for signal <addr[3]_GND_70_o_add_241_OUT> created at line 256.
    Found 8-bit subtractor for signal <GND_70_o_GND_70_o_sub_230_OUT<7:0>> created at line 250.
    Found 16x16-bit single-port RAM <Mram_counter> for signal <counter>.
    Found 16x8-bit single-port RAM <Mram_stim_counter> for signal <stim_counter>.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[0][4]_triggers[31]_Mux_4_o> created at line 81.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[1][4]_triggers[31]_Mux_5_o> created at line 82.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[2][4]_triggers[31]_Mux_6_o> created at line 83.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[3][4]_triggers[31]_Mux_7_o> created at line 84.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[4][4]_triggers[31]_Mux_8_o> created at line 85.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[5][4]_triggers[31]_Mux_9_o> created at line 86.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[6][4]_triggers[31]_Mux_10_o> created at line 87.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[7][4]_triggers[31]_Mux_11_o> created at line 88.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[8][4]_triggers[31]_Mux_12_o> created at line 89.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[9][4]_triggers[31]_Mux_13_o> created at line 90.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[10][4]_triggers[31]_Mux_14_o> created at line 91.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[11][4]_triggers[31]_Mux_15_o> created at line 92.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[12][4]_triggers[31]_Mux_16_o> created at line 93.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[13][4]_triggers[31]_Mux_17_o> created at line 94.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[14][4]_triggers[31]_Mux_18_o> created at line 95.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[15][4]_triggers[31]_Mux_19_o> created at line 96.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_waiting_for_trigger[15]_Mux_98_o> created at line 165.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_trigger_in[15]_Mux_103_o> created at line 168.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_waiting_for_edge[15]_Mux_105_o> created at line 168.
    Found 16-bit 4-to-1 multiplexer for signal <stim_pol[15]_stim_pol[15]_mux_205_OUT> created at line 230.
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_126_o> created at line 184
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_129_o> created at line 185
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_135_o> created at line 188
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_140_o> created at line 189
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_148_o> created at line 194
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_154_o> created at line 196
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_165_o> created at line 204
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_176_o> created at line 213
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_192_o> created at line 226
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_214_o> created at line 240
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_224_o> created at line 248
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_234_o> created at line 251
    Summary:
	inferred  19 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 209 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred 362 Multiplexer(s).
Unit <stim_sequencer_5> synthesized.

Synthesizing Unit <stim_sequencer_6>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\stim_sequencer.v".
        MODULE = 5
    Found 16x1-bit dual-port RAM <Mram_trigger_on_edge> for signal <trigger_on_edge>.
    Found 16x1-bit dual-port RAM <Mram_trigger_enable> for signal <trigger_enable>.
    Found 16x8-bit dual-port RAM <Mram_number_of_stim_pulses> for signal <number_of_stim_pulses>.
    Found 16x2-bit dual-port RAM <Mram_stim_shape> for signal <stim_shape>.
    Found 16x1-bit dual-port RAM <Mram_neg_stim_first> for signal <neg_stim_first>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_on> for signal <event_amp_settle_on>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_off> for signal <event_amp_settle_off>.
    Found 16x16-bit dual-port RAM <Mram_event_start_stim> for signal <event_start_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_stim_phase2> for signal <event_stim_phase2>.
    Found 16x16-bit dual-port RAM <Mram_event_stim_phase3> for signal <event_stim_phase3>.
    Found 16x16-bit dual-port RAM <Mram_event_end_stim> for signal <event_end_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_repeat_stim> for signal <event_repeat_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_charge_recov_on> for signal <event_charge_recov_on>.
    Found 16x16-bit dual-port RAM <Mram_event_charge_recov_off> for signal <event_charge_recov_off>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_on_repeat> for signal <event_amp_settle_on_repeat>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_off_repeat> for signal <event_amp_settle_off_repeat>.
    Found 16x16-bit dual-port RAM <Mram_event_end> for signal <event_end>.
    Found 80-bit register for signal <n0607[79:0]>.
    Found 16-bit register for signal <trigger_polarity>.
    Found 16-bit register for signal <stim_on>.
    Found 16-bit register for signal <stim_pol>.
    Found 16-bit register for signal <amp_settle>.
    Found 16-bit register for signal <charge_recov>.
    Found 1-bit register for signal <amp_settle_changed>.
    Found 16-bit register for signal <waiting_for_trigger>.
    Found 16-bit register for signal <waiting_for_edge>.
    Found 16-bit register for signal <trigger_in>.
    Found 16-bit adder for signal <addr[3]_GND_71_o_add_241_OUT> created at line 256.
    Found 8-bit subtractor for signal <GND_71_o_GND_71_o_sub_230_OUT<7:0>> created at line 250.
    Found 16x16-bit single-port RAM <Mram_counter> for signal <counter>.
    Found 16x8-bit single-port RAM <Mram_stim_counter> for signal <stim_counter>.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[0][4]_triggers[31]_Mux_4_o> created at line 81.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[1][4]_triggers[31]_Mux_5_o> created at line 82.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[2][4]_triggers[31]_Mux_6_o> created at line 83.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[3][4]_triggers[31]_Mux_7_o> created at line 84.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[4][4]_triggers[31]_Mux_8_o> created at line 85.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[5][4]_triggers[31]_Mux_9_o> created at line 86.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[6][4]_triggers[31]_Mux_10_o> created at line 87.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[7][4]_triggers[31]_Mux_11_o> created at line 88.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[8][4]_triggers[31]_Mux_12_o> created at line 89.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[9][4]_triggers[31]_Mux_13_o> created at line 90.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[10][4]_triggers[31]_Mux_14_o> created at line 91.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[11][4]_triggers[31]_Mux_15_o> created at line 92.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[12][4]_triggers[31]_Mux_16_o> created at line 93.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[13][4]_triggers[31]_Mux_17_o> created at line 94.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[14][4]_triggers[31]_Mux_18_o> created at line 95.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[15][4]_triggers[31]_Mux_19_o> created at line 96.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_waiting_for_trigger[15]_Mux_98_o> created at line 165.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_trigger_in[15]_Mux_103_o> created at line 168.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_waiting_for_edge[15]_Mux_105_o> created at line 168.
    Found 16-bit 4-to-1 multiplexer for signal <stim_pol[15]_stim_pol[15]_mux_205_OUT> created at line 230.
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_126_o> created at line 184
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_129_o> created at line 185
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_135_o> created at line 188
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_140_o> created at line 189
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_148_o> created at line 194
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_154_o> created at line 196
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_165_o> created at line 204
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_176_o> created at line 213
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_192_o> created at line 226
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_214_o> created at line 240
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_224_o> created at line 248
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_234_o> created at line 251
    Summary:
	inferred  19 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 209 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred 362 Multiplexer(s).
Unit <stim_sequencer_6> synthesized.

Synthesizing Unit <stim_sequencer_7>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\stim_sequencer.v".
        MODULE = 6
    Found 16x1-bit dual-port RAM <Mram_trigger_on_edge> for signal <trigger_on_edge>.
    Found 16x1-bit dual-port RAM <Mram_trigger_enable> for signal <trigger_enable>.
    Found 16x8-bit dual-port RAM <Mram_number_of_stim_pulses> for signal <number_of_stim_pulses>.
    Found 16x2-bit dual-port RAM <Mram_stim_shape> for signal <stim_shape>.
    Found 16x1-bit dual-port RAM <Mram_neg_stim_first> for signal <neg_stim_first>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_on> for signal <event_amp_settle_on>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_off> for signal <event_amp_settle_off>.
    Found 16x16-bit dual-port RAM <Mram_event_start_stim> for signal <event_start_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_stim_phase2> for signal <event_stim_phase2>.
    Found 16x16-bit dual-port RAM <Mram_event_stim_phase3> for signal <event_stim_phase3>.
    Found 16x16-bit dual-port RAM <Mram_event_end_stim> for signal <event_end_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_repeat_stim> for signal <event_repeat_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_charge_recov_on> for signal <event_charge_recov_on>.
    Found 16x16-bit dual-port RAM <Mram_event_charge_recov_off> for signal <event_charge_recov_off>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_on_repeat> for signal <event_amp_settle_on_repeat>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_off_repeat> for signal <event_amp_settle_off_repeat>.
    Found 16x16-bit dual-port RAM <Mram_event_end> for signal <event_end>.
    Found 80-bit register for signal <n0607[79:0]>.
    Found 16-bit register for signal <trigger_polarity>.
    Found 16-bit register for signal <stim_on>.
    Found 16-bit register for signal <stim_pol>.
    Found 16-bit register for signal <amp_settle>.
    Found 16-bit register for signal <charge_recov>.
    Found 1-bit register for signal <amp_settle_changed>.
    Found 16-bit register for signal <waiting_for_trigger>.
    Found 16-bit register for signal <waiting_for_edge>.
    Found 16-bit register for signal <trigger_in>.
    Found 16-bit adder for signal <addr[3]_GND_72_o_add_241_OUT> created at line 256.
    Found 8-bit subtractor for signal <GND_72_o_GND_72_o_sub_230_OUT<7:0>> created at line 250.
    Found 16x16-bit single-port RAM <Mram_counter> for signal <counter>.
    Found 16x8-bit single-port RAM <Mram_stim_counter> for signal <stim_counter>.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[0][4]_triggers[31]_Mux_4_o> created at line 81.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[1][4]_triggers[31]_Mux_5_o> created at line 82.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[2][4]_triggers[31]_Mux_6_o> created at line 83.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[3][4]_triggers[31]_Mux_7_o> created at line 84.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[4][4]_triggers[31]_Mux_8_o> created at line 85.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[5][4]_triggers[31]_Mux_9_o> created at line 86.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[6][4]_triggers[31]_Mux_10_o> created at line 87.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[7][4]_triggers[31]_Mux_11_o> created at line 88.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[8][4]_triggers[31]_Mux_12_o> created at line 89.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[9][4]_triggers[31]_Mux_13_o> created at line 90.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[10][4]_triggers[31]_Mux_14_o> created at line 91.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[11][4]_triggers[31]_Mux_15_o> created at line 92.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[12][4]_triggers[31]_Mux_16_o> created at line 93.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[13][4]_triggers[31]_Mux_17_o> created at line 94.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[14][4]_triggers[31]_Mux_18_o> created at line 95.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[15][4]_triggers[31]_Mux_19_o> created at line 96.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_waiting_for_trigger[15]_Mux_98_o> created at line 165.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_trigger_in[15]_Mux_103_o> created at line 168.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_waiting_for_edge[15]_Mux_105_o> created at line 168.
    Found 16-bit 4-to-1 multiplexer for signal <stim_pol[15]_stim_pol[15]_mux_205_OUT> created at line 230.
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_126_o> created at line 184
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_129_o> created at line 185
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_135_o> created at line 188
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_140_o> created at line 189
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_148_o> created at line 194
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_154_o> created at line 196
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_165_o> created at line 204
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_176_o> created at line 213
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_192_o> created at line 226
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_214_o> created at line 240
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_224_o> created at line 248
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_234_o> created at line 251
    Summary:
	inferred  19 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 209 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred 362 Multiplexer(s).
Unit <stim_sequencer_7> synthesized.

Synthesizing Unit <stim_sequencer_8>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\stim_sequencer.v".
        MODULE = 7
    Found 16x1-bit dual-port RAM <Mram_trigger_on_edge> for signal <trigger_on_edge>.
    Found 16x1-bit dual-port RAM <Mram_trigger_enable> for signal <trigger_enable>.
    Found 16x8-bit dual-port RAM <Mram_number_of_stim_pulses> for signal <number_of_stim_pulses>.
    Found 16x2-bit dual-port RAM <Mram_stim_shape> for signal <stim_shape>.
    Found 16x1-bit dual-port RAM <Mram_neg_stim_first> for signal <neg_stim_first>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_on> for signal <event_amp_settle_on>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_off> for signal <event_amp_settle_off>.
    Found 16x16-bit dual-port RAM <Mram_event_start_stim> for signal <event_start_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_stim_phase2> for signal <event_stim_phase2>.
    Found 16x16-bit dual-port RAM <Mram_event_stim_phase3> for signal <event_stim_phase3>.
    Found 16x16-bit dual-port RAM <Mram_event_end_stim> for signal <event_end_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_repeat_stim> for signal <event_repeat_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_charge_recov_on> for signal <event_charge_recov_on>.
    Found 16x16-bit dual-port RAM <Mram_event_charge_recov_off> for signal <event_charge_recov_off>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_on_repeat> for signal <event_amp_settle_on_repeat>.
    Found 16x16-bit dual-port RAM <Mram_event_amp_settle_off_repeat> for signal <event_amp_settle_off_repeat>.
    Found 16x16-bit dual-port RAM <Mram_event_end> for signal <event_end>.
    Found 80-bit register for signal <n0607[79:0]>.
    Found 16-bit register for signal <trigger_polarity>.
    Found 16-bit register for signal <stim_on>.
    Found 16-bit register for signal <stim_pol>.
    Found 16-bit register for signal <amp_settle>.
    Found 16-bit register for signal <charge_recov>.
    Found 1-bit register for signal <amp_settle_changed>.
    Found 16-bit register for signal <waiting_for_trigger>.
    Found 16-bit register for signal <waiting_for_edge>.
    Found 16-bit register for signal <trigger_in>.
    Found 16-bit adder for signal <addr[3]_GND_73_o_add_241_OUT> created at line 256.
    Found 8-bit subtractor for signal <GND_73_o_GND_73_o_sub_230_OUT<7:0>> created at line 250.
    Found 16x16-bit single-port RAM <Mram_counter> for signal <counter>.
    Found 16x8-bit single-port RAM <Mram_stim_counter> for signal <stim_counter>.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[0][4]_triggers[31]_Mux_4_o> created at line 81.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[1][4]_triggers[31]_Mux_5_o> created at line 82.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[2][4]_triggers[31]_Mux_6_o> created at line 83.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[3][4]_triggers[31]_Mux_7_o> created at line 84.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[4][4]_triggers[31]_Mux_8_o> created at line 85.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[5][4]_triggers[31]_Mux_9_o> created at line 86.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[6][4]_triggers[31]_Mux_10_o> created at line 87.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[7][4]_triggers[31]_Mux_11_o> created at line 88.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[8][4]_triggers[31]_Mux_12_o> created at line 89.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[9][4]_triggers[31]_Mux_13_o> created at line 90.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[10][4]_triggers[31]_Mux_14_o> created at line 91.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[11][4]_triggers[31]_Mux_15_o> created at line 92.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[12][4]_triggers[31]_Mux_16_o> created at line 93.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[13][4]_triggers[31]_Mux_17_o> created at line 94.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[14][4]_triggers[31]_Mux_18_o> created at line 95.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[15][4]_triggers[31]_Mux_19_o> created at line 96.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_waiting_for_trigger[15]_Mux_98_o> created at line 165.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_trigger_in[15]_Mux_103_o> created at line 168.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_waiting_for_edge[15]_Mux_105_o> created at line 168.
    Found 16-bit 4-to-1 multiplexer for signal <stim_pol[15]_stim_pol[15]_mux_205_OUT> created at line 230.
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_126_o> created at line 184
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_129_o> created at line 185
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_135_o> created at line 188
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_140_o> created at line 189
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_148_o> created at line 194
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_154_o> created at line 196
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_165_o> created at line 204
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_176_o> created at line 213
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_192_o> created at line 226
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_214_o> created at line 240
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_224_o> created at line 248
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_234_o> created at line 251
    Summary:
	inferred  19 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 209 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred 362 Multiplexer(s).
Unit <stim_sequencer_8> synthesized.

Synthesizing Unit <analog_out_sequencer_1>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\analog_out_sequencer.v".
        MODULE = 8
    Found 16-bit register for signal <event_end>.
    Found 16-bit register for signal <DAC_negative>.
    Found 16-bit register for signal <DAC_positive>.
    Found 16-bit register for signal <DAC_baseline>.
    Found 16-bit register for signal <event_repeat_stim>.
    Found 16-bit register for signal <event_end_stim>.
    Found 16-bit register for signal <event_stim_phase3>.
    Found 16-bit register for signal <event_stim_phase2>.
    Found 16-bit register for signal <event_start_stim>.
    Found 8-bit register for signal <number_of_stim_pulses>.
    Found 2-bit register for signal <stim_shape>.
    Found 1-bit register for signal <neg_stim_first>.
    Found 5-bit register for signal <trigger_source>.
    Found 1-bit register for signal <trigger_on_edge>.
    Found 1-bit register for signal <trigger_polarity>.
    Found 1-bit register for signal <trigger_enable>.
    Found 16-bit register for signal <DAC_out>.
    Found 1-bit register for signal <waiting_for_trigger>.
    Found 1-bit register for signal <waiting_for_edge>.
    Found 16-bit register for signal <counter>.
    Found 8-bit register for signal <stim_counter>.
    Found 1-bit register for signal <trigger_in>.
    Found 16-bit adder for signal <counter[15]_GND_74_o_add_84_OUT> created at line 200.
    Found 8-bit subtractor for signal <GND_74_o_GND_74_o_sub_82_OUT<7:0>> created at line 194.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[4]_triggers[31]_Mux_4_o> created at line 79.
    Found 16-bit 4-to-1 multiplexer for signal <DAC_out[15]_DAC_negative[15]_mux_72_OUT> created at line 170.
    Found 16-bit comparator equal for signal <event_start_stim[15]_counter[15]_equal_55_o> created at line 147
    Found 16-bit comparator equal for signal <event_stim_phase2[15]_counter[15]_equal_59_o> created at line 155
    Found 16-bit comparator equal for signal <event_stim_phase3[15]_counter[15]_equal_67_o> created at line 167
    Found 16-bit comparator equal for signal <event_end_stim[15]_counter[15]_equal_76_o> created at line 179
    Found 16-bit comparator equal for signal <event_repeat_stim[15]_counter[15]_equal_80_o> created at line 192
    Found 16-bit comparator equal for signal <event_end[15]_counter[15]_equal_83_o> created at line 195
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 206 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  34 Multiplexer(s).
Unit <analog_out_sequencer_1> synthesized.

Synthesizing Unit <analog_out_sequencer_2>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\analog_out_sequencer.v".
        MODULE = 9
    Found 16-bit register for signal <event_end>.
    Found 16-bit register for signal <DAC_negative>.
    Found 16-bit register for signal <DAC_positive>.
    Found 16-bit register for signal <DAC_baseline>.
    Found 16-bit register for signal <event_repeat_stim>.
    Found 16-bit register for signal <event_end_stim>.
    Found 16-bit register for signal <event_stim_phase3>.
    Found 16-bit register for signal <event_stim_phase2>.
    Found 16-bit register for signal <event_start_stim>.
    Found 8-bit register for signal <number_of_stim_pulses>.
    Found 2-bit register for signal <stim_shape>.
    Found 1-bit register for signal <neg_stim_first>.
    Found 5-bit register for signal <trigger_source>.
    Found 1-bit register for signal <trigger_on_edge>.
    Found 1-bit register for signal <trigger_polarity>.
    Found 1-bit register for signal <trigger_enable>.
    Found 16-bit register for signal <DAC_out>.
    Found 1-bit register for signal <waiting_for_trigger>.
    Found 1-bit register for signal <waiting_for_edge>.
    Found 16-bit register for signal <counter>.
    Found 8-bit register for signal <stim_counter>.
    Found 1-bit register for signal <trigger_in>.
    Found 16-bit adder for signal <counter[15]_GND_75_o_add_84_OUT> created at line 200.
    Found 8-bit subtractor for signal <GND_75_o_GND_75_o_sub_82_OUT<7:0>> created at line 194.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[4]_triggers[31]_Mux_4_o> created at line 79.
    Found 16-bit 4-to-1 multiplexer for signal <DAC_out[15]_DAC_negative[15]_mux_72_OUT> created at line 170.
    Found 16-bit comparator equal for signal <event_start_stim[15]_counter[15]_equal_55_o> created at line 147
    Found 16-bit comparator equal for signal <event_stim_phase2[15]_counter[15]_equal_59_o> created at line 155
    Found 16-bit comparator equal for signal <event_stim_phase3[15]_counter[15]_equal_67_o> created at line 167
    Found 16-bit comparator equal for signal <event_end_stim[15]_counter[15]_equal_76_o> created at line 179
    Found 16-bit comparator equal for signal <event_repeat_stim[15]_counter[15]_equal_80_o> created at line 192
    Found 16-bit comparator equal for signal <event_end[15]_counter[15]_equal_83_o> created at line 195
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 206 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  34 Multiplexer(s).
Unit <analog_out_sequencer_2> synthesized.

Synthesizing Unit <analog_out_sequencer_3>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\analog_out_sequencer.v".
        MODULE = 10
    Found 16-bit register for signal <event_end>.
    Found 16-bit register for signal <DAC_negative>.
    Found 16-bit register for signal <DAC_positive>.
    Found 16-bit register for signal <DAC_baseline>.
    Found 16-bit register for signal <event_repeat_stim>.
    Found 16-bit register for signal <event_end_stim>.
    Found 16-bit register for signal <event_stim_phase3>.
    Found 16-bit register for signal <event_stim_phase2>.
    Found 16-bit register for signal <event_start_stim>.
    Found 8-bit register for signal <number_of_stim_pulses>.
    Found 2-bit register for signal <stim_shape>.
    Found 1-bit register for signal <neg_stim_first>.
    Found 5-bit register for signal <trigger_source>.
    Found 1-bit register for signal <trigger_on_edge>.
    Found 1-bit register for signal <trigger_polarity>.
    Found 1-bit register for signal <trigger_enable>.
    Found 16-bit register for signal <DAC_out>.
    Found 1-bit register for signal <waiting_for_trigger>.
    Found 1-bit register for signal <waiting_for_edge>.
    Found 16-bit register for signal <counter>.
    Found 8-bit register for signal <stim_counter>.
    Found 1-bit register for signal <trigger_in>.
    Found 16-bit adder for signal <counter[15]_GND_76_o_add_84_OUT> created at line 200.
    Found 8-bit subtractor for signal <GND_76_o_GND_76_o_sub_82_OUT<7:0>> created at line 194.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[4]_triggers[31]_Mux_4_o> created at line 79.
    Found 16-bit 4-to-1 multiplexer for signal <DAC_out[15]_DAC_negative[15]_mux_72_OUT> created at line 170.
    Found 16-bit comparator equal for signal <event_start_stim[15]_counter[15]_equal_55_o> created at line 147
    Found 16-bit comparator equal for signal <event_stim_phase2[15]_counter[15]_equal_59_o> created at line 155
    Found 16-bit comparator equal for signal <event_stim_phase3[15]_counter[15]_equal_67_o> created at line 167
    Found 16-bit comparator equal for signal <event_end_stim[15]_counter[15]_equal_76_o> created at line 179
    Found 16-bit comparator equal for signal <event_repeat_stim[15]_counter[15]_equal_80_o> created at line 192
    Found 16-bit comparator equal for signal <event_end[15]_counter[15]_equal_83_o> created at line 195
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 206 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  34 Multiplexer(s).
Unit <analog_out_sequencer_3> synthesized.

Synthesizing Unit <analog_out_sequencer_4>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\analog_out_sequencer.v".
        MODULE = 11
    Found 16-bit register for signal <event_end>.
    Found 16-bit register for signal <DAC_negative>.
    Found 16-bit register for signal <DAC_positive>.
    Found 16-bit register for signal <DAC_baseline>.
    Found 16-bit register for signal <event_repeat_stim>.
    Found 16-bit register for signal <event_end_stim>.
    Found 16-bit register for signal <event_stim_phase3>.
    Found 16-bit register for signal <event_stim_phase2>.
    Found 16-bit register for signal <event_start_stim>.
    Found 8-bit register for signal <number_of_stim_pulses>.
    Found 2-bit register for signal <stim_shape>.
    Found 1-bit register for signal <neg_stim_first>.
    Found 5-bit register for signal <trigger_source>.
    Found 1-bit register for signal <trigger_on_edge>.
    Found 1-bit register for signal <trigger_polarity>.
    Found 1-bit register for signal <trigger_enable>.
    Found 16-bit register for signal <DAC_out>.
    Found 1-bit register for signal <waiting_for_trigger>.
    Found 1-bit register for signal <waiting_for_edge>.
    Found 16-bit register for signal <counter>.
    Found 8-bit register for signal <stim_counter>.
    Found 1-bit register for signal <trigger_in>.
    Found 16-bit adder for signal <counter[15]_GND_77_o_add_84_OUT> created at line 200.
    Found 8-bit subtractor for signal <GND_77_o_GND_77_o_sub_82_OUT<7:0>> created at line 194.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[4]_triggers[31]_Mux_4_o> created at line 79.
    Found 16-bit 4-to-1 multiplexer for signal <DAC_out[15]_DAC_negative[15]_mux_72_OUT> created at line 170.
    Found 16-bit comparator equal for signal <event_start_stim[15]_counter[15]_equal_55_o> created at line 147
    Found 16-bit comparator equal for signal <event_stim_phase2[15]_counter[15]_equal_59_o> created at line 155
    Found 16-bit comparator equal for signal <event_stim_phase3[15]_counter[15]_equal_67_o> created at line 167
    Found 16-bit comparator equal for signal <event_end_stim[15]_counter[15]_equal_76_o> created at line 179
    Found 16-bit comparator equal for signal <event_repeat_stim[15]_counter[15]_equal_80_o> created at line 192
    Found 16-bit comparator equal for signal <event_end[15]_counter[15]_equal_83_o> created at line 195
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 206 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  34 Multiplexer(s).
Unit <analog_out_sequencer_4> synthesized.

Synthesizing Unit <analog_out_sequencer_5>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\analog_out_sequencer.v".
        MODULE = 12
    Found 16-bit register for signal <event_end>.
    Found 16-bit register for signal <DAC_negative>.
    Found 16-bit register for signal <DAC_positive>.
    Found 16-bit register for signal <DAC_baseline>.
    Found 16-bit register for signal <event_repeat_stim>.
    Found 16-bit register for signal <event_end_stim>.
    Found 16-bit register for signal <event_stim_phase3>.
    Found 16-bit register for signal <event_stim_phase2>.
    Found 16-bit register for signal <event_start_stim>.
    Found 8-bit register for signal <number_of_stim_pulses>.
    Found 2-bit register for signal <stim_shape>.
    Found 1-bit register for signal <neg_stim_first>.
    Found 5-bit register for signal <trigger_source>.
    Found 1-bit register for signal <trigger_on_edge>.
    Found 1-bit register for signal <trigger_polarity>.
    Found 1-bit register for signal <trigger_enable>.
    Found 16-bit register for signal <DAC_out>.
    Found 1-bit register for signal <waiting_for_trigger>.
    Found 1-bit register for signal <waiting_for_edge>.
    Found 16-bit register for signal <counter>.
    Found 8-bit register for signal <stim_counter>.
    Found 1-bit register for signal <trigger_in>.
    Found 16-bit adder for signal <counter[15]_GND_78_o_add_84_OUT> created at line 200.
    Found 8-bit subtractor for signal <GND_78_o_GND_78_o_sub_82_OUT<7:0>> created at line 194.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[4]_triggers[31]_Mux_4_o> created at line 79.
    Found 16-bit 4-to-1 multiplexer for signal <DAC_out[15]_DAC_negative[15]_mux_72_OUT> created at line 170.
    Found 16-bit comparator equal for signal <event_start_stim[15]_counter[15]_equal_55_o> created at line 147
    Found 16-bit comparator equal for signal <event_stim_phase2[15]_counter[15]_equal_59_o> created at line 155
    Found 16-bit comparator equal for signal <event_stim_phase3[15]_counter[15]_equal_67_o> created at line 167
    Found 16-bit comparator equal for signal <event_end_stim[15]_counter[15]_equal_76_o> created at line 179
    Found 16-bit comparator equal for signal <event_repeat_stim[15]_counter[15]_equal_80_o> created at line 192
    Found 16-bit comparator equal for signal <event_end[15]_counter[15]_equal_83_o> created at line 195
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 206 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  34 Multiplexer(s).
Unit <analog_out_sequencer_5> synthesized.

Synthesizing Unit <analog_out_sequencer_6>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\analog_out_sequencer.v".
        MODULE = 13
    Found 16-bit register for signal <event_end>.
    Found 16-bit register for signal <DAC_negative>.
    Found 16-bit register for signal <DAC_positive>.
    Found 16-bit register for signal <DAC_baseline>.
    Found 16-bit register for signal <event_repeat_stim>.
    Found 16-bit register for signal <event_end_stim>.
    Found 16-bit register for signal <event_stim_phase3>.
    Found 16-bit register for signal <event_stim_phase2>.
    Found 16-bit register for signal <event_start_stim>.
    Found 8-bit register for signal <number_of_stim_pulses>.
    Found 2-bit register for signal <stim_shape>.
    Found 1-bit register for signal <neg_stim_first>.
    Found 5-bit register for signal <trigger_source>.
    Found 1-bit register for signal <trigger_on_edge>.
    Found 1-bit register for signal <trigger_polarity>.
    Found 1-bit register for signal <trigger_enable>.
    Found 16-bit register for signal <DAC_out>.
    Found 1-bit register for signal <waiting_for_trigger>.
    Found 1-bit register for signal <waiting_for_edge>.
    Found 16-bit register for signal <counter>.
    Found 8-bit register for signal <stim_counter>.
    Found 1-bit register for signal <trigger_in>.
    Found 16-bit adder for signal <counter[15]_GND_79_o_add_84_OUT> created at line 200.
    Found 8-bit subtractor for signal <GND_79_o_GND_79_o_sub_82_OUT<7:0>> created at line 194.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[4]_triggers[31]_Mux_4_o> created at line 79.
    Found 16-bit 4-to-1 multiplexer for signal <DAC_out[15]_DAC_negative[15]_mux_72_OUT> created at line 170.
    Found 16-bit comparator equal for signal <event_start_stim[15]_counter[15]_equal_55_o> created at line 147
    Found 16-bit comparator equal for signal <event_stim_phase2[15]_counter[15]_equal_59_o> created at line 155
    Found 16-bit comparator equal for signal <event_stim_phase3[15]_counter[15]_equal_67_o> created at line 167
    Found 16-bit comparator equal for signal <event_end_stim[15]_counter[15]_equal_76_o> created at line 179
    Found 16-bit comparator equal for signal <event_repeat_stim[15]_counter[15]_equal_80_o> created at line 192
    Found 16-bit comparator equal for signal <event_end[15]_counter[15]_equal_83_o> created at line 195
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 206 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  34 Multiplexer(s).
Unit <analog_out_sequencer_6> synthesized.

Synthesizing Unit <analog_out_sequencer_7>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\analog_out_sequencer.v".
        MODULE = 14
    Found 16-bit register for signal <event_end>.
    Found 16-bit register for signal <DAC_negative>.
    Found 16-bit register for signal <DAC_positive>.
    Found 16-bit register for signal <DAC_baseline>.
    Found 16-bit register for signal <event_repeat_stim>.
    Found 16-bit register for signal <event_end_stim>.
    Found 16-bit register for signal <event_stim_phase3>.
    Found 16-bit register for signal <event_stim_phase2>.
    Found 16-bit register for signal <event_start_stim>.
    Found 8-bit register for signal <number_of_stim_pulses>.
    Found 2-bit register for signal <stim_shape>.
    Found 1-bit register for signal <neg_stim_first>.
    Found 5-bit register for signal <trigger_source>.
    Found 1-bit register for signal <trigger_on_edge>.
    Found 1-bit register for signal <trigger_polarity>.
    Found 1-bit register for signal <trigger_enable>.
    Found 16-bit register for signal <DAC_out>.
    Found 1-bit register for signal <waiting_for_trigger>.
    Found 1-bit register for signal <waiting_for_edge>.
    Found 16-bit register for signal <counter>.
    Found 8-bit register for signal <stim_counter>.
    Found 1-bit register for signal <trigger_in>.
    Found 16-bit adder for signal <counter[15]_GND_80_o_add_84_OUT> created at line 200.
    Found 8-bit subtractor for signal <GND_80_o_GND_80_o_sub_82_OUT<7:0>> created at line 194.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[4]_triggers[31]_Mux_4_o> created at line 79.
    Found 16-bit 4-to-1 multiplexer for signal <DAC_out[15]_DAC_negative[15]_mux_72_OUT> created at line 170.
    Found 16-bit comparator equal for signal <event_start_stim[15]_counter[15]_equal_55_o> created at line 147
    Found 16-bit comparator equal for signal <event_stim_phase2[15]_counter[15]_equal_59_o> created at line 155
    Found 16-bit comparator equal for signal <event_stim_phase3[15]_counter[15]_equal_67_o> created at line 167
    Found 16-bit comparator equal for signal <event_end_stim[15]_counter[15]_equal_76_o> created at line 179
    Found 16-bit comparator equal for signal <event_repeat_stim[15]_counter[15]_equal_80_o> created at line 192
    Found 16-bit comparator equal for signal <event_end[15]_counter[15]_equal_83_o> created at line 195
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 206 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  34 Multiplexer(s).
Unit <analog_out_sequencer_7> synthesized.

Synthesizing Unit <analog_out_sequencer_8>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\analog_out_sequencer.v".
        MODULE = 15
    Found 16-bit register for signal <event_end>.
    Found 16-bit register for signal <DAC_negative>.
    Found 16-bit register for signal <DAC_positive>.
    Found 16-bit register for signal <DAC_baseline>.
    Found 16-bit register for signal <event_repeat_stim>.
    Found 16-bit register for signal <event_end_stim>.
    Found 16-bit register for signal <event_stim_phase3>.
    Found 16-bit register for signal <event_stim_phase2>.
    Found 16-bit register for signal <event_start_stim>.
    Found 8-bit register for signal <number_of_stim_pulses>.
    Found 2-bit register for signal <stim_shape>.
    Found 1-bit register for signal <neg_stim_first>.
    Found 5-bit register for signal <trigger_source>.
    Found 1-bit register for signal <trigger_on_edge>.
    Found 1-bit register for signal <trigger_polarity>.
    Found 1-bit register for signal <trigger_enable>.
    Found 16-bit register for signal <DAC_out>.
    Found 1-bit register for signal <waiting_for_trigger>.
    Found 1-bit register for signal <waiting_for_edge>.
    Found 16-bit register for signal <counter>.
    Found 8-bit register for signal <stim_counter>.
    Found 1-bit register for signal <trigger_in>.
    Found 16-bit adder for signal <counter[15]_GND_81_o_add_84_OUT> created at line 200.
    Found 8-bit subtractor for signal <GND_81_o_GND_81_o_sub_82_OUT<7:0>> created at line 194.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[4]_triggers[31]_Mux_4_o> created at line 79.
    Found 16-bit 4-to-1 multiplexer for signal <DAC_out[15]_DAC_negative[15]_mux_72_OUT> created at line 170.
    Found 16-bit comparator equal for signal <event_start_stim[15]_counter[15]_equal_55_o> created at line 147
    Found 16-bit comparator equal for signal <event_stim_phase2[15]_counter[15]_equal_59_o> created at line 155
    Found 16-bit comparator equal for signal <event_stim_phase3[15]_counter[15]_equal_67_o> created at line 167
    Found 16-bit comparator equal for signal <event_end_stim[15]_counter[15]_equal_76_o> created at line 179
    Found 16-bit comparator equal for signal <event_repeat_stim[15]_counter[15]_equal_80_o> created at line 192
    Found 16-bit comparator equal for signal <event_end[15]_counter[15]_equal_83_o> created at line 195
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 206 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  34 Multiplexer(s).
Unit <analog_out_sequencer_8> synthesized.

Synthesizing Unit <digout_sequencer>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\digout_sequencer.v".
        MODULE = 16
    Found 16x1-bit dual-port RAM <Mram_trigger_on_edge> for signal <trigger_on_edge>.
    Found 16x8-bit dual-port RAM <Mram_number_of_stim_pulses> for signal <number_of_stim_pulses>.
    Found 16x16-bit dual-port RAM <Mram_event_start_stim> for signal <event_start_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_end_stim> for signal <event_end_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_repeat_stim> for signal <event_repeat_stim>.
    Found 16x16-bit dual-port RAM <Mram_event_end> for signal <event_end>.
    Found 80-bit register for signal <n0326[79:0]>.
    Found 16-bit register for signal <trigger_polarity>.
    Found 16-bit register for signal <trigger_enable>.
    Found 16-bit register for signal <digout>.
    Found 16-bit register for signal <waiting_for_trigger>.
    Found 16-bit register for signal <waiting_for_edge>.
    Found 16-bit register for signal <trigger_in>.
    Found 16-bit adder for signal <addr[3]_GND_82_o_add_135_OUT> created at line 172.
    Found 8-bit subtractor for signal <GND_82_o_GND_82_o_sub_124_OUT<7:0>> created at line 166.
    Found 16x16-bit single-port RAM <Mram_counter> for signal <counter>.
    Found 16x8-bit single-port RAM <Mram_stim_counter> for signal <stim_counter>.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[0][4]_triggers[31]_Mux_5_o> created at line 64.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[1][4]_triggers[31]_Mux_6_o> created at line 65.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[2][4]_triggers[31]_Mux_7_o> created at line 66.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[3][4]_triggers[31]_Mux_8_o> created at line 67.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[4][4]_triggers[31]_Mux_9_o> created at line 68.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[5][4]_triggers[31]_Mux_10_o> created at line 69.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[6][4]_triggers[31]_Mux_11_o> created at line 70.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[7][4]_triggers[31]_Mux_12_o> created at line 71.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[8][4]_triggers[31]_Mux_13_o> created at line 72.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[9][4]_triggers[31]_Mux_14_o> created at line 73.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[10][4]_triggers[31]_Mux_15_o> created at line 74.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[11][4]_triggers[31]_Mux_16_o> created at line 75.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[12][4]_triggers[31]_Mux_17_o> created at line 76.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[13][4]_triggers[31]_Mux_18_o> created at line 77.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[14][4]_triggers[31]_Mux_19_o> created at line 78.
    Found 1-bit 32-to-1 multiplexer for signal <trigger_source[15][4]_triggers[31]_Mux_20_o> created at line 79.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_waiting_for_trigger[15]_Mux_85_o> created at line 130.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_trigger_enable[15]_Mux_89_o> created at line 133.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_trigger_in[15]_Mux_90_o> created at line 133.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_waiting_for_edge[15]_Mux_92_o> created at line 133.
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_103_o> created at line 143
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_110_o> created at line 151
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_118_o> created at line 164
    Found 16-bit comparator equal for signal <addr[3]_addr[3]_equal_128_o> created at line 167
    Summary:
	inferred   8 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 176 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred 198 Multiplexer(s).
Unit <digout_sequencer> synthesized.

Synthesizing Unit <digital_input_deserializer>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\digital_input_deserializer.v".
        ms_wait = 99
        ms_clk1_a = 100
        ms_clk11_a = 140
    Found 1-bit register for signal <serial_CLK>.
    Found 1-bit register for signal <TTL_save_exp<15>>.
    Found 1-bit register for signal <TTL_save_exp<14>>.
    Found 1-bit register for signal <TTL_save_exp<13>>.
    Found 1-bit register for signal <TTL_save_exp<12>>.
    Found 1-bit register for signal <TTL_save_exp<11>>.
    Found 1-bit register for signal <TTL_save_exp<10>>.
    Found 1-bit register for signal <TTL_save_exp<9>>.
    Found 1-bit register for signal <TTL_save_exp<8>>.
    Found 1-bit register for signal <TTL_save_exp<7>>.
    Found 1-bit register for signal <TTL_save_exp<6>>.
    Found 1-bit register for signal <TTL_save_exp<5>>.
    Found 1-bit register for signal <TTL_save_exp<4>>.
    Found 1-bit register for signal <TTL_save_exp<3>>.
    Found 1-bit register for signal <TTL_save_exp<2>>.
    Found 1-bit register for signal <TTL_save_exp<1>>.
    Found 1-bit register for signal <TTL_save_exp<0>>.
    Found 1-bit register for signal <TTL_save<15>>.
    Found 1-bit register for signal <TTL_save<14>>.
    Found 1-bit register for signal <TTL_save<13>>.
    Found 1-bit register for signal <TTL_save<12>>.
    Found 1-bit register for signal <TTL_save<11>>.
    Found 1-bit register for signal <TTL_save<10>>.
    Found 1-bit register for signal <TTL_save<9>>.
    Found 1-bit register for signal <TTL_save<8>>.
    Found 1-bit register for signal <TTL_save<7>>.
    Found 1-bit register for signal <TTL_save<6>>.
    Found 1-bit register for signal <TTL_save<5>>.
    Found 1-bit register for signal <TTL_save<4>>.
    Found 1-bit register for signal <TTL_save<3>>.
    Found 1-bit register for signal <TTL_save<2>>.
    Found 1-bit register for signal <TTL_save<1>>.
    Found 1-bit register for signal <TTL_save<0>>.
    Found 16-bit register for signal <TTL_parallel>.
    Found 16-bit register for signal <TTL_parallel_exp>.
    Found 1-bit register for signal <serial_LOAD>.
    Found 16-bit 17-to-1 multiplexer for signal <_n0212> created at line 79.
    Summary:
	inferred  66 D-type flip-flop(s).
	inferred  20 Multiplexer(s).
Unit <digital_input_deserializer> synthesized.

Synthesizing Unit <DAC_output_scalable_HPF>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\DAC_output_scalable_HPF.v".
        ms_wait = 99
        ms_clk1_a = 100
        ms_clk9_d = 135
        ms_clk18_c = 170
        ms_clk27_b = 205
    Found 1-bit register for signal <DAC_SYNC>.
    Found 1-bit register for signal <DAC_SCLK>.
    Found 1-bit register for signal <DAC_DIN>.
    Found 1-bit register for signal <state_clk>.
    Found 32-bit register for signal <HPF_state>.
    Found 16-bit subtractor for signal <subtract_result> created at line 135.
    Found 32-bit adder for signal <n0315> created at line 75.
    Found 32-bit adder for signal <n0275> created at line 75.
    Found 32-bit adder for signal <n0320> created at line 86.
    Found 32-bit adder for signal <n0269> created at line 86.
    Found 32-bit adder for signal <HPF_new_state> created at line 100.
    Found 16-bit adder for signal <add_result> created at line 136.
    Found 1-bit 8-to-1 multiplexer for signal <DAC_input_scaled<14>> created at line 155.
    Found 1-bit 8-to-1 multiplexer for signal <DAC_input_scaled<13>> created at line 155.
    Found 1-bit 8-to-1 multiplexer for signal <DAC_input_scaled<12>> created at line 155.
    Found 1-bit 8-to-1 multiplexer for signal <DAC_input_scaled<11>> created at line 155.
    Found 1-bit 8-to-1 multiplexer for signal <DAC_input_scaled<10>> created at line 155.
    Found 1-bit 8-to-1 multiplexer for signal <DAC_input_scaled<9>> created at line 155.
    Found 1-bit 8-to-1 multiplexer for signal <DAC_input_scaled<8>> created at line 155.
    Found 1-bit 8-to-1 multiplexer for signal <DAC_input_scaled<7>> created at line 155.
    Found 1-bit 8-to-1 multiplexer for signal <DAC_input_scaled<6>> created at line 155.
    Found 1-bit 8-to-1 multiplexer for signal <DAC_input_scaled<5>> created at line 155.
    Found 1-bit 8-to-1 multiplexer for signal <DAC_input_scaled<4>> created at line 155.
    Found 1-bit 8-to-1 multiplexer for signal <DAC_input_scaled<3>> created at line 155.
    Found 1-bit 8-to-1 multiplexer for signal <DAC_input_scaled<2>> created at line 155.
    Found 1-bit 8-to-1 multiplexer for signal <DAC_input_scaled<1>> created at line 155.
    Found 1-bit 8-to-1 multiplexer for signal <DAC_input_scaled<0>> created at line 155.
    Found 16-bit comparator lessequal for signal <n0076> created at line 124
    Found 16-bit comparator lessequal for signal <n0078> created at line 124
    Found 1-bit comparator equal for signal <DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o> created at line 157
    Found 2-bit comparator equal for signal <DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_25_o> created at line 160
    Found 3-bit comparator equal for signal <DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o> created at line 163
    Found 4-bit comparator equal for signal <DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_27_o> created at line 166
    Found 5-bit comparator equal for signal <DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_28_o> created at line 169
    Found 6-bit comparator equal for signal <DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_29_o> created at line 172
    Found 7-bit comparator equal for signal <DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o> created at line 175
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred 114 Multiplexer(s).
Unit <DAC_output_scalable_HPF> synthesized.

Synthesizing Unit <ADC_input>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\ADC_input.v".
        ms_wait = 99
        ms_clk1_a = 100
        ms_clk18_c = 170
    Found 1-bit register for signal <ADC_SCLK>.
    Found 1-bit register for signal <ADC_register<15>>.
    Found 1-bit register for signal <ADC_register<14>>.
    Found 1-bit register for signal <ADC_register<13>>.
    Found 1-bit register for signal <ADC_register<12>>.
    Found 1-bit register for signal <ADC_register<11>>.
    Found 1-bit register for signal <ADC_register<10>>.
    Found 1-bit register for signal <ADC_register<9>>.
    Found 1-bit register for signal <ADC_register<8>>.
    Found 1-bit register for signal <ADC_register<7>>.
    Found 1-bit register for signal <ADC_register<6>>.
    Found 1-bit register for signal <ADC_register<5>>.
    Found 1-bit register for signal <ADC_register<4>>.
    Found 1-bit register for signal <ADC_register<3>>.
    Found 1-bit register for signal <ADC_register<2>>.
    Found 1-bit register for signal <ADC_register<1>>.
    Found 1-bit register for signal <ADC_register<0>>.
    Found 1-bit register for signal <ADC_CS>.
    Found 16-bit 21-to-1 multiplexer for signal <_n0132> created at line 52.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <ADC_input> synthesized.

Synthesizing Unit <MISO_phase_selector>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\MISO_phase_selector.v".
    Found 33-bit 12-to-1 multiplexer for signal <MISO> created at line 28.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MISO_phase_selector> synthesized.

Synthesizing Unit <okHost>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\okLibrary.v".
    Set property "IOB = TRUE" for instance <delays[0].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[0].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[0].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[1].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[1].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[1].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[2].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[2].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[2].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[3].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[3].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[3].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[4].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[4].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[4].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[5].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[5].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[5].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[6].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[6].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[6].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[7].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[7].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[7].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[8].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[8].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[8].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[9].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[9].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[9].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[10].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[10].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[10].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[11].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[11].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[11].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[12].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[12].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[12].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[13].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[13].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[13].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[14].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[14].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[14].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[15].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[15].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[15].fdreout1>.
    Summary:
	no macro.
Unit <okHost> synthesized.

Synthesizing Unit <okWireOR>.
    Related source file is "C:\Users\Reid\Documents\Xilinx\OpalKelly\RHS2000InterfaceXEM6010\okLibrary.v".
        N = 41
    Summary:
	no macro.
Unit <okWireOR> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 160
 16x1-bit dual-port RAM                                : 25
 16x16-bit dual-port RAM                               : 100
 16x16-bit single-port RAM                             : 9
 16x2-bit dual-port RAM                                : 8
 16x8-bit dual-port RAM                                : 9
 16x8-bit single-port RAM                              : 9
# Adders/Subtractors                                   : 133
 10-bit adder                                          : 4
 11-bit adder                                          : 2
 12-bit adder                                          : 3
 13-bit adder                                          : 7
 16-bit adder                                          : 26
 16-bit subtractor                                     : 9
 26-bit subtractor                                     : 1
 27-bit adder                                          : 2
 3-bit adder                                           : 2
 30-bit adder                                          : 2
 32-bit adder                                          : 41
 4-bit adder                                           : 1
 6-bit adder                                           : 4
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 3
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 21
 9-bit adder                                           : 2
# Registers                                            : 541
 1-bit register                                        : 200
 10-bit register                                       : 1
 11-bit register                                       : 2
 13-bit register                                       : 18
 134-bit register                                      : 8
 16-bit register                                       : 203
 2-bit register                                        : 9
 25-bit register                                       : 1
 26-bit register                                       : 2
 3-bit register                                        : 3
 30-bit register                                       : 3
 32-bit register                                       : 28
 4-bit register                                        : 2
 5-bit register                                        : 9
 6-bit register                                        : 6
 64-bit register                                       : 1
 7-bit register                                        : 2
 8-bit register                                        : 34
 80-bit register                                       : 9
# Comparators                                          : 277
 1-bit comparator equal                                : 8
 10-bit comparator greater                             : 2
 13-bit comparator equal                               : 4
 16-bit comparator equal                               : 148
 16-bit comparator greater                             : 8
 16-bit comparator lessequal                           : 16
 2-bit comparator equal                                : 8
 3-bit comparator equal                                : 8
 30-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 4-bit comparator equal                                : 16
 4-bit comparator greater                              : 1
 5-bit comparator equal                                : 16
 6-bit comparator equal                                : 18
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 9
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 2
 9-bit comparator greater                              : 2
# Multiplexers                                         : 4672
 1-bit 16-to-1 multiplexer                             : 28
 1-bit 2-to-1 multiplexer                              : 3102
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 32-to-1 multiplexer                             : 152
 1-bit 8-to-1 multiplexer                              : 120
 10-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 27
 16-bit 12-to-1 multiplexer                            : 8
 16-bit 17-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 847
 16-bit 21-to-1 multiplexer                            : 8
 16-bit 4-to-1 multiplexer                             : 16
 16-bit 8-to-1 multiplexer                             : 17
 18-bit 2-to-1 multiplexer                             : 24
 32-bit 2-to-1 multiplexer                             : 101
 33-bit 12-to-1 multiplexer                            : 8
 5-bit 2-to-1 multiplexer                              : 144
 6-bit 2-to-1 multiplexer                              : 8
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 52
 9-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# FSMs                                                 : 6
# Xors                                                 : 152
 1-bit xor2                                            : 152

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <okWireIn.ngc>.
Reading core <okTriggerIn.ngc>.
Reading core <okWireOut.ngc>.
Reading core <okPipeIn.ngc>.
Reading core <okPipeOut.ngc>.
Reading core <okCoreHarness.ngc>.
Reading core <TFIFO64x8a_64x8b.ngc>.
Reading core <fifo_w16_2048_r64_512.ngc>.
Reading core <fifo_w64_512_r16_2048.ngc>.
Reading core <multiplier_18x18.ngc>.
Loading core <okWireIn> for timing and area information for instance <wi00>.
Loading core <okWireIn> for timing and area information for instance <wi01>.
Loading core <okWireIn> for timing and area information for instance <wi02>.
Loading core <okWireIn> for timing and area information for instance <wi03>.
Loading core <okWireIn> for timing and area information for instance <wi04>.
Loading core <okWireIn> for timing and area information for instance <wi05>.
Loading core <okWireIn> for timing and area information for instance <wi06>.
Loading core <okWireIn> for timing and area information for instance <wi07>.
Loading core <okWireIn> for timing and area information for instance <wi08>.
Loading core <okWireIn> for timing and area information for instance <wi09>.
Loading core <okWireIn> for timing and area information for instance <wi0a>.
Loading core <okWireIn> for timing and area information for instance <wi0b>.
Loading core <okWireIn> for timing and area information for instance <wi0c>.
Loading core <okWireIn> for timing and area information for instance <wi0d>.
Loading core <okWireIn> for timing and area information for instance <wi0e>.
Loading core <okWireIn> for timing and area information for instance <wi0f>.
Loading core <okWireIn> for timing and area information for instance <wi10>.
Loading core <okWireIn> for timing and area information for instance <wi11>.
Loading core <okWireIn> for timing and area information for instance <wi12>.
Loading core <okWireIn> for timing and area information for instance <wi13>.
Loading core <okWireIn> for timing and area information for instance <wi14>.
Loading core <okWireIn> for timing and area information for instance <wi15>.
Loading core <okWireIn> for timing and area information for instance <wi16>.
Loading core <okWireIn> for timing and area information for instance <wi17>.
Loading core <okWireIn> for timing and area information for instance <wi18>.
Loading core <okWireIn> for timing and area information for instance <wi19>.
Loading core <okWireIn> for timing and area information for instance <wi1a>.
Loading core <okWireIn> for timing and area information for instance <wi1b>.
Loading core <okWireIn> for timing and area information for instance <wi1c>.
Loading core <okWireIn> for timing and area information for instance <wi1d>.
Loading core <okWireIn> for timing and area information for instance <wi1e>.
Loading core <okWireIn> for timing and area information for instance <wi1f>.
Loading core <okTriggerIn> for timing and area information for instance <ti40>.
Loading core <okTriggerIn> for timing and area information for instance <ti41>.
Loading core <okTriggerIn> for timing and area information for instance <ti42>.
Loading core <okTriggerIn> for timing and area information for instance <ti43>.
Loading core <okTriggerIn> for timing and area information for instance <ti44>.
Loading core <okTriggerIn> for timing and area information for instance <ti45>.
Loading core <okWireOut> for timing and area information for instance <wo20>.
Loading core <okWireOut> for timing and area information for instance <wo21>.
Loading core <okWireOut> for timing and area information for instance <wo22>.
Loading core <okWireOut> for timing and area information for instance <wo23>.
Loading core <okWireOut> for timing and area information for instance <wo24>.
Loading core <okWireOut> for timing and area information for instance <wo25>.
Loading core <okWireOut> for timing and area information for instance <wo26>.
Loading core <okWireOut> for timing and area information for instance <wo27>.
Loading core <okWireOut> for timing and area information for instance <wo28>.
Loading core <okWireOut> for timing and area information for instance <wo29>.
Loading core <okWireOut> for timing and area information for instance <wo2a>.
Loading core <okWireOut> for timing and area information for instance <wo2b>.
Loading core <okWireOut> for timing and area information for instance <wo2c>.
Loading core <okWireOut> for timing and area information for instance <wo2d>.
Loading core <okWireOut> for timing and area information for instance <wo2e>.
Loading core <okWireOut> for timing and area information for instance <wo2f>.
Loading core <okWireOut> for timing and area information for instance <wo30>.
Loading core <okWireOut> for timing and area information for instance <wo31>.
Loading core <okWireOut> for timing and area information for instance <wo32>.
Loading core <okWireOut> for timing and area information for instance <wo33>.
Loading core <okWireOut> for timing and area information for instance <wo34>.
Loading core <okWireOut> for timing and area information for instance <wo35>.
Loading core <okWireOut> for timing and area information for instance <wo36>.
Loading core <okWireOut> for timing and area information for instance <wo37>.
Loading core <okWireOut> for timing and area information for instance <wo38>.
Loading core <okWireOut> for timing and area information for instance <wo39>.
Loading core <okWireOut> for timing and area information for instance <wo3a>.
Loading core <okWireOut> for timing and area information for instance <wo3b>.
Loading core <okWireOut> for timing and area information for instance <wo3c>.
Loading core <okWireOut> for timing and area information for instance <wo3d>.
Loading core <okWireOut> for timing and area information for instance <wo3e>.
Loading core <okWireOut> for timing and area information for instance <wo3f>.
Loading core <okPipeIn> for timing and area information for instance <pi80>.
Loading core <okPipeIn> for timing and area information for instance <pi81>.
Loading core <okPipeIn> for timing and area information for instance <pi82>.
Loading core <okPipeIn> for timing and area information for instance <pi83>.
Loading core <okPipeIn> for timing and area information for instance <pi84>.
Loading core <okPipeIn> for timing and area information for instance <pi85>.
Loading core <okPipeIn> for timing and area information for instance <pi86>.
Loading core <okPipeIn> for timing and area information for instance <pi87>.
Loading core <okPipeOut> for timing and area information for instance <poa0>.
Loading core <TFIFO64x8a_64x8b> for timing and area information for instance <core0/a0/cb0>.
Loading core <okCoreHarness> for timing and area information for instance <core0>.
Loading core <fifo_w16_2048_r64_512> for timing and area information for instance <okPipeIn_fifo>.
Loading core <fifo_w64_512_r16_2048> for timing and area information for instance <okPipeOut_fifo>.
Loading core <multiplier_18x18> for timing and area information for instance <multiplier_1>.
INFO:Xst:2261 - The FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> in Unit <mcb_soft_calibration_inst> is equivalent to the following 3 FFs/Latches, which will be removed : <IODRPCTRLR_MEMCELL_ADDR_4> <IODRPCTRLR_MEMCELL_ADDR_5> <IODRPCTRLR_MEMCELL_ADDR_6> 
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p0_cmd_instr_2> (without init value) has a constant value of 0 in block <ddr2_state_machine_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p0_cmd_instr_1> (without init value) has a constant value of 0 in block <ddr2_state_machine_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <p0_cmd_byte_addr_0> of sequential type is unconnected in block <ddr2_state_machine_inst>.
WARNING:Xst:2677 - Node <p0_cmd_byte_addr_27> of sequential type is unconnected in block <ddr2_state_machine_inst>.
WARNING:Xst:2677 - Node <p0_cmd_byte_addr_28> of sequential type is unconnected in block <ddr2_state_machine_inst>.
WARNING:Xst:2677 - Node <p0_cmd_byte_addr_29> of sequential type is unconnected in block <ddr2_state_machine_inst>.

Synthesizing (advanced) Unit <DAC_output_scalable_HPF>.
The following registers are absorbed into accumulator <HPF_state>: 1 register on signal <HPF_state>.
Unit <DAC_output_scalable_HPF> synthesized (advanced).

Synthesizing (advanced) Unit <SDRAM_FIFO>.
The following registers are absorbed into counter <rst_cnt>: 1 register on signal <rst_cnt>.
Unit <SDRAM_FIFO> synthesized (advanced).

Synthesizing (advanced) Unit <ddr2_state_machine>.
The following registers are absorbed into accumulator <cmd_byte_addr_wr>: 1 register on signal <cmd_byte_addr_wr>.
The following registers are absorbed into accumulator <cmd_byte_addr_rd>: 1 register on signal <cmd_byte_addr_rd>.
Unit <ddr2_state_machine> synthesized (advanced).

Synthesizing (advanced) Unit <digout_sequencer>.
INFO:Xst:3231 - The small RAM <Mram_trigger_on_edge> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_82_o_equal_51_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<5>>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_number_of_stim_pulses> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_82_o_equal_52_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<7:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_start_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_82_o_equal_53_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_end_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_82_o_equal_54_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_repeat_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_PWR_84_o_equal_55_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_end> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_PWR_84_o_equal_56_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_counter> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <dataclk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <channel<3:0>>  |          |
    |     diA            | connected to signal <_n0606>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_stim_counter> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <dataclk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <channel<3:0>>  |          |
    |     diA            | connected to signal <_n0610>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <digout_sequencer> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_controller> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_mcb_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_mcb_controller> synthesized (advanced).

Synthesizing (advanced) Unit <main>.
The following registers are absorbed into counter <RAM_addr_wr_counter>: 1 register on signal <RAM_addr_wr_counter>.
Unit <main> synthesized (advanced).

Synthesizing (advanced) Unit <mcb_soft_calibration>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <WAIT_200us_COUNTER>: 1 register on signal <WAIT_200us_COUNTER>.
The following registers are absorbed into counter <DQS_DELAY>: 1 register on signal <DQS_DELAY>.
The following registers are absorbed into counter <counter_inc>: 1 register on signal <counter_inc>.
The following registers are absorbed into counter <counter_dec>: 1 register on signal <counter_dec>.
	The following adders/subtractors are grouped into adder tree <Madd_n0420_Madd1> :
 	<Madd_n0610[8:0]> in block <mcb_soft_calibration>, 	<Madd_n0613[9:0]> in block <mcb_soft_calibration>, 	<Madd_n0616[10:0]_Madd> in block <mcb_soft_calibration>, 	<Madd__n0708_Madd> in block <mcb_soft_calibration>.
	The following adders/subtractors are grouped into adder tree <Madd_n0592[9:0]1> :
 	<Madd_n0586[7:0]> in block <mcb_soft_calibration>, 	<Madd_n0589[8:0]> in block <mcb_soft_calibration>, 	<Madd_n0592[9:0]> in block <mcb_soft_calibration>.
Unit <mcb_soft_calibration> synthesized (advanced).

Synthesizing (advanced) Unit <stim_sequencer_1>.
INFO:Xst:3231 - The small RAM <Mram_trigger_on_edge> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<5>>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_trigger_enable> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<7>>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_number_of_stim_pulses> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<7:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_stim_shape> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<9:8>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_on> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_neg_stim_first> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<10>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_off> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_start_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_stim_phase2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_stim_phase3> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_end_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_charge_recov_on> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_repeat_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_charge_recov_off> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_on_repeat> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_off_repeat> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_end> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_stim_counter> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <dataclk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <channel<3:0>>  |          |
    |     diA            | connected to signal <_n1045>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_counter> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <dataclk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <channel<3:0>>  |          |
    |     diA            | connected to signal <_n1041>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <stim_sequencer_1> synthesized (advanced).

Synthesizing (advanced) Unit <stim_sequencer_2>.
INFO:Xst:3231 - The small RAM <Mram_trigger_on_edge> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_67_o_Mux_77_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<5>>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_trigger_enable> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_67_o_Mux_77_o_1> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<7>>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_number_of_stim_pulses> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_67_o_Mux_72_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<7:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_stim_shape> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_67_o_Mux_72_o_1> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<9:8>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_on> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_67_o_Mux_70_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_neg_stim_first> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_67_o_Mux_72_o_2> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<10>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_off> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_67_o_Mux_69_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_start_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_67_o_Mux_68_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_stim_phase2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_67_o_Mux_67_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_stim_phase3> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_67_o_Mux_66_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_end_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_67_o_Mux_65_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_charge_recov_on> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_67_o_Mux_63_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_repeat_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_67_o_Mux_64_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_charge_recov_off> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_67_o_Mux_62_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_on_repeat> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_67_o_Mux_61_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_off_repeat> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_67_o_Mux_60_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_end> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_67_o_Mux_59_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_stim_counter> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <dataclk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <channel<3:0>>  |          |
    |     diA            | connected to signal <_n1028>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_counter> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <dataclk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <channel<3:0>>  |          |
    |     diA            | connected to signal <_n1024>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <stim_sequencer_2> synthesized (advanced).

Synthesizing (advanced) Unit <stim_sequencer_3>.
INFO:Xst:3231 - The small RAM <Mram_trigger_on_edge> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_68_o_Mux_77_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<5>>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_trigger_enable> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_68_o_Mux_77_o_1> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<7>>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_number_of_stim_pulses> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_68_o_Mux_72_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<7:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_stim_shape> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_68_o_Mux_72_o_1> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<9:8>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_on> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_68_o_Mux_70_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_neg_stim_first> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_68_o_Mux_72_o_2> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<10>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_off> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_68_o_Mux_69_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_start_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_68_o_Mux_68_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_stim_phase2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_68_o_Mux_67_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_stim_phase3> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_68_o_Mux_66_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_end_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_68_o_Mux_65_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_charge_recov_on> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_68_o_Mux_63_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_repeat_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_68_o_Mux_64_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_charge_recov_off> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_68_o_Mux_62_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_on_repeat> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_68_o_Mux_61_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_off_repeat> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_68_o_Mux_60_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_end> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_68_o_Mux_59_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_stim_counter> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <dataclk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <channel<3:0>>  |          |
    |     diA            | connected to signal <_n1028>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_counter> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <dataclk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <channel<3:0>>  |          |
    |     diA            | connected to signal <_n1024>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <stim_sequencer_3> synthesized (advanced).

Synthesizing (advanced) Unit <stim_sequencer_4>.
INFO:Xst:3231 - The small RAM <Mram_trigger_on_edge> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_69_o_Mux_77_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<5>>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_trigger_enable> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_69_o_Mux_77_o_1> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<7>>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_number_of_stim_pulses> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_69_o_Mux_72_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<7:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_stim_shape> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_69_o_Mux_72_o_1> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<9:8>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_on> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_69_o_Mux_70_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_neg_stim_first> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_69_o_Mux_72_o_2> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<10>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_off> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_69_o_Mux_69_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_start_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_69_o_Mux_68_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_stim_phase2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_69_o_Mux_67_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_stim_phase3> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_69_o_Mux_66_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_end_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_69_o_Mux_65_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_charge_recov_on> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_69_o_Mux_63_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_repeat_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_69_o_Mux_64_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_charge_recov_off> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_69_o_Mux_62_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_on_repeat> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_69_o_Mux_61_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_off_repeat> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_69_o_Mux_60_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_end> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_69_o_Mux_59_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_stim_counter> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <dataclk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <channel<3:0>>  |          |
    |     diA            | connected to signal <_n1028>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_counter> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <dataclk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <channel<3:0>>  |          |
    |     diA            | connected to signal <_n1024>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <stim_sequencer_4> synthesized (advanced).

Synthesizing (advanced) Unit <stim_sequencer_5>.
INFO:Xst:3231 - The small RAM <Mram_trigger_on_edge> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_70_o_Mux_77_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<5>>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_trigger_enable> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_70_o_Mux_77_o_1> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<7>>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_number_of_stim_pulses> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_70_o_Mux_72_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<7:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_stim_shape> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_70_o_Mux_72_o_1> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<9:8>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_on> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_70_o_Mux_70_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_neg_stim_first> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_70_o_Mux_72_o_2> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<10>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_off> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_70_o_Mux_69_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_start_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_70_o_Mux_68_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_stim_phase2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_70_o_Mux_67_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_stim_phase3> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_70_o_Mux_66_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_end_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_70_o_Mux_65_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_charge_recov_on> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_70_o_Mux_63_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_repeat_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_70_o_Mux_64_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_charge_recov_off> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_70_o_Mux_62_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_on_repeat> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_70_o_Mux_61_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_off_repeat> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_70_o_Mux_60_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_end> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_70_o_Mux_59_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_stim_counter> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <dataclk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <channel<3:0>>  |          |
    |     diA            | connected to signal <_n1028>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_counter> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <dataclk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <channel<3:0>>  |          |
    |     diA            | connected to signal <_n1024>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <stim_sequencer_5> synthesized (advanced).

Synthesizing (advanced) Unit <stim_sequencer_6>.
INFO:Xst:3231 - The small RAM <Mram_trigger_on_edge> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_71_o_Mux_77_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<5>>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_trigger_enable> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_71_o_Mux_77_o_1> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<7>>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_number_of_stim_pulses> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_71_o_Mux_72_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<7:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_stim_shape> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_71_o_Mux_72_o_1> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<9:8>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_on> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_71_o_Mux_70_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_neg_stim_first> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_71_o_Mux_72_o_2> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<10>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_off> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_71_o_Mux_69_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_start_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_71_o_Mux_68_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_stim_phase2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_71_o_Mux_67_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_stim_phase3> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_71_o_Mux_66_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_end_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_71_o_Mux_65_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_charge_recov_on> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_71_o_Mux_63_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_repeat_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_71_o_Mux_64_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_charge_recov_off> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_71_o_Mux_62_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_on_repeat> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_71_o_Mux_61_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_off_repeat> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_71_o_Mux_60_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_end> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_71_o_Mux_59_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_stim_counter> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <dataclk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <channel<3:0>>  |          |
    |     diA            | connected to signal <_n1028>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_counter> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <dataclk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <channel<3:0>>  |          |
    |     diA            | connected to signal <_n1024>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <stim_sequencer_6> synthesized (advanced).

Synthesizing (advanced) Unit <stim_sequencer_7>.
INFO:Xst:3231 - The small RAM <Mram_trigger_on_edge> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_72_o_Mux_77_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<5>>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_trigger_enable> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_72_o_Mux_77_o_1> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<7>>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_number_of_stim_pulses> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_72_o_Mux_72_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<7:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_stim_shape> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_72_o_Mux_72_o_1> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<9:8>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_on> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_72_o_Mux_70_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_neg_stim_first> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_72_o_Mux_72_o_2> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<10>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_off> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_72_o_Mux_69_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_start_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_72_o_Mux_68_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_stim_phase2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_72_o_Mux_67_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_stim_phase3> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_72_o_Mux_66_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_end_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_72_o_Mux_65_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_charge_recov_on> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_72_o_Mux_63_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_repeat_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_72_o_Mux_64_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_charge_recov_off> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_72_o_Mux_62_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_on_repeat> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_72_o_Mux_61_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_off_repeat> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_72_o_Mux_60_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_end> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_72_o_Mux_59_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_stim_counter> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <dataclk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <channel<3:0>>  |          |
    |     diA            | connected to signal <_n1028>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_counter> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <dataclk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <channel<3:0>>  |          |
    |     diA            | connected to signal <_n1024>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <stim_sequencer_7> synthesized (advanced).

Synthesizing (advanced) Unit <stim_sequencer_8>.
INFO:Xst:3231 - The small RAM <Mram_trigger_on_edge> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_73_o_Mux_77_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<5>>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_trigger_enable> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_73_o_Mux_77_o_1> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<7>>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_number_of_stim_pulses> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_73_o_Mux_72_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<7:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_stim_shape> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_73_o_Mux_72_o_1> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<9:8>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_on> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_73_o_Mux_70_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_neg_stim_first> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_73_o_Mux_72_o_2> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word<10>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_off> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_73_o_Mux_69_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_start_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_73_o_Mux_68_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_stim_phase2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_73_o_Mux_67_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_stim_phase3> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_73_o_Mux_66_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_end_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_73_o_Mux_65_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_charge_recov_on> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_73_o_Mux_63_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_repeat_stim> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_73_o_Mux_64_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_charge_recov_off> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_73_o_Mux_62_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_on_repeat> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_73_o_Mux_61_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_amp_settle_off_repeat> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_73_o_Mux_60_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_event_end> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <prog_trig>     | rise     |
    |     weA            | connected to signal <prog_address[3]_GND_73_o_Mux_59_o_0> | high     |
    |     addrA          | connected to signal <prog_channel>  |          |
    |     diA            | connected to signal <prog_word>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <channel<3:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_stim_counter> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <dataclk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <channel<3:0>>  |          |
    |     diA            | connected to signal <_n1028>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_counter> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <dataclk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <channel<3:0>>  |          |
    |     diA            | connected to signal <_n1024>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <stim_sequencer_8> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 160
 16x1-bit dual-port distributed RAM                    : 25
 16x16-bit dual-port distributed RAM                   : 100
 16x16-bit single-port distributed RAM                 : 9
 16x2-bit dual-port distributed RAM                    : 8
 16x8-bit dual-port distributed RAM                    : 9
 16x8-bit single-port distributed RAM                  : 9
# Adders/Subtractors                                   : 90
 10-bit adder                                          : 2
 13-bit adder                                          : 4
 16-bit adder                                          : 25
 16-bit adder carry in                                 : 8
 16-bit subtractor                                     : 9
 18-bit adder carry in                                 : 8
 26-bit subtractor                                     : 1
 27-bit adder                                          : 2
 32-bit adder                                          : 1
 6-bit adder                                           : 3
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 8-bit subtractor                                      : 21
 9-bit adder                                           : 4
# Adder Trees                                          : 2
 10-bit / 4-inputs adder tree                          : 1
 10-bit / 6-inputs adder tree                          : 1
# Counters                                             : 9
 13-bit up counter                                     : 1
 16-bit up counter                                     : 1
 3-bit up counter                                      : 2
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 2
 8-bit updown counter                                  : 1
# Accumulators                                         : 10
 30-bit up accumulator                                 : 2
 32-bit up accumulator                                 : 8
# Registers                                            : 6702
 Flip-Flops                                            : 6702
# Comparators                                          : 277
 1-bit comparator equal                                : 8
 10-bit comparator greater                             : 2
 13-bit comparator equal                               : 4
 16-bit comparator equal                               : 148
 16-bit comparator greater                             : 8
 16-bit comparator lessequal                           : 16
 2-bit comparator equal                                : 8
 3-bit comparator equal                                : 8
 30-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 4-bit comparator equal                                : 16
 4-bit comparator greater                              : 1
 5-bit comparator equal                                : 16
 6-bit comparator equal                                : 18
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 9
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 2
 9-bit comparator greater                              : 2
# Multiplexers                                         : 5680
 1-bit 16-to-1 multiplexer                             : 28
 1-bit 2-to-1 multiplexer                              : 4272
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 32-to-1 multiplexer                             : 152
 1-bit 8-to-1 multiplexer                              : 136
 10-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 23
 16-bit 12-to-1 multiplexer                            : 8
 16-bit 17-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 823
 16-bit 21-to-1 multiplexer                            : 8
 16-bit 4-to-1 multiplexer                             : 16
 16-bit 8-to-1 multiplexer                             : 16
 18-bit 2-to-1 multiplexer                             : 24
 32-bit 2-to-1 multiplexer                             : 101
 33-bit 12-to-1 multiplexer                            : 8
 6-bit 2-to-1 multiplexer                              : 8
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 48
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 6
# Xors                                                 : 152
 1-bit xor2                                            : 152

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <p0_cmd_instr_1> (without init value) has a constant value of 0 in block <ddr2_state_machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p0_cmd_instr_2> (without init value) has a constant value of 0 in block <ddr2_state_machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_BKST> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <read_mode> in Unit <ddr2_state_machine> is equivalent to the following FF/Latch, which will be removed : <write_mode> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_mcb_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ADC_inout_8/ADC_CS> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <ADC_inout_8/ADC_SCLK> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <ADC_inout_7/ADC_CS> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <ADC_inout_7/ADC_SCLK> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <ADC_inout_6/ADC_CS> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <ADC_inout_6/ADC_SCLK> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <ADC_inout_5/ADC_CS> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <ADC_inout_5/ADC_SCLK> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <ADC_inout_4/ADC_CS> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <ADC_inout_4/ADC_SCLK> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <ADC_inout_3/ADC_CS> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <ADC_inout_3/ADC_SCLK> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <ADC_inout_2/ADC_CS> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <ADC_inout_2/ADC_SCLK> of sequential type is unconnected in block <main>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <main_state[1:141]> with one-hot encoding.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 State                            | Encoding
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 00000000000000000000000001100011 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
 00000000000000000000000011101111 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
 00000000000000000000000001100100 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100
 00000000000000000000000001100101 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
 00000000000000000000000001100110 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
 00000000000000000000000001100111 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000
 00000000000000000000000001101000 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000
 00000000000000000000000001101001 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000
 00000000000000000000000001101010 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000
 00000000000000000000000001101011 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000
 00000000000000000000000001101100 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
 00000000000000000000000001101101 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000
 00000000000000000000000001101110 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000
 00000000000000000000000001101111 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000
 00000000000000000000000001110000 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000
 00000000000000000000000001110001 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000
 00000000000000000000000001110010 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000
 00000000000000000000000001110011 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000
 00000000000000000000000001110100 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000
 00000000000000000000000001110101 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000
 00000000000000000000000001110110 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
 00000000000000000000000001110111 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000
 00000000000000000000000001111000 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000
 00000000000000000000000001111001 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000
 00000000000000000000000001111010 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000
 00000000000000000000000001111011 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000
 00000000000000000000000001111100 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000
 00000000000000000000000001111101 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000
 00000000000000000000000001111110 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000
 00000000000000000000000001111111 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000
 00000000000000000000000010000000 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000
 00000000000000000000000010000001 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000
 00000000000000000000000010000010 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000
 00000000000000000000000010000011 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000
 00000000000000000000000010000100 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000
 00000000000000000000000010000101 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000
 00000000000000000000000010000110 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000
 00000000000000000000000010000111 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000
 00000000000000000000000010001000 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000
 00000000000000000000000010001001 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000
 00000000000000000000000010001010 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000
 00000000000000000000000010001011 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000
 00000000000000000000000010001100 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000
 00000000000000000000000010001101 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000
 00000000000000000000000010001110 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000
 00000000000000000000000010001111 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000
 00000000000000000000000010010000 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000
 00000000000000000000000010010001 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000
 00000000000000000000000010010010 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000
 00000000000000000000000010010011 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000
 00000000000000000000000010010100 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000
 00000000000000000000000010010101 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000
 00000000000000000000000010010110 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000
 00000000000000000000000010010111 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000
 00000000000000000000000010011000 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000
 00000000000000000000000010011001 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000
 00000000000000000000000010011010 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000
 00000000000000000000000010011011 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010011100 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010011101 | 000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010011110 | 000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010011111 | 000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010100000 | 000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010100001 | 000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010100010 | 000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010100011 | 000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010100100 | 000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010100101 | 000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010100110 | 000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010100111 | 000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010101000 | 000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010101001 | 000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010101010 | 000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010101011 | 000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010101100 | 000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010101101 | 000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010101110 | 000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010101111 | 000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010110000 | 000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010110001 | 000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010110010 | 000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010110011 | 000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010110100 | 000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010110101 | 000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010110110 | 000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010110111 | 000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010111000 | 000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010111001 | 000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010111010 | 000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010111011 | 000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010111100 | 000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010111101 | 000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010111110 | 000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000010111111 | 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011000000 | 000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011000001 | 000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011000010 | 000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011000011 | 000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011000100 | 000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011000101 | 000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011000110 | 000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011000111 | 000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011001000 | 000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011001001 | 000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011001010 | 000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011001011 | 000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011001100 | 000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011001101 | 000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011001110 | 000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011001111 | 000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011010000 | 000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011010001 | 000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011010010 | 000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011010011 | 000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011010100 | 000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011010101 | 000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011010110 | 000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011010111 | 000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011011000 | 000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011011001 | 000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011011010 | 000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011011011 | 000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011011100 | 000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011011101 | 000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011011110 | 000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011011111 | 000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011100000 | 000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011100001 | 000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011100010 | 000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011100011 | 000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011100100 | 000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011100101 | 000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011100110 | 000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011100111 | 000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011101000 | 000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011101001 | 000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011101010 | 000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011101011 | 000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011101100 | 001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011101101 | 010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00000000000000000000000011101110 | 100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SDRAM_FIFO_inst/ddr2_state_machine_inst/FSM_5> on signal <state[1:11]> with one-hot encoding.
-------------------------------------------------
 State                            | Encoding
-------------------------------------------------
 00000000000000000000000000000000 | 00000000001
 00000000000000000000000000001010 | 00000000010
 00000000000000000000000000001011 | 00000000100
 00000000000000000000000000001100 | 00000001000
 00000000000000000000000000001101 | 00000010000
 00000000000000000000000000000001 | 00000100000
 00000000000000000000000000010100 | 00001000000
 00000000000000000000000000010101 | 00010000000
 00000000000000000000000000010110 | 00100000000
 00000000000000000000000000010111 | 01000000000
 00000000000000000000000000011000 | 10000000000
-------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/FSM_2> on signal <STATE[1:6]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000000
 000001 | 000001
 000010 | 000011
 000011 | 000010
 000100 | 000110
 000101 | 000111
 000110 | 000101
 000111 | 000100
 001000 | 001100
 001001 | 001101
 001010 | 001111
 001011 | 001110
 001100 | 001010
 001101 | 001011
 010010 | 001001
 010000 | 001000
 001110 | 011000
 001111 | 011001
 010001 | 011011
 010011 | 011010
 010100 | 011110
 010101 | 011111
 100010 | 011101
 100001 | 011100
 010111 | 010100
 010110 | 010101
 011000 | 010111
 011001 | 010110
 011010 | 010010
 011011 | 010011
 011100 | 010001
 011101 | 010000
 011110 | 110000
 011111 | 110001
 100000 | 110011
 100011 | 110010
 100100 | 110110
 100101 | 110111
 100110 | 110101
 101000 | 110100
 101001 | 111100
 100111 | 111101
 101010 | unreached
--------------------
Optimizing FSM <SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/FSM_3> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 111   | 00010000
 100   | 00100000
 101   | 01000000
 110   | 10000000
-------------------
Optimizing FSM <SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/FSM_4> on signal <state[1:4]> with GRAY encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0011
 0011  | 0010
 0111  | 0110
 0100  | 0111
 0101  | 0101
 0110  | 0100
 1000  | 1100
 1001  | 1101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <variable_freq_clk_generator_inst/FSM_1> on signal <DCM_prog_state[1:33]> with one-hot encoding.
-----------------------------------------------------------------------
 State                            | Encoding
-----------------------------------------------------------------------
 00000000000000000000000000001010 | 000000000000000000000000000000001
 00000000000000000000000000001011 | 000000000000000000000000000000010
 00000000000000000000000000001100 | 000000000000000000000000000000100
 00000000000000000000000000001101 | 000000000000000000000000000001000
 00000000000000000000000000001110 | 000000000000000000000000000010000
 00000000000000000000000000001111 | 000000000000000000000000000100000
 00000000000000000000000000010000 | 000000000000000000000000001000000
 00000000000000000000000000010001 | 000000000000000000000000010000000
 00000000000000000000000000010010 | 000000000000000000000000100000000
 00000000000000000000000000010011 | 000000000000000000000001000000000
 00000000000000000000000000010100 | 000000000000000000000010000000000
 00000000000000000000000000010101 | 000000000000000000000100000000000
 00000000000000000000000000010110 | 000000000000000000001000000000000
 00000000000000000000000000010111 | 000000000000000000010000000000000
 00000000000000000000000000011000 | 000000000000000000100000000000000
 00000000000000000000000000011001 | 000000000000000001000000000000000
 00000000000000000000000000011010 | 000000000000000010000000000000000
 00000000000000000000000000011011 | 000000000000000100000000000000000
 00000000000000000000000000011100 | 000000000000001000000000000000000
 00000000000000000000000000011101 | 000000000000010000000000000000000
 00000000000000000000000000011110 | 000000000000100000000000000000000
 00000000000000000000000000011111 | 000000000001000000000000000000000
 00000000000000000000000000100000 | 000000000010000000000000000000000
 00000000000000000000000000100001 | 000000000100000000000000000000000
 00000000000000000000000000100010 | 000000001000000000000000000000000
 00000000000000000000000000100011 | 000000010000000000000000000000000
 00000000000000000000000000100100 | 000000100000000000000000000000000
 00000000000000000000000000100101 | 000001000000000000000000000000000
 00000000000000000000000000100110 | 000010000000000000000000000000000
 00000000000000000000000000100111 | 000100000000000000000000000000000
 00000000000000000000000000101000 | 001000000000000000000000000000000
 00000000000000000000000000101001 | 010000000000000000000000000000000
 00000000000000000000000000101010 | 100000000000000000000000000000000
-----------------------------------------------------------------------
WARNING:Xst:1710 - FF/Latch <burst_cnt_0> (without init value) has a constant value of 0 in block <ddr2_state_machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p0_cmd_byte_addr_0> (without init value) has a constant value of 0 in block <ddr2_state_machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p0_cmd_byte_addr_1> (without init value) has a constant value of 0 in block <ddr2_state_machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p0_cmd_byte_addr_2> (without init value) has a constant value of 0 in block <ddr2_state_machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_byte_addr_wr_0> (without init value) has a constant value of 0 in block <ddr2_state_machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_byte_addr_wr_1> (without init value) has a constant value of 0 in block <ddr2_state_machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_byte_addr_wr_2> (without init value) has a constant value of 0 in block <ddr2_state_machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_byte_addr_rd_0> (without init value) has a constant value of 0 in block <ddr2_state_machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_byte_addr_rd_1> (without init value) has a constant value of 0 in block <ddr2_state_machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_byte_addr_rd_2> (without init value) has a constant value of 0 in block <ddr2_state_machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_WRITE_DATA_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <MCB_UIADDR_0> in Unit <mcb_soft_calibration> is equivalent to the following 3 FFs/Latches, which will be removed : <MCB_UIADDR_2> <MCB_UIADDR_3> <MCB_UIADDR_4> 

Optimizing unit <main> ...

Optimizing unit <okHost> ...

Optimizing unit <memc3_infrastructure> ...

Optimizing unit <ddr2_state_machine> ...

Optimizing unit <mcb_soft_calibration> ...

Optimizing unit <iodrp_controller> ...

Optimizing unit <iodrp_mcb_controller> ...

Optimizing unit <digital_input_deserializer> ...

Optimizing unit <variable_freq_clk_generator> ...

Optimizing unit <RAM_block_8192x16> ...

Optimizing unit <analog_out_sequencer_1> ...

Optimizing unit <analog_out_sequencer_2> ...

Optimizing unit <analog_out_sequencer_3> ...

Optimizing unit <analog_out_sequencer_4> ...

Optimizing unit <analog_out_sequencer_5> ...

Optimizing unit <analog_out_sequencer_6> ...

Optimizing unit <analog_out_sequencer_7> ...

Optimizing unit <analog_out_sequencer_8> ...

Optimizing unit <digout_sequencer> ...

Optimizing unit <DAC_output_scalable_HPF> ...

Optimizing unit <command_selector_stim> ...
WARNING:Xst:1710 - FF/Latch <SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_1> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_1> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_29> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_28> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_27> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_parallel_15> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_parallel_14> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_parallel_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_parallel_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_parallel_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_parallel_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_parallel_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_parallel_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_parallel_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_parallel_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_parallel_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_parallel_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_parallel_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_parallel_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_parallel_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_parallel_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_save_15> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_save_14> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_save_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_save_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_save_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_save_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_save_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_save_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_save_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_save_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_save_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_save_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_save_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_save_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_save_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <deserializer/TTL_save_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DAC_output_8/DAC_SYNC> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DAC_output_8/DAC_SCLK> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DAC_output_7/DAC_SYNC> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DAC_output_7/DAC_SCLK> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DAC_output_6/DAC_SYNC> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DAC_output_6/DAC_SCLK> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DAC_output_5/DAC_SYNC> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DAC_output_5/DAC_SCLK> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DAC_output_4/DAC_SYNC> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DAC_output_4/DAC_SCLK> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DAC_output_3/DAC_SYNC> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DAC_output_3/DAC_SCLK> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DAC_output_2/DAC_SYNC> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DAC_output_2/DAC_SCLK> of sequential type is unconnected in block <main>.
WARNING:Xst:1710 - FF/Latch <SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <DAC_output_8/state_clk> in Unit <main> is equivalent to the following 7 FFs/Latches, which will be removed : <DAC_output_7/state_clk> <DAC_output_6/state_clk> <DAC_output_5/state_clk> <DAC_output_4/state_clk> <DAC_output_3/state_clk> <DAC_output_2/state_clk> <DAC_output_1/state_clk> 
INFO:Xst:2261 - The FF/Latch <SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 84.
WARNING:Xst:387 - The KEEP property attached to the net <SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst> may hinder timing optimization.
   You may achieve better results by removing this property
INFO:Xst:2260 - The FF/Latch <core0/a0/pc0/sync_interrupt_flop> in Unit <host/core0> is equivalent to the following FF/Latch : <core0/a0/pc0/sync_sleep_flop> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <core0/a0/pc0/sync_interrupt_flop> in Unit <host/core0> is equivalent to the following FF/Latch : <core0/a0/pc0/sync_sleep_flop> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
FlipFlop SDRAM_FIFO_inst/ddr2_state_machine_inst/reset_d has been replicated 1 time(s)
FlipFlop SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd3 has been replicated 2 time(s)
FlipFlop SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd4 has been replicated 3 time(s)
FlipFlop SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd5 has been replicated 2 time(s)
FlipFlop SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7 has been replicated 2 time(s)
FlipFlop SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd8 has been replicated 2 time(s)
FlipFlop SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked has been replicated 3 time(s)
FlipFlop SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <main> :
	Found 2-bit shift register for signal <SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2>.
	Found 6-bit shift register for signal <variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd2>.
	Found 6-bit shift register for signal <variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd17>.
Unit <main> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 7170
 Flip-Flops                                            : 7170
# Shift Registers                                      : 3
 2-bit shift register                                  : 1
 6-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 22565
#      GND                         : 53
#      INV                         : 116
#      LUT1                        : 458
#      LUT2                        : 2045
#      LUT3                        : 661
#      LUT4                        : 2975
#      LUT5                        : 2013
#      LUT6                        : 9840
#      LUT6_2                      : 50
#      MULT_AND                    : 6
#      MUXCY                       : 2512
#      MUXF7                       : 407
#      MUXF8                       : 28
#      VCC                         : 12
#      XORCY                       : 1389
# FlipFlops/Latches                : 10047
#      FD                          : 545
#      FDC                         : 486
#      FDCE                        : 249
#      FDE                         : 5116
#      FDP                         : 84
#      FDPE                        : 16
#      FDR                         : 670
#      FDRE                        : 2549
#      FDS                         : 13
#      FDSE                        : 319
# RAMS                             : 969
#      RAM128X1S                   : 8
#      RAM16X1D                    : 459
#      RAM16X1S                    : 216
#      RAM32M                      : 213
#      RAM64M                      : 2
#      RAM64X1D                    : 2
#      RAMB16BWER                  : 69
# Shift Registers                  : 4
#      SRLC16E                     : 4
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 192
#      IBUF                        : 33
#      IBUFDS                      : 3
#      IBUFG                       : 2
#      IOBUF                       : 35
#      IOBUFDS                     : 2
#      OBUF                        : 90
#      OBUFDS                      : 1
#      OBUFT                       : 25
#      OBUFTDS                     : 1
# DCMs                             : 2
#      DCM_CLKGEN                  : 1
#      DCM_SP                      : 1
# DSPs                             : 8
#      DSP48A1                     : 8
# Others                           : 105
#      BUFPLL_MCB                  : 1
#      DNA_PORT                    : 1
#      IODELAY2                    : 29
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      MCB                         : 1
#      OSERDES2                    : 44
#      PLL_ADV                     : 1
#      PULLDOWN                    : 2
#      PULLUP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:            9999  out of  54576    18%  
 Number of Slice LUTs:                20176  out of  27288    73%  
    Number used as Logic:             18158  out of  27288    66%  
    Number used as Memory:             2018  out of   6408    31%  
       Number used as RAM:             2014
       Number used as SRL:                4

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  24097
   Number with an unused Flip Flop:   14098  out of  24097    58%  
   Number with an unused LUT:          3921  out of  24097    16%  
   Number of fully used LUT-FF pairs:  6078  out of  24097    25%  
   Number of unique control sets:       399

IO Utilization: 
 Number of IOs:                         207
 Number of bonded IOBs:                 199  out of    316    62%  
    IOB Flip Flops/Latches:              48

Specific Feature Utilization:
 Number of Block RAM/FIFO:               69  out of    116    59%  
    Number using Block RAM only:         69
 Number of BUFG/BUFGCTRLs:                6  out of     16    37%  
 Number of DSP48A1s:                      8  out of     58    13%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+------------------------------------------------------------+-------+
Clock Signal                             | Clock buffer(FF name)                                      | Load  |
-----------------------------------------+------------------------------------------------------------+-------+
variable_freq_clk_generator_inst/clkout_i| BUFG                                                       | 4264  |
ti43/ep_trigger<0>                       | NONE(DAC_thresh_1_0)                                       | 16    |
ti43/ep_trigger<1>                       | NONE(DAC_thresh_2_0)                                       | 16    |
ti43/ep_trigger<2>                       | NONE(DAC_thresh_3_0)                                       | 16    |
ti43/ep_trigger<5>                       | NONE(DAC_thresh_6_0)                                       | 16    |
ti43/ep_trigger<3>                       | NONE(DAC_thresh_4_0)                                       | 16    |
ti43/ep_trigger<4>                       | NONE(DAC_thresh_5_0)                                       | 16    |
ti43/ep_trigger<6>                       | NONE(DAC_thresh_7_0)                                       | 16    |
ti43/ep_trigger<7>                       | NONE(DAC_thresh_8_0)                                       | 16    |
ti44/ep_trigger<1>                       | NONE(HPF_coefficient_0)                                    | 16    |
ti43/ep_trigger<8>                       | NONE(DAC_thresh_pol_1)                                     | 1     |
ti43/ep_trigger<9>                       | NONE(DAC_thresh_pol_2)                                     | 1     |
ti43/ep_trigger<10>                      | NONE(DAC_thresh_pol_3)                                     | 1     |
ti43/ep_trigger<13>                      | NONE(DAC_thresh_pol_6)                                     | 1     |
ti43/ep_trigger<11>                      | NONE(DAC_thresh_pol_4)                                     | 1     |
ti43/ep_trigger<12>                      | NONE(DAC_thresh_pol_5)                                     | 1     |
ti43/ep_trigger<14>                      | NONE(DAC_thresh_pol_7)                                     | 1     |
ti43/ep_trigger<15>                      | NONE(DAC_thresh_pol_8)                                     | 1     |
ti44/ep_trigger<0>                       | NONE(HPF_en)                                               | 1     |
ti45/ep_trigger<0>                       | NONE(max_aux_cmd_index_1_in_0)                             | 13    |
ti45/ep_trigger<3>                       | NONE(max_aux_cmd_index_4_in_0)                             | 13    |
ti45/ep_trigger<1>                       | NONE(max_aux_cmd_index_2_in_0)                             | 13    |
ti45/ep_trigger<2>                       | NONE(max_aux_cmd_index_3_in_0)                             | 13    |
ti45/ep_trigger<4>                       | NONE(loop_aux_cmd_index_1_0)                               | 13    |
ti45/ep_trigger<5>                       | NONE(loop_aux_cmd_index_2_0)                               | 13    |
ti45/ep_trigger<6>                       | NONE(loop_aux_cmd_index_3_0)                               | 13    |
ti45/ep_trigger<7>                       | NONE(loop_aux_cmd_index_4_0)                               | 13    |
ti42/ep_trigger<1>                       | BUFG                                                       | 2852  |
hi_in<0>                                 | DCM_SP:CLK0                                                | 2831  |
clk1_in                                  | PLL_ADV:CLKOUT3                                            | 237   |
clk1_in                                  | PLL_ADV:CLKOUT2                                            | 399   |
DAC_output_8/state_clk                   | BUFG                                                       | 256   |
host/core0/okCH<1>                       | NONE(host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom)| 1     |
-----------------------------------------+------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 28.200ns (Maximum Frequency: 35.461MHz)
   Minimum input arrival time before clock: 7.073ns
   Maximum output required time after clock: 19.896ns
   Maximum combinational path delay: 4.965ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'variable_freq_clk_generator_inst/clkout_i'
  Clock period: 22.504ns (frequency: 44.437MHz)
  Total number of paths / destination ports: 1119720477 / 8214
-------------------------------------------------------------------------
Delay:               22.504ns (Levels of Logic = 43)
  Source:            DAC_reref_register_15 (FF)
  Destination:       FIFO_data_in_6 (FF)
  Source Clock:      variable_freq_clk_generator_inst/clkout_i rising
  Destination Clock: variable_freq_clk_generator_inst/clkout_i rising

  Data Path: DAC_reref_register_15 to FIFO_data_in_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            152   0.525   2.365  DAC_reref_register_15 (DAC_reref_register_15)
     LUT2:I1->O            0   0.254   0.000  DAC_output_2/Madd_n0275_Madd_Madd_lut<15> (DAC_output_2/Madd_n0275_Madd_Madd_lut<15>)
     XORCY:LI->O          18   0.149   1.235  DAC_output_2/Madd_n0275_Madd_Madd_xor<15> (DAC_output_2/n0275<15>)
     LUT6:I5->O            2   0.254   0.726  DAC_output_2/Mmux_HPF_input91 (DAC_output_2/HPF_input<2>)
     LUT2:I1->O            1   0.254   0.000  DAC_output_2/Madd_n0269_Madd_Madd_lut<2> (DAC_output_2/Madd_n0269_Madd_Madd_lut<2>)
     MUXCY:S->O            1   0.215   0.000  DAC_output_2/Madd_n0269_Madd_Madd_cy<2> (DAC_output_2/Madd_n0269_Madd_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Madd_n0269_Madd_Madd_cy<3> (DAC_output_2/Madd_n0269_Madd_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Madd_n0269_Madd_Madd_cy<4> (DAC_output_2/Madd_n0269_Madd_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Madd_n0269_Madd_Madd_cy<5> (DAC_output_2/Madd_n0269_Madd_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Madd_n0269_Madd_Madd_cy<6> (DAC_output_2/Madd_n0269_Madd_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Madd_n0269_Madd_Madd_cy<7> (DAC_output_2/Madd_n0269_Madd_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Madd_n0269_Madd_Madd_cy<8> (DAC_output_2/Madd_n0269_Madd_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Madd_n0269_Madd_Madd_cy<9> (DAC_output_2/Madd_n0269_Madd_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Madd_n0269_Madd_Madd_cy<10> (DAC_output_2/Madd_n0269_Madd_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Madd_n0269_Madd_Madd_cy<11> (DAC_output_2/Madd_n0269_Madd_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Madd_n0269_Madd_Madd_cy<12> (DAC_output_2/Madd_n0269_Madd_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Madd_n0269_Madd_Madd_cy<13> (DAC_output_2/Madd_n0269_Madd_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Madd_n0269_Madd_Madd_cy<14> (DAC_output_2/Madd_n0269_Madd_Madd_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Madd_n0269_Madd_Madd_cy<15> (DAC_output_2/Madd_n0269_Madd_Madd_cy<15>)
     MUXCY:CI->O           0   0.023   0.000  DAC_output_2/Madd_n0269_Madd_Madd_cy<16> (DAC_output_2/Madd_n0269_Madd_Madd_cy<16>)
     XORCY:CI->O          48   0.206   1.788  DAC_output_2/Madd_n0269_Madd_Madd_xor<17> (DAC_output_2/n0269<17>)
     LUT4:I3->O            3   0.254   0.766  DAC_output_2/Mmux_multiplier_in151 (DAC_output_2/multiplier_in<6>)
     LUT4:I3->O            1   0.254   0.000  DAC_output_2/Madd_add_result_lut<4> (DAC_output_2/Madd_add_result_lut<4>)
     MUXCY:S->O            1   0.215   0.000  DAC_output_2/Madd_add_result_cy<4> (DAC_output_2/Madd_add_result_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Madd_add_result_cy<5> (DAC_output_2/Madd_add_result_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Madd_add_result_cy<6> (DAC_output_2/Madd_add_result_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Madd_add_result_cy<7> (DAC_output_2/Madd_add_result_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Madd_add_result_cy<8> (DAC_output_2/Madd_add_result_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Madd_add_result_cy<9> (DAC_output_2/Madd_add_result_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Madd_add_result_cy<10> (DAC_output_2/Madd_add_result_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Madd_add_result_cy<11> (DAC_output_2/Madd_add_result_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Madd_add_result_cy<12> (DAC_output_2/Madd_add_result_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Madd_add_result_cy<13> (DAC_output_2/Madd_add_result_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  DAC_output_2/Madd_add_result_cy<14> (DAC_output_2/Madd_add_result_cy<14>)
     XORCY:CI->O          95   0.206   2.170  DAC_output_2/Madd_add_result_xor<15> (DAC_output_2/add_result<15>)
     LUT5:I4->O           25   0.254   1.511  DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_25_o11 (DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_25_o1)
     LUT5:I3->O            3   0.250   0.766  DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7111 (DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711)
     LUT6:I5->O           21   0.254   1.310  DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o721 (DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o72)
     LUT5:I4->O            3   0.254   1.042  DAC_output_2/Mmux_DAC_input_suppressed[15]_GND_84_o_MUX_4591_o11 (DAC_output_2/DAC_input_suppressed[15]_GND_84_o_MUX_4591_o)
     LUT5:I1->O            1   0.254   0.790  DAC_output_2/Mmux_DAC_input_scaled<6>_3 (DAC_output_2/Mmux_DAC_input_scaled<6>_3)
     LUT6:I4->O            3   0.250   0.994  DAC_output_2/Mmux_DAC_register131 (DAC_output_register_2<6>)
     LUT6:I3->O            1   0.235   0.682  main_state_main_state[31]_GND_1_o_select_591_OUT<6>1 (main_state_main_state[31]_GND_1_o_select_591_OUT<6>)
     LUT6:I5->O            1   0.254   0.682  main_state_main_state[31]_GND_1_o_select_591_OUT<6>8 (main_state_main_state[31]_GND_1_o_select_591_OUT<6>7)
     LUT5:I4->O            1   0.254   0.000  main_state_main_state[31]_GND_1_o_select_591_OUT<6>34 (main_state[31]_GND_1_o_select_591_OUT<6>)
     FDR:D                     0.074          FIFO_data_in_6
    ----------------------------------------
    Total                     22.504ns (5.677ns logic, 16.827ns route)
                                       (25.2% logic, 74.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ti42/ep_trigger<1>'
  Clock period: 2.284ns (frequency: 437.828MHz)
  Total number of paths / destination ports: 880 / 880
-------------------------------------------------------------------------
Delay:               2.284ns (Levels of Logic = 1)
  Source:            stim_sequencer_A1/trigger_source_0_76 (FF)
  Destination:       stim_sequencer_A1/trigger_source_0_76 (FF)
  Source Clock:      ti42/ep_trigger<1> rising
  Destination Clock: ti42/ep_trigger<1> rising

  Data Path: stim_sequencer_A1/trigger_source_0_76 to stim_sequencer_A1/trigger_source_0_76
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.525   1.431  stim_sequencer_A1/trigger_source_0_76 (stim_sequencer_A1/trigger_source_0_76)
     LUT6:I0->O            1   0.254   0.000  stim_sequencer_A1/mux1121 (stim_sequencer_A1/trigger_source[15][4]_prog_word[4]_mux_25_OUT<1>)
     FDE:D                     0.074          stim_sequencer_A1/trigger_source_0_76
    ----------------------------------------
    Total                      2.284ns (0.853ns logic, 1.431ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hi_in<0>'
  Clock period: 10.446ns (frequency: 95.726MHz)
  Total number of paths / destination ports: 51141 / 8520
-------------------------------------------------------------------------
Delay:               5.223ns (Levels of Logic = 2)
  Source:            wi00/ep_dataout_0 (FF)
  Destination:       RAM_addr_wr_counter_0 (FF)
  Source Clock:      hi_in<0> rising
  Destination Clock: hi_in<0> falling

  Data Path: wi00/ep_dataout_0 to RAM_addr_wr_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q          1663   0.525   2.892  ep_dataout_0 (ep_dataout<0>)
     end scope: 'wi00:ep_dataout<0>'
     LUT2:I0->O           13   0.250   1.097  Mcount_RAM_addr_wr_counter_val1 (Mcount_RAM_addr_wr_counter_val)
     FDRE:R                    0.459          RAM_addr_wr_counter_0
    ----------------------------------------
    Total                      5.223ns (1.234ns logic, 3.989ns route)
                                       (23.6% logic, 76.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1_in'
  Clock period: 28.200ns (frequency: 35.461MHz)
  Total number of paths / destination ports: 17518 / 1542
-------------------------------------------------------------------------
Delay:               4.512ns (Levels of Logic = 3)
  Source:            SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd3_1 (FF)
  Destination:       SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_16 (FF)
  Source Clock:      clk1_in rising 6.3X
  Destination Clock: clk1_in rising 6.3X

  Data Path: SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd3_1 to SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.525   1.112  SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd3_1 (SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd3_1)
     LUT5:I0->O            2   0.254   0.834  SDRAM_FIFO_inst/ddr2_state_machine_inst/state[31]_p0_wr_data[31]_select_46_OUT<0>11_SW0 (N1947)
     LUT6:I4->O           17   0.250   1.209  SDRAM_FIFO_inst/ddr2_state_machine_inst/state[31]_p0_wr_data[31]_select_46_OUT<0>11 (SDRAM_FIFO_inst/ddr2_state_machine_inst/state[31]_p0_wr_data[31]_select_46_OUT<0>1)
     LUT6:I5->O            1   0.254   0.000  SDRAM_FIFO_inst/ddr2_state_machine_inst/state[31]_p0_wr_data[31]_select_46_OUT<0> (SDRAM_FIFO_inst/ddr2_state_machine_inst/state[31]_p0_wr_data[31]_select_46_OUT<0>)
     FDE:D                     0.074          SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_0
    ----------------------------------------
    Total                      4.512ns (1.357ns logic, 3.155ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DAC_output_8/state_clk'
  Clock period: 3.036ns (frequency: 329.420MHz)
  Total number of paths / destination ports: 8192 / 256
-------------------------------------------------------------------------
Delay:               3.036ns (Levels of Logic = 2)
  Source:            DAC_output_7/HPF_state_31 (FF)
  Destination:       DAC_output_7/HPF_state_31 (FF)
  Source Clock:      DAC_output_8/state_clk rising
  Destination Clock: DAC_output_8/state_clk rising

  Data Path: DAC_output_7/HPF_state_31 to DAC_output_7/HPF_state_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             64   0.525   2.038  DAC_output_7/HPF_state_31 (DAC_output_7/HPF_state_31)
     LUT2:I0->O            0   0.250   0.000  DAC_output_7/Maccum_HPF_state_lut<31> (DAC_output_7/Maccum_HPF_state_lut<31>)
     XORCY:LI->O           1   0.149   0.000  DAC_output_7/Maccum_HPF_state_xor<31> (DAC_output_7/Result<31>)
     FDR:D                     0.074          DAC_output_7/HPF_state_31
    ----------------------------------------
    Total                      3.036ns (0.998ns logic, 2.038ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'host/core0/okCH<1>'
  Clock period: 3.081ns (frequency: 324.570MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               3.081ns (Levels of Logic = 0)
  Source:            host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Source Clock:      host/core0/okCH<1> rising
  Destination Clock: host/core0/okCH<1> rising

  Data Path: host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB15    1   2.100   0.681  core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (core0/a0/pm0/n0016<15>)
     RAMB16BWER:DIB15          0.300          core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    ----------------------------------------
    Total                      3.081ns (2.400ns logic, 0.681ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'variable_freq_clk_generator_inst/clkout_i'
  Total number of paths / destination ports: 1216 / 1216
-------------------------------------------------------------------------
Offset:              4.179ns (Levels of Logic = 2)
  Source:            MISO1_A (PAD)
  Destination:       in4x_A1_0 (FF)
  Destination Clock: variable_freq_clk_generator_inst/clkout_i rising

  Data Path: MISO1_A to in4x_A1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           134   1.328   2.542  MISO1_A_IBUF (MISO1_A_IBUF)
     LUT4:I1->O            1   0.235   0.000  main_state[31]_in4x_A1[133]_select_645_OUT<1>2 (main_state[31]_in4x_A1[133]_select_645_OUT<132>)
     FDE:D                     0.074          in4x_A1_132
    ----------------------------------------
    Total                      4.179ns (1.637ns logic, 2.542ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hi_in<0>'
  Total number of paths / destination ports: 1102 / 288
-------------------------------------------------------------------------
Offset:              7.073ns (Levels of Logic = 6)
  Source:            hi_in<7> (PAD)
  Destination:       host/core0/core0/ti_dataout_15 (FF)
  Destination Clock: hi_in<0> rising

  Data Path: hi_in<7> to host/core0/core0/ti_dataout_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.328   1.610  hi_in_7_IBUF (hi_in_7_IBUF)
     begin scope: 'host/core0:okHC<7>'
     LUT4:I0->O            2   0.254   0.726  core0/hi_addr[3]_hi_addr[3]_OR_157_o1 (core0/hi_addr[3]_hi_addr[3]_OR_157_o)
     LUT4:I3->O            1   0.254   0.682  core0/state[31]_ti_dataout[15]_select_93_OUT<0>13 (core0/state[31]_ti_dataout[15]_select_93_OUT<0>13)
     LUT5:I4->O           16   0.254   1.637  core0/state[31]_ti_dataout[15]_select_93_OUT<0>14 (core0/state[31]_ti_dataout[15]_select_93_OUT<0>1)
     LUT6:I0->O            1   0.254   0.000  core0/state[31]_ti_dataout[15]_select_93_OUT<3>1 (core0/state[31]_ti_dataout[15]_select_93_OUT<3>)
     FDE:D                     0.074          core0/ti_dataout_3
    ----------------------------------------
    Total                      7.073ns (2.418ns logic, 4.655ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk1_in'
  Total number of paths / destination ports: 144 / 131
-------------------------------------------------------------------------
Offset:              5.802ns (Levels of Logic = 5)
  Source:            mcb3_rzq (PAD)
  Destination:       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination Clock: clk1_in rising 3.1X

  Data Path: mcb3_rzq to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.328   0.958  SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IOBUF_RZQ (SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN)
     LUT4:I0->O            1   0.254   0.958  SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In5 (SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In5)
     LUT5:I1->O            1   0.254   0.682  SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In6 (SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In6)
     LUT6:I5->O            1   0.254   0.790  SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In7 (SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In7)
     LUT4:I2->O            1   0.250   0.000  SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In8 (SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In)
     FDR:D                     0.074          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    ----------------------------------------
    Total                      5.802ns (2.414ns logic, 3.388ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hi_in<0>'
  Total number of paths / destination ports: 676921 / 96
-------------------------------------------------------------------------
Offset:              19.896ns (Levels of Logic = 35)
  Source:            wi1c/ep_dataout_7 (FF)
  Destination:       TTL_out_direct<6> (PAD)
  Source Clock:      hi_in<0> rising

  Data Path: wi1c/ep_dataout_7 to TTL_out_direct<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            67   0.525   1.953  ep_dataout_7 (ep_dataout<7>)
     end scope: 'wi1c:ep_dataout<7>'
     LUT6:I5->O            1   0.254   0.682  DAC_reref_mode_DAC_7_input_is_ref_AND_718_o3 (DAC_reref_mode_DAC_7_input_is_ref_AND_718_o3)
     LUT6:I5->O            1   0.254   0.910  DAC_reref_mode_DAC_7_input_is_ref_AND_718_o5_SW0 (N2142)
     LUT6:I3->O            1   0.235   0.958  DAC_reref_mode_DAC_7_input_is_ref_AND_718_o5 (DAC_reref_mode_DAC_7_input_is_ref_AND_718_o5)
     LUT5:I1->O           18   0.254   1.690  DAC_reref_mode_DAC_7_input_is_ref_AND_718_o7 (DAC_reref_mode_DAC_7_input_is_ref_AND_718_o)
     LUT6:I0->O            2   0.254   0.726  DAC_output_7/Mmux_HPF_input91 (DAC_output_7/HPF_input<2>)
     LUT2:I1->O            1   0.254   0.000  DAC_output_7/Madd_n0269_Madd_Madd_lut<2> (DAC_output_7/Madd_n0269_Madd_Madd_lut<2>)
     MUXCY:S->O            1   0.215   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<2> (DAC_output_7/Madd_n0269_Madd_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<3> (DAC_output_7/Madd_n0269_Madd_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<4> (DAC_output_7/Madd_n0269_Madd_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<5> (DAC_output_7/Madd_n0269_Madd_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<6> (DAC_output_7/Madd_n0269_Madd_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<7> (DAC_output_7/Madd_n0269_Madd_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<8> (DAC_output_7/Madd_n0269_Madd_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<9> (DAC_output_7/Madd_n0269_Madd_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<10> (DAC_output_7/Madd_n0269_Madd_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<11> (DAC_output_7/Madd_n0269_Madd_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<12> (DAC_output_7/Madd_n0269_Madd_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<13> (DAC_output_7/Madd_n0269_Madd_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<14> (DAC_output_7/Madd_n0269_Madd_Madd_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<15> (DAC_output_7/Madd_n0269_Madd_Madd_cy<15>)
     MUXCY:CI->O           0   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<16> (DAC_output_7/Madd_n0269_Madd_Madd_cy<16>)
     XORCY:CI->O          62   0.206   2.190  DAC_output_7/Madd_n0269_Madd_Madd_xor<17> (DAC_output_7/n0269<17>)
     LUT6:I2->O            9   0.254   1.252  DAC_output_7/Mmux_HPF_output81 (DAC_output_7/HPF_output<1>)
     LUT4:I0->O            0   0.254   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_lutdi (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<0> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<1> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<2> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<3> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<4> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<5> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<5>)
     MUXCY:CI->O           1   0.235   0.682  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<6> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<6>)
     LUT5:I4->O            1   0.254   0.910  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<7> (DAC_output_7/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o)
     LUT6:I3->O            2   0.235   0.725  Mmux_TTL_out_direct<6>11 (TTL_out_direct_6_OBUF)
     OBUF:I->O                 2.912          TTL_out_direct_6_OBUF (TTL_out_direct<6>)
    ----------------------------------------
    Total                     19.896ns (7.218ns logic, 12.678ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'variable_freq_clk_generator_inst/clkout_i'
  Total number of paths / destination ports: 1570129 / 49
-------------------------------------------------------------------------
Offset:              16.709ns (Levels of Logic = 32)
  Source:            DAC_reref_register_15 (FF)
  Destination:       TTL_out_direct<6> (PAD)
  Source Clock:      variable_freq_clk_generator_inst/clkout_i rising

  Data Path: DAC_reref_register_15 to TTL_out_direct<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            152   0.525   2.365  DAC_reref_register_15 (DAC_reref_register_15)
     LUT2:I1->O            0   0.254   0.000  DAC_output_7/Madd_n0275_Madd_Madd_lut<15> (DAC_output_7/Madd_n0275_Madd_Madd_lut<15>)
     XORCY:LI->O          18   0.149   1.235  DAC_output_7/Madd_n0275_Madd_Madd_xor<15> (DAC_output_7/n0275<15>)
     LUT6:I5->O            2   0.254   0.726  DAC_output_7/Mmux_HPF_input91 (DAC_output_7/HPF_input<2>)
     LUT2:I1->O            1   0.254   0.000  DAC_output_7/Madd_n0269_Madd_Madd_lut<2> (DAC_output_7/Madd_n0269_Madd_Madd_lut<2>)
     MUXCY:S->O            1   0.215   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<2> (DAC_output_7/Madd_n0269_Madd_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<3> (DAC_output_7/Madd_n0269_Madd_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<4> (DAC_output_7/Madd_n0269_Madd_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<5> (DAC_output_7/Madd_n0269_Madd_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<6> (DAC_output_7/Madd_n0269_Madd_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<7> (DAC_output_7/Madd_n0269_Madd_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<8> (DAC_output_7/Madd_n0269_Madd_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<9> (DAC_output_7/Madd_n0269_Madd_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<10> (DAC_output_7/Madd_n0269_Madd_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<11> (DAC_output_7/Madd_n0269_Madd_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<12> (DAC_output_7/Madd_n0269_Madd_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<13> (DAC_output_7/Madd_n0269_Madd_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<14> (DAC_output_7/Madd_n0269_Madd_Madd_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<15> (DAC_output_7/Madd_n0269_Madd_Madd_cy<15>)
     MUXCY:CI->O           0   0.023   0.000  DAC_output_7/Madd_n0269_Madd_Madd_cy<16> (DAC_output_7/Madd_n0269_Madd_Madd_cy<16>)
     XORCY:CI->O          62   0.206   2.190  DAC_output_7/Madd_n0269_Madd_Madd_xor<17> (DAC_output_7/n0269<17>)
     LUT6:I2->O            9   0.254   1.252  DAC_output_7/Mmux_HPF_output81 (DAC_output_7/HPF_output<1>)
     LUT4:I0->O            0   0.254   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_lutdi (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<0> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<1> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<2> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<3> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<4> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<5> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<5>)
     MUXCY:CI->O           1   0.235   0.682  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<6> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<6>)
     LUT5:I4->O            1   0.254   0.910  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<7> (DAC_output_7/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o)
     LUT6:I3->O            2   0.235   0.725  Mmux_TTL_out_direct<6>11 (TTL_out_direct_6_OBUF)
     OBUF:I->O                 2.912          TTL_out_direct_6_OBUF (TTL_out_direct<6>)
    ----------------------------------------
    Total                     16.709ns (6.624ns logic, 10.085ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ti43/ep_trigger<15>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.374ns (Levels of Logic = 2)
  Source:            DAC_thresh_pol_8 (FF)
  Destination:       TTL_out_direct<7> (PAD)
  Source Clock:      ti43/ep_trigger<15> rising

  Data Path: DAC_thresh_pol_8 to TTL_out_direct<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.958  DAC_thresh_pol_8 (DAC_thresh_pol_8)
     LUT6:I2->O            2   0.254   0.725  Mmux_TTL_out_direct<7>11 (TTL_out_direct_7_OBUF)
     OBUF:I->O                 2.912          TTL_out_direct_7_OBUF (TTL_out_direct<7>)
    ----------------------------------------
    Total                      5.374ns (3.691ns logic, 1.683ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DAC_output_8/state_clk'
  Total number of paths / destination ports: 13648 / 8
-------------------------------------------------------------------------
Offset:              13.488ns (Levels of Logic = 14)
  Source:            DAC_output_7/HPF_state_31 (FF)
  Destination:       TTL_out_direct<6> (PAD)
  Source Clock:      DAC_output_8/state_clk rising

  Data Path: DAC_output_7/HPF_state_31 to TTL_out_direct<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             64   0.525   2.360  DAC_output_7/HPF_state_31 (DAC_output_7/HPF_state_31)
     LUT5:I0->O            0   0.254   0.000  DAC_output_7/Madd_n0269_Madd_Madd_lut<17> (DAC_output_7/Madd_n0269_Madd_Madd_lut<17>)
     XORCY:LI->O          62   0.149   2.190  DAC_output_7/Madd_n0269_Madd_Madd_xor<17> (DAC_output_7/n0269<17>)
     LUT6:I2->O            9   0.254   1.252  DAC_output_7/Mmux_HPF_output81 (DAC_output_7/HPF_output<1>)
     LUT4:I0->O            0   0.254   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_lutdi (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<0> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<1> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<2> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<3> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<4> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<5> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<5>)
     MUXCY:CI->O           1   0.235   0.682  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<6> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<6>)
     LUT5:I4->O            1   0.254   0.910  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<7> (DAC_output_7/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o)
     LUT6:I3->O            2   0.235   0.725  Mmux_TTL_out_direct<6>11 (TTL_out_direct_6_OBUF)
     OBUF:I->O                 2.912          TTL_out_direct_6_OBUF (TTL_out_direct<6>)
    ----------------------------------------
    Total                     13.488ns (5.370ns logic, 8.119ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ti44/ep_trigger<0>'
  Total number of paths / destination ports: 480 / 8
-------------------------------------------------------------------------
Offset:              11.433ns (Levels of Logic = 12)
  Source:            HPF_en (FF)
  Destination:       TTL_out_direct<6> (PAD)
  Source Clock:      ti44/ep_trigger<0> rising

  Data Path: HPF_en to TTL_out_direct<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             350   0.525   2.897  HPF_en (HPF_en)
     LUT6:I0->O            9   0.254   1.252  DAC_output_7/Mmux_HPF_output81 (DAC_output_7/HPF_output<1>)
     LUT4:I0->O            0   0.254   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_lutdi (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<0> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<1> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<2> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<3> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<4> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<5> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<5>)
     MUXCY:CI->O           1   0.235   0.682  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<6> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<6>)
     LUT5:I4->O            1   0.254   0.910  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<7> (DAC_output_7/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o)
     LUT6:I3->O            2   0.235   0.725  Mmux_TTL_out_direct<6>11 (TTL_out_direct_6_OBUF)
     OBUF:I->O                 2.912          TTL_out_direct_6_OBUF (TTL_out_direct<6>)
    ----------------------------------------
    Total                     11.433ns (4.966ns logic, 6.466ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ti43/ep_trigger<7>'
  Total number of paths / destination ports: 60 / 1
-------------------------------------------------------------------------
Offset:              8.144ns (Levels of Logic = 11)
  Source:            DAC_thresh_8_0 (FF)
  Destination:       TTL_out_direct<7> (PAD)
  Source Clock:      ti43/ep_trigger<7> rising

  Data Path: DAC_thresh_8_0 to TTL_out_direct<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   1.080  DAC_thresh_8_0 (DAC_thresh_8_0)
     LUT4:I0->O            1   0.254   0.000  DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_lut<0> (DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<0> (DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<1> (DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<2> (DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<3> (DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<4> (DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<5> (DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<5>)
     MUXCY:CI->O           1   0.235   0.682  DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<6> (DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<6>)
     LUT5:I4->O            1   0.254   0.910  DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<7> (DAC_output_8/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o)
     LUT6:I3->O            2   0.235   0.725  Mmux_TTL_out_direct<7>11 (TTL_out_direct_7_OBUF)
     OBUF:I->O                 2.912          TTL_out_direct_7_OBUF (TTL_out_direct<7>)
    ----------------------------------------
    Total                      8.144ns (4.747ns logic, 3.397ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ti43/ep_trigger<14>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.374ns (Levels of Logic = 2)
  Source:            DAC_thresh_pol_7 (FF)
  Destination:       TTL_out_direct<6> (PAD)
  Source Clock:      ti43/ep_trigger<14> rising

  Data Path: DAC_thresh_pol_7 to TTL_out_direct<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.958  DAC_thresh_pol_7 (DAC_thresh_pol_7)
     LUT6:I2->O            2   0.254   0.725  Mmux_TTL_out_direct<6>11 (TTL_out_direct_6_OBUF)
     OBUF:I->O                 2.912          TTL_out_direct_6_OBUF (TTL_out_direct<6>)
    ----------------------------------------
    Total                      5.374ns (3.691ns logic, 1.683ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ti43/ep_trigger<6>'
  Total number of paths / destination ports: 60 / 1
-------------------------------------------------------------------------
Offset:              8.144ns (Levels of Logic = 11)
  Source:            DAC_thresh_7_0 (FF)
  Destination:       TTL_out_direct<6> (PAD)
  Source Clock:      ti43/ep_trigger<6> rising

  Data Path: DAC_thresh_7_0 to TTL_out_direct<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   1.080  DAC_thresh_7_0 (DAC_thresh_7_0)
     LUT4:I0->O            1   0.254   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_lut<0> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<0> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<1> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<2> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<3> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<4> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<5> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<5>)
     MUXCY:CI->O           1   0.235   0.682  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<6> (DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<6>)
     LUT5:I4->O            1   0.254   0.910  DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<7> (DAC_output_7/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o)
     LUT6:I3->O            2   0.235   0.725  Mmux_TTL_out_direct<6>11 (TTL_out_direct_6_OBUF)
     OBUF:I->O                 2.912          TTL_out_direct_6_OBUF (TTL_out_direct<6>)
    ----------------------------------------
    Total                      8.144ns (4.747ns logic, 3.397ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ti43/ep_trigger<13>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.374ns (Levels of Logic = 2)
  Source:            DAC_thresh_pol_6 (FF)
  Destination:       TTL_out_direct<5> (PAD)
  Source Clock:      ti43/ep_trigger<13> rising

  Data Path: DAC_thresh_pol_6 to TTL_out_direct<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.958  DAC_thresh_pol_6 (DAC_thresh_pol_6)
     LUT6:I2->O            2   0.254   0.725  Mmux_TTL_out_direct<5>11 (TTL_out_direct_5_OBUF)
     OBUF:I->O                 2.912          TTL_out_direct_5_OBUF (TTL_out_direct<5>)
    ----------------------------------------
    Total                      5.374ns (3.691ns logic, 1.683ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ti43/ep_trigger<5>'
  Total number of paths / destination ports: 60 / 1
-------------------------------------------------------------------------
Offset:              8.144ns (Levels of Logic = 11)
  Source:            DAC_thresh_6_0 (FF)
  Destination:       TTL_out_direct<5> (PAD)
  Source Clock:      ti43/ep_trigger<5> rising

  Data Path: DAC_thresh_6_0 to TTL_out_direct<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   1.080  DAC_thresh_6_0 (DAC_thresh_6_0)
     LUT4:I0->O            1   0.254   0.000  DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_lut<0> (DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<0> (DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<1> (DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<2> (DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<3> (DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<4> (DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<5> (DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<5>)
     MUXCY:CI->O           1   0.235   0.682  DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<6> (DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<6>)
     LUT5:I4->O            1   0.254   0.910  DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<7> (DAC_output_6/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o)
     LUT6:I3->O            2   0.235   0.725  Mmux_TTL_out_direct<5>11 (TTL_out_direct_5_OBUF)
     OBUF:I->O                 2.912          TTL_out_direct_5_OBUF (TTL_out_direct<5>)
    ----------------------------------------
    Total                      8.144ns (4.747ns logic, 3.397ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ti43/ep_trigger<12>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.374ns (Levels of Logic = 2)
  Source:            DAC_thresh_pol_5 (FF)
  Destination:       TTL_out_direct<4> (PAD)
  Source Clock:      ti43/ep_trigger<12> rising

  Data Path: DAC_thresh_pol_5 to TTL_out_direct<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.958  DAC_thresh_pol_5 (DAC_thresh_pol_5)
     LUT6:I2->O            2   0.254   0.725  Mmux_TTL_out_direct<4>11 (TTL_out_direct_4_OBUF)
     OBUF:I->O                 2.912          TTL_out_direct_4_OBUF (TTL_out_direct<4>)
    ----------------------------------------
    Total                      5.374ns (3.691ns logic, 1.683ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ti43/ep_trigger<4>'
  Total number of paths / destination ports: 60 / 1
-------------------------------------------------------------------------
Offset:              8.144ns (Levels of Logic = 11)
  Source:            DAC_thresh_5_0 (FF)
  Destination:       TTL_out_direct<4> (PAD)
  Source Clock:      ti43/ep_trigger<4> rising

  Data Path: DAC_thresh_5_0 to TTL_out_direct<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   1.080  DAC_thresh_5_0 (DAC_thresh_5_0)
     LUT4:I0->O            1   0.254   0.000  DAC_output_5/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_lut<0> (DAC_output_5/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  DAC_output_5/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<0> (DAC_output_5/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_5/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<1> (DAC_output_5/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_5/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<2> (DAC_output_5/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_5/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<3> (DAC_output_5/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_5/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<4> (DAC_output_5/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_5/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<5> (DAC_output_5/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<5>)
     MUXCY:CI->O           1   0.235   0.682  DAC_output_5/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<6> (DAC_output_5/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<6>)
     LUT5:I4->O            1   0.254   0.910  DAC_output_5/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<7> (DAC_output_5/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o)
     LUT6:I3->O            2   0.235   0.725  Mmux_TTL_out_direct<4>11 (TTL_out_direct_4_OBUF)
     OBUF:I->O                 2.912          TTL_out_direct_4_OBUF (TTL_out_direct<4>)
    ----------------------------------------
    Total                      8.144ns (4.747ns logic, 3.397ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ti43/ep_trigger<11>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.374ns (Levels of Logic = 2)
  Source:            DAC_thresh_pol_4 (FF)
  Destination:       TTL_out_direct<3> (PAD)
  Source Clock:      ti43/ep_trigger<11> rising

  Data Path: DAC_thresh_pol_4 to TTL_out_direct<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.958  DAC_thresh_pol_4 (DAC_thresh_pol_4)
     LUT6:I2->O            2   0.254   0.725  Mmux_TTL_out_direct<3>11 (TTL_out_direct_3_OBUF)
     OBUF:I->O                 2.912          TTL_out_direct_3_OBUF (TTL_out_direct<3>)
    ----------------------------------------
    Total                      5.374ns (3.691ns logic, 1.683ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ti43/ep_trigger<3>'
  Total number of paths / destination ports: 60 / 1
-------------------------------------------------------------------------
Offset:              8.144ns (Levels of Logic = 11)
  Source:            DAC_thresh_4_0 (FF)
  Destination:       TTL_out_direct<3> (PAD)
  Source Clock:      ti43/ep_trigger<3> rising

  Data Path: DAC_thresh_4_0 to TTL_out_direct<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   1.080  DAC_thresh_4_0 (DAC_thresh_4_0)
     LUT4:I0->O            1   0.254   0.000  DAC_output_4/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_lut<0> (DAC_output_4/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  DAC_output_4/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<0> (DAC_output_4/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_4/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<1> (DAC_output_4/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_4/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<2> (DAC_output_4/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_4/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<3> (DAC_output_4/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_4/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<4> (DAC_output_4/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_4/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<5> (DAC_output_4/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<5>)
     MUXCY:CI->O           1   0.235   0.682  DAC_output_4/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<6> (DAC_output_4/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<6>)
     LUT5:I4->O            1   0.254   0.910  DAC_output_4/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<7> (DAC_output_4/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o)
     LUT6:I3->O            2   0.235   0.725  Mmux_TTL_out_direct<3>11 (TTL_out_direct_3_OBUF)
     OBUF:I->O                 2.912          TTL_out_direct_3_OBUF (TTL_out_direct<3>)
    ----------------------------------------
    Total                      8.144ns (4.747ns logic, 3.397ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ti43/ep_trigger<10>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.374ns (Levels of Logic = 2)
  Source:            DAC_thresh_pol_3 (FF)
  Destination:       TTL_out_direct<2> (PAD)
  Source Clock:      ti43/ep_trigger<10> rising

  Data Path: DAC_thresh_pol_3 to TTL_out_direct<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.958  DAC_thresh_pol_3 (DAC_thresh_pol_3)
     LUT6:I2->O            2   0.254   0.725  Mmux_TTL_out_direct<2>11 (TTL_out_direct_2_OBUF)
     OBUF:I->O                 2.912          TTL_out_direct_2_OBUF (TTL_out_direct<2>)
    ----------------------------------------
    Total                      5.374ns (3.691ns logic, 1.683ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ti43/ep_trigger<2>'
  Total number of paths / destination ports: 60 / 1
-------------------------------------------------------------------------
Offset:              8.144ns (Levels of Logic = 11)
  Source:            DAC_thresh_3_0 (FF)
  Destination:       TTL_out_direct<2> (PAD)
  Source Clock:      ti43/ep_trigger<2> rising

  Data Path: DAC_thresh_3_0 to TTL_out_direct<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   1.080  DAC_thresh_3_0 (DAC_thresh_3_0)
     LUT4:I0->O            1   0.254   0.000  DAC_output_3/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_lut<0> (DAC_output_3/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  DAC_output_3/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<0> (DAC_output_3/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_3/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<1> (DAC_output_3/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_3/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<2> (DAC_output_3/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_3/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<3> (DAC_output_3/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_3/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<4> (DAC_output_3/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_3/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<5> (DAC_output_3/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<5>)
     MUXCY:CI->O           1   0.235   0.682  DAC_output_3/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<6> (DAC_output_3/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<6>)
     LUT5:I4->O            1   0.254   0.910  DAC_output_3/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<7> (DAC_output_3/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o)
     LUT6:I3->O            2   0.235   0.725  Mmux_TTL_out_direct<2>11 (TTL_out_direct_2_OBUF)
     OBUF:I->O                 2.912          TTL_out_direct_2_OBUF (TTL_out_direct<2>)
    ----------------------------------------
    Total                      8.144ns (4.747ns logic, 3.397ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ti43/ep_trigger<9>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.374ns (Levels of Logic = 2)
  Source:            DAC_thresh_pol_2 (FF)
  Destination:       TTL_out_direct<1> (PAD)
  Source Clock:      ti43/ep_trigger<9> rising

  Data Path: DAC_thresh_pol_2 to TTL_out_direct<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.958  DAC_thresh_pol_2 (DAC_thresh_pol_2)
     LUT6:I2->O            2   0.254   0.725  Mmux_TTL_out_direct<1>11 (TTL_out_direct_1_OBUF)
     OBUF:I->O                 2.912          TTL_out_direct_1_OBUF (TTL_out_direct<1>)
    ----------------------------------------
    Total                      5.374ns (3.691ns logic, 1.683ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ti43/ep_trigger<1>'
  Total number of paths / destination ports: 60 / 1
-------------------------------------------------------------------------
Offset:              8.144ns (Levels of Logic = 11)
  Source:            DAC_thresh_2_0 (FF)
  Destination:       TTL_out_direct<1> (PAD)
  Source Clock:      ti43/ep_trigger<1> rising

  Data Path: DAC_thresh_2_0 to TTL_out_direct<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   1.080  DAC_thresh_2_0 (DAC_thresh_2_0)
     LUT4:I0->O            1   0.254   0.000  DAC_output_2/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_lut<0> (DAC_output_2/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  DAC_output_2/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<0> (DAC_output_2/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<1> (DAC_output_2/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<2> (DAC_output_2/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<3> (DAC_output_2/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<4> (DAC_output_2/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_2/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<5> (DAC_output_2/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<5>)
     MUXCY:CI->O           1   0.235   0.682  DAC_output_2/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<6> (DAC_output_2/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<6>)
     LUT5:I4->O            1   0.254   0.910  DAC_output_2/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<7> (DAC_output_2/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o)
     LUT6:I3->O            2   0.235   0.725  Mmux_TTL_out_direct<1>11 (TTL_out_direct_1_OBUF)
     OBUF:I->O                 2.912          TTL_out_direct_1_OBUF (TTL_out_direct<1>)
    ----------------------------------------
    Total                      8.144ns (4.747ns logic, 3.397ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ti43/ep_trigger<8>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.374ns (Levels of Logic = 2)
  Source:            DAC_thresh_pol_1 (FF)
  Destination:       TTL_out_direct<0> (PAD)
  Source Clock:      ti43/ep_trigger<8> rising

  Data Path: DAC_thresh_pol_1 to TTL_out_direct<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.958  DAC_thresh_pol_1 (DAC_thresh_pol_1)
     LUT6:I2->O            2   0.254   0.725  Mmux_TTL_out_direct<0>11 (TTL_out_direct_0_OBUF)
     OBUF:I->O                 2.912          TTL_out_direct_0_OBUF (TTL_out_direct<0>)
    ----------------------------------------
    Total                      5.374ns (3.691ns logic, 1.683ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ti43/ep_trigger<0>'
  Total number of paths / destination ports: 60 / 1
-------------------------------------------------------------------------
Offset:              8.144ns (Levels of Logic = 11)
  Source:            DAC_thresh_1_0 (FF)
  Destination:       TTL_out_direct<0> (PAD)
  Source Clock:      ti43/ep_trigger<0> rising

  Data Path: DAC_thresh_1_0 to TTL_out_direct<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   1.080  DAC_thresh_1_0 (DAC_thresh_1_0)
     LUT4:I0->O            1   0.254   0.000  DAC_output_1/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_lut<0> (DAC_output_1/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  DAC_output_1/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<0> (DAC_output_1/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_1/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<1> (DAC_output_1/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_1/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<2> (DAC_output_1/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_1/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<3> (DAC_output_1/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_1/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<4> (DAC_output_1/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DAC_output_1/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<5> (DAC_output_1/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<5>)
     MUXCY:CI->O           1   0.235   0.682  DAC_output_1/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<6> (DAC_output_1/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<6>)
     LUT5:I4->O            1   0.254   0.910  DAC_output_1/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o_cy<7> (DAC_output_1/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_18_o)
     LUT6:I3->O            2   0.235   0.725  Mmux_TTL_out_direct<0>11 (TTL_out_direct_0_OBUF)
     OBUF:I->O                 2.912          TTL_out_direct_0_OBUF (TTL_out_direct<0>)
    ----------------------------------------
    Total                      8.144ns (4.747ns logic, 3.397ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk1_in'
  Total number of paths / destination ports: 185 / 131
-------------------------------------------------------------------------
Offset:              4.920ns (Levels of Logic = 1)
  Source:            SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0:RST (PAD)
  Source Clock:      clk1_in rising 3.1X

  Data Path: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              77   0.525   2.139  SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock)
     LUT3:I1->O           74   0.250   2.006  SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1 (SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst)
    OSERDES2:RST               0.000          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0
    ----------------------------------------
    Total                      4.920ns (0.775ns logic, 4.145ns route)
                                       (15.8% logic, 84.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 748 / 699
-------------------------------------------------------------------------
Delay:               4.965ns (Levels of Logic = 2)
  Source:            TTL_in_direct_2 (PAD)
  Destination:       status_LEDs<2> (PAD)

  Data Path: TTL_in_direct_2 to status_LEDs<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.725  TTL_in_direct_2_IBUF (status_LEDs_2_OBUF)
     OBUF:I->O                 2.912          status_LEDs_2_OBUF (status_LEDs<2>)
    ----------------------------------------
    Total                      4.965ns (4.240ns logic, 0.725ns route)
                                       (85.4% logic, 14.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DAC_output_8/state_clk
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
DAC_output_8/state_clk                   |    3.036|         |         |         |
hi_in<0>                                 |    3.767|         |         |         |
variable_freq_clk_generator_inst/clkout_i|    3.406|         |         |         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk1_in
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
clk1_in                                  |    7.650|         |         |         |
hi_in<0>                                 |    6.371|         |         |         |
variable_freq_clk_generator_inst/clkout_i|    1.280|         |         |         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
clk1_in                                  |    1.402|         |         |         |
hi_in<0>                                 |    9.453|    4.047|    5.223|         |
variable_freq_clk_generator_inst/clkout_i|    2.965|         |         |         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock host/core0/okCH<1>
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
host/core0/okCH<1>|    3.081|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti42/ep_trigger<1>
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
hi_in<0>                                 |    6.360|         |         |         |
ti42/ep_trigger<1>                       |    2.284|         |         |         |
variable_freq_clk_generator_inst/clkout_i|    3.410|         |         |         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti43/ep_trigger<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti43/ep_trigger<10>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti43/ep_trigger<11>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti43/ep_trigger<12>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti43/ep_trigger<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti43/ep_trigger<14>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti43/ep_trigger<15>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti43/ep_trigger<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti43/ep_trigger<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti43/ep_trigger<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti43/ep_trigger<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti43/ep_trigger<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti43/ep_trigger<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti43/ep_trigger<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti43/ep_trigger<8>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti43/ep_trigger<9>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti44/ep_trigger<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti44/ep_trigger<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti45/ep_trigger<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti45/ep_trigger<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti45/ep_trigger<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti45/ep_trigger<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti45/ep_trigger<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti45/ep_trigger<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti45/ep_trigger<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ti45/ep_trigger<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock variable_freq_clk_generator_inst/clkout_i
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
DAC_output_8/state_clk                   |   19.191|         |         |         |
clk1_in                                  |    1.280|         |         |         |
hi_in<0>                                 |   25.691|         |         |         |
ti42/ep_trigger<1>                       |    8.338|         |         |         |
ti43/ep_trigger<0>                       |    4.581|         |         |         |
ti43/ep_trigger<10>                      |    1.811|         |         |         |
ti43/ep_trigger<11>                      |    1.811|         |         |         |
ti43/ep_trigger<12>                      |    1.811|         |         |         |
ti43/ep_trigger<13>                      |    1.811|         |         |         |
ti43/ep_trigger<14>                      |    1.811|         |         |         |
ti43/ep_trigger<15>                      |    1.811|         |         |         |
ti43/ep_trigger<1>                       |    4.581|         |         |         |
ti43/ep_trigger<2>                       |    4.581|         |         |         |
ti43/ep_trigger<3>                       |    4.581|         |         |         |
ti43/ep_trigger<4>                       |    4.581|         |         |         |
ti43/ep_trigger<5>                       |    4.581|         |         |         |
ti43/ep_trigger<6>                       |    4.581|         |         |         |
ti43/ep_trigger<7>                       |    4.581|         |         |         |
ti43/ep_trigger<8>                       |    1.811|         |         |         |
ti43/ep_trigger<9>                       |    1.811|         |         |         |
ti44/ep_trigger<0>                       |   17.386|         |         |         |
ti44/ep_trigger<1>                       |    4.973|         |         |         |
ti45/ep_trigger<0>                       |    1.990|         |         |         |
ti45/ep_trigger<1>                       |    1.990|         |         |         |
ti45/ep_trigger<2>                       |    1.990|         |         |         |
ti45/ep_trigger<3>                       |    1.990|         |         |         |
ti45/ep_trigger<4>                       |    1.744|         |         |         |
ti45/ep_trigger<5>                       |    1.744|         |         |         |
ti45/ep_trigger<6>                       |    1.744|         |         |         |
ti45/ep_trigger<7>                       |    1.744|         |         |         |
variable_freq_clk_generator_inst/clkout_i|   22.504|         |         |         |
-----------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 535.00 secs
Total CPU time to Xst completion: 535.26 secs
 
--> 

Total memory usage is 907440 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  383 (   0 filtered)
Number of infos    :  338 (   0 filtered)

