verilog xil_defaultlib  \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_7vx.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_bram_7vx.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_bram_7vx_8k.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_bram_7vx_16k.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_bram_7vx_cpl.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_bram_7vx_rep.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_bram_7vx_rep_8k.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_bram_7vx_req.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_init_ctrl_7vx.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_pipe_lane.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_pipe_misc.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_pipe_pipeline.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_top.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_force_adapt.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_clock.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_drp.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_eq.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_rate.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_reset.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_sync.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_user.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_wrapper.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_qpll_drp.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_qpll_reset.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_qpll_wrapper.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_rxeq_scan.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_gt_wrapper.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_gt_top.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_gt_common.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_gtx_cpllpd_ovrd.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_tlp_tph_tbl_7vx.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_3_0_7vx.v" \
"../../../../fpga.gen/sources_1/ip/pcie3_7x_0/sim/pcie3_7x_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
