<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
should_fail: 0
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v</a>
defines: 
time_elapsed: 0.456s
ram usage: 32188 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmph5z6o4k2/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:21</a>: No timescale set for &#34;sctag_dirl_buf&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:21</a>: Compile module &#34;work@sctag_dirl_buf&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:23</a>: Implicit port type (wire) for &#34;lkup_en_c4_buf&#34;,
there are 7 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:21</a>: Top level module &#34;work@sctag_dirl_buf&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ cat /tmpfs/tmp/tmph5z6o4k2/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sctag_dirl_buf
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmph5z6o4k2/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmph5z6o4k2/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sctag_dirl_buf)
 |vpiName:work@sctag_dirl_buf
 |uhdmallPackages:
 \_package: builtin, parent:work@sctag_dirl_buf
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@sctag_dirl_buf, file:<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v</a>, line:21, parent:work@sctag_dirl_buf
   |vpiDefName:work@sctag_dirl_buf
   |vpiFullName:work@sctag_dirl_buf
   |vpiPort:
   \_port: (lkup_en_c4_buf), line:23
     |vpiName:lkup_en_c4_buf
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_en_c4_buf), line:23
         |vpiName:lkup_en_c4_buf
         |vpiFullName:work@sctag_dirl_buf.lkup_en_c4_buf
   |vpiPort:
   \_port: (inval_mask_c4_buf), line:23
     |vpiName:inval_mask_c4_buf
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_c4_buf), line:23
         |vpiName:inval_mask_c4_buf
         |vpiFullName:work@sctag_dirl_buf.inval_mask_c4_buf
   |vpiPort:
   \_port: (rw_dec_c4_buf), line:23
     |vpiName:rw_dec_c4_buf
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rw_dec_c4_buf), line:23
         |vpiName:rw_dec_c4_buf
         |vpiFullName:work@sctag_dirl_buf.rw_dec_c4_buf
   |vpiPort:
   \_port: (rd_en_c4_buf), line:23
     |vpiName:rd_en_c4_buf
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_en_c4_buf), line:23
         |vpiName:rd_en_c4_buf
         |vpiFullName:work@sctag_dirl_buf.rd_en_c4_buf
   |vpiPort:
   \_port: (wr_en_c4_buf), line:24
     |vpiName:wr_en_c4_buf
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_en_c4_buf), line:24
         |vpiName:wr_en_c4_buf
         |vpiFullName:work@sctag_dirl_buf.wr_en_c4_buf
   |vpiPort:
   \_port: (rw_entry_c4_buf), line:24
     |vpiName:rw_entry_c4_buf
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rw_entry_c4_buf), line:24
         |vpiName:rw_entry_c4_buf
         |vpiFullName:work@sctag_dirl_buf.rw_entry_c4_buf
   |vpiPort:
   \_port: (lkup_wr_data_c4_buf), line:24
     |vpiName:lkup_wr_data_c4_buf
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_wr_data_c4_buf), line:24
         |vpiName:lkup_wr_data_c4_buf
         |vpiFullName:work@sctag_dirl_buf.lkup_wr_data_c4_buf
   |vpiPort:
   \_port: (dir_clear_c4_buf), line:25
     |vpiName:dir_clear_c4_buf
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dir_clear_c4_buf), line:25
         |vpiName:dir_clear_c4_buf
         |vpiFullName:work@sctag_dirl_buf.dir_clear_c4_buf
   |vpiPort:
   \_port: (rd_en_c4), line:27
     |vpiName:rd_en_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_en_c4), line:27
         |vpiName:rd_en_c4
         |vpiFullName:work@sctag_dirl_buf.rd_en_c4
   |vpiPort:
   \_port: (wr_en_c4), line:27
     |vpiName:wr_en_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_en_c4), line:27
         |vpiName:wr_en_c4
         |vpiFullName:work@sctag_dirl_buf.wr_en_c4
   |vpiPort:
   \_port: (inval_mask_c4), line:27
     |vpiName:inval_mask_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_c4), line:27
         |vpiName:inval_mask_c4
         |vpiFullName:work@sctag_dirl_buf.inval_mask_c4
   |vpiPort:
   \_port: (rw_row_en_c4), line:27
     |vpiName:rw_row_en_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rw_row_en_c4), line:27
         |vpiName:rw_row_en_c4
         |vpiFullName:work@sctag_dirl_buf.rw_row_en_c4
   |vpiPort:
   \_port: (rw_panel_en_c4), line:27
     |vpiName:rw_panel_en_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rw_panel_en_c4), line:27
         |vpiName:rw_panel_en_c4
         |vpiFullName:work@sctag_dirl_buf.rw_panel_en_c4
   |vpiPort:
   \_port: (rw_entry_c4), line:28
     |vpiName:rw_entry_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rw_entry_c4), line:28
         |vpiName:rw_entry_c4
         |vpiFullName:work@sctag_dirl_buf.rw_entry_c4
   |vpiPort:
   \_port: (lkup_row_en_c4), line:28
     |vpiName:lkup_row_en_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_row_en_c4), line:28
         |vpiName:lkup_row_en_c4
         |vpiFullName:work@sctag_dirl_buf.lkup_row_en_c4
   |vpiPort:
   \_port: (lkup_panel_en_c4), line:28
     |vpiName:lkup_panel_en_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_panel_en_c4), line:28
         |vpiName:lkup_panel_en_c4
         |vpiFullName:work@sctag_dirl_buf.lkup_panel_en_c4
   |vpiPort:
   \_port: (lkup_wr_data_c4), line:28
     |vpiName:lkup_wr_data_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_wr_data_c4), line:28
         |vpiName:lkup_wr_data_c4
         |vpiFullName:work@sctag_dirl_buf.lkup_wr_data_c4
   |vpiPort:
   \_port: (dir_clear_c4), line:29
     |vpiName:dir_clear_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dir_clear_c4), line:29
         |vpiName:dir_clear_c4
         |vpiFullName:work@sctag_dirl_buf.dir_clear_c4
   |vpiContAssign:
   \_cont_assign: , line:56
     |vpiRhs:
     \_ref_obj: (inval_mask_c4), line:56
       |vpiName:inval_mask_c4
       |vpiFullName:work@sctag_dirl_buf.inval_mask_c4
     |vpiLhs:
     \_ref_obj: (inval_mask_c4_buf), line:56
       |vpiName:inval_mask_c4_buf
       |vpiFullName:work@sctag_dirl_buf.inval_mask_c4_buf
   |vpiContAssign:
   \_cont_assign: , line:58
     |vpiRhs:
     \_ref_obj: (rd_en_c4), line:58
       |vpiName:rd_en_c4
       |vpiFullName:work@sctag_dirl_buf.rd_en_c4
     |vpiLhs:
     \_ref_obj: (rd_en_c4_buf), line:58
       |vpiName:rd_en_c4_buf
       |vpiFullName:work@sctag_dirl_buf.rd_en_c4_buf
   |vpiContAssign:
   \_cont_assign: , line:60
     |vpiRhs:
     \_ref_obj: (wr_en_c4), line:60
       |vpiName:wr_en_c4
       |vpiFullName:work@sctag_dirl_buf.wr_en_c4
     |vpiLhs:
     \_ref_obj: (wr_en_c4_buf), line:60
       |vpiName:wr_en_c4_buf
       |vpiFullName:work@sctag_dirl_buf.wr_en_c4_buf
   |vpiContAssign:
   \_cont_assign: , line:62
     |vpiRhs:
     \_ref_obj: (rw_entry_c4), line:62
       |vpiName:rw_entry_c4
       |vpiFullName:work@sctag_dirl_buf.rw_entry_c4
     |vpiLhs:
     \_ref_obj: (rw_entry_c4_buf), line:62
       |vpiName:rw_entry_c4_buf
       |vpiFullName:work@sctag_dirl_buf.rw_entry_c4_buf
   |vpiContAssign:
   \_cont_assign: , line:64
     |vpiRhs:
     \_ref_obj: (lkup_wr_data_c4), line:64
       |vpiName:lkup_wr_data_c4
       |vpiFullName:work@sctag_dirl_buf.lkup_wr_data_c4
     |vpiLhs:
     \_ref_obj: (lkup_wr_data_c4_buf), line:64
       |vpiName:lkup_wr_data_c4_buf
       |vpiFullName:work@sctag_dirl_buf.lkup_wr_data_c4_buf
   |vpiContAssign:
   \_cont_assign: , line:66
     |vpiRhs:
     \_operation: , line:66
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (lkup_row_en_c4), line:66
         |vpiName:lkup_row_en_c4
         |vpiFullName:work@sctag_dirl_buf.lkup_row_en_c4
         |vpiIndex:
         \_constant: , line:66
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_bit_select: (lkup_panel_en_c4), line:66
         |vpiName:lkup_panel_en_c4
         |vpiFullName:work@sctag_dirl_buf.lkup_panel_en_c4
         |vpiIndex:
         \_constant: , line:66
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiLhs:
     \_bit_select: (lkup_en_c4_buf), line:66
       |vpiName:lkup_en_c4_buf
       |vpiFullName:work@sctag_dirl_buf.lkup_en_c4_buf
       |vpiIndex:
       \_constant: , line:66
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:67
     |vpiRhs:
     \_operation: , line:67
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (lkup_row_en_c4), line:67
         |vpiName:lkup_row_en_c4
         |vpiFullName:work@sctag_dirl_buf.lkup_row_en_c4
         |vpiIndex:
         \_constant: , line:67
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_bit_select: (lkup_panel_en_c4), line:67
         |vpiName:lkup_panel_en_c4
         |vpiFullName:work@sctag_dirl_buf.lkup_panel_en_c4
         |vpiIndex:
         \_constant: , line:67
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
     |vpiLhs:
     \_bit_select: (lkup_en_c4_buf), line:67
       |vpiName:lkup_en_c4_buf
       |vpiFullName:work@sctag_dirl_buf.lkup_en_c4_buf
       |vpiIndex:
       \_constant: , line:67
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:68
     |vpiRhs:
     \_operation: , line:68
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (lkup_row_en_c4), line:68
         |vpiName:lkup_row_en_c4
         |vpiFullName:work@sctag_dirl_buf.lkup_row_en_c4
         |vpiIndex:
         \_constant: , line:68
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_bit_select: (lkup_panel_en_c4), line:68
         |vpiName:lkup_panel_en_c4
         |vpiFullName:work@sctag_dirl_buf.lkup_panel_en_c4
         |vpiIndex:
         \_constant: , line:68
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
     |vpiLhs:
     \_bit_select: (lkup_en_c4_buf), line:68
       |vpiName:lkup_en_c4_buf
       |vpiFullName:work@sctag_dirl_buf.lkup_en_c4_buf
       |vpiIndex:
       \_constant: , line:68
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:69
     |vpiRhs:
     \_operation: , line:69
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (lkup_row_en_c4), line:69
         |vpiName:lkup_row_en_c4
         |vpiFullName:work@sctag_dirl_buf.lkup_row_en_c4
         |vpiIndex:
         \_constant: , line:69
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_bit_select: (lkup_panel_en_c4), line:69
         |vpiName:lkup_panel_en_c4
         |vpiFullName:work@sctag_dirl_buf.lkup_panel_en_c4
         |vpiIndex:
         \_constant: , line:69
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
     |vpiLhs:
     \_bit_select: (lkup_en_c4_buf), line:69
       |vpiName:lkup_en_c4_buf
       |vpiFullName:work@sctag_dirl_buf.lkup_en_c4_buf
       |vpiIndex:
       \_constant: , line:69
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:70
     |vpiRhs:
     \_operation: , line:70
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (lkup_row_en_c4), line:70
         |vpiName:lkup_row_en_c4
         |vpiFullName:work@sctag_dirl_buf.lkup_row_en_c4
         |vpiIndex:
         \_constant: , line:70
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_bit_select: (lkup_panel_en_c4), line:70
         |vpiName:lkup_panel_en_c4
         |vpiFullName:work@sctag_dirl_buf.lkup_panel_en_c4
         |vpiIndex:
         \_constant: , line:70
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiLhs:
     \_bit_select: (lkup_en_c4_buf), line:70
       |vpiName:lkup_en_c4_buf
       |vpiFullName:work@sctag_dirl_buf.lkup_en_c4_buf
       |vpiIndex:
       \_constant: , line:70
         |vpiConstType:7
         |vpiDecompile:4
         |vpiSize:32
         |INT:4
   |vpiContAssign:
   \_cont_assign: , line:71
     |vpiRhs:
     \_operation: , line:71
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (lkup_row_en_c4), line:71
         |vpiName:lkup_row_en_c4
         |vpiFullName:work@sctag_dirl_buf.lkup_row_en_c4
         |vpiIndex:
         \_constant: , line:71
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_bit_select: (lkup_panel_en_c4), line:71
         |vpiName:lkup_panel_en_c4
         |vpiFullName:work@sctag_dirl_buf.lkup_panel_en_c4
         |vpiIndex:
         \_constant: , line:71
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
     |vpiLhs:
     \_bit_select: (lkup_en_c4_buf), line:71
       |vpiName:lkup_en_c4_buf
       |vpiFullName:work@sctag_dirl_buf.lkup_en_c4_buf
       |vpiIndex:
       \_constant: , line:71
         |vpiConstType:7
         |vpiDecompile:5
         |vpiSize:32
         |INT:5
   |vpiContAssign:
   \_cont_assign: , line:72
     |vpiRhs:
     \_operation: , line:72
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (lkup_row_en_c4), line:72
         |vpiName:lkup_row_en_c4
         |vpiFullName:work@sctag_dirl_buf.lkup_row_en_c4
         |vpiIndex:
         \_constant: , line:72
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_bit_select: (lkup_panel_en_c4), line:72
         |vpiName:lkup_panel_en_c4
         |vpiFullName:work@sctag_dirl_buf.lkup_panel_en_c4
         |vpiIndex:
         \_constant: , line:72
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
     |vpiLhs:
     \_bit_select: (lkup_en_c4_buf), line:72
       |vpiName:lkup_en_c4_buf
       |vpiFullName:work@sctag_dirl_buf.lkup_en_c4_buf
       |vpiIndex:
       \_constant: , line:72
         |vpiConstType:7
         |vpiDecompile:6
         |vpiSize:32
         |INT:6
   |vpiContAssign:
   \_cont_assign: , line:73
     |vpiRhs:
     \_operation: , line:73
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (lkup_row_en_c4), line:73
         |vpiName:lkup_row_en_c4
         |vpiFullName:work@sctag_dirl_buf.lkup_row_en_c4
         |vpiIndex:
         \_constant: , line:73
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_bit_select: (lkup_panel_en_c4), line:73
         |vpiName:lkup_panel_en_c4
         |vpiFullName:work@sctag_dirl_buf.lkup_panel_en_c4
         |vpiIndex:
         \_constant: , line:73
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
     |vpiLhs:
     \_bit_select: (lkup_en_c4_buf), line:73
       |vpiName:lkup_en_c4_buf
       |vpiFullName:work@sctag_dirl_buf.lkup_en_c4_buf
       |vpiIndex:
       \_constant: , line:73
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
   |vpiContAssign:
   \_cont_assign: , line:74
     |vpiRhs:
     \_ref_obj: (dir_clear_c4), line:74
       |vpiName:dir_clear_c4
       |vpiFullName:work@sctag_dirl_buf.dir_clear_c4
     |vpiLhs:
     \_ref_obj: (dir_clear_c4_buf), line:74
       |vpiName:dir_clear_c4_buf
       |vpiFullName:work@sctag_dirl_buf.dir_clear_c4_buf
   |vpiContAssign:
   \_cont_assign: , line:76
     |vpiRhs:
     \_operation: , line:76
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (rw_row_en_c4), line:76
         |vpiName:rw_row_en_c4
         |vpiFullName:work@sctag_dirl_buf.rw_row_en_c4
         |vpiIndex:
         \_constant: , line:76
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_bit_select: (rw_panel_en_c4), line:76
         |vpiName:rw_panel_en_c4
         |vpiFullName:work@sctag_dirl_buf.rw_panel_en_c4
         |vpiIndex:
         \_constant: , line:76
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiLhs:
     \_bit_select: (rw_dec_c4_buf), line:76
       |vpiName:rw_dec_c4_buf
       |vpiFullName:work@sctag_dirl_buf.rw_dec_c4_buf
       |vpiIndex:
       \_constant: , line:76
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:77
     |vpiRhs:
     \_operation: , line:77
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (rw_row_en_c4), line:77
         |vpiName:rw_row_en_c4
         |vpiFullName:work@sctag_dirl_buf.rw_row_en_c4
         |vpiIndex:
         \_constant: , line:77
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_bit_select: (rw_panel_en_c4), line:77
         |vpiName:rw_panel_en_c4
         |vpiFullName:work@sctag_dirl_buf.rw_panel_en_c4
         |vpiIndex:
         \_constant: , line:77
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
     |vpiLhs:
     \_bit_select: (rw_dec_c4_buf), line:77
       |vpiName:rw_dec_c4_buf
       |vpiFullName:work@sctag_dirl_buf.rw_dec_c4_buf
       |vpiIndex:
       \_constant: , line:77
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:78
     |vpiRhs:
     \_operation: , line:78
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (rw_row_en_c4), line:78
         |vpiName:rw_row_en_c4
         |vpiFullName:work@sctag_dirl_buf.rw_row_en_c4
         |vpiIndex:
         \_constant: , line:78
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_bit_select: (rw_panel_en_c4), line:78
         |vpiName:rw_panel_en_c4
         |vpiFullName:work@sctag_dirl_buf.rw_panel_en_c4
         |vpiIndex:
         \_constant: , line:78
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
     |vpiLhs:
     \_bit_select: (rw_dec_c4_buf), line:78
       |vpiName:rw_dec_c4_buf
       |vpiFullName:work@sctag_dirl_buf.rw_dec_c4_buf
       |vpiIndex:
       \_constant: , line:78
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:79
     |vpiRhs:
     \_operation: , line:79
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (rw_row_en_c4), line:79
         |vpiName:rw_row_en_c4
         |vpiFullName:work@sctag_dirl_buf.rw_row_en_c4
         |vpiIndex:
         \_constant: , line:79
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_bit_select: (rw_panel_en_c4), line:79
         |vpiName:rw_panel_en_c4
         |vpiFullName:work@sctag_dirl_buf.rw_panel_en_c4
         |vpiIndex:
         \_constant: , line:79
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
     |vpiLhs:
     \_bit_select: (rw_dec_c4_buf), line:79
       |vpiName:rw_dec_c4_buf
       |vpiFullName:work@sctag_dirl_buf.rw_dec_c4_buf
       |vpiIndex:
       \_constant: , line:79
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:80
     |vpiRhs:
     \_operation: , line:80
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (rw_row_en_c4), line:80
         |vpiName:rw_row_en_c4
         |vpiFullName:work@sctag_dirl_buf.rw_row_en_c4
         |vpiIndex:
         \_constant: , line:80
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_bit_select: (rw_panel_en_c4), line:80
         |vpiName:rw_panel_en_c4
         |vpiFullName:work@sctag_dirl_buf.rw_panel_en_c4
         |vpiIndex:
         \_constant: , line:80
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiLhs:
     \_bit_select: (rw_dec_c4_buf), line:80
       |vpiName:rw_dec_c4_buf
       |vpiFullName:work@sctag_dirl_buf.rw_dec_c4_buf
       |vpiIndex:
       \_constant: , line:80
         |vpiConstType:7
         |vpiDecompile:4
         |vpiSize:32
         |INT:4
   |vpiContAssign:
   \_cont_assign: , line:81
     |vpiRhs:
     \_operation: , line:81
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (rw_row_en_c4), line:81
         |vpiName:rw_row_en_c4
         |vpiFullName:work@sctag_dirl_buf.rw_row_en_c4
         |vpiIndex:
         \_constant: , line:81
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_bit_select: (rw_panel_en_c4), line:81
         |vpiName:rw_panel_en_c4
         |vpiFullName:work@sctag_dirl_buf.rw_panel_en_c4
         |vpiIndex:
         \_constant: , line:81
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
     |vpiLhs:
     \_bit_select: (rw_dec_c4_buf), line:81
       |vpiName:rw_dec_c4_buf
       |vpiFullName:work@sctag_dirl_buf.rw_dec_c4_buf
       |vpiIndex:
       \_constant: , line:81
         |vpiConstType:7
         |vpiDecompile:5
         |vpiSize:32
         |INT:5
   |vpiContAssign:
   \_cont_assign: , line:82
     |vpiRhs:
     \_operation: , line:82
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (rw_row_en_c4), line:82
         |vpiName:rw_row_en_c4
         |vpiFullName:work@sctag_dirl_buf.rw_row_en_c4
         |vpiIndex:
         \_constant: , line:82
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_bit_select: (rw_panel_en_c4), line:82
         |vpiName:rw_panel_en_c4
         |vpiFullName:work@sctag_dirl_buf.rw_panel_en_c4
         |vpiIndex:
         \_constant: , line:82
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
     |vpiLhs:
     \_bit_select: (rw_dec_c4_buf), line:82
       |vpiName:rw_dec_c4_buf
       |vpiFullName:work@sctag_dirl_buf.rw_dec_c4_buf
       |vpiIndex:
       \_constant: , line:82
         |vpiConstType:7
         |vpiDecompile:6
         |vpiSize:32
         |INT:6
   |vpiContAssign:
   \_cont_assign: , line:83
     |vpiRhs:
     \_operation: , line:83
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (rw_row_en_c4), line:83
         |vpiName:rw_row_en_c4
         |vpiFullName:work@sctag_dirl_buf.rw_row_en_c4
         |vpiIndex:
         \_constant: , line:83
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_bit_select: (rw_panel_en_c4), line:83
         |vpiName:rw_panel_en_c4
         |vpiFullName:work@sctag_dirl_buf.rw_panel_en_c4
         |vpiIndex:
         \_constant: , line:83
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
     |vpiLhs:
     \_bit_select: (rw_dec_c4_buf), line:83
       |vpiName:rw_dec_c4_buf
       |vpiFullName:work@sctag_dirl_buf.rw_dec_c4_buf
       |vpiIndex:
       \_constant: , line:83
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
   |vpiNet:
   \_logic_net: (lkup_en_c4_buf), line:23
   |vpiNet:
   \_logic_net: (inval_mask_c4_buf), line:23
   |vpiNet:
   \_logic_net: (rw_dec_c4_buf), line:23
   |vpiNet:
   \_logic_net: (rd_en_c4_buf), line:23
   |vpiNet:
   \_logic_net: (wr_en_c4_buf), line:24
   |vpiNet:
   \_logic_net: (rw_entry_c4_buf), line:24
   |vpiNet:
   \_logic_net: (lkup_wr_data_c4_buf), line:24
   |vpiNet:
   \_logic_net: (dir_clear_c4_buf), line:25
   |vpiNet:
   \_logic_net: (rd_en_c4), line:27
   |vpiNet:
   \_logic_net: (wr_en_c4), line:27
   |vpiNet:
   \_logic_net: (inval_mask_c4), line:27
   |vpiNet:
   \_logic_net: (rw_row_en_c4), line:27
   |vpiNet:
   \_logic_net: (rw_panel_en_c4), line:27
   |vpiNet:
   \_logic_net: (rw_entry_c4), line:28
   |vpiNet:
   \_logic_net: (lkup_row_en_c4), line:28
   |vpiNet:
   \_logic_net: (lkup_panel_en_c4), line:28
   |vpiNet:
   \_logic_net: (lkup_wr_data_c4), line:28
   |vpiNet:
   \_logic_net: (dir_clear_c4), line:29
 |uhdmtopModules:
 \_module: work@sctag_dirl_buf (work@sctag_dirl_buf), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v</a>, line:21
   |vpiDefName:work@sctag_dirl_buf
   |vpiName:work@sctag_dirl_buf
   |vpiPort:
   \_port: (lkup_en_c4_buf), line:23, parent:work@sctag_dirl_buf
     |vpiName:lkup_en_c4_buf
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_en_c4_buf), line:23, parent:work@sctag_dirl_buf
         |vpiName:lkup_en_c4_buf
         |vpiFullName:work@sctag_dirl_buf.lkup_en_c4_buf
   |vpiPort:
   \_port: (inval_mask_c4_buf), line:23, parent:work@sctag_dirl_buf
     |vpiName:inval_mask_c4_buf
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_c4_buf), line:23, parent:work@sctag_dirl_buf
         |vpiName:inval_mask_c4_buf
         |vpiFullName:work@sctag_dirl_buf.inval_mask_c4_buf
   |vpiPort:
   \_port: (rw_dec_c4_buf), line:23, parent:work@sctag_dirl_buf
     |vpiName:rw_dec_c4_buf
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rw_dec_c4_buf), line:23, parent:work@sctag_dirl_buf
         |vpiName:rw_dec_c4_buf
         |vpiFullName:work@sctag_dirl_buf.rw_dec_c4_buf
   |vpiPort:
   \_port: (rd_en_c4_buf), line:23, parent:work@sctag_dirl_buf
     |vpiName:rd_en_c4_buf
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_en_c4_buf), line:23, parent:work@sctag_dirl_buf
         |vpiName:rd_en_c4_buf
         |vpiFullName:work@sctag_dirl_buf.rd_en_c4_buf
   |vpiPort:
   \_port: (wr_en_c4_buf), line:24, parent:work@sctag_dirl_buf
     |vpiName:wr_en_c4_buf
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_en_c4_buf), line:24, parent:work@sctag_dirl_buf
         |vpiName:wr_en_c4_buf
         |vpiFullName:work@sctag_dirl_buf.wr_en_c4_buf
   |vpiPort:
   \_port: (rw_entry_c4_buf), line:24, parent:work@sctag_dirl_buf
     |vpiName:rw_entry_c4_buf
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rw_entry_c4_buf), line:24, parent:work@sctag_dirl_buf
         |vpiName:rw_entry_c4_buf
         |vpiFullName:work@sctag_dirl_buf.rw_entry_c4_buf
   |vpiPort:
   \_port: (lkup_wr_data_c4_buf), line:24, parent:work@sctag_dirl_buf
     |vpiName:lkup_wr_data_c4_buf
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_wr_data_c4_buf), line:24, parent:work@sctag_dirl_buf
         |vpiName:lkup_wr_data_c4_buf
         |vpiFullName:work@sctag_dirl_buf.lkup_wr_data_c4_buf
   |vpiPort:
   \_port: (dir_clear_c4_buf), line:25, parent:work@sctag_dirl_buf
     |vpiName:dir_clear_c4_buf
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dir_clear_c4_buf), line:25, parent:work@sctag_dirl_buf
         |vpiName:dir_clear_c4_buf
         |vpiFullName:work@sctag_dirl_buf.dir_clear_c4_buf
   |vpiPort:
   \_port: (rd_en_c4), line:27, parent:work@sctag_dirl_buf
     |vpiName:rd_en_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_en_c4), line:27, parent:work@sctag_dirl_buf
         |vpiName:rd_en_c4
         |vpiFullName:work@sctag_dirl_buf.rd_en_c4
   |vpiPort:
   \_port: (wr_en_c4), line:27, parent:work@sctag_dirl_buf
     |vpiName:wr_en_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_en_c4), line:27, parent:work@sctag_dirl_buf
         |vpiName:wr_en_c4
         |vpiFullName:work@sctag_dirl_buf.wr_en_c4
   |vpiPort:
   \_port: (inval_mask_c4), line:27, parent:work@sctag_dirl_buf
     |vpiName:inval_mask_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_c4), line:27, parent:work@sctag_dirl_buf
         |vpiName:inval_mask_c4
         |vpiFullName:work@sctag_dirl_buf.inval_mask_c4
   |vpiPort:
   \_port: (rw_row_en_c4), line:27, parent:work@sctag_dirl_buf
     |vpiName:rw_row_en_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rw_row_en_c4), line:27, parent:work@sctag_dirl_buf
         |vpiName:rw_row_en_c4
         |vpiFullName:work@sctag_dirl_buf.rw_row_en_c4
   |vpiPort:
   \_port: (rw_panel_en_c4), line:27, parent:work@sctag_dirl_buf
     |vpiName:rw_panel_en_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rw_panel_en_c4), line:27, parent:work@sctag_dirl_buf
         |vpiName:rw_panel_en_c4
         |vpiFullName:work@sctag_dirl_buf.rw_panel_en_c4
   |vpiPort:
   \_port: (rw_entry_c4), line:28, parent:work@sctag_dirl_buf
     |vpiName:rw_entry_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rw_entry_c4), line:28, parent:work@sctag_dirl_buf
         |vpiName:rw_entry_c4
         |vpiFullName:work@sctag_dirl_buf.rw_entry_c4
   |vpiPort:
   \_port: (lkup_row_en_c4), line:28, parent:work@sctag_dirl_buf
     |vpiName:lkup_row_en_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_row_en_c4), line:28, parent:work@sctag_dirl_buf
         |vpiName:lkup_row_en_c4
         |vpiFullName:work@sctag_dirl_buf.lkup_row_en_c4
   |vpiPort:
   \_port: (lkup_panel_en_c4), line:28, parent:work@sctag_dirl_buf
     |vpiName:lkup_panel_en_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_panel_en_c4), line:28, parent:work@sctag_dirl_buf
         |vpiName:lkup_panel_en_c4
         |vpiFullName:work@sctag_dirl_buf.lkup_panel_en_c4
   |vpiPort:
   \_port: (lkup_wr_data_c4), line:28, parent:work@sctag_dirl_buf
     |vpiName:lkup_wr_data_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_wr_data_c4), line:28, parent:work@sctag_dirl_buf
         |vpiName:lkup_wr_data_c4
         |vpiFullName:work@sctag_dirl_buf.lkup_wr_data_c4
   |vpiPort:
   \_port: (dir_clear_c4), line:29, parent:work@sctag_dirl_buf
     |vpiName:dir_clear_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dir_clear_c4), line:29, parent:work@sctag_dirl_buf
         |vpiName:dir_clear_c4
         |vpiFullName:work@sctag_dirl_buf.dir_clear_c4
   |vpiNet:
   \_logic_net: (lkup_en_c4_buf), line:23, parent:work@sctag_dirl_buf
   |vpiNet:
   \_logic_net: (inval_mask_c4_buf), line:23, parent:work@sctag_dirl_buf
   |vpiNet:
   \_logic_net: (rw_dec_c4_buf), line:23, parent:work@sctag_dirl_buf
   |vpiNet:
   \_logic_net: (rd_en_c4_buf), line:23, parent:work@sctag_dirl_buf
   |vpiNet:
   \_logic_net: (wr_en_c4_buf), line:24, parent:work@sctag_dirl_buf
   |vpiNet:
   \_logic_net: (rw_entry_c4_buf), line:24, parent:work@sctag_dirl_buf
   |vpiNet:
   \_logic_net: (lkup_wr_data_c4_buf), line:24, parent:work@sctag_dirl_buf
   |vpiNet:
   \_logic_net: (dir_clear_c4_buf), line:25, parent:work@sctag_dirl_buf
   |vpiNet:
   \_logic_net: (rd_en_c4), line:27, parent:work@sctag_dirl_buf
   |vpiNet:
   \_logic_net: (wr_en_c4), line:27, parent:work@sctag_dirl_buf
   |vpiNet:
   \_logic_net: (inval_mask_c4), line:27, parent:work@sctag_dirl_buf
   |vpiNet:
   \_logic_net: (rw_row_en_c4), line:27, parent:work@sctag_dirl_buf
   |vpiNet:
   \_logic_net: (rw_panel_en_c4), line:27, parent:work@sctag_dirl_buf
   |vpiNet:
   \_logic_net: (rw_entry_c4), line:28, parent:work@sctag_dirl_buf
   |vpiNet:
   \_logic_net: (lkup_row_en_c4), line:28, parent:work@sctag_dirl_buf
   |vpiNet:
   \_logic_net: (lkup_panel_en_c4), line:28, parent:work@sctag_dirl_buf
   |vpiNet:
   \_logic_net: (lkup_wr_data_c4), line:28, parent:work@sctag_dirl_buf
   |vpiNet:
   \_logic_net: (dir_clear_c4), line:29, parent:work@sctag_dirl_buf
Object: \work_sctag_dirl_buf of type 3000
Object: \work_sctag_dirl_buf of type 32
Object: \lkup_en_c4_buf of type 44
Object: \inval_mask_c4_buf of type 44
Object: \rw_dec_c4_buf of type 44
Object: \rd_en_c4_buf of type 44
Object: \wr_en_c4_buf of type 44
Object: \rw_entry_c4_buf of type 44
Object: \lkup_wr_data_c4_buf of type 44
Object: \dir_clear_c4_buf of type 44
Object: \rd_en_c4 of type 44
Object: \wr_en_c4 of type 44
Object: \inval_mask_c4 of type 44
Object: \rw_row_en_c4 of type 44
Object: \rw_panel_en_c4 of type 44
Object: \rw_entry_c4 of type 44
Object: \lkup_row_en_c4 of type 44
Object: \lkup_panel_en_c4 of type 44
Object: \lkup_wr_data_c4 of type 44
Object: \dir_clear_c4 of type 44
Object: \lkup_en_c4_buf of type 36
Object: \inval_mask_c4_buf of type 36
Object: \rw_dec_c4_buf of type 36
Object: \rd_en_c4_buf of type 36
Object: \wr_en_c4_buf of type 36
Object: \rw_entry_c4_buf of type 36
Object: \lkup_wr_data_c4_buf of type 36
Object: \dir_clear_c4_buf of type 36
Object: \rd_en_c4 of type 36
Object: \wr_en_c4 of type 36
Object: \inval_mask_c4 of type 36
Object: \rw_row_en_c4 of type 36
Object: \rw_panel_en_c4 of type 36
Object: \rw_entry_c4 of type 36
Object: \lkup_row_en_c4 of type 36
Object: \lkup_panel_en_c4 of type 36
Object: \lkup_wr_data_c4 of type 36
Object: \dir_clear_c4 of type 36
Object: \work_sctag_dirl_buf of type 32
Object:  of type 8
Object: \inval_mask_c4_buf of type 608
Object: \inval_mask_c4 of type 608
Object:  of type 8
Object: \rd_en_c4_buf of type 608
Object: \rd_en_c4 of type 608
Object:  of type 8
Object: \wr_en_c4_buf of type 608
Object: \wr_en_c4 of type 608
Object:  of type 8
Object: \rw_entry_c4_buf of type 608
Object: \rw_entry_c4 of type 608
Object:  of type 8
Object: \lkup_wr_data_c4_buf of type 608
Object: \lkup_wr_data_c4 of type 608
Object:  of type 8
Object: \lkup_en_c4_buf of type 106
Object:  of type 7
Object:  of type 39
Object: \lkup_row_en_c4 of type 106
Object:  of type 7
Object: \lkup_panel_en_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \lkup_en_c4_buf of type 106
Object:  of type 7
Object:  of type 39
Object: \lkup_row_en_c4 of type 106
Object:  of type 7
Object: \lkup_panel_en_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \lkup_en_c4_buf of type 106
Object:  of type 7
Object:  of type 39
Object: \lkup_row_en_c4 of type 106
Object:  of type 7
Object: \lkup_panel_en_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \lkup_en_c4_buf of type 106
Object:  of type 7
Object:  of type 39
Object: \lkup_row_en_c4 of type 106
Object:  of type 7
Object: \lkup_panel_en_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \lkup_en_c4_buf of type 106
Object:  of type 7
Object:  of type 39
Object: \lkup_row_en_c4 of type 106
Object:  of type 7
Object: \lkup_panel_en_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \lkup_en_c4_buf of type 106
Object:  of type 7
Object:  of type 39
Object: \lkup_row_en_c4 of type 106
Object:  of type 7
Object: \lkup_panel_en_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \lkup_en_c4_buf of type 106
Object:  of type 7
Object:  of type 39
Object: \lkup_row_en_c4 of type 106
Object:  of type 7
Object: \lkup_panel_en_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \lkup_en_c4_buf of type 106
Object:  of type 7
Object:  of type 39
Object: \lkup_row_en_c4 of type 106
Object:  of type 7
Object: \lkup_panel_en_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \dir_clear_c4_buf of type 608
Object: \dir_clear_c4 of type 608
Object:  of type 8
Object: \rw_dec_c4_buf of type 106
Object:  of type 7
Object:  of type 39
Object: \rw_row_en_c4 of type 106
Object:  of type 7
Object: \rw_panel_en_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \rw_dec_c4_buf of type 106
Object:  of type 7
Object:  of type 39
Object: \rw_row_en_c4 of type 106
Object:  of type 7
Object: \rw_panel_en_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \rw_dec_c4_buf of type 106
Object:  of type 7
Object:  of type 39
Object: \rw_row_en_c4 of type 106
Object:  of type 7
Object: \rw_panel_en_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \rw_dec_c4_buf of type 106
Object:  of type 7
Object:  of type 39
Object: \rw_row_en_c4 of type 106
Object:  of type 7
Object: \rw_panel_en_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \rw_dec_c4_buf of type 106
Object:  of type 7
Object:  of type 39
Object: \rw_row_en_c4 of type 106
Object:  of type 7
Object: \rw_panel_en_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \rw_dec_c4_buf of type 106
Object:  of type 7
Object:  of type 39
Object: \rw_row_en_c4 of type 106
Object:  of type 7
Object: \rw_panel_en_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \rw_dec_c4_buf of type 106
Object:  of type 7
Object:  of type 39
Object: \rw_row_en_c4 of type 106
Object:  of type 7
Object: \rw_panel_en_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \rw_dec_c4_buf of type 106
Object:  of type 7
Object:  of type 39
Object: \rw_row_en_c4 of type 106
Object:  of type 7
Object: \rw_panel_en_c4 of type 106
Object:  of type 7
Object: \lkup_en_c4_buf of type 36
Object: \inval_mask_c4_buf of type 36
Object: \rw_dec_c4_buf of type 36
Object: \rd_en_c4_buf of type 36
Object: \wr_en_c4_buf of type 36
Object: \rw_entry_c4_buf of type 36
Object: \lkup_wr_data_c4_buf of type 36
Object: \dir_clear_c4_buf of type 36
Object: \rd_en_c4 of type 36
Object: \wr_en_c4 of type 36
Object: \inval_mask_c4 of type 36
Object: \rw_row_en_c4 of type 36
Object: \rw_panel_en_c4 of type 36
Object: \rw_entry_c4 of type 36
Object: \lkup_row_en_c4 of type 36
Object: \lkup_panel_en_c4 of type 36
Object: \lkup_wr_data_c4 of type 36
Object: \dir_clear_c4 of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_sctag_dirl_buf&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31bdc10] str=&#39;\work_sctag_dirl_buf&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:23</a>.0-23.0&gt; [0x31bdec0] str=&#39;\lkup_en_c4_buf&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:23</a>.0-23.0&gt; [0x31be250] str=&#39;\inval_mask_c4_buf&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:23</a>.0-23.0&gt; [0x31be420] str=&#39;\rw_dec_c4_buf&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:23</a>.0-23.0&gt; [0x31be5d0] str=&#39;\rd_en_c4_buf&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:24</a>.0-24.0&gt; [0x31be760] str=&#39;\wr_en_c4_buf&#39; output reg port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:24</a>.0-24.0&gt; [0x31be910] str=&#39;\rw_entry_c4_buf&#39; output reg port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:24</a>.0-24.0&gt; [0x31beb10] str=&#39;\lkup_wr_data_c4_buf&#39; output reg port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:25</a>.0-25.0&gt; [0x31becc0] str=&#39;\dir_clear_c4_buf&#39; output reg port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:27</a>.0-27.0&gt; [0x31bee70] str=&#39;\rd_en_c4&#39; input port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:27</a>.0-27.0&gt; [0x31bf0b0] str=&#39;\wr_en_c4&#39; input port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:27</a>.0-27.0&gt; [0x31bf210] str=&#39;\inval_mask_c4&#39; input port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:27</a>.0-27.0&gt; [0x31bf3c0] str=&#39;\rw_row_en_c4&#39; input port=12
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:27</a>.0-27.0&gt; [0x31bf570] str=&#39;\rw_panel_en_c4&#39; input port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:28</a>.0-28.0&gt; [0x31bf720] str=&#39;\rw_entry_c4&#39; input port=14
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:28</a>.0-28.0&gt; [0x31bf8d0] str=&#39;\lkup_row_en_c4&#39; input port=15
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:28</a>.0-28.0&gt; [0x31bfa80] str=&#39;\lkup_panel_en_c4&#39; input port=16
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:28</a>.0-28.0&gt; [0x31bfc30] str=&#39;\lkup_wr_data_c4&#39; input port=17
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:29</a>.0-29.0&gt; [0x31bfef0] str=&#39;\dir_clear_c4&#39; input port=18
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:56</a>.0-56.0&gt; [0x31c0280]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:56</a>.0-56.0&gt; [0x31c03c0] str=&#39;\inval_mask_c4_buf&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:56</a>.0-56.0&gt; [0x31c05a0] str=&#39;\inval_mask_c4&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:58</a>.0-58.0&gt; [0x31c0730]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:58</a>.0-58.0&gt; [0x31c0850] str=&#39;\rd_en_c4_buf&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:58</a>.0-58.0&gt; [0x31c0a10] str=&#39;\rd_en_c4&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:60</a>.0-60.0&gt; [0x31c0ba0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:60</a>.0-60.0&gt; [0x31c0cc0] str=&#39;\wr_en_c4_buf&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:60</a>.0-60.0&gt; [0x31c0e80] str=&#39;\wr_en_c4&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-62" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:62</a>.0-62.0&gt; [0x31c1010]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-62" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:62</a>.0-62.0&gt; [0x31c1130] str=&#39;\rw_entry_c4_buf&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-62" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:62</a>.0-62.0&gt; [0x31c12f0] str=&#39;\rw_entry_c4&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-64" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:64</a>.0-64.0&gt; [0x31c1480]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-64" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:64</a>.0-64.0&gt; [0x31c15a0] str=&#39;\lkup_wr_data_c4_buf&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-64" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:64</a>.0-64.0&gt; [0x31c1760] str=&#39;\lkup_wr_data_c4&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0&gt; [0x31c18f0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0&gt; [0x31c1a10] str=&#39;\lkup_en_c4_buf&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0&gt; [0x31c1ba0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0&gt; [0x31c1d30] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0&gt; [0x31c1ee0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0&gt; [0x31c2040] str=&#39;\lkup_row_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0&gt; [0x31c21f0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0&gt; [0x31ca560] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0&gt; [0x31ca680] str=&#39;\lkup_panel_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0&gt; [0x31ca7a0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0&gt; [0x31ca8e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0&gt; [0x31caae0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0&gt; [0x31cac00] str=&#39;\lkup_en_c4_buf&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0&gt; [0x31cad70]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0&gt; [0x31caee0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0&gt; [0x31cb0a0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0&gt; [0x31cb200] str=&#39;\lkup_row_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0&gt; [0x31cb3b0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0&gt; [0x31cb540] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0&gt; [0x31cb740] str=&#39;\lkup_panel_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0&gt; [0x31cb880]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0&gt; [0x31cba10] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0&gt; [0x31cbc10]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0&gt; [0x31cbd30] str=&#39;\lkup_en_c4_buf&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0&gt; [0x31cbea0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0&gt; [0x31cc010] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0&gt; [0x31cc1d0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0&gt; [0x31cc330] str=&#39;\lkup_row_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0&gt; [0x31cc4e0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0&gt; [0x31cc670] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0&gt; [0x31cc870] str=&#39;\lkup_panel_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0&gt; [0x31cc9b0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0&gt; [0x31ccb40] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0&gt; [0x31ccd40]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0&gt; [0x31cce60] str=&#39;\lkup_en_c4_buf&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0&gt; [0x31ccfd0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0&gt; [0x31cd140] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0&gt; [0x31cd300]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0&gt; [0x31cd460] str=&#39;\lkup_row_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0&gt; [0x31cd610]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0&gt; [0x31cd7a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0&gt; [0x31cd9a0] str=&#39;\lkup_panel_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0&gt; [0x31cdae0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0&gt; [0x31cdc70] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0&gt; [0x31cde70]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0&gt; [0x31cdf90] str=&#39;\lkup_en_c4_buf&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0&gt; [0x31ce100]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0&gt; [0x31ce270] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0&gt; [0x31ce430]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0&gt; [0x31ce590] str=&#39;\lkup_row_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0&gt; [0x31ce740]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0&gt; [0x31ce8d0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0&gt; [0x31cead0] str=&#39;\lkup_panel_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0&gt; [0x31cec10]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0&gt; [0x31ceda0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0&gt; [0x31cefa0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0&gt; [0x31cf0c0] str=&#39;\lkup_en_c4_buf&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0&gt; [0x31cf230]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0&gt; [0x31cf3a0] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0&gt; [0x31cf560]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0&gt; [0x31cf6c0] str=&#39;\lkup_row_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0&gt; [0x31cf870]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0&gt; [0x31cfa00] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0&gt; [0x31cfc00] str=&#39;\lkup_panel_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0&gt; [0x31cfd40]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0&gt; [0x31cfed0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0&gt; [0x31d00d0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0&gt; [0x31d01f0] str=&#39;\lkup_en_c4_buf&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0&gt; [0x31d0360]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0&gt; [0x31d04d0] bits=&#39;00000000000000000000000000000110&#39;(32) range=[31:0] int=6
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0&gt; [0x31d0690]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0&gt; [0x31d07f0] str=&#39;\lkup_row_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0&gt; [0x31d09a0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0&gt; [0x31d0b30] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0&gt; [0x31d0d30] str=&#39;\lkup_panel_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0&gt; [0x31d0e70]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0&gt; [0x31d1000] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0&gt; [0x31d1200]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0&gt; [0x31d1320] str=&#39;\lkup_en_c4_buf&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0&gt; [0x31d1490]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0&gt; [0x31d1600] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0&gt; [0x31d17c0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0&gt; [0x31d1920] str=&#39;\lkup_row_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0&gt; [0x31d1ad0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0&gt; [0x31d1c60] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0&gt; [0x31d1e60] str=&#39;\lkup_panel_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0&gt; [0x31d1fa0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0&gt; [0x31d2130] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:74</a>.0-74.0&gt; [0x31d2330]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:74</a>.0-74.0&gt; [0x31d2450] str=&#39;\dir_clear_c4_buf&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:74</a>.0-74.0&gt; [0x31d2610] str=&#39;\dir_clear_c4&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0&gt; [0x31d2780]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0&gt; [0x31d28a0] str=&#39;\rw_dec_c4_buf&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0&gt; [0x31d2a10]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0&gt; [0x31d2b80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0&gt; [0x31d2d60]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0&gt; [0x31d2ec0] str=&#39;\rw_row_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0&gt; [0x31d3070]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0&gt; [0x31d3200] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0&gt; [0x31d3400] str=&#39;\rw_panel_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0&gt; [0x31d3540]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0&gt; [0x31d36d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0&gt; [0x31d3ae0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0&gt; [0x31d3c00] str=&#39;\rw_dec_c4_buf&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0&gt; [0x31d3d20]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0&gt; [0x31d3e40] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0&gt; [0x31d3fb0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0&gt; [0x31d40f0] str=&#39;\rw_row_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0&gt; [0x31d42a0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0&gt; [0x31d4430] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0&gt; [0x31d4630] str=&#39;\rw_panel_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0&gt; [0x31d4770]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0&gt; [0x31d4900] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0&gt; [0x31d4b00]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0&gt; [0x31d4c20] str=&#39;\rw_dec_c4_buf&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0&gt; [0x31d4d90]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0&gt; [0x31d4f00] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0&gt; [0x31d50c0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0&gt; [0x31d5220] str=&#39;\rw_row_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0&gt; [0x31d53d0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0&gt; [0x31d5560] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0&gt; [0x31d5760] str=&#39;\rw_panel_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0&gt; [0x31d58a0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0&gt; [0x31d5a30] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0&gt; [0x31d5c30]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0&gt; [0x31d5d50] str=&#39;\rw_dec_c4_buf&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0&gt; [0x31d5ec0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0&gt; [0x31d6030] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0&gt; [0x31d61f0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0&gt; [0x31d6350] str=&#39;\rw_row_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0&gt; [0x31d6500]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0&gt; [0x31d6690] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0&gt; [0x31d6890] str=&#39;\rw_panel_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0&gt; [0x31d69d0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0&gt; [0x31d6b60] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0&gt; [0x31d6d60]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0&gt; [0x31d6e80] str=&#39;\rw_dec_c4_buf&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0&gt; [0x31d6ff0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0&gt; [0x31d7160] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0&gt; [0x31d7320]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0&gt; [0x31d7480] str=&#39;\rw_row_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0&gt; [0x31d7630]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0&gt; [0x31d77c0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0&gt; [0x31d79c0] str=&#39;\rw_panel_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0&gt; [0x31d7b00]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0&gt; [0x31d7c90] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0&gt; [0x31d7e90]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0&gt; [0x31d7fb0] str=&#39;\rw_dec_c4_buf&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0&gt; [0x31d8120]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0&gt; [0x31d8290] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0&gt; [0x31d8450]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0&gt; [0x31d85b0] str=&#39;\rw_row_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0&gt; [0x31d8760]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0&gt; [0x31d88f0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0&gt; [0x31d8af0] str=&#39;\rw_panel_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0&gt; [0x31d8c30]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0&gt; [0x31d8dc0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0&gt; [0x31d8fc0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0&gt; [0x31d90e0] str=&#39;\rw_dec_c4_buf&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0&gt; [0x31d9250]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0&gt; [0x31d93c0] bits=&#39;00000000000000000000000000000110&#39;(32) range=[31:0] int=6
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0&gt; [0x31d9580]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0&gt; [0x31d96e0] str=&#39;\rw_row_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0&gt; [0x31d9890]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0&gt; [0x31d9a20] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0&gt; [0x31d9c20] str=&#39;\rw_panel_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0&gt; [0x31d9d60]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0&gt; [0x31d9ef0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0&gt; [0x31da0f0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0&gt; [0x31da210] str=&#39;\rw_dec_c4_buf&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0&gt; [0x31da380]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0&gt; [0x31da4f0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0&gt; [0x31da6b0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0&gt; [0x31da810] str=&#39;\rw_row_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0&gt; [0x31da9c0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0&gt; [0x31dab50] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0&gt; [0x31dad50] str=&#39;\rw_panel_en_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0&gt; [0x31dae90]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0&gt; [0x31db020] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
--- END OF AST DUMP ---
Warning: reg &#39;\inval_mask_c4_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:56</a>.0-56.0.
Warning: reg &#39;\rd_en_c4_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:58</a>.0-58.0.
Warning: reg &#39;\wr_en_c4_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:60</a>.0-60.0.
Warning: reg &#39;\rw_entry_c4_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-62" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:62</a>.0-62.0.
Warning: reg &#39;\lkup_wr_data_c4_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-64" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:64</a>.0-64.0.
Warning: reg &#39;\lkup_en_c4_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0.
Warning: reg &#39;\lkup_en_c4_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0.
Warning: reg &#39;\lkup_en_c4_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0.
Warning: reg &#39;\lkup_en_c4_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0.
Warning: reg &#39;\lkup_en_c4_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0.
Warning: reg &#39;\lkup_en_c4_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0.
Warning: reg &#39;\lkup_en_c4_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0.
Warning: reg &#39;\lkup_en_c4_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0.
Warning: reg &#39;\dir_clear_c4_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:74</a>.0-74.0.
Warning: reg &#39;\rw_dec_c4_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0.
Warning: reg &#39;\rw_dec_c4_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0.
Warning: reg &#39;\rw_dec_c4_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0.
Warning: reg &#39;\rw_dec_c4_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0.
Warning: reg &#39;\rw_dec_c4_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0.
Warning: reg &#39;\rw_dec_c4_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0.
Warning: reg &#39;\rw_dec_c4_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0.
Warning: reg &#39;\rw_dec_c4_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31bdc10] str=&#39;\work_sctag_dirl_buf&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:23</a>.0-23.0&gt; [0x31bdec0] str=&#39;\lkup_en_c4_buf&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:23</a>.0-23.0&gt; [0x31be250] str=&#39;\inval_mask_c4_buf&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:23</a>.0-23.0&gt; [0x31be420] str=&#39;\rw_dec_c4_buf&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:23</a>.0-23.0&gt; [0x31be5d0] str=&#39;\rd_en_c4_buf&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:24</a>.0-24.0&gt; [0x31be760] str=&#39;\wr_en_c4_buf&#39; output reg basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:24</a>.0-24.0&gt; [0x31be910] str=&#39;\rw_entry_c4_buf&#39; output reg basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:24</a>.0-24.0&gt; [0x31beb10] str=&#39;\lkup_wr_data_c4_buf&#39; output reg basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:25</a>.0-25.0&gt; [0x31becc0] str=&#39;\dir_clear_c4_buf&#39; output reg basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:27</a>.0-27.0&gt; [0x31bee70] str=&#39;\rd_en_c4&#39; input basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:27</a>.0-27.0&gt; [0x31bf0b0] str=&#39;\wr_en_c4&#39; input basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:27</a>.0-27.0&gt; [0x31bf210] str=&#39;\inval_mask_c4&#39; input basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:27</a>.0-27.0&gt; [0x31bf3c0] str=&#39;\rw_row_en_c4&#39; input basic_prep port=12 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:27</a>.0-27.0&gt; [0x31bf570] str=&#39;\rw_panel_en_c4&#39; input basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:28</a>.0-28.0&gt; [0x31bf720] str=&#39;\rw_entry_c4&#39; input basic_prep port=14 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:28</a>.0-28.0&gt; [0x31bf8d0] str=&#39;\lkup_row_en_c4&#39; input basic_prep port=15 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:28</a>.0-28.0&gt; [0x31bfa80] str=&#39;\lkup_panel_en_c4&#39; input basic_prep port=16 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:28</a>.0-28.0&gt; [0x31bfc30] str=&#39;\lkup_wr_data_c4&#39; input basic_prep port=17 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:29</a>.0-29.0&gt; [0x31bfef0] str=&#39;\dir_clear_c4&#39; input basic_prep port=18 range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:56</a>.0-56.0&gt; [0x31c0280] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:56</a>.0-56.0&gt; [0x31c03c0 -&gt; 0x31be250] str=&#39;\inval_mask_c4_buf&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:56</a>.0-56.0&gt; [0x31c05a0 -&gt; 0x31bf210] str=&#39;\inval_mask_c4&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:58</a>.0-58.0&gt; [0x31c0730] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:58</a>.0-58.0&gt; [0x31c0850 -&gt; 0x31be5d0] str=&#39;\rd_en_c4_buf&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:58</a>.0-58.0&gt; [0x31c0a10 -&gt; 0x31bee70] str=&#39;\rd_en_c4&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:60</a>.0-60.0&gt; [0x31c0ba0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:60</a>.0-60.0&gt; [0x31c0cc0 -&gt; 0x31be760] str=&#39;\wr_en_c4_buf&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:60</a>.0-60.0&gt; [0x31c0e80 -&gt; 0x31bf0b0] str=&#39;\wr_en_c4&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-62" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:62</a>.0-62.0&gt; [0x31c1010] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-62" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:62</a>.0-62.0&gt; [0x31c1130 -&gt; 0x31be910] str=&#39;\rw_entry_c4_buf&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-62" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:62</a>.0-62.0&gt; [0x31c12f0 -&gt; 0x31bf720] str=&#39;\rw_entry_c4&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-64" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:64</a>.0-64.0&gt; [0x31c1480] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-64" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:64</a>.0-64.0&gt; [0x31c15a0 -&gt; 0x31beb10] str=&#39;\lkup_wr_data_c4_buf&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-64" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:64</a>.0-64.0&gt; [0x31c1760 -&gt; 0x31bfc30] str=&#39;\lkup_wr_data_c4&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0&gt; [0x31c18f0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0&gt; [0x31c1a10 -&gt; 0x31bdec0] str=&#39;\lkup_en_c4_buf&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0&gt; [0x31c1ba0] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0&gt; [0x31c1d30] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0&gt; [0x31c1ee0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0&gt; [0x31c2040 -&gt; 0x31bf8d0] str=&#39;\lkup_row_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0&gt; [0x31c21f0] basic_prep range=[0:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0&gt; [0x31ca560] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0&gt; [0x31ca680 -&gt; 0x31bfa80] str=&#39;\lkup_panel_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0&gt; [0x31ca7a0] basic_prep range=[0:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0&gt; [0x31ca8e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0&gt; [0x31caae0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0&gt; [0x31cac00 -&gt; 0x31bdec0] str=&#39;\lkup_en_c4_buf&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0&gt; [0x31cad70] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0&gt; [0x31caee0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0&gt; [0x31cb0a0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0&gt; [0x31cb200 -&gt; 0x31bf8d0] str=&#39;\lkup_row_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0&gt; [0x31cb3b0] basic_prep range=[0:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0&gt; [0x31cb540] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0&gt; [0x31cb740 -&gt; 0x31bfa80] str=&#39;\lkup_panel_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0&gt; [0x31cb880] basic_prep range=[1:1]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0&gt; [0x31cba10] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0&gt; [0x31cbc10] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0&gt; [0x31cbd30 -&gt; 0x31bdec0] str=&#39;\lkup_en_c4_buf&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0&gt; [0x31cbea0] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0&gt; [0x31cc010] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0&gt; [0x31cc1d0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0&gt; [0x31cc330 -&gt; 0x31bf8d0] str=&#39;\lkup_row_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0&gt; [0x31cc4e0] basic_prep range=[0:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0&gt; [0x31cc670] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0&gt; [0x31cc870 -&gt; 0x31bfa80] str=&#39;\lkup_panel_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0&gt; [0x31cc9b0] basic_prep range=[2:2]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0&gt; [0x31ccb40] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0&gt; [0x31ccd40] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0&gt; [0x31cce60 -&gt; 0x31bdec0] str=&#39;\lkup_en_c4_buf&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0&gt; [0x31ccfd0] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0&gt; [0x31cd140] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0&gt; [0x31cd300] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0&gt; [0x31cd460 -&gt; 0x31bf8d0] str=&#39;\lkup_row_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0&gt; [0x31cd610] basic_prep range=[0:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0&gt; [0x31cd7a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0&gt; [0x31cd9a0 -&gt; 0x31bfa80] str=&#39;\lkup_panel_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0&gt; [0x31cdae0] basic_prep range=[3:3]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0&gt; [0x31cdc70] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0&gt; [0x31cde70] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0&gt; [0x31cdf90 -&gt; 0x31bdec0] str=&#39;\lkup_en_c4_buf&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0&gt; [0x31ce100] basic_prep range=[4:4]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0&gt; [0x31ce270] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0&gt; [0x31ce430] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0&gt; [0x31ce590 -&gt; 0x31bf8d0] str=&#39;\lkup_row_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0&gt; [0x31ce740] basic_prep range=[1:1]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0&gt; [0x31ce8d0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0&gt; [0x31cead0 -&gt; 0x31bfa80] str=&#39;\lkup_panel_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0&gt; [0x31cec10] basic_prep range=[0:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0&gt; [0x31ceda0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0&gt; [0x31cefa0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0&gt; [0x31cf0c0 -&gt; 0x31bdec0] str=&#39;\lkup_en_c4_buf&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0&gt; [0x31cf230] basic_prep range=[5:5]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0&gt; [0x31cf3a0] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0&gt; [0x31cf560] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0&gt; [0x31cf6c0 -&gt; 0x31bf8d0] str=&#39;\lkup_row_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0&gt; [0x31cf870] basic_prep range=[1:1]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0&gt; [0x31cfa00] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0&gt; [0x31cfc00 -&gt; 0x31bfa80] str=&#39;\lkup_panel_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0&gt; [0x31cfd40] basic_prep range=[1:1]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0&gt; [0x31cfed0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0&gt; [0x31d00d0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0&gt; [0x31d01f0 -&gt; 0x31bdec0] str=&#39;\lkup_en_c4_buf&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0&gt; [0x31d0360] basic_prep range=[6:6]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0&gt; [0x31d04d0] bits=&#39;00000000000000000000000000000110&#39;(32) basic_prep range=[31:0] int=6
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0&gt; [0x31d0690] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0&gt; [0x31d07f0 -&gt; 0x31bf8d0] str=&#39;\lkup_row_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0&gt; [0x31d09a0] basic_prep range=[1:1]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0&gt; [0x31d0b30] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0&gt; [0x31d0d30 -&gt; 0x31bfa80] str=&#39;\lkup_panel_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0&gt; [0x31d0e70] basic_prep range=[2:2]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0&gt; [0x31d1000] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0&gt; [0x31d1200] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0&gt; [0x31d1320 -&gt; 0x31bdec0] str=&#39;\lkup_en_c4_buf&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0&gt; [0x31d1490] basic_prep range=[7:7]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0&gt; [0x31d1600] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0&gt; [0x31d17c0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0&gt; [0x31d1920 -&gt; 0x31bf8d0] str=&#39;\lkup_row_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0&gt; [0x31d1ad0] basic_prep range=[1:1]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0&gt; [0x31d1c60] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0&gt; [0x31d1e60 -&gt; 0x31bfa80] str=&#39;\lkup_panel_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0&gt; [0x31d1fa0] basic_prep range=[3:3]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0&gt; [0x31d2130] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:74</a>.0-74.0&gt; [0x31d2330] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:74</a>.0-74.0&gt; [0x31d2450 -&gt; 0x31becc0] str=&#39;\dir_clear_c4_buf&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:74</a>.0-74.0&gt; [0x31d2610 -&gt; 0x31bfef0] str=&#39;\dir_clear_c4&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0&gt; [0x31d2780] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0&gt; [0x31d28a0 -&gt; 0x31be420] str=&#39;\rw_dec_c4_buf&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0&gt; [0x31d2a10] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0&gt; [0x31d2b80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0&gt; [0x31d2d60] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0&gt; [0x31d2ec0 -&gt; 0x31bf3c0] str=&#39;\rw_row_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0&gt; [0x31d3070] basic_prep range=[0:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0&gt; [0x31d3200] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0&gt; [0x31d3400 -&gt; 0x31bf570] str=&#39;\rw_panel_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0&gt; [0x31d3540] basic_prep range=[0:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0&gt; [0x31d36d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0&gt; [0x31d3ae0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0&gt; [0x31d3c00 -&gt; 0x31be420] str=&#39;\rw_dec_c4_buf&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0&gt; [0x31d3d20] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0&gt; [0x31d3e40] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0&gt; [0x31d3fb0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0&gt; [0x31d40f0 -&gt; 0x31bf3c0] str=&#39;\rw_row_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0&gt; [0x31d42a0] basic_prep range=[0:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0&gt; [0x31d4430] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0&gt; [0x31d4630 -&gt; 0x31bf570] str=&#39;\rw_panel_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0&gt; [0x31d4770] basic_prep range=[1:1]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0&gt; [0x31d4900] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0&gt; [0x31d4b00] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0&gt; [0x31d4c20 -&gt; 0x31be420] str=&#39;\rw_dec_c4_buf&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0&gt; [0x31d4d90] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0&gt; [0x31d4f00] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0&gt; [0x31d50c0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0&gt; [0x31d5220 -&gt; 0x31bf3c0] str=&#39;\rw_row_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0&gt; [0x31d53d0] basic_prep range=[0:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0&gt; [0x31d5560] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0&gt; [0x31d5760 -&gt; 0x31bf570] str=&#39;\rw_panel_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0&gt; [0x31d58a0] basic_prep range=[2:2]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0&gt; [0x31d5a30] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0&gt; [0x31d5c30] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0&gt; [0x31d5d50 -&gt; 0x31be420] str=&#39;\rw_dec_c4_buf&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0&gt; [0x31d5ec0] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0&gt; [0x31d6030] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0&gt; [0x31d61f0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0&gt; [0x31d6350 -&gt; 0x31bf3c0] str=&#39;\rw_row_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0&gt; [0x31d6500] basic_prep range=[0:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0&gt; [0x31d6690] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0&gt; [0x31d6890 -&gt; 0x31bf570] str=&#39;\rw_panel_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0&gt; [0x31d69d0] basic_prep range=[3:3]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0&gt; [0x31d6b60] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0&gt; [0x31d6d60] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0&gt; [0x31d6e80 -&gt; 0x31be420] str=&#39;\rw_dec_c4_buf&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0&gt; [0x31d6ff0] basic_prep range=[4:4]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0&gt; [0x31d7160] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0&gt; [0x31d7320] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0&gt; [0x31d7480 -&gt; 0x31bf3c0] str=&#39;\rw_row_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0&gt; [0x31d7630] basic_prep range=[1:1]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0&gt; [0x31d77c0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0&gt; [0x31d79c0 -&gt; 0x31bf570] str=&#39;\rw_panel_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0&gt; [0x31d7b00] basic_prep range=[0:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0&gt; [0x31d7c90] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0&gt; [0x31d7e90] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0&gt; [0x31d7fb0 -&gt; 0x31be420] str=&#39;\rw_dec_c4_buf&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0&gt; [0x31d8120] basic_prep range=[5:5]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0&gt; [0x31d8290] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0&gt; [0x31d8450] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0&gt; [0x31d85b0 -&gt; 0x31bf3c0] str=&#39;\rw_row_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0&gt; [0x31d8760] basic_prep range=[1:1]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0&gt; [0x31d88f0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0&gt; [0x31d8af0 -&gt; 0x31bf570] str=&#39;\rw_panel_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0&gt; [0x31d8c30] basic_prep range=[1:1]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0&gt; [0x31d8dc0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0&gt; [0x31d8fc0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0&gt; [0x31d90e0 -&gt; 0x31be420] str=&#39;\rw_dec_c4_buf&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0&gt; [0x31d9250] basic_prep range=[6:6]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0&gt; [0x31d93c0] bits=&#39;00000000000000000000000000000110&#39;(32) basic_prep range=[31:0] int=6
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0&gt; [0x31d9580] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0&gt; [0x31d96e0 -&gt; 0x31bf3c0] str=&#39;\rw_row_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0&gt; [0x31d9890] basic_prep range=[1:1]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0&gt; [0x31d9a20] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0&gt; [0x31d9c20 -&gt; 0x31bf570] str=&#39;\rw_panel_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0&gt; [0x31d9d60] basic_prep range=[2:2]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0&gt; [0x31d9ef0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0&gt; [0x31da0f0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0&gt; [0x31da210 -&gt; 0x31be420] str=&#39;\rw_dec_c4_buf&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0&gt; [0x31da380] basic_prep range=[7:7]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0&gt; [0x31da4f0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0&gt; [0x31da6b0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0&gt; [0x31da810 -&gt; 0x31bf3c0] str=&#39;\rw_row_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0&gt; [0x31da9c0] basic_prep range=[1:1]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0&gt; [0x31dab50] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0&gt; [0x31dad50 -&gt; 0x31bf570] str=&#39;\rw_panel_en_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0&gt; [0x31dae90] basic_prep range=[3:3]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0&gt; [0x31db020] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>: Warning: Range select out of bounds on signal `\lkup_en_c4_buf&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>: Warning: Range select out of bounds on signal `\lkup_panel_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>$2_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>: Warning: Range select out of bounds on signal `\lkup_en_c4_buf&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>: Warning: Range select out of bounds on signal `\lkup_panel_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>$3_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>: Warning: Range select out of bounds on signal `\lkup_en_c4_buf&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>: Warning: Range select out of bounds on signal `\lkup_panel_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>$4_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>: Warning: Range select out of bounds on signal `\lkup_en_c4_buf&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>: Warning: Range select out of bounds on signal `\lkup_row_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>$5_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>: Warning: Range select out of bounds on signal `\lkup_en_c4_buf&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>: Warning: Range select out of bounds on signal `\lkup_row_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>: Warning: Range select out of bounds on signal `\lkup_panel_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>$6_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>: Warning: Range select out of bounds on signal `\lkup_en_c4_buf&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>: Warning: Range select out of bounds on signal `\lkup_row_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>: Warning: Range select out of bounds on signal `\lkup_panel_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>$7_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>: Warning: Range select out of bounds on signal `\lkup_en_c4_buf&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>: Warning: Range select out of bounds on signal `\lkup_row_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>: Warning: Range select out of bounds on signal `\lkup_panel_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>$8_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>: Warning: Range select out of bounds on signal `\rw_dec_c4_buf&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>: Warning: Range select out of bounds on signal `\rw_panel_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>$10_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>: Warning: Range select out of bounds on signal `\rw_dec_c4_buf&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>: Warning: Range select out of bounds on signal `\rw_panel_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>$11_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>: Warning: Range select out of bounds on signal `\rw_dec_c4_buf&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>: Warning: Range select out of bounds on signal `\rw_panel_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>$12_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>: Warning: Range select out of bounds on signal `\rw_dec_c4_buf&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>: Warning: Range select out of bounds on signal `\rw_row_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>$13_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>: Warning: Range select out of bounds on signal `\rw_dec_c4_buf&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>: Warning: Range select out of bounds on signal `\rw_row_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>: Warning: Range select out of bounds on signal `\rw_panel_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>$14_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>: Warning: Range select out of bounds on signal `\rw_dec_c4_buf&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>: Warning: Range select out of bounds on signal `\rw_row_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>: Warning: Range select out of bounds on signal `\rw_panel_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>$15_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>: Warning: Range select out of bounds on signal `\rw_dec_c4_buf&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>: Warning: Range select out of bounds on signal `\rw_row_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>: Warning: Range select out of bounds on signal `\rw_panel_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>$16_Y
    new assignment: { } = { }.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_sctag_dirl_buf

2.2. Analyzing design hierarchy..
Top module:  \work_sctag_dirl_buf
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_sctag_dirl_buf..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_sctag_dirl_buf ===

   Number of wires:                 34
   Number of wire bits:             34
   Number of public wires:          18
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $and                           16

8. Executing CHECK pass (checking for obvious problems).
checking module work_sctag_dirl_buf..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_sctag_dirl_buf&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;lkup_en_c4_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;inval_mask_c4_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;rw_dec_c4_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;rd_en_c4_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 5 ]
        },
        &#34;wr_en_c4_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 6 ]
        },
        &#34;rw_entry_c4_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 7 ]
        },
        &#34;lkup_wr_data_c4_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 8 ]
        },
        &#34;dir_clear_c4_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 9 ]
        },
        &#34;rd_en_c4&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 5 ]
        },
        &#34;wr_en_c4&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 6 ]
        },
        &#34;inval_mask_c4&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;rw_row_en_c4&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 10 ]
        },
        &#34;rw_panel_en_c4&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 11 ]
        },
        &#34;rw_entry_c4&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 7 ]
        },
        &#34;lkup_row_en_c4&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 12 ]
        },
        &#34;lkup_panel_en_c4&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 13 ]
        },
        &#34;lkup_wr_data_c4&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 8 ]
        },
        &#34;dir_clear_c4&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 9 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>$1&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 12 ],
            &#34;B&#34;: [ 13 ],
            &#34;Y&#34;: [ 2 ]
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 12 ],
            &#34;B&#34;: [ &#34;x&#34; ],
            &#34;Y&#34;: [ 14 ]
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 12 ],
            &#34;B&#34;: [ &#34;x&#34; ],
            &#34;Y&#34;: [ 15 ]
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 12 ],
            &#34;B&#34;: [ &#34;x&#34; ],
            &#34;Y&#34;: [ 16 ]
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34; ],
            &#34;B&#34;: [ 13 ],
            &#34;Y&#34;: [ 17 ]
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34; ],
            &#34;B&#34;: [ &#34;x&#34; ],
            &#34;Y&#34;: [ 18 ]
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34; ],
            &#34;B&#34;: [ &#34;x&#34; ],
            &#34;Y&#34;: [ 19 ]
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>$8&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34; ],
            &#34;B&#34;: [ &#34;x&#34; ],
            &#34;Y&#34;: [ 20 ]
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>$9&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 10 ],
            &#34;B&#34;: [ 11 ],
            &#34;Y&#34;: [ 4 ]
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>$10&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 10 ],
            &#34;B&#34;: [ &#34;x&#34; ],
            &#34;Y&#34;: [ 21 ]
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>$11&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 10 ],
            &#34;B&#34;: [ &#34;x&#34; ],
            &#34;Y&#34;: [ 22 ]
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>$12&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 10 ],
            &#34;B&#34;: [ &#34;x&#34; ],
            &#34;Y&#34;: [ 23 ]
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>$13&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34; ],
            &#34;B&#34;: [ 11 ],
            &#34;Y&#34;: [ 24 ]
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>$14&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34; ],
            &#34;B&#34;: [ &#34;x&#34; ],
            &#34;Y&#34;: [ 25 ]
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>$15&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34; ],
            &#34;B&#34;: [ &#34;x&#34; ],
            &#34;Y&#34;: [ 26 ]
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>$16&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34; ],
            &#34;B&#34;: [ &#34;x&#34; ],
            &#34;Y&#34;: [ 27 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>$1_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>$5_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>$6_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>$7_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 19 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>$8_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 20 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>$9_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>$10_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 21 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>$11_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 22 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>$12_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 23 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>$13_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 24 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>$14_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 25 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>$15_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 26 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>$16_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 27 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0&#34;
          }
        },
        &#34;dir_clear_c4&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:29</a>.0-29.0&#34;
          }
        },
        &#34;dir_clear_c4_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:25</a>.0-25.0&#34;
          }
        },
        &#34;inval_mask_c4&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:27</a>.0-27.0&#34;
          }
        },
        &#34;inval_mask_c4_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:23</a>.0-23.0&#34;
          }
        },
        &#34;lkup_en_c4_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:23</a>.0-23.0&#34;
          }
        },
        &#34;lkup_panel_en_c4&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:28</a>.0-28.0&#34;
          }
        },
        &#34;lkup_row_en_c4&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:28</a>.0-28.0&#34;
          }
        },
        &#34;lkup_wr_data_c4&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:28</a>.0-28.0&#34;
          }
        },
        &#34;lkup_wr_data_c4_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:24</a>.0-24.0&#34;
          }
        },
        &#34;rd_en_c4&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:27</a>.0-27.0&#34;
          }
        },
        &#34;rd_en_c4_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:23</a>.0-23.0&#34;
          }
        },
        &#34;rw_dec_c4_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:23</a>.0-23.0&#34;
          }
        },
        &#34;rw_entry_c4&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:28</a>.0-28.0&#34;
          }
        },
        &#34;rw_entry_c4_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:24</a>.0-24.0&#34;
          }
        },
        &#34;rw_panel_en_c4&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:27</a>.0-27.0&#34;
          }
        },
        &#34;rw_row_en_c4&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:27</a>.0-27.0&#34;
          }
        },
        &#34;wr_en_c4&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:27</a>.0-27.0&#34;
          }
        },
        &#34;wr_en_c4_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:24</a>.0-24.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_sctag_dirl_buf&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_sctag_dirl_buf(lkup_en_c4_buf, inval_mask_c4_buf, rw_dec_c4_buf, rd_en_c4_buf, wr_en_c4_buf, rw_entry_c4_buf, lkup_wr_data_c4_buf, dir_clear_c4_buf, rd_en_c4, wr_en_c4, inval_mask_c4, rw_row_en_c4, rw_panel_en_c4, rw_entry_c4, lkup_row_en_c4, lkup_panel_en_c4, lkup_wr_data_c4, dir_clear_c4);
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0&#34; *)
  wire _00_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0&#34; *)
  wire _01_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0&#34; *)
  wire _02_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0&#34; *)
  wire _03_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0&#34; *)
  wire _04_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0&#34; *)
  wire _05_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0&#34; *)
  wire _06_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0&#34; *)
  wire _07_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0&#34; *)
  wire _08_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0&#34; *)
  wire _09_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0&#34; *)
  wire _10_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0&#34; *)
  wire _11_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0&#34; *)
  wire _12_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0&#34; *)
  wire _13_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0&#34; *)
  wire _14_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0&#34; *)
  wire _15_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:29</a>.0-29.0&#34; *)
  input dir_clear_c4;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:25</a>.0-25.0&#34; *)
  output dir_clear_c4_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:27</a>.0-27.0&#34; *)
  input inval_mask_c4;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:23</a>.0-23.0&#34; *)
  output inval_mask_c4_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:23</a>.0-23.0&#34; *)
  output lkup_en_c4_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:28</a>.0-28.0&#34; *)
  input lkup_panel_en_c4;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:28</a>.0-28.0&#34; *)
  input lkup_row_en_c4;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:28</a>.0-28.0&#34; *)
  input lkup_wr_data_c4;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:24</a>.0-24.0&#34; *)
  output lkup_wr_data_c4_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:27</a>.0-27.0&#34; *)
  input rd_en_c4;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:23</a>.0-23.0&#34; *)
  output rd_en_c4_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:23</a>.0-23.0&#34; *)
  output rw_dec_c4_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:28</a>.0-28.0&#34; *)
  input rw_entry_c4;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:24</a>.0-24.0&#34; *)
  output rw_entry_c4_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:27</a>.0-27.0&#34; *)
  input rw_panel_en_c4;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:27</a>.0-27.0&#34; *)
  input rw_row_en_c4;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:27</a>.0-27.0&#34; *)
  input wr_en_c4;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:24</a>.0-24.0&#34; *)
  output wr_en_c4_buf;
  assign _00_ = lkup_row_en_c4 &amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:66</a>.0-66.0&#34; *) lkup_panel_en_c4;
  assign _01_ = lkup_row_en_c4 &amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:67</a>.0-67.0&#34; *) 1&#39;hx;
  assign _02_ = lkup_row_en_c4 &amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:68</a>.0-68.0&#34; *) 1&#39;hx;
  assign _03_ = lkup_row_en_c4 &amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:69</a>.0-69.0&#34; *) 1&#39;hx;
  assign _04_ = 1&#39;hx &amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:70</a>.0-70.0&#34; *) lkup_panel_en_c4;
  assign _05_ = 1&#39;hx &amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:71</a>.0-71.0&#34; *) 1&#39;hx;
  assign _06_ = 1&#39;hx &amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:72</a>.0-72.0&#34; *) 1&#39;hx;
  assign _07_ = 1&#39;hx &amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:73</a>.0-73.0&#34; *) 1&#39;hx;
  assign _08_ = rw_row_en_c4 &amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:76</a>.0-76.0&#34; *) rw_panel_en_c4;
  assign _09_ = rw_row_en_c4 &amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:77</a>.0-77.0&#34; *) 1&#39;hx;
  assign _10_ = rw_row_en_c4 &amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:78</a>.0-78.0&#34; *) 1&#39;hx;
  assign _11_ = rw_row_en_c4 &amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:79</a>.0-79.0&#34; *) 1&#39;hx;
  assign _12_ = 1&#39;hx &amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:80</a>.0-80.0&#34; *) rw_panel_en_c4;
  assign _13_ = 1&#39;hx &amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:81</a>.0-81.0&#34; *) 1&#39;hx;
  assign _14_ = 1&#39;hx &amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:82</a>.0-82.0&#34; *) 1&#39;hx;
  assign _15_ = 1&#39;hx &amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_dirl_buf.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirl_buf.v:83</a>.0-83.0&#34; *) 1&#39;hx;
  assign inval_mask_c4_buf = inval_mask_c4;
  assign rd_en_c4_buf = rd_en_c4;
  assign wr_en_c4_buf = wr_en_c4;
  assign rw_entry_c4_buf = rw_entry_c4;
  assign lkup_wr_data_c4_buf = lkup_wr_data_c4;
  assign lkup_en_c4_buf = _00_;
  assign &#34;&#34; = &#34;&#34;;
  assign &#34;&#34; = &#34;&#34;;
  assign &#34;&#34; = &#34;&#34;;
  assign &#34;&#34; = &#34;&#34;;
  assign &#34;&#34; = &#34;&#34;;
  assign &#34;&#34; = &#34;&#34;;
  assign &#34;&#34; = &#34;&#34;;
  assign dir_clear_c4_buf = dir_clear_c4;
  assign rw_dec_c4_buf = _08_;
  assign &#34;&#34; = &#34;&#34;;
  assign &#34;&#34; = &#34;&#34;;
  assign &#34;&#34; = &#34;&#34;;
  assign &#34;&#34; = &#34;&#34;;
  assign &#34;&#34; = &#34;&#34;;
  assign &#34;&#34; = &#34;&#34;;
  assign &#34;&#34; = &#34;&#34;;
endmodule

Warnings: 42 unique messages, 70 total
End of script. Logfile hash: 15719fcf9b, CPU: user 0.02s system 0.00s, MEM: 13.62 MB peak
Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 59% 2x read_uhdm (0 sec), 19% 2x write_verilog (0 sec), ...

</pre>
</body>