// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition"

// DATE "03/10/2023 16:40:10"

// 
// Device: Altera EPM1270T144C5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module fryer (
	clk_1Khz,
	rst,
	SW3,
	btn0,
	btn1,
	btn4,
	btn6,
	btn7,
	seg_data,
	seg_en,
	led,
	buzzer,
	row,
	colr,
	colg);
input 	clk_1Khz;
input 	rst;
input 	SW3;
input 	btn0;
input 	btn1;
input 	btn4;
input 	btn6;
input 	btn7;
output 	[7:0] seg_data;
output 	[7:0] seg_en;
output 	led;
output 	buzzer;
output 	[7:0] row;
output 	[7:0] colr;
output 	[7:0] colg;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \u2|disp_data_10[0]~10_cout ;
wire \u2|disp_data_10[0]~18_cout ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~10 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~15 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~20 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~5 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~10 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~10 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~15 ;
wire \u2|disp_data_10[0]~23_cout ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~20 ;
wire \u2|disp_data_10[0]~28_cout ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~20 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~20 ;
wire \clk_1Khz~combout ;
wire \btn1~combout ;
wire \rst~combout ;
wire \btn4~combout ;
wire \u1|WideOr0~1 ;
wire \btn7~combout ;
wire \btn6~combout ;
wire \u1|WideOr0~0 ;
wire \btn0~combout ;
wire \u1|WideOr0~2 ;
wire \u1|WideOr0~3_combout ;
wire \u1|cnt[0]~5 ;
wire \u1|cnt[0]~5COUT1_37 ;
wire \u1|cnt[1]~7 ;
wire \u1|cnt[1]~7COUT1_38 ;
wire \u1|cnt[2]~9 ;
wire \u1|cnt[2]~9COUT1_39 ;
wire \u1|cnt[3]~11 ;
wire \u1|cnt[4]~13 ;
wire \u1|cnt[4]~13COUT1_40 ;
wire \u1|cnt[5]~15 ;
wire \u1|cnt[5]~15COUT1_41 ;
wire \u1|cnt[6]~17 ;
wire \u1|cnt[6]~17COUT1_42 ;
wire \u1|cnt[7]~19 ;
wire \u1|cnt[7]~19COUT1_43 ;
wire \u1|cnt[8]~21 ;
wire \u1|cnt[9]~23 ;
wire \u1|cnt[9]~23COUT1_44 ;
wire \u1|cnt[10]~25 ;
wire \u1|cnt[10]~25COUT1_45 ;
wire \u1|cnt[11]~27 ;
wire \u1|cnt[11]~27COUT1_46 ;
wire \u1|cnt[12]~29 ;
wire \u1|cnt[12]~29COUT1_47 ;
wire \u1|cnt[13]~31 ;
wire \u1|cnt[14]~33 ;
wire \u1|cnt[14]~33COUT1_48 ;
wire \u1|cnt[15]~35 ;
wire \u1|cnt[15]~35COUT1_49 ;
wire \u1|cnt[16]~1 ;
wire \u1|cnt[16]~1COUT1_50 ;
wire \u1|Equal0~1_combout ;
wire \u1|Equal0~0_combout ;
wire \u1|Equal0~2_combout ;
wire \u1|Equal0~3_combout ;
wire \u1|Equal0~4_combout ;
wire \u1|Equal0~5_combout ;
wire \SW3~combout ;
wire \u2|disp_data~5_combout ;
wire \u2|state~12_combout ;
wire \u2|state.WORK~regout ;
wire \u2|state~11 ;
wire \u2|state.IDLE~regout ;
wire \u2|disp_data_mode[3]~1 ;
wire \u2|disp_data[8]~1_combout ;
wire \u4|Decoder3~0_combout ;
wire \u4|Decoder3~1_combout ;
wire \u4|WideOr2~0_combout ;
wire \u4|seg_en~0_combout ;
wire \u2|disp_data_10[0]~_wirecell_combout ;
wire \u2|disp_data_1[0]~0_combout ;
wire \u2|counting_time[7]~0 ;
wire \u2|disp_data_1[0]~2_combout ;
wire \u2|Add0~1_combout ;
wire \u2|Add1~2_combout ;
wire \u2|Add1~0_combout ;
wire \u2|Add3~1_combout ;
wire \u2|Add3~0_combout ;
wire \u2|counting_time[1]~7 ;
wire \u2|counting_time[1]~7COUT1_17 ;
wire \u2|counting_time[2]~5 ;
wire \u2|counting_time[2]~5COUT1_18 ;
wire \u2|counting_time[3]~3 ;
wire \u2|counting_time[3]~3COUT1_19 ;
wire \u2|counting_time[4]~9 ;
wire \u2|counting_time[5]~13 ;
wire \u2|counting_time[5]~13COUT1_20 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUT ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUTCOUT1_24 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22_combout ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17_cout0 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17COUT1_25 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12COUT1_26 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5_combout ;
wire \u2|Div0|auto_generated|divider|divider|StageOut[138]~9_combout ;
wire \u2|Div0|auto_generated|divider|divider|StageOut[138]~8_combout ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10_combout ;
wire \u2|Div0|auto_generated|divider|divider|StageOut[137]~20_combout ;
wire \u2|Div0|auto_generated|divider|divider|StageOut[137]~19_combout ;
wire \u2|Div0|auto_generated|divider|divider|StageOut[136]~22_combout ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUT ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUTCOUT1_29 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27_combout ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22_cout0 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22COUT1_30 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17COUT1_31 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12COUT1_32 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7_cout0 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7COUT1_33 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ;
wire \u2|disp_data_10[0]~5 ;
wire \u2|disp_data_10[0]~7_combout ;
wire \u2|Add3~2_combout ;
wire \u2|counting_time[6]~11 ;
wire \u2|counting_time[6]~11COUT1_21 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7COUT1_27 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ;
wire \u2|Div0|auto_generated|divider|divider|StageOut[136]~23_combout ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15_combout ;
wire \u2|Div0|auto_generated|divider|divider|StageOut[142]~12_combout ;
wire \u2|Div0|auto_generated|divider|divider|StageOut[143]~10_combout ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10_combout ;
wire \u2|Div0|auto_generated|divider|divider|StageOut[143]~11_combout ;
wire \u2|Div0|auto_generated|divider|divider|StageOut[142]~21_combout ;
wire \u2|Div0|auto_generated|divider|divider|StageOut[141]~4_combout ;
wire \u2|Div0|auto_generated|divider|divider|StageOut[141]~3_combout ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUT ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUTCOUT1_33 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27_combout ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17_cout0 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17COUT1_29 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7COUT1_30 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22COUT1_31 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12_cout0 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12COUT1_32 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ;
wire \u2|Div0|auto_generated|divider|divider|StageOut[148]~13_combout ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20_combout ;
wire \u2|Div0|auto_generated|divider|divider|StageOut[148]~14_combout ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5_combout ;
wire \u2|Div0|auto_generated|divider|divider|StageOut[147]~5_combout ;
wire \u2|Div0|auto_generated|divider|divider|StageOut[147]~0_combout ;
wire \u2|Div0|auto_generated|divider|divider|StageOut[146]~15_combout ;
wire \u2|Div0|auto_generated|divider|divider|StageOut[146]~16_combout ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUT ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUTCOUT1_33 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27_combout ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22_cout0 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22COUT1_29 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17COUT1_30 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7COUT1_31 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12_cout0 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12COUT1_32 ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ;
wire \u2|Add1~1_combout ;
wire \u2|Add3~3_combout ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUT ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUTCOUT1_24 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22_combout ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12_cout0 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12COUT1_25 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~2 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~2COUT1_26 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17COUT1_27 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5_combout ;
wire \u2|Mod0|auto_generated|divider|divider|StageOut[136]~17_combout ;
wire \u2|Mod0|auto_generated|divider|divider|StageOut[136]~18_combout ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUT ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUTCOUT1_29 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27_combout ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22_cout0 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22COUT1_30 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10_combout ;
wire \u2|Mod0|auto_generated|divider|divider|StageOut[138]~22_combout ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15_combout ;
wire \u2|Mod0|auto_generated|divider|divider|StageOut[138]~23_combout ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ;
wire \u2|Mod0|auto_generated|divider|divider|StageOut[137]~15_combout ;
wire \u2|Mod0|auto_generated|divider|divider|StageOut[137]~14_combout ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12COUT1_31 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7COUT1_32 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17_cout0 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17COUT1_33 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ;
wire \u2|Mod0|auto_generated|divider|divider|StageOut[143]~6_combout ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~5_combout ;
wire \u2|Mod0|auto_generated|divider|divider|StageOut[143]~7_combout ;
wire \u2|Mod0|auto_generated|divider|divider|StageOut[142]~16_combout ;
wire \u2|Mod0|auto_generated|divider|divider|StageOut[142]~8_combout ;
wire \u2|Mod0|auto_generated|divider|divider|StageOut[141]~20_combout ;
wire \u2|Mod0|auto_generated|divider|divider|StageOut[141]~21_combout ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUT ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUTCOUT1_29 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27_combout ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22_cout0 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22COUT1_30 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17COUT1_31 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12COUT1_32 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7_cout0 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7COUT1_33 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ;
wire \u2|Mod0|auto_generated|divider|divider|StageOut[148]~9_combout ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~10_combout ;
wire \u2|Mod0|auto_generated|divider|divider|StageOut[148]~10_combout ;
wire \u2|Mod0|auto_generated|divider|divider|StageOut[147]~11_combout ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~15_combout ;
wire \u2|Mod0|auto_generated|divider|divider|StageOut[147]~19_combout ;
wire \u2|Mod0|auto_generated|divider|divider|StageOut[146]~5_combout ;
wire \u2|Mod0|auto_generated|divider|divider|StageOut[146]~4_combout ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUT ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUTCOUT1_29 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27_combout ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17_cout0 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17COUT1_30 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7COUT1_31 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22COUT1_32 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12_cout0 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12COUT1_33 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~20_combout ;
wire \u2|Mod0|auto_generated|divider|divider|StageOut[153]~13_combout ;
wire \u2|Mod0|auto_generated|divider|divider|StageOut[153]~12_combout ;
wire \u2|Mod0|auto_generated|divider|divider|StageOut[152]~0_combout ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5_combout ;
wire \u2|Mod0|auto_generated|divider|divider|StageOut[152]~3_combout ;
wire \u2|Mod0|auto_generated|divider|divider|StageOut[151]~1_combout ;
wire \u2|Mod0|auto_generated|divider|divider|StageOut[151]~2_combout ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[1]~COUT ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[1]~COUTCOUT1_29 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~27_combout ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22_cout0 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22COUT1_30 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12COUT1_31 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~2 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~2COUT1_32 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17_cout0 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17COUT1_33 ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~5_combout ;
wire \u2|disp_data_1~9_combout ;
wire \u2|disp_data_1~6_combout ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~10_combout ;
wire \u2|disp_data_1~7_combout ;
wire \u2|Add0~0_combout ;
wire \u2|disp_data_1~3_combout ;
wire \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0_combout ;
wire \u2|disp_data_1~4_combout ;
wire \u2|LessThan0~0_combout ;
wire \u2|disp_data_10[0]~4 ;
wire \u2|disp_data_10[0]~2_combout ;
wire \u2|disp_data_10[0]~3_combout ;
wire \u2|disp_data_10[0]~6_combout ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5_combout ;
wire \u2|Div0|auto_generated|divider|divider|StageOut[153]~2_combout ;
wire \u2|Div0|auto_generated|divider|divider|StageOut[153]~1_combout ;
wire \u2|Div0|auto_generated|divider|divider|StageOut[152]~6_combout ;
wire \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15_combout ;
wire \u2|Div0|auto_generated|divider|divider|StageOut[152]~7_combout ;
wire \u2|Div0|auto_generated|divider|divider|StageOut[151]~18_combout ;
wire \u2|Div0|auto_generated|divider|divider|StageOut[151]~17_combout ;
wire \u2|Div0|auto_generated|divider|divider|StageOut[150]~24_combout ;
wire \u2|Div0|auto_generated|divider|divider|StageOut[150]~25_combout ;
wire \u2|disp_data_10[0]~28COUT0_33 ;
wire \u2|disp_data_10[0]~28COUT1_34 ;
wire \u2|disp_data_10[0]~23COUT0_36 ;
wire \u2|disp_data_10[0]~23COUT1_37 ;
wire \u2|disp_data_10[0]~18COUT0_39 ;
wire \u2|disp_data_10[0]~18COUT1_40 ;
wire \u2|disp_data_10[0]~10COUT0_42 ;
wire \u2|disp_data_10[0]~10COUT1_43 ;
wire \u2|disp_data~2_combout ;
wire \u4|seg_data[0]~1_combout ;
wire \u4|seg_data[0]~2_combout ;
wire \u4|seg_data[0]~0_combout ;
wire \u3|Decoder1~0_combout ;
wire \u3|Decoder1~1_combout ;
wire \u3|Decoder1~2_combout ;
wire \u3|Decoder1~3_combout ;
wire \u3|Decoder1~4_combout ;
wire \u3|Decoder1~5_combout ;
wire \u3|Decoder1~6_combout ;
wire \u3|Decoder1~7_combout ;
wire \u3|colg[2]~0_combout ;
wire \u3|colg[3]~1_combout ;
wire [7:0] \u4|seg_data ;
wire [3:0] \u2|disp_data_10 ;
wire [4:0] \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella ;
wire [2:0] \u3|cnt_row ;
wire [7:0] \u1|key_rst ;
wire [3:0] \u2|disp_data_mode ;
wire [11:0] \u2|disp_data ;
wire [7:0] \u1|key_sec ;
wire [7:0] \u1|key_sec_pre ;
wire [17:0] \u1|cnt ;
wire [31:0] \u2|counting_time ;
wire [3:0] \u2|disp_data_1 ;
wire [7:0] \u1|key_rst_pre ;
wire [4:0] \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella ;
wire [4:0] \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella ;
wire [4:0] \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella ;
wire [4:0] \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella ;
wire [4:0] \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella ;
wire [4:0] \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella ;
wire [4:0] \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella ;
wire [4:0] \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella ;
wire [7:0] \u4|seg_en ;


// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk_1Khz~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk_1Khz~combout ),
	.padio(clk_1Khz));
// synopsys translate_off
defparam \clk_1Khz~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn1~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn1~combout ),
	.padio(btn1));
// synopsys translate_off
defparam \btn1~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rst~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rst~combout ),
	.padio(rst));
// synopsys translate_off
defparam \rst~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y8_N6
maxii_lcell \u1|key_rst[3] (
// Equation(s):
// \u1|key_rst [3] = DFFEAS((((!\btn1~combout ))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\btn1~combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_rst [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_rst[3] .lut_mask = "00ff";
defparam \u1|key_rst[3] .operation_mode = "normal";
defparam \u1|key_rst[3] .output_mode = "reg_only";
defparam \u1|key_rst[3] .register_cascade_mode = "off";
defparam \u1|key_rst[3] .sum_lutc_input = "datac";
defparam \u1|key_rst[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N7
maxii_lcell \u1|key_rst_pre[3] (
// Equation(s):
// \u1|key_rst_pre [3] = DFFEAS(GND, GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , \u1|key_rst [3], , , VCC)

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u1|key_rst [3]),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_rst_pre [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_rst_pre[3] .lut_mask = "0000";
defparam \u1|key_rst_pre[3] .operation_mode = "normal";
defparam \u1|key_rst_pre[3] .output_mode = "reg_only";
defparam \u1|key_rst_pre[3] .register_cascade_mode = "off";
defparam \u1|key_rst_pre[3] .sum_lutc_input = "datac";
defparam \u1|key_rst_pre[3] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn4~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn4~combout ),
	.padio(btn4));
// synopsys translate_off
defparam \btn4~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y8_N3
maxii_lcell \u1|key_rst[2] (
// Equation(s):
// \u1|key_rst [2] = DFFEAS((((!\btn4~combout ))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\btn4~combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_rst [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_rst[2] .lut_mask = "00ff";
defparam \u1|key_rst[2] .operation_mode = "normal";
defparam \u1|key_rst[2] .output_mode = "reg_only";
defparam \u1|key_rst[2] .register_cascade_mode = "off";
defparam \u1|key_rst[2] .sum_lutc_input = "datac";
defparam \u1|key_rst[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N4
maxii_lcell \u1|key_rst_pre[2] (
// Equation(s):
// \u1|WideOr0~1  = (\u1|key_rst [3] & (((!B1_key_rst_pre[2] & \u1|key_rst [2])) # (!\u1|key_rst_pre [3]))) # (!\u1|key_rst [3] & (((!B1_key_rst_pre[2] & \u1|key_rst [2]))))

	.clk(\clk_1Khz~combout ),
	.dataa(\u1|key_rst [3]),
	.datab(\u1|key_rst_pre [3]),
	.datac(\u1|key_rst [2]),
	.datad(\u1|key_rst [2]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|WideOr0~1 ),
	.regout(\u1|key_rst_pre [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_rst_pre[2] .lut_mask = "2f22";
defparam \u1|key_rst_pre[2] .operation_mode = "normal";
defparam \u1|key_rst_pre[2] .output_mode = "comb_only";
defparam \u1|key_rst_pre[2] .register_cascade_mode = "off";
defparam \u1|key_rst_pre[2] .sum_lutc_input = "qfbk";
defparam \u1|key_rst_pre[2] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn7~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn7~combout ),
	.padio(btn7));
// synopsys translate_off
defparam \btn7~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y8_N6
maxii_lcell \u1|key_rst[0] (
// Equation(s):
// \u1|key_rst [0] = DFFEAS((((!\btn7~combout ))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\btn7~combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_rst [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_rst[0] .lut_mask = "00ff";
defparam \u1|key_rst[0] .operation_mode = "normal";
defparam \u1|key_rst[0] .output_mode = "reg_only";
defparam \u1|key_rst[0] .register_cascade_mode = "off";
defparam \u1|key_rst[0] .sum_lutc_input = "datac";
defparam \u1|key_rst[0] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn6~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn6~combout ),
	.padio(btn6));
// synopsys translate_off
defparam \btn6~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y8_N8
maxii_lcell \u1|key_rst[1] (
// Equation(s):
// \u1|key_rst [1] = DFFEAS((((!\btn6~combout ))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\btn6~combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_rst [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_rst[1] .lut_mask = "00ff";
defparam \u1|key_rst[1] .operation_mode = "normal";
defparam \u1|key_rst[1] .output_mode = "reg_only";
defparam \u1|key_rst[1] .register_cascade_mode = "off";
defparam \u1|key_rst[1] .sum_lutc_input = "datac";
defparam \u1|key_rst[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N9
maxii_lcell \u1|key_rst_pre[1] (
// Equation(s):
// \u1|key_rst_pre [1] = DFFEAS((((\u1|key_rst [1]))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u1|key_rst [1]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_rst_pre [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_rst_pre[1] .lut_mask = "ff00";
defparam \u1|key_rst_pre[1] .operation_mode = "normal";
defparam \u1|key_rst_pre[1] .output_mode = "reg_only";
defparam \u1|key_rst_pre[1] .register_cascade_mode = "off";
defparam \u1|key_rst_pre[1] .sum_lutc_input = "datac";
defparam \u1|key_rst_pre[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N4
maxii_lcell \u1|key_rst_pre[0] (
// Equation(s):
// \u1|WideOr0~0  = (\u1|key_rst [0] & (((!\u1|key_rst_pre [1] & \u1|key_rst [1])) # (!B1_key_rst_pre[0]))) # (!\u1|key_rst [0] & (!\u1|key_rst_pre [1] & ((\u1|key_rst [1]))))

	.clk(\clk_1Khz~combout ),
	.dataa(\u1|key_rst [0]),
	.datab(\u1|key_rst_pre [1]),
	.datac(\u1|key_rst [0]),
	.datad(\u1|key_rst [1]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|WideOr0~0 ),
	.regout(\u1|key_rst_pre [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_rst_pre[0] .lut_mask = "3b0a";
defparam \u1|key_rst_pre[0] .operation_mode = "normal";
defparam \u1|key_rst_pre[0] .output_mode = "comb_only";
defparam \u1|key_rst_pre[0] .register_cascade_mode = "off";
defparam \u1|key_rst_pre[0] .sum_lutc_input = "qfbk";
defparam \u1|key_rst_pre[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N9
maxii_lcell \u1|key_rst[7] (
// Equation(s):
// \u1|key_rst [7] = DFFEAS(VCC, GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_rst [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_rst[7] .lut_mask = "ffff";
defparam \u1|key_rst[7] .operation_mode = "normal";
defparam \u1|key_rst[7] .output_mode = "reg_only";
defparam \u1|key_rst[7] .register_cascade_mode = "off";
defparam \u1|key_rst[7] .sum_lutc_input = "datac";
defparam \u1|key_rst[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N8
maxii_lcell \u1|key_rst_pre[7] (
// Equation(s):
// \u1|key_rst_pre [7] = DFFEAS((((\u1|key_rst [7]))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u1|key_rst [7]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_rst_pre [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_rst_pre[7] .lut_mask = "ff00";
defparam \u1|key_rst_pre[7] .operation_mode = "normal";
defparam \u1|key_rst_pre[7] .output_mode = "reg_only";
defparam \u1|key_rst_pre[7] .register_cascade_mode = "off";
defparam \u1|key_rst_pre[7] .sum_lutc_input = "datac";
defparam \u1|key_rst_pre[7] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn0~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn0~combout ),
	.padio(btn0));
// synopsys translate_off
defparam \btn0~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxii_lcell \u1|key_rst[4] (
// Equation(s):
// \u1|key_rst [4] = DFFEAS((((!\btn0~combout ))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\btn0~combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_rst [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_rst[4] .lut_mask = "00ff";
defparam \u1|key_rst[4] .operation_mode = "normal";
defparam \u1|key_rst[4] .output_mode = "reg_only";
defparam \u1|key_rst[4] .register_cascade_mode = "off";
defparam \u1|key_rst[4] .sum_lutc_input = "datac";
defparam \u1|key_rst[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N1
maxii_lcell \u1|key_rst_pre[4] (
// Equation(s):
// \u1|WideOr0~2  = (\u1|key_rst_pre [7] & (\u1|key_rst [4] & (!B1_key_rst_pre[4]))) # (!\u1|key_rst_pre [7] & ((\u1|key_rst [7]) # ((\u1|key_rst [4] & !B1_key_rst_pre[4]))))

	.clk(\clk_1Khz~combout ),
	.dataa(\u1|key_rst_pre [7]),
	.datab(\u1|key_rst [4]),
	.datac(\u1|key_rst [4]),
	.datad(\u1|key_rst [7]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|WideOr0~2 ),
	.regout(\u1|key_rst_pre [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_rst_pre[4] .lut_mask = "5d0c";
defparam \u1|key_rst_pre[4] .operation_mode = "normal";
defparam \u1|key_rst_pre[4] .output_mode = "comb_only";
defparam \u1|key_rst_pre[4] .register_cascade_mode = "off";
defparam \u1|key_rst_pre[4] .sum_lutc_input = "qfbk";
defparam \u1|key_rst_pre[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N2
maxii_lcell \u1|WideOr0~3 (
// Equation(s):
// \u1|WideOr0~3_combout  = (\u1|WideOr0~1 ) # (((\u1|WideOr0~0 ) # (\u1|WideOr0~2 )))

	.clk(gnd),
	.dataa(\u1|WideOr0~1 ),
	.datab(vcc),
	.datac(\u1|WideOr0~0 ),
	.datad(\u1|WideOr0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|WideOr0~3 .lut_mask = "fffa";
defparam \u1|WideOr0~3 .operation_mode = "normal";
defparam \u1|WideOr0~3 .output_mode = "comb_only";
defparam \u1|WideOr0~3 .register_cascade_mode = "off";
defparam \u1|WideOr0~3 .sum_lutc_input = "datac";
defparam \u1|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N1
maxii_lcell \u1|cnt[0] (
// Equation(s):
// \u1|cnt [0] = DFFEAS(((!\u1|cnt [0])), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , \u1|WideOr0~3_combout , )
// \u1|cnt[0]~5  = CARRY(((\u1|cnt [0])))
// \u1|cnt[0]~5COUT1_37  = CARRY(((\u1|cnt [0])))

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(\u1|cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(\u1|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [0]),
	.cout(),
	.cout0(\u1|cnt[0]~5 ),
	.cout1(\u1|cnt[0]~5COUT1_37 ));
// synopsys translate_off
defparam \u1|cnt[0] .lut_mask = "33cc";
defparam \u1|cnt[0] .operation_mode = "arithmetic";
defparam \u1|cnt[0] .output_mode = "reg_only";
defparam \u1|cnt[0] .register_cascade_mode = "off";
defparam \u1|cnt[0] .sum_lutc_input = "datac";
defparam \u1|cnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N2
maxii_lcell \u1|cnt[1] (
// Equation(s):
// \u1|cnt [1] = DFFEAS((\u1|cnt [1] $ ((\u1|cnt[0]~5 ))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , \u1|WideOr0~3_combout , )
// \u1|cnt[1]~7  = CARRY(((!\u1|cnt[0]~5 ) # (!\u1|cnt [1])))
// \u1|cnt[1]~7COUT1_38  = CARRY(((!\u1|cnt[0]~5COUT1_37 ) # (!\u1|cnt [1])))

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(\u1|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(\u1|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u1|cnt[0]~5 ),
	.cin1(\u1|cnt[0]~5COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [1]),
	.cout(),
	.cout0(\u1|cnt[1]~7 ),
	.cout1(\u1|cnt[1]~7COUT1_38 ));
// synopsys translate_off
defparam \u1|cnt[1] .cin0_used = "true";
defparam \u1|cnt[1] .cin1_used = "true";
defparam \u1|cnt[1] .lut_mask = "3c3f";
defparam \u1|cnt[1] .operation_mode = "arithmetic";
defparam \u1|cnt[1] .output_mode = "reg_only";
defparam \u1|cnt[1] .register_cascade_mode = "off";
defparam \u1|cnt[1] .sum_lutc_input = "cin";
defparam \u1|cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N3
maxii_lcell \u1|cnt[2] (
// Equation(s):
// \u1|cnt [2] = DFFEAS(\u1|cnt [2] $ ((((!\u1|cnt[1]~7 )))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , \u1|WideOr0~3_combout , )
// \u1|cnt[2]~9  = CARRY((\u1|cnt [2] & ((!\u1|cnt[1]~7 ))))
// \u1|cnt[2]~9COUT1_39  = CARRY((\u1|cnt [2] & ((!\u1|cnt[1]~7COUT1_38 ))))

	.clk(\clk_1Khz~combout ),
	.dataa(\u1|cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(\u1|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u1|cnt[1]~7 ),
	.cin1(\u1|cnt[1]~7COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [2]),
	.cout(),
	.cout0(\u1|cnt[2]~9 ),
	.cout1(\u1|cnt[2]~9COUT1_39 ));
// synopsys translate_off
defparam \u1|cnt[2] .cin0_used = "true";
defparam \u1|cnt[2] .cin1_used = "true";
defparam \u1|cnt[2] .lut_mask = "a50a";
defparam \u1|cnt[2] .operation_mode = "arithmetic";
defparam \u1|cnt[2] .output_mode = "reg_only";
defparam \u1|cnt[2] .register_cascade_mode = "off";
defparam \u1|cnt[2] .sum_lutc_input = "cin";
defparam \u1|cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N4
maxii_lcell \u1|cnt[3] (
// Equation(s):
// \u1|cnt [3] = DFFEAS(\u1|cnt [3] $ ((((\u1|cnt[2]~9 )))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , \u1|WideOr0~3_combout , )
// \u1|cnt[3]~11  = CARRY(((!\u1|cnt[2]~9COUT1_39 )) # (!\u1|cnt [3]))

	.clk(\clk_1Khz~combout ),
	.dataa(\u1|cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(\u1|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u1|cnt[2]~9 ),
	.cin1(\u1|cnt[2]~9COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [3]),
	.cout(\u1|cnt[3]~11 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|cnt[3] .cin0_used = "true";
defparam \u1|cnt[3] .cin1_used = "true";
defparam \u1|cnt[3] .lut_mask = "5a5f";
defparam \u1|cnt[3] .operation_mode = "arithmetic";
defparam \u1|cnt[3] .output_mode = "reg_only";
defparam \u1|cnt[3] .register_cascade_mode = "off";
defparam \u1|cnt[3] .sum_lutc_input = "cin";
defparam \u1|cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N5
maxii_lcell \u1|cnt[4] (
// Equation(s):
// \u1|cnt [4] = DFFEAS(\u1|cnt [4] $ ((((!\u1|cnt[3]~11 )))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , \u1|WideOr0~3_combout , )
// \u1|cnt[4]~13  = CARRY((\u1|cnt [4] & ((!\u1|cnt[3]~11 ))))
// \u1|cnt[4]~13COUT1_40  = CARRY((\u1|cnt [4] & ((!\u1|cnt[3]~11 ))))

	.clk(\clk_1Khz~combout ),
	.dataa(\u1|cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(\u1|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u1|cnt[3]~11 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [4]),
	.cout(),
	.cout0(\u1|cnt[4]~13 ),
	.cout1(\u1|cnt[4]~13COUT1_40 ));
// synopsys translate_off
defparam \u1|cnt[4] .cin_used = "true";
defparam \u1|cnt[4] .lut_mask = "a50a";
defparam \u1|cnt[4] .operation_mode = "arithmetic";
defparam \u1|cnt[4] .output_mode = "reg_only";
defparam \u1|cnt[4] .register_cascade_mode = "off";
defparam \u1|cnt[4] .sum_lutc_input = "cin";
defparam \u1|cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N6
maxii_lcell \u1|cnt[5] (
// Equation(s):
// \u1|cnt [5] = DFFEAS(\u1|cnt [5] $ (((((!\u1|cnt[3]~11  & \u1|cnt[4]~13 ) # (\u1|cnt[3]~11  & \u1|cnt[4]~13COUT1_40 ))))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , \u1|WideOr0~3_combout , )
// \u1|cnt[5]~15  = CARRY(((!\u1|cnt[4]~13 )) # (!\u1|cnt [5]))
// \u1|cnt[5]~15COUT1_41  = CARRY(((!\u1|cnt[4]~13COUT1_40 )) # (!\u1|cnt [5]))

	.clk(\clk_1Khz~combout ),
	.dataa(\u1|cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(\u1|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u1|cnt[3]~11 ),
	.cin0(\u1|cnt[4]~13 ),
	.cin1(\u1|cnt[4]~13COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [5]),
	.cout(),
	.cout0(\u1|cnt[5]~15 ),
	.cout1(\u1|cnt[5]~15COUT1_41 ));
// synopsys translate_off
defparam \u1|cnt[5] .cin0_used = "true";
defparam \u1|cnt[5] .cin1_used = "true";
defparam \u1|cnt[5] .cin_used = "true";
defparam \u1|cnt[5] .lut_mask = "5a5f";
defparam \u1|cnt[5] .operation_mode = "arithmetic";
defparam \u1|cnt[5] .output_mode = "reg_only";
defparam \u1|cnt[5] .register_cascade_mode = "off";
defparam \u1|cnt[5] .sum_lutc_input = "cin";
defparam \u1|cnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N7
maxii_lcell \u1|cnt[6] (
// Equation(s):
// \u1|cnt [6] = DFFEAS((\u1|cnt [6] $ ((!(!\u1|cnt[3]~11  & \u1|cnt[5]~15 ) # (\u1|cnt[3]~11  & \u1|cnt[5]~15COUT1_41 )))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , \u1|WideOr0~3_combout , )
// \u1|cnt[6]~17  = CARRY(((\u1|cnt [6] & !\u1|cnt[5]~15 )))
// \u1|cnt[6]~17COUT1_42  = CARRY(((\u1|cnt [6] & !\u1|cnt[5]~15COUT1_41 )))

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(\u1|cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(\u1|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u1|cnt[3]~11 ),
	.cin0(\u1|cnt[5]~15 ),
	.cin1(\u1|cnt[5]~15COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [6]),
	.cout(),
	.cout0(\u1|cnt[6]~17 ),
	.cout1(\u1|cnt[6]~17COUT1_42 ));
// synopsys translate_off
defparam \u1|cnt[6] .cin0_used = "true";
defparam \u1|cnt[6] .cin1_used = "true";
defparam \u1|cnt[6] .cin_used = "true";
defparam \u1|cnt[6] .lut_mask = "c30c";
defparam \u1|cnt[6] .operation_mode = "arithmetic";
defparam \u1|cnt[6] .output_mode = "reg_only";
defparam \u1|cnt[6] .register_cascade_mode = "off";
defparam \u1|cnt[6] .sum_lutc_input = "cin";
defparam \u1|cnt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N8
maxii_lcell \u1|cnt[7] (
// Equation(s):
// \u1|cnt [7] = DFFEAS(\u1|cnt [7] $ (((((!\u1|cnt[3]~11  & \u1|cnt[6]~17 ) # (\u1|cnt[3]~11  & \u1|cnt[6]~17COUT1_42 ))))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , \u1|WideOr0~3_combout , )
// \u1|cnt[7]~19  = CARRY(((!\u1|cnt[6]~17 )) # (!\u1|cnt [7]))
// \u1|cnt[7]~19COUT1_43  = CARRY(((!\u1|cnt[6]~17COUT1_42 )) # (!\u1|cnt [7]))

	.clk(\clk_1Khz~combout ),
	.dataa(\u1|cnt [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(\u1|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u1|cnt[3]~11 ),
	.cin0(\u1|cnt[6]~17 ),
	.cin1(\u1|cnt[6]~17COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [7]),
	.cout(),
	.cout0(\u1|cnt[7]~19 ),
	.cout1(\u1|cnt[7]~19COUT1_43 ));
// synopsys translate_off
defparam \u1|cnt[7] .cin0_used = "true";
defparam \u1|cnt[7] .cin1_used = "true";
defparam \u1|cnt[7] .cin_used = "true";
defparam \u1|cnt[7] .lut_mask = "5a5f";
defparam \u1|cnt[7] .operation_mode = "arithmetic";
defparam \u1|cnt[7] .output_mode = "reg_only";
defparam \u1|cnt[7] .register_cascade_mode = "off";
defparam \u1|cnt[7] .sum_lutc_input = "cin";
defparam \u1|cnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N9
maxii_lcell \u1|cnt[8] (
// Equation(s):
// \u1|cnt [8] = DFFEAS((\u1|cnt [8] $ ((!(!\u1|cnt[3]~11  & \u1|cnt[7]~19 ) # (\u1|cnt[3]~11  & \u1|cnt[7]~19COUT1_43 )))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , \u1|WideOr0~3_combout , )
// \u1|cnt[8]~21  = CARRY(((\u1|cnt [8] & !\u1|cnt[7]~19COUT1_43 )))

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(\u1|cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(\u1|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u1|cnt[3]~11 ),
	.cin0(\u1|cnt[7]~19 ),
	.cin1(\u1|cnt[7]~19COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [8]),
	.cout(\u1|cnt[8]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|cnt[8] .cin0_used = "true";
defparam \u1|cnt[8] .cin1_used = "true";
defparam \u1|cnt[8] .cin_used = "true";
defparam \u1|cnt[8] .lut_mask = "c30c";
defparam \u1|cnt[8] .operation_mode = "arithmetic";
defparam \u1|cnt[8] .output_mode = "reg_only";
defparam \u1|cnt[8] .register_cascade_mode = "off";
defparam \u1|cnt[8] .sum_lutc_input = "cin";
defparam \u1|cnt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N0
maxii_lcell \u1|cnt[9] (
// Equation(s):
// \u1|cnt [9] = DFFEAS((\u1|cnt [9] $ ((\u1|cnt[8]~21 ))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , \u1|WideOr0~3_combout , )
// \u1|cnt[9]~23  = CARRY(((!\u1|cnt[8]~21 ) # (!\u1|cnt [9])))
// \u1|cnt[9]~23COUT1_44  = CARRY(((!\u1|cnt[8]~21 ) # (!\u1|cnt [9])))

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(\u1|cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(\u1|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u1|cnt[8]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [9]),
	.cout(),
	.cout0(\u1|cnt[9]~23 ),
	.cout1(\u1|cnt[9]~23COUT1_44 ));
// synopsys translate_off
defparam \u1|cnt[9] .cin_used = "true";
defparam \u1|cnt[9] .lut_mask = "3c3f";
defparam \u1|cnt[9] .operation_mode = "arithmetic";
defparam \u1|cnt[9] .output_mode = "reg_only";
defparam \u1|cnt[9] .register_cascade_mode = "off";
defparam \u1|cnt[9] .sum_lutc_input = "cin";
defparam \u1|cnt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N1
maxii_lcell \u1|cnt[10] (
// Equation(s):
// \u1|cnt [10] = DFFEAS((\u1|cnt [10] $ ((!(!\u1|cnt[8]~21  & \u1|cnt[9]~23 ) # (\u1|cnt[8]~21  & \u1|cnt[9]~23COUT1_44 )))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , \u1|WideOr0~3_combout , )
// \u1|cnt[10]~25  = CARRY(((\u1|cnt [10] & !\u1|cnt[9]~23 )))
// \u1|cnt[10]~25COUT1_45  = CARRY(((\u1|cnt [10] & !\u1|cnt[9]~23COUT1_44 )))

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(\u1|cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(\u1|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u1|cnt[8]~21 ),
	.cin0(\u1|cnt[9]~23 ),
	.cin1(\u1|cnt[9]~23COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [10]),
	.cout(),
	.cout0(\u1|cnt[10]~25 ),
	.cout1(\u1|cnt[10]~25COUT1_45 ));
// synopsys translate_off
defparam \u1|cnt[10] .cin0_used = "true";
defparam \u1|cnt[10] .cin1_used = "true";
defparam \u1|cnt[10] .cin_used = "true";
defparam \u1|cnt[10] .lut_mask = "c30c";
defparam \u1|cnt[10] .operation_mode = "arithmetic";
defparam \u1|cnt[10] .output_mode = "reg_only";
defparam \u1|cnt[10] .register_cascade_mode = "off";
defparam \u1|cnt[10] .sum_lutc_input = "cin";
defparam \u1|cnt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N2
maxii_lcell \u1|cnt[11] (
// Equation(s):
// \u1|cnt [11] = DFFEAS((\u1|cnt [11] $ (((!\u1|cnt[8]~21  & \u1|cnt[10]~25 ) # (\u1|cnt[8]~21  & \u1|cnt[10]~25COUT1_45 )))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , \u1|WideOr0~3_combout , )
// \u1|cnt[11]~27  = CARRY(((!\u1|cnt[10]~25 ) # (!\u1|cnt [11])))
// \u1|cnt[11]~27COUT1_46  = CARRY(((!\u1|cnt[10]~25COUT1_45 ) # (!\u1|cnt [11])))

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(\u1|cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(\u1|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u1|cnt[8]~21 ),
	.cin0(\u1|cnt[10]~25 ),
	.cin1(\u1|cnt[10]~25COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [11]),
	.cout(),
	.cout0(\u1|cnt[11]~27 ),
	.cout1(\u1|cnt[11]~27COUT1_46 ));
// synopsys translate_off
defparam \u1|cnt[11] .cin0_used = "true";
defparam \u1|cnt[11] .cin1_used = "true";
defparam \u1|cnt[11] .cin_used = "true";
defparam \u1|cnt[11] .lut_mask = "3c3f";
defparam \u1|cnt[11] .operation_mode = "arithmetic";
defparam \u1|cnt[11] .output_mode = "reg_only";
defparam \u1|cnt[11] .register_cascade_mode = "off";
defparam \u1|cnt[11] .sum_lutc_input = "cin";
defparam \u1|cnt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N3
maxii_lcell \u1|cnt[12] (
// Equation(s):
// \u1|cnt [12] = DFFEAS(\u1|cnt [12] $ ((((!(!\u1|cnt[8]~21  & \u1|cnt[11]~27 ) # (\u1|cnt[8]~21  & \u1|cnt[11]~27COUT1_46 ))))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , \u1|WideOr0~3_combout , )
// \u1|cnt[12]~29  = CARRY((\u1|cnt [12] & ((!\u1|cnt[11]~27 ))))
// \u1|cnt[12]~29COUT1_47  = CARRY((\u1|cnt [12] & ((!\u1|cnt[11]~27COUT1_46 ))))

	.clk(\clk_1Khz~combout ),
	.dataa(\u1|cnt [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(\u1|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u1|cnt[8]~21 ),
	.cin0(\u1|cnt[11]~27 ),
	.cin1(\u1|cnt[11]~27COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [12]),
	.cout(),
	.cout0(\u1|cnt[12]~29 ),
	.cout1(\u1|cnt[12]~29COUT1_47 ));
// synopsys translate_off
defparam \u1|cnt[12] .cin0_used = "true";
defparam \u1|cnt[12] .cin1_used = "true";
defparam \u1|cnt[12] .cin_used = "true";
defparam \u1|cnt[12] .lut_mask = "a50a";
defparam \u1|cnt[12] .operation_mode = "arithmetic";
defparam \u1|cnt[12] .output_mode = "reg_only";
defparam \u1|cnt[12] .register_cascade_mode = "off";
defparam \u1|cnt[12] .sum_lutc_input = "cin";
defparam \u1|cnt[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N4
maxii_lcell \u1|cnt[13] (
// Equation(s):
// \u1|cnt [13] = DFFEAS(\u1|cnt [13] $ (((((!\u1|cnt[8]~21  & \u1|cnt[12]~29 ) # (\u1|cnt[8]~21  & \u1|cnt[12]~29COUT1_47 ))))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , \u1|WideOr0~3_combout , )
// \u1|cnt[13]~31  = CARRY(((!\u1|cnt[12]~29COUT1_47 )) # (!\u1|cnt [13]))

	.clk(\clk_1Khz~combout ),
	.dataa(\u1|cnt [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(\u1|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u1|cnt[8]~21 ),
	.cin0(\u1|cnt[12]~29 ),
	.cin1(\u1|cnt[12]~29COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [13]),
	.cout(\u1|cnt[13]~31 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|cnt[13] .cin0_used = "true";
defparam \u1|cnt[13] .cin1_used = "true";
defparam \u1|cnt[13] .cin_used = "true";
defparam \u1|cnt[13] .lut_mask = "5a5f";
defparam \u1|cnt[13] .operation_mode = "arithmetic";
defparam \u1|cnt[13] .output_mode = "reg_only";
defparam \u1|cnt[13] .register_cascade_mode = "off";
defparam \u1|cnt[13] .sum_lutc_input = "cin";
defparam \u1|cnt[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N5
maxii_lcell \u1|cnt[14] (
// Equation(s):
// \u1|cnt [14] = DFFEAS(\u1|cnt [14] $ ((((!\u1|cnt[13]~31 )))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , \u1|WideOr0~3_combout , )
// \u1|cnt[14]~33  = CARRY((\u1|cnt [14] & ((!\u1|cnt[13]~31 ))))
// \u1|cnt[14]~33COUT1_48  = CARRY((\u1|cnt [14] & ((!\u1|cnt[13]~31 ))))

	.clk(\clk_1Khz~combout ),
	.dataa(\u1|cnt [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(\u1|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u1|cnt[13]~31 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [14]),
	.cout(),
	.cout0(\u1|cnt[14]~33 ),
	.cout1(\u1|cnt[14]~33COUT1_48 ));
// synopsys translate_off
defparam \u1|cnt[14] .cin_used = "true";
defparam \u1|cnt[14] .lut_mask = "a50a";
defparam \u1|cnt[14] .operation_mode = "arithmetic";
defparam \u1|cnt[14] .output_mode = "reg_only";
defparam \u1|cnt[14] .register_cascade_mode = "off";
defparam \u1|cnt[14] .sum_lutc_input = "cin";
defparam \u1|cnt[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N6
maxii_lcell \u1|cnt[15] (
// Equation(s):
// \u1|cnt [15] = DFFEAS(\u1|cnt [15] $ (((((!\u1|cnt[13]~31  & \u1|cnt[14]~33 ) # (\u1|cnt[13]~31  & \u1|cnt[14]~33COUT1_48 ))))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , \u1|WideOr0~3_combout , )
// \u1|cnt[15]~35  = CARRY(((!\u1|cnt[14]~33 )) # (!\u1|cnt [15]))
// \u1|cnt[15]~35COUT1_49  = CARRY(((!\u1|cnt[14]~33COUT1_48 )) # (!\u1|cnt [15]))

	.clk(\clk_1Khz~combout ),
	.dataa(\u1|cnt [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(\u1|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u1|cnt[13]~31 ),
	.cin0(\u1|cnt[14]~33 ),
	.cin1(\u1|cnt[14]~33COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [15]),
	.cout(),
	.cout0(\u1|cnt[15]~35 ),
	.cout1(\u1|cnt[15]~35COUT1_49 ));
// synopsys translate_off
defparam \u1|cnt[15] .cin0_used = "true";
defparam \u1|cnt[15] .cin1_used = "true";
defparam \u1|cnt[15] .cin_used = "true";
defparam \u1|cnt[15] .lut_mask = "5a5f";
defparam \u1|cnt[15] .operation_mode = "arithmetic";
defparam \u1|cnt[15] .output_mode = "reg_only";
defparam \u1|cnt[15] .register_cascade_mode = "off";
defparam \u1|cnt[15] .sum_lutc_input = "cin";
defparam \u1|cnt[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N7
maxii_lcell \u1|cnt[16] (
// Equation(s):
// \u1|cnt [16] = DFFEAS((\u1|cnt [16] $ ((!(!\u1|cnt[13]~31  & \u1|cnt[15]~35 ) # (\u1|cnt[13]~31  & \u1|cnt[15]~35COUT1_49 )))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , \u1|WideOr0~3_combout , )
// \u1|cnt[16]~1  = CARRY(((\u1|cnt [16] & !\u1|cnt[15]~35 )))
// \u1|cnt[16]~1COUT1_50  = CARRY(((\u1|cnt [16] & !\u1|cnt[15]~35COUT1_49 )))

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(\u1|cnt [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(\u1|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u1|cnt[13]~31 ),
	.cin0(\u1|cnt[15]~35 ),
	.cin1(\u1|cnt[15]~35COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [16]),
	.cout(),
	.cout0(\u1|cnt[16]~1 ),
	.cout1(\u1|cnt[16]~1COUT1_50 ));
// synopsys translate_off
defparam \u1|cnt[16] .cin0_used = "true";
defparam \u1|cnt[16] .cin1_used = "true";
defparam \u1|cnt[16] .cin_used = "true";
defparam \u1|cnt[16] .lut_mask = "c30c";
defparam \u1|cnt[16] .operation_mode = "arithmetic";
defparam \u1|cnt[16] .output_mode = "reg_only";
defparam \u1|cnt[16] .register_cascade_mode = "off";
defparam \u1|cnt[16] .sum_lutc_input = "cin";
defparam \u1|cnt[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N8
maxii_lcell \u1|cnt[17] (
// Equation(s):
// \u1|cnt [17] = DFFEAS((((!\u1|cnt[13]~31  & \u1|cnt[16]~1 ) # (\u1|cnt[13]~31  & \u1|cnt[16]~1COUT1_50 ) $ (\u1|cnt [17]))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , \u1|WideOr0~3_combout , )

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u1|cnt [17]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(\u1|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u1|cnt[13]~31 ),
	.cin0(\u1|cnt[16]~1 ),
	.cin1(\u1|cnt[16]~1COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|cnt[17] .cin0_used = "true";
defparam \u1|cnt[17] .cin1_used = "true";
defparam \u1|cnt[17] .cin_used = "true";
defparam \u1|cnt[17] .lut_mask = "0ff0";
defparam \u1|cnt[17] .operation_mode = "normal";
defparam \u1|cnt[17] .output_mode = "reg_only";
defparam \u1|cnt[17] .register_cascade_mode = "off";
defparam \u1|cnt[17] .sum_lutc_input = "cin";
defparam \u1|cnt[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N0
maxii_lcell \u1|Equal0~1 (
// Equation(s):
// \u1|Equal0~1_combout  = (\u1|cnt [5] & (\u1|cnt [6] & (\u1|cnt [4] & \u1|cnt [7])))

	.clk(gnd),
	.dataa(\u1|cnt [5]),
	.datab(\u1|cnt [6]),
	.datac(\u1|cnt [4]),
	.datad(\u1|cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|Equal0~1 .lut_mask = "8000";
defparam \u1|Equal0~1 .operation_mode = "normal";
defparam \u1|Equal0~1 .output_mode = "comb_only";
defparam \u1|Equal0~1 .register_cascade_mode = "off";
defparam \u1|Equal0~1 .sum_lutc_input = "datac";
defparam \u1|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxii_lcell \u1|Equal0~0 (
// Equation(s):
// \u1|Equal0~0_combout  = (\u1|cnt [2] & (\u1|cnt [3] & (\u1|cnt [1] & \u1|cnt [0])))

	.clk(gnd),
	.dataa(\u1|cnt [2]),
	.datab(\u1|cnt [3]),
	.datac(\u1|cnt [1]),
	.datad(\u1|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|Equal0~0 .lut_mask = "8000";
defparam \u1|Equal0~0 .operation_mode = "normal";
defparam \u1|Equal0~0 .output_mode = "comb_only";
defparam \u1|Equal0~0 .register_cascade_mode = "off";
defparam \u1|Equal0~0 .sum_lutc_input = "datac";
defparam \u1|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxii_lcell \u1|Equal0~2 (
// Equation(s):
// \u1|Equal0~2_combout  = (\u1|cnt [10] & (\u1|cnt [11] & (\u1|cnt [8] & \u1|cnt [9])))

	.clk(gnd),
	.dataa(\u1|cnt [10]),
	.datab(\u1|cnt [11]),
	.datac(\u1|cnt [8]),
	.datad(\u1|cnt [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|Equal0~2 .lut_mask = "8000";
defparam \u1|Equal0~2 .operation_mode = "normal";
defparam \u1|Equal0~2 .output_mode = "comb_only";
defparam \u1|Equal0~2 .register_cascade_mode = "off";
defparam \u1|Equal0~2 .sum_lutc_input = "datac";
defparam \u1|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N9
maxii_lcell \u1|Equal0~3 (
// Equation(s):
// \u1|Equal0~3_combout  = (\u1|cnt [14] & (\u1|cnt [15] & (\u1|cnt [13] & \u1|cnt [12])))

	.clk(gnd),
	.dataa(\u1|cnt [14]),
	.datab(\u1|cnt [15]),
	.datac(\u1|cnt [13]),
	.datad(\u1|cnt [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|Equal0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|Equal0~3 .lut_mask = "8000";
defparam \u1|Equal0~3 .operation_mode = "normal";
defparam \u1|Equal0~3 .output_mode = "comb_only";
defparam \u1|Equal0~3 .register_cascade_mode = "off";
defparam \u1|Equal0~3 .sum_lutc_input = "datac";
defparam \u1|Equal0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxii_lcell \u1|Equal0~4 (
// Equation(s):
// \u1|Equal0~4_combout  = (\u1|Equal0~1_combout  & (\u1|Equal0~0_combout  & (\u1|Equal0~2_combout  & \u1|Equal0~3_combout )))

	.clk(gnd),
	.dataa(\u1|Equal0~1_combout ),
	.datab(\u1|Equal0~0_combout ),
	.datac(\u1|Equal0~2_combout ),
	.datad(\u1|Equal0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|Equal0~4 .lut_mask = "8000";
defparam \u1|Equal0~4 .operation_mode = "normal";
defparam \u1|Equal0~4 .output_mode = "comb_only";
defparam \u1|Equal0~4 .register_cascade_mode = "off";
defparam \u1|Equal0~4 .sum_lutc_input = "datac";
defparam \u1|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxii_lcell \u1|Equal0~5 (
// Equation(s):
// \u1|Equal0~5_combout  = ((\u1|cnt [17] & (\u1|Equal0~4_combout  & \u1|cnt [16])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u1|cnt [17]),
	.datac(\u1|Equal0~4_combout ),
	.datad(\u1|cnt [16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|Equal0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|Equal0~5 .lut_mask = "c000";
defparam \u1|Equal0~5 .operation_mode = "normal";
defparam \u1|Equal0~5 .output_mode = "comb_only";
defparam \u1|Equal0~5 .register_cascade_mode = "off";
defparam \u1|Equal0~5 .sum_lutc_input = "datac";
defparam \u1|Equal0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N5
maxii_lcell \u1|key_sec[3] (
// Equation(s):
// \u1|key_sec [3] = DFFEAS((((!\btn1~combout ))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , \u1|Equal0~5_combout , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\btn1~combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_sec [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_sec[3] .lut_mask = "00ff";
defparam \u1|key_sec[3] .operation_mode = "normal";
defparam \u1|key_sec[3] .output_mode = "reg_only";
defparam \u1|key_sec[3] .register_cascade_mode = "off";
defparam \u1|key_sec[3] .sum_lutc_input = "datac";
defparam \u1|key_sec[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \u1|key_sec[4] (
// Equation(s):
// \u1|key_sec [4] = DFFEAS((((!\btn0~combout ))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , \u1|Equal0~5_combout , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\btn0~combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_sec [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_sec[4] .lut_mask = "00ff";
defparam \u1|key_sec[4] .operation_mode = "normal";
defparam \u1|key_sec[4] .output_mode = "reg_only";
defparam \u1|key_sec[4] .register_cascade_mode = "off";
defparam \u1|key_sec[4] .sum_lutc_input = "datac";
defparam \u1|key_sec[4] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \SW3~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\SW3~combout ),
	.padio(SW3));
// synopsys translate_off
defparam \SW3~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \u2|disp_data~5 (
// Equation(s):
// \u2|disp_data~5_combout  = (((\SW3~combout  & !\u2|state.IDLE~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SW3~combout ),
	.datad(\u2|state.IDLE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|disp_data~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data~5 .lut_mask = "00f0";
defparam \u2|disp_data~5 .operation_mode = "normal";
defparam \u2|disp_data~5 .output_mode = "comb_only";
defparam \u2|disp_data~5 .register_cascade_mode = "off";
defparam \u2|disp_data~5 .sum_lutc_input = "datac";
defparam \u2|disp_data~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxii_lcell \u1|key_sec_pre[4] (
// Equation(s):
// \u2|counting_time[7]~0  = (\u1|key_sec [4] & (\rst~combout  & (!B1_key_sec_pre[4] & \u2|disp_data~5_combout )))
// \u1|key_sec_pre [4] = DFFEAS(\u2|counting_time[7]~0 , GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , \u1|key_sec [4], , , VCC)

	.clk(\clk_1Khz~combout ),
	.dataa(\u1|key_sec [4]),
	.datab(\rst~combout ),
	.datac(\u1|key_sec [4]),
	.datad(\u2|disp_data~5_combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|counting_time[7]~0 ),
	.regout(\u1|key_sec_pre [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_sec_pre[4] .lut_mask = "0800";
defparam \u1|key_sec_pre[4] .operation_mode = "normal";
defparam \u1|key_sec_pre[4] .output_mode = "reg_and_comb";
defparam \u1|key_sec_pre[4] .register_cascade_mode = "off";
defparam \u1|key_sec_pre[4] .sum_lutc_input = "qfbk";
defparam \u1|key_sec_pre[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \u2|state~12 (
// Equation(s):
// \u2|state~12_combout  = (\u1|key_sec [4] & (((!\u1|key_sec_pre [4] & !\u2|state.IDLE~regout ))))

	.clk(gnd),
	.dataa(\u1|key_sec [4]),
	.datab(vcc),
	.datac(\u1|key_sec_pre [4]),
	.datad(\u2|state.IDLE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|state~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|state~12 .lut_mask = "000a";
defparam \u2|state~12 .operation_mode = "normal";
defparam \u2|state~12 .output_mode = "comb_only";
defparam \u2|state~12 .register_cascade_mode = "off";
defparam \u2|state~12 .sum_lutc_input = "datac";
defparam \u2|state~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxii_lcell \u2|state.WORK (
// Equation(s):
// \u2|state.WORK~regout  = DFFEAS((\SW3~combout  & ((\u2|state~11  & (\u2|state~12_combout  & \u2|state.WORK~regout )) # (!\u2|state~11  & ((\u2|state~12_combout ) # (\u2|state.WORK~regout ))))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , , 
// )

	.clk(\clk_1Khz~combout ),
	.dataa(\u2|state~11 ),
	.datab(\u2|state~12_combout ),
	.datac(\SW3~combout ),
	.datad(\u2|state.WORK~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|state.WORK~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|state.WORK .lut_mask = "d040";
defparam \u2|state.WORK .operation_mode = "normal";
defparam \u2|state.WORK .output_mode = "reg_only";
defparam \u2|state.WORK .register_cascade_mode = "off";
defparam \u2|state.WORK .sum_lutc_input = "datac";
defparam \u2|state.WORK .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \u1|key_sec_pre[3] (
// Equation(s):
// \u2|state~11  = (\u1|key_sec [3] & (\u2|state.WORK~regout  & (!B1_key_sec_pre[3])))

	.clk(\clk_1Khz~combout ),
	.dataa(\u1|key_sec [3]),
	.datab(\u2|state.WORK~regout ),
	.datac(\u1|key_sec [3]),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|state~11 ),
	.regout(\u1|key_sec_pre [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_sec_pre[3] .lut_mask = "0808";
defparam \u1|key_sec_pre[3] .operation_mode = "normal";
defparam \u1|key_sec_pre[3] .output_mode = "comb_only";
defparam \u1|key_sec_pre[3] .register_cascade_mode = "off";
defparam \u1|key_sec_pre[3] .sum_lutc_input = "qfbk";
defparam \u1|key_sec_pre[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \u2|state.IDLE (
// Equation(s):
// \u2|state.IDLE~regout  = DFFEAS((\SW3~combout  & ((\u2|state~11  & (\u2|state~12_combout  & \u2|state.IDLE~regout )) # (!\u2|state~11  & ((\u2|state~12_combout ) # (\u2|state.IDLE~regout ))))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , , 
// )

	.clk(\clk_1Khz~combout ),
	.dataa(\u2|state~11 ),
	.datab(\u2|state~12_combout ),
	.datac(\SW3~combout ),
	.datad(\u2|state.IDLE~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|state.IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|state.IDLE .lut_mask = "d040";
defparam \u2|state.IDLE .operation_mode = "normal";
defparam \u2|state.IDLE .output_mode = "reg_only";
defparam \u2|state.IDLE .register_cascade_mode = "off";
defparam \u2|state.IDLE .sum_lutc_input = "datac";
defparam \u2|state.IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N0
maxii_lcell \u1|key_sec[2] (
// Equation(s):
// \u1|key_sec [2] = DFFEAS((((!\btn4~combout ))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , \u1|Equal0~5_combout , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\btn4~combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_sec [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_sec[2] .lut_mask = "00ff";
defparam \u1|key_sec[2] .operation_mode = "normal";
defparam \u1|key_sec[2] .output_mode = "reg_only";
defparam \u1|key_sec[2] .register_cascade_mode = "off";
defparam \u1|key_sec[2] .sum_lutc_input = "datac";
defparam \u1|key_sec[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \u1|key_sec_pre[2] (
// Equation(s):
// \u2|disp_data_mode[3]~1  = ((\u1|key_sec [2] & (!B1_key_sec_pre[2] & !\u2|state.IDLE~regout ))) # (!\SW3~combout )

	.clk(\clk_1Khz~combout ),
	.dataa(\SW3~combout ),
	.datab(\u1|key_sec [2]),
	.datac(\u1|key_sec [2]),
	.datad(\u2|state.IDLE~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|disp_data_mode[3]~1 ),
	.regout(\u1|key_sec_pre [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_sec_pre[2] .lut_mask = "555d";
defparam \u1|key_sec_pre[2] .operation_mode = "normal";
defparam \u1|key_sec_pre[2] .output_mode = "comb_only";
defparam \u1|key_sec_pre[2] .register_cascade_mode = "off";
defparam \u1|key_sec_pre[2] .sum_lutc_input = "qfbk";
defparam \u1|key_sec_pre[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N9
maxii_lcell \u2|disp_data_mode[1] (
// Equation(s):
// \u2|disp_data_mode [1] = DFFEAS(((\SW3~combout  & (\u2|disp_data_mode [1] $ (\u2|disp_data_mode [0])))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , \u2|disp_data_mode[3]~1 , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(\u2|disp_data_mode [1]),
	.datac(\SW3~combout ),
	.datad(\u2|disp_data_mode [0]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|disp_data_mode[3]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|disp_data_mode [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data_mode[1] .lut_mask = "30c0";
defparam \u2|disp_data_mode[1] .operation_mode = "normal";
defparam \u2|disp_data_mode[1] .output_mode = "reg_only";
defparam \u2|disp_data_mode[1] .register_cascade_mode = "off";
defparam \u2|disp_data_mode[1] .sum_lutc_input = "datac";
defparam \u2|disp_data_mode[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N8
maxii_lcell \u2|disp_data_mode[0] (
// Equation(s):
// \u2|disp_data_mode [0] = DFFEAS(((\SW3~combout  & ((\u2|disp_data_mode [1]) # (!\u2|disp_data_mode [0])))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , \u2|disp_data_mode[3]~1 , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(\u2|disp_data_mode [1]),
	.datac(\SW3~combout ),
	.datad(\u2|disp_data_mode [0]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|disp_data_mode[3]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|disp_data_mode [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data_mode[0] .lut_mask = "c0f0";
defparam \u2|disp_data_mode[0] .operation_mode = "normal";
defparam \u2|disp_data_mode[0] .output_mode = "reg_only";
defparam \u2|disp_data_mode[0] .register_cascade_mode = "off";
defparam \u2|disp_data_mode[0] .sum_lutc_input = "datac";
defparam \u2|disp_data_mode[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N4
maxii_lcell \u2|disp_data[8]~1 (
// Equation(s):
// \u2|disp_data[8]~1_combout  = ((\u2|state.WORK~regout  $ (!\u2|state.IDLE~regout )) # (!\SW3~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|state.WORK~regout ),
	.datac(\SW3~combout ),
	.datad(\u2|state.IDLE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|disp_data[8]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data[8]~1 .lut_mask = "cf3f";
defparam \u2|disp_data[8]~1 .operation_mode = "normal";
defparam \u2|disp_data[8]~1 .output_mode = "comb_only";
defparam \u2|disp_data[8]~1 .register_cascade_mode = "off";
defparam \u2|disp_data[8]~1 .sum_lutc_input = "datac";
defparam \u2|disp_data[8]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N2
maxii_lcell \u2|disp_data[8] (
// Equation(s):
// \u2|disp_data [8] = DFFEAS((!\u2|state.IDLE~regout  & (((\SW3~combout  & \u2|disp_data_mode [0])))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , \u2|disp_data[8]~1_combout , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(\u2|state.IDLE~regout ),
	.datab(vcc),
	.datac(\SW3~combout ),
	.datad(\u2|disp_data_mode [0]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|disp_data[8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|disp_data [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data[8] .lut_mask = "5000";
defparam \u2|disp_data[8] .operation_mode = "normal";
defparam \u2|disp_data[8] .output_mode = "reg_only";
defparam \u2|disp_data[8] .register_cascade_mode = "off";
defparam \u2|disp_data[8] .sum_lutc_input = "datac";
defparam \u2|disp_data[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \u4|Decoder3~0 (
// Equation(s):
// \u4|Decoder3~0_combout  = (\u4|seg_en [1] & (\u4|seg_en [2] & ((!\u4|seg_en [3]))))

	.clk(gnd),
	.dataa(\u4|seg_en [1]),
	.datab(\u4|seg_en [2]),
	.datac(vcc),
	.datad(\u4|seg_en [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u4|Decoder3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u4|Decoder3~0 .lut_mask = "0088";
defparam \u4|Decoder3~0 .operation_mode = "normal";
defparam \u4|Decoder3~0 .output_mode = "comb_only";
defparam \u4|Decoder3~0 .register_cascade_mode = "off";
defparam \u4|Decoder3~0 .sum_lutc_input = "datac";
defparam \u4|Decoder3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell \u4|seg_en[1] (
// Equation(s):
// \u4|seg_en [1] = ((GLOBAL(\u4|WideOr2~0_combout ) & (!\u4|Decoder3~0_combout )) # (!GLOBAL(\u4|WideOr2~0_combout ) & ((\u4|seg_en [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u4|Decoder3~0_combout ),
	.datac(\u4|WideOr2~0_combout ),
	.datad(\u4|seg_en [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u4|seg_en [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u4|seg_en[1] .lut_mask = "3f30";
defparam \u4|seg_en[1] .operation_mode = "normal";
defparam \u4|seg_en[1] .output_mode = "comb_only";
defparam \u4|seg_en[1] .register_cascade_mode = "off";
defparam \u4|seg_en[1] .sum_lutc_input = "datac";
defparam \u4|seg_en[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxii_lcell \u4|Decoder3~1 (
// Equation(s):
// \u4|Decoder3~1_combout  = ((\u4|seg_en [1] & (!\u4|seg_en [2] & \u4|seg_en [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u4|seg_en [1]),
	.datac(\u4|seg_en [2]),
	.datad(\u4|seg_en [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u4|Decoder3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u4|Decoder3~1 .lut_mask = "0c00";
defparam \u4|Decoder3~1 .operation_mode = "normal";
defparam \u4|Decoder3~1 .output_mode = "comb_only";
defparam \u4|Decoder3~1 .register_cascade_mode = "off";
defparam \u4|Decoder3~1 .sum_lutc_input = "datac";
defparam \u4|Decoder3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxii_lcell \u4|seg_en[3] (
// Equation(s):
// \u4|seg_en [3] = ((GLOBAL(\u4|WideOr2~0_combout ) & ((!\u4|Decoder3~1_combout ))) # (!GLOBAL(\u4|WideOr2~0_combout ) & (\u4|seg_en [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u4|seg_en [3]),
	.datac(\u4|WideOr2~0_combout ),
	.datad(\u4|Decoder3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u4|seg_en [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u4|seg_en[3] .lut_mask = "0cfc";
defparam \u4|seg_en[3] .operation_mode = "normal";
defparam \u4|seg_en[3] .output_mode = "comb_only";
defparam \u4|seg_en[3] .register_cascade_mode = "off";
defparam \u4|seg_en[3] .sum_lutc_input = "datac";
defparam \u4|seg_en[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell \u4|WideOr2~0 (
// Equation(s):
// \u4|WideOr2~0_combout  = (\u4|seg_en [2] & (\u4|seg_en [3] $ (((\u4|seg_en [1]))))) # (!\u4|seg_en [2] & (\u4|seg_en [3] & ((\u4|seg_en [1]))))

	.clk(gnd),
	.dataa(\u4|seg_en [2]),
	.datab(\u4|seg_en [3]),
	.datac(vcc),
	.datad(\u4|seg_en [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u4|WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u4|WideOr2~0 .lut_mask = "6688";
defparam \u4|WideOr2~0 .operation_mode = "normal";
defparam \u4|WideOr2~0 .output_mode = "comb_only";
defparam \u4|WideOr2~0 .register_cascade_mode = "off";
defparam \u4|WideOr2~0 .sum_lutc_input = "datac";
defparam \u4|WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxii_lcell \u4|seg_en~0 (
// Equation(s):
// \u4|seg_en~0_combout  = ((\u4|seg_en [1] & (\u4|seg_en [2] $ (\u4|seg_en [3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u4|seg_en [1]),
	.datac(\u4|seg_en [2]),
	.datad(\u4|seg_en [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u4|seg_en~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u4|seg_en~0 .lut_mask = "0cc0";
defparam \u4|seg_en~0 .operation_mode = "normal";
defparam \u4|seg_en~0 .output_mode = "comb_only";
defparam \u4|seg_en~0 .register_cascade_mode = "off";
defparam \u4|seg_en~0 .sum_lutc_input = "datac";
defparam \u4|seg_en~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \u4|seg_en[2] (
// Equation(s):
// \u4|seg_en [2] = ((GLOBAL(\u4|WideOr2~0_combout ) & ((\u4|seg_en~0_combout ))) # (!GLOBAL(\u4|WideOr2~0_combout ) & (\u4|seg_en [2])))

	.clk(gnd),
	.dataa(\u4|seg_en [2]),
	.datab(vcc),
	.datac(\u4|WideOr2~0_combout ),
	.datad(\u4|seg_en~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u4|seg_en [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u4|seg_en[2] .lut_mask = "fa0a";
defparam \u4|seg_en[2] .operation_mode = "normal";
defparam \u4|seg_en[2] .output_mode = "comb_only";
defparam \u4|seg_en[2] .register_cascade_mode = "off";
defparam \u4|seg_en[2] .sum_lutc_input = "datac";
defparam \u4|seg_en[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N1
maxii_lcell \u2|disp_data_10[0]~_wirecell (
// Equation(s):
// \u2|disp_data_10[0]~_wirecell_combout  = (((!\u2|disp_data_10 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|disp_data_10 [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|disp_data_10[0]~_wirecell_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data_10[0]~_wirecell .lut_mask = "0f0f";
defparam \u2|disp_data_10[0]~_wirecell .operation_mode = "normal";
defparam \u2|disp_data_10[0]~_wirecell .output_mode = "comb_only";
defparam \u2|disp_data_10[0]~_wirecell .register_cascade_mode = "off";
defparam \u2|disp_data_10[0]~_wirecell .sum_lutc_input = "datac";
defparam \u2|disp_data_10[0]~_wirecell .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N2
maxii_lcell \u1|key_sec[1] (
// Equation(s):
// \u1|key_sec [1] = DFFEAS((((!\btn6~combout ))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , \u1|Equal0~5_combout , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\btn6~combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_sec [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_sec[1] .lut_mask = "00ff";
defparam \u1|key_sec[1] .operation_mode = "normal";
defparam \u1|key_sec[1] .output_mode = "reg_only";
defparam \u1|key_sec[1] .register_cascade_mode = "off";
defparam \u1|key_sec[1] .sum_lutc_input = "datac";
defparam \u1|key_sec[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxii_lcell \u2|disp_data_1[0]~0 (
// Equation(s):
// \u2|disp_data_1[0]~0_combout  = (((!\u2|state.WORK~regout  & \u2|LessThan0~0_combout )) # (!\SW3~combout ))

	.clk(gnd),
	.dataa(\u2|state.WORK~regout ),
	.datab(vcc),
	.datac(\SW3~combout ),
	.datad(\u2|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|disp_data_1[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data_1[0]~0 .lut_mask = "5f0f";
defparam \u2|disp_data_1[0]~0 .operation_mode = "normal";
defparam \u2|disp_data_1[0]~0 .output_mode = "comb_only";
defparam \u2|disp_data_1[0]~0 .register_cascade_mode = "off";
defparam \u2|disp_data_1[0]~0 .sum_lutc_input = "datac";
defparam \u2|disp_data_1[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxii_lcell \u2|counting_time[0] (
// Equation(s):
// \u2|counting_time [0] = DFFEAS(((\u2|counting_time[7]~0  & ((\u2|disp_data_1 [0]))) # (!\u2|counting_time[7]~0  & (\u2|counting_time [0]))), GLOBAL(\clk_1Khz~combout ), VCC, , , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(\u2|counting_time [0]),
	.datac(\u2|counting_time[7]~0 ),
	.datad(\u2|disp_data_1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|counting_time [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|counting_time[0] .lut_mask = "fc0c";
defparam \u2|counting_time[0] .operation_mode = "normal";
defparam \u2|counting_time[0] .output_mode = "reg_only";
defparam \u2|counting_time[0] .register_cascade_mode = "off";
defparam \u2|counting_time[0] .sum_lutc_input = "datac";
defparam \u2|counting_time[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N8
maxii_lcell \u1|key_sec_pre[1] (
// Equation(s):
// \u2|disp_data_10[0]~4  = (((B1_key_sec_pre[1]) # (!\u2|LessThan0~0_combout ))) # (!\u1|key_sec [1])
// \u1|key_sec_pre [1] = DFFEAS(\u2|disp_data_10[0]~4 , GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , \u1|key_sec [1], , , VCC)

	.clk(\clk_1Khz~combout ),
	.dataa(\u1|key_sec [1]),
	.datab(vcc),
	.datac(\u1|key_sec [1]),
	.datad(\u2|LessThan0~0_combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|disp_data_10[0]~4 ),
	.regout(\u1|key_sec_pre [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_sec_pre[1] .lut_mask = "f5ff";
defparam \u1|key_sec_pre[1] .operation_mode = "normal";
defparam \u1|key_sec_pre[1] .output_mode = "reg_and_comb";
defparam \u1|key_sec_pre[1] .register_cascade_mode = "off";
defparam \u1|key_sec_pre[1] .sum_lutc_input = "qfbk";
defparam \u1|key_sec_pre[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y8_N5
maxii_lcell \u2|disp_data_1[0]~2 (
// Equation(s):
// \u2|disp_data_1[0]~2_combout  = (\u2|state.WORK~regout ) # (((\u1|key_sec [1] & !\u1|key_sec_pre [1])) # (!\SW3~combout ))

	.clk(gnd),
	.dataa(\u2|state.WORK~regout ),
	.datab(\SW3~combout ),
	.datac(\u1|key_sec [1]),
	.datad(\u1|key_sec_pre [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|disp_data_1[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data_1[0]~2 .lut_mask = "bbfb";
defparam \u2|disp_data_1[0]~2 .operation_mode = "normal";
defparam \u2|disp_data_1[0]~2 .output_mode = "comb_only";
defparam \u2|disp_data_1[0]~2 .register_cascade_mode = "off";
defparam \u2|disp_data_1[0]~2 .sum_lutc_input = "datac";
defparam \u2|disp_data_1[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxii_lcell \u2|disp_data_1[0] (
// Equation(s):
// \u2|disp_data_1 [0] = DFFEAS((!\u2|disp_data_1[0]~0_combout  & ((\u2|state.WORK~regout  & (\u2|counting_time [0])) # (!\u2|state.WORK~regout  & ((!\u2|disp_data_1 [0]))))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , \u2|disp_data_1[0]~2_combout 
// , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(\u2|disp_data_1[0]~0_combout ),
	.datab(\u2|counting_time [0]),
	.datac(\u2|disp_data_1 [0]),
	.datad(\u2|state.WORK~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|disp_data_1[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|disp_data_1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data_1[0] .lut_mask = "4405";
defparam \u2|disp_data_1[0] .operation_mode = "normal";
defparam \u2|disp_data_1[0] .output_mode = "reg_only";
defparam \u2|disp_data_1[0] .register_cascade_mode = "off";
defparam \u2|disp_data_1[0] .sum_lutc_input = "datac";
defparam \u2|disp_data_1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxii_lcell \u2|Add0~1 (
// Equation(s):
// \u2|Add0~1_combout  = ((\u2|disp_data_1 [1] $ (\u2|disp_data_1 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|disp_data_1 [1]),
	.datad(\u2|disp_data_1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Add0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Add0~1 .lut_mask = "0ff0";
defparam \u2|Add0~1 .operation_mode = "normal";
defparam \u2|Add0~1 .output_mode = "comb_only";
defparam \u2|Add0~1 .register_cascade_mode = "off";
defparam \u2|Add0~1 .sum_lutc_input = "datac";
defparam \u2|Add0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \u2|counting_time[1] (
// Equation(s):
// \u2|counting_time [1] = DFFEAS(\u2|disp_data_1 [1] $ ((\u2|disp_data_10 [0])), GLOBAL(\clk_1Khz~combout ), VCC, , \u2|counting_time[7]~0 , , , , )
// \u2|counting_time[1]~7  = CARRY((\u2|disp_data_1 [1] & (\u2|disp_data_10 [0])))
// \u2|counting_time[1]~7COUT1_17  = CARRY((\u2|disp_data_1 [1] & (\u2|disp_data_10 [0])))

	.clk(\clk_1Khz~combout ),
	.dataa(\u2|disp_data_1 [1]),
	.datab(\u2|disp_data_10 [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|counting_time[7]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|counting_time [1]),
	.cout(),
	.cout0(\u2|counting_time[1]~7 ),
	.cout1(\u2|counting_time[1]~7COUT1_17 ));
// synopsys translate_off
defparam \u2|counting_time[1] .lut_mask = "6688";
defparam \u2|counting_time[1] .operation_mode = "arithmetic";
defparam \u2|counting_time[1] .output_mode = "reg_only";
defparam \u2|counting_time[1] .register_cascade_mode = "off";
defparam \u2|counting_time[1] .sum_lutc_input = "datac";
defparam \u2|counting_time[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N0
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[1] (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella [1] = ((\u2|counting_time [1]))
// \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[1]~COUT  = CARRY(((\u2|counting_time [1])))
// \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\u2|counting_time [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|counting_time [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[1]~COUT ),
	.cout1(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[1] .lut_mask = "cccc";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[1] .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[1] .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N7
maxii_lcell \u2|Add1~2 (
// Equation(s):
// \u2|Add1~2_combout  = \u2|disp_data_10 [1] $ ((((\u2|disp_data_10 [0]))))

	.clk(gnd),
	.dataa(\u2|disp_data_10 [1]),
	.datab(vcc),
	.datac(\u2|disp_data_10 [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Add1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Add1~2 .lut_mask = "5a5a";
defparam \u2|Add1~2 .operation_mode = "normal";
defparam \u2|Add1~2 .output_mode = "comb_only";
defparam \u2|Add1~2 .register_cascade_mode = "off";
defparam \u2|Add1~2 .sum_lutc_input = "datac";
defparam \u2|Add1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1] (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella [1] = ((\u2|counting_time [5]))
// \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUT  = CARRY(((\u2|counting_time [5])))
// \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUTCOUT1_24  = CARRY(((\u2|counting_time [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|counting_time [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUT ),
	.cout1(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUTCOUT1_24 ));
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1] .lut_mask = "cccc";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1] .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1] .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N0
maxii_lcell \u2|Add1~0 (
// Equation(s):
// \u2|Add1~0_combout  = \u2|disp_data_10 [3] $ (((\u2|disp_data_10 [1] & (\u2|disp_data_10 [2] & \u2|disp_data_10 [0]))))

	.clk(gnd),
	.dataa(\u2|disp_data_10 [1]),
	.datab(\u2|disp_data_10 [2]),
	.datac(\u2|disp_data_10 [0]),
	.datad(\u2|disp_data_10 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Add1~0 .lut_mask = "7f80";
defparam \u2|Add1~0 .operation_mode = "normal";
defparam \u2|Add1~0 .output_mode = "comb_only";
defparam \u2|Add1~0 .register_cascade_mode = "off";
defparam \u2|Add1~0 .sum_lutc_input = "datac";
defparam \u2|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N7
maxii_lcell \u2|Add3~1 (
// Equation(s):
// \u2|Add3~1_combout  = \u2|disp_data_10 [1] $ (\u2|disp_data_10 [3] $ (((\u2|disp_data_10 [2] & \u2|disp_data_10 [0]))))

	.clk(gnd),
	.dataa(\u2|disp_data_10 [2]),
	.datab(\u2|disp_data_10 [1]),
	.datac(\u2|disp_data_10 [0]),
	.datad(\u2|disp_data_10 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Add3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Add3~1 .lut_mask = "936c";
defparam \u2|Add3~1 .operation_mode = "normal";
defparam \u2|Add3~1 .output_mode = "comb_only";
defparam \u2|Add3~1 .register_cascade_mode = "off";
defparam \u2|Add3~1 .sum_lutc_input = "datac";
defparam \u2|Add3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \u2|Add3~0 (
// Equation(s):
// \u2|Add3~0_combout  = (\u2|disp_data_10 [0] $ (((\u2|disp_data_10 [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|disp_data_10 [0]),
	.datac(vcc),
	.datad(\u2|disp_data_10 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Add3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Add3~0 .lut_mask = "33cc";
defparam \u2|Add3~0 .operation_mode = "normal";
defparam \u2|Add3~0 .output_mode = "comb_only";
defparam \u2|Add3~0 .register_cascade_mode = "off";
defparam \u2|Add3~0 .sum_lutc_input = "datac";
defparam \u2|Add3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \u2|counting_time[2] (
// Equation(s):
// \u2|counting_time [2] = DFFEAS(\u2|disp_data_1 [2] $ (\u2|disp_data_10 [1] $ ((\u2|counting_time[1]~7 ))), GLOBAL(\clk_1Khz~combout ), VCC, , \u2|counting_time[7]~0 , , , , )
// \u2|counting_time[2]~5  = CARRY((\u2|disp_data_1 [2] & (!\u2|disp_data_10 [1] & !\u2|counting_time[1]~7 )) # (!\u2|disp_data_1 [2] & ((!\u2|counting_time[1]~7 ) # (!\u2|disp_data_10 [1]))))
// \u2|counting_time[2]~5COUT1_18  = CARRY((\u2|disp_data_1 [2] & (!\u2|disp_data_10 [1] & !\u2|counting_time[1]~7COUT1_17 )) # (!\u2|disp_data_1 [2] & ((!\u2|counting_time[1]~7COUT1_17 ) # (!\u2|disp_data_10 [1]))))

	.clk(\clk_1Khz~combout ),
	.dataa(\u2|disp_data_1 [2]),
	.datab(\u2|disp_data_10 [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|counting_time[7]~0 ),
	.cin(gnd),
	.cin0(\u2|counting_time[1]~7 ),
	.cin1(\u2|counting_time[1]~7COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|counting_time [2]),
	.cout(),
	.cout0(\u2|counting_time[2]~5 ),
	.cout1(\u2|counting_time[2]~5COUT1_18 ));
// synopsys translate_off
defparam \u2|counting_time[2] .cin0_used = "true";
defparam \u2|counting_time[2] .cin1_used = "true";
defparam \u2|counting_time[2] .lut_mask = "9617";
defparam \u2|counting_time[2] .operation_mode = "arithmetic";
defparam \u2|counting_time[2] .output_mode = "reg_only";
defparam \u2|counting_time[2] .register_cascade_mode = "off";
defparam \u2|counting_time[2] .sum_lutc_input = "cin";
defparam \u2|counting_time[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \u2|counting_time[3] (
// Equation(s):
// \u2|counting_time [3] = DFFEAS(\u2|disp_data_1 [3] $ (\u2|Add3~0_combout  $ ((!\u2|counting_time[2]~5 ))), GLOBAL(\clk_1Khz~combout ), VCC, , \u2|counting_time[7]~0 , , , , )
// \u2|counting_time[3]~3  = CARRY((\u2|disp_data_1 [3] & ((\u2|Add3~0_combout ) # (!\u2|counting_time[2]~5 ))) # (!\u2|disp_data_1 [3] & (\u2|Add3~0_combout  & !\u2|counting_time[2]~5 )))
// \u2|counting_time[3]~3COUT1_19  = CARRY((\u2|disp_data_1 [3] & ((\u2|Add3~0_combout ) # (!\u2|counting_time[2]~5COUT1_18 ))) # (!\u2|disp_data_1 [3] & (\u2|Add3~0_combout  & !\u2|counting_time[2]~5COUT1_18 )))

	.clk(\clk_1Khz~combout ),
	.dataa(\u2|disp_data_1 [3]),
	.datab(\u2|Add3~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|counting_time[7]~0 ),
	.cin(gnd),
	.cin0(\u2|counting_time[2]~5 ),
	.cin1(\u2|counting_time[2]~5COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|counting_time [3]),
	.cout(),
	.cout0(\u2|counting_time[3]~3 ),
	.cout1(\u2|counting_time[3]~3COUT1_19 ));
// synopsys translate_off
defparam \u2|counting_time[3] .cin0_used = "true";
defparam \u2|counting_time[3] .cin1_used = "true";
defparam \u2|counting_time[3] .lut_mask = "698e";
defparam \u2|counting_time[3] .operation_mode = "arithmetic";
defparam \u2|counting_time[3] .output_mode = "reg_only";
defparam \u2|counting_time[3] .register_cascade_mode = "off";
defparam \u2|counting_time[3] .sum_lutc_input = "cin";
defparam \u2|counting_time[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \u2|counting_time[4] (
// Equation(s):
// \u2|counting_time [4] = DFFEAS((\u2|Add3~1_combout  $ ((\u2|counting_time[3]~3 ))), GLOBAL(\clk_1Khz~combout ), VCC, , \u2|counting_time[7]~0 , , , , )
// \u2|counting_time[4]~9  = CARRY(((!\u2|counting_time[3]~3COUT1_19 ) # (!\u2|Add3~1_combout )))

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(\u2|Add3~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|counting_time[7]~0 ),
	.cin(gnd),
	.cin0(\u2|counting_time[3]~3 ),
	.cin1(\u2|counting_time[3]~3COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|counting_time [4]),
	.cout(\u2|counting_time[4]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|counting_time[4] .cin0_used = "true";
defparam \u2|counting_time[4] .cin1_used = "true";
defparam \u2|counting_time[4] .lut_mask = "3c3f";
defparam \u2|counting_time[4] .operation_mode = "arithmetic";
defparam \u2|counting_time[4] .output_mode = "reg_only";
defparam \u2|counting_time[4] .register_cascade_mode = "off";
defparam \u2|counting_time[4] .sum_lutc_input = "cin";
defparam \u2|counting_time[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \u2|counting_time[5] (
// Equation(s):
// \u2|counting_time [5] = DFFEAS(\u2|Add3~3_combout  $ (\u2|disp_data_10 [2] $ ((!\u2|counting_time[4]~9 ))), GLOBAL(\clk_1Khz~combout ), VCC, , \u2|counting_time[7]~0 , , , , )
// \u2|counting_time[5]~13  = CARRY((!\u2|counting_time[4]~9  & (\u2|Add3~3_combout  $ (\u2|disp_data_10 [2]))))
// \u2|counting_time[5]~13COUT1_20  = CARRY((!\u2|counting_time[4]~9  & (\u2|Add3~3_combout  $ (\u2|disp_data_10 [2]))))

	.clk(\clk_1Khz~combout ),
	.dataa(\u2|Add3~3_combout ),
	.datab(\u2|disp_data_10 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|counting_time[7]~0 ),
	.cin(\u2|counting_time[4]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|counting_time [5]),
	.cout(),
	.cout0(\u2|counting_time[5]~13 ),
	.cout1(\u2|counting_time[5]~13COUT1_20 ));
// synopsys translate_off
defparam \u2|counting_time[5] .cin_used = "true";
defparam \u2|counting_time[5] .lut_mask = "6906";
defparam \u2|counting_time[5] .operation_mode = "arithmetic";
defparam \u2|counting_time[5] .output_mode = "reg_only";
defparam \u2|counting_time[5] .register_cascade_mode = "off";
defparam \u2|counting_time[5] .sum_lutc_input = "cin";
defparam \u2|counting_time[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \u2|counting_time[6] (
// Equation(s):
// \u2|counting_time [6] = DFFEAS(\u2|Add3~2_combout  $ (\u2|disp_data_10 [3] $ (((!\u2|counting_time[4]~9  & \u2|counting_time[5]~13 ) # (\u2|counting_time[4]~9  & \u2|counting_time[5]~13COUT1_20 )))), GLOBAL(\clk_1Khz~combout ), VCC, , 
// \u2|counting_time[7]~0 , , , , )
// \u2|counting_time[6]~11  = CARRY((\u2|Add3~2_combout  $ (!\u2|disp_data_10 [3])) # (!\u2|counting_time[5]~13 ))
// \u2|counting_time[6]~11COUT1_21  = CARRY((\u2|Add3~2_combout  $ (!\u2|disp_data_10 [3])) # (!\u2|counting_time[5]~13COUT1_20 ))

	.clk(\clk_1Khz~combout ),
	.dataa(\u2|Add3~2_combout ),
	.datab(\u2|disp_data_10 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|counting_time[7]~0 ),
	.cin(\u2|counting_time[4]~9 ),
	.cin0(\u2|counting_time[5]~13 ),
	.cin1(\u2|counting_time[5]~13COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|counting_time [6]),
	.cout(),
	.cout0(\u2|counting_time[6]~11 ),
	.cout1(\u2|counting_time[6]~11COUT1_21 ));
// synopsys translate_off
defparam \u2|counting_time[6] .cin0_used = "true";
defparam \u2|counting_time[6] .cin1_used = "true";
defparam \u2|counting_time[6] .cin_used = "true";
defparam \u2|counting_time[6] .lut_mask = "969f";
defparam \u2|counting_time[6] .operation_mode = "arithmetic";
defparam \u2|counting_time[6] .output_mode = "reg_only";
defparam \u2|counting_time[6] .register_cascade_mode = "off";
defparam \u2|counting_time[6] .sum_lutc_input = "cin";
defparam \u2|counting_time[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22_combout  = (((\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUT ),
	.cin1(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUTCOUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22 .cin0_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22 .cin1_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17_cout0  = CARRY((\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22_combout ))
// \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17COUT1_25  = CARRY((\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22_combout ))

	.clk(gnd),
	.dataa(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17_cout0 ),
	.cout1(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17COUT1_25 ));
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17 .output_mode = "none";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10_combout  = (\u2|counting_time [6] $ ((!\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17_cout0 )))
// \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12  = CARRY(((!\u2|counting_time [6] & !\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17_cout0 )))
// \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12COUT1_26  = CARRY(((!\u2|counting_time [6] & !\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17COUT1_25 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|counting_time [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17_cout0 ),
	.cin1(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12 ),
	.cout1(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12COUT1_26 ));
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10 .cin0_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10 .cin1_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10 .lut_mask = "c303";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5_combout  = \u2|counting_time [7] $ ((((!\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12 ))))
// \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7  = CARRY((\u2|counting_time [7] & ((!\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12 ))))
// \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7COUT1_27  = CARRY((\u2|counting_time [7] & ((!\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12COUT1_26 ))))

	.clk(gnd),
	.dataa(\u2|counting_time [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12 ),
	.cin1(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7 ),
	.cout1(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7COUT1_27 ));
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5 .cin0_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5 .cin1_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5 .lut_mask = "a50a";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \u2|Div0|auto_generated|divider|divider|StageOut[138]~9 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|StageOut[138]~9_combout  = (((\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5_combout  & \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5_combout ),
	.datad(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|StageOut[138]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|StageOut[138]~9 .lut_mask = "f000";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[138]~9 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[138]~9 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[138]~9 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[138]~9 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[138]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \u2|Div0|auto_generated|divider|divider|StageOut[138]~8 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|StageOut[138]~8_combout  = (((\u2|counting_time [7] & !\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|counting_time [7]),
	.datad(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|StageOut[138]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|StageOut[138]~8 .lut_mask = "00f0";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[138]~8 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[138]~8 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[138]~8 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[138]~8 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[138]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxii_lcell \u2|Div0|auto_generated|divider|divider|StageOut[137]~20 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|StageOut[137]~20_combout  = (((\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10_combout  & \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10_combout ),
	.datad(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|StageOut[137]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|StageOut[137]~20 .lut_mask = "f000";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[137]~20 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[137]~20 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[137]~20 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[137]~20 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[137]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \u2|Div0|auto_generated|divider|divider|StageOut[137]~19 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|StageOut[137]~19_combout  = ((\u2|counting_time [6] & ((!\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|counting_time [6]),
	.datac(vcc),
	.datad(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|StageOut[137]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|StageOut[137]~19 .lut_mask = "00cc";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[137]~19 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[137]~19 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[137]~19 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[137]~19 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[137]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \u2|Div0|auto_generated|divider|divider|StageOut[136]~22 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|StageOut[136]~22_combout  = ((\u2|counting_time [5] & ((!\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|counting_time [5]),
	.datac(vcc),
	.datad(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|StageOut[136]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|StageOut[136]~22 .lut_mask = "00cc";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[136]~22 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[136]~22 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[136]~22 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[136]~22 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[136]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1] (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella [1] = ((\u2|counting_time [4]))
// \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUT  = CARRY(((\u2|counting_time [4])))
// \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\u2|counting_time [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|counting_time [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUT ),
	.cout1(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1] .lut_mask = "cccc";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1] .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1] .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27_combout  = (((\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUT ),
	.cin1(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 .cin0_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 .cin1_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22_cout0  = CARRY(((\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27_combout )))
// \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22COUT1_30  = CARRY(((\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22_cout0 ),
	.cout1(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22 .output_mode = "none";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15_combout  = \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22_cout0  $ (((!\u2|Div0|auto_generated|divider|divider|StageOut[136]~23_combout  & 
// (!\u2|Div0|auto_generated|divider|divider|StageOut[136]~22_combout ))))
// \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17  = CARRY((!\u2|Div0|auto_generated|divider|divider|StageOut[136]~23_combout  & (!\u2|Div0|auto_generated|divider|divider|StageOut[136]~22_combout  & 
// !\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22_cout0 )))
// \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17COUT1_31  = CARRY((!\u2|Div0|auto_generated|divider|divider|StageOut[136]~23_combout  & (!\u2|Div0|auto_generated|divider|divider|StageOut[136]~22_combout  & 
// !\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\u2|Div0|auto_generated|divider|divider|StageOut[136]~23_combout ),
	.datab(\u2|Div0|auto_generated|divider|divider|StageOut[136]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22_cout0 ),
	.cin1(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17 ),
	.cout1(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17COUT1_31 ));
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15 .cin0_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15 .cin1_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15 .lut_mask = "e101";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10_combout  = \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17  $ (((!\u2|Div0|auto_generated|divider|divider|StageOut[137]~20_combout  & 
// (!\u2|Div0|auto_generated|divider|divider|StageOut[137]~19_combout ))))
// \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12  = CARRY((!\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17  & ((\u2|Div0|auto_generated|divider|divider|StageOut[137]~20_combout ) # 
// (\u2|Div0|auto_generated|divider|divider|StageOut[137]~19_combout ))))
// \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12COUT1_32  = CARRY((!\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17COUT1_31  & ((\u2|Div0|auto_generated|divider|divider|StageOut[137]~20_combout ) # 
// (\u2|Div0|auto_generated|divider|divider|StageOut[137]~19_combout ))))

	.clk(gnd),
	.dataa(\u2|Div0|auto_generated|divider|divider|StageOut[137]~20_combout ),
	.datab(\u2|Div0|auto_generated|divider|divider|StageOut[137]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17 ),
	.cin1(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12 ),
	.cout1(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 .cin0_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 .cin1_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7_cout0  = CARRY((!\u2|Div0|auto_generated|divider|divider|StageOut[138]~9_combout  & (!\u2|Div0|auto_generated|divider|divider|StageOut[138]~8_combout  & 
// !\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12 )))
// \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7COUT1_33  = CARRY((!\u2|Div0|auto_generated|divider|divider|StageOut[138]~9_combout  & (!\u2|Div0|auto_generated|divider|divider|StageOut[138]~8_combout  & 
// !\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12COUT1_32 )))

	.clk(gnd),
	.dataa(\u2|Div0|auto_generated|divider|divider|StageOut[138]~9_combout ),
	.datab(\u2|Div0|auto_generated|divider|divider|StageOut[138]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12 ),
	.cin1(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7_cout0 ),
	.cout1(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7COUT1_33 ));
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7 .cin0_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7 .cin1_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7 .output_mode = "none";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout  = (((!\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7_cout0 ),
	.cin1(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 .cin0_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 .cin1_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N5
maxii_lcell \u1|key_sec[0] (
// Equation(s):
// \u1|key_sec [0] = DFFEAS((((!\btn7~combout ))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , \u1|Equal0~5_combout , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\btn7~combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_sec [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_sec[0] .lut_mask = "00ff";
defparam \u1|key_sec[0] .operation_mode = "normal";
defparam \u1|key_sec[0] .output_mode = "reg_only";
defparam \u1|key_sec[0] .register_cascade_mode = "off";
defparam \u1|key_sec[0] .sum_lutc_input = "datac";
defparam \u1|key_sec[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N7
maxii_lcell \u1|key_sec_pre[0] (
// Equation(s):
// \u2|disp_data_10[0]~5  = (!\u2|state.WORK~regout  & (((B1_key_sec_pre[0])) # (!\u1|key_sec [0])))
// \u1|key_sec_pre [0] = DFFEAS(\u2|disp_data_10[0]~5 , GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , \u1|key_sec [0], , , VCC)

	.clk(\clk_1Khz~combout ),
	.dataa(\u2|state.WORK~regout ),
	.datab(\u1|key_sec [0]),
	.datac(\u1|key_sec [0]),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|disp_data_10[0]~5 ),
	.regout(\u1|key_sec_pre [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_sec_pre[0] .lut_mask = "5151";
defparam \u1|key_sec_pre[0] .operation_mode = "normal";
defparam \u1|key_sec_pre[0] .output_mode = "reg_and_comb";
defparam \u1|key_sec_pre[0] .register_cascade_mode = "off";
defparam \u1|key_sec_pre[0] .sum_lutc_input = "qfbk";
defparam \u1|key_sec_pre[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y8_N4
maxii_lcell \u2|disp_data_10[0]~7 (
// Equation(s):
// \u2|disp_data_10[0]~7_combout  = (((!\SW3~combout ) # (!\u2|disp_data_10[0]~5 ))) # (!\u2|disp_data_10[0]~4 )

	.clk(gnd),
	.dataa(\u2|disp_data_10[0]~4 ),
	.datab(vcc),
	.datac(\u2|disp_data_10[0]~5 ),
	.datad(\SW3~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|disp_data_10[0]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data_10[0]~7 .lut_mask = "5fff";
defparam \u2|disp_data_10[0]~7 .operation_mode = "normal";
defparam \u2|disp_data_10[0]~7 .output_mode = "comb_only";
defparam \u2|disp_data_10[0]~7 .register_cascade_mode = "off";
defparam \u2|disp_data_10[0]~7 .sum_lutc_input = "datac";
defparam \u2|disp_data_10[0]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N5
maxii_lcell \u2|disp_data_10[3] (
// Equation(s):
// \u2|disp_data_10 [3] = DFFEAS((!\u2|disp_data_10[0]~6_combout  & ((\u2|state.WORK~regout  & ((\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ))) # (!\u2|state.WORK~regout  & (\u2|Add1~0_combout )))), GLOBAL(\clk_1Khz~combout 
// ), GLOBAL(\rst~combout ), , \u2|disp_data_10[0]~7_combout , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(\u2|state.WORK~regout ),
	.datab(\u2|Add1~0_combout ),
	.datac(\u2|disp_data_10[0]~6_combout ),
	.datad(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|disp_data_10[0]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|disp_data_10 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data_10[3] .lut_mask = "0e04";
defparam \u2|disp_data_10[3] .operation_mode = "normal";
defparam \u2|disp_data_10[3] .output_mode = "reg_only";
defparam \u2|disp_data_10[3] .register_cascade_mode = "off";
defparam \u2|disp_data_10[3] .sum_lutc_input = "datac";
defparam \u2|disp_data_10[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N1
maxii_lcell \u2|Add3~2 (
// Equation(s):
// \u2|Add3~2_combout  = (\u2|disp_data_10 [2] & ((\u2|disp_data_10 [1] & ((\u2|disp_data_10 [0]) # (\u2|disp_data_10 [3]))) # (!\u2|disp_data_10 [1] & (\u2|disp_data_10 [0] & \u2|disp_data_10 [3]))))

	.clk(gnd),
	.dataa(\u2|disp_data_10 [2]),
	.datab(\u2|disp_data_10 [1]),
	.datac(\u2|disp_data_10 [0]),
	.datad(\u2|disp_data_10 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Add3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Add3~2 .lut_mask = "a880";
defparam \u2|Add3~2 .operation_mode = "normal";
defparam \u2|Add3~2 .output_mode = "comb_only";
defparam \u2|Add3~2 .register_cascade_mode = "off";
defparam \u2|Add3~2 .sum_lutc_input = "datac";
defparam \u2|Add3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \u2|counting_time[7] (
// Equation(s):
// \u2|counting_time [7] = DFFEAS((!\u2|counting_time[4]~9  & \u2|counting_time[6]~11 ) # (\u2|counting_time[4]~9  & \u2|counting_time[6]~11COUT1_21 ) $ ((((!\u2|disp_data_10 [3])) # (!\u2|Add3~2_combout ))), GLOBAL(\clk_1Khz~combout ), VCC, , 
// \u2|counting_time[7]~0 , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(\u2|Add3~2_combout ),
	.datab(\u2|disp_data_10 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|counting_time[7]~0 ),
	.cin(\u2|counting_time[4]~9 ),
	.cin0(\u2|counting_time[6]~11 ),
	.cin1(\u2|counting_time[6]~11COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|counting_time [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|counting_time[7] .cin0_used = "true";
defparam \u2|counting_time[7] .cin1_used = "true";
defparam \u2|counting_time[7] .cin_used = "true";
defparam \u2|counting_time[7] .lut_mask = "8787";
defparam \u2|counting_time[7] .operation_mode = "normal";
defparam \u2|counting_time[7] .output_mode = "reg_only";
defparam \u2|counting_time[7] .register_cascade_mode = "off";
defparam \u2|counting_time[7] .sum_lutc_input = "cin";
defparam \u2|counting_time[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout  = (((\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7 ),
	.cin1(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~7COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 .cin0_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 .cin1_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell \u2|Div0|auto_generated|divider|divider|StageOut[136]~23 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|StageOut[136]~23_combout  = (((!\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella [1] & \u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella [1]),
	.datad(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|StageOut[136]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|StageOut[136]~23 .lut_mask = "0f00";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[136]~23 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[136]~23 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[136]~23 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[136]~23 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[136]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell \u2|Div0|auto_generated|divider|divider|StageOut[142]~12 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|StageOut[142]~12_combout  = (!\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout  & ((\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout  & 
// (!\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella [1])) # (!\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout  & ((\u2|counting_time [5])))))

	.clk(gnd),
	.dataa(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella [1]),
	.datab(\u2|counting_time [5]),
	.datac(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ),
	.datad(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|StageOut[142]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|StageOut[142]~12 .lut_mask = "005c";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[142]~12 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[142]~12 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[142]~12 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[142]~12 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[142]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \u2|Div0|auto_generated|divider|divider|StageOut[143]~10 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|StageOut[143]~10_combout  = (!\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout  & ((\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout  & 
// ((\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10_combout ))) # (!\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout  & (\u2|counting_time [6]))))

	.clk(gnd),
	.dataa(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ),
	.datab(\u2|counting_time [6]),
	.datac(\u2|Div0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10_combout ),
	.datad(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|StageOut[143]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|StageOut[143]~10 .lut_mask = "00e4";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[143]~10 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[143]~10 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[143]~10 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[143]~10 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[143]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \u2|Div0|auto_generated|divider|divider|StageOut[143]~11 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|StageOut[143]~11_combout  = (((\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10_combout  & \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10_combout ),
	.datad(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|StageOut[143]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|StageOut[143]~11 .lut_mask = "f000";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[143]~11 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[143]~11 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[143]~11 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[143]~11 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[143]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \u2|Div0|auto_generated|divider|divider|StageOut[142]~21 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|StageOut[142]~21_combout  = (\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15_combout  & (((\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15_combout ),
	.datab(vcc),
	.datac(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|StageOut[142]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|StageOut[142]~21 .lut_mask = "a0a0";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[142]~21 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[142]~21 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[142]~21 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[142]~21 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[142]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \u2|Div0|auto_generated|divider|divider|StageOut[141]~4 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|StageOut[141]~4_combout  = (!\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella [1] & (((\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella [1]),
	.datab(vcc),
	.datac(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|StageOut[141]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|StageOut[141]~4 .lut_mask = "5050";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[141]~4 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[141]~4 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[141]~4 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[141]~4 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[141]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell \u2|Div0|auto_generated|divider|divider|StageOut[141]~3 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|StageOut[141]~3_combout  = (\u2|counting_time [4] & (((!\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\u2|counting_time [4]),
	.datab(vcc),
	.datac(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|StageOut[141]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|StageOut[141]~3 .lut_mask = "0a0a";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[141]~3 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[141]~3 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[141]~3 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[141]~3 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[141]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N8
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1] (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella [1] = ((\u2|counting_time [3]))
// \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUT  = CARRY(((\u2|counting_time [3])))
// \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUTCOUT1_33  = CARRY(((\u2|counting_time [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|counting_time [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUT ),
	.cout1(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUTCOUT1_33 ));
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1] .lut_mask = "cccc";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1] .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1] .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N9
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27_combout  = (((\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUT ),
	.cin1(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUTCOUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 .cin0_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 .cin1_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17_cout0  = CARRY(((\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27_combout )))
// \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17COUT1_29  = CARRY(((\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17_cout0 ),
	.cout1(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17COUT1_29 ));
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17 .output_mode = "none";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5_combout  = \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17_cout0  $ (((!\u2|Div0|auto_generated|divider|divider|StageOut[141]~4_combout  & 
// (!\u2|Div0|auto_generated|divider|divider|StageOut[141]~3_combout ))))
// \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7  = CARRY((!\u2|Div0|auto_generated|divider|divider|StageOut[141]~4_combout  & (!\u2|Div0|auto_generated|divider|divider|StageOut[141]~3_combout  & 
// !\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17_cout0 )))
// \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7COUT1_30  = CARRY((!\u2|Div0|auto_generated|divider|divider|StageOut[141]~4_combout  & (!\u2|Div0|auto_generated|divider|divider|StageOut[141]~3_combout  & 
// !\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17COUT1_29 )))

	.clk(gnd),
	.dataa(\u2|Div0|auto_generated|divider|divider|StageOut[141]~4_combout ),
	.datab(\u2|Div0|auto_generated|divider|divider|StageOut[141]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17_cout0 ),
	.cin1(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7 ),
	.cout1(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7COUT1_30 ));
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5 .cin0_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5 .cin1_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20_combout  = \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7  $ (((!\u2|Div0|auto_generated|divider|divider|StageOut[142]~12_combout  & 
// (!\u2|Div0|auto_generated|divider|divider|StageOut[142]~21_combout ))))
// \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22  = CARRY((!\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7  & ((\u2|Div0|auto_generated|divider|divider|StageOut[142]~12_combout ) # 
// (\u2|Div0|auto_generated|divider|divider|StageOut[142]~21_combout ))))
// \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22COUT1_31  = CARRY((!\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7COUT1_30  & ((\u2|Div0|auto_generated|divider|divider|StageOut[142]~12_combout ) # 
// (\u2|Div0|auto_generated|divider|divider|StageOut[142]~21_combout ))))

	.clk(gnd),
	.dataa(\u2|Div0|auto_generated|divider|divider|StageOut[142]~12_combout ),
	.datab(\u2|Div0|auto_generated|divider|divider|StageOut[142]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7 ),
	.cin1(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22 ),
	.cout1(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22COUT1_31 ));
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20 .cin0_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20 .cin1_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12_cout0  = CARRY((!\u2|Div0|auto_generated|divider|divider|StageOut[143]~10_combout  & (!\u2|Div0|auto_generated|divider|divider|StageOut[143]~11_combout  & 
// !\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22 )))
// \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12COUT1_32  = CARRY((!\u2|Div0|auto_generated|divider|divider|StageOut[143]~10_combout  & (!\u2|Div0|auto_generated|divider|divider|StageOut[143]~11_combout  & 
// !\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22COUT1_31 )))

	.clk(gnd),
	.dataa(\u2|Div0|auto_generated|divider|divider|StageOut[143]~10_combout ),
	.datab(\u2|Div0|auto_generated|divider|divider|StageOut[143]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22 ),
	.cin1(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12_cout0 ),
	.cout1(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12 .cin0_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12 .cin1_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12 .output_mode = "none";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout  = (((!\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12_cout0 ),
	.cin1(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 .cin0_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 .cin1_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \u2|Div0|auto_generated|divider|divider|StageOut[148]~13 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|StageOut[148]~13_combout  = (!\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout  & ((\u2|Div0|auto_generated|divider|divider|StageOut[142]~12_combout ) # 
// ((\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15_combout  & \u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15_combout ),
	.datab(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.datac(\u2|Div0|auto_generated|divider|divider|StageOut[142]~12_combout ),
	.datad(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|StageOut[148]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|StageOut[148]~13 .lut_mask = "00f8";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[148]~13 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[148]~13 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[148]~13 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[148]~13 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[148]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N9
maxii_lcell \u2|Div0|auto_generated|divider|divider|StageOut[148]~14 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|StageOut[148]~14_combout  = (\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20_combout  & (((\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|StageOut[148]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|StageOut[148]~14 .lut_mask = "aa00";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[148]~14 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[148]~14 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[148]~14 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[148]~14 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[148]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N8
maxii_lcell \u2|Div0|auto_generated|divider|divider|StageOut[147]~5 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|StageOut[147]~5_combout  = ((\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5_combout  & ((\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5_combout ),
	.datac(vcc),
	.datad(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|StageOut[147]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|StageOut[147]~5 .lut_mask = "cc00";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[147]~5 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[147]~5 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[147]~5 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[147]~5 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[147]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \u2|Div0|auto_generated|divider|divider|StageOut[147]~0 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|StageOut[147]~0_combout  = (!\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout  & ((\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout  & 
// ((!\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella [1]))) # (!\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout  & (\u2|counting_time [4]))))

	.clk(gnd),
	.dataa(\u2|counting_time [4]),
	.datab(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.datac(\u2|Div0|auto_generated|divider|divider|add_sub_28|add_sub_cella [1]),
	.datad(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|StageOut[147]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|StageOut[147]~0 .lut_mask = "002e";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[147]~0 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[147]~0 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[147]~0 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[147]~0 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[147]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N6
maxii_lcell \u2|Div0|auto_generated|divider|divider|StageOut[146]~15 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|StageOut[146]~15_combout  = (\u2|counting_time [3] & (((!\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\u2|counting_time [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|StageOut[146]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|StageOut[146]~15 .lut_mask = "00aa";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[146]~15 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[146]~15 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[146]~15 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[146]~15 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[146]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N7
maxii_lcell \u2|Div0|auto_generated|divider|divider|StageOut[146]~16 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|StageOut[146]~16_combout  = ((!\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella [1] & ((\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella [1]),
	.datac(vcc),
	.datad(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|StageOut[146]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|StageOut[146]~16 .lut_mask = "3300";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[146]~16 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[146]~16 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[146]~16 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[146]~16 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[146]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N3
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1] (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella [1] = ((\u2|counting_time [2]))
// \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUT  = CARRY(((\u2|counting_time [2])))
// \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUTCOUT1_33  = CARRY(((\u2|counting_time [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|counting_time [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUT ),
	.cout1(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUTCOUT1_33 ));
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1] .lut_mask = "cccc";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1] .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1] .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N4
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27_combout  = (((\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUT ),
	.cin1(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUTCOUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 .cin0_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 .cin1_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N0
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22_cout0  = CARRY(((\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27_combout )))
// \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22COUT1_29  = CARRY(((\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22_cout0 ),
	.cout1(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22COUT1_29 ));
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22 .output_mode = "none";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N1
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15_combout  = \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22_cout0  $ (((!\u2|Div0|auto_generated|divider|divider|StageOut[146]~15_combout  & 
// (!\u2|Div0|auto_generated|divider|divider|StageOut[146]~16_combout ))))
// \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17  = CARRY((!\u2|Div0|auto_generated|divider|divider|StageOut[146]~15_combout  & (!\u2|Div0|auto_generated|divider|divider|StageOut[146]~16_combout  & 
// !\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22_cout0 )))
// \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17COUT1_30  = CARRY((!\u2|Div0|auto_generated|divider|divider|StageOut[146]~15_combout  & (!\u2|Div0|auto_generated|divider|divider|StageOut[146]~16_combout  & 
// !\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22COUT1_29 )))

	.clk(gnd),
	.dataa(\u2|Div0|auto_generated|divider|divider|StageOut[146]~15_combout ),
	.datab(\u2|Div0|auto_generated|divider|divider|StageOut[146]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22_cout0 ),
	.cin1(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17 ),
	.cout1(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15 .cin0_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15 .cin1_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15 .lut_mask = "e101";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N2
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5_combout  = \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17  $ (((!\u2|Div0|auto_generated|divider|divider|StageOut[147]~5_combout  & 
// (!\u2|Div0|auto_generated|divider|divider|StageOut[147]~0_combout ))))
// \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7  = CARRY((!\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17  & ((\u2|Div0|auto_generated|divider|divider|StageOut[147]~5_combout ) # 
// (\u2|Div0|auto_generated|divider|divider|StageOut[147]~0_combout ))))
// \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7COUT1_31  = CARRY((!\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17COUT1_30  & ((\u2|Div0|auto_generated|divider|divider|StageOut[147]~5_combout ) # 
// (\u2|Div0|auto_generated|divider|divider|StageOut[147]~0_combout ))))

	.clk(gnd),
	.dataa(\u2|Div0|auto_generated|divider|divider|StageOut[147]~5_combout ),
	.datab(\u2|Div0|auto_generated|divider|divider|StageOut[147]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17 ),
	.cin1(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7 ),
	.cout1(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 .cin0_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 .cin1_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 .lut_mask = "e10e";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N3
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12_cout0  = CARRY((!\u2|Div0|auto_generated|divider|divider|StageOut[148]~13_combout  & (!\u2|Div0|auto_generated|divider|divider|StageOut[148]~14_combout  & 
// !\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7 )))
// \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12COUT1_32  = CARRY((!\u2|Div0|auto_generated|divider|divider|StageOut[148]~13_combout  & (!\u2|Div0|auto_generated|divider|divider|StageOut[148]~14_combout  & 
// !\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7COUT1_31 )))

	.clk(gnd),
	.dataa(\u2|Div0|auto_generated|divider|divider|StageOut[148]~13_combout ),
	.datab(\u2|Div0|auto_generated|divider|divider|StageOut[148]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7 ),
	.cin1(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12_cout0 ),
	.cout1(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 .cin0_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 .cin1_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 .output_mode = "none";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N4
maxii_lcell \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout  = (((!\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12_cout0 ),
	.cin1(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 .cin0_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 .cin1_used = "true";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N6
maxii_lcell \u2|disp_data_10[1] (
// Equation(s):
// \u2|disp_data_10 [1] = DFFEAS((!\u2|disp_data_10[0]~6_combout  & ((\u2|state.WORK~regout  & ((\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ))) # (!\u2|state.WORK~regout  & (\u2|Add1~2_combout )))), GLOBAL(\clk_1Khz~combout 
// ), GLOBAL(\rst~combout ), , \u2|disp_data_10[0]~7_combout , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(\u2|state.WORK~regout ),
	.datab(\u2|Add1~2_combout ),
	.datac(\u2|disp_data_10[0]~6_combout ),
	.datad(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|disp_data_10[0]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|disp_data_10 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data_10[1] .lut_mask = "0e04";
defparam \u2|disp_data_10[1] .operation_mode = "normal";
defparam \u2|disp_data_10[1] .output_mode = "reg_only";
defparam \u2|disp_data_10[1] .register_cascade_mode = "off";
defparam \u2|disp_data_10[1] .sum_lutc_input = "datac";
defparam \u2|disp_data_10[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N2
maxii_lcell \u2|Add1~1 (
// Equation(s):
// \u2|Add1~1_combout  = (\u2|disp_data_10 [2] $ (((\u2|disp_data_10 [1] & \u2|disp_data_10 [0]))))

	.clk(gnd),
	.dataa(\u2|disp_data_10 [1]),
	.datab(vcc),
	.datac(\u2|disp_data_10 [0]),
	.datad(\u2|disp_data_10 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Add1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Add1~1 .lut_mask = "5fa0";
defparam \u2|Add1~1 .operation_mode = "normal";
defparam \u2|Add1~1 .output_mode = "comb_only";
defparam \u2|Add1~1 .register_cascade_mode = "off";
defparam \u2|Add1~1 .sum_lutc_input = "datac";
defparam \u2|Add1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N4
maxii_lcell \u2|disp_data_10[2] (
// Equation(s):
// \u2|disp_data_10 [2] = DFFEAS((!\u2|disp_data_10[0]~6_combout  & ((\u2|state.WORK~regout  & ((\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ))) # (!\u2|state.WORK~regout  & (\u2|Add1~1_combout )))), GLOBAL(\clk_1Khz~combout 
// ), GLOBAL(\rst~combout ), , \u2|disp_data_10[0]~7_combout , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(\u2|state.WORK~regout ),
	.datab(\u2|Add1~1_combout ),
	.datac(\u2|disp_data_10[0]~6_combout ),
	.datad(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|disp_data_10[0]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|disp_data_10 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data_10[2] .lut_mask = "0e04";
defparam \u2|disp_data_10[2] .operation_mode = "normal";
defparam \u2|disp_data_10[2] .output_mode = "reg_only";
defparam \u2|disp_data_10[2] .register_cascade_mode = "off";
defparam \u2|disp_data_10[2] .sum_lutc_input = "datac";
defparam \u2|disp_data_10[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N5
maxii_lcell \u2|Add3~3 (
// Equation(s):
// \u2|Add3~3_combout  = (\u2|disp_data_10 [1] & ((\u2|disp_data_10 [3]) # ((\u2|disp_data_10 [2] & \u2|disp_data_10 [0])))) # (!\u2|disp_data_10 [1] & (\u2|disp_data_10 [2] & (\u2|disp_data_10 [0] & \u2|disp_data_10 [3])))

	.clk(gnd),
	.dataa(\u2|disp_data_10 [2]),
	.datab(\u2|disp_data_10 [1]),
	.datac(\u2|disp_data_10 [0]),
	.datad(\u2|disp_data_10 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Add3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Add3~3 .lut_mask = "ec80";
defparam \u2|Add3~3 .operation_mode = "normal";
defparam \u2|Add3~3 .output_mode = "comb_only";
defparam \u2|Add3~3 .register_cascade_mode = "off";
defparam \u2|Add3~3 .sum_lutc_input = "datac";
defparam \u2|Add3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1] (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella [1] = (\u2|counting_time [5])
// \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUT  = CARRY((\u2|counting_time [5]))
// \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUTCOUT1_24  = CARRY((\u2|counting_time [5]))

	.clk(gnd),
	.dataa(\u2|counting_time [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUT ),
	.cout1(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUTCOUT1_24 ));
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1] .lut_mask = "aaaa";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1] .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1] .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22_combout  = (((\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUT ),
	.cin1(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[1]~COUTCOUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22 .cin0_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22 .cin1_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12_cout0  = CARRY(((\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22_combout )))
// \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12COUT1_25  = CARRY(((\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12_cout0 ),
	.cout1(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12COUT1_25 ));
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12 .lut_mask = "ffcc";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12 .output_mode = "none";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout  = \u2|counting_time [6] $ ((((!\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12_cout0 ))))
// \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~2  = CARRY((!\u2|counting_time [6] & ((!\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12_cout0 ))))
// \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~2COUT1_26  = CARRY((!\u2|counting_time [6] & ((!\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12COUT1_25 ))))

	.clk(gnd),
	.dataa(\u2|counting_time [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12_cout0 ),
	.cin1(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~12COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~2 ),
	.cout1(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~2COUT1_26 ));
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 .cin0_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 .cin1_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 .lut_mask = "a505";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 .operation_mode = "arithmetic";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15_combout  = \u2|counting_time [7] $ ((((!\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~2 ))))
// \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17  = CARRY((\u2|counting_time [7] & ((!\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~2 ))))
// \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17COUT1_27  = CARRY((\u2|counting_time [7] & ((!\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~2COUT1_26 ))))

	.clk(gnd),
	.dataa(\u2|counting_time [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~2 ),
	.cin1(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~2COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17 ),
	.cout1(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17COUT1_27 ));
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15 .cin0_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15 .cin1_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15 .lut_mask = "a50a";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5_combout  = (((\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17 ),
	.cin1(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~17COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5 .cin0_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5 .cin1_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5 .lut_mask = "f0f0";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \u2|Mod0|auto_generated|divider|divider|StageOut[136]~17 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|StageOut[136]~17_combout  = ((\u2|counting_time [5] & ((!\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|counting_time [5]),
	.datac(vcc),
	.datad(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|StageOut[136]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[136]~17 .lut_mask = "00cc";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[136]~17 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[136]~17 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[136]~17 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[136]~17 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[136]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \u2|Mod0|auto_generated|divider|divider|StageOut[136]~18 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|StageOut[136]~18_combout  = ((!\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella [1] & ((\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella [1]),
	.datac(vcc),
	.datad(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|StageOut[136]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[136]~18 .lut_mask = "3300";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[136]~18 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[136]~18 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[136]~18 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[136]~18 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[136]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1] (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella [1] = ((\u2|counting_time [4]))
// \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUT  = CARRY(((\u2|counting_time [4])))
// \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\u2|counting_time [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|counting_time [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUT ),
	.cout1(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1] .lut_mask = "cccc";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1] .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1] .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27_combout  = (((\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUT ),
	.cin1(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 .cin0_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 .cin1_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22_cout0  = CARRY(((\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27_combout )))
// \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22COUT1_30  = CARRY(((\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22_cout0 ),
	.cout1(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22 .output_mode = "none";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10_combout  = \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22_cout0  $ (((!\u2|Mod0|auto_generated|divider|divider|StageOut[136]~17_combout  & 
// (!\u2|Mod0|auto_generated|divider|divider|StageOut[136]~18_combout ))))
// \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12  = CARRY((!\u2|Mod0|auto_generated|divider|divider|StageOut[136]~17_combout  & (!\u2|Mod0|auto_generated|divider|divider|StageOut[136]~18_combout  & 
// !\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22_cout0 )))
// \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12COUT1_31  = CARRY((!\u2|Mod0|auto_generated|divider|divider|StageOut[136]~17_combout  & (!\u2|Mod0|auto_generated|divider|divider|StageOut[136]~18_combout  & 
// !\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\u2|Mod0|auto_generated|divider|divider|StageOut[136]~17_combout ),
	.datab(\u2|Mod0|auto_generated|divider|divider|StageOut[136]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22_cout0 ),
	.cin1(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12 ),
	.cout1(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 .cin0_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 .cin1_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \u2|Mod0|auto_generated|divider|divider|StageOut[138]~22 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|StageOut[138]~22_combout  = (\u2|counting_time [7] & (((!\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(\u2|counting_time [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|StageOut[138]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[138]~22 .lut_mask = "00aa";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[138]~22 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[138]~22 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[138]~22 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[138]~22 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[138]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \u2|Mod0|auto_generated|divider|divider|StageOut[138]~23 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|StageOut[138]~23_combout  = (\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15_combout  & (((\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~15_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|StageOut[138]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[138]~23 .lut_mask = "aa00";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[138]~23 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[138]~23 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[138]~23 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[138]~23 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[138]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \u2|Mod0|auto_generated|divider|divider|StageOut[137]~15 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|StageOut[137]~15_combout  = (((\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout  & \u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ),
	.datad(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|StageOut[137]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[137]~15 .lut_mask = "f000";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[137]~15 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[137]~15 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[137]~15 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[137]~15 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[137]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \u2|Mod0|auto_generated|divider|divider|StageOut[137]~14 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|StageOut[137]~14_combout  = (((\u2|counting_time [6] & !\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|counting_time [6]),
	.datad(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|StageOut[137]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[137]~14 .lut_mask = "00f0";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[137]~14 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[137]~14 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[137]~14 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[137]~14 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[137]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~5 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~5_combout  = \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12  $ (((!\u2|Mod0|auto_generated|divider|divider|StageOut[137]~15_combout  & 
// (!\u2|Mod0|auto_generated|divider|divider|StageOut[137]~14_combout ))))
// \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7  = CARRY((!\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12  & ((\u2|Mod0|auto_generated|divider|divider|StageOut[137]~15_combout ) # 
// (\u2|Mod0|auto_generated|divider|divider|StageOut[137]~14_combout ))))
// \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7COUT1_32  = CARRY((!\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12COUT1_31  & ((\u2|Mod0|auto_generated|divider|divider|StageOut[137]~15_combout ) # 
// (\u2|Mod0|auto_generated|divider|divider|StageOut[137]~14_combout ))))

	.clk(gnd),
	.dataa(\u2|Mod0|auto_generated|divider|divider|StageOut[137]~15_combout ),
	.datab(\u2|Mod0|auto_generated|divider|divider|StageOut[137]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12 ),
	.cin1(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7 ),
	.cout1(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7COUT1_32 ));
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~5 .cin0_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~5 .cin1_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~5 .lut_mask = "e10e";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17_cout0  = CARRY((!\u2|Mod0|auto_generated|divider|divider|StageOut[138]~22_combout  & (!\u2|Mod0|auto_generated|divider|divider|StageOut[138]~23_combout  & 
// !\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7 )))
// \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17COUT1_33  = CARRY((!\u2|Mod0|auto_generated|divider|divider|StageOut[138]~22_combout  & (!\u2|Mod0|auto_generated|divider|divider|StageOut[138]~23_combout  & 
// !\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7COUT1_32 )))

	.clk(gnd),
	.dataa(\u2|Mod0|auto_generated|divider|divider|StageOut[138]~22_combout ),
	.datab(\u2|Mod0|auto_generated|divider|divider|StageOut[138]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7 ),
	.cin1(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~7COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17_cout0 ),
	.cout1(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17 .cin0_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17 .cin1_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17 .output_mode = "none";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout  = (((!\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17_cout0 ),
	.cin1(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 .cin0_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 .cin1_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \u2|Mod0|auto_generated|divider|divider|StageOut[143]~6 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|StageOut[143]~6_combout  = (!\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout  & ((\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5_combout  & 
// (\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout )) # (!\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5_combout  & ((\u2|counting_time [6])))))

	.clk(gnd),
	.dataa(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~0_combout ),
	.datab(\u2|counting_time [6]),
	.datac(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.datad(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|StageOut[143]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[143]~6 .lut_mask = "0a0c";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[143]~6 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[143]~6 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[143]~6 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[143]~6 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[143]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \u2|Mod0|auto_generated|divider|divider|StageOut[143]~7 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|StageOut[143]~7_combout  = (((\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout  & \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.datad(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|StageOut[143]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[143]~7 .lut_mask = "f000";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[143]~7 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[143]~7 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[143]~7 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[143]~7 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[143]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \u2|Mod0|auto_generated|divider|divider|StageOut[142]~16 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|StageOut[142]~16_combout  = (\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10_combout  & (((\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|StageOut[142]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[142]~16 .lut_mask = "aa00";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[142]~16 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[142]~16 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[142]~16 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[142]~16 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[142]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \u2|Mod0|auto_generated|divider|divider|StageOut[142]~8 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|StageOut[142]~8_combout  = (!\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout  & ((\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5_combout  & 
// ((!\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella [1]))) # (!\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5_combout  & (\u2|counting_time [5]))))

	.clk(gnd),
	.dataa(\u2|counting_time [5]),
	.datab(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella[2]~5_combout ),
	.datac(\u2|Mod0|auto_generated|divider|divider|add_sub_27|add_sub_cella [1]),
	.datad(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|StageOut[142]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[142]~8 .lut_mask = "002e";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[142]~8 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[142]~8 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[142]~8 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[142]~8 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[142]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \u2|Mod0|auto_generated|divider|divider|StageOut[141]~20 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|StageOut[141]~20_combout  = (((\u2|counting_time [4] & !\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|counting_time [4]),
	.datad(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|StageOut[141]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[141]~20 .lut_mask = "00f0";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[141]~20 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[141]~20 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[141]~20 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[141]~20 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[141]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \u2|Mod0|auto_generated|divider|divider|StageOut[141]~21 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|StageOut[141]~21_combout  = (((!\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella [1] & \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella [1]),
	.datad(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|StageOut[141]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[141]~21 .lut_mask = "0f00";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[141]~21 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[141]~21 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[141]~21 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[141]~21 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[141]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1] (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella [1] = (\u2|counting_time [3])
// \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUT  = CARRY((\u2|counting_time [3]))
// \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUTCOUT1_29  = CARRY((\u2|counting_time [3]))

	.clk(gnd),
	.dataa(\u2|counting_time [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUT ),
	.cout1(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1] .lut_mask = "aaaa";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1] .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1] .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27_combout  = (((\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUT ),
	.cin1(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 .cin0_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 .cin1_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22_cout0  = CARRY(((\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27_combout )))
// \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22COUT1_30  = CARRY(((\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22_cout0 ),
	.cout1(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22 .output_mode = "none";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~15 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~15_combout  = \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22_cout0  $ (((!\u2|Mod0|auto_generated|divider|divider|StageOut[141]~20_combout  & 
// (!\u2|Mod0|auto_generated|divider|divider|StageOut[141]~21_combout ))))
// \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17  = CARRY((!\u2|Mod0|auto_generated|divider|divider|StageOut[141]~20_combout  & (!\u2|Mod0|auto_generated|divider|divider|StageOut[141]~21_combout  & 
// !\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22_cout0 )))
// \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17COUT1_31  = CARRY((!\u2|Mod0|auto_generated|divider|divider|StageOut[141]~20_combout  & (!\u2|Mod0|auto_generated|divider|divider|StageOut[141]~21_combout  & 
// !\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\u2|Mod0|auto_generated|divider|divider|StageOut[141]~20_combout ),
	.datab(\u2|Mod0|auto_generated|divider|divider|StageOut[141]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22_cout0 ),
	.cin1(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17 ),
	.cout1(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17COUT1_31 ));
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~15 .cin0_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~15 .cin1_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~15 .lut_mask = "e101";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~10 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~10_combout  = \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17  $ (((!\u2|Mod0|auto_generated|divider|divider|StageOut[142]~16_combout  & 
// (!\u2|Mod0|auto_generated|divider|divider|StageOut[142]~8_combout ))))
// \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12  = CARRY((!\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17  & ((\u2|Mod0|auto_generated|divider|divider|StageOut[142]~16_combout ) # 
// (\u2|Mod0|auto_generated|divider|divider|StageOut[142]~8_combout ))))
// \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12COUT1_32  = CARRY((!\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17COUT1_31  & ((\u2|Mod0|auto_generated|divider|divider|StageOut[142]~16_combout ) # 
// (\u2|Mod0|auto_generated|divider|divider|StageOut[142]~8_combout ))))

	.clk(gnd),
	.dataa(\u2|Mod0|auto_generated|divider|divider|StageOut[142]~16_combout ),
	.datab(\u2|Mod0|auto_generated|divider|divider|StageOut[142]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17 ),
	.cin1(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~17COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12 ),
	.cout1(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~10 .cin0_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~10 .cin1_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7_cout0  = CARRY((!\u2|Mod0|auto_generated|divider|divider|StageOut[143]~6_combout  & (!\u2|Mod0|auto_generated|divider|divider|StageOut[143]~7_combout  & 
// !\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12 )))
// \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7COUT1_33  = CARRY((!\u2|Mod0|auto_generated|divider|divider|StageOut[143]~6_combout  & (!\u2|Mod0|auto_generated|divider|divider|StageOut[143]~7_combout  & 
// !\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12COUT1_32 )))

	.clk(gnd),
	.dataa(\u2|Mod0|auto_generated|divider|divider|StageOut[143]~6_combout ),
	.datab(\u2|Mod0|auto_generated|divider|divider|StageOut[143]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12 ),
	.cin1(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7_cout0 ),
	.cout1(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7COUT1_33 ));
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7 .cin0_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7 .cin1_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7 .output_mode = "none";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout  = (((!\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7_cout0 ),
	.cin1(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 .cin0_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 .cin1_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \u2|Mod0|auto_generated|divider|divider|StageOut[148]~9 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|StageOut[148]~9_combout  = (!\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout  & ((\u2|Mod0|auto_generated|divider|divider|StageOut[142]~8_combout ) # 
// ((\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10_combout  & \u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~10_combout ),
	.datab(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.datac(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.datad(\u2|Mod0|auto_generated|divider|divider|StageOut[142]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|StageOut[148]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[148]~9 .lut_mask = "0f08";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[148]~9 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[148]~9 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[148]~9 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[148]~9 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[148]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \u2|Mod0|auto_generated|divider|divider|StageOut[148]~10 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|StageOut[148]~10_combout  = (((\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout  & \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.datad(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|StageOut[148]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[148]~10 .lut_mask = "f000";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[148]~10 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[148]~10 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[148]~10 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[148]~10 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[148]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \u2|Mod0|auto_generated|divider|divider|StageOut[147]~11 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|StageOut[147]~11_combout  = (!\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout  & ((\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout  & 
// ((!\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella [1]))) # (!\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout  & (\u2|counting_time [4]))))

	.clk(gnd),
	.dataa(\u2|counting_time [4]),
	.datab(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella[2]~0_combout ),
	.datac(\u2|Mod0|auto_generated|divider|divider|add_sub_28|add_sub_cella [1]),
	.datad(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|StageOut[147]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[147]~11 .lut_mask = "002e";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[147]~11 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[147]~11 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[147]~11 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[147]~11 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[147]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \u2|Mod0|auto_generated|divider|divider|StageOut[147]~19 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|StageOut[147]~19_combout  = (\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~15_combout  & (((\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~15_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|StageOut[147]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[147]~19 .lut_mask = "aa00";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[147]~19 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[147]~19 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[147]~19 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[147]~19 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[147]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \u2|Mod0|auto_generated|divider|divider|StageOut[146]~5 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|StageOut[146]~5_combout  = (((!\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella [1] & \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella [1]),
	.datad(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|StageOut[146]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[146]~5 .lut_mask = "0f00";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[146]~5 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[146]~5 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[146]~5 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[146]~5 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[146]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \u2|Mod0|auto_generated|divider|divider|StageOut[146]~4 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|StageOut[146]~4_combout  = (((\u2|counting_time [3] & !\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|counting_time [3]),
	.datad(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|StageOut[146]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[146]~4 .lut_mask = "00f0";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[146]~4 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[146]~4 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[146]~4 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[146]~4 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[146]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N5
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1] (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella [1] = ((\u2|counting_time [2]))
// \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUT  = CARRY(((\u2|counting_time [2])))
// \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\u2|counting_time [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|counting_time [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUT ),
	.cout1(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1] .lut_mask = "cccc";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1] .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1] .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N6
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27_combout  = (((\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUT ),
	.cin1(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 .cin0_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 .cin1_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17_cout0  = CARRY(((\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27_combout )))
// \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17COUT1_30  = CARRY(((\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17_cout0 ),
	.cout1(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17 .output_mode = "none";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5_combout  = \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17_cout0  $ (((!\u2|Mod0|auto_generated|divider|divider|StageOut[146]~5_combout  & 
// (!\u2|Mod0|auto_generated|divider|divider|StageOut[146]~4_combout ))))
// \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7  = CARRY((!\u2|Mod0|auto_generated|divider|divider|StageOut[146]~5_combout  & (!\u2|Mod0|auto_generated|divider|divider|StageOut[146]~4_combout  & 
// !\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17_cout0 )))
// \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7COUT1_31  = CARRY((!\u2|Mod0|auto_generated|divider|divider|StageOut[146]~5_combout  & (!\u2|Mod0|auto_generated|divider|divider|StageOut[146]~4_combout  & 
// !\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17COUT1_30 )))

	.clk(gnd),
	.dataa(\u2|Mod0|auto_generated|divider|divider|StageOut[146]~5_combout ),
	.datab(\u2|Mod0|auto_generated|divider|divider|StageOut[146]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17_cout0 ),
	.cin1(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7 ),
	.cout1(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 .cin0_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 .cin1_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~20 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~20_combout  = \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7  $ (((!\u2|Mod0|auto_generated|divider|divider|StageOut[147]~11_combout  & 
// (!\u2|Mod0|auto_generated|divider|divider|StageOut[147]~19_combout ))))
// \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22  = CARRY((!\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7  & ((\u2|Mod0|auto_generated|divider|divider|StageOut[147]~11_combout ) # 
// (\u2|Mod0|auto_generated|divider|divider|StageOut[147]~19_combout ))))
// \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22COUT1_32  = CARRY((!\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7COUT1_31  & ((\u2|Mod0|auto_generated|divider|divider|StageOut[147]~11_combout ) # 
// (\u2|Mod0|auto_generated|divider|divider|StageOut[147]~19_combout ))))

	.clk(gnd),
	.dataa(\u2|Mod0|auto_generated|divider|divider|StageOut[147]~11_combout ),
	.datab(\u2|Mod0|auto_generated|divider|divider|StageOut[147]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7 ),
	.cin1(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22 ),
	.cout1(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22COUT1_32 ));
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~20 .cin0_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~20 .cin1_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12_cout0  = CARRY((!\u2|Mod0|auto_generated|divider|divider|StageOut[148]~9_combout  & (!\u2|Mod0|auto_generated|divider|divider|StageOut[148]~10_combout  & 
// !\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22 )))
// \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12COUT1_33  = CARRY((!\u2|Mod0|auto_generated|divider|divider|StageOut[148]~9_combout  & (!\u2|Mod0|auto_generated|divider|divider|StageOut[148]~10_combout  & 
// !\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22COUT1_32 )))

	.clk(gnd),
	.dataa(\u2|Mod0|auto_generated|divider|divider|StageOut[148]~9_combout ),
	.datab(\u2|Mod0|auto_generated|divider|divider|StageOut[148]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22 ),
	.cin1(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~22COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12_cout0 ),
	.cout1(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12COUT1_33 ));
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 .cin0_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 .cin1_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 .output_mode = "none";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout  = (((!\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12_cout0 ),
	.cin1(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 .cin0_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 .cin1_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \u2|Mod0|auto_generated|divider|divider|StageOut[153]~13 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|StageOut[153]~13_combout  = (((\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout  & \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.datad(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|StageOut[153]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[153]~13 .lut_mask = "f000";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[153]~13 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[153]~13 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[153]~13 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[153]~13 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[153]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \u2|Mod0|auto_generated|divider|divider|StageOut[153]~12 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|StageOut[153]~12_combout  = (!\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout  & ((\u2|Mod0|auto_generated|divider|divider|StageOut[147]~11_combout ) # 
// ((\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout  & \u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~15_combout ))))

	.clk(gnd),
	.dataa(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.datab(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~15_combout ),
	.datac(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.datad(\u2|Mod0|auto_generated|divider|divider|StageOut[147]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|StageOut[153]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[153]~12 .lut_mask = "0f08";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[153]~12 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[153]~12 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[153]~12 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[153]~12 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[153]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \u2|Mod0|auto_generated|divider|divider|StageOut[152]~0 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|StageOut[152]~0_combout  = (!\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout  & ((\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout  & 
// ((!\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella [1]))) # (!\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout  & (\u2|counting_time [3]))))

	.clk(gnd),
	.dataa(\u2|counting_time [3]),
	.datab(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.datac(\u2|Mod0|auto_generated|divider|divider|add_sub_29|add_sub_cella [1]),
	.datad(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|StageOut[152]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[152]~0 .lut_mask = "002e";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[152]~0 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[152]~0 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[152]~0 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[152]~0 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[152]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \u2|Mod0|auto_generated|divider|divider|StageOut[152]~3 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|StageOut[152]~3_combout  = (\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5_combout  & (((\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5_combout ),
	.datab(vcc),
	.datac(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|StageOut[152]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[152]~3 .lut_mask = "a0a0";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[152]~3 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[152]~3 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[152]~3 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[152]~3 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[152]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \u2|Mod0|auto_generated|divider|divider|StageOut[151]~1 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|StageOut[151]~1_combout  = (\u2|counting_time [2] & (((!\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\u2|counting_time [2]),
	.datab(vcc),
	.datac(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|StageOut[151]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[151]~1 .lut_mask = "0a0a";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[151]~1 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[151]~1 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[151]~1 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[151]~1 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[151]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \u2|Mod0|auto_generated|divider|divider|StageOut[151]~2 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|StageOut[151]~2_combout  = (((\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout  & !\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.datad(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|StageOut[151]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[151]~2 .lut_mask = "00f0";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[151]~2 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[151]~2 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[151]~2 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[151]~2 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|StageOut[151]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N1
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~27 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~27_combout  = (((\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[1]~COUT ),
	.cin1(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~27 .cin0_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~27 .cin1_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22_cout0  = CARRY(((\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~27_combout )))
// \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22COUT1_30  = CARRY(((\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22_cout0 ),
	.cout1(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22 .output_mode = "none";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~10 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~10_combout  = \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22_cout0  $ (((!\u2|Mod0|auto_generated|divider|divider|StageOut[151]~1_combout  & 
// (!\u2|Mod0|auto_generated|divider|divider|StageOut[151]~2_combout ))))
// \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12  = CARRY((!\u2|Mod0|auto_generated|divider|divider|StageOut[151]~1_combout  & (!\u2|Mod0|auto_generated|divider|divider|StageOut[151]~2_combout  & 
// !\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22_cout0 )))
// \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12COUT1_31  = CARRY((!\u2|Mod0|auto_generated|divider|divider|StageOut[151]~1_combout  & (!\u2|Mod0|auto_generated|divider|divider|StageOut[151]~2_combout  & 
// !\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\u2|Mod0|auto_generated|divider|divider|StageOut[151]~1_combout ),
	.datab(\u2|Mod0|auto_generated|divider|divider|StageOut[151]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22_cout0 ),
	.cin1(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12 ),
	.cout1(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~10 .cin0_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~10 .cin1_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0_combout  = \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12  $ (((!\u2|Mod0|auto_generated|divider|divider|StageOut[152]~0_combout  & 
// (!\u2|Mod0|auto_generated|divider|divider|StageOut[152]~3_combout ))))
// \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~2  = CARRY((!\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12  & ((\u2|Mod0|auto_generated|divider|divider|StageOut[152]~0_combout ) # 
// (\u2|Mod0|auto_generated|divider|divider|StageOut[152]~3_combout ))))
// \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~2COUT1_32  = CARRY((!\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12COUT1_31  & ((\u2|Mod0|auto_generated|divider|divider|StageOut[152]~0_combout ) # 
// (\u2|Mod0|auto_generated|divider|divider|StageOut[152]~3_combout ))))

	.clk(gnd),
	.dataa(\u2|Mod0|auto_generated|divider|divider|StageOut[152]~0_combout ),
	.datab(\u2|Mod0|auto_generated|divider|divider|StageOut[152]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12 ),
	.cin1(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~2 ),
	.cout1(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~2COUT1_32 ));
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0 .cin0_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0 .cin1_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0 .lut_mask = "e10e";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0 .operation_mode = "arithmetic";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17_cout0  = CARRY((!\u2|Mod0|auto_generated|divider|divider|StageOut[153]~13_combout  & (!\u2|Mod0|auto_generated|divider|divider|StageOut[153]~12_combout  & 
// !\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~2 )))
// \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17COUT1_33  = CARRY((!\u2|Mod0|auto_generated|divider|divider|StageOut[153]~13_combout  & (!\u2|Mod0|auto_generated|divider|divider|StageOut[153]~12_combout  & 
// !\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~2COUT1_32 )))

	.clk(gnd),
	.dataa(\u2|Mod0|auto_generated|divider|divider|StageOut[153]~13_combout ),
	.datab(\u2|Mod0|auto_generated|divider|divider|StageOut[153]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~2 ),
	.cin1(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~2COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17_cout0 ),
	.cout1(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17 .cin0_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17 .cin1_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17 .output_mode = "none";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxii_lcell \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~5 (
// Equation(s):
// \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~5_combout  = (((!\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17_cout0 ),
	.cin1(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~5 .cin0_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~5 .cin1_used = "true";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~5 .lut_mask = "0f0f";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~5 .operation_mode = "normal";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxii_lcell \u2|disp_data_1~9 (
// Equation(s):
// \u2|disp_data_1~9_combout  = ((\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~5_combout  & ((!\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella [1]))) # 
// (!\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~5_combout  & (\u2|counting_time [1])))

	.clk(gnd),
	.dataa(\u2|counting_time [1]),
	.datab(vcc),
	.datac(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella [1]),
	.datad(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|disp_data_1~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data_1~9 .lut_mask = "0faa";
defparam \u2|disp_data_1~9 .operation_mode = "normal";
defparam \u2|disp_data_1~9 .output_mode = "comb_only";
defparam \u2|disp_data_1~9 .register_cascade_mode = "off";
defparam \u2|disp_data_1~9 .sum_lutc_input = "datac";
defparam \u2|disp_data_1~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxii_lcell \u2|disp_data_1[1] (
// Equation(s):
// \u2|disp_data_1 [1] = DFFEAS((!\u2|disp_data_1[0]~0_combout  & ((\u2|state.WORK~regout  & ((\u2|disp_data_1~9_combout ))) # (!\u2|state.WORK~regout  & (\u2|Add0~1_combout )))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , 
// \u2|disp_data_1[0]~2_combout , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(\u2|disp_data_1[0]~0_combout ),
	.datab(\u2|Add0~1_combout ),
	.datac(\u2|state.WORK~regout ),
	.datad(\u2|disp_data_1~9_combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|disp_data_1[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|disp_data_1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data_1[1] .lut_mask = "5404";
defparam \u2|disp_data_1[1] .operation_mode = "normal";
defparam \u2|disp_data_1[1] .output_mode = "reg_only";
defparam \u2|disp_data_1[1] .register_cascade_mode = "off";
defparam \u2|disp_data_1[1] .sum_lutc_input = "datac";
defparam \u2|disp_data_1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxii_lcell \u2|disp_data_1~6 (
// Equation(s):
// \u2|disp_data_1~6_combout  = (\u2|disp_data_1 [2] $ (((\u2|disp_data_1 [1] & \u2|disp_data_1 [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|disp_data_1 [2]),
	.datac(\u2|disp_data_1 [1]),
	.datad(\u2|disp_data_1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|disp_data_1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data_1~6 .lut_mask = "3ccc";
defparam \u2|disp_data_1~6 .operation_mode = "normal";
defparam \u2|disp_data_1~6 .output_mode = "comb_only";
defparam \u2|disp_data_1~6 .register_cascade_mode = "off";
defparam \u2|disp_data_1~6 .sum_lutc_input = "datac";
defparam \u2|disp_data_1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \u2|disp_data_1~7 (
// Equation(s):
// \u2|disp_data_1~7_combout  = (\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~5_combout  & (((\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~10_combout )))) # 
// (!\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~5_combout  & ((\u2|Mod0|auto_generated|divider|divider|StageOut[151]~2_combout ) # ((\u2|Mod0|auto_generated|divider|divider|StageOut[151]~1_combout ))))

	.clk(gnd),
	.dataa(\u2|Mod0|auto_generated|divider|divider|StageOut[151]~2_combout ),
	.datab(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~10_combout ),
	.datac(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~5_combout ),
	.datad(\u2|Mod0|auto_generated|divider|divider|StageOut[151]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|disp_data_1~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data_1~7 .lut_mask = "cfca";
defparam \u2|disp_data_1~7 .operation_mode = "normal";
defparam \u2|disp_data_1~7 .output_mode = "comb_only";
defparam \u2|disp_data_1~7 .register_cascade_mode = "off";
defparam \u2|disp_data_1~7 .sum_lutc_input = "datac";
defparam \u2|disp_data_1~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \u2|disp_data_1[2] (
// Equation(s):
// \u2|disp_data_1 [2] = DFFEAS((!\u2|disp_data_1[0]~0_combout  & ((\u2|state.WORK~regout  & ((\u2|disp_data_1~7_combout ))) # (!\u2|state.WORK~regout  & (\u2|disp_data_1~6_combout )))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , 
// \u2|disp_data_1[0]~2_combout , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(\u2|disp_data_1[0]~0_combout ),
	.datab(\u2|state.WORK~regout ),
	.datac(\u2|disp_data_1~6_combout ),
	.datad(\u2|disp_data_1~7_combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|disp_data_1[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|disp_data_1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data_1[2] .lut_mask = "5410";
defparam \u2|disp_data_1[2] .operation_mode = "normal";
defparam \u2|disp_data_1[2] .output_mode = "reg_only";
defparam \u2|disp_data_1[2] .register_cascade_mode = "off";
defparam \u2|disp_data_1[2] .sum_lutc_input = "datac";
defparam \u2|disp_data_1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxii_lcell \u2|Add0~0 (
// Equation(s):
// \u2|Add0~0_combout  = \u2|disp_data_1 [3] $ (((\u2|disp_data_1 [2] & (\u2|disp_data_1 [1] & \u2|disp_data_1 [0]))))

	.clk(gnd),
	.dataa(\u2|disp_data_1 [3]),
	.datab(\u2|disp_data_1 [2]),
	.datac(\u2|disp_data_1 [1]),
	.datad(\u2|disp_data_1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Add0~0 .lut_mask = "6aaa";
defparam \u2|Add0~0 .operation_mode = "normal";
defparam \u2|Add0~0 .output_mode = "comb_only";
defparam \u2|Add0~0 .register_cascade_mode = "off";
defparam \u2|Add0~0 .sum_lutc_input = "datac";
defparam \u2|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \u2|disp_data_1~3 (
// Equation(s):
// \u2|disp_data_1~3_combout  = ((\u2|Mod0|auto_generated|divider|divider|StageOut[152]~0_combout ) # ((\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout  & 
// \u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.datac(\u2|Mod0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5_combout ),
	.datad(\u2|Mod0|auto_generated|divider|divider|StageOut[152]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|disp_data_1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data_1~3 .lut_mask = "ffc0";
defparam \u2|disp_data_1~3 .operation_mode = "normal";
defparam \u2|disp_data_1~3 .output_mode = "comb_only";
defparam \u2|disp_data_1~3 .register_cascade_mode = "off";
defparam \u2|disp_data_1~3 .sum_lutc_input = "datac";
defparam \u2|disp_data_1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxii_lcell \u2|disp_data_1~4 (
// Equation(s):
// \u2|disp_data_1~4_combout  = (\u2|state.WORK~regout  & ((\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~5_combout  & ((\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0_combout ))) # 
// (!\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~5_combout  & (\u2|disp_data_1~3_combout ))))

	.clk(gnd),
	.dataa(\u2|disp_data_1~3_combout ),
	.datab(\u2|state.WORK~regout ),
	.datac(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~0_combout ),
	.datad(\u2|Mod0|auto_generated|divider|divider|add_sub_31|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|disp_data_1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data_1~4 .lut_mask = "c088";
defparam \u2|disp_data_1~4 .operation_mode = "normal";
defparam \u2|disp_data_1~4 .output_mode = "comb_only";
defparam \u2|disp_data_1~4 .register_cascade_mode = "off";
defparam \u2|disp_data_1~4 .sum_lutc_input = "datac";
defparam \u2|disp_data_1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxii_lcell \u2|disp_data_1[3] (
// Equation(s):
// \u2|disp_data_1 [3] = DFFEAS((!\u2|disp_data_1[0]~0_combout  & ((\u2|disp_data_1~4_combout ) # ((\u2|Add0~0_combout  & !\u2|state.WORK~regout )))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , \u2|disp_data_1[0]~2_combout , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(\u2|disp_data_1[0]~0_combout ),
	.datab(\u2|Add0~0_combout ),
	.datac(\u2|state.WORK~regout ),
	.datad(\u2|disp_data_1~4_combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|disp_data_1[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|disp_data_1 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data_1[3] .lut_mask = "5504";
defparam \u2|disp_data_1[3] .operation_mode = "normal";
defparam \u2|disp_data_1[3] .output_mode = "reg_only";
defparam \u2|disp_data_1[3] .register_cascade_mode = "off";
defparam \u2|disp_data_1[3] .sum_lutc_input = "datac";
defparam \u2|disp_data_1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N1
maxii_lcell \u2|LessThan0~0 (
// Equation(s):
// \u2|LessThan0~0_combout  = (\u2|disp_data_1 [3] & ((\u2|disp_data_1 [2]) # ((\u2|disp_data_1 [1]) # (\u2|disp_data_1 [0]))))

	.clk(gnd),
	.dataa(\u2|disp_data_1 [3]),
	.datab(\u2|disp_data_1 [2]),
	.datac(\u2|disp_data_1 [1]),
	.datad(\u2|disp_data_1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|LessThan0~0 .lut_mask = "aaa8";
defparam \u2|LessThan0~0 .operation_mode = "normal";
defparam \u2|LessThan0~0 .output_mode = "comb_only";
defparam \u2|LessThan0~0 .register_cascade_mode = "off";
defparam \u2|LessThan0~0 .sum_lutc_input = "datac";
defparam \u2|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N3
maxii_lcell \u2|disp_data_10[0]~2 (
// Equation(s):
// \u2|disp_data_10[0]~2_combout  = (\u2|disp_data_10 [3] & ((\u2|disp_data_10 [1]) # ((\u2|disp_data_10 [2]) # (\u2|disp_data_10 [0]))))

	.clk(gnd),
	.dataa(\u2|disp_data_10 [1]),
	.datab(\u2|disp_data_10 [2]),
	.datac(\u2|disp_data_10 [0]),
	.datad(\u2|disp_data_10 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|disp_data_10[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data_10[0]~2 .lut_mask = "fe00";
defparam \u2|disp_data_10[0]~2 .operation_mode = "normal";
defparam \u2|disp_data_10[0]~2 .output_mode = "comb_only";
defparam \u2|disp_data_10[0]~2 .register_cascade_mode = "off";
defparam \u2|disp_data_10[0]~2 .sum_lutc_input = "datac";
defparam \u2|disp_data_10[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N6
maxii_lcell \u2|disp_data_10[0]~3 (
// Equation(s):
// \u2|disp_data_10[0]~3_combout  = (!\u1|key_sec_pre [0] & (\u1|key_sec [0] & (!\u2|state.WORK~regout  & \u2|disp_data_10[0]~2_combout )))

	.clk(gnd),
	.dataa(\u1|key_sec_pre [0]),
	.datab(\u1|key_sec [0]),
	.datac(\u2|state.WORK~regout ),
	.datad(\u2|disp_data_10[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|disp_data_10[0]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data_10[0]~3 .lut_mask = "0400";
defparam \u2|disp_data_10[0]~3 .operation_mode = "normal";
defparam \u2|disp_data_10[0]~3 .output_mode = "comb_only";
defparam \u2|disp_data_10[0]~3 .register_cascade_mode = "off";
defparam \u2|disp_data_10[0]~3 .sum_lutc_input = "datac";
defparam \u2|disp_data_10[0]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N9
maxii_lcell \u2|disp_data_10[0]~6 (
// Equation(s):
// \u2|disp_data_10[0]~6_combout  = (\u2|disp_data_10[0]~3_combout ) # (((\u2|disp_data_10[0]~4  & \u2|disp_data_10[0]~5 )) # (!\SW3~combout ))

	.clk(gnd),
	.dataa(\u2|disp_data_10[0]~4 ),
	.datab(\u2|disp_data_10[0]~5 ),
	.datac(\u2|disp_data_10[0]~3_combout ),
	.datad(\SW3~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|disp_data_10[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data_10[0]~6 .lut_mask = "f8ff";
defparam \u2|disp_data_10[0]~6 .operation_mode = "normal";
defparam \u2|disp_data_10[0]~6 .output_mode = "comb_only";
defparam \u2|disp_data_10[0]~6 .register_cascade_mode = "off";
defparam \u2|disp_data_10[0]~6 .sum_lutc_input = "datac";
defparam \u2|disp_data_10[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N5
maxii_lcell \u2|Div0|auto_generated|divider|divider|StageOut[153]~2 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|StageOut[153]~2_combout  = (((\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5_combout  & \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~5_combout ),
	.datad(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|StageOut[153]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|StageOut[153]~2 .lut_mask = "f000";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[153]~2 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[153]~2 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[153]~2 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[153]~2 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[153]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N5
maxii_lcell \u2|Div0|auto_generated|divider|divider|StageOut[153]~1 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|StageOut[153]~1_combout  = (!\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout  & ((\u2|Div0|auto_generated|divider|divider|StageOut[147]~0_combout ) # 
// ((\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout  & \u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.datab(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~5_combout ),
	.datac(\u2|Div0|auto_generated|divider|divider|StageOut[147]~0_combout ),
	.datad(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|StageOut[153]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|StageOut[153]~1 .lut_mask = "00f8";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[153]~1 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[153]~1 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[153]~1 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[153]~1 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[153]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N8
maxii_lcell \u2|Div0|auto_generated|divider|divider|StageOut[152]~6 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|StageOut[152]~6_combout  = (!\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout  & ((\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout  & 
// ((!\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella [1]))) # (!\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout  & (\u2|counting_time [3]))))

	.clk(gnd),
	.dataa(\u2|counting_time [3]),
	.datab(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella[2]~0_combout ),
	.datac(\u2|Div0|auto_generated|divider|divider|add_sub_29|add_sub_cella [1]),
	.datad(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|StageOut[152]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|StageOut[152]~6 .lut_mask = "002e";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[152]~6 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[152]~6 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[152]~6 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[152]~6 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[152]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N7
maxii_lcell \u2|Div0|auto_generated|divider|divider|StageOut[152]~7 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|StageOut[152]~7_combout  = (\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15_combout  & (((\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~15_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|StageOut[152]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|StageOut[152]~7 .lut_mask = "aa00";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[152]~7 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[152]~7 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[152]~7 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[152]~7 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[152]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N9
maxii_lcell \u2|Div0|auto_generated|divider|divider|StageOut[151]~18 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|StageOut[151]~18_combout  = (!\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella [1] & (((\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|StageOut[151]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|StageOut[151]~18 .lut_mask = "5500";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[151]~18 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[151]~18 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[151]~18 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[151]~18 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[151]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N2
maxii_lcell \u2|Div0|auto_generated|divider|divider|StageOut[151]~17 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|StageOut[151]~17_combout  = ((\u2|counting_time [2] & ((!\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|counting_time [2]),
	.datac(vcc),
	.datad(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|StageOut[151]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|StageOut[151]~17 .lut_mask = "00cc";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[151]~17 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[151]~17 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[151]~17 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[151]~17 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[151]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N6
maxii_lcell \u2|Div0|auto_generated|divider|divider|StageOut[150]~24 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|StageOut[150]~24_combout  = (((\u2|counting_time [1] & !\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|counting_time [1]),
	.datad(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|StageOut[150]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|StageOut[150]~24 .lut_mask = "00f0";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[150]~24 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[150]~24 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[150]~24 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[150]~24 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[150]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N9
maxii_lcell \u2|Div0|auto_generated|divider|divider|StageOut[150]~25 (
// Equation(s):
// \u2|Div0|auto_generated|divider|divider|StageOut[150]~25_combout  = (((\u2|counting_time [1] & \u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|counting_time [1]),
	.datad(\u2|Div0|auto_generated|divider|divider|add_sub_30|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Div0|auto_generated|divider|divider|StageOut[150]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Div0|auto_generated|divider|divider|StageOut[150]~25 .lut_mask = "f000";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[150]~25 .operation_mode = "normal";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[150]~25 .output_mode = "comb_only";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[150]~25 .register_cascade_mode = "off";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[150]~25 .sum_lutc_input = "datac";
defparam \u2|Div0|auto_generated|divider|divider|StageOut[150]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N0
maxii_lcell \u2|disp_data_10[0]~28 (
// Equation(s):
// \u2|disp_data_10[0]~28COUT0_33  = CARRY((\u2|Div0|auto_generated|divider|divider|StageOut[150]~24_combout ) # ((\u2|Div0|auto_generated|divider|divider|StageOut[150]~25_combout )))
// \u2|disp_data_10[0]~28COUT1_34  = CARRY((\u2|Div0|auto_generated|divider|divider|StageOut[150]~24_combout ) # ((\u2|Div0|auto_generated|divider|divider|StageOut[150]~25_combout )))

	.clk(gnd),
	.dataa(\u2|Div0|auto_generated|divider|divider|StageOut[150]~24_combout ),
	.datab(\u2|Div0|auto_generated|divider|divider|StageOut[150]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(\u2|disp_data_10[0]~28_cout ),
	.cout0(\u2|disp_data_10[0]~28COUT0_33 ),
	.cout1(\u2|disp_data_10[0]~28COUT1_34 ));
// synopsys translate_off
defparam \u2|disp_data_10[0]~28 .lut_mask = "00ee";
defparam \u2|disp_data_10[0]~28 .operation_mode = "arithmetic";
defparam \u2|disp_data_10[0]~28 .output_mode = "none";
defparam \u2|disp_data_10[0]~28 .register_cascade_mode = "off";
defparam \u2|disp_data_10[0]~28 .sum_lutc_input = "datac";
defparam \u2|disp_data_10[0]~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N1
maxii_lcell \u2|disp_data_10[0]~23 (
// Equation(s):
// \u2|disp_data_10[0]~23COUT0_36  = CARRY((!\u2|Div0|auto_generated|divider|divider|StageOut[151]~18_combout  & (!\u2|Div0|auto_generated|divider|divider|StageOut[151]~17_combout  & !\u2|disp_data_10[0]~28COUT0_33 )))
// \u2|disp_data_10[0]~23COUT1_37  = CARRY((!\u2|Div0|auto_generated|divider|divider|StageOut[151]~18_combout  & (!\u2|Div0|auto_generated|divider|divider|StageOut[151]~17_combout  & !\u2|disp_data_10[0]~28COUT1_34 )))

	.clk(gnd),
	.dataa(\u2|Div0|auto_generated|divider|divider|StageOut[151]~18_combout ),
	.datab(\u2|Div0|auto_generated|divider|divider|StageOut[151]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|disp_data_10[0]~28COUT0_33 ),
	.cin1(\u2|disp_data_10[0]~28COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(\u2|disp_data_10[0]~23_cout ),
	.cout0(\u2|disp_data_10[0]~23COUT0_36 ),
	.cout1(\u2|disp_data_10[0]~23COUT1_37 ));
// synopsys translate_off
defparam \u2|disp_data_10[0]~23 .cin0_used = "true";
defparam \u2|disp_data_10[0]~23 .cin1_used = "true";
defparam \u2|disp_data_10[0]~23 .lut_mask = "0001";
defparam \u2|disp_data_10[0]~23 .operation_mode = "arithmetic";
defparam \u2|disp_data_10[0]~23 .output_mode = "none";
defparam \u2|disp_data_10[0]~23 .register_cascade_mode = "off";
defparam \u2|disp_data_10[0]~23 .sum_lutc_input = "cin";
defparam \u2|disp_data_10[0]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N2
maxii_lcell \u2|disp_data_10[0]~18 (
// Equation(s):
// \u2|disp_data_10[0]~18COUT0_39  = CARRY((!\u2|disp_data_10[0]~23COUT0_36  & ((\u2|Div0|auto_generated|divider|divider|StageOut[152]~6_combout ) # (\u2|Div0|auto_generated|divider|divider|StageOut[152]~7_combout ))))
// \u2|disp_data_10[0]~18COUT1_40  = CARRY((!\u2|disp_data_10[0]~23COUT1_37  & ((\u2|Div0|auto_generated|divider|divider|StageOut[152]~6_combout ) # (\u2|Div0|auto_generated|divider|divider|StageOut[152]~7_combout ))))

	.clk(gnd),
	.dataa(\u2|Div0|auto_generated|divider|divider|StageOut[152]~6_combout ),
	.datab(\u2|Div0|auto_generated|divider|divider|StageOut[152]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|disp_data_10[0]~23COUT0_36 ),
	.cin1(\u2|disp_data_10[0]~23COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(\u2|disp_data_10[0]~18_cout ),
	.cout0(\u2|disp_data_10[0]~18COUT0_39 ),
	.cout1(\u2|disp_data_10[0]~18COUT1_40 ));
// synopsys translate_off
defparam \u2|disp_data_10[0]~18 .cin0_used = "true";
defparam \u2|disp_data_10[0]~18 .cin1_used = "true";
defparam \u2|disp_data_10[0]~18 .lut_mask = "000e";
defparam \u2|disp_data_10[0]~18 .operation_mode = "arithmetic";
defparam \u2|disp_data_10[0]~18 .output_mode = "none";
defparam \u2|disp_data_10[0]~18 .register_cascade_mode = "off";
defparam \u2|disp_data_10[0]~18 .sum_lutc_input = "cin";
defparam \u2|disp_data_10[0]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N3
maxii_lcell \u2|disp_data_10[0]~10 (
// Equation(s):
// \u2|disp_data_10[0]~10COUT0_42  = CARRY((!\u2|Div0|auto_generated|divider|divider|StageOut[153]~2_combout  & (!\u2|Div0|auto_generated|divider|divider|StageOut[153]~1_combout  & !\u2|disp_data_10[0]~18COUT0_39 )))
// \u2|disp_data_10[0]~10COUT1_43  = CARRY((!\u2|Div0|auto_generated|divider|divider|StageOut[153]~2_combout  & (!\u2|Div0|auto_generated|divider|divider|StageOut[153]~1_combout  & !\u2|disp_data_10[0]~18COUT1_40 )))

	.clk(gnd),
	.dataa(\u2|Div0|auto_generated|divider|divider|StageOut[153]~2_combout ),
	.datab(\u2|Div0|auto_generated|divider|divider|StageOut[153]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|disp_data_10[0]~18COUT0_39 ),
	.cin1(\u2|disp_data_10[0]~18COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(\u2|disp_data_10[0]~10_cout ),
	.cout0(\u2|disp_data_10[0]~10COUT0_42 ),
	.cout1(\u2|disp_data_10[0]~10COUT1_43 ));
// synopsys translate_off
defparam \u2|disp_data_10[0]~10 .cin0_used = "true";
defparam \u2|disp_data_10[0]~10 .cin1_used = "true";
defparam \u2|disp_data_10[0]~10 .lut_mask = "0001";
defparam \u2|disp_data_10[0]~10 .operation_mode = "arithmetic";
defparam \u2|disp_data_10[0]~10 .output_mode = "none";
defparam \u2|disp_data_10[0]~10 .register_cascade_mode = "off";
defparam \u2|disp_data_10[0]~10 .sum_lutc_input = "cin";
defparam \u2|disp_data_10[0]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N4
maxii_lcell \u2|disp_data_10[0] (
// Equation(s):
// \u2|disp_data_10 [0] = DFFEAS((((!\u2|disp_data_10[0]~10COUT0_42 ))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , \u2|disp_data_10[0]~7_combout , \u2|disp_data_10[0]~_wirecell_combout , , \u2|disp_data_10[0]~6_combout , !\u2|state.WORK~regout )

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|disp_data_10[0]~_wirecell_combout ),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(\u2|disp_data_10[0]~6_combout ),
	.sload(!\u2|state.WORK~regout ),
	.ena(\u2|disp_data_10[0]~7_combout ),
	.cin(gnd),
	.cin0(\u2|disp_data_10[0]~10COUT0_42 ),
	.cin1(\u2|disp_data_10[0]~10COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|disp_data_10 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data_10[0] .cin0_used = "true";
defparam \u2|disp_data_10[0] .cin1_used = "true";
defparam \u2|disp_data_10[0] .lut_mask = "0f0f";
defparam \u2|disp_data_10[0] .operation_mode = "normal";
defparam \u2|disp_data_10[0] .output_mode = "reg_only";
defparam \u2|disp_data_10[0] .register_cascade_mode = "off";
defparam \u2|disp_data_10[0] .sum_lutc_input = "cin";
defparam \u2|disp_data_10[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N7
maxii_lcell \u2|disp_data[4] (
// Equation(s):
// \u2|disp_data [4] = DFFEAS((\SW3~combout  & (((\u2|disp_data_10 [0] & !\u2|state.IDLE~regout )))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , \u2|disp_data[8]~1_combout , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(\SW3~combout ),
	.datab(vcc),
	.datac(\u2|disp_data_10 [0]),
	.datad(\u2|state.IDLE~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|disp_data[8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|disp_data [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data[4] .lut_mask = "00a0";
defparam \u2|disp_data[4] .operation_mode = "normal";
defparam \u2|disp_data[4] .output_mode = "reg_only";
defparam \u2|disp_data[4] .register_cascade_mode = "off";
defparam \u2|disp_data[4] .sum_lutc_input = "datac";
defparam \u2|disp_data[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxii_lcell \u2|disp_data~2 (
// Equation(s):
// \u2|disp_data~2_combout  = ((\u2|state.WORK~regout  & ((\u2|counting_time [0]))) # (!\u2|state.WORK~regout  & (\u2|disp_data [0])))

	.clk(gnd),
	.dataa(\u2|disp_data [0]),
	.datab(\u2|counting_time [0]),
	.datac(vcc),
	.datad(\u2|state.WORK~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|disp_data~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data~2 .lut_mask = "ccaa";
defparam \u2|disp_data~2 .operation_mode = "normal";
defparam \u2|disp_data~2 .output_mode = "comb_only";
defparam \u2|disp_data~2 .register_cascade_mode = "off";
defparam \u2|disp_data~2 .sum_lutc_input = "datac";
defparam \u2|disp_data~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxii_lcell \u2|disp_data[0] (
// Equation(s):
// \u2|disp_data [0] = DFFEAS((\SW3~combout  & ((\u2|state.IDLE~regout  & (\u2|disp_data~2_combout )) # (!\u2|state.IDLE~regout  & ((\u2|disp_data_1 [0]))))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(\SW3~combout ),
	.datab(\u2|state.IDLE~regout ),
	.datac(\u2|disp_data~2_combout ),
	.datad(\u2|disp_data_1 [0]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|disp_data [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|disp_data[0] .lut_mask = "a280";
defparam \u2|disp_data[0] .operation_mode = "normal";
defparam \u2|disp_data[0] .output_mode = "reg_only";
defparam \u2|disp_data[0] .register_cascade_mode = "off";
defparam \u2|disp_data[0] .sum_lutc_input = "datac";
defparam \u2|disp_data[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxii_lcell \u4|seg_data[0]~1 (
// Equation(s):
// \u4|seg_data[0]~1_combout  = ((\u4|seg_en [3] & (\u2|disp_data [4])) # (!\u4|seg_en [3] & ((\u2|disp_data [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|disp_data [4]),
	.datac(\u2|disp_data [0]),
	.datad(\u4|seg_en [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u4|seg_data[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u4|seg_data[0]~1 .lut_mask = "ccf0";
defparam \u4|seg_data[0]~1 .operation_mode = "normal";
defparam \u4|seg_data[0]~1 .output_mode = "comb_only";
defparam \u4|seg_data[0]~1 .register_cascade_mode = "off";
defparam \u4|seg_data[0]~1 .sum_lutc_input = "datac";
defparam \u4|seg_data[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxii_lcell \u4|seg_data[0]~2 (
// Equation(s):
// \u4|seg_data[0]~2_combout  = ((\u4|seg_en [2] & ((\u4|seg_data[0]~1_combout ))) # (!\u4|seg_en [2] & (\u2|disp_data [8])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|disp_data [8]),
	.datac(\u4|seg_en [2]),
	.datad(\u4|seg_data[0]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u4|seg_data[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u4|seg_data[0]~2 .lut_mask = "fc0c";
defparam \u4|seg_data[0]~2 .operation_mode = "normal";
defparam \u4|seg_data[0]~2 .output_mode = "comb_only";
defparam \u4|seg_data[0]~2 .register_cascade_mode = "off";
defparam \u4|seg_data[0]~2 .sum_lutc_input = "datac";
defparam \u4|seg_data[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell \u4|seg_data[0]~0 (
// Equation(s):
// \u4|seg_data[0]~0_combout  = (\u4|seg_en [1] & ((\u4|seg_en [2] $ (\u4|seg_en [3])))) # (!\u4|seg_en [1] & (((\u4|seg_en [2] & \u4|seg_en [3]))))

	.clk(gnd),
	.dataa(\u4|seg_en [1]),
	.datab(vcc),
	.datac(\u4|seg_en [2]),
	.datad(\u4|seg_en [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u4|seg_data[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u4|seg_data[0]~0 .lut_mask = "5aa0";
defparam \u4|seg_data[0]~0 .operation_mode = "normal";
defparam \u4|seg_data[0]~0 .output_mode = "comb_only";
defparam \u4|seg_data[0]~0 .register_cascade_mode = "off";
defparam \u4|seg_data[0]~0 .sum_lutc_input = "datac";
defparam \u4|seg_data[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxii_lcell \u4|seg_data[0] (
// Equation(s):
// \u4|seg_data [0] = DFFEAS(((\u4|seg_data[0]~0_combout  & ((!\u4|seg_data[0]~2_combout ))) # (!\u4|seg_data[0]~0_combout  & (\u4|seg_data [0]))), GLOBAL(\clk_1Khz~combout ), !GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(\u4|seg_data [0]),
	.datac(\u4|seg_data[0]~2_combout ),
	.datad(\u4|seg_data[0]~0_combout ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u4|seg_data [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u4|seg_data[0] .lut_mask = "0fcc";
defparam \u4|seg_data[0] .operation_mode = "normal";
defparam \u4|seg_data[0] .output_mode = "reg_only";
defparam \u4|seg_data[0] .register_cascade_mode = "off";
defparam \u4|seg_data[0] .sum_lutc_input = "datac";
defparam \u4|seg_data[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxii_lcell \u4|seg_data[1] (
// Equation(s):
// \u4|seg_data [1] = DFFEAS(VCC, GLOBAL(\clk_1Khz~combout ), !GLOBAL(\rst~combout ), , \u4|WideOr2~0_combout , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|WideOr2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u4|seg_data [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u4|seg_data[1] .lut_mask = "ffff";
defparam \u4|seg_data[1] .operation_mode = "normal";
defparam \u4|seg_data[1] .output_mode = "reg_only";
defparam \u4|seg_data[1] .register_cascade_mode = "off";
defparam \u4|seg_data[1] .sum_lutc_input = "datac";
defparam \u4|seg_data[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxii_lcell \u4|seg_data[2] (
// Equation(s):
// \u4|seg_data [2] = DFFEAS(VCC, GLOBAL(\clk_1Khz~combout ), !GLOBAL(\rst~combout ), , \u4|WideOr2~0_combout , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|WideOr2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u4|seg_data [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u4|seg_data[2] .lut_mask = "ffff";
defparam \u4|seg_data[2] .operation_mode = "normal";
defparam \u4|seg_data[2] .output_mode = "reg_only";
defparam \u4|seg_data[2] .register_cascade_mode = "off";
defparam \u4|seg_data[2] .sum_lutc_input = "datac";
defparam \u4|seg_data[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N2
maxii_lcell \u3|cnt_row[0] (
// Equation(s):
// \u3|cnt_row [0] = DFFEAS((((!\u3|cnt_row [0]))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u3|cnt_row [0]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|cnt_row [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u3|cnt_row[0] .lut_mask = "00ff";
defparam \u3|cnt_row[0] .operation_mode = "normal";
defparam \u3|cnt_row[0] .output_mode = "reg_only";
defparam \u3|cnt_row[0] .register_cascade_mode = "off";
defparam \u3|cnt_row[0] .sum_lutc_input = "datac";
defparam \u3|cnt_row[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N4
maxii_lcell \u3|cnt_row[1] (
// Equation(s):
// \u3|cnt_row [1] = DFFEAS(((\u3|cnt_row [1] $ (\u3|cnt_row [0]))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u3|cnt_row [1]),
	.datad(\u3|cnt_row [0]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|cnt_row [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u3|cnt_row[1] .lut_mask = "0ff0";
defparam \u3|cnt_row[1] .operation_mode = "normal";
defparam \u3|cnt_row[1] .output_mode = "reg_only";
defparam \u3|cnt_row[1] .register_cascade_mode = "off";
defparam \u3|cnt_row[1] .sum_lutc_input = "datac";
defparam \u3|cnt_row[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N8
maxii_lcell \u3|cnt_row[2] (
// Equation(s):
// \u3|cnt_row [2] = DFFEAS(\u3|cnt_row [2] $ ((((\u3|cnt_row [1] & \u3|cnt_row [0])))), GLOBAL(\clk_1Khz~combout ), GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk_1Khz~combout ),
	.dataa(\u3|cnt_row [2]),
	.datab(vcc),
	.datac(\u3|cnt_row [1]),
	.datad(\u3|cnt_row [0]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|cnt_row [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u3|cnt_row[2] .lut_mask = "5aaa";
defparam \u3|cnt_row[2] .operation_mode = "normal";
defparam \u3|cnt_row[2] .output_mode = "reg_only";
defparam \u3|cnt_row[2] .register_cascade_mode = "off";
defparam \u3|cnt_row[2] .sum_lutc_input = "datac";
defparam \u3|cnt_row[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N9
maxii_lcell \u3|Decoder1~0 (
// Equation(s):
// \u3|Decoder1~0_combout  = (\u3|cnt_row [1] & (\u3|cnt_row [2] & (\u3|cnt_row [0])))

	.clk(gnd),
	.dataa(\u3|cnt_row [1]),
	.datab(\u3|cnt_row [2]),
	.datac(\u3|cnt_row [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u3|Decoder1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u3|Decoder1~0 .lut_mask = "8080";
defparam \u3|Decoder1~0 .operation_mode = "normal";
defparam \u3|Decoder1~0 .output_mode = "comb_only";
defparam \u3|Decoder1~0 .register_cascade_mode = "off";
defparam \u3|Decoder1~0 .sum_lutc_input = "datac";
defparam \u3|Decoder1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N3
maxii_lcell \u3|Decoder1~1 (
// Equation(s):
// \u3|Decoder1~1_combout  = (\u3|cnt_row [1] & (\u3|cnt_row [2] & (!\u3|cnt_row [0])))

	.clk(gnd),
	.dataa(\u3|cnt_row [1]),
	.datab(\u3|cnt_row [2]),
	.datac(\u3|cnt_row [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u3|Decoder1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u3|Decoder1~1 .lut_mask = "0808";
defparam \u3|Decoder1~1 .operation_mode = "normal";
defparam \u3|Decoder1~1 .output_mode = "comb_only";
defparam \u3|Decoder1~1 .register_cascade_mode = "off";
defparam \u3|Decoder1~1 .sum_lutc_input = "datac";
defparam \u3|Decoder1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N7
maxii_lcell \u3|Decoder1~2 (
// Equation(s):
// \u3|Decoder1~2_combout  = (!\u3|cnt_row [1] & (\u3|cnt_row [2] & (\u3|cnt_row [0])))

	.clk(gnd),
	.dataa(\u3|cnt_row [1]),
	.datab(\u3|cnt_row [2]),
	.datac(\u3|cnt_row [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u3|Decoder1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u3|Decoder1~2 .lut_mask = "4040";
defparam \u3|Decoder1~2 .operation_mode = "normal";
defparam \u3|Decoder1~2 .output_mode = "comb_only";
defparam \u3|Decoder1~2 .register_cascade_mode = "off";
defparam \u3|Decoder1~2 .sum_lutc_input = "datac";
defparam \u3|Decoder1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N5
maxii_lcell \u3|Decoder1~3 (
// Equation(s):
// \u3|Decoder1~3_combout  = (!\u3|cnt_row [1] & (\u3|cnt_row [2] & (!\u3|cnt_row [0])))

	.clk(gnd),
	.dataa(\u3|cnt_row [1]),
	.datab(\u3|cnt_row [2]),
	.datac(\u3|cnt_row [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u3|Decoder1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u3|Decoder1~3 .lut_mask = "0404";
defparam \u3|Decoder1~3 .operation_mode = "normal";
defparam \u3|Decoder1~3 .output_mode = "comb_only";
defparam \u3|Decoder1~3 .register_cascade_mode = "off";
defparam \u3|Decoder1~3 .sum_lutc_input = "datac";
defparam \u3|Decoder1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N1
maxii_lcell \u3|Decoder1~4 (
// Equation(s):
// \u3|Decoder1~4_combout  = (\u3|cnt_row [1] & (!\u3|cnt_row [2] & (\u3|cnt_row [0])))

	.clk(gnd),
	.dataa(\u3|cnt_row [1]),
	.datab(\u3|cnt_row [2]),
	.datac(\u3|cnt_row [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u3|Decoder1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u3|Decoder1~4 .lut_mask = "2020";
defparam \u3|Decoder1~4 .operation_mode = "normal";
defparam \u3|Decoder1~4 .output_mode = "comb_only";
defparam \u3|Decoder1~4 .register_cascade_mode = "off";
defparam \u3|Decoder1~4 .sum_lutc_input = "datac";
defparam \u3|Decoder1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N6
maxii_lcell \u3|Decoder1~5 (
// Equation(s):
// \u3|Decoder1~5_combout  = (\u3|cnt_row [1] & (!\u3|cnt_row [2] & (!\u3|cnt_row [0])))

	.clk(gnd),
	.dataa(\u3|cnt_row [1]),
	.datab(\u3|cnt_row [2]),
	.datac(\u3|cnt_row [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u3|Decoder1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u3|Decoder1~5 .lut_mask = "0202";
defparam \u3|Decoder1~5 .operation_mode = "normal";
defparam \u3|Decoder1~5 .output_mode = "comb_only";
defparam \u3|Decoder1~5 .register_cascade_mode = "off";
defparam \u3|Decoder1~5 .sum_lutc_input = "datac";
defparam \u3|Decoder1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N0
maxii_lcell \u3|Decoder1~6 (
// Equation(s):
// \u3|Decoder1~6_combout  = (!\u3|cnt_row [1] & (!\u3|cnt_row [2] & (\u3|cnt_row [0])))

	.clk(gnd),
	.dataa(\u3|cnt_row [1]),
	.datab(\u3|cnt_row [2]),
	.datac(\u3|cnt_row [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u3|Decoder1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u3|Decoder1~6 .lut_mask = "1010";
defparam \u3|Decoder1~6 .operation_mode = "normal";
defparam \u3|Decoder1~6 .output_mode = "comb_only";
defparam \u3|Decoder1~6 .register_cascade_mode = "off";
defparam \u3|Decoder1~6 .sum_lutc_input = "datac";
defparam \u3|Decoder1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N6
maxii_lcell \u3|Decoder1~7 (
// Equation(s):
// \u3|Decoder1~7_combout  = (!\u3|cnt_row [1] & (!\u3|cnt_row [2] & (!\u3|cnt_row [0])))

	.clk(gnd),
	.dataa(\u3|cnt_row [1]),
	.datab(\u3|cnt_row [2]),
	.datac(\u3|cnt_row [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u3|Decoder1~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u3|Decoder1~7 .lut_mask = "0101";
defparam \u3|Decoder1~7 .operation_mode = "normal";
defparam \u3|Decoder1~7 .output_mode = "comb_only";
defparam \u3|Decoder1~7 .register_cascade_mode = "off";
defparam \u3|Decoder1~7 .sum_lutc_input = "datac";
defparam \u3|Decoder1~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N5
maxii_lcell \u3|colg[2]~0 (
// Equation(s):
// \u3|colg[2]~0_combout  = (\u2|disp_data_mode [0] & ((\u3|cnt_row [1] & (!\u3|cnt_row [2] & !\u3|cnt_row [0])) # (!\u3|cnt_row [1] & (\u3|cnt_row [2] & \u3|cnt_row [0]))))

	.clk(gnd),
	.dataa(\u3|cnt_row [1]),
	.datab(\u3|cnt_row [2]),
	.datac(\u3|cnt_row [0]),
	.datad(\u2|disp_data_mode [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u3|colg[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u3|colg[2]~0 .lut_mask = "4200";
defparam \u3|colg[2]~0 .operation_mode = "normal";
defparam \u3|colg[2]~0 .output_mode = "comb_only";
defparam \u3|colg[2]~0 .register_cascade_mode = "off";
defparam \u3|colg[2]~0 .sum_lutc_input = "datac";
defparam \u3|colg[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N3
maxii_lcell \u3|colg[3]~1 (
// Equation(s):
// \u3|colg[3]~1_combout  = (\u2|disp_data_mode [0] & ((\u3|cnt_row [1] & (!\u3|cnt_row [2] & \u3|cnt_row [0])) # (!\u3|cnt_row [1] & (\u3|cnt_row [2] & !\u3|cnt_row [0]))))

	.clk(gnd),
	.dataa(\u3|cnt_row [1]),
	.datab(\u3|cnt_row [2]),
	.datac(\u3|cnt_row [0]),
	.datad(\u2|disp_data_mode [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u3|colg[3]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u3|colg[3]~1 .lut_mask = "2400";
defparam \u3|colg[3]~1 .operation_mode = "normal";
defparam \u3|colg[3]~1 .output_mode = "comb_only";
defparam \u3|colg[3]~1 .register_cascade_mode = "off";
defparam \u3|colg[3]~1 .sum_lutc_input = "datac";
defparam \u3|colg[3]~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_data[0]~I (
	.datain(\u4|seg_data [0]),
	.oe(vcc),
	.combout(),
	.padio(seg_data[0]));
// synopsys translate_off
defparam \seg_data[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_data[1]~I (
	.datain(\u4|seg_data [1]),
	.oe(vcc),
	.combout(),
	.padio(seg_data[1]));
// synopsys translate_off
defparam \seg_data[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_data[2]~I (
	.datain(\u4|seg_data [2]),
	.oe(vcc),
	.combout(),
	.padio(seg_data[2]));
// synopsys translate_off
defparam \seg_data[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_data[3]~I (
	.datain(\u4|seg_data [0]),
	.oe(vcc),
	.combout(),
	.padio(seg_data[3]));
// synopsys translate_off
defparam \seg_data[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_data[4]~I (
	.datain(\u4|seg_data [0]),
	.oe(vcc),
	.combout(),
	.padio(seg_data[4]));
// synopsys translate_off
defparam \seg_data[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_data[5]~I (
	.datain(\u4|seg_data [0]),
	.oe(vcc),
	.combout(),
	.padio(seg_data[5]));
// synopsys translate_off
defparam \seg_data[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_data[6]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(seg_data[6]));
// synopsys translate_off
defparam \seg_data[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_data[7]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(seg_data[7]));
// synopsys translate_off
defparam \seg_data[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_en[0]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(seg_en[0]));
// synopsys translate_off
defparam \seg_en[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_en[1]~I (
	.datain(\u4|seg_en [1]),
	.oe(vcc),
	.combout(),
	.padio(seg_en[1]));
// synopsys translate_off
defparam \seg_en[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_en[2]~I (
	.datain(\u4|seg_en [2]),
	.oe(vcc),
	.combout(),
	.padio(seg_en[2]));
// synopsys translate_off
defparam \seg_en[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_en[3]~I (
	.datain(\u4|seg_en [3]),
	.oe(vcc),
	.combout(),
	.padio(seg_en[3]));
// synopsys translate_off
defparam \seg_en[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_en[4]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(seg_en[4]));
// synopsys translate_off
defparam \seg_en[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_en[5]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(seg_en[5]));
// synopsys translate_off
defparam \seg_en[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_en[6]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(seg_en[6]));
// synopsys translate_off
defparam \seg_en[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_en[7]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(seg_en[7]));
// synopsys translate_off
defparam \seg_en[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led~I (
	.datain(\SW3~combout ),
	.oe(vcc),
	.combout(),
	.padio(led));
// synopsys translate_off
defparam \led~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \buzzer~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(buzzer));
// synopsys translate_off
defparam \buzzer~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_130,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row[0]~I (
	.datain(!\u3|Decoder1~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(row[0]));
// synopsys translate_off
defparam \row[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row[1]~I (
	.datain(!\u3|Decoder1~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(row[1]));
// synopsys translate_off
defparam \row[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row[2]~I (
	.datain(!\u3|Decoder1~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(row[2]));
// synopsys translate_off
defparam \row[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row[3]~I (
	.datain(!\u3|Decoder1~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(row[3]));
// synopsys translate_off
defparam \row[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row[4]~I (
	.datain(!\u3|Decoder1~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(row[4]));
// synopsys translate_off
defparam \row[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row[5]~I (
	.datain(!\u3|Decoder1~5_combout ),
	.oe(vcc),
	.combout(),
	.padio(row[5]));
// synopsys translate_off
defparam \row[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row[6]~I (
	.datain(!\u3|Decoder1~6_combout ),
	.oe(vcc),
	.combout(),
	.padio(row[6]));
// synopsys translate_off
defparam \row[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row[7]~I (
	.datain(!\u3|Decoder1~7_combout ),
	.oe(vcc),
	.combout(),
	.padio(row[7]));
// synopsys translate_off
defparam \row[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \colr[0]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(colr[0]));
// synopsys translate_off
defparam \colr[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_109,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \colr[1]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(colr[1]));
// synopsys translate_off
defparam \colr[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \colr[2]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(colr[2]));
// synopsys translate_off
defparam \colr[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \colr[3]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(colr[3]));
// synopsys translate_off
defparam \colr[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \colr[4]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(colr[4]));
// synopsys translate_off
defparam \colr[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \colr[5]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(colr[5]));
// synopsys translate_off
defparam \colr[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \colr[6]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(colr[6]));
// synopsys translate_off
defparam \colr[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \colr[7]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(colr[7]));
// synopsys translate_off
defparam \colr[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \colg[0]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(colg[0]));
// synopsys translate_off
defparam \colg[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \colg[1]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(colg[1]));
// synopsys translate_off
defparam \colg[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \colg[2]~I (
	.datain(\u3|colg[2]~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(colg[2]));
// synopsys translate_off
defparam \colg[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \colg[3]~I (
	.datain(\u3|colg[3]~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(colg[3]));
// synopsys translate_off
defparam \colg[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \colg[4]~I (
	.datain(\u3|colg[3]~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(colg[4]));
// synopsys translate_off
defparam \colg[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \colg[5]~I (
	.datain(\u3|colg[2]~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(colg[5]));
// synopsys translate_off
defparam \colg[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \colg[6]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(colg[6]));
// synopsys translate_off
defparam \colg[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \colg[7]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(colg[7]));
// synopsys translate_off
defparam \colg[7]~I .operation_mode = "output";
// synopsys translate_on

endmodule
