

                                  ICV_Compare 

          Version U-2022.12-SP4 for linux64 - Aug 28, 2023 cl#9133772

                    Copyright (c) 1996 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

LVS compare start time    : 2024-11-17 19:44:47
+------------------------------------------------------------------------+
|                            Environment Status                          |
+------------------------------------------------------------------------+

Hostname            = redhatclon
Platform type       = LINUX.64
Runset file         = /mnt/vol_synopsys2023/pdks/xfab/design/xkit/xt018/synopsys/v12_1/ICValidator/v12_1_1/xt018.rs
Working directory   = /mnt/vol_NFS_rh003/Est_VLSI_II_2024/kortiz/Proyecto_III/synopsys_custom/fx4_sc.icv.lvs
Top cell            = fx4_sc
Layout netlist      = /mnt/vol_NFS_rh003/Est_VLSI_II_2024/kortiz/Proyecto_III/synopsys_custom/fx4_sc.icv.lvs/fx4_sc.net.gz
Schematic netlist   = /mnt/vol_NFS_rh003/Est_VLSI_II_2024/kortiz/Proyecto_III/synopsys_custom/fx4_sc.icv.lvs/fx4_sc.sch_out.gz
User functions file = [none]
Compare directory   = run_details/compare
Equivalence file (-e) = [none]

+------------------------------------------------------------------------+
|                             Setting Overview                           |
|                 * = different from IC Validator default                |
+------------------------------------------------------------------------+

    == Global Settings ==                     
*   schematic global_nets                     = {VDD VSS DVDD DVSS VDDO GNDO}
    power nets                                
*       schematic                             = {VDD* DVDD VCC VDDA VDDB ADVDD VDDM}
*       layout                                = {VDD* DVDD VCC VDDA VDDB ADVDD VDDM}
    ground nets                               
*       schematic                             = {GND* GND? DVSS VSS GROUND AGND GND VSSM}
*       layout                                = {GND* GND? DVSS VSS GROUND AGND GND VSSM}
    join nets                                 
        schematic                             = {}
        layout                                = {}
                                              
    == Merge & Filter ==                      
*   filter                                    = 9 device_names
*   merge_parallel                            = 93 device_names
        exclude_functions                     = 0 device_name
        property_functions                    = 0 device_name
        xref_parallel_map                     = 0 device_name
    merge_series                              = 0 device_name
        exclude_functions                     = 0 device_name
        property_functions                    = 0 device_name
        multiple_paths                        = 0 device_name
        merge_connected_gates                 = 0 device_name
    short_equivalent_nodes                    = 0 device_name
        series_parallel_stack                 = 0 device_name
    short_equivalent_stack_nodes              = 0 device_name
        exclude_tolerances                    = 0 device_name
    recognize_gate                            = 0 device_name
        exclude_tolerances                    = 0 device_name
                                              
    == Property ==                            
*   check_property                            = 180 device_names
        check_function                        = 0 device_name
*   check_property_for_failed_equiv           = true
    lvs_property_epsilon                      = E6
    multiply_width                            = true
    recalculate_property                      = 0 device_name
                                              
    == Hierarchy ==                           
    memory_array_compare                      = true
    push_down_devices                         = false
    push_down_pins                            = true
    remove_dangling_net                       = LAYOUT_UNTEXTED
    define_global_nets_as_top_ports           = true
                                              
    == Netlist Definition ==                  
    delete cells                              
        schematic                             = {}
        layout                                = {}
    pin configuration                         
*       swappable_pins                        = 50 device_names
        ignore pins                           = 0 device_name
    top_cell_ports_static                     = NAME_MATCHED
    define_empty_cell_as_device               = NONE
                                              
    == Report ==                              
    print_messages                            
        equated_nets_list                     = true
        equivalent_cell_list                  = true
        invalid_user_equivs                   = true
        matched_devices_unmatched_nets        = true
        merged_nets_referenced                = true
        netlist_stats                         = true
        nets_promoted_to_pwr_gnd              = true
        non_equivalent_cell_list              = true
        port_xref_table                       = true
        post_compare_stats                    = true
        referenced_merged_devices             = true
        swapped_pin_analysis                  = true
        symmetrical_nodes_found               = true
        uncompared_cell_list                  = true
        all_merged_device_list                = false
        instance_xref_table                   = false
*       filtered_device_list                  = true
        series_device_list                    = false
        net_xref_table                        = false
        parallel_device_list                  = false
*       pre_merge_stats                       = true
        black_box_signoff                     = true
    wrap_print_message_text                   = true
    print_devices_per_net_max                 = 10
    error_limit_per_check                     = 1000
*   write_equiv_netlists                      = ALL
    print_detail                              
*       property                              = ALL
        xref_pin                              = NONE
        device_pin                            = ALL
    black_box_file                            = NONE
    ignore_equiv_file                         = NONE
                                              
    == Equiv Control ==                       
*   generate_user_equivs                      = FULL_NAME_CASE_SENSITIVE
    generate_system_equivs                    = false
    spice_flow                                = false
    user_unit_meter                           = false
    ignore_equivs_with_devices_leveled_out    = false
    equivs management                         
        action_on_error                       = NO_EXPLODE
        no_explode_condition                  = NONE
        resolve_duplicate_equivs              = false
        explode_imbalanced_equivs             = true
    matching                                  
        detect_permutable_ports               = false
*       match_by_net_name                     = true
        texted_zero_connection_ports          = IGNORE
        black_box_static_ports                = NONE
    match_condition                           
        black_box_duplicates_equiv            = WARNING
        property_mismatch                     = ERROR
        missing_required_property             = ERROR
        illegal_multiplier                    = ERROR
        equate_by_net_name_fails              = WARNING
        equate_nets_fails                     = WARNING
        filtered_schematic_devices            = WARNING
        generate_global_nets                  = WARNING
        matches_must_be_assumed               = WARNING
        merging_without_pwr_gnd               = WARNING
*       missing_black_box_cell                = ERROR
*       missing_black_box_port                = ERROR
*       missing_pin_connection                = ERROR
        new_cell_created                      = WARNING
        no_global_nets_found                  = WARNING
*       undefined_property_for_merged_device  = ERROR
        zero_value_property                   = WARNING
        empty_cell_not_defined_as_device      = NONE
*       layout_ports_without_name             = WARNING
*       top_layout_ports_without_name         = WARNING
*       nets_matched_with_different_name      = WARNING
*       ports_matched_with_different_name     = WARNING
        properties_contradict_connections     = NONE
*       port_net_match_non_port_net           = WARNING
*       top_schematic_port_net_match_non_port_net= ERROR
*       top_layout_port_net_match_non_port_net= ERROR
*       top_ports_matched_with_different_name = ERROR
        top_schematic_ports_matched_with_different_or_missing_name= NONE
        one_connection_non_port_net           = NONE
        zero_connection_net                   = NONE
        child_equiv_unmatched_ports           = NONE
        pin_connected_and_dangling            = NONE
    report_black_box_errors                   
        extra_layout_ports                    = ERROR_NO_ABORT
*       untexted_layout_ports                 = ERROR_NO_ABORT
        extra_schematic_ports                 = ERROR_NO_ABORT
                                              
    == Case Sensitivity ==                    
    netlist case sensitivity                  
        schematic uppercase                   = false
        layout uppercase                      = false
*   LVS case_sensitive                        = {PROPERTY NET_PORT}
Purging compare directory ... OK
+------------------------------------------------------------------------+
|                           Preprocessing Stage                          |
+------------------------------------------------------------------------+

Loading netlists ... 
Loading netlists Time=0:00:00  User=0.00 Sys=0.00 Mem=0.012 GB

Deleted schematic cells: 
    [none].

Deleted layout cells: 
    [none].
WARNING: Mapped device pair (P_DNW = P_DNW) lacks schematic side device in netlist. 

Creating tree files ... 
    Schematic netlist top cell: fx4_sc        Unique cell count: 1
    Layout netlist top cell: fx4_sc        Unique cell count: 1
Creating tree files Time=0:00:01  User=0.00 Sys=0.00 Mem=0.012 GB

Checking netlists ...
Checking netlists Time=0:00:00  User=0.00 Sys=0.01 Mem=0.012 GB

Prefiltering devices ... 
Prefiltering devices Time=0:00:00  User=0.00 Sys=0.00 Mem=0.012 GB

Removing dangling nets and pushing down connected pins ... 
Pushing down nets Time=0:00:00  User=0.00 Sys=0.00 Mem=0.012 GB

Memory array compare Time=0:00:00  User=0.00 Sys=0.00 Mem=0.012 GB

Determining system equivalence points ... 
    The final equivalence point file: run_details/equiv.run.

Determining system equivalence points Time=0:00:00  User=0.00 Sys=0.00 Mem=0.012 GB

Checking equivalence points Time=0:00:00  User=0.00 Sys=0.00 Mem=0.012 GB

Setting equivalence points level Time=0:00:00  User=0.00 Sys=0.00 Mem=0.012 GB

Preprocessing stage finished successfully.
Preprocessing stage Time=0:00:01  User=0.00 Sys=0.01 Mem=0.012 GB

+------------------------------------------------------------------------+
|                             Comparing Stage                            |
+------------------------------------------------------------------------+

+------------------------------------------------------------+
|                           Level 0                          |
+------------------------------------------------------------+


TOP Equivalence point: [fx4_sc, fx4_sc] Level = 0

    Flattening netlists ... 
        schematic total device and net count: 8 4 

        layout total device and net count: 8 4 

    Flattening Time=0:00:00  User=0.00 Sys=0.00 Mem=0.014 GB

    Merging and filtering devices ... 
        2 schematic composite parallel devices are created.
        2 layout composite parallel devices are created.
    Merging and filtering Time=0:00:00  User=0.00 Sys=0.00 Mem=0.014 GB

    Comparing circuit logic ... 
        Matching unique nets/devices ... 
        Matching 100% elements Time=0:00:00  User=0.00 Sys=0.00 Mem=0.014 GB

    Comparing device properties Time=0:00:00  User=0.00 Sys=0.00 Mem=0.014 GB

    Writing equiv netlists data...
    Writing Time=0:00:00  User=0.00 Sys=0.00 Mem=0.016 GB

    Writing cross-reference database ... 
    Writing Time=0:00:00  User=0.00 Sys=0.00 Mem=0.016 GB

Result: PASS [fx4_sc, fx4_sc]
    Summary file: run_details/compare/fx4_sc/sum.fx4_sc.fx4_sc

Elapsed Time=0:00:00  User=0.00 Sys=0.00 Mem=0.016 GB


--------------------------------------------------------------
+------------------------------------------------------------+
|                                                            |
|Level 0:                                                    |
|                                                            |
|    Passed equivalence point(s):                            |
|        fx4_sc == fx4_sc                                    |
|                                                            |
|    Level 0 Time=0:00:00  User=0.00 Sys=0.00 Mem=0.016 GB   |
|                                                            |
+------------------------------------------------------------+

Clean-up all unresolved suspended equivalence points.
Elapsed Time=0:00:00  User=0.00 Sys=0.00 Mem=0.012 GB
+------------------------------------------------------------------------+
|                           ICV_Compare Summary                          |
+------------------------------------------------------------------------+

    Categorized by pass or fail: 

        1 passed equivalence point(s): 
            fx4_sc == fx4_sc  (level 0)


0 blackbox cells checked:
    0 passed
    0 failed

1 equivalence points checked:
    1 passed
    0 failed
Final Comparison Result:PASS

LVS compare end time      : 2024-11-17 19:44:49
Total runtime for LVS compare Time=0:00:02  User=0.03 Sys=0.07 Mem=0.016 GB
