Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne08.ecn.purdue.edu, pid 5985
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/freqmine/ns_s_latop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec freqmine -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/freqmine --router_map_file configs/topologies/paper_solutions/ns_s_latop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_s_latop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_s_latop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5e70630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5e776a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5e7f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5e8a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5e926a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5e1b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5e246a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5e2d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5e376a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5e3f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5e496a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5e516a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5ddb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5de36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5ded6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5df56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5dff6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5e086a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5e106a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5d9a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5da26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5dac6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5db56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5dc06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5dc86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5dd16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5d5a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5d636a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5d6d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5d756a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5d7f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5d876a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5d916a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5d196a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5d226a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5d2b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5d356a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5d3e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5d476a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5d506a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5cd96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5ce36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5cec6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5cf56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5cfe6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5d076a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5d106a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5c996a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5ca26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5cab6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5cb46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5cbd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5cc76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5cd06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5c596a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5c626a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5c6b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5c746a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5c7d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5c856a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5c8f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5c976a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5c206a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8ea5c296a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5c34390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5c34dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5c3a860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5c452e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5c45d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5c4e7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5c57240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5c57c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5bdd710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5bea198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5beabe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5bf0668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5bfa0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5bfab38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5c005c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5c0c048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5c0ca90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5c16518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5c16f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5ba09e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5ba7470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5ba7eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5baf940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5bba3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5bbae10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5bc1898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5bcc320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5bccd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5bd27f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5b5e278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5b5ecc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5b66748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5b711d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5b71c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5b766a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5b81128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5b81b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5b8b5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5b94080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5b94ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5b1d550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5b1df98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5b28a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5b304a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5b30ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5b36978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5b41400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5b41e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5b488d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5b52358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5b52da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5adb828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5ae42b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5ae4cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5aea780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5af8208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5af8c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5aff6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea6bb7080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea6bb7b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5b0f5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5a99048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5a99a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8ea5aa2518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f8ea5aa2e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8ea5aa90b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8ea5aa92e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8ea5aa9518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8ea5aa9748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8ea5aa9978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8ea5aa9ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8ea5aa9dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8ea5ab6048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8ea5ab6278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8ea5ab64a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8ea5ab66d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8ea5ab6908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8ea5ab6b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8ea5ab6d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8ea5ab6f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f8ea5a68eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f8ea5a71518>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_s_latop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_s_latop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_s_latop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 37198828285500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 37245788736000 because a thread reached the max instruction count
