Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Oct  5 15:30:22 2025
| Host         : dhcp-172-31-232-100.mobile.uci.edu running 64-bit unknown
| Command      : report_control_sets -verbose -file myproject_control_sets_placed.rpt
| Design       : myproject
| Device       : xcku5p
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    39 |
|    Minimum number of control sets                        |    39 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    39 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              70 |           34 |
| Yes          | No                    | No                     |              63 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             303 |           53 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                                                                                                 Enable Signal                                                                                                 |                                                                                                  Set/Reset Signal                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk_IBUF_BUFG | CTRL_s_axi_U/int_gie                                                                                                                                                                                          | ap_rst_n_IBUF_inst/O                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  ap_clk_IBUF_BUFG | CTRL_s_axi_U/int_ap_start1                                                                                                                                                                                    | ap_rst_n_IBUF_inst/O                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  ap_clk_IBUF_BUFG | start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0_U/mOutPtr[1]_i_1__4_n_5                                                                                                               | ap_rst_n_IBUF_inst/O                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  ap_clk_IBUF_BUFG | start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi_U/mOutPtr[1]_i_1__2_n_5                                                                                                      | ap_rst_n_IBUF_inst/O                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  ap_clk_IBUF_BUFG | CTRL_s_axi_U/int_ier11_out                                                                                                                                                                                    | ap_rst_n_IBUF_inst/O                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  ap_clk_IBUF_BUFG | CTRL_s_axi_U/ar_hs                                                                                                                                                                                            |                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  ap_clk_IBUF_BUFG | dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0/ap_NS_fsm1                                                                                                                                   | dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0/ap_CS_fsm_state3                                                                                                                                  |                1 |              2 |         2.00 |
|  ap_clk_IBUF_BUFG | start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0_U/mOutPtr[1]_i_1__3_n_5                                                                                                       | ap_rst_n_IBUF_inst/O                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  ap_clk_IBUF_BUFG | start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0_U/mOutPtr[1]_i_1_n_5                                                                                                               | ap_rst_n_IBUF_inst/O                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  ap_clk_IBUF_BUFG | layer7_out_U/mOutPtr[1]_i_1__0_n_5                                                                                                                                                                            | ap_rst_n_IBUF_inst/O                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  ap_clk_IBUF_BUFG | conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/ap_NS_fsm12_out                                                                                                                        | conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745/flow_control_loop_pipe_sequential_init_U/dout_vld_reg_0[0] |                1 |              2 |         2.00 |
|  ap_clk_IBUF_BUFG | conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/sX_1[3]_i_2_n_5                                                                                                                        | conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/pX_1                                                                                                                                        |                1 |              2 |         2.00 |
|  ap_clk_IBUF_BUFG | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/E[0]                                                                                                                                    | ap_rst_n_IBUF_inst/O                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  ap_clk_IBUF_BUFG | conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745/flow_control_loop_pipe_sequential_init_U/E[0]         |                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  ap_clk_IBUF_BUFG | CTRL_s_axi_U/waddr                                                                                                                                                                                            |                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  ap_clk_IBUF_BUFG | CTRL_s_axi_U/ar_hs                                                                                                                                                                                            | CTRL_s_axi_U/rdata[9]_i_1_n_5                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  ap_clk_IBUF_BUFG | relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0/flow_control_loop_pipe_U/i_fu_100                                                                                                       |                                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  ap_clk_IBUF_BUFG | relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0/dout_vld_reg                                                                                                                            | ap_rst_n_IBUF_inst/O                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  ap_clk_IBUF_BUFG | relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0/flow_control_loop_pipe_U/E[0]                                                                                                           |                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ap_clk_IBUF_BUFG | conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/ap_NS_fsm1                                                                                                                             | conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/i_iw42_reg_712                                                                                                                              |                2 |              8 |         4.00 |
|  ap_clk_IBUF_BUFG | dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0/grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare_fu_59/dout_vld_reg                                                 | ap_rst_n_IBUF_inst/O                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  ap_clk_IBUF_BUFG | layer3_out_U/num_data_cnt[8]_i_1__0_n_5                                                                                                                                                                       | ap_rst_n_IBUF_inst/O                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  ap_clk_IBUF_BUFG | dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0/grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare_fu_59/flow_control_loop_pipe_sequential_init_U/i_in_fu_32          |                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ap_clk_IBUF_BUFG | relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0/dout_vld_reg                                                                                                                            | ap_rst_n_IBUF_inst/O                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  ap_clk_IBUF_BUFG | layer2_out_U/mOutPtr[8]_i_1_n_5                                                                                                                                                                               | ap_rst_n_IBUF_inst/O                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  ap_clk_IBUF_BUFG | layer5_out_U/mOutPtr[8]_i_1__2_n_5                                                                                                                                                                            | ap_rst_n_IBUF_inst/O                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  ap_clk_IBUF_BUFG | layer3_out_U/mOutPtr[8]_i_1__0_n_5                                                                                                                                                                            | ap_rst_n_IBUF_inst/O                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  ap_clk_IBUF_BUFG | layer4_out_U/mOutPtr[8]_i_1__1_n_5                                                                                                                                                                            | ap_rst_n_IBUF_inst/O                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  ap_clk_IBUF_BUFG | sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0/regslice_both_layer8_out_U/B_V_data_1_payload_A[9]_i_1_n_5                                                                                      |                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  ap_clk_IBUF_BUFG | conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745/flow_control_loop_pipe_sequential_init_U/dout_vld_reg |                                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  ap_clk_IBUF_BUFG | sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0/regslice_both_layer8_out_U/B_V_data_1_load_B                                                                                                    |                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  ap_clk_IBUF_BUFG | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/indvar_flatten_fu_520                                                                                                                   | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/ap_NS_fsm1                                                                                                                                   |                2 |             11 |         5.50 |
|  ap_clk_IBUF_BUFG |                                                                                                                                                                                                               |                                                                                                                                                                                                                    |               11 |             14 |         1.27 |
|  ap_clk_IBUF_BUFG | conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/pX_10                                                                                                                                  | conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/sX_1[31]_i_1_n_5                                                                                                                            |                4 |             30 |         7.50 |
|  ap_clk_IBUF_BUFG | conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/pX_10                                                                                                                                  | conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/pX_1                                                                                                                                        |                4 |             32 |         8.00 |
|  ap_clk_IBUF_BUFG | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX                                               | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sY                                                    |                4 |             32 |         8.00 |
|  ap_clk_IBUF_BUFG | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX                                               | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY                                                    |                4 |             32 |         8.00 |
|  ap_clk_IBUF_BUFG | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/ap_block_state1                                  | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX                                                    |                8 |             64 |         8.00 |
|  ap_clk_IBUF_BUFG |                                                                                                                                                                                                               | ap_rst_n_IBUF_inst/O                                                                                                                                                                                               |               34 |             70 |         2.06 |
+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


