{
  "module_name": "r300_reg.h",
  "hash_id": "d176a2aa6d3bcbbbb306e31290b5d89e08869007ed7e4a239dfad779b183edc5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/r300_reg.h",
  "human_readable_source": " \n#ifndef _R300_REG_H_\n#define _R300_REG_H_\n\n#define R300_SURF_TILE_MACRO (1<<16)\n#define R300_SURF_TILE_MICRO (2<<16)\n#define R300_SURF_TILE_BOTH (3<<16)\n\n\n#define R300_MC_INIT_MISC_LAT_TIMER\t0x180\n#\tdefine R300_MC_MISC__MC_CPR_INIT_LAT_SHIFT\t0\n#\tdefine R300_MC_MISC__MC_VF_INIT_LAT_SHIFT\t4\n#\tdefine R300_MC_MISC__MC_DISP0R_INIT_LAT_SHIFT\t8\n#\tdefine R300_MC_MISC__MC_DISP1R_INIT_LAT_SHIFT\t12\n#\tdefine R300_MC_MISC__MC_FIXED_INIT_LAT_SHIFT\t16\n#\tdefine R300_MC_MISC__MC_E2R_INIT_LAT_SHIFT\t20\n#\tdefine R300_MC_MISC__MC_SAME_PAGE_PRIO_SHIFT\t24\n#\tdefine R300_MC_MISC__MC_GLOBW_INIT_LAT_SHIFT\t28\n\n#define R300_MC_INIT_GFX_LAT_TIMER\t0x154\n#\tdefine R300_MC_MISC__MC_G3D0R_INIT_LAT_SHIFT\t0\n#\tdefine R300_MC_MISC__MC_G3D1R_INIT_LAT_SHIFT\t4\n#\tdefine R300_MC_MISC__MC_G3D2R_INIT_LAT_SHIFT\t8\n#\tdefine R300_MC_MISC__MC_G3D3R_INIT_LAT_SHIFT\t12\n#\tdefine R300_MC_MISC__MC_TX0R_INIT_LAT_SHIFT\t16\n#\tdefine R300_MC_MISC__MC_TX1R_INIT_LAT_SHIFT\t20\n#\tdefine R300_MC_MISC__MC_GLOBR_INIT_LAT_SHIFT\t24\n#\tdefine R300_MC_MISC__MC_GLOBW_FULL_LAT_SHIFT\t28\n\n \n\n#define R300_SE_VPORT_XSCALE                0x1D98\n#define R300_SE_VPORT_XOFFSET               0x1D9C\n#define R300_SE_VPORT_YSCALE                0x1DA0\n#define R300_SE_VPORT_YOFFSET               0x1DA4\n#define R300_SE_VPORT_ZSCALE                0x1DA8\n#define R300_SE_VPORT_ZOFFSET               0x1DAC\n\n\n \n#define R300_VAP_CNTL\t0x2080\n\n \n#define R300_VAP_VF_CNTL\t0x2084\n#\tdefine\tR300_VAP_VF_CNTL__PRIM_TYPE__SHIFT              0\n#\tdefine  R300_VAP_VF_CNTL__PRIM_NONE                     (0<<0)\n#\tdefine  R300_VAP_VF_CNTL__PRIM_POINTS                   (1<<0)\n#\tdefine  R300_VAP_VF_CNTL__PRIM_LINES                    (2<<0)\n#\tdefine  R300_VAP_VF_CNTL__PRIM_LINE_STRIP               (3<<0)\n#\tdefine  R300_VAP_VF_CNTL__PRIM_TRIANGLES                (4<<0)\n#\tdefine  R300_VAP_VF_CNTL__PRIM_TRIANGLE_FAN             (5<<0)\n#\tdefine  R300_VAP_VF_CNTL__PRIM_TRIANGLE_STRIP           (6<<0)\n#\tdefine  R300_VAP_VF_CNTL__PRIM_LINE_LOOP                (12<<0)\n#\tdefine  R300_VAP_VF_CNTL__PRIM_QUADS                    (13<<0)\n#\tdefine  R300_VAP_VF_CNTL__PRIM_QUAD_STRIP               (14<<0)\n#\tdefine  R300_VAP_VF_CNTL__PRIM_POLYGON                  (15<<0)\n\n#\tdefine\tR300_VAP_VF_CNTL__PRIM_WALK__SHIFT              4\n\t \n#\tdefine\tR300_VAP_VF_CNTL__PRIM_WALK_STATE_BASED         (0<<4)\n#\tdefine\tR300_VAP_VF_CNTL__PRIM_WALK_INDICES             (1<<4)\n#\tdefine\tR300_VAP_VF_CNTL__PRIM_WALK_VERTEX_LIST         (2<<4)\n#\tdefine\tR300_VAP_VF_CNTL__PRIM_WALK_VERTEX_EMBEDDED     (3<<4)\n\n\t \n#\tdefine\tR300_VAP_VF_CNTL__COLOR_ORDER__SHIFT            6\n#\tdefine\tR300_VAP_VF_CNTL__TCL_OUTPUT_CTL_ENA__SHIFT     9\n#\tdefine\tR300_VAP_VF_CNTL__PROG_STREAM_ENA__SHIFT        10\n\n\t \n#\tdefine\tR300_VAP_VF_CNTL__INDEX_SIZE_32bit              (1<<11)\n\t \n#\tdefine\tR300_VAP_VF_CNTL__NUM_VERTICES__SHIFT           16\n\n \n#define R300_VAP_OUTPUT_VTX_FMT_0           0x2090\n#       define R300_VAP_OUTPUT_VTX_FMT_0__POS_PRESENT     (1<<0)\n#       define R300_VAP_OUTPUT_VTX_FMT_0__COLOR_PRESENT   (1<<1)\n#       define R300_VAP_OUTPUT_VTX_FMT_0__COLOR_1_PRESENT (1<<2)   \n#       define R300_VAP_OUTPUT_VTX_FMT_0__COLOR_2_PRESENT (1<<3)   \n#       define R300_VAP_OUTPUT_VTX_FMT_0__COLOR_3_PRESENT (1<<4)   \n#       define R300_VAP_OUTPUT_VTX_FMT_0__PT_SIZE_PRESENT (1<<16)  \n\n#define R300_VAP_OUTPUT_VTX_FMT_1           0x2094\n\t \n#       define R300_VAP_OUTPUT_VTX_FMT_1__TEX_0_COMP_CNT_SHIFT 0\n#       define R300_VAP_OUTPUT_VTX_FMT_1__TEX_1_COMP_CNT_SHIFT 3\n#       define R300_VAP_OUTPUT_VTX_FMT_1__TEX_2_COMP_CNT_SHIFT 6\n#       define R300_VAP_OUTPUT_VTX_FMT_1__TEX_3_COMP_CNT_SHIFT 9\n#       define R300_VAP_OUTPUT_VTX_FMT_1__TEX_4_COMP_CNT_SHIFT 12\n#       define R300_VAP_OUTPUT_VTX_FMT_1__TEX_5_COMP_CNT_SHIFT 15\n#       define R300_VAP_OUTPUT_VTX_FMT_1__TEX_6_COMP_CNT_SHIFT 18\n#       define R300_VAP_OUTPUT_VTX_FMT_1__TEX_7_COMP_CNT_SHIFT 21\n \n\n#define R300_SE_VTE_CNTL                  0x20b0\n#\tdefine     R300_VPORT_X_SCALE_ENA                0x00000001\n#\tdefine     R300_VPORT_X_OFFSET_ENA               0x00000002\n#\tdefine     R300_VPORT_Y_SCALE_ENA                0x00000004\n#\tdefine     R300_VPORT_Y_OFFSET_ENA               0x00000008\n#\tdefine     R300_VPORT_Z_SCALE_ENA                0x00000010\n#\tdefine     R300_VPORT_Z_OFFSET_ENA               0x00000020\n#\tdefine     R300_VTX_XY_FMT                       0x00000100\n#\tdefine     R300_VTX_Z_FMT                        0x00000200\n#\tdefine     R300_VTX_W0_FMT                       0x00000400\n#\tdefine     R300_VTX_W0_NORMALIZE                 0x00000800\n#\tdefine     R300_VTX_ST_DENORMALIZED              0x00001000\n\n \n\n \n\n#define R300_VAP_CNTL_STATUS              0x2140\n#\tdefine R300_VC_NO_SWAP                  (0 << 0)\n#\tdefine R300_VC_16BIT_SWAP               (1 << 0)\n#\tdefine R300_VC_32BIT_SWAP               (2 << 0)\n#\tdefine R300_VAP_TCL_BYPASS\t\t(1 << 8)\n\n \n\n \n\n#define R300_VAP_INPUT_ROUTE_0_0            0x2150\n#       define R300_INPUT_ROUTE_COMPONENTS_1     (0 << 0)\n#       define R300_INPUT_ROUTE_COMPONENTS_2     (1 << 0)\n#       define R300_INPUT_ROUTE_COMPONENTS_3     (2 << 0)\n#       define R300_INPUT_ROUTE_COMPONENTS_4     (3 << 0)\n#       define R300_INPUT_ROUTE_COMPONENTS_RGBA  (4 << 0)  \n#       define R300_VAP_INPUT_ROUTE_IDX_SHIFT    8\n#       define R300_VAP_INPUT_ROUTE_IDX_MASK     (31 << 8)  \n#       define R300_VAP_INPUT_ROUTE_END          (1 << 13)\n#       define R300_INPUT_ROUTE_IMMEDIATE_MODE   (0 << 14)  \n#       define R300_INPUT_ROUTE_FLOAT            (1 << 14)  \n#       define R300_INPUT_ROUTE_UNSIGNED_BYTE    (2 << 14)  \n#       define R300_INPUT_ROUTE_FLOAT_COLOR      (3 << 14)  \n#define R300_VAP_INPUT_ROUTE_0_1            0x2154\n#define R300_VAP_INPUT_ROUTE_0_2            0x2158\n#define R300_VAP_INPUT_ROUTE_0_3            0x215C\n#define R300_VAP_INPUT_ROUTE_0_4            0x2160\n#define R300_VAP_INPUT_ROUTE_0_5            0x2164\n#define R300_VAP_INPUT_ROUTE_0_6            0x2168\n#define R300_VAP_INPUT_ROUTE_0_7            0x216C\n\n \n\n \n#define R300_VAP_INPUT_CNTL_0               0x2180\n#       define R300_INPUT_CNTL_0_COLOR           0x00000001\n#define R300_VAP_INPUT_CNTL_1               0x2184\n#       define R300_INPUT_CNTL_POS               0x00000001\n#       define R300_INPUT_CNTL_NORMAL            0x00000002\n#       define R300_INPUT_CNTL_COLOR             0x00000004\n#       define R300_INPUT_CNTL_TC0               0x00000400\n#       define R300_INPUT_CNTL_TC1               0x00000800\n#       define R300_INPUT_CNTL_TC2               0x00001000  \n#       define R300_INPUT_CNTL_TC3               0x00002000  \n#       define R300_INPUT_CNTL_TC4               0x00004000  \n#       define R300_INPUT_CNTL_TC5               0x00008000  \n#       define R300_INPUT_CNTL_TC6               0x00010000  \n#       define R300_INPUT_CNTL_TC7               0x00020000  \n\n \n\n \n#define R300_VAP_INPUT_ROUTE_1_0            0x21E0\n#       define R300_INPUT_ROUTE_SELECT_X    0\n#       define R300_INPUT_ROUTE_SELECT_Y    1\n#       define R300_INPUT_ROUTE_SELECT_Z    2\n#       define R300_INPUT_ROUTE_SELECT_W    3\n#       define R300_INPUT_ROUTE_SELECT_ZERO 4\n#       define R300_INPUT_ROUTE_SELECT_ONE  5\n#       define R300_INPUT_ROUTE_SELECT_MASK 7\n#       define R300_INPUT_ROUTE_X_SHIFT     0\n#       define R300_INPUT_ROUTE_Y_SHIFT     3\n#       define R300_INPUT_ROUTE_Z_SHIFT     6\n#       define R300_INPUT_ROUTE_W_SHIFT     9\n#       define R300_INPUT_ROUTE_ENABLE      (15 << 12)\n#define R300_VAP_INPUT_ROUTE_1_1            0x21E4\n#define R300_VAP_INPUT_ROUTE_1_2            0x21E8\n#define R300_VAP_INPUT_ROUTE_1_3            0x21EC\n#define R300_VAP_INPUT_ROUTE_1_4            0x21F0\n#define R300_VAP_INPUT_ROUTE_1_5            0x21F4\n#define R300_VAP_INPUT_ROUTE_1_6            0x21F8\n#define R300_VAP_INPUT_ROUTE_1_7            0x21FC\n\n \n\n \n\n \n\n \n#define R300_VAP_PVS_UPLOAD_ADDRESS         0x2200\n#       define R300_PVS_UPLOAD_PROGRAM           0x00000000\n#       define R300_PVS_UPLOAD_PARAMETERS        0x00000200\n#       define R300_PVS_UPLOAD_POINTSIZE         0x00000406\n\n \n\n#define R300_VAP_PVS_UPLOAD_DATA            0x2208\n\n \n\n \n\n \n#define R300_VAP_UNKNOWN_221C               0x221C\n#       define R300_221C_NORMAL                  0x00000000\n#       define R300_221C_CLEAR                   0x0001C000\n\n \n#define R300_VAP_CLIP_X_0                   0x2220\n#define R300_VAP_CLIP_X_1                   0x2224\n#define R300_VAP_CLIP_Y_0                   0x2228\n#define R300_VAP_CLIP_Y_1                   0x2230\n\n \n\n \n#define R300_VAP_PVS_STATE_FLUSH_REG        0x2284\n\n \n#define R300_VAP_UNKNOWN_2288               0x2288\n#       define R300_2288_R300                    0x00750000  \n#       define R300_2288_RV350                   0x0000FFFF  \n\n \n\n \n#define R300_VAP_PVS_CNTL_1                 0x22D0\n#       define R300_PVS_CNTL_1_PROGRAM_START_SHIFT   0\n#       define R300_PVS_CNTL_1_POS_END_SHIFT         10\n#       define R300_PVS_CNTL_1_PROGRAM_END_SHIFT     20\n \n#define R300_VAP_PVS_CNTL_2                 0x22D4\n#       define R300_PVS_CNTL_2_PARAM_OFFSET_SHIFT 0\n#       define R300_PVS_CNTL_2_PARAM_COUNT_SHIFT  16\n#define R300_VAP_PVS_CNTL_3\t           0x22D8\n#       define R300_PVS_CNTL_3_PROGRAM_UNKNOWN_SHIFT 10\n#       define R300_PVS_CNTL_3_PROGRAM_UNKNOWN2_SHIFT 0\n\n \n#define R300_VAP_VTX_COLOR_R                0x2464\n#define R300_VAP_VTX_COLOR_G                0x2468\n#define R300_VAP_VTX_COLOR_B                0x246C\n#define R300_VAP_VTX_POS_0_X_1              0x2490  \n#define R300_VAP_VTX_POS_0_Y_1              0x2494\n#define R300_VAP_VTX_COLOR_PKD              0x249C  \n#define R300_VAP_VTX_POS_0_X_2              0x24A0  \n#define R300_VAP_VTX_POS_0_Y_2              0x24A4\n#define R300_VAP_VTX_POS_0_Z_2              0x24A8\n \n#define R300_VAP_VTX_END_OF_PKT             0x24AC\n\n \n\n \n#define R300_GB_VAP_RASTER_VTX_FMT_0\t0x4000\n#\tdefine R300_GB_VAP_RASTER_VTX_FMT_0__POS_PRESENT\t(1<<0)\n#\tdefine R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_0_PRESENT\t(1<<1)\n#\tdefine R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_1_PRESENT\t(1<<2)\n#\tdefine R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_2_PRESENT\t(1<<3)\n#\tdefine R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_3_PRESENT\t(1<<4)\n#\tdefine R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_SPACE\t(0xf<<5)\n#\tdefine R300_GB_VAP_RASTER_VTX_FMT_0__PT_SIZE_PRESENT\t(0x1<<16)\n\n#define R300_GB_VAP_RASTER_VTX_FMT_1\t0x4004\n\t \n#\tdefine R300_GB_VAP_RASTER_VTX_FMT_1__TEX_0_COMP_CNT_SHIFT\t0\n#\tdefine R300_GB_VAP_RASTER_VTX_FMT_1__TEX_1_COMP_CNT_SHIFT\t3\n#\tdefine R300_GB_VAP_RASTER_VTX_FMT_1__TEX_2_COMP_CNT_SHIFT\t6\n#\tdefine R300_GB_VAP_RASTER_VTX_FMT_1__TEX_3_COMP_CNT_SHIFT\t9\n#\tdefine R300_GB_VAP_RASTER_VTX_FMT_1__TEX_4_COMP_CNT_SHIFT\t12\n#\tdefine R300_GB_VAP_RASTER_VTX_FMT_1__TEX_5_COMP_CNT_SHIFT\t15\n#\tdefine R300_GB_VAP_RASTER_VTX_FMT_1__TEX_6_COMP_CNT_SHIFT\t18\n#\tdefine R300_GB_VAP_RASTER_VTX_FMT_1__TEX_7_COMP_CNT_SHIFT\t21\n\n \n#define R300_GB_ENABLE\t0x4008\n#\tdefine R300_GB_POINT_STUFF_ENABLE\t(1<<0)\n#\tdefine R300_GB_LINE_STUFF_ENABLE\t(1<<1)\n#\tdefine R300_GB_TRIANGLE_STUFF_ENABLE\t(1<<2)\n#\tdefine R300_GB_STENCIL_AUTO_ENABLE\t(1<<4)\n#\tdefine R300_GB_UNK31\t\t\t(1<<31)\n\t \n#define R300_GB_TEX_REPLICATE\t0\n#define R300_GB_TEX_ST\t\t1\n#define R300_GB_TEX_STR\t\t2\n#\tdefine R300_GB_TEX0_SOURCE_SHIFT\t16\n#\tdefine R300_GB_TEX1_SOURCE_SHIFT\t18\n#\tdefine R300_GB_TEX2_SOURCE_SHIFT\t20\n#\tdefine R300_GB_TEX3_SOURCE_SHIFT\t22\n#\tdefine R300_GB_TEX4_SOURCE_SHIFT\t24\n#\tdefine R300_GB_TEX5_SOURCE_SHIFT\t26\n#\tdefine R300_GB_TEX6_SOURCE_SHIFT\t28\n#\tdefine R300_GB_TEX7_SOURCE_SHIFT\t30\n\n \n#define R300_GB_MSPOS0\t0x4010\n\t \n#\tdefine R300_GB_MSPOS0__MS_X0_SHIFT\t0\n#\tdefine R300_GB_MSPOS0__MS_Y0_SHIFT\t4\n#\tdefine R300_GB_MSPOS0__MS_X1_SHIFT\t8\n#\tdefine R300_GB_MSPOS0__MS_Y1_SHIFT\t12\n#\tdefine R300_GB_MSPOS0__MS_X2_SHIFT\t16\n#\tdefine R300_GB_MSPOS0__MS_Y2_SHIFT\t20\n#\tdefine R300_GB_MSPOS0__MSBD0_Y\t\t24\n#\tdefine R300_GB_MSPOS0__MSBD0_X\t\t28\n\n#define R300_GB_MSPOS1\t0x4014\n#\tdefine R300_GB_MSPOS1__MS_X3_SHIFT\t0\n#\tdefine R300_GB_MSPOS1__MS_Y3_SHIFT\t4\n#\tdefine R300_GB_MSPOS1__MS_X4_SHIFT\t8\n#\tdefine R300_GB_MSPOS1__MS_Y4_SHIFT\t12\n#\tdefine R300_GB_MSPOS1__MS_X5_SHIFT\t16\n#\tdefine R300_GB_MSPOS1__MS_Y5_SHIFT\t20\n#\tdefine R300_GB_MSPOS1__MSBD1\t\t24\n\n\n#define R300_GB_TILE_CONFIG\t0x4018\n#\tdefine R300_GB_TILE_ENABLE\t(1<<0)\n#\tdefine R300_GB_TILE_PIPE_COUNT_RV300\t0\n#\tdefine R300_GB_TILE_PIPE_COUNT_R300\t(3<<1)\n#\tdefine R300_GB_TILE_PIPE_COUNT_R420\t(7<<1)\n#\tdefine R300_GB_TILE_PIPE_COUNT_RV410\t(3<<1)\n#\tdefine R300_GB_TILE_SIZE_8\t\t0\n#\tdefine R300_GB_TILE_SIZE_16\t\t(1<<4)\n#\tdefine R300_GB_TILE_SIZE_32\t\t(2<<4)\n#\tdefine R300_GB_SUPER_SIZE_1\t\t(0<<6)\n#\tdefine R300_GB_SUPER_SIZE_2\t\t(1<<6)\n#\tdefine R300_GB_SUPER_SIZE_4\t\t(2<<6)\n#\tdefine R300_GB_SUPER_SIZE_8\t\t(3<<6)\n#\tdefine R300_GB_SUPER_SIZE_16\t\t(4<<6)\n#\tdefine R300_GB_SUPER_SIZE_32\t\t(5<<6)\n#\tdefine R300_GB_SUPER_SIZE_64\t\t(6<<6)\n#\tdefine R300_GB_SUPER_SIZE_128\t\t(7<<6)\n#\tdefine R300_GB_SUPER_X_SHIFT\t\t9\t \n#\tdefine R300_GB_SUPER_Y_SHIFT\t\t12\t \n#\tdefine R300_GB_SUPER_TILE_A\t\t0\n#\tdefine R300_GB_SUPER_TILE_B\t\t(1<<15)\n#\tdefine R300_GB_SUBPIXEL_1_12\t\t0\n#\tdefine R300_GB_SUBPIXEL_1_16\t\t(1<<16)\n\n#define R300_GB_FIFO_SIZE\t0x4024\n\t \n#define R300_GB_FIFO_SIZE_32\t0\n#define R300_GB_FIFO_SIZE_64\t1\n#define R300_GB_FIFO_SIZE_128\t2\n#define R300_GB_FIFO_SIZE_256\t3\n#\tdefine R300_SC_IFIFO_SIZE_SHIFT\t0\n#\tdefine R300_SC_TZFIFO_SIZE_SHIFT\t2\n#\tdefine R300_SC_BFIFO_SIZE_SHIFT\t4\n\n#\tdefine R300_US_OFIFO_SIZE_SHIFT\t12\n#\tdefine R300_US_WFIFO_SIZE_SHIFT\t14\n\t \n#\tdefine R300_RS_TFIFO_SIZE_SHIFT\t6\n#\tdefine R300_RS_CFIFO_SIZE_SHIFT\t8\n#\tdefine R300_US_RAM_SIZE_SHIFT\t\t10\n\t \n#\tdefine R300_RS_HIGHWATER_COL_SHIFT\t16\n#\tdefine R300_RS_HIGHWATER_TEX_SHIFT\t19\n#\tdefine R300_OFIFO_HIGHWATER_SHIFT\t22\t \n#\tdefine R300_CUBE_FIFO_HIGHWATER_COL_SHIFT\t24\n\n#define R300_GB_SELECT\t0x401C\n#\tdefine R300_GB_FOG_SELECT_C0A\t\t0\n#\tdefine R300_GB_FOG_SELECT_C1A\t\t1\n#\tdefine R300_GB_FOG_SELECT_C2A\t\t2\n#\tdefine R300_GB_FOG_SELECT_C3A\t\t3\n#\tdefine R300_GB_FOG_SELECT_1_1_W\t4\n#\tdefine R300_GB_FOG_SELECT_Z\t\t5\n#\tdefine R300_GB_DEPTH_SELECT_Z\t\t0\n#\tdefine R300_GB_DEPTH_SELECT_1_1_W\t(1<<3)\n#\tdefine R300_GB_W_SELECT_1_W\t\t0\n#\tdefine R300_GB_W_SELECT_1\t\t(1<<4)\n\n#define R300_GB_AA_CONFIG\t\t0x4020\n#\tdefine R300_AA_DISABLE\t\t\t0x00\n#\tdefine R300_AA_ENABLE\t\t\t0x01\n#\tdefine R300_AA_SUBSAMPLES_2\t\t0\n#\tdefine R300_AA_SUBSAMPLES_3\t\t(1<<1)\n#\tdefine R300_AA_SUBSAMPLES_4\t\t(2<<1)\n#\tdefine R300_AA_SUBSAMPLES_6\t\t(3<<1)\n\n \n\n \n#define R300_TX_INVALTAGS                   0x4100\n#define R300_TX_FLUSH                       0x0\n\n \n#define R300_TX_ENABLE                      0x4104\n#       define R300_TX_ENABLE_0                  (1 << 0)\n#       define R300_TX_ENABLE_1                  (1 << 1)\n#       define R300_TX_ENABLE_2                  (1 << 2)\n#       define R300_TX_ENABLE_3                  (1 << 3)\n#       define R300_TX_ENABLE_4                  (1 << 4)\n#       define R300_TX_ENABLE_5                  (1 << 5)\n#       define R300_TX_ENABLE_6                  (1 << 6)\n#       define R300_TX_ENABLE_7                  (1 << 7)\n#       define R300_TX_ENABLE_8                  (1 << 8)\n#       define R300_TX_ENABLE_9                  (1 << 9)\n#       define R300_TX_ENABLE_10                 (1 << 10)\n#       define R300_TX_ENABLE_11                 (1 << 11)\n#       define R300_TX_ENABLE_12                 (1 << 12)\n#       define R300_TX_ENABLE_13                 (1 << 13)\n#       define R300_TX_ENABLE_14                 (1 << 14)\n#       define R300_TX_ENABLE_15                 (1 << 15)\n\n \n#define R300_RE_POINTSIZE                   0x421C\n#       define R300_POINTSIZE_Y_SHIFT            0\n#       define R300_POINTSIZE_Y_MASK             (0xFFFF << 0)  \n#       define R300_POINTSIZE_X_SHIFT            16\n#       define R300_POINTSIZE_X_MASK             (0xFFFF << 16)  \n#       define R300_POINTSIZE_MAX             (R300_POINTSIZE_Y_MASK / 6)\n\n \n#define R300_RE_LINE_CNT                      0x4234\n#       define R300_LINESIZE_SHIFT            0\n#       define R300_LINESIZE_MASK             (0xFFFF << 0)  \n#       define R300_LINESIZE_MAX             (R300_LINESIZE_MASK / 6)\n#       define R300_LINE_CNT_HO               (1 << 16)\n#       define R300_LINE_CNT_VE               (1 << 17)\n\n \n#define R300_RE_UNK4238                       0x4238\n\n \n#define R300_RE_SHADE                         0x4274\n\n#define R300_RE_SHADE_MODEL                   0x4278\n#\tdefine R300_RE_SHADE_MODEL_SMOOTH     0x3aaaa\n#\tdefine R300_RE_SHADE_MODEL_FLAT       0x39595\n\n \n#define R300_RE_POLYGON_MODE                  0x4288\n#\tdefine R300_PM_ENABLED                (1 << 0)\n#\tdefine R300_PM_FRONT_POINT            (0 << 0)\n#\tdefine R300_PM_BACK_POINT             (0 << 0)\n#\tdefine R300_PM_FRONT_LINE             (1 << 4)\n#\tdefine R300_PM_FRONT_FILL             (1 << 5)\n#\tdefine R300_PM_BACK_LINE              (1 << 7)\n#\tdefine R300_PM_BACK_FILL              (1 << 8)\n\n \n#define R300_RE_FOG_SCALE                     0x4294\n#define R300_RE_FOG_START                     0x4298\n\n \n#define R300_RE_ZBIAS_CNTL                    0x42A0  \n#define R300_RE_ZBIAS_T_FACTOR                0x42A4\n#define R300_RE_ZBIAS_T_CONSTANT              0x42A8\n#define R300_RE_ZBIAS_W_FACTOR                0x42AC\n#define R300_RE_ZBIAS_W_CONSTANT              0x42B0\n\n \n#define R300_RE_OCCLUSION_CNTL\t\t    0x42B4\n#\tdefine R300_OCCLUSION_ON\t\t(1<<1)\n\n#define R300_RE_CULL_CNTL                   0x42B8\n#       define R300_CULL_FRONT                   (1 << 0)\n#       define R300_CULL_BACK                    (1 << 1)\n#       define R300_FRONT_FACE_CCW               (0 << 2)\n#       define R300_FRONT_FACE_CW                (1 << 2)\n\n\n \n\n \n#define R300_RS_CNTL_0                      0x4300\n#       define R300_RS_CNTL_TC_CNT_SHIFT         2\n#       define R300_RS_CNTL_TC_CNT_MASK          (7 << 2)\n\t \n#\tdefine R300_RS_CNTL_CI_CNT_SHIFT         7\n#       define R300_RS_CNTL_0_UNKNOWN_18         (1 << 18)\n\t \n#define R300_RS_CNTL_1                      0x4304\n\n \n\n \n#define R300_RS_INTERP_0                    0x4310\n#define R300_RS_INTERP_1                    0x4314\n#       define R300_RS_INTERP_1_UNKNOWN          0x40\n#define R300_RS_INTERP_2                    0x4318\n#       define R300_RS_INTERP_2_UNKNOWN          0x80\n#define R300_RS_INTERP_3                    0x431C\n#       define R300_RS_INTERP_3_UNKNOWN          0xC0\n#define R300_RS_INTERP_4                    0x4320\n#define R300_RS_INTERP_5                    0x4324\n#define R300_RS_INTERP_6                    0x4328\n#define R300_RS_INTERP_7                    0x432C\n#       define R300_RS_INTERP_SRC_SHIFT          2\n#       define R300_RS_INTERP_SRC_MASK           (7 << 2)\n#       define R300_RS_INTERP_USED               0x00D10000\n\n \n#define R300_RS_ROUTE_0                     0x4330\n#define R300_RS_ROUTE_1                     0x4334\n#define R300_RS_ROUTE_2                     0x4338\n#define R300_RS_ROUTE_3                     0x433C  \n#define R300_RS_ROUTE_4                     0x4340  \n#define R300_RS_ROUTE_5                     0x4344  \n#define R300_RS_ROUTE_6                     0x4348  \n#define R300_RS_ROUTE_7                     0x434C  \n#       define R300_RS_ROUTE_SOURCE_INTERP_0     0\n#       define R300_RS_ROUTE_SOURCE_INTERP_1     1\n#       define R300_RS_ROUTE_SOURCE_INTERP_2     2\n#       define R300_RS_ROUTE_SOURCE_INTERP_3     3\n#       define R300_RS_ROUTE_SOURCE_INTERP_4     4\n#       define R300_RS_ROUTE_SOURCE_INTERP_5     5  \n#       define R300_RS_ROUTE_SOURCE_INTERP_6     6  \n#       define R300_RS_ROUTE_SOURCE_INTERP_7     7  \n#       define R300_RS_ROUTE_ENABLE              (1 << 3)  \n#       define R300_RS_ROUTE_DEST_SHIFT          6\n#       define R300_RS_ROUTE_DEST_MASK           (31 << 6)  \n\n \n#       define R300_RS_ROUTE_0_COLOR             (1 << 14)\n#       define R300_RS_ROUTE_0_COLOR_DEST_SHIFT  17\n#       define R300_RS_ROUTE_0_COLOR_DEST_MASK   (31 << 17)  \n \n#\t\tdefine R300_RS_ROUTE_1_COLOR1            (1 << 14)\n#\t\tdefine R300_RS_ROUTE_1_COLOR1_DEST_SHIFT 17\n#\t\tdefine R300_RS_ROUTE_1_COLOR1_DEST_MASK  (31 << 17)\n#\t\tdefine R300_RS_ROUTE_1_UNKNOWN11         (1 << 11)\n \n\n \n#define R300_SC_HYPERZ                   0x43a4\n#\tdefine R300_SC_HYPERZ_DISABLE     (0 << 0)\n#\tdefine R300_SC_HYPERZ_ENABLE      (1 << 0)\n#\tdefine R300_SC_HYPERZ_MIN         (0 << 1)\n#\tdefine R300_SC_HYPERZ_MAX         (1 << 1)\n#\tdefine R300_SC_HYPERZ_ADJ_256     (0 << 2)\n#\tdefine R300_SC_HYPERZ_ADJ_128     (1 << 2)\n#\tdefine R300_SC_HYPERZ_ADJ_64      (2 << 2)\n#\tdefine R300_SC_HYPERZ_ADJ_32      (3 << 2)\n#\tdefine R300_SC_HYPERZ_ADJ_16      (4 << 2)\n#\tdefine R300_SC_HYPERZ_ADJ_8       (5 << 2)\n#\tdefine R300_SC_HYPERZ_ADJ_4       (6 << 2)\n#\tdefine R300_SC_HYPERZ_ADJ_2       (7 << 2)\n#\tdefine R300_SC_HYPERZ_HZ_Z0MIN_NO (0 << 5)\n#\tdefine R300_SC_HYPERZ_HZ_Z0MIN    (1 << 5)\n#\tdefine R300_SC_HYPERZ_HZ_Z0MAX_NO (0 << 6)\n#\tdefine R300_SC_HYPERZ_HZ_Z0MAX    (1 << 6)\n\n#define R300_SC_EDGERULE                 0x43a8\n\n \n\n \n#define R300_RE_CLIPRECT_TL_0               0x43B0\n#define R300_RE_CLIPRECT_BR_0               0x43B4\n#define R300_RE_CLIPRECT_TL_1               0x43B8\n#define R300_RE_CLIPRECT_BR_1               0x43BC\n#define R300_RE_CLIPRECT_TL_2               0x43C0\n#define R300_RE_CLIPRECT_BR_2               0x43C4\n#define R300_RE_CLIPRECT_TL_3               0x43C8\n#define R300_RE_CLIPRECT_BR_3               0x43CC\n#       define R300_CLIPRECT_OFFSET              1440\n#       define R300_CLIPRECT_MASK                0x1FFF\n#       define R300_CLIPRECT_X_SHIFT             0\n#       define R300_CLIPRECT_X_MASK              (0x1FFF << 0)\n#       define R300_CLIPRECT_Y_SHIFT             13\n#       define R300_CLIPRECT_Y_MASK              (0x1FFF << 13)\n#define R300_RE_CLIPRECT_CNTL               0x43D0\n#       define R300_CLIP_OUT                     (1 << 0)\n#       define R300_CLIP_0                       (1 << 1)\n#       define R300_CLIP_1                       (1 << 2)\n#       define R300_CLIP_10                      (1 << 3)\n#       define R300_CLIP_2                       (1 << 4)\n#       define R300_CLIP_20                      (1 << 5)\n#       define R300_CLIP_21                      (1 << 6)\n#       define R300_CLIP_210                     (1 << 7)\n#       define R300_CLIP_3                       (1 << 8)\n#       define R300_CLIP_30                      (1 << 9)\n#       define R300_CLIP_31                      (1 << 10)\n#       define R300_CLIP_310                     (1 << 11)\n#       define R300_CLIP_32                      (1 << 12)\n#       define R300_CLIP_320                     (1 << 13)\n#       define R300_CLIP_321                     (1 << 14)\n#       define R300_CLIP_3210                    (1 << 15)\n\n \n\n#define R300_RE_SCISSORS_TL                 0x43E0\n#define R300_RE_SCISSORS_BR                 0x43E4\n#       define R300_SCISSORS_OFFSET              1440\n#       define R300_SCISSORS_X_SHIFT             0\n#       define R300_SCISSORS_X_MASK              (0x1FFF << 0)\n#       define R300_SCISSORS_Y_SHIFT             13\n#       define R300_SCISSORS_Y_MASK              (0x1FFF << 13)\n \n\n \n\n \n#define R300_TX_FILTER_0                    0x4400\n#       define R300_TX_REPEAT                    0\n#       define R300_TX_MIRRORED                  1\n#       define R300_TX_CLAMP                     4\n#       define R300_TX_CLAMP_TO_EDGE             2\n#       define R300_TX_CLAMP_TO_BORDER           6\n#       define R300_TX_WRAP_S_SHIFT              0\n#       define R300_TX_WRAP_S_MASK               (7 << 0)\n#       define R300_TX_WRAP_T_SHIFT              3\n#       define R300_TX_WRAP_T_MASK               (7 << 3)\n#       define R300_TX_WRAP_Q_SHIFT              6\n#       define R300_TX_WRAP_Q_MASK               (7 << 6)\n#       define R300_TX_MAG_FILTER_NEAREST        (1 << 9)\n#       define R300_TX_MAG_FILTER_LINEAR         (2 << 9)\n#       define R300_TX_MAG_FILTER_MASK           (3 << 9)\n#       define R300_TX_MIN_FILTER_NEAREST        (1 << 11)\n#       define R300_TX_MIN_FILTER_LINEAR         (2 << 11)\n#\tdefine R300_TX_MIN_FILTER_NEAREST_MIP_NEAREST       (5  <<  11)\n#\tdefine R300_TX_MIN_FILTER_NEAREST_MIP_LINEAR        (9  <<  11)\n#\tdefine R300_TX_MIN_FILTER_LINEAR_MIP_NEAREST        (6  <<  11)\n#\tdefine R300_TX_MIN_FILTER_LINEAR_MIP_LINEAR         (10 <<  11)\n\n \n#\tdefine R300_TX_MIN_FILTER_ANISO_NEAREST             (0 << 13)\n#\tdefine R300_TX_MIN_FILTER_ANISO_LINEAR              (0 << 13)\n#\tdefine R300_TX_MIN_FILTER_ANISO_NEAREST_MIP_NEAREST (1 << 13)\n#\tdefine R300_TX_MIN_FILTER_ANISO_NEAREST_MIP_LINEAR  (2 << 13)\n#       define R300_TX_MIN_FILTER_MASK   ( (15 << 11) | (3 << 13) )\n#\tdefine R300_TX_MAX_ANISO_1_TO_1  (0 << 21)\n#\tdefine R300_TX_MAX_ANISO_2_TO_1  (2 << 21)\n#\tdefine R300_TX_MAX_ANISO_4_TO_1  (4 << 21)\n#\tdefine R300_TX_MAX_ANISO_8_TO_1  (6 << 21)\n#\tdefine R300_TX_MAX_ANISO_16_TO_1 (8 << 21)\n#\tdefine R300_TX_MAX_ANISO_MASK    (14 << 21)\n\n#define R300_TX_FILTER1_0                      0x4440\n#\tdefine R300_CHROMA_KEY_MODE_DISABLE    0\n#\tdefine R300_CHROMA_KEY_FORCE\t       1\n#\tdefine R300_CHROMA_KEY_BLEND           2\n#\tdefine R300_MC_ROUND_NORMAL            (0<<2)\n#\tdefine R300_MC_ROUND_MPEG4             (1<<2)\n#\tdefine R300_LOD_BIAS_MASK\t    0x1fff\n#\tdefine R300_EDGE_ANISO_EDGE_DIAG       (0<<13)\n#\tdefine R300_EDGE_ANISO_EDGE_ONLY       (1<<13)\n#\tdefine R300_MC_COORD_TRUNCATE_DISABLE  (0<<14)\n#\tdefine R300_MC_COORD_TRUNCATE_MPEG     (1<<14)\n#\tdefine R300_TX_TRI_PERF_0_8            (0<<15)\n#\tdefine R300_TX_TRI_PERF_1_8            (1<<15)\n#\tdefine R300_TX_TRI_PERF_1_4            (2<<15)\n#\tdefine R300_TX_TRI_PERF_3_8            (3<<15)\n#\tdefine R300_ANISO_THRESHOLD_MASK       (7<<17)\n\n#define R300_TX_SIZE_0                      0x4480\n#       define R300_TX_WIDTHMASK_SHIFT           0\n#       define R300_TX_WIDTHMASK_MASK            (2047 << 0)\n#       define R300_TX_HEIGHTMASK_SHIFT          11\n#       define R300_TX_HEIGHTMASK_MASK           (2047 << 11)\n#       define R300_TX_UNK23                     (1 << 23)\n#       define R300_TX_MAX_MIP_LEVEL_SHIFT       26\n#       define R300_TX_MAX_MIP_LEVEL_MASK        (0xf << 26)\n#       define R300_TX_SIZE_PROJECTED            (1<<30)\n#       define R300_TX_SIZE_TXPITCH_EN           (1<<31)\n#define R300_TX_FORMAT_0                    0x44C0\n\t \n\t \n#\tdefine R300_TX_FORMAT_X8\t\t    0x0\n#\tdefine R300_TX_FORMAT_X16\t\t    0x1\n#\tdefine R300_TX_FORMAT_Y4X4\t\t    0x2\n#\tdefine R300_TX_FORMAT_Y8X8\t\t    0x3\n#\tdefine R300_TX_FORMAT_Y16X16\t\t    0x4\n#\tdefine R300_TX_FORMAT_Z3Y3X2\t\t    0x5\n#\tdefine R300_TX_FORMAT_Z5Y6X5\t\t    0x6\n#\tdefine R300_TX_FORMAT_Z6Y5X5\t\t    0x7\n#\tdefine R300_TX_FORMAT_Z11Y11X10\t\t    0x8\n#\tdefine R300_TX_FORMAT_Z10Y11X11\t\t    0x9\n#\tdefine R300_TX_FORMAT_W4Z4Y4X4\t\t    0xA\n#\tdefine R300_TX_FORMAT_W1Z5Y5X5\t\t    0xB\n#\tdefine R300_TX_FORMAT_W8Z8Y8X8\t\t    0xC\n#\tdefine R300_TX_FORMAT_W2Z10Y10X10\t    0xD\n#\tdefine R300_TX_FORMAT_W16Z16Y16X16\t    0xE\n#\tdefine R300_TX_FORMAT_DXT1\t\t    0xF\n#\tdefine R300_TX_FORMAT_DXT3\t\t    0x10\n#\tdefine R300_TX_FORMAT_DXT5\t\t    0x11\n#\tdefine R300_TX_FORMAT_D3DMFT_CxV8U8\t    0x12      \n#\tdefine R300_TX_FORMAT_A8R8G8B8\t\t    0x13      \n#\tdefine R300_TX_FORMAT_B8G8_B8G8\t\t    0x14      \n#\tdefine R300_TX_FORMAT_G8R8_G8B8\t\t    0x15      \n\t \n#\tdefine R300_TX_FORMAT_UNK25\t\t   (1 << 25)  \n#\tdefine R300_TX_FORMAT_CUBIC_MAP\t\t   (1 << 26)\n\n\t \n\t \n\t \n#\tdefine R300_TX_FORMAT_FL_I16\t\t    0x18\n#\tdefine R300_TX_FORMAT_FL_I16A16\t\t    0x19\n#\tdefine R300_TX_FORMAT_FL_R16G16B16A16\t    0x1A\n#\tdefine R300_TX_FORMAT_FL_I32\t\t    0x1B\n#\tdefine R300_TX_FORMAT_FL_I32A32\t\t    0x1C\n#\tdefine R300_TX_FORMAT_FL_R32G32B32A32\t    0x1D\n#\tdefine R300_TX_FORMAT_ATI2N\t\t    0x1F\n\t \n\t \n#\tdefine R300_TX_FORMAT_ALPHA_1CH\t\t    0x000\n#\tdefine R300_TX_FORMAT_ALPHA_2CH\t\t    0x200\n#\tdefine R300_TX_FORMAT_ALPHA_4CH\t\t    0x600\n#\tdefine R300_TX_FORMAT_ALPHA_NONE\t    0xA00\n\t \n\t \n#\tdefine R300_TX_FORMAT_X\t\t0\n#\tdefine R300_TX_FORMAT_Y\t\t1\n#\tdefine R300_TX_FORMAT_Z\t\t2\n#\tdefine R300_TX_FORMAT_W\t\t3\n#\tdefine R300_TX_FORMAT_ZERO\t4\n#\tdefine R300_TX_FORMAT_ONE\t5\n\t \n#\tdefine R300_TX_FORMAT_CUT_Z\t6\n\t \n#\tdefine R300_TX_FORMAT_CUT_W\t7\n\n#\tdefine R300_TX_FORMAT_B_SHIFT\t18\n#\tdefine R300_TX_FORMAT_G_SHIFT\t15\n#\tdefine R300_TX_FORMAT_R_SHIFT\t12\n#\tdefine R300_TX_FORMAT_A_SHIFT\t9\n\t \n#\tdefine R300_EASY_TX_FORMAT(B, G, R, A, FMT)\t(\t\t\\\n\t\t((R300_TX_FORMAT_##B)<<R300_TX_FORMAT_B_SHIFT)\t\t\\\n\t\t| ((R300_TX_FORMAT_##G)<<R300_TX_FORMAT_G_SHIFT)\t\\\n\t\t| ((R300_TX_FORMAT_##R)<<R300_TX_FORMAT_R_SHIFT)\t\\\n\t\t| ((R300_TX_FORMAT_##A)<<R300_TX_FORMAT_A_SHIFT)\t\\\n\t\t| (R300_TX_FORMAT_##FMT)\t\t\t\t\\\n\t\t)\n\t \n#\tdefine R300_TX_FORMAT_CONST_X\t\t(1<<5)\n#\tdefine R300_TX_FORMAT_CONST_Y\t\t(2<<5)\n#\tdefine R300_TX_FORMAT_CONST_Z\t\t(4<<5)\n#\tdefine R300_TX_FORMAT_CONST_W\t\t(8<<5)\n\n#\tdefine R300_TX_FORMAT_YUV_MODE\t\t0x00800000\n\n#define R300_TX_PITCH_0\t\t\t    0x4500  \n#define R300_TX_OFFSET_0                    0x4540\n\t \n#       define R300_TXO_ENDIAN_NO_SWAP           (0 << 0)\n#       define R300_TXO_ENDIAN_BYTE_SWAP         (1 << 0)\n#       define R300_TXO_ENDIAN_WORD_SWAP         (2 << 0)\n#       define R300_TXO_ENDIAN_HALFDW_SWAP       (3 << 0)\n#       define R300_TXO_MACRO_TILE               (1 << 2)\n#       define R300_TXO_MICRO_TILE               (1 << 3)\n#       define R300_TXO_MICRO_TILE_SQUARE        (2 << 3)\n#       define R300_TXO_OFFSET_MASK              0xffffffe0\n#       define R300_TXO_OFFSET_SHIFT             5\n\t \n\n \n#define R300_TX_CHROMA_KEY_0                      0x4580\n \n#define R300_TX_BORDER_COLOR_0              0x45C0\n\n \n\n \n\n \n#define R300_PFS_CNTL_0                     0x4600\n#       define R300_PFS_CNTL_LAST_NODES_SHIFT    0\n#       define R300_PFS_CNTL_LAST_NODES_MASK     (3 << 0)\n#       define R300_PFS_CNTL_FIRST_NODE_HAS_TEX  (1 << 3)\n#define R300_PFS_CNTL_1                     0x4604\n \n#define R300_PFS_CNTL_2                     0x4608\n#       define R300_PFS_CNTL_ALU_OFFSET_SHIFT    0\n#       define R300_PFS_CNTL_ALU_OFFSET_MASK     (63 << 0)\n#       define R300_PFS_CNTL_ALU_END_SHIFT       6\n#       define R300_PFS_CNTL_ALU_END_MASK        (63 << 6)\n#       define R300_PFS_CNTL_TEX_OFFSET_SHIFT    12\n#       define R300_PFS_CNTL_TEX_OFFSET_MASK     (31 << 12)  \n#       define R300_PFS_CNTL_TEX_END_SHIFT       18\n#       define R300_PFS_CNTL_TEX_END_MASK        (31 << 18)  \n\n \n\n \n#define R300_PFS_NODE_0                     0x4610\n#define R300_PFS_NODE_1                     0x4614\n#define R300_PFS_NODE_2                     0x4618\n#define R300_PFS_NODE_3                     0x461C\n#       define R300_PFS_NODE_ALU_OFFSET_SHIFT    0\n#       define R300_PFS_NODE_ALU_OFFSET_MASK     (63 << 0)\n#       define R300_PFS_NODE_ALU_END_SHIFT       6\n#       define R300_PFS_NODE_ALU_END_MASK        (63 << 6)\n#       define R300_PFS_NODE_TEX_OFFSET_SHIFT    12\n#       define R300_PFS_NODE_TEX_OFFSET_MASK     (31 << 12)\n#       define R300_PFS_NODE_TEX_END_SHIFT       17\n#       define R300_PFS_NODE_TEX_END_MASK        (31 << 17)\n#\t\tdefine R300_PFS_NODE_OUTPUT_COLOR        (1 << 22)\n#\t\tdefine R300_PFS_NODE_OUTPUT_DEPTH        (1 << 23)\n\n \n#define R300_PFS_TEXI_0                     0x4620\n#\tdefine R300_FPITX_SRC_SHIFT              0\n#\tdefine R300_FPITX_SRC_MASK               (31 << 0)\n\t \n#\tdefine R300_FPITX_SRC_CONST              (1 << 5)\n#\tdefine R300_FPITX_DST_SHIFT              6\n#\tdefine R300_FPITX_DST_MASK               (31 << 6)\n#\tdefine R300_FPITX_IMAGE_SHIFT            11\n\t \n#       define R300_FPITX_IMAGE_MASK             (15 << 11)\n \n#\tdefine R300_FPITX_OPCODE_SHIFT\t\t15\n#\t\tdefine R300_FPITX_OP_TEX\t1\n#\t\tdefine R300_FPITX_OP_KIL\t2\n#\t\tdefine R300_FPITX_OP_TXP\t3\n#\t\tdefine R300_FPITX_OP_TXB\t4\n#\tdefine R300_FPITX_OPCODE_MASK           (7 << 15)\n\n \n#define R300_PFS_INSTR1_0                   0x46C0\n#       define R300_FPI1_SRC0C_SHIFT             0\n#       define R300_FPI1_SRC0C_MASK              (31 << 0)\n#       define R300_FPI1_SRC0C_CONST             (1 << 5)\n#       define R300_FPI1_SRC1C_SHIFT             6\n#       define R300_FPI1_SRC1C_MASK              (31 << 6)\n#       define R300_FPI1_SRC1C_CONST             (1 << 11)\n#       define R300_FPI1_SRC2C_SHIFT             12\n#       define R300_FPI1_SRC2C_MASK              (31 << 12)\n#       define R300_FPI1_SRC2C_CONST             (1 << 17)\n#       define R300_FPI1_SRC_MASK                0x0003ffff\n#       define R300_FPI1_DSTC_SHIFT              18\n#       define R300_FPI1_DSTC_MASK               (31 << 18)\n#\t\tdefine R300_FPI1_DSTC_REG_MASK_SHIFT     23\n#       define R300_FPI1_DSTC_REG_X              (1 << 23)\n#       define R300_FPI1_DSTC_REG_Y              (1 << 24)\n#       define R300_FPI1_DSTC_REG_Z              (1 << 25)\n#\t\tdefine R300_FPI1_DSTC_OUTPUT_MASK_SHIFT  26\n#       define R300_FPI1_DSTC_OUTPUT_X           (1 << 26)\n#       define R300_FPI1_DSTC_OUTPUT_Y           (1 << 27)\n#       define R300_FPI1_DSTC_OUTPUT_Z           (1 << 28)\n\n#define R300_PFS_INSTR3_0                   0x47C0\n#       define R300_FPI3_SRC0A_SHIFT             0\n#       define R300_FPI3_SRC0A_MASK              (31 << 0)\n#       define R300_FPI3_SRC0A_CONST             (1 << 5)\n#       define R300_FPI3_SRC1A_SHIFT             6\n#       define R300_FPI3_SRC1A_MASK              (31 << 6)\n#       define R300_FPI3_SRC1A_CONST             (1 << 11)\n#       define R300_FPI3_SRC2A_SHIFT             12\n#       define R300_FPI3_SRC2A_MASK              (31 << 12)\n#       define R300_FPI3_SRC2A_CONST             (1 << 17)\n#       define R300_FPI3_SRC_MASK                0x0003ffff\n#       define R300_FPI3_DSTA_SHIFT              18\n#       define R300_FPI3_DSTA_MASK               (31 << 18)\n#       define R300_FPI3_DSTA_REG                (1 << 23)\n#       define R300_FPI3_DSTA_OUTPUT             (1 << 24)\n#\t\tdefine R300_FPI3_DSTA_DEPTH              (1 << 27)\n\n#define R300_PFS_INSTR0_0                   0x48C0\n#       define R300_FPI0_ARGC_SRC0C_XYZ          0\n#       define R300_FPI0_ARGC_SRC0C_XXX          1\n#       define R300_FPI0_ARGC_SRC0C_YYY          2\n#       define R300_FPI0_ARGC_SRC0C_ZZZ          3\n#       define R300_FPI0_ARGC_SRC1C_XYZ          4\n#       define R300_FPI0_ARGC_SRC1C_XXX          5\n#       define R300_FPI0_ARGC_SRC1C_YYY          6\n#       define R300_FPI0_ARGC_SRC1C_ZZZ          7\n#       define R300_FPI0_ARGC_SRC2C_XYZ          8\n#       define R300_FPI0_ARGC_SRC2C_XXX          9\n#       define R300_FPI0_ARGC_SRC2C_YYY          10\n#       define R300_FPI0_ARGC_SRC2C_ZZZ          11\n#       define R300_FPI0_ARGC_SRC0A              12\n#       define R300_FPI0_ARGC_SRC1A              13\n#       define R300_FPI0_ARGC_SRC2A              14\n#       define R300_FPI0_ARGC_SRC1C_LRP          15\n#       define R300_FPI0_ARGC_ZERO               20\n#       define R300_FPI0_ARGC_ONE                21\n\t \n#       define R300_FPI0_ARGC_HALF               22\n#       define R300_FPI0_ARGC_SRC0C_YZX          23\n#       define R300_FPI0_ARGC_SRC1C_YZX          24\n#       define R300_FPI0_ARGC_SRC2C_YZX          25\n#       define R300_FPI0_ARGC_SRC0C_ZXY          26\n#       define R300_FPI0_ARGC_SRC1C_ZXY          27\n#       define R300_FPI0_ARGC_SRC2C_ZXY          28\n#       define R300_FPI0_ARGC_SRC0CA_WZY         29\n#       define R300_FPI0_ARGC_SRC1CA_WZY         30\n#       define R300_FPI0_ARGC_SRC2CA_WZY         31\n\n#       define R300_FPI0_ARG0C_SHIFT             0\n#       define R300_FPI0_ARG0C_MASK              (31 << 0)\n#       define R300_FPI0_ARG0C_NEG               (1 << 5)\n#       define R300_FPI0_ARG0C_ABS               (1 << 6)\n#       define R300_FPI0_ARG1C_SHIFT             7\n#       define R300_FPI0_ARG1C_MASK              (31 << 7)\n#       define R300_FPI0_ARG1C_NEG               (1 << 12)\n#       define R300_FPI0_ARG1C_ABS               (1 << 13)\n#       define R300_FPI0_ARG2C_SHIFT             14\n#       define R300_FPI0_ARG2C_MASK              (31 << 14)\n#       define R300_FPI0_ARG2C_NEG               (1 << 19)\n#       define R300_FPI0_ARG2C_ABS               (1 << 20)\n#       define R300_FPI0_SPECIAL_LRP             (1 << 21)\n#       define R300_FPI0_OUTC_MAD                (0 << 23)\n#       define R300_FPI0_OUTC_DP3                (1 << 23)\n#       define R300_FPI0_OUTC_DP4                (2 << 23)\n#       define R300_FPI0_OUTC_MIN                (4 << 23)\n#       define R300_FPI0_OUTC_MAX                (5 << 23)\n#       define R300_FPI0_OUTC_CMPH               (7 << 23)\n#       define R300_FPI0_OUTC_CMP                (8 << 23)\n#       define R300_FPI0_OUTC_FRC                (9 << 23)\n#       define R300_FPI0_OUTC_REPL_ALPHA         (10 << 23)\n#       define R300_FPI0_OUTC_SAT                (1 << 30)\n#       define R300_FPI0_INSERT_NOP              (1 << 31)\n\n#define R300_PFS_INSTR2_0                   0x49C0\n#       define R300_FPI2_ARGA_SRC0C_X            0\n#       define R300_FPI2_ARGA_SRC0C_Y            1\n#       define R300_FPI2_ARGA_SRC0C_Z            2\n#       define R300_FPI2_ARGA_SRC1C_X            3\n#       define R300_FPI2_ARGA_SRC1C_Y            4\n#       define R300_FPI2_ARGA_SRC1C_Z            5\n#       define R300_FPI2_ARGA_SRC2C_X            6\n#       define R300_FPI2_ARGA_SRC2C_Y            7\n#       define R300_FPI2_ARGA_SRC2C_Z            8\n#       define R300_FPI2_ARGA_SRC0A              9\n#       define R300_FPI2_ARGA_SRC1A              10\n#       define R300_FPI2_ARGA_SRC2A              11\n#       define R300_FPI2_ARGA_SRC1A_LRP          15\n#       define R300_FPI2_ARGA_ZERO               16\n#       define R300_FPI2_ARGA_ONE                17\n\t \n#       define R300_FPI2_ARGA_HALF               18\n#       define R300_FPI2_ARG0A_SHIFT             0\n#       define R300_FPI2_ARG0A_MASK              (31 << 0)\n#       define R300_FPI2_ARG0A_NEG               (1 << 5)\n\t \n#\tdefine R300_FPI2_ARG0A_ABS\t\t (1 << 6)\n#       define R300_FPI2_ARG1A_SHIFT             7\n#       define R300_FPI2_ARG1A_MASK              (31 << 7)\n#       define R300_FPI2_ARG1A_NEG               (1 << 12)\n\t \n#\tdefine R300_FPI2_ARG1A_ABS\t\t (1 << 13)\n#       define R300_FPI2_ARG2A_SHIFT             14\n#       define R300_FPI2_ARG2A_MASK              (31 << 14)\n#       define R300_FPI2_ARG2A_NEG               (1 << 19)\n\t \n#\tdefine R300_FPI2_ARG2A_ABS\t\t (1 << 20)\n#       define R300_FPI2_SPECIAL_LRP             (1 << 21)\n#       define R300_FPI2_OUTA_MAD                (0 << 23)\n#       define R300_FPI2_OUTA_DP4                (1 << 23)\n#       define R300_FPI2_OUTA_MIN                (2 << 23)\n#       define R300_FPI2_OUTA_MAX                (3 << 23)\n#       define R300_FPI2_OUTA_CMP                (6 << 23)\n#       define R300_FPI2_OUTA_FRC                (7 << 23)\n#       define R300_FPI2_OUTA_EX2                (8 << 23)\n#       define R300_FPI2_OUTA_LG2                (9 << 23)\n#       define R300_FPI2_OUTA_RCP                (10 << 23)\n#       define R300_FPI2_OUTA_RSQ                (11 << 23)\n#       define R300_FPI2_OUTA_SAT                (1 << 30)\n#       define R300_FPI2_UNKNOWN_31              (1 << 31)\n \n\n \n#define R300_RE_FOG_STATE                   0x4BC0\n#       define R300_FOG_ENABLE                   (1 << 0)\n#\tdefine R300_FOG_MODE_LINEAR              (0 << 1)\n#\tdefine R300_FOG_MODE_EXP                 (1 << 1)\n#\tdefine R300_FOG_MODE_EXP2                (2 << 1)\n#\tdefine R300_FOG_MODE_MASK                (3 << 1)\n#define R300_FOG_COLOR_R                    0x4BC8\n#define R300_FOG_COLOR_G                    0x4BCC\n#define R300_FOG_COLOR_B                    0x4BD0\n\n#define R300_PP_ALPHA_TEST                  0x4BD4\n#       define R300_REF_ALPHA_MASK               0x000000ff\n#       define R300_ALPHA_TEST_FAIL              (0 << 8)\n#       define R300_ALPHA_TEST_LESS              (1 << 8)\n#       define R300_ALPHA_TEST_LEQUAL            (3 << 8)\n#       define R300_ALPHA_TEST_EQUAL             (2 << 8)\n#       define R300_ALPHA_TEST_GEQUAL            (6 << 8)\n#       define R300_ALPHA_TEST_GREATER           (4 << 8)\n#       define R300_ALPHA_TEST_NEQUAL            (5 << 8)\n#       define R300_ALPHA_TEST_PASS              (7 << 8)\n#       define R300_ALPHA_TEST_OP_MASK           (7 << 8)\n#       define R300_ALPHA_TEST_ENABLE            (1 << 11)\n\n \n\n \n#define R300_PFS_PARAM_0_X                  0x4C00\n#define R300_PFS_PARAM_0_Y                  0x4C04\n#define R300_PFS_PARAM_0_Z                  0x4C08\n#define R300_PFS_PARAM_0_W                  0x4C0C\n \n#define R300_PFS_PARAM_31_X                 0x4DF0\n#define R300_PFS_PARAM_31_Y                 0x4DF4\n#define R300_PFS_PARAM_31_Z                 0x4DF8\n#define R300_PFS_PARAM_31_W                 0x4DFC\n\n \n#define R300_RB3D_CBLEND                    0x4E04\n#define R300_RB3D_ABLEND                    0x4E08\n \n#       define R300_BLEND_ENABLE                     (1 << 0)\n#       define R300_BLEND_UNKNOWN                    (3 << 1)\n#       define R300_BLEND_NO_SEPARATE                (1 << 3)\n \n#       define R300_FCN_MASK                         (3  << 12)\n#       define R300_COMB_FCN_ADD_CLAMP               (0  << 12)\n#       define R300_COMB_FCN_ADD_NOCLAMP             (1  << 12)\n#       define R300_COMB_FCN_SUB_CLAMP               (2  << 12)\n#       define R300_COMB_FCN_SUB_NOCLAMP             (3  << 12)\n#       define R300_COMB_FCN_MIN                     (4  << 12)\n#       define R300_COMB_FCN_MAX                     (5  << 12)\n#       define R300_COMB_FCN_RSUB_CLAMP              (6  << 12)\n#       define R300_COMB_FCN_RSUB_NOCLAMP            (7  << 12)\n#       define R300_BLEND_GL_ZERO                    (32)\n#       define R300_BLEND_GL_ONE                     (33)\n#       define R300_BLEND_GL_SRC_COLOR               (34)\n#       define R300_BLEND_GL_ONE_MINUS_SRC_COLOR     (35)\n#       define R300_BLEND_GL_DST_COLOR               (36)\n#       define R300_BLEND_GL_ONE_MINUS_DST_COLOR     (37)\n#       define R300_BLEND_GL_SRC_ALPHA               (38)\n#       define R300_BLEND_GL_ONE_MINUS_SRC_ALPHA     (39)\n#       define R300_BLEND_GL_DST_ALPHA               (40)\n#       define R300_BLEND_GL_ONE_MINUS_DST_ALPHA     (41)\n#       define R300_BLEND_GL_SRC_ALPHA_SATURATE      (42)\n#       define R300_BLEND_GL_CONST_COLOR             (43)\n#       define R300_BLEND_GL_ONE_MINUS_CONST_COLOR   (44)\n#       define R300_BLEND_GL_CONST_ALPHA             (45)\n#       define R300_BLEND_GL_ONE_MINUS_CONST_ALPHA   (46)\n#       define R300_BLEND_MASK                       (63)\n#       define R300_SRC_BLEND_SHIFT                  (16)\n#       define R300_DST_BLEND_SHIFT                  (24)\n#define R300_RB3D_BLEND_COLOR               0x4E10\n#define R300_RB3D_COLORMASK                 0x4E0C\n#       define R300_COLORMASK0_B                 (1<<0)\n#       define R300_COLORMASK0_G                 (1<<1)\n#       define R300_COLORMASK0_R                 (1<<2)\n#       define R300_COLORMASK0_A                 (1<<3)\n\n \n\n#define R300_RB3D_COLOROFFSET0              0x4E28\n#       define R300_COLOROFFSET_MASK             0xFFFFFFF0  \n#define R300_RB3D_COLOROFFSET1              0x4E2C  \n#define R300_RB3D_COLOROFFSET2              0x4E30  \n#define R300_RB3D_COLOROFFSET3              0x4E34  \n\n \n\n \n#define R300_RB3D_COLORPITCH0               0x4E38\n#       define R300_COLORPITCH_MASK              0x00001FF8  \n#       define R300_COLOR_TILE_ENABLE            (1 << 16)  \n#       define R300_COLOR_MICROTILE_ENABLE       (1 << 17)  \n#       define R300_COLOR_MICROTILE_SQUARE_ENABLE (2 << 17)\n#       define R300_COLOR_ENDIAN_NO_SWAP         (0 << 18)  \n#       define R300_COLOR_ENDIAN_WORD_SWAP       (1 << 18)  \n#       define R300_COLOR_ENDIAN_DWORD_SWAP      (2 << 18)  \n#       define R300_COLOR_FORMAT_RGB565          (2 << 22)\n#       define R300_COLOR_FORMAT_ARGB8888        (3 << 22)\n#define R300_RB3D_COLORPITCH1               0x4E3C  \n#define R300_RB3D_COLORPITCH2               0x4E40  \n#define R300_RB3D_COLORPITCH3               0x4E44  \n\n#define R300_RB3D_AARESOLVE_OFFSET          0x4E80\n#define R300_RB3D_AARESOLVE_PITCH           0x4E84\n#define R300_RB3D_AARESOLVE_CTL             0x4E88\n \n\n \n \n#       define R300_RB3D_DSTCACHE_UNKNOWN_02             0x00000002\n#       define R300_RB3D_DSTCACHE_UNKNOWN_0A             0x0000000A\n\n \n \n#define R300_ZB_CNTL                             0x4F00\n#\tdefine R300_STENCIL_ENABLE\t\t (1 << 0)\n#\tdefine R300_Z_ENABLE\t\t         (1 << 1)\n#\tdefine R300_Z_WRITE_ENABLE\t\t (1 << 2)\n#\tdefine R300_Z_SIGNED_COMPARE\t\t (1 << 3)\n#\tdefine R300_STENCIL_FRONT_BACK\t\t (1 << 4)\n\n#define R300_ZB_ZSTENCILCNTL                   0x4f04\n\t \n#\tdefine R300_ZS_NEVER\t\t\t0\n#\tdefine R300_ZS_LESS\t\t\t1\n#\tdefine R300_ZS_LEQUAL\t\t\t2\n#\tdefine R300_ZS_EQUAL\t\t\t3\n#\tdefine R300_ZS_GEQUAL\t\t\t4\n#\tdefine R300_ZS_GREATER\t\t\t5\n#\tdefine R300_ZS_NOTEQUAL\t\t\t6\n#\tdefine R300_ZS_ALWAYS\t\t\t7\n#       define R300_ZS_MASK                     7\n\t \n#\tdefine R300_ZS_KEEP\t\t\t0\n#\tdefine R300_ZS_ZERO\t\t\t1\n#\tdefine R300_ZS_REPLACE\t\t\t2\n#\tdefine R300_ZS_INCR\t\t\t3\n#\tdefine R300_ZS_DECR\t\t\t4\n#\tdefine R300_ZS_INVERT\t\t\t5\n#\tdefine R300_ZS_INCR_WRAP\t\t6\n#\tdefine R300_ZS_DECR_WRAP\t\t7\n#\tdefine R300_Z_FUNC_SHIFT\t\t0\n\t \n#\tdefine R300_S_FRONT_FUNC_SHIFT\t        3\n#\tdefine R300_S_FRONT_SFAIL_OP_SHIFT\t6\n#\tdefine R300_S_FRONT_ZPASS_OP_SHIFT\t9\n#\tdefine R300_S_FRONT_ZFAIL_OP_SHIFT      12\n#\tdefine R300_S_BACK_FUNC_SHIFT           15\n#\tdefine R300_S_BACK_SFAIL_OP_SHIFT       18\n#\tdefine R300_S_BACK_ZPASS_OP_SHIFT       21\n#\tdefine R300_S_BACK_ZFAIL_OP_SHIFT       24\n\n#define R300_ZB_STENCILREFMASK                        0x4f08\n#\tdefine R300_STENCILREF_SHIFT       0\n#\tdefine R300_STENCILREF_MASK        0x000000ff\n#\tdefine R300_STENCILMASK_SHIFT      8\n#\tdefine R300_STENCILMASK_MASK       0x0000ff00\n#\tdefine R300_STENCILWRITEMASK_SHIFT 16\n#\tdefine R300_STENCILWRITEMASK_MASK  0x00ff0000\n\n \n\n#define R300_ZB_FORMAT                             0x4f10\n#\tdefine R300_DEPTHFORMAT_16BIT_INT_Z   (0 << 0)\n#\tdefine R300_DEPTHFORMAT_16BIT_13E3    (1 << 0)\n#\tdefine R300_DEPTHFORMAT_24BIT_INT_Z_8BIT_STENCIL   (2 << 0)\n \n#\tdefine R300_INVERT_13E3_LEADING_ONES  (0 << 4)\n#\tdefine R300_INVERT_13E3_LEADING_ZEROS (1 << 4)\n\n#define R300_ZB_ZTOP                             0x4F14\n#\tdefine R300_ZTOP_DISABLE                 (0 << 0)\n#\tdefine R300_ZTOP_ENABLE                  (1 << 0)\n\n \n\n#define R300_ZB_ZCACHE_CTLSTAT            0x4f18\n#       define R300_ZB_ZCACHE_CTLSTAT_ZC_FLUSH_NO_EFFECT      (0 << 0)\n#       define R300_ZB_ZCACHE_CTLSTAT_ZC_FLUSH_FLUSH_AND_FREE (1 << 0)\n#       define R300_ZB_ZCACHE_CTLSTAT_ZC_FREE_NO_EFFECT       (0 << 1)\n#       define R300_ZB_ZCACHE_CTLSTAT_ZC_FREE_FREE            (1 << 1)\n#       define R300_ZB_ZCACHE_CTLSTAT_ZC_BUSY_IDLE            (0 << 31)\n#       define R300_ZB_ZCACHE_CTLSTAT_ZC_BUSY_BUSY            (1 << 31)\n\n#define R300_ZB_BW_CNTL                     0x4f1c\n#\tdefine R300_HIZ_DISABLE                              (0 << 0)\n#\tdefine R300_HIZ_ENABLE                               (1 << 0)\n#\tdefine R300_HIZ_MIN                                  (0 << 1)\n#\tdefine R300_HIZ_MAX                                  (1 << 1)\n#\tdefine R300_FAST_FILL_DISABLE                        (0 << 2)\n#\tdefine R300_FAST_FILL_ENABLE                         (1 << 2)\n#\tdefine R300_RD_COMP_DISABLE                          (0 << 3)\n#\tdefine R300_RD_COMP_ENABLE                           (1 << 3)\n#\tdefine R300_WR_COMP_DISABLE                          (0 << 4)\n#\tdefine R300_WR_COMP_ENABLE                           (1 << 4)\n#\tdefine R300_ZB_CB_CLEAR_RMW                          (0 << 5)\n#\tdefine R300_ZB_CB_CLEAR_CACHE_LINEAR                 (1 << 5)\n#\tdefine R300_FORCE_COMPRESSED_STENCIL_VALUE_DISABLE   (0 << 6)\n#\tdefine R300_FORCE_COMPRESSED_STENCIL_VALUE_ENABLE    (1 << 6)\n\n#\tdefine R500_ZEQUAL_OPTIMIZE_ENABLE                   (0 << 7)\n#\tdefine R500_ZEQUAL_OPTIMIZE_DISABLE                  (1 << 7)\n#\tdefine R500_SEQUAL_OPTIMIZE_ENABLE                   (0 << 8)\n#\tdefine R500_SEQUAL_OPTIMIZE_DISABLE                  (1 << 8)\n\n#\tdefine R500_BMASK_ENABLE                             (0 << 10)\n#\tdefine R500_BMASK_DISABLE                            (1 << 10)\n#\tdefine R500_HIZ_EQUAL_REJECT_DISABLE                 (0 << 11)\n#\tdefine R500_HIZ_EQUAL_REJECT_ENABLE                  (1 << 11)\n#\tdefine R500_HIZ_FP_EXP_BITS_DISABLE                  (0 << 12)\n#\tdefine R500_HIZ_FP_EXP_BITS_1                        (1 << 12)\n#\tdefine R500_HIZ_FP_EXP_BITS_2                        (2 << 12)\n#\tdefine R500_HIZ_FP_EXP_BITS_3                        (3 << 12)\n#\tdefine R500_HIZ_FP_EXP_BITS_4                        (4 << 12)\n#\tdefine R500_HIZ_FP_EXP_BITS_5                        (5 << 12)\n#\tdefine R500_HIZ_FP_INVERT_LEADING_ONES               (0 << 15)\n#\tdefine R500_HIZ_FP_INVERT_LEADING_ZEROS              (1 << 15)\n#\tdefine R500_TILE_OVERWRITE_RECOMPRESSION_ENABLE      (0 << 16)\n#\tdefine R500_TILE_OVERWRITE_RECOMPRESSION_DISABLE     (1 << 16)\n#\tdefine R500_CONTIGUOUS_6XAA_SAMPLES_ENABLE           (0 << 17)\n#\tdefine R500_CONTIGUOUS_6XAA_SAMPLES_DISABLE          (1 << 17)\n#\tdefine R500_PEQ_PACKING_DISABLE                      (0 << 18)\n#\tdefine R500_PEQ_PACKING_ENABLE                       (1 << 18)\n#\tdefine R500_COVERED_PTR_MASKING_DISABLE              (0 << 18)\n#\tdefine R500_COVERED_PTR_MASKING_ENABLE               (1 << 18)\n\n\n \n\n \n#define R300_ZB_DEPTHOFFSET               0x4f20\n\n \n#define R300_ZB_DEPTHPITCH                0x4f24\n#       define R300_DEPTHPITCH_MASK              0x00003FFC\n#       define R300_DEPTHMACROTILE_DISABLE      (0 << 16)\n#       define R300_DEPTHMACROTILE_ENABLE       (1 << 16)\n#       define R300_DEPTHMICROTILE_LINEAR       (0 << 17)\n#       define R300_DEPTHMICROTILE_TILED        (1 << 17)\n#       define R300_DEPTHMICROTILE_TILED_SQUARE (2 << 17)\n#       define R300_DEPTHENDIAN_NO_SWAP         (0 << 18)\n#       define R300_DEPTHENDIAN_WORD_SWAP       (1 << 18)\n#       define R300_DEPTHENDIAN_DWORD_SWAP      (2 << 18)\n#       define R300_DEPTHENDIAN_HALF_DWORD_SWAP (3 << 18)\n\n \n#define R300_ZB_DEPTHCLEARVALUE                  0x4f28\n\n#define R300_ZB_ZMASK_OFFSET\t\t\t 0x4f30\n#define R300_ZB_ZMASK_PITCH\t\t\t 0x4f34\n#define R300_ZB_ZMASK_WRINDEX\t\t\t 0x4f38\n#define R300_ZB_ZMASK_DWORD\t\t\t 0x4f3c\n#define R300_ZB_ZMASK_RDINDEX\t\t\t 0x4f40\n\n \n#define R300_ZB_HIZ_OFFSET                       0x4f44\n\n \n#define R300_ZB_HIZ_WRINDEX                      0x4f48\n\n \n#define R300_ZB_HIZ_DWORD                        0x4f4c\n\n \n#define R300_ZB_HIZ_RDINDEX                      0x4f50\n\n \n#define R300_ZB_HIZ_PITCH                        0x4f54\n\n \n#define R300_ZB_ZPASS_DATA                       0x4f58\n\n \n#define R300_ZB_ZPASS_ADDR                       0x4f5c\n\n \n#define R300_ZB_DEPTHXY_OFFSET                   0x4f60\n#\tdefine R300_DEPTHX_OFFSET_SHIFT  1\n#\tdefine R300_DEPTHX_OFFSET_MASK   0x000007FE\n#\tdefine R300_DEPTHY_OFFSET_SHIFT  17\n#\tdefine R300_DEPTHY_OFFSET_MASK   0x07FE0000\n\n \n#define R500_ZB_FIFO_SIZE                        0x4fd0\n#\tdefine R500_OP_FIFO_SIZE_FULL   (0 << 0)\n#\tdefine R500_OP_FIFO_SIZE_HALF   (1 << 0)\n#\tdefine R500_OP_FIFO_SIZE_QUATER (2 << 0)\n#\tdefine R500_OP_FIFO_SIZE_EIGTHS (4 << 0)\n\n \n \n#define R500_ZB_STENCILREFMASK_BF                0x4fd4\n#\tdefine R500_STENCILREF_SHIFT       0\n#\tdefine R500_STENCILREF_MASK        0x000000ff\n#\tdefine R500_STENCILMASK_SHIFT      8\n#\tdefine R500_STENCILMASK_MASK       0x0000ff00\n#\tdefine R500_STENCILWRITEMASK_SHIFT 16\n#\tdefine R500_STENCILWRITEMASK_MASK  0x00ff0000\n\n \n\n \n#define R300_VPI_OUT_OP_DOT                     (1 << 0)\n#define R300_VPI_OUT_OP_MUL                     (2 << 0)\n#define R300_VPI_OUT_OP_ADD                     (3 << 0)\n#define R300_VPI_OUT_OP_MAD                     (4 << 0)\n#define R300_VPI_OUT_OP_DST                     (5 << 0)\n#define R300_VPI_OUT_OP_FRC                     (6 << 0)\n#define R300_VPI_OUT_OP_MAX                     (7 << 0)\n#define R300_VPI_OUT_OP_MIN                     (8 << 0)\n#define R300_VPI_OUT_OP_SGE                     (9 << 0)\n#define R300_VPI_OUT_OP_SLT                     (10 << 0)\n\t \n#define R300_VPI_OUT_OP_UNK12                   (12 << 0)\n#define R300_VPI_OUT_OP_ARL                     (13 << 0)\n#define R300_VPI_OUT_OP_EXP                     (65 << 0)\n#define R300_VPI_OUT_OP_LOG                     (66 << 0)\n\t \n#define R300_VPI_OUT_OP_UNK67                   (67 << 0)\n#define R300_VPI_OUT_OP_LIT                     (68 << 0)\n#define R300_VPI_OUT_OP_POW                     (69 << 0)\n#define R300_VPI_OUT_OP_RCP                     (70 << 0)\n#define R300_VPI_OUT_OP_RSQ                     (72 << 0)\n\t \n#define R300_VPI_OUT_OP_UNK73                   (73 << 0)\n#define R300_VPI_OUT_OP_EX2                     (75 << 0)\n#define R300_VPI_OUT_OP_LG2                     (76 << 0)\n#define R300_VPI_OUT_OP_MAD_2                   (128 << 0)\n\t \n#define R300_VPI_OUT_OP_UNK129                  (129 << 0)\n\n#define R300_VPI_OUT_REG_CLASS_TEMPORARY        (0 << 8)\n#define R300_VPI_OUT_REG_CLASS_ADDR             (1 << 8)\n#define R300_VPI_OUT_REG_CLASS_RESULT           (2 << 8)\n#define R300_VPI_OUT_REG_CLASS_MASK             (31 << 8)\n\n#define R300_VPI_OUT_REG_INDEX_SHIFT            13\n\t \n#define R300_VPI_OUT_REG_INDEX_MASK             (31 << 13)\n\n#define R300_VPI_OUT_WRITE_X                    (1 << 20)\n#define R300_VPI_OUT_WRITE_Y                    (1 << 21)\n#define R300_VPI_OUT_WRITE_Z                    (1 << 22)\n#define R300_VPI_OUT_WRITE_W                    (1 << 23)\n\n#define R300_VPI_IN_REG_CLASS_TEMPORARY         (0 << 0)\n#define R300_VPI_IN_REG_CLASS_ATTRIBUTE         (1 << 0)\n#define R300_VPI_IN_REG_CLASS_PARAMETER         (2 << 0)\n#define R300_VPI_IN_REG_CLASS_NONE              (9 << 0)\n#define R300_VPI_IN_REG_CLASS_MASK              (31 << 0)\n\n#define R300_VPI_IN_REG_INDEX_SHIFT             5\n\t \n#define R300_VPI_IN_REG_INDEX_MASK              (255 << 5)\n\n \n#define R300_VPI_IN_SELECT_X    0\n#define R300_VPI_IN_SELECT_Y    1\n#define R300_VPI_IN_SELECT_Z    2\n#define R300_VPI_IN_SELECT_W    3\n#define R300_VPI_IN_SELECT_ZERO 4\n#define R300_VPI_IN_SELECT_ONE  5\n#define R300_VPI_IN_SELECT_MASK 7\n\n#define R300_VPI_IN_X_SHIFT                     13\n#define R300_VPI_IN_Y_SHIFT                     16\n#define R300_VPI_IN_Z_SHIFT                     19\n#define R300_VPI_IN_W_SHIFT                     22\n\n#define R300_VPI_IN_NEG_X                       (1 << 25)\n#define R300_VPI_IN_NEG_Y                       (1 << 26)\n#define R300_VPI_IN_NEG_Z                       (1 << 27)\n#define R300_VPI_IN_NEG_W                       (1 << 28)\n \n\n \n\n \n#define R300_PRIM_TYPE_NONE                     (0 << 0)\n#define R300_PRIM_TYPE_POINT                    (1 << 0)\n#define R300_PRIM_TYPE_LINE                     (2 << 0)\n#define R300_PRIM_TYPE_LINE_STRIP               (3 << 0)\n#define R300_PRIM_TYPE_TRI_LIST                 (4 << 0)\n#define R300_PRIM_TYPE_TRI_FAN                  (5 << 0)\n#define R300_PRIM_TYPE_TRI_STRIP                (6 << 0)\n#define R300_PRIM_TYPE_TRI_TYPE2                (7 << 0)\n#define R300_PRIM_TYPE_RECT_LIST                (8 << 0)\n#define R300_PRIM_TYPE_3VRT_POINT_LIST          (9 << 0)\n#define R300_PRIM_TYPE_3VRT_LINE_LIST           (10 << 0)\n\t \n#define R300_PRIM_TYPE_POINT_SPRITES            (11 << 0)\n#define R300_PRIM_TYPE_LINE_LOOP                (12 << 0)\n#define R300_PRIM_TYPE_QUADS                    (13 << 0)\n#define R300_PRIM_TYPE_QUAD_STRIP               (14 << 0)\n#define R300_PRIM_TYPE_POLYGON                  (15 << 0)\n#define R300_PRIM_TYPE_MASK                     0xF\n#define R300_PRIM_WALK_IND                      (1 << 4)\n#define R300_PRIM_WALK_LIST                     (2 << 4)\n#define R300_PRIM_WALK_RING                     (3 << 4)\n#define R300_PRIM_WALK_MASK                     (3 << 4)\n\t \n#define R300_PRIM_COLOR_ORDER_BGRA              (0 << 6)\n#define R300_PRIM_COLOR_ORDER_RGBA              (1 << 6)\n#define R300_PRIM_NUM_VERTICES_SHIFT            16\n#define R300_PRIM_NUM_VERTICES_MASK             0xffff\n\n \n#define R300_PACKET3_3D_DRAW_VBUF           0x00002800\n\n \n#define R300_PACKET3_3D_LOAD_VBPNTR         0x00002F00\n\n#define R300_PACKET3_INDX_BUFFER            0x00003300\n#    define R300_EB_UNK1_SHIFT                      24\n#    define R300_EB_UNK1                    (0x80<<24)\n#    define R300_EB_UNK2                        0x0810\n#define R300_PACKET3_3D_DRAW_VBUF_2         0x00003400\n#define R300_PACKET3_3D_DRAW_INDX_2         0x00003600\n\n \n\n\n \n#define R300_CP_COLOR_FORMAT_CI8\t2\n#define R300_CP_COLOR_FORMAT_ARGB1555\t3\n#define R300_CP_COLOR_FORMAT_RGB565\t4\n#define R300_CP_COLOR_FORMAT_ARGB8888\t6\n#define R300_CP_COLOR_FORMAT_RGB332\t7\n#define R300_CP_COLOR_FORMAT_RGB8\t9\n#define R300_CP_COLOR_FORMAT_ARGB4444\t15\n\n \n#define R300_CP_CMD_BITBLT_MULTI\t0xC0009B00\n\n#define R500_VAP_INDEX_OFFSET\t\t0x208c\n\n#define R500_GA_US_VECTOR_INDEX         0x4250\n#define R500_GA_US_VECTOR_DATA          0x4254\n\n#define R500_RS_IP_0                    0x4074\n#define R500_RS_INST_0                  0x4320\n\n#define R500_US_CONFIG                  0x4600\n\n#define R500_US_FC_CTRL\t\t\t0x4624\n#define R500_US_CODE_ADDR\t\t0x4630\n\n#define R500_RB3D_COLOR_CLEAR_VALUE_AR  0x46c0\n#define R500_RB3D_CONSTANT_COLOR_AR     0x4ef8\n\n#define R300_SU_REG_DEST                0x42c8\n#define RV530_FG_ZBREG_DEST             0x4be8\n#define R300_ZB_ZPASS_DATA              0x4f58\n#define R300_ZB_ZPASS_ADDR              0x4f5c\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}