0.4
2016.2
/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/AESL_automem_dest.v,1669066276,verilog,,,,/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/ip/xil_defaultlib/worker_ap_fadd_3_full_dsp_32.vhd,1669066293,vhdl,,,,/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/ip/xil_defaultlib/worker_ap_fcmp_0_no_dsp_32.vhd,1669066291,vhdl,,,,/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/ip/xil_defaultlib/worker_ap_fmul_2_max_dsp_32.vhd,1669066295,vhdl,,,,/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker.autotb.v,1669066276,verilog,,,,/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker.v,1669066265,verilog,,,,/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_COO_SpMV.v,1669066265,verilog,,,,/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_COO_SpMV_vector.v,1669066267,verilog,,,,/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_col_1_0.v,1669066267,verilog,,,,/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_create_COO.v,1669066265,verilog,,,,/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_dest_1_0.v,1669066267,verilog,,,,/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_fadd_32ns_32ns_32_5_full_dsp.v,1669066266,verilog,,,,/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_fcmp_32ns_32ns_1_1.v,1669066266,verilog,,,,/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_fmul_32ns_32ns_32_4_max_dsp.v,1669066266,verilog,,,,/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_matrix_1_0.v,1669066267,verilog,,,,/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_matrix_1_1.v,1669066267,verilog,,,,/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_matrix_1_2.v,1669066267,verilog,,,,/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_matrix_1_3.v,1669066267,verilog,,,,/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_mux_4to1_sel2_32_1.v,1669066266,verilog,,,,/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_row_1_0.v,1669066267,verilog,,,,/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_row_nnz_0.v,1669066267,verilog,,,,/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_row_nnz_1.v,1669066267,verilog,,,,/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_row_nnz_2.v,1669066267,verilog,,,,/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_row_nnz_3.v,1669066267,verilog,,,,/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker_val_1_0.v,1669066267,verilog,,,,/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
