1. Which exhibits low fault coverage?
a) random test pattern
b) pseudo random test pattern
c) deterministic test pattern
d) algorithmic test pattern
b
2. Large AND function will produce _______ infrequently.
a) logic 0
b) logic 0 and logic 1
c) logic 1
d) neither logic 0 or 1
c
3. The circuit which incorporates _______ can be tested with weighted pseudo-random test pattern.
a) preset
b) reset
c) clear
d) break
a
4. Circuits with global reset have fault coverage in the range of
a) 5% to 10%
b) 11% to 15%
c) 15% to 20%
d) 6% to 8%
b
5. The probability of given bit in LFSR being logic 0 is
a) 0
b) 1
c) 0.25
d) 0.5
d
6. Initialization of the test pattern generator to all 1’s generate
a) global reset
b) clear
c) toggle
d) buffer
a
7. Reset signal weight is given as
a) 2m
b) 2(-m)
c) 2m
d) 2(-m)
b
8. The sequential depth is the number of
a) OR gates
b) AND gates
c) flip flops
d) EX-OR gates
c
9. AND gate is used to ensure whether the test patterns have sufficient clock cycles.
a) true
b) false
b
10. Which method has more area overhead?
a) random test pattern
b) pseudo random test pattern
c) algorithmic test pattern
d) deterministic test pattern
b
Sanfoundry Global Education & Learning Series – VLSI.
To practice all areas of VLSI, here is complete set of 1000+ Multiple Choice Questions and Answers.
Participate in the Sanfoundry Certification contest to get free Certificate of Merit. Join our social networks below and stay updated with latest contests, videos, internships and jobs!
Telegram | Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
« Prev - VLSI Questions and Answers – Counters and Finite State Machines» Next - VLSI Questions and Answers – Pseudo-Random Test Patterns-2 
