To implement the conversion of hexadecimal numbers into secen segment display in Verilog.
