v 20130925 2
C 57400 39400 1 0 1 2n7002.sym
{
T 57150 39600 5 10 1 1 0 6 1
refdes=M4
T 57300 40200 5 10 0 1 0 6 1
value=2N7002P
T 56900 40000 5 10 0 1 0 6 1
footprint=sot23-nmos
T 55900 40000 5 10 0 1 0 6 1
device=NMOS
}
C 56400 39400 1 0 0 2n7002.sym
{
T 56300 39500 5 10 1 1 0 0 1
refdes=M3
T 56500 40200 5 10 0 1 0 0 1
value=2N7002P
T 56900 40000 5 10 0 1 0 0 1
footprint=sot23-nmos
T 57900 40000 5 10 0 1 0 0 1
device=NMOS
}
C 57400 40000 1 0 1 BSS84.sym
{
T 57150 40300 5 10 1 1 0 6 1
refdes=M2
T 57300 40800 5 10 0 1 0 6 1
value=BSS84
T 56900 40600 5 10 0 1 0 6 1
footprint=sot23-pmos
T 55900 40600 5 10 0 1 0 6 1
device=PMOS
}
C 56400 40400 1 0 0 BSS84.sym
{
T 56600 40700 5 10 1 1 0 0 1
refdes=M1
T 56500 41200 5 10 0 1 0 0 1
value=BSS84
T 56900 41000 5 10 0 1 0 0 1
footprint=sot23-pmos
T 57900 41000 5 10 0 1 0 0 1
device=PMOS
}
N 57000 39900 57000 40100 4
N 57000 40000 57500 40000 4
N 57400 39300 57400 40300 4
N 56400 40700 56400 39700 4
C 56700 40900 1 0 0 vdd-1.sym
C 56800 39200 1 0 0 gnd-1.sym
C 57500 39900 1 0 0 resistor-1.sym
{
T 57800 40300 5 10 0 0 0 0 1
device=RESISTOR
T 57600 40100 5 10 1 1 0 0 1
refdes=R1
T 58000 40100 5 10 1 1 0 0 1
value=10
T 57800 39900 5 10 0 1 0 0 1
footprint=0603
}
N 54900 39700 56400 39700 4
C 57400 37100 1 0 1 2n7002.sym
{
T 57300 37900 5 10 0 1 0 6 1
value=2N7002P
T 56900 37700 5 10 0 1 0 6 1
footprint=sot23-nmos
T 55900 37700 5 10 0 1 0 6 1
device=NMOS
T 57500 37200 5 10 1 1 0 6 1
refdes=M8
}
C 56400 37100 1 0 0 2n7002.sym
{
T 56500 37900 5 10 0 1 0 0 1
value=2N7002P
T 56900 37700 5 10 0 1 0 0 1
footprint=sot23-nmos
T 57900 37700 5 10 0 1 0 0 1
device=NMOS
T 56300 37200 5 10 1 1 0 0 1
refdes=M7
}
C 57400 37700 1 0 1 BSS84.sym
{
T 57300 38500 5 10 0 1 0 6 1
value=BSS84
T 56900 38300 5 10 0 1 0 6 1
footprint=sot23-pmos
T 55900 38300 5 10 0 1 0 6 1
device=PMOS
T 57150 38000 5 10 1 1 0 6 1
refdes=M6
}
C 56400 38100 1 0 0 BSS84.sym
{
T 56500 38900 5 10 0 1 0 0 1
value=BSS84
T 56900 38700 5 10 0 1 0 0 1
footprint=sot23-pmos
T 57900 38700 5 10 0 1 0 0 1
device=PMOS
T 56600 38400 5 10 1 1 0 0 1
refdes=M5
}
N 57000 37600 57000 37800 4
N 57000 37700 57500 37700 4
N 57400 37400 57400 38300 4
N 56400 38400 56400 37400 4
C 56700 38600 1 0 0 vdd-1.sym
C 56800 36900 1 0 0 gnd-1.sym
C 57500 37600 1 0 0 resistor-1.sym
{
T 57800 38000 5 10 0 0 0 0 1
device=RESISTOR
T 57600 37800 5 10 1 1 0 0 1
refdes=R2
T 58000 37800 5 10 1 1 0 0 1
value=10
T 57800 37700 5 10 0 1 0 0 1
footprint=0602
}
C 55600 38100 1 0 0 not.sym
{
T 55850 38350 5 10 1 1 0 0 1
refdes=I
}
C 55900 37800 1 0 0 gnd-1.sym
C 55800 38700 1 0 0 vdd-1.sym
N 55600 38400 55600 39700 4
N 58400 40000 58400 39300 4
N 58400 39300 57400 38300 4
N 58400 37700 58400 38300 4
N 58400 38300 57400 39300 4
C 54300 39600 1 0 0 in-1.sym
{
T 54300 39900 5 10 0 0 0 0 1
device=INPUT
T 54500 39725 5 10 1 1 0 0 1
refdes=D
}
C 54300 38600 1 0 0 in-1.sym
{
T 54300 38900 5 10 0 0 0 0 1
device=INPUT
T 54400 38725 5 10 1 1 0 0 1
refdes=Vdd
}
C 54300 38000 1 0 0 in-1.sym
{
T 54300 38300 5 10 0 0 0 0 1
device=INPUT
T 54400 38125 5 10 1 1 0 0 1
refdes=GND
}
C 58600 39900 1 0 0 out-1.sym
{
T 58600 40200 5 10 0 0 0 0 1
device=OUTPUT
T 58700 40050 5 10 1 1 0 0 1
refdes=Q#
}
C 58600 37600 1 0 0 out-1.sym
{
T 58600 37900 5 10 0 0 0 0 1
device=OUTPUT
T 58800 37750 5 10 1 1 0 0 1
refdes=Q
}
N 54900 38700 56000 38700 4
N 54900 38100 56000 38100 4
N 58600 40000 58400 40000 4
N 58600 37700 58400 37700 4
N 57000 39900 56800 39900 4
N 56800 39500 57000 39500 4
N 57000 40500 56800 40500 4
N 57000 37600 56800 37600 4
N 56800 37200 57000 37200 4
N 57000 38200 56800 38200 4
N 56900 40900 56800 40900 4
N 56900 38600 56800 38600 4
