// Seed: 3834330007
module module_0 (
    id_1,
    id_2#(
        .id_3(-1),
        .id_4(1)
    )
);
  input wire id_2;
  output wire id_1;
  always id_3[-1 : (-1'b0)] = -1 - id_2 ? -1 : -1;
  supply0 id_5 = 1;
  wire id_6;
  wire id_7, id_8, id_9, id_10;
endmodule
module module_1 (
    output tri0 id_0#(.id_15(-1)),
    input wand id_1,
    output wor id_2,
    output tri0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input tri id_6,
    output tri1 id_7,
    output wire id_8,
    input wire id_9,
    output tri0 id_10,
    input tri1 id_11,
    input uwire id_12,
    id_16 = id_15,
    input tri0 id_13
);
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17
  );
  assign id_8 = -1;
endmodule
