==28653== Cachegrind, a cache and branch-prediction profiler
==28653== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28653== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28653== Command: ./mser .
==28653== 
--28653-- warning: L3 cache found, using its data for the LL simulation.
--28653-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28653-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==28653== 
==28653== Process terminating with default action of signal 15 (SIGTERM)
==28653==    at 0x10D2C3: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28653==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28653== 
==28653== I   refs:      1,701,350,955
==28653== I1  misses:            1,206
==28653== LLi misses:            1,202
==28653== I1  miss rate:          0.00%
==28653== LLi miss rate:          0.00%
==28653== 
==28653== D   refs:        721,993,838  (489,066,889 rd   + 232,926,949 wr)
==28653== D1  misses:        1,546,737  (    403,981 rd   +   1,142,756 wr)
==28653== LLd misses:        1,541,273  (    398,525 rd   +   1,142,748 wr)
==28653== D1  miss rate:           0.2% (        0.1%     +         0.5%  )
==28653== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==28653== 
==28653== LL refs:           1,547,943  (    405,187 rd   +   1,142,756 wr)
==28653== LL misses:         1,542,475  (    399,727 rd   +   1,142,748 wr)
==28653== LL miss rate:            0.1% (        0.0%     +         0.5%  )
