// Seed: 1781265413
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_18 = 0;
  logic [-1 'd0 : -1] id_5;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input wand id_2,
    output tri1 id_3,
    output wand id_4,
    input wand id_5,
    input wor id_6,
    input supply1 id_7,
    output tri0 id_8,
    output wire id_9,
    input tri0 id_10,
    input supply1 id_11,
    output tri id_12,
    output tri1 id_13,
    inout tri id_14,
    input wor id_15,
    output tri id_16,
    input supply1 id_17,
    output tri1 id_18,
    output uwire id_19,
    output supply1 id_20,
    input tri id_21,
    output tri1 id_22,
    input supply1 id_23,
    output wire id_24,
    input wand id_25,
    input wor id_26,
    input wire id_27,
    input supply0 id_28,
    input wor id_29,
    input wire id_30,
    output wor id_31,
    input wire id_32,
    input wor id_33,
    output wor id_34,
    output wire id_35,
    input tri id_36,
    input wand id_37,
    output supply1 id_38,
    output wor id_39
);
  wire id_41;
  module_0 modCall_1 (
      id_41,
      id_41,
      id_41,
      id_41
  );
endmodule
