
---------- Begin Simulation Statistics ----------
final_tick                               431415893500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 337354                       # Simulator instruction rate (inst/s)
host_mem_usage                                 830800                       # Number of bytes of host memory used
host_op_rate                                   393285                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   296.42                       # Real time elapsed on the host
host_tick_rate                             1455398771                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     116579386                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.431416                       # Number of seconds simulated
sim_ticks                                431415893500                       # Number of ticks simulated
system.cpu.Branches                            617665                       # Number of branches fetched
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     116579386                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                    26379860                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            16                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    13521302                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         47937                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   150327625                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            44                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        862831787                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  862831787                       # Number of busy cycles
system.cpu.num_cc_register_reads              3088203                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            50308801                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       616804                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                    853                       # Number of float alu accesses
system.cpu.num_fp_insts                           853                       # number of float instructions
system.cpu.num_fp_register_reads                 1341                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 586                       # number of times the floating registers were written
system.cpu.num_func_calls                         650                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             116602674                       # Number of integer alu accesses
system.cpu.num_int_insts                    116602674                       # number of integer instructions
system.cpu.num_int_register_reads           235090702                       # number of times the integer registers were read
system.cpu.num_int_register_writes          102463889                       # number of times the integer registers were written
system.cpu.num_load_insts                    26379843                       # Number of load instructions
system.cpu.num_mem_refs                      39901141                       # number of memory refs
system.cpu.num_store_insts                   13521298                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   159      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  76701431     65.78%     65.78% # Class of executed instruction
system.cpu.op_class::IntMult                       26      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::IntDiv                        70      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::FloatAdd                      21      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdAlu                      150      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                      146      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                     208      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::MemRead                 26379750     22.62%     88.40% # Class of executed instruction
system.cpu.op_class::MemWrite                13521127     11.60%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  93      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                171      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  116603352                       # Class of executed instruction
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3034521                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6102572                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3063195                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          762                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6131247                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            762                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                898                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3034418                       # Transaction distribution
system.membus.trans_dist::CleanEvict              103                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3067153                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3067153                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           898                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9170623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9170623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9170623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    195279008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    195279008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               195279008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3068051                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3068051    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3068051                       # Request fanout histogram
system.membus.reqLayer2.occupancy         12171411500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10017301500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 431415893500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               899                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6097509                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            6                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             963                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3067153                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3067153                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           767                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          132                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9197759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9199299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        24736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    196172032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              196196768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3035283                       # Total snoops (count)
system.tol2bus.snoopTraffic                  97101376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6103335                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000125                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011180                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6102572     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    763      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6103335                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4597172000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3067285000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            767000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 431415893500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.cpu.inst                766                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            3067285                       # number of demand (read+write) misses
system.l2.demand_misses::total                3068051                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               766                       # number of overall misses
system.l2.overall_misses::.cpu.data           3067285                       # number of overall misses
system.l2.overall_misses::total               3068051                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     57617500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 236551382500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     236609000000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     57617500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 236551382500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    236609000000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              767                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          3067285                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3068052                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             767                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         3067285                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3068052                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998696                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            1.000000                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998696                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           1.000000                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75218.668407                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77120.770486                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77120.295588                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75218.668407                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77120.770486                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77120.295588                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3034418                       # number of writebacks
system.l2.writebacks::total                   3034418                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           766                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       3067285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3068051                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          766                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      3067285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3068051                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     49957500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 205878532500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 205928490000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     49957500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 205878532500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 205928490000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       1.000000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.000000                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65218.668407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67120.770486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67120.295588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65218.668407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67120.770486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67120.295588                       # average overall mshr miss latency
system.l2.replacements                        3035283                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3063091                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3063091                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3063091                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3063091                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            6                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                6                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            6                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            6                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data         3067153                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3067153                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 236540680000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  236540680000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       3067153                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3067153                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77120.600114                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77120.600114                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      3067153                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3067153                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 205869150000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 205869150000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67120.600114                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67120.600114                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          766                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              766                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     57617500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     57617500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998696                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998696                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75218.668407                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75218.668407                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          766                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          766                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     49957500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49957500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998696                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998696                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65218.668407                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65218.668407                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10702500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10702500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          132                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           132                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81079.545455                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81079.545455                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9382500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9382500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71079.545455                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71079.545455                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 431415893500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32595.116786                       # Cycle average of tags in use
system.l2.tags.total_refs                     6131246                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3068051                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.998417                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         3.064519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32592.052267                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.994631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994724                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          639                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6394                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        25663                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9199297                       # Number of tag accesses
system.l2.tags.data_accesses                  9199297                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 431415893500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          24512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       98153120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           98177632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     97101376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        97101376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3067285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3068051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3034418                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3034418                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             56818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         227513917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             227570735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        56818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            56818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      225076029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            225076029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      225076029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            56818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        227513917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            452646764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1517887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   3067285.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000171706500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        89568                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        89568                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9192407                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1432952                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3068051                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3034418                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3068051                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3034418                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1516531                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            191878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            191771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            191854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            191783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            191769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            191747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            191800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            191847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            191794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            191856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           191651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           191547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           191694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           191660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           191627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           191773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             94851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             95065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             94850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             94849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             94850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             94922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             94848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             94889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             94874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             94932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            94759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            94724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            94746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            94999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            94786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            94920                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  23333316250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15340255000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             80859272500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7605.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26355.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2805095                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1383579                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               3068051                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              3034418                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3068051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  42351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  42427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  89569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  89569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  89569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  89569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  89569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  89569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  89568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  89568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  89568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  89568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  89568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  89568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  89568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  89568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  89568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  89568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       397239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    738.844836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   581.728361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   366.341955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12451      3.13%      3.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        56947     14.34%     17.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        29413      7.40%     24.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        18967      4.77%     29.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13859      3.49%     33.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16719      4.21%     37.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14906      3.75%     41.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15742      3.96%     45.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       218235     54.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       397239                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        89568                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.253684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.827216                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    107.916171                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        89567    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         89568                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        89568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.946499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.917201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.998148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            47142     52.63%     52.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               76      0.08%     52.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            42350     47.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         89568                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              196355264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                97143296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                98177632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             97101376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       455.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       225.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    227.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    225.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  431415850500                       # Total gap between requests
system.mem_ctrls.avgGap                      70695.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     98153120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     48571648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 56817.563676522273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 227513917.495485126972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112586598.527807831764                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          766                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3067285                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3034418                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18702250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  80840570250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10301750250250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24415.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26355.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3394967.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1417811220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            753576945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10949918280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3960622800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     34055358480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      98383633620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      82814327520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       232335248865                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.541237                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 212745436750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  14405820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 204264636750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1418489520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            753945060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10955965860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3962627280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     34055358480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      99281438910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      82058280960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       232486106070                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        538.890916                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 210811119750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  14405820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 206198953750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 431415893500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    150326858                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        150326858                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    150326858                       # number of overall hits
system.cpu.icache.overall_hits::total       150326858                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          767                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            767                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          767                       # number of overall misses
system.cpu.icache.overall_misses::total           767                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     59546500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59546500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     59546500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59546500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    150327625                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    150327625                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    150327625                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    150327625                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77635.593220                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77635.593220                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77635.593220                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77635.593220                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            6                       # number of writebacks
system.cpu.icache.writebacks::total                 6                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          767                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          767                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          767                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          767                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     58779500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58779500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     58779500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58779500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76635.593220                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76635.593220                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76635.593220                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76635.593220                       # average overall mshr miss latency
system.cpu.icache.replacements                      6                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    150326858                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       150326858                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          767                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           767                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     59546500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59546500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    150327625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    150327625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77635.593220                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77635.593220                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          767                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          767                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     58779500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58779500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76635.593220                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76635.593220                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 431415893500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           760.900332                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           150327625                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               767                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          195994.295958                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   760.900332                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.185767                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.185767                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          761                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          761                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.185791                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         300656017                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        300656017                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 431415893500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 431415893500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 431415893500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 431415893500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 431415893500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 431415893500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 431415893500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     36809911                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36809911                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36809911                       # number of overall hits
system.cpu.dcache.overall_hits::total        36809911                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3067285                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3067285                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3067285                       # number of overall misses
system.cpu.dcache.overall_misses::total       3067285                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 244219595000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 244219595000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 244219595000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 244219595000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     39877196                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     39877196                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     39877196                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     39877196                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.076918                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.076918                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.076918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.076918                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79620.770486                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79620.770486                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79620.770486                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79620.770486                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3063091                       # number of writebacks
system.cpu.dcache.writebacks::total           3063091                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      3067285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3067285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3067285                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3067285                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 241152310000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 241152310000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 241152310000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 241152310000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.076918                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.076918                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.076918                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.076918                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78620.770486                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78620.770486                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78620.770486                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78620.770486                       # average overall mshr miss latency
system.cpu.dcache.replacements                3063189                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     26379728                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26379728                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          132                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           132                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11032500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11032500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     26379860                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26379860                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 83579.545455                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83579.545455                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          132                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          132                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10900500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10900500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82579.545455                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82579.545455                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10430183                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10430183                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3067153                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3067153                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 244208562500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 244208562500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13497336                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13497336                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.227241                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.227241                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79620.600114                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79620.600114                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      3067153                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3067153                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 241141409500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 241141409500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.227241                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.227241                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78620.600114                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78620.600114                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 431415893500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4092.592780                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            39877196                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3067285                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.000812                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            246500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4092.592780                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999168                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999168                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          639                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3384                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          82821677                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         82821677                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 431415893500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 431415893500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
