m255
K4
z2
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/ishfisav/Desktop/rtl_design/systemverilog-homework-main/03_finite_state_machines/03_02_detect_sequence_using_shift_reg
vdetect_4_bit_sequence_using_shift_reg
Z1 2/tmp/nvim.ishfisav/s7xsVS/4/03_02_detect_sequence_using_shift_reg.sv
Z2 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z3 !s110 1733121114
!i10b 1
!s100 jgUoK^E5lBFG6DzFXDTLY2
IB=d1JHb@hG:<CR2:1^CDg0
S1
R0
Z4 w1733121114
Z5 8/tmp/nvim.ishfisav/s7xsVS/4/03_02_detect_sequence_using_shift_reg.sv
Z6 F/tmp/nvim.ishfisav/s7xsVS/4/03_02_detect_sequence_using_shift_reg.sv
!i122 1
L0 5 24
Z7 VDg1SIo80bB@j0V0VzS_@n1
Z8 OL;L;2023.3;77
r1
!s85 0
31
Z9 !s108 1733121114.000000
!s107 /tmp/nvim.ishfisav/s7xsVS/4/03_02_detect_sequence_using_shift_reg.sv|
Z10 !s90 -quiet|-lint|/tmp/nvim.ishfisav/s7xsVS/4/03_02_detect_sequence_using_shift_reg.sv|
!i113 0
Z11 o-quiet -lint -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z12 tCvgOpt 0
vdetect_6_bit_sequence_using_shift_reg
R1
R2
R3
!i10b 1
!s100 gSna3caobGi[d1dJo166c3
ITfCi46EUo;ihRGYCZI>I43
S1
R0
R4
R5
R6
!i122 1
L0 34 29
R7
R8
r1
!s85 0
31
R9
Z13 !s107 /tmp/nvim.ishfisav/s7xsVS/4/03_02_detect_sequence_using_shift_reg.sv|
R10
!i113 0
R11
R12
