-- VHDL for IBM SMS ALD page 14.50.01.1
-- Title: INDEX TAG LATCHES
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 5/24/2022 1:55:42 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_50_01_1_INDEX_TAG_LATCHES is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_ASSEMBLY_CH_ZONE_C_BIT:	 in STD_LOGIC;
		MS_SET_H_POS_INDEX_LAT_B:	 in STD_LOGIC;
		MS_RESET_INDEX_TAG_LATCHES:	 in STD_LOGIC;
		PS_SET_H_POS_INDEX_TAGS:	 in STD_LOGIC;
		PS_ASSEMBLY_CH_B_BIT:	 in STD_LOGIC;
		MS_SET_H_POS_INDEX_LAT_A:	 in STD_LOGIC;
		PS_ASSEMBLY_CH_A_BIT:	 in STD_LOGIC;
		MS_H_POS_C_INDEX_TAG:	 out STD_LOGIC;
		PS_H_POS_C_INDEX_TAG:	 out STD_LOGIC;
		MS_H_POS_B_INDEX_TAG:	 out STD_LOGIC;
		PS_H_POS_B_INDEX_TAG:	 out STD_LOGIC;
		MS_H_POS_A_INDEX_TAG:	 out STD_LOGIC;
		PS_H_POS_A_INDEX_TAG:	 out STD_LOGIC;
		LAMP_11C8A02:	 out STD_LOGIC;
		LAMP_11C8B02:	 out STD_LOGIC);
end ALD_14_50_01_1_INDEX_TAG_LATCHES;

architecture behavioral of ALD_14_50_01_1_INDEX_TAG_LATCHES is 

	signal OUT_4A_P: STD_LOGIC;
	signal OUT_4A_P_Latch: STD_LOGIC;
	signal OUT_3A_NoPin: STD_LOGIC;
	signal OUT_3A_NoPin_Latch: STD_LOGIC;
	signal OUT_1A_B: STD_LOGIC;
	signal OUT_5B_B: STD_LOGIC;
	signal OUT_1B_C: STD_LOGIC;
	signal OUT_2C_K: STD_LOGIC;
	signal OUT_4D_NoPin: STD_LOGIC;
	signal OUT_4D_NoPin_Latch: STD_LOGIC;
	signal OUT_3D_F: STD_LOGIC;
	signal OUT_3D_F_Latch: STD_LOGIC;
	signal OUT_2D_D: STD_LOGIC;
	signal OUT_2D_D_Latch: STD_LOGIC;
	signal OUT_5E_A: STD_LOGIC;
	signal OUT_3E_K: STD_LOGIC;
	signal OUT_1E_E: STD_LOGIC;
	signal OUT_2F_E: STD_LOGIC;
	signal OUT_4G_P: STD_LOGIC;
	signal OUT_4G_P_Latch: STD_LOGIC;
	signal OUT_3G_NoPin: STD_LOGIC;
	signal OUT_3G_NoPin_Latch: STD_LOGIC;
	signal OUT_2G_B: STD_LOGIC;
	signal OUT_5H_C: STD_LOGIC;
	signal OUT_1H_C: STD_LOGIC;
	signal OUT_DOT_3D: STD_LOGIC;

begin

	OUT_4A_P_Latch <= NOT(MS_RESET_INDEX_TAG_LATCHES AND OUT_3A_NoPin );
	OUT_3A_NoPin_Latch <= NOT(OUT_4A_P AND OUT_5B_B AND MS_SET_H_POS_INDEX_LAT_B );
	OUT_1A_B <= NOT OUT_3A_NoPin;
	OUT_5B_B <= NOT(PS_SET_H_POS_INDEX_TAGS AND PS_ASSEMBLY_CH_ZONE_C_BIT );
	OUT_1B_C <= NOT OUT_4A_P;
	OUT_2C_K <= NOT OUT_2D_D;
	LAMP_11C8A02 <= OUT_2C_K;
	OUT_4D_NoPin_Latch <= NOT(OUT_DOT_3D AND MS_RESET_INDEX_TAG_LATCHES );
	OUT_3D_F_Latch <= NOT(OUT_4D_NoPin AND MS_SET_H_POS_INDEX_LAT_B );
	OUT_2D_D_Latch <= NOT OUT_DOT_3D;
	OUT_5E_A <= NOT(PS_SET_H_POS_INDEX_TAGS AND PS_ASSEMBLY_CH_B_BIT );
	OUT_3E_K <= NOT(OUT_5E_A AND MS_SET_H_POS_INDEX_LAT_A );
	OUT_1E_E <= NOT OUT_4D_NoPin;
	OUT_2F_E <= NOT OUT_2G_B;
	LAMP_11C8B02 <= OUT_2F_E;
	OUT_4G_P_Latch <= NOT(MS_RESET_INDEX_TAG_LATCHES AND OUT_3G_NoPin );
	OUT_3G_NoPin_Latch <= NOT(OUT_4G_P AND MS_SET_H_POS_INDEX_LAT_A AND OUT_5H_C );
	OUT_2G_B <= NOT OUT_3G_NoPin;
	OUT_5H_C <= NOT(PS_ASSEMBLY_CH_A_BIT AND PS_SET_H_POS_INDEX_TAGS );
	OUT_1H_C <= NOT OUT_4G_P;
	OUT_DOT_3D <= OUT_3D_F OR OUT_3E_K;

	MS_H_POS_C_INDEX_TAG <= OUT_1A_B;
	PS_H_POS_C_INDEX_TAG <= OUT_1B_C;
	MS_H_POS_B_INDEX_TAG <= OUT_2D_D;
	PS_H_POS_B_INDEX_TAG <= OUT_1E_E;
	MS_H_POS_A_INDEX_TAG <= OUT_2G_B;
	PS_H_POS_A_INDEX_TAG <= OUT_1H_C;

	Latch_4A: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4A_P_Latch,
		Q => OUT_4A_P,
		QBar => OPEN );

	Latch_3A: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3A_NoPin_Latch,
		Q => OUT_3A_NoPin,
		QBar => OPEN );

	Latch_4D: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4D_NoPin_Latch,
		Q => OUT_4D_NoPin,
		QBar => OPEN );

	Latch_3D: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3D_F_Latch,
		Q => OUT_3D_F,
		QBar => OPEN );

	Latch_2D: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2D_D_Latch,
		Q => OUT_2D_D,
		QBar => OPEN );

	Latch_4G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4G_P_Latch,
		Q => OUT_4G_P,
		QBar => OPEN );

	Latch_3G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3G_NoPin_Latch,
		Q => OUT_3G_NoPin,
		QBar => OPEN );


end;
