

================================================================
== Vitis HLS Report for 'kernel_mhsa'
================================================================
* Date:           Sat Sep 27 23:15:20 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.274 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  28849375|  38961597|  0.115 sec|  0.156 sec|  28849376|  38961598|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |                |   Latency (cycles)  |     Iteration     |  Initiation Interval  | Trip |          |
        |    Loop Name   |    min   |    max   |      Latency      |  achieved |   target  | Count| Pipelined|
        +----------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |- LAYER_LOOP    |  28847808|  34241436|  2403984 ~ 2853453|          -|          -|    12|        no|
        | + HEAD_STREAM  |       264|    393588|         22 ~ 32799|          -|          -|    12|        no|
        +----------------+----------+----------+-------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 90
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 78 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 74 70 71 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 69 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 15 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "%weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weights"   --->   Operation 91 'read' 'weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 92 [1/1] (1.00ns)   --->   "%position_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %position"   --->   Operation 92 'read' 'position_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 93 [1/1] (1.00ns)   --->   "%current_token_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %current_token"   --->   Operation 93 'read' 'current_token_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sum_local_loc = alloca i64 1"   --->   Operation 94 'alloca' 'sum_local_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_67" [kernel_MHSA.cpp:6]   --->   Operation 95 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_54, i32 0, i32 0, void @empty_113, i32 0, i32 0, void @empty_55, void @empty_56, void @empty_113, i32 16, i32 16, i32 256, i32 256, void @empty_113, void @empty_113, i32 4294967295, i32 0, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_54, i32 0, i32 0, void @empty_113, i32 0, i32 0, void @empty_57, void @empty_56, void @empty_113, i32 16, i32 16, i32 256, i32 16, void @empty_113, void @empty_113, i32 4294967295, i32 0, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %current_token, void @empty_58, i32 0, i32 0, void @empty_113, i32 0, i32 0, void @empty_66, void @empty_59, void @empty_113, i32 0, i32 0, i32 0, i32 0, void @empty_113, void @empty_60, i32 4294967295, i32 0, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %current_token, void @empty_61, i32 0, i32 0, void @empty_113, i32 0, i32 0, void @empty_113, void @empty_113, void @empty_113, i32 0, i32 0, i32 0, i32 0, void @empty_113, void @empty_60, i32 4294967295, i32 0, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %position"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %position, void @empty_58, i32 4294967295, i32 4294967295, void @empty_62, i32 0, i32 0, void @empty_66, void @empty_63, void @empty_113, i32 0, i32 0, i32 0, i32 0, void @empty_113, void @empty_113, i32 4294967295, i32 0, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %position, void @empty_61, i32 4294967295, i32 4294967295, void @empty_113, i32 0, i32 0, void @empty_113, void @empty_113, void @empty_113, i32 0, i32 0, i32 0, i32 0, void @empty_113, void @empty_113, i32 4294967295, i32 0, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights, void @empty_58, i32 0, i32 0, void @empty_113, i32 0, i32 0, void @empty_66, void @empty_64, void @empty_113, i32 0, i32 0, i32 0, i32 0, void @empty_113, void @empty_60, i32 4294967295, i32 0, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights, void @empty_61, i32 0, i32 0, void @empty_113, i32 0, i32 0, void @empty_113, void @empty_113, void @empty_113, i32 0, i32 0, i32 0, i32 0, void @empty_113, void @empty_60, i32 4294967295, i32 0, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_58, i32 0, i32 0, void @empty_113, i32 0, i32 0, void @empty_66, void @empty_113, void @empty_113, i32 0, i32 0, i32 0, i32 0, void @empty_113, void @empty_113, i32 4294967295, i32 0, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%out_rms_vec = alloca i64 1" [kernel_MHSA.cpp:47]   --->   Operation 108 'alloca' 'out_rms_vec' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%out_rms_vec_1 = alloca i64 1" [kernel_MHSA.cpp:47]   --->   Operation 109 'alloca' 'out_rms_vec_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%out_rms_vec_2 = alloca i64 1" [kernel_MHSA.cpp:47]   --->   Operation 110 'alloca' 'out_rms_vec_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%out_rms_vec_3 = alloca i64 1" [kernel_MHSA.cpp:47]   --->   Operation 111 'alloca' 'out_rms_vec_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%out_rms_vec_4 = alloca i64 1" [kernel_MHSA.cpp:47]   --->   Operation 112 'alloca' 'out_rms_vec_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%out_rms_vec_5 = alloca i64 1" [kernel_MHSA.cpp:47]   --->   Operation 113 'alloca' 'out_rms_vec_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%out_rms_vec_6 = alloca i64 1" [kernel_MHSA.cpp:47]   --->   Operation 114 'alloca' 'out_rms_vec_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%out_rms_vec_7 = alloca i64 1" [kernel_MHSA.cpp:47]   --->   Operation 115 'alloca' 'out_rms_vec_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%out_q = alloca i64 1" [kernel_MHSA.cpp:48]   --->   Operation 116 'alloca' 'out_q' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%out_q_1 = alloca i64 1" [kernel_MHSA.cpp:48]   --->   Operation 117 'alloca' 'out_q_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%out_q_2 = alloca i64 1" [kernel_MHSA.cpp:48]   --->   Operation 118 'alloca' 'out_q_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%out_q_3 = alloca i64 1" [kernel_MHSA.cpp:48]   --->   Operation 119 'alloca' 'out_q_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%out_q_4 = alloca i64 1" [kernel_MHSA.cpp:48]   --->   Operation 120 'alloca' 'out_q_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%out_q_5 = alloca i64 1" [kernel_MHSA.cpp:48]   --->   Operation 121 'alloca' 'out_q_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%out_q_6 = alloca i64 1" [kernel_MHSA.cpp:48]   --->   Operation 122 'alloca' 'out_q_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%out_q_7 = alloca i64 1" [kernel_MHSA.cpp:48]   --->   Operation 123 'alloca' 'out_q_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%out_q_rope = alloca i64 1" [kernel_MHSA.cpp:49]   --->   Operation 124 'alloca' 'out_q_rope' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%out_q_rope_1 = alloca i64 1" [kernel_MHSA.cpp:49]   --->   Operation 125 'alloca' 'out_q_rope_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%out_q_rope_2 = alloca i64 1" [kernel_MHSA.cpp:49]   --->   Operation 126 'alloca' 'out_q_rope_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%out_q_rope_3 = alloca i64 1" [kernel_MHSA.cpp:49]   --->   Operation 127 'alloca' 'out_q_rope_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%out_q_rope_4 = alloca i64 1" [kernel_MHSA.cpp:49]   --->   Operation 128 'alloca' 'out_q_rope_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%out_q_rope_5 = alloca i64 1" [kernel_MHSA.cpp:49]   --->   Operation 129 'alloca' 'out_q_rope_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%out_q_rope_6 = alloca i64 1" [kernel_MHSA.cpp:49]   --->   Operation 130 'alloca' 'out_q_rope_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%out_q_rope_7 = alloca i64 1" [kernel_MHSA.cpp:49]   --->   Operation 131 'alloca' 'out_q_rope_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%out_k = alloca i64 1" [kernel_MHSA.cpp:50]   --->   Operation 132 'alloca' 'out_k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%out_k_1 = alloca i64 1" [kernel_MHSA.cpp:50]   --->   Operation 133 'alloca' 'out_k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%out_k_2 = alloca i64 1" [kernel_MHSA.cpp:50]   --->   Operation 134 'alloca' 'out_k_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%out_k_3 = alloca i64 1" [kernel_MHSA.cpp:50]   --->   Operation 135 'alloca' 'out_k_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%out_k_4 = alloca i64 1" [kernel_MHSA.cpp:50]   --->   Operation 136 'alloca' 'out_k_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%out_k_5 = alloca i64 1" [kernel_MHSA.cpp:50]   --->   Operation 137 'alloca' 'out_k_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%out_k_6 = alloca i64 1" [kernel_MHSA.cpp:50]   --->   Operation 138 'alloca' 'out_k_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%out_k_7 = alloca i64 1" [kernel_MHSA.cpp:50]   --->   Operation 139 'alloca' 'out_k_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%out_k_rope = alloca i64 1" [kernel_MHSA.cpp:51]   --->   Operation 140 'alloca' 'out_k_rope' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%out_k_rope_1 = alloca i64 1" [kernel_MHSA.cpp:51]   --->   Operation 141 'alloca' 'out_k_rope_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%out_k_rope_2 = alloca i64 1" [kernel_MHSA.cpp:51]   --->   Operation 142 'alloca' 'out_k_rope_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%out_k_rope_3 = alloca i64 1" [kernel_MHSA.cpp:51]   --->   Operation 143 'alloca' 'out_k_rope_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%out_k_rope_4 = alloca i64 1" [kernel_MHSA.cpp:51]   --->   Operation 144 'alloca' 'out_k_rope_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%out_k_rope_5 = alloca i64 1" [kernel_MHSA.cpp:51]   --->   Operation 145 'alloca' 'out_k_rope_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%out_k_rope_6 = alloca i64 1" [kernel_MHSA.cpp:51]   --->   Operation 146 'alloca' 'out_k_rope_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%out_k_rope_7 = alloca i64 1" [kernel_MHSA.cpp:51]   --->   Operation 147 'alloca' 'out_k_rope_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%out_v = alloca i64 1" [kernel_MHSA.cpp:52]   --->   Operation 148 'alloca' 'out_v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%out_v_1 = alloca i64 1" [kernel_MHSA.cpp:52]   --->   Operation 149 'alloca' 'out_v_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%out_v_2 = alloca i64 1" [kernel_MHSA.cpp:52]   --->   Operation 150 'alloca' 'out_v_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%out_v_3 = alloca i64 1" [kernel_MHSA.cpp:52]   --->   Operation 151 'alloca' 'out_v_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%out_v_4 = alloca i64 1" [kernel_MHSA.cpp:52]   --->   Operation 152 'alloca' 'out_v_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%out_v_5 = alloca i64 1" [kernel_MHSA.cpp:52]   --->   Operation 153 'alloca' 'out_v_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%out_v_6 = alloca i64 1" [kernel_MHSA.cpp:52]   --->   Operation 154 'alloca' 'out_v_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%out_v_7 = alloca i64 1" [kernel_MHSA.cpp:52]   --->   Operation 155 'alloca' 'out_v_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%xb = alloca i64 1" [kernel_MHSA.cpp:53]   --->   Operation 156 'alloca' 'xb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%xb_1 = alloca i64 1" [kernel_MHSA.cpp:53]   --->   Operation 157 'alloca' 'xb_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%xb_2 = alloca i64 1" [kernel_MHSA.cpp:53]   --->   Operation 158 'alloca' 'xb_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%xb_3 = alloca i64 1" [kernel_MHSA.cpp:53]   --->   Operation 159 'alloca' 'xb_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%xb_4 = alloca i64 1" [kernel_MHSA.cpp:53]   --->   Operation 160 'alloca' 'xb_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%xb_5 = alloca i64 1" [kernel_MHSA.cpp:53]   --->   Operation 161 'alloca' 'xb_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%xb_6 = alloca i64 1" [kernel_MHSA.cpp:53]   --->   Operation 162 'alloca' 'xb_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%xb_7 = alloca i64 1" [kernel_MHSA.cpp:53]   --->   Operation 163 'alloca' 'xb_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%xb2 = alloca i64 1" [kernel_MHSA.cpp:54]   --->   Operation 164 'alloca' 'xb2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%xb2_1 = alloca i64 1" [kernel_MHSA.cpp:54]   --->   Operation 165 'alloca' 'xb2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%xb2_2 = alloca i64 1" [kernel_MHSA.cpp:54]   --->   Operation 166 'alloca' 'xb2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%xb2_3 = alloca i64 1" [kernel_MHSA.cpp:54]   --->   Operation 167 'alloca' 'xb2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%xb2_4 = alloca i64 1" [kernel_MHSA.cpp:54]   --->   Operation 168 'alloca' 'xb2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%xb2_5 = alloca i64 1" [kernel_MHSA.cpp:54]   --->   Operation 169 'alloca' 'xb2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%xb2_6 = alloca i64 1" [kernel_MHSA.cpp:54]   --->   Operation 170 'alloca' 'xb2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%xb2_7 = alloca i64 1" [kernel_MHSA.cpp:54]   --->   Operation 171 'alloca' 'xb2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%current_input = alloca i64 1" [kernel_MHSA.cpp:67]   --->   Operation 172 'alloca' 'current_input' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%current_input_8 = alloca i64 1" [kernel_MHSA.cpp:67]   --->   Operation 173 'alloca' 'current_input_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%current_input_9 = alloca i64 1" [kernel_MHSA.cpp:67]   --->   Operation 174 'alloca' 'current_input_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%current_input_10 = alloca i64 1" [kernel_MHSA.cpp:67]   --->   Operation 175 'alloca' 'current_input_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%current_input_11 = alloca i64 1" [kernel_MHSA.cpp:67]   --->   Operation 176 'alloca' 'current_input_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%current_input_12 = alloca i64 1" [kernel_MHSA.cpp:67]   --->   Operation 177 'alloca' 'current_input_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%current_input_13 = alloca i64 1" [kernel_MHSA.cpp:67]   --->   Operation 178 'alloca' 'current_input_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%current_input_14 = alloca i64 1" [kernel_MHSA.cpp:67]   --->   Operation 179 'alloca' 'current_input_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%att = alloca i64 1" [kernel_MHSA.cpp:120]   --->   Operation 180 'alloca' 'att' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%att_1 = alloca i64 1" [kernel_MHSA.cpp:120]   --->   Operation 181 'alloca' 'att_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%att_2 = alloca i64 1" [kernel_MHSA.cpp:120]   --->   Operation 182 'alloca' 'att_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%att_3 = alloca i64 1" [kernel_MHSA.cpp:120]   --->   Operation 183 'alloca' 'att_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%att_4 = alloca i64 1" [kernel_MHSA.cpp:120]   --->   Operation 184 'alloca' 'att_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%att_5 = alloca i64 1" [kernel_MHSA.cpp:120]   --->   Operation 185 'alloca' 'att_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%att_6 = alloca i64 1" [kernel_MHSA.cpp:120]   --->   Operation 186 'alloca' 'att_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%att_7 = alloca i64 1" [kernel_MHSA.cpp:120]   --->   Operation 187 'alloca' 'att_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%att_8 = alloca i64 1" [kernel_MHSA.cpp:120]   --->   Operation 188 'alloca' 'att_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%att_9 = alloca i64 1" [kernel_MHSA.cpp:120]   --->   Operation 189 'alloca' 'att_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%att_10 = alloca i64 1" [kernel_MHSA.cpp:120]   --->   Operation 190 'alloca' 'att_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%att_11 = alloca i64 1" [kernel_MHSA.cpp:120]   --->   Operation 191 'alloca' 'att_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%local_accum = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 192 'alloca' 'local_accum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%local_accum_1 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 193 'alloca' 'local_accum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%local_accum_2 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 194 'alloca' 'local_accum_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%local_accum_3 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 195 'alloca' 'local_accum_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%local_accum_4 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 196 'alloca' 'local_accum_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%local_accum_5 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 197 'alloca' 'local_accum_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%local_accum_6 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 198 'alloca' 'local_accum_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%local_accum_7 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 199 'alloca' 'local_accum_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%local_accum_8 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 200 'alloca' 'local_accum_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%local_accum_9 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 201 'alloca' 'local_accum_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%local_accum_10 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 202 'alloca' 'local_accum_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%local_accum_11 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 203 'alloca' 'local_accum_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%local_accum_12 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 204 'alloca' 'local_accum_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%local_accum_13 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 205 'alloca' 'local_accum_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%local_accum_14 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 206 'alloca' 'local_accum_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%local_accum_15 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 207 'alloca' 'local_accum_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%local_accum_16 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 208 'alloca' 'local_accum_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%local_accum_17 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 209 'alloca' 'local_accum_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%local_accum_18 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 210 'alloca' 'local_accum_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%local_accum_19 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 211 'alloca' 'local_accum_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%local_accum_20 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 212 'alloca' 'local_accum_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%local_accum_21 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 213 'alloca' 'local_accum_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%local_accum_22 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 214 'alloca' 'local_accum_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%local_accum_23 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 215 'alloca' 'local_accum_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%local_accum_24 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 216 'alloca' 'local_accum_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%local_accum_25 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 217 'alloca' 'local_accum_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%local_accum_26 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 218 'alloca' 'local_accum_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%local_accum_27 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 219 'alloca' 'local_accum_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%local_accum_28 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 220 'alloca' 'local_accum_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%local_accum_29 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 221 'alloca' 'local_accum_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%local_accum_30 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 222 'alloca' 'local_accum_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%local_accum_31 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 223 'alloca' 'local_accum_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%local_accum_32 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 224 'alloca' 'local_accum_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%local_accum_33 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 225 'alloca' 'local_accum_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%local_accum_34 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 226 'alloca' 'local_accum_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%local_accum_35 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 227 'alloca' 'local_accum_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%local_accum_36 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 228 'alloca' 'local_accum_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%local_accum_37 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 229 'alloca' 'local_accum_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%local_accum_38 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 230 'alloca' 'local_accum_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%local_accum_39 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 231 'alloca' 'local_accum_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%local_accum_40 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 232 'alloca' 'local_accum_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%local_accum_41 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 233 'alloca' 'local_accum_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%local_accum_42 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 234 'alloca' 'local_accum_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%local_accum_43 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 235 'alloca' 'local_accum_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%local_accum_44 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 236 'alloca' 'local_accum_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%local_accum_45 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 237 'alloca' 'local_accum_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%local_accum_46 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 238 'alloca' 'local_accum_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%local_accum_47 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 239 'alloca' 'local_accum_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%local_accum_48 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 240 'alloca' 'local_accum_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%local_accum_49 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 241 'alloca' 'local_accum_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%local_accum_50 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 242 'alloca' 'local_accum_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%local_accum_51 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 243 'alloca' 'local_accum_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%local_accum_52 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 244 'alloca' 'local_accum_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%local_accum_53 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 245 'alloca' 'local_accum_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%local_accum_54 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 246 'alloca' 'local_accum_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%local_accum_55 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 247 'alloca' 'local_accum_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%local_accum_56 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 248 'alloca' 'local_accum_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%local_accum_57 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 249 'alloca' 'local_accum_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%local_accum_58 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 250 'alloca' 'local_accum_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%local_accum_59 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 251 'alloca' 'local_accum_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%local_accum_60 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 252 'alloca' 'local_accum_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%local_accum_61 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 253 'alloca' 'local_accum_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%local_accum_62 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 254 'alloca' 'local_accum_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%local_accum_63 = alloca i64 1" [kernel_MHSA.cpp:187]   --->   Operation 255 'alloca' 'local_accum_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 256 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 257 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_5, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 258 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 259 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 260 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 261 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 262 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 263 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 264 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 265 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 266 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 267 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 268 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 269 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 270 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 271 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 272 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 273 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 274 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 275 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 276 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 277 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 278 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 279 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 280 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 281 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 282 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 283 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 284 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 285 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 286 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 287 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 288 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 289 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 290 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 291 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 292 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 293 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 294 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 295 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 296 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 297 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 298 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 299 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 300 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 301 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 302 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 303 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 304 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 305 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 306 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 307 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 308 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 309 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 310 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 311 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 312 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 313 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 314 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 315 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 316 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 317 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 318 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 319 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 320 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 321 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 322 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 323 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 324 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 325 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 326 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 327 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 328 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 329 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 330 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 331 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 332 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 333 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 334 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 335 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 336 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 337 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 338 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 339 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 340 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 341 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 342 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 343 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 344 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 345 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 346 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 347 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 348 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 349 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 350 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:26]   --->   Operation 351 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 352 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 353 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_5, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 354 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_4, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 355 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_3, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 356 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_2, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 357 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_1, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 358 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 359 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 360 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 361 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 362 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 363 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 364 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 365 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 366 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 367 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 368 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 369 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 370 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 371 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 372 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 373 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 374 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 375 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 376 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 377 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 378 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 379 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 380 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 381 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 382 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 383 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 384 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 385 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 386 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 387 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 388 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 389 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 390 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 391 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 392 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 393 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 394 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 395 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 396 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 397 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 398 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 399 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 400 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 401 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 402 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 403 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 404 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 405 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 406 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 407 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 408 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 409 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 410 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 411 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 412 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 413 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 414 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 415 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 416 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 417 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 418 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 419 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 420 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 421 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 422 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 423 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 424 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 425 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 426 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 427 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 428 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 429 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 430 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 431 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 432 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 433 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 434 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 435 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 436 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 437 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 438 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 439 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 440 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 441 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 442 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 443 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 444 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 445 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 446 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0, i64 666, i64 18, i64 18446744073709551615" [kernel_MHSA.cpp:29]   --->   Operation 447 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%cache_initialized_load = load i1 %cache_initialized" [kernel_MHSA.cpp:32]   --->   Operation 448 'load' 'cache_initialized_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %cache_initialized_load, void %for.inc.preheader, void %if.end" [kernel_MHSA.cpp:32]   --->   Operation 449 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [2/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7"   --->   Operation 450 'call' 'call_ln0' <Predicate = (!cache_initialized_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 1.08>
ST_2 : Operation 451 [1/2] (0.98ns)   --->   "%call_ln0 = call void @kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7"   --->   Operation 451 'call' 'call_ln0' <Predicate = (!cache_initialized_load)> <Delay = 0.98> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%store_ln42 = store i1 1, i1 %cache_initialized" [kernel_MHSA.cpp:42]   --->   Operation 452 'store' 'store_ln42' <Predicate = (!cache_initialized_load)> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%br_ln43 = br void %if.end" [kernel_MHSA.cpp:43]   --->   Operation 453 'br' 'br_ln43' <Predicate = (!cache_initialized_load)> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%phi_mul78 = alloca i32 1"   --->   Operation 454 'alloca' 'phi_mul78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 455 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%l = alloca i32 1" [kernel_MHSA.cpp:77]   --->   Operation 456 'alloca' 'l' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %current_token_read, i32 2, i32 63" [kernel_MHSA.cpp:71]   --->   Operation 457 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i62 %trunc_ln3" [kernel_MHSA.cpp:71]   --->   Operation 458 'sext' 'sext_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln71" [kernel_MHSA.cpp:71]   --->   Operation 459 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%muxLogicAXIMAddr_to_empty = muxlogic i32 %gmem0_addr"   --->   Operation 460 'muxlogic' 'muxLogicAXIMAddr_to_empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%muxLogicAXIMBurst_to_empty = muxlogic i64 768"   --->   Operation 461 'muxlogic' 'muxLogicAXIMBurst_to_empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [11/11] (1.08ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768" [kernel_MHSA.cpp:71]   --->   Operation 462 'readreq' 'empty' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 463 [1/1] (0.36ns)   --->   "%store_ln77 = store i4 0, i4 %l" [kernel_MHSA.cpp:77]   --->   Operation 463 'store' 'store_ln77' <Predicate = true> <Delay = 0.36>
ST_2 : Operation 464 [1/1] (0.42ns)   --->   "%store_ln0 = store i25 0, i25 %phi_mul"   --->   Operation 464 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 465 [1/1] (0.42ns)   --->   "%store_ln0 = store i27 0, i27 %phi_mul78"   --->   Operation 465 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 466 [10/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768" [kernel_MHSA.cpp:71]   --->   Operation 466 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 467 [9/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768" [kernel_MHSA.cpp:71]   --->   Operation 467 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 468 [8/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768" [kernel_MHSA.cpp:71]   --->   Operation 468 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 469 [7/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768" [kernel_MHSA.cpp:71]   --->   Operation 469 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 470 [6/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768" [kernel_MHSA.cpp:71]   --->   Operation 470 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 471 [5/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768" [kernel_MHSA.cpp:71]   --->   Operation 471 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 472 [4/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768" [kernel_MHSA.cpp:71]   --->   Operation 472 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 473 [3/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768" [kernel_MHSA.cpp:71]   --->   Operation 473 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 474 [2/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768" [kernel_MHSA.cpp:71]   --->   Operation 474 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.08>
ST_12 : Operation 475 [1/11] (1.08ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768" [kernel_MHSA.cpp:71]   --->   Operation 475 'readreq' 'empty' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 476 [2/2] (0.00ns)   --->   "%call_ln71 = call void @kernel_mhsa_Pipeline_INPUT_COPY, i32 %gmem0, i62 %trunc_ln3, i32 %current_input_14, i32 %current_input_13, i32 %current_input_12, i32 %current_input_11, i32 %current_input_10, i32 %current_input_9, i32 %current_input_8, i32 %current_input" [kernel_MHSA.cpp:71]   --->   Operation 476 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 1.97>
ST_14 : Operation 477 [1/2] (1.28ns)   --->   "%call_ln71 = call void @kernel_mhsa_Pipeline_INPUT_COPY, i32 %gmem0, i62 %trunc_ln3, i32 %current_input_14, i32 %current_input_13, i32 %current_input_12, i32 %current_input_11, i32 %current_input_10, i32 %current_input_9, i32 %current_input_8, i32 %current_input" [kernel_MHSA.cpp:71]   --->   Operation 477 'call' 'call_ln71' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 478 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %position_read, i32 31"   --->   Operation 478 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %position_read" [kernel_MHSA.cpp:77]   --->   Operation 479 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 480 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %trunc_ln77, i10 0" [kernel_MHSA.cpp:77]   --->   Operation 480 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = trunc i32 %position_read" [kernel_MHSA.cpp:77]   --->   Operation 481 'trunc' 'trunc_ln77_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 482 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i11.i8, i11 %trunc_ln77_1, i8 0" [kernel_MHSA.cpp:77]   --->   Operation 482 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 483 [1/1] (0.80ns)   --->   "%sub_ln77 = sub i19 %p_shl, i19 %p_shl2" [kernel_MHSA.cpp:77]   --->   Operation 483 'sub' 'sub_ln77' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i32 %position_read" [kernel_MHSA.cpp:77]   --->   Operation 484 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 485 [1/1] (0.85ns)   --->   "%add_ln77 = add i33 %sext_ln77, i33 1" [kernel_MHSA.cpp:77]   --->   Operation 485 'add' 'add_ln77' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 486 [1/1] (0.71ns)   --->   "%icmp_ln128 = icmp_ne  i33 %add_ln77, i33 0" [kernel_MHSA.cpp:128]   --->   Operation 486 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 0.71> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 487 [1/1] (0.41ns)   --->   "%select_ln128 = select i1 %icmp_ln128, i33 %add_ln77, i33 1" [kernel_MHSA.cpp:128]   --->   Operation 487 'select' 'select_ln128' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i33.i32.i32, i33 %add_ln77, i32 1, i32 32" [kernel_MHSA.cpp:77]   --->   Operation 488 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 489 [1/1] (0.70ns)   --->   "%icmp = icmp_ne  i32 %tmp_10, i32 0" [kernel_MHSA.cpp:77]   --->   Operation 489 'icmp' 'icmp' <Predicate = true> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 490 [1/1] (0.41ns)   --->   "%umax = select i1 %icmp, i33 %add_ln77, i33 1" [kernel_MHSA.cpp:77]   --->   Operation 490 'select' 'umax' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i33.i5, i33 %umax, i5 0" [kernel_MHSA.cpp:77]   --->   Operation 491 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln77 = br void %CACHE_STORE" [kernel_MHSA.cpp:77]   --->   Operation 492 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.51>
ST_15 : Operation 493 [1/1] (0.00ns)   --->   "%phi_mul78_load = load i27 %phi_mul78" [kernel_MHSA.cpp:77]   --->   Operation 493 'load' 'phi_mul78_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 494 [1/1] (0.00ns)   --->   "%phi_mul_load = load i25 %phi_mul" [kernel_MHSA.cpp:87]   --->   Operation 494 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 495 [1/1] (0.00ns)   --->   "%l_1 = load i4 %l" [kernel_MHSA.cpp:77]   --->   Operation 495 'load' 'l_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 496 [1/1] (0.66ns)   --->   "%add_ln77_2 = add i4 %l_1, i4 1" [kernel_MHSA.cpp:77]   --->   Operation 496 'add' 'add_ln77_2' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 497 [1/1] (0.84ns)   --->   "%add_ln77_3 = add i27 %phi_mul78_load, i27 9440256" [kernel_MHSA.cpp:77]   --->   Operation 497 'add' 'add_ln77_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 498 [1/1] (0.83ns)   --->   "%add_ln77_4 = add i25 %phi_mul_load, i25 2360064" [kernel_MHSA.cpp:77]   --->   Operation 498 'add' 'add_ln77_4' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 499 [1/1] (0.43ns)   --->   "%icmp_ln77 = icmp_eq  i4 %l_1, i4 12" [kernel_MHSA.cpp:77]   --->   Operation 499 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.43> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %CACHE_STORE.split, void %OUTPUT_WRITE" [kernel_MHSA.cpp:77]   --->   Operation 500 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 501 [2/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_mhsa_Pipeline_VITIS_LOOP_19_1, i32 %current_input, i32 %current_input_8, i32 %current_input_9, i32 %current_input_10, i32 %current_input_11, i32 %current_input_12, i32 %current_input_13, i32 %current_input_14, i32 %sum_local_loc"   --->   Operation 501 'call' 'call_ln0' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 502 [2/2] (0.00ns)   --->   "%call_ln128 = call void @kernel_mhsa_Outline_ATT_INIT, i33 %select_ln128, i32 %att_11, i32 %att_10, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att, i1 %tmp" [kernel_MHSA.cpp:128]   --->   Operation 502 'call' 'call_ln128' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 503 [2/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_mhsa_Pipeline_XB_INIT, i32 %xb_7, i32 %xb_6, i32 %xb_5, i32 %xb_4, i32 %xb_3, i32 %xb_2, i32 %xb_1, i32 %xb"   --->   Operation 503 'call' 'call_ln0' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 504 [1/1] (0.00ns)   --->   "%muxLogicAXIMAddr_to_empty_258 = muxlogic i32 %gmem0_addr"   --->   Operation 504 'muxlogic' 'muxLogicAXIMAddr_to_empty_258' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_15 : Operation 505 [1/1] (0.00ns)   --->   "%muxLogicAXIMBurst_to_empty_258 = muxlogic i64 768"   --->   Operation 505 'muxlogic' 'muxLogicAXIMBurst_to_empty_258' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_15 : Operation 506 [1/1] (1.08ns)   --->   "%empty_258 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem0_addr, i64 768" [kernel_MHSA.cpp:232]   --->   Operation 506 'writereq' 'empty_258' <Predicate = (icmp_ln77)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 1.28>
ST_16 : Operation 507 [1/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_mhsa_Pipeline_VITIS_LOOP_19_1, i32 %current_input, i32 %current_input_8, i32 %current_input_9, i32 %current_input_10, i32 %current_input_11, i32 %current_input_12, i32 %current_input_13, i32 %current_input_14, i32 %sum_local_loc"   --->   Operation 507 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 508 [1/2] (0.43ns)   --->   "%call_ln128 = call void @kernel_mhsa_Outline_ATT_INIT, i33 %select_ln128, i32 %att_11, i32 %att_10, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att, i1 %tmp" [kernel_MHSA.cpp:128]   --->   Operation 508 'call' 'call_ln128' <Predicate = true> <Delay = 0.43> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 509 [1/2] (1.28ns)   --->   "%call_ln0 = call void @kernel_mhsa_Pipeline_XB_INIT, i32 %xb_7, i32 %xb_6, i32 %xb_5, i32 %xb_4, i32 %xb_3, i32 %xb_2, i32 %xb_1, i32 %xb"   --->   Operation 509 'call' 'call_ln0' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 0.43>
ST_17 : Operation 510 [1/1] (0.00ns)   --->   "%sum_local_loc_load = load i32 %sum_local_loc"   --->   Operation 510 'load' 'sum_local_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 511 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicI0_to_div_i = muxlogic i32 %sum_local_loc_load"   --->   Operation 511 'muxlogic' 'muxLogicI0_to_div_i' <Predicate = true> <Delay = 0.43>
ST_17 : Operation 512 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicI1_to_div_i = muxlogic i32 768"   --->   Operation 512 'muxlogic' 'muxLogicI1_to_div_i' <Predicate = true> <Delay = 0.43>

State 18 <SV = 17> <Delay = 2.58>
ST_18 : Operation 513 [11/11] (2.58ns) (share mux size 3)   --->   "%div_i = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 513 'fdiv' 'div_i' <Predicate = true> <Delay = 2.58> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.79>
ST_19 : Operation 514 [10/11] (2.79ns) (share mux size 3)   --->   "%div_i = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 514 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.79>
ST_20 : Operation 515 [9/11] (2.79ns) (share mux size 3)   --->   "%div_i = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 515 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.79>
ST_21 : Operation 516 [8/11] (2.79ns) (share mux size 3)   --->   "%div_i = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 516 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.79>
ST_22 : Operation 517 [7/11] (2.79ns) (share mux size 3)   --->   "%div_i = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 517 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.79>
ST_23 : Operation 518 [6/11] (2.79ns) (share mux size 3)   --->   "%div_i = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 518 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.79>
ST_24 : Operation 519 [5/11] (2.79ns) (share mux size 3)   --->   "%div_i = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 519 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.79>
ST_25 : Operation 520 [4/11] (2.79ns) (share mux size 3)   --->   "%div_i = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 520 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.79>
ST_26 : Operation 521 [3/11] (2.79ns) (share mux size 3)   --->   "%div_i = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 521 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.79>
ST_27 : Operation 522 [2/11] (2.79ns) (share mux size 3)   --->   "%div_i = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 522 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.44>
ST_28 : Operation 523 [1/11] (0.09ns) (share mux size 3)   --->   "%div_i = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 523 'fdiv' 'div_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 524 [1/1] (1.35ns) (share mux size 69)   --->   "%muxLogicI0_to_p_x_assign = muxlogic i32 %div_i"   --->   Operation 524 'muxlogic' 'muxLogicI0_to_p_x_assign' <Predicate = true> <Delay = 1.35>
ST_28 : Operation 525 [1/1] (1.35ns) (share mux size 69)   --->   "%muxLogicI1_to_p_x_assign = muxlogic i32 1e-06"   --->   Operation 525 'muxlogic' 'muxLogicI1_to_p_x_assign' <Predicate = true> <Delay = 1.35>

State 29 <SV = 28> <Delay = 1.92>
ST_29 : Operation 526 [1/1] (1.92ns) (share mux size 69)   --->   "%p_x_assign = fadd i32 %div_i, i32 1e-06" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 526 'fadd' 'p_x_assign' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.38>
ST_30 : Operation 527 [1/1] (0.00ns)   --->   "%muxLogicI0_to_tmp_s = muxlogic i32 %p_x_assign"   --->   Operation 527 'muxlogic' 'muxLogicI0_to_tmp_s' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 528 [15/15] (1.38ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 528 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 1.38> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.09>
ST_31 : Operation 529 [14/15] (2.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 529 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.09>
ST_32 : Operation 530 [13/15] (2.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 530 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.09>
ST_33 : Operation 531 [12/15] (2.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 531 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.09>
ST_34 : Operation 532 [11/15] (2.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 532 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.09>
ST_35 : Operation 533 [10/15] (2.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 533 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.09>
ST_36 : Operation 534 [9/15] (2.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 534 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.09>
ST_37 : Operation 535 [8/15] (2.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 535 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.09>
ST_38 : Operation 536 [7/15] (2.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 536 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.09>
ST_39 : Operation 537 [6/15] (2.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 537 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.09>
ST_40 : Operation 538 [5/15] (2.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 538 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.09>
ST_41 : Operation 539 [4/15] (2.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 539 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.09>
ST_42 : Operation 540 [3/15] (2.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 540 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.09>
ST_43 : Operation 541 [2/15] (2.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 541 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.71>
ST_44 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i27 %phi_mul78_load" [kernel_MHSA.cpp:77]   --->   Operation 542 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 543 [1/1] (1.01ns)   --->   "%add_ln77_1 = add i64 %zext_ln77, i64 %weights_read" [kernel_MHSA.cpp:77]   --->   Operation 543 'add' 'add_ln77_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 544 [1/15] (0.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 544 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 0.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 545 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicI0_to_norm = muxlogic i32 1"   --->   Operation 545 'muxlogic' 'muxLogicI0_to_norm' <Predicate = true> <Delay = 0.43>
ST_44 : Operation 546 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicI1_to_norm = muxlogic i32 %tmp_s"   --->   Operation 546 'muxlogic' 'muxLogicI1_to_norm' <Predicate = true> <Delay = 0.43>
ST_44 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln77_1, i32 2, i32 63" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94]   --->   Operation 547 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i62 %trunc_ln5" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94]   --->   Operation 548 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 549 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln27" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94]   --->   Operation 549 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 550 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicAXIMAddr_to_empty_257 = muxlogic i32 %gmem1_addr"   --->   Operation 550 'muxlogic' 'muxLogicAXIMAddr_to_empty_257' <Predicate = true> <Delay = 0.70>
ST_44 : Operation 551 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicAXIMBurst_to_empty_257 = muxlogic i64 768"   --->   Operation 551 'muxlogic' 'muxLogicAXIMBurst_to_empty_257' <Predicate = true> <Delay = 0.70>
ST_44 : Operation 552 [11/11] (0.99ns) (share mux size 5)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94]   --->   Operation 552 'readreq' 'empty_257' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.92>
ST_45 : Operation 553 [11/11] (2.58ns) (share mux size 3)   --->   "%norm = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 553 'fdiv' 'norm' <Predicate = true> <Delay = 2.58> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 554 [10/11] (2.92ns) (share mux size 5)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94]   --->   Operation 554 'readreq' 'empty_257' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.92>
ST_46 : Operation 555 [10/11] (2.79ns) (share mux size 3)   --->   "%norm = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 555 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 556 [9/11] (2.92ns) (share mux size 5)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94]   --->   Operation 556 'readreq' 'empty_257' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.92>
ST_47 : Operation 557 [9/11] (2.79ns) (share mux size 3)   --->   "%norm = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 557 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 558 [8/11] (2.92ns) (share mux size 5)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94]   --->   Operation 558 'readreq' 'empty_257' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.92>
ST_48 : Operation 559 [8/11] (2.79ns) (share mux size 3)   --->   "%norm = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 559 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 560 [7/11] (2.92ns) (share mux size 5)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94]   --->   Operation 560 'readreq' 'empty_257' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.92>
ST_49 : Operation 561 [7/11] (2.79ns) (share mux size 3)   --->   "%norm = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 561 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 562 [6/11] (2.92ns) (share mux size 5)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94]   --->   Operation 562 'readreq' 'empty_257' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.92>
ST_50 : Operation 563 [6/11] (2.79ns) (share mux size 3)   --->   "%norm = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 563 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 564 [5/11] (2.92ns) (share mux size 5)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94]   --->   Operation 564 'readreq' 'empty_257' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.92>
ST_51 : Operation 565 [5/11] (2.79ns) (share mux size 3)   --->   "%norm = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 565 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 566 [4/11] (2.92ns) (share mux size 5)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94]   --->   Operation 566 'readreq' 'empty_257' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.92>
ST_52 : Operation 567 [4/11] (2.79ns) (share mux size 3)   --->   "%norm = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 567 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 568 [3/11] (2.92ns) (share mux size 5)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94]   --->   Operation 568 'readreq' 'empty_257' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.92>
ST_53 : Operation 569 [3/11] (2.79ns) (share mux size 3)   --->   "%norm = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 569 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 570 [2/11] (2.92ns) (share mux size 5)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94]   --->   Operation 570 'readreq' 'empty_257' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.79>
ST_54 : Operation 571 [2/11] (2.79ns) (share mux size 3)   --->   "%norm = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 571 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 572 [1/11] (0.99ns) (share mux size 5)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94]   --->   Operation 572 'readreq' 'empty_257' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 0.09>
ST_55 : Operation 573 [1/11] (0.09ns) (share mux size 3)   --->   "%norm = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94]   --->   Operation 573 'fdiv' 'norm' <Predicate = true> <Delay = 0.09> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 574 [2/2] (0.00ns)   --->   "%call_ln27 = call void @kernel_mhsa_Pipeline_VITIS_LOOP_27_2, i32 %gmem1, i62 %trunc_ln5, i32 %out_rms_vec_7, i32 %out_rms_vec_6, i32 %out_rms_vec_5, i32 %out_rms_vec_4, i32 %out_rms_vec_3, i32 %out_rms_vec_2, i32 %out_rms_vec_1, i32 %out_rms_vec, i32 %current_input, i32 %current_input_8, i32 %current_input_9, i32 %current_input_10, i32 %current_input_11, i32 %current_input_12, i32 %current_input_13, i32 %current_input_14, i32 %norm" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94]   --->   Operation 574 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 56 <SV = 55> <Delay = 0.83>
ST_56 : Operation 575 [1/2] (0.00ns)   --->   "%call_ln27 = call void @kernel_mhsa_Pipeline_VITIS_LOOP_27_2, i32 %gmem1, i62 %trunc_ln5, i32 %out_rms_vec_7, i32 %out_rms_vec_6, i32 %out_rms_vec_5, i32 %out_rms_vec_4, i32 %out_rms_vec_3, i32 %out_rms_vec_2, i32 %out_rms_vec_1, i32 %out_rms_vec, i32 %current_input, i32 %current_input_8, i32 %current_input_9, i32 %current_input_10, i32 %current_input_11, i32 %current_input_12, i32 %current_input_13, i32 %current_input_14, i32 %norm" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94]   --->   Operation 575 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_56 : Operation 576 [1/1] (0.83ns)   --->   "%add_ln84 = add i25 %phi_mul_load, i25 768" [kernel_MHSA.cpp:84]   --->   Operation 576 'add' 'add_ln84' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.71>
ST_57 : Operation 577 [2/2] (2.71ns)   --->   "%call_ln99 = call void @matmul.1, i32 %out_q, i32 %out_q_1, i32 %out_q_2, i32 %out_q_3, i32 %out_q_4, i32 %out_q_5, i32 %out_q_6, i32 %out_q_7, i32 %out_rms_vec, i32 %out_rms_vec_1, i32 %out_rms_vec_2, i32 %out_rms_vec_3, i32 %out_rms_vec_4, i32 %out_rms_vec_5, i32 %out_rms_vec_6, i32 %out_rms_vec_7, i32 %gmem1, i64 %weights_read, i25 %add_ln84, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3" [kernel_MHSA.cpp:99]   --->   Operation 577 'call' 'call_ln99' <Predicate = true> <Delay = 2.71> <CoreType = "Generic">   --->   Generic Core

State 58 <SV = 57> <Delay = 0.83>
ST_58 : Operation 578 [1/1] (0.83ns)   --->   "%add_ln85 = add i25 %phi_mul_load, i25 590592" [kernel_MHSA.cpp:85]   --->   Operation 578 'add' 'add_ln85' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 579 [1/2] (0.00ns)   --->   "%call_ln99 = call void @matmul.1, i32 %out_q, i32 %out_q_1, i32 %out_q_2, i32 %out_q_3, i32 %out_q_4, i32 %out_q_5, i32 %out_q_6, i32 %out_q_7, i32 %out_rms_vec, i32 %out_rms_vec_1, i32 %out_rms_vec_2, i32 %out_rms_vec_3, i32 %out_rms_vec_4, i32 %out_rms_vec_5, i32 %out_rms_vec_6, i32 %out_rms_vec_7, i32 %gmem1, i64 %weights_read, i25 %add_ln84, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3" [kernel_MHSA.cpp:99]   --->   Operation 579 'call' 'call_ln99' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 59 <SV = 58> <Delay = 2.82>
ST_59 : Operation 580 [2/2] (2.71ns)   --->   "%call_ln100 = call void @matmul.1, i32 %out_k, i32 %out_k_1, i32 %out_k_2, i32 %out_k_3, i32 %out_k_4, i32 %out_k_5, i32 %out_k_6, i32 %out_k_7, i32 %out_rms_vec, i32 %out_rms_vec_1, i32 %out_rms_vec_2, i32 %out_rms_vec_3, i32 %out_rms_vec_4, i32 %out_rms_vec_5, i32 %out_rms_vec_6, i32 %out_rms_vec_7, i32 %gmem1, i64 %weights_read, i25 %add_ln85, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3" [kernel_MHSA.cpp:100]   --->   Operation 580 'call' 'call_ln100' <Predicate = true> <Delay = 2.71> <CoreType = "Generic">   --->   Generic Core
ST_59 : Operation 581 [2/2] (2.82ns)   --->   "%call_ln108 = call void @RoPE, i32 %out_q_rope, i32 %out_q_rope_1, i32 %out_q_rope_2, i32 %out_q_rope_3, i32 %out_q_rope_4, i32 %out_q_rope_5, i32 %out_q_rope_6, i32 %out_q_rope_7, i32 %out_q, i32 %out_q_1, i32 %out_q_2, i32 %out_q_3, i32 %out_q_4, i32 %out_q_5, i32 %out_q_6, i32 %out_q_7, i32 %position_read, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_100, i28 %second_order_float_cos_K0, i22 %second_order_float_cos_K1, i14 %second_order_float_cos_K2, i29 %second_order_float_sin_K0, i21 %second_order_float_sin_K1, i13 %second_order_float_sin_K2" [kernel_MHSA.cpp:108]   --->   Operation 581 'call' 'call_ln108' <Predicate = true> <Delay = 2.82> <CoreType = "Generic">   --->   Generic Core

State 60 <SV = 59> <Delay = 0.83>
ST_60 : Operation 582 [1/1] (0.83ns)   --->   "%add_ln86 = add i25 %phi_mul_load, i25 1180416" [kernel_MHSA.cpp:86]   --->   Operation 582 'add' 'add_ln86' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 583 [1/2] (0.00ns)   --->   "%call_ln100 = call void @matmul.1, i32 %out_k, i32 %out_k_1, i32 %out_k_2, i32 %out_k_3, i32 %out_k_4, i32 %out_k_5, i32 %out_k_6, i32 %out_k_7, i32 %out_rms_vec, i32 %out_rms_vec_1, i32 %out_rms_vec_2, i32 %out_rms_vec_3, i32 %out_rms_vec_4, i32 %out_rms_vec_5, i32 %out_rms_vec_6, i32 %out_rms_vec_7, i32 %gmem1, i64 %weights_read, i25 %add_ln85, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3" [kernel_MHSA.cpp:100]   --->   Operation 583 'call' 'call_ln100' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_60 : Operation 584 [1/2] (0.00ns)   --->   "%call_ln108 = call void @RoPE, i32 %out_q_rope, i32 %out_q_rope_1, i32 %out_q_rope_2, i32 %out_q_rope_3, i32 %out_q_rope_4, i32 %out_q_rope_5, i32 %out_q_rope_6, i32 %out_q_rope_7, i32 %out_q, i32 %out_q_1, i32 %out_q_2, i32 %out_q_3, i32 %out_q_4, i32 %out_q_5, i32 %out_q_6, i32 %out_q_7, i32 %position_read, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_100, i28 %second_order_float_cos_K0, i22 %second_order_float_cos_K1, i14 %second_order_float_cos_K2, i29 %second_order_float_sin_K0, i21 %second_order_float_sin_K1, i13 %second_order_float_sin_K2" [kernel_MHSA.cpp:108]   --->   Operation 584 'call' 'call_ln108' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 61 <SV = 60> <Delay = 2.82>
ST_61 : Operation 585 [2/2] (2.71ns)   --->   "%call_ln101 = call void @matmul.1, i32 %out_v, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i32 %out_rms_vec, i32 %out_rms_vec_1, i32 %out_rms_vec_2, i32 %out_rms_vec_3, i32 %out_rms_vec_4, i32 %out_rms_vec_5, i32 %out_rms_vec_6, i32 %out_rms_vec_7, i32 %gmem1, i64 %weights_read, i25 %add_ln86, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3" [kernel_MHSA.cpp:101]   --->   Operation 585 'call' 'call_ln101' <Predicate = true> <Delay = 2.71> <CoreType = "Generic">   --->   Generic Core
ST_61 : Operation 586 [2/2] (2.82ns)   --->   "%call_ln109 = call void @RoPE, i32 %out_k_rope, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_k, i32 %out_k_1, i32 %out_k_2, i32 %out_k_3, i32 %out_k_4, i32 %out_k_5, i32 %out_k_6, i32 %out_k_7, i32 %position_read, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_100, i28 %second_order_float_cos_K0, i22 %second_order_float_cos_K1, i14 %second_order_float_cos_K2, i29 %second_order_float_sin_K0, i21 %second_order_float_sin_K1, i13 %second_order_float_sin_K2" [kernel_MHSA.cpp:109]   --->   Operation 586 'call' 'call_ln109' <Predicate = true> <Delay = 2.82> <CoreType = "Generic">   --->   Generic Core

State 62 <SV = 61> <Delay = 0.00>
ST_62 : Operation 587 [1/2] (0.00ns)   --->   "%call_ln101 = call void @matmul.1, i32 %out_v, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i32 %out_rms_vec, i32 %out_rms_vec_1, i32 %out_rms_vec_2, i32 %out_rms_vec_3, i32 %out_rms_vec_4, i32 %out_rms_vec_5, i32 %out_rms_vec_6, i32 %out_rms_vec_7, i32 %gmem1, i64 %weights_read, i25 %add_ln86, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3" [kernel_MHSA.cpp:101]   --->   Operation 587 'call' 'call_ln101' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_62 : Operation 588 [1/2] (0.00ns)   --->   "%call_ln109 = call void @RoPE, i32 %out_k_rope, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_k, i32 %out_k_1, i32 %out_k_2, i32 %out_k_3, i32 %out_k_4, i32 %out_k_5, i32 %out_k_6, i32 %out_k_7, i32 %position_read, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_100, i28 %second_order_float_cos_K0, i22 %second_order_float_cos_K1, i14 %second_order_float_cos_K2, i29 %second_order_float_sin_K0, i21 %second_order_float_sin_K1, i13 %second_order_float_sin_K2" [kernel_MHSA.cpp:109]   --->   Operation 588 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 63 <SV = 62> <Delay = 0.43>
ST_63 : Operation 589 [2/2] (0.43ns)   --->   "%call_ln77 = call void @kernel_mhsa_Pipeline_CACHE_STORE, i32 %out_k_rope, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i19 %sub_ln77, i32 %out_v, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i4 %l_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7" [kernel_MHSA.cpp:77]   --->   Operation 589 'call' 'call_ln77' <Predicate = true> <Delay = 0.43> <CoreType = "Generic">   --->   Generic Core

State 64 <SV = 63> <Delay = 0.00>
ST_64 : Operation 590 [1/2] (0.00ns)   --->   "%call_ln77 = call void @kernel_mhsa_Pipeline_CACHE_STORE, i32 %out_k_rope, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i19 %sub_ln77, i32 %out_v, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i4 %l_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7" [kernel_MHSA.cpp:77]   --->   Operation 590 'call' 'call_ln77' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 65 <SV = 64> <Delay = 0.00>
ST_65 : Operation 591 [2/2] (0.00ns)   --->   "%call_ln128 = call void @kernel_mhsa_Outline_HEAD_COMPUTE, i33 %select_ln128, i1 %tmp, i32 %att_11, i32 %att_10, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att, i32 %out_q_rope, i32 %out_q_rope_1, i32 %out_q_rope_2, i32 %out_q_rope_3, i32 %out_q_rope_4, i32 %out_q_rope_5, i32 %out_q_rope_6, i32 %out_q_rope_7, i4 %l_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7" [kernel_MHSA.cpp:128]   --->   Operation 591 'call' 'call_ln128' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 66 <SV = 65> <Delay = 0.43>
ST_66 : Operation 592 [1/2] (0.43ns)   --->   "%call_ln128 = call void @kernel_mhsa_Outline_HEAD_COMPUTE, i33 %select_ln128, i1 %tmp, i32 %att_11, i32 %att_10, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att, i32 %out_q_rope, i32 %out_q_rope_1, i32 %out_q_rope_2, i32 %out_q_rope_3, i32 %out_q_rope_4, i32 %out_q_rope_5, i32 %out_q_rope_6, i32 %out_q_rope_7, i4 %l_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7" [kernel_MHSA.cpp:128]   --->   Operation 592 'call' 'call_ln128' <Predicate = true> <Delay = 0.43> <CoreType = "Generic">   --->   Generic Core

State 67 <SV = 66> <Delay = 0.00>
ST_67 : Operation 593 [2/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_mhsa_Outline_SOFTMAX_HEADS, i32 %att, i32 %att_1, i32 %att_2, i32 %att_3, i32 %att_4, i32 %att_5, i32 %att_6, i32 %att_7, i32 %att_8, i32 %att_9, i32 %att_10, i32 %att_11"   --->   Operation 593 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 68 <SV = 67> <Delay = 0.43>
ST_68 : Operation 594 [1/1] (0.00ns)   --->   "%speclooptripcount_ln77 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [kernel_MHSA.cpp:77]   --->   Operation 594 'speclooptripcount' 'speclooptripcount_ln77' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 595 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_82" [kernel_MHSA.cpp:77]   --->   Operation 595 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 596 [1/2] (0.43ns)   --->   "%call_ln0 = call void @kernel_mhsa_Outline_SOFTMAX_HEADS, i32 %att, i32 %att_1, i32 %att_2, i32 %att_3, i32 %att_4, i32 %att_5, i32 %att_6, i32 %att_7, i32 %att_8, i32 %att_9, i32 %att_10, i32 %att_11"   --->   Operation 596 'call' 'call_ln0' <Predicate = true> <Delay = 0.43> <CoreType = "Generic">   --->   Generic Core
ST_68 : Operation 597 [1/1] (0.36ns)   --->   "%br_ln183 = br void %ACCUM_ZERO" [kernel_MHSA.cpp:183]   --->   Operation 597 'br' 'br_ln183' <Predicate = true> <Delay = 0.36>

State 69 <SV = 68> <Delay = 0.85>
ST_69 : Operation 598 [1/1] (0.00ns)   --->   "%h = phi i4 %add_ln183, void %ACCUM_WRITEBACK, i4 0, void %CACHE_STORE.split" [kernel_MHSA.cpp:183]   --->   Operation 598 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 599 [1/1] (0.66ns)   --->   "%add_ln183 = add i4 %h, i4 1" [kernel_MHSA.cpp:183]   --->   Operation 599 'add' 'add_ln183' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 600 [1/1] (0.43ns)   --->   "%icmp_ln183 = icmp_eq  i4 %h, i4 12" [kernel_MHSA.cpp:183]   --->   Operation 600 'icmp' 'icmp_ln183' <Predicate = true> <Delay = 0.43> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 601 [1/1] (0.00ns)   --->   "%br_ln183 = br i1 %icmp_ln183, void %ACCUM_ZERO.split, void %RESIDUAL" [kernel_MHSA.cpp:183]   --->   Operation 601 'br' 'br_ln183' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 602 [1/1] (0.00ns)   --->   "%speclooptripcount_ln187 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [kernel_MHSA.cpp:187]   --->   Operation 602 'speclooptripcount' 'speclooptripcount_ln187' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 603 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_80" [kernel_MHSA.cpp:183]   --->   Operation 603 'specloopname' 'specloopname_ln183' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 604 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum" [kernel_MHSA.cpp:193]   --->   Operation 604 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 605 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_1" [kernel_MHSA.cpp:193]   --->   Operation 605 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 606 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_2" [kernel_MHSA.cpp:193]   --->   Operation 606 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 607 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_3" [kernel_MHSA.cpp:193]   --->   Operation 607 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 608 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_4" [kernel_MHSA.cpp:193]   --->   Operation 608 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 609 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_5" [kernel_MHSA.cpp:193]   --->   Operation 609 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 610 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_6" [kernel_MHSA.cpp:193]   --->   Operation 610 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 611 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_7" [kernel_MHSA.cpp:193]   --->   Operation 611 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 612 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_8" [kernel_MHSA.cpp:193]   --->   Operation 612 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 613 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_9" [kernel_MHSA.cpp:193]   --->   Operation 613 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 614 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_10" [kernel_MHSA.cpp:193]   --->   Operation 614 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 615 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_11" [kernel_MHSA.cpp:193]   --->   Operation 615 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 616 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_12" [kernel_MHSA.cpp:193]   --->   Operation 616 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 617 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_13" [kernel_MHSA.cpp:193]   --->   Operation 617 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 618 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_14" [kernel_MHSA.cpp:193]   --->   Operation 618 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 619 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_15" [kernel_MHSA.cpp:193]   --->   Operation 619 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 620 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_16" [kernel_MHSA.cpp:193]   --->   Operation 620 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 621 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_17" [kernel_MHSA.cpp:193]   --->   Operation 621 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 622 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_18" [kernel_MHSA.cpp:193]   --->   Operation 622 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 623 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_19" [kernel_MHSA.cpp:193]   --->   Operation 623 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 624 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_20" [kernel_MHSA.cpp:193]   --->   Operation 624 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 625 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_21" [kernel_MHSA.cpp:193]   --->   Operation 625 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 626 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_22" [kernel_MHSA.cpp:193]   --->   Operation 626 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 627 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_23" [kernel_MHSA.cpp:193]   --->   Operation 627 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 628 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_24" [kernel_MHSA.cpp:193]   --->   Operation 628 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 629 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_25" [kernel_MHSA.cpp:193]   --->   Operation 629 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 630 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_26" [kernel_MHSA.cpp:193]   --->   Operation 630 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 631 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_27" [kernel_MHSA.cpp:193]   --->   Operation 631 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 632 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_28" [kernel_MHSA.cpp:193]   --->   Operation 632 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 633 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_29" [kernel_MHSA.cpp:193]   --->   Operation 633 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 634 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_30" [kernel_MHSA.cpp:193]   --->   Operation 634 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 635 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_31" [kernel_MHSA.cpp:193]   --->   Operation 635 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 636 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_32" [kernel_MHSA.cpp:193]   --->   Operation 636 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 637 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_33" [kernel_MHSA.cpp:193]   --->   Operation 637 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 638 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_34" [kernel_MHSA.cpp:193]   --->   Operation 638 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 639 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_35" [kernel_MHSA.cpp:193]   --->   Operation 639 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 640 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_36" [kernel_MHSA.cpp:193]   --->   Operation 640 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 641 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_37" [kernel_MHSA.cpp:193]   --->   Operation 641 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 642 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_38" [kernel_MHSA.cpp:193]   --->   Operation 642 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 643 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_39" [kernel_MHSA.cpp:193]   --->   Operation 643 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 644 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_40" [kernel_MHSA.cpp:193]   --->   Operation 644 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 645 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_41" [kernel_MHSA.cpp:193]   --->   Operation 645 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 646 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_42" [kernel_MHSA.cpp:193]   --->   Operation 646 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 647 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_43" [kernel_MHSA.cpp:193]   --->   Operation 647 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 648 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_44" [kernel_MHSA.cpp:193]   --->   Operation 648 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 649 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_45" [kernel_MHSA.cpp:193]   --->   Operation 649 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 650 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_46" [kernel_MHSA.cpp:193]   --->   Operation 650 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 651 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_47" [kernel_MHSA.cpp:193]   --->   Operation 651 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 652 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_48" [kernel_MHSA.cpp:193]   --->   Operation 652 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 653 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_49" [kernel_MHSA.cpp:193]   --->   Operation 653 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 654 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_50" [kernel_MHSA.cpp:193]   --->   Operation 654 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 655 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_51" [kernel_MHSA.cpp:193]   --->   Operation 655 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 656 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_52" [kernel_MHSA.cpp:193]   --->   Operation 656 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 657 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_53" [kernel_MHSA.cpp:193]   --->   Operation 657 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 658 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_54" [kernel_MHSA.cpp:193]   --->   Operation 658 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 659 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_55" [kernel_MHSA.cpp:193]   --->   Operation 659 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 660 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_56" [kernel_MHSA.cpp:193]   --->   Operation 660 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 661 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_57" [kernel_MHSA.cpp:193]   --->   Operation 661 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 662 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_58" [kernel_MHSA.cpp:193]   --->   Operation 662 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 663 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_59" [kernel_MHSA.cpp:193]   --->   Operation 663 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 664 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_60" [kernel_MHSA.cpp:193]   --->   Operation 664 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 665 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_61" [kernel_MHSA.cpp:193]   --->   Operation 665 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 666 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_62" [kernel_MHSA.cpp:193]   --->   Operation 666 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 667 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 0, i32 %local_accum_63" [kernel_MHSA.cpp:193]   --->   Operation 667 'store' 'store_ln193' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 668 [1/1] (0.00ns)   --->   "%p_udiv1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %h, i3 0" [kernel_MHSA.cpp:183]   --->   Operation 668 'bitconcatenate' 'p_udiv1' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 669 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %tmp, void %for.inc217.preheader, void %ACCUM_WRITEBACK" [kernel_MHSA.cpp:197]   --->   Operation 669 'br' 'br_ln197' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_69 : Operation 670 [1/1] (0.83ns)   --->   "%add_ln87 = add i25 %phi_mul_load, i25 1770240" [kernel_MHSA.cpp:87]   --->   Operation 670 'add' 'add_ln87' <Predicate = (icmp_ln183)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 671 [1/1] (0.36ns)   --->   "%store_ln77 = store i4 %add_ln77_2, i4 %l" [kernel_MHSA.cpp:77]   --->   Operation 671 'store' 'store_ln77' <Predicate = (icmp_ln183)> <Delay = 0.36>
ST_69 : Operation 672 [1/1] (0.42ns)   --->   "%store_ln77 = store i25 %add_ln77_4, i25 %phi_mul" [kernel_MHSA.cpp:77]   --->   Operation 672 'store' 'store_ln77' <Predicate = (icmp_ln183)> <Delay = 0.42>
ST_69 : Operation 673 [1/1] (0.42ns)   --->   "%store_ln77 = store i27 %add_ln77_3, i27 %phi_mul78" [kernel_MHSA.cpp:77]   --->   Operation 673 'store' 'store_ln77' <Predicate = (icmp_ln183)> <Delay = 0.42>

State 70 <SV = 69> <Delay = 2.51>
ST_70 : Operation 674 [2/2] (2.51ns)   --->   "%call_ln77 = call void @kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC, i38 %tmp_34, i32 %local_accum, i32 %local_accum_1, i32 %att, i32 %att_1, i32 %att_2, i32 %att_3, i32 %att_4, i32 %att_5, i32 %att_6, i32 %att_7, i32 %att_8, i32 %att_9, i32 %att_10, i32 %att_11, i4 %h, i7 %p_udiv1, i4 %l_1, i32 %local_accum_2, i32 %local_accum_4, i32 %local_accum_6, i32 %local_accum_8, i32 %local_accum_10, i32 %local_accum_12, i32 %local_accum_14, i32 %local_accum_16, i32 %local_accum_18, i32 %local_accum_20, i32 %local_accum_22, i32 %local_accum_24, i32 %local_accum_26, i32 %local_accum_28, i32 %local_accum_30, i32 %local_accum_32, i32 %local_accum_34, i32 %local_accum_36, i32 %local_accum_38, i32 %local_accum_40, i32 %local_accum_42, i32 %local_accum_44, i32 %local_accum_46, i32 %local_accum_48, i32 %local_accum_50, i32 %local_accum_52, i32 %local_accum_54, i32 %local_accum_56, i32 %local_accum_58, i32 %local_accum_60, i32 %local_accum_62, i32 %local_accum_3, i32 %local_accum_5, i32 %local_accum_7, i32 %local_accum_9, i32 %local_accum_11, i32 %local_accum_13, i32 %local_accum_15, i32 %local_accum_17, i32 %local_accum_19, i32 %local_accum_21, i32 %local_accum_23, i32 %local_accum_25, i32 %local_accum_27, i32 %local_accum_29, i32 %local_accum_31, i32 %local_accum_33, i32 %local_accum_35, i32 %local_accum_37, i32 %local_accum_39, i32 %local_accum_41, i32 %local_accum_43, i32 %local_accum_45, i32 %local_accum_47, i32 %local_accum_49, i32 %local_accum_51, i32 %local_accum_53, i32 %local_accum_55, i32 %local_accum_57, i32 %local_accum_59, i32 %local_accum_61, i32 %local_accum_63, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7" [kernel_MHSA.cpp:77]   --->   Operation 674 'call' 'call_ln77' <Predicate = true> <Delay = 2.51> <CoreType = "Generic">   --->   Generic Core

State 71 <SV = 70> <Delay = 1.92>
ST_71 : Operation 675 [1/2] (1.92ns)   --->   "%call_ln77 = call void @kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC, i38 %tmp_34, i32 %local_accum, i32 %local_accum_1, i32 %att, i32 %att_1, i32 %att_2, i32 %att_3, i32 %att_4, i32 %att_5, i32 %att_6, i32 %att_7, i32 %att_8, i32 %att_9, i32 %att_10, i32 %att_11, i4 %h, i7 %p_udiv1, i4 %l_1, i32 %local_accum_2, i32 %local_accum_4, i32 %local_accum_6, i32 %local_accum_8, i32 %local_accum_10, i32 %local_accum_12, i32 %local_accum_14, i32 %local_accum_16, i32 %local_accum_18, i32 %local_accum_20, i32 %local_accum_22, i32 %local_accum_24, i32 %local_accum_26, i32 %local_accum_28, i32 %local_accum_30, i32 %local_accum_32, i32 %local_accum_34, i32 %local_accum_36, i32 %local_accum_38, i32 %local_accum_40, i32 %local_accum_42, i32 %local_accum_44, i32 %local_accum_46, i32 %local_accum_48, i32 %local_accum_50, i32 %local_accum_52, i32 %local_accum_54, i32 %local_accum_56, i32 %local_accum_58, i32 %local_accum_60, i32 %local_accum_62, i32 %local_accum_3, i32 %local_accum_5, i32 %local_accum_7, i32 %local_accum_9, i32 %local_accum_11, i32 %local_accum_13, i32 %local_accum_15, i32 %local_accum_17, i32 %local_accum_19, i32 %local_accum_21, i32 %local_accum_23, i32 %local_accum_25, i32 %local_accum_27, i32 %local_accum_29, i32 %local_accum_31, i32 %local_accum_33, i32 %local_accum_35, i32 %local_accum_37, i32 %local_accum_39, i32 %local_accum_41, i32 %local_accum_43, i32 %local_accum_45, i32 %local_accum_47, i32 %local_accum_49, i32 %local_accum_51, i32 %local_accum_53, i32 %local_accum_55, i32 %local_accum_57, i32 %local_accum_59, i32 %local_accum_61, i32 %local_accum_63, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_1, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_3, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_5, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7" [kernel_MHSA.cpp:77]   --->   Operation 675 'call' 'call_ln77' <Predicate = (!tmp)> <Delay = 1.92> <CoreType = "Generic">   --->   Generic Core
ST_71 : Operation 676 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ACCUM_WRITEBACK"   --->   Operation 676 'br' 'br_ln0' <Predicate = (!tmp)> <Delay = 0.00>

State 72 <SV = 71> <Delay = 2.30>
ST_72 : Operation 677 [1/1] (0.00ns)   --->   "%local_accum_load = load i32 %local_accum"   --->   Operation 677 'load' 'local_accum_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 678 [1/1] (0.00ns)   --->   "%local_accum_4_load = load i32 %local_accum_4"   --->   Operation 678 'load' 'local_accum_4_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 679 [1/1] (0.00ns)   --->   "%local_accum_8_load = load i32 %local_accum_8"   --->   Operation 679 'load' 'local_accum_8_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 680 [1/1] (0.00ns)   --->   "%local_accum_12_load = load i32 %local_accum_12"   --->   Operation 680 'load' 'local_accum_12_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 681 [1/1] (0.00ns)   --->   "%local_accum_16_load = load i32 %local_accum_16"   --->   Operation 681 'load' 'local_accum_16_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 682 [1/1] (0.00ns)   --->   "%local_accum_20_load = load i32 %local_accum_20"   --->   Operation 682 'load' 'local_accum_20_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 683 [1/1] (0.00ns)   --->   "%local_accum_24_load = load i32 %local_accum_24"   --->   Operation 683 'load' 'local_accum_24_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 684 [1/1] (0.00ns)   --->   "%local_accum_28_load = load i32 %local_accum_28"   --->   Operation 684 'load' 'local_accum_28_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 685 [1/1] (0.00ns)   --->   "%local_accum_32_load = load i32 %local_accum_32"   --->   Operation 685 'load' 'local_accum_32_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 686 [1/1] (0.00ns)   --->   "%local_accum_36_load = load i32 %local_accum_36"   --->   Operation 686 'load' 'local_accum_36_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 687 [1/1] (0.00ns)   --->   "%local_accum_40_load = load i32 %local_accum_40"   --->   Operation 687 'load' 'local_accum_40_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 688 [1/1] (0.00ns)   --->   "%local_accum_44_load = load i32 %local_accum_44"   --->   Operation 688 'load' 'local_accum_44_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 689 [1/1] (0.00ns)   --->   "%local_accum_48_load = load i32 %local_accum_48"   --->   Operation 689 'load' 'local_accum_48_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 690 [1/1] (0.00ns)   --->   "%local_accum_52_load = load i32 %local_accum_52"   --->   Operation 690 'load' 'local_accum_52_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 691 [1/1] (0.00ns)   --->   "%local_accum_56_load = load i32 %local_accum_56"   --->   Operation 691 'load' 'local_accum_56_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 692 [1/1] (0.00ns)   --->   "%local_accum_60_load = load i32 %local_accum_60"   --->   Operation 692 'load' 'local_accum_60_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 693 [1/1] (0.00ns)   --->   "%local_accum_1_load = load i32 %local_accum_1"   --->   Operation 693 'load' 'local_accum_1_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 694 [1/1] (0.00ns)   --->   "%local_accum_5_load = load i32 %local_accum_5"   --->   Operation 694 'load' 'local_accum_5_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 695 [1/1] (0.00ns)   --->   "%local_accum_9_load = load i32 %local_accum_9"   --->   Operation 695 'load' 'local_accum_9_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 696 [1/1] (0.00ns)   --->   "%local_accum_13_load = load i32 %local_accum_13"   --->   Operation 696 'load' 'local_accum_13_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 697 [1/1] (0.00ns)   --->   "%local_accum_17_load = load i32 %local_accum_17"   --->   Operation 697 'load' 'local_accum_17_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 698 [1/1] (0.00ns)   --->   "%local_accum_21_load = load i32 %local_accum_21"   --->   Operation 698 'load' 'local_accum_21_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 699 [1/1] (0.00ns)   --->   "%local_accum_25_load = load i32 %local_accum_25"   --->   Operation 699 'load' 'local_accum_25_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 700 [1/1] (0.00ns)   --->   "%local_accum_29_load = load i32 %local_accum_29"   --->   Operation 700 'load' 'local_accum_29_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 701 [1/1] (0.00ns)   --->   "%local_accum_33_load = load i32 %local_accum_33"   --->   Operation 701 'load' 'local_accum_33_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 702 [1/1] (0.00ns)   --->   "%local_accum_37_load = load i32 %local_accum_37"   --->   Operation 702 'load' 'local_accum_37_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 703 [1/1] (0.00ns)   --->   "%local_accum_41_load = load i32 %local_accum_41"   --->   Operation 703 'load' 'local_accum_41_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 704 [1/1] (0.00ns)   --->   "%local_accum_45_load = load i32 %local_accum_45"   --->   Operation 704 'load' 'local_accum_45_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 705 [1/1] (0.00ns)   --->   "%local_accum_49_load = load i32 %local_accum_49"   --->   Operation 705 'load' 'local_accum_49_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 706 [1/1] (0.00ns)   --->   "%local_accum_53_load = load i32 %local_accum_53"   --->   Operation 706 'load' 'local_accum_53_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 707 [1/1] (0.00ns)   --->   "%local_accum_57_load = load i32 %local_accum_57"   --->   Operation 707 'load' 'local_accum_57_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 708 [1/1] (0.00ns)   --->   "%local_accum_61_load = load i32 %local_accum_61"   --->   Operation 708 'load' 'local_accum_61_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 709 [1/1] (0.00ns)   --->   "%local_accum_2_load = load i32 %local_accum_2"   --->   Operation 709 'load' 'local_accum_2_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 710 [1/1] (0.00ns)   --->   "%local_accum_6_load = load i32 %local_accum_6"   --->   Operation 710 'load' 'local_accum_6_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 711 [1/1] (0.00ns)   --->   "%local_accum_10_load = load i32 %local_accum_10"   --->   Operation 711 'load' 'local_accum_10_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 712 [1/1] (0.00ns)   --->   "%local_accum_14_load = load i32 %local_accum_14"   --->   Operation 712 'load' 'local_accum_14_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 713 [1/1] (0.00ns)   --->   "%local_accum_18_load = load i32 %local_accum_18"   --->   Operation 713 'load' 'local_accum_18_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 714 [1/1] (0.00ns)   --->   "%local_accum_22_load = load i32 %local_accum_22"   --->   Operation 714 'load' 'local_accum_22_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 715 [1/1] (0.00ns)   --->   "%local_accum_26_load = load i32 %local_accum_26"   --->   Operation 715 'load' 'local_accum_26_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 716 [1/1] (0.00ns)   --->   "%local_accum_30_load = load i32 %local_accum_30"   --->   Operation 716 'load' 'local_accum_30_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 717 [1/1] (0.00ns)   --->   "%local_accum_34_load = load i32 %local_accum_34"   --->   Operation 717 'load' 'local_accum_34_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 718 [1/1] (0.00ns)   --->   "%local_accum_38_load = load i32 %local_accum_38"   --->   Operation 718 'load' 'local_accum_38_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 719 [1/1] (0.00ns)   --->   "%local_accum_42_load = load i32 %local_accum_42"   --->   Operation 719 'load' 'local_accum_42_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 720 [1/1] (0.00ns)   --->   "%local_accum_46_load = load i32 %local_accum_46"   --->   Operation 720 'load' 'local_accum_46_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 721 [1/1] (0.00ns)   --->   "%local_accum_50_load = load i32 %local_accum_50"   --->   Operation 721 'load' 'local_accum_50_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 722 [1/1] (0.00ns)   --->   "%local_accum_54_load = load i32 %local_accum_54"   --->   Operation 722 'load' 'local_accum_54_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 723 [1/1] (0.00ns)   --->   "%local_accum_58_load = load i32 %local_accum_58"   --->   Operation 723 'load' 'local_accum_58_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 724 [1/1] (0.00ns)   --->   "%local_accum_62_load = load i32 %local_accum_62"   --->   Operation 724 'load' 'local_accum_62_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 725 [1/1] (0.00ns)   --->   "%local_accum_3_load = load i32 %local_accum_3"   --->   Operation 725 'load' 'local_accum_3_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 726 [1/1] (0.00ns)   --->   "%local_accum_7_load = load i32 %local_accum_7"   --->   Operation 726 'load' 'local_accum_7_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 727 [1/1] (0.00ns)   --->   "%local_accum_11_load = load i32 %local_accum_11"   --->   Operation 727 'load' 'local_accum_11_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 728 [1/1] (0.00ns)   --->   "%local_accum_15_load = load i32 %local_accum_15"   --->   Operation 728 'load' 'local_accum_15_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 729 [1/1] (0.00ns)   --->   "%local_accum_19_load = load i32 %local_accum_19"   --->   Operation 729 'load' 'local_accum_19_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 730 [1/1] (0.00ns)   --->   "%local_accum_23_load = load i32 %local_accum_23"   --->   Operation 730 'load' 'local_accum_23_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 731 [1/1] (0.00ns)   --->   "%local_accum_27_load = load i32 %local_accum_27"   --->   Operation 731 'load' 'local_accum_27_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 732 [1/1] (0.00ns)   --->   "%local_accum_31_load = load i32 %local_accum_31"   --->   Operation 732 'load' 'local_accum_31_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 733 [1/1] (0.00ns)   --->   "%local_accum_35_load = load i32 %local_accum_35"   --->   Operation 733 'load' 'local_accum_35_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 734 [1/1] (0.00ns)   --->   "%local_accum_39_load = load i32 %local_accum_39"   --->   Operation 734 'load' 'local_accum_39_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 735 [1/1] (0.00ns)   --->   "%local_accum_43_load = load i32 %local_accum_43"   --->   Operation 735 'load' 'local_accum_43_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 736 [1/1] (0.00ns)   --->   "%local_accum_47_load = load i32 %local_accum_47"   --->   Operation 736 'load' 'local_accum_47_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 737 [1/1] (0.00ns)   --->   "%local_accum_51_load = load i32 %local_accum_51"   --->   Operation 737 'load' 'local_accum_51_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 738 [1/1] (0.00ns)   --->   "%local_accum_55_load = load i32 %local_accum_55"   --->   Operation 738 'load' 'local_accum_55_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 739 [1/1] (0.00ns)   --->   "%local_accum_59_load = load i32 %local_accum_59"   --->   Operation 739 'load' 'local_accum_59_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 740 [1/1] (0.00ns)   --->   "%local_accum_63_load = load i32 %local_accum_63"   --->   Operation 740 'load' 'local_accum_63_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 741 [2/2] (2.30ns)   --->   "%call_ln183 = call void @kernel_mhsa_Pipeline_ACCUM_WRITEBACK, i32 %xb_7, i32 %xb_6, i32 %xb_5, i32 %xb_4, i32 %xb_3, i32 %xb_2, i32 %xb_1, i32 %xb, i32 %local_accum_load, i32 %local_accum_4_load, i32 %local_accum_8_load, i32 %local_accum_12_load, i32 %local_accum_16_load, i32 %local_accum_20_load, i32 %local_accum_24_load, i32 %local_accum_28_load, i32 %local_accum_32_load, i32 %local_accum_36_load, i32 %local_accum_40_load, i32 %local_accum_44_load, i32 %local_accum_48_load, i32 %local_accum_52_load, i32 %local_accum_56_load, i32 %local_accum_60_load, i7 %p_udiv1, i32 %local_accum_1_load, i32 %local_accum_5_load, i32 %local_accum_9_load, i32 %local_accum_13_load, i32 %local_accum_17_load, i32 %local_accum_21_load, i32 %local_accum_25_load, i32 %local_accum_29_load, i32 %local_accum_33_load, i32 %local_accum_37_load, i32 %local_accum_41_load, i32 %local_accum_45_load, i32 %local_accum_49_load, i32 %local_accum_53_load, i32 %local_accum_57_load, i32 %local_accum_61_load, i32 %local_accum_2_load, i32 %local_accum_6_load, i32 %local_accum_10_load, i32 %local_accum_14_load, i32 %local_accum_18_load, i32 %local_accum_22_load, i32 %local_accum_26_load, i32 %local_accum_30_load, i32 %local_accum_34_load, i32 %local_accum_38_load, i32 %local_accum_42_load, i32 %local_accum_46_load, i32 %local_accum_50_load, i32 %local_accum_54_load, i32 %local_accum_58_load, i32 %local_accum_62_load, i32 %local_accum_3_load, i32 %local_accum_7_load, i32 %local_accum_11_load, i32 %local_accum_15_load, i32 %local_accum_19_load, i32 %local_accum_23_load, i32 %local_accum_27_load, i32 %local_accum_31_load, i32 %local_accum_35_load, i32 %local_accum_39_load, i32 %local_accum_43_load, i32 %local_accum_47_load, i32 %local_accum_51_load, i32 %local_accum_55_load, i32 %local_accum_59_load, i32 %local_accum_63_load" [kernel_MHSA.cpp:183]   --->   Operation 741 'call' 'call_ln183' <Predicate = true> <Delay = 2.30> <CoreType = "Generic">   --->   Generic Core

State 73 <SV = 72> <Delay = 0.64>
ST_73 : Operation 742 [1/2] (0.64ns)   --->   "%call_ln183 = call void @kernel_mhsa_Pipeline_ACCUM_WRITEBACK, i32 %xb_7, i32 %xb_6, i32 %xb_5, i32 %xb_4, i32 %xb_3, i32 %xb_2, i32 %xb_1, i32 %xb, i32 %local_accum_load, i32 %local_accum_4_load, i32 %local_accum_8_load, i32 %local_accum_12_load, i32 %local_accum_16_load, i32 %local_accum_20_load, i32 %local_accum_24_load, i32 %local_accum_28_load, i32 %local_accum_32_load, i32 %local_accum_36_load, i32 %local_accum_40_load, i32 %local_accum_44_load, i32 %local_accum_48_load, i32 %local_accum_52_load, i32 %local_accum_56_load, i32 %local_accum_60_load, i7 %p_udiv1, i32 %local_accum_1_load, i32 %local_accum_5_load, i32 %local_accum_9_load, i32 %local_accum_13_load, i32 %local_accum_17_load, i32 %local_accum_21_load, i32 %local_accum_25_load, i32 %local_accum_29_load, i32 %local_accum_33_load, i32 %local_accum_37_load, i32 %local_accum_41_load, i32 %local_accum_45_load, i32 %local_accum_49_load, i32 %local_accum_53_load, i32 %local_accum_57_load, i32 %local_accum_61_load, i32 %local_accum_2_load, i32 %local_accum_6_load, i32 %local_accum_10_load, i32 %local_accum_14_load, i32 %local_accum_18_load, i32 %local_accum_22_load, i32 %local_accum_26_load, i32 %local_accum_30_load, i32 %local_accum_34_load, i32 %local_accum_38_load, i32 %local_accum_42_load, i32 %local_accum_46_load, i32 %local_accum_50_load, i32 %local_accum_54_load, i32 %local_accum_58_load, i32 %local_accum_62_load, i32 %local_accum_3_load, i32 %local_accum_7_load, i32 %local_accum_11_load, i32 %local_accum_15_load, i32 %local_accum_19_load, i32 %local_accum_23_load, i32 %local_accum_27_load, i32 %local_accum_31_load, i32 %local_accum_35_load, i32 %local_accum_39_load, i32 %local_accum_43_load, i32 %local_accum_47_load, i32 %local_accum_51_load, i32 %local_accum_55_load, i32 %local_accum_59_load, i32 %local_accum_63_load" [kernel_MHSA.cpp:183]   --->   Operation 742 'call' 'call_ln183' <Predicate = true> <Delay = 0.64> <CoreType = "Generic">   --->   Generic Core
ST_73 : Operation 743 [1/1] (0.00ns)   --->   "%br_ln183 = br void %ACCUM_ZERO" [kernel_MHSA.cpp:183]   --->   Operation 743 'br' 'br_ln183' <Predicate = true> <Delay = 0.00>

State 74 <SV = 69> <Delay = 2.71>
ST_74 : Operation 744 [2/2] (2.71ns)   --->   "%call_ln222 = call void @matmul.1, i32 %xb2, i32 %xb2_1, i32 %xb2_2, i32 %xb2_3, i32 %xb2_4, i32 %xb2_5, i32 %xb2_6, i32 %xb2_7, i32 %xb, i32 %xb_1, i32 %xb_2, i32 %xb_3, i32 %xb_4, i32 %xb_5, i32 %xb_6, i32 %xb_7, i32 %gmem1, i64 %weights_read, i25 %add_ln87, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3" [kernel_MHSA.cpp:222]   --->   Operation 744 'call' 'call_ln222' <Predicate = true> <Delay = 2.71> <CoreType = "Generic">   --->   Generic Core

State 75 <SV = 70> <Delay = 0.00>
ST_75 : Operation 745 [1/2] (0.00ns)   --->   "%call_ln222 = call void @matmul.1, i32 %xb2, i32 %xb2_1, i32 %xb2_2, i32 %xb2_3, i32 %xb2_4, i32 %xb2_5, i32 %xb2_6, i32 %xb2_7, i32 %xb, i32 %xb_1, i32 %xb_2, i32 %xb_3, i32 %xb_4, i32 %xb_5, i32 %xb_6, i32 %xb_7, i32 %gmem1, i64 %weights_read, i25 %add_ln87, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3" [kernel_MHSA.cpp:222]   --->   Operation 745 'call' 'call_ln222' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 76 <SV = 71> <Delay = 0.00>
ST_76 : Operation 746 [2/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_mhsa_Pipeline_RESIDUAL, i32 %current_input_14, i32 %current_input_13, i32 %current_input_12, i32 %current_input_11, i32 %current_input_10, i32 %current_input_9, i32 %current_input_8, i32 %current_input, i32 %xb2, i32 %xb2_1, i32 %xb2_2, i32 %xb2_3, i32 %xb2_4, i32 %xb2_5, i32 %xb2_6, i32 %xb2_7"   --->   Operation 746 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 77 <SV = 72> <Delay = 0.00>
ST_77 : Operation 747 [1/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_mhsa_Pipeline_RESIDUAL, i32 %current_input_14, i32 %current_input_13, i32 %current_input_12, i32 %current_input_11, i32 %current_input_10, i32 %current_input_9, i32 %current_input_8, i32 %current_input, i32 %xb2, i32 %xb2_1, i32 %xb2_2, i32 %xb2_3, i32 %xb2_4, i32 %xb2_5, i32 %xb2_6, i32 %xb2_7"   --->   Operation 747 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_77 : Operation 748 [1/1] (0.00ns)   --->   "%br_ln77 = br void %CACHE_STORE" [kernel_MHSA.cpp:77]   --->   Operation 748 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>

State 78 <SV = 15> <Delay = 0.00>
ST_78 : Operation 749 [2/2] (0.00ns)   --->   "%call_ln71 = call void @kernel_mhsa_Pipeline_OUTPUT_WRITE, i32 %gmem0, i62 %trunc_ln3, i32 %current_input, i32 %current_input_8, i32 %current_input_9, i32 %current_input_10, i32 %current_input_11, i32 %current_input_12, i32 %current_input_13, i32 %current_input_14" [kernel_MHSA.cpp:71]   --->   Operation 749 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 79 <SV = 16> <Delay = 1.28>
ST_79 : Operation 750 [1/2] (1.28ns)   --->   "%call_ln71 = call void @kernel_mhsa_Pipeline_OUTPUT_WRITE, i32 %gmem0, i62 %trunc_ln3, i32 %current_input, i32 %current_input_8, i32 %current_input_9, i32 %current_input_10, i32 %current_input_11, i32 %current_input_12, i32 %current_input_13, i32 %current_input_14" [kernel_MHSA.cpp:71]   --->   Operation 750 'call' 'call_ln71' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core

State 80 <SV = 17> <Delay = 1.08>
ST_80 : Operation 751 [1/1] (0.00ns)   --->   "%muxLogicAXIMCE_to_empty_259 = muxlogic"   --->   Operation 751 'muxlogic' 'muxLogicAXIMCE_to_empty_259' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 752 [11/11] (1.08ns)   --->   "%empty_259 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:236]   --->   Operation 752 'writeresp' 'empty_259' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 18> <Delay = 2.92>
ST_81 : Operation 753 [10/11] (2.92ns)   --->   "%empty_259 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:236]   --->   Operation 753 'writeresp' 'empty_259' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 19> <Delay = 2.92>
ST_82 : Operation 754 [9/11] (2.92ns)   --->   "%empty_259 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:236]   --->   Operation 754 'writeresp' 'empty_259' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 20> <Delay = 2.92>
ST_83 : Operation 755 [8/11] (2.92ns)   --->   "%empty_259 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:236]   --->   Operation 755 'writeresp' 'empty_259' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 21> <Delay = 2.92>
ST_84 : Operation 756 [7/11] (2.92ns)   --->   "%empty_259 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:236]   --->   Operation 756 'writeresp' 'empty_259' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 22> <Delay = 2.92>
ST_85 : Operation 757 [6/11] (2.92ns)   --->   "%empty_259 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:236]   --->   Operation 757 'writeresp' 'empty_259' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 23> <Delay = 2.92>
ST_86 : Operation 758 [5/11] (2.92ns)   --->   "%empty_259 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:236]   --->   Operation 758 'writeresp' 'empty_259' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 24> <Delay = 2.92>
ST_87 : Operation 759 [4/11] (2.92ns)   --->   "%empty_259 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:236]   --->   Operation 759 'writeresp' 'empty_259' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 25> <Delay = 2.92>
ST_88 : Operation 760 [3/11] (2.92ns)   --->   "%empty_259 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:236]   --->   Operation 760 'writeresp' 'empty_259' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 26> <Delay = 2.92>
ST_89 : Operation 761 [2/11] (2.92ns)   --->   "%empty_259 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:236]   --->   Operation 761 'writeresp' 'empty_259' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 27> <Delay = 0.89>
ST_90 : Operation 762 [1/11] (0.89ns)   --->   "%empty_259 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:236]   --->   Operation 762 'writeresp' 'empty_259' <Predicate = true> <Delay = 0.89> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 763 [1/1] (0.00ns)   --->   "%ret_ln236 = ret" [kernel_MHSA.cpp:236]   --->   Operation 763 'ret' 'ret_ln236' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('weights_read') on port 'weights' [212]  (1.000 ns)

 <State 2>: 1.082ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem0_addr', kernel_MHSA.cpp:71) [581]  (0.000 ns)
	'muxlogic' operation 1 bit ('muxLogicAXIMAddr_to_empty') [582]  (0.000 ns)
	bus request operation ('empty', kernel_MHSA.cpp:71) on port 'gmem0' (kernel_MHSA.cpp:71) [584]  (1.082 ns)

 <State 3>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:71) on port 'gmem0' (kernel_MHSA.cpp:71) [584]  (2.920 ns)

 <State 4>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:71) on port 'gmem0' (kernel_MHSA.cpp:71) [584]  (2.920 ns)

 <State 5>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:71) on port 'gmem0' (kernel_MHSA.cpp:71) [584]  (2.920 ns)

 <State 6>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:71) on port 'gmem0' (kernel_MHSA.cpp:71) [584]  (2.920 ns)

 <State 7>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:71) on port 'gmem0' (kernel_MHSA.cpp:71) [584]  (2.920 ns)

 <State 8>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:71) on port 'gmem0' (kernel_MHSA.cpp:71) [584]  (2.920 ns)

 <State 9>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:71) on port 'gmem0' (kernel_MHSA.cpp:71) [584]  (2.920 ns)

 <State 10>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:71) on port 'gmem0' (kernel_MHSA.cpp:71) [584]  (2.920 ns)

 <State 11>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:71) on port 'gmem0' (kernel_MHSA.cpp:71) [584]  (2.920 ns)

 <State 12>: 1.082ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:71) on port 'gmem0' (kernel_MHSA.cpp:71) [584]  (1.082 ns)

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 1.975ns
The critical path consists of the following:
	'add' operation 33 bit ('add_ln77', kernel_MHSA.cpp:77) [593]  (0.850 ns)
	'icmp' operation 1 bit ('icmp_ln128', kernel_MHSA.cpp:128) [594]  (0.712 ns)
	'select' operation 33 bit ('select_ln128', kernel_MHSA.cpp:128) [595]  (0.413 ns)

 <State 15>: 1.516ns
The critical path consists of the following:
	'load' operation 4 bit ('l', kernel_MHSA.cpp:77) on local variable 'l', kernel_MHSA.cpp:77 [607]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln77', kernel_MHSA.cpp:77) [611]  (0.434 ns)
	bus request operation ('empty_258', kernel_MHSA.cpp:232) on port 'gmem0' (kernel_MHSA.cpp:232) [807]  (1.082 ns)

 <State 16>: 1.284ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'kernel_mhsa_Pipeline_XB_INIT' [650]  (1.284 ns)

 <State 17>: 0.437ns
The critical path consists of the following:
	'load' operation 32 bit ('sum_local_loc_load') on local variable 'sum_local_loc' [617]  (0.000 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_div_i') [620]  (0.437 ns)

 <State 18>: 2.586ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [622]  (2.586 ns)

 <State 19>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [622]  (2.799 ns)

 <State 20>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [622]  (2.799 ns)

 <State 21>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [622]  (2.799 ns)

 <State 22>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [622]  (2.799 ns)

 <State 23>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [622]  (2.799 ns)

 <State 24>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [622]  (2.799 ns)

 <State 25>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [622]  (2.799 ns)

 <State 26>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [622]  (2.799 ns)

 <State 27>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [622]  (2.799 ns)

 <State 28>: 1.441ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [622]  (0.091 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_p_x_assign') [623]  (1.350 ns)

 <State 29>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('__x', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [625]  (1.925 ns)

 <State 30>: 1.385ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_tmp_s') [626]  (0.000 ns)
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [627]  (1.385 ns)

 <State 31>: 2.098ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [627]  (2.098 ns)

 <State 32>: 2.098ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [627]  (2.098 ns)

 <State 33>: 2.098ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [627]  (2.098 ns)

 <State 34>: 2.098ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [627]  (2.098 ns)

 <State 35>: 2.098ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [627]  (2.098 ns)

 <State 36>: 2.098ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [627]  (2.098 ns)

 <State 37>: 2.098ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [627]  (2.098 ns)

 <State 38>: 2.098ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [627]  (2.098 ns)

 <State 39>: 2.098ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [627]  (2.098 ns)

 <State 40>: 2.098ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [627]  (2.098 ns)

 <State 41>: 2.098ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [627]  (2.098 ns)

 <State 42>: 2.098ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [627]  (2.098 ns)

 <State 43>: 2.098ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [627]  (2.098 ns)

 <State 44>: 2.713ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln77_1', kernel_MHSA.cpp:77) [619]  (1.014 ns)
	'getelementptr' operation 32 bit ('gmem1_addr', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94) [633]  (0.000 ns)
	'muxlogic' operation 1 bit ('muxLogicAXIMAddr_to_empty_257') [634]  (0.705 ns)
	bus request operation ('empty_257', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94) on port 'gmem1' (kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94) [636]  (0.994 ns)

 <State 45>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty_257', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94) on port 'gmem1' (kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94) [636]  (2.920 ns)

 <State 46>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty_257', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94) on port 'gmem1' (kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94) [636]  (2.920 ns)

 <State 47>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty_257', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94) on port 'gmem1' (kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94) [636]  (2.920 ns)

 <State 48>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty_257', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94) on port 'gmem1' (kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94) [636]  (2.920 ns)

 <State 49>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty_257', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94) on port 'gmem1' (kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94) [636]  (2.920 ns)

 <State 50>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty_257', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94) on port 'gmem1' (kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94) [636]  (2.920 ns)

 <State 51>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty_257', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94) on port 'gmem1' (kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94) [636]  (2.920 ns)

 <State 52>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty_257', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94) on port 'gmem1' (kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94) [636]  (2.920 ns)

 <State 53>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty_257', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94) on port 'gmem1' (kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:94) [636]  (2.920 ns)

 <State 54>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('norm', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [630]  (2.799 ns)

 <State 55>: 0.091ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('norm', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:94) [630]  (0.091 ns)

 <State 56>: 0.834ns
The critical path consists of the following:
	'add' operation 25 bit ('add_ln84', kernel_MHSA.cpp:84) [638]  (0.834 ns)

 <State 57>: 2.713ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln99', kernel_MHSA.cpp:99) to 'matmul.1' [641]  (2.713 ns)

 <State 58>: 0.834ns
The critical path consists of the following:
	'add' operation 25 bit ('add_ln85', kernel_MHSA.cpp:85) [640]  (0.834 ns)

 <State 59>: 2.824ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln108', kernel_MHSA.cpp:108) to 'RoPE' [644]  (2.824 ns)

 <State 60>: 0.834ns
The critical path consists of the following:
	'add' operation 25 bit ('add_ln86', kernel_MHSA.cpp:86) [639]  (0.834 ns)

 <State 61>: 2.824ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln109', kernel_MHSA.cpp:109) to 'RoPE' [645]  (2.824 ns)

 <State 62>: 0.000ns
The critical path consists of the following:

 <State 63>: 0.434ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln77', kernel_MHSA.cpp:77) to 'kernel_mhsa_Pipeline_CACHE_STORE' [646]  (0.434 ns)

 <State 64>: 0.000ns
The critical path consists of the following:

 <State 65>: 0.000ns
The critical path consists of the following:

 <State 66>: 0.434ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln128', kernel_MHSA.cpp:128) to 'kernel_mhsa_Outline_HEAD_COMPUTE' [648]  (0.434 ns)

 <State 67>: 0.000ns
The critical path consists of the following:

 <State 68>: 0.434ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'kernel_mhsa_Outline_SOFTMAX_HEADS' [649]  (0.434 ns)

 <State 69>: 0.855ns
The critical path consists of the following:
	'add' operation 25 bit ('add_ln87', kernel_MHSA.cpp:87) [797]  (0.834 ns)
	blocking operation 0.02125 ns on control path)

 <State 70>: 2.516ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln77', kernel_MHSA.cpp:77) to 'kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC' [727]  (2.516 ns)

 <State 71>: 1.925ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln77', kernel_MHSA.cpp:77) to 'kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC' [727]  (1.925 ns)

 <State 72>: 2.308ns
The critical path consists of the following:
	'load' operation 32 bit ('local_accum_load') on local variable 'local_accum', kernel_MHSA.cpp:187 [730]  (0.000 ns)
	'call' operation 0 bit ('call_ln183', kernel_MHSA.cpp:183) to 'kernel_mhsa_Pipeline_ACCUM_WRITEBACK' [794]  (2.308 ns)

 <State 73>: 0.644ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln183', kernel_MHSA.cpp:183) to 'kernel_mhsa_Pipeline_ACCUM_WRITEBACK' [794]  (0.644 ns)

 <State 74>: 2.713ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln222', kernel_MHSA.cpp:222) to 'matmul.1' [798]  (2.713 ns)

 <State 75>: 0.000ns
The critical path consists of the following:

 <State 76>: 0.000ns
The critical path consists of the following:

 <State 77>: 0.000ns
The critical path consists of the following:

 <State 78>: 0.000ns
The critical path consists of the following:

 <State 79>: 1.284ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln71', kernel_MHSA.cpp:71) to 'kernel_mhsa_Pipeline_OUTPUT_WRITE' [808]  (1.284 ns)

 <State 80>: 1.082ns
The critical path consists of the following:
	'muxlogic' operation 1 bit ('muxLogicAXIMCE_to_empty_259') [809]  (0.000 ns)
	bus response operation ('empty_259', kernel_MHSA.cpp:236) on port 'gmem0' (kernel_MHSA.cpp:236) [810]  (1.082 ns)

 <State 81>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_259', kernel_MHSA.cpp:236) on port 'gmem0' (kernel_MHSA.cpp:236) [810]  (2.920 ns)

 <State 82>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_259', kernel_MHSA.cpp:236) on port 'gmem0' (kernel_MHSA.cpp:236) [810]  (2.920 ns)

 <State 83>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_259', kernel_MHSA.cpp:236) on port 'gmem0' (kernel_MHSA.cpp:236) [810]  (2.920 ns)

 <State 84>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_259', kernel_MHSA.cpp:236) on port 'gmem0' (kernel_MHSA.cpp:236) [810]  (2.920 ns)

 <State 85>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_259', kernel_MHSA.cpp:236) on port 'gmem0' (kernel_MHSA.cpp:236) [810]  (2.920 ns)

 <State 86>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_259', kernel_MHSA.cpp:236) on port 'gmem0' (kernel_MHSA.cpp:236) [810]  (2.920 ns)

 <State 87>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_259', kernel_MHSA.cpp:236) on port 'gmem0' (kernel_MHSA.cpp:236) [810]  (2.920 ns)

 <State 88>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_259', kernel_MHSA.cpp:236) on port 'gmem0' (kernel_MHSA.cpp:236) [810]  (2.920 ns)

 <State 89>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_259', kernel_MHSA.cpp:236) on port 'gmem0' (kernel_MHSA.cpp:236) [810]  (2.920 ns)

 <State 90>: 0.892ns
The critical path consists of the following:
	bus response operation ('empty_259', kernel_MHSA.cpp:236) on port 'gmem0' (kernel_MHSA.cpp:236) [810]  (0.892 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
