
CONTROL_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016760  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001440  08016a00  08016a00  00017a00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08017e40  08017e40  00018e40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08017e48  08017e48  00018e48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08017e4c  08017e4c  00018e4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000200  24000000  08017e50  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001884  24000200  08018050  00019200  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24001a84  08018050  00019a84  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00019200  2**0
                  CONTENTS, READONLY
 10 .debug_info   00025929  00000000  00000000  0001922e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000506f  00000000  00000000  0003eb57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001b18  00000000  00000000  00043bc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000014e7  00000000  00000000  000456e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003ee3e  00000000  00000000  00046bc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002a0b2  00000000  00000000  00085a05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00181974  00000000  00000000  000afab7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0023142b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000085f0  00000000  00000000  00231470  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000063  00000000  00000000  00239a60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000200 	.word	0x24000200
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080169e8 	.word	0x080169e8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000204 	.word	0x24000204
 80002dc:	080169e8 	.word	0x080169e8

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9c0 	b.w	8000aa0 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	468e      	mov	lr, r1
 80007b0:	4604      	mov	r4, r0
 80007b2:	4688      	mov	r8, r1
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d14a      	bne.n	800084e <__udivmoddi4+0xa6>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4617      	mov	r7, r2
 80007bc:	d962      	bls.n	8000884 <__udivmoddi4+0xdc>
 80007be:	fab2 f682 	clz	r6, r2
 80007c2:	b14e      	cbz	r6, 80007d8 <__udivmoddi4+0x30>
 80007c4:	f1c6 0320 	rsb	r3, r6, #32
 80007c8:	fa01 f806 	lsl.w	r8, r1, r6
 80007cc:	fa20 f303 	lsr.w	r3, r0, r3
 80007d0:	40b7      	lsls	r7, r6
 80007d2:	ea43 0808 	orr.w	r8, r3, r8
 80007d6:	40b4      	lsls	r4, r6
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fa1f fc87 	uxth.w	ip, r7
 80007e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007e4:	0c23      	lsrs	r3, r4, #16
 80007e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007ee:	fb01 f20c 	mul.w	r2, r1, ip
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d909      	bls.n	800080a <__udivmoddi4+0x62>
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007fc:	f080 80ea 	bcs.w	80009d4 <__udivmoddi4+0x22c>
 8000800:	429a      	cmp	r2, r3
 8000802:	f240 80e7 	bls.w	80009d4 <__udivmoddi4+0x22c>
 8000806:	3902      	subs	r1, #2
 8000808:	443b      	add	r3, r7
 800080a:	1a9a      	subs	r2, r3, r2
 800080c:	b2a3      	uxth	r3, r4
 800080e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000812:	fb0e 2210 	mls	r2, lr, r0, r2
 8000816:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800081a:	fb00 fc0c 	mul.w	ip, r0, ip
 800081e:	459c      	cmp	ip, r3
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x8e>
 8000822:	18fb      	adds	r3, r7, r3
 8000824:	f100 32ff 	add.w	r2, r0, #4294967295
 8000828:	f080 80d6 	bcs.w	80009d8 <__udivmoddi4+0x230>
 800082c:	459c      	cmp	ip, r3
 800082e:	f240 80d3 	bls.w	80009d8 <__udivmoddi4+0x230>
 8000832:	443b      	add	r3, r7
 8000834:	3802      	subs	r0, #2
 8000836:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800083a:	eba3 030c 	sub.w	r3, r3, ip
 800083e:	2100      	movs	r1, #0
 8000840:	b11d      	cbz	r5, 800084a <__udivmoddi4+0xa2>
 8000842:	40f3      	lsrs	r3, r6
 8000844:	2200      	movs	r2, #0
 8000846:	e9c5 3200 	strd	r3, r2, [r5]
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	428b      	cmp	r3, r1
 8000850:	d905      	bls.n	800085e <__udivmoddi4+0xb6>
 8000852:	b10d      	cbz	r5, 8000858 <__udivmoddi4+0xb0>
 8000854:	e9c5 0100 	strd	r0, r1, [r5]
 8000858:	2100      	movs	r1, #0
 800085a:	4608      	mov	r0, r1
 800085c:	e7f5      	b.n	800084a <__udivmoddi4+0xa2>
 800085e:	fab3 f183 	clz	r1, r3
 8000862:	2900      	cmp	r1, #0
 8000864:	d146      	bne.n	80008f4 <__udivmoddi4+0x14c>
 8000866:	4573      	cmp	r3, lr
 8000868:	d302      	bcc.n	8000870 <__udivmoddi4+0xc8>
 800086a:	4282      	cmp	r2, r0
 800086c:	f200 8105 	bhi.w	8000a7a <__udivmoddi4+0x2d2>
 8000870:	1a84      	subs	r4, r0, r2
 8000872:	eb6e 0203 	sbc.w	r2, lr, r3
 8000876:	2001      	movs	r0, #1
 8000878:	4690      	mov	r8, r2
 800087a:	2d00      	cmp	r5, #0
 800087c:	d0e5      	beq.n	800084a <__udivmoddi4+0xa2>
 800087e:	e9c5 4800 	strd	r4, r8, [r5]
 8000882:	e7e2      	b.n	800084a <__udivmoddi4+0xa2>
 8000884:	2a00      	cmp	r2, #0
 8000886:	f000 8090 	beq.w	80009aa <__udivmoddi4+0x202>
 800088a:	fab2 f682 	clz	r6, r2
 800088e:	2e00      	cmp	r6, #0
 8000890:	f040 80a4 	bne.w	80009dc <__udivmoddi4+0x234>
 8000894:	1a8a      	subs	r2, r1, r2
 8000896:	0c03      	lsrs	r3, r0, #16
 8000898:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800089c:	b280      	uxth	r0, r0
 800089e:	b2bc      	uxth	r4, r7
 80008a0:	2101      	movs	r1, #1
 80008a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ae:	fb04 f20c 	mul.w	r2, r4, ip
 80008b2:	429a      	cmp	r2, r3
 80008b4:	d907      	bls.n	80008c6 <__udivmoddi4+0x11e>
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008bc:	d202      	bcs.n	80008c4 <__udivmoddi4+0x11c>
 80008be:	429a      	cmp	r2, r3
 80008c0:	f200 80e0 	bhi.w	8000a84 <__udivmoddi4+0x2dc>
 80008c4:	46c4      	mov	ip, r8
 80008c6:	1a9b      	subs	r3, r3, r2
 80008c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80008d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008d4:	fb02 f404 	mul.w	r4, r2, r4
 80008d8:	429c      	cmp	r4, r3
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x144>
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	f102 30ff 	add.w	r0, r2, #4294967295
 80008e2:	d202      	bcs.n	80008ea <__udivmoddi4+0x142>
 80008e4:	429c      	cmp	r4, r3
 80008e6:	f200 80ca 	bhi.w	8000a7e <__udivmoddi4+0x2d6>
 80008ea:	4602      	mov	r2, r0
 80008ec:	1b1b      	subs	r3, r3, r4
 80008ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008f2:	e7a5      	b.n	8000840 <__udivmoddi4+0x98>
 80008f4:	f1c1 0620 	rsb	r6, r1, #32
 80008f8:	408b      	lsls	r3, r1
 80008fa:	fa22 f706 	lsr.w	r7, r2, r6
 80008fe:	431f      	orrs	r7, r3
 8000900:	fa0e f401 	lsl.w	r4, lr, r1
 8000904:	fa20 f306 	lsr.w	r3, r0, r6
 8000908:	fa2e fe06 	lsr.w	lr, lr, r6
 800090c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000910:	4323      	orrs	r3, r4
 8000912:	fa00 f801 	lsl.w	r8, r0, r1
 8000916:	fa1f fc87 	uxth.w	ip, r7
 800091a:	fbbe f0f9 	udiv	r0, lr, r9
 800091e:	0c1c      	lsrs	r4, r3, #16
 8000920:	fb09 ee10 	mls	lr, r9, r0, lr
 8000924:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000928:	fb00 fe0c 	mul.w	lr, r0, ip
 800092c:	45a6      	cmp	lr, r4
 800092e:	fa02 f201 	lsl.w	r2, r2, r1
 8000932:	d909      	bls.n	8000948 <__udivmoddi4+0x1a0>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f100 3aff 	add.w	sl, r0, #4294967295
 800093a:	f080 809c 	bcs.w	8000a76 <__udivmoddi4+0x2ce>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f240 8099 	bls.w	8000a76 <__udivmoddi4+0x2ce>
 8000944:	3802      	subs	r0, #2
 8000946:	443c      	add	r4, r7
 8000948:	eba4 040e 	sub.w	r4, r4, lr
 800094c:	fa1f fe83 	uxth.w	lr, r3
 8000950:	fbb4 f3f9 	udiv	r3, r4, r9
 8000954:	fb09 4413 	mls	r4, r9, r3, r4
 8000958:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800095c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000960:	45a4      	cmp	ip, r4
 8000962:	d908      	bls.n	8000976 <__udivmoddi4+0x1ce>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f103 3eff 	add.w	lr, r3, #4294967295
 800096a:	f080 8082 	bcs.w	8000a72 <__udivmoddi4+0x2ca>
 800096e:	45a4      	cmp	ip, r4
 8000970:	d97f      	bls.n	8000a72 <__udivmoddi4+0x2ca>
 8000972:	3b02      	subs	r3, #2
 8000974:	443c      	add	r4, r7
 8000976:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800097a:	eba4 040c 	sub.w	r4, r4, ip
 800097e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000982:	4564      	cmp	r4, ip
 8000984:	4673      	mov	r3, lr
 8000986:	46e1      	mov	r9, ip
 8000988:	d362      	bcc.n	8000a50 <__udivmoddi4+0x2a8>
 800098a:	d05f      	beq.n	8000a4c <__udivmoddi4+0x2a4>
 800098c:	b15d      	cbz	r5, 80009a6 <__udivmoddi4+0x1fe>
 800098e:	ebb8 0203 	subs.w	r2, r8, r3
 8000992:	eb64 0409 	sbc.w	r4, r4, r9
 8000996:	fa04 f606 	lsl.w	r6, r4, r6
 800099a:	fa22 f301 	lsr.w	r3, r2, r1
 800099e:	431e      	orrs	r6, r3
 80009a0:	40cc      	lsrs	r4, r1
 80009a2:	e9c5 6400 	strd	r6, r4, [r5]
 80009a6:	2100      	movs	r1, #0
 80009a8:	e74f      	b.n	800084a <__udivmoddi4+0xa2>
 80009aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ae:	0c01      	lsrs	r1, r0, #16
 80009b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009b4:	b280      	uxth	r0, r0
 80009b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ba:	463b      	mov	r3, r7
 80009bc:	4638      	mov	r0, r7
 80009be:	463c      	mov	r4, r7
 80009c0:	46b8      	mov	r8, r7
 80009c2:	46be      	mov	lr, r7
 80009c4:	2620      	movs	r6, #32
 80009c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ca:	eba2 0208 	sub.w	r2, r2, r8
 80009ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009d2:	e766      	b.n	80008a2 <__udivmoddi4+0xfa>
 80009d4:	4601      	mov	r1, r0
 80009d6:	e718      	b.n	800080a <__udivmoddi4+0x62>
 80009d8:	4610      	mov	r0, r2
 80009da:	e72c      	b.n	8000836 <__udivmoddi4+0x8e>
 80009dc:	f1c6 0220 	rsb	r2, r6, #32
 80009e0:	fa2e f302 	lsr.w	r3, lr, r2
 80009e4:	40b7      	lsls	r7, r6
 80009e6:	40b1      	lsls	r1, r6
 80009e8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f0:	430a      	orrs	r2, r1
 80009f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009f6:	b2bc      	uxth	r4, r7
 80009f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009fc:	0c11      	lsrs	r1, r2, #16
 80009fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a02:	fb08 f904 	mul.w	r9, r8, r4
 8000a06:	40b0      	lsls	r0, r6
 8000a08:	4589      	cmp	r9, r1
 8000a0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a0e:	b280      	uxth	r0, r0
 8000a10:	d93e      	bls.n	8000a90 <__udivmoddi4+0x2e8>
 8000a12:	1879      	adds	r1, r7, r1
 8000a14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a18:	d201      	bcs.n	8000a1e <__udivmoddi4+0x276>
 8000a1a:	4589      	cmp	r9, r1
 8000a1c:	d81f      	bhi.n	8000a5e <__udivmoddi4+0x2b6>
 8000a1e:	eba1 0109 	sub.w	r1, r1, r9
 8000a22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a26:	fb09 f804 	mul.w	r8, r9, r4
 8000a2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a2e:	b292      	uxth	r2, r2
 8000a30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a34:	4542      	cmp	r2, r8
 8000a36:	d229      	bcs.n	8000a8c <__udivmoddi4+0x2e4>
 8000a38:	18ba      	adds	r2, r7, r2
 8000a3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a3e:	d2c4      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a40:	4542      	cmp	r2, r8
 8000a42:	d2c2      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a44:	f1a9 0102 	sub.w	r1, r9, #2
 8000a48:	443a      	add	r2, r7
 8000a4a:	e7be      	b.n	80009ca <__udivmoddi4+0x222>
 8000a4c:	45f0      	cmp	r8, lr
 8000a4e:	d29d      	bcs.n	800098c <__udivmoddi4+0x1e4>
 8000a50:	ebbe 0302 	subs.w	r3, lr, r2
 8000a54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a58:	3801      	subs	r0, #1
 8000a5a:	46e1      	mov	r9, ip
 8000a5c:	e796      	b.n	800098c <__udivmoddi4+0x1e4>
 8000a5e:	eba7 0909 	sub.w	r9, r7, r9
 8000a62:	4449      	add	r1, r9
 8000a64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	e7db      	b.n	8000a2a <__udivmoddi4+0x282>
 8000a72:	4673      	mov	r3, lr
 8000a74:	e77f      	b.n	8000976 <__udivmoddi4+0x1ce>
 8000a76:	4650      	mov	r0, sl
 8000a78:	e766      	b.n	8000948 <__udivmoddi4+0x1a0>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e6fd      	b.n	800087a <__udivmoddi4+0xd2>
 8000a7e:	443b      	add	r3, r7
 8000a80:	3a02      	subs	r2, #2
 8000a82:	e733      	b.n	80008ec <__udivmoddi4+0x144>
 8000a84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a88:	443b      	add	r3, r7
 8000a8a:	e71c      	b.n	80008c6 <__udivmoddi4+0x11e>
 8000a8c:	4649      	mov	r1, r9
 8000a8e:	e79c      	b.n	80009ca <__udivmoddi4+0x222>
 8000a90:	eba1 0109 	sub.w	r1, r1, r9
 8000a94:	46c4      	mov	ip, r8
 8000a96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9a:	fb09 f804 	mul.w	r8, r9, r4
 8000a9e:	e7c4      	b.n	8000a2a <__udivmoddi4+0x282>

08000aa0 <__aeabi_idiv0>:
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <KalmanFilter>:
//=====¿ª¹Ø=====//
int8_t switch_state= 0;

// ---------- 内部函数 ----------
static float KalmanFilter(float measurement)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	ed87 0a01 	vstr	s0, [r7, #4]
    P = P + Q;
 8000aae:	4b24      	ldr	r3, [pc, #144]	@ (8000b40 <KalmanFilter+0x9c>)
 8000ab0:	ed93 7a00 	vldr	s14, [r3]
 8000ab4:	4b23      	ldr	r3, [pc, #140]	@ (8000b44 <KalmanFilter+0xa0>)
 8000ab6:	edd3 7a00 	vldr	s15, [r3]
 8000aba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000abe:	4b20      	ldr	r3, [pc, #128]	@ (8000b40 <KalmanFilter+0x9c>)
 8000ac0:	edc3 7a00 	vstr	s15, [r3]
    K = P / (P + R);
 8000ac4:	4b1e      	ldr	r3, [pc, #120]	@ (8000b40 <KalmanFilter+0x9c>)
 8000ac6:	edd3 6a00 	vldr	s13, [r3]
 8000aca:	4b1d      	ldr	r3, [pc, #116]	@ (8000b40 <KalmanFilter+0x9c>)
 8000acc:	ed93 7a00 	vldr	s14, [r3]
 8000ad0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b48 <KalmanFilter+0xa4>)
 8000ad2:	edd3 7a00 	vldr	s15, [r3]
 8000ad6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000ada:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ade:	4b1b      	ldr	r3, [pc, #108]	@ (8000b4c <KalmanFilter+0xa8>)
 8000ae0:	edc3 7a00 	vstr	s15, [r3]
    x = x + K * (measurement - x);
 8000ae4:	4b1a      	ldr	r3, [pc, #104]	@ (8000b50 <KalmanFilter+0xac>)
 8000ae6:	edd3 7a00 	vldr	s15, [r3]
 8000aea:	ed97 7a01 	vldr	s14, [r7, #4]
 8000aee:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000af2:	4b16      	ldr	r3, [pc, #88]	@ (8000b4c <KalmanFilter+0xa8>)
 8000af4:	edd3 7a00 	vldr	s15, [r3]
 8000af8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000afc:	4b14      	ldr	r3, [pc, #80]	@ (8000b50 <KalmanFilter+0xac>)
 8000afe:	edd3 7a00 	vldr	s15, [r3]
 8000b02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b06:	4b12      	ldr	r3, [pc, #72]	@ (8000b50 <KalmanFilter+0xac>)
 8000b08:	edc3 7a00 	vstr	s15, [r3]
    P = (1 - K) * P;
 8000b0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b4c <KalmanFilter+0xa8>)
 8000b0e:	edd3 7a00 	vldr	s15, [r3]
 8000b12:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000b16:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000b1a:	4b09      	ldr	r3, [pc, #36]	@ (8000b40 <KalmanFilter+0x9c>)
 8000b1c:	edd3 7a00 	vldr	s15, [r3]
 8000b20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b24:	4b06      	ldr	r3, [pc, #24]	@ (8000b40 <KalmanFilter+0x9c>)
 8000b26:	edc3 7a00 	vstr	s15, [r3]
    return x;
 8000b2a:	4b09      	ldr	r3, [pc, #36]	@ (8000b50 <KalmanFilter+0xac>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	ee07 3a90 	vmov	s15, r3
}
 8000b32:	eeb0 0a67 	vmov.f32	s0, s15
 8000b36:	370c      	adds	r7, #12
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr
 8000b40:	2400000c 	.word	0x2400000c
 8000b44:	24000004 	.word	0x24000004
 8000b48:	24000008 	.word	0x24000008
 8000b4c:	2400023c 	.word	0x2400023c
 8000b50:	24000238 	.word	0x24000238

08000b54 <OD_Init>:

// ---------- 初始化 ----------
void OD_Init(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
    interation_count = 0;
 8000b58:	4b10      	ldr	r3, [pc, #64]	@ (8000b9c <OD_Init+0x48>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	801a      	strh	r2, [r3, #0]
    total_value = 0;
 8000b5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ba0 <OD_Init+0x4c>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	601a      	str	r2, [r3, #0]
    baseline_value = 0;
 8000b64:	4b0f      	ldr	r3, [pc, #60]	@ (8000ba4 <OD_Init+0x50>)
 8000b66:	f04f 0200 	mov.w	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
    min_log_value = 0;
 8000b6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ba8 <OD_Init+0x54>)
 8000b6e:	f04f 0200 	mov.w	r2, #0
 8000b72:	601a      	str	r2, [r3, #0]
    od_result = 0;
 8000b74:	4b0d      	ldr	r3, [pc, #52]	@ (8000bac <OD_Init+0x58>)
 8000b76:	f04f 0200 	mov.w	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
    x = 0;
 8000b7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb0 <OD_Init+0x5c>)
 8000b7e:	f04f 0200 	mov.w	r2, #0
 8000b82:	601a      	str	r2, [r3, #0]
    P = 1.0f;
 8000b84:	4b0b      	ldr	r3, [pc, #44]	@ (8000bb4 <OD_Init+0x60>)
 8000b86:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000b8a:	601a      	str	r2, [r3, #0]
    switch_state = 1;
 8000b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8000bb8 <OD_Init+0x64>)
 8000b8e:	2201      	movs	r2, #1
 8000b90:	701a      	strb	r2, [r3, #0]
}
 8000b92:	bf00      	nop
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr
 8000b9c:	24000000 	.word	0x24000000
 8000ba0:	24000224 	.word	0x24000224
 8000ba4:	24000228 	.word	0x24000228
 8000ba8:	24000230 	.word	0x24000230
 8000bac:	2400022c 	.word	0x2400022c
 8000bb0:	24000238 	.word	0x24000238
 8000bb4:	2400000c 	.word	0x2400000c
 8000bb8:	24000240 	.word	0x24000240

08000bbc <Get_Data>:

int32_t Get_Data()
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b086      	sub	sp, #24
 8000bc0:	af00      	add	r7, sp, #0
    int32_t results1 = 0;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	617b      	str	r3, [r7, #20]
    int32_t results2 = 0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	613b      	str	r3, [r7, #16]
    int32_t results = 0;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	607b      	str	r3, [r7, #4]
    // ¿ªLED
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000bce:	2201      	movs	r2, #1
 8000bd0:	2140      	movs	r1, #64	@ 0x40
 8000bd2:	4834      	ldr	r0, [pc, #208]	@ (8000ca4 <Get_Data+0xe8>)
 8000bd4:	f009 fbb4 	bl	800a340 <HAL_GPIO_WritePin>
    HAL_Delay(1500);
 8000bd8:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000bdc:	f005 f9ac 	bl	8005f38 <HAL_Delay>

    for (int i = 0; i < 40; i++)
 8000be0:	2300      	movs	r3, #0
 8000be2:	60fb      	str	r3, [r7, #12]
 8000be4:	e01e      	b.n	8000c24 <Get_Data+0x68>
    {   uint16_t adc_data = 0;
 8000be6:	2300      	movs	r3, #0
 8000be8:	807b      	strh	r3, [r7, #2]
    	Get_MAN_CH_Data(MAN_CH_2, &adc_data);  // CH2 ±39.0625mV
 8000bea:	1cbb      	adds	r3, r7, #2
 8000bec:	4619      	mov	r1, r3
 8000bee:	f44f 4048 	mov.w	r0, #51200	@ 0xc800
 8000bf2:	f000 fbc5 	bl	8001380 <Get_MAN_CH_Data>

         data1 = adc_data;
 8000bf6:	887b      	ldrh	r3, [r7, #2]
 8000bf8:	461a      	mov	r2, r3
 8000bfa:	4b2b      	ldr	r3, [pc, #172]	@ (8000ca8 <Get_Data+0xec>)
 8000bfc:	601a      	str	r2, [r3, #0]
        if(data1 == INT32_MIN)
 8000bfe:	4b2a      	ldr	r3, [pc, #168]	@ (8000ca8 <Get_Data+0xec>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000c06:	d101      	bne.n	8000c0c <Get_Data+0x50>
        {
            return 0;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	e047      	b.n	8000c9c <Get_Data+0xe0>
        }
        results1 = results1 + data1;
 8000c0c:	4b26      	ldr	r3, [pc, #152]	@ (8000ca8 <Get_Data+0xec>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	697a      	ldr	r2, [r7, #20]
 8000c12:	4413      	add	r3, r2
 8000c14:	617b      	str	r3, [r7, #20]
       printf("result1:%ld\n",results1);
 8000c16:	6979      	ldr	r1, [r7, #20]
 8000c18:	4824      	ldr	r0, [pc, #144]	@ (8000cac <Get_Data+0xf0>)
 8000c1a:	f012 f8e3 	bl	8012de4 <iprintf>
    for (int i = 0; i < 40; i++)
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	3301      	adds	r3, #1
 8000c22:	60fb      	str	r3, [r7, #12]
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	2b27      	cmp	r3, #39	@ 0x27
 8000c28:	dddd      	ble.n	8000be6 <Get_Data+0x2a>
    }

    // ¹ØLED
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	2140      	movs	r1, #64	@ 0x40
 8000c2e:	481d      	ldr	r0, [pc, #116]	@ (8000ca4 <Get_Data+0xe8>)
 8000c30:	f009 fb86 	bl	800a340 <HAL_GPIO_WritePin>
    HAL_Delay(1500);
 8000c34:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000c38:	f005 f97e 	bl	8005f38 <HAL_Delay>
    for (int i = 0; i < 40; i++)
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	60bb      	str	r3, [r7, #8]
 8000c40:	e01e      	b.n	8000c80 <Get_Data+0xc4>
    {
    	uint16_t adc_data = 0;
 8000c42:	2300      	movs	r3, #0
 8000c44:	803b      	strh	r3, [r7, #0]
    	Get_MAN_CH_Data(MAN_CH_2, &adc_data);  // CH2 ±39.0625mV
 8000c46:	463b      	mov	r3, r7
 8000c48:	4619      	mov	r1, r3
 8000c4a:	f44f 4048 	mov.w	r0, #51200	@ 0xc800
 8000c4e:	f000 fb97 	bl	8001380 <Get_MAN_CH_Data>
        data2 = adc_data ;
 8000c52:	883b      	ldrh	r3, [r7, #0]
 8000c54:	461a      	mov	r2, r3
 8000c56:	4b16      	ldr	r3, [pc, #88]	@ (8000cb0 <Get_Data+0xf4>)
 8000c58:	601a      	str	r2, [r3, #0]
        if(data2 == INT32_MIN)
 8000c5a:	4b15      	ldr	r3, [pc, #84]	@ (8000cb0 <Get_Data+0xf4>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000c62:	d101      	bne.n	8000c68 <Get_Data+0xac>
        {
            return 0;
 8000c64:	2300      	movs	r3, #0
 8000c66:	e019      	b.n	8000c9c <Get_Data+0xe0>
        }
        results2 = results2 + data2;
 8000c68:	4b11      	ldr	r3, [pc, #68]	@ (8000cb0 <Get_Data+0xf4>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	693a      	ldr	r2, [r7, #16]
 8000c6e:	4413      	add	r3, r2
 8000c70:	613b      	str	r3, [r7, #16]
      printf("result2:%ld\n",results2);
 8000c72:	6939      	ldr	r1, [r7, #16]
 8000c74:	480f      	ldr	r0, [pc, #60]	@ (8000cb4 <Get_Data+0xf8>)
 8000c76:	f012 f8b5 	bl	8012de4 <iprintf>
    for (int i = 0; i < 40; i++)
 8000c7a:	68bb      	ldr	r3, [r7, #8]
 8000c7c:	3301      	adds	r3, #1
 8000c7e:	60bb      	str	r3, [r7, #8]
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	2b27      	cmp	r3, #39	@ 0x27
 8000c84:	dddd      	ble.n	8000c42 <Get_Data+0x86>
    }

    results = ((results1 - results2) / 40);
 8000c86:	697a      	ldr	r2, [r7, #20]
 8000c88:	693b      	ldr	r3, [r7, #16]
 8000c8a:	1ad3      	subs	r3, r2, r3
 8000c8c:	4a0a      	ldr	r2, [pc, #40]	@ (8000cb8 <Get_Data+0xfc>)
 8000c8e:	fb82 1203 	smull	r1, r2, r2, r3
 8000c92:	1112      	asrs	r2, r2, #4
 8000c94:	17db      	asrs	r3, r3, #31
 8000c96:	1ad3      	subs	r3, r2, r3
 8000c98:	607b      	str	r3, [r7, #4]
    return results;
 8000c9a:	687b      	ldr	r3, [r7, #4]
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	3718      	adds	r7, #24
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	58020000 	.word	0x58020000
 8000ca8:	2400021c 	.word	0x2400021c
 8000cac:	08016a00 	.word	0x08016a00
 8000cb0:	24000220 	.word	0x24000220
 8000cb4:	08016a10 	.word	0x08016a10
 8000cb8:	66666667 	.word	0x66666667

08000cbc <OD_Task>:

void OD_Task(void){
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	ed2d 8b02 	vpush	{d8}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af02      	add	r7, sp, #8
	if(switch_state)
 8000cc6:	4b86      	ldr	r3, [pc, #536]	@ (8000ee0 <OD_Task+0x224>)
 8000cc8:	f993 3000 	ldrsb.w	r3, [r3]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	f000 8100 	beq.w	8000ed2 <OD_Task+0x216>
					{
		//printf("OD_Task executed, switch_state: %d\n", switch_state); // 新增调试打印
	        raw_result = Get_Data();
 8000cd2:	f7ff ff73 	bl	8000bbc <Get_Data>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	4a82      	ldr	r2, [pc, #520]	@ (8000ee4 <OD_Task+0x228>)
 8000cda:	6013      	str	r3, [r2, #0]

	        if (interation_count < Max_Interation - Min_Interation)
 8000cdc:	4b82      	ldr	r3, [pc, #520]	@ (8000ee8 <OD_Task+0x22c>)
 8000cde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ce2:	2b13      	cmp	r3, #19
 8000ce4:	dc09      	bgt.n	8000cfa <OD_Task+0x3e>
	        {
	            interation_count++;
 8000ce6:	4b80      	ldr	r3, [pc, #512]	@ (8000ee8 <OD_Task+0x22c>)
 8000ce8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cec:	b29b      	uxth	r3, r3
 8000cee:	3301      	adds	r3, #1
 8000cf0:	b29b      	uxth	r3, r3
 8000cf2:	b21a      	sxth	r2, r3
 8000cf4:	4b7c      	ldr	r3, [pc, #496]	@ (8000ee8 <OD_Task+0x22c>)
 8000cf6:	801a      	strh	r2, [r3, #0]
	            float filtered_value = KalmanFilter(od_result);
							if (filtered_value < 0) filtered_value = 0;
							printf("filtered_OD_value: %.6f ,baseline_value: %.6f \r\n",filtered_value, baseline_value);
	        }
				}
}
 8000cf8:	e0eb      	b.n	8000ed2 <OD_Task+0x216>
	        else if (interation_count >= Max_Interation - Min_Interation && interation_count < Max_Interation)
 8000cfa:	4b7b      	ldr	r3, [pc, #492]	@ (8000ee8 <OD_Task+0x22c>)
 8000cfc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d00:	2b13      	cmp	r3, #19
 8000d02:	dd32      	ble.n	8000d6a <OD_Task+0xae>
 8000d04:	4b78      	ldr	r3, [pc, #480]	@ (8000ee8 <OD_Task+0x22c>)
 8000d06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d0a:	2b27      	cmp	r3, #39	@ 0x27
 8000d0c:	dc2d      	bgt.n	8000d6a <OD_Task+0xae>
	            interation_count++;
 8000d0e:	4b76      	ldr	r3, [pc, #472]	@ (8000ee8 <OD_Task+0x22c>)
 8000d10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d14:	b29b      	uxth	r3, r3
 8000d16:	3301      	adds	r3, #1
 8000d18:	b29b      	uxth	r3, r3
 8000d1a:	b21a      	sxth	r2, r3
 8000d1c:	4b72      	ldr	r3, [pc, #456]	@ (8000ee8 <OD_Task+0x22c>)
 8000d1e:	801a      	strh	r2, [r3, #0]
	            total_value += raw_result;
 8000d20:	4b72      	ldr	r3, [pc, #456]	@ (8000eec <OD_Task+0x230>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a6f      	ldr	r2, [pc, #444]	@ (8000ee4 <OD_Task+0x228>)
 8000d26:	6812      	ldr	r2, [r2, #0]
 8000d28:	4413      	add	r3, r2
 8000d2a:	4a70      	ldr	r2, [pc, #448]	@ (8000eec <OD_Task+0x230>)
 8000d2c:	6013      	str	r3, [r2, #0]
	            baseline_value = (float)total_value / (interation_count - Min_Interation);
 8000d2e:	4b6f      	ldr	r3, [pc, #444]	@ (8000eec <OD_Task+0x230>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	ee07 3a90 	vmov	s15, r3
 8000d36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000d3a:	4b6b      	ldr	r3, [pc, #428]	@ (8000ee8 <OD_Task+0x22c>)
 8000d3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d40:	3b14      	subs	r3, #20
 8000d42:	ee07 3a90 	vmov	s15, r3
 8000d46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d4e:	4b68      	ldr	r3, [pc, #416]	@ (8000ef0 <OD_Task+0x234>)
 8000d50:	edc3 7a00 	vstr	s15, [r3]
	            printf("OD Baseline Calculated,baseline_value: %.6f \r\n", baseline_value);
 8000d54:	4b66      	ldr	r3, [pc, #408]	@ (8000ef0 <OD_Task+0x234>)
 8000d56:	edd3 7a00 	vldr	s15, [r3]
 8000d5a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d5e:	ec53 2b17 	vmov	r2, r3, d7
 8000d62:	4864      	ldr	r0, [pc, #400]	@ (8000ef4 <OD_Task+0x238>)
 8000d64:	f012 f83e 	bl	8012de4 <iprintf>
}
 8000d68:	e0b3      	b.n	8000ed2 <OD_Task+0x216>
	            if (raw_result <= 0)
 8000d6a:	4b5e      	ldr	r3, [pc, #376]	@ (8000ee4 <OD_Task+0x228>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	dc15      	bgt.n	8000d9e <OD_Task+0xe2>
	                od_result = od_result;
 8000d72:	4b61      	ldr	r3, [pc, #388]	@ (8000ef8 <OD_Task+0x23c>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a60      	ldr	r2, [pc, #384]	@ (8000ef8 <OD_Task+0x23c>)
 8000d78:	6013      	str	r3, [r2, #0]
	                printf("OD_value: %.6f ,baseline_value: %.6f \r\n",od_result, baseline_value);
 8000d7a:	4b5f      	ldr	r3, [pc, #380]	@ (8000ef8 <OD_Task+0x23c>)
 8000d7c:	edd3 7a00 	vldr	s15, [r3]
 8000d80:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000d84:	4b5a      	ldr	r3, [pc, #360]	@ (8000ef0 <OD_Task+0x234>)
 8000d86:	edd3 7a00 	vldr	s15, [r3]
 8000d8a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d8e:	ed8d 7b00 	vstr	d7, [sp]
 8000d92:	ec53 2b16 	vmov	r2, r3, d6
 8000d96:	4859      	ldr	r0, [pc, #356]	@ (8000efc <OD_Task+0x240>)
 8000d98:	f012 f824 	bl	8012de4 <iprintf>
 8000d9c:	e076      	b.n	8000e8c <OD_Task+0x1d0>
	            else if (raw_result < baseline_value)
 8000d9e:	4b51      	ldr	r3, [pc, #324]	@ (8000ee4 <OD_Task+0x228>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	ee07 3a90 	vmov	s15, r3
 8000da6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000daa:	4b51      	ldr	r3, [pc, #324]	@ (8000ef0 <OD_Task+0x234>)
 8000dac:	edd3 7a00 	vldr	s15, [r3]
 8000db0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000db8:	d538      	bpl.n	8000e2c <OD_Task+0x170>
									float log_value = log10( baseline_value/ raw_result);
 8000dba:	4b4d      	ldr	r3, [pc, #308]	@ (8000ef0 <OD_Task+0x234>)
 8000dbc:	edd3 6a00 	vldr	s13, [r3]
 8000dc0:	4b48      	ldr	r3, [pc, #288]	@ (8000ee4 <OD_Task+0x228>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	ee07 3a90 	vmov	s15, r3
 8000dc8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000dcc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dd0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000dd4:	eeb0 0b47 	vmov.f64	d0, d7
 8000dd8:	f015 fc32 	bl	8016640 <log10>
 8000ddc:	eeb0 7b40 	vmov.f64	d7, d0
 8000de0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000de4:	edc7 7a00 	vstr	s15, [r7]
									if (log_value > min_log_value)
 8000de8:	4b45      	ldr	r3, [pc, #276]	@ (8000f00 <OD_Task+0x244>)
 8000dea:	edd3 7a00 	vldr	s15, [r3]
 8000dee:	ed97 7a00 	vldr	s14, [r7]
 8000df2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000df6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dfa:	dd02      	ble.n	8000e02 <OD_Task+0x146>
											min_log_value = log_value;
 8000dfc:	4a40      	ldr	r2, [pc, #256]	@ (8000f00 <OD_Task+0x244>)
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	6013      	str	r3, [r2, #0]
	                od_result = log_value;
 8000e02:	4a3d      	ldr	r2, [pc, #244]	@ (8000ef8 <OD_Task+0x23c>)
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	6013      	str	r3, [r2, #0]
	                printf("OD_value: %.6f ,baseline_value: %.6f \r\n",od_result, baseline_value);
 8000e08:	4b3b      	ldr	r3, [pc, #236]	@ (8000ef8 <OD_Task+0x23c>)
 8000e0a:	edd3 7a00 	vldr	s15, [r3]
 8000e0e:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000e12:	4b37      	ldr	r3, [pc, #220]	@ (8000ef0 <OD_Task+0x234>)
 8000e14:	edd3 7a00 	vldr	s15, [r3]
 8000e18:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e1c:	ed8d 7b00 	vstr	d7, [sp]
 8000e20:	ec53 2b16 	vmov	r2, r3, d6
 8000e24:	4835      	ldr	r0, [pc, #212]	@ (8000efc <OD_Task+0x240>)
 8000e26:	f011 ffdd 	bl	8012de4 <iprintf>
 8000e2a:	e02f      	b.n	8000e8c <OD_Task+0x1d0>
								od_result = min_log_value + log10(raw_result / baseline_value);
 8000e2c:	4b34      	ldr	r3, [pc, #208]	@ (8000f00 <OD_Task+0x244>)
 8000e2e:	edd3 7a00 	vldr	s15, [r3]
 8000e32:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8000e36:	4b2b      	ldr	r3, [pc, #172]	@ (8000ee4 <OD_Task+0x228>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	ee07 3a90 	vmov	s15, r3
 8000e3e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000e42:	4b2b      	ldr	r3, [pc, #172]	@ (8000ef0 <OD_Task+0x234>)
 8000e44:	ed93 7a00 	vldr	s14, [r3]
 8000e48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e4c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e50:	eeb0 0b47 	vmov.f64	d0, d7
 8000e54:	f015 fbf4 	bl	8016640 <log10>
 8000e58:	eeb0 7b40 	vmov.f64	d7, d0
 8000e5c:	ee38 7b07 	vadd.f64	d7, d8, d7
 8000e60:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e64:	4b24      	ldr	r3, [pc, #144]	@ (8000ef8 <OD_Task+0x23c>)
 8000e66:	edc3 7a00 	vstr	s15, [r3]
								printf("OD_value: %.6f ,baseline_value: %.6f \r\n",od_result, baseline_value);
 8000e6a:	4b23      	ldr	r3, [pc, #140]	@ (8000ef8 <OD_Task+0x23c>)
 8000e6c:	edd3 7a00 	vldr	s15, [r3]
 8000e70:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000e74:	4b1e      	ldr	r3, [pc, #120]	@ (8000ef0 <OD_Task+0x234>)
 8000e76:	edd3 7a00 	vldr	s15, [r3]
 8000e7a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e7e:	ed8d 7b00 	vstr	d7, [sp]
 8000e82:	ec53 2b16 	vmov	r2, r3, d6
 8000e86:	481d      	ldr	r0, [pc, #116]	@ (8000efc <OD_Task+0x240>)
 8000e88:	f011 ffac 	bl	8012de4 <iprintf>
	            float filtered_value = KalmanFilter(od_result);
 8000e8c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ef8 <OD_Task+0x23c>)
 8000e8e:	edd3 7a00 	vldr	s15, [r3]
 8000e92:	eeb0 0a67 	vmov.f32	s0, s15
 8000e96:	f7ff fe05 	bl	8000aa4 <KalmanFilter>
 8000e9a:	ed87 0a01 	vstr	s0, [r7, #4]
							if (filtered_value < 0) filtered_value = 0;
 8000e9e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ea2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eaa:	d502      	bpl.n	8000eb2 <OD_Task+0x1f6>
 8000eac:	f04f 0300 	mov.w	r3, #0
 8000eb0:	607b      	str	r3, [r7, #4]
							printf("filtered_OD_value: %.6f ,baseline_value: %.6f \r\n",filtered_value, baseline_value);
 8000eb2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000eb6:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000eba:	4b0d      	ldr	r3, [pc, #52]	@ (8000ef0 <OD_Task+0x234>)
 8000ebc:	edd3 7a00 	vldr	s15, [r3]
 8000ec0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ec4:	ed8d 7b00 	vstr	d7, [sp]
 8000ec8:	ec53 2b16 	vmov	r2, r3, d6
 8000ecc:	480d      	ldr	r0, [pc, #52]	@ (8000f04 <OD_Task+0x248>)
 8000ece:	f011 ff89 	bl	8012de4 <iprintf>
}
 8000ed2:	bf00      	nop
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	ecbd 8b02 	vpop	{d8}
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	24000240 	.word	0x24000240
 8000ee4:	24000234 	.word	0x24000234
 8000ee8:	24000000 	.word	0x24000000
 8000eec:	24000224 	.word	0x24000224
 8000ef0:	24000228 	.word	0x24000228
 8000ef4:	08016a20 	.word	0x08016a20
 8000ef8:	2400022c 	.word	0x2400022c
 8000efc:	08016a50 	.word	0x08016a50
 8000f00:	24000230 	.word	0x24000230
 8000f04:	08016a78 	.word	0x08016a78

08000f08 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b08a      	sub	sp, #40	@ 0x28
 8000f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000f0e:	f107 031c 	add.w	r3, r7, #28
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]
 8000f16:	605a      	str	r2, [r3, #4]
 8000f18:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f1a:	463b      	mov	r3, r7
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]
 8000f26:	611a      	str	r2, [r3, #16]
 8000f28:	615a      	str	r2, [r3, #20]
 8000f2a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f2c:	4b31      	ldr	r3, [pc, #196]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f2e:	4a32      	ldr	r2, [pc, #200]	@ (8000ff8 <MX_ADC1_Init+0xf0>)
 8000f30:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000f32:	4b30      	ldr	r3, [pc, #192]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f34:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000f38:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000f3a:	4b2e      	ldr	r3, [pc, #184]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f40:	4b2c      	ldr	r3, [pc, #176]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f46:	4b2b      	ldr	r3, [pc, #172]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f48:	2204      	movs	r2, #4
 8000f4a:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f4c:	4b29      	ldr	r3, [pc, #164]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f52:	4b28      	ldr	r3, [pc, #160]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8000f58:	4b26      	ldr	r3, [pc, #152]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f5e:	4b25      	ldr	r3, [pc, #148]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f64:	4b23      	ldr	r3, [pc, #140]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f6a:	4b22      	ldr	r3, [pc, #136]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000f70:	4b20      	ldr	r3, [pc, #128]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f76:	4b1f      	ldr	r3, [pc, #124]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000f7c:	4b1d      	ldr	r3, [pc, #116]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000f82:	4b1c      	ldr	r3, [pc, #112]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8000f8a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f90:	4818      	ldr	r0, [pc, #96]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f92:	f005 f9bf 	bl	8006314 <HAL_ADC_Init>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000f9c:	f001 fa6d 	bl	800247a <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000fa4:	f107 031c 	add.w	r3, r7, #28
 8000fa8:	4619      	mov	r1, r3
 8000faa:	4812      	ldr	r0, [pc, #72]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000fac:	f005 ff76 	bl	8006e9c <HAL_ADCEx_MultiModeConfigChannel>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d001      	beq.n	8000fba <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000fb6:	f001 fa60 	bl	800247a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000fba:	4b10      	ldr	r3, [pc, #64]	@ (8000ffc <MX_ADC1_Init+0xf4>)
 8000fbc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fbe:	2306      	movs	r3, #6
 8000fc0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000fc6:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000fca:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000fcc:	2304      	movs	r3, #4
 8000fce:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fd8:	463b      	mov	r3, r7
 8000fda:	4619      	mov	r1, r3
 8000fdc:	4805      	ldr	r0, [pc, #20]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000fde:	f005 fb3b 	bl	8006658 <HAL_ADC_ConfigChannel>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000fe8:	f001 fa47 	bl	800247a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fec:	bf00      	nop
 8000fee:	3728      	adds	r7, #40	@ 0x28
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	24000244 	.word	0x24000244
 8000ff8:	40022000 	.word	0x40022000
 8000ffc:	10c00010 	.word	0x10c00010

08001000 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b088      	sub	sp, #32
 8001004:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001006:	1d3b      	adds	r3, r7, #4
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]
 800100c:	605a      	str	r2, [r3, #4]
 800100e:	609a      	str	r2, [r3, #8]
 8001010:	60da      	str	r2, [r3, #12]
 8001012:	611a      	str	r2, [r3, #16]
 8001014:	615a      	str	r2, [r3, #20]
 8001016:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001018:	4b2b      	ldr	r3, [pc, #172]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800101a:	4a2c      	ldr	r2, [pc, #176]	@ (80010cc <MX_ADC2_Init+0xcc>)
 800101c:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800101e:	4b2a      	ldr	r3, [pc, #168]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001020:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001024:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8001026:	4b28      	ldr	r3, [pc, #160]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001028:	2200      	movs	r2, #0
 800102a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800102c:	4b26      	ldr	r3, [pc, #152]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800102e:	2200      	movs	r2, #0
 8001030:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001032:	4b25      	ldr	r3, [pc, #148]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001034:	2204      	movs	r2, #4
 8001036:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001038:	4b23      	ldr	r3, [pc, #140]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800103a:	2200      	movs	r2, #0
 800103c:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800103e:	4b22      	ldr	r3, [pc, #136]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001040:	2200      	movs	r2, #0
 8001042:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 8001044:	4b20      	ldr	r3, [pc, #128]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001046:	2201      	movs	r2, #1
 8001048:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800104a:	4b1f      	ldr	r3, [pc, #124]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800104c:	2200      	movs	r2, #0
 800104e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001050:	4b1d      	ldr	r3, [pc, #116]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001052:	2200      	movs	r2, #0
 8001054:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001056:	4b1c      	ldr	r3, [pc, #112]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001058:	2200      	movs	r2, #0
 800105a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800105c:	4b1a      	ldr	r3, [pc, #104]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800105e:	2200      	movs	r2, #0
 8001060:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001062:	4b19      	ldr	r3, [pc, #100]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001064:	2200      	movs	r2, #0
 8001066:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001068:	4b17      	ldr	r3, [pc, #92]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800106a:	2200      	movs	r2, #0
 800106c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 800106e:	4b16      	ldr	r3, [pc, #88]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001070:	2200      	movs	r2, #0
 8001072:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Oversampling.Ratio = 1;
 8001076:	4b14      	ldr	r3, [pc, #80]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001078:	2201      	movs	r2, #1
 800107a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800107c:	4812      	ldr	r0, [pc, #72]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800107e:	f005 f949 	bl	8006314 <HAL_ADC_Init>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 8001088:	f001 f9f7 	bl	800247a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800108c:	4b10      	ldr	r3, [pc, #64]	@ (80010d0 <MX_ADC2_Init+0xd0>)
 800108e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001090:	2306      	movs	r3, #6
 8001092:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001094:	2300      	movs	r3, #0
 8001096:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001098:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800109c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800109e:	2304      	movs	r3, #4
 80010a0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80010a2:	2300      	movs	r3, #0
 80010a4:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 80010a6:	2300      	movs	r3, #0
 80010a8:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80010aa:	1d3b      	adds	r3, r7, #4
 80010ac:	4619      	mov	r1, r3
 80010ae:	4806      	ldr	r0, [pc, #24]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 80010b0:	f005 fad2 	bl	8006658 <HAL_ADC_ConfigChannel>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_ADC2_Init+0xbe>
  {
    Error_Handler();
 80010ba:	f001 f9de 	bl	800247a <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80010be:	bf00      	nop
 80010c0:	3720      	adds	r7, #32
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	240002a8 	.word	0x240002a8
 80010cc:	40022100 	.word	0x40022100
 80010d0:	14f00020 	.word	0x14f00020

080010d4 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08c      	sub	sp, #48	@ 0x30
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010dc:	f107 031c 	add.w	r3, r7, #28
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]
 80010ea:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a46      	ldr	r2, [pc, #280]	@ (800120c <HAL_ADC_MspInit+0x138>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d14e      	bne.n	8001194 <HAL_ADC_MspInit+0xc0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80010f6:	4b46      	ldr	r3, [pc, #280]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	3301      	adds	r3, #1
 80010fc:	4a44      	ldr	r2, [pc, #272]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 80010fe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001100:	4b43      	ldr	r3, [pc, #268]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2b01      	cmp	r3, #1
 8001106:	d10e      	bne.n	8001126 <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001108:	4b42      	ldr	r3, [pc, #264]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 800110a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800110e:	4a41      	ldr	r2, [pc, #260]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 8001110:	f043 0320 	orr.w	r3, r3, #32
 8001114:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001118:	4b3e      	ldr	r3, [pc, #248]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 800111a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800111e:	f003 0320 	and.w	r3, r3, #32
 8001122:	61bb      	str	r3, [r7, #24]
 8001124:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001126:	4b3b      	ldr	r3, [pc, #236]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 8001128:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800112c:	4a39      	ldr	r2, [pc, #228]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 800112e:	f043 0304 	orr.w	r3, r3, #4
 8001132:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001136:	4b37      	ldr	r3, [pc, #220]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 8001138:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800113c:	f003 0304 	and.w	r3, r3, #4
 8001140:	617b      	str	r3, [r7, #20]
 8001142:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001144:	4b33      	ldr	r3, [pc, #204]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 8001146:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800114a:	4a32      	ldr	r2, [pc, #200]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 800114c:	f043 0302 	orr.w	r3, r3, #2
 8001150:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001154:	4b2f      	ldr	r3, [pc, #188]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 8001156:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800115a:	f003 0302 	and.w	r3, r3, #2
 800115e:	613b      	str	r3, [r7, #16]
 8001160:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_INP4
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001162:	2310      	movs	r3, #16
 8001164:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001166:	2303      	movs	r3, #3
 8001168:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116a:	2300      	movs	r3, #0
 800116c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800116e:	f107 031c 	add.w	r3, r7, #28
 8001172:	4619      	mov	r1, r3
 8001174:	4828      	ldr	r0, [pc, #160]	@ (8001218 <HAL_ADC_MspInit+0x144>)
 8001176:	f008 ff33 	bl	8009fe0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800117a:	2302      	movs	r3, #2
 800117c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800117e:	2303      	movs	r3, #3
 8001180:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001182:	2300      	movs	r3, #0
 8001184:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001186:	f107 031c 	add.w	r3, r7, #28
 800118a:	4619      	mov	r1, r3
 800118c:	4823      	ldr	r0, [pc, #140]	@ (800121c <HAL_ADC_MspInit+0x148>)
 800118e:	f008 ff27 	bl	8009fe0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001192:	e037      	b.n	8001204 <HAL_ADC_MspInit+0x130>
  else if(adcHandle->Instance==ADC2)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a21      	ldr	r2, [pc, #132]	@ (8001220 <HAL_ADC_MspInit+0x14c>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d132      	bne.n	8001204 <HAL_ADC_MspInit+0x130>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800119e:	4b1c      	ldr	r3, [pc, #112]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	3301      	adds	r3, #1
 80011a4:	4a1a      	ldr	r2, [pc, #104]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 80011a6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80011a8:	4b19      	ldr	r3, [pc, #100]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2b01      	cmp	r3, #1
 80011ae:	d10e      	bne.n	80011ce <HAL_ADC_MspInit+0xfa>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80011b0:	4b18      	ldr	r3, [pc, #96]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011b2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80011b6:	4a17      	ldr	r2, [pc, #92]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011b8:	f043 0320 	orr.w	r3, r3, #32
 80011bc:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80011c0:	4b14      	ldr	r3, [pc, #80]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011c2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80011c6:	f003 0320 	and.w	r3, r3, #32
 80011ca:	60fb      	str	r3, [r7, #12]
 80011cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ce:	4b11      	ldr	r3, [pc, #68]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011d4:	4a0f      	ldr	r2, [pc, #60]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011d6:	f043 0302 	orr.w	r3, r3, #2
 80011da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011de:	4b0d      	ldr	r3, [pc, #52]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011e4:	f003 0302 	and.w	r3, r3, #2
 80011e8:	60bb      	str	r3, [r7, #8]
 80011ea:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80011ec:	2302      	movs	r3, #2
 80011ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011f0:	2303      	movs	r3, #3
 80011f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f8:	f107 031c 	add.w	r3, r7, #28
 80011fc:	4619      	mov	r1, r3
 80011fe:	4807      	ldr	r0, [pc, #28]	@ (800121c <HAL_ADC_MspInit+0x148>)
 8001200:	f008 feee 	bl	8009fe0 <HAL_GPIO_Init>
}
 8001204:	bf00      	nop
 8001206:	3730      	adds	r7, #48	@ 0x30
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40022000 	.word	0x40022000
 8001210:	2400030c 	.word	0x2400030c
 8001214:	58024400 	.word	0x58024400
 8001218:	58020800 	.word	0x58020800
 800121c:	58020400 	.word	0x58020400
 8001220:	40022100 	.word	0x40022100

08001224 <ADS8688_Write_Command>:

extern SPI_HandleTypeDef hspi4;

// 写命令函数
void ADS8688_Write_Command(uint16_t com)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	80fb      	strh	r3, [r7, #6]
    uint8_t wr_data[2];
    wr_data[0] = (uint8_t)(com >> 8);
 800122e:	88fb      	ldrh	r3, [r7, #6]
 8001230:	0a1b      	lsrs	r3, r3, #8
 8001232:	b29b      	uxth	r3, r3
 8001234:	b2db      	uxtb	r3, r3
 8001236:	733b      	strb	r3, [r7, #12]
    wr_data[1] = (uint8_t)(com & 0xFF);
 8001238:	88fb      	ldrh	r3, [r7, #6]
 800123a:	b2db      	uxtb	r3, r3
 800123c:	737b      	strb	r3, [r7, #13]

    ADS8688_CS_LOW();
 800123e:	2200      	movs	r2, #0
 8001240:	2110      	movs	r1, #16
 8001242:	480a      	ldr	r0, [pc, #40]	@ (800126c <ADS8688_Write_Command+0x48>)
 8001244:	f009 f87c 	bl	800a340 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi4, wr_data, 2, HAL_MAX_DELAY);
 8001248:	f107 010c 	add.w	r1, r7, #12
 800124c:	f04f 33ff 	mov.w	r3, #4294967295
 8001250:	2202      	movs	r2, #2
 8001252:	4807      	ldr	r0, [pc, #28]	@ (8001270 <ADS8688_Write_Command+0x4c>)
 8001254:	f00c fed0 	bl	800dff8 <HAL_SPI_Transmit>
    ADS8688_CS_HIGH();
 8001258:	2201      	movs	r2, #1
 800125a:	2110      	movs	r1, #16
 800125c:	4803      	ldr	r0, [pc, #12]	@ (800126c <ADS8688_Write_Command+0x48>)
 800125e:	f009 f86f 	bl	800a340 <HAL_GPIO_WritePin>
}
 8001262:	bf00      	nop
 8001264:	3710      	adds	r7, #16
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	58021000 	.word	0x58021000
 8001270:	24000cf4 	.word	0x24000cf4

08001274 <ADS8688_Write_Program>:

// 写寄存器函数
void ADS8688_Write_Program(uint8_t addr, uint8_t data)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b084      	sub	sp, #16
 8001278:	af00      	add	r7, sp, #0
 800127a:	4603      	mov	r3, r0
 800127c:	460a      	mov	r2, r1
 800127e:	71fb      	strb	r3, [r7, #7]
 8001280:	4613      	mov	r3, r2
 8001282:	71bb      	strb	r3, [r7, #6]
    uint8_t wr_data[2];
    wr_data[0] = (addr << 1) | 0x01;
 8001284:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	b25b      	sxtb	r3, r3
 800128c:	f043 0301 	orr.w	r3, r3, #1
 8001290:	b25b      	sxtb	r3, r3
 8001292:	b2db      	uxtb	r3, r3
 8001294:	733b      	strb	r3, [r7, #12]
    wr_data[1] = data;
 8001296:	79bb      	ldrb	r3, [r7, #6]
 8001298:	737b      	strb	r3, [r7, #13]

    ADS8688_CS_LOW();
 800129a:	2200      	movs	r2, #0
 800129c:	2110      	movs	r1, #16
 800129e:	480a      	ldr	r0, [pc, #40]	@ (80012c8 <ADS8688_Write_Program+0x54>)
 80012a0:	f009 f84e 	bl	800a340 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi4, wr_data, 2, HAL_MAX_DELAY);
 80012a4:	f107 010c 	add.w	r1, r7, #12
 80012a8:	f04f 33ff 	mov.w	r3, #4294967295
 80012ac:	2202      	movs	r2, #2
 80012ae:	4807      	ldr	r0, [pc, #28]	@ (80012cc <ADS8688_Write_Program+0x58>)
 80012b0:	f00c fea2 	bl	800dff8 <HAL_SPI_Transmit>
    ADS8688_CS_HIGH();
 80012b4:	2201      	movs	r2, #1
 80012b6:	2110      	movs	r1, #16
 80012b8:	4803      	ldr	r0, [pc, #12]	@ (80012c8 <ADS8688_Write_Program+0x54>)
 80012ba:	f009 f841 	bl	800a340 <HAL_GPIO_WritePin>
}
 80012be:	bf00      	nop
 80012c0:	3710      	adds	r7, #16
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	58021000 	.word	0x58021000
 80012cc:	24000cf4 	.word	0x24000cf4

080012d0 <ADS8688_Init>:

// 初始化函数（全部通道 0~10.24V）
void ADS8688_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
    ADS8688_DAISY_LOW();
 80012d4:	2200      	movs	r2, #0
 80012d6:	2108      	movs	r1, #8
 80012d8:	4826      	ldr	r0, [pc, #152]	@ (8001374 <ADS8688_Init+0xa4>)
 80012da:	f009 f831 	bl	800a340 <HAL_GPIO_WritePin>

    // 硬件复位
    ADS8688_RST_LOW();
 80012de:	2200      	movs	r2, #0
 80012e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012e4:	4824      	ldr	r0, [pc, #144]	@ (8001378 <ADS8688_Init+0xa8>)
 80012e6:	f009 f82b 	bl	800a340 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 80012ea:	2002      	movs	r0, #2
 80012ec:	f004 fe24 	bl	8005f38 <HAL_Delay>
    ADS8688_RST_HIGH();
 80012f0:	2201      	movs	r2, #1
 80012f2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012f6:	4820      	ldr	r0, [pc, #128]	@ (8001378 <ADS8688_Init+0xa8>)
 80012f8:	f009 f822 	bl	800a340 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 80012fc:	2002      	movs	r0, #2
 80012fe:	f004 fe1b 	bl	8005f38 <HAL_Delay>

    // 软件复位
    ADS8688_Write_Command(RST);
 8001302:	f44f 4005 	mov.w	r0, #34048	@ 0x8500
 8001306:	f7ff ff8d 	bl	8001224 <ADS8688_Write_Command>
    HAL_Delay(2);
 800130a:	2002      	movs	r0, #2
 800130c:	f004 fe14 	bl	8005f38 <HAL_Delay>

    // 所有通道：单极 0–10.24V
    ADS8688_Write_Program(CH0_INPUT_RANGE, VREF_U_25);
 8001310:	2105      	movs	r1, #5
 8001312:	2005      	movs	r0, #5
 8001314:	f7ff ffae 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH1_INPUT_RANGE, VREF_U_25);
 8001318:	2105      	movs	r1, #5
 800131a:	2006      	movs	r0, #6
 800131c:	f7ff ffaa 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH2_INPUT_RANGE, VREF_B_0625);
 8001320:	2102      	movs	r1, #2
 8001322:	2007      	movs	r0, #7
 8001324:	f7ff ffa6 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH3_INPUT_RANGE, VREF_U_25);
 8001328:	2105      	movs	r1, #5
 800132a:	2008      	movs	r0, #8
 800132c:	f7ff ffa2 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH4_INPUT_RANGE, VREF_U_25);
 8001330:	2105      	movs	r1, #5
 8001332:	2009      	movs	r0, #9
 8001334:	f7ff ff9e 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH5_INPUT_RANGE, VREF_U_25);
 8001338:	2105      	movs	r1, #5
 800133a:	200a      	movs	r0, #10
 800133c:	f7ff ff9a 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH6_INPUT_RANGE, VREF_U_25);
 8001340:	2105      	movs	r1, #5
 8001342:	200b      	movs	r0, #11
 8001344:	f7ff ff96 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH7_INPUT_RANGE, VREF_U_25);
 8001348:	2105      	movs	r1, #5
 800134a:	200c      	movs	r0, #12
 800134c:	f7ff ff92 	bl	8001274 <ADS8688_Write_Program>

    // 启用全部通道
    ADS8688_Write_Program(CH_PWR_DN, 0x00);
 8001350:	2100      	movs	r1, #0
 8001352:	2002      	movs	r0, #2
 8001354:	f7ff ff8e 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(AUTO_SEQ_EN, 0xFF);
 8001358:	21ff      	movs	r1, #255	@ 0xff
 800135a:	2001      	movs	r0, #1
 800135c:	f7ff ff8a 	bl	8001274 <ADS8688_Write_Program>

    // 选择通道 0 开始
    ADS8688_Write_Command(MAN_CH_0);
 8001360:	f44f 4040 	mov.w	r0, #49152	@ 0xc000
 8001364:	f7ff ff5e 	bl	8001224 <ADS8688_Write_Command>

    printf("ADS8688 Initialized: CH2 ±39.0625mV, CH0/1/3~7 4–20mA\r\n");
 8001368:	4804      	ldr	r0, [pc, #16]	@ (800137c <ADS8688_Init+0xac>)
 800136a:	f011 fdab 	bl	8012ec4 <puts>
}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	58021000 	.word	0x58021000
 8001378:	58020800 	.word	0x58020800
 800137c:	08016aac 	.word	0x08016aac

08001380 <Get_MAN_CH_Data>:

// 读取单通道原始值
void Get_MAN_CH_Data(uint16_t ch, uint16_t *data)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b088      	sub	sp, #32
 8001384:	af02      	add	r7, sp, #8
 8001386:	4603      	mov	r3, r0
 8001388:	6039      	str	r1, [r7, #0]
 800138a:	80fb      	strh	r3, [r7, #6]
    uint8_t Tx[4] = {0}, Rx[4] = {0};
 800138c:	2300      	movs	r3, #0
 800138e:	617b      	str	r3, [r7, #20]
 8001390:	2300      	movs	r3, #0
 8001392:	613b      	str	r3, [r7, #16]

    ADS8688_Write_Command(ch);
 8001394:	88fb      	ldrh	r3, [r7, #6]
 8001396:	4618      	mov	r0, r3
 8001398:	f7ff ff44 	bl	8001224 <ADS8688_Write_Command>
    for (volatile int i = 0; i < 10; i++);  // 简单延时
 800139c:	2300      	movs	r3, #0
 800139e:	60fb      	str	r3, [r7, #12]
 80013a0:	e002      	b.n	80013a8 <Get_MAN_CH_Data+0x28>
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	3301      	adds	r3, #1
 80013a6:	60fb      	str	r3, [r7, #12]
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	2b09      	cmp	r3, #9
 80013ac:	ddf9      	ble.n	80013a2 <Get_MAN_CH_Data+0x22>

    ADS8688_CS_LOW();
 80013ae:	2200      	movs	r2, #0
 80013b0:	2110      	movs	r1, #16
 80013b2:	4811      	ldr	r0, [pc, #68]	@ (80013f8 <Get_MAN_CH_Data+0x78>)
 80013b4:	f008 ffc4 	bl	800a340 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi4, Tx, Rx, 4, HAL_MAX_DELAY);
 80013b8:	f107 0210 	add.w	r2, r7, #16
 80013bc:	f107 0114 	add.w	r1, r7, #20
 80013c0:	f04f 33ff 	mov.w	r3, #4294967295
 80013c4:	9300      	str	r3, [sp, #0]
 80013c6:	2304      	movs	r3, #4
 80013c8:	480c      	ldr	r0, [pc, #48]	@ (80013fc <Get_MAN_CH_Data+0x7c>)
 80013ca:	f00d f803 	bl	800e3d4 <HAL_SPI_TransmitReceive>
    ADS8688_CS_HIGH();
 80013ce:	2201      	movs	r2, #1
 80013d0:	2110      	movs	r1, #16
 80013d2:	4809      	ldr	r0, [pc, #36]	@ (80013f8 <Get_MAN_CH_Data+0x78>)
 80013d4:	f008 ffb4 	bl	800a340 <HAL_GPIO_WritePin>

    *data = ((uint16_t)Rx[2] << 8) | Rx[3];
 80013d8:	7cbb      	ldrb	r3, [r7, #18]
 80013da:	b21b      	sxth	r3, r3
 80013dc:	021b      	lsls	r3, r3, #8
 80013de:	b21a      	sxth	r2, r3
 80013e0:	7cfb      	ldrb	r3, [r7, #19]
 80013e2:	b21b      	sxth	r3, r3
 80013e4:	4313      	orrs	r3, r2
 80013e6:	b21b      	sxth	r3, r3
 80013e8:	b29a      	uxth	r2, r3
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	801a      	strh	r2, [r3, #0]
}
 80013ee:	bf00      	nop
 80013f0:	3718      	adds	r7, #24
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	58021000 	.word	0x58021000
 80013fc:	24000cf4 	.word	0x24000cf4

08001400 <ADS8688_ReadOxygen>:

// 读取指定通道并换算为 mA 与 DO(%)
void ADS8688_ReadOxygen(uint8_t ch)
{
 8001400:	b5b0      	push	{r4, r5, r7, lr}
 8001402:	b0a0      	sub	sp, #128	@ 0x80
 8001404:	af06      	add	r7, sp, #24
 8001406:	4603      	mov	r3, r0
 8001408:	71fb      	strb	r3, [r7, #7]
    if (ch > 7) return; // 防止越界
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	2b07      	cmp	r3, #7
 800140e:	f200 80a1 	bhi.w	8001554 <ADS8688_ReadOxygen+0x154>

    const uint16_t channels[8] = {
 8001412:	4b52      	ldr	r3, [pc, #328]	@ (800155c <ADS8688_ReadOxygen+0x15c>)
 8001414:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8001418:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800141a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        MAN_CH_0, MAN_CH_1, MAN_CH_2, MAN_CH_3,
        MAN_CH_4, MAN_CH_5, MAN_CH_6, MAN_CH_7
    };
    const char *names[8] = {
 800141e:	4b50      	ldr	r3, [pc, #320]	@ (8001560 <ADS8688_ReadOxygen+0x160>)
 8001420:	f107 0410 	add.w	r4, r7, #16
 8001424:	461d      	mov	r5, r3
 8001426:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001428:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800142a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800142e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        "CH0","CH1","CH2","CH3","CH4","CH5","CH6","CH7"
    };
    // ==== 校准参数 ====
    // 实测电压点：4 mA → 约 1.996 V，20 mA → 约 9.980 V
    const float V_ZERO = 1.996f;   // V @ 4 mA
 8001432:	4b4c      	ldr	r3, [pc, #304]	@ (8001564 <ADS8688_ReadOxygen+0x164>)
 8001434:	663b      	str	r3, [r7, #96]	@ 0x60
    const float V_FULL = 9.980f;   // V @ 20 mA
 8001436:	4b4c      	ldr	r3, [pc, #304]	@ (8001568 <ADS8688_ReadOxygen+0x168>)
 8001438:	65fb      	str	r3, [r7, #92]	@ 0x5c
    const float V_FS = 10.24f;     // ADS8688 满量程电压 (V)
 800143a:	4b4c      	ldr	r3, [pc, #304]	@ (800156c <ADS8688_ReadOxygen+0x16c>)
 800143c:	65bb      	str	r3, [r7, #88]	@ 0x58
    const float ADC_FULL = 65536.0f;
 800143e:	f04f 438f 	mov.w	r3, #1199570944	@ 0x47800000
 8001442:	657b      	str	r3, [r7, #84]	@ 0x54

    // 量程对应的溶氧上下限 (mg/L)
    const float DO_LRV = 0.0f;     // 4 mA 对应 0 mg/L
 8001444:	f04f 0300 	mov.w	r3, #0
 8001448:	653b      	str	r3, [r7, #80]	@ 0x50
    const float DO_URV = 20.0f;    // 20 mA 对应 20 mg/L
 800144a:	4b49      	ldr	r3, [pc, #292]	@ (8001570 <ADS8688_ReadOxygen+0x170>)
 800144c:	64fb      	str	r3, [r7, #76]	@ 0x4c

        uint16_t adc_data;
        Get_MAN_CH_Data(channels[ch], &adc_data);
 800144e:	79fb      	ldrb	r3, [r7, #7]
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	3368      	adds	r3, #104	@ 0x68
 8001454:	443b      	add	r3, r7
 8001456:	f833 3c38 	ldrh.w	r3, [r3, #-56]
 800145a:	f107 020e 	add.w	r2, r7, #14
 800145e:	4611      	mov	r1, r2
 8001460:	4618      	mov	r0, r3
 8001462:	f7ff ff8d 	bl	8001380 <Get_MAN_CH_Data>

        // 1. ADC码 → 电压 (V)
        float voltage = (float)adc_data * V_FS / ADC_FULL;
 8001466:	89fb      	ldrh	r3, [r7, #14]
 8001468:	ee07 3a90 	vmov	s15, r3
 800146c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001470:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001474:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001478:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800147c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001480:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

        // 2. 电压 → 电流 (mA)，含两点校准补偿
        float current_mA = (voltage - V_ZERO) / (V_FULL - V_ZERO) * 16.0f + 4.0f;
 8001484:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8001488:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800148c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001490:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001494:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001498:	ee37 7a67 	vsub.f32	s14, s14, s15
 800149c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014a0:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 80014a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014a8:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80014ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014b0:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44

        // 4. 线性换算成溶氧 mg/L
        float ratio = (current_mA - 4.0f) / 16.0f;
 80014b4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80014b8:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80014bc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80014c0:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80014c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014c8:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
        if (ratio < 0.0f) ratio = 0.0f;
 80014cc:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80014d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d8:	d502      	bpl.n	80014e0 <ADS8688_ReadOxygen+0xe0>
 80014da:	f04f 0300 	mov.w	r3, #0
 80014de:	667b      	str	r3, [r7, #100]	@ 0x64
        if (ratio > 1.0f) ratio = 1.0f;
 80014e0:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80014e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80014e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014f0:	dd02      	ble.n	80014f8 <ADS8688_ReadOxygen+0xf8>
 80014f2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80014f6:	667b      	str	r3, [r7, #100]	@ 0x64
        float DO_mgL = ratio * (DO_URV - DO_LRV) + DO_LRV;
 80014f8:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80014fc:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001500:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001504:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001508:	ee67 7a27 	vmul.f32	s15, s14, s15
 800150c:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001510:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001514:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

        // 5. 打印结果
        printf("%s: %7.3f V | %6.3f mA | DO=%6.2f mg/L | adc=0x%04X\r\n",
 8001518:	79fb      	ldrb	r3, [r7, #7]
 800151a:	009b      	lsls	r3, r3, #2
 800151c:	3368      	adds	r3, #104	@ 0x68
 800151e:	443b      	add	r3, r7
 8001520:	f853 1c58 	ldr.w	r1, [r3, #-88]
 8001524:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001528:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800152c:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001530:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001534:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8001538:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 800153c:	89fb      	ldrh	r3, [r7, #14]
 800153e:	9304      	str	r3, [sp, #16]
 8001540:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001544:	ed8d 7b00 	vstr	d7, [sp]
 8001548:	ec53 2b15 	vmov	r2, r3, d5
 800154c:	4809      	ldr	r0, [pc, #36]	@ (8001574 <ADS8688_ReadOxygen+0x174>)
 800154e:	f011 fc49 	bl	8012de4 <iprintf>
 8001552:	e000      	b.n	8001556 <ADS8688_ReadOxygen+0x156>
    if (ch > 7) return; // 防止越界
 8001554:	bf00      	nop
               names[ch], voltage, current_mA, DO_mgL, adc_data);

}
 8001556:	3768      	adds	r7, #104	@ 0x68
 8001558:	46bd      	mov	sp, r7
 800155a:	bdb0      	pop	{r4, r5, r7, pc}
 800155c:	08016b20 	.word	0x08016b20
 8001560:	08016b50 	.word	0x08016b50
 8001564:	3fff7cee 	.word	0x3fff7cee
 8001568:	411fae14 	.word	0x411fae14
 800156c:	4123d70a 	.word	0x4123d70a
 8001570:	41a00000 	.word	0x41a00000
 8001574:	08016ae8 	.word	0x08016ae8

08001578 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800157e:	4b41      	ldr	r3, [pc, #260]	@ (8001684 <MX_DMA_Init+0x10c>)
 8001580:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001584:	4a3f      	ldr	r2, [pc, #252]	@ (8001684 <MX_DMA_Init+0x10c>)
 8001586:	f043 0301 	orr.w	r3, r3, #1
 800158a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800158e:	4b3d      	ldr	r3, [pc, #244]	@ (8001684 <MX_DMA_Init+0x10c>)
 8001590:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001594:	f003 0301 	and.w	r3, r3, #1
 8001598:	607b      	str	r3, [r7, #4]
 800159a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800159c:	4b39      	ldr	r3, [pc, #228]	@ (8001684 <MX_DMA_Init+0x10c>)
 800159e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80015a2:	4a38      	ldr	r2, [pc, #224]	@ (8001684 <MX_DMA_Init+0x10c>)
 80015a4:	f043 0302 	orr.w	r3, r3, #2
 80015a8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80015ac:	4b35      	ldr	r3, [pc, #212]	@ (8001684 <MX_DMA_Init+0x10c>)
 80015ae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80015b2:	f003 0302 	and.w	r3, r3, #2
 80015b6:	603b      	str	r3, [r7, #0]
 80015b8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80015ba:	2200      	movs	r2, #0
 80015bc:	2100      	movs	r1, #0
 80015be:	200b      	movs	r0, #11
 80015c0:	f005 fe25 	bl	800720e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80015c4:	200b      	movs	r0, #11
 80015c6:	f005 fe3c 	bl	8007242 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80015ca:	2200      	movs	r2, #0
 80015cc:	2100      	movs	r1, #0
 80015ce:	200c      	movs	r0, #12
 80015d0:	f005 fe1d 	bl	800720e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80015d4:	200c      	movs	r0, #12
 80015d6:	f005 fe34 	bl	8007242 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 80015da:	2200      	movs	r2, #0
 80015dc:	2100      	movs	r1, #0
 80015de:	200d      	movs	r0, #13
 80015e0:	f005 fe15 	bl	800720e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80015e4:	200d      	movs	r0, #13
 80015e6:	f005 fe2c 	bl	8007242 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80015ea:	2200      	movs	r2, #0
 80015ec:	2100      	movs	r1, #0
 80015ee:	200e      	movs	r0, #14
 80015f0:	f005 fe0d 	bl	800720e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80015f4:	200e      	movs	r0, #14
 80015f6:	f005 fe24 	bl	8007242 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80015fa:	2200      	movs	r2, #0
 80015fc:	2100      	movs	r1, #0
 80015fe:	200f      	movs	r0, #15
 8001600:	f005 fe05 	bl	800720e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001604:	200f      	movs	r0, #15
 8001606:	f005 fe1c 	bl	8007242 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800160a:	2200      	movs	r2, #0
 800160c:	2100      	movs	r1, #0
 800160e:	2010      	movs	r0, #16
 8001610:	f005 fdfd 	bl	800720e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001614:	2010      	movs	r0, #16
 8001616:	f005 fe14 	bl	8007242 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800161a:	2200      	movs	r2, #0
 800161c:	2100      	movs	r1, #0
 800161e:	2011      	movs	r0, #17
 8001620:	f005 fdf5 	bl	800720e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001624:	2011      	movs	r0, #17
 8001626:	f005 fe0c 	bl	8007242 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 800162a:	2200      	movs	r2, #0
 800162c:	2100      	movs	r1, #0
 800162e:	202f      	movs	r0, #47	@ 0x2f
 8001630:	f005 fded 	bl	800720e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001634:	202f      	movs	r0, #47	@ 0x2f
 8001636:	f005 fe04 	bl	8007242 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800163a:	2200      	movs	r2, #0
 800163c:	2100      	movs	r1, #0
 800163e:	2038      	movs	r0, #56	@ 0x38
 8001640:	f005 fde5 	bl	800720e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001644:	2038      	movs	r0, #56	@ 0x38
 8001646:	f005 fdfc 	bl	8007242 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800164a:	2200      	movs	r2, #0
 800164c:	2100      	movs	r1, #0
 800164e:	2039      	movs	r0, #57	@ 0x39
 8001650:	f005 fddd 	bl	800720e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001654:	2039      	movs	r0, #57	@ 0x39
 8001656:	f005 fdf4 	bl	8007242 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800165a:	2200      	movs	r2, #0
 800165c:	2100      	movs	r1, #0
 800165e:	203a      	movs	r0, #58	@ 0x3a
 8001660:	f005 fdd5 	bl	800720e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001664:	203a      	movs	r0, #58	@ 0x3a
 8001666:	f005 fdec 	bl	8007242 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800166a:	2200      	movs	r2, #0
 800166c:	2100      	movs	r1, #0
 800166e:	203b      	movs	r0, #59	@ 0x3b
 8001670:	f005 fdcd 	bl	800720e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001674:	203b      	movs	r0, #59	@ 0x3b
 8001676:	f005 fde4 	bl	8007242 <HAL_NVIC_EnableIRQ>

}
 800167a:	bf00      	nop
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	58024400 	.word	0x58024400

08001688 <Get_Endgas>:
#include "endgas.h"

void Get_Endgas(void){
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
    static const uint8_t cmd_Endgas[8] = {0x06, 0x03, 0x00, 0x01, 0x00, 0x08, 0x14, 0x7B};
    memset(rx_data4, 0, sizeof(rx_data4));
 800168c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001690:	2100      	movs	r1, #0
 8001692:	480c      	ldr	r0, [pc, #48]	@ (80016c4 <Get_Endgas+0x3c>)
 8001694:	f011 fd18 	bl	80130c8 <memset>

    tx_ox_flag = 0;
 8001698:	4b0b      	ldr	r3, [pc, #44]	@ (80016c8 <Get_Endgas+0x40>)
 800169a:	2200      	movs	r2, #0
 800169c:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart4, (uint8_t*)cmd_Endgas, sizeof(cmd_Endgas));
 800169e:	2208      	movs	r2, #8
 80016a0:	490a      	ldr	r1, [pc, #40]	@ (80016cc <Get_Endgas+0x44>)
 80016a2:	480b      	ldr	r0, [pc, #44]	@ (80016d0 <Get_Endgas+0x48>)
 80016a4:	f00e fcb4 	bl	8010010 <HAL_UART_Transmit_DMA>
    while (tx_ox_flag == 0);  // 等待发送完成再启动接收
 80016a8:	bf00      	nop
 80016aa:	4b07      	ldr	r3, [pc, #28]	@ (80016c8 <Get_Endgas+0x40>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d0fb      	beq.n	80016aa <Get_Endgas+0x22>

    HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
 80016b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016b6:	4903      	ldr	r1, [pc, #12]	@ (80016c4 <Get_Endgas+0x3c>)
 80016b8:	4805      	ldr	r0, [pc, #20]	@ (80016d0 <Get_Endgas+0x48>)
 80016ba:	f010 fbf3 	bl	8011ea4 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80016be:	bf00      	nop
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	240004a4 	.word	0x240004a4
 80016c8:	240006a4 	.word	0x240006a4
 80016cc:	08017138 	.word	0x08017138
 80016d0:	2400101c 	.word	0x2400101c

080016d4 <Read_Endgas>:
 void Read_Endgas(void) {
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b086      	sub	sp, #24
 80016d8:	af00      	add	r7, sp, #0


     uint16_t len = RX_BUFFER_SIZE;
 80016da:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016de:	81fb      	strh	r3, [r7, #14]
     uint8_t found = 0;
 80016e0:	2300      	movs	r3, #0
 80016e2:	75fb      	strb	r3, [r7, #23]
     // 调试打印：查看当前接收缓冲区的实际数据
         printf("endgas dump: ");
 80016e4:	4865      	ldr	r0, [pc, #404]	@ (800187c <Read_Endgas+0x1a8>)
 80016e6:	f011 fb7d 	bl	8012de4 <iprintf>
         for (uint16_t k = 0; k < 40; k++) {  // 打印前40字节够用了
 80016ea:	2300      	movs	r3, #0
 80016ec:	82bb      	strh	r3, [r7, #20]
 80016ee:	e009      	b.n	8001704 <Read_Endgas+0x30>
             printf("%02X ", rx_data4[k]);
 80016f0:	8abb      	ldrh	r3, [r7, #20]
 80016f2:	4a63      	ldr	r2, [pc, #396]	@ (8001880 <Read_Endgas+0x1ac>)
 80016f4:	5cd3      	ldrb	r3, [r2, r3]
 80016f6:	4619      	mov	r1, r3
 80016f8:	4862      	ldr	r0, [pc, #392]	@ (8001884 <Read_Endgas+0x1b0>)
 80016fa:	f011 fb73 	bl	8012de4 <iprintf>
         for (uint16_t k = 0; k < 40; k++) {  // 打印前40字节够用了
 80016fe:	8abb      	ldrh	r3, [r7, #20]
 8001700:	3301      	adds	r3, #1
 8001702:	82bb      	strh	r3, [r7, #20]
 8001704:	8abb      	ldrh	r3, [r7, #20]
 8001706:	2b27      	cmp	r3, #39	@ 0x27
 8001708:	d9f2      	bls.n	80016f0 <Read_Endgas+0x1c>
         }
         printf("\n");
 800170a:	200a      	movs	r0, #10
 800170c:	f011 fb7c 	bl	8012e08 <putchar>
     // 遍历缓冲区查找报文头 06 03 10 00 06
     for (uint16_t i = 0; i < len - 12; i++) { // 后续至少要有12字节数据
 8001710:	2300      	movs	r3, #0
 8001712:	827b      	strh	r3, [r7, #18]
 8001714:	e0a1      	b.n	800185a <Read_Endgas+0x186>
         if (rx_data4[i] == 0x06 &&
 8001716:	8a7b      	ldrh	r3, [r7, #18]
 8001718:	4a59      	ldr	r2, [pc, #356]	@ (8001880 <Read_Endgas+0x1ac>)
 800171a:	5cd3      	ldrb	r3, [r2, r3]
 800171c:	2b06      	cmp	r3, #6
 800171e:	f040 8099 	bne.w	8001854 <Read_Endgas+0x180>
             rx_data4[i+1] == 0x03 &&
 8001722:	8a7b      	ldrh	r3, [r7, #18]
 8001724:	3301      	adds	r3, #1
 8001726:	4a56      	ldr	r2, [pc, #344]	@ (8001880 <Read_Endgas+0x1ac>)
 8001728:	5cd3      	ldrb	r3, [r2, r3]
         if (rx_data4[i] == 0x06 &&
 800172a:	2b03      	cmp	r3, #3
 800172c:	f040 8092 	bne.w	8001854 <Read_Endgas+0x180>
             rx_data4[i+2] == 0x10 &&
 8001730:	8a7b      	ldrh	r3, [r7, #18]
 8001732:	3302      	adds	r3, #2
 8001734:	4a52      	ldr	r2, [pc, #328]	@ (8001880 <Read_Endgas+0x1ac>)
 8001736:	5cd3      	ldrb	r3, [r2, r3]
             rx_data4[i+1] == 0x03 &&
 8001738:	2b10      	cmp	r3, #16
 800173a:	f040 808b 	bne.w	8001854 <Read_Endgas+0x180>
             rx_data4[i+3] == 0x00 &&
 800173e:	8a7b      	ldrh	r3, [r7, #18]
 8001740:	3303      	adds	r3, #3
 8001742:	4a4f      	ldr	r2, [pc, #316]	@ (8001880 <Read_Endgas+0x1ac>)
 8001744:	5cd3      	ldrb	r3, [r2, r3]
             rx_data4[i+2] == 0x10 &&
 8001746:	2b00      	cmp	r3, #0
 8001748:	f040 8084 	bne.w	8001854 <Read_Endgas+0x180>
             rx_data4[i+4] == 0x06)
 800174c:	8a7b      	ldrh	r3, [r7, #18]
 800174e:	3304      	adds	r3, #4
 8001750:	4a4b      	ldr	r2, [pc, #300]	@ (8001880 <Read_Endgas+0x1ac>)
 8001752:	5cd3      	ldrb	r3, [r2, r3]
             rx_data4[i+3] == 0x00 &&
 8001754:	2b06      	cmp	r3, #6
 8001756:	d17d      	bne.n	8001854 <Read_Endgas+0x180>
         {
             found = 1;
 8001758:	2301      	movs	r3, #1
 800175a:	75fb      	strb	r3, [r7, #23]
             printf("找到尾气报文头，位置: %d\n", i);
 800175c:	8a7b      	ldrh	r3, [r7, #18]
 800175e:	4619      	mov	r1, r3
 8001760:	4849      	ldr	r0, [pc, #292]	@ (8001888 <Read_Endgas+0x1b4>)
 8001762:	f011 fb3f 	bl	8012de4 <iprintf>

             // 打印报文头后的完整报文（12字节数据 + CRC）
             printf("尾气原始报文: ");
 8001766:	4849      	ldr	r0, [pc, #292]	@ (800188c <Read_Endgas+0x1b8>)
 8001768:	f011 fb3c 	bl	8012de4 <iprintf>
             for (uint16_t j = i; j < i + 13; j++) {
 800176c:	8a7b      	ldrh	r3, [r7, #18]
 800176e:	823b      	strh	r3, [r7, #16]
 8001770:	e009      	b.n	8001786 <Read_Endgas+0xb2>
                 printf("%02X ", rx_data4[j]);
 8001772:	8a3b      	ldrh	r3, [r7, #16]
 8001774:	4a42      	ldr	r2, [pc, #264]	@ (8001880 <Read_Endgas+0x1ac>)
 8001776:	5cd3      	ldrb	r3, [r2, r3]
 8001778:	4619      	mov	r1, r3
 800177a:	4842      	ldr	r0, [pc, #264]	@ (8001884 <Read_Endgas+0x1b0>)
 800177c:	f011 fb32 	bl	8012de4 <iprintf>
             for (uint16_t j = i; j < i + 13; j++) {
 8001780:	8a3b      	ldrh	r3, [r7, #16]
 8001782:	3301      	adds	r3, #1
 8001784:	823b      	strh	r3, [r7, #16]
 8001786:	8a7b      	ldrh	r3, [r7, #18]
 8001788:	f103 020c 	add.w	r2, r3, #12
 800178c:	8a3b      	ldrh	r3, [r7, #16]
 800178e:	429a      	cmp	r2, r3
 8001790:	daef      	bge.n	8001772 <Read_Endgas+0x9e>
             }
             printf("\n");
 8001792:	200a      	movs	r0, #10
 8001794:	f011 fb38 	bl	8012e08 <putchar>

             // 只解析原本的三个数据
             uint16_t temp_raw = ((uint16_t)rx_data4[i+5] << 8) | rx_data4[i+6];
 8001798:	8a7b      	ldrh	r3, [r7, #18]
 800179a:	3305      	adds	r3, #5
 800179c:	4a38      	ldr	r2, [pc, #224]	@ (8001880 <Read_Endgas+0x1ac>)
 800179e:	5cd3      	ldrb	r3, [r2, r3]
 80017a0:	b21b      	sxth	r3, r3
 80017a2:	021b      	lsls	r3, r3, #8
 80017a4:	b21a      	sxth	r2, r3
 80017a6:	8a7b      	ldrh	r3, [r7, #18]
 80017a8:	3306      	adds	r3, #6
 80017aa:	4935      	ldr	r1, [pc, #212]	@ (8001880 <Read_Endgas+0x1ac>)
 80017ac:	5ccb      	ldrb	r3, [r1, r3]
 80017ae:	b21b      	sxth	r3, r3
 80017b0:	4313      	orrs	r3, r2
 80017b2:	b21b      	sxth	r3, r3
 80017b4:	81bb      	strh	r3, [r7, #12]
             uint16_t co2_raw  = ((uint16_t)rx_data4[i+9] << 8) | rx_data4[i+10];
 80017b6:	8a7b      	ldrh	r3, [r7, #18]
 80017b8:	3309      	adds	r3, #9
 80017ba:	4a31      	ldr	r2, [pc, #196]	@ (8001880 <Read_Endgas+0x1ac>)
 80017bc:	5cd3      	ldrb	r3, [r2, r3]
 80017be:	b21b      	sxth	r3, r3
 80017c0:	021b      	lsls	r3, r3, #8
 80017c2:	b21a      	sxth	r2, r3
 80017c4:	8a7b      	ldrh	r3, [r7, #18]
 80017c6:	330a      	adds	r3, #10
 80017c8:	492d      	ldr	r1, [pc, #180]	@ (8001880 <Read_Endgas+0x1ac>)
 80017ca:	5ccb      	ldrb	r3, [r1, r3]
 80017cc:	b21b      	sxth	r3, r3
 80017ce:	4313      	orrs	r3, r2
 80017d0:	b21b      	sxth	r3, r3
 80017d2:	817b      	strh	r3, [r7, #10]
             uint16_t o2_raw   = ((uint16_t)rx_data4[i+11] << 8) | rx_data4[i+12];
 80017d4:	8a7b      	ldrh	r3, [r7, #18]
 80017d6:	330b      	adds	r3, #11
 80017d8:	4a29      	ldr	r2, [pc, #164]	@ (8001880 <Read_Endgas+0x1ac>)
 80017da:	5cd3      	ldrb	r3, [r2, r3]
 80017dc:	b21b      	sxth	r3, r3
 80017de:	021b      	lsls	r3, r3, #8
 80017e0:	b21a      	sxth	r2, r3
 80017e2:	8a7b      	ldrh	r3, [r7, #18]
 80017e4:	330c      	adds	r3, #12
 80017e6:	4926      	ldr	r1, [pc, #152]	@ (8001880 <Read_Endgas+0x1ac>)
 80017e8:	5ccb      	ldrb	r3, [r1, r3]
 80017ea:	b21b      	sxth	r3, r3
 80017ec:	4313      	orrs	r3, r2
 80017ee:	b21b      	sxth	r3, r3
 80017f0:	813b      	strh	r3, [r7, #8]

             float temp_celsius = (float)temp_raw / 10.0f;
 80017f2:	89bb      	ldrh	r3, [r7, #12]
 80017f4:	ee07 3a90 	vmov	s15, r3
 80017f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017fc:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001800:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001804:	edc7 7a01 	vstr	s15, [r7, #4]
             float o2_percent   = (float)o2_raw / 100.0f;
 8001808:	893b      	ldrh	r3, [r7, #8]
 800180a:	ee07 3a90 	vmov	s15, r3
 800180e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001812:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8001890 <Read_Endgas+0x1bc>
 8001816:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800181a:	edc7 7a00 	vstr	s15, [r7]

             printf("解析后的尾气数据:\n");
 800181e:	481d      	ldr	r0, [pc, #116]	@ (8001894 <Read_Endgas+0x1c0>)
 8001820:	f011 fb50 	bl	8012ec4 <puts>
             printf("gas_temp: %.1f °C\n", temp_celsius);
 8001824:	edd7 7a01 	vldr	s15, [r7, #4]
 8001828:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800182c:	ec53 2b17 	vmov	r2, r3, d7
 8001830:	4819      	ldr	r0, [pc, #100]	@ (8001898 <Read_Endgas+0x1c4>)
 8001832:	f011 fad7 	bl	8012de4 <iprintf>
             printf("gas_CO₂: %d ppm\n", co2_raw);
 8001836:	897b      	ldrh	r3, [r7, #10]
 8001838:	4619      	mov	r1, r3
 800183a:	4818      	ldr	r0, [pc, #96]	@ (800189c <Read_Endgas+0x1c8>)
 800183c:	f011 fad2 	bl	8012de4 <iprintf>
             printf("gas_O₂ : %.2f %%\n", o2_percent);
 8001840:	edd7 7a00 	vldr	s15, [r7]
 8001844:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001848:	ec53 2b17 	vmov	r2, r3, d7
 800184c:	4814      	ldr	r0, [pc, #80]	@ (80018a0 <Read_Endgas+0x1cc>)
 800184e:	f011 fac9 	bl	8012de4 <iprintf>

             break; // 找到第一个报文后退出
 8001852:	e008      	b.n	8001866 <Read_Endgas+0x192>
     for (uint16_t i = 0; i < len - 12; i++) { // 后续至少要有12字节数据
 8001854:	8a7b      	ldrh	r3, [r7, #18]
 8001856:	3301      	adds	r3, #1
 8001858:	827b      	strh	r3, [r7, #18]
 800185a:	8a7a      	ldrh	r2, [r7, #18]
 800185c:	89fb      	ldrh	r3, [r7, #14]
 800185e:	3b0c      	subs	r3, #12
 8001860:	429a      	cmp	r2, r3
 8001862:	f6ff af58 	blt.w	8001716 <Read_Endgas+0x42>
         }
     }

     if (!found) {
 8001866:	7dfb      	ldrb	r3, [r7, #23]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d102      	bne.n	8001872 <Read_Endgas+0x19e>
         printf("未找到有效尾气报文头\n");
 800186c:	480d      	ldr	r0, [pc, #52]	@ (80018a4 <Read_Endgas+0x1d0>)
 800186e:	f011 fb29 	bl	8012ec4 <puts>
     }
 }
 8001872:	bf00      	nop
 8001874:	3718      	adds	r7, #24
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	08016b8c 	.word	0x08016b8c
 8001880:	240004a4 	.word	0x240004a4
 8001884:	08016b9c 	.word	0x08016b9c
 8001888:	08016ba4 	.word	0x08016ba4
 800188c:	08016bc8 	.word	0x08016bc8
 8001890:	42c80000 	.word	0x42c80000
 8001894:	08016be0 	.word	0x08016be0
 8001898:	08016bfc 	.word	0x08016bfc
 800189c:	08016c10 	.word	0x08016c10
 80018a0:	08016c24 	.word	0x08016c24
 80018a4:	08016c38 	.word	0x08016c38

080018a8 <Endgas_Task>:

 void Endgas_Task(void){
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
     Get_Endgas();
 80018ae:	f7ff feeb 	bl	8001688 <Get_Endgas>

     // 等待数据到达（最多200ms）
     uint32_t start = HAL_GetTick();
 80018b2:	f004 fb35 	bl	8005f20 <HAL_GetTick>
 80018b6:	6078      	str	r0, [r7, #4]
     while (!rx_ox_flag && (HAL_GetTick() - start < 200)) {}
 80018b8:	bf00      	nop
 80018ba:	4b0e      	ldr	r3, [pc, #56]	@ (80018f4 <Endgas_Task+0x4c>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d106      	bne.n	80018d0 <Endgas_Task+0x28>
 80018c2:	f004 fb2d 	bl	8005f20 <HAL_GetTick>
 80018c6:	4602      	mov	r2, r0
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	2bc7      	cmp	r3, #199	@ 0xc7
 80018ce:	d9f4      	bls.n	80018ba <Endgas_Task+0x12>

     if (rx_ox_flag) {
 80018d0:	4b08      	ldr	r3, [pc, #32]	@ (80018f4 <Endgas_Task+0x4c>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d005      	beq.n	80018e4 <Endgas_Task+0x3c>
         Read_Endgas();
 80018d8:	f7ff fefc 	bl	80016d4 <Read_Endgas>
         rx_ox_flag = 0;
 80018dc:	4b05      	ldr	r3, [pc, #20]	@ (80018f4 <Endgas_Task+0x4c>)
 80018de:	2200      	movs	r2, #0
 80018e0:	701a      	strb	r2, [r3, #0]
     } else {
         printf("尾气接收超时\n");
     }
 }
 80018e2:	e002      	b.n	80018ea <Endgas_Task+0x42>
         printf("尾气接收超时\n");
 80018e4:	4804      	ldr	r0, [pc, #16]	@ (80018f8 <Endgas_Task+0x50>)
 80018e6:	f011 faed 	bl	8012ec4 <puts>
 }
 80018ea:	bf00      	nop
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	240006a5 	.word	0x240006a5
 80018f8:	08016c58 	.word	0x08016c58

080018fc <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b08c      	sub	sp, #48	@ 0x30
 8001900:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001902:	f107 031c 	add.w	r3, r7, #28
 8001906:	2200      	movs	r2, #0
 8001908:	601a      	str	r2, [r3, #0]
 800190a:	605a      	str	r2, [r3, #4]
 800190c:	609a      	str	r2, [r3, #8]
 800190e:	60da      	str	r2, [r3, #12]
 8001910:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001912:	4b56      	ldr	r3, [pc, #344]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001914:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001918:	4a54      	ldr	r2, [pc, #336]	@ (8001a6c <MX_GPIO_Init+0x170>)
 800191a:	f043 0310 	orr.w	r3, r3, #16
 800191e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001922:	4b52      	ldr	r3, [pc, #328]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001924:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001928:	f003 0310 	and.w	r3, r3, #16
 800192c:	61bb      	str	r3, [r7, #24]
 800192e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001930:	4b4e      	ldr	r3, [pc, #312]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001932:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001936:	4a4d      	ldr	r2, [pc, #308]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001938:	f043 0304 	orr.w	r3, r3, #4
 800193c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001940:	4b4a      	ldr	r3, [pc, #296]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001942:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001946:	f003 0304 	and.w	r3, r3, #4
 800194a:	617b      	str	r3, [r7, #20]
 800194c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800194e:	4b47      	ldr	r3, [pc, #284]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001950:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001954:	4a45      	ldr	r2, [pc, #276]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001956:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800195a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800195e:	4b43      	ldr	r3, [pc, #268]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001960:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001964:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001968:	613b      	str	r3, [r7, #16]
 800196a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800196c:	4b3f      	ldr	r3, [pc, #252]	@ (8001a6c <MX_GPIO_Init+0x170>)
 800196e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001972:	4a3e      	ldr	r2, [pc, #248]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001974:	f043 0301 	orr.w	r3, r3, #1
 8001978:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800197c:	4b3b      	ldr	r3, [pc, #236]	@ (8001a6c <MX_GPIO_Init+0x170>)
 800197e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800198a:	4b38      	ldr	r3, [pc, #224]	@ (8001a6c <MX_GPIO_Init+0x170>)
 800198c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001990:	4a36      	ldr	r2, [pc, #216]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001992:	f043 0302 	orr.w	r3, r3, #2
 8001996:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800199a:	4b34      	ldr	r3, [pc, #208]	@ (8001a6c <MX_GPIO_Init+0x170>)
 800199c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019a0:	f003 0302 	and.w	r3, r3, #2
 80019a4:	60bb      	str	r3, [r7, #8]
 80019a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019a8:	4b30      	ldr	r3, [pc, #192]	@ (8001a6c <MX_GPIO_Init+0x170>)
 80019aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019ae:	4a2f      	ldr	r2, [pc, #188]	@ (8001a6c <MX_GPIO_Init+0x170>)
 80019b0:	f043 0308 	orr.w	r3, r3, #8
 80019b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80019b8:	4b2c      	ldr	r3, [pc, #176]	@ (8001a6c <MX_GPIO_Init+0x170>)
 80019ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019be:	f003 0308 	and.w	r3, r3, #8
 80019c2:	607b      	str	r3, [r7, #4]
 80019c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 80019c6:	2200      	movs	r2, #0
 80019c8:	2118      	movs	r1, #24
 80019ca:	4829      	ldr	r0, [pc, #164]	@ (8001a70 <MX_GPIO_Init+0x174>)
 80019cc:	f008 fcb8 	bl	800a340 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80019d0:	2200      	movs	r2, #0
 80019d2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80019d6:	4827      	ldr	r0, [pc, #156]	@ (8001a74 <MX_GPIO_Init+0x178>)
 80019d8:	f008 fcb2 	bl	800a340 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80019dc:	2200      	movs	r2, #0
 80019de:	2140      	movs	r1, #64	@ 0x40
 80019e0:	4825      	ldr	r0, [pc, #148]	@ (8001a78 <MX_GPIO_Init+0x17c>)
 80019e2:	f008 fcad 	bl	800a340 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_RESET);
 80019e6:	2200      	movs	r2, #0
 80019e8:	2101      	movs	r1, #1
 80019ea:	4824      	ldr	r0, [pc, #144]	@ (8001a7c <MX_GPIO_Init+0x180>)
 80019ec:	f008 fca8 	bl	800a340 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE3 PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80019f0:	2318      	movs	r3, #24
 80019f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f4:	2301      	movs	r3, #1
 80019f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f8:	2300      	movs	r3, #0
 80019fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fc:	2300      	movs	r3, #0
 80019fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a00:	f107 031c 	add.w	r3, r7, #28
 8001a04:	4619      	mov	r1, r3
 8001a06:	481a      	ldr	r0, [pc, #104]	@ (8001a70 <MX_GPIO_Init+0x174>)
 8001a08:	f008 faea 	bl	8009fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001a0c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a12:	2301      	movs	r3, #1
 8001a14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a16:	2300      	movs	r3, #0
 8001a18:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a1e:	f107 031c 	add.w	r3, r7, #28
 8001a22:	4619      	mov	r1, r3
 8001a24:	4813      	ldr	r0, [pc, #76]	@ (8001a74 <MX_GPIO_Init+0x178>)
 8001a26:	f008 fadb 	bl	8009fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001a2a:	2340      	movs	r3, #64	@ 0x40
 8001a2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a32:	2300      	movs	r3, #0
 8001a34:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a36:	2300      	movs	r3, #0
 8001a38:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001a3a:	f107 031c 	add.w	r3, r7, #28
 8001a3e:	4619      	mov	r1, r3
 8001a40:	480d      	ldr	r0, [pc, #52]	@ (8001a78 <MX_GPIO_Init+0x17c>)
 8001a42:	f008 facd 	bl	8009fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RELAY_Pin */
  GPIO_InitStruct.Pin = RELAY_Pin;
 8001a46:	2301      	movs	r3, #1
 8001a48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a52:	2300      	movs	r3, #0
 8001a54:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RELAY_GPIO_Port, &GPIO_InitStruct);
 8001a56:	f107 031c 	add.w	r3, r7, #28
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	4807      	ldr	r0, [pc, #28]	@ (8001a7c <MX_GPIO_Init+0x180>)
 8001a5e:	f008 fabf 	bl	8009fe0 <HAL_GPIO_Init>

}
 8001a62:	bf00      	nop
 8001a64:	3730      	adds	r7, #48	@ 0x30
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	58024400 	.word	0x58024400
 8001a70:	58021000 	.word	0x58021000
 8001a74:	58020800 	.word	0x58020800
 8001a78:	58020000 	.word	0x58020000
 8001a7c:	58020400 	.word	0x58020400

08001a80 <_write>:
//_write 非阻塞 DMA 重定向
#define UART_TX_BUFFER_SIZE 256
uint8_t uart_tx_buffer[UART_TX_BUFFER_SIZE];
volatile uint8_t tx_busy = 0;

int _write(int file, char *ptr, int len) {
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b086      	sub	sp, #24
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	60f8      	str	r0, [r7, #12]
 8001a88:	60b9      	str	r1, [r7, #8]
 8001a8a:	607a      	str	r2, [r7, #4]
    if(len > UART_TX_BUFFER_SIZE) len = UART_TX_BUFFER_SIZE;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a92:	dd02      	ble.n	8001a9a <_write+0x1a>
 8001a94:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a98:	607b      	str	r3, [r7, #4]

    // 等待前一次发送完成（带超时）
    uint32_t start = HAL_GetTick();
 8001a9a:	f004 fa41 	bl	8005f20 <HAL_GetTick>
 8001a9e:	6178      	str	r0, [r7, #20]
    while(tx_busy && (HAL_GetTick() - start < 100)) {
 8001aa0:	bf00      	nop
 8001aa2:	4b14      	ldr	r3, [pc, #80]	@ (8001af4 <_write+0x74>)
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d006      	beq.n	8001aba <_write+0x3a>
 8001aac:	f004 fa38 	bl	8005f20 <HAL_GetTick>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	2b63      	cmp	r3, #99	@ 0x63
 8001ab8:	d9f3      	bls.n	8001aa2 <_write+0x22>
        // 等待或执行其他任务
    }

    if(tx_busy) {
 8001aba:	4b0e      	ldr	r3, [pc, #56]	@ (8001af4 <_write+0x74>)
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <_write+0x48>
        return 0; // 超时仍未完成，放弃发送
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	e010      	b.n	8001aea <_write+0x6a>
    }

    memcpy(uart_tx_buffer, ptr, len);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	461a      	mov	r2, r3
 8001acc:	68b9      	ldr	r1, [r7, #8]
 8001ace:	480a      	ldr	r0, [pc, #40]	@ (8001af8 <_write+0x78>)
 8001ad0:	f011 fb79 	bl	80131c6 <memcpy>
    tx_busy = 1;
 8001ad4:	4b07      	ldr	r3, [pc, #28]	@ (8001af4 <_write+0x74>)
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart1, uart_tx_buffer, len);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	b29b      	uxth	r3, r3
 8001ade:	461a      	mov	r2, r3
 8001ae0:	4905      	ldr	r1, [pc, #20]	@ (8001af8 <_write+0x78>)
 8001ae2:	4806      	ldr	r0, [pc, #24]	@ (8001afc <_write+0x7c>)
 8001ae4:	f00e fa94 	bl	8010010 <HAL_UART_Transmit_DMA>

    return len;
 8001ae8:	687b      	ldr	r3, [r7, #4]
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3718      	adds	r7, #24
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	24000410 	.word	0x24000410
 8001af8:	24000310 	.word	0x24000310
 8001afc:	240011d8 	.word	0x240011d8

08001b00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001b04:	f000 fc8d 	bl	8002422 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b08:	f004 f984 	bl	8005e14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b0c:	f000 fbe6 	bl	80022dc <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001b10:	f000 fc58 	bl	80023c4 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b14:	f7ff fef2 	bl	80018fc <MX_GPIO_Init>
  MX_DMA_Init();
 8001b18:	f7ff fd2e 	bl	8001578 <MX_DMA_Init>
  MX_USART6_UART_Init();
 8001b1c:	f003 fbda 	bl	80052d4 <MX_USART6_UART_Init>
  MX_TIM4_Init();
 8001b20:	f003 f8ec 	bl	8004cfc <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8001b24:	f003 fb3e 	bl	80051a4 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001b28:	f003 fb88 	bl	800523c <MX_USART3_UART_Init>
  MX_UART4_Init();
 8001b2c:	f003 fa56 	bl	8004fdc <MX_UART4_Init>
  MX_ADC2_Init();
 8001b30:	f7ff fa66 	bl	8001000 <MX_ADC2_Init>
  MX_UART7_Init();
 8001b34:	f003 fa9e 	bl	8005074 <MX_UART7_Init>
  MX_ADC1_Init();
 8001b38:	f7ff f9e6 	bl	8000f08 <MX_ADC1_Init>
  MX_SPI4_Init();
 8001b3c:	f002 fa8e 	bl	800405c <MX_SPI4_Init>
  MX_UART8_Init();
 8001b40:	f003 fae4 	bl	800510c <MX_UART8_Init>
  MX_TIM1_Init();
 8001b44:	f003 f830 	bl	8004ba8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim4);
 8001b48:	4893      	ldr	r0, [pc, #588]	@ (8001d98 <main+0x298>)
 8001b4a:	f00d f8bd 	bl	800ecc8 <HAL_TIM_Base_Start>
  OD_Init();
 8001b4e:	f7ff f801 	bl	8000b54 <OD_Init>
  HAL_Delay(50);
 8001b52:	2032      	movs	r0, #50	@ 0x32
 8001b54:	f004 f9f0 	bl	8005f38 <HAL_Delay>
  ADS8688_Init();
 8001b58:	f7ff fbba 	bl	80012d0 <ADS8688_Init>
  printf("ADS8688 Initialized Successfully!\r\n");
 8001b5c:	488f      	ldr	r0, [pc, #572]	@ (8001d9c <main+0x29c>)
 8001b5e:	f011 f9b1 	bl	8012ec4 <puts>
  HAL_Delay(50);
 8001b62:	2032      	movs	r0, #50	@ 0x32
 8001b64:	f004 f9e8 	bl	8005f38 <HAL_Delay>
  Relay_Init();
 8001b68:	f002 fa22 	bl	8003fb0 <Relay_Init>
  HAL_Delay(50);
 8001b6c:	2032      	movs	r0, #50	@ 0x32
 8001b6e:	f004 f9e3 	bl	8005f38 <HAL_Delay>
  static uint32_t last_OD_time = 0;//OD任务计时
  static uint32_t last_Endgas_time = 0;//尾气任务计时
  static uint32_t last_ph_time = 0;//ph任务计时
  static uint32_t last_temp_time = 0;  // 温控任务计时器
  static uint32_t last_ox_time = 0;// 溶氧任务计时器
  HAL_UARTEx_ReceiveToIdle_DMA(&huart7, rx_data7, sizeof(rx_data7));
 8001b72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b76:	498a      	ldr	r1, [pc, #552]	@ (8001da0 <main+0x2a0>)
 8001b78:	488a      	ldr	r0, [pc, #552]	@ (8001da4 <main+0x2a4>)
 8001b7a:	f010 f993 	bl	8011ea4 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(huart7.hdmarx, DMA_IT_HT);
 8001b7e:	4b89      	ldr	r3, [pc, #548]	@ (8001da4 <main+0x2a4>)
 8001b80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a88      	ldr	r2, [pc, #544]	@ (8001da8 <main+0x2a8>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d068      	beq.n	8001c5e <main+0x15e>
 8001b8c:	4b85      	ldr	r3, [pc, #532]	@ (8001da4 <main+0x2a4>)
 8001b8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a85      	ldr	r2, [pc, #532]	@ (8001dac <main+0x2ac>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d061      	beq.n	8001c5e <main+0x15e>
 8001b9a:	4b82      	ldr	r3, [pc, #520]	@ (8001da4 <main+0x2a4>)
 8001b9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a83      	ldr	r2, [pc, #524]	@ (8001db0 <main+0x2b0>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d05a      	beq.n	8001c5e <main+0x15e>
 8001ba8:	4b7e      	ldr	r3, [pc, #504]	@ (8001da4 <main+0x2a4>)
 8001baa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a80      	ldr	r2, [pc, #512]	@ (8001db4 <main+0x2b4>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d053      	beq.n	8001c5e <main+0x15e>
 8001bb6:	4b7b      	ldr	r3, [pc, #492]	@ (8001da4 <main+0x2a4>)
 8001bb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a7e      	ldr	r2, [pc, #504]	@ (8001db8 <main+0x2b8>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d04c      	beq.n	8001c5e <main+0x15e>
 8001bc4:	4b77      	ldr	r3, [pc, #476]	@ (8001da4 <main+0x2a4>)
 8001bc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a7b      	ldr	r2, [pc, #492]	@ (8001dbc <main+0x2bc>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d045      	beq.n	8001c5e <main+0x15e>
 8001bd2:	4b74      	ldr	r3, [pc, #464]	@ (8001da4 <main+0x2a4>)
 8001bd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a79      	ldr	r2, [pc, #484]	@ (8001dc0 <main+0x2c0>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d03e      	beq.n	8001c5e <main+0x15e>
 8001be0:	4b70      	ldr	r3, [pc, #448]	@ (8001da4 <main+0x2a4>)
 8001be2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a76      	ldr	r2, [pc, #472]	@ (8001dc4 <main+0x2c4>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d037      	beq.n	8001c5e <main+0x15e>
 8001bee:	4b6d      	ldr	r3, [pc, #436]	@ (8001da4 <main+0x2a4>)
 8001bf0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a74      	ldr	r2, [pc, #464]	@ (8001dc8 <main+0x2c8>)
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d030      	beq.n	8001c5e <main+0x15e>
 8001bfc:	4b69      	ldr	r3, [pc, #420]	@ (8001da4 <main+0x2a4>)
 8001bfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a71      	ldr	r2, [pc, #452]	@ (8001dcc <main+0x2cc>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d029      	beq.n	8001c5e <main+0x15e>
 8001c0a:	4b66      	ldr	r3, [pc, #408]	@ (8001da4 <main+0x2a4>)
 8001c0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a6f      	ldr	r2, [pc, #444]	@ (8001dd0 <main+0x2d0>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d022      	beq.n	8001c5e <main+0x15e>
 8001c18:	4b62      	ldr	r3, [pc, #392]	@ (8001da4 <main+0x2a4>)
 8001c1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a6c      	ldr	r2, [pc, #432]	@ (8001dd4 <main+0x2d4>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d01b      	beq.n	8001c5e <main+0x15e>
 8001c26:	4b5f      	ldr	r3, [pc, #380]	@ (8001da4 <main+0x2a4>)
 8001c28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a6a      	ldr	r2, [pc, #424]	@ (8001dd8 <main+0x2d8>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d014      	beq.n	8001c5e <main+0x15e>
 8001c34:	4b5b      	ldr	r3, [pc, #364]	@ (8001da4 <main+0x2a4>)
 8001c36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a67      	ldr	r2, [pc, #412]	@ (8001ddc <main+0x2dc>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d00d      	beq.n	8001c5e <main+0x15e>
 8001c42:	4b58      	ldr	r3, [pc, #352]	@ (8001da4 <main+0x2a4>)
 8001c44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a65      	ldr	r2, [pc, #404]	@ (8001de0 <main+0x2e0>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d006      	beq.n	8001c5e <main+0x15e>
 8001c50:	4b54      	ldr	r3, [pc, #336]	@ (8001da4 <main+0x2a4>)
 8001c52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a62      	ldr	r2, [pc, #392]	@ (8001de4 <main+0x2e4>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d10c      	bne.n	8001c78 <main+0x178>
 8001c5e:	4b51      	ldr	r3, [pc, #324]	@ (8001da4 <main+0x2a4>)
 8001c60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	4b4e      	ldr	r3, [pc, #312]	@ (8001da4 <main+0x2a4>)
 8001c6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f022 0208 	bic.w	r2, r2, #8
 8001c74:	601a      	str	r2, [r3, #0]
 8001c76:	e00b      	b.n	8001c90 <main+0x190>
 8001c78:	4b4a      	ldr	r3, [pc, #296]	@ (8001da4 <main+0x2a4>)
 8001c7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	4b48      	ldr	r3, [pc, #288]	@ (8001da4 <main+0x2a4>)
 8001c84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f022 0204 	bic.w	r2, r2, #4
 8001c8e:	601a      	str	r2, [r3, #0]
  HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rx_data3, sizeof(rx_data3));
 8001c90:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c94:	4954      	ldr	r1, [pc, #336]	@ (8001de8 <main+0x2e8>)
 8001c96:	4855      	ldr	r0, [pc, #340]	@ (8001dec <main+0x2ec>)
 8001c98:	f010 f904 	bl	8011ea4 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(huart3.hdmarx, DMA_IT_HT);
 8001c9c:	4b53      	ldr	r3, [pc, #332]	@ (8001dec <main+0x2ec>)
 8001c9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a40      	ldr	r2, [pc, #256]	@ (8001da8 <main+0x2a8>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d068      	beq.n	8001d7c <main+0x27c>
 8001caa:	4b50      	ldr	r3, [pc, #320]	@ (8001dec <main+0x2ec>)
 8001cac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a3e      	ldr	r2, [pc, #248]	@ (8001dac <main+0x2ac>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d061      	beq.n	8001d7c <main+0x27c>
 8001cb8:	4b4c      	ldr	r3, [pc, #304]	@ (8001dec <main+0x2ec>)
 8001cba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a3b      	ldr	r2, [pc, #236]	@ (8001db0 <main+0x2b0>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d05a      	beq.n	8001d7c <main+0x27c>
 8001cc6:	4b49      	ldr	r3, [pc, #292]	@ (8001dec <main+0x2ec>)
 8001cc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a39      	ldr	r2, [pc, #228]	@ (8001db4 <main+0x2b4>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d053      	beq.n	8001d7c <main+0x27c>
 8001cd4:	4b45      	ldr	r3, [pc, #276]	@ (8001dec <main+0x2ec>)
 8001cd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a36      	ldr	r2, [pc, #216]	@ (8001db8 <main+0x2b8>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d04c      	beq.n	8001d7c <main+0x27c>
 8001ce2:	4b42      	ldr	r3, [pc, #264]	@ (8001dec <main+0x2ec>)
 8001ce4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a34      	ldr	r2, [pc, #208]	@ (8001dbc <main+0x2bc>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d045      	beq.n	8001d7c <main+0x27c>
 8001cf0:	4b3e      	ldr	r3, [pc, #248]	@ (8001dec <main+0x2ec>)
 8001cf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a31      	ldr	r2, [pc, #196]	@ (8001dc0 <main+0x2c0>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d03e      	beq.n	8001d7c <main+0x27c>
 8001cfe:	4b3b      	ldr	r3, [pc, #236]	@ (8001dec <main+0x2ec>)
 8001d00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a2f      	ldr	r2, [pc, #188]	@ (8001dc4 <main+0x2c4>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d037      	beq.n	8001d7c <main+0x27c>
 8001d0c:	4b37      	ldr	r3, [pc, #220]	@ (8001dec <main+0x2ec>)
 8001d0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a2c      	ldr	r2, [pc, #176]	@ (8001dc8 <main+0x2c8>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d030      	beq.n	8001d7c <main+0x27c>
 8001d1a:	4b34      	ldr	r3, [pc, #208]	@ (8001dec <main+0x2ec>)
 8001d1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4a2a      	ldr	r2, [pc, #168]	@ (8001dcc <main+0x2cc>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d029      	beq.n	8001d7c <main+0x27c>
 8001d28:	4b30      	ldr	r3, [pc, #192]	@ (8001dec <main+0x2ec>)
 8001d2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a27      	ldr	r2, [pc, #156]	@ (8001dd0 <main+0x2d0>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d022      	beq.n	8001d7c <main+0x27c>
 8001d36:	4b2d      	ldr	r3, [pc, #180]	@ (8001dec <main+0x2ec>)
 8001d38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a25      	ldr	r2, [pc, #148]	@ (8001dd4 <main+0x2d4>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d01b      	beq.n	8001d7c <main+0x27c>
 8001d44:	4b29      	ldr	r3, [pc, #164]	@ (8001dec <main+0x2ec>)
 8001d46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a22      	ldr	r2, [pc, #136]	@ (8001dd8 <main+0x2d8>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d014      	beq.n	8001d7c <main+0x27c>
 8001d52:	4b26      	ldr	r3, [pc, #152]	@ (8001dec <main+0x2ec>)
 8001d54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a20      	ldr	r2, [pc, #128]	@ (8001ddc <main+0x2dc>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d00d      	beq.n	8001d7c <main+0x27c>
 8001d60:	4b22      	ldr	r3, [pc, #136]	@ (8001dec <main+0x2ec>)
 8001d62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a1d      	ldr	r2, [pc, #116]	@ (8001de0 <main+0x2e0>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d006      	beq.n	8001d7c <main+0x27c>
 8001d6e:	4b1f      	ldr	r3, [pc, #124]	@ (8001dec <main+0x2ec>)
 8001d70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a1b      	ldr	r2, [pc, #108]	@ (8001de4 <main+0x2e4>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d139      	bne.n	8001df0 <main+0x2f0>
 8001d7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001dec <main+0x2ec>)
 8001d7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	4b19      	ldr	r3, [pc, #100]	@ (8001dec <main+0x2ec>)
 8001d88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f022 0208 	bic.w	r2, r2, #8
 8001d92:	601a      	str	r2, [r3, #0]
 8001d94:	e038      	b.n	8001e08 <main+0x308>
 8001d96:	bf00      	nop
 8001d98:	24000fd0 	.word	0x24000fd0
 8001d9c:	08016c6c 	.word	0x08016c6c
 8001da0:	24000d7c 	.word	0x24000d7c
 8001da4:	240010b0 	.word	0x240010b0
 8001da8:	40020010 	.word	0x40020010
 8001dac:	40020028 	.word	0x40020028
 8001db0:	40020040 	.word	0x40020040
 8001db4:	40020058 	.word	0x40020058
 8001db8:	40020070 	.word	0x40020070
 8001dbc:	40020088 	.word	0x40020088
 8001dc0:	400200a0 	.word	0x400200a0
 8001dc4:	400200b8 	.word	0x400200b8
 8001dc8:	40020410 	.word	0x40020410
 8001dcc:	40020428 	.word	0x40020428
 8001dd0:	40020440 	.word	0x40020440
 8001dd4:	40020458 	.word	0x40020458
 8001dd8:	40020470 	.word	0x40020470
 8001ddc:	40020488 	.word	0x40020488
 8001de0:	400204a0 	.word	0x400204a0
 8001de4:	400204b8 	.word	0x400204b8
 8001de8:	240006b8 	.word	0x240006b8
 8001dec:	2400126c 	.word	0x2400126c
 8001df0:	4b8e      	ldr	r3, [pc, #568]	@ (800202c <main+0x52c>)
 8001df2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	4b8c      	ldr	r3, [pc, #560]	@ (800202c <main+0x52c>)
 8001dfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f022 0204 	bic.w	r2, r2, #4
 8001e06:	601a      	str	r2, [r3, #0]
  HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 8001e08:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e0c:	4988      	ldr	r1, [pc, #544]	@ (8002030 <main+0x530>)
 8001e0e:	4889      	ldr	r0, [pc, #548]	@ (8002034 <main+0x534>)
 8001e10:	f010 f848 	bl	8011ea4 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 8001e14:	4b87      	ldr	r3, [pc, #540]	@ (8002034 <main+0x534>)
 8001e16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a86      	ldr	r2, [pc, #536]	@ (8002038 <main+0x538>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d068      	beq.n	8001ef4 <main+0x3f4>
 8001e22:	4b84      	ldr	r3, [pc, #528]	@ (8002034 <main+0x534>)
 8001e24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a84      	ldr	r2, [pc, #528]	@ (800203c <main+0x53c>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d061      	beq.n	8001ef4 <main+0x3f4>
 8001e30:	4b80      	ldr	r3, [pc, #512]	@ (8002034 <main+0x534>)
 8001e32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a81      	ldr	r2, [pc, #516]	@ (8002040 <main+0x540>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d05a      	beq.n	8001ef4 <main+0x3f4>
 8001e3e:	4b7d      	ldr	r3, [pc, #500]	@ (8002034 <main+0x534>)
 8001e40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a7f      	ldr	r2, [pc, #508]	@ (8002044 <main+0x544>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d053      	beq.n	8001ef4 <main+0x3f4>
 8001e4c:	4b79      	ldr	r3, [pc, #484]	@ (8002034 <main+0x534>)
 8001e4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a7c      	ldr	r2, [pc, #496]	@ (8002048 <main+0x548>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d04c      	beq.n	8001ef4 <main+0x3f4>
 8001e5a:	4b76      	ldr	r3, [pc, #472]	@ (8002034 <main+0x534>)
 8001e5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a7a      	ldr	r2, [pc, #488]	@ (800204c <main+0x54c>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d045      	beq.n	8001ef4 <main+0x3f4>
 8001e68:	4b72      	ldr	r3, [pc, #456]	@ (8002034 <main+0x534>)
 8001e6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a77      	ldr	r2, [pc, #476]	@ (8002050 <main+0x550>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d03e      	beq.n	8001ef4 <main+0x3f4>
 8001e76:	4b6f      	ldr	r3, [pc, #444]	@ (8002034 <main+0x534>)
 8001e78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a75      	ldr	r2, [pc, #468]	@ (8002054 <main+0x554>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d037      	beq.n	8001ef4 <main+0x3f4>
 8001e84:	4b6b      	ldr	r3, [pc, #428]	@ (8002034 <main+0x534>)
 8001e86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a72      	ldr	r2, [pc, #456]	@ (8002058 <main+0x558>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d030      	beq.n	8001ef4 <main+0x3f4>
 8001e92:	4b68      	ldr	r3, [pc, #416]	@ (8002034 <main+0x534>)
 8001e94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a70      	ldr	r2, [pc, #448]	@ (800205c <main+0x55c>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d029      	beq.n	8001ef4 <main+0x3f4>
 8001ea0:	4b64      	ldr	r3, [pc, #400]	@ (8002034 <main+0x534>)
 8001ea2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a6d      	ldr	r2, [pc, #436]	@ (8002060 <main+0x560>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d022      	beq.n	8001ef4 <main+0x3f4>
 8001eae:	4b61      	ldr	r3, [pc, #388]	@ (8002034 <main+0x534>)
 8001eb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a6b      	ldr	r2, [pc, #428]	@ (8002064 <main+0x564>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d01b      	beq.n	8001ef4 <main+0x3f4>
 8001ebc:	4b5d      	ldr	r3, [pc, #372]	@ (8002034 <main+0x534>)
 8001ebe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a68      	ldr	r2, [pc, #416]	@ (8002068 <main+0x568>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d014      	beq.n	8001ef4 <main+0x3f4>
 8001eca:	4b5a      	ldr	r3, [pc, #360]	@ (8002034 <main+0x534>)
 8001ecc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a66      	ldr	r2, [pc, #408]	@ (800206c <main+0x56c>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d00d      	beq.n	8001ef4 <main+0x3f4>
 8001ed8:	4b56      	ldr	r3, [pc, #344]	@ (8002034 <main+0x534>)
 8001eda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a63      	ldr	r2, [pc, #396]	@ (8002070 <main+0x570>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d006      	beq.n	8001ef4 <main+0x3f4>
 8001ee6:	4b53      	ldr	r3, [pc, #332]	@ (8002034 <main+0x534>)
 8001ee8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a61      	ldr	r2, [pc, #388]	@ (8002074 <main+0x574>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d10c      	bne.n	8001f0e <main+0x40e>
 8001ef4:	4b4f      	ldr	r3, [pc, #316]	@ (8002034 <main+0x534>)
 8001ef6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	4b4d      	ldr	r3, [pc, #308]	@ (8002034 <main+0x534>)
 8001f00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f022 0208 	bic.w	r2, r2, #8
 8001f0a:	601a      	str	r2, [r3, #0]
 8001f0c:	e00b      	b.n	8001f26 <main+0x426>
 8001f0e:	4b49      	ldr	r3, [pc, #292]	@ (8002034 <main+0x534>)
 8001f10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	4b46      	ldr	r3, [pc, #280]	@ (8002034 <main+0x534>)
 8001f1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f022 0204 	bic.w	r2, r2, #4
 8001f24:	601a      	str	r2, [r3, #0]
  HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
 8001f26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f2a:	4953      	ldr	r1, [pc, #332]	@ (8002078 <main+0x578>)
 8001f2c:	4853      	ldr	r0, [pc, #332]	@ (800207c <main+0x57c>)
 8001f2e:	f00f ffb9 	bl	8011ea4 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart4.hdmarx, DMA_IT_HT);
 8001f32:	4b52      	ldr	r3, [pc, #328]	@ (800207c <main+0x57c>)
 8001f34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a3f      	ldr	r2, [pc, #252]	@ (8002038 <main+0x538>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d068      	beq.n	8002012 <main+0x512>
 8001f40:	4b4e      	ldr	r3, [pc, #312]	@ (800207c <main+0x57c>)
 8001f42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a3c      	ldr	r2, [pc, #240]	@ (800203c <main+0x53c>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d061      	beq.n	8002012 <main+0x512>
 8001f4e:	4b4b      	ldr	r3, [pc, #300]	@ (800207c <main+0x57c>)
 8001f50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a3a      	ldr	r2, [pc, #232]	@ (8002040 <main+0x540>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d05a      	beq.n	8002012 <main+0x512>
 8001f5c:	4b47      	ldr	r3, [pc, #284]	@ (800207c <main+0x57c>)
 8001f5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a37      	ldr	r2, [pc, #220]	@ (8002044 <main+0x544>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d053      	beq.n	8002012 <main+0x512>
 8001f6a:	4b44      	ldr	r3, [pc, #272]	@ (800207c <main+0x57c>)
 8001f6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a35      	ldr	r2, [pc, #212]	@ (8002048 <main+0x548>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d04c      	beq.n	8002012 <main+0x512>
 8001f78:	4b40      	ldr	r3, [pc, #256]	@ (800207c <main+0x57c>)
 8001f7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a32      	ldr	r2, [pc, #200]	@ (800204c <main+0x54c>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d045      	beq.n	8002012 <main+0x512>
 8001f86:	4b3d      	ldr	r3, [pc, #244]	@ (800207c <main+0x57c>)
 8001f88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a30      	ldr	r2, [pc, #192]	@ (8002050 <main+0x550>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d03e      	beq.n	8002012 <main+0x512>
 8001f94:	4b39      	ldr	r3, [pc, #228]	@ (800207c <main+0x57c>)
 8001f96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a2d      	ldr	r2, [pc, #180]	@ (8002054 <main+0x554>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d037      	beq.n	8002012 <main+0x512>
 8001fa2:	4b36      	ldr	r3, [pc, #216]	@ (800207c <main+0x57c>)
 8001fa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a2b      	ldr	r2, [pc, #172]	@ (8002058 <main+0x558>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d030      	beq.n	8002012 <main+0x512>
 8001fb0:	4b32      	ldr	r3, [pc, #200]	@ (800207c <main+0x57c>)
 8001fb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a28      	ldr	r2, [pc, #160]	@ (800205c <main+0x55c>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d029      	beq.n	8002012 <main+0x512>
 8001fbe:	4b2f      	ldr	r3, [pc, #188]	@ (800207c <main+0x57c>)
 8001fc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a26      	ldr	r2, [pc, #152]	@ (8002060 <main+0x560>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d022      	beq.n	8002012 <main+0x512>
 8001fcc:	4b2b      	ldr	r3, [pc, #172]	@ (800207c <main+0x57c>)
 8001fce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a23      	ldr	r2, [pc, #140]	@ (8002064 <main+0x564>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d01b      	beq.n	8002012 <main+0x512>
 8001fda:	4b28      	ldr	r3, [pc, #160]	@ (800207c <main+0x57c>)
 8001fdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a21      	ldr	r2, [pc, #132]	@ (8002068 <main+0x568>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d014      	beq.n	8002012 <main+0x512>
 8001fe8:	4b24      	ldr	r3, [pc, #144]	@ (800207c <main+0x57c>)
 8001fea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a1e      	ldr	r2, [pc, #120]	@ (800206c <main+0x56c>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d00d      	beq.n	8002012 <main+0x512>
 8001ff6:	4b21      	ldr	r3, [pc, #132]	@ (800207c <main+0x57c>)
 8001ff8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a1c      	ldr	r2, [pc, #112]	@ (8002070 <main+0x570>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d006      	beq.n	8002012 <main+0x512>
 8002004:	4b1d      	ldr	r3, [pc, #116]	@ (800207c <main+0x57c>)
 8002006:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a19      	ldr	r2, [pc, #100]	@ (8002074 <main+0x574>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d136      	bne.n	8002080 <main+0x580>
 8002012:	4b1a      	ldr	r3, [pc, #104]	@ (800207c <main+0x57c>)
 8002014:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	4b17      	ldr	r3, [pc, #92]	@ (800207c <main+0x57c>)
 800201e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f022 0208 	bic.w	r2, r2, #8
 8002028:	601a      	str	r2, [r3, #0]
 800202a:	e035      	b.n	8002098 <main+0x598>
 800202c:	2400126c 	.word	0x2400126c
 8002030:	24000af0 	.word	0x24000af0
 8002034:	24001300 	.word	0x24001300
 8002038:	40020010 	.word	0x40020010
 800203c:	40020028 	.word	0x40020028
 8002040:	40020040 	.word	0x40020040
 8002044:	40020058 	.word	0x40020058
 8002048:	40020070 	.word	0x40020070
 800204c:	40020088 	.word	0x40020088
 8002050:	400200a0 	.word	0x400200a0
 8002054:	400200b8 	.word	0x400200b8
 8002058:	40020410 	.word	0x40020410
 800205c:	40020428 	.word	0x40020428
 8002060:	40020440 	.word	0x40020440
 8002064:	40020458 	.word	0x40020458
 8002068:	40020470 	.word	0x40020470
 800206c:	40020488 	.word	0x40020488
 8002070:	400204a0 	.word	0x400204a0
 8002074:	400204b8 	.word	0x400204b8
 8002078:	240004a4 	.word	0x240004a4
 800207c:	2400101c 	.word	0x2400101c
 8002080:	4b7e      	ldr	r3, [pc, #504]	@ (800227c <main+0x77c>)
 8002082:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	4b7c      	ldr	r3, [pc, #496]	@ (800227c <main+0x77c>)
 800208c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f022 0204 	bic.w	r2, r2, #4
 8002096:	601a      	str	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(&huart8, rx_data8, sizeof(rx_data8));
 8002098:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800209c:	4978      	ldr	r1, [pc, #480]	@ (8002280 <main+0x780>)
 800209e:	4879      	ldr	r0, [pc, #484]	@ (8002284 <main+0x784>)
 80020a0:	f00f ff00 	bl	8011ea4 <HAL_UARTEx_ReceiveToIdle_DMA>
        __HAL_DMA_DISABLE_IT(huart4.hdmarx, DMA_IT_HT);
 80020a4:	4b75      	ldr	r3, [pc, #468]	@ (800227c <main+0x77c>)
 80020a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a76      	ldr	r2, [pc, #472]	@ (8002288 <main+0x788>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d068      	beq.n	8002184 <main+0x684>
 80020b2:	4b72      	ldr	r3, [pc, #456]	@ (800227c <main+0x77c>)
 80020b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a74      	ldr	r2, [pc, #464]	@ (800228c <main+0x78c>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d061      	beq.n	8002184 <main+0x684>
 80020c0:	4b6e      	ldr	r3, [pc, #440]	@ (800227c <main+0x77c>)
 80020c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a71      	ldr	r2, [pc, #452]	@ (8002290 <main+0x790>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d05a      	beq.n	8002184 <main+0x684>
 80020ce:	4b6b      	ldr	r3, [pc, #428]	@ (800227c <main+0x77c>)
 80020d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a6f      	ldr	r2, [pc, #444]	@ (8002294 <main+0x794>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d053      	beq.n	8002184 <main+0x684>
 80020dc:	4b67      	ldr	r3, [pc, #412]	@ (800227c <main+0x77c>)
 80020de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a6c      	ldr	r2, [pc, #432]	@ (8002298 <main+0x798>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d04c      	beq.n	8002184 <main+0x684>
 80020ea:	4b64      	ldr	r3, [pc, #400]	@ (800227c <main+0x77c>)
 80020ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a6a      	ldr	r2, [pc, #424]	@ (800229c <main+0x79c>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d045      	beq.n	8002184 <main+0x684>
 80020f8:	4b60      	ldr	r3, [pc, #384]	@ (800227c <main+0x77c>)
 80020fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a67      	ldr	r2, [pc, #412]	@ (80022a0 <main+0x7a0>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d03e      	beq.n	8002184 <main+0x684>
 8002106:	4b5d      	ldr	r3, [pc, #372]	@ (800227c <main+0x77c>)
 8002108:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a65      	ldr	r2, [pc, #404]	@ (80022a4 <main+0x7a4>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d037      	beq.n	8002184 <main+0x684>
 8002114:	4b59      	ldr	r3, [pc, #356]	@ (800227c <main+0x77c>)
 8002116:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a62      	ldr	r2, [pc, #392]	@ (80022a8 <main+0x7a8>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d030      	beq.n	8002184 <main+0x684>
 8002122:	4b56      	ldr	r3, [pc, #344]	@ (800227c <main+0x77c>)
 8002124:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a60      	ldr	r2, [pc, #384]	@ (80022ac <main+0x7ac>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d029      	beq.n	8002184 <main+0x684>
 8002130:	4b52      	ldr	r3, [pc, #328]	@ (800227c <main+0x77c>)
 8002132:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a5d      	ldr	r2, [pc, #372]	@ (80022b0 <main+0x7b0>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d022      	beq.n	8002184 <main+0x684>
 800213e:	4b4f      	ldr	r3, [pc, #316]	@ (800227c <main+0x77c>)
 8002140:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a5b      	ldr	r2, [pc, #364]	@ (80022b4 <main+0x7b4>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d01b      	beq.n	8002184 <main+0x684>
 800214c:	4b4b      	ldr	r3, [pc, #300]	@ (800227c <main+0x77c>)
 800214e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a58      	ldr	r2, [pc, #352]	@ (80022b8 <main+0x7b8>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d014      	beq.n	8002184 <main+0x684>
 800215a:	4b48      	ldr	r3, [pc, #288]	@ (800227c <main+0x77c>)
 800215c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a56      	ldr	r2, [pc, #344]	@ (80022bc <main+0x7bc>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d00d      	beq.n	8002184 <main+0x684>
 8002168:	4b44      	ldr	r3, [pc, #272]	@ (800227c <main+0x77c>)
 800216a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a53      	ldr	r2, [pc, #332]	@ (80022c0 <main+0x7c0>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d006      	beq.n	8002184 <main+0x684>
 8002176:	4b41      	ldr	r3, [pc, #260]	@ (800227c <main+0x77c>)
 8002178:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a51      	ldr	r2, [pc, #324]	@ (80022c4 <main+0x7c4>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d10c      	bne.n	800219e <main+0x69e>
 8002184:	4b3d      	ldr	r3, [pc, #244]	@ (800227c <main+0x77c>)
 8002186:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	4b3b      	ldr	r3, [pc, #236]	@ (800227c <main+0x77c>)
 8002190:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f022 0208 	bic.w	r2, r2, #8
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	e00b      	b.n	80021b6 <main+0x6b6>
 800219e:	4b37      	ldr	r3, [pc, #220]	@ (800227c <main+0x77c>)
 80021a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	4b34      	ldr	r3, [pc, #208]	@ (800227c <main+0x77c>)
 80021aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f022 0204 	bic.w	r2, r2, #4
 80021b4:	601a      	str	r2, [r3, #0]
    PT100_Init();
 80021b6:	f001 fa21 	bl	80035fc <PT100_Init>
  Get_Sign();
 80021ba:	f002 f80f 	bl	80041dc <Get_Sign>
  HAL_Delay(50);
 80021be:	2032      	movs	r0, #50	@ 0x32
 80021c0:	f003 feba 	bl	8005f38 <HAL_Delay>
  SpeedMode();
 80021c4:	f002 f8de 	bl	8004384 <SpeedMode>
  HAL_Delay(50);
 80021c8:	2032      	movs	r0, #50	@ 0x32
 80021ca:	f003 feb5 	bl	8005f38 <HAL_Delay>
  Start_Stir();
 80021ce:	f002 f9ad 	bl	800452c <Start_Stir>
//  PWM2_Init();
//  HAL_Delay(50);
  NTC_Control_Init();  // 初始化温控（执行自整定）
 80021d2:	f000 f959 	bl	8002488 <NTC_Control_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	    // 每 1000ms 执行一次 pH 任务
	      if (HAL_GetTick() - last_ph_time >= 3000) {
 80021d6:	f003 fea3 	bl	8005f20 <HAL_GetTick>
 80021da:	4602      	mov	r2, r0
 80021dc:	4b3a      	ldr	r3, [pc, #232]	@ (80022c8 <main+0x7c8>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	1ad3      	subs	r3, r2, r3
 80021e2:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d906      	bls.n	80021f8 <main+0x6f8>
	          Task_PH();
 80021ea:	f000 fd4f 	bl	8002c8c <Task_PH>
	          last_ph_time = HAL_GetTick();
 80021ee:	f003 fe97 	bl	8005f20 <HAL_GetTick>
 80021f2:	4603      	mov	r3, r0
 80021f4:	4a34      	ldr	r2, [pc, #208]	@ (80022c8 <main+0x7c8>)
 80021f6:	6013      	str	r3, [r2, #0]
	      }
	      // 每 1000ms 执行一次 尾气 任务
	      	      if (HAL_GetTick() - last_Endgas_time >= 1000) {
 80021f8:	f003 fe92 	bl	8005f20 <HAL_GetTick>
 80021fc:	4602      	mov	r2, r0
 80021fe:	4b33      	ldr	r3, [pc, #204]	@ (80022cc <main+0x7cc>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002208:	d306      	bcc.n	8002218 <main+0x718>
	      	    	Send_Task();
 800220a:	f000 fbf3 	bl	80029f4 <Send_Task>
	      	    	last_Endgas_time = HAL_GetTick();
 800220e:	f003 fe87 	bl	8005f20 <HAL_GetTick>
 8002212:	4603      	mov	r3, r0
 8002214:	4a2d      	ldr	r2, [pc, #180]	@ (80022cc <main+0x7cc>)
 8002216:	6013      	str	r3, [r2, #0]
	      	      }

	      // 每1000ms执行一次温控任务
	      if (HAL_GetTick() - last_temp_time >= 500) {
 8002218:	f003 fe82 	bl	8005f20 <HAL_GetTick>
 800221c:	4602      	mov	r2, r0
 800221e:	4b2c      	ldr	r3, [pc, #176]	@ (80022d0 <main+0x7d0>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	1ad3      	subs	r3, r2, r3
 8002224:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002228:	d306      	bcc.n	8002238 <main+0x738>
	        NTC_Control_Update();// 更新温度控制
 800222a:	f000 f967 	bl	80024fc <NTC_Control_Update>
	        last_temp_time = HAL_GetTick();
 800222e:	f003 fe77 	bl	8005f20 <HAL_GetTick>
 8002232:	4603      	mov	r3, r0
 8002234:	4a26      	ldr	r2, [pc, #152]	@ (80022d0 <main+0x7d0>)
 8002236:	6013      	str	r3, [r2, #0]
	      }

	      if (HAL_GetTick() - last_ox_time >= 2000) {
 8002238:	f003 fe72 	bl	8005f20 <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	4b25      	ldr	r3, [pc, #148]	@ (80022d4 <main+0x7d4>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002248:	d307      	bcc.n	800225a <main+0x75a>
	    	 ADS8688_ReadOxygen(4);  // 更新溶氧控制
 800224a:	2004      	movs	r0, #4
 800224c:	f7ff f8d8 	bl	8001400 <ADS8688_ReadOxygen>
	      	      last_ox_time = HAL_GetTick();
 8002250:	f003 fe66 	bl	8005f20 <HAL_GetTick>
 8002254:	4603      	mov	r3, r0
 8002256:	4a1f      	ldr	r2, [pc, #124]	@ (80022d4 <main+0x7d4>)
 8002258:	6013      	str	r3, [r2, #0]
	      	      }
	      if (HAL_GetTick() - last_OD_time >= 4000) {
 800225a:	f003 fe61 	bl	8005f20 <HAL_GetTick>
 800225e:	4602      	mov	r2, r0
 8002260:	4b1d      	ldr	r3, [pc, #116]	@ (80022d8 <main+0x7d8>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 800226a:	d3b4      	bcc.n	80021d6 <main+0x6d6>
	    	  OD_Task();   // 更新OD控制
 800226c:	f7fe fd26 	bl	8000cbc <OD_Task>
	      	   last_OD_time = HAL_GetTick();
 8002270:	f003 fe56 	bl	8005f20 <HAL_GetTick>
 8002274:	4603      	mov	r3, r0
 8002276:	4a18      	ldr	r2, [pc, #96]	@ (80022d8 <main+0x7d8>)
 8002278:	6013      	str	r3, [r2, #0]
	      if (HAL_GetTick() - last_ph_time >= 3000) {
 800227a:	e7ac      	b.n	80021d6 <main+0x6d6>
 800227c:	2400101c 	.word	0x2400101c
 8002280:	240008cc 	.word	0x240008cc
 8002284:	24001144 	.word	0x24001144
 8002288:	40020010 	.word	0x40020010
 800228c:	40020028 	.word	0x40020028
 8002290:	40020040 	.word	0x40020040
 8002294:	40020058 	.word	0x40020058
 8002298:	40020070 	.word	0x40020070
 800229c:	40020088 	.word	0x40020088
 80022a0:	400200a0 	.word	0x400200a0
 80022a4:	400200b8 	.word	0x400200b8
 80022a8:	40020410 	.word	0x40020410
 80022ac:	40020428 	.word	0x40020428
 80022b0:	40020440 	.word	0x40020440
 80022b4:	40020458 	.word	0x40020458
 80022b8:	40020470 	.word	0x40020470
 80022bc:	40020488 	.word	0x40020488
 80022c0:	400204a0 	.word	0x400204a0
 80022c4:	400204b8 	.word	0x400204b8
 80022c8:	24000414 	.word	0x24000414
 80022cc:	24000418 	.word	0x24000418
 80022d0:	2400041c 	.word	0x2400041c
 80022d4:	24000420 	.word	0x24000420
 80022d8:	24000424 	.word	0x24000424

080022dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b09c      	sub	sp, #112	@ 0x70
 80022e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022e6:	224c      	movs	r2, #76	@ 0x4c
 80022e8:	2100      	movs	r1, #0
 80022ea:	4618      	mov	r0, r3
 80022ec:	f010 feec 	bl	80130c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022f0:	1d3b      	adds	r3, r7, #4
 80022f2:	2220      	movs	r2, #32
 80022f4:	2100      	movs	r1, #0
 80022f6:	4618      	mov	r0, r3
 80022f8:	f010 fee6 	bl	80130c8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80022fc:	2002      	movs	r0, #2
 80022fe:	f008 f839 	bl	800a374 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002302:	2300      	movs	r3, #0
 8002304:	603b      	str	r3, [r7, #0]
 8002306:	4b2c      	ldr	r3, [pc, #176]	@ (80023b8 <SystemClock_Config+0xdc>)
 8002308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800230a:	4a2b      	ldr	r2, [pc, #172]	@ (80023b8 <SystemClock_Config+0xdc>)
 800230c:	f023 0301 	bic.w	r3, r3, #1
 8002310:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8002312:	4b29      	ldr	r3, [pc, #164]	@ (80023b8 <SystemClock_Config+0xdc>)
 8002314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002316:	f003 0301 	and.w	r3, r3, #1
 800231a:	603b      	str	r3, [r7, #0]
 800231c:	4b27      	ldr	r3, [pc, #156]	@ (80023bc <SystemClock_Config+0xe0>)
 800231e:	699b      	ldr	r3, [r3, #24]
 8002320:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002324:	4a25      	ldr	r2, [pc, #148]	@ (80023bc <SystemClock_Config+0xe0>)
 8002326:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800232a:	6193      	str	r3, [r2, #24]
 800232c:	4b23      	ldr	r3, [pc, #140]	@ (80023bc <SystemClock_Config+0xe0>)
 800232e:	699b      	ldr	r3, [r3, #24]
 8002330:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002334:	603b      	str	r3, [r7, #0]
 8002336:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002338:	bf00      	nop
 800233a:	4b20      	ldr	r3, [pc, #128]	@ (80023bc <SystemClock_Config+0xe0>)
 800233c:	699b      	ldr	r3, [r3, #24]
 800233e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002342:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002346:	d1f8      	bne.n	800233a <SystemClock_Config+0x5e>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 8002348:	4b1d      	ldr	r3, [pc, #116]	@ (80023c0 <SystemClock_Config+0xe4>)
 800234a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800234c:	4a1c      	ldr	r2, [pc, #112]	@ (80023c0 <SystemClock_Config+0xe4>)
 800234e:	f023 0303 	bic.w	r3, r3, #3
 8002352:	6293      	str	r3, [r2, #40]	@ 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002354:	2302      	movs	r3, #2
 8002356:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8002358:	2301      	movs	r3, #1
 800235a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800235c:	2340      	movs	r3, #64	@ 0x40
 800235e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002360:	2300      	movs	r3, #0
 8002362:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002364:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002368:	4618      	mov	r0, r3
 800236a:	f008 f83d 	bl	800a3e8 <HAL_RCC_OscConfig>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d001      	beq.n	8002378 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002374:	f000 f881 	bl	800247a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002378:	233f      	movs	r3, #63	@ 0x3f
 800237a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800237c:	2300      	movs	r3, #0
 800237e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002380:	2300      	movs	r3, #0
 8002382:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8002384:	2300      	movs	r3, #0
 8002386:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8002388:	2300      	movs	r3, #0
 800238a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800238c:	2340      	movs	r3, #64	@ 0x40
 800238e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002390:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002394:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8002396:	2300      	movs	r3, #0
 8002398:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800239a:	1d3b      	adds	r3, r7, #4
 800239c:	2101      	movs	r1, #1
 800239e:	4618      	mov	r0, r3
 80023a0:	f008 fc7c 	bl	800ac9c <HAL_RCC_ClockConfig>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80023aa:	f000 f866 	bl	800247a <Error_Handler>
  }
}
 80023ae:	bf00      	nop
 80023b0:	3770      	adds	r7, #112	@ 0x70
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	58000400 	.word	0x58000400
 80023bc:	58024800 	.word	0x58024800
 80023c0:	58024400 	.word	0x58024400

080023c4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b0b0      	sub	sp, #192	@ 0xc0
 80023c8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023ca:	463b      	mov	r3, r7
 80023cc:	22c0      	movs	r2, #192	@ 0xc0
 80023ce:	2100      	movs	r1, #0
 80023d0:	4618      	mov	r0, r3
 80023d2:	f010 fe79 	bl	80130c8 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80023d6:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80023da:	f04f 0300 	mov.w	r3, #0
 80023de:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 80023e2:	2304      	movs	r3, #4
 80023e4:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 10;
 80023e6:	230a      	movs	r3, #10
 80023e8:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 80023ea:	2302      	movs	r3, #2
 80023ec:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80023ee:	2302      	movs	r3, #2
 80023f0:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 80023f2:	2302      	movs	r3, #2
 80023f4:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80023f6:	23c0      	movs	r3, #192	@ 0xc0
 80023f8:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80023fa:	2320      	movs	r3, #32
 80023fc:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80023fe:	2300      	movs	r3, #0
 8002400:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8002402:	2300      	movs	r3, #0
 8002404:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002408:	463b      	mov	r3, r7
 800240a:	4618      	mov	r0, r3
 800240c:	f008 ffd2 	bl	800b3b4 <HAL_RCCEx_PeriphCLKConfig>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d001      	beq.n	800241a <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8002416:	f000 f830 	bl	800247a <Error_Handler>
  }
}
 800241a:	bf00      	nop
 800241c:	37c0      	adds	r7, #192	@ 0xc0
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}

08002422 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8002422:	b580      	push	{r7, lr}
 8002424:	b084      	sub	sp, #16
 8002426:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8002428:	463b      	mov	r3, r7
 800242a:	2200      	movs	r2, #0
 800242c:	601a      	str	r2, [r3, #0]
 800242e:	605a      	str	r2, [r3, #4]
 8002430:	609a      	str	r2, [r3, #8]
 8002432:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8002434:	f004 ff20 	bl	8007278 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002438:	2301      	movs	r3, #1
 800243a:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800243c:	2300      	movs	r3, #0
 800243e:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8002440:	2300      	movs	r3, #0
 8002442:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8002444:	231f      	movs	r3, #31
 8002446:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8002448:	2387      	movs	r3, #135	@ 0x87
 800244a:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800244c:	2300      	movs	r3, #0
 800244e:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8002450:	2300      	movs	r3, #0
 8002452:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8002454:	2301      	movs	r3, #1
 8002456:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8002458:	2301      	movs	r3, #1
 800245a:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800245c:	2300      	movs	r3, #0
 800245e:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8002460:	2300      	movs	r3, #0
 8002462:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002464:	463b      	mov	r3, r7
 8002466:	4618      	mov	r0, r3
 8002468:	f004 ff3e 	bl	80072e8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800246c:	2004      	movs	r0, #4
 800246e:	f004 ff1b 	bl	80072a8 <HAL_MPU_Enable>

}
 8002472:	bf00      	nop
 8002474:	3710      	adds	r7, #16
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}

0800247a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800247a:	b480      	push	{r7}
 800247c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800247e:	b672      	cpsid	i
}
 8002480:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002482:	bf00      	nop
 8002484:	e7fd      	b.n	8002482 <Error_Handler+0x8>
	...

08002488 <NTC_Control_Init>:
static uint32_t last_temp_time = 0;
static float temp_rise_rate = 0.0f;

// ==================== 初始化 ====================
void NTC_Control_Init(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
    printf("\r\n=== [NTC] Temperature Control Init ===\r\n");
 800248c:	4812      	ldr	r0, [pc, #72]	@ (80024d8 <NTC_Control_Init+0x50>)
 800248e:	f010 fd19 	bl	8012ec4 <puts>
    printf("Target: %.2f°C | Precision: ±0.1°C\r\n", SETPOINT);
 8002492:	f04f 0200 	mov.w	r2, #0
 8002496:	4b11      	ldr	r3, [pc, #68]	@ (80024dc <NTC_Control_Init+0x54>)
 8002498:	4811      	ldr	r0, [pc, #68]	@ (80024e0 <NTC_Control_Init+0x58>)
 800249a:	f010 fca3 	bl	8012de4 <iprintf>

    temp_stage = TEMP_STAGE_PREHEAT;
 800249e:	4b11      	ldr	r3, [pc, #68]	@ (80024e4 <NTC_Control_Init+0x5c>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	701a      	strb	r2, [r3, #0]
    preheat_start_time = HAL_GetTick();
 80024a4:	f003 fd3c 	bl	8005f20 <HAL_GetTick>
 80024a8:	4603      	mov	r3, r0
 80024aa:	4a0f      	ldr	r2, [pc, #60]	@ (80024e8 <NTC_Control_Init+0x60>)
 80024ac:	6013      	str	r3, [r2, #0]
    last_temp = 0.0f;
 80024ae:	4b0f      	ldr	r3, [pc, #60]	@ (80024ec <NTC_Control_Init+0x64>)
 80024b0:	f04f 0200 	mov.w	r2, #0
 80024b4:	601a      	str	r2, [r3, #0]
    last_temp_time = HAL_GetTick();
 80024b6:	f003 fd33 	bl	8005f20 <HAL_GetTick>
 80024ba:	4603      	mov	r3, r0
 80024bc:	4a0c      	ldr	r2, [pc, #48]	@ (80024f0 <NTC_Control_Init+0x68>)
 80024be:	6013      	str	r3, [r2, #0]
    temp_rise_rate = 0.0f;
 80024c0:	4b0c      	ldr	r3, [pc, #48]	@ (80024f4 <NTC_Control_Init+0x6c>)
 80024c2:	f04f 0200 	mov.w	r2, #0
 80024c6:	601a      	str	r2, [r3, #0]

    Relay_Switch(1);
 80024c8:	2001      	movs	r0, #1
 80024ca:	f001 fda9 	bl	8004020 <Relay_Switch>
    printf("[NTC] Enter PREHEAT stage...\r\n");
 80024ce:	480a      	ldr	r0, [pc, #40]	@ (80024f8 <NTC_Control_Init+0x70>)
 80024d0:	f010 fcf8 	bl	8012ec4 <puts>
}
 80024d4:	bf00      	nop
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	08016c90 	.word	0x08016c90
 80024dc:	40428000 	.word	0x40428000
 80024e0:	08016cbc 	.word	0x08016cbc
 80024e4:	2400048c 	.word	0x2400048c
 80024e8:	24000490 	.word	0x24000490
 80024ec:	24000494 	.word	0x24000494
 80024f0:	24000498 	.word	0x24000498
 80024f4:	2400049c 	.word	0x2400049c
 80024f8:	08016ce4 	.word	0x08016ce4

080024fc <NTC_Control_Update>:

// ==================== 主循环任务 ====================
void NTC_Control_Update(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b08c      	sub	sp, #48	@ 0x30
 8002500:	af06      	add	r7, sp, #24
    float temp = PT100_Task();
 8002502:	f001 f9d3 	bl	80038ac <PT100_Task>
 8002506:	ed87 0a04 	vstr	s0, [r7, #16]
    uint32_t now = HAL_GetTick();
 800250a:	f003 fd09 	bl	8005f20 <HAL_GetTick>
 800250e:	60f8      	str	r0, [r7, #12]

    // 计算温度变化率（用于预测控制）
    if(last_temp_time > 0 && now > last_temp_time) {
 8002510:	4bc0      	ldr	r3, [pc, #768]	@ (8002814 <NTC_Control_Update+0x318>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d032      	beq.n	800257e <NTC_Control_Update+0x82>
 8002518:	4bbe      	ldr	r3, [pc, #760]	@ (8002814 <NTC_Control_Update+0x318>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	68fa      	ldr	r2, [r7, #12]
 800251e:	429a      	cmp	r2, r3
 8002520:	d92d      	bls.n	800257e <NTC_Control_Update+0x82>
        float dt = (now - last_temp_time) / 1000.0f;  // 转换为秒
 8002522:	4bbc      	ldr	r3, [pc, #752]	@ (8002814 <NTC_Control_Update+0x318>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	68fa      	ldr	r2, [r7, #12]
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	ee07 3a90 	vmov	s15, r3
 800252e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002532:	eddf 6ab9 	vldr	s13, [pc, #740]	@ 8002818 <NTC_Control_Update+0x31c>
 8002536:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800253a:	edc7 7a02 	vstr	s15, [r7, #8]
        if(dt > 0.1f && dt < 10.0f) {  // 避免除零和过大时间间隔
 800253e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002542:	ed9f 7ab6 	vldr	s14, [pc, #728]	@ 800281c <NTC_Control_Update+0x320>
 8002546:	eef4 7ac7 	vcmpe.f32	s15, s14
 800254a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800254e:	dd16      	ble.n	800257e <NTC_Control_Update+0x82>
 8002550:	edd7 7a02 	vldr	s15, [r7, #8]
 8002554:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002558:	eef4 7ac7 	vcmpe.f32	s15, s14
 800255c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002560:	d50d      	bpl.n	800257e <NTC_Control_Update+0x82>
            temp_rise_rate = (temp - last_temp) / dt;
 8002562:	4baf      	ldr	r3, [pc, #700]	@ (8002820 <NTC_Control_Update+0x324>)
 8002564:	edd3 7a00 	vldr	s15, [r3]
 8002568:	ed97 7a04 	vldr	s14, [r7, #16]
 800256c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002570:	ed97 7a02 	vldr	s14, [r7, #8]
 8002574:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002578:	4baa      	ldr	r3, [pc, #680]	@ (8002824 <NTC_Control_Update+0x328>)
 800257a:	edc3 7a00 	vstr	s15, [r3]
        }
    }
    last_temp = temp;
 800257e:	4aa8      	ldr	r2, [pc, #672]	@ (8002820 <NTC_Control_Update+0x324>)
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	6013      	str	r3, [r2, #0]
    last_temp_time = now;
 8002584:	4aa3      	ldr	r2, [pc, #652]	@ (8002814 <NTC_Control_Update+0x318>)
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	6013      	str	r3, [r2, #0]

    // ---------- 阶段1：预热 ----------
    if (temp_stage == TEMP_STAGE_PREHEAT) {
 800258a:	4ba7      	ldr	r3, [pc, #668]	@ (8002828 <NTC_Control_Update+0x32c>)
 800258c:	781b      	ldrb	r3, [r3, #0]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d17e      	bne.n	8002690 <NTC_Control_Update+0x194>
        float diff = SETPOINT - temp;
 8002592:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 800282c <NTC_Control_Update+0x330>
 8002596:	edd7 7a04 	vldr	s15, [r7, #16]
 800259a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800259e:	edc7 7a00 	vstr	s15, [r7]

        if (diff <= PRE_ADJUST_TOLERANCE && diff >= 0) {
 80025a2:	edd7 7a00 	vldr	s15, [r7]
 80025a6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80025aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025b2:	d82d      	bhi.n	8002610 <NTC_Control_Update+0x114>
 80025b4:	edd7 7a00 	vldr	s15, [r7]
 80025b8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025c0:	db26      	blt.n	8002610 <NTC_Control_Update+0x114>
            Relay_Switch(0);
 80025c2:	2000      	movs	r0, #0
 80025c4:	f001 fd2c 	bl	8004020 <Relay_Switch>
            printf("[NTC] Preheat done (%.3f°C), start PID AutoTune...\r\n", temp);
 80025c8:	edd7 7a04 	vldr	s15, [r7, #16]
 80025cc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80025d0:	ec53 2b17 	vmov	r2, r3, d7
 80025d4:	4896      	ldr	r0, [pc, #600]	@ (8002830 <NTC_Control_Update+0x334>)
 80025d6:	f010 fc05 	bl	8012de4 <iprintf>

            // 使用更保守的初始PID参数
            PID_Init(&pid, 1.5f, 0.2f, 0.5f, -100, 100);
 80025da:	ed9f 2a96 	vldr	s4, [pc, #600]	@ 8002834 <NTC_Control_Update+0x338>
 80025de:	eddf 1a96 	vldr	s3, [pc, #600]	@ 8002838 <NTC_Control_Update+0x33c>
 80025e2:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 80025e6:	eddf 0a95 	vldr	s1, [pc, #596]	@ 800283c <NTC_Control_Update+0x340>
 80025ea:	eeb7 0a08 	vmov.f32	s0, #120	@ 0x3fc00000  1.5
 80025ee:	4894      	ldr	r0, [pc, #592]	@ (8002840 <NTC_Control_Update+0x344>)
 80025f0:	f000 fc2c 	bl	8002e4c <PID_Init>
            PID_AutoTune_Init(&tune_handle, &pid_params,
 80025f4:	4b93      	ldr	r3, [pc, #588]	@ (8002844 <NTC_Control_Update+0x348>)
 80025f6:	9300      	str	r3, [sp, #0]
 80025f8:	ed9f 0a8c 	vldr	s0, [pc, #560]	@ 800282c <NTC_Control_Update+0x330>
 80025fc:	4b92      	ldr	r3, [pc, #584]	@ (8002848 <NTC_Control_Update+0x34c>)
 80025fe:	4a93      	ldr	r2, [pc, #588]	@ (800284c <NTC_Control_Update+0x350>)
 8002600:	4993      	ldr	r1, [pc, #588]	@ (8002850 <NTC_Control_Update+0x354>)
 8002602:	4894      	ldr	r0, [pc, #592]	@ (8002854 <NTC_Control_Update+0x358>)
 8002604:	f000 fd78 	bl	80030f8 <PID_AutoTune_Init>
                              PT100_Task, Relay_Switch,
                              SETPOINT, AUTO_TUNE_DURATION);

            temp_stage = TEMP_STAGE_AUTOTUNE;
 8002608:	4b87      	ldr	r3, [pc, #540]	@ (8002828 <NTC_Control_Update+0x32c>)
 800260a:	2201      	movs	r2, #1
 800260c:	701a      	strb	r2, [r3, #0]
            return;
 800260e:	e0fe      	b.n	800280e <NTC_Control_Update+0x312>
        }

        if (now - preheat_start_time > PREHEAT_TIMEOUT) {
 8002610:	4b91      	ldr	r3, [pc, #580]	@ (8002858 <NTC_Control_Update+0x35c>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	68fa      	ldr	r2, [r7, #12]
 8002616:	1ad3      	subs	r3, r2, r3
 8002618:	f64e 2260 	movw	r2, #60000	@ 0xea60
 800261c:	4293      	cmp	r3, r2
 800261e:	d919      	bls.n	8002654 <NTC_Control_Update+0x158>
            Relay_Switch(0);
 8002620:	2000      	movs	r0, #0
 8002622:	f001 fcfd 	bl	8004020 <Relay_Switch>
            printf("[NTC] Preheat timeout after %.1fs, using conservative PID.\r\n",
 8002626:	f04f 0200 	mov.w	r2, #0
 800262a:	4b8c      	ldr	r3, [pc, #560]	@ (800285c <NTC_Control_Update+0x360>)
 800262c:	488c      	ldr	r0, [pc, #560]	@ (8002860 <NTC_Control_Update+0x364>)
 800262e:	f010 fbd9 	bl	8012de4 <iprintf>
                   PREHEAT_TIMEOUT / 1000.0f);

            // 使用保守的PID参数
            PID_Init(&pid, 1.5f, 0.1f, 0.8f, -100, 100);
 8002632:	ed9f 2a80 	vldr	s4, [pc, #512]	@ 8002834 <NTC_Control_Update+0x338>
 8002636:	eddf 1a80 	vldr	s3, [pc, #512]	@ 8002838 <NTC_Control_Update+0x33c>
 800263a:	ed9f 1a8a 	vldr	s2, [pc, #552]	@ 8002864 <NTC_Control_Update+0x368>
 800263e:	eddf 0a77 	vldr	s1, [pc, #476]	@ 800281c <NTC_Control_Update+0x320>
 8002642:	eeb7 0a08 	vmov.f32	s0, #120	@ 0x3fc00000  1.5
 8002646:	487e      	ldr	r0, [pc, #504]	@ (8002840 <NTC_Control_Update+0x344>)
 8002648:	f000 fc00 	bl	8002e4c <PID_Init>
            temp_stage = TEMP_STAGE_PID;
 800264c:	4b76      	ldr	r3, [pc, #472]	@ (8002828 <NTC_Control_Update+0x32c>)
 800264e:	2202      	movs	r2, #2
 8002650:	701a      	strb	r2, [r3, #0]
            return;
 8002652:	e0dc      	b.n	800280e <NTC_Control_Update+0x312>
        }

        Relay_Switch(temp < SETPOINT ? 1 : 0);
 8002654:	edd7 7a04 	vldr	s15, [r7, #16]
 8002658:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 800282c <NTC_Control_Update+0x330>
 800265c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002664:	bf4c      	ite	mi
 8002666:	2301      	movmi	r3, #1
 8002668:	2300      	movpl	r3, #0
 800266a:	b2db      	uxtb	r3, r3
 800266c:	4618      	mov	r0, r3
 800266e:	f001 fcd7 	bl	8004020 <Relay_Switch>
        printf("[NTC] Preheating... %.3f°C (Target: %.1f°C)\r\n", temp, SETPOINT);
 8002672:	edd7 7a04 	vldr	s15, [r7, #16]
 8002676:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800267a:	f04f 0200 	mov.w	r2, #0
 800267e:	4b7a      	ldr	r3, [pc, #488]	@ (8002868 <NTC_Control_Update+0x36c>)
 8002680:	e9cd 2300 	strd	r2, r3, [sp]
 8002684:	ec53 2b17 	vmov	r2, r3, d7
 8002688:	4878      	ldr	r0, [pc, #480]	@ (800286c <NTC_Control_Update+0x370>)
 800268a:	f010 fbab 	bl	8012de4 <iprintf>
        return;
 800268e:	e0be      	b.n	800280e <NTC_Control_Update+0x312>
    }

    // ---------- 阶段2：自整定 ----------
    if (temp_stage == TEMP_STAGE_AUTOTUNE) {
 8002690:	4b65      	ldr	r3, [pc, #404]	@ (8002828 <NTC_Control_Update+0x32c>)
 8002692:	781b      	ldrb	r3, [r3, #0]
 8002694:	2b01      	cmp	r3, #1
 8002696:	d138      	bne.n	800270a <NTC_Control_Update+0x20e>
        PID_AutoTune_Task(&tune_handle);
 8002698:	486e      	ldr	r0, [pc, #440]	@ (8002854 <NTC_Control_Update+0x358>)
 800269a:	f000 fd7d 	bl	8003198 <PID_AutoTune_Task>

        if (tune_handle.state == TUNE_IDLE) {
 800269e:	4b6d      	ldr	r3, [pc, #436]	@ (8002854 <NTC_Control_Update+0x358>)
 80026a0:	781b      	ldrb	r3, [r3, #0]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	f040 80b2 	bne.w	800280c <NTC_Control_Update+0x310>
            printf("[NTC] PID AutoTune complete.\r\n");
 80026a8:	4871      	ldr	r0, [pc, #452]	@ (8002870 <NTC_Control_Update+0x374>)
 80026aa:	f010 fc0b 	bl	8012ec4 <puts>
            printf("Tuned Params: Kp=%.3f Ki=%.3f Kd=%.3f\r\n",
                   pid_params.Kp, pid_params.Ki, pid_params.Kd);
 80026ae:	4b68      	ldr	r3, [pc, #416]	@ (8002850 <NTC_Control_Update+0x354>)
 80026b0:	edd3 7a00 	vldr	s15, [r3]
            printf("Tuned Params: Kp=%.3f Ki=%.3f Kd=%.3f\r\n",
 80026b4:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
                   pid_params.Kp, pid_params.Ki, pid_params.Kd);
 80026b8:	4b65      	ldr	r3, [pc, #404]	@ (8002850 <NTC_Control_Update+0x354>)
 80026ba:	edd3 7a01 	vldr	s15, [r3, #4]
            printf("Tuned Params: Kp=%.3f Ki=%.3f Kd=%.3f\r\n",
 80026be:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                   pid_params.Kp, pid_params.Ki, pid_params.Kd);
 80026c2:	4b63      	ldr	r3, [pc, #396]	@ (8002850 <NTC_Control_Update+0x354>)
 80026c4:	edd3 6a02 	vldr	s13, [r3, #8]
            printf("Tuned Params: Kp=%.3f Ki=%.3f Kd=%.3f\r\n",
 80026c8:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80026cc:	ed8d 6b02 	vstr	d6, [sp, #8]
 80026d0:	ed8d 7b00 	vstr	d7, [sp]
 80026d4:	ec53 2b15 	vmov	r2, r3, d5
 80026d8:	4866      	ldr	r0, [pc, #408]	@ (8002874 <NTC_Control_Update+0x378>)
 80026da:	f010 fb83 	bl	8012de4 <iprintf>

            PID_UpdateParams(&pid, pid_params.Kp, pid_params.Ki, pid_params.Kd);
 80026de:	4b5c      	ldr	r3, [pc, #368]	@ (8002850 <NTC_Control_Update+0x354>)
 80026e0:	edd3 7a00 	vldr	s15, [r3]
 80026e4:	4b5a      	ldr	r3, [pc, #360]	@ (8002850 <NTC_Control_Update+0x354>)
 80026e6:	ed93 7a01 	vldr	s14, [r3, #4]
 80026ea:	4b59      	ldr	r3, [pc, #356]	@ (8002850 <NTC_Control_Update+0x354>)
 80026ec:	edd3 6a02 	vldr	s13, [r3, #8]
 80026f0:	eeb0 1a66 	vmov.f32	s2, s13
 80026f4:	eef0 0a47 	vmov.f32	s1, s14
 80026f8:	eeb0 0a67 	vmov.f32	s0, s15
 80026fc:	4850      	ldr	r0, [pc, #320]	@ (8002840 <NTC_Control_Update+0x344>)
 80026fe:	f000 fcd9 	bl	80030b4 <PID_UpdateParams>
            temp_stage = TEMP_STAGE_PID;
 8002702:	4b49      	ldr	r3, [pc, #292]	@ (8002828 <NTC_Control_Update+0x32c>)
 8002704:	2202      	movs	r2, #2
 8002706:	701a      	strb	r2, [r3, #0]
        }
        return;
 8002708:	e080      	b.n	800280c <NTC_Control_Update+0x310>
    }

    // ---------- 阶段3：精确PID控制 ----------
    if (temp_stage == TEMP_STAGE_PID) {
 800270a:	4b47      	ldr	r3, [pc, #284]	@ (8002828 <NTC_Control_Update+0x32c>)
 800270c:	781b      	ldrb	r3, [r3, #0]
 800270e:	2b02      	cmp	r3, #2
 8002710:	d17d      	bne.n	800280e <NTC_Control_Update+0x312>
        float output = PID_Calculate(&pid, SETPOINT, temp, 1.0f);
 8002712:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8002716:	edd7 0a04 	vldr	s1, [r7, #16]
 800271a:	ed9f 0a44 	vldr	s0, [pc, #272]	@ 800282c <NTC_Control_Update+0x330>
 800271e:	4848      	ldr	r0, [pc, #288]	@ (8002840 <NTC_Control_Update+0x344>)
 8002720:	f000 fbcc 	bl	8002ebc <PID_Calculate>
 8002724:	ed87 0a01 	vstr	s0, [r7, #4]

        // 智能继电器控制逻辑
        uint8_t should_heat = 0;
 8002728:	2300      	movs	r3, #0
 800272a:	75fb      	strb	r3, [r7, #23]

        if (temp < SETPOINT - 0.08f) {
 800272c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002730:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 8002878 <NTC_Control_Update+0x37c>
 8002734:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800273c:	d502      	bpl.n	8002744 <NTC_Control_Update+0x248>
            // 温度明显低于设定值，强制加热
            should_heat = 1;
 800273e:	2301      	movs	r3, #1
 8002740:	75fb      	strb	r3, [r7, #23]
 8002742:	e03c      	b.n	80027be <NTC_Control_Update+0x2c2>
        }
        else if (output > 10.0f && temp < SETPOINT - 0.03f) {
 8002744:	edd7 7a01 	vldr	s15, [r7, #4]
 8002748:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800274c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002754:	dd0b      	ble.n	800276e <NTC_Control_Update+0x272>
 8002756:	edd7 7a04 	vldr	s15, [r7, #16]
 800275a:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800287c <NTC_Control_Update+0x380>
 800275e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002766:	d502      	bpl.n	800276e <NTC_Control_Update+0x272>
            // PID输出较大且温度略低于设定值
            should_heat = 1;
 8002768:	2301      	movs	r3, #1
 800276a:	75fb      	strb	r3, [r7, #23]
 800276c:	e027      	b.n	80027be <NTC_Control_Update+0x2c2>
        }
        else if (temp_rise_rate > TEMP_RISE_RATE_THRESHOLD &&
 800276e:	4b2d      	ldr	r3, [pc, #180]	@ (8002824 <NTC_Control_Update+0x328>)
 8002770:	edd3 7a00 	vldr	s15, [r3]
 8002774:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8002880 <NTC_Control_Update+0x384>
 8002778:	eef4 7ac7 	vcmpe.f32	s15, s14
 800277c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002780:	dd0b      	ble.n	800279a <NTC_Control_Update+0x29e>
 8002782:	edd7 7a04 	vldr	s15, [r7, #16]
 8002786:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8002884 <NTC_Control_Update+0x388>
 800278a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800278e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002792:	dd02      	ble.n	800279a <NTC_Control_Update+0x29e>
                 temp > SETPOINT - EARLY_STOP_MARGIN) {
            // 温度上升较快且接近设定值，提前停止加热
            should_heat = 0;
 8002794:	2300      	movs	r3, #0
 8002796:	75fb      	strb	r3, [r7, #23]
 8002798:	e011      	b.n	80027be <NTC_Control_Update+0x2c2>
        }
        else if (output > 0 && temp < SETPOINT + 0.05f) {
 800279a:	edd7 7a01 	vldr	s15, [r7, #4]
 800279e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80027a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027a6:	dd0a      	ble.n	80027be <NTC_Control_Update+0x2c2>
 80027a8:	edd7 7a04 	vldr	s15, [r7, #16]
 80027ac:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8002888 <NTC_Control_Update+0x38c>
 80027b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027b8:	d501      	bpl.n	80027be <NTC_Control_Update+0x2c2>
            // 温和加热，避免超调
            should_heat = 1;
 80027ba:	2301      	movs	r3, #1
 80027bc:	75fb      	strb	r3, [r7, #23]
        }

        Relay_Switch(should_heat);
 80027be:	7dfb      	ldrb	r3, [r7, #23]
 80027c0:	4618      	mov	r0, r3
 80027c2:	f001 fc2d 	bl	8004020 <Relay_Switch>

        // 调试信息（减少打印频率）
        static uint32_t last_debug_time = 0;
        if (now - last_debug_time >= 2000) {
 80027c6:	4b31      	ldr	r3, [pc, #196]	@ (800288c <NTC_Control_Update+0x390>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	68fa      	ldr	r2, [r7, #12]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80027d2:	d31c      	bcc.n	800280e <NTC_Control_Update+0x312>
            printf("[PID] temp=%.3f°C | Out=%.1f | Rate=%.3f°C/s | Heat=%d\r\n",
 80027d4:	edd7 7a04 	vldr	s15, [r7, #16]
 80027d8:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 80027dc:	edd7 7a01 	vldr	s15, [r7, #4]
 80027e0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80027e4:	4b0f      	ldr	r3, [pc, #60]	@ (8002824 <NTC_Control_Update+0x328>)
 80027e6:	edd3 6a00 	vldr	s13, [r3]
 80027ea:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80027ee:	7dfb      	ldrb	r3, [r7, #23]
 80027f0:	9304      	str	r3, [sp, #16]
 80027f2:	ed8d 6b02 	vstr	d6, [sp, #8]
 80027f6:	ed8d 7b00 	vstr	d7, [sp]
 80027fa:	ec53 2b15 	vmov	r2, r3, d5
 80027fe:	4824      	ldr	r0, [pc, #144]	@ (8002890 <NTC_Control_Update+0x394>)
 8002800:	f010 faf0 	bl	8012de4 <iprintf>
                   temp, output, temp_rise_rate, should_heat);
            last_debug_time = now;
 8002804:	4a21      	ldr	r2, [pc, #132]	@ (800288c <NTC_Control_Update+0x390>)
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	6013      	str	r3, [r2, #0]
 800280a:	e000      	b.n	800280e <NTC_Control_Update+0x312>
        return;
 800280c:	bf00      	nop
        }
    }
}
 800280e:	3718      	adds	r7, #24
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	24000498 	.word	0x24000498
 8002818:	447a0000 	.word	0x447a0000
 800281c:	3dcccccd 	.word	0x3dcccccd
 8002820:	24000494 	.word	0x24000494
 8002824:	2400049c 	.word	0x2400049c
 8002828:	2400048c 	.word	0x2400048c
 800282c:	42140000 	.word	0x42140000
 8002830:	08016d04 	.word	0x08016d04
 8002834:	42c80000 	.word	0x42c80000
 8002838:	c2c80000 	.word	0xc2c80000
 800283c:	3e4ccccd 	.word	0x3e4ccccd
 8002840:	24000428 	.word	0x24000428
 8002844:	000493e0 	.word	0x000493e0
 8002848:	08004021 	.word	0x08004021
 800284c:	080038ad 	.word	0x080038ad
 8002850:	24000010 	.word	0x24000010
 8002854:	24000450 	.word	0x24000450
 8002858:	24000490 	.word	0x24000490
 800285c:	404e0000 	.word	0x404e0000
 8002860:	08016d3c 	.word	0x08016d3c
 8002864:	3f4ccccd 	.word	0x3f4ccccd
 8002868:	40428000 	.word	0x40428000
 800286c:	08016d7c 	.word	0x08016d7c
 8002870:	08016dac 	.word	0x08016dac
 8002874:	08016dcc 	.word	0x08016dcc
 8002878:	4213ae14 	.word	0x4213ae14
 800287c:	4213e148 	.word	0x4213e148
 8002880:	3ca3d70a 	.word	0x3ca3d70a
 8002884:	4213cccd 	.word	0x4213cccd
 8002888:	42143333 	.word	0x42143333
 800288c:	240004a0 	.word	0x240004a0
 8002890:	08016df4 	.word	0x08016df4

08002894 <ModbusBytesToFloat>:
 uint8_t rx_ox_flag = 0;
 uint8_t current_device = 0;  // 0设置为溶氧设备，1设置为尾气设备

 // 把Modbus返回的4字节转float (ABCD顺序大端)
 static float ModbusBytesToFloat(uint8_t *data)
 {
 8002894:	b480      	push	{r7}
 8002896:	b085      	sub	sp, #20
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
     uint32_t temp = ((uint32_t)data[0] << 24) |
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	061a      	lsls	r2, r3, #24
                     ((uint32_t)data[1] << 16) |
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	3301      	adds	r3, #1
 80028a6:	781b      	ldrb	r3, [r3, #0]
 80028a8:	041b      	lsls	r3, r3, #16
     uint32_t temp = ((uint32_t)data[0] << 24) |
 80028aa:	431a      	orrs	r2, r3
                     ((uint32_t)data[2] << 8)  |
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	3302      	adds	r3, #2
 80028b0:	781b      	ldrb	r3, [r3, #0]
 80028b2:	021b      	lsls	r3, r3, #8
                     ((uint32_t)data[1] << 16) |
 80028b4:	4313      	orrs	r3, r2
                     ((uint32_t)data[3]);
 80028b6:	687a      	ldr	r2, [r7, #4]
 80028b8:	3203      	adds	r2, #3
 80028ba:	7812      	ldrb	r2, [r2, #0]
                     ((uint32_t)data[2] << 8)  |
 80028bc:	4313      	orrs	r3, r2
     uint32_t temp = ((uint32_t)data[0] << 24) |
 80028be:	60fb      	str	r3, [r7, #12]
     float value;
     memcpy(&value, &temp, 4);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	60bb      	str	r3, [r7, #8]
     return value;
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	ee07 3a90 	vmov	s15, r3
 }
 80028ca:	eeb0 0a67 	vmov.f32	s0, s15
 80028ce:	3714      	adds	r7, #20
 80028d0:	46bd      	mov	sp, r7
 80028d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d6:	4770      	bx	lr

080028d8 <Oxygen_Get>:
	           // 开启接收
	       HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
	       __HAL_DMA_DISABLE_IT(huart4.hdmarx, DMA_IT_HT);
}
//读2个寄存器，回复4位16进制浮点数转换
   void Oxygen_Get() {
 80028d8:	b580      	push	{r7, lr}
 80028da:	b082      	sub	sp, #8
 80028dc:	af00      	add	r7, sp, #0
	   // 清空接收缓存
	   memset(rx_data4, 0, sizeof(rx_data4));
 80028de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80028e2:	2100      	movs	r1, #0
 80028e4:	480d      	ldr	r0, [pc, #52]	@ (800291c <Oxygen_Get+0x44>)
 80028e6:	f010 fbef 	bl	80130c8 <memset>
       uint8_t sendBuffer[] = {0x0A, 0x03, 0x00, 0x00, 0x00, 0x02, 0xC5, 0x70};
 80028ea:	4a0d      	ldr	r2, [pc, #52]	@ (8002920 <Oxygen_Get+0x48>)
 80028ec:	463b      	mov	r3, r7
 80028ee:	e892 0003 	ldmia.w	r2, {r0, r1}
 80028f2:	e883 0003 	stmia.w	r3, {r0, r1}
       tx_ox_flag = 0;
 80028f6:	4b0b      	ldr	r3, [pc, #44]	@ (8002924 <Oxygen_Get+0x4c>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	701a      	strb	r2, [r3, #0]
       HAL_UART_Transmit_DMA(&huart4, sendBuffer, sizeof(sendBuffer));
 80028fc:	463b      	mov	r3, r7
 80028fe:	2208      	movs	r2, #8
 8002900:	4619      	mov	r1, r3
 8002902:	4809      	ldr	r0, [pc, #36]	@ (8002928 <Oxygen_Get+0x50>)
 8002904:	f00d fb84 	bl	8010010 <HAL_UART_Transmit_DMA>
       // 启动接收
       HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
 8002908:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800290c:	4903      	ldr	r1, [pc, #12]	@ (800291c <Oxygen_Get+0x44>)
 800290e:	4806      	ldr	r0, [pc, #24]	@ (8002928 <Oxygen_Get+0x50>)
 8002910:	f00f fac8 	bl	8011ea4 <HAL_UARTEx_ReceiveToIdle_DMA>
   }
 8002914:	bf00      	nop
 8002916:	3708      	adds	r7, #8
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	240004a4 	.word	0x240004a4
 8002920:	08016e38 	.word	0x08016e38
 8002924:	240006a4 	.word	0x240006a4
 8002928:	2400101c 	.word	0x2400101c

0800292c <Oxygen_Read>:

   void Oxygen_Read(void) {
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
	   // 调试打印：查看当前接收缓冲区的实际数据
	       printf("ox dump: ");
 8002932:	4814      	ldr	r0, [pc, #80]	@ (8002984 <Oxygen_Read+0x58>)
 8002934:	f010 fa56 	bl	8012de4 <iprintf>
	       for (uint16_t k = 0; k < 40; k++) {  // 打印前40字节够用了
 8002938:	2300      	movs	r3, #0
 800293a:	80fb      	strh	r3, [r7, #6]
 800293c:	e009      	b.n	8002952 <Oxygen_Read+0x26>
	           printf("%02X ", rx_data4[k]);
 800293e:	88fb      	ldrh	r3, [r7, #6]
 8002940:	4a11      	ldr	r2, [pc, #68]	@ (8002988 <Oxygen_Read+0x5c>)
 8002942:	5cd3      	ldrb	r3, [r2, r3]
 8002944:	4619      	mov	r1, r3
 8002946:	4811      	ldr	r0, [pc, #68]	@ (800298c <Oxygen_Read+0x60>)
 8002948:	f010 fa4c 	bl	8012de4 <iprintf>
	       for (uint16_t k = 0; k < 40; k++) {  // 打印前40字节够用了
 800294c:	88fb      	ldrh	r3, [r7, #6]
 800294e:	3301      	adds	r3, #1
 8002950:	80fb      	strh	r3, [r7, #6]
 8002952:	88fb      	ldrh	r3, [r7, #6]
 8002954:	2b27      	cmp	r3, #39	@ 0x27
 8002956:	d9f2      	bls.n	800293e <Oxygen_Read+0x12>
	       }
	       printf("\n");
 8002958:	200a      	movs	r0, #10
 800295a:	f010 fa55 	bl	8012e08 <putchar>
	   float oxygen = ModbusBytesToFloat(&rx_data4[3]);
 800295e:	480c      	ldr	r0, [pc, #48]	@ (8002990 <Oxygen_Read+0x64>)
 8002960:	f7ff ff98 	bl	8002894 <ModbusBytesToFloat>
 8002964:	ed87 0a00 	vstr	s0, [r7]
	    printf("Oxygen=%.2f\r\n", oxygen);
 8002968:	edd7 7a00 	vldr	s15, [r7]
 800296c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002970:	ec53 2b17 	vmov	r2, r3, d7
 8002974:	4807      	ldr	r0, [pc, #28]	@ (8002994 <Oxygen_Read+0x68>)
 8002976:	f010 fa35 	bl	8012de4 <iprintf>
   }
 800297a:	bf00      	nop
 800297c:	3708      	adds	r7, #8
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	08016e40 	.word	0x08016e40
 8002988:	240004a4 	.word	0x240004a4
 800298c:	08016e4c 	.word	0x08016e4c
 8002990:	240004a7 	.word	0x240004a7
 8002994:	08016e54 	.word	0x08016e54

08002998 <Oxygen_Task>:

   void Oxygen_Task(void) {
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
//           initialized = 1;
//           return;  // 首次初始化后直接返回
//       }

       // 正常读取流程
       Oxygen_Get();
 800299e:	f7ff ff9b 	bl	80028d8 <Oxygen_Get>

       // 添加接收等待逻辑（非阻塞方式）
       uint32_t start = HAL_GetTick();
 80029a2:	f003 fabd 	bl	8005f20 <HAL_GetTick>
 80029a6:	6078      	str	r0, [r7, #4]
       while (!rx_ox_flag && (HAL_GetTick() - start < 100)) {
 80029a8:	bf00      	nop
 80029aa:	4b0f      	ldr	r3, [pc, #60]	@ (80029e8 <Oxygen_Task+0x50>)
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d106      	bne.n	80029c0 <Oxygen_Task+0x28>
 80029b2:	f003 fab5 	bl	8005f20 <HAL_GetTick>
 80029b6:	4602      	mov	r2, r0
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	2b63      	cmp	r3, #99	@ 0x63
 80029be:	d9f4      	bls.n	80029aa <Oxygen_Task+0x12>
           // 等待100ms或直到接收完成
       }

       if (rx_ox_flag) {
 80029c0:	4b09      	ldr	r3, [pc, #36]	@ (80029e8 <Oxygen_Task+0x50>)
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d00a      	beq.n	80029de <Oxygen_Task+0x46>
           Oxygen_Read();
 80029c8:	f7ff ffb0 	bl	800292c <Oxygen_Read>
           rx_ox_flag = 0;  // 清除接收标志
 80029cc:	4b06      	ldr	r3, [pc, #24]	@ (80029e8 <Oxygen_Task+0x50>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	701a      	strb	r2, [r3, #0]

           // 重新启动下一次接收
           HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
 80029d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80029d6:	4905      	ldr	r1, [pc, #20]	@ (80029ec <Oxygen_Task+0x54>)
 80029d8:	4805      	ldr	r0, [pc, #20]	@ (80029f0 <Oxygen_Task+0x58>)
 80029da:	f00f fa63 	bl	8011ea4 <HAL_UARTEx_ReceiveToIdle_DMA>
       }
   }
 80029de:	bf00      	nop
 80029e0:	3708      	adds	r7, #8
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	240006a5 	.word	0x240006a5
 80029ec:	240004a4 	.word	0x240004a4
 80029f0:	2400101c 	.word	0x2400101c

080029f4 <Send_Task>:

void Send_Task(void){
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
	if(current_device==0){
 80029f8:	4b08      	ldr	r3, [pc, #32]	@ (8002a1c <Send_Task+0x28>)
 80029fa:	781b      	ldrb	r3, [r3, #0]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d105      	bne.n	8002a0c <Send_Task+0x18>
		Oxygen_Task();
 8002a00:	f7ff ffca 	bl	8002998 <Oxygen_Task>
		current_device=1;
 8002a04:	4b05      	ldr	r3, [pc, #20]	@ (8002a1c <Send_Task+0x28>)
 8002a06:	2201      	movs	r2, #1
 8002a08:	701a      	strb	r2, [r3, #0]
	}
	else{
		Endgas_Task();
		current_device=0;
	}
}
 8002a0a:	e004      	b.n	8002a16 <Send_Task+0x22>
		Endgas_Task();
 8002a0c:	f7fe ff4c 	bl	80018a8 <Endgas_Task>
		current_device=0;
 8002a10:	4b02      	ldr	r3, [pc, #8]	@ (8002a1c <Send_Task+0x28>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	701a      	strb	r2, [r3, #0]
}
 8002a16:	bf00      	nop
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	240006a6 	.word	0x240006a6

08002a20 <requestPH>:
uint8_t rx_ph_flag = 0;            // USART3 接收完成标志（DMA 完成后置1）
uint8_t tx_ph_flag = 0;            // USART3 发送完成标志（DMA 完成后置1）


// ========== 发送 pH 请求 ==========
void requestPH(void) {
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
    uint8_t requestPH[] = {0x01,0x03,0x00,0x64,0x00,0x02,0x85,0xD4};
 8002a26:	4a15      	ldr	r2, [pc, #84]	@ (8002a7c <requestPH+0x5c>)
 8002a28:	1d3b      	adds	r3, r7, #4
 8002a2a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002a2e:	e883 0003 	stmia.w	r3, {r0, r1}
    tx_ph_flag = 0;
 8002a32:	4b13      	ldr	r3, [pc, #76]	@ (8002a80 <requestPH+0x60>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart3, requestPH, sizeof(requestPH));
 8002a38:	1d3b      	adds	r3, r7, #4
 8002a3a:	2208      	movs	r2, #8
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	4811      	ldr	r0, [pc, #68]	@ (8002a84 <requestPH+0x64>)
 8002a40:	f00d fae6 	bl	8010010 <HAL_UART_Transmit_DMA>

    uint32_t timeout = HAL_GetTick();
 8002a44:	f003 fa6c 	bl	8005f20 <HAL_GetTick>
 8002a48:	60f8      	str	r0, [r7, #12]
    while(tx_ph_flag == 0 && (HAL_GetTick() - timeout) < 1000) {}
 8002a4a:	bf00      	nop
 8002a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8002a80 <requestPH+0x60>)
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d107      	bne.n	8002a64 <requestPH+0x44>
 8002a54:	f003 fa64 	bl	8005f20 <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002a62:	d3f3      	bcc.n	8002a4c <requestPH+0x2c>
    if(tx_ph_flag == 0) printf("pH发送超时\r\n");
 8002a64:	4b06      	ldr	r3, [pc, #24]	@ (8002a80 <requestPH+0x60>)
 8002a66:	781b      	ldrb	r3, [r3, #0]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d102      	bne.n	8002a72 <requestPH+0x52>
 8002a6c:	4806      	ldr	r0, [pc, #24]	@ (8002a88 <requestPH+0x68>)
 8002a6e:	f010 fa29 	bl	8012ec4 <puts>
}
 8002a72:	bf00      	nop
 8002a74:	3710      	adds	r7, #16
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	08016e74 	.word	0x08016e74
 8002a80:	240008b9 	.word	0x240008b9
 8002a84:	2400126c 	.word	0x2400126c
 8002a88:	08016e64 	.word	0x08016e64

08002a8c <readPH>:

// ========== 解析 pH 报文 ==========
void readPH(void) {
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b084      	sub	sp, #16
 8002a90:	af02      	add	r7, sp, #8
    if(rx_data3[0] == 0x01 && rx_data3[1] == 0x03 && rx_data3[2] == 0x04) {
 8002a92:	4b2e      	ldr	r3, [pc, #184]	@ (8002b4c <readPH+0xc0>)
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d149      	bne.n	8002b2e <readPH+0xa2>
 8002a9a:	4b2c      	ldr	r3, [pc, #176]	@ (8002b4c <readPH+0xc0>)
 8002a9c:	785b      	ldrb	r3, [r3, #1]
 8002a9e:	2b03      	cmp	r3, #3
 8002aa0:	d145      	bne.n	8002b2e <readPH+0xa2>
 8002aa2:	4b2a      	ldr	r3, [pc, #168]	@ (8002b4c <readPH+0xc0>)
 8002aa4:	789b      	ldrb	r3, [r3, #2]
 8002aa6:	2b04      	cmp	r3, #4
 8002aa8:	d141      	bne.n	8002b2e <readPH+0xa2>
        union { uint8_t bytes[4]; float value; } phData;
        phData.bytes[0] = rx_data3[6];
 8002aaa:	4b28      	ldr	r3, [pc, #160]	@ (8002b4c <readPH+0xc0>)
 8002aac:	799b      	ldrb	r3, [r3, #6]
 8002aae:	713b      	strb	r3, [r7, #4]
        phData.bytes[1] = rx_data3[5];
 8002ab0:	4b26      	ldr	r3, [pc, #152]	@ (8002b4c <readPH+0xc0>)
 8002ab2:	795b      	ldrb	r3, [r3, #5]
 8002ab4:	717b      	strb	r3, [r7, #5]
        phData.bytes[2] = rx_data3[4];
 8002ab6:	4b25      	ldr	r3, [pc, #148]	@ (8002b4c <readPH+0xc0>)
 8002ab8:	791b      	ldrb	r3, [r3, #4]
 8002aba:	71bb      	strb	r3, [r7, #6]
        phData.bytes[3] = rx_data3[3];
 8002abc:	4b23      	ldr	r3, [pc, #140]	@ (8002b4c <readPH+0xc0>)
 8002abe:	78db      	ldrb	r3, [r3, #3]
 8002ac0:	71fb      	strb	r3, [r7, #7]
        ph_read = phData.value;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4a22      	ldr	r2, [pc, #136]	@ (8002b50 <readPH+0xc4>)
 8002ac6:	6013      	str	r3, [r2, #0]

        if(ph_read >= 0.0f && ph_read <= 14.0f) {
 8002ac8:	4b21      	ldr	r3, [pc, #132]	@ (8002b50 <readPH+0xc4>)
 8002aca:	edd3 7a00 	vldr	s15, [r3]
 8002ace:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ad6:	db1f      	blt.n	8002b18 <readPH+0x8c>
 8002ad8:	4b1d      	ldr	r3, [pc, #116]	@ (8002b50 <readPH+0xc4>)
 8002ada:	edd3 7a00 	vldr	s15, [r3]
 8002ade:	eeb2 7a0c 	vmov.f32	s14, #44	@ 0x41600000  14.0
 8002ae2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aea:	d815      	bhi.n	8002b18 <readPH+0x8c>
            ph_current = ph_read;
 8002aec:	4b18      	ldr	r3, [pc, #96]	@ (8002b50 <readPH+0xc4>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a18      	ldr	r2, [pc, #96]	@ (8002b54 <readPH+0xc8>)
 8002af2:	6013      	str	r3, [r2, #0]
        } else {
            printf("pH 解析值异常(%.2f)，跳过更新\r\n", ph_read);
            return;
        }
        printf("Get_pH: %.2f (SetPoint: %.2f)\r\n", ph_current, ph_set);
 8002af4:	4b17      	ldr	r3, [pc, #92]	@ (8002b54 <readPH+0xc8>)
 8002af6:	edd3 7a00 	vldr	s15, [r3]
 8002afa:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002afe:	4b16      	ldr	r3, [pc, #88]	@ (8002b58 <readPH+0xcc>)
 8002b00:	edd3 7a00 	vldr	s15, [r3]
 8002b04:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002b08:	ed8d 7b00 	vstr	d7, [sp]
 8002b0c:	ec53 2b16 	vmov	r2, r3, d6
 8002b10:	4812      	ldr	r0, [pc, #72]	@ (8002b5c <readPH+0xd0>)
 8002b12:	f010 f967 	bl	8012de4 <iprintf>
    if(rx_data3[0] == 0x01 && rx_data3[1] == 0x03 && rx_data3[2] == 0x04) {
 8002b16:	e015      	b.n	8002b44 <readPH+0xb8>
            printf("pH 解析值异常(%.2f)，跳过更新\r\n", ph_read);
 8002b18:	4b0d      	ldr	r3, [pc, #52]	@ (8002b50 <readPH+0xc4>)
 8002b1a:	edd3 7a00 	vldr	s15, [r3]
 8002b1e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002b22:	ec53 2b17 	vmov	r2, r3, d7
 8002b26:	480e      	ldr	r0, [pc, #56]	@ (8002b60 <readPH+0xd4>)
 8002b28:	f010 f95c 	bl	8012de4 <iprintf>
 8002b2c:	e00a      	b.n	8002b44 <readPH+0xb8>
    } else {
        printf("pH 报文无效！头:0x%02X 0x%02X 0x%02X\r\n", rx_data3[0], rx_data3[1], rx_data3[2]);
 8002b2e:	4b07      	ldr	r3, [pc, #28]	@ (8002b4c <readPH+0xc0>)
 8002b30:	781b      	ldrb	r3, [r3, #0]
 8002b32:	4619      	mov	r1, r3
 8002b34:	4b05      	ldr	r3, [pc, #20]	@ (8002b4c <readPH+0xc0>)
 8002b36:	785b      	ldrb	r3, [r3, #1]
 8002b38:	461a      	mov	r2, r3
 8002b3a:	4b04      	ldr	r3, [pc, #16]	@ (8002b4c <readPH+0xc0>)
 8002b3c:	789b      	ldrb	r3, [r3, #2]
 8002b3e:	4809      	ldr	r0, [pc, #36]	@ (8002b64 <readPH+0xd8>)
 8002b40:	f010 f950 	bl	8012de4 <iprintf>
    }
}
 8002b44:	3708      	adds	r7, #8
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	240006b8 	.word	0x240006b8
 8002b50:	24000020 	.word	0x24000020
 8002b54:	240006a8 	.word	0x240006a8
 8002b58:	2400001c 	.word	0x2400001c
 8002b5c:	08016e7c 	.word	0x08016e7c
 8002b60:	08016e9c 	.word	0x08016e9c
 8002b64:	08016ec8 	.word	0x08016ec8

08002b68 <adjustPH>:

// ========== 调整 pH 并控制泵 ==========
void adjustPH(void) {
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b082      	sub	sp, #8
 8002b6c:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8002b6e:	f003 f9d7 	bl	8005f20 <HAL_GetTick>
 8002b72:	6078      	str	r0, [r7, #4]

    // 如果泵正在运行，检查是否到达运行时间
    if (pump_running) {
 8002b74:	4b39      	ldr	r3, [pc, #228]	@ (8002c5c <adjustPH+0xf4>)
 8002b76:	781b      	ldrb	r3, [r3, #0]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d024      	beq.n	8002bc6 <adjustPH+0x5e>
        if (now - pump_start_time >= PUMP_RUNTIME) {
 8002b7c:	4b38      	ldr	r3, [pc, #224]	@ (8002c60 <adjustPH+0xf8>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	f240 52db 	movw	r2, #1499	@ 0x5db
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d961      	bls.n	8002c50 <adjustPH+0xe8>
            if (current_pump_type == 1) {
 8002b8c:	4b35      	ldr	r3, [pc, #212]	@ (8002c64 <adjustPH+0xfc>)
 8002b8e:	781b      	ldrb	r3, [r3, #0]
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d105      	bne.n	8002ba0 <adjustPH+0x38>
                Stop_AcidPump();
 8002b94:	f001 f868 	bl	8003c68 <Stop_AcidPump>
                printf("Acid_PUMP_STOP\n");
 8002b98:	4833      	ldr	r0, [pc, #204]	@ (8002c68 <adjustPH+0x100>)
 8002b9a:	f010 f993 	bl	8012ec4 <puts>
 8002b9e:	e008      	b.n	8002bb2 <adjustPH+0x4a>
            } else if (current_pump_type == 2) {
 8002ba0:	4b30      	ldr	r3, [pc, #192]	@ (8002c64 <adjustPH+0xfc>)
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	2b02      	cmp	r3, #2
 8002ba6:	d104      	bne.n	8002bb2 <adjustPH+0x4a>
                Stop_AlkaliPump();
 8002ba8:	f001 f930 	bl	8003e0c <Stop_AlkaliPump>
                printf("Alkali_PUMP_STOP\n");
 8002bac:	482f      	ldr	r0, [pc, #188]	@ (8002c6c <adjustPH+0x104>)
 8002bae:	f010 f989 	bl	8012ec4 <puts>
            }

            pump_running = 0;          // 更新状态
 8002bb2:	4b2a      	ldr	r3, [pc, #168]	@ (8002c5c <adjustPH+0xf4>)
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	701a      	strb	r2, [r3, #0]
            current_pump_type = 0;     // 清空泵类型
 8002bb8:	4b2a      	ldr	r3, [pc, #168]	@ (8002c64 <adjustPH+0xfc>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	701a      	strb	r2, [r3, #0]
            pump_stop_time = now;      // 记录停止时间
 8002bbe:	4a2c      	ldr	r2, [pc, #176]	@ (8002c70 <adjustPH+0x108>)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6013      	str	r3, [r2, #0]
        }
        return; // 正在运行时，不再判断 pH
 8002bc4:	e044      	b.n	8002c50 <adjustPH+0xe8>
    }

    // 冷却时间内，不允许再次启动
    if (now - pump_stop_time < PUMP_COOLDOWN) {
 8002bc6:	4b2a      	ldr	r3, [pc, #168]	@ (8002c70 <adjustPH+0x108>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	1ad3      	subs	r3, r2, r3
 8002bce:	4a29      	ldr	r2, [pc, #164]	@ (8002c74 <adjustPH+0x10c>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d93f      	bls.n	8002c54 <adjustPH+0xec>
        return;
    }

    // 检查 pH 偏差，决定是否启动泵
    if (ph_current < (ph_set - deadband)) {
 8002bd4:	4b28      	ldr	r3, [pc, #160]	@ (8002c78 <adjustPH+0x110>)
 8002bd6:	ed93 7a00 	vldr	s14, [r3]
 8002bda:	4b28      	ldr	r3, [pc, #160]	@ (8002c7c <adjustPH+0x114>)
 8002bdc:	edd3 7a00 	vldr	s15, [r3]
 8002be0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002be4:	4b26      	ldr	r3, [pc, #152]	@ (8002c80 <adjustPH+0x118>)
 8002be6:	edd3 7a00 	vldr	s15, [r3]
 8002bea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002bee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bf2:	dd0e      	ble.n	8002c12 <adjustPH+0xaa>
        Start_AlkaliPump();
 8002bf4:	f000 ff64 	bl	8003ac0 <Start_AlkaliPump>
        pump_running = 1;
 8002bf8:	4b18      	ldr	r3, [pc, #96]	@ (8002c5c <adjustPH+0xf4>)
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	701a      	strb	r2, [r3, #0]
        current_pump_type = 2;  // 标记为碱泵
 8002bfe:	4b19      	ldr	r3, [pc, #100]	@ (8002c64 <adjustPH+0xfc>)
 8002c00:	2202      	movs	r2, #2
 8002c02:	701a      	strb	r2, [r3, #0]
        pump_start_time = now;
 8002c04:	4a16      	ldr	r2, [pc, #88]	@ (8002c60 <adjustPH+0xf8>)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6013      	str	r3, [r2, #0]
        printf("Alkali_PUMP_START\n");
 8002c0a:	481e      	ldr	r0, [pc, #120]	@ (8002c84 <adjustPH+0x11c>)
 8002c0c:	f010 f95a 	bl	8012ec4 <puts>
 8002c10:	e021      	b.n	8002c56 <adjustPH+0xee>
    }
    else if (ph_current > (ph_set + deadband)) {
 8002c12:	4b19      	ldr	r3, [pc, #100]	@ (8002c78 <adjustPH+0x110>)
 8002c14:	ed93 7a00 	vldr	s14, [r3]
 8002c18:	4b18      	ldr	r3, [pc, #96]	@ (8002c7c <adjustPH+0x114>)
 8002c1a:	edd3 7a00 	vldr	s15, [r3]
 8002c1e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c22:	4b17      	ldr	r3, [pc, #92]	@ (8002c80 <adjustPH+0x118>)
 8002c24:	edd3 7a00 	vldr	s15, [r3]
 8002c28:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c30:	d511      	bpl.n	8002c56 <adjustPH+0xee>
        Start_AcidPump();
 8002c32:	f000 fe71 	bl	8003918 <Start_AcidPump>
        pump_running = 1;
 8002c36:	4b09      	ldr	r3, [pc, #36]	@ (8002c5c <adjustPH+0xf4>)
 8002c38:	2201      	movs	r2, #1
 8002c3a:	701a      	strb	r2, [r3, #0]
        current_pump_type = 1;  // 标记为酸泵
 8002c3c:	4b09      	ldr	r3, [pc, #36]	@ (8002c64 <adjustPH+0xfc>)
 8002c3e:	2201      	movs	r2, #1
 8002c40:	701a      	strb	r2, [r3, #0]
        pump_start_time = now;
 8002c42:	4a07      	ldr	r2, [pc, #28]	@ (8002c60 <adjustPH+0xf8>)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6013      	str	r3, [r2, #0]
        printf("Acid_PUMP_START\n");
 8002c48:	480f      	ldr	r0, [pc, #60]	@ (8002c88 <adjustPH+0x120>)
 8002c4a:	f010 f93b 	bl	8012ec4 <puts>
 8002c4e:	e002      	b.n	8002c56 <adjustPH+0xee>
        return; // 正在运行时，不再判断 pH
 8002c50:	bf00      	nop
 8002c52:	e000      	b.n	8002c56 <adjustPH+0xee>
        return;
 8002c54:	bf00      	nop
    }
}
 8002c56:	3708      	adds	r7, #8
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	240006ac 	.word	0x240006ac
 8002c60:	240006b0 	.word	0x240006b0
 8002c64:	240006a7 	.word	0x240006a7
 8002c68:	08016ef8 	.word	0x08016ef8
 8002c6c:	08016f08 	.word	0x08016f08
 8002c70:	240006b4 	.word	0x240006b4
 8002c74:	0002bf1f 	.word	0x0002bf1f
 8002c78:	2400001c 	.word	0x2400001c
 8002c7c:	24000024 	.word	0x24000024
 8002c80:	240006a8 	.word	0x240006a8
 8002c84:	08016f1c 	.word	0x08016f1c
 8002c88:	08016f30 	.word	0x08016f30

08002c8c <Task_PH>:


// ========== pH 任务主函数 ==========
void Task_PH(void) {
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
    requestPH();
 8002c92:	f7ff fec5 	bl	8002a20 <requestPH>

    uint32_t timeout = HAL_GetTick();
 8002c96:	f003 f943 	bl	8005f20 <HAL_GetTick>
 8002c9a:	6078      	str	r0, [r7, #4]
    while(!rx_ph_flag && (HAL_GetTick() - timeout) < 100) {}
 8002c9c:	bf00      	nop
 8002c9e:	4b57      	ldr	r3, [pc, #348]	@ (8002dfc <Task_PH+0x170>)
 8002ca0:	781b      	ldrb	r3, [r3, #0]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d106      	bne.n	8002cb4 <Task_PH+0x28>
 8002ca6:	f003 f93b 	bl	8005f20 <HAL_GetTick>
 8002caa:	4602      	mov	r2, r0
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	2b63      	cmp	r3, #99	@ 0x63
 8002cb2:	d9f4      	bls.n	8002c9e <Task_PH+0x12>

    if(rx_ph_flag) {
 8002cb4:	4b51      	ldr	r3, [pc, #324]	@ (8002dfc <Task_PH+0x170>)
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	f000 8095 	beq.w	8002de8 <Task_PH+0x15c>
        readPH();
 8002cbe:	f7ff fee5 	bl	8002a8c <readPH>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rx_data3, sizeof(rx_data3));
 8002cc2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002cc6:	494e      	ldr	r1, [pc, #312]	@ (8002e00 <Task_PH+0x174>)
 8002cc8:	484e      	ldr	r0, [pc, #312]	@ (8002e04 <Task_PH+0x178>)
 8002cca:	f00f f8eb 	bl	8011ea4 <HAL_UARTEx_ReceiveToIdle_DMA>
        __HAL_DMA_DISABLE_IT(huart3.hdmarx, DMA_IT_HT);
 8002cce:	4b4d      	ldr	r3, [pc, #308]	@ (8002e04 <Task_PH+0x178>)
 8002cd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a4c      	ldr	r2, [pc, #304]	@ (8002e08 <Task_PH+0x17c>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d068      	beq.n	8002dae <Task_PH+0x122>
 8002cdc:	4b49      	ldr	r3, [pc, #292]	@ (8002e04 <Task_PH+0x178>)
 8002cde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a49      	ldr	r2, [pc, #292]	@ (8002e0c <Task_PH+0x180>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d061      	beq.n	8002dae <Task_PH+0x122>
 8002cea:	4b46      	ldr	r3, [pc, #280]	@ (8002e04 <Task_PH+0x178>)
 8002cec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a47      	ldr	r2, [pc, #284]	@ (8002e10 <Task_PH+0x184>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d05a      	beq.n	8002dae <Task_PH+0x122>
 8002cf8:	4b42      	ldr	r3, [pc, #264]	@ (8002e04 <Task_PH+0x178>)
 8002cfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a44      	ldr	r2, [pc, #272]	@ (8002e14 <Task_PH+0x188>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d053      	beq.n	8002dae <Task_PH+0x122>
 8002d06:	4b3f      	ldr	r3, [pc, #252]	@ (8002e04 <Task_PH+0x178>)
 8002d08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a42      	ldr	r2, [pc, #264]	@ (8002e18 <Task_PH+0x18c>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d04c      	beq.n	8002dae <Task_PH+0x122>
 8002d14:	4b3b      	ldr	r3, [pc, #236]	@ (8002e04 <Task_PH+0x178>)
 8002d16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a3f      	ldr	r2, [pc, #252]	@ (8002e1c <Task_PH+0x190>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d045      	beq.n	8002dae <Task_PH+0x122>
 8002d22:	4b38      	ldr	r3, [pc, #224]	@ (8002e04 <Task_PH+0x178>)
 8002d24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a3d      	ldr	r2, [pc, #244]	@ (8002e20 <Task_PH+0x194>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d03e      	beq.n	8002dae <Task_PH+0x122>
 8002d30:	4b34      	ldr	r3, [pc, #208]	@ (8002e04 <Task_PH+0x178>)
 8002d32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a3a      	ldr	r2, [pc, #232]	@ (8002e24 <Task_PH+0x198>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d037      	beq.n	8002dae <Task_PH+0x122>
 8002d3e:	4b31      	ldr	r3, [pc, #196]	@ (8002e04 <Task_PH+0x178>)
 8002d40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a38      	ldr	r2, [pc, #224]	@ (8002e28 <Task_PH+0x19c>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d030      	beq.n	8002dae <Task_PH+0x122>
 8002d4c:	4b2d      	ldr	r3, [pc, #180]	@ (8002e04 <Task_PH+0x178>)
 8002d4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a35      	ldr	r2, [pc, #212]	@ (8002e2c <Task_PH+0x1a0>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d029      	beq.n	8002dae <Task_PH+0x122>
 8002d5a:	4b2a      	ldr	r3, [pc, #168]	@ (8002e04 <Task_PH+0x178>)
 8002d5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a33      	ldr	r2, [pc, #204]	@ (8002e30 <Task_PH+0x1a4>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d022      	beq.n	8002dae <Task_PH+0x122>
 8002d68:	4b26      	ldr	r3, [pc, #152]	@ (8002e04 <Task_PH+0x178>)
 8002d6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a30      	ldr	r2, [pc, #192]	@ (8002e34 <Task_PH+0x1a8>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d01b      	beq.n	8002dae <Task_PH+0x122>
 8002d76:	4b23      	ldr	r3, [pc, #140]	@ (8002e04 <Task_PH+0x178>)
 8002d78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a2e      	ldr	r2, [pc, #184]	@ (8002e38 <Task_PH+0x1ac>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d014      	beq.n	8002dae <Task_PH+0x122>
 8002d84:	4b1f      	ldr	r3, [pc, #124]	@ (8002e04 <Task_PH+0x178>)
 8002d86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a2b      	ldr	r2, [pc, #172]	@ (8002e3c <Task_PH+0x1b0>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d00d      	beq.n	8002dae <Task_PH+0x122>
 8002d92:	4b1c      	ldr	r3, [pc, #112]	@ (8002e04 <Task_PH+0x178>)
 8002d94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a29      	ldr	r2, [pc, #164]	@ (8002e40 <Task_PH+0x1b4>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d006      	beq.n	8002dae <Task_PH+0x122>
 8002da0:	4b18      	ldr	r3, [pc, #96]	@ (8002e04 <Task_PH+0x178>)
 8002da2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a26      	ldr	r2, [pc, #152]	@ (8002e44 <Task_PH+0x1b8>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d10c      	bne.n	8002dc8 <Task_PH+0x13c>
 8002dae:	4b15      	ldr	r3, [pc, #84]	@ (8002e04 <Task_PH+0x178>)
 8002db0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	4b12      	ldr	r3, [pc, #72]	@ (8002e04 <Task_PH+0x178>)
 8002dba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f022 0208 	bic.w	r2, r2, #8
 8002dc4:	601a      	str	r2, [r3, #0]
 8002dc6:	e00b      	b.n	8002de0 <Task_PH+0x154>
 8002dc8:	4b0e      	ldr	r3, [pc, #56]	@ (8002e04 <Task_PH+0x178>)
 8002dca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	4b0c      	ldr	r3, [pc, #48]	@ (8002e04 <Task_PH+0x178>)
 8002dd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f022 0204 	bic.w	r2, r2, #4
 8002dde:	601a      	str	r2, [r3, #0]
        rx_ph_flag = 0;
 8002de0:	4b06      	ldr	r3, [pc, #24]	@ (8002dfc <Task_PH+0x170>)
 8002de2:	2200      	movs	r2, #0
 8002de4:	701a      	strb	r2, [r3, #0]
 8002de6:	e002      	b.n	8002dee <Task_PH+0x162>
    } else {
        printf("pH 接收超时\r\n");
 8002de8:	4817      	ldr	r0, [pc, #92]	@ (8002e48 <Task_PH+0x1bc>)
 8002dea:	f010 f86b 	bl	8012ec4 <puts>
    }

    adjustPH();
 8002dee:	f7ff febb 	bl	8002b68 <adjustPH>
}
 8002df2:	bf00      	nop
 8002df4:	3708      	adds	r7, #8
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	240008b8 	.word	0x240008b8
 8002e00:	240006b8 	.word	0x240006b8
 8002e04:	2400126c 	.word	0x2400126c
 8002e08:	40020010 	.word	0x40020010
 8002e0c:	40020028 	.word	0x40020028
 8002e10:	40020040 	.word	0x40020040
 8002e14:	40020058 	.word	0x40020058
 8002e18:	40020070 	.word	0x40020070
 8002e1c:	40020088 	.word	0x40020088
 8002e20:	400200a0 	.word	0x400200a0
 8002e24:	400200b8 	.word	0x400200b8
 8002e28:	40020410 	.word	0x40020410
 8002e2c:	40020428 	.word	0x40020428
 8002e30:	40020440 	.word	0x40020440
 8002e34:	40020458 	.word	0x40020458
 8002e38:	40020470 	.word	0x40020470
 8002e3c:	40020488 	.word	0x40020488
 8002e40:	400204a0 	.word	0x400204a0
 8002e44:	400204b8 	.word	0x400204b8
 8002e48:	08016f40 	.word	0x08016f40

08002e4c <PID_Init>:
#include "pid.h"
#include "stdio.h"
#include <math.h>

// ================= PID 初始化 =================
void PID_Init(PID_HandleTypeDef *pid, float Kp, float Ki, float Kd, float min, float max) {
 8002e4c:	b480      	push	{r7}
 8002e4e:	b087      	sub	sp, #28
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6178      	str	r0, [r7, #20]
 8002e54:	ed87 0a04 	vstr	s0, [r7, #16]
 8002e58:	edc7 0a03 	vstr	s1, [r7, #12]
 8002e5c:	ed87 1a02 	vstr	s2, [r7, #8]
 8002e60:	edc7 1a01 	vstr	s3, [r7, #4]
 8002e64:	ed87 2a00 	vstr	s4, [r7]
    pid->params.Kp = Kp;
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	693a      	ldr	r2, [r7, #16]
 8002e6c:	601a      	str	r2, [r3, #0]
    pid->params.Ki = Ki;
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	68fa      	ldr	r2, [r7, #12]
 8002e72:	605a      	str	r2, [r3, #4]
    pid->params.Kd = Kd;
 8002e74:	697b      	ldr	r3, [r7, #20]
 8002e76:	68ba      	ldr	r2, [r7, #8]
 8002e78:	609a      	str	r2, [r3, #8]
    pid->setpoint = 0.0f;
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	f04f 0200 	mov.w	r2, #0
 8002e80:	60da      	str	r2, [r3, #12]
    pid->last_error = 0.0f;
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	f04f 0200 	mov.w	r2, #0
 8002e88:	611a      	str	r2, [r3, #16]
    pid->integral = 0.0f;
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	f04f 0200 	mov.w	r2, #0
 8002e90:	615a      	str	r2, [r3, #20]
    pid->output_min = min;
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	687a      	ldr	r2, [r7, #4]
 8002e96:	619a      	str	r2, [r3, #24]
    pid->output_max = max;
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	683a      	ldr	r2, [r7, #0]
 8002e9c:	61da      	str	r2, [r3, #28]
    pid->output = 0.0f;
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	f04f 0200 	mov.w	r2, #0
 8002ea4:	621a      	str	r2, [r3, #32]
    pid->last_pv = 0.0f;
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	f04f 0200 	mov.w	r2, #0
 8002eac:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002eae:	bf00      	nop
 8002eb0:	371c      	adds	r7, #28
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr
	...

08002ebc <PID_Calculate>:

// ================= PID 计算 =================
float PID_Calculate(PID_HandleTypeDef *pid, float setpoint, float pv, float dt) {
 8002ebc:	b480      	push	{r7}
 8002ebe:	b08b      	sub	sp, #44	@ 0x2c
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	60f8      	str	r0, [r7, #12]
 8002ec4:	ed87 0a02 	vstr	s0, [r7, #8]
 8002ec8:	edc7 0a01 	vstr	s1, [r7, #4]
 8002ecc:	ed87 1a00 	vstr	s2, [r7]
    pid->setpoint = setpoint;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	68ba      	ldr	r2, [r7, #8]
 8002ed4:	60da      	str	r2, [r3, #12]
    float error = setpoint - pv;
 8002ed6:	ed97 7a02 	vldr	s14, [r7, #8]
 8002eda:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ede:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ee2:	edc7 7a08 	vstr	s15, [r7, #32]

    // --- 改进的积分抗饱和 ---
    // 只在误差较小时积累积分，避免积分饱和
    if (fabsf(error) < 0.2f) {
 8002ee6:	edd7 7a08 	vldr	s15, [r7, #32]
 8002eea:	eef0 7ae7 	vabs.f32	s15, s15
 8002eee:	ed9f 7a6d 	vldr	s14, [pc, #436]	@ 80030a4 <PID_Calculate+0x1e8>
 8002ef2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ef6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002efa:	d513      	bpl.n	8002f24 <PID_Calculate+0x68>
        pid->integral += pid->params.Ki * error * dt;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	ed93 7a05 	vldr	s14, [r3, #20]
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	edd3 6a01 	vldr	s13, [r3, #4]
 8002f08:	edd7 7a08 	vldr	s15, [r7, #32]
 8002f0c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f10:	edd7 7a00 	vldr	s15, [r7]
 8002f14:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	edc3 7a05 	vstr	s15, [r3, #20]
 8002f22:	e02c      	b.n	8002f7e <PID_Calculate+0xc2>
    } else if (fabsf(error) < 0.5f) {
 8002f24:	edd7 7a08 	vldr	s15, [r7, #32]
 8002f28:	eef0 7ae7 	vabs.f32	s15, s15
 8002f2c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002f30:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f38:	d517      	bpl.n	8002f6a <PID_Calculate+0xae>
        pid->integral += pid->params.Ki * error * dt * 0.5f; // 减半积分
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	ed93 7a05 	vldr	s14, [r3, #20]
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	edd3 6a01 	vldr	s13, [r3, #4]
 8002f46:	edd7 7a08 	vldr	s15, [r7, #32]
 8002f4a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f4e:	edd7 7a00 	vldr	s15, [r7]
 8002f52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f56:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8002f5a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002f5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	edc3 7a05 	vstr	s15, [r3, #20]
 8002f68:	e009      	b.n	8002f7e <PID_Calculate+0xc2>
    } else {
        pid->integral *= 0.8f; // 大误差时快速衰减积分
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	edd3 7a05 	vldr	s15, [r3, #20]
 8002f70:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80030a8 <PID_Calculate+0x1ec>
 8002f74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	edc3 7a05 	vstr	s15, [r3, #20]
    }

    // --- 更严格的积分限幅 ---
    float Imax = pid->output_max * 0.2f; // 减小积分上限
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	edd3 7a07 	vldr	s15, [r3, #28]
 8002f84:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 80030a4 <PID_Calculate+0x1e8>
 8002f88:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f8c:	edc7 7a07 	vstr	s15, [r7, #28]
    if (pid->integral > Imax) pid->integral = Imax;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	edd3 7a05 	vldr	s15, [r3, #20]
 8002f96:	ed97 7a07 	vldr	s14, [r7, #28]
 8002f9a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fa2:	d502      	bpl.n	8002faa <PID_Calculate+0xee>
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	69fa      	ldr	r2, [r7, #28]
 8002fa8:	615a      	str	r2, [r3, #20]
    if (pid->integral < -Imax) pid->integral = -Imax;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	ed93 7a05 	vldr	s14, [r3, #20]
 8002fb0:	edd7 7a07 	vldr	s15, [r7, #28]
 8002fb4:	eef1 7a67 	vneg.f32	s15, s15
 8002fb8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002fbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fc0:	d506      	bpl.n	8002fd0 <PID_Calculate+0x114>
 8002fc2:	edd7 7a07 	vldr	s15, [r7, #28]
 8002fc6:	eef1 7a67 	vneg.f32	s15, s15
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	edc3 7a05 	vstr	s15, [r3, #20]

    // --- 改进的微分滤波 ---
    float derivative_raw = (error - pid->last_error) / dt;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	edd3 7a04 	vldr	s15, [r3, #16]
 8002fd6:	ed97 7a08 	vldr	s14, [r7, #32]
 8002fda:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002fde:	ed97 7a00 	vldr	s14, [r7]
 8002fe2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002fe6:	edc7 7a06 	vstr	s15, [r7, #24]
    static float derivative_filt = 0.0f;
    float alpha = 0.3f; // 更强的滤波
 8002fea:	4b30      	ldr	r3, [pc, #192]	@ (80030ac <PID_Calculate+0x1f0>)
 8002fec:	617b      	str	r3, [r7, #20]
    derivative_filt = alpha * derivative_raw + (1 - alpha) * derivative_filt;
 8002fee:	ed97 7a05 	vldr	s14, [r7, #20]
 8002ff2:	edd7 7a06 	vldr	s15, [r7, #24]
 8002ff6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ffa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002ffe:	edd7 7a05 	vldr	s15, [r7, #20]
 8003002:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003006:	4b2a      	ldr	r3, [pc, #168]	@ (80030b0 <PID_Calculate+0x1f4>)
 8003008:	edd3 7a00 	vldr	s15, [r3]
 800300c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003010:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003014:	4b26      	ldr	r3, [pc, #152]	@ (80030b0 <PID_Calculate+0x1f4>)
 8003016:	edc3 7a00 	vstr	s15, [r3]
    float derivative = derivative_filt;
 800301a:	4b25      	ldr	r3, [pc, #148]	@ (80030b0 <PID_Calculate+0x1f4>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	613b      	str	r3, [r7, #16]

    pid->last_error = error;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	6a3a      	ldr	r2, [r7, #32]
 8003024:	611a      	str	r2, [r3, #16]

    // --- PID 输出计算 ---
    float output = pid->params.Kp * error + pid->integral + pid->params.Kd * derivative;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	ed93 7a00 	vldr	s14, [r3]
 800302c:	edd7 7a08 	vldr	s15, [r7, #32]
 8003030:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	edd3 7a05 	vldr	s15, [r3, #20]
 800303a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	edd3 6a02 	vldr	s13, [r3, #8]
 8003044:	edd7 7a04 	vldr	s15, [r7, #16]
 8003048:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800304c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003050:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // 输出限幅
    if (output > pid->output_max) output = pid->output_max;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	edd3 7a07 	vldr	s15, [r3, #28]
 800305a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800305e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003062:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003066:	dd02      	ble.n	800306e <PID_Calculate+0x1b2>
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	69db      	ldr	r3, [r3, #28]
 800306c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (output < pid->output_min) output = pid->output_min;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	edd3 7a06 	vldr	s15, [r3, #24]
 8003074:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8003078:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800307c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003080:	d502      	bpl.n	8003088 <PID_Calculate+0x1cc>
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	699b      	ldr	r3, [r3, #24]
 8003086:	627b      	str	r3, [r7, #36]	@ 0x24

    pid->output = output;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800308c:	621a      	str	r2, [r3, #32]

    return output;
 800308e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003090:	ee07 3a90 	vmov	s15, r3
}
 8003094:	eeb0 0a67 	vmov.f32	s0, s15
 8003098:	372c      	adds	r7, #44	@ 0x2c
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
 80030a2:	bf00      	nop
 80030a4:	3e4ccccd 	.word	0x3e4ccccd
 80030a8:	3f4ccccd 	.word	0x3f4ccccd
 80030ac:	3e99999a 	.word	0x3e99999a
 80030b0:	240008bc 	.word	0x240008bc

080030b4 <PID_UpdateParams>:

// ================= 更新 PID 参数 =================
void PID_UpdateParams(PID_HandleTypeDef *pid, float Kp, float Ki, float Kd) {
 80030b4:	b480      	push	{r7}
 80030b6:	b085      	sub	sp, #20
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	60f8      	str	r0, [r7, #12]
 80030bc:	ed87 0a02 	vstr	s0, [r7, #8]
 80030c0:	edc7 0a01 	vstr	s1, [r7, #4]
 80030c4:	ed87 1a00 	vstr	s2, [r7]
    pid->params.Kp = Kp;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	68ba      	ldr	r2, [r7, #8]
 80030cc:	601a      	str	r2, [r3, #0]
    pid->params.Ki = Ki;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	687a      	ldr	r2, [r7, #4]
 80030d2:	605a      	str	r2, [r3, #4]
    pid->params.Kd = Kd;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	683a      	ldr	r2, [r7, #0]
 80030d8:	609a      	str	r2, [r3, #8]
    pid->integral = 0;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	f04f 0200 	mov.w	r2, #0
 80030e0:	615a      	str	r2, [r3, #20]
    pid->last_error = 0;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	f04f 0200 	mov.w	r2, #0
 80030e8:	611a      	str	r2, [r3, #16]
}
 80030ea:	bf00      	nop
 80030ec:	3714      	adds	r7, #20
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr
	...

080030f8 <PID_AutoTune_Init>:
    if (pid->params.Kp > 20.0f) pid->params.Kp = 20.0f;
}


void PID_AutoTune_Init(AutoTuneHandle *h, PID_Params_t *p, float (*readTemp)(void),
                      void (*relayCtrl)(uint8_t), float target, uint32_t duration) {
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b086      	sub	sp, #24
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6178      	str	r0, [r7, #20]
 8003100:	6139      	str	r1, [r7, #16]
 8003102:	60fa      	str	r2, [r7, #12]
 8003104:	60bb      	str	r3, [r7, #8]
 8003106:	ed87 0a01 	vstr	s0, [r7, #4]
    h->state = TUNE_START;
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	2201      	movs	r2, #1
 800310e:	701a      	strb	r2, [r3, #0]
    h->params = p;
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	693a      	ldr	r2, [r7, #16]
 8003114:	605a      	str	r2, [r3, #4]
    h->readTemp = readTemp;
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	68fa      	ldr	r2, [r7, #12]
 800311a:	609a      	str	r2, [r3, #8]
    h->relayCtrl = relayCtrl;
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	68ba      	ldr	r2, [r7, #8]
 8003120:	60da      	str	r2, [r3, #12]
    h->target = target;
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	687a      	ldr	r2, [r7, #4]
 8003126:	611a      	str	r2, [r3, #16]
    h->duration = duration;
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	6a3a      	ldr	r2, [r7, #32]
 800312c:	615a      	str	r2, [r3, #20]
    h->start_time = HAL_GetTick();
 800312e:	f002 fef7 	bl	8005f20 <HAL_GetTick>
 8003132:	4603      	mov	r3, r0
 8003134:	461a      	mov	r2, r3
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	619a      	str	r2, [r3, #24]
    h->last_switch = h->start_time;
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	699a      	ldr	r2, [r3, #24]
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	61da      	str	r2, [r3, #28]
    h->last_cross_time = 0;
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	2200      	movs	r2, #0
 8003146:	621a      	str	r2, [r3, #32]
    h->period_accum = 0;
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	2200      	movs	r2, #0
 800314c:	625a      	str	r2, [r3, #36]	@ 0x24
    h->period_count = 0;
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	2200      	movs	r2, #0
 8003152:	629a      	str	r2, [r3, #40]	@ 0x28
    h->temp_max = -1000.0f;
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	4a0d      	ldr	r2, [pc, #52]	@ (800318c <PID_AutoTune_Init+0x94>)
 8003158:	62da      	str	r2, [r3, #44]	@ 0x2c
    h->temp_min = 1000.0f;
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	4a0c      	ldr	r2, [pc, #48]	@ (8003190 <PID_AutoTune_Init+0x98>)
 800315e:	631a      	str	r2, [r3, #48]	@ 0x30
    h->last_temp = readTemp();
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	4798      	blx	r3
 8003164:	eef0 7a40 	vmov.f32	s15, s0
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
    h->relay_state = 1;
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	2201      	movs	r2, #1
 8003172:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    relayCtrl(1);
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	2001      	movs	r0, #1
 800317a:	4798      	blx	r3
    printf("=== PID AutoTune Start ===\r\n");
 800317c:	4805      	ldr	r0, [pc, #20]	@ (8003194 <PID_AutoTune_Init+0x9c>)
 800317e:	f00f fea1 	bl	8012ec4 <puts>
}
 8003182:	bf00      	nop
 8003184:	3718      	adds	r7, #24
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	c47a0000 	.word	0xc47a0000
 8003190:	447a0000 	.word	0x447a0000
 8003194:	08016f54 	.word	0x08016f54

08003198 <PID_AutoTune_Task>:

void PID_AutoTune_Task(AutoTuneHandle *h) {
 8003198:	b580      	push	{r7, lr}
 800319a:	b094      	sub	sp, #80	@ 0x50
 800319c:	af08      	add	r7, sp, #32
 800319e:	6078      	str	r0, [r7, #4]
    if (h->state == TUNE_IDLE) return;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	781b      	ldrb	r3, [r3, #0]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	f000 8196 	beq.w	80034d6 <PID_AutoTune_Task+0x33e>
    uint32_t now = HAL_GetTick();
 80031aa:	f002 feb9 	bl	8005f20 <HAL_GetTick>
 80031ae:	4603      	mov	r3, r0
 80031b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float temp = h->readTemp();
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	4798      	blx	r3
 80031b8:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
    if (temp <= -50.0f) return;
 80031bc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80031c0:	ed9f 7ab3 	vldr	s14, [pc, #716]	@ 8003490 <PID_AutoTune_Task+0x2f8>
 80031c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031cc:	f240 8185 	bls.w	80034da <PID_AutoTune_Task+0x342>

    // 记录最大最小温度
    if (temp > h->temp_max) h->temp_max = temp;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80031d6:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80031da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031e2:	dd02      	ble.n	80031ea <PID_AutoTune_Task+0x52>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80031e8:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (temp < h->temp_min) h->temp_min = temp;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80031f0:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80031f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031fc:	d502      	bpl.n	8003204 <PID_AutoTune_Task+0x6c>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003202:	631a      	str	r2, [r3, #48]	@ 0x30

    float amplitude = (h->temp_max - h->temp_min) / 2.0f;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8003210:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003214:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003218:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800321c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // --- 计算振荡周期 ---
    float mid = (h->temp_max + h->temp_min) / 2.0f;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800322c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003230:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003234:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003238:	edc7 7a08 	vstr	s15, [r7, #32]
    if ((h->last_temp < mid && temp >= mid) || (h->last_temp > mid && temp <= mid)) {
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003242:	ed97 7a08 	vldr	s14, [r7, #32]
 8003246:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800324a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800324e:	dd08      	ble.n	8003262 <PID_AutoTune_Task+0xca>
 8003250:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8003254:	edd7 7a08 	vldr	s15, [r7, #32]
 8003258:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800325c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003260:	da12      	bge.n	8003288 <PID_AutoTune_Task+0xf0>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003268:	ed97 7a08 	vldr	s14, [r7, #32]
 800326c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003270:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003274:	d51d      	bpl.n	80032b2 <PID_AutoTune_Task+0x11a>
 8003276:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800327a:	edd7 7a08 	vldr	s15, [r7, #32]
 800327e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003286:	d814      	bhi.n	80032b2 <PID_AutoTune_Task+0x11a>
        if (h->last_cross_time != 0) {
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6a1b      	ldr	r3, [r3, #32]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d00d      	beq.n	80032ac <PID_AutoTune_Task+0x114>
            h->period_accum += now - h->last_cross_time;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6a1b      	ldr	r3, [r3, #32]
 8003298:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800329a:	1acb      	subs	r3, r1, r3
 800329c:	441a      	add	r2, r3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	625a      	str	r2, [r3, #36]	@ 0x24
            h->period_count++;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032a6:	1c5a      	adds	r2, r3, #1
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	629a      	str	r2, [r3, #40]	@ 0x28
        }
        h->last_cross_time = now;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80032b0:	621a      	str	r2, [r3, #32]
    }

    // --- 自适应继电器切换 ---
    if (fabs(temp - h->target) > 0.3f) {
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	edd3 7a04 	vldr	s15, [r3, #16]
 80032b8:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80032bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032c0:	eef0 7ae7 	vabs.f32	s15, s15
 80032c4:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8003494 <PID_AutoTune_Task+0x2fc>
 80032c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032d0:	dd18      	ble.n	8003304 <PID_AutoTune_Task+0x16c>
        // 温差大时加热时间长
        if (now - h->last_switch > 4000)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	69db      	ldr	r3, [r3, #28]
 80032d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80032d8:	1ad3      	subs	r3, r2, r3
 80032da:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 80032de:	d924      	bls.n	800332a <PID_AutoTune_Task+0x192>
            h->relay_state = (temp < h->target);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	edd3 7a04 	vldr	s15, [r3, #16]
 80032e6:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80032ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032f2:	bf4c      	ite	mi
 80032f4:	2301      	movmi	r3, #1
 80032f6:	2300      	movpl	r3, #0
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	461a      	mov	r2, r3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8003302:	e012      	b.n	800332a <PID_AutoTune_Task+0x192>
    } else {
        // 温差小，减少扰动
        if (now - h->last_switch > 8000)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	69db      	ldr	r3, [r3, #28]
 8003308:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800330a:	1ad3      	subs	r3, r2, r3
 800330c:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8003310:	d90b      	bls.n	800332a <PID_AutoTune_Task+0x192>
            h->relay_state = !h->relay_state;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003318:	2b00      	cmp	r3, #0
 800331a:	bf0c      	ite	eq
 800331c:	2301      	moveq	r3, #1
 800331e:	2300      	movne	r3, #0
 8003320:	b2db      	uxtb	r3, r3
 8003322:	461a      	mov	r2, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
    h->relayCtrl(h->relay_state);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	68db      	ldr	r3, [r3, #12]
 800332e:	687a      	ldr	r2, [r7, #4]
 8003330:	f892 2038 	ldrb.w	r2, [r2, #56]	@ 0x38
 8003334:	4610      	mov	r0, r2
 8003336:	4798      	blx	r3
    h->last_switch = now;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800333c:	61da      	str	r2, [r3, #28]

    h->last_temp = temp;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003342:	635a      	str	r2, [r3, #52]	@ 0x34

    // --- 判断收敛 ---
    if (h->period_count >= 6) {
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003348:	2b05      	cmp	r3, #5
 800334a:	f240 80b1 	bls.w	80034b0 <PID_AutoTune_Task+0x318>
        float avg_period = (float)h->period_accum / h->period_count / 1000.0f;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003352:	ee07 3a90 	vmov	s15, r3
 8003356:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800335e:	ee07 3a90 	vmov	s15, r3
 8003362:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003366:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800336a:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 8003498 <PID_AutoTune_Task+0x300>
 800336e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003372:	edc7 7a07 	vstr	s15, [r7, #28]
        float Ku = (4.0f * 1.0f) / (3.14159f * amplitude);
 8003376:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800337a:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800349c <PID_AutoTune_Task+0x304>
 800337e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003382:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8003386:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800338a:	edc7 7a06 	vstr	s15, [r7, #24]
        float Kp = 0.33f * Ku;
 800338e:	edd7 7a06 	vldr	s15, [r7, #24]
 8003392:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80034a0 <PID_AutoTune_Task+0x308>
 8003396:	ee67 7a87 	vmul.f32	s15, s15, s14
 800339a:	edc7 7a05 	vstr	s15, [r7, #20]
        float Ki = 2.0f * Kp / avg_period;
 800339e:	edd7 7a05 	vldr	s15, [r7, #20]
 80033a2:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80033a6:	ed97 7a07 	vldr	s14, [r7, #28]
 80033aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80033ae:	edc7 7a04 	vstr	s15, [r7, #16]
        float Kd = Kp * avg_period / 3.0f;
 80033b2:	ed97 7a05 	vldr	s14, [r7, #20]
 80033b6:	edd7 7a07 	vldr	s15, [r7, #28]
 80033ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033be:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 80033c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80033c6:	edc7 7a03 	vstr	s15, [r7, #12]

        // 如果振荡幅度连续3次下降，认为收敛
        static float prev_amp[3] = {0};
        prev_amp[0] = prev_amp[1];
 80033ca:	4b36      	ldr	r3, [pc, #216]	@ (80034a4 <PID_AutoTune_Task+0x30c>)
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	4a35      	ldr	r2, [pc, #212]	@ (80034a4 <PID_AutoTune_Task+0x30c>)
 80033d0:	6013      	str	r3, [r2, #0]
        prev_amp[1] = prev_amp[2];
 80033d2:	4b34      	ldr	r3, [pc, #208]	@ (80034a4 <PID_AutoTune_Task+0x30c>)
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	4a33      	ldr	r2, [pc, #204]	@ (80034a4 <PID_AutoTune_Task+0x30c>)
 80033d8:	6053      	str	r3, [r2, #4]
        prev_amp[2] = amplitude;
 80033da:	4a32      	ldr	r2, [pc, #200]	@ (80034a4 <PID_AutoTune_Task+0x30c>)
 80033dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033de:	6093      	str	r3, [r2, #8]

        if (prev_amp[0] > prev_amp[1] && prev_amp[1] > prev_amp[2] && amplitude < 0.3f) {
 80033e0:	4b30      	ldr	r3, [pc, #192]	@ (80034a4 <PID_AutoTune_Task+0x30c>)
 80033e2:	ed93 7a00 	vldr	s14, [r3]
 80033e6:	4b2f      	ldr	r3, [pc, #188]	@ (80034a4 <PID_AutoTune_Task+0x30c>)
 80033e8:	edd3 7a01 	vldr	s15, [r3, #4]
 80033ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033f4:	dd5c      	ble.n	80034b0 <PID_AutoTune_Task+0x318>
 80033f6:	4b2b      	ldr	r3, [pc, #172]	@ (80034a4 <PID_AutoTune_Task+0x30c>)
 80033f8:	ed93 7a01 	vldr	s14, [r3, #4]
 80033fc:	4b29      	ldr	r3, [pc, #164]	@ (80034a4 <PID_AutoTune_Task+0x30c>)
 80033fe:	edd3 7a02 	vldr	s15, [r3, #8]
 8003402:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800340a:	dd51      	ble.n	80034b0 <PID_AutoTune_Task+0x318>
 800340c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003410:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8003494 <PID_AutoTune_Task+0x2fc>
 8003414:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800341c:	d548      	bpl.n	80034b0 <PID_AutoTune_Task+0x318>
            h->params->Kp = Kp;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	697a      	ldr	r2, [r7, #20]
 8003424:	601a      	str	r2, [r3, #0]
            h->params->Ki = Ki;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	693a      	ldr	r2, [r7, #16]
 800342c:	605a      	str	r2, [r3, #4]
            h->params->Kd = Kd;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	68fa      	ldr	r2, [r7, #12]
 8003434:	609a      	str	r2, [r3, #8]
            printf("=== AutoTune Converged ===\r\n");
 8003436:	481c      	ldr	r0, [pc, #112]	@ (80034a8 <PID_AutoTune_Task+0x310>)
 8003438:	f00f fd44 	bl	8012ec4 <puts>
            printf("Kp=%.3f, Ki=%.3f, Kd=%.3f, Tu=%.2fs, Amp=%.2f\r\n",
 800343c:	edd7 7a05 	vldr	s15, [r7, #20]
 8003440:	eeb7 3ae7 	vcvt.f64.f32	d3, s15
 8003444:	edd7 7a04 	vldr	s15, [r7, #16]
 8003448:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800344c:	edd7 6a03 	vldr	s13, [r7, #12]
 8003450:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8003454:	edd7 5a07 	vldr	s11, [r7, #28]
 8003458:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 800345c:	edd7 4a09 	vldr	s9, [r7, #36]	@ 0x24
 8003460:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 8003464:	ed8d 4b06 	vstr	d4, [sp, #24]
 8003468:	ed8d 5b04 	vstr	d5, [sp, #16]
 800346c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8003470:	ed8d 7b00 	vstr	d7, [sp]
 8003474:	ec53 2b13 	vmov	r2, r3, d3
 8003478:	480c      	ldr	r0, [pc, #48]	@ (80034ac <PID_AutoTune_Task+0x314>)
 800347a:	f00f fcb3 	bl	8012de4 <iprintf>
                   Kp, Ki, Kd, avg_period, amplitude);
            h->relayCtrl(0);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	68db      	ldr	r3, [r3, #12]
 8003482:	2000      	movs	r0, #0
 8003484:	4798      	blx	r3
            h->state = TUNE_IDLE;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2200      	movs	r2, #0
 800348a:	701a      	strb	r2, [r3, #0]
            return;
 800348c:	e026      	b.n	80034dc <PID_AutoTune_Task+0x344>
 800348e:	bf00      	nop
 8003490:	c2480000 	.word	0xc2480000
 8003494:	3e99999a 	.word	0x3e99999a
 8003498:	447a0000 	.word	0x447a0000
 800349c:	40490fd0 	.word	0x40490fd0
 80034a0:	3ea8f5c3 	.word	0x3ea8f5c3
 80034a4:	240008c0 	.word	0x240008c0
 80034a8:	08016f70 	.word	0x08016f70
 80034ac:	08016f8c 	.word	0x08016f8c
        }
    }

    // 超时保护
    if (now - h->start_time > h->duration) {
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	699b      	ldr	r3, [r3, #24]
 80034b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80034b6:	1ad2      	subs	r2, r2, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	695b      	ldr	r3, [r3, #20]
 80034bc:	429a      	cmp	r2, r3
 80034be:	d90d      	bls.n	80034dc <PID_AutoTune_Task+0x344>
        h->relayCtrl(0);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	2000      	movs	r0, #0
 80034c6:	4798      	blx	r3
        h->state = TUNE_IDLE;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	701a      	strb	r2, [r3, #0]
        printf("[AutoTune] Timeout - keeping last PID.\r\n");
 80034ce:	4805      	ldr	r0, [pc, #20]	@ (80034e4 <PID_AutoTune_Task+0x34c>)
 80034d0:	f00f fcf8 	bl	8012ec4 <puts>
 80034d4:	e002      	b.n	80034dc <PID_AutoTune_Task+0x344>
    if (h->state == TUNE_IDLE) return;
 80034d6:	bf00      	nop
 80034d8:	e000      	b.n	80034dc <PID_AutoTune_Task+0x344>
    if (temp <= -50.0f) return;
 80034da:	bf00      	nop
    }
}
 80034dc:	3730      	adds	r7, #48	@ 0x30
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	bf00      	nop
 80034e4:	08016fbc 	.word	0x08016fbc

080034e8 <TempFilter_Init>:
uint8_t tx_pt100_flag = 0;
float pt100_temp = 0.0f;
TempFilter_t temp_filter;

// 温度滤波初始化
void TempFilter_Init(void) {
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b082      	sub	sp, #8
 80034ec:	af00      	add	r7, sp, #0
    memset(&temp_filter, 0, sizeof(temp_filter));
 80034ee:	221c      	movs	r2, #28
 80034f0:	2100      	movs	r1, #0
 80034f2:	480c      	ldr	r0, [pc, #48]	@ (8003524 <TempFilter_Init+0x3c>)
 80034f4:	f00f fde8 	bl	80130c8 <memset>
    for(int i = 0; i < TEMP_FILTER_SAMPLES; i++) {
 80034f8:	2300      	movs	r3, #0
 80034fa:	607b      	str	r3, [r7, #4]
 80034fc:	e00a      	b.n	8003514 <TempFilter_Init+0x2c>
        temp_filter.history[i] = 0.0f;
 80034fe:	4a09      	ldr	r2, [pc, #36]	@ (8003524 <TempFilter_Init+0x3c>)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	009b      	lsls	r3, r3, #2
 8003504:	4413      	add	r3, r2
 8003506:	3304      	adds	r3, #4
 8003508:	f04f 0200 	mov.w	r2, #0
 800350c:	601a      	str	r2, [r3, #0]
    for(int i = 0; i < TEMP_FILTER_SAMPLES; i++) {
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	3301      	adds	r3, #1
 8003512:	607b      	str	r3, [r7, #4]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2b04      	cmp	r3, #4
 8003518:	ddf1      	ble.n	80034fe <TempFilter_Init+0x16>
    }
}
 800351a:	bf00      	nop
 800351c:	bf00      	nop
 800351e:	3708      	adds	r7, #8
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	24000ad4 	.word	0x24000ad4

08003528 <TempFilter_Update>:

// 温度滤波更新
float TempFilter_Update(float new_temp) {
 8003528:	b580      	push	{r7, lr}
 800352a:	b084      	sub	sp, #16
 800352c:	af00      	add	r7, sp, #0
 800352e:	ed87 0a01 	vstr	s0, [r7, #4]
    // 更新历史数据
    temp_filter.history[temp_filter.index] = new_temp;
 8003532:	4b2f      	ldr	r3, [pc, #188]	@ (80035f0 <TempFilter_Update+0xc8>)
 8003534:	7e1b      	ldrb	r3, [r3, #24]
 8003536:	4a2e      	ldr	r2, [pc, #184]	@ (80035f0 <TempFilter_Update+0xc8>)
 8003538:	009b      	lsls	r3, r3, #2
 800353a:	4413      	add	r3, r2
 800353c:	3304      	adds	r3, #4
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	601a      	str	r2, [r3, #0]
    temp_filter.index = (temp_filter.index + 1) % TEMP_FILTER_SAMPLES;
 8003542:	4b2b      	ldr	r3, [pc, #172]	@ (80035f0 <TempFilter_Update+0xc8>)
 8003544:	7e1b      	ldrb	r3, [r3, #24]
 8003546:	1c5a      	adds	r2, r3, #1
 8003548:	4b2a      	ldr	r3, [pc, #168]	@ (80035f4 <TempFilter_Update+0xcc>)
 800354a:	fb83 1302 	smull	r1, r3, r3, r2
 800354e:	1059      	asrs	r1, r3, #1
 8003550:	17d3      	asrs	r3, r2, #31
 8003552:	1ac9      	subs	r1, r1, r3
 8003554:	460b      	mov	r3, r1
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	440b      	add	r3, r1
 800355a:	1ad1      	subs	r1, r2, r3
 800355c:	b2ca      	uxtb	r2, r1
 800355e:	4b24      	ldr	r3, [pc, #144]	@ (80035f0 <TempFilter_Update+0xc8>)
 8003560:	761a      	strb	r2, [r3, #24]

    if(temp_filter.count < TEMP_FILTER_SAMPLES) {
 8003562:	4b23      	ldr	r3, [pc, #140]	@ (80035f0 <TempFilter_Update+0xc8>)
 8003564:	7e5b      	ldrb	r3, [r3, #25]
 8003566:	2b04      	cmp	r3, #4
 8003568:	d805      	bhi.n	8003576 <TempFilter_Update+0x4e>
        temp_filter.count++;
 800356a:	4b21      	ldr	r3, [pc, #132]	@ (80035f0 <TempFilter_Update+0xc8>)
 800356c:	7e5b      	ldrb	r3, [r3, #25]
 800356e:	3301      	adds	r3, #1
 8003570:	b2da      	uxtb	r2, r3
 8003572:	4b1f      	ldr	r3, [pc, #124]	@ (80035f0 <TempFilter_Update+0xc8>)
 8003574:	765a      	strb	r2, [r3, #25]
    }

    // 计算移动平均
    float sum = 0.0f;
 8003576:	f04f 0300 	mov.w	r3, #0
 800357a:	60fb      	str	r3, [r7, #12]
    for(int i = 0; i < temp_filter.count; i++) {
 800357c:	2300      	movs	r3, #0
 800357e:	60bb      	str	r3, [r7, #8]
 8003580:	e00f      	b.n	80035a2 <TempFilter_Update+0x7a>
        sum += temp_filter.history[i];
 8003582:	4a1b      	ldr	r2, [pc, #108]	@ (80035f0 <TempFilter_Update+0xc8>)
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	009b      	lsls	r3, r3, #2
 8003588:	4413      	add	r3, r2
 800358a:	3304      	adds	r3, #4
 800358c:	edd3 7a00 	vldr	s15, [r3]
 8003590:	ed97 7a03 	vldr	s14, [r7, #12]
 8003594:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003598:	edc7 7a03 	vstr	s15, [r7, #12]
    for(int i = 0; i < temp_filter.count; i++) {
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	3301      	adds	r3, #1
 80035a0:	60bb      	str	r3, [r7, #8]
 80035a2:	4b13      	ldr	r3, [pc, #76]	@ (80035f0 <TempFilter_Update+0xc8>)
 80035a4:	7e5b      	ldrb	r3, [r3, #25]
 80035a6:	461a      	mov	r2, r3
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	4293      	cmp	r3, r2
 80035ac:	dbe9      	blt.n	8003582 <TempFilter_Update+0x5a>
    }

    temp_filter.temperature = sum / temp_filter.count;
 80035ae:	4b10      	ldr	r3, [pc, #64]	@ (80035f0 <TempFilter_Update+0xc8>)
 80035b0:	7e5b      	ldrb	r3, [r3, #25]
 80035b2:	ee07 3a90 	vmov	s15, r3
 80035b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80035ba:	edd7 6a03 	vldr	s13, [r7, #12]
 80035be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80035c2:	4b0b      	ldr	r3, [pc, #44]	@ (80035f0 <TempFilter_Update+0xc8>)
 80035c4:	edc3 7a00 	vstr	s15, [r3]
    printf("Temp=%0.3f",temp_filter.temperature);
 80035c8:	4b09      	ldr	r3, [pc, #36]	@ (80035f0 <TempFilter_Update+0xc8>)
 80035ca:	edd3 7a00 	vldr	s15, [r3]
 80035ce:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80035d2:	ec53 2b17 	vmov	r2, r3, d7
 80035d6:	4808      	ldr	r0, [pc, #32]	@ (80035f8 <TempFilter_Update+0xd0>)
 80035d8:	f00f fc04 	bl	8012de4 <iprintf>
    return temp_filter.temperature;
 80035dc:	4b04      	ldr	r3, [pc, #16]	@ (80035f0 <TempFilter_Update+0xc8>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	ee07 3a90 	vmov	s15, r3
}
 80035e4:	eeb0 0a67 	vmov.f32	s0, s15
 80035e8:	3710      	adds	r7, #16
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	24000ad4 	.word	0x24000ad4
 80035f4:	66666667 	.word	0x66666667
 80035f8:	08016fe4 	.word	0x08016fe4

080035fc <PT100_Init>:

// PT100初始化
void PT100_Init(void)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	af00      	add	r7, sp, #0
    // 初始化温度滤波器
    TempFilter_Init();
 8003600:	f7ff ff72 	bl	80034e8 <TempFilter_Init>

    // 初始化UART8接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart8, rx_data8, sizeof(rx_data8));
 8003604:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003608:	4948      	ldr	r1, [pc, #288]	@ (800372c <PT100_Init+0x130>)
 800360a:	4849      	ldr	r0, [pc, #292]	@ (8003730 <PT100_Init+0x134>)
 800360c:	f00e fc4a 	bl	8011ea4 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart8.hdmarx, DMA_IT_HT);
 8003610:	4b47      	ldr	r3, [pc, #284]	@ (8003730 <PT100_Init+0x134>)
 8003612:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a46      	ldr	r2, [pc, #280]	@ (8003734 <PT100_Init+0x138>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d068      	beq.n	80036f0 <PT100_Init+0xf4>
 800361e:	4b44      	ldr	r3, [pc, #272]	@ (8003730 <PT100_Init+0x134>)
 8003620:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a44      	ldr	r2, [pc, #272]	@ (8003738 <PT100_Init+0x13c>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d061      	beq.n	80036f0 <PT100_Init+0xf4>
 800362c:	4b40      	ldr	r3, [pc, #256]	@ (8003730 <PT100_Init+0x134>)
 800362e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a41      	ldr	r2, [pc, #260]	@ (800373c <PT100_Init+0x140>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d05a      	beq.n	80036f0 <PT100_Init+0xf4>
 800363a:	4b3d      	ldr	r3, [pc, #244]	@ (8003730 <PT100_Init+0x134>)
 800363c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a3f      	ldr	r2, [pc, #252]	@ (8003740 <PT100_Init+0x144>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d053      	beq.n	80036f0 <PT100_Init+0xf4>
 8003648:	4b39      	ldr	r3, [pc, #228]	@ (8003730 <PT100_Init+0x134>)
 800364a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a3c      	ldr	r2, [pc, #240]	@ (8003744 <PT100_Init+0x148>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d04c      	beq.n	80036f0 <PT100_Init+0xf4>
 8003656:	4b36      	ldr	r3, [pc, #216]	@ (8003730 <PT100_Init+0x134>)
 8003658:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a3a      	ldr	r2, [pc, #232]	@ (8003748 <PT100_Init+0x14c>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d045      	beq.n	80036f0 <PT100_Init+0xf4>
 8003664:	4b32      	ldr	r3, [pc, #200]	@ (8003730 <PT100_Init+0x134>)
 8003666:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a37      	ldr	r2, [pc, #220]	@ (800374c <PT100_Init+0x150>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d03e      	beq.n	80036f0 <PT100_Init+0xf4>
 8003672:	4b2f      	ldr	r3, [pc, #188]	@ (8003730 <PT100_Init+0x134>)
 8003674:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a35      	ldr	r2, [pc, #212]	@ (8003750 <PT100_Init+0x154>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d037      	beq.n	80036f0 <PT100_Init+0xf4>
 8003680:	4b2b      	ldr	r3, [pc, #172]	@ (8003730 <PT100_Init+0x134>)
 8003682:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a32      	ldr	r2, [pc, #200]	@ (8003754 <PT100_Init+0x158>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d030      	beq.n	80036f0 <PT100_Init+0xf4>
 800368e:	4b28      	ldr	r3, [pc, #160]	@ (8003730 <PT100_Init+0x134>)
 8003690:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a30      	ldr	r2, [pc, #192]	@ (8003758 <PT100_Init+0x15c>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d029      	beq.n	80036f0 <PT100_Init+0xf4>
 800369c:	4b24      	ldr	r3, [pc, #144]	@ (8003730 <PT100_Init+0x134>)
 800369e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a2d      	ldr	r2, [pc, #180]	@ (800375c <PT100_Init+0x160>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d022      	beq.n	80036f0 <PT100_Init+0xf4>
 80036aa:	4b21      	ldr	r3, [pc, #132]	@ (8003730 <PT100_Init+0x134>)
 80036ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a2b      	ldr	r2, [pc, #172]	@ (8003760 <PT100_Init+0x164>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d01b      	beq.n	80036f0 <PT100_Init+0xf4>
 80036b8:	4b1d      	ldr	r3, [pc, #116]	@ (8003730 <PT100_Init+0x134>)
 80036ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a28      	ldr	r2, [pc, #160]	@ (8003764 <PT100_Init+0x168>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d014      	beq.n	80036f0 <PT100_Init+0xf4>
 80036c6:	4b1a      	ldr	r3, [pc, #104]	@ (8003730 <PT100_Init+0x134>)
 80036c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a26      	ldr	r2, [pc, #152]	@ (8003768 <PT100_Init+0x16c>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d00d      	beq.n	80036f0 <PT100_Init+0xf4>
 80036d4:	4b16      	ldr	r3, [pc, #88]	@ (8003730 <PT100_Init+0x134>)
 80036d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a23      	ldr	r2, [pc, #140]	@ (800376c <PT100_Init+0x170>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d006      	beq.n	80036f0 <PT100_Init+0xf4>
 80036e2:	4b13      	ldr	r3, [pc, #76]	@ (8003730 <PT100_Init+0x134>)
 80036e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a21      	ldr	r2, [pc, #132]	@ (8003770 <PT100_Init+0x174>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d10c      	bne.n	800370a <PT100_Init+0x10e>
 80036f0:	4b0f      	ldr	r3, [pc, #60]	@ (8003730 <PT100_Init+0x134>)
 80036f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003730 <PT100_Init+0x134>)
 80036fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f022 0208 	bic.w	r2, r2, #8
 8003706:	601a      	str	r2, [r3, #0]
 8003708:	e00b      	b.n	8003722 <PT100_Init+0x126>
 800370a:	4b09      	ldr	r3, [pc, #36]	@ (8003730 <PT100_Init+0x134>)
 800370c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	4b06      	ldr	r3, [pc, #24]	@ (8003730 <PT100_Init+0x134>)
 8003716:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f022 0204 	bic.w	r2, r2, #4
 8003720:	601a      	str	r2, [r3, #0]

    printf("PT100 Temperature Module Initialized\r\n");
 8003722:	4814      	ldr	r0, [pc, #80]	@ (8003774 <PT100_Init+0x178>)
 8003724:	f00f fbce 	bl	8012ec4 <puts>
}
 8003728:	bf00      	nop
 800372a:	bd80      	pop	{r7, pc}
 800372c:	240008cc 	.word	0x240008cc
 8003730:	24001144 	.word	0x24001144
 8003734:	40020010 	.word	0x40020010
 8003738:	40020028 	.word	0x40020028
 800373c:	40020040 	.word	0x40020040
 8003740:	40020058 	.word	0x40020058
 8003744:	40020070 	.word	0x40020070
 8003748:	40020088 	.word	0x40020088
 800374c:	400200a0 	.word	0x400200a0
 8003750:	400200b8 	.word	0x400200b8
 8003754:	40020410 	.word	0x40020410
 8003758:	40020428 	.word	0x40020428
 800375c:	40020440 	.word	0x40020440
 8003760:	40020458 	.word	0x40020458
 8003764:	40020470 	.word	0x40020470
 8003768:	40020488 	.word	0x40020488
 800376c:	400204a0 	.word	0x400204a0
 8003770:	400204b8 	.word	0x400204b8
 8003774:	08016ff0 	.word	0x08016ff0

08003778 <PT100_GetTemperature>:

// 获取温度数据
void PT100_GetTemperature(void)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b082      	sub	sp, #8
 800377c:	af00      	add	r7, sp, #0
	// 清空接收缓存
	memset(rx_data8, 0, sizeof(rx_data8));
 800377e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003782:	2100      	movs	r1, #0
 8003784:	480d      	ldr	r0, [pc, #52]	@ (80037bc <PT100_GetTemperature+0x44>)
 8003786:	f00f fc9f 	bl	80130c8 <memset>
	uint8_t temp_cmd[] = {0x01,       // 设备地址
 800378a:	4a0d      	ldr	r2, [pc, #52]	@ (80037c0 <PT100_GetTemperature+0x48>)
 800378c:	463b      	mov	r3, r7
 800378e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003792:	e883 0003 	stmia.w	r3, {r0, r1}
		0x03,       // 功能码: 读取保持寄存器
		0x00, 0x00, // 起始地址: 0x0000
		0x00, 0x02, // 寄存器数量: 2个 (32位)
		0xC4, 0x0B  // CRC校验
	};
	tx_pt100_flag = 0;
 8003796:	4b0b      	ldr	r3, [pc, #44]	@ (80037c4 <PT100_GetTemperature+0x4c>)
 8003798:	2200      	movs	r2, #0
 800379a:	701a      	strb	r2, [r3, #0]

	// 发送读取命令
	HAL_UART_Transmit_DMA(&huart8, temp_cmd, sizeof(temp_cmd));
 800379c:	463b      	mov	r3, r7
 800379e:	2208      	movs	r2, #8
 80037a0:	4619      	mov	r1, r3
 80037a2:	4809      	ldr	r0, [pc, #36]	@ (80037c8 <PT100_GetTemperature+0x50>)
 80037a4:	f00c fc34 	bl	8010010 <HAL_UART_Transmit_DMA>
	HAL_UARTEx_ReceiveToIdle_DMA(&huart8, rx_data8, sizeof(rx_data8));
 80037a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80037ac:	4903      	ldr	r1, [pc, #12]	@ (80037bc <PT100_GetTemperature+0x44>)
 80037ae:	4806      	ldr	r0, [pc, #24]	@ (80037c8 <PT100_GetTemperature+0x50>)
 80037b0:	f00e fb78 	bl	8011ea4 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80037b4:	bf00      	nop
 80037b6:	3708      	adds	r7, #8
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	240008cc 	.word	0x240008cc
 80037c0:	08017018 	.word	0x08017018
 80037c4:	24000acd 	.word	0x24000acd
 80037c8:	24001144 	.word	0x24001144

080037cc <PT100_ReadTemperature>:

// 读取并解析温度数据
void PT100_ReadTemperature(void)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
    uint16_t len = sizeof(rx_data8);
 80037d2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80037d6:	817b      	strh	r3, [r7, #10]
    uint8_t found = 0;
 80037d8:	2300      	movs	r3, #0
 80037da:	73fb      	strb	r3, [r7, #15]
//        printf("%02X ", rx_data8[i]);
//    }
//    printf("\r\n");

    // 查找有效的Modbus响应帧 (设备地址0x01, 功能码0x03)
    for (uint16_t i = 0; i < len - 6; i++) {
 80037dc:	2300      	movs	r3, #0
 80037de:	81bb      	strh	r3, [r7, #12]
 80037e0:	e048      	b.n	8003874 <PT100_ReadTemperature+0xa8>
        if (rx_data8[i] == 0x01 &&
 80037e2:	89bb      	ldrh	r3, [r7, #12]
 80037e4:	4a2b      	ldr	r2, [pc, #172]	@ (8003894 <PT100_ReadTemperature+0xc8>)
 80037e6:	5cd3      	ldrb	r3, [r2, r3]
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d140      	bne.n	800386e <PT100_ReadTemperature+0xa2>
        		rx_data8[i+1] == 0x03 &&
 80037ec:	89bb      	ldrh	r3, [r7, #12]
 80037ee:	3301      	adds	r3, #1
 80037f0:	4a28      	ldr	r2, [pc, #160]	@ (8003894 <PT100_ReadTemperature+0xc8>)
 80037f2:	5cd3      	ldrb	r3, [r2, r3]
        if (rx_data8[i] == 0x01 &&
 80037f4:	2b03      	cmp	r3, #3
 80037f6:	d13a      	bne.n	800386e <PT100_ReadTemperature+0xa2>
				rx_data8[i+2] == 0x04) // 数据长度4字节
 80037f8:	89bb      	ldrh	r3, [r7, #12]
 80037fa:	3302      	adds	r3, #2
 80037fc:	4a25      	ldr	r2, [pc, #148]	@ (8003894 <PT100_ReadTemperature+0xc8>)
 80037fe:	5cd3      	ldrb	r3, [r2, r3]
        		rx_data8[i+1] == 0x03 &&
 8003800:	2b04      	cmp	r3, #4
 8003802:	d134      	bne.n	800386e <PT100_ReadTemperature+0xa2>
        {
            found = 1;
 8003804:	2301      	movs	r3, #1
 8003806:	73fb      	strb	r3, [r7, #15]
            printf("找到PT100温度数据帧，位置: %d\r\n", i);
 8003808:	89bb      	ldrh	r3, [r7, #12]
 800380a:	4619      	mov	r1, r3
 800380c:	4822      	ldr	r0, [pc, #136]	@ (8003898 <PT100_ReadTemperature+0xcc>)
 800380e:	f00f fae9 	bl	8012de4 <iprintf>
//                printf("%02X ", rx_data8[j]);
//            }
//            printf("\r\n");

            // 解析32位温度数据
            int32_t temp_raw = ((int32_t)rx_data8[i+3] << 24) |
 8003812:	89bb      	ldrh	r3, [r7, #12]
 8003814:	3303      	adds	r3, #3
 8003816:	4a1f      	ldr	r2, [pc, #124]	@ (8003894 <PT100_ReadTemperature+0xc8>)
 8003818:	5cd3      	ldrb	r3, [r2, r3]
 800381a:	061a      	lsls	r2, r3, #24
                              ((int32_t)rx_data8[i+4] << 16) |
 800381c:	89bb      	ldrh	r3, [r7, #12]
 800381e:	3304      	adds	r3, #4
 8003820:	491c      	ldr	r1, [pc, #112]	@ (8003894 <PT100_ReadTemperature+0xc8>)
 8003822:	5ccb      	ldrb	r3, [r1, r3]
 8003824:	041b      	lsls	r3, r3, #16
            int32_t temp_raw = ((int32_t)rx_data8[i+3] << 24) |
 8003826:	431a      	orrs	r2, r3
                              ((int32_t)rx_data8[i+5] << 8) |
 8003828:	89bb      	ldrh	r3, [r7, #12]
 800382a:	3305      	adds	r3, #5
 800382c:	4919      	ldr	r1, [pc, #100]	@ (8003894 <PT100_ReadTemperature+0xc8>)
 800382e:	5ccb      	ldrb	r3, [r1, r3]
 8003830:	021b      	lsls	r3, r3, #8
                              ((int32_t)rx_data8[i+4] << 16) |
 8003832:	4313      	orrs	r3, r2
                              (int32_t)rx_data8[i+6];
 8003834:	89ba      	ldrh	r2, [r7, #12]
 8003836:	3206      	adds	r2, #6
 8003838:	4916      	ldr	r1, [pc, #88]	@ (8003894 <PT100_ReadTemperature+0xc8>)
 800383a:	5c8a      	ldrb	r2, [r1, r2]
            int32_t temp_raw = ((int32_t)rx_data8[i+3] << 24) |
 800383c:	4313      	orrs	r3, r2
 800383e:	607b      	str	r3, [r7, #4]

            // 转换为浮点温度值 (单位: 0.0001℃)
            pt100_temp = (float)temp_raw * 0.0001f;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	ee07 3a90 	vmov	s15, r3
 8003846:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800384a:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800389c <PT100_ReadTemperature+0xd0>
 800384e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003852:	4b13      	ldr	r3, [pc, #76]	@ (80038a0 <PT100_ReadTemperature+0xd4>)
 8003854:	edc3 7a00 	vstr	s15, [r3]

            printf("PT100_temp: %.4f ℃\r\n", pt100_temp);
 8003858:	4b11      	ldr	r3, [pc, #68]	@ (80038a0 <PT100_ReadTemperature+0xd4>)
 800385a:	edd3 7a00 	vldr	s15, [r3]
 800385e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003862:	ec53 2b17 	vmov	r2, r3, d7
 8003866:	480f      	ldr	r0, [pc, #60]	@ (80038a4 <PT100_ReadTemperature+0xd8>)
 8003868:	f00f fabc 	bl	8012de4 <iprintf>
            break;
 800386c:	e007      	b.n	800387e <PT100_ReadTemperature+0xb2>
    for (uint16_t i = 0; i < len - 6; i++) {
 800386e:	89bb      	ldrh	r3, [r7, #12]
 8003870:	3301      	adds	r3, #1
 8003872:	81bb      	strh	r3, [r7, #12]
 8003874:	89ba      	ldrh	r2, [r7, #12]
 8003876:	897b      	ldrh	r3, [r7, #10]
 8003878:	3b06      	subs	r3, #6
 800387a:	429a      	cmp	r2, r3
 800387c:	dbb1      	blt.n	80037e2 <PT100_ReadTemperature+0x16>
        }
    }

    if (!found) {
 800387e:	7bfb      	ldrb	r3, [r7, #15]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d102      	bne.n	800388a <PT100_ReadTemperature+0xbe>
        printf("未找到有效的PT100温度数据\r\n");
 8003884:	4808      	ldr	r0, [pc, #32]	@ (80038a8 <PT100_ReadTemperature+0xdc>)
 8003886:	f00f fb1d 	bl	8012ec4 <puts>
    }
}
 800388a:	bf00      	nop
 800388c:	3710      	adds	r7, #16
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
 8003892:	bf00      	nop
 8003894:	240008cc 	.word	0x240008cc
 8003898:	08017020 	.word	0x08017020
 800389c:	38d1b717 	.word	0x38d1b717
 80038a0:	24000ad0 	.word	0x24000ad0
 80038a4:	0801704c 	.word	0x0801704c
 80038a8:	08017064 	.word	0x08017064

080038ac <PT100_Task>:

// PT100任务函数
float PT100_Task(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b082      	sub	sp, #8
 80038b0:	af00      	add	r7, sp, #0
    PT100_GetTemperature();
 80038b2:	f7ff ff61 	bl	8003778 <PT100_GetTemperature>

    // 等待数据到达 (最多200ms)
    uint32_t start = HAL_GetTick();
 80038b6:	f002 fb33 	bl	8005f20 <HAL_GetTick>
 80038ba:	6078      	str	r0, [r7, #4]
    while (!rx_pt100_flag && (HAL_GetTick() - start < 200)) {}
 80038bc:	bf00      	nop
 80038be:	4b12      	ldr	r3, [pc, #72]	@ (8003908 <PT100_Task+0x5c>)
 80038c0:	781b      	ldrb	r3, [r3, #0]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d106      	bne.n	80038d4 <PT100_Task+0x28>
 80038c6:	f002 fb2b 	bl	8005f20 <HAL_GetTick>
 80038ca:	4602      	mov	r2, r0
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	2bc7      	cmp	r3, #199	@ 0xc7
 80038d2:	d9f4      	bls.n	80038be <PT100_Task+0x12>

    PT100_ReadTemperature();
 80038d4:	f7ff ff7a 	bl	80037cc <PT100_ReadTemperature>
    rx_pt100_flag = 0;
 80038d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003908 <PT100_Task+0x5c>)
 80038da:	2200      	movs	r2, #0
 80038dc:	701a      	strb	r2, [r3, #0]

    // 重新启动DMA接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart8, rx_data8, sizeof(rx_data8));
 80038de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80038e2:	490a      	ldr	r1, [pc, #40]	@ (800390c <PT100_Task+0x60>)
 80038e4:	480a      	ldr	r0, [pc, #40]	@ (8003910 <PT100_Task+0x64>)
 80038e6:	f00e fadd 	bl	8011ea4 <HAL_UARTEx_ReceiveToIdle_DMA>

    // 应用滤波并返回滤波后的温度
    return TempFilter_Update(pt100_temp);
 80038ea:	4b0a      	ldr	r3, [pc, #40]	@ (8003914 <PT100_Task+0x68>)
 80038ec:	edd3 7a00 	vldr	s15, [r3]
 80038f0:	eeb0 0a67 	vmov.f32	s0, s15
 80038f4:	f7ff fe18 	bl	8003528 <TempFilter_Update>
 80038f8:	eef0 7a40 	vmov.f32	s15, s0
}
 80038fc:	eeb0 0a67 	vmov.f32	s0, s15
 8003900:	3708      	adds	r7, #8
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
 8003906:	bf00      	nop
 8003908:	24000acc 	.word	0x24000acc
 800390c:	240008cc 	.word	0x240008cc
 8003910:	24001144 	.word	0x24001144
 8003914:	24000ad0 	.word	0x24000ad0

08003918 <Start_AcidPump>:
uint8_t rx_pump_flag = 0;


// ================= 启动泵 =================
void Start_AcidPump(void)//地址是01
{
 8003918:	b5b0      	push	{r4, r5, r7, lr}
 800391a:	b086      	sub	sp, #24
 800391c:	af00      	add	r7, sp, #0
    uint8_t sendBuffer[] = {
 800391e:	4b54      	ldr	r3, [pc, #336]	@ (8003a70 <Start_AcidPump+0x158>)
 8003920:	1d3c      	adds	r4, r7, #4
 8003922:	461d      	mov	r5, r3
 8003924:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003926:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003928:	682b      	ldr	r3, [r5, #0]
 800392a:	7023      	strb	r3, [r4, #0]
        0x01, 0x10, 0x00, 0x60, 0x00, 0x04, 0x08,
        0x00, 0x00, 0x0B, 0xB8, 0x01, 0x2C, 0x00, 0x64, 0x56, 0x44
    };

    tx_pump_flag = 0;
 800392c:	4b51      	ldr	r3, [pc, #324]	@ (8003a74 <Start_AcidPump+0x15c>)
 800392e:	2200      	movs	r2, #0
 8003930:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart6, sendBuffer, sizeof(sendBuffer));
 8003932:	1d3b      	adds	r3, r7, #4
 8003934:	2211      	movs	r2, #17
 8003936:	4619      	mov	r1, r3
 8003938:	484f      	ldr	r0, [pc, #316]	@ (8003a78 <Start_AcidPump+0x160>)
 800393a:	f00c fb69 	bl	8010010 <HAL_UART_Transmit_DMA>
    while (tx_pump_flag == 0) {}  // 等待发送完成
 800393e:	bf00      	nop
 8003940:	4b4c      	ldr	r3, [pc, #304]	@ (8003a74 <Start_AcidPump+0x15c>)
 8003942:	781b      	ldrb	r3, [r3, #0]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d0fb      	beq.n	8003940 <Start_AcidPump+0x28>
    // 开启接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 8003948:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800394c:	494b      	ldr	r1, [pc, #300]	@ (8003a7c <Start_AcidPump+0x164>)
 800394e:	484a      	ldr	r0, [pc, #296]	@ (8003a78 <Start_AcidPump+0x160>)
 8003950:	f00e faa8 	bl	8011ea4 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 8003954:	4b48      	ldr	r3, [pc, #288]	@ (8003a78 <Start_AcidPump+0x160>)
 8003956:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a48      	ldr	r2, [pc, #288]	@ (8003a80 <Start_AcidPump+0x168>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d068      	beq.n	8003a34 <Start_AcidPump+0x11c>
 8003962:	4b45      	ldr	r3, [pc, #276]	@ (8003a78 <Start_AcidPump+0x160>)
 8003964:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a46      	ldr	r2, [pc, #280]	@ (8003a84 <Start_AcidPump+0x16c>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d061      	beq.n	8003a34 <Start_AcidPump+0x11c>
 8003970:	4b41      	ldr	r3, [pc, #260]	@ (8003a78 <Start_AcidPump+0x160>)
 8003972:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a43      	ldr	r2, [pc, #268]	@ (8003a88 <Start_AcidPump+0x170>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d05a      	beq.n	8003a34 <Start_AcidPump+0x11c>
 800397e:	4b3e      	ldr	r3, [pc, #248]	@ (8003a78 <Start_AcidPump+0x160>)
 8003980:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a41      	ldr	r2, [pc, #260]	@ (8003a8c <Start_AcidPump+0x174>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d053      	beq.n	8003a34 <Start_AcidPump+0x11c>
 800398c:	4b3a      	ldr	r3, [pc, #232]	@ (8003a78 <Start_AcidPump+0x160>)
 800398e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a3e      	ldr	r2, [pc, #248]	@ (8003a90 <Start_AcidPump+0x178>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d04c      	beq.n	8003a34 <Start_AcidPump+0x11c>
 800399a:	4b37      	ldr	r3, [pc, #220]	@ (8003a78 <Start_AcidPump+0x160>)
 800399c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a3c      	ldr	r2, [pc, #240]	@ (8003a94 <Start_AcidPump+0x17c>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d045      	beq.n	8003a34 <Start_AcidPump+0x11c>
 80039a8:	4b33      	ldr	r3, [pc, #204]	@ (8003a78 <Start_AcidPump+0x160>)
 80039aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a39      	ldr	r2, [pc, #228]	@ (8003a98 <Start_AcidPump+0x180>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d03e      	beq.n	8003a34 <Start_AcidPump+0x11c>
 80039b6:	4b30      	ldr	r3, [pc, #192]	@ (8003a78 <Start_AcidPump+0x160>)
 80039b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a37      	ldr	r2, [pc, #220]	@ (8003a9c <Start_AcidPump+0x184>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d037      	beq.n	8003a34 <Start_AcidPump+0x11c>
 80039c4:	4b2c      	ldr	r3, [pc, #176]	@ (8003a78 <Start_AcidPump+0x160>)
 80039c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a34      	ldr	r2, [pc, #208]	@ (8003aa0 <Start_AcidPump+0x188>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d030      	beq.n	8003a34 <Start_AcidPump+0x11c>
 80039d2:	4b29      	ldr	r3, [pc, #164]	@ (8003a78 <Start_AcidPump+0x160>)
 80039d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a32      	ldr	r2, [pc, #200]	@ (8003aa4 <Start_AcidPump+0x18c>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d029      	beq.n	8003a34 <Start_AcidPump+0x11c>
 80039e0:	4b25      	ldr	r3, [pc, #148]	@ (8003a78 <Start_AcidPump+0x160>)
 80039e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a2f      	ldr	r2, [pc, #188]	@ (8003aa8 <Start_AcidPump+0x190>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d022      	beq.n	8003a34 <Start_AcidPump+0x11c>
 80039ee:	4b22      	ldr	r3, [pc, #136]	@ (8003a78 <Start_AcidPump+0x160>)
 80039f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a2d      	ldr	r2, [pc, #180]	@ (8003aac <Start_AcidPump+0x194>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d01b      	beq.n	8003a34 <Start_AcidPump+0x11c>
 80039fc:	4b1e      	ldr	r3, [pc, #120]	@ (8003a78 <Start_AcidPump+0x160>)
 80039fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a2a      	ldr	r2, [pc, #168]	@ (8003ab0 <Start_AcidPump+0x198>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d014      	beq.n	8003a34 <Start_AcidPump+0x11c>
 8003a0a:	4b1b      	ldr	r3, [pc, #108]	@ (8003a78 <Start_AcidPump+0x160>)
 8003a0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a28      	ldr	r2, [pc, #160]	@ (8003ab4 <Start_AcidPump+0x19c>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d00d      	beq.n	8003a34 <Start_AcidPump+0x11c>
 8003a18:	4b17      	ldr	r3, [pc, #92]	@ (8003a78 <Start_AcidPump+0x160>)
 8003a1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a25      	ldr	r2, [pc, #148]	@ (8003ab8 <Start_AcidPump+0x1a0>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d006      	beq.n	8003a34 <Start_AcidPump+0x11c>
 8003a26:	4b14      	ldr	r3, [pc, #80]	@ (8003a78 <Start_AcidPump+0x160>)
 8003a28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a23      	ldr	r2, [pc, #140]	@ (8003abc <Start_AcidPump+0x1a4>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d10c      	bne.n	8003a4e <Start_AcidPump+0x136>
 8003a34:	4b10      	ldr	r3, [pc, #64]	@ (8003a78 <Start_AcidPump+0x160>)
 8003a36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	4b0e      	ldr	r3, [pc, #56]	@ (8003a78 <Start_AcidPump+0x160>)
 8003a40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f022 0208 	bic.w	r2, r2, #8
 8003a4a:	601a      	str	r2, [r3, #0]
 8003a4c:	e00c      	b.n	8003a68 <Start_AcidPump+0x150>
 8003a4e:	4b0a      	ldr	r3, [pc, #40]	@ (8003a78 <Start_AcidPump+0x160>)
 8003a50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	4b07      	ldr	r3, [pc, #28]	@ (8003a78 <Start_AcidPump+0x160>)
 8003a5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f022 0204 	bic.w	r2, r2, #4
 8003a64:	601a      	str	r2, [r3, #0]
}
 8003a66:	bf00      	nop
 8003a68:	bf00      	nop
 8003a6a:	3718      	adds	r7, #24
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bdb0      	pop	{r4, r5, r7, pc}
 8003a70:	0801708c 	.word	0x0801708c
 8003a74:	24000cf0 	.word	0x24000cf0
 8003a78:	24001300 	.word	0x24001300
 8003a7c:	24000af0 	.word	0x24000af0
 8003a80:	40020010 	.word	0x40020010
 8003a84:	40020028 	.word	0x40020028
 8003a88:	40020040 	.word	0x40020040
 8003a8c:	40020058 	.word	0x40020058
 8003a90:	40020070 	.word	0x40020070
 8003a94:	40020088 	.word	0x40020088
 8003a98:	400200a0 	.word	0x400200a0
 8003a9c:	400200b8 	.word	0x400200b8
 8003aa0:	40020410 	.word	0x40020410
 8003aa4:	40020428 	.word	0x40020428
 8003aa8:	40020440 	.word	0x40020440
 8003aac:	40020458 	.word	0x40020458
 8003ab0:	40020470 	.word	0x40020470
 8003ab4:	40020488 	.word	0x40020488
 8003ab8:	400204a0 	.word	0x400204a0
 8003abc:	400204b8 	.word	0x400204b8

08003ac0 <Start_AlkaliPump>:
void Start_AlkaliPump(void)//地址是02
{
 8003ac0:	b5b0      	push	{r4, r5, r7, lr}
 8003ac2:	b086      	sub	sp, #24
 8003ac4:	af00      	add	r7, sp, #0
    uint8_t sendBuffer[] = {
 8003ac6:	4b54      	ldr	r3, [pc, #336]	@ (8003c18 <Start_AlkaliPump+0x158>)
 8003ac8:	1d3c      	adds	r4, r7, #4
 8003aca:	461d      	mov	r5, r3
 8003acc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ace:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ad0:	682b      	ldr	r3, [r5, #0]
 8003ad2:	7023      	strb	r3, [r4, #0]
        0x02, 0x10, 0x00, 0x60, 0x00, 0x04, 0x08,
        0x00, 0x00, 0x0B, 0xB8, 0x01, 0x2C, 0x00, 0x64, 0x15, 0x45
    };

    tx_pump_flag = 0;
 8003ad4:	4b51      	ldr	r3, [pc, #324]	@ (8003c1c <Start_AlkaliPump+0x15c>)
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart6, sendBuffer, sizeof(sendBuffer));
 8003ada:	1d3b      	adds	r3, r7, #4
 8003adc:	2211      	movs	r2, #17
 8003ade:	4619      	mov	r1, r3
 8003ae0:	484f      	ldr	r0, [pc, #316]	@ (8003c20 <Start_AlkaliPump+0x160>)
 8003ae2:	f00c fa95 	bl	8010010 <HAL_UART_Transmit_DMA>
    while (tx_pump_flag == 0) {}  // 等待发送完成
 8003ae6:	bf00      	nop
 8003ae8:	4b4c      	ldr	r3, [pc, #304]	@ (8003c1c <Start_AlkaliPump+0x15c>)
 8003aea:	781b      	ldrb	r3, [r3, #0]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d0fb      	beq.n	8003ae8 <Start_AlkaliPump+0x28>

    // 开启接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 8003af0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003af4:	494b      	ldr	r1, [pc, #300]	@ (8003c24 <Start_AlkaliPump+0x164>)
 8003af6:	484a      	ldr	r0, [pc, #296]	@ (8003c20 <Start_AlkaliPump+0x160>)
 8003af8:	f00e f9d4 	bl	8011ea4 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 8003afc:	4b48      	ldr	r3, [pc, #288]	@ (8003c20 <Start_AlkaliPump+0x160>)
 8003afe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a48      	ldr	r2, [pc, #288]	@ (8003c28 <Start_AlkaliPump+0x168>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d068      	beq.n	8003bdc <Start_AlkaliPump+0x11c>
 8003b0a:	4b45      	ldr	r3, [pc, #276]	@ (8003c20 <Start_AlkaliPump+0x160>)
 8003b0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a46      	ldr	r2, [pc, #280]	@ (8003c2c <Start_AlkaliPump+0x16c>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d061      	beq.n	8003bdc <Start_AlkaliPump+0x11c>
 8003b18:	4b41      	ldr	r3, [pc, #260]	@ (8003c20 <Start_AlkaliPump+0x160>)
 8003b1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a43      	ldr	r2, [pc, #268]	@ (8003c30 <Start_AlkaliPump+0x170>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d05a      	beq.n	8003bdc <Start_AlkaliPump+0x11c>
 8003b26:	4b3e      	ldr	r3, [pc, #248]	@ (8003c20 <Start_AlkaliPump+0x160>)
 8003b28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a41      	ldr	r2, [pc, #260]	@ (8003c34 <Start_AlkaliPump+0x174>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d053      	beq.n	8003bdc <Start_AlkaliPump+0x11c>
 8003b34:	4b3a      	ldr	r3, [pc, #232]	@ (8003c20 <Start_AlkaliPump+0x160>)
 8003b36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a3e      	ldr	r2, [pc, #248]	@ (8003c38 <Start_AlkaliPump+0x178>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d04c      	beq.n	8003bdc <Start_AlkaliPump+0x11c>
 8003b42:	4b37      	ldr	r3, [pc, #220]	@ (8003c20 <Start_AlkaliPump+0x160>)
 8003b44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a3c      	ldr	r2, [pc, #240]	@ (8003c3c <Start_AlkaliPump+0x17c>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d045      	beq.n	8003bdc <Start_AlkaliPump+0x11c>
 8003b50:	4b33      	ldr	r3, [pc, #204]	@ (8003c20 <Start_AlkaliPump+0x160>)
 8003b52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a39      	ldr	r2, [pc, #228]	@ (8003c40 <Start_AlkaliPump+0x180>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d03e      	beq.n	8003bdc <Start_AlkaliPump+0x11c>
 8003b5e:	4b30      	ldr	r3, [pc, #192]	@ (8003c20 <Start_AlkaliPump+0x160>)
 8003b60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a37      	ldr	r2, [pc, #220]	@ (8003c44 <Start_AlkaliPump+0x184>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d037      	beq.n	8003bdc <Start_AlkaliPump+0x11c>
 8003b6c:	4b2c      	ldr	r3, [pc, #176]	@ (8003c20 <Start_AlkaliPump+0x160>)
 8003b6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a34      	ldr	r2, [pc, #208]	@ (8003c48 <Start_AlkaliPump+0x188>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d030      	beq.n	8003bdc <Start_AlkaliPump+0x11c>
 8003b7a:	4b29      	ldr	r3, [pc, #164]	@ (8003c20 <Start_AlkaliPump+0x160>)
 8003b7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a32      	ldr	r2, [pc, #200]	@ (8003c4c <Start_AlkaliPump+0x18c>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d029      	beq.n	8003bdc <Start_AlkaliPump+0x11c>
 8003b88:	4b25      	ldr	r3, [pc, #148]	@ (8003c20 <Start_AlkaliPump+0x160>)
 8003b8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a2f      	ldr	r2, [pc, #188]	@ (8003c50 <Start_AlkaliPump+0x190>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d022      	beq.n	8003bdc <Start_AlkaliPump+0x11c>
 8003b96:	4b22      	ldr	r3, [pc, #136]	@ (8003c20 <Start_AlkaliPump+0x160>)
 8003b98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a2d      	ldr	r2, [pc, #180]	@ (8003c54 <Start_AlkaliPump+0x194>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d01b      	beq.n	8003bdc <Start_AlkaliPump+0x11c>
 8003ba4:	4b1e      	ldr	r3, [pc, #120]	@ (8003c20 <Start_AlkaliPump+0x160>)
 8003ba6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a2a      	ldr	r2, [pc, #168]	@ (8003c58 <Start_AlkaliPump+0x198>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d014      	beq.n	8003bdc <Start_AlkaliPump+0x11c>
 8003bb2:	4b1b      	ldr	r3, [pc, #108]	@ (8003c20 <Start_AlkaliPump+0x160>)
 8003bb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a28      	ldr	r2, [pc, #160]	@ (8003c5c <Start_AlkaliPump+0x19c>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d00d      	beq.n	8003bdc <Start_AlkaliPump+0x11c>
 8003bc0:	4b17      	ldr	r3, [pc, #92]	@ (8003c20 <Start_AlkaliPump+0x160>)
 8003bc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a25      	ldr	r2, [pc, #148]	@ (8003c60 <Start_AlkaliPump+0x1a0>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d006      	beq.n	8003bdc <Start_AlkaliPump+0x11c>
 8003bce:	4b14      	ldr	r3, [pc, #80]	@ (8003c20 <Start_AlkaliPump+0x160>)
 8003bd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a23      	ldr	r2, [pc, #140]	@ (8003c64 <Start_AlkaliPump+0x1a4>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d10c      	bne.n	8003bf6 <Start_AlkaliPump+0x136>
 8003bdc:	4b10      	ldr	r3, [pc, #64]	@ (8003c20 <Start_AlkaliPump+0x160>)
 8003bde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	4b0e      	ldr	r3, [pc, #56]	@ (8003c20 <Start_AlkaliPump+0x160>)
 8003be8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f022 0208 	bic.w	r2, r2, #8
 8003bf2:	601a      	str	r2, [r3, #0]
 8003bf4:	e00c      	b.n	8003c10 <Start_AlkaliPump+0x150>
 8003bf6:	4b0a      	ldr	r3, [pc, #40]	@ (8003c20 <Start_AlkaliPump+0x160>)
 8003bf8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	4b07      	ldr	r3, [pc, #28]	@ (8003c20 <Start_AlkaliPump+0x160>)
 8003c02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f022 0204 	bic.w	r2, r2, #4
 8003c0c:	601a      	str	r2, [r3, #0]
}
 8003c0e:	bf00      	nop
 8003c10:	bf00      	nop
 8003c12:	3718      	adds	r7, #24
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bdb0      	pop	{r4, r5, r7, pc}
 8003c18:	080170a0 	.word	0x080170a0
 8003c1c:	24000cf0 	.word	0x24000cf0
 8003c20:	24001300 	.word	0x24001300
 8003c24:	24000af0 	.word	0x24000af0
 8003c28:	40020010 	.word	0x40020010
 8003c2c:	40020028 	.word	0x40020028
 8003c30:	40020040 	.word	0x40020040
 8003c34:	40020058 	.word	0x40020058
 8003c38:	40020070 	.word	0x40020070
 8003c3c:	40020088 	.word	0x40020088
 8003c40:	400200a0 	.word	0x400200a0
 8003c44:	400200b8 	.word	0x400200b8
 8003c48:	40020410 	.word	0x40020410
 8003c4c:	40020428 	.word	0x40020428
 8003c50:	40020440 	.word	0x40020440
 8003c54:	40020458 	.word	0x40020458
 8003c58:	40020470 	.word	0x40020470
 8003c5c:	40020488 	.word	0x40020488
 8003c60:	400204a0 	.word	0x400204a0
 8003c64:	400204b8 	.word	0x400204b8

08003c68 <Stop_AcidPump>:

// ================= 停止泵 =================
void Stop_AcidPump(void)//01
{
 8003c68:	b590      	push	{r4, r7, lr}
 8003c6a:	b085      	sub	sp, #20
 8003c6c:	af00      	add	r7, sp, #0
    uint8_t sendBuffer[] = {
 8003c6e:	4b53      	ldr	r3, [pc, #332]	@ (8003dbc <Stop_AcidPump+0x154>)
 8003c70:	463c      	mov	r4, r7
 8003c72:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003c74:	c407      	stmia	r4!, {r0, r1, r2}
 8003c76:	7023      	strb	r3, [r4, #0]
        0x01, 0x10, 0x00, 0x03, 0x00, 0x02,
        0x04, 0x00, 0x00, 0x00, 0x00, 0xB3, 0xBA
    };

    tx_pump_flag = 0;
 8003c78:	4b51      	ldr	r3, [pc, #324]	@ (8003dc0 <Stop_AcidPump+0x158>)
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart6, sendBuffer, sizeof(sendBuffer));
 8003c7e:	463b      	mov	r3, r7
 8003c80:	220d      	movs	r2, #13
 8003c82:	4619      	mov	r1, r3
 8003c84:	484f      	ldr	r0, [pc, #316]	@ (8003dc4 <Stop_AcidPump+0x15c>)
 8003c86:	f00c f9c3 	bl	8010010 <HAL_UART_Transmit_DMA>
    while (tx_pump_flag == 0) {}  // 等待发送完成
 8003c8a:	bf00      	nop
 8003c8c:	4b4c      	ldr	r3, [pc, #304]	@ (8003dc0 <Stop_AcidPump+0x158>)
 8003c8e:	781b      	ldrb	r3, [r3, #0]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d0fb      	beq.n	8003c8c <Stop_AcidPump+0x24>
    // 开启接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 8003c94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c98:	494b      	ldr	r1, [pc, #300]	@ (8003dc8 <Stop_AcidPump+0x160>)
 8003c9a:	484a      	ldr	r0, [pc, #296]	@ (8003dc4 <Stop_AcidPump+0x15c>)
 8003c9c:	f00e f902 	bl	8011ea4 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 8003ca0:	4b48      	ldr	r3, [pc, #288]	@ (8003dc4 <Stop_AcidPump+0x15c>)
 8003ca2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a48      	ldr	r2, [pc, #288]	@ (8003dcc <Stop_AcidPump+0x164>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d068      	beq.n	8003d80 <Stop_AcidPump+0x118>
 8003cae:	4b45      	ldr	r3, [pc, #276]	@ (8003dc4 <Stop_AcidPump+0x15c>)
 8003cb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a46      	ldr	r2, [pc, #280]	@ (8003dd0 <Stop_AcidPump+0x168>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d061      	beq.n	8003d80 <Stop_AcidPump+0x118>
 8003cbc:	4b41      	ldr	r3, [pc, #260]	@ (8003dc4 <Stop_AcidPump+0x15c>)
 8003cbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a43      	ldr	r2, [pc, #268]	@ (8003dd4 <Stop_AcidPump+0x16c>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d05a      	beq.n	8003d80 <Stop_AcidPump+0x118>
 8003cca:	4b3e      	ldr	r3, [pc, #248]	@ (8003dc4 <Stop_AcidPump+0x15c>)
 8003ccc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a41      	ldr	r2, [pc, #260]	@ (8003dd8 <Stop_AcidPump+0x170>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d053      	beq.n	8003d80 <Stop_AcidPump+0x118>
 8003cd8:	4b3a      	ldr	r3, [pc, #232]	@ (8003dc4 <Stop_AcidPump+0x15c>)
 8003cda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a3e      	ldr	r2, [pc, #248]	@ (8003ddc <Stop_AcidPump+0x174>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d04c      	beq.n	8003d80 <Stop_AcidPump+0x118>
 8003ce6:	4b37      	ldr	r3, [pc, #220]	@ (8003dc4 <Stop_AcidPump+0x15c>)
 8003ce8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a3c      	ldr	r2, [pc, #240]	@ (8003de0 <Stop_AcidPump+0x178>)
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d045      	beq.n	8003d80 <Stop_AcidPump+0x118>
 8003cf4:	4b33      	ldr	r3, [pc, #204]	@ (8003dc4 <Stop_AcidPump+0x15c>)
 8003cf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a39      	ldr	r2, [pc, #228]	@ (8003de4 <Stop_AcidPump+0x17c>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d03e      	beq.n	8003d80 <Stop_AcidPump+0x118>
 8003d02:	4b30      	ldr	r3, [pc, #192]	@ (8003dc4 <Stop_AcidPump+0x15c>)
 8003d04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a37      	ldr	r2, [pc, #220]	@ (8003de8 <Stop_AcidPump+0x180>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d037      	beq.n	8003d80 <Stop_AcidPump+0x118>
 8003d10:	4b2c      	ldr	r3, [pc, #176]	@ (8003dc4 <Stop_AcidPump+0x15c>)
 8003d12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a34      	ldr	r2, [pc, #208]	@ (8003dec <Stop_AcidPump+0x184>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d030      	beq.n	8003d80 <Stop_AcidPump+0x118>
 8003d1e:	4b29      	ldr	r3, [pc, #164]	@ (8003dc4 <Stop_AcidPump+0x15c>)
 8003d20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a32      	ldr	r2, [pc, #200]	@ (8003df0 <Stop_AcidPump+0x188>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d029      	beq.n	8003d80 <Stop_AcidPump+0x118>
 8003d2c:	4b25      	ldr	r3, [pc, #148]	@ (8003dc4 <Stop_AcidPump+0x15c>)
 8003d2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a2f      	ldr	r2, [pc, #188]	@ (8003df4 <Stop_AcidPump+0x18c>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d022      	beq.n	8003d80 <Stop_AcidPump+0x118>
 8003d3a:	4b22      	ldr	r3, [pc, #136]	@ (8003dc4 <Stop_AcidPump+0x15c>)
 8003d3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a2d      	ldr	r2, [pc, #180]	@ (8003df8 <Stop_AcidPump+0x190>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d01b      	beq.n	8003d80 <Stop_AcidPump+0x118>
 8003d48:	4b1e      	ldr	r3, [pc, #120]	@ (8003dc4 <Stop_AcidPump+0x15c>)
 8003d4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a2a      	ldr	r2, [pc, #168]	@ (8003dfc <Stop_AcidPump+0x194>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d014      	beq.n	8003d80 <Stop_AcidPump+0x118>
 8003d56:	4b1b      	ldr	r3, [pc, #108]	@ (8003dc4 <Stop_AcidPump+0x15c>)
 8003d58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a28      	ldr	r2, [pc, #160]	@ (8003e00 <Stop_AcidPump+0x198>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d00d      	beq.n	8003d80 <Stop_AcidPump+0x118>
 8003d64:	4b17      	ldr	r3, [pc, #92]	@ (8003dc4 <Stop_AcidPump+0x15c>)
 8003d66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a25      	ldr	r2, [pc, #148]	@ (8003e04 <Stop_AcidPump+0x19c>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d006      	beq.n	8003d80 <Stop_AcidPump+0x118>
 8003d72:	4b14      	ldr	r3, [pc, #80]	@ (8003dc4 <Stop_AcidPump+0x15c>)
 8003d74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a23      	ldr	r2, [pc, #140]	@ (8003e08 <Stop_AcidPump+0x1a0>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d10c      	bne.n	8003d9a <Stop_AcidPump+0x132>
 8003d80:	4b10      	ldr	r3, [pc, #64]	@ (8003dc4 <Stop_AcidPump+0x15c>)
 8003d82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	4b0e      	ldr	r3, [pc, #56]	@ (8003dc4 <Stop_AcidPump+0x15c>)
 8003d8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f022 0208 	bic.w	r2, r2, #8
 8003d96:	601a      	str	r2, [r3, #0]
 8003d98:	e00c      	b.n	8003db4 <Stop_AcidPump+0x14c>
 8003d9a:	4b0a      	ldr	r3, [pc, #40]	@ (8003dc4 <Stop_AcidPump+0x15c>)
 8003d9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	4b07      	ldr	r3, [pc, #28]	@ (8003dc4 <Stop_AcidPump+0x15c>)
 8003da6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f022 0204 	bic.w	r2, r2, #4
 8003db0:	601a      	str	r2, [r3, #0]
}
 8003db2:	bf00      	nop
 8003db4:	bf00      	nop
 8003db6:	3714      	adds	r7, #20
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bd90      	pop	{r4, r7, pc}
 8003dbc:	080170b4 	.word	0x080170b4
 8003dc0:	24000cf0 	.word	0x24000cf0
 8003dc4:	24001300 	.word	0x24001300
 8003dc8:	24000af0 	.word	0x24000af0
 8003dcc:	40020010 	.word	0x40020010
 8003dd0:	40020028 	.word	0x40020028
 8003dd4:	40020040 	.word	0x40020040
 8003dd8:	40020058 	.word	0x40020058
 8003ddc:	40020070 	.word	0x40020070
 8003de0:	40020088 	.word	0x40020088
 8003de4:	400200a0 	.word	0x400200a0
 8003de8:	400200b8 	.word	0x400200b8
 8003dec:	40020410 	.word	0x40020410
 8003df0:	40020428 	.word	0x40020428
 8003df4:	40020440 	.word	0x40020440
 8003df8:	40020458 	.word	0x40020458
 8003dfc:	40020470 	.word	0x40020470
 8003e00:	40020488 	.word	0x40020488
 8003e04:	400204a0 	.word	0x400204a0
 8003e08:	400204b8 	.word	0x400204b8

08003e0c <Stop_AlkaliPump>:
void Stop_AlkaliPump(void)//02
{
 8003e0c:	b590      	push	{r4, r7, lr}
 8003e0e:	b085      	sub	sp, #20
 8003e10:	af00      	add	r7, sp, #0
    uint8_t sendBuffer[] = {
 8003e12:	4b53      	ldr	r3, [pc, #332]	@ (8003f60 <Stop_AlkaliPump+0x154>)
 8003e14:	463c      	mov	r4, r7
 8003e16:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003e18:	c407      	stmia	r4!, {r0, r1, r2}
 8003e1a:	7023      	strb	r3, [r4, #0]
        0x02, 0x10, 0x00, 0x03, 0x00, 0x02,
        0x04, 0x00, 0x00, 0x00, 0x00, 0xBC, 0xFE
    };
    tx_pump_flag = 0;
 8003e1c:	4b51      	ldr	r3, [pc, #324]	@ (8003f64 <Stop_AlkaliPump+0x158>)
 8003e1e:	2200      	movs	r2, #0
 8003e20:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart6, sendBuffer, sizeof(sendBuffer));
 8003e22:	463b      	mov	r3, r7
 8003e24:	220d      	movs	r2, #13
 8003e26:	4619      	mov	r1, r3
 8003e28:	484f      	ldr	r0, [pc, #316]	@ (8003f68 <Stop_AlkaliPump+0x15c>)
 8003e2a:	f00c f8f1 	bl	8010010 <HAL_UART_Transmit_DMA>
    while (tx_pump_flag == 0) {}  // 等待发送完成
 8003e2e:	bf00      	nop
 8003e30:	4b4c      	ldr	r3, [pc, #304]	@ (8003f64 <Stop_AlkaliPump+0x158>)
 8003e32:	781b      	ldrb	r3, [r3, #0]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d0fb      	beq.n	8003e30 <Stop_AlkaliPump+0x24>
    // 开启接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 8003e38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e3c:	494b      	ldr	r1, [pc, #300]	@ (8003f6c <Stop_AlkaliPump+0x160>)
 8003e3e:	484a      	ldr	r0, [pc, #296]	@ (8003f68 <Stop_AlkaliPump+0x15c>)
 8003e40:	f00e f830 	bl	8011ea4 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 8003e44:	4b48      	ldr	r3, [pc, #288]	@ (8003f68 <Stop_AlkaliPump+0x15c>)
 8003e46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a48      	ldr	r2, [pc, #288]	@ (8003f70 <Stop_AlkaliPump+0x164>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d068      	beq.n	8003f24 <Stop_AlkaliPump+0x118>
 8003e52:	4b45      	ldr	r3, [pc, #276]	@ (8003f68 <Stop_AlkaliPump+0x15c>)
 8003e54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a46      	ldr	r2, [pc, #280]	@ (8003f74 <Stop_AlkaliPump+0x168>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d061      	beq.n	8003f24 <Stop_AlkaliPump+0x118>
 8003e60:	4b41      	ldr	r3, [pc, #260]	@ (8003f68 <Stop_AlkaliPump+0x15c>)
 8003e62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a43      	ldr	r2, [pc, #268]	@ (8003f78 <Stop_AlkaliPump+0x16c>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d05a      	beq.n	8003f24 <Stop_AlkaliPump+0x118>
 8003e6e:	4b3e      	ldr	r3, [pc, #248]	@ (8003f68 <Stop_AlkaliPump+0x15c>)
 8003e70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a41      	ldr	r2, [pc, #260]	@ (8003f7c <Stop_AlkaliPump+0x170>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d053      	beq.n	8003f24 <Stop_AlkaliPump+0x118>
 8003e7c:	4b3a      	ldr	r3, [pc, #232]	@ (8003f68 <Stop_AlkaliPump+0x15c>)
 8003e7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a3e      	ldr	r2, [pc, #248]	@ (8003f80 <Stop_AlkaliPump+0x174>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d04c      	beq.n	8003f24 <Stop_AlkaliPump+0x118>
 8003e8a:	4b37      	ldr	r3, [pc, #220]	@ (8003f68 <Stop_AlkaliPump+0x15c>)
 8003e8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a3c      	ldr	r2, [pc, #240]	@ (8003f84 <Stop_AlkaliPump+0x178>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d045      	beq.n	8003f24 <Stop_AlkaliPump+0x118>
 8003e98:	4b33      	ldr	r3, [pc, #204]	@ (8003f68 <Stop_AlkaliPump+0x15c>)
 8003e9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a39      	ldr	r2, [pc, #228]	@ (8003f88 <Stop_AlkaliPump+0x17c>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d03e      	beq.n	8003f24 <Stop_AlkaliPump+0x118>
 8003ea6:	4b30      	ldr	r3, [pc, #192]	@ (8003f68 <Stop_AlkaliPump+0x15c>)
 8003ea8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a37      	ldr	r2, [pc, #220]	@ (8003f8c <Stop_AlkaliPump+0x180>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d037      	beq.n	8003f24 <Stop_AlkaliPump+0x118>
 8003eb4:	4b2c      	ldr	r3, [pc, #176]	@ (8003f68 <Stop_AlkaliPump+0x15c>)
 8003eb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a34      	ldr	r2, [pc, #208]	@ (8003f90 <Stop_AlkaliPump+0x184>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d030      	beq.n	8003f24 <Stop_AlkaliPump+0x118>
 8003ec2:	4b29      	ldr	r3, [pc, #164]	@ (8003f68 <Stop_AlkaliPump+0x15c>)
 8003ec4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a32      	ldr	r2, [pc, #200]	@ (8003f94 <Stop_AlkaliPump+0x188>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d029      	beq.n	8003f24 <Stop_AlkaliPump+0x118>
 8003ed0:	4b25      	ldr	r3, [pc, #148]	@ (8003f68 <Stop_AlkaliPump+0x15c>)
 8003ed2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a2f      	ldr	r2, [pc, #188]	@ (8003f98 <Stop_AlkaliPump+0x18c>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d022      	beq.n	8003f24 <Stop_AlkaliPump+0x118>
 8003ede:	4b22      	ldr	r3, [pc, #136]	@ (8003f68 <Stop_AlkaliPump+0x15c>)
 8003ee0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a2d      	ldr	r2, [pc, #180]	@ (8003f9c <Stop_AlkaliPump+0x190>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d01b      	beq.n	8003f24 <Stop_AlkaliPump+0x118>
 8003eec:	4b1e      	ldr	r3, [pc, #120]	@ (8003f68 <Stop_AlkaliPump+0x15c>)
 8003eee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a2a      	ldr	r2, [pc, #168]	@ (8003fa0 <Stop_AlkaliPump+0x194>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d014      	beq.n	8003f24 <Stop_AlkaliPump+0x118>
 8003efa:	4b1b      	ldr	r3, [pc, #108]	@ (8003f68 <Stop_AlkaliPump+0x15c>)
 8003efc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a28      	ldr	r2, [pc, #160]	@ (8003fa4 <Stop_AlkaliPump+0x198>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d00d      	beq.n	8003f24 <Stop_AlkaliPump+0x118>
 8003f08:	4b17      	ldr	r3, [pc, #92]	@ (8003f68 <Stop_AlkaliPump+0x15c>)
 8003f0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a25      	ldr	r2, [pc, #148]	@ (8003fa8 <Stop_AlkaliPump+0x19c>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d006      	beq.n	8003f24 <Stop_AlkaliPump+0x118>
 8003f16:	4b14      	ldr	r3, [pc, #80]	@ (8003f68 <Stop_AlkaliPump+0x15c>)
 8003f18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a23      	ldr	r2, [pc, #140]	@ (8003fac <Stop_AlkaliPump+0x1a0>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d10c      	bne.n	8003f3e <Stop_AlkaliPump+0x132>
 8003f24:	4b10      	ldr	r3, [pc, #64]	@ (8003f68 <Stop_AlkaliPump+0x15c>)
 8003f26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	4b0e      	ldr	r3, [pc, #56]	@ (8003f68 <Stop_AlkaliPump+0x15c>)
 8003f30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f022 0208 	bic.w	r2, r2, #8
 8003f3a:	601a      	str	r2, [r3, #0]
 8003f3c:	e00c      	b.n	8003f58 <Stop_AlkaliPump+0x14c>
 8003f3e:	4b0a      	ldr	r3, [pc, #40]	@ (8003f68 <Stop_AlkaliPump+0x15c>)
 8003f40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	4b07      	ldr	r3, [pc, #28]	@ (8003f68 <Stop_AlkaliPump+0x15c>)
 8003f4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f022 0204 	bic.w	r2, r2, #4
 8003f54:	601a      	str	r2, [r3, #0]
}
 8003f56:	bf00      	nop
 8003f58:	bf00      	nop
 8003f5a:	3714      	adds	r7, #20
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd90      	pop	{r4, r7, pc}
 8003f60:	080170c4 	.word	0x080170c4
 8003f64:	24000cf0 	.word	0x24000cf0
 8003f68:	24001300 	.word	0x24001300
 8003f6c:	24000af0 	.word	0x24000af0
 8003f70:	40020010 	.word	0x40020010
 8003f74:	40020028 	.word	0x40020028
 8003f78:	40020040 	.word	0x40020040
 8003f7c:	40020058 	.word	0x40020058
 8003f80:	40020070 	.word	0x40020070
 8003f84:	40020088 	.word	0x40020088
 8003f88:	400200a0 	.word	0x400200a0
 8003f8c:	400200b8 	.word	0x400200b8
 8003f90:	40020410 	.word	0x40020410
 8003f94:	40020428 	.word	0x40020428
 8003f98:	40020440 	.word	0x40020440
 8003f9c:	40020458 	.word	0x40020458
 8003fa0:	40020470 	.word	0x40020470
 8003fa4:	40020488 	.word	0x40020488
 8003fa8:	400204a0 	.word	0x400204a0
 8003fac:	400204b8 	.word	0x400204b8

08003fb0 <Relay_Init>:
#include "relay.h"

static uint8_t relay_status = 0;  // 记录继电器状态

void Relay_Init(void)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	af00      	add	r7, sp, #0
	Relay_Off();
 8003fb4:	f000 f81e 	bl	8003ff4 <Relay_Off>
    relay_status = 0;
 8003fb8:	4b02      	ldr	r3, [pc, #8]	@ (8003fc4 <Relay_Init+0x14>)
 8003fba:	2200      	movs	r2, #0
 8003fbc:	701a      	strb	r2, [r3, #0]
}
 8003fbe:	bf00      	nop
 8003fc0:	bd80      	pop	{r7, pc}
 8003fc2:	bf00      	nop
 8003fc4:	24000cf2 	.word	0x24000cf2

08003fc8 <Relay_On>:

void Relay_On(void) {
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_SET); // 低电平激活
 8003fcc:	2201      	movs	r2, #1
 8003fce:	2101      	movs	r1, #1
 8003fd0:	4805      	ldr	r0, [pc, #20]	@ (8003fe8 <Relay_On+0x20>)
 8003fd2:	f006 f9b5 	bl	800a340 <HAL_GPIO_WritePin>
    relay_status = 1;
 8003fd6:	4b05      	ldr	r3, [pc, #20]	@ (8003fec <Relay_On+0x24>)
 8003fd8:	2201      	movs	r2, #1
 8003fda:	701a      	strb	r2, [r3, #0]
    printf("[Relay] On (Heating)\r\n");
 8003fdc:	4804      	ldr	r0, [pc, #16]	@ (8003ff0 <Relay_On+0x28>)
 8003fde:	f00e ff71 	bl	8012ec4 <puts>
}
 8003fe2:	bf00      	nop
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	bf00      	nop
 8003fe8:	58020400 	.word	0x58020400
 8003fec:	24000cf2 	.word	0x24000cf2
 8003ff0:	080170d4 	.word	0x080170d4

08003ff4 <Relay_Off>:

void Relay_Off(void) {
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_RESET);   // 高电平关闭
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	2101      	movs	r1, #1
 8003ffc:	4805      	ldr	r0, [pc, #20]	@ (8004014 <Relay_Off+0x20>)
 8003ffe:	f006 f99f 	bl	800a340 <HAL_GPIO_WritePin>
    relay_status = 0;
 8004002:	4b05      	ldr	r3, [pc, #20]	@ (8004018 <Relay_Off+0x24>)
 8004004:	2200      	movs	r2, #0
 8004006:	701a      	strb	r2, [r3, #0]
    printf("[Relay] Off (Stop Heating)\r\n");
 8004008:	4804      	ldr	r0, [pc, #16]	@ (800401c <Relay_Off+0x28>)
 800400a:	f00e ff5b 	bl	8012ec4 <puts>
}
 800400e:	bf00      	nop
 8004010:	bd80      	pop	{r7, pc}
 8004012:	bf00      	nop
 8004014:	58020400 	.word	0x58020400
 8004018:	24000cf2 	.word	0x24000cf2
 800401c:	080170ec 	.word	0x080170ec

08004020 <Relay_Switch>:

void Relay_Switch(uint8_t onoff) {
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
 8004026:	4603      	mov	r3, r0
 8004028:	71fb      	strb	r3, [r7, #7]
    if (onoff && !relay_status) {
 800402a:	79fb      	ldrb	r3, [r7, #7]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d006      	beq.n	800403e <Relay_Switch+0x1e>
 8004030:	4b09      	ldr	r3, [pc, #36]	@ (8004058 <Relay_Switch+0x38>)
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d102      	bne.n	800403e <Relay_Switch+0x1e>
        Relay_On();
 8004038:	f7ff ffc6 	bl	8003fc8 <Relay_On>
    } else if (!onoff && relay_status) {
        Relay_Off();
    }
}
 800403c:	e008      	b.n	8004050 <Relay_Switch+0x30>
    } else if (!onoff && relay_status) {
 800403e:	79fb      	ldrb	r3, [r7, #7]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d105      	bne.n	8004050 <Relay_Switch+0x30>
 8004044:	4b04      	ldr	r3, [pc, #16]	@ (8004058 <Relay_Switch+0x38>)
 8004046:	781b      	ldrb	r3, [r3, #0]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d001      	beq.n	8004050 <Relay_Switch+0x30>
        Relay_Off();
 800404c:	f7ff ffd2 	bl	8003ff4 <Relay_Off>
}
 8004050:	bf00      	nop
 8004052:	3708      	adds	r7, #8
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}
 8004058:	24000cf2 	.word	0x24000cf2

0800405c <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8004060:	4b28      	ldr	r3, [pc, #160]	@ (8004104 <MX_SPI4_Init+0xa8>)
 8004062:	4a29      	ldr	r2, [pc, #164]	@ (8004108 <MX_SPI4_Init+0xac>)
 8004064:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8004066:	4b27      	ldr	r3, [pc, #156]	@ (8004104 <MX_SPI4_Init+0xa8>)
 8004068:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800406c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800406e:	4b25      	ldr	r3, [pc, #148]	@ (8004104 <MX_SPI4_Init+0xa8>)
 8004070:	2200      	movs	r2, #0
 8004072:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8004074:	4b23      	ldr	r3, [pc, #140]	@ (8004104 <MX_SPI4_Init+0xa8>)
 8004076:	2207      	movs	r2, #7
 8004078:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 800407a:	4b22      	ldr	r3, [pc, #136]	@ (8004104 <MX_SPI4_Init+0xa8>)
 800407c:	2200      	movs	r2, #0
 800407e:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004080:	4b20      	ldr	r3, [pc, #128]	@ (8004104 <MX_SPI4_Init+0xa8>)
 8004082:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004086:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8004088:	4b1e      	ldr	r3, [pc, #120]	@ (8004104 <MX_SPI4_Init+0xa8>)
 800408a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800408e:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004090:	4b1c      	ldr	r3, [pc, #112]	@ (8004104 <MX_SPI4_Init+0xa8>)
 8004092:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8004096:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004098:	4b1a      	ldr	r3, [pc, #104]	@ (8004104 <MX_SPI4_Init+0xa8>)
 800409a:	2200      	movs	r2, #0
 800409c:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800409e:	4b19      	ldr	r3, [pc, #100]	@ (8004104 <MX_SPI4_Init+0xa8>)
 80040a0:	2200      	movs	r2, #0
 80040a2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80040a4:	4b17      	ldr	r3, [pc, #92]	@ (8004104 <MX_SPI4_Init+0xa8>)
 80040a6:	2200      	movs	r2, #0
 80040a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 80040aa:	4b16      	ldr	r3, [pc, #88]	@ (8004104 <MX_SPI4_Init+0xa8>)
 80040ac:	2200      	movs	r2, #0
 80040ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80040b0:	4b14      	ldr	r3, [pc, #80]	@ (8004104 <MX_SPI4_Init+0xa8>)
 80040b2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80040b6:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80040b8:	4b12      	ldr	r3, [pc, #72]	@ (8004104 <MX_SPI4_Init+0xa8>)
 80040ba:	2200      	movs	r2, #0
 80040bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80040be:	4b11      	ldr	r3, [pc, #68]	@ (8004104 <MX_SPI4_Init+0xa8>)
 80040c0:	2200      	movs	r2, #0
 80040c2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80040c4:	4b0f      	ldr	r3, [pc, #60]	@ (8004104 <MX_SPI4_Init+0xa8>)
 80040c6:	2200      	movs	r2, #0
 80040c8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80040ca:	4b0e      	ldr	r3, [pc, #56]	@ (8004104 <MX_SPI4_Init+0xa8>)
 80040cc:	2200      	movs	r2, #0
 80040ce:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80040d0:	4b0c      	ldr	r3, [pc, #48]	@ (8004104 <MX_SPI4_Init+0xa8>)
 80040d2:	2200      	movs	r2, #0
 80040d4:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80040d6:	4b0b      	ldr	r3, [pc, #44]	@ (8004104 <MX_SPI4_Init+0xa8>)
 80040d8:	2200      	movs	r2, #0
 80040da:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80040dc:	4b09      	ldr	r3, [pc, #36]	@ (8004104 <MX_SPI4_Init+0xa8>)
 80040de:	2200      	movs	r2, #0
 80040e0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80040e2:	4b08      	ldr	r3, [pc, #32]	@ (8004104 <MX_SPI4_Init+0xa8>)
 80040e4:	2200      	movs	r2, #0
 80040e6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80040e8:	4b06      	ldr	r3, [pc, #24]	@ (8004104 <MX_SPI4_Init+0xa8>)
 80040ea:	2200      	movs	r2, #0
 80040ec:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80040ee:	4805      	ldr	r0, [pc, #20]	@ (8004104 <MX_SPI4_Init+0xa8>)
 80040f0:	f009 fe5e 	bl	800ddb0 <HAL_SPI_Init>
 80040f4:	4603      	mov	r3, r0
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d001      	beq.n	80040fe <MX_SPI4_Init+0xa2>
  {
    Error_Handler();
 80040fa:	f7fe f9be 	bl	800247a <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 80040fe:	bf00      	nop
 8004100:	bd80      	pop	{r7, pc}
 8004102:	bf00      	nop
 8004104:	24000cf4 	.word	0x24000cf4
 8004108:	40013400 	.word	0x40013400

0800410c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b0ba      	sub	sp, #232	@ 0xe8
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004114:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004118:	2200      	movs	r2, #0
 800411a:	601a      	str	r2, [r3, #0]
 800411c:	605a      	str	r2, [r3, #4]
 800411e:	609a      	str	r2, [r3, #8]
 8004120:	60da      	str	r2, [r3, #12]
 8004122:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004124:	f107 0310 	add.w	r3, r7, #16
 8004128:	22c0      	movs	r2, #192	@ 0xc0
 800412a:	2100      	movs	r1, #0
 800412c:	4618      	mov	r0, r3
 800412e:	f00e ffcb 	bl	80130c8 <memset>
  if(spiHandle->Instance==SPI4)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4a26      	ldr	r2, [pc, #152]	@ (80041d0 <HAL_SPI_MspInit+0xc4>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d144      	bne.n	80041c6 <HAL_SPI_MspInit+0xba>

  /* USER CODE END SPI4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 800413c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004140:	f04f 0300 	mov.w	r3, #0
 8004144:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8004148:	2300      	movs	r3, #0
 800414a:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800414c:	f107 0310 	add.w	r3, r7, #16
 8004150:	4618      	mov	r0, r3
 8004152:	f007 f92f 	bl	800b3b4 <HAL_RCCEx_PeriphCLKConfig>
 8004156:	4603      	mov	r3, r0
 8004158:	2b00      	cmp	r3, #0
 800415a:	d001      	beq.n	8004160 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 800415c:	f7fe f98d 	bl	800247a <Error_Handler>
    }

    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8004160:	4b1c      	ldr	r3, [pc, #112]	@ (80041d4 <HAL_SPI_MspInit+0xc8>)
 8004162:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004166:	4a1b      	ldr	r2, [pc, #108]	@ (80041d4 <HAL_SPI_MspInit+0xc8>)
 8004168:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800416c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004170:	4b18      	ldr	r3, [pc, #96]	@ (80041d4 <HAL_SPI_MspInit+0xc8>)
 8004172:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004176:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800417a:	60fb      	str	r3, [r7, #12]
 800417c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800417e:	4b15      	ldr	r3, [pc, #84]	@ (80041d4 <HAL_SPI_MspInit+0xc8>)
 8004180:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004184:	4a13      	ldr	r2, [pc, #76]	@ (80041d4 <HAL_SPI_MspInit+0xc8>)
 8004186:	f043 0310 	orr.w	r3, r3, #16
 800418a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800418e:	4b11      	ldr	r3, [pc, #68]	@ (80041d4 <HAL_SPI_MspInit+0xc8>)
 8004190:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004194:	f003 0310 	and.w	r3, r3, #16
 8004198:	60bb      	str	r3, [r7, #8]
 800419a:	68bb      	ldr	r3, [r7, #8]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 800419c:	2364      	movs	r3, #100	@ 0x64
 800419e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041a2:	2302      	movs	r3, #2
 80041a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041a8:	2300      	movs	r3, #0
 80041aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041ae:	2300      	movs	r3, #0
 80041b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80041b4:	2305      	movs	r3, #5
 80041b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80041ba:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80041be:	4619      	mov	r1, r3
 80041c0:	4805      	ldr	r0, [pc, #20]	@ (80041d8 <HAL_SPI_MspInit+0xcc>)
 80041c2:	f005 ff0d 	bl	8009fe0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 80041c6:	bf00      	nop
 80041c8:	37e8      	adds	r7, #232	@ 0xe8
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	40013400 	.word	0x40013400
 80041d4:	58024400 	.word	0x58024400
 80041d8:	58021000 	.word	0x58021000

080041dc <Get_Sign>:

uint8_t rx_data7[RX_BUFFER_SIZE];    // uart7接收缓存
 uint8_t tx_stir_flag = 0;    // uart7发送完成标志
 uint8_t rx_stir_flag = 0;
 //发送使能信号
 void Get_Sign(){
 80041dc:	b580      	push	{r7, lr}
 80041de:	b082      	sub	sp, #8
 80041e0:	af00      	add	r7, sp, #0
	 uint8_t sendBuffer[] = {0x01, 0x06, 0x00, 0x00, 0x00, 0x01, 0x48, 0x0A};
 80041e2:	4a54      	ldr	r2, [pc, #336]	@ (8004334 <Get_Sign+0x158>)
 80041e4:	463b      	mov	r3, r7
 80041e6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80041ea:	e883 0003 	stmia.w	r3, {r0, r1}
	 tx_stir_flag = 0;
 80041ee:	4b52      	ldr	r3, [pc, #328]	@ (8004338 <Get_Sign+0x15c>)
 80041f0:	2200      	movs	r2, #0
 80041f2:	701a      	strb	r2, [r3, #0]
     HAL_UART_Transmit_DMA(&huart7, sendBuffer, sizeof(sendBuffer));
 80041f4:	463b      	mov	r3, r7
 80041f6:	2208      	movs	r2, #8
 80041f8:	4619      	mov	r1, r3
 80041fa:	4850      	ldr	r0, [pc, #320]	@ (800433c <Get_Sign+0x160>)
 80041fc:	f00b ff08 	bl	8010010 <HAL_UART_Transmit_DMA>
     while (tx_stir_flag == 0) {}  // 等待发送完成
 8004200:	bf00      	nop
 8004202:	4b4d      	ldr	r3, [pc, #308]	@ (8004338 <Get_Sign+0x15c>)
 8004204:	781b      	ldrb	r3, [r3, #0]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d0fb      	beq.n	8004202 <Get_Sign+0x26>
         // 开启接收
     HAL_UARTEx_ReceiveToIdle_DMA(&huart7, rx_data7, sizeof(rx_data7));
 800420a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800420e:	494c      	ldr	r1, [pc, #304]	@ (8004340 <Get_Sign+0x164>)
 8004210:	484a      	ldr	r0, [pc, #296]	@ (800433c <Get_Sign+0x160>)
 8004212:	f00d fe47 	bl	8011ea4 <HAL_UARTEx_ReceiveToIdle_DMA>
     __HAL_DMA_DISABLE_IT(huart7.hdmarx, DMA_IT_HT);
 8004216:	4b49      	ldr	r3, [pc, #292]	@ (800433c <Get_Sign+0x160>)
 8004218:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a49      	ldr	r2, [pc, #292]	@ (8004344 <Get_Sign+0x168>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d068      	beq.n	80042f6 <Get_Sign+0x11a>
 8004224:	4b45      	ldr	r3, [pc, #276]	@ (800433c <Get_Sign+0x160>)
 8004226:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a46      	ldr	r2, [pc, #280]	@ (8004348 <Get_Sign+0x16c>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d061      	beq.n	80042f6 <Get_Sign+0x11a>
 8004232:	4b42      	ldr	r3, [pc, #264]	@ (800433c <Get_Sign+0x160>)
 8004234:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a44      	ldr	r2, [pc, #272]	@ (800434c <Get_Sign+0x170>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d05a      	beq.n	80042f6 <Get_Sign+0x11a>
 8004240:	4b3e      	ldr	r3, [pc, #248]	@ (800433c <Get_Sign+0x160>)
 8004242:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a41      	ldr	r2, [pc, #260]	@ (8004350 <Get_Sign+0x174>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d053      	beq.n	80042f6 <Get_Sign+0x11a>
 800424e:	4b3b      	ldr	r3, [pc, #236]	@ (800433c <Get_Sign+0x160>)
 8004250:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a3f      	ldr	r2, [pc, #252]	@ (8004354 <Get_Sign+0x178>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d04c      	beq.n	80042f6 <Get_Sign+0x11a>
 800425c:	4b37      	ldr	r3, [pc, #220]	@ (800433c <Get_Sign+0x160>)
 800425e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a3c      	ldr	r2, [pc, #240]	@ (8004358 <Get_Sign+0x17c>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d045      	beq.n	80042f6 <Get_Sign+0x11a>
 800426a:	4b34      	ldr	r3, [pc, #208]	@ (800433c <Get_Sign+0x160>)
 800426c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a3a      	ldr	r2, [pc, #232]	@ (800435c <Get_Sign+0x180>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d03e      	beq.n	80042f6 <Get_Sign+0x11a>
 8004278:	4b30      	ldr	r3, [pc, #192]	@ (800433c <Get_Sign+0x160>)
 800427a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a37      	ldr	r2, [pc, #220]	@ (8004360 <Get_Sign+0x184>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d037      	beq.n	80042f6 <Get_Sign+0x11a>
 8004286:	4b2d      	ldr	r3, [pc, #180]	@ (800433c <Get_Sign+0x160>)
 8004288:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a35      	ldr	r2, [pc, #212]	@ (8004364 <Get_Sign+0x188>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d030      	beq.n	80042f6 <Get_Sign+0x11a>
 8004294:	4b29      	ldr	r3, [pc, #164]	@ (800433c <Get_Sign+0x160>)
 8004296:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a32      	ldr	r2, [pc, #200]	@ (8004368 <Get_Sign+0x18c>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d029      	beq.n	80042f6 <Get_Sign+0x11a>
 80042a2:	4b26      	ldr	r3, [pc, #152]	@ (800433c <Get_Sign+0x160>)
 80042a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a30      	ldr	r2, [pc, #192]	@ (800436c <Get_Sign+0x190>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d022      	beq.n	80042f6 <Get_Sign+0x11a>
 80042b0:	4b22      	ldr	r3, [pc, #136]	@ (800433c <Get_Sign+0x160>)
 80042b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a2d      	ldr	r2, [pc, #180]	@ (8004370 <Get_Sign+0x194>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d01b      	beq.n	80042f6 <Get_Sign+0x11a>
 80042be:	4b1f      	ldr	r3, [pc, #124]	@ (800433c <Get_Sign+0x160>)
 80042c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a2b      	ldr	r2, [pc, #172]	@ (8004374 <Get_Sign+0x198>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d014      	beq.n	80042f6 <Get_Sign+0x11a>
 80042cc:	4b1b      	ldr	r3, [pc, #108]	@ (800433c <Get_Sign+0x160>)
 80042ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a28      	ldr	r2, [pc, #160]	@ (8004378 <Get_Sign+0x19c>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d00d      	beq.n	80042f6 <Get_Sign+0x11a>
 80042da:	4b18      	ldr	r3, [pc, #96]	@ (800433c <Get_Sign+0x160>)
 80042dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a26      	ldr	r2, [pc, #152]	@ (800437c <Get_Sign+0x1a0>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d006      	beq.n	80042f6 <Get_Sign+0x11a>
 80042e8:	4b14      	ldr	r3, [pc, #80]	@ (800433c <Get_Sign+0x160>)
 80042ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a23      	ldr	r2, [pc, #140]	@ (8004380 <Get_Sign+0x1a4>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d10c      	bne.n	8004310 <Get_Sign+0x134>
 80042f6:	4b11      	ldr	r3, [pc, #68]	@ (800433c <Get_Sign+0x160>)
 80042f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	4b0e      	ldr	r3, [pc, #56]	@ (800433c <Get_Sign+0x160>)
 8004302:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f022 0208 	bic.w	r2, r2, #8
 800430c:	601a      	str	r2, [r3, #0]
 800430e:	e00c      	b.n	800432a <Get_Sign+0x14e>
 8004310:	4b0a      	ldr	r3, [pc, #40]	@ (800433c <Get_Sign+0x160>)
 8004312:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	4b08      	ldr	r3, [pc, #32]	@ (800433c <Get_Sign+0x160>)
 800431c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f022 0204 	bic.w	r2, r2, #4
 8004326:	601a      	str	r2, [r3, #0]

 }
 8004328:	bf00      	nop
 800432a:	bf00      	nop
 800432c:	3708      	adds	r7, #8
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}
 8004332:	bf00      	nop
 8004334:	08017108 	.word	0x08017108
 8004338:	24000f7c 	.word	0x24000f7c
 800433c:	240010b0 	.word	0x240010b0
 8004340:	24000d7c 	.word	0x24000d7c
 8004344:	40020010 	.word	0x40020010
 8004348:	40020028 	.word	0x40020028
 800434c:	40020040 	.word	0x40020040
 8004350:	40020058 	.word	0x40020058
 8004354:	40020070 	.word	0x40020070
 8004358:	40020088 	.word	0x40020088
 800435c:	400200a0 	.word	0x400200a0
 8004360:	400200b8 	.word	0x400200b8
 8004364:	40020410 	.word	0x40020410
 8004368:	40020428 	.word	0x40020428
 800436c:	40020440 	.word	0x40020440
 8004370:	40020458 	.word	0x40020458
 8004374:	40020470 	.word	0x40020470
 8004378:	40020488 	.word	0x40020488
 800437c:	400204a0 	.word	0x400204a0
 8004380:	400204b8 	.word	0x400204b8

08004384 <SpeedMode>:
 //启动速度模式
 void SpeedMode(){
 8004384:	b580      	push	{r7, lr}
 8004386:	b082      	sub	sp, #8
 8004388:	af00      	add	r7, sp, #0
 	uint8_t sendBuffer[] = {0x01, 0x06, 0x00, 0x19, 0x00, 0x03, 0x18, 0x0C};
 800438a:	4a54      	ldr	r2, [pc, #336]	@ (80044dc <SpeedMode+0x158>)
 800438c:	463b      	mov	r3, r7
 800438e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004392:	e883 0003 	stmia.w	r3, {r0, r1}
 	tx_stir_flag = 0;
 8004396:	4b52      	ldr	r3, [pc, #328]	@ (80044e0 <SpeedMode+0x15c>)
 8004398:	2200      	movs	r2, #0
 800439a:	701a      	strb	r2, [r3, #0]
 	HAL_UART_Transmit_DMA(&huart7, sendBuffer, sizeof(sendBuffer));
 800439c:	463b      	mov	r3, r7
 800439e:	2208      	movs	r2, #8
 80043a0:	4619      	mov	r1, r3
 80043a2:	4850      	ldr	r0, [pc, #320]	@ (80044e4 <SpeedMode+0x160>)
 80043a4:	f00b fe34 	bl	8010010 <HAL_UART_Transmit_DMA>
 	while (tx_stir_flag == 0) {}  // 等待发送完成
 80043a8:	bf00      	nop
 80043aa:	4b4d      	ldr	r3, [pc, #308]	@ (80044e0 <SpeedMode+0x15c>)
 80043ac:	781b      	ldrb	r3, [r3, #0]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d0fb      	beq.n	80043aa <SpeedMode+0x26>
 	         // 开启接收
 	         HAL_UARTEx_ReceiveToIdle_DMA(&huart7, rx_data7, sizeof(rx_data7));
 80043b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80043b6:	494c      	ldr	r1, [pc, #304]	@ (80044e8 <SpeedMode+0x164>)
 80043b8:	484a      	ldr	r0, [pc, #296]	@ (80044e4 <SpeedMode+0x160>)
 80043ba:	f00d fd73 	bl	8011ea4 <HAL_UARTEx_ReceiveToIdle_DMA>
 	         __HAL_DMA_DISABLE_IT(huart7.hdmarx, DMA_IT_HT);
 80043be:	4b49      	ldr	r3, [pc, #292]	@ (80044e4 <SpeedMode+0x160>)
 80043c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a49      	ldr	r2, [pc, #292]	@ (80044ec <SpeedMode+0x168>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d068      	beq.n	800449e <SpeedMode+0x11a>
 80043cc:	4b45      	ldr	r3, [pc, #276]	@ (80044e4 <SpeedMode+0x160>)
 80043ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a46      	ldr	r2, [pc, #280]	@ (80044f0 <SpeedMode+0x16c>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d061      	beq.n	800449e <SpeedMode+0x11a>
 80043da:	4b42      	ldr	r3, [pc, #264]	@ (80044e4 <SpeedMode+0x160>)
 80043dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a44      	ldr	r2, [pc, #272]	@ (80044f4 <SpeedMode+0x170>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d05a      	beq.n	800449e <SpeedMode+0x11a>
 80043e8:	4b3e      	ldr	r3, [pc, #248]	@ (80044e4 <SpeedMode+0x160>)
 80043ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a41      	ldr	r2, [pc, #260]	@ (80044f8 <SpeedMode+0x174>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d053      	beq.n	800449e <SpeedMode+0x11a>
 80043f6:	4b3b      	ldr	r3, [pc, #236]	@ (80044e4 <SpeedMode+0x160>)
 80043f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a3f      	ldr	r2, [pc, #252]	@ (80044fc <SpeedMode+0x178>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d04c      	beq.n	800449e <SpeedMode+0x11a>
 8004404:	4b37      	ldr	r3, [pc, #220]	@ (80044e4 <SpeedMode+0x160>)
 8004406:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a3c      	ldr	r2, [pc, #240]	@ (8004500 <SpeedMode+0x17c>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d045      	beq.n	800449e <SpeedMode+0x11a>
 8004412:	4b34      	ldr	r3, [pc, #208]	@ (80044e4 <SpeedMode+0x160>)
 8004414:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a3a      	ldr	r2, [pc, #232]	@ (8004504 <SpeedMode+0x180>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d03e      	beq.n	800449e <SpeedMode+0x11a>
 8004420:	4b30      	ldr	r3, [pc, #192]	@ (80044e4 <SpeedMode+0x160>)
 8004422:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a37      	ldr	r2, [pc, #220]	@ (8004508 <SpeedMode+0x184>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d037      	beq.n	800449e <SpeedMode+0x11a>
 800442e:	4b2d      	ldr	r3, [pc, #180]	@ (80044e4 <SpeedMode+0x160>)
 8004430:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a35      	ldr	r2, [pc, #212]	@ (800450c <SpeedMode+0x188>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d030      	beq.n	800449e <SpeedMode+0x11a>
 800443c:	4b29      	ldr	r3, [pc, #164]	@ (80044e4 <SpeedMode+0x160>)
 800443e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a32      	ldr	r2, [pc, #200]	@ (8004510 <SpeedMode+0x18c>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d029      	beq.n	800449e <SpeedMode+0x11a>
 800444a:	4b26      	ldr	r3, [pc, #152]	@ (80044e4 <SpeedMode+0x160>)
 800444c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a30      	ldr	r2, [pc, #192]	@ (8004514 <SpeedMode+0x190>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d022      	beq.n	800449e <SpeedMode+0x11a>
 8004458:	4b22      	ldr	r3, [pc, #136]	@ (80044e4 <SpeedMode+0x160>)
 800445a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a2d      	ldr	r2, [pc, #180]	@ (8004518 <SpeedMode+0x194>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d01b      	beq.n	800449e <SpeedMode+0x11a>
 8004466:	4b1f      	ldr	r3, [pc, #124]	@ (80044e4 <SpeedMode+0x160>)
 8004468:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a2b      	ldr	r2, [pc, #172]	@ (800451c <SpeedMode+0x198>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d014      	beq.n	800449e <SpeedMode+0x11a>
 8004474:	4b1b      	ldr	r3, [pc, #108]	@ (80044e4 <SpeedMode+0x160>)
 8004476:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a28      	ldr	r2, [pc, #160]	@ (8004520 <SpeedMode+0x19c>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d00d      	beq.n	800449e <SpeedMode+0x11a>
 8004482:	4b18      	ldr	r3, [pc, #96]	@ (80044e4 <SpeedMode+0x160>)
 8004484:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a26      	ldr	r2, [pc, #152]	@ (8004524 <SpeedMode+0x1a0>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d006      	beq.n	800449e <SpeedMode+0x11a>
 8004490:	4b14      	ldr	r3, [pc, #80]	@ (80044e4 <SpeedMode+0x160>)
 8004492:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a23      	ldr	r2, [pc, #140]	@ (8004528 <SpeedMode+0x1a4>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d10c      	bne.n	80044b8 <SpeedMode+0x134>
 800449e:	4b11      	ldr	r3, [pc, #68]	@ (80044e4 <SpeedMode+0x160>)
 80044a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	4b0e      	ldr	r3, [pc, #56]	@ (80044e4 <SpeedMode+0x160>)
 80044aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f022 0208 	bic.w	r2, r2, #8
 80044b4:	601a      	str	r2, [r3, #0]
 80044b6:	e00c      	b.n	80044d2 <SpeedMode+0x14e>
 80044b8:	4b0a      	ldr	r3, [pc, #40]	@ (80044e4 <SpeedMode+0x160>)
 80044ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	4b08      	ldr	r3, [pc, #32]	@ (80044e4 <SpeedMode+0x160>)
 80044c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f022 0204 	bic.w	r2, r2, #4
 80044ce:	601a      	str	r2, [r3, #0]

 }
 80044d0:	bf00      	nop
 80044d2:	bf00      	nop
 80044d4:	3708      	adds	r7, #8
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	bf00      	nop
 80044dc:	08017110 	.word	0x08017110
 80044e0:	24000f7c 	.word	0x24000f7c
 80044e4:	240010b0 	.word	0x240010b0
 80044e8:	24000d7c 	.word	0x24000d7c
 80044ec:	40020010 	.word	0x40020010
 80044f0:	40020028 	.word	0x40020028
 80044f4:	40020040 	.word	0x40020040
 80044f8:	40020058 	.word	0x40020058
 80044fc:	40020070 	.word	0x40020070
 8004500:	40020088 	.word	0x40020088
 8004504:	400200a0 	.word	0x400200a0
 8004508:	400200b8 	.word	0x400200b8
 800450c:	40020410 	.word	0x40020410
 8004510:	40020428 	.word	0x40020428
 8004514:	40020440 	.word	0x40020440
 8004518:	40020458 	.word	0x40020458
 800451c:	40020470 	.word	0x40020470
 8004520:	40020488 	.word	0x40020488
 8004524:	400204a0 	.word	0x400204a0
 8004528:	400204b8 	.word	0x400204b8

0800452c <Start_Stir>:

 //转速300
void Start_Stir(){
 800452c:	b580      	push	{r7, lr}
 800452e:	b082      	sub	sp, #8
 8004530:	af00      	add	r7, sp, #0
	uint8_t sendBuffer[] = {0x01, 0x06, 0x00, 0x02, 0x01, 0x2C, 0x28, 0x47};
 8004532:	4a54      	ldr	r2, [pc, #336]	@ (8004684 <Start_Stir+0x158>)
 8004534:	463b      	mov	r3, r7
 8004536:	e892 0003 	ldmia.w	r2, {r0, r1}
 800453a:	e883 0003 	stmia.w	r3, {r0, r1}
	tx_stir_flag = 0;
 800453e:	4b52      	ldr	r3, [pc, #328]	@ (8004688 <Start_Stir+0x15c>)
 8004540:	2200      	movs	r2, #0
 8004542:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_DMA(&huart7, sendBuffer, sizeof(sendBuffer));
 8004544:	463b      	mov	r3, r7
 8004546:	2208      	movs	r2, #8
 8004548:	4619      	mov	r1, r3
 800454a:	4850      	ldr	r0, [pc, #320]	@ (800468c <Start_Stir+0x160>)
 800454c:	f00b fd60 	bl	8010010 <HAL_UART_Transmit_DMA>
	while (tx_stir_flag == 0) {}  // 等待发送完成
 8004550:	bf00      	nop
 8004552:	4b4d      	ldr	r3, [pc, #308]	@ (8004688 <Start_Stir+0x15c>)
 8004554:	781b      	ldrb	r3, [r3, #0]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d0fb      	beq.n	8004552 <Start_Stir+0x26>
	         // 开启接收
	         HAL_UARTEx_ReceiveToIdle_DMA(&huart7, rx_data7, sizeof(rx_data7));
 800455a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800455e:	494c      	ldr	r1, [pc, #304]	@ (8004690 <Start_Stir+0x164>)
 8004560:	484a      	ldr	r0, [pc, #296]	@ (800468c <Start_Stir+0x160>)
 8004562:	f00d fc9f 	bl	8011ea4 <HAL_UARTEx_ReceiveToIdle_DMA>
	         __HAL_DMA_DISABLE_IT(huart7.hdmarx, DMA_IT_HT);
 8004566:	4b49      	ldr	r3, [pc, #292]	@ (800468c <Start_Stir+0x160>)
 8004568:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4a49      	ldr	r2, [pc, #292]	@ (8004694 <Start_Stir+0x168>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d068      	beq.n	8004646 <Start_Stir+0x11a>
 8004574:	4b45      	ldr	r3, [pc, #276]	@ (800468c <Start_Stir+0x160>)
 8004576:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a46      	ldr	r2, [pc, #280]	@ (8004698 <Start_Stir+0x16c>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d061      	beq.n	8004646 <Start_Stir+0x11a>
 8004582:	4b42      	ldr	r3, [pc, #264]	@ (800468c <Start_Stir+0x160>)
 8004584:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a44      	ldr	r2, [pc, #272]	@ (800469c <Start_Stir+0x170>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d05a      	beq.n	8004646 <Start_Stir+0x11a>
 8004590:	4b3e      	ldr	r3, [pc, #248]	@ (800468c <Start_Stir+0x160>)
 8004592:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a41      	ldr	r2, [pc, #260]	@ (80046a0 <Start_Stir+0x174>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d053      	beq.n	8004646 <Start_Stir+0x11a>
 800459e:	4b3b      	ldr	r3, [pc, #236]	@ (800468c <Start_Stir+0x160>)
 80045a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a3f      	ldr	r2, [pc, #252]	@ (80046a4 <Start_Stir+0x178>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d04c      	beq.n	8004646 <Start_Stir+0x11a>
 80045ac:	4b37      	ldr	r3, [pc, #220]	@ (800468c <Start_Stir+0x160>)
 80045ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a3c      	ldr	r2, [pc, #240]	@ (80046a8 <Start_Stir+0x17c>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d045      	beq.n	8004646 <Start_Stir+0x11a>
 80045ba:	4b34      	ldr	r3, [pc, #208]	@ (800468c <Start_Stir+0x160>)
 80045bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a3a      	ldr	r2, [pc, #232]	@ (80046ac <Start_Stir+0x180>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d03e      	beq.n	8004646 <Start_Stir+0x11a>
 80045c8:	4b30      	ldr	r3, [pc, #192]	@ (800468c <Start_Stir+0x160>)
 80045ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a37      	ldr	r2, [pc, #220]	@ (80046b0 <Start_Stir+0x184>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d037      	beq.n	8004646 <Start_Stir+0x11a>
 80045d6:	4b2d      	ldr	r3, [pc, #180]	@ (800468c <Start_Stir+0x160>)
 80045d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a35      	ldr	r2, [pc, #212]	@ (80046b4 <Start_Stir+0x188>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d030      	beq.n	8004646 <Start_Stir+0x11a>
 80045e4:	4b29      	ldr	r3, [pc, #164]	@ (800468c <Start_Stir+0x160>)
 80045e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a32      	ldr	r2, [pc, #200]	@ (80046b8 <Start_Stir+0x18c>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d029      	beq.n	8004646 <Start_Stir+0x11a>
 80045f2:	4b26      	ldr	r3, [pc, #152]	@ (800468c <Start_Stir+0x160>)
 80045f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a30      	ldr	r2, [pc, #192]	@ (80046bc <Start_Stir+0x190>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d022      	beq.n	8004646 <Start_Stir+0x11a>
 8004600:	4b22      	ldr	r3, [pc, #136]	@ (800468c <Start_Stir+0x160>)
 8004602:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a2d      	ldr	r2, [pc, #180]	@ (80046c0 <Start_Stir+0x194>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d01b      	beq.n	8004646 <Start_Stir+0x11a>
 800460e:	4b1f      	ldr	r3, [pc, #124]	@ (800468c <Start_Stir+0x160>)
 8004610:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4a2b      	ldr	r2, [pc, #172]	@ (80046c4 <Start_Stir+0x198>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d014      	beq.n	8004646 <Start_Stir+0x11a>
 800461c:	4b1b      	ldr	r3, [pc, #108]	@ (800468c <Start_Stir+0x160>)
 800461e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a28      	ldr	r2, [pc, #160]	@ (80046c8 <Start_Stir+0x19c>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d00d      	beq.n	8004646 <Start_Stir+0x11a>
 800462a:	4b18      	ldr	r3, [pc, #96]	@ (800468c <Start_Stir+0x160>)
 800462c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a26      	ldr	r2, [pc, #152]	@ (80046cc <Start_Stir+0x1a0>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d006      	beq.n	8004646 <Start_Stir+0x11a>
 8004638:	4b14      	ldr	r3, [pc, #80]	@ (800468c <Start_Stir+0x160>)
 800463a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a23      	ldr	r2, [pc, #140]	@ (80046d0 <Start_Stir+0x1a4>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d10c      	bne.n	8004660 <Start_Stir+0x134>
 8004646:	4b11      	ldr	r3, [pc, #68]	@ (800468c <Start_Stir+0x160>)
 8004648:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	4b0e      	ldr	r3, [pc, #56]	@ (800468c <Start_Stir+0x160>)
 8004652:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f022 0208 	bic.w	r2, r2, #8
 800465c:	601a      	str	r2, [r3, #0]
 800465e:	e00c      	b.n	800467a <Start_Stir+0x14e>
 8004660:	4b0a      	ldr	r3, [pc, #40]	@ (800468c <Start_Stir+0x160>)
 8004662:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	4b08      	ldr	r3, [pc, #32]	@ (800468c <Start_Stir+0x160>)
 800466c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f022 0204 	bic.w	r2, r2, #4
 8004676:	601a      	str	r2, [r3, #0]

}
 8004678:	bf00      	nop
 800467a:	bf00      	nop
 800467c:	3708      	adds	r7, #8
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}
 8004682:	bf00      	nop
 8004684:	08017118 	.word	0x08017118
 8004688:	24000f7c 	.word	0x24000f7c
 800468c:	240010b0 	.word	0x240010b0
 8004690:	24000d7c 	.word	0x24000d7c
 8004694:	40020010 	.word	0x40020010
 8004698:	40020028 	.word	0x40020028
 800469c:	40020040 	.word	0x40020040
 80046a0:	40020058 	.word	0x40020058
 80046a4:	40020070 	.word	0x40020070
 80046a8:	40020088 	.word	0x40020088
 80046ac:	400200a0 	.word	0x400200a0
 80046b0:	400200b8 	.word	0x400200b8
 80046b4:	40020410 	.word	0x40020410
 80046b8:	40020428 	.word	0x40020428
 80046bc:	40020440 	.word	0x40020440
 80046c0:	40020458 	.word	0x40020458
 80046c4:	40020470 	.word	0x40020470
 80046c8:	40020488 	.word	0x40020488
 80046cc:	400204a0 	.word	0x400204a0
 80046d0:	400204b8 	.word	0x400204b8

080046d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b083      	sub	sp, #12
 80046d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046da:	4b0a      	ldr	r3, [pc, #40]	@ (8004704 <HAL_MspInit+0x30>)
 80046dc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80046e0:	4a08      	ldr	r2, [pc, #32]	@ (8004704 <HAL_MspInit+0x30>)
 80046e2:	f043 0302 	orr.w	r3, r3, #2
 80046e6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80046ea:	4b06      	ldr	r3, [pc, #24]	@ (8004704 <HAL_MspInit+0x30>)
 80046ec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80046f0:	f003 0302 	and.w	r3, r3, #2
 80046f4:	607b      	str	r3, [r7, #4]
 80046f6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80046f8:	bf00      	nop
 80046fa:	370c      	adds	r7, #12
 80046fc:	46bd      	mov	sp, r7
 80046fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004702:	4770      	bx	lr
 8004704:	58024400 	.word	0x58024400

08004708 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004708:	b480      	push	{r7}
 800470a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800470c:	bf00      	nop
 800470e:	e7fd      	b.n	800470c <NMI_Handler+0x4>

08004710 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004710:	b480      	push	{r7}
 8004712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004714:	bf00      	nop
 8004716:	e7fd      	b.n	8004714 <HardFault_Handler+0x4>

08004718 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004718:	b480      	push	{r7}
 800471a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800471c:	bf00      	nop
 800471e:	e7fd      	b.n	800471c <MemManage_Handler+0x4>

08004720 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004720:	b480      	push	{r7}
 8004722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004724:	bf00      	nop
 8004726:	e7fd      	b.n	8004724 <BusFault_Handler+0x4>

08004728 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004728:	b480      	push	{r7}
 800472a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800472c:	bf00      	nop
 800472e:	e7fd      	b.n	800472c <UsageFault_Handler+0x4>

08004730 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004730:	b480      	push	{r7}
 8004732:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004734:	bf00      	nop
 8004736:	46bd      	mov	sp, r7
 8004738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473c:	4770      	bx	lr

0800473e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800473e:	b480      	push	{r7}
 8004740:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004742:	bf00      	nop
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr

0800474c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800474c:	b480      	push	{r7}
 800474e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004750:	bf00      	nop
 8004752:	46bd      	mov	sp, r7
 8004754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004758:	4770      	bx	lr

0800475a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800475a:	b580      	push	{r7, lr}
 800475c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800475e:	f001 fbcb 	bl	8005ef8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004762:	bf00      	nop
 8004764:	bd80      	pop	{r7, pc}
	...

08004768 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 800476c:	4802      	ldr	r0, [pc, #8]	@ (8004778 <DMA1_Stream0_IRQHandler+0x10>)
 800476e:	f004 f925 	bl	80089bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8004772:	bf00      	nop
 8004774:	bd80      	pop	{r7, pc}
 8004776:	bf00      	nop
 8004778:	24001844 	.word	0x24001844

0800477c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8004780:	4802      	ldr	r0, [pc, #8]	@ (800478c <DMA1_Stream1_IRQHandler+0x10>)
 8004782:	f004 f91b 	bl	80089bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8004786:	bf00      	nop
 8004788:	bd80      	pop	{r7, pc}
 800478a:	bf00      	nop
 800478c:	240018bc 	.word	0x240018bc

08004790 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004794:	4802      	ldr	r0, [pc, #8]	@ (80047a0 <DMA1_Stream2_IRQHandler+0x10>)
 8004796:	f004 f911 	bl	80089bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800479a:	bf00      	nop
 800479c:	bd80      	pop	{r7, pc}
 800479e:	bf00      	nop
 80047a0:	24001664 	.word	0x24001664

080047a4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80047a8:	4802      	ldr	r0, [pc, #8]	@ (80047b4 <DMA1_Stream3_IRQHandler+0x10>)
 80047aa:	f004 f907 	bl	80089bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80047ae:	bf00      	nop
 80047b0:	bd80      	pop	{r7, pc}
 80047b2:	bf00      	nop
 80047b4:	240016dc 	.word	0x240016dc

080047b8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 80047bc:	4802      	ldr	r0, [pc, #8]	@ (80047c8 <DMA1_Stream4_IRQHandler+0x10>)
 80047be:	f004 f8fd 	bl	80089bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80047c2:	bf00      	nop
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	bf00      	nop
 80047c8:	24001394 	.word	0x24001394

080047cc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 80047d0:	4802      	ldr	r0, [pc, #8]	@ (80047dc <DMA1_Stream5_IRQHandler+0x10>)
 80047d2:	f004 f8f3 	bl	80089bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80047d6:	bf00      	nop
 80047d8:	bd80      	pop	{r7, pc}
 80047da:	bf00      	nop
 80047dc:	2400140c 	.word	0x2400140c

080047e0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80047e4:	4802      	ldr	r0, [pc, #8]	@ (80047f0 <DMA1_Stream6_IRQHandler+0x10>)
 80047e6:	f004 f8e9 	bl	80089bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80047ea:	bf00      	nop
 80047ec:	bd80      	pop	{r7, pc}
 80047ee:	bf00      	nop
 80047f0:	24001754 	.word	0x24001754

080047f4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80047f8:	4802      	ldr	r0, [pc, #8]	@ (8004804 <TIM4_IRQHandler+0x10>)
 80047fa:	f00a fb36 	bl	800ee6a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80047fe:	bf00      	nop
 8004800:	bd80      	pop	{r7, pc}
 8004802:	bf00      	nop
 8004804:	24000fd0 	.word	0x24000fd0

08004808 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800480c:	4802      	ldr	r0, [pc, #8]	@ (8004818 <USART1_IRQHandler+0x10>)
 800480e:	f00b fc7f 	bl	8010110 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004812:	bf00      	nop
 8004814:	bd80      	pop	{r7, pc}
 8004816:	bf00      	nop
 8004818:	240011d8 	.word	0x240011d8

0800481c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004820:	4802      	ldr	r0, [pc, #8]	@ (800482c <USART3_IRQHandler+0x10>)
 8004822:	f00b fc75 	bl	8010110 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004826:	bf00      	nop
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	2400126c 	.word	0x2400126c

08004830 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8004834:	4802      	ldr	r0, [pc, #8]	@ (8004840 <DMA1_Stream7_IRQHandler+0x10>)
 8004836:	f004 f8c1 	bl	80089bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 800483a:	bf00      	nop
 800483c:	bd80      	pop	{r7, pc}
 800483e:	bf00      	nop
 8004840:	240017cc 	.word	0x240017cc

08004844 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8004848:	4802      	ldr	r0, [pc, #8]	@ (8004854 <UART4_IRQHandler+0x10>)
 800484a:	f00b fc61 	bl	8010110 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800484e:	bf00      	nop
 8004850:	bd80      	pop	{r7, pc}
 8004852:	bf00      	nop
 8004854:	2400101c 	.word	0x2400101c

08004858 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_rx);
 800485c:	4802      	ldr	r0, [pc, #8]	@ (8004868 <DMA2_Stream0_IRQHandler+0x10>)
 800485e:	f004 f8ad 	bl	80089bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004862:	bf00      	nop
 8004864:	bd80      	pop	{r7, pc}
 8004866:	bf00      	nop
 8004868:	24001484 	.word	0x24001484

0800486c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_tx);
 8004870:	4802      	ldr	r0, [pc, #8]	@ (800487c <DMA2_Stream1_IRQHandler+0x10>)
 8004872:	f004 f8a3 	bl	80089bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8004876:	bf00      	nop
 8004878:	bd80      	pop	{r7, pc}
 800487a:	bf00      	nop
 800487c:	240014fc 	.word	0x240014fc

08004880 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart8_rx);
 8004884:	4802      	ldr	r0, [pc, #8]	@ (8004890 <DMA2_Stream2_IRQHandler+0x10>)
 8004886:	f004 f899 	bl	80089bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800488a:	bf00      	nop
 800488c:	bd80      	pop	{r7, pc}
 800488e:	bf00      	nop
 8004890:	24001574 	.word	0x24001574

08004894 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart8_tx);
 8004898:	4802      	ldr	r0, [pc, #8]	@ (80048a4 <DMA2_Stream3_IRQHandler+0x10>)
 800489a:	f004 f88f 	bl	80089bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800489e:	bf00      	nop
 80048a0:	bd80      	pop	{r7, pc}
 80048a2:	bf00      	nop
 80048a4:	240015ec 	.word	0x240015ec

080048a8 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80048ac:	4802      	ldr	r0, [pc, #8]	@ (80048b8 <USART6_IRQHandler+0x10>)
 80048ae:	f00b fc2f 	bl	8010110 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80048b2:	bf00      	nop
 80048b4:	bd80      	pop	{r7, pc}
 80048b6:	bf00      	nop
 80048b8:	24001300 	.word	0x24001300

080048bc <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 80048c0:	4802      	ldr	r0, [pc, #8]	@ (80048cc <UART7_IRQHandler+0x10>)
 80048c2:	f00b fc25 	bl	8010110 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 80048c6:	bf00      	nop
 80048c8:	bd80      	pop	{r7, pc}
 80048ca:	bf00      	nop
 80048cc:	240010b0 	.word	0x240010b0

080048d0 <UART8_IRQHandler>:

/**
  * @brief This function handles UART8 global interrupt.
  */
void UART8_IRQHandler(void)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART8_IRQn 0 */

  /* USER CODE END UART8_IRQn 0 */
  HAL_UART_IRQHandler(&huart8);
 80048d4:	4802      	ldr	r0, [pc, #8]	@ (80048e0 <UART8_IRQHandler+0x10>)
 80048d6:	f00b fc1b 	bl	8010110 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART8_IRQn 1 */

  /* USER CODE END UART8_IRQn 1 */
}
 80048da:	bf00      	nop
 80048dc:	bd80      	pop	{r7, pc}
 80048de:	bf00      	nop
 80048e0:	24001144 	.word	0x24001144

080048e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80048e4:	b480      	push	{r7}
 80048e6:	af00      	add	r7, sp, #0
  return 1;
 80048e8:	2301      	movs	r3, #1
}
 80048ea:	4618      	mov	r0, r3
 80048ec:	46bd      	mov	sp, r7
 80048ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f2:	4770      	bx	lr

080048f4 <_kill>:

int _kill(int pid, int sig)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b082      	sub	sp, #8
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
 80048fc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80048fe:	f00e fc35 	bl	801316c <__errno>
 8004902:	4603      	mov	r3, r0
 8004904:	2216      	movs	r2, #22
 8004906:	601a      	str	r2, [r3, #0]
  return -1;
 8004908:	f04f 33ff 	mov.w	r3, #4294967295
}
 800490c:	4618      	mov	r0, r3
 800490e:	3708      	adds	r7, #8
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}

08004914 <_exit>:

void _exit (int status)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b082      	sub	sp, #8
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800491c:	f04f 31ff 	mov.w	r1, #4294967295
 8004920:	6878      	ldr	r0, [r7, #4]
 8004922:	f7ff ffe7 	bl	80048f4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004926:	bf00      	nop
 8004928:	e7fd      	b.n	8004926 <_exit+0x12>

0800492a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800492a:	b580      	push	{r7, lr}
 800492c:	b086      	sub	sp, #24
 800492e:	af00      	add	r7, sp, #0
 8004930:	60f8      	str	r0, [r7, #12]
 8004932:	60b9      	str	r1, [r7, #8]
 8004934:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004936:	2300      	movs	r3, #0
 8004938:	617b      	str	r3, [r7, #20]
 800493a:	e00a      	b.n	8004952 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800493c:	f3af 8000 	nop.w
 8004940:	4601      	mov	r1, r0
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	1c5a      	adds	r2, r3, #1
 8004946:	60ba      	str	r2, [r7, #8]
 8004948:	b2ca      	uxtb	r2, r1
 800494a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	3301      	adds	r3, #1
 8004950:	617b      	str	r3, [r7, #20]
 8004952:	697a      	ldr	r2, [r7, #20]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	429a      	cmp	r2, r3
 8004958:	dbf0      	blt.n	800493c <_read+0x12>
  }

  return len;
 800495a:	687b      	ldr	r3, [r7, #4]
}
 800495c:	4618      	mov	r0, r3
 800495e:	3718      	adds	r7, #24
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}

08004964 <_close>:
  }
  return len;
}

int _close(int file)
{
 8004964:	b480      	push	{r7}
 8004966:	b083      	sub	sp, #12
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800496c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004970:	4618      	mov	r0, r3
 8004972:	370c      	adds	r7, #12
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr

0800497c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800497c:	b480      	push	{r7}
 800497e:	b083      	sub	sp, #12
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
 8004984:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800498c:	605a      	str	r2, [r3, #4]
  return 0;
 800498e:	2300      	movs	r3, #0
}
 8004990:	4618      	mov	r0, r3
 8004992:	370c      	adds	r7, #12
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	4770      	bx	lr

0800499c <_isatty>:

int _isatty(int file)
{
 800499c:	b480      	push	{r7}
 800499e:	b083      	sub	sp, #12
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80049a4:	2301      	movs	r3, #1
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	370c      	adds	r7, #12
 80049aa:	46bd      	mov	sp, r7
 80049ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b0:	4770      	bx	lr

080049b2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80049b2:	b480      	push	{r7}
 80049b4:	b085      	sub	sp, #20
 80049b6:	af00      	add	r7, sp, #0
 80049b8:	60f8      	str	r0, [r7, #12]
 80049ba:	60b9      	str	r1, [r7, #8]
 80049bc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80049be:	2300      	movs	r3, #0
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	3714      	adds	r7, #20
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr

080049cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b086      	sub	sp, #24
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80049d4:	4a14      	ldr	r2, [pc, #80]	@ (8004a28 <_sbrk+0x5c>)
 80049d6:	4b15      	ldr	r3, [pc, #84]	@ (8004a2c <_sbrk+0x60>)
 80049d8:	1ad3      	subs	r3, r2, r3
 80049da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80049e0:	4b13      	ldr	r3, [pc, #76]	@ (8004a30 <_sbrk+0x64>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d102      	bne.n	80049ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80049e8:	4b11      	ldr	r3, [pc, #68]	@ (8004a30 <_sbrk+0x64>)
 80049ea:	4a12      	ldr	r2, [pc, #72]	@ (8004a34 <_sbrk+0x68>)
 80049ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80049ee:	4b10      	ldr	r3, [pc, #64]	@ (8004a30 <_sbrk+0x64>)
 80049f0:	681a      	ldr	r2, [r3, #0]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	4413      	add	r3, r2
 80049f6:	693a      	ldr	r2, [r7, #16]
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d207      	bcs.n	8004a0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80049fc:	f00e fbb6 	bl	801316c <__errno>
 8004a00:	4603      	mov	r3, r0
 8004a02:	220c      	movs	r2, #12
 8004a04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004a06:	f04f 33ff 	mov.w	r3, #4294967295
 8004a0a:	e009      	b.n	8004a20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004a0c:	4b08      	ldr	r3, [pc, #32]	@ (8004a30 <_sbrk+0x64>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004a12:	4b07      	ldr	r3, [pc, #28]	@ (8004a30 <_sbrk+0x64>)
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	4413      	add	r3, r2
 8004a1a:	4a05      	ldr	r2, [pc, #20]	@ (8004a30 <_sbrk+0x64>)
 8004a1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	3718      	adds	r7, #24
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}
 8004a28:	24080000 	.word	0x24080000
 8004a2c:	00000400 	.word	0x00000400
 8004a30:	24000f80 	.word	0x24000f80
 8004a34:	24001a88 	.word	0x24001a88

08004a38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004a3c:	4b43      	ldr	r3, [pc, #268]	@ (8004b4c <SystemInit+0x114>)
 8004a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a42:	4a42      	ldr	r2, [pc, #264]	@ (8004b4c <SystemInit+0x114>)
 8004a44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004a48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004a4c:	4b40      	ldr	r3, [pc, #256]	@ (8004b50 <SystemInit+0x118>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f003 030f 	and.w	r3, r3, #15
 8004a54:	2b06      	cmp	r3, #6
 8004a56:	d807      	bhi.n	8004a68 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004a58:	4b3d      	ldr	r3, [pc, #244]	@ (8004b50 <SystemInit+0x118>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f023 030f 	bic.w	r3, r3, #15
 8004a60:	4a3b      	ldr	r2, [pc, #236]	@ (8004b50 <SystemInit+0x118>)
 8004a62:	f043 0307 	orr.w	r3, r3, #7
 8004a66:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004a68:	4b3a      	ldr	r3, [pc, #232]	@ (8004b54 <SystemInit+0x11c>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a39      	ldr	r2, [pc, #228]	@ (8004b54 <SystemInit+0x11c>)
 8004a6e:	f043 0301 	orr.w	r3, r3, #1
 8004a72:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004a74:	4b37      	ldr	r3, [pc, #220]	@ (8004b54 <SystemInit+0x11c>)
 8004a76:	2200      	movs	r2, #0
 8004a78:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8004a7a:	4b36      	ldr	r3, [pc, #216]	@ (8004b54 <SystemInit+0x11c>)
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	4935      	ldr	r1, [pc, #212]	@ (8004b54 <SystemInit+0x11c>)
 8004a80:	4b35      	ldr	r3, [pc, #212]	@ (8004b58 <SystemInit+0x120>)
 8004a82:	4013      	ands	r3, r2
 8004a84:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004a86:	4b32      	ldr	r3, [pc, #200]	@ (8004b50 <SystemInit+0x118>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 0308 	and.w	r3, r3, #8
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d007      	beq.n	8004aa2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004a92:	4b2f      	ldr	r3, [pc, #188]	@ (8004b50 <SystemInit+0x118>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f023 030f 	bic.w	r3, r3, #15
 8004a9a:	4a2d      	ldr	r2, [pc, #180]	@ (8004b50 <SystemInit+0x118>)
 8004a9c:	f043 0307 	orr.w	r3, r3, #7
 8004aa0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004aa2:	4b2c      	ldr	r3, [pc, #176]	@ (8004b54 <SystemInit+0x11c>)
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8004aa8:	4b2a      	ldr	r3, [pc, #168]	@ (8004b54 <SystemInit+0x11c>)
 8004aaa:	2200      	movs	r2, #0
 8004aac:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8004aae:	4b29      	ldr	r3, [pc, #164]	@ (8004b54 <SystemInit+0x11c>)
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8004ab4:	4b27      	ldr	r3, [pc, #156]	@ (8004b54 <SystemInit+0x11c>)
 8004ab6:	4a29      	ldr	r2, [pc, #164]	@ (8004b5c <SystemInit+0x124>)
 8004ab8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8004aba:	4b26      	ldr	r3, [pc, #152]	@ (8004b54 <SystemInit+0x11c>)
 8004abc:	4a28      	ldr	r2, [pc, #160]	@ (8004b60 <SystemInit+0x128>)
 8004abe:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8004ac0:	4b24      	ldr	r3, [pc, #144]	@ (8004b54 <SystemInit+0x11c>)
 8004ac2:	4a28      	ldr	r2, [pc, #160]	@ (8004b64 <SystemInit+0x12c>)
 8004ac4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004ac6:	4b23      	ldr	r3, [pc, #140]	@ (8004b54 <SystemInit+0x11c>)
 8004ac8:	2200      	movs	r2, #0
 8004aca:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8004acc:	4b21      	ldr	r3, [pc, #132]	@ (8004b54 <SystemInit+0x11c>)
 8004ace:	4a25      	ldr	r2, [pc, #148]	@ (8004b64 <SystemInit+0x12c>)
 8004ad0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8004ad2:	4b20      	ldr	r3, [pc, #128]	@ (8004b54 <SystemInit+0x11c>)
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8004ad8:	4b1e      	ldr	r3, [pc, #120]	@ (8004b54 <SystemInit+0x11c>)
 8004ada:	4a22      	ldr	r2, [pc, #136]	@ (8004b64 <SystemInit+0x12c>)
 8004adc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8004ade:	4b1d      	ldr	r3, [pc, #116]	@ (8004b54 <SystemInit+0x11c>)
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004ae4:	4b1b      	ldr	r3, [pc, #108]	@ (8004b54 <SystemInit+0x11c>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a1a      	ldr	r2, [pc, #104]	@ (8004b54 <SystemInit+0x11c>)
 8004aea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004aee:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004af0:	4b18      	ldr	r3, [pc, #96]	@ (8004b54 <SystemInit+0x11c>)
 8004af2:	2200      	movs	r2, #0
 8004af4:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8004af6:	4b1c      	ldr	r3, [pc, #112]	@ (8004b68 <SystemInit+0x130>)
 8004af8:	681a      	ldr	r2, [r3, #0]
 8004afa:	4b1c      	ldr	r3, [pc, #112]	@ (8004b6c <SystemInit+0x134>)
 8004afc:	4013      	ands	r3, r2
 8004afe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b02:	d202      	bcs.n	8004b0a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8004b04:	4b1a      	ldr	r3, [pc, #104]	@ (8004b70 <SystemInit+0x138>)
 8004b06:	2201      	movs	r2, #1
 8004b08:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8004b0a:	4b12      	ldr	r3, [pc, #72]	@ (8004b54 <SystemInit+0x11c>)
 8004b0c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004b10:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d113      	bne.n	8004b40 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004b18:	4b0e      	ldr	r3, [pc, #56]	@ (8004b54 <SystemInit+0x11c>)
 8004b1a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004b1e:	4a0d      	ldr	r2, [pc, #52]	@ (8004b54 <SystemInit+0x11c>)
 8004b20:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004b24:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004b28:	4b12      	ldr	r3, [pc, #72]	@ (8004b74 <SystemInit+0x13c>)
 8004b2a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8004b2e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004b30:	4b08      	ldr	r3, [pc, #32]	@ (8004b54 <SystemInit+0x11c>)
 8004b32:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004b36:	4a07      	ldr	r2, [pc, #28]	@ (8004b54 <SystemInit+0x11c>)
 8004b38:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004b3c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8004b40:	bf00      	nop
 8004b42:	46bd      	mov	sp, r7
 8004b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b48:	4770      	bx	lr
 8004b4a:	bf00      	nop
 8004b4c:	e000ed00 	.word	0xe000ed00
 8004b50:	52002000 	.word	0x52002000
 8004b54:	58024400 	.word	0x58024400
 8004b58:	eaf6ed7f 	.word	0xeaf6ed7f
 8004b5c:	02020200 	.word	0x02020200
 8004b60:	01ff0000 	.word	0x01ff0000
 8004b64:	01010280 	.word	0x01010280
 8004b68:	5c001000 	.word	0x5c001000
 8004b6c:	ffff0000 	.word	0xffff0000
 8004b70:	51008108 	.word	0x51008108
 8004b74:	52004000 	.word	0x52004000

08004b78 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8004b7c:	4b09      	ldr	r3, [pc, #36]	@ (8004ba4 <ExitRun0Mode+0x2c>)
 8004b7e:	68db      	ldr	r3, [r3, #12]
 8004b80:	4a08      	ldr	r2, [pc, #32]	@ (8004ba4 <ExitRun0Mode+0x2c>)
 8004b82:	f043 0302 	orr.w	r3, r3, #2
 8004b86:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8004b88:	bf00      	nop
 8004b8a:	4b06      	ldr	r3, [pc, #24]	@ (8004ba4 <ExitRun0Mode+0x2c>)
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d0f9      	beq.n	8004b8a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8004b96:	bf00      	nop
 8004b98:	bf00      	nop
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba0:	4770      	bx	lr
 8004ba2:	bf00      	nop
 8004ba4:	58024800 	.word	0x58024800

08004ba8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b09a      	sub	sp, #104	@ 0x68
 8004bac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004bae:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	601a      	str	r2, [r3, #0]
 8004bb6:	605a      	str	r2, [r3, #4]
 8004bb8:	609a      	str	r2, [r3, #8]
 8004bba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004bbc:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	601a      	str	r2, [r3, #0]
 8004bc4:	605a      	str	r2, [r3, #4]
 8004bc6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004bc8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004bcc:	2200      	movs	r2, #0
 8004bce:	601a      	str	r2, [r3, #0]
 8004bd0:	605a      	str	r2, [r3, #4]
 8004bd2:	609a      	str	r2, [r3, #8]
 8004bd4:	60da      	str	r2, [r3, #12]
 8004bd6:	611a      	str	r2, [r3, #16]
 8004bd8:	615a      	str	r2, [r3, #20]
 8004bda:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004bdc:	1d3b      	adds	r3, r7, #4
 8004bde:	222c      	movs	r2, #44	@ 0x2c
 8004be0:	2100      	movs	r1, #0
 8004be2:	4618      	mov	r0, r3
 8004be4:	f00e fa70 	bl	80130c8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004be8:	4b42      	ldr	r3, [pc, #264]	@ (8004cf4 <MX_TIM1_Init+0x14c>)
 8004bea:	4a43      	ldr	r2, [pc, #268]	@ (8004cf8 <MX_TIM1_Init+0x150>)
 8004bec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 64-1;
 8004bee:	4b41      	ldr	r3, [pc, #260]	@ (8004cf4 <MX_TIM1_Init+0x14c>)
 8004bf0:	223f      	movs	r2, #63	@ 0x3f
 8004bf2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004bf4:	4b3f      	ldr	r3, [pc, #252]	@ (8004cf4 <MX_TIM1_Init+0x14c>)
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8004bfa:	4b3e      	ldr	r3, [pc, #248]	@ (8004cf4 <MX_TIM1_Init+0x14c>)
 8004bfc:	2263      	movs	r2, #99	@ 0x63
 8004bfe:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004c00:	4b3c      	ldr	r3, [pc, #240]	@ (8004cf4 <MX_TIM1_Init+0x14c>)
 8004c02:	2200      	movs	r2, #0
 8004c04:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004c06:	4b3b      	ldr	r3, [pc, #236]	@ (8004cf4 <MX_TIM1_Init+0x14c>)
 8004c08:	2200      	movs	r2, #0
 8004c0a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004c0c:	4b39      	ldr	r3, [pc, #228]	@ (8004cf4 <MX_TIM1_Init+0x14c>)
 8004c0e:	2200      	movs	r2, #0
 8004c10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004c12:	4838      	ldr	r0, [pc, #224]	@ (8004cf4 <MX_TIM1_Init+0x14c>)
 8004c14:	f00a f801 	bl	800ec1a <HAL_TIM_Base_Init>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d001      	beq.n	8004c22 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8004c1e:	f7fd fc2c 	bl	800247a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004c22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004c26:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004c28:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8004c2c:	4619      	mov	r1, r3
 8004c2e:	4831      	ldr	r0, [pc, #196]	@ (8004cf4 <MX_TIM1_Init+0x14c>)
 8004c30:	f00a fb36 	bl	800f2a0 <HAL_TIM_ConfigClockSource>
 8004c34:	4603      	mov	r3, r0
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d001      	beq.n	8004c3e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8004c3a:	f7fd fc1e 	bl	800247a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004c3e:	482d      	ldr	r0, [pc, #180]	@ (8004cf4 <MX_TIM1_Init+0x14c>)
 8004c40:	f00a f8b2 	bl	800eda8 <HAL_TIM_PWM_Init>
 8004c44:	4603      	mov	r3, r0
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d001      	beq.n	8004c4e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8004c4a:	f7fd fc16 	bl	800247a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004c52:	2300      	movs	r3, #0
 8004c54:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004c56:	2300      	movs	r3, #0
 8004c58:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004c5a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8004c5e:	4619      	mov	r1, r3
 8004c60:	4824      	ldr	r0, [pc, #144]	@ (8004cf4 <MX_TIM1_Init+0x14c>)
 8004c62:	f00b f85b 	bl	800fd1c <HAL_TIMEx_MasterConfigSynchronization>
 8004c66:	4603      	mov	r3, r0
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d001      	beq.n	8004c70 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 8004c6c:	f7fd fc05 	bl	800247a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004c70:	2360      	movs	r3, #96	@ 0x60
 8004c72:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 65534;
 8004c74:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8004c78:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004c82:	2300      	movs	r3, #0
 8004c84:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004c86:	2300      	movs	r3, #0
 8004c88:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004c8a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004c8e:	220c      	movs	r2, #12
 8004c90:	4619      	mov	r1, r3
 8004c92:	4818      	ldr	r0, [pc, #96]	@ (8004cf4 <MX_TIM1_Init+0x14c>)
 8004c94:	f00a f9f0 	bl	800f078 <HAL_TIM_PWM_ConfigChannel>
 8004c98:	4603      	mov	r3, r0
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d001      	beq.n	8004ca2 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8004c9e:	f7fd fbec 	bl	800247a <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004caa:	2300      	movs	r3, #0
 8004cac:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004cb6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004cba:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8004cc4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004cc8:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004cd2:	1d3b      	adds	r3, r7, #4
 8004cd4:	4619      	mov	r1, r3
 8004cd6:	4807      	ldr	r0, [pc, #28]	@ (8004cf4 <MX_TIM1_Init+0x14c>)
 8004cd8:	f00b f8ae 	bl	800fe38 <HAL_TIMEx_ConfigBreakDeadTime>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d001      	beq.n	8004ce6 <MX_TIM1_Init+0x13e>
  {
    Error_Handler();
 8004ce2:	f7fd fbca 	bl	800247a <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004ce6:	4803      	ldr	r0, [pc, #12]	@ (8004cf4 <MX_TIM1_Init+0x14c>)
 8004ce8:	f000 f896 	bl	8004e18 <HAL_TIM_MspPostInit>

}
 8004cec:	bf00      	nop
 8004cee:	3768      	adds	r7, #104	@ 0x68
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}
 8004cf4:	24000f84 	.word	0x24000f84
 8004cf8:	40010000 	.word	0x40010000

08004cfc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b088      	sub	sp, #32
 8004d00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004d02:	f107 0310 	add.w	r3, r7, #16
 8004d06:	2200      	movs	r2, #0
 8004d08:	601a      	str	r2, [r3, #0]
 8004d0a:	605a      	str	r2, [r3, #4]
 8004d0c:	609a      	str	r2, [r3, #8]
 8004d0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004d10:	1d3b      	adds	r3, r7, #4
 8004d12:	2200      	movs	r2, #0
 8004d14:	601a      	str	r2, [r3, #0]
 8004d16:	605a      	str	r2, [r3, #4]
 8004d18:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004d1a:	4b1d      	ldr	r3, [pc, #116]	@ (8004d90 <MX_TIM4_Init+0x94>)
 8004d1c:	4a1d      	ldr	r2, [pc, #116]	@ (8004d94 <MX_TIM4_Init+0x98>)
 8004d1e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 64-1;
 8004d20:	4b1b      	ldr	r3, [pc, #108]	@ (8004d90 <MX_TIM4_Init+0x94>)
 8004d22:	223f      	movs	r2, #63	@ 0x3f
 8004d24:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004d26:	4b1a      	ldr	r3, [pc, #104]	@ (8004d90 <MX_TIM4_Init+0x94>)
 8004d28:	2200      	movs	r2, #0
 8004d2a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8004d2c:	4b18      	ldr	r3, [pc, #96]	@ (8004d90 <MX_TIM4_Init+0x94>)
 8004d2e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004d32:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004d34:	4b16      	ldr	r3, [pc, #88]	@ (8004d90 <MX_TIM4_Init+0x94>)
 8004d36:	2200      	movs	r2, #0
 8004d38:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004d3a:	4b15      	ldr	r3, [pc, #84]	@ (8004d90 <MX_TIM4_Init+0x94>)
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004d40:	4813      	ldr	r0, [pc, #76]	@ (8004d90 <MX_TIM4_Init+0x94>)
 8004d42:	f009 ff6a 	bl	800ec1a <HAL_TIM_Base_Init>
 8004d46:	4603      	mov	r3, r0
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d001      	beq.n	8004d50 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8004d4c:	f7fd fb95 	bl	800247a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004d50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004d54:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004d56:	f107 0310 	add.w	r3, r7, #16
 8004d5a:	4619      	mov	r1, r3
 8004d5c:	480c      	ldr	r0, [pc, #48]	@ (8004d90 <MX_TIM4_Init+0x94>)
 8004d5e:	f00a fa9f 	bl	800f2a0 <HAL_TIM_ConfigClockSource>
 8004d62:	4603      	mov	r3, r0
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d001      	beq.n	8004d6c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8004d68:	f7fd fb87 	bl	800247a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004d70:	2300      	movs	r3, #0
 8004d72:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004d74:	1d3b      	adds	r3, r7, #4
 8004d76:	4619      	mov	r1, r3
 8004d78:	4805      	ldr	r0, [pc, #20]	@ (8004d90 <MX_TIM4_Init+0x94>)
 8004d7a:	f00a ffcf 	bl	800fd1c <HAL_TIMEx_MasterConfigSynchronization>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d001      	beq.n	8004d88 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8004d84:	f7fd fb79 	bl	800247a <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004d88:	bf00      	nop
 8004d8a:	3720      	adds	r7, #32
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}
 8004d90:	24000fd0 	.word	0x24000fd0
 8004d94:	40000800 	.word	0x40000800

08004d98 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b084      	sub	sp, #16
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a19      	ldr	r2, [pc, #100]	@ (8004e0c <HAL_TIM_Base_MspInit+0x74>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d10f      	bne.n	8004dca <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004daa:	4b19      	ldr	r3, [pc, #100]	@ (8004e10 <HAL_TIM_Base_MspInit+0x78>)
 8004dac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004db0:	4a17      	ldr	r2, [pc, #92]	@ (8004e10 <HAL_TIM_Base_MspInit+0x78>)
 8004db2:	f043 0301 	orr.w	r3, r3, #1
 8004db6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004dba:	4b15      	ldr	r3, [pc, #84]	@ (8004e10 <HAL_TIM_Base_MspInit+0x78>)
 8004dbc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004dc0:	f003 0301 	and.w	r3, r3, #1
 8004dc4:	60fb      	str	r3, [r7, #12]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8004dc8:	e01b      	b.n	8004e02 <HAL_TIM_Base_MspInit+0x6a>
  else if(tim_baseHandle->Instance==TIM4)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a11      	ldr	r2, [pc, #68]	@ (8004e14 <HAL_TIM_Base_MspInit+0x7c>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d116      	bne.n	8004e02 <HAL_TIM_Base_MspInit+0x6a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004dd4:	4b0e      	ldr	r3, [pc, #56]	@ (8004e10 <HAL_TIM_Base_MspInit+0x78>)
 8004dd6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004dda:	4a0d      	ldr	r2, [pc, #52]	@ (8004e10 <HAL_TIM_Base_MspInit+0x78>)
 8004ddc:	f043 0304 	orr.w	r3, r3, #4
 8004de0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004de4:	4b0a      	ldr	r3, [pc, #40]	@ (8004e10 <HAL_TIM_Base_MspInit+0x78>)
 8004de6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004dea:	f003 0304 	and.w	r3, r3, #4
 8004dee:	60bb      	str	r3, [r7, #8]
 8004df0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8004df2:	2200      	movs	r2, #0
 8004df4:	2100      	movs	r1, #0
 8004df6:	201e      	movs	r0, #30
 8004df8:	f002 fa09 	bl	800720e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004dfc:	201e      	movs	r0, #30
 8004dfe:	f002 fa20 	bl	8007242 <HAL_NVIC_EnableIRQ>
}
 8004e02:	bf00      	nop
 8004e04:	3710      	adds	r7, #16
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	bf00      	nop
 8004e0c:	40010000 	.word	0x40010000
 8004e10:	58024400 	.word	0x58024400
 8004e14:	40000800 	.word	0x40000800

08004e18 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b088      	sub	sp, #32
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e20:	f107 030c 	add.w	r3, r7, #12
 8004e24:	2200      	movs	r2, #0
 8004e26:	601a      	str	r2, [r3, #0]
 8004e28:	605a      	str	r2, [r3, #4]
 8004e2a:	609a      	str	r2, [r3, #8]
 8004e2c:	60da      	str	r2, [r3, #12]
 8004e2e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a13      	ldr	r2, [pc, #76]	@ (8004e84 <HAL_TIM_MspPostInit+0x6c>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d11f      	bne.n	8004e7a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004e3a:	4b13      	ldr	r3, [pc, #76]	@ (8004e88 <HAL_TIM_MspPostInit+0x70>)
 8004e3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e40:	4a11      	ldr	r2, [pc, #68]	@ (8004e88 <HAL_TIM_MspPostInit+0x70>)
 8004e42:	f043 0310 	orr.w	r3, r3, #16
 8004e46:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004e4a:	4b0f      	ldr	r3, [pc, #60]	@ (8004e88 <HAL_TIM_MspPostInit+0x70>)
 8004e4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e50:	f003 0310 	and.w	r3, r3, #16
 8004e54:	60bb      	str	r3, [r7, #8]
 8004e56:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8004e58:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004e5c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e5e:	2302      	movs	r3, #2
 8004e60:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e62:	2300      	movs	r3, #0
 8004e64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e66:	2300      	movs	r3, #0
 8004e68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004e6e:	f107 030c 	add.w	r3, r7, #12
 8004e72:	4619      	mov	r1, r3
 8004e74:	4805      	ldr	r0, [pc, #20]	@ (8004e8c <HAL_TIM_MspPostInit+0x74>)
 8004e76:	f005 f8b3 	bl	8009fe0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004e7a:	bf00      	nop
 8004e7c:	3720      	adds	r7, #32
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	40010000 	.word	0x40010000
 8004e88:	58024400 	.word	0x58024400
 8004e8c:	58021000 	.word	0x58021000

08004e90 <HAL_UARTEx_RxEventCallback>:
#include "usart.h"

/* USER CODE BEGIN 0 */

// 串口接收完成回调
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8004e90:	b480      	push	{r7}
 8004e92:	b083      	sub	sp, #12
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
 8004e98:	460b      	mov	r3, r1
 8004e9a:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART6)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a17      	ldr	r2, [pc, #92]	@ (8004f00 <HAL_UARTEx_RxEventCallback+0x70>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d103      	bne.n	8004eae <HAL_UARTEx_RxEventCallback+0x1e>
	    {
		    rx_pump_flag = 1;
 8004ea6:	4b17      	ldr	r3, [pc, #92]	@ (8004f04 <HAL_UARTEx_RxEventCallback+0x74>)
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	701a      	strb	r2, [r3, #0]
        	 rx_ox_flag = 1;
            }
    else if (huart->Instance == UART8) {
           	 rx_pt100_flag = 1;
               }
}
 8004eac:	e022      	b.n	8004ef4 <HAL_UARTEx_RxEventCallback+0x64>
    else if (huart->Instance == USART3) {
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a15      	ldr	r2, [pc, #84]	@ (8004f08 <HAL_UARTEx_RxEventCallback+0x78>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d103      	bne.n	8004ec0 <HAL_UARTEx_RxEventCallback+0x30>
    	     rx_ph_flag = 1;
 8004eb8:	4b14      	ldr	r3, [pc, #80]	@ (8004f0c <HAL_UARTEx_RxEventCallback+0x7c>)
 8004eba:	2201      	movs	r2, #1
 8004ebc:	701a      	strb	r2, [r3, #0]
}
 8004ebe:	e019      	b.n	8004ef4 <HAL_UARTEx_RxEventCallback+0x64>
    else if (huart->Instance == UART7) {
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4a12      	ldr	r2, [pc, #72]	@ (8004f10 <HAL_UARTEx_RxEventCallback+0x80>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d103      	bne.n	8004ed2 <HAL_UARTEx_RxEventCallback+0x42>
    	    rx_stir_flag = 1;
 8004eca:	4b12      	ldr	r3, [pc, #72]	@ (8004f14 <HAL_UARTEx_RxEventCallback+0x84>)
 8004ecc:	2201      	movs	r2, #1
 8004ece:	701a      	strb	r2, [r3, #0]
}
 8004ed0:	e010      	b.n	8004ef4 <HAL_UARTEx_RxEventCallback+0x64>
    else if (huart->Instance == UART4) {
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a10      	ldr	r2, [pc, #64]	@ (8004f18 <HAL_UARTEx_RxEventCallback+0x88>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d103      	bne.n	8004ee4 <HAL_UARTEx_RxEventCallback+0x54>
        	 rx_ox_flag = 1;
 8004edc:	4b0f      	ldr	r3, [pc, #60]	@ (8004f1c <HAL_UARTEx_RxEventCallback+0x8c>)
 8004ede:	2201      	movs	r2, #1
 8004ee0:	701a      	strb	r2, [r3, #0]
}
 8004ee2:	e007      	b.n	8004ef4 <HAL_UARTEx_RxEventCallback+0x64>
    else if (huart->Instance == UART8) {
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a0d      	ldr	r2, [pc, #52]	@ (8004f20 <HAL_UARTEx_RxEventCallback+0x90>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d102      	bne.n	8004ef4 <HAL_UARTEx_RxEventCallback+0x64>
           	 rx_pt100_flag = 1;
 8004eee:	4b0d      	ldr	r3, [pc, #52]	@ (8004f24 <HAL_UARTEx_RxEventCallback+0x94>)
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	701a      	strb	r2, [r3, #0]
}
 8004ef4:	bf00      	nop
 8004ef6:	370c      	adds	r7, #12
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efe:	4770      	bx	lr
 8004f00:	40011400 	.word	0x40011400
 8004f04:	24000cf1 	.word	0x24000cf1
 8004f08:	40004800 	.word	0x40004800
 8004f0c:	240008b8 	.word	0x240008b8
 8004f10:	40007800 	.word	0x40007800
 8004f14:	24000f7d 	.word	0x24000f7d
 8004f18:	40004c00 	.word	0x40004c00
 8004f1c:	240006a5 	.word	0x240006a5
 8004f20:	40007c00 	.word	0x40007c00
 8004f24:	24000acc 	.word	0x24000acc

08004f28 <HAL_UART_TxCpltCallback>:

// ================= 发送完成回调 =================
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b082      	sub	sp, #8
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART6)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a1c      	ldr	r2, [pc, #112]	@ (8004fa8 <HAL_UART_TxCpltCallback+0x80>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d103      	bne.n	8004f42 <HAL_UART_TxCpltCallback+0x1a>
    {
        tx_pump_flag = 1;
 8004f3a:	4b1c      	ldr	r3, [pc, #112]	@ (8004fac <HAL_UART_TxCpltCallback+0x84>)
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	701a      	strb	r2, [r3, #0]
    else if(huart->Instance == USART1)
    {
        tx_busy = 0;  // 标记空闲
    }

}
 8004f40:	e02e      	b.n	8004fa0 <HAL_UART_TxCpltCallback+0x78>
    else if (huart->Instance == USART3)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a1a      	ldr	r2, [pc, #104]	@ (8004fb0 <HAL_UART_TxCpltCallback+0x88>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d103      	bne.n	8004f54 <HAL_UART_TxCpltCallback+0x2c>
            tx_ph_flag = 1;
 8004f4c:	4b19      	ldr	r3, [pc, #100]	@ (8004fb4 <HAL_UART_TxCpltCallback+0x8c>)
 8004f4e:	2201      	movs	r2, #1
 8004f50:	701a      	strb	r2, [r3, #0]
}
 8004f52:	e025      	b.n	8004fa0 <HAL_UART_TxCpltCallback+0x78>
    else if (huart->Instance == UART7)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a17      	ldr	r2, [pc, #92]	@ (8004fb8 <HAL_UART_TxCpltCallback+0x90>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d103      	bne.n	8004f66 <HAL_UART_TxCpltCallback+0x3e>
                tx_stir_flag = 1;
 8004f5e:	4b17      	ldr	r3, [pc, #92]	@ (8004fbc <HAL_UART_TxCpltCallback+0x94>)
 8004f60:	2201      	movs	r2, #1
 8004f62:	701a      	strb	r2, [r3, #0]
}
 8004f64:	e01c      	b.n	8004fa0 <HAL_UART_TxCpltCallback+0x78>
    else if (huart->Instance == UART4)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a15      	ldr	r2, [pc, #84]	@ (8004fc0 <HAL_UART_TxCpltCallback+0x98>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d103      	bne.n	8004f78 <HAL_UART_TxCpltCallback+0x50>
                    tx_ox_flag = 1;
 8004f70:	4b14      	ldr	r3, [pc, #80]	@ (8004fc4 <HAL_UART_TxCpltCallback+0x9c>)
 8004f72:	2201      	movs	r2, #1
 8004f74:	701a      	strb	r2, [r3, #0]
}
 8004f76:	e013      	b.n	8004fa0 <HAL_UART_TxCpltCallback+0x78>
    else if (huart->Instance == UART8)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a12      	ldr	r2, [pc, #72]	@ (8004fc8 <HAL_UART_TxCpltCallback+0xa0>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d106      	bne.n	8004f90 <HAL_UART_TxCpltCallback+0x68>
                        tx_pt100_flag = 1;
 8004f82:	4b12      	ldr	r3, [pc, #72]	@ (8004fcc <HAL_UART_TxCpltCallback+0xa4>)
 8004f84:	2201      	movs	r2, #1
 8004f86:	701a      	strb	r2, [r3, #0]
                        printf("发送成功");
 8004f88:	4811      	ldr	r0, [pc, #68]	@ (8004fd0 <HAL_UART_TxCpltCallback+0xa8>)
 8004f8a:	f00d ff2b 	bl	8012de4 <iprintf>
}
 8004f8e:	e007      	b.n	8004fa0 <HAL_UART_TxCpltCallback+0x78>
    else if(huart->Instance == USART1)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a0f      	ldr	r2, [pc, #60]	@ (8004fd4 <HAL_UART_TxCpltCallback+0xac>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d102      	bne.n	8004fa0 <HAL_UART_TxCpltCallback+0x78>
        tx_busy = 0;  // 标记空闲
 8004f9a:	4b0f      	ldr	r3, [pc, #60]	@ (8004fd8 <HAL_UART_TxCpltCallback+0xb0>)
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	701a      	strb	r2, [r3, #0]
}
 8004fa0:	bf00      	nop
 8004fa2:	3708      	adds	r7, #8
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}
 8004fa8:	40011400 	.word	0x40011400
 8004fac:	24000cf0 	.word	0x24000cf0
 8004fb0:	40004800 	.word	0x40004800
 8004fb4:	240008b9 	.word	0x240008b9
 8004fb8:	40007800 	.word	0x40007800
 8004fbc:	24000f7c 	.word	0x24000f7c
 8004fc0:	40004c00 	.word	0x40004c00
 8004fc4:	240006a4 	.word	0x240006a4
 8004fc8:	40007c00 	.word	0x40007c00
 8004fcc:	24000acd 	.word	0x24000acd
 8004fd0:	08017128 	.word	0x08017128
 8004fd4:	40011000 	.word	0x40011000
 8004fd8:	24000410 	.word	0x24000410

08004fdc <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart6_rx;
DMA_HandleTypeDef hdma_usart6_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8004fe0:	4b22      	ldr	r3, [pc, #136]	@ (800506c <MX_UART4_Init+0x90>)
 8004fe2:	4a23      	ldr	r2, [pc, #140]	@ (8005070 <MX_UART4_Init+0x94>)
 8004fe4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8004fe6:	4b21      	ldr	r3, [pc, #132]	@ (800506c <MX_UART4_Init+0x90>)
 8004fe8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8004fec:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8004fee:	4b1f      	ldr	r3, [pc, #124]	@ (800506c <MX_UART4_Init+0x90>)
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8004ff4:	4b1d      	ldr	r3, [pc, #116]	@ (800506c <MX_UART4_Init+0x90>)
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8004ffa:	4b1c      	ldr	r3, [pc, #112]	@ (800506c <MX_UART4_Init+0x90>)
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8005000:	4b1a      	ldr	r3, [pc, #104]	@ (800506c <MX_UART4_Init+0x90>)
 8005002:	220c      	movs	r2, #12
 8005004:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005006:	4b19      	ldr	r3, [pc, #100]	@ (800506c <MX_UART4_Init+0x90>)
 8005008:	2200      	movs	r2, #0
 800500a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800500c:	4b17      	ldr	r3, [pc, #92]	@ (800506c <MX_UART4_Init+0x90>)
 800500e:	2200      	movs	r2, #0
 8005010:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005012:	4b16      	ldr	r3, [pc, #88]	@ (800506c <MX_UART4_Init+0x90>)
 8005014:	2200      	movs	r2, #0
 8005016:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005018:	4b14      	ldr	r3, [pc, #80]	@ (800506c <MX_UART4_Init+0x90>)
 800501a:	2200      	movs	r2, #0
 800501c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800501e:	4b13      	ldr	r3, [pc, #76]	@ (800506c <MX_UART4_Init+0x90>)
 8005020:	2200      	movs	r2, #0
 8005022:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8005024:	4811      	ldr	r0, [pc, #68]	@ (800506c <MX_UART4_Init+0x90>)
 8005026:	f00a ffa3 	bl	800ff70 <HAL_UART_Init>
 800502a:	4603      	mov	r3, r0
 800502c:	2b00      	cmp	r3, #0
 800502e:	d001      	beq.n	8005034 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8005030:	f7fd fa23 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005034:	2100      	movs	r1, #0
 8005036:	480d      	ldr	r0, [pc, #52]	@ (800506c <MX_UART4_Init+0x90>)
 8005038:	f00c feb8 	bl	8011dac <HAL_UARTEx_SetTxFifoThreshold>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d001      	beq.n	8005046 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8005042:	f7fd fa1a 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005046:	2100      	movs	r1, #0
 8005048:	4808      	ldr	r0, [pc, #32]	@ (800506c <MX_UART4_Init+0x90>)
 800504a:	f00c feed 	bl	8011e28 <HAL_UARTEx_SetRxFifoThreshold>
 800504e:	4603      	mov	r3, r0
 8005050:	2b00      	cmp	r3, #0
 8005052:	d001      	beq.n	8005058 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8005054:	f7fd fa11 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8005058:	4804      	ldr	r0, [pc, #16]	@ (800506c <MX_UART4_Init+0x90>)
 800505a:	f00c fe6e 	bl	8011d3a <HAL_UARTEx_DisableFifoMode>
 800505e:	4603      	mov	r3, r0
 8005060:	2b00      	cmp	r3, #0
 8005062:	d001      	beq.n	8005068 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8005064:	f7fd fa09 	bl	800247a <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8005068:	bf00      	nop
 800506a:	bd80      	pop	{r7, pc}
 800506c:	2400101c 	.word	0x2400101c
 8005070:	40004c00 	.word	0x40004c00

08005074 <MX_UART7_Init>:
/* UART7 init function */
void MX_UART7_Init(void)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8005078:	4b22      	ldr	r3, [pc, #136]	@ (8005104 <MX_UART7_Init+0x90>)
 800507a:	4a23      	ldr	r2, [pc, #140]	@ (8005108 <MX_UART7_Init+0x94>)
 800507c:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 19200;
 800507e:	4b21      	ldr	r3, [pc, #132]	@ (8005104 <MX_UART7_Init+0x90>)
 8005080:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8005084:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8005086:	4b1f      	ldr	r3, [pc, #124]	@ (8005104 <MX_UART7_Init+0x90>)
 8005088:	2200      	movs	r2, #0
 800508a:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 800508c:	4b1d      	ldr	r3, [pc, #116]	@ (8005104 <MX_UART7_Init+0x90>)
 800508e:	2200      	movs	r2, #0
 8005090:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8005092:	4b1c      	ldr	r3, [pc, #112]	@ (8005104 <MX_UART7_Init+0x90>)
 8005094:	2200      	movs	r2, #0
 8005096:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8005098:	4b1a      	ldr	r3, [pc, #104]	@ (8005104 <MX_UART7_Init+0x90>)
 800509a:	220c      	movs	r2, #12
 800509c:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800509e:	4b19      	ldr	r3, [pc, #100]	@ (8005104 <MX_UART7_Init+0x90>)
 80050a0:	2200      	movs	r2, #0
 80050a2:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 80050a4:	4b17      	ldr	r3, [pc, #92]	@ (8005104 <MX_UART7_Init+0x90>)
 80050a6:	2200      	movs	r2, #0
 80050a8:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80050aa:	4b16      	ldr	r3, [pc, #88]	@ (8005104 <MX_UART7_Init+0x90>)
 80050ac:	2200      	movs	r2, #0
 80050ae:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80050b0:	4b14      	ldr	r3, [pc, #80]	@ (8005104 <MX_UART7_Init+0x90>)
 80050b2:	2200      	movs	r2, #0
 80050b4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80050b6:	4b13      	ldr	r3, [pc, #76]	@ (8005104 <MX_UART7_Init+0x90>)
 80050b8:	2200      	movs	r2, #0
 80050ba:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 80050bc:	4811      	ldr	r0, [pc, #68]	@ (8005104 <MX_UART7_Init+0x90>)
 80050be:	f00a ff57 	bl	800ff70 <HAL_UART_Init>
 80050c2:	4603      	mov	r3, r0
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d001      	beq.n	80050cc <MX_UART7_Init+0x58>
  {
    Error_Handler();
 80050c8:	f7fd f9d7 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80050cc:	2100      	movs	r1, #0
 80050ce:	480d      	ldr	r0, [pc, #52]	@ (8005104 <MX_UART7_Init+0x90>)
 80050d0:	f00c fe6c 	bl	8011dac <HAL_UARTEx_SetTxFifoThreshold>
 80050d4:	4603      	mov	r3, r0
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d001      	beq.n	80050de <MX_UART7_Init+0x6a>
  {
    Error_Handler();
 80050da:	f7fd f9ce 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80050de:	2100      	movs	r1, #0
 80050e0:	4808      	ldr	r0, [pc, #32]	@ (8005104 <MX_UART7_Init+0x90>)
 80050e2:	f00c fea1 	bl	8011e28 <HAL_UARTEx_SetRxFifoThreshold>
 80050e6:	4603      	mov	r3, r0
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d001      	beq.n	80050f0 <MX_UART7_Init+0x7c>
  {
    Error_Handler();
 80050ec:	f7fd f9c5 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
 80050f0:	4804      	ldr	r0, [pc, #16]	@ (8005104 <MX_UART7_Init+0x90>)
 80050f2:	f00c fe22 	bl	8011d3a <HAL_UARTEx_DisableFifoMode>
 80050f6:	4603      	mov	r3, r0
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d001      	beq.n	8005100 <MX_UART7_Init+0x8c>
  {
    Error_Handler();
 80050fc:	f7fd f9bd 	bl	800247a <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8005100:	bf00      	nop
 8005102:	bd80      	pop	{r7, pc}
 8005104:	240010b0 	.word	0x240010b0
 8005108:	40007800 	.word	0x40007800

0800510c <MX_UART8_Init>:
/* UART8 init function */
void MX_UART8_Init(void)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 8005110:	4b22      	ldr	r3, [pc, #136]	@ (800519c <MX_UART8_Init+0x90>)
 8005112:	4a23      	ldr	r2, [pc, #140]	@ (80051a0 <MX_UART8_Init+0x94>)
 8005114:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 8005116:	4b21      	ldr	r3, [pc, #132]	@ (800519c <MX_UART8_Init+0x90>)
 8005118:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800511c:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 800511e:	4b1f      	ldr	r3, [pc, #124]	@ (800519c <MX_UART8_Init+0x90>)
 8005120:	2200      	movs	r2, #0
 8005122:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8005124:	4b1d      	ldr	r3, [pc, #116]	@ (800519c <MX_UART8_Init+0x90>)
 8005126:	2200      	movs	r2, #0
 8005128:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 800512a:	4b1c      	ldr	r3, [pc, #112]	@ (800519c <MX_UART8_Init+0x90>)
 800512c:	2200      	movs	r2, #0
 800512e:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8005130:	4b1a      	ldr	r3, [pc, #104]	@ (800519c <MX_UART8_Init+0x90>)
 8005132:	220c      	movs	r2, #12
 8005134:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005136:	4b19      	ldr	r3, [pc, #100]	@ (800519c <MX_UART8_Init+0x90>)
 8005138:	2200      	movs	r2, #0
 800513a:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 800513c:	4b17      	ldr	r3, [pc, #92]	@ (800519c <MX_UART8_Init+0x90>)
 800513e:	2200      	movs	r2, #0
 8005140:	61da      	str	r2, [r3, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005142:	4b16      	ldr	r3, [pc, #88]	@ (800519c <MX_UART8_Init+0x90>)
 8005144:	2200      	movs	r2, #0
 8005146:	621a      	str	r2, [r3, #32]
  huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005148:	4b14      	ldr	r3, [pc, #80]	@ (800519c <MX_UART8_Init+0x90>)
 800514a:	2200      	movs	r2, #0
 800514c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800514e:	4b13      	ldr	r3, [pc, #76]	@ (800519c <MX_UART8_Init+0x90>)
 8005150:	2200      	movs	r2, #0
 8005152:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8005154:	4811      	ldr	r0, [pc, #68]	@ (800519c <MX_UART8_Init+0x90>)
 8005156:	f00a ff0b 	bl	800ff70 <HAL_UART_Init>
 800515a:	4603      	mov	r3, r0
 800515c:	2b00      	cmp	r3, #0
 800515e:	d001      	beq.n	8005164 <MX_UART8_Init+0x58>
  {
    Error_Handler();
 8005160:	f7fd f98b 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005164:	2100      	movs	r1, #0
 8005166:	480d      	ldr	r0, [pc, #52]	@ (800519c <MX_UART8_Init+0x90>)
 8005168:	f00c fe20 	bl	8011dac <HAL_UARTEx_SetTxFifoThreshold>
 800516c:	4603      	mov	r3, r0
 800516e:	2b00      	cmp	r3, #0
 8005170:	d001      	beq.n	8005176 <MX_UART8_Init+0x6a>
  {
    Error_Handler();
 8005172:	f7fd f982 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005176:	2100      	movs	r1, #0
 8005178:	4808      	ldr	r0, [pc, #32]	@ (800519c <MX_UART8_Init+0x90>)
 800517a:	f00c fe55 	bl	8011e28 <HAL_UARTEx_SetRxFifoThreshold>
 800517e:	4603      	mov	r3, r0
 8005180:	2b00      	cmp	r3, #0
 8005182:	d001      	beq.n	8005188 <MX_UART8_Init+0x7c>
  {
    Error_Handler();
 8005184:	f7fd f979 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 8005188:	4804      	ldr	r0, [pc, #16]	@ (800519c <MX_UART8_Init+0x90>)
 800518a:	f00c fdd6 	bl	8011d3a <HAL_UARTEx_DisableFifoMode>
 800518e:	4603      	mov	r3, r0
 8005190:	2b00      	cmp	r3, #0
 8005192:	d001      	beq.n	8005198 <MX_UART8_Init+0x8c>
  {
    Error_Handler();
 8005194:	f7fd f971 	bl	800247a <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 8005198:	bf00      	nop
 800519a:	bd80      	pop	{r7, pc}
 800519c:	24001144 	.word	0x24001144
 80051a0:	40007c00 	.word	0x40007c00

080051a4 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80051a8:	4b22      	ldr	r3, [pc, #136]	@ (8005234 <MX_USART1_UART_Init+0x90>)
 80051aa:	4a23      	ldr	r2, [pc, #140]	@ (8005238 <MX_USART1_UART_Init+0x94>)
 80051ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80051ae:	4b21      	ldr	r3, [pc, #132]	@ (8005234 <MX_USART1_UART_Init+0x90>)
 80051b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80051b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80051b6:	4b1f      	ldr	r3, [pc, #124]	@ (8005234 <MX_USART1_UART_Init+0x90>)
 80051b8:	2200      	movs	r2, #0
 80051ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80051bc:	4b1d      	ldr	r3, [pc, #116]	@ (8005234 <MX_USART1_UART_Init+0x90>)
 80051be:	2200      	movs	r2, #0
 80051c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80051c2:	4b1c      	ldr	r3, [pc, #112]	@ (8005234 <MX_USART1_UART_Init+0x90>)
 80051c4:	2200      	movs	r2, #0
 80051c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80051c8:	4b1a      	ldr	r3, [pc, #104]	@ (8005234 <MX_USART1_UART_Init+0x90>)
 80051ca:	220c      	movs	r2, #12
 80051cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80051ce:	4b19      	ldr	r3, [pc, #100]	@ (8005234 <MX_USART1_UART_Init+0x90>)
 80051d0:	2200      	movs	r2, #0
 80051d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80051d4:	4b17      	ldr	r3, [pc, #92]	@ (8005234 <MX_USART1_UART_Init+0x90>)
 80051d6:	2200      	movs	r2, #0
 80051d8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80051da:	4b16      	ldr	r3, [pc, #88]	@ (8005234 <MX_USART1_UART_Init+0x90>)
 80051dc:	2200      	movs	r2, #0
 80051de:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80051e0:	4b14      	ldr	r3, [pc, #80]	@ (8005234 <MX_USART1_UART_Init+0x90>)
 80051e2:	2200      	movs	r2, #0
 80051e4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80051e6:	4b13      	ldr	r3, [pc, #76]	@ (8005234 <MX_USART1_UART_Init+0x90>)
 80051e8:	2200      	movs	r2, #0
 80051ea:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80051ec:	4811      	ldr	r0, [pc, #68]	@ (8005234 <MX_USART1_UART_Init+0x90>)
 80051ee:	f00a febf 	bl	800ff70 <HAL_UART_Init>
 80051f2:	4603      	mov	r3, r0
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d001      	beq.n	80051fc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80051f8:	f7fd f93f 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80051fc:	2100      	movs	r1, #0
 80051fe:	480d      	ldr	r0, [pc, #52]	@ (8005234 <MX_USART1_UART_Init+0x90>)
 8005200:	f00c fdd4 	bl	8011dac <HAL_UARTEx_SetTxFifoThreshold>
 8005204:	4603      	mov	r3, r0
 8005206:	2b00      	cmp	r3, #0
 8005208:	d001      	beq.n	800520e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800520a:	f7fd f936 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800520e:	2100      	movs	r1, #0
 8005210:	4808      	ldr	r0, [pc, #32]	@ (8005234 <MX_USART1_UART_Init+0x90>)
 8005212:	f00c fe09 	bl	8011e28 <HAL_UARTEx_SetRxFifoThreshold>
 8005216:	4603      	mov	r3, r0
 8005218:	2b00      	cmp	r3, #0
 800521a:	d001      	beq.n	8005220 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800521c:	f7fd f92d 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8005220:	4804      	ldr	r0, [pc, #16]	@ (8005234 <MX_USART1_UART_Init+0x90>)
 8005222:	f00c fd8a 	bl	8011d3a <HAL_UARTEx_DisableFifoMode>
 8005226:	4603      	mov	r3, r0
 8005228:	2b00      	cmp	r3, #0
 800522a:	d001      	beq.n	8005230 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800522c:	f7fd f925 	bl	800247a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005230:	bf00      	nop
 8005232:	bd80      	pop	{r7, pc}
 8005234:	240011d8 	.word	0x240011d8
 8005238:	40011000 	.word	0x40011000

0800523c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8005240:	4b22      	ldr	r3, [pc, #136]	@ (80052cc <MX_USART3_UART_Init+0x90>)
 8005242:	4a23      	ldr	r2, [pc, #140]	@ (80052d0 <MX_USART3_UART_Init+0x94>)
 8005244:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 8005246:	4b21      	ldr	r3, [pc, #132]	@ (80052cc <MX_USART3_UART_Init+0x90>)
 8005248:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 800524c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800524e:	4b1f      	ldr	r3, [pc, #124]	@ (80052cc <MX_USART3_UART_Init+0x90>)
 8005250:	2200      	movs	r2, #0
 8005252:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005254:	4b1d      	ldr	r3, [pc, #116]	@ (80052cc <MX_USART3_UART_Init+0x90>)
 8005256:	2200      	movs	r2, #0
 8005258:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800525a:	4b1c      	ldr	r3, [pc, #112]	@ (80052cc <MX_USART3_UART_Init+0x90>)
 800525c:	2200      	movs	r2, #0
 800525e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005260:	4b1a      	ldr	r3, [pc, #104]	@ (80052cc <MX_USART3_UART_Init+0x90>)
 8005262:	220c      	movs	r2, #12
 8005264:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005266:	4b19      	ldr	r3, [pc, #100]	@ (80052cc <MX_USART3_UART_Init+0x90>)
 8005268:	2200      	movs	r2, #0
 800526a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800526c:	4b17      	ldr	r3, [pc, #92]	@ (80052cc <MX_USART3_UART_Init+0x90>)
 800526e:	2200      	movs	r2, #0
 8005270:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005272:	4b16      	ldr	r3, [pc, #88]	@ (80052cc <MX_USART3_UART_Init+0x90>)
 8005274:	2200      	movs	r2, #0
 8005276:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005278:	4b14      	ldr	r3, [pc, #80]	@ (80052cc <MX_USART3_UART_Init+0x90>)
 800527a:	2200      	movs	r2, #0
 800527c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800527e:	4b13      	ldr	r3, [pc, #76]	@ (80052cc <MX_USART3_UART_Init+0x90>)
 8005280:	2200      	movs	r2, #0
 8005282:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005284:	4811      	ldr	r0, [pc, #68]	@ (80052cc <MX_USART3_UART_Init+0x90>)
 8005286:	f00a fe73 	bl	800ff70 <HAL_UART_Init>
 800528a:	4603      	mov	r3, r0
 800528c:	2b00      	cmp	r3, #0
 800528e:	d001      	beq.n	8005294 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8005290:	f7fd f8f3 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005294:	2100      	movs	r1, #0
 8005296:	480d      	ldr	r0, [pc, #52]	@ (80052cc <MX_USART3_UART_Init+0x90>)
 8005298:	f00c fd88 	bl	8011dac <HAL_UARTEx_SetTxFifoThreshold>
 800529c:	4603      	mov	r3, r0
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d001      	beq.n	80052a6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80052a2:	f7fd f8ea 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80052a6:	2100      	movs	r1, #0
 80052a8:	4808      	ldr	r0, [pc, #32]	@ (80052cc <MX_USART3_UART_Init+0x90>)
 80052aa:	f00c fdbd 	bl	8011e28 <HAL_UARTEx_SetRxFifoThreshold>
 80052ae:	4603      	mov	r3, r0
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d001      	beq.n	80052b8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80052b4:	f7fd f8e1 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80052b8:	4804      	ldr	r0, [pc, #16]	@ (80052cc <MX_USART3_UART_Init+0x90>)
 80052ba:	f00c fd3e 	bl	8011d3a <HAL_UARTEx_DisableFifoMode>
 80052be:	4603      	mov	r3, r0
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d001      	beq.n	80052c8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80052c4:	f7fd f8d9 	bl	800247a <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80052c8:	bf00      	nop
 80052ca:	bd80      	pop	{r7, pc}
 80052cc:	2400126c 	.word	0x2400126c
 80052d0:	40004800 	.word	0x40004800

080052d4 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80052d8:	4b22      	ldr	r3, [pc, #136]	@ (8005364 <MX_USART6_UART_Init+0x90>)
 80052da:	4a23      	ldr	r2, [pc, #140]	@ (8005368 <MX_USART6_UART_Init+0x94>)
 80052dc:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80052de:	4b21      	ldr	r3, [pc, #132]	@ (8005364 <MX_USART6_UART_Init+0x90>)
 80052e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80052e4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80052e6:	4b1f      	ldr	r3, [pc, #124]	@ (8005364 <MX_USART6_UART_Init+0x90>)
 80052e8:	2200      	movs	r2, #0
 80052ea:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80052ec:	4b1d      	ldr	r3, [pc, #116]	@ (8005364 <MX_USART6_UART_Init+0x90>)
 80052ee:	2200      	movs	r2, #0
 80052f0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80052f2:	4b1c      	ldr	r3, [pc, #112]	@ (8005364 <MX_USART6_UART_Init+0x90>)
 80052f4:	2200      	movs	r2, #0
 80052f6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80052f8:	4b1a      	ldr	r3, [pc, #104]	@ (8005364 <MX_USART6_UART_Init+0x90>)
 80052fa:	220c      	movs	r2, #12
 80052fc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80052fe:	4b19      	ldr	r3, [pc, #100]	@ (8005364 <MX_USART6_UART_Init+0x90>)
 8005300:	2200      	movs	r2, #0
 8005302:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8005304:	4b17      	ldr	r3, [pc, #92]	@ (8005364 <MX_USART6_UART_Init+0x90>)
 8005306:	2200      	movs	r2, #0
 8005308:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800530a:	4b16      	ldr	r3, [pc, #88]	@ (8005364 <MX_USART6_UART_Init+0x90>)
 800530c:	2200      	movs	r2, #0
 800530e:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005310:	4b14      	ldr	r3, [pc, #80]	@ (8005364 <MX_USART6_UART_Init+0x90>)
 8005312:	2200      	movs	r2, #0
 8005314:	625a      	str	r2, [r3, #36]	@ 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005316:	4b13      	ldr	r3, [pc, #76]	@ (8005364 <MX_USART6_UART_Init+0x90>)
 8005318:	2200      	movs	r2, #0
 800531a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800531c:	4811      	ldr	r0, [pc, #68]	@ (8005364 <MX_USART6_UART_Init+0x90>)
 800531e:	f00a fe27 	bl	800ff70 <HAL_UART_Init>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d001      	beq.n	800532c <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 8005328:	f7fd f8a7 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800532c:	2100      	movs	r1, #0
 800532e:	480d      	ldr	r0, [pc, #52]	@ (8005364 <MX_USART6_UART_Init+0x90>)
 8005330:	f00c fd3c 	bl	8011dac <HAL_UARTEx_SetTxFifoThreshold>
 8005334:	4603      	mov	r3, r0
 8005336:	2b00      	cmp	r3, #0
 8005338:	d001      	beq.n	800533e <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 800533a:	f7fd f89e 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800533e:	2100      	movs	r1, #0
 8005340:	4808      	ldr	r0, [pc, #32]	@ (8005364 <MX_USART6_UART_Init+0x90>)
 8005342:	f00c fd71 	bl	8011e28 <HAL_UARTEx_SetRxFifoThreshold>
 8005346:	4603      	mov	r3, r0
 8005348:	2b00      	cmp	r3, #0
 800534a:	d001      	beq.n	8005350 <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 800534c:	f7fd f895 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 8005350:	4804      	ldr	r0, [pc, #16]	@ (8005364 <MX_USART6_UART_Init+0x90>)
 8005352:	f00c fcf2 	bl	8011d3a <HAL_UARTEx_DisableFifoMode>
 8005356:	4603      	mov	r3, r0
 8005358:	2b00      	cmp	r3, #0
 800535a:	d001      	beq.n	8005360 <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 800535c:	f7fd f88d 	bl	800247a <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8005360:	bf00      	nop
 8005362:	bd80      	pop	{r7, pc}
 8005364:	24001300 	.word	0x24001300
 8005368:	40011400 	.word	0x40011400

0800536c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b0c4      	sub	sp, #272	@ 0x110
 8005370:	af00      	add	r7, sp, #0
 8005372:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005376:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800537a:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800537c:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8005380:	2200      	movs	r2, #0
 8005382:	601a      	str	r2, [r3, #0]
 8005384:	605a      	str	r2, [r3, #4]
 8005386:	609a      	str	r2, [r3, #8]
 8005388:	60da      	str	r2, [r3, #12]
 800538a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800538c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005390:	22c0      	movs	r2, #192	@ 0xc0
 8005392:	2100      	movs	r1, #0
 8005394:	4618      	mov	r0, r3
 8005396:	f00d fe97 	bl	80130c8 <memset>
  if(uartHandle->Instance==UART4)
 800539a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800539e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4a60      	ldr	r2, [pc, #384]	@ (8005528 <HAL_UART_MspInit+0x1bc>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	f040 80cb 	bne.w	8005544 <HAL_UART_MspInit+0x1d8>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80053ae:	f04f 0202 	mov.w	r2, #2
 80053b2:	f04f 0300 	mov.w	r3, #0
 80053b6:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80053ba:	2300      	movs	r3, #0
 80053bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80053c0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80053c4:	4618      	mov	r0, r3
 80053c6:	f005 fff5 	bl	800b3b4 <HAL_RCCEx_PeriphCLKConfig>
 80053ca:	4603      	mov	r3, r0
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d001      	beq.n	80053d4 <HAL_UART_MspInit+0x68>
    {
      Error_Handler();
 80053d0:	f7fd f853 	bl	800247a <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80053d4:	4b55      	ldr	r3, [pc, #340]	@ (800552c <HAL_UART_MspInit+0x1c0>)
 80053d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80053da:	4a54      	ldr	r2, [pc, #336]	@ (800552c <HAL_UART_MspInit+0x1c0>)
 80053dc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80053e0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80053e4:	4b51      	ldr	r3, [pc, #324]	@ (800552c <HAL_UART_MspInit+0x1c0>)
 80053e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80053ea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80053ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80053f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80053f2:	4b4e      	ldr	r3, [pc, #312]	@ (800552c <HAL_UART_MspInit+0x1c0>)
 80053f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053f8:	4a4c      	ldr	r2, [pc, #304]	@ (800552c <HAL_UART_MspInit+0x1c0>)
 80053fa:	f043 0304 	orr.w	r3, r3, #4
 80053fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005402:	4b4a      	ldr	r3, [pc, #296]	@ (800552c <HAL_UART_MspInit+0x1c0>)
 8005404:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005408:	f003 0304 	and.w	r3, r3, #4
 800540c:	633b      	str	r3, [r7, #48]	@ 0x30
 800540e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005410:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8005414:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005418:	2302      	movs	r3, #2
 800541a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800541e:	2300      	movs	r3, #0
 8005420:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005424:	2300      	movs	r3, #0
 8005426:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800542a:	2308      	movs	r3, #8
 800542c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005430:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8005434:	4619      	mov	r1, r3
 8005436:	483e      	ldr	r0, [pc, #248]	@ (8005530 <HAL_UART_MspInit+0x1c4>)
 8005438:	f004 fdd2 	bl	8009fe0 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream4;
 800543c:	4b3d      	ldr	r3, [pc, #244]	@ (8005534 <HAL_UART_MspInit+0x1c8>)
 800543e:	4a3e      	ldr	r2, [pc, #248]	@ (8005538 <HAL_UART_MspInit+0x1cc>)
 8005440:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 8005442:	4b3c      	ldr	r3, [pc, #240]	@ (8005534 <HAL_UART_MspInit+0x1c8>)
 8005444:	223f      	movs	r2, #63	@ 0x3f
 8005446:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005448:	4b3a      	ldr	r3, [pc, #232]	@ (8005534 <HAL_UART_MspInit+0x1c8>)
 800544a:	2200      	movs	r2, #0
 800544c:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800544e:	4b39      	ldr	r3, [pc, #228]	@ (8005534 <HAL_UART_MspInit+0x1c8>)
 8005450:	2200      	movs	r2, #0
 8005452:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005454:	4b37      	ldr	r3, [pc, #220]	@ (8005534 <HAL_UART_MspInit+0x1c8>)
 8005456:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800545a:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800545c:	4b35      	ldr	r3, [pc, #212]	@ (8005534 <HAL_UART_MspInit+0x1c8>)
 800545e:	2200      	movs	r2, #0
 8005460:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005462:	4b34      	ldr	r3, [pc, #208]	@ (8005534 <HAL_UART_MspInit+0x1c8>)
 8005464:	2200      	movs	r2, #0
 8005466:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8005468:	4b32      	ldr	r3, [pc, #200]	@ (8005534 <HAL_UART_MspInit+0x1c8>)
 800546a:	2200      	movs	r2, #0
 800546c:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800546e:	4b31      	ldr	r3, [pc, #196]	@ (8005534 <HAL_UART_MspInit+0x1c8>)
 8005470:	2200      	movs	r2, #0
 8005472:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005474:	4b2f      	ldr	r3, [pc, #188]	@ (8005534 <HAL_UART_MspInit+0x1c8>)
 8005476:	2200      	movs	r2, #0
 8005478:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800547a:	482e      	ldr	r0, [pc, #184]	@ (8005534 <HAL_UART_MspInit+0x1c8>)
 800547c:	f001 ff74 	bl	8007368 <HAL_DMA_Init>
 8005480:	4603      	mov	r3, r0
 8005482:	2b00      	cmp	r3, #0
 8005484:	d001      	beq.n	800548a <HAL_UART_MspInit+0x11e>
    {
      Error_Handler();
 8005486:	f7fc fff8 	bl	800247a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 800548a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800548e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a27      	ldr	r2, [pc, #156]	@ (8005534 <HAL_UART_MspInit+0x1c8>)
 8005496:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800549a:	4a26      	ldr	r2, [pc, #152]	@ (8005534 <HAL_UART_MspInit+0x1c8>)
 800549c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80054a0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream5;
 80054a8:	4b24      	ldr	r3, [pc, #144]	@ (800553c <HAL_UART_MspInit+0x1d0>)
 80054aa:	4a25      	ldr	r2, [pc, #148]	@ (8005540 <HAL_UART_MspInit+0x1d4>)
 80054ac:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 80054ae:	4b23      	ldr	r3, [pc, #140]	@ (800553c <HAL_UART_MspInit+0x1d0>)
 80054b0:	2240      	movs	r2, #64	@ 0x40
 80054b2:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80054b4:	4b21      	ldr	r3, [pc, #132]	@ (800553c <HAL_UART_MspInit+0x1d0>)
 80054b6:	2240      	movs	r2, #64	@ 0x40
 80054b8:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80054ba:	4b20      	ldr	r3, [pc, #128]	@ (800553c <HAL_UART_MspInit+0x1d0>)
 80054bc:	2200      	movs	r2, #0
 80054be:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 80054c0:	4b1e      	ldr	r3, [pc, #120]	@ (800553c <HAL_UART_MspInit+0x1d0>)
 80054c2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80054c6:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80054c8:	4b1c      	ldr	r3, [pc, #112]	@ (800553c <HAL_UART_MspInit+0x1d0>)
 80054ca:	2200      	movs	r2, #0
 80054cc:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80054ce:	4b1b      	ldr	r3, [pc, #108]	@ (800553c <HAL_UART_MspInit+0x1d0>)
 80054d0:	2200      	movs	r2, #0
 80054d2:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 80054d4:	4b19      	ldr	r3, [pc, #100]	@ (800553c <HAL_UART_MspInit+0x1d0>)
 80054d6:	2200      	movs	r2, #0
 80054d8:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 80054da:	4b18      	ldr	r3, [pc, #96]	@ (800553c <HAL_UART_MspInit+0x1d0>)
 80054dc:	2200      	movs	r2, #0
 80054de:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80054e0:	4b16      	ldr	r3, [pc, #88]	@ (800553c <HAL_UART_MspInit+0x1d0>)
 80054e2:	2200      	movs	r2, #0
 80054e4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 80054e6:	4815      	ldr	r0, [pc, #84]	@ (800553c <HAL_UART_MspInit+0x1d0>)
 80054e8:	f001 ff3e 	bl	8007368 <HAL_DMA_Init>
 80054ec:	4603      	mov	r3, r0
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d001      	beq.n	80054f6 <HAL_UART_MspInit+0x18a>
    {
      Error_Handler();
 80054f2:	f7fc ffc2 	bl	800247a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 80054f6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80054fa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a0e      	ldr	r2, [pc, #56]	@ (800553c <HAL_UART_MspInit+0x1d0>)
 8005502:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005504:	4a0d      	ldr	r2, [pc, #52]	@ (800553c <HAL_UART_MspInit+0x1d0>)
 8005506:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800550a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8005512:	2200      	movs	r2, #0
 8005514:	2100      	movs	r1, #0
 8005516:	2034      	movs	r0, #52	@ 0x34
 8005518:	f001 fe79 	bl	800720e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800551c:	2034      	movs	r0, #52	@ 0x34
 800551e:	f001 fe90 	bl	8007242 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8005522:	f000 bc38 	b.w	8005d96 <HAL_UART_MspInit+0xa2a>
 8005526:	bf00      	nop
 8005528:	40004c00 	.word	0x40004c00
 800552c:	58024400 	.word	0x58024400
 8005530:	58020800 	.word	0x58020800
 8005534:	24001394 	.word	0x24001394
 8005538:	40020070 	.word	0x40020070
 800553c:	2400140c 	.word	0x2400140c
 8005540:	40020088 	.word	0x40020088
  else if(uartHandle->Instance==UART7)
 8005544:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005548:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a5f      	ldr	r2, [pc, #380]	@ (80056d0 <HAL_UART_MspInit+0x364>)
 8005552:	4293      	cmp	r3, r2
 8005554:	f040 80ca 	bne.w	80056ec <HAL_UART_MspInit+0x380>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8005558:	f04f 0202 	mov.w	r2, #2
 800555c:	f04f 0300 	mov.w	r3, #0
 8005560:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8005564:	2300      	movs	r3, #0
 8005566:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800556a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800556e:	4618      	mov	r0, r3
 8005570:	f005 ff20 	bl	800b3b4 <HAL_RCCEx_PeriphCLKConfig>
 8005574:	4603      	mov	r3, r0
 8005576:	2b00      	cmp	r3, #0
 8005578:	d001      	beq.n	800557e <HAL_UART_MspInit+0x212>
      Error_Handler();
 800557a:	f7fc ff7e 	bl	800247a <Error_Handler>
    __HAL_RCC_UART7_CLK_ENABLE();
 800557e:	4b55      	ldr	r3, [pc, #340]	@ (80056d4 <HAL_UART_MspInit+0x368>)
 8005580:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005584:	4a53      	ldr	r2, [pc, #332]	@ (80056d4 <HAL_UART_MspInit+0x368>)
 8005586:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800558a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800558e:	4b51      	ldr	r3, [pc, #324]	@ (80056d4 <HAL_UART_MspInit+0x368>)
 8005590:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005594:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005598:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800559a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800559c:	4b4d      	ldr	r3, [pc, #308]	@ (80056d4 <HAL_UART_MspInit+0x368>)
 800559e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80055a2:	4a4c      	ldr	r2, [pc, #304]	@ (80056d4 <HAL_UART_MspInit+0x368>)
 80055a4:	f043 0310 	orr.w	r3, r3, #16
 80055a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80055ac:	4b49      	ldr	r3, [pc, #292]	@ (80056d4 <HAL_UART_MspInit+0x368>)
 80055ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80055b2:	f003 0310 	and.w	r3, r3, #16
 80055b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80055b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80055ba:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80055be:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055c2:	2302      	movs	r3, #2
 80055c4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055c8:	2300      	movs	r3, #0
 80055ca:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80055ce:	2300      	movs	r3, #0
 80055d0:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 80055d4:	2307      	movs	r3, #7
 80055d6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80055da:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 80055de:	4619      	mov	r1, r3
 80055e0:	483d      	ldr	r0, [pc, #244]	@ (80056d8 <HAL_UART_MspInit+0x36c>)
 80055e2:	f004 fcfd 	bl	8009fe0 <HAL_GPIO_Init>
    hdma_uart7_rx.Instance = DMA2_Stream0;
 80055e6:	4b3d      	ldr	r3, [pc, #244]	@ (80056dc <HAL_UART_MspInit+0x370>)
 80055e8:	4a3d      	ldr	r2, [pc, #244]	@ (80056e0 <HAL_UART_MspInit+0x374>)
 80055ea:	601a      	str	r2, [r3, #0]
    hdma_uart7_rx.Init.Request = DMA_REQUEST_UART7_RX;
 80055ec:	4b3b      	ldr	r3, [pc, #236]	@ (80056dc <HAL_UART_MspInit+0x370>)
 80055ee:	224f      	movs	r2, #79	@ 0x4f
 80055f0:	605a      	str	r2, [r3, #4]
    hdma_uart7_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80055f2:	4b3a      	ldr	r3, [pc, #232]	@ (80056dc <HAL_UART_MspInit+0x370>)
 80055f4:	2200      	movs	r2, #0
 80055f6:	609a      	str	r2, [r3, #8]
    hdma_uart7_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80055f8:	4b38      	ldr	r3, [pc, #224]	@ (80056dc <HAL_UART_MspInit+0x370>)
 80055fa:	2200      	movs	r2, #0
 80055fc:	60da      	str	r2, [r3, #12]
    hdma_uart7_rx.Init.MemInc = DMA_MINC_ENABLE;
 80055fe:	4b37      	ldr	r3, [pc, #220]	@ (80056dc <HAL_UART_MspInit+0x370>)
 8005600:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005604:	611a      	str	r2, [r3, #16]
    hdma_uart7_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005606:	4b35      	ldr	r3, [pc, #212]	@ (80056dc <HAL_UART_MspInit+0x370>)
 8005608:	2200      	movs	r2, #0
 800560a:	615a      	str	r2, [r3, #20]
    hdma_uart7_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800560c:	4b33      	ldr	r3, [pc, #204]	@ (80056dc <HAL_UART_MspInit+0x370>)
 800560e:	2200      	movs	r2, #0
 8005610:	619a      	str	r2, [r3, #24]
    hdma_uart7_rx.Init.Mode = DMA_NORMAL;
 8005612:	4b32      	ldr	r3, [pc, #200]	@ (80056dc <HAL_UART_MspInit+0x370>)
 8005614:	2200      	movs	r2, #0
 8005616:	61da      	str	r2, [r3, #28]
    hdma_uart7_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005618:	4b30      	ldr	r3, [pc, #192]	@ (80056dc <HAL_UART_MspInit+0x370>)
 800561a:	2200      	movs	r2, #0
 800561c:	621a      	str	r2, [r3, #32]
    hdma_uart7_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800561e:	4b2f      	ldr	r3, [pc, #188]	@ (80056dc <HAL_UART_MspInit+0x370>)
 8005620:	2200      	movs	r2, #0
 8005622:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart7_rx) != HAL_OK)
 8005624:	482d      	ldr	r0, [pc, #180]	@ (80056dc <HAL_UART_MspInit+0x370>)
 8005626:	f001 fe9f 	bl	8007368 <HAL_DMA_Init>
 800562a:	4603      	mov	r3, r0
 800562c:	2b00      	cmp	r3, #0
 800562e:	d001      	beq.n	8005634 <HAL_UART_MspInit+0x2c8>
      Error_Handler();
 8005630:	f7fc ff23 	bl	800247a <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart7_rx);
 8005634:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005638:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a27      	ldr	r2, [pc, #156]	@ (80056dc <HAL_UART_MspInit+0x370>)
 8005640:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005644:	4a25      	ldr	r2, [pc, #148]	@ (80056dc <HAL_UART_MspInit+0x370>)
 8005646:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800564a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_uart7_tx.Instance = DMA2_Stream1;
 8005652:	4b24      	ldr	r3, [pc, #144]	@ (80056e4 <HAL_UART_MspInit+0x378>)
 8005654:	4a24      	ldr	r2, [pc, #144]	@ (80056e8 <HAL_UART_MspInit+0x37c>)
 8005656:	601a      	str	r2, [r3, #0]
    hdma_uart7_tx.Init.Request = DMA_REQUEST_UART7_TX;
 8005658:	4b22      	ldr	r3, [pc, #136]	@ (80056e4 <HAL_UART_MspInit+0x378>)
 800565a:	2250      	movs	r2, #80	@ 0x50
 800565c:	605a      	str	r2, [r3, #4]
    hdma_uart7_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800565e:	4b21      	ldr	r3, [pc, #132]	@ (80056e4 <HAL_UART_MspInit+0x378>)
 8005660:	2240      	movs	r2, #64	@ 0x40
 8005662:	609a      	str	r2, [r3, #8]
    hdma_uart7_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005664:	4b1f      	ldr	r3, [pc, #124]	@ (80056e4 <HAL_UART_MspInit+0x378>)
 8005666:	2200      	movs	r2, #0
 8005668:	60da      	str	r2, [r3, #12]
    hdma_uart7_tx.Init.MemInc = DMA_MINC_ENABLE;
 800566a:	4b1e      	ldr	r3, [pc, #120]	@ (80056e4 <HAL_UART_MspInit+0x378>)
 800566c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005670:	611a      	str	r2, [r3, #16]
    hdma_uart7_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005672:	4b1c      	ldr	r3, [pc, #112]	@ (80056e4 <HAL_UART_MspInit+0x378>)
 8005674:	2200      	movs	r2, #0
 8005676:	615a      	str	r2, [r3, #20]
    hdma_uart7_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005678:	4b1a      	ldr	r3, [pc, #104]	@ (80056e4 <HAL_UART_MspInit+0x378>)
 800567a:	2200      	movs	r2, #0
 800567c:	619a      	str	r2, [r3, #24]
    hdma_uart7_tx.Init.Mode = DMA_NORMAL;
 800567e:	4b19      	ldr	r3, [pc, #100]	@ (80056e4 <HAL_UART_MspInit+0x378>)
 8005680:	2200      	movs	r2, #0
 8005682:	61da      	str	r2, [r3, #28]
    hdma_uart7_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005684:	4b17      	ldr	r3, [pc, #92]	@ (80056e4 <HAL_UART_MspInit+0x378>)
 8005686:	2200      	movs	r2, #0
 8005688:	621a      	str	r2, [r3, #32]
    hdma_uart7_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800568a:	4b16      	ldr	r3, [pc, #88]	@ (80056e4 <HAL_UART_MspInit+0x378>)
 800568c:	2200      	movs	r2, #0
 800568e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart7_tx) != HAL_OK)
 8005690:	4814      	ldr	r0, [pc, #80]	@ (80056e4 <HAL_UART_MspInit+0x378>)
 8005692:	f001 fe69 	bl	8007368 <HAL_DMA_Init>
 8005696:	4603      	mov	r3, r0
 8005698:	2b00      	cmp	r3, #0
 800569a:	d001      	beq.n	80056a0 <HAL_UART_MspInit+0x334>
      Error_Handler();
 800569c:	f7fc feed 	bl	800247a <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart7_tx);
 80056a0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80056a4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a0e      	ldr	r2, [pc, #56]	@ (80056e4 <HAL_UART_MspInit+0x378>)
 80056ac:	67da      	str	r2, [r3, #124]	@ 0x7c
 80056ae:	4a0d      	ldr	r2, [pc, #52]	@ (80056e4 <HAL_UART_MspInit+0x378>)
 80056b0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80056b4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 80056bc:	2200      	movs	r2, #0
 80056be:	2100      	movs	r1, #0
 80056c0:	2052      	movs	r0, #82	@ 0x52
 80056c2:	f001 fda4 	bl	800720e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 80056c6:	2052      	movs	r0, #82	@ 0x52
 80056c8:	f001 fdbb 	bl	8007242 <HAL_NVIC_EnableIRQ>
}
 80056cc:	e363      	b.n	8005d96 <HAL_UART_MspInit+0xa2a>
 80056ce:	bf00      	nop
 80056d0:	40007800 	.word	0x40007800
 80056d4:	58024400 	.word	0x58024400
 80056d8:	58021000 	.word	0x58021000
 80056dc:	24001484 	.word	0x24001484
 80056e0:	40020410 	.word	0x40020410
 80056e4:	240014fc 	.word	0x240014fc
 80056e8:	40020428 	.word	0x40020428
  else if(uartHandle->Instance==UART8)
 80056ec:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80056f0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a5e      	ldr	r2, [pc, #376]	@ (8005874 <HAL_UART_MspInit+0x508>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	f040 80c8 	bne.w	8005890 <HAL_UART_MspInit+0x524>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 8005700:	f04f 0202 	mov.w	r2, #2
 8005704:	f04f 0300 	mov.w	r3, #0
 8005708:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800570c:	2300      	movs	r3, #0
 800570e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005712:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005716:	4618      	mov	r0, r3
 8005718:	f005 fe4c 	bl	800b3b4 <HAL_RCCEx_PeriphCLKConfig>
 800571c:	4603      	mov	r3, r0
 800571e:	2b00      	cmp	r3, #0
 8005720:	d001      	beq.n	8005726 <HAL_UART_MspInit+0x3ba>
      Error_Handler();
 8005722:	f7fc feaa 	bl	800247a <Error_Handler>
    __HAL_RCC_UART8_CLK_ENABLE();
 8005726:	4b54      	ldr	r3, [pc, #336]	@ (8005878 <HAL_UART_MspInit+0x50c>)
 8005728:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800572c:	4a52      	ldr	r2, [pc, #328]	@ (8005878 <HAL_UART_MspInit+0x50c>)
 800572e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005732:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005736:	4b50      	ldr	r3, [pc, #320]	@ (8005878 <HAL_UART_MspInit+0x50c>)
 8005738:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800573c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005740:	627b      	str	r3, [r7, #36]	@ 0x24
 8005742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005744:	4b4c      	ldr	r3, [pc, #304]	@ (8005878 <HAL_UART_MspInit+0x50c>)
 8005746:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800574a:	4a4b      	ldr	r2, [pc, #300]	@ (8005878 <HAL_UART_MspInit+0x50c>)
 800574c:	f043 0310 	orr.w	r3, r3, #16
 8005750:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005754:	4b48      	ldr	r3, [pc, #288]	@ (8005878 <HAL_UART_MspInit+0x50c>)
 8005756:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800575a:	f003 0310 	and.w	r3, r3, #16
 800575e:	623b      	str	r3, [r7, #32]
 8005760:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005762:	2303      	movs	r3, #3
 8005764:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005768:	2302      	movs	r3, #2
 800576a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800576e:	2300      	movs	r3, #0
 8005770:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005774:	2300      	movs	r3, #0
 8005776:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 800577a:	2308      	movs	r3, #8
 800577c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005780:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8005784:	4619      	mov	r1, r3
 8005786:	483d      	ldr	r0, [pc, #244]	@ (800587c <HAL_UART_MspInit+0x510>)
 8005788:	f004 fc2a 	bl	8009fe0 <HAL_GPIO_Init>
    hdma_uart8_rx.Instance = DMA2_Stream2;
 800578c:	4b3c      	ldr	r3, [pc, #240]	@ (8005880 <HAL_UART_MspInit+0x514>)
 800578e:	4a3d      	ldr	r2, [pc, #244]	@ (8005884 <HAL_UART_MspInit+0x518>)
 8005790:	601a      	str	r2, [r3, #0]
    hdma_uart8_rx.Init.Request = DMA_REQUEST_UART8_RX;
 8005792:	4b3b      	ldr	r3, [pc, #236]	@ (8005880 <HAL_UART_MspInit+0x514>)
 8005794:	2251      	movs	r2, #81	@ 0x51
 8005796:	605a      	str	r2, [r3, #4]
    hdma_uart8_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005798:	4b39      	ldr	r3, [pc, #228]	@ (8005880 <HAL_UART_MspInit+0x514>)
 800579a:	2200      	movs	r2, #0
 800579c:	609a      	str	r2, [r3, #8]
    hdma_uart8_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800579e:	4b38      	ldr	r3, [pc, #224]	@ (8005880 <HAL_UART_MspInit+0x514>)
 80057a0:	2200      	movs	r2, #0
 80057a2:	60da      	str	r2, [r3, #12]
    hdma_uart8_rx.Init.MemInc = DMA_MINC_ENABLE;
 80057a4:	4b36      	ldr	r3, [pc, #216]	@ (8005880 <HAL_UART_MspInit+0x514>)
 80057a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80057aa:	611a      	str	r2, [r3, #16]
    hdma_uart8_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80057ac:	4b34      	ldr	r3, [pc, #208]	@ (8005880 <HAL_UART_MspInit+0x514>)
 80057ae:	2200      	movs	r2, #0
 80057b0:	615a      	str	r2, [r3, #20]
    hdma_uart8_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80057b2:	4b33      	ldr	r3, [pc, #204]	@ (8005880 <HAL_UART_MspInit+0x514>)
 80057b4:	2200      	movs	r2, #0
 80057b6:	619a      	str	r2, [r3, #24]
    hdma_uart8_rx.Init.Mode = DMA_NORMAL;
 80057b8:	4b31      	ldr	r3, [pc, #196]	@ (8005880 <HAL_UART_MspInit+0x514>)
 80057ba:	2200      	movs	r2, #0
 80057bc:	61da      	str	r2, [r3, #28]
    hdma_uart8_rx.Init.Priority = DMA_PRIORITY_LOW;
 80057be:	4b30      	ldr	r3, [pc, #192]	@ (8005880 <HAL_UART_MspInit+0x514>)
 80057c0:	2200      	movs	r2, #0
 80057c2:	621a      	str	r2, [r3, #32]
    hdma_uart8_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80057c4:	4b2e      	ldr	r3, [pc, #184]	@ (8005880 <HAL_UART_MspInit+0x514>)
 80057c6:	2200      	movs	r2, #0
 80057c8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart8_rx) != HAL_OK)
 80057ca:	482d      	ldr	r0, [pc, #180]	@ (8005880 <HAL_UART_MspInit+0x514>)
 80057cc:	f001 fdcc 	bl	8007368 <HAL_DMA_Init>
 80057d0:	4603      	mov	r3, r0
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d001      	beq.n	80057da <HAL_UART_MspInit+0x46e>
      Error_Handler();
 80057d6:	f7fc fe50 	bl	800247a <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart8_rx);
 80057da:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80057de:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a26      	ldr	r2, [pc, #152]	@ (8005880 <HAL_UART_MspInit+0x514>)
 80057e6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80057ea:	4a25      	ldr	r2, [pc, #148]	@ (8005880 <HAL_UART_MspInit+0x514>)
 80057ec:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80057f0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_uart8_tx.Instance = DMA2_Stream3;
 80057f8:	4b23      	ldr	r3, [pc, #140]	@ (8005888 <HAL_UART_MspInit+0x51c>)
 80057fa:	4a24      	ldr	r2, [pc, #144]	@ (800588c <HAL_UART_MspInit+0x520>)
 80057fc:	601a      	str	r2, [r3, #0]
    hdma_uart8_tx.Init.Request = DMA_REQUEST_UART8_TX;
 80057fe:	4b22      	ldr	r3, [pc, #136]	@ (8005888 <HAL_UART_MspInit+0x51c>)
 8005800:	2252      	movs	r2, #82	@ 0x52
 8005802:	605a      	str	r2, [r3, #4]
    hdma_uart8_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005804:	4b20      	ldr	r3, [pc, #128]	@ (8005888 <HAL_UART_MspInit+0x51c>)
 8005806:	2240      	movs	r2, #64	@ 0x40
 8005808:	609a      	str	r2, [r3, #8]
    hdma_uart8_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800580a:	4b1f      	ldr	r3, [pc, #124]	@ (8005888 <HAL_UART_MspInit+0x51c>)
 800580c:	2200      	movs	r2, #0
 800580e:	60da      	str	r2, [r3, #12]
    hdma_uart8_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005810:	4b1d      	ldr	r3, [pc, #116]	@ (8005888 <HAL_UART_MspInit+0x51c>)
 8005812:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005816:	611a      	str	r2, [r3, #16]
    hdma_uart8_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005818:	4b1b      	ldr	r3, [pc, #108]	@ (8005888 <HAL_UART_MspInit+0x51c>)
 800581a:	2200      	movs	r2, #0
 800581c:	615a      	str	r2, [r3, #20]
    hdma_uart8_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800581e:	4b1a      	ldr	r3, [pc, #104]	@ (8005888 <HAL_UART_MspInit+0x51c>)
 8005820:	2200      	movs	r2, #0
 8005822:	619a      	str	r2, [r3, #24]
    hdma_uart8_tx.Init.Mode = DMA_NORMAL;
 8005824:	4b18      	ldr	r3, [pc, #96]	@ (8005888 <HAL_UART_MspInit+0x51c>)
 8005826:	2200      	movs	r2, #0
 8005828:	61da      	str	r2, [r3, #28]
    hdma_uart8_tx.Init.Priority = DMA_PRIORITY_LOW;
 800582a:	4b17      	ldr	r3, [pc, #92]	@ (8005888 <HAL_UART_MspInit+0x51c>)
 800582c:	2200      	movs	r2, #0
 800582e:	621a      	str	r2, [r3, #32]
    hdma_uart8_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005830:	4b15      	ldr	r3, [pc, #84]	@ (8005888 <HAL_UART_MspInit+0x51c>)
 8005832:	2200      	movs	r2, #0
 8005834:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart8_tx) != HAL_OK)
 8005836:	4814      	ldr	r0, [pc, #80]	@ (8005888 <HAL_UART_MspInit+0x51c>)
 8005838:	f001 fd96 	bl	8007368 <HAL_DMA_Init>
 800583c:	4603      	mov	r3, r0
 800583e:	2b00      	cmp	r3, #0
 8005840:	d001      	beq.n	8005846 <HAL_UART_MspInit+0x4da>
      Error_Handler();
 8005842:	f7fc fe1a 	bl	800247a <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart8_tx);
 8005846:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800584a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a0d      	ldr	r2, [pc, #52]	@ (8005888 <HAL_UART_MspInit+0x51c>)
 8005852:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005854:	4a0c      	ldr	r2, [pc, #48]	@ (8005888 <HAL_UART_MspInit+0x51c>)
 8005856:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800585a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(UART8_IRQn, 0, 0);
 8005862:	2200      	movs	r2, #0
 8005864:	2100      	movs	r1, #0
 8005866:	2053      	movs	r0, #83	@ 0x53
 8005868:	f001 fcd1 	bl	800720e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
 800586c:	2053      	movs	r0, #83	@ 0x53
 800586e:	f001 fce8 	bl	8007242 <HAL_NVIC_EnableIRQ>
}
 8005872:	e290      	b.n	8005d96 <HAL_UART_MspInit+0xa2a>
 8005874:	40007c00 	.word	0x40007c00
 8005878:	58024400 	.word	0x58024400
 800587c:	58021000 	.word	0x58021000
 8005880:	24001574 	.word	0x24001574
 8005884:	40020440 	.word	0x40020440
 8005888:	240015ec 	.word	0x240015ec
 800588c:	40020458 	.word	0x40020458
  else if(uartHandle->Instance==USART1)
 8005890:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005894:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4a5f      	ldr	r2, [pc, #380]	@ (8005a1c <HAL_UART_MspInit+0x6b0>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	f040 80ca 	bne.w	8005a38 <HAL_UART_MspInit+0x6cc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80058a4:	f04f 0201 	mov.w	r2, #1
 80058a8:	f04f 0300 	mov.w	r3, #0
 80058ac:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 80058b0:	2300      	movs	r3, #0
 80058b2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80058b6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80058ba:	4618      	mov	r0, r3
 80058bc:	f005 fd7a 	bl	800b3b4 <HAL_RCCEx_PeriphCLKConfig>
 80058c0:	4603      	mov	r3, r0
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d001      	beq.n	80058ca <HAL_UART_MspInit+0x55e>
      Error_Handler();
 80058c6:	f7fc fdd8 	bl	800247a <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80058ca:	4b55      	ldr	r3, [pc, #340]	@ (8005a20 <HAL_UART_MspInit+0x6b4>)
 80058cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058d0:	4a53      	ldr	r2, [pc, #332]	@ (8005a20 <HAL_UART_MspInit+0x6b4>)
 80058d2:	f043 0310 	orr.w	r3, r3, #16
 80058d6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80058da:	4b51      	ldr	r3, [pc, #324]	@ (8005a20 <HAL_UART_MspInit+0x6b4>)
 80058dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058e0:	f003 0310 	and.w	r3, r3, #16
 80058e4:	61fb      	str	r3, [r7, #28]
 80058e6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80058e8:	4b4d      	ldr	r3, [pc, #308]	@ (8005a20 <HAL_UART_MspInit+0x6b4>)
 80058ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80058ee:	4a4c      	ldr	r2, [pc, #304]	@ (8005a20 <HAL_UART_MspInit+0x6b4>)
 80058f0:	f043 0301 	orr.w	r3, r3, #1
 80058f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80058f8:	4b49      	ldr	r3, [pc, #292]	@ (8005a20 <HAL_UART_MspInit+0x6b4>)
 80058fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80058fe:	f003 0301 	and.w	r3, r3, #1
 8005902:	61bb      	str	r3, [r7, #24]
 8005904:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005906:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800590a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800590e:	2302      	movs	r3, #2
 8005910:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005914:	2300      	movs	r3, #0
 8005916:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800591a:	2300      	movs	r3, #0
 800591c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005920:	2307      	movs	r3, #7
 8005922:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005926:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 800592a:	4619      	mov	r1, r3
 800592c:	483d      	ldr	r0, [pc, #244]	@ (8005a24 <HAL_UART_MspInit+0x6b8>)
 800592e:	f004 fb57 	bl	8009fe0 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Stream2;
 8005932:	4b3d      	ldr	r3, [pc, #244]	@ (8005a28 <HAL_UART_MspInit+0x6bc>)
 8005934:	4a3d      	ldr	r2, [pc, #244]	@ (8005a2c <HAL_UART_MspInit+0x6c0>)
 8005936:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8005938:	4b3b      	ldr	r3, [pc, #236]	@ (8005a28 <HAL_UART_MspInit+0x6bc>)
 800593a:	2229      	movs	r2, #41	@ 0x29
 800593c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800593e:	4b3a      	ldr	r3, [pc, #232]	@ (8005a28 <HAL_UART_MspInit+0x6bc>)
 8005940:	2200      	movs	r2, #0
 8005942:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005944:	4b38      	ldr	r3, [pc, #224]	@ (8005a28 <HAL_UART_MspInit+0x6bc>)
 8005946:	2200      	movs	r2, #0
 8005948:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800594a:	4b37      	ldr	r3, [pc, #220]	@ (8005a28 <HAL_UART_MspInit+0x6bc>)
 800594c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005950:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005952:	4b35      	ldr	r3, [pc, #212]	@ (8005a28 <HAL_UART_MspInit+0x6bc>)
 8005954:	2200      	movs	r2, #0
 8005956:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005958:	4b33      	ldr	r3, [pc, #204]	@ (8005a28 <HAL_UART_MspInit+0x6bc>)
 800595a:	2200      	movs	r2, #0
 800595c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800595e:	4b32      	ldr	r3, [pc, #200]	@ (8005a28 <HAL_UART_MspInit+0x6bc>)
 8005960:	2200      	movs	r2, #0
 8005962:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005964:	4b30      	ldr	r3, [pc, #192]	@ (8005a28 <HAL_UART_MspInit+0x6bc>)
 8005966:	2200      	movs	r2, #0
 8005968:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800596a:	4b2f      	ldr	r3, [pc, #188]	@ (8005a28 <HAL_UART_MspInit+0x6bc>)
 800596c:	2200      	movs	r2, #0
 800596e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8005970:	482d      	ldr	r0, [pc, #180]	@ (8005a28 <HAL_UART_MspInit+0x6bc>)
 8005972:	f001 fcf9 	bl	8007368 <HAL_DMA_Init>
 8005976:	4603      	mov	r3, r0
 8005978:	2b00      	cmp	r3, #0
 800597a:	d001      	beq.n	8005980 <HAL_UART_MspInit+0x614>
      Error_Handler();
 800597c:	f7fc fd7d 	bl	800247a <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8005980:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005984:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a27      	ldr	r2, [pc, #156]	@ (8005a28 <HAL_UART_MspInit+0x6bc>)
 800598c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005990:	4a25      	ldr	r2, [pc, #148]	@ (8005a28 <HAL_UART_MspInit+0x6bc>)
 8005992:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005996:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart1_tx.Instance = DMA1_Stream3;
 800599e:	4b24      	ldr	r3, [pc, #144]	@ (8005a30 <HAL_UART_MspInit+0x6c4>)
 80059a0:	4a24      	ldr	r2, [pc, #144]	@ (8005a34 <HAL_UART_MspInit+0x6c8>)
 80059a2:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80059a4:	4b22      	ldr	r3, [pc, #136]	@ (8005a30 <HAL_UART_MspInit+0x6c4>)
 80059a6:	222a      	movs	r2, #42	@ 0x2a
 80059a8:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80059aa:	4b21      	ldr	r3, [pc, #132]	@ (8005a30 <HAL_UART_MspInit+0x6c4>)
 80059ac:	2240      	movs	r2, #64	@ 0x40
 80059ae:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80059b0:	4b1f      	ldr	r3, [pc, #124]	@ (8005a30 <HAL_UART_MspInit+0x6c4>)
 80059b2:	2200      	movs	r2, #0
 80059b4:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80059b6:	4b1e      	ldr	r3, [pc, #120]	@ (8005a30 <HAL_UART_MspInit+0x6c4>)
 80059b8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80059bc:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80059be:	4b1c      	ldr	r3, [pc, #112]	@ (8005a30 <HAL_UART_MspInit+0x6c4>)
 80059c0:	2200      	movs	r2, #0
 80059c2:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80059c4:	4b1a      	ldr	r3, [pc, #104]	@ (8005a30 <HAL_UART_MspInit+0x6c4>)
 80059c6:	2200      	movs	r2, #0
 80059c8:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80059ca:	4b19      	ldr	r3, [pc, #100]	@ (8005a30 <HAL_UART_MspInit+0x6c4>)
 80059cc:	2200      	movs	r2, #0
 80059ce:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80059d0:	4b17      	ldr	r3, [pc, #92]	@ (8005a30 <HAL_UART_MspInit+0x6c4>)
 80059d2:	2200      	movs	r2, #0
 80059d4:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80059d6:	4b16      	ldr	r3, [pc, #88]	@ (8005a30 <HAL_UART_MspInit+0x6c4>)
 80059d8:	2200      	movs	r2, #0
 80059da:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80059dc:	4814      	ldr	r0, [pc, #80]	@ (8005a30 <HAL_UART_MspInit+0x6c4>)
 80059de:	f001 fcc3 	bl	8007368 <HAL_DMA_Init>
 80059e2:	4603      	mov	r3, r0
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d001      	beq.n	80059ec <HAL_UART_MspInit+0x680>
      Error_Handler();
 80059e8:	f7fc fd47 	bl	800247a <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80059ec:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80059f0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a0e      	ldr	r2, [pc, #56]	@ (8005a30 <HAL_UART_MspInit+0x6c4>)
 80059f8:	67da      	str	r2, [r3, #124]	@ 0x7c
 80059fa:	4a0d      	ldr	r2, [pc, #52]	@ (8005a30 <HAL_UART_MspInit+0x6c4>)
 80059fc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005a00:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005a08:	2200      	movs	r2, #0
 8005a0a:	2100      	movs	r1, #0
 8005a0c:	2025      	movs	r0, #37	@ 0x25
 8005a0e:	f001 fbfe 	bl	800720e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005a12:	2025      	movs	r0, #37	@ 0x25
 8005a14:	f001 fc15 	bl	8007242 <HAL_NVIC_EnableIRQ>
}
 8005a18:	e1bd      	b.n	8005d96 <HAL_UART_MspInit+0xa2a>
 8005a1a:	bf00      	nop
 8005a1c:	40011000 	.word	0x40011000
 8005a20:	58024400 	.word	0x58024400
 8005a24:	58020000 	.word	0x58020000
 8005a28:	24001664 	.word	0x24001664
 8005a2c:	40020040 	.word	0x40020040
 8005a30:	240016dc 	.word	0x240016dc
 8005a34:	40020058 	.word	0x40020058
  else if(uartHandle->Instance==USART3)
 8005a38:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005a3c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a63      	ldr	r2, [pc, #396]	@ (8005bd4 <HAL_UART_MspInit+0x868>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	f040 80d2 	bne.w	8005bf0 <HAL_UART_MspInit+0x884>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005a4c:	f04f 0202 	mov.w	r2, #2
 8005a50:	f04f 0300 	mov.w	r3, #0
 8005a54:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005a5e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005a62:	4618      	mov	r0, r3
 8005a64:	f005 fca6 	bl	800b3b4 <HAL_RCCEx_PeriphCLKConfig>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d001      	beq.n	8005a72 <HAL_UART_MspInit+0x706>
      Error_Handler();
 8005a6e:	f7fc fd04 	bl	800247a <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005a72:	4b59      	ldr	r3, [pc, #356]	@ (8005bd8 <HAL_UART_MspInit+0x86c>)
 8005a74:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005a78:	4a57      	ldr	r2, [pc, #348]	@ (8005bd8 <HAL_UART_MspInit+0x86c>)
 8005a7a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005a7e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005a82:	4b55      	ldr	r3, [pc, #340]	@ (8005bd8 <HAL_UART_MspInit+0x86c>)
 8005a84:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005a88:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a8c:	617b      	str	r3, [r7, #20]
 8005a8e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005a90:	4b51      	ldr	r3, [pc, #324]	@ (8005bd8 <HAL_UART_MspInit+0x86c>)
 8005a92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005a96:	4a50      	ldr	r2, [pc, #320]	@ (8005bd8 <HAL_UART_MspInit+0x86c>)
 8005a98:	f043 0308 	orr.w	r3, r3, #8
 8005a9c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005aa0:	4b4d      	ldr	r3, [pc, #308]	@ (8005bd8 <HAL_UART_MspInit+0x86c>)
 8005aa2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005aa6:	f003 0208 	and.w	r2, r3, #8
 8005aaa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005aae:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8005ab2:	601a      	str	r2, [r3, #0]
 8005ab4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005ab8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8005abc:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005abe:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8005ac2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ac6:	2302      	movs	r3, #2
 8005ac8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005acc:	2300      	movs	r3, #0
 8005ace:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005ad8:	2307      	movs	r3, #7
 8005ada:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005ade:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8005ae2:	4619      	mov	r1, r3
 8005ae4:	483d      	ldr	r0, [pc, #244]	@ (8005bdc <HAL_UART_MspInit+0x870>)
 8005ae6:	f004 fa7b 	bl	8009fe0 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream6;
 8005aea:	4b3d      	ldr	r3, [pc, #244]	@ (8005be0 <HAL_UART_MspInit+0x874>)
 8005aec:	4a3d      	ldr	r2, [pc, #244]	@ (8005be4 <HAL_UART_MspInit+0x878>)
 8005aee:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8005af0:	4b3b      	ldr	r3, [pc, #236]	@ (8005be0 <HAL_UART_MspInit+0x874>)
 8005af2:	222d      	movs	r2, #45	@ 0x2d
 8005af4:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005af6:	4b3a      	ldr	r3, [pc, #232]	@ (8005be0 <HAL_UART_MspInit+0x874>)
 8005af8:	2200      	movs	r2, #0
 8005afa:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005afc:	4b38      	ldr	r3, [pc, #224]	@ (8005be0 <HAL_UART_MspInit+0x874>)
 8005afe:	2200      	movs	r2, #0
 8005b00:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005b02:	4b37      	ldr	r3, [pc, #220]	@ (8005be0 <HAL_UART_MspInit+0x874>)
 8005b04:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005b08:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005b0a:	4b35      	ldr	r3, [pc, #212]	@ (8005be0 <HAL_UART_MspInit+0x874>)
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005b10:	4b33      	ldr	r3, [pc, #204]	@ (8005be0 <HAL_UART_MspInit+0x874>)
 8005b12:	2200      	movs	r2, #0
 8005b14:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8005b16:	4b32      	ldr	r3, [pc, #200]	@ (8005be0 <HAL_UART_MspInit+0x874>)
 8005b18:	2200      	movs	r2, #0
 8005b1a:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005b1c:	4b30      	ldr	r3, [pc, #192]	@ (8005be0 <HAL_UART_MspInit+0x874>)
 8005b1e:	2200      	movs	r2, #0
 8005b20:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005b22:	4b2f      	ldr	r3, [pc, #188]	@ (8005be0 <HAL_UART_MspInit+0x874>)
 8005b24:	2200      	movs	r2, #0
 8005b26:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8005b28:	482d      	ldr	r0, [pc, #180]	@ (8005be0 <HAL_UART_MspInit+0x874>)
 8005b2a:	f001 fc1d 	bl	8007368 <HAL_DMA_Init>
 8005b2e:	4603      	mov	r3, r0
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d001      	beq.n	8005b38 <HAL_UART_MspInit+0x7cc>
      Error_Handler();
 8005b34:	f7fc fca1 	bl	800247a <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8005b38:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005b3c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a27      	ldr	r2, [pc, #156]	@ (8005be0 <HAL_UART_MspInit+0x874>)
 8005b44:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005b48:	4a25      	ldr	r2, [pc, #148]	@ (8005be0 <HAL_UART_MspInit+0x874>)
 8005b4a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005b4e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream7;
 8005b56:	4b24      	ldr	r3, [pc, #144]	@ (8005be8 <HAL_UART_MspInit+0x87c>)
 8005b58:	4a24      	ldr	r2, [pc, #144]	@ (8005bec <HAL_UART_MspInit+0x880>)
 8005b5a:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8005b5c:	4b22      	ldr	r3, [pc, #136]	@ (8005be8 <HAL_UART_MspInit+0x87c>)
 8005b5e:	222e      	movs	r2, #46	@ 0x2e
 8005b60:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005b62:	4b21      	ldr	r3, [pc, #132]	@ (8005be8 <HAL_UART_MspInit+0x87c>)
 8005b64:	2240      	movs	r2, #64	@ 0x40
 8005b66:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b68:	4b1f      	ldr	r3, [pc, #124]	@ (8005be8 <HAL_UART_MspInit+0x87c>)
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005b6e:	4b1e      	ldr	r3, [pc, #120]	@ (8005be8 <HAL_UART_MspInit+0x87c>)
 8005b70:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005b74:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005b76:	4b1c      	ldr	r3, [pc, #112]	@ (8005be8 <HAL_UART_MspInit+0x87c>)
 8005b78:	2200      	movs	r2, #0
 8005b7a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005b7c:	4b1a      	ldr	r3, [pc, #104]	@ (8005be8 <HAL_UART_MspInit+0x87c>)
 8005b7e:	2200      	movs	r2, #0
 8005b80:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8005b82:	4b19      	ldr	r3, [pc, #100]	@ (8005be8 <HAL_UART_MspInit+0x87c>)
 8005b84:	2200      	movs	r2, #0
 8005b86:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005b88:	4b17      	ldr	r3, [pc, #92]	@ (8005be8 <HAL_UART_MspInit+0x87c>)
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005b8e:	4b16      	ldr	r3, [pc, #88]	@ (8005be8 <HAL_UART_MspInit+0x87c>)
 8005b90:	2200      	movs	r2, #0
 8005b92:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8005b94:	4814      	ldr	r0, [pc, #80]	@ (8005be8 <HAL_UART_MspInit+0x87c>)
 8005b96:	f001 fbe7 	bl	8007368 <HAL_DMA_Init>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d001      	beq.n	8005ba4 <HAL_UART_MspInit+0x838>
      Error_Handler();
 8005ba0:	f7fc fc6b 	bl	800247a <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8005ba4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005ba8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a0e      	ldr	r2, [pc, #56]	@ (8005be8 <HAL_UART_MspInit+0x87c>)
 8005bb0:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005bb2:	4a0d      	ldr	r2, [pc, #52]	@ (8005be8 <HAL_UART_MspInit+0x87c>)
 8005bb4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005bb8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	2100      	movs	r1, #0
 8005bc4:	2027      	movs	r0, #39	@ 0x27
 8005bc6:	f001 fb22 	bl	800720e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005bca:	2027      	movs	r0, #39	@ 0x27
 8005bcc:	f001 fb39 	bl	8007242 <HAL_NVIC_EnableIRQ>
}
 8005bd0:	e0e1      	b.n	8005d96 <HAL_UART_MspInit+0xa2a>
 8005bd2:	bf00      	nop
 8005bd4:	40004800 	.word	0x40004800
 8005bd8:	58024400 	.word	0x58024400
 8005bdc:	58020c00 	.word	0x58020c00
 8005be0:	24001754 	.word	0x24001754
 8005be4:	400200a0 	.word	0x400200a0
 8005be8:	240017cc 	.word	0x240017cc
 8005bec:	400200b8 	.word	0x400200b8
  else if(uartHandle->Instance==USART6)
 8005bf0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005bf4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a68      	ldr	r2, [pc, #416]	@ (8005da0 <HAL_UART_MspInit+0xa34>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	f040 80c9 	bne.w	8005d96 <HAL_UART_MspInit+0xa2a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8005c04:	f04f 0201 	mov.w	r2, #1
 8005c08:	f04f 0300 	mov.w	r3, #0
 8005c0c:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8005c10:	2300      	movs	r3, #0
 8005c12:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005c16:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	f005 fbca 	bl	800b3b4 <HAL_RCCEx_PeriphCLKConfig>
 8005c20:	4603      	mov	r3, r0
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d001      	beq.n	8005c2a <HAL_UART_MspInit+0x8be>
      Error_Handler();
 8005c26:	f7fc fc28 	bl	800247a <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8005c2a:	4b5e      	ldr	r3, [pc, #376]	@ (8005da4 <HAL_UART_MspInit+0xa38>)
 8005c2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c30:	4a5c      	ldr	r2, [pc, #368]	@ (8005da4 <HAL_UART_MspInit+0xa38>)
 8005c32:	f043 0320 	orr.w	r3, r3, #32
 8005c36:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005c3a:	4b5a      	ldr	r3, [pc, #360]	@ (8005da4 <HAL_UART_MspInit+0xa38>)
 8005c3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c40:	f003 0220 	and.w	r2, r3, #32
 8005c44:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005c48:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005c4c:	601a      	str	r2, [r3, #0]
 8005c4e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005c52:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005c56:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005c58:	4b52      	ldr	r3, [pc, #328]	@ (8005da4 <HAL_UART_MspInit+0xa38>)
 8005c5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005c5e:	4a51      	ldr	r2, [pc, #324]	@ (8005da4 <HAL_UART_MspInit+0xa38>)
 8005c60:	f043 0304 	orr.w	r3, r3, #4
 8005c64:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005c68:	4b4e      	ldr	r3, [pc, #312]	@ (8005da4 <HAL_UART_MspInit+0xa38>)
 8005c6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005c6e:	f003 0204 	and.w	r2, r3, #4
 8005c72:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005c76:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c7a:	601a      	str	r2, [r3, #0]
 8005c7c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005c80:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c84:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005c86:	23c0      	movs	r3, #192	@ 0xc0
 8005c88:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c8c:	2302      	movs	r3, #2
 8005c8e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c92:	2300      	movs	r3, #0
 8005c94:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c98:	2300      	movs	r3, #0
 8005c9a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8005c9e:	2307      	movs	r3, #7
 8005ca0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005ca4:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8005ca8:	4619      	mov	r1, r3
 8005caa:	483f      	ldr	r0, [pc, #252]	@ (8005da8 <HAL_UART_MspInit+0xa3c>)
 8005cac:	f004 f998 	bl	8009fe0 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA1_Stream0;
 8005cb0:	4b3e      	ldr	r3, [pc, #248]	@ (8005dac <HAL_UART_MspInit+0xa40>)
 8005cb2:	4a3f      	ldr	r2, [pc, #252]	@ (8005db0 <HAL_UART_MspInit+0xa44>)
 8005cb4:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Request = DMA_REQUEST_USART6_RX;
 8005cb6:	4b3d      	ldr	r3, [pc, #244]	@ (8005dac <HAL_UART_MspInit+0xa40>)
 8005cb8:	2247      	movs	r2, #71	@ 0x47
 8005cba:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005cbc:	4b3b      	ldr	r3, [pc, #236]	@ (8005dac <HAL_UART_MspInit+0xa40>)
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005cc2:	4b3a      	ldr	r3, [pc, #232]	@ (8005dac <HAL_UART_MspInit+0xa40>)
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005cc8:	4b38      	ldr	r3, [pc, #224]	@ (8005dac <HAL_UART_MspInit+0xa40>)
 8005cca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005cce:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005cd0:	4b36      	ldr	r3, [pc, #216]	@ (8005dac <HAL_UART_MspInit+0xa40>)
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005cd6:	4b35      	ldr	r3, [pc, #212]	@ (8005dac <HAL_UART_MspInit+0xa40>)
 8005cd8:	2200      	movs	r2, #0
 8005cda:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8005cdc:	4b33      	ldr	r3, [pc, #204]	@ (8005dac <HAL_UART_MspInit+0xa40>)
 8005cde:	2200      	movs	r2, #0
 8005ce0:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005ce2:	4b32      	ldr	r3, [pc, #200]	@ (8005dac <HAL_UART_MspInit+0xa40>)
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005ce8:	4b30      	ldr	r3, [pc, #192]	@ (8005dac <HAL_UART_MspInit+0xa40>)
 8005cea:	2200      	movs	r2, #0
 8005cec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8005cee:	482f      	ldr	r0, [pc, #188]	@ (8005dac <HAL_UART_MspInit+0xa40>)
 8005cf0:	f001 fb3a 	bl	8007368 <HAL_DMA_Init>
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d001      	beq.n	8005cfe <HAL_UART_MspInit+0x992>
      Error_Handler();
 8005cfa:	f7fc fbbe 	bl	800247a <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8005cfe:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005d02:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a28      	ldr	r2, [pc, #160]	@ (8005dac <HAL_UART_MspInit+0xa40>)
 8005d0a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005d0e:	4a27      	ldr	r2, [pc, #156]	@ (8005dac <HAL_UART_MspInit+0xa40>)
 8005d10:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005d14:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA1_Stream1;
 8005d1c:	4b25      	ldr	r3, [pc, #148]	@ (8005db4 <HAL_UART_MspInit+0xa48>)
 8005d1e:	4a26      	ldr	r2, [pc, #152]	@ (8005db8 <HAL_UART_MspInit+0xa4c>)
 8005d20:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Request = DMA_REQUEST_USART6_TX;
 8005d22:	4b24      	ldr	r3, [pc, #144]	@ (8005db4 <HAL_UART_MspInit+0xa48>)
 8005d24:	2248      	movs	r2, #72	@ 0x48
 8005d26:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005d28:	4b22      	ldr	r3, [pc, #136]	@ (8005db4 <HAL_UART_MspInit+0xa48>)
 8005d2a:	2240      	movs	r2, #64	@ 0x40
 8005d2c:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005d2e:	4b21      	ldr	r3, [pc, #132]	@ (8005db4 <HAL_UART_MspInit+0xa48>)
 8005d30:	2200      	movs	r2, #0
 8005d32:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005d34:	4b1f      	ldr	r3, [pc, #124]	@ (8005db4 <HAL_UART_MspInit+0xa48>)
 8005d36:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005d3a:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005d3c:	4b1d      	ldr	r3, [pc, #116]	@ (8005db4 <HAL_UART_MspInit+0xa48>)
 8005d3e:	2200      	movs	r2, #0
 8005d40:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005d42:	4b1c      	ldr	r3, [pc, #112]	@ (8005db4 <HAL_UART_MspInit+0xa48>)
 8005d44:	2200      	movs	r2, #0
 8005d46:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8005d48:	4b1a      	ldr	r3, [pc, #104]	@ (8005db4 <HAL_UART_MspInit+0xa48>)
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005d4e:	4b19      	ldr	r3, [pc, #100]	@ (8005db4 <HAL_UART_MspInit+0xa48>)
 8005d50:	2200      	movs	r2, #0
 8005d52:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005d54:	4b17      	ldr	r3, [pc, #92]	@ (8005db4 <HAL_UART_MspInit+0xa48>)
 8005d56:	2200      	movs	r2, #0
 8005d58:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8005d5a:	4816      	ldr	r0, [pc, #88]	@ (8005db4 <HAL_UART_MspInit+0xa48>)
 8005d5c:	f001 fb04 	bl	8007368 <HAL_DMA_Init>
 8005d60:	4603      	mov	r3, r0
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d001      	beq.n	8005d6a <HAL_UART_MspInit+0x9fe>
      Error_Handler();
 8005d66:	f7fc fb88 	bl	800247a <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 8005d6a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005d6e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a0f      	ldr	r2, [pc, #60]	@ (8005db4 <HAL_UART_MspInit+0xa48>)
 8005d76:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005d78:	4a0e      	ldr	r2, [pc, #56]	@ (8005db4 <HAL_UART_MspInit+0xa48>)
 8005d7a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005d7e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8005d86:	2200      	movs	r2, #0
 8005d88:	2100      	movs	r1, #0
 8005d8a:	2047      	movs	r0, #71	@ 0x47
 8005d8c:	f001 fa3f 	bl	800720e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8005d90:	2047      	movs	r0, #71	@ 0x47
 8005d92:	f001 fa56 	bl	8007242 <HAL_NVIC_EnableIRQ>
}
 8005d96:	bf00      	nop
 8005d98:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	bd80      	pop	{r7, pc}
 8005da0:	40011400 	.word	0x40011400
 8005da4:	58024400 	.word	0x58024400
 8005da8:	58020800 	.word	0x58020800
 8005dac:	24001844 	.word	0x24001844
 8005db0:	40020010 	.word	0x40020010
 8005db4:	240018bc 	.word	0x240018bc
 8005db8:	40020028 	.word	0x40020028

08005dbc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
    ldr   sp, =_estack      /* set stack pointer */
 8005dbc:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8005df8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8005dc0:	f7fe feda 	bl	8004b78 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005dc4:	f7fe fe38 	bl	8004a38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005dc8:	480c      	ldr	r0, [pc, #48]	@ (8005dfc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005dca:	490d      	ldr	r1, [pc, #52]	@ (8005e00 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005dcc:	4a0d      	ldr	r2, [pc, #52]	@ (8005e04 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005dce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005dd0:	e002      	b.n	8005dd8 <LoopCopyDataInit>

08005dd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005dd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005dd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005dd6:	3304      	adds	r3, #4

08005dd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005dd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005dda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005ddc:	d3f9      	bcc.n	8005dd2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005dde:	4a0a      	ldr	r2, [pc, #40]	@ (8005e08 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005de0:	4c0a      	ldr	r4, [pc, #40]	@ (8005e0c <LoopFillZerobss+0x22>)
  movs r3, #0
 8005de2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005de4:	e001      	b.n	8005dea <LoopFillZerobss>

08005de6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005de6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005de8:	3204      	adds	r2, #4

08005dea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005dea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005dec:	d3fb      	bcc.n	8005de6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005dee:	f00d f9c3 	bl	8013178 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005df2:	f7fb fe85 	bl	8001b00 <main>
  bx  lr
 8005df6:	4770      	bx	lr
    ldr   sp, =_estack      /* set stack pointer */
 8005df8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8005dfc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8005e00:	24000200 	.word	0x24000200
  ldr r2, =_sidata
 8005e04:	08017e50 	.word	0x08017e50
  ldr r2, =_sbss
 8005e08:	24000200 	.word	0x24000200
  ldr r4, =_ebss
 8005e0c:	24001a84 	.word	0x24001a84

08005e10 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005e10:	e7fe      	b.n	8005e10 <ADC3_IRQHandler>
	...

08005e14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b082      	sub	sp, #8
 8005e18:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005e1a:	2003      	movs	r0, #3
 8005e1c:	f001 f9ec 	bl	80071f8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005e20:	f005 f8f2 	bl	800b008 <HAL_RCC_GetSysClockFreq>
 8005e24:	4602      	mov	r2, r0
 8005e26:	4b15      	ldr	r3, [pc, #84]	@ (8005e7c <HAL_Init+0x68>)
 8005e28:	699b      	ldr	r3, [r3, #24]
 8005e2a:	0a1b      	lsrs	r3, r3, #8
 8005e2c:	f003 030f 	and.w	r3, r3, #15
 8005e30:	4913      	ldr	r1, [pc, #76]	@ (8005e80 <HAL_Init+0x6c>)
 8005e32:	5ccb      	ldrb	r3, [r1, r3]
 8005e34:	f003 031f 	and.w	r3, r3, #31
 8005e38:	fa22 f303 	lsr.w	r3, r2, r3
 8005e3c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005e3e:	4b0f      	ldr	r3, [pc, #60]	@ (8005e7c <HAL_Init+0x68>)
 8005e40:	699b      	ldr	r3, [r3, #24]
 8005e42:	f003 030f 	and.w	r3, r3, #15
 8005e46:	4a0e      	ldr	r2, [pc, #56]	@ (8005e80 <HAL_Init+0x6c>)
 8005e48:	5cd3      	ldrb	r3, [r2, r3]
 8005e4a:	f003 031f 	and.w	r3, r3, #31
 8005e4e:	687a      	ldr	r2, [r7, #4]
 8005e50:	fa22 f303 	lsr.w	r3, r2, r3
 8005e54:	4a0b      	ldr	r2, [pc, #44]	@ (8005e84 <HAL_Init+0x70>)
 8005e56:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005e58:	4a0b      	ldr	r2, [pc, #44]	@ (8005e88 <HAL_Init+0x74>)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005e5e:	200f      	movs	r0, #15
 8005e60:	f000 f814 	bl	8005e8c <HAL_InitTick>
 8005e64:	4603      	mov	r3, r0
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d001      	beq.n	8005e6e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	e002      	b.n	8005e74 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005e6e:	f7fe fc31 	bl	80046d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005e72:	2300      	movs	r3, #0
}
 8005e74:	4618      	mov	r0, r3
 8005e76:	3708      	adds	r7, #8
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bd80      	pop	{r7, pc}
 8005e7c:	58024400 	.word	0x58024400
 8005e80:	08017140 	.word	0x08017140
 8005e84:	2400002c 	.word	0x2400002c
 8005e88:	24000028 	.word	0x24000028

08005e8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b082      	sub	sp, #8
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8005e94:	4b15      	ldr	r3, [pc, #84]	@ (8005eec <HAL_InitTick+0x60>)
 8005e96:	781b      	ldrb	r3, [r3, #0]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d101      	bne.n	8005ea0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	e021      	b.n	8005ee4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8005ea0:	4b13      	ldr	r3, [pc, #76]	@ (8005ef0 <HAL_InitTick+0x64>)
 8005ea2:	681a      	ldr	r2, [r3, #0]
 8005ea4:	4b11      	ldr	r3, [pc, #68]	@ (8005eec <HAL_InitTick+0x60>)
 8005ea6:	781b      	ldrb	r3, [r3, #0]
 8005ea8:	4619      	mov	r1, r3
 8005eaa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005eae:	fbb3 f3f1 	udiv	r3, r3, r1
 8005eb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f001 f9d1 	bl	800725e <HAL_SYSTICK_Config>
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d001      	beq.n	8005ec6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	e00e      	b.n	8005ee4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2b0f      	cmp	r3, #15
 8005eca:	d80a      	bhi.n	8005ee2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005ecc:	2200      	movs	r2, #0
 8005ece:	6879      	ldr	r1, [r7, #4]
 8005ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ed4:	f001 f99b 	bl	800720e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005ed8:	4a06      	ldr	r2, [pc, #24]	@ (8005ef4 <HAL_InitTick+0x68>)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	e000      	b.n	8005ee4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8005ee2:	2301      	movs	r3, #1
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	3708      	adds	r7, #8
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}
 8005eec:	24000034 	.word	0x24000034
 8005ef0:	24000028 	.word	0x24000028
 8005ef4:	24000030 	.word	0x24000030

08005ef8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005ef8:	b480      	push	{r7}
 8005efa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005efc:	4b06      	ldr	r3, [pc, #24]	@ (8005f18 <HAL_IncTick+0x20>)
 8005efe:	781b      	ldrb	r3, [r3, #0]
 8005f00:	461a      	mov	r2, r3
 8005f02:	4b06      	ldr	r3, [pc, #24]	@ (8005f1c <HAL_IncTick+0x24>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4413      	add	r3, r2
 8005f08:	4a04      	ldr	r2, [pc, #16]	@ (8005f1c <HAL_IncTick+0x24>)
 8005f0a:	6013      	str	r3, [r2, #0]
}
 8005f0c:	bf00      	nop
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f14:	4770      	bx	lr
 8005f16:	bf00      	nop
 8005f18:	24000034 	.word	0x24000034
 8005f1c:	24001934 	.word	0x24001934

08005f20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005f20:	b480      	push	{r7}
 8005f22:	af00      	add	r7, sp, #0
  return uwTick;
 8005f24:	4b03      	ldr	r3, [pc, #12]	@ (8005f34 <HAL_GetTick+0x14>)
 8005f26:	681b      	ldr	r3, [r3, #0]
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f30:	4770      	bx	lr
 8005f32:	bf00      	nop
 8005f34:	24001934 	.word	0x24001934

08005f38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b084      	sub	sp, #16
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005f40:	f7ff ffee 	bl	8005f20 <HAL_GetTick>
 8005f44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f50:	d005      	beq.n	8005f5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005f52:	4b0a      	ldr	r3, [pc, #40]	@ (8005f7c <HAL_Delay+0x44>)
 8005f54:	781b      	ldrb	r3, [r3, #0]
 8005f56:	461a      	mov	r2, r3
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	4413      	add	r3, r2
 8005f5c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005f5e:	bf00      	nop
 8005f60:	f7ff ffde 	bl	8005f20 <HAL_GetTick>
 8005f64:	4602      	mov	r2, r0
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	1ad3      	subs	r3, r2, r3
 8005f6a:	68fa      	ldr	r2, [r7, #12]
 8005f6c:	429a      	cmp	r2, r3
 8005f6e:	d8f7      	bhi.n	8005f60 <HAL_Delay+0x28>
  {
  }
}
 8005f70:	bf00      	nop
 8005f72:	bf00      	nop
 8005f74:	3710      	adds	r7, #16
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}
 8005f7a:	bf00      	nop
 8005f7c:	24000034 	.word	0x24000034

08005f80 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8005f80:	b480      	push	{r7}
 8005f82:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8005f84:	4b03      	ldr	r3, [pc, #12]	@ (8005f94 <HAL_GetREVID+0x14>)
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	0c1b      	lsrs	r3, r3, #16
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f92:	4770      	bx	lr
 8005f94:	5c001000 	.word	0x5c001000

08005f98 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b083      	sub	sp, #12
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
 8005fa0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	689b      	ldr	r3, [r3, #8]
 8005fa6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	431a      	orrs	r2, r3
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	609a      	str	r2, [r3, #8]
}
 8005fb2:	bf00      	nop
 8005fb4:	370c      	adds	r7, #12
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbc:	4770      	bx	lr

08005fbe <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005fbe:	b480      	push	{r7}
 8005fc0:	b083      	sub	sp, #12
 8005fc2:	af00      	add	r7, sp, #0
 8005fc4:	6078      	str	r0, [r7, #4]
 8005fc6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	689b      	ldr	r3, [r3, #8]
 8005fcc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	431a      	orrs	r2, r3
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	609a      	str	r2, [r3, #8]
}
 8005fd8:	bf00      	nop
 8005fda:	370c      	adds	r7, #12
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe2:	4770      	bx	lr

08005fe4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b083      	sub	sp, #12
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	370c      	adds	r7, #12
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffe:	4770      	bx	lr

08006000 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8006000:	b480      	push	{r7}
 8006002:	b087      	sub	sp, #28
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
 8006008:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006010:	2b00      	cmp	r3, #0
 8006012:	d107      	bne.n	8006024 <LL_ADC_SetChannelPreselection+0x24>
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	0e9b      	lsrs	r3, r3, #26
 8006018:	f003 031f 	and.w	r3, r3, #31
 800601c:	2201      	movs	r2, #1
 800601e:	fa02 f303 	lsl.w	r3, r2, r3
 8006022:	e015      	b.n	8006050 <LL_ADC_SetChannelPreselection+0x50>
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006028:	693b      	ldr	r3, [r7, #16]
 800602a:	fa93 f3a3 	rbit	r3, r3
 800602e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d101      	bne.n	800603e <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 800603a:	2320      	movs	r3, #32
 800603c:	e003      	b.n	8006046 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	fab3 f383 	clz	r3, r3
 8006044:	b2db      	uxtb	r3, r3
 8006046:	f003 031f 	and.w	r3, r3, #31
 800604a:	2201      	movs	r2, #1
 800604c:	fa02 f303 	lsl.w	r3, r2, r3
 8006050:	687a      	ldr	r2, [r7, #4]
 8006052:	69d2      	ldr	r2, [r2, #28]
 8006054:	431a      	orrs	r2, r3
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 800605a:	bf00      	nop
 800605c:	371c      	adds	r7, #28
 800605e:	46bd      	mov	sp, r7
 8006060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006064:	4770      	bx	lr

08006066 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8006066:	b480      	push	{r7}
 8006068:	b087      	sub	sp, #28
 800606a:	af00      	add	r7, sp, #0
 800606c:	60f8      	str	r0, [r7, #12]
 800606e:	60b9      	str	r1, [r7, #8]
 8006070:	607a      	str	r2, [r7, #4]
 8006072:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	3360      	adds	r3, #96	@ 0x60
 8006078:	461a      	mov	r2, r3
 800607a:	68bb      	ldr	r3, [r7, #8]
 800607c:	009b      	lsls	r3, r3, #2
 800607e:	4413      	add	r3, r2
 8006080:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	430b      	orrs	r3, r1
 8006094:	431a      	orrs	r2, r3
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800609a:	bf00      	nop
 800609c:	371c      	adds	r7, #28
 800609e:	46bd      	mov	sp, r7
 80060a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a4:	4770      	bx	lr

080060a6 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80060a6:	b480      	push	{r7}
 80060a8:	b085      	sub	sp, #20
 80060aa:	af00      	add	r7, sp, #0
 80060ac:	60f8      	str	r0, [r7, #12]
 80060ae:	60b9      	str	r1, [r7, #8]
 80060b0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	691b      	ldr	r3, [r3, #16]
 80060b6:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	f003 031f 	and.w	r3, r3, #31
 80060c0:	6879      	ldr	r1, [r7, #4]
 80060c2:	fa01 f303 	lsl.w	r3, r1, r3
 80060c6:	431a      	orrs	r2, r3
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	611a      	str	r2, [r3, #16]
}
 80060cc:	bf00      	nop
 80060ce:	3714      	adds	r7, #20
 80060d0:	46bd      	mov	sp, r7
 80060d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d6:	4770      	bx	lr

080060d8 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80060d8:	b480      	push	{r7}
 80060da:	b087      	sub	sp, #28
 80060dc:	af00      	add	r7, sp, #0
 80060de:	60f8      	str	r0, [r7, #12]
 80060e0:	60b9      	str	r1, [r7, #8]
 80060e2:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	3360      	adds	r3, #96	@ 0x60
 80060e8:	461a      	mov	r2, r3
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	009b      	lsls	r3, r3, #2
 80060ee:	4413      	add	r3, r2
 80060f0:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80060f2:	697b      	ldr	r3, [r7, #20]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	431a      	orrs	r2, r3
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	601a      	str	r2, [r3, #0]
  }
}
 8006102:	bf00      	nop
 8006104:	371c      	adds	r7, #28
 8006106:	46bd      	mov	sp, r7
 8006108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610c:	4770      	bx	lr

0800610e <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800610e:	b480      	push	{r7}
 8006110:	b087      	sub	sp, #28
 8006112:	af00      	add	r7, sp, #0
 8006114:	60f8      	str	r0, [r7, #12]
 8006116:	60b9      	str	r1, [r7, #8]
 8006118:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	3330      	adds	r3, #48	@ 0x30
 800611e:	461a      	mov	r2, r3
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	0a1b      	lsrs	r3, r3, #8
 8006124:	009b      	lsls	r3, r3, #2
 8006126:	f003 030c 	and.w	r3, r3, #12
 800612a:	4413      	add	r3, r2
 800612c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800612e:	697b      	ldr	r3, [r7, #20]
 8006130:	681a      	ldr	r2, [r3, #0]
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	f003 031f 	and.w	r3, r3, #31
 8006138:	211f      	movs	r1, #31
 800613a:	fa01 f303 	lsl.w	r3, r1, r3
 800613e:	43db      	mvns	r3, r3
 8006140:	401a      	ands	r2, r3
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	0e9b      	lsrs	r3, r3, #26
 8006146:	f003 011f 	and.w	r1, r3, #31
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	f003 031f 	and.w	r3, r3, #31
 8006150:	fa01 f303 	lsl.w	r3, r1, r3
 8006154:	431a      	orrs	r2, r3
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800615a:	bf00      	nop
 800615c:	371c      	adds	r7, #28
 800615e:	46bd      	mov	sp, r7
 8006160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006164:	4770      	bx	lr

08006166 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8006166:	b480      	push	{r7}
 8006168:	b087      	sub	sp, #28
 800616a:	af00      	add	r7, sp, #0
 800616c:	60f8      	str	r0, [r7, #12]
 800616e:	60b9      	str	r1, [r7, #8]
 8006170:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	3314      	adds	r3, #20
 8006176:	461a      	mov	r2, r3
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	0e5b      	lsrs	r3, r3, #25
 800617c:	009b      	lsls	r3, r3, #2
 800617e:	f003 0304 	and.w	r3, r3, #4
 8006182:	4413      	add	r3, r2
 8006184:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	0d1b      	lsrs	r3, r3, #20
 800618e:	f003 031f 	and.w	r3, r3, #31
 8006192:	2107      	movs	r1, #7
 8006194:	fa01 f303 	lsl.w	r3, r1, r3
 8006198:	43db      	mvns	r3, r3
 800619a:	401a      	ands	r2, r3
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	0d1b      	lsrs	r3, r3, #20
 80061a0:	f003 031f 	and.w	r3, r3, #31
 80061a4:	6879      	ldr	r1, [r7, #4]
 80061a6:	fa01 f303 	lsl.w	r3, r1, r3
 80061aa:	431a      	orrs	r2, r3
 80061ac:	697b      	ldr	r3, [r7, #20]
 80061ae:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80061b0:	bf00      	nop
 80061b2:	371c      	adds	r7, #28
 80061b4:	46bd      	mov	sp, r7
 80061b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ba:	4770      	bx	lr

080061bc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80061bc:	b480      	push	{r7}
 80061be:	b085      	sub	sp, #20
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	60f8      	str	r0, [r7, #12]
 80061c4:	60b9      	str	r1, [r7, #8]
 80061c6:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80061d4:	43db      	mvns	r3, r3
 80061d6:	401a      	ands	r2, r3
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	f003 0318 	and.w	r3, r3, #24
 80061de:	4908      	ldr	r1, [pc, #32]	@ (8006200 <LL_ADC_SetChannelSingleDiff+0x44>)
 80061e0:	40d9      	lsrs	r1, r3
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	400b      	ands	r3, r1
 80061e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80061ea:	431a      	orrs	r2, r3
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80061f2:	bf00      	nop
 80061f4:	3714      	adds	r7, #20
 80061f6:	46bd      	mov	sp, r7
 80061f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fc:	4770      	bx	lr
 80061fe:	bf00      	nop
 8006200:	000fffff 	.word	0x000fffff

08006204 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006204:	b480      	push	{r7}
 8006206:	b083      	sub	sp, #12
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	689a      	ldr	r2, [r3, #8]
 8006210:	4b04      	ldr	r3, [pc, #16]	@ (8006224 <LL_ADC_DisableDeepPowerDown+0x20>)
 8006212:	4013      	ands	r3, r2
 8006214:	687a      	ldr	r2, [r7, #4]
 8006216:	6093      	str	r3, [r2, #8]
}
 8006218:	bf00      	nop
 800621a:	370c      	adds	r7, #12
 800621c:	46bd      	mov	sp, r7
 800621e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006222:	4770      	bx	lr
 8006224:	5fffffc0 	.word	0x5fffffc0

08006228 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8006228:	b480      	push	{r7}
 800622a:	b083      	sub	sp, #12
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	689b      	ldr	r3, [r3, #8]
 8006234:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006238:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800623c:	d101      	bne.n	8006242 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800623e:	2301      	movs	r3, #1
 8006240:	e000      	b.n	8006244 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006242:	2300      	movs	r3, #0
}
 8006244:	4618      	mov	r0, r3
 8006246:	370c      	adds	r7, #12
 8006248:	46bd      	mov	sp, r7
 800624a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624e:	4770      	bx	lr

08006250 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006250:	b480      	push	{r7}
 8006252:	b083      	sub	sp, #12
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	689a      	ldr	r2, [r3, #8]
 800625c:	4b05      	ldr	r3, [pc, #20]	@ (8006274 <LL_ADC_EnableInternalRegulator+0x24>)
 800625e:	4013      	ands	r3, r2
 8006260:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006268:	bf00      	nop
 800626a:	370c      	adds	r7, #12
 800626c:	46bd      	mov	sp, r7
 800626e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006272:	4770      	bx	lr
 8006274:	6fffffc0 	.word	0x6fffffc0

08006278 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006278:	b480      	push	{r7}
 800627a:	b083      	sub	sp, #12
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006288:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800628c:	d101      	bne.n	8006292 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800628e:	2301      	movs	r3, #1
 8006290:	e000      	b.n	8006294 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006292:	2300      	movs	r3, #0
}
 8006294:	4618      	mov	r0, r3
 8006296:	370c      	adds	r7, #12
 8006298:	46bd      	mov	sp, r7
 800629a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629e:	4770      	bx	lr

080062a0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80062a0:	b480      	push	{r7}
 80062a2:	b083      	sub	sp, #12
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	689b      	ldr	r3, [r3, #8]
 80062ac:	f003 0301 	and.w	r3, r3, #1
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	d101      	bne.n	80062b8 <LL_ADC_IsEnabled+0x18>
 80062b4:	2301      	movs	r3, #1
 80062b6:	e000      	b.n	80062ba <LL_ADC_IsEnabled+0x1a>
 80062b8:	2300      	movs	r3, #0
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	370c      	adds	r7, #12
 80062be:	46bd      	mov	sp, r7
 80062c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c4:	4770      	bx	lr

080062c6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80062c6:	b480      	push	{r7}
 80062c8:	b083      	sub	sp, #12
 80062ca:	af00      	add	r7, sp, #0
 80062cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	689b      	ldr	r3, [r3, #8]
 80062d2:	f003 0304 	and.w	r3, r3, #4
 80062d6:	2b04      	cmp	r3, #4
 80062d8:	d101      	bne.n	80062de <LL_ADC_REG_IsConversionOngoing+0x18>
 80062da:	2301      	movs	r3, #1
 80062dc:	e000      	b.n	80062e0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80062de:	2300      	movs	r3, #0
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	370c      	adds	r7, #12
 80062e4:	46bd      	mov	sp, r7
 80062e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ea:	4770      	bx	lr

080062ec <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80062ec:	b480      	push	{r7}
 80062ee:	b083      	sub	sp, #12
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	f003 0308 	and.w	r3, r3, #8
 80062fc:	2b08      	cmp	r3, #8
 80062fe:	d101      	bne.n	8006304 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006300:	2301      	movs	r3, #1
 8006302:	e000      	b.n	8006306 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006304:	2300      	movs	r3, #0
}
 8006306:	4618      	mov	r0, r3
 8006308:	370c      	adds	r7, #12
 800630a:	46bd      	mov	sp, r7
 800630c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006310:	4770      	bx	lr
	...

08006314 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006314:	b590      	push	{r4, r7, lr}
 8006316:	b089      	sub	sp, #36	@ 0x24
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800631c:	2300      	movs	r3, #0
 800631e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8006320:	2300      	movs	r3, #0
 8006322:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d101      	bne.n	800632e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	e18f      	b.n	800664e <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	68db      	ldr	r3, [r3, #12]
 8006332:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006338:	2b00      	cmp	r3, #0
 800633a:	d109      	bne.n	8006350 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f7fa fec9 	bl	80010d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2200      	movs	r2, #0
 8006346:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2200      	movs	r2, #0
 800634c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4618      	mov	r0, r3
 8006356:	f7ff ff67 	bl	8006228 <LL_ADC_IsDeepPowerDownEnabled>
 800635a:	4603      	mov	r3, r0
 800635c:	2b00      	cmp	r3, #0
 800635e:	d004      	beq.n	800636a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	4618      	mov	r0, r3
 8006366:	f7ff ff4d 	bl	8006204 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4618      	mov	r0, r3
 8006370:	f7ff ff82 	bl	8006278 <LL_ADC_IsInternalRegulatorEnabled>
 8006374:	4603      	mov	r3, r0
 8006376:	2b00      	cmp	r3, #0
 8006378:	d114      	bne.n	80063a4 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4618      	mov	r0, r3
 8006380:	f7ff ff66 	bl	8006250 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006384:	4b87      	ldr	r3, [pc, #540]	@ (80065a4 <HAL_ADC_Init+0x290>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	099b      	lsrs	r3, r3, #6
 800638a:	4a87      	ldr	r2, [pc, #540]	@ (80065a8 <HAL_ADC_Init+0x294>)
 800638c:	fba2 2303 	umull	r2, r3, r2, r3
 8006390:	099b      	lsrs	r3, r3, #6
 8006392:	3301      	adds	r3, #1
 8006394:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006396:	e002      	b.n	800639e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	3b01      	subs	r3, #1
 800639c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d1f9      	bne.n	8006398 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	4618      	mov	r0, r3
 80063aa:	f7ff ff65 	bl	8006278 <LL_ADC_IsInternalRegulatorEnabled>
 80063ae:	4603      	mov	r3, r0
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d10d      	bne.n	80063d0 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063b8:	f043 0210 	orr.w	r2, r3, #16
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063c4:	f043 0201 	orr.w	r2, r3, #1
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80063cc:	2301      	movs	r3, #1
 80063ce:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4618      	mov	r0, r3
 80063d6:	f7ff ff76 	bl	80062c6 <LL_ADC_REG_IsConversionOngoing>
 80063da:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063e0:	f003 0310 	and.w	r3, r3, #16
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	f040 8129 	bne.w	800663c <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80063ea:	697b      	ldr	r3, [r7, #20]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	f040 8125 	bne.w	800663c <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063f6:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80063fa:	f043 0202 	orr.w	r2, r3, #2
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	4618      	mov	r0, r3
 8006408:	f7ff ff4a 	bl	80062a0 <LL_ADC_IsEnabled>
 800640c:	4603      	mov	r3, r0
 800640e:	2b00      	cmp	r3, #0
 8006410:	d136      	bne.n	8006480 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a65      	ldr	r2, [pc, #404]	@ (80065ac <HAL_ADC_Init+0x298>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d004      	beq.n	8006426 <HAL_ADC_Init+0x112>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4a63      	ldr	r2, [pc, #396]	@ (80065b0 <HAL_ADC_Init+0x29c>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d10e      	bne.n	8006444 <HAL_ADC_Init+0x130>
 8006426:	4861      	ldr	r0, [pc, #388]	@ (80065ac <HAL_ADC_Init+0x298>)
 8006428:	f7ff ff3a 	bl	80062a0 <LL_ADC_IsEnabled>
 800642c:	4604      	mov	r4, r0
 800642e:	4860      	ldr	r0, [pc, #384]	@ (80065b0 <HAL_ADC_Init+0x29c>)
 8006430:	f7ff ff36 	bl	80062a0 <LL_ADC_IsEnabled>
 8006434:	4603      	mov	r3, r0
 8006436:	4323      	orrs	r3, r4
 8006438:	2b00      	cmp	r3, #0
 800643a:	bf0c      	ite	eq
 800643c:	2301      	moveq	r3, #1
 800643e:	2300      	movne	r3, #0
 8006440:	b2db      	uxtb	r3, r3
 8006442:	e008      	b.n	8006456 <HAL_ADC_Init+0x142>
 8006444:	485b      	ldr	r0, [pc, #364]	@ (80065b4 <HAL_ADC_Init+0x2a0>)
 8006446:	f7ff ff2b 	bl	80062a0 <LL_ADC_IsEnabled>
 800644a:	4603      	mov	r3, r0
 800644c:	2b00      	cmp	r3, #0
 800644e:	bf0c      	ite	eq
 8006450:	2301      	moveq	r3, #1
 8006452:	2300      	movne	r3, #0
 8006454:	b2db      	uxtb	r3, r3
 8006456:	2b00      	cmp	r3, #0
 8006458:	d012      	beq.n	8006480 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4a53      	ldr	r2, [pc, #332]	@ (80065ac <HAL_ADC_Init+0x298>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d004      	beq.n	800646e <HAL_ADC_Init+0x15a>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a51      	ldr	r2, [pc, #324]	@ (80065b0 <HAL_ADC_Init+0x29c>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d101      	bne.n	8006472 <HAL_ADC_Init+0x15e>
 800646e:	4a52      	ldr	r2, [pc, #328]	@ (80065b8 <HAL_ADC_Init+0x2a4>)
 8006470:	e000      	b.n	8006474 <HAL_ADC_Init+0x160>
 8006472:	4a52      	ldr	r2, [pc, #328]	@ (80065bc <HAL_ADC_Init+0x2a8>)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	685b      	ldr	r3, [r3, #4]
 8006478:	4619      	mov	r1, r3
 800647a:	4610      	mov	r0, r2
 800647c:	f7ff fd8c 	bl	8005f98 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8006480:	f7ff fd7e 	bl	8005f80 <HAL_GetREVID>
 8006484:	4603      	mov	r3, r0
 8006486:	f241 0203 	movw	r2, #4099	@ 0x1003
 800648a:	4293      	cmp	r3, r2
 800648c:	d914      	bls.n	80064b8 <HAL_ADC_Init+0x1a4>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	689b      	ldr	r3, [r3, #8]
 8006492:	2b10      	cmp	r3, #16
 8006494:	d110      	bne.n	80064b8 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	7d5b      	ldrb	r3, [r3, #21]
 800649a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80064a0:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80064a6:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	7f1b      	ldrb	r3, [r3, #28]
 80064ac:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80064ae:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80064b0:	f043 030c 	orr.w	r3, r3, #12
 80064b4:	61bb      	str	r3, [r7, #24]
 80064b6:	e00d      	b.n	80064d4 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	7d5b      	ldrb	r3, [r3, #21]
 80064bc:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80064c2:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80064c8:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	7f1b      	ldrb	r3, [r3, #28]
 80064ce:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80064d0:	4313      	orrs	r3, r2
 80064d2:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	7f1b      	ldrb	r3, [r3, #28]
 80064d8:	2b01      	cmp	r3, #1
 80064da:	d106      	bne.n	80064ea <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6a1b      	ldr	r3, [r3, #32]
 80064e0:	3b01      	subs	r3, #1
 80064e2:	045b      	lsls	r3, r3, #17
 80064e4:	69ba      	ldr	r2, [r7, #24]
 80064e6:	4313      	orrs	r3, r2
 80064e8:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d009      	beq.n	8006506 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064f6:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064fe:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006500:	69ba      	ldr	r2, [r7, #24]
 8006502:	4313      	orrs	r3, r2
 8006504:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	68da      	ldr	r2, [r3, #12]
 800650c:	4b2c      	ldr	r3, [pc, #176]	@ (80065c0 <HAL_ADC_Init+0x2ac>)
 800650e:	4013      	ands	r3, r2
 8006510:	687a      	ldr	r2, [r7, #4]
 8006512:	6812      	ldr	r2, [r2, #0]
 8006514:	69b9      	ldr	r1, [r7, #24]
 8006516:	430b      	orrs	r3, r1
 8006518:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4618      	mov	r0, r3
 8006520:	f7ff fed1 	bl	80062c6 <LL_ADC_REG_IsConversionOngoing>
 8006524:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4618      	mov	r0, r3
 800652c:	f7ff fede 	bl	80062ec <LL_ADC_INJ_IsConversionOngoing>
 8006530:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d15f      	bne.n	80065f8 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d15c      	bne.n	80065f8 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	7d1b      	ldrb	r3, [r3, #20]
 8006542:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8006548:	4313      	orrs	r3, r2
 800654a:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	68da      	ldr	r2, [r3, #12]
 8006552:	4b1c      	ldr	r3, [pc, #112]	@ (80065c4 <HAL_ADC_Init+0x2b0>)
 8006554:	4013      	ands	r3, r2
 8006556:	687a      	ldr	r2, [r7, #4]
 8006558:	6812      	ldr	r2, [r2, #0]
 800655a:	69b9      	ldr	r1, [r7, #24]
 800655c:	430b      	orrs	r3, r1
 800655e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006566:	2b01      	cmp	r3, #1
 8006568:	d130      	bne.n	80065cc <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800656e:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	691a      	ldr	r2, [r3, #16]
 8006576:	4b14      	ldr	r3, [pc, #80]	@ (80065c8 <HAL_ADC_Init+0x2b4>)
 8006578:	4013      	ands	r3, r2
 800657a:	687a      	ldr	r2, [r7, #4]
 800657c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800657e:	3a01      	subs	r2, #1
 8006580:	0411      	lsls	r1, r2, #16
 8006582:	687a      	ldr	r2, [r7, #4]
 8006584:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006586:	4311      	orrs	r1, r2
 8006588:	687a      	ldr	r2, [r7, #4]
 800658a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800658c:	4311      	orrs	r1, r2
 800658e:	687a      	ldr	r2, [r7, #4]
 8006590:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006592:	430a      	orrs	r2, r1
 8006594:	431a      	orrs	r2, r3
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f042 0201 	orr.w	r2, r2, #1
 800659e:	611a      	str	r2, [r3, #16]
 80065a0:	e01c      	b.n	80065dc <HAL_ADC_Init+0x2c8>
 80065a2:	bf00      	nop
 80065a4:	24000028 	.word	0x24000028
 80065a8:	053e2d63 	.word	0x053e2d63
 80065ac:	40022000 	.word	0x40022000
 80065b0:	40022100 	.word	0x40022100
 80065b4:	58026000 	.word	0x58026000
 80065b8:	40022300 	.word	0x40022300
 80065bc:	58026300 	.word	0x58026300
 80065c0:	fff0c003 	.word	0xfff0c003
 80065c4:	ffffbffc 	.word	0xffffbffc
 80065c8:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	691a      	ldr	r2, [r3, #16]
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f022 0201 	bic.w	r2, r2, #1
 80065da:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	691b      	ldr	r3, [r3, #16]
 80065e2:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	430a      	orrs	r2, r1
 80065f0:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 80065f2:	6878      	ldr	r0, [r7, #4]
 80065f4:	f000 fb20 	bl	8006c38 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	68db      	ldr	r3, [r3, #12]
 80065fc:	2b01      	cmp	r3, #1
 80065fe:	d10c      	bne.n	800661a <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006606:	f023 010f 	bic.w	r1, r3, #15
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	699b      	ldr	r3, [r3, #24]
 800660e:	1e5a      	subs	r2, r3, #1
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	430a      	orrs	r2, r1
 8006616:	631a      	str	r2, [r3, #48]	@ 0x30
 8006618:	e007      	b.n	800662a <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f022 020f 	bic.w	r2, r2, #15
 8006628:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800662e:	f023 0303 	bic.w	r3, r3, #3
 8006632:	f043 0201 	orr.w	r2, r3, #1
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	655a      	str	r2, [r3, #84]	@ 0x54
 800663a:	e007      	b.n	800664c <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006640:	f043 0210 	orr.w	r2, r3, #16
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8006648:	2301      	movs	r3, #1
 800664a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800664c:	7ffb      	ldrb	r3, [r7, #31]
}
 800664e:	4618      	mov	r0, r3
 8006650:	3724      	adds	r7, #36	@ 0x24
 8006652:	46bd      	mov	sp, r7
 8006654:	bd90      	pop	{r4, r7, pc}
 8006656:	bf00      	nop

08006658 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006658:	b590      	push	{r4, r7, lr}
 800665a:	b08d      	sub	sp, #52	@ 0x34
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
 8006660:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006662:	2300      	movs	r3, #0
 8006664:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8006668:	2300      	movs	r3, #0
 800666a:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	68db      	ldr	r3, [r3, #12]
 8006670:	4a65      	ldr	r2, [pc, #404]	@ (8006808 <HAL_ADC_ConfigChannel+0x1b0>)
 8006672:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800667a:	2b01      	cmp	r3, #1
 800667c:	d101      	bne.n	8006682 <HAL_ADC_ConfigChannel+0x2a>
 800667e:	2302      	movs	r3, #2
 8006680:	e2c7      	b.n	8006c12 <HAL_ADC_ConfigChannel+0x5ba>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2201      	movs	r2, #1
 8006686:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4618      	mov	r0, r3
 8006690:	f7ff fe19 	bl	80062c6 <LL_ADC_REG_IsConversionOngoing>
 8006694:	4603      	mov	r3, r0
 8006696:	2b00      	cmp	r3, #0
 8006698:	f040 82ac 	bne.w	8006bf4 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	db2c      	blt.n	80066fe <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d108      	bne.n	80066c2 <HAL_ADC_ConfigChannel+0x6a>
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	0e9b      	lsrs	r3, r3, #26
 80066b6:	f003 031f 	and.w	r3, r3, #31
 80066ba:	2201      	movs	r2, #1
 80066bc:	fa02 f303 	lsl.w	r3, r2, r3
 80066c0:	e016      	b.n	80066f0 <HAL_ADC_ConfigChannel+0x98>
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066c8:	697b      	ldr	r3, [r7, #20]
 80066ca:	fa93 f3a3 	rbit	r3, r3
 80066ce:	613b      	str	r3, [r7, #16]
  return result;
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80066d4:	69bb      	ldr	r3, [r7, #24]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d101      	bne.n	80066de <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 80066da:	2320      	movs	r3, #32
 80066dc:	e003      	b.n	80066e6 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 80066de:	69bb      	ldr	r3, [r7, #24]
 80066e0:	fab3 f383 	clz	r3, r3
 80066e4:	b2db      	uxtb	r3, r3
 80066e6:	f003 031f 	and.w	r3, r3, #31
 80066ea:	2201      	movs	r2, #1
 80066ec:	fa02 f303 	lsl.w	r3, r2, r3
 80066f0:	687a      	ldr	r2, [r7, #4]
 80066f2:	6812      	ldr	r2, [r2, #0]
 80066f4:	69d1      	ldr	r1, [r2, #28]
 80066f6:	687a      	ldr	r2, [r7, #4]
 80066f8:	6812      	ldr	r2, [r2, #0]
 80066fa:	430b      	orrs	r3, r1
 80066fc:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6818      	ldr	r0, [r3, #0]
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	6859      	ldr	r1, [r3, #4]
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	461a      	mov	r2, r3
 800670c:	f7ff fcff 	bl	800610e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	4618      	mov	r0, r3
 8006716:	f7ff fdd6 	bl	80062c6 <LL_ADC_REG_IsConversionOngoing>
 800671a:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	4618      	mov	r0, r3
 8006722:	f7ff fde3 	bl	80062ec <LL_ADC_INJ_IsConversionOngoing>
 8006726:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800672a:	2b00      	cmp	r3, #0
 800672c:	f040 80b8 	bne.w	80068a0 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006732:	2b00      	cmp	r3, #0
 8006734:	f040 80b4 	bne.w	80068a0 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6818      	ldr	r0, [r3, #0]
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	6819      	ldr	r1, [r3, #0]
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	689b      	ldr	r3, [r3, #8]
 8006744:	461a      	mov	r2, r3
 8006746:	f7ff fd0e 	bl	8006166 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800674a:	4b30      	ldr	r3, [pc, #192]	@ (800680c <HAL_ADC_ConfigChannel+0x1b4>)
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006752:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006756:	d10b      	bne.n	8006770 <HAL_ADC_ConfigChannel+0x118>
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	695a      	ldr	r2, [r3, #20]
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	68db      	ldr	r3, [r3, #12]
 8006762:	089b      	lsrs	r3, r3, #2
 8006764:	f003 0307 	and.w	r3, r3, #7
 8006768:	005b      	lsls	r3, r3, #1
 800676a:	fa02 f303 	lsl.w	r3, r2, r3
 800676e:	e01d      	b.n	80067ac <HAL_ADC_ConfigChannel+0x154>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	68db      	ldr	r3, [r3, #12]
 8006776:	f003 0310 	and.w	r3, r3, #16
 800677a:	2b00      	cmp	r3, #0
 800677c:	d10b      	bne.n	8006796 <HAL_ADC_ConfigChannel+0x13e>
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	695a      	ldr	r2, [r3, #20]
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	68db      	ldr	r3, [r3, #12]
 8006788:	089b      	lsrs	r3, r3, #2
 800678a:	f003 0307 	and.w	r3, r3, #7
 800678e:	005b      	lsls	r3, r3, #1
 8006790:	fa02 f303 	lsl.w	r3, r2, r3
 8006794:	e00a      	b.n	80067ac <HAL_ADC_ConfigChannel+0x154>
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	695a      	ldr	r2, [r3, #20]
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	68db      	ldr	r3, [r3, #12]
 80067a0:	089b      	lsrs	r3, r3, #2
 80067a2:	f003 0304 	and.w	r3, r3, #4
 80067a6:	005b      	lsls	r3, r3, #1
 80067a8:	fa02 f303 	lsl.w	r3, r2, r3
 80067ac:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	691b      	ldr	r3, [r3, #16]
 80067b2:	2b04      	cmp	r3, #4
 80067b4:	d02c      	beq.n	8006810 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6818      	ldr	r0, [r3, #0]
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	6919      	ldr	r1, [r3, #16]
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	681a      	ldr	r2, [r3, #0]
 80067c2:	6a3b      	ldr	r3, [r7, #32]
 80067c4:	f7ff fc4f 	bl	8006066 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6818      	ldr	r0, [r3, #0]
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	6919      	ldr	r1, [r3, #16]
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	7e5b      	ldrb	r3, [r3, #25]
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	d102      	bne.n	80067de <HAL_ADC_ConfigChannel+0x186>
 80067d8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80067dc:	e000      	b.n	80067e0 <HAL_ADC_ConfigChannel+0x188>
 80067de:	2300      	movs	r3, #0
 80067e0:	461a      	mov	r2, r3
 80067e2:	f7ff fc79 	bl	80060d8 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6818      	ldr	r0, [r3, #0]
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	6919      	ldr	r1, [r3, #16]
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	7e1b      	ldrb	r3, [r3, #24]
 80067f2:	2b01      	cmp	r3, #1
 80067f4:	d102      	bne.n	80067fc <HAL_ADC_ConfigChannel+0x1a4>
 80067f6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80067fa:	e000      	b.n	80067fe <HAL_ADC_ConfigChannel+0x1a6>
 80067fc:	2300      	movs	r3, #0
 80067fe:	461a      	mov	r2, r3
 8006800:	f7ff fc51 	bl	80060a6 <LL_ADC_SetDataRightShift>
 8006804:	e04c      	b.n	80068a0 <HAL_ADC_ConfigChannel+0x248>
 8006806:	bf00      	nop
 8006808:	47ff0000 	.word	0x47ff0000
 800680c:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006816:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	069b      	lsls	r3, r3, #26
 8006820:	429a      	cmp	r2, r3
 8006822:	d107      	bne.n	8006834 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006832:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800683a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	069b      	lsls	r3, r3, #26
 8006844:	429a      	cmp	r2, r3
 8006846:	d107      	bne.n	8006858 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006856:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800685e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	069b      	lsls	r3, r3, #26
 8006868:	429a      	cmp	r2, r3
 800686a:	d107      	bne.n	800687c <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800687a:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006882:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	069b      	lsls	r3, r3, #26
 800688c:	429a      	cmp	r2, r3
 800688e:	d107      	bne.n	80068a0 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800689e:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	4618      	mov	r0, r3
 80068a6:	f7ff fcfb 	bl	80062a0 <LL_ADC_IsEnabled>
 80068aa:	4603      	mov	r3, r0
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	f040 81aa 	bne.w	8006c06 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6818      	ldr	r0, [r3, #0]
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	6819      	ldr	r1, [r3, #0]
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	68db      	ldr	r3, [r3, #12]
 80068be:	461a      	mov	r2, r3
 80068c0:	f7ff fc7c 	bl	80061bc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	68db      	ldr	r3, [r3, #12]
 80068c8:	4a87      	ldr	r2, [pc, #540]	@ (8006ae8 <HAL_ADC_ConfigChannel+0x490>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	f040 809a 	bne.w	8006a04 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681a      	ldr	r2, [r3, #0]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4984      	ldr	r1, [pc, #528]	@ (8006aec <HAL_ADC_ConfigChannel+0x494>)
 80068da:	428b      	cmp	r3, r1
 80068dc:	d147      	bne.n	800696e <HAL_ADC_ConfigChannel+0x316>
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4983      	ldr	r1, [pc, #524]	@ (8006af0 <HAL_ADC_ConfigChannel+0x498>)
 80068e4:	428b      	cmp	r3, r1
 80068e6:	d040      	beq.n	800696a <HAL_ADC_ConfigChannel+0x312>
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4981      	ldr	r1, [pc, #516]	@ (8006af4 <HAL_ADC_ConfigChannel+0x49c>)
 80068ee:	428b      	cmp	r3, r1
 80068f0:	d039      	beq.n	8006966 <HAL_ADC_ConfigChannel+0x30e>
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4980      	ldr	r1, [pc, #512]	@ (8006af8 <HAL_ADC_ConfigChannel+0x4a0>)
 80068f8:	428b      	cmp	r3, r1
 80068fa:	d032      	beq.n	8006962 <HAL_ADC_ConfigChannel+0x30a>
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	497e      	ldr	r1, [pc, #504]	@ (8006afc <HAL_ADC_ConfigChannel+0x4a4>)
 8006902:	428b      	cmp	r3, r1
 8006904:	d02b      	beq.n	800695e <HAL_ADC_ConfigChannel+0x306>
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	497d      	ldr	r1, [pc, #500]	@ (8006b00 <HAL_ADC_ConfigChannel+0x4a8>)
 800690c:	428b      	cmp	r3, r1
 800690e:	d024      	beq.n	800695a <HAL_ADC_ConfigChannel+0x302>
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	497b      	ldr	r1, [pc, #492]	@ (8006b04 <HAL_ADC_ConfigChannel+0x4ac>)
 8006916:	428b      	cmp	r3, r1
 8006918:	d01d      	beq.n	8006956 <HAL_ADC_ConfigChannel+0x2fe>
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	497a      	ldr	r1, [pc, #488]	@ (8006b08 <HAL_ADC_ConfigChannel+0x4b0>)
 8006920:	428b      	cmp	r3, r1
 8006922:	d016      	beq.n	8006952 <HAL_ADC_ConfigChannel+0x2fa>
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4978      	ldr	r1, [pc, #480]	@ (8006b0c <HAL_ADC_ConfigChannel+0x4b4>)
 800692a:	428b      	cmp	r3, r1
 800692c:	d00f      	beq.n	800694e <HAL_ADC_ConfigChannel+0x2f6>
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4977      	ldr	r1, [pc, #476]	@ (8006b10 <HAL_ADC_ConfigChannel+0x4b8>)
 8006934:	428b      	cmp	r3, r1
 8006936:	d008      	beq.n	800694a <HAL_ADC_ConfigChannel+0x2f2>
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4975      	ldr	r1, [pc, #468]	@ (8006b14 <HAL_ADC_ConfigChannel+0x4bc>)
 800693e:	428b      	cmp	r3, r1
 8006940:	d101      	bne.n	8006946 <HAL_ADC_ConfigChannel+0x2ee>
 8006942:	4b75      	ldr	r3, [pc, #468]	@ (8006b18 <HAL_ADC_ConfigChannel+0x4c0>)
 8006944:	e05a      	b.n	80069fc <HAL_ADC_ConfigChannel+0x3a4>
 8006946:	2300      	movs	r3, #0
 8006948:	e058      	b.n	80069fc <HAL_ADC_ConfigChannel+0x3a4>
 800694a:	4b74      	ldr	r3, [pc, #464]	@ (8006b1c <HAL_ADC_ConfigChannel+0x4c4>)
 800694c:	e056      	b.n	80069fc <HAL_ADC_ConfigChannel+0x3a4>
 800694e:	4b74      	ldr	r3, [pc, #464]	@ (8006b20 <HAL_ADC_ConfigChannel+0x4c8>)
 8006950:	e054      	b.n	80069fc <HAL_ADC_ConfigChannel+0x3a4>
 8006952:	4b6e      	ldr	r3, [pc, #440]	@ (8006b0c <HAL_ADC_ConfigChannel+0x4b4>)
 8006954:	e052      	b.n	80069fc <HAL_ADC_ConfigChannel+0x3a4>
 8006956:	4b6c      	ldr	r3, [pc, #432]	@ (8006b08 <HAL_ADC_ConfigChannel+0x4b0>)
 8006958:	e050      	b.n	80069fc <HAL_ADC_ConfigChannel+0x3a4>
 800695a:	4b72      	ldr	r3, [pc, #456]	@ (8006b24 <HAL_ADC_ConfigChannel+0x4cc>)
 800695c:	e04e      	b.n	80069fc <HAL_ADC_ConfigChannel+0x3a4>
 800695e:	4b72      	ldr	r3, [pc, #456]	@ (8006b28 <HAL_ADC_ConfigChannel+0x4d0>)
 8006960:	e04c      	b.n	80069fc <HAL_ADC_ConfigChannel+0x3a4>
 8006962:	4b72      	ldr	r3, [pc, #456]	@ (8006b2c <HAL_ADC_ConfigChannel+0x4d4>)
 8006964:	e04a      	b.n	80069fc <HAL_ADC_ConfigChannel+0x3a4>
 8006966:	4b72      	ldr	r3, [pc, #456]	@ (8006b30 <HAL_ADC_ConfigChannel+0x4d8>)
 8006968:	e048      	b.n	80069fc <HAL_ADC_ConfigChannel+0x3a4>
 800696a:	2301      	movs	r3, #1
 800696c:	e046      	b.n	80069fc <HAL_ADC_ConfigChannel+0x3a4>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4970      	ldr	r1, [pc, #448]	@ (8006b34 <HAL_ADC_ConfigChannel+0x4dc>)
 8006974:	428b      	cmp	r3, r1
 8006976:	d140      	bne.n	80069fa <HAL_ADC_ConfigChannel+0x3a2>
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	495c      	ldr	r1, [pc, #368]	@ (8006af0 <HAL_ADC_ConfigChannel+0x498>)
 800697e:	428b      	cmp	r3, r1
 8006980:	d039      	beq.n	80069f6 <HAL_ADC_ConfigChannel+0x39e>
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	495b      	ldr	r1, [pc, #364]	@ (8006af4 <HAL_ADC_ConfigChannel+0x49c>)
 8006988:	428b      	cmp	r3, r1
 800698a:	d032      	beq.n	80069f2 <HAL_ADC_ConfigChannel+0x39a>
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4959      	ldr	r1, [pc, #356]	@ (8006af8 <HAL_ADC_ConfigChannel+0x4a0>)
 8006992:	428b      	cmp	r3, r1
 8006994:	d02b      	beq.n	80069ee <HAL_ADC_ConfigChannel+0x396>
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4958      	ldr	r1, [pc, #352]	@ (8006afc <HAL_ADC_ConfigChannel+0x4a4>)
 800699c:	428b      	cmp	r3, r1
 800699e:	d024      	beq.n	80069ea <HAL_ADC_ConfigChannel+0x392>
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	4956      	ldr	r1, [pc, #344]	@ (8006b00 <HAL_ADC_ConfigChannel+0x4a8>)
 80069a6:	428b      	cmp	r3, r1
 80069a8:	d01d      	beq.n	80069e6 <HAL_ADC_ConfigChannel+0x38e>
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	4955      	ldr	r1, [pc, #340]	@ (8006b04 <HAL_ADC_ConfigChannel+0x4ac>)
 80069b0:	428b      	cmp	r3, r1
 80069b2:	d016      	beq.n	80069e2 <HAL_ADC_ConfigChannel+0x38a>
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	4953      	ldr	r1, [pc, #332]	@ (8006b08 <HAL_ADC_ConfigChannel+0x4b0>)
 80069ba:	428b      	cmp	r3, r1
 80069bc:	d00f      	beq.n	80069de <HAL_ADC_ConfigChannel+0x386>
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	4952      	ldr	r1, [pc, #328]	@ (8006b0c <HAL_ADC_ConfigChannel+0x4b4>)
 80069c4:	428b      	cmp	r3, r1
 80069c6:	d008      	beq.n	80069da <HAL_ADC_ConfigChannel+0x382>
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4951      	ldr	r1, [pc, #324]	@ (8006b14 <HAL_ADC_ConfigChannel+0x4bc>)
 80069ce:	428b      	cmp	r3, r1
 80069d0:	d101      	bne.n	80069d6 <HAL_ADC_ConfigChannel+0x37e>
 80069d2:	4b51      	ldr	r3, [pc, #324]	@ (8006b18 <HAL_ADC_ConfigChannel+0x4c0>)
 80069d4:	e012      	b.n	80069fc <HAL_ADC_ConfigChannel+0x3a4>
 80069d6:	2300      	movs	r3, #0
 80069d8:	e010      	b.n	80069fc <HAL_ADC_ConfigChannel+0x3a4>
 80069da:	4b51      	ldr	r3, [pc, #324]	@ (8006b20 <HAL_ADC_ConfigChannel+0x4c8>)
 80069dc:	e00e      	b.n	80069fc <HAL_ADC_ConfigChannel+0x3a4>
 80069de:	4b4b      	ldr	r3, [pc, #300]	@ (8006b0c <HAL_ADC_ConfigChannel+0x4b4>)
 80069e0:	e00c      	b.n	80069fc <HAL_ADC_ConfigChannel+0x3a4>
 80069e2:	4b49      	ldr	r3, [pc, #292]	@ (8006b08 <HAL_ADC_ConfigChannel+0x4b0>)
 80069e4:	e00a      	b.n	80069fc <HAL_ADC_ConfigChannel+0x3a4>
 80069e6:	4b4f      	ldr	r3, [pc, #316]	@ (8006b24 <HAL_ADC_ConfigChannel+0x4cc>)
 80069e8:	e008      	b.n	80069fc <HAL_ADC_ConfigChannel+0x3a4>
 80069ea:	4b4f      	ldr	r3, [pc, #316]	@ (8006b28 <HAL_ADC_ConfigChannel+0x4d0>)
 80069ec:	e006      	b.n	80069fc <HAL_ADC_ConfigChannel+0x3a4>
 80069ee:	4b4f      	ldr	r3, [pc, #316]	@ (8006b2c <HAL_ADC_ConfigChannel+0x4d4>)
 80069f0:	e004      	b.n	80069fc <HAL_ADC_ConfigChannel+0x3a4>
 80069f2:	4b4f      	ldr	r3, [pc, #316]	@ (8006b30 <HAL_ADC_ConfigChannel+0x4d8>)
 80069f4:	e002      	b.n	80069fc <HAL_ADC_ConfigChannel+0x3a4>
 80069f6:	2301      	movs	r3, #1
 80069f8:	e000      	b.n	80069fc <HAL_ADC_ConfigChannel+0x3a4>
 80069fa:	2300      	movs	r3, #0
 80069fc:	4619      	mov	r1, r3
 80069fe:	4610      	mov	r0, r2
 8006a00:	f7ff fafe 	bl	8006000 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	f280 80fc 	bge.w	8006c06 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a36      	ldr	r2, [pc, #216]	@ (8006aec <HAL_ADC_ConfigChannel+0x494>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d004      	beq.n	8006a22 <HAL_ADC_ConfigChannel+0x3ca>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a45      	ldr	r2, [pc, #276]	@ (8006b34 <HAL_ADC_ConfigChannel+0x4dc>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d101      	bne.n	8006a26 <HAL_ADC_ConfigChannel+0x3ce>
 8006a22:	4b45      	ldr	r3, [pc, #276]	@ (8006b38 <HAL_ADC_ConfigChannel+0x4e0>)
 8006a24:	e000      	b.n	8006a28 <HAL_ADC_ConfigChannel+0x3d0>
 8006a26:	4b45      	ldr	r3, [pc, #276]	@ (8006b3c <HAL_ADC_ConfigChannel+0x4e4>)
 8006a28:	4618      	mov	r0, r3
 8006a2a:	f7ff fadb 	bl	8005fe4 <LL_ADC_GetCommonPathInternalCh>
 8006a2e:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4a2d      	ldr	r2, [pc, #180]	@ (8006aec <HAL_ADC_ConfigChannel+0x494>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d004      	beq.n	8006a44 <HAL_ADC_ConfigChannel+0x3ec>
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a3d      	ldr	r2, [pc, #244]	@ (8006b34 <HAL_ADC_ConfigChannel+0x4dc>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d10e      	bne.n	8006a62 <HAL_ADC_ConfigChannel+0x40a>
 8006a44:	4829      	ldr	r0, [pc, #164]	@ (8006aec <HAL_ADC_ConfigChannel+0x494>)
 8006a46:	f7ff fc2b 	bl	80062a0 <LL_ADC_IsEnabled>
 8006a4a:	4604      	mov	r4, r0
 8006a4c:	4839      	ldr	r0, [pc, #228]	@ (8006b34 <HAL_ADC_ConfigChannel+0x4dc>)
 8006a4e:	f7ff fc27 	bl	80062a0 <LL_ADC_IsEnabled>
 8006a52:	4603      	mov	r3, r0
 8006a54:	4323      	orrs	r3, r4
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	bf0c      	ite	eq
 8006a5a:	2301      	moveq	r3, #1
 8006a5c:	2300      	movne	r3, #0
 8006a5e:	b2db      	uxtb	r3, r3
 8006a60:	e008      	b.n	8006a74 <HAL_ADC_ConfigChannel+0x41c>
 8006a62:	4837      	ldr	r0, [pc, #220]	@ (8006b40 <HAL_ADC_ConfigChannel+0x4e8>)
 8006a64:	f7ff fc1c 	bl	80062a0 <LL_ADC_IsEnabled>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	bf0c      	ite	eq
 8006a6e:	2301      	moveq	r3, #1
 8006a70:	2300      	movne	r3, #0
 8006a72:	b2db      	uxtb	r3, r3
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	f000 80b3 	beq.w	8006be0 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	4a31      	ldr	r2, [pc, #196]	@ (8006b44 <HAL_ADC_ConfigChannel+0x4ec>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d165      	bne.n	8006b50 <HAL_ADC_ConfigChannel+0x4f8>
 8006a84:	69fb      	ldr	r3, [r7, #28]
 8006a86:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d160      	bne.n	8006b50 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	4a2b      	ldr	r2, [pc, #172]	@ (8006b40 <HAL_ADC_ConfigChannel+0x4e8>)
 8006a94:	4293      	cmp	r3, r2
 8006a96:	f040 80b6 	bne.w	8006c06 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a13      	ldr	r2, [pc, #76]	@ (8006aec <HAL_ADC_ConfigChannel+0x494>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d004      	beq.n	8006aae <HAL_ADC_ConfigChannel+0x456>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a22      	ldr	r2, [pc, #136]	@ (8006b34 <HAL_ADC_ConfigChannel+0x4dc>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d101      	bne.n	8006ab2 <HAL_ADC_ConfigChannel+0x45a>
 8006aae:	4a22      	ldr	r2, [pc, #136]	@ (8006b38 <HAL_ADC_ConfigChannel+0x4e0>)
 8006ab0:	e000      	b.n	8006ab4 <HAL_ADC_ConfigChannel+0x45c>
 8006ab2:	4a22      	ldr	r2, [pc, #136]	@ (8006b3c <HAL_ADC_ConfigChannel+0x4e4>)
 8006ab4:	69fb      	ldr	r3, [r7, #28]
 8006ab6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006aba:	4619      	mov	r1, r3
 8006abc:	4610      	mov	r0, r2
 8006abe:	f7ff fa7e 	bl	8005fbe <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006ac2:	4b21      	ldr	r3, [pc, #132]	@ (8006b48 <HAL_ADC_ConfigChannel+0x4f0>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	099b      	lsrs	r3, r3, #6
 8006ac8:	4a20      	ldr	r2, [pc, #128]	@ (8006b4c <HAL_ADC_ConfigChannel+0x4f4>)
 8006aca:	fba2 2303 	umull	r2, r3, r2, r3
 8006ace:	099b      	lsrs	r3, r3, #6
 8006ad0:	3301      	adds	r3, #1
 8006ad2:	005b      	lsls	r3, r3, #1
 8006ad4:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8006ad6:	e002      	b.n	8006ade <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	3b01      	subs	r3, #1
 8006adc:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d1f9      	bne.n	8006ad8 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006ae4:	e08f      	b.n	8006c06 <HAL_ADC_ConfigChannel+0x5ae>
 8006ae6:	bf00      	nop
 8006ae8:	47ff0000 	.word	0x47ff0000
 8006aec:	40022000 	.word	0x40022000
 8006af0:	04300002 	.word	0x04300002
 8006af4:	08600004 	.word	0x08600004
 8006af8:	0c900008 	.word	0x0c900008
 8006afc:	10c00010 	.word	0x10c00010
 8006b00:	14f00020 	.word	0x14f00020
 8006b04:	2a000400 	.word	0x2a000400
 8006b08:	2e300800 	.word	0x2e300800
 8006b0c:	32601000 	.word	0x32601000
 8006b10:	43210000 	.word	0x43210000
 8006b14:	4b840000 	.word	0x4b840000
 8006b18:	4fb80000 	.word	0x4fb80000
 8006b1c:	47520000 	.word	0x47520000
 8006b20:	36902000 	.word	0x36902000
 8006b24:	25b00200 	.word	0x25b00200
 8006b28:	21800100 	.word	0x21800100
 8006b2c:	1d500080 	.word	0x1d500080
 8006b30:	19200040 	.word	0x19200040
 8006b34:	40022100 	.word	0x40022100
 8006b38:	40022300 	.word	0x40022300
 8006b3c:	58026300 	.word	0x58026300
 8006b40:	58026000 	.word	0x58026000
 8006b44:	cb840000 	.word	0xcb840000
 8006b48:	24000028 	.word	0x24000028
 8006b4c:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4a31      	ldr	r2, [pc, #196]	@ (8006c1c <HAL_ADC_ConfigChannel+0x5c4>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d11e      	bne.n	8006b98 <HAL_ADC_ConfigChannel+0x540>
 8006b5a:	69fb      	ldr	r3, [r7, #28]
 8006b5c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d119      	bne.n	8006b98 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4a2d      	ldr	r2, [pc, #180]	@ (8006c20 <HAL_ADC_ConfigChannel+0x5c8>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d14b      	bne.n	8006c06 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a2c      	ldr	r2, [pc, #176]	@ (8006c24 <HAL_ADC_ConfigChannel+0x5cc>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d004      	beq.n	8006b82 <HAL_ADC_ConfigChannel+0x52a>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4a2a      	ldr	r2, [pc, #168]	@ (8006c28 <HAL_ADC_ConfigChannel+0x5d0>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d101      	bne.n	8006b86 <HAL_ADC_ConfigChannel+0x52e>
 8006b82:	4a2a      	ldr	r2, [pc, #168]	@ (8006c2c <HAL_ADC_ConfigChannel+0x5d4>)
 8006b84:	e000      	b.n	8006b88 <HAL_ADC_ConfigChannel+0x530>
 8006b86:	4a2a      	ldr	r2, [pc, #168]	@ (8006c30 <HAL_ADC_ConfigChannel+0x5d8>)
 8006b88:	69fb      	ldr	r3, [r7, #28]
 8006b8a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006b8e:	4619      	mov	r1, r3
 8006b90:	4610      	mov	r0, r2
 8006b92:	f7ff fa14 	bl	8005fbe <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006b96:	e036      	b.n	8006c06 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4a25      	ldr	r2, [pc, #148]	@ (8006c34 <HAL_ADC_ConfigChannel+0x5dc>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d131      	bne.n	8006c06 <HAL_ADC_ConfigChannel+0x5ae>
 8006ba2:	69fb      	ldr	r3, [r7, #28]
 8006ba4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d12c      	bne.n	8006c06 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4a1b      	ldr	r2, [pc, #108]	@ (8006c20 <HAL_ADC_ConfigChannel+0x5c8>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d127      	bne.n	8006c06 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a1a      	ldr	r2, [pc, #104]	@ (8006c24 <HAL_ADC_ConfigChannel+0x5cc>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d004      	beq.n	8006bca <HAL_ADC_ConfigChannel+0x572>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a18      	ldr	r2, [pc, #96]	@ (8006c28 <HAL_ADC_ConfigChannel+0x5d0>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d101      	bne.n	8006bce <HAL_ADC_ConfigChannel+0x576>
 8006bca:	4a18      	ldr	r2, [pc, #96]	@ (8006c2c <HAL_ADC_ConfigChannel+0x5d4>)
 8006bcc:	e000      	b.n	8006bd0 <HAL_ADC_ConfigChannel+0x578>
 8006bce:	4a18      	ldr	r2, [pc, #96]	@ (8006c30 <HAL_ADC_ConfigChannel+0x5d8>)
 8006bd0:	69fb      	ldr	r3, [r7, #28]
 8006bd2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006bd6:	4619      	mov	r1, r3
 8006bd8:	4610      	mov	r0, r2
 8006bda:	f7ff f9f0 	bl	8005fbe <LL_ADC_SetCommonPathInternalCh>
 8006bde:	e012      	b.n	8006c06 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006be4:	f043 0220 	orr.w	r2, r3, #32
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8006bec:	2301      	movs	r3, #1
 8006bee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8006bf2:	e008      	b.n	8006c06 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bf8:	f043 0220 	orr.w	r2, r3, #32
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8006c00:	2301      	movs	r3, #1
 8006c02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8006c0e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3734      	adds	r7, #52	@ 0x34
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd90      	pop	{r4, r7, pc}
 8006c1a:	bf00      	nop
 8006c1c:	c7520000 	.word	0xc7520000
 8006c20:	58026000 	.word	0x58026000
 8006c24:	40022000 	.word	0x40022000
 8006c28:	40022100 	.word	0x40022100
 8006c2c:	40022300 	.word	0x40022300
 8006c30:	58026300 	.word	0x58026300
 8006c34:	cfb80000 	.word	0xcfb80000

08006c38 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b084      	sub	sp, #16
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	4a7a      	ldr	r2, [pc, #488]	@ (8006e30 <ADC_ConfigureBoostMode+0x1f8>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d004      	beq.n	8006c54 <ADC_ConfigureBoostMode+0x1c>
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4a79      	ldr	r2, [pc, #484]	@ (8006e34 <ADC_ConfigureBoostMode+0x1fc>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d109      	bne.n	8006c68 <ADC_ConfigureBoostMode+0x30>
 8006c54:	4b78      	ldr	r3, [pc, #480]	@ (8006e38 <ADC_ConfigureBoostMode+0x200>)
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	bf14      	ite	ne
 8006c60:	2301      	movne	r3, #1
 8006c62:	2300      	moveq	r3, #0
 8006c64:	b2db      	uxtb	r3, r3
 8006c66:	e008      	b.n	8006c7a <ADC_ConfigureBoostMode+0x42>
 8006c68:	4b74      	ldr	r3, [pc, #464]	@ (8006e3c <ADC_ConfigureBoostMode+0x204>)
 8006c6a:	689b      	ldr	r3, [r3, #8]
 8006c6c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	bf14      	ite	ne
 8006c74:	2301      	movne	r3, #1
 8006c76:	2300      	moveq	r3, #0
 8006c78:	b2db      	uxtb	r3, r3
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d01c      	beq.n	8006cb8 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8006c7e:	f004 fb3d 	bl	800b2fc <HAL_RCC_GetHCLKFreq>
 8006c82:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	685b      	ldr	r3, [r3, #4]
 8006c88:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006c8c:	d010      	beq.n	8006cb0 <ADC_ConfigureBoostMode+0x78>
 8006c8e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006c92:	d873      	bhi.n	8006d7c <ADC_ConfigureBoostMode+0x144>
 8006c94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c98:	d002      	beq.n	8006ca0 <ADC_ConfigureBoostMode+0x68>
 8006c9a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c9e:	d16d      	bne.n	8006d7c <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	685b      	ldr	r3, [r3, #4]
 8006ca4:	0c1b      	lsrs	r3, r3, #16
 8006ca6:	68fa      	ldr	r2, [r7, #12]
 8006ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cac:	60fb      	str	r3, [r7, #12]
        break;
 8006cae:	e068      	b.n	8006d82 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	089b      	lsrs	r3, r3, #2
 8006cb4:	60fb      	str	r3, [r7, #12]
        break;
 8006cb6:	e064      	b.n	8006d82 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8006cb8:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8006cbc:	f04f 0100 	mov.w	r1, #0
 8006cc0:	f005 fd82 	bl	800c7c8 <HAL_RCCEx_GetPeriphCLKFreq>
 8006cc4:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	685b      	ldr	r3, [r3, #4]
 8006cca:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8006cce:	d051      	beq.n	8006d74 <ADC_ConfigureBoostMode+0x13c>
 8006cd0:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8006cd4:	d854      	bhi.n	8006d80 <ADC_ConfigureBoostMode+0x148>
 8006cd6:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8006cda:	d047      	beq.n	8006d6c <ADC_ConfigureBoostMode+0x134>
 8006cdc:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8006ce0:	d84e      	bhi.n	8006d80 <ADC_ConfigureBoostMode+0x148>
 8006ce2:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8006ce6:	d03d      	beq.n	8006d64 <ADC_ConfigureBoostMode+0x12c>
 8006ce8:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8006cec:	d848      	bhi.n	8006d80 <ADC_ConfigureBoostMode+0x148>
 8006cee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006cf2:	d033      	beq.n	8006d5c <ADC_ConfigureBoostMode+0x124>
 8006cf4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006cf8:	d842      	bhi.n	8006d80 <ADC_ConfigureBoostMode+0x148>
 8006cfa:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8006cfe:	d029      	beq.n	8006d54 <ADC_ConfigureBoostMode+0x11c>
 8006d00:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8006d04:	d83c      	bhi.n	8006d80 <ADC_ConfigureBoostMode+0x148>
 8006d06:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8006d0a:	d01a      	beq.n	8006d42 <ADC_ConfigureBoostMode+0x10a>
 8006d0c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8006d10:	d836      	bhi.n	8006d80 <ADC_ConfigureBoostMode+0x148>
 8006d12:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8006d16:	d014      	beq.n	8006d42 <ADC_ConfigureBoostMode+0x10a>
 8006d18:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8006d1c:	d830      	bhi.n	8006d80 <ADC_ConfigureBoostMode+0x148>
 8006d1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d22:	d00e      	beq.n	8006d42 <ADC_ConfigureBoostMode+0x10a>
 8006d24:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d28:	d82a      	bhi.n	8006d80 <ADC_ConfigureBoostMode+0x148>
 8006d2a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006d2e:	d008      	beq.n	8006d42 <ADC_ConfigureBoostMode+0x10a>
 8006d30:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006d34:	d824      	bhi.n	8006d80 <ADC_ConfigureBoostMode+0x148>
 8006d36:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006d3a:	d002      	beq.n	8006d42 <ADC_ConfigureBoostMode+0x10a>
 8006d3c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006d40:	d11e      	bne.n	8006d80 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	685b      	ldr	r3, [r3, #4]
 8006d46:	0c9b      	lsrs	r3, r3, #18
 8006d48:	005b      	lsls	r3, r3, #1
 8006d4a:	68fa      	ldr	r2, [r7, #12]
 8006d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d50:	60fb      	str	r3, [r7, #12]
        break;
 8006d52:	e016      	b.n	8006d82 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	091b      	lsrs	r3, r3, #4
 8006d58:	60fb      	str	r3, [r7, #12]
        break;
 8006d5a:	e012      	b.n	8006d82 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	095b      	lsrs	r3, r3, #5
 8006d60:	60fb      	str	r3, [r7, #12]
        break;
 8006d62:	e00e      	b.n	8006d82 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	099b      	lsrs	r3, r3, #6
 8006d68:	60fb      	str	r3, [r7, #12]
        break;
 8006d6a:	e00a      	b.n	8006d82 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	09db      	lsrs	r3, r3, #7
 8006d70:	60fb      	str	r3, [r7, #12]
        break;
 8006d72:	e006      	b.n	8006d82 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	0a1b      	lsrs	r3, r3, #8
 8006d78:	60fb      	str	r3, [r7, #12]
        break;
 8006d7a:	e002      	b.n	8006d82 <ADC_ConfigureBoostMode+0x14a>
        break;
 8006d7c:	bf00      	nop
 8006d7e:	e000      	b.n	8006d82 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8006d80:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8006d82:	f7ff f8fd 	bl	8005f80 <HAL_GetREVID>
 8006d86:	4603      	mov	r3, r0
 8006d88:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d815      	bhi.n	8006dbc <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	4a2b      	ldr	r2, [pc, #172]	@ (8006e40 <ADC_ConfigureBoostMode+0x208>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d908      	bls.n	8006daa <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	689a      	ldr	r2, [r3, #8]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006da6:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8006da8:	e03e      	b.n	8006e28 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	689a      	ldr	r2, [r3, #8]
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006db8:	609a      	str	r2, [r3, #8]
}
 8006dba:	e035      	b.n	8006e28 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	085b      	lsrs	r3, r3, #1
 8006dc0:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	4a1f      	ldr	r2, [pc, #124]	@ (8006e44 <ADC_ConfigureBoostMode+0x20c>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d808      	bhi.n	8006ddc <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	689a      	ldr	r2, [r3, #8]
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8006dd8:	609a      	str	r2, [r3, #8]
}
 8006dda:	e025      	b.n	8006e28 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	4a1a      	ldr	r2, [pc, #104]	@ (8006e48 <ADC_ConfigureBoostMode+0x210>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d80a      	bhi.n	8006dfa <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	689b      	ldr	r3, [r3, #8]
 8006dea:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006df6:	609a      	str	r2, [r3, #8]
}
 8006df8:	e016      	b.n	8006e28 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	4a13      	ldr	r2, [pc, #76]	@ (8006e4c <ADC_ConfigureBoostMode+0x214>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d80a      	bhi.n	8006e18 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	689b      	ldr	r3, [r3, #8]
 8006e08:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006e14:	609a      	str	r2, [r3, #8]
}
 8006e16:	e007      	b.n	8006e28 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	689a      	ldr	r2, [r3, #8]
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8006e26:	609a      	str	r2, [r3, #8]
}
 8006e28:	bf00      	nop
 8006e2a:	3710      	adds	r7, #16
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	bd80      	pop	{r7, pc}
 8006e30:	40022000 	.word	0x40022000
 8006e34:	40022100 	.word	0x40022100
 8006e38:	40022300 	.word	0x40022300
 8006e3c:	58026300 	.word	0x58026300
 8006e40:	01312d00 	.word	0x01312d00
 8006e44:	005f5e10 	.word	0x005f5e10
 8006e48:	00bebc20 	.word	0x00bebc20
 8006e4c:	017d7840 	.word	0x017d7840

08006e50 <LL_ADC_IsEnabled>:
{
 8006e50:	b480      	push	{r7}
 8006e52:	b083      	sub	sp, #12
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	689b      	ldr	r3, [r3, #8]
 8006e5c:	f003 0301 	and.w	r3, r3, #1
 8006e60:	2b01      	cmp	r3, #1
 8006e62:	d101      	bne.n	8006e68 <LL_ADC_IsEnabled+0x18>
 8006e64:	2301      	movs	r3, #1
 8006e66:	e000      	b.n	8006e6a <LL_ADC_IsEnabled+0x1a>
 8006e68:	2300      	movs	r3, #0
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	370c      	adds	r7, #12
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e74:	4770      	bx	lr

08006e76 <LL_ADC_REG_IsConversionOngoing>:
{
 8006e76:	b480      	push	{r7}
 8006e78:	b083      	sub	sp, #12
 8006e7a:	af00      	add	r7, sp, #0
 8006e7c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	689b      	ldr	r3, [r3, #8]
 8006e82:	f003 0304 	and.w	r3, r3, #4
 8006e86:	2b04      	cmp	r3, #4
 8006e88:	d101      	bne.n	8006e8e <LL_ADC_REG_IsConversionOngoing+0x18>
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	e000      	b.n	8006e90 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006e8e:	2300      	movs	r3, #0
}
 8006e90:	4618      	mov	r0, r3
 8006e92:	370c      	adds	r7, #12
 8006e94:	46bd      	mov	sp, r7
 8006e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9a:	4770      	bx	lr

08006e9c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8006e9c:	b590      	push	{r4, r7, lr}
 8006e9e:	b09f      	sub	sp, #124	@ 0x7c
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
 8006ea4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006eb2:	2b01      	cmp	r3, #1
 8006eb4:	d101      	bne.n	8006eba <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006eb6:	2302      	movs	r3, #2
 8006eb8:	e0be      	b.n	8007038 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2201      	movs	r2, #1
 8006ebe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4a5c      	ldr	r2, [pc, #368]	@ (8007040 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d102      	bne.n	8006eda <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8006ed4:	4b5b      	ldr	r3, [pc, #364]	@ (8007044 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006ed6:	60bb      	str	r3, [r7, #8]
 8006ed8:	e001      	b.n	8006ede <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8006eda:	2300      	movs	r3, #0
 8006edc:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d10b      	bne.n	8006efc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ee8:	f043 0220 	orr.w	r2, r3, #32
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8006ef8:	2301      	movs	r3, #1
 8006efa:	e09d      	b.n	8007038 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	4618      	mov	r0, r3
 8006f00:	f7ff ffb9 	bl	8006e76 <LL_ADC_REG_IsConversionOngoing>
 8006f04:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	f7ff ffb3 	bl	8006e76 <LL_ADC_REG_IsConversionOngoing>
 8006f10:	4603      	mov	r3, r0
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d17f      	bne.n	8007016 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8006f16:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d17c      	bne.n	8007016 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	4a47      	ldr	r2, [pc, #284]	@ (8007040 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d004      	beq.n	8006f30 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	4a46      	ldr	r2, [pc, #280]	@ (8007044 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d101      	bne.n	8006f34 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8006f30:	4b45      	ldr	r3, [pc, #276]	@ (8007048 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8006f32:	e000      	b.n	8006f36 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8006f34:	4b45      	ldr	r3, [pc, #276]	@ (800704c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8006f36:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d039      	beq.n	8006fb4 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8006f40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f42:	689b      	ldr	r3, [r3, #8]
 8006f44:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	685b      	ldr	r3, [r3, #4]
 8006f4c:	431a      	orrs	r2, r3
 8006f4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f50:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4a3a      	ldr	r2, [pc, #232]	@ (8007040 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d004      	beq.n	8006f66 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a38      	ldr	r2, [pc, #224]	@ (8007044 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d10e      	bne.n	8006f84 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8006f66:	4836      	ldr	r0, [pc, #216]	@ (8007040 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006f68:	f7ff ff72 	bl	8006e50 <LL_ADC_IsEnabled>
 8006f6c:	4604      	mov	r4, r0
 8006f6e:	4835      	ldr	r0, [pc, #212]	@ (8007044 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006f70:	f7ff ff6e 	bl	8006e50 <LL_ADC_IsEnabled>
 8006f74:	4603      	mov	r3, r0
 8006f76:	4323      	orrs	r3, r4
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	bf0c      	ite	eq
 8006f7c:	2301      	moveq	r3, #1
 8006f7e:	2300      	movne	r3, #0
 8006f80:	b2db      	uxtb	r3, r3
 8006f82:	e008      	b.n	8006f96 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8006f84:	4832      	ldr	r0, [pc, #200]	@ (8007050 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8006f86:	f7ff ff63 	bl	8006e50 <LL_ADC_IsEnabled>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	bf0c      	ite	eq
 8006f90:	2301      	moveq	r3, #1
 8006f92:	2300      	movne	r3, #0
 8006f94:	b2db      	uxtb	r3, r3
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d047      	beq.n	800702a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006f9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f9c:	689a      	ldr	r2, [r3, #8]
 8006f9e:	4b2d      	ldr	r3, [pc, #180]	@ (8007054 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8006fa0:	4013      	ands	r3, r2
 8006fa2:	683a      	ldr	r2, [r7, #0]
 8006fa4:	6811      	ldr	r1, [r2, #0]
 8006fa6:	683a      	ldr	r2, [r7, #0]
 8006fa8:	6892      	ldr	r2, [r2, #8]
 8006faa:	430a      	orrs	r2, r1
 8006fac:	431a      	orrs	r2, r3
 8006fae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006fb0:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006fb2:	e03a      	b.n	800702a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8006fb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006fb6:	689b      	ldr	r3, [r3, #8]
 8006fb8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006fbc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006fbe:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	4a1e      	ldr	r2, [pc, #120]	@ (8007040 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d004      	beq.n	8006fd4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	4a1d      	ldr	r2, [pc, #116]	@ (8007044 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	d10e      	bne.n	8006ff2 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8006fd4:	481a      	ldr	r0, [pc, #104]	@ (8007040 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006fd6:	f7ff ff3b 	bl	8006e50 <LL_ADC_IsEnabled>
 8006fda:	4604      	mov	r4, r0
 8006fdc:	4819      	ldr	r0, [pc, #100]	@ (8007044 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006fde:	f7ff ff37 	bl	8006e50 <LL_ADC_IsEnabled>
 8006fe2:	4603      	mov	r3, r0
 8006fe4:	4323      	orrs	r3, r4
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	bf0c      	ite	eq
 8006fea:	2301      	moveq	r3, #1
 8006fec:	2300      	movne	r3, #0
 8006fee:	b2db      	uxtb	r3, r3
 8006ff0:	e008      	b.n	8007004 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8006ff2:	4817      	ldr	r0, [pc, #92]	@ (8007050 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8006ff4:	f7ff ff2c 	bl	8006e50 <LL_ADC_IsEnabled>
 8006ff8:	4603      	mov	r3, r0
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	bf0c      	ite	eq
 8006ffe:	2301      	moveq	r3, #1
 8007000:	2300      	movne	r3, #0
 8007002:	b2db      	uxtb	r3, r3
 8007004:	2b00      	cmp	r3, #0
 8007006:	d010      	beq.n	800702a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007008:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800700a:	689a      	ldr	r2, [r3, #8]
 800700c:	4b11      	ldr	r3, [pc, #68]	@ (8007054 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800700e:	4013      	ands	r3, r2
 8007010:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007012:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007014:	e009      	b.n	800702a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800701a:	f043 0220 	orr.w	r2, r3, #32
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8007022:	2301      	movs	r3, #1
 8007024:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8007028:	e000      	b.n	800702c <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800702a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2200      	movs	r2, #0
 8007030:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8007034:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8007038:	4618      	mov	r0, r3
 800703a:	377c      	adds	r7, #124	@ 0x7c
 800703c:	46bd      	mov	sp, r7
 800703e:	bd90      	pop	{r4, r7, pc}
 8007040:	40022000 	.word	0x40022000
 8007044:	40022100 	.word	0x40022100
 8007048:	40022300 	.word	0x40022300
 800704c:	58026300 	.word	0x58026300
 8007050:	58026000 	.word	0x58026000
 8007054:	fffff0e0 	.word	0xfffff0e0

08007058 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007058:	b480      	push	{r7}
 800705a:	b085      	sub	sp, #20
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	f003 0307 	and.w	r3, r3, #7
 8007066:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007068:	4b0b      	ldr	r3, [pc, #44]	@ (8007098 <__NVIC_SetPriorityGrouping+0x40>)
 800706a:	68db      	ldr	r3, [r3, #12]
 800706c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800706e:	68ba      	ldr	r2, [r7, #8]
 8007070:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007074:	4013      	ands	r3, r2
 8007076:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8007080:	4b06      	ldr	r3, [pc, #24]	@ (800709c <__NVIC_SetPriorityGrouping+0x44>)
 8007082:	4313      	orrs	r3, r2
 8007084:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007086:	4a04      	ldr	r2, [pc, #16]	@ (8007098 <__NVIC_SetPriorityGrouping+0x40>)
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	60d3      	str	r3, [r2, #12]
}
 800708c:	bf00      	nop
 800708e:	3714      	adds	r7, #20
 8007090:	46bd      	mov	sp, r7
 8007092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007096:	4770      	bx	lr
 8007098:	e000ed00 	.word	0xe000ed00
 800709c:	05fa0000 	.word	0x05fa0000

080070a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80070a0:	b480      	push	{r7}
 80070a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80070a4:	4b04      	ldr	r3, [pc, #16]	@ (80070b8 <__NVIC_GetPriorityGrouping+0x18>)
 80070a6:	68db      	ldr	r3, [r3, #12]
 80070a8:	0a1b      	lsrs	r3, r3, #8
 80070aa:	f003 0307 	and.w	r3, r3, #7
}
 80070ae:	4618      	mov	r0, r3
 80070b0:	46bd      	mov	sp, r7
 80070b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b6:	4770      	bx	lr
 80070b8:	e000ed00 	.word	0xe000ed00

080070bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80070bc:	b480      	push	{r7}
 80070be:	b083      	sub	sp, #12
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	4603      	mov	r3, r0
 80070c4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80070c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	db0b      	blt.n	80070e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80070ce:	88fb      	ldrh	r3, [r7, #6]
 80070d0:	f003 021f 	and.w	r2, r3, #31
 80070d4:	4907      	ldr	r1, [pc, #28]	@ (80070f4 <__NVIC_EnableIRQ+0x38>)
 80070d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80070da:	095b      	lsrs	r3, r3, #5
 80070dc:	2001      	movs	r0, #1
 80070de:	fa00 f202 	lsl.w	r2, r0, r2
 80070e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80070e6:	bf00      	nop
 80070e8:	370c      	adds	r7, #12
 80070ea:	46bd      	mov	sp, r7
 80070ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f0:	4770      	bx	lr
 80070f2:	bf00      	nop
 80070f4:	e000e100 	.word	0xe000e100

080070f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b083      	sub	sp, #12
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	4603      	mov	r3, r0
 8007100:	6039      	str	r1, [r7, #0]
 8007102:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007104:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007108:	2b00      	cmp	r3, #0
 800710a:	db0a      	blt.n	8007122 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	b2da      	uxtb	r2, r3
 8007110:	490c      	ldr	r1, [pc, #48]	@ (8007144 <__NVIC_SetPriority+0x4c>)
 8007112:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007116:	0112      	lsls	r2, r2, #4
 8007118:	b2d2      	uxtb	r2, r2
 800711a:	440b      	add	r3, r1
 800711c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007120:	e00a      	b.n	8007138 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	b2da      	uxtb	r2, r3
 8007126:	4908      	ldr	r1, [pc, #32]	@ (8007148 <__NVIC_SetPriority+0x50>)
 8007128:	88fb      	ldrh	r3, [r7, #6]
 800712a:	f003 030f 	and.w	r3, r3, #15
 800712e:	3b04      	subs	r3, #4
 8007130:	0112      	lsls	r2, r2, #4
 8007132:	b2d2      	uxtb	r2, r2
 8007134:	440b      	add	r3, r1
 8007136:	761a      	strb	r2, [r3, #24]
}
 8007138:	bf00      	nop
 800713a:	370c      	adds	r7, #12
 800713c:	46bd      	mov	sp, r7
 800713e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007142:	4770      	bx	lr
 8007144:	e000e100 	.word	0xe000e100
 8007148:	e000ed00 	.word	0xe000ed00

0800714c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800714c:	b480      	push	{r7}
 800714e:	b089      	sub	sp, #36	@ 0x24
 8007150:	af00      	add	r7, sp, #0
 8007152:	60f8      	str	r0, [r7, #12]
 8007154:	60b9      	str	r1, [r7, #8]
 8007156:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	f003 0307 	and.w	r3, r3, #7
 800715e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007160:	69fb      	ldr	r3, [r7, #28]
 8007162:	f1c3 0307 	rsb	r3, r3, #7
 8007166:	2b04      	cmp	r3, #4
 8007168:	bf28      	it	cs
 800716a:	2304      	movcs	r3, #4
 800716c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800716e:	69fb      	ldr	r3, [r7, #28]
 8007170:	3304      	adds	r3, #4
 8007172:	2b06      	cmp	r3, #6
 8007174:	d902      	bls.n	800717c <NVIC_EncodePriority+0x30>
 8007176:	69fb      	ldr	r3, [r7, #28]
 8007178:	3b03      	subs	r3, #3
 800717a:	e000      	b.n	800717e <NVIC_EncodePriority+0x32>
 800717c:	2300      	movs	r3, #0
 800717e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007180:	f04f 32ff 	mov.w	r2, #4294967295
 8007184:	69bb      	ldr	r3, [r7, #24]
 8007186:	fa02 f303 	lsl.w	r3, r2, r3
 800718a:	43da      	mvns	r2, r3
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	401a      	ands	r2, r3
 8007190:	697b      	ldr	r3, [r7, #20]
 8007192:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007194:	f04f 31ff 	mov.w	r1, #4294967295
 8007198:	697b      	ldr	r3, [r7, #20]
 800719a:	fa01 f303 	lsl.w	r3, r1, r3
 800719e:	43d9      	mvns	r1, r3
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80071a4:	4313      	orrs	r3, r2
         );
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	3724      	adds	r7, #36	@ 0x24
 80071aa:	46bd      	mov	sp, r7
 80071ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b0:	4770      	bx	lr
	...

080071b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b082      	sub	sp, #8
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	3b01      	subs	r3, #1
 80071c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80071c4:	d301      	bcc.n	80071ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80071c6:	2301      	movs	r3, #1
 80071c8:	e00f      	b.n	80071ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80071ca:	4a0a      	ldr	r2, [pc, #40]	@ (80071f4 <SysTick_Config+0x40>)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	3b01      	subs	r3, #1
 80071d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80071d2:	210f      	movs	r1, #15
 80071d4:	f04f 30ff 	mov.w	r0, #4294967295
 80071d8:	f7ff ff8e 	bl	80070f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80071dc:	4b05      	ldr	r3, [pc, #20]	@ (80071f4 <SysTick_Config+0x40>)
 80071de:	2200      	movs	r2, #0
 80071e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80071e2:	4b04      	ldr	r3, [pc, #16]	@ (80071f4 <SysTick_Config+0x40>)
 80071e4:	2207      	movs	r2, #7
 80071e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80071e8:	2300      	movs	r3, #0
}
 80071ea:	4618      	mov	r0, r3
 80071ec:	3708      	adds	r7, #8
 80071ee:	46bd      	mov	sp, r7
 80071f0:	bd80      	pop	{r7, pc}
 80071f2:	bf00      	nop
 80071f4:	e000e010 	.word	0xe000e010

080071f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b082      	sub	sp, #8
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007200:	6878      	ldr	r0, [r7, #4]
 8007202:	f7ff ff29 	bl	8007058 <__NVIC_SetPriorityGrouping>
}
 8007206:	bf00      	nop
 8007208:	3708      	adds	r7, #8
 800720a:	46bd      	mov	sp, r7
 800720c:	bd80      	pop	{r7, pc}

0800720e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800720e:	b580      	push	{r7, lr}
 8007210:	b086      	sub	sp, #24
 8007212:	af00      	add	r7, sp, #0
 8007214:	4603      	mov	r3, r0
 8007216:	60b9      	str	r1, [r7, #8]
 8007218:	607a      	str	r2, [r7, #4]
 800721a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800721c:	f7ff ff40 	bl	80070a0 <__NVIC_GetPriorityGrouping>
 8007220:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007222:	687a      	ldr	r2, [r7, #4]
 8007224:	68b9      	ldr	r1, [r7, #8]
 8007226:	6978      	ldr	r0, [r7, #20]
 8007228:	f7ff ff90 	bl	800714c <NVIC_EncodePriority>
 800722c:	4602      	mov	r2, r0
 800722e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007232:	4611      	mov	r1, r2
 8007234:	4618      	mov	r0, r3
 8007236:	f7ff ff5f 	bl	80070f8 <__NVIC_SetPriority>
}
 800723a:	bf00      	nop
 800723c:	3718      	adds	r7, #24
 800723e:	46bd      	mov	sp, r7
 8007240:	bd80      	pop	{r7, pc}

08007242 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007242:	b580      	push	{r7, lr}
 8007244:	b082      	sub	sp, #8
 8007246:	af00      	add	r7, sp, #0
 8007248:	4603      	mov	r3, r0
 800724a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800724c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007250:	4618      	mov	r0, r3
 8007252:	f7ff ff33 	bl	80070bc <__NVIC_EnableIRQ>
}
 8007256:	bf00      	nop
 8007258:	3708      	adds	r7, #8
 800725a:	46bd      	mov	sp, r7
 800725c:	bd80      	pop	{r7, pc}

0800725e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800725e:	b580      	push	{r7, lr}
 8007260:	b082      	sub	sp, #8
 8007262:	af00      	add	r7, sp, #0
 8007264:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f7ff ffa4 	bl	80071b4 <SysTick_Config>
 800726c:	4603      	mov	r3, r0
}
 800726e:	4618      	mov	r0, r3
 8007270:	3708      	adds	r7, #8
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}
	...

08007278 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8007278:	b480      	push	{r7}
 800727a:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 800727c:	f3bf 8f5f 	dmb	sy
}
 8007280:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8007282:	4b07      	ldr	r3, [pc, #28]	@ (80072a0 <HAL_MPU_Disable+0x28>)
 8007284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007286:	4a06      	ldr	r2, [pc, #24]	@ (80072a0 <HAL_MPU_Disable+0x28>)
 8007288:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800728c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800728e:	4b05      	ldr	r3, [pc, #20]	@ (80072a4 <HAL_MPU_Disable+0x2c>)
 8007290:	2200      	movs	r2, #0
 8007292:	605a      	str	r2, [r3, #4]
}
 8007294:	bf00      	nop
 8007296:	46bd      	mov	sp, r7
 8007298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729c:	4770      	bx	lr
 800729e:	bf00      	nop
 80072a0:	e000ed00 	.word	0xe000ed00
 80072a4:	e000ed90 	.word	0xe000ed90

080072a8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80072a8:	b480      	push	{r7}
 80072aa:	b083      	sub	sp, #12
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80072b0:	4a0b      	ldr	r2, [pc, #44]	@ (80072e0 <HAL_MPU_Enable+0x38>)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	f043 0301 	orr.w	r3, r3, #1
 80072b8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80072ba:	4b0a      	ldr	r3, [pc, #40]	@ (80072e4 <HAL_MPU_Enable+0x3c>)
 80072bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072be:	4a09      	ldr	r2, [pc, #36]	@ (80072e4 <HAL_MPU_Enable+0x3c>)
 80072c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072c4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80072c6:	f3bf 8f4f 	dsb	sy
}
 80072ca:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80072cc:	f3bf 8f6f 	isb	sy
}
 80072d0:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80072d2:	bf00      	nop
 80072d4:	370c      	adds	r7, #12
 80072d6:	46bd      	mov	sp, r7
 80072d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072dc:	4770      	bx	lr
 80072de:	bf00      	nop
 80072e0:	e000ed90 	.word	0xe000ed90
 80072e4:	e000ed00 	.word	0xe000ed00

080072e8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80072e8:	b480      	push	{r7}
 80072ea:	b083      	sub	sp, #12
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	785a      	ldrb	r2, [r3, #1]
 80072f4:	4b1b      	ldr	r3, [pc, #108]	@ (8007364 <HAL_MPU_ConfigRegion+0x7c>)
 80072f6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80072f8:	4b1a      	ldr	r3, [pc, #104]	@ (8007364 <HAL_MPU_ConfigRegion+0x7c>)
 80072fa:	691b      	ldr	r3, [r3, #16]
 80072fc:	4a19      	ldr	r2, [pc, #100]	@ (8007364 <HAL_MPU_ConfigRegion+0x7c>)
 80072fe:	f023 0301 	bic.w	r3, r3, #1
 8007302:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8007304:	4a17      	ldr	r2, [pc, #92]	@ (8007364 <HAL_MPU_ConfigRegion+0x7c>)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	685b      	ldr	r3, [r3, #4]
 800730a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	7b1b      	ldrb	r3, [r3, #12]
 8007310:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	7adb      	ldrb	r3, [r3, #11]
 8007316:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007318:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	7a9b      	ldrb	r3, [r3, #10]
 800731e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007320:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	7b5b      	ldrb	r3, [r3, #13]
 8007326:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007328:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	7b9b      	ldrb	r3, [r3, #14]
 800732e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007330:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	7bdb      	ldrb	r3, [r3, #15]
 8007336:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007338:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	7a5b      	ldrb	r3, [r3, #9]
 800733e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007340:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	7a1b      	ldrb	r3, [r3, #8]
 8007346:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007348:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800734a:	687a      	ldr	r2, [r7, #4]
 800734c:	7812      	ldrb	r2, [r2, #0]
 800734e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007350:	4a04      	ldr	r2, [pc, #16]	@ (8007364 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007352:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007354:	6113      	str	r3, [r2, #16]
}
 8007356:	bf00      	nop
 8007358:	370c      	adds	r7, #12
 800735a:	46bd      	mov	sp, r7
 800735c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007360:	4770      	bx	lr
 8007362:	bf00      	nop
 8007364:	e000ed90 	.word	0xe000ed90

08007368 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b086      	sub	sp, #24
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8007370:	f7fe fdd6 	bl	8005f20 <HAL_GetTick>
 8007374:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d101      	bne.n	8007380 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800737c:	2301      	movs	r3, #1
 800737e:	e316      	b.n	80079ae <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	4a66      	ldr	r2, [pc, #408]	@ (8007520 <HAL_DMA_Init+0x1b8>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d04a      	beq.n	8007420 <HAL_DMA_Init+0xb8>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	4a65      	ldr	r2, [pc, #404]	@ (8007524 <HAL_DMA_Init+0x1bc>)
 8007390:	4293      	cmp	r3, r2
 8007392:	d045      	beq.n	8007420 <HAL_DMA_Init+0xb8>
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	4a63      	ldr	r2, [pc, #396]	@ (8007528 <HAL_DMA_Init+0x1c0>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d040      	beq.n	8007420 <HAL_DMA_Init+0xb8>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	4a62      	ldr	r2, [pc, #392]	@ (800752c <HAL_DMA_Init+0x1c4>)
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d03b      	beq.n	8007420 <HAL_DMA_Init+0xb8>
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	4a60      	ldr	r2, [pc, #384]	@ (8007530 <HAL_DMA_Init+0x1c8>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d036      	beq.n	8007420 <HAL_DMA_Init+0xb8>
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	4a5f      	ldr	r2, [pc, #380]	@ (8007534 <HAL_DMA_Init+0x1cc>)
 80073b8:	4293      	cmp	r3, r2
 80073ba:	d031      	beq.n	8007420 <HAL_DMA_Init+0xb8>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	4a5d      	ldr	r2, [pc, #372]	@ (8007538 <HAL_DMA_Init+0x1d0>)
 80073c2:	4293      	cmp	r3, r2
 80073c4:	d02c      	beq.n	8007420 <HAL_DMA_Init+0xb8>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	4a5c      	ldr	r2, [pc, #368]	@ (800753c <HAL_DMA_Init+0x1d4>)
 80073cc:	4293      	cmp	r3, r2
 80073ce:	d027      	beq.n	8007420 <HAL_DMA_Init+0xb8>
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	4a5a      	ldr	r2, [pc, #360]	@ (8007540 <HAL_DMA_Init+0x1d8>)
 80073d6:	4293      	cmp	r3, r2
 80073d8:	d022      	beq.n	8007420 <HAL_DMA_Init+0xb8>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	4a59      	ldr	r2, [pc, #356]	@ (8007544 <HAL_DMA_Init+0x1dc>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d01d      	beq.n	8007420 <HAL_DMA_Init+0xb8>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	4a57      	ldr	r2, [pc, #348]	@ (8007548 <HAL_DMA_Init+0x1e0>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d018      	beq.n	8007420 <HAL_DMA_Init+0xb8>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	4a56      	ldr	r2, [pc, #344]	@ (800754c <HAL_DMA_Init+0x1e4>)
 80073f4:	4293      	cmp	r3, r2
 80073f6:	d013      	beq.n	8007420 <HAL_DMA_Init+0xb8>
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	4a54      	ldr	r2, [pc, #336]	@ (8007550 <HAL_DMA_Init+0x1e8>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d00e      	beq.n	8007420 <HAL_DMA_Init+0xb8>
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	4a53      	ldr	r2, [pc, #332]	@ (8007554 <HAL_DMA_Init+0x1ec>)
 8007408:	4293      	cmp	r3, r2
 800740a:	d009      	beq.n	8007420 <HAL_DMA_Init+0xb8>
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	4a51      	ldr	r2, [pc, #324]	@ (8007558 <HAL_DMA_Init+0x1f0>)
 8007412:	4293      	cmp	r3, r2
 8007414:	d004      	beq.n	8007420 <HAL_DMA_Init+0xb8>
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4a50      	ldr	r2, [pc, #320]	@ (800755c <HAL_DMA_Init+0x1f4>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d101      	bne.n	8007424 <HAL_DMA_Init+0xbc>
 8007420:	2301      	movs	r3, #1
 8007422:	e000      	b.n	8007426 <HAL_DMA_Init+0xbe>
 8007424:	2300      	movs	r3, #0
 8007426:	2b00      	cmp	r3, #0
 8007428:	f000 813b 	beq.w	80076a2 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2202      	movs	r2, #2
 8007430:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2200      	movs	r2, #0
 8007438:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a37      	ldr	r2, [pc, #220]	@ (8007520 <HAL_DMA_Init+0x1b8>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d04a      	beq.n	80074dc <HAL_DMA_Init+0x174>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	4a36      	ldr	r2, [pc, #216]	@ (8007524 <HAL_DMA_Init+0x1bc>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d045      	beq.n	80074dc <HAL_DMA_Init+0x174>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a34      	ldr	r2, [pc, #208]	@ (8007528 <HAL_DMA_Init+0x1c0>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d040      	beq.n	80074dc <HAL_DMA_Init+0x174>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4a33      	ldr	r2, [pc, #204]	@ (800752c <HAL_DMA_Init+0x1c4>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d03b      	beq.n	80074dc <HAL_DMA_Init+0x174>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4a31      	ldr	r2, [pc, #196]	@ (8007530 <HAL_DMA_Init+0x1c8>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d036      	beq.n	80074dc <HAL_DMA_Init+0x174>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	4a30      	ldr	r2, [pc, #192]	@ (8007534 <HAL_DMA_Init+0x1cc>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d031      	beq.n	80074dc <HAL_DMA_Init+0x174>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4a2e      	ldr	r2, [pc, #184]	@ (8007538 <HAL_DMA_Init+0x1d0>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d02c      	beq.n	80074dc <HAL_DMA_Init+0x174>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	4a2d      	ldr	r2, [pc, #180]	@ (800753c <HAL_DMA_Init+0x1d4>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d027      	beq.n	80074dc <HAL_DMA_Init+0x174>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a2b      	ldr	r2, [pc, #172]	@ (8007540 <HAL_DMA_Init+0x1d8>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d022      	beq.n	80074dc <HAL_DMA_Init+0x174>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	4a2a      	ldr	r2, [pc, #168]	@ (8007544 <HAL_DMA_Init+0x1dc>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d01d      	beq.n	80074dc <HAL_DMA_Init+0x174>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	4a28      	ldr	r2, [pc, #160]	@ (8007548 <HAL_DMA_Init+0x1e0>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d018      	beq.n	80074dc <HAL_DMA_Init+0x174>
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	4a27      	ldr	r2, [pc, #156]	@ (800754c <HAL_DMA_Init+0x1e4>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d013      	beq.n	80074dc <HAL_DMA_Init+0x174>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	4a25      	ldr	r2, [pc, #148]	@ (8007550 <HAL_DMA_Init+0x1e8>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d00e      	beq.n	80074dc <HAL_DMA_Init+0x174>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	4a24      	ldr	r2, [pc, #144]	@ (8007554 <HAL_DMA_Init+0x1ec>)
 80074c4:	4293      	cmp	r3, r2
 80074c6:	d009      	beq.n	80074dc <HAL_DMA_Init+0x174>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a22      	ldr	r2, [pc, #136]	@ (8007558 <HAL_DMA_Init+0x1f0>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d004      	beq.n	80074dc <HAL_DMA_Init+0x174>
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	4a21      	ldr	r2, [pc, #132]	@ (800755c <HAL_DMA_Init+0x1f4>)
 80074d8:	4293      	cmp	r3, r2
 80074da:	d108      	bne.n	80074ee <HAL_DMA_Init+0x186>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	681a      	ldr	r2, [r3, #0]
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f022 0201 	bic.w	r2, r2, #1
 80074ea:	601a      	str	r2, [r3, #0]
 80074ec:	e007      	b.n	80074fe <HAL_DMA_Init+0x196>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	681a      	ldr	r2, [r3, #0]
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f022 0201 	bic.w	r2, r2, #1
 80074fc:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80074fe:	e02f      	b.n	8007560 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007500:	f7fe fd0e 	bl	8005f20 <HAL_GetTick>
 8007504:	4602      	mov	r2, r0
 8007506:	693b      	ldr	r3, [r7, #16]
 8007508:	1ad3      	subs	r3, r2, r3
 800750a:	2b05      	cmp	r3, #5
 800750c:	d928      	bls.n	8007560 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2220      	movs	r2, #32
 8007512:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2203      	movs	r2, #3
 8007518:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 800751c:	2301      	movs	r3, #1
 800751e:	e246      	b.n	80079ae <HAL_DMA_Init+0x646>
 8007520:	40020010 	.word	0x40020010
 8007524:	40020028 	.word	0x40020028
 8007528:	40020040 	.word	0x40020040
 800752c:	40020058 	.word	0x40020058
 8007530:	40020070 	.word	0x40020070
 8007534:	40020088 	.word	0x40020088
 8007538:	400200a0 	.word	0x400200a0
 800753c:	400200b8 	.word	0x400200b8
 8007540:	40020410 	.word	0x40020410
 8007544:	40020428 	.word	0x40020428
 8007548:	40020440 	.word	0x40020440
 800754c:	40020458 	.word	0x40020458
 8007550:	40020470 	.word	0x40020470
 8007554:	40020488 	.word	0x40020488
 8007558:	400204a0 	.word	0x400204a0
 800755c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f003 0301 	and.w	r3, r3, #1
 800756a:	2b00      	cmp	r3, #0
 800756c:	d1c8      	bne.n	8007500 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007576:	697a      	ldr	r2, [r7, #20]
 8007578:	4b83      	ldr	r3, [pc, #524]	@ (8007788 <HAL_DMA_Init+0x420>)
 800757a:	4013      	ands	r3, r2
 800757c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8007586:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	691b      	ldr	r3, [r3, #16]
 800758c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007592:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	699b      	ldr	r3, [r3, #24]
 8007598:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800759e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6a1b      	ldr	r3, [r3, #32]
 80075a4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80075a6:	697a      	ldr	r2, [r7, #20]
 80075a8:	4313      	orrs	r3, r2
 80075aa:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075b0:	2b04      	cmp	r3, #4
 80075b2:	d107      	bne.n	80075c4 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075bc:	4313      	orrs	r3, r2
 80075be:	697a      	ldr	r2, [r7, #20]
 80075c0:	4313      	orrs	r3, r2
 80075c2:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80075c4:	4b71      	ldr	r3, [pc, #452]	@ (800778c <HAL_DMA_Init+0x424>)
 80075c6:	681a      	ldr	r2, [r3, #0]
 80075c8:	4b71      	ldr	r3, [pc, #452]	@ (8007790 <HAL_DMA_Init+0x428>)
 80075ca:	4013      	ands	r3, r2
 80075cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80075d0:	d328      	bcc.n	8007624 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	685b      	ldr	r3, [r3, #4]
 80075d6:	2b28      	cmp	r3, #40	@ 0x28
 80075d8:	d903      	bls.n	80075e2 <HAL_DMA_Init+0x27a>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	685b      	ldr	r3, [r3, #4]
 80075de:	2b2e      	cmp	r3, #46	@ 0x2e
 80075e0:	d917      	bls.n	8007612 <HAL_DMA_Init+0x2aa>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	685b      	ldr	r3, [r3, #4]
 80075e6:	2b3e      	cmp	r3, #62	@ 0x3e
 80075e8:	d903      	bls.n	80075f2 <HAL_DMA_Init+0x28a>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	685b      	ldr	r3, [r3, #4]
 80075ee:	2b42      	cmp	r3, #66	@ 0x42
 80075f0:	d90f      	bls.n	8007612 <HAL_DMA_Init+0x2aa>
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	685b      	ldr	r3, [r3, #4]
 80075f6:	2b46      	cmp	r3, #70	@ 0x46
 80075f8:	d903      	bls.n	8007602 <HAL_DMA_Init+0x29a>
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	685b      	ldr	r3, [r3, #4]
 80075fe:	2b48      	cmp	r3, #72	@ 0x48
 8007600:	d907      	bls.n	8007612 <HAL_DMA_Init+0x2aa>
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	685b      	ldr	r3, [r3, #4]
 8007606:	2b4e      	cmp	r3, #78	@ 0x4e
 8007608:	d905      	bls.n	8007616 <HAL_DMA_Init+0x2ae>
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	685b      	ldr	r3, [r3, #4]
 800760e:	2b52      	cmp	r3, #82	@ 0x52
 8007610:	d801      	bhi.n	8007616 <HAL_DMA_Init+0x2ae>
 8007612:	2301      	movs	r3, #1
 8007614:	e000      	b.n	8007618 <HAL_DMA_Init+0x2b0>
 8007616:	2300      	movs	r3, #0
 8007618:	2b00      	cmp	r3, #0
 800761a:	d003      	beq.n	8007624 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800761c:	697b      	ldr	r3, [r7, #20]
 800761e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007622:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	697a      	ldr	r2, [r7, #20]
 800762a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	695b      	ldr	r3, [r3, #20]
 8007632:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007634:	697b      	ldr	r3, [r7, #20]
 8007636:	f023 0307 	bic.w	r3, r3, #7
 800763a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007640:	697a      	ldr	r2, [r7, #20]
 8007642:	4313      	orrs	r3, r2
 8007644:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800764a:	2b04      	cmp	r3, #4
 800764c:	d117      	bne.n	800767e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007652:	697a      	ldr	r2, [r7, #20]
 8007654:	4313      	orrs	r3, r2
 8007656:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800765c:	2b00      	cmp	r3, #0
 800765e:	d00e      	beq.n	800767e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007660:	6878      	ldr	r0, [r7, #4]
 8007662:	f002 fb33 	bl	8009ccc <DMA_CheckFifoParam>
 8007666:	4603      	mov	r3, r0
 8007668:	2b00      	cmp	r3, #0
 800766a:	d008      	beq.n	800767e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2240      	movs	r2, #64	@ 0x40
 8007670:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2201      	movs	r2, #1
 8007676:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800767a:	2301      	movs	r3, #1
 800767c:	e197      	b.n	80079ae <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	697a      	ldr	r2, [r7, #20]
 8007684:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f002 fa6e 	bl	8009b68 <DMA_CalcBaseAndBitshift>
 800768c:	4603      	mov	r3, r0
 800768e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007694:	f003 031f 	and.w	r3, r3, #31
 8007698:	223f      	movs	r2, #63	@ 0x3f
 800769a:	409a      	lsls	r2, r3
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	609a      	str	r2, [r3, #8]
 80076a0:	e0cd      	b.n	800783e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	4a3b      	ldr	r2, [pc, #236]	@ (8007794 <HAL_DMA_Init+0x42c>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d022      	beq.n	80076f2 <HAL_DMA_Init+0x38a>
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4a39      	ldr	r2, [pc, #228]	@ (8007798 <HAL_DMA_Init+0x430>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d01d      	beq.n	80076f2 <HAL_DMA_Init+0x38a>
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	4a38      	ldr	r2, [pc, #224]	@ (800779c <HAL_DMA_Init+0x434>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d018      	beq.n	80076f2 <HAL_DMA_Init+0x38a>
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4a36      	ldr	r2, [pc, #216]	@ (80077a0 <HAL_DMA_Init+0x438>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d013      	beq.n	80076f2 <HAL_DMA_Init+0x38a>
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	4a35      	ldr	r2, [pc, #212]	@ (80077a4 <HAL_DMA_Init+0x43c>)
 80076d0:	4293      	cmp	r3, r2
 80076d2:	d00e      	beq.n	80076f2 <HAL_DMA_Init+0x38a>
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	4a33      	ldr	r2, [pc, #204]	@ (80077a8 <HAL_DMA_Init+0x440>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d009      	beq.n	80076f2 <HAL_DMA_Init+0x38a>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	4a32      	ldr	r2, [pc, #200]	@ (80077ac <HAL_DMA_Init+0x444>)
 80076e4:	4293      	cmp	r3, r2
 80076e6:	d004      	beq.n	80076f2 <HAL_DMA_Init+0x38a>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	4a30      	ldr	r2, [pc, #192]	@ (80077b0 <HAL_DMA_Init+0x448>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d101      	bne.n	80076f6 <HAL_DMA_Init+0x38e>
 80076f2:	2301      	movs	r3, #1
 80076f4:	e000      	b.n	80076f8 <HAL_DMA_Init+0x390>
 80076f6:	2300      	movs	r3, #0
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	f000 8097 	beq.w	800782c <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	4a24      	ldr	r2, [pc, #144]	@ (8007794 <HAL_DMA_Init+0x42c>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d021      	beq.n	800774c <HAL_DMA_Init+0x3e4>
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	4a22      	ldr	r2, [pc, #136]	@ (8007798 <HAL_DMA_Init+0x430>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d01c      	beq.n	800774c <HAL_DMA_Init+0x3e4>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	4a21      	ldr	r2, [pc, #132]	@ (800779c <HAL_DMA_Init+0x434>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d017      	beq.n	800774c <HAL_DMA_Init+0x3e4>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	4a1f      	ldr	r2, [pc, #124]	@ (80077a0 <HAL_DMA_Init+0x438>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d012      	beq.n	800774c <HAL_DMA_Init+0x3e4>
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	4a1e      	ldr	r2, [pc, #120]	@ (80077a4 <HAL_DMA_Init+0x43c>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d00d      	beq.n	800774c <HAL_DMA_Init+0x3e4>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	4a1c      	ldr	r2, [pc, #112]	@ (80077a8 <HAL_DMA_Init+0x440>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d008      	beq.n	800774c <HAL_DMA_Init+0x3e4>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	4a1b      	ldr	r2, [pc, #108]	@ (80077ac <HAL_DMA_Init+0x444>)
 8007740:	4293      	cmp	r3, r2
 8007742:	d003      	beq.n	800774c <HAL_DMA_Init+0x3e4>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	4a19      	ldr	r2, [pc, #100]	@ (80077b0 <HAL_DMA_Init+0x448>)
 800774a:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2202      	movs	r2, #2
 8007750:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2200      	movs	r2, #0
 8007758:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8007764:	697a      	ldr	r2, [r7, #20]
 8007766:	4b13      	ldr	r3, [pc, #76]	@ (80077b4 <HAL_DMA_Init+0x44c>)
 8007768:	4013      	ands	r3, r2
 800776a:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	689b      	ldr	r3, [r3, #8]
 8007770:	2b40      	cmp	r3, #64	@ 0x40
 8007772:	d021      	beq.n	80077b8 <HAL_DMA_Init+0x450>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	689b      	ldr	r3, [r3, #8]
 8007778:	2b80      	cmp	r3, #128	@ 0x80
 800777a:	d102      	bne.n	8007782 <HAL_DMA_Init+0x41a>
 800777c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007780:	e01b      	b.n	80077ba <HAL_DMA_Init+0x452>
 8007782:	2300      	movs	r3, #0
 8007784:	e019      	b.n	80077ba <HAL_DMA_Init+0x452>
 8007786:	bf00      	nop
 8007788:	fe10803f 	.word	0xfe10803f
 800778c:	5c001000 	.word	0x5c001000
 8007790:	ffff0000 	.word	0xffff0000
 8007794:	58025408 	.word	0x58025408
 8007798:	5802541c 	.word	0x5802541c
 800779c:	58025430 	.word	0x58025430
 80077a0:	58025444 	.word	0x58025444
 80077a4:	58025458 	.word	0x58025458
 80077a8:	5802546c 	.word	0x5802546c
 80077ac:	58025480 	.word	0x58025480
 80077b0:	58025494 	.word	0x58025494
 80077b4:	fffe000f 	.word	0xfffe000f
 80077b8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80077ba:	687a      	ldr	r2, [r7, #4]
 80077bc:	68d2      	ldr	r2, [r2, #12]
 80077be:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80077c0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	691b      	ldr	r3, [r3, #16]
 80077c6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80077c8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	695b      	ldr	r3, [r3, #20]
 80077ce:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80077d0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	699b      	ldr	r3, [r3, #24]
 80077d6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80077d8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	69db      	ldr	r3, [r3, #28]
 80077de:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80077e0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6a1b      	ldr	r3, [r3, #32]
 80077e6:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80077e8:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80077ea:	697a      	ldr	r2, [r7, #20]
 80077ec:	4313      	orrs	r3, r2
 80077ee:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	697a      	ldr	r2, [r7, #20]
 80077f6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	461a      	mov	r2, r3
 80077fe:	4b6e      	ldr	r3, [pc, #440]	@ (80079b8 <HAL_DMA_Init+0x650>)
 8007800:	4413      	add	r3, r2
 8007802:	4a6e      	ldr	r2, [pc, #440]	@ (80079bc <HAL_DMA_Init+0x654>)
 8007804:	fba2 2303 	umull	r2, r3, r2, r3
 8007808:	091b      	lsrs	r3, r3, #4
 800780a:	009a      	lsls	r2, r3, #2
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007810:	6878      	ldr	r0, [r7, #4]
 8007812:	f002 f9a9 	bl	8009b68 <DMA_CalcBaseAndBitshift>
 8007816:	4603      	mov	r3, r0
 8007818:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800781e:	f003 031f 	and.w	r3, r3, #31
 8007822:	2201      	movs	r2, #1
 8007824:	409a      	lsls	r2, r3
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	605a      	str	r2, [r3, #4]
 800782a:	e008      	b.n	800783e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2240      	movs	r2, #64	@ 0x40
 8007830:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	2203      	movs	r2, #3
 8007836:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800783a:	2301      	movs	r3, #1
 800783c:	e0b7      	b.n	80079ae <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	4a5f      	ldr	r2, [pc, #380]	@ (80079c0 <HAL_DMA_Init+0x658>)
 8007844:	4293      	cmp	r3, r2
 8007846:	d072      	beq.n	800792e <HAL_DMA_Init+0x5c6>
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	4a5d      	ldr	r2, [pc, #372]	@ (80079c4 <HAL_DMA_Init+0x65c>)
 800784e:	4293      	cmp	r3, r2
 8007850:	d06d      	beq.n	800792e <HAL_DMA_Init+0x5c6>
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	4a5c      	ldr	r2, [pc, #368]	@ (80079c8 <HAL_DMA_Init+0x660>)
 8007858:	4293      	cmp	r3, r2
 800785a:	d068      	beq.n	800792e <HAL_DMA_Init+0x5c6>
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	4a5a      	ldr	r2, [pc, #360]	@ (80079cc <HAL_DMA_Init+0x664>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d063      	beq.n	800792e <HAL_DMA_Init+0x5c6>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	4a59      	ldr	r2, [pc, #356]	@ (80079d0 <HAL_DMA_Init+0x668>)
 800786c:	4293      	cmp	r3, r2
 800786e:	d05e      	beq.n	800792e <HAL_DMA_Init+0x5c6>
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4a57      	ldr	r2, [pc, #348]	@ (80079d4 <HAL_DMA_Init+0x66c>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d059      	beq.n	800792e <HAL_DMA_Init+0x5c6>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	4a56      	ldr	r2, [pc, #344]	@ (80079d8 <HAL_DMA_Init+0x670>)
 8007880:	4293      	cmp	r3, r2
 8007882:	d054      	beq.n	800792e <HAL_DMA_Init+0x5c6>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	4a54      	ldr	r2, [pc, #336]	@ (80079dc <HAL_DMA_Init+0x674>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d04f      	beq.n	800792e <HAL_DMA_Init+0x5c6>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	4a53      	ldr	r2, [pc, #332]	@ (80079e0 <HAL_DMA_Init+0x678>)
 8007894:	4293      	cmp	r3, r2
 8007896:	d04a      	beq.n	800792e <HAL_DMA_Init+0x5c6>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	4a51      	ldr	r2, [pc, #324]	@ (80079e4 <HAL_DMA_Init+0x67c>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	d045      	beq.n	800792e <HAL_DMA_Init+0x5c6>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	4a50      	ldr	r2, [pc, #320]	@ (80079e8 <HAL_DMA_Init+0x680>)
 80078a8:	4293      	cmp	r3, r2
 80078aa:	d040      	beq.n	800792e <HAL_DMA_Init+0x5c6>
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4a4e      	ldr	r2, [pc, #312]	@ (80079ec <HAL_DMA_Init+0x684>)
 80078b2:	4293      	cmp	r3, r2
 80078b4:	d03b      	beq.n	800792e <HAL_DMA_Init+0x5c6>
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4a4d      	ldr	r2, [pc, #308]	@ (80079f0 <HAL_DMA_Init+0x688>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d036      	beq.n	800792e <HAL_DMA_Init+0x5c6>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	4a4b      	ldr	r2, [pc, #300]	@ (80079f4 <HAL_DMA_Init+0x68c>)
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d031      	beq.n	800792e <HAL_DMA_Init+0x5c6>
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	4a4a      	ldr	r2, [pc, #296]	@ (80079f8 <HAL_DMA_Init+0x690>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d02c      	beq.n	800792e <HAL_DMA_Init+0x5c6>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	4a48      	ldr	r2, [pc, #288]	@ (80079fc <HAL_DMA_Init+0x694>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	d027      	beq.n	800792e <HAL_DMA_Init+0x5c6>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	4a47      	ldr	r2, [pc, #284]	@ (8007a00 <HAL_DMA_Init+0x698>)
 80078e4:	4293      	cmp	r3, r2
 80078e6:	d022      	beq.n	800792e <HAL_DMA_Init+0x5c6>
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	4a45      	ldr	r2, [pc, #276]	@ (8007a04 <HAL_DMA_Init+0x69c>)
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d01d      	beq.n	800792e <HAL_DMA_Init+0x5c6>
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	4a44      	ldr	r2, [pc, #272]	@ (8007a08 <HAL_DMA_Init+0x6a0>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d018      	beq.n	800792e <HAL_DMA_Init+0x5c6>
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	4a42      	ldr	r2, [pc, #264]	@ (8007a0c <HAL_DMA_Init+0x6a4>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d013      	beq.n	800792e <HAL_DMA_Init+0x5c6>
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	4a41      	ldr	r2, [pc, #260]	@ (8007a10 <HAL_DMA_Init+0x6a8>)
 800790c:	4293      	cmp	r3, r2
 800790e:	d00e      	beq.n	800792e <HAL_DMA_Init+0x5c6>
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	4a3f      	ldr	r2, [pc, #252]	@ (8007a14 <HAL_DMA_Init+0x6ac>)
 8007916:	4293      	cmp	r3, r2
 8007918:	d009      	beq.n	800792e <HAL_DMA_Init+0x5c6>
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	4a3e      	ldr	r2, [pc, #248]	@ (8007a18 <HAL_DMA_Init+0x6b0>)
 8007920:	4293      	cmp	r3, r2
 8007922:	d004      	beq.n	800792e <HAL_DMA_Init+0x5c6>
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	4a3c      	ldr	r2, [pc, #240]	@ (8007a1c <HAL_DMA_Init+0x6b4>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d101      	bne.n	8007932 <HAL_DMA_Init+0x5ca>
 800792e:	2301      	movs	r3, #1
 8007930:	e000      	b.n	8007934 <HAL_DMA_Init+0x5cc>
 8007932:	2300      	movs	r3, #0
 8007934:	2b00      	cmp	r3, #0
 8007936:	d032      	beq.n	800799e <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007938:	6878      	ldr	r0, [r7, #4]
 800793a:	f002 fa43 	bl	8009dc4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	689b      	ldr	r3, [r3, #8]
 8007942:	2b80      	cmp	r3, #128	@ 0x80
 8007944:	d102      	bne.n	800794c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2200      	movs	r2, #0
 800794a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	685a      	ldr	r2, [r3, #4]
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007954:	b2d2      	uxtb	r2, r2
 8007956:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800795c:	687a      	ldr	r2, [r7, #4]
 800795e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007960:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	685b      	ldr	r3, [r3, #4]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d010      	beq.n	800798c <HAL_DMA_Init+0x624>
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	685b      	ldr	r3, [r3, #4]
 800796e:	2b08      	cmp	r3, #8
 8007970:	d80c      	bhi.n	800798c <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007972:	6878      	ldr	r0, [r7, #4]
 8007974:	f002 fac0 	bl	8009ef8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800797c:	2200      	movs	r2, #0
 800797e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007984:	687a      	ldr	r2, [r7, #4]
 8007986:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007988:	605a      	str	r2, [r3, #4]
 800798a:	e008      	b.n	800799e <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2200      	movs	r2, #0
 8007990:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2200      	movs	r2, #0
 8007996:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2200      	movs	r2, #0
 800799c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2200      	movs	r2, #0
 80079a2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2201      	movs	r2, #1
 80079a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80079ac:	2300      	movs	r3, #0
}
 80079ae:	4618      	mov	r0, r3
 80079b0:	3718      	adds	r7, #24
 80079b2:	46bd      	mov	sp, r7
 80079b4:	bd80      	pop	{r7, pc}
 80079b6:	bf00      	nop
 80079b8:	a7fdabf8 	.word	0xa7fdabf8
 80079bc:	cccccccd 	.word	0xcccccccd
 80079c0:	40020010 	.word	0x40020010
 80079c4:	40020028 	.word	0x40020028
 80079c8:	40020040 	.word	0x40020040
 80079cc:	40020058 	.word	0x40020058
 80079d0:	40020070 	.word	0x40020070
 80079d4:	40020088 	.word	0x40020088
 80079d8:	400200a0 	.word	0x400200a0
 80079dc:	400200b8 	.word	0x400200b8
 80079e0:	40020410 	.word	0x40020410
 80079e4:	40020428 	.word	0x40020428
 80079e8:	40020440 	.word	0x40020440
 80079ec:	40020458 	.word	0x40020458
 80079f0:	40020470 	.word	0x40020470
 80079f4:	40020488 	.word	0x40020488
 80079f8:	400204a0 	.word	0x400204a0
 80079fc:	400204b8 	.word	0x400204b8
 8007a00:	58025408 	.word	0x58025408
 8007a04:	5802541c 	.word	0x5802541c
 8007a08:	58025430 	.word	0x58025430
 8007a0c:	58025444 	.word	0x58025444
 8007a10:	58025458 	.word	0x58025458
 8007a14:	5802546c 	.word	0x5802546c
 8007a18:	58025480 	.word	0x58025480
 8007a1c:	58025494 	.word	0x58025494

08007a20 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b086      	sub	sp, #24
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	60f8      	str	r0, [r7, #12]
 8007a28:	60b9      	str	r1, [r7, #8]
 8007a2a:	607a      	str	r2, [r7, #4]
 8007a2c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007a2e:	2300      	movs	r3, #0
 8007a30:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d101      	bne.n	8007a3c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8007a38:	2301      	movs	r3, #1
 8007a3a:	e226      	b.n	8007e8a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007a42:	2b01      	cmp	r3, #1
 8007a44:	d101      	bne.n	8007a4a <HAL_DMA_Start_IT+0x2a>
 8007a46:	2302      	movs	r3, #2
 8007a48:	e21f      	b.n	8007e8a <HAL_DMA_Start_IT+0x46a>
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	2201      	movs	r2, #1
 8007a4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007a58:	b2db      	uxtb	r3, r3
 8007a5a:	2b01      	cmp	r3, #1
 8007a5c:	f040 820a 	bne.w	8007e74 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	2202      	movs	r2, #2
 8007a64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	4a68      	ldr	r2, [pc, #416]	@ (8007c14 <HAL_DMA_Start_IT+0x1f4>)
 8007a74:	4293      	cmp	r3, r2
 8007a76:	d04a      	beq.n	8007b0e <HAL_DMA_Start_IT+0xee>
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	4a66      	ldr	r2, [pc, #408]	@ (8007c18 <HAL_DMA_Start_IT+0x1f8>)
 8007a7e:	4293      	cmp	r3, r2
 8007a80:	d045      	beq.n	8007b0e <HAL_DMA_Start_IT+0xee>
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	4a65      	ldr	r2, [pc, #404]	@ (8007c1c <HAL_DMA_Start_IT+0x1fc>)
 8007a88:	4293      	cmp	r3, r2
 8007a8a:	d040      	beq.n	8007b0e <HAL_DMA_Start_IT+0xee>
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4a63      	ldr	r2, [pc, #396]	@ (8007c20 <HAL_DMA_Start_IT+0x200>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d03b      	beq.n	8007b0e <HAL_DMA_Start_IT+0xee>
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	4a62      	ldr	r2, [pc, #392]	@ (8007c24 <HAL_DMA_Start_IT+0x204>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d036      	beq.n	8007b0e <HAL_DMA_Start_IT+0xee>
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	4a60      	ldr	r2, [pc, #384]	@ (8007c28 <HAL_DMA_Start_IT+0x208>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d031      	beq.n	8007b0e <HAL_DMA_Start_IT+0xee>
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	4a5f      	ldr	r2, [pc, #380]	@ (8007c2c <HAL_DMA_Start_IT+0x20c>)
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d02c      	beq.n	8007b0e <HAL_DMA_Start_IT+0xee>
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	4a5d      	ldr	r2, [pc, #372]	@ (8007c30 <HAL_DMA_Start_IT+0x210>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d027      	beq.n	8007b0e <HAL_DMA_Start_IT+0xee>
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	4a5c      	ldr	r2, [pc, #368]	@ (8007c34 <HAL_DMA_Start_IT+0x214>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d022      	beq.n	8007b0e <HAL_DMA_Start_IT+0xee>
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4a5a      	ldr	r2, [pc, #360]	@ (8007c38 <HAL_DMA_Start_IT+0x218>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d01d      	beq.n	8007b0e <HAL_DMA_Start_IT+0xee>
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4a59      	ldr	r2, [pc, #356]	@ (8007c3c <HAL_DMA_Start_IT+0x21c>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d018      	beq.n	8007b0e <HAL_DMA_Start_IT+0xee>
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a57      	ldr	r2, [pc, #348]	@ (8007c40 <HAL_DMA_Start_IT+0x220>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d013      	beq.n	8007b0e <HAL_DMA_Start_IT+0xee>
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4a56      	ldr	r2, [pc, #344]	@ (8007c44 <HAL_DMA_Start_IT+0x224>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d00e      	beq.n	8007b0e <HAL_DMA_Start_IT+0xee>
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	4a54      	ldr	r2, [pc, #336]	@ (8007c48 <HAL_DMA_Start_IT+0x228>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d009      	beq.n	8007b0e <HAL_DMA_Start_IT+0xee>
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	4a53      	ldr	r2, [pc, #332]	@ (8007c4c <HAL_DMA_Start_IT+0x22c>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d004      	beq.n	8007b0e <HAL_DMA_Start_IT+0xee>
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	4a51      	ldr	r2, [pc, #324]	@ (8007c50 <HAL_DMA_Start_IT+0x230>)
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	d108      	bne.n	8007b20 <HAL_DMA_Start_IT+0x100>
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	681a      	ldr	r2, [r3, #0]
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f022 0201 	bic.w	r2, r2, #1
 8007b1c:	601a      	str	r2, [r3, #0]
 8007b1e:	e007      	b.n	8007b30 <HAL_DMA_Start_IT+0x110>
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	681a      	ldr	r2, [r3, #0]
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	f022 0201 	bic.w	r2, r2, #1
 8007b2e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	687a      	ldr	r2, [r7, #4]
 8007b34:	68b9      	ldr	r1, [r7, #8]
 8007b36:	68f8      	ldr	r0, [r7, #12]
 8007b38:	f001 fe6a 	bl	8009810 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4a34      	ldr	r2, [pc, #208]	@ (8007c14 <HAL_DMA_Start_IT+0x1f4>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d04a      	beq.n	8007bdc <HAL_DMA_Start_IT+0x1bc>
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	4a33      	ldr	r2, [pc, #204]	@ (8007c18 <HAL_DMA_Start_IT+0x1f8>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d045      	beq.n	8007bdc <HAL_DMA_Start_IT+0x1bc>
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4a31      	ldr	r2, [pc, #196]	@ (8007c1c <HAL_DMA_Start_IT+0x1fc>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d040      	beq.n	8007bdc <HAL_DMA_Start_IT+0x1bc>
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	4a30      	ldr	r2, [pc, #192]	@ (8007c20 <HAL_DMA_Start_IT+0x200>)
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d03b      	beq.n	8007bdc <HAL_DMA_Start_IT+0x1bc>
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	4a2e      	ldr	r2, [pc, #184]	@ (8007c24 <HAL_DMA_Start_IT+0x204>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d036      	beq.n	8007bdc <HAL_DMA_Start_IT+0x1bc>
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	4a2d      	ldr	r2, [pc, #180]	@ (8007c28 <HAL_DMA_Start_IT+0x208>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d031      	beq.n	8007bdc <HAL_DMA_Start_IT+0x1bc>
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	4a2b      	ldr	r2, [pc, #172]	@ (8007c2c <HAL_DMA_Start_IT+0x20c>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d02c      	beq.n	8007bdc <HAL_DMA_Start_IT+0x1bc>
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	4a2a      	ldr	r2, [pc, #168]	@ (8007c30 <HAL_DMA_Start_IT+0x210>)
 8007b88:	4293      	cmp	r3, r2
 8007b8a:	d027      	beq.n	8007bdc <HAL_DMA_Start_IT+0x1bc>
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	4a28      	ldr	r2, [pc, #160]	@ (8007c34 <HAL_DMA_Start_IT+0x214>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d022      	beq.n	8007bdc <HAL_DMA_Start_IT+0x1bc>
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	4a27      	ldr	r2, [pc, #156]	@ (8007c38 <HAL_DMA_Start_IT+0x218>)
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d01d      	beq.n	8007bdc <HAL_DMA_Start_IT+0x1bc>
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	4a25      	ldr	r2, [pc, #148]	@ (8007c3c <HAL_DMA_Start_IT+0x21c>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d018      	beq.n	8007bdc <HAL_DMA_Start_IT+0x1bc>
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4a24      	ldr	r2, [pc, #144]	@ (8007c40 <HAL_DMA_Start_IT+0x220>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d013      	beq.n	8007bdc <HAL_DMA_Start_IT+0x1bc>
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	4a22      	ldr	r2, [pc, #136]	@ (8007c44 <HAL_DMA_Start_IT+0x224>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d00e      	beq.n	8007bdc <HAL_DMA_Start_IT+0x1bc>
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	4a21      	ldr	r2, [pc, #132]	@ (8007c48 <HAL_DMA_Start_IT+0x228>)
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d009      	beq.n	8007bdc <HAL_DMA_Start_IT+0x1bc>
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	4a1f      	ldr	r2, [pc, #124]	@ (8007c4c <HAL_DMA_Start_IT+0x22c>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d004      	beq.n	8007bdc <HAL_DMA_Start_IT+0x1bc>
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	4a1e      	ldr	r2, [pc, #120]	@ (8007c50 <HAL_DMA_Start_IT+0x230>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d101      	bne.n	8007be0 <HAL_DMA_Start_IT+0x1c0>
 8007bdc:	2301      	movs	r3, #1
 8007bde:	e000      	b.n	8007be2 <HAL_DMA_Start_IT+0x1c2>
 8007be0:	2300      	movs	r3, #0
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d036      	beq.n	8007c54 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f023 021e 	bic.w	r2, r3, #30
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f042 0216 	orr.w	r2, r2, #22
 8007bf8:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d03e      	beq.n	8007c80 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	681a      	ldr	r2, [r3, #0]
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f042 0208 	orr.w	r2, r2, #8
 8007c10:	601a      	str	r2, [r3, #0]
 8007c12:	e035      	b.n	8007c80 <HAL_DMA_Start_IT+0x260>
 8007c14:	40020010 	.word	0x40020010
 8007c18:	40020028 	.word	0x40020028
 8007c1c:	40020040 	.word	0x40020040
 8007c20:	40020058 	.word	0x40020058
 8007c24:	40020070 	.word	0x40020070
 8007c28:	40020088 	.word	0x40020088
 8007c2c:	400200a0 	.word	0x400200a0
 8007c30:	400200b8 	.word	0x400200b8
 8007c34:	40020410 	.word	0x40020410
 8007c38:	40020428 	.word	0x40020428
 8007c3c:	40020440 	.word	0x40020440
 8007c40:	40020458 	.word	0x40020458
 8007c44:	40020470 	.word	0x40020470
 8007c48:	40020488 	.word	0x40020488
 8007c4c:	400204a0 	.word	0x400204a0
 8007c50:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f023 020e 	bic.w	r2, r3, #14
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f042 020a 	orr.w	r2, r2, #10
 8007c66:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d007      	beq.n	8007c80 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	681a      	ldr	r2, [r3, #0]
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f042 0204 	orr.w	r2, r2, #4
 8007c7e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	4a83      	ldr	r2, [pc, #524]	@ (8007e94 <HAL_DMA_Start_IT+0x474>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d072      	beq.n	8007d70 <HAL_DMA_Start_IT+0x350>
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	4a82      	ldr	r2, [pc, #520]	@ (8007e98 <HAL_DMA_Start_IT+0x478>)
 8007c90:	4293      	cmp	r3, r2
 8007c92:	d06d      	beq.n	8007d70 <HAL_DMA_Start_IT+0x350>
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	4a80      	ldr	r2, [pc, #512]	@ (8007e9c <HAL_DMA_Start_IT+0x47c>)
 8007c9a:	4293      	cmp	r3, r2
 8007c9c:	d068      	beq.n	8007d70 <HAL_DMA_Start_IT+0x350>
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	4a7f      	ldr	r2, [pc, #508]	@ (8007ea0 <HAL_DMA_Start_IT+0x480>)
 8007ca4:	4293      	cmp	r3, r2
 8007ca6:	d063      	beq.n	8007d70 <HAL_DMA_Start_IT+0x350>
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	4a7d      	ldr	r2, [pc, #500]	@ (8007ea4 <HAL_DMA_Start_IT+0x484>)
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	d05e      	beq.n	8007d70 <HAL_DMA_Start_IT+0x350>
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	4a7c      	ldr	r2, [pc, #496]	@ (8007ea8 <HAL_DMA_Start_IT+0x488>)
 8007cb8:	4293      	cmp	r3, r2
 8007cba:	d059      	beq.n	8007d70 <HAL_DMA_Start_IT+0x350>
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	4a7a      	ldr	r2, [pc, #488]	@ (8007eac <HAL_DMA_Start_IT+0x48c>)
 8007cc2:	4293      	cmp	r3, r2
 8007cc4:	d054      	beq.n	8007d70 <HAL_DMA_Start_IT+0x350>
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	4a79      	ldr	r2, [pc, #484]	@ (8007eb0 <HAL_DMA_Start_IT+0x490>)
 8007ccc:	4293      	cmp	r3, r2
 8007cce:	d04f      	beq.n	8007d70 <HAL_DMA_Start_IT+0x350>
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	4a77      	ldr	r2, [pc, #476]	@ (8007eb4 <HAL_DMA_Start_IT+0x494>)
 8007cd6:	4293      	cmp	r3, r2
 8007cd8:	d04a      	beq.n	8007d70 <HAL_DMA_Start_IT+0x350>
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	4a76      	ldr	r2, [pc, #472]	@ (8007eb8 <HAL_DMA_Start_IT+0x498>)
 8007ce0:	4293      	cmp	r3, r2
 8007ce2:	d045      	beq.n	8007d70 <HAL_DMA_Start_IT+0x350>
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	4a74      	ldr	r2, [pc, #464]	@ (8007ebc <HAL_DMA_Start_IT+0x49c>)
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d040      	beq.n	8007d70 <HAL_DMA_Start_IT+0x350>
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	4a73      	ldr	r2, [pc, #460]	@ (8007ec0 <HAL_DMA_Start_IT+0x4a0>)
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	d03b      	beq.n	8007d70 <HAL_DMA_Start_IT+0x350>
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	4a71      	ldr	r2, [pc, #452]	@ (8007ec4 <HAL_DMA_Start_IT+0x4a4>)
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d036      	beq.n	8007d70 <HAL_DMA_Start_IT+0x350>
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	4a70      	ldr	r2, [pc, #448]	@ (8007ec8 <HAL_DMA_Start_IT+0x4a8>)
 8007d08:	4293      	cmp	r3, r2
 8007d0a:	d031      	beq.n	8007d70 <HAL_DMA_Start_IT+0x350>
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4a6e      	ldr	r2, [pc, #440]	@ (8007ecc <HAL_DMA_Start_IT+0x4ac>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d02c      	beq.n	8007d70 <HAL_DMA_Start_IT+0x350>
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4a6d      	ldr	r2, [pc, #436]	@ (8007ed0 <HAL_DMA_Start_IT+0x4b0>)
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	d027      	beq.n	8007d70 <HAL_DMA_Start_IT+0x350>
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	4a6b      	ldr	r2, [pc, #428]	@ (8007ed4 <HAL_DMA_Start_IT+0x4b4>)
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d022      	beq.n	8007d70 <HAL_DMA_Start_IT+0x350>
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	4a6a      	ldr	r2, [pc, #424]	@ (8007ed8 <HAL_DMA_Start_IT+0x4b8>)
 8007d30:	4293      	cmp	r3, r2
 8007d32:	d01d      	beq.n	8007d70 <HAL_DMA_Start_IT+0x350>
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	4a68      	ldr	r2, [pc, #416]	@ (8007edc <HAL_DMA_Start_IT+0x4bc>)
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d018      	beq.n	8007d70 <HAL_DMA_Start_IT+0x350>
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	4a67      	ldr	r2, [pc, #412]	@ (8007ee0 <HAL_DMA_Start_IT+0x4c0>)
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d013      	beq.n	8007d70 <HAL_DMA_Start_IT+0x350>
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	4a65      	ldr	r2, [pc, #404]	@ (8007ee4 <HAL_DMA_Start_IT+0x4c4>)
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	d00e      	beq.n	8007d70 <HAL_DMA_Start_IT+0x350>
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	4a64      	ldr	r2, [pc, #400]	@ (8007ee8 <HAL_DMA_Start_IT+0x4c8>)
 8007d58:	4293      	cmp	r3, r2
 8007d5a:	d009      	beq.n	8007d70 <HAL_DMA_Start_IT+0x350>
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	4a62      	ldr	r2, [pc, #392]	@ (8007eec <HAL_DMA_Start_IT+0x4cc>)
 8007d62:	4293      	cmp	r3, r2
 8007d64:	d004      	beq.n	8007d70 <HAL_DMA_Start_IT+0x350>
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	4a61      	ldr	r2, [pc, #388]	@ (8007ef0 <HAL_DMA_Start_IT+0x4d0>)
 8007d6c:	4293      	cmp	r3, r2
 8007d6e:	d101      	bne.n	8007d74 <HAL_DMA_Start_IT+0x354>
 8007d70:	2301      	movs	r3, #1
 8007d72:	e000      	b.n	8007d76 <HAL_DMA_Start_IT+0x356>
 8007d74:	2300      	movs	r3, #0
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d01a      	beq.n	8007db0 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d007      	beq.n	8007d98 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d8c:	681a      	ldr	r2, [r3, #0]
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d92:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007d96:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d007      	beq.n	8007db0 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007da4:	681a      	ldr	r2, [r3, #0]
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007daa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007dae:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	4a37      	ldr	r2, [pc, #220]	@ (8007e94 <HAL_DMA_Start_IT+0x474>)
 8007db6:	4293      	cmp	r3, r2
 8007db8:	d04a      	beq.n	8007e50 <HAL_DMA_Start_IT+0x430>
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	4a36      	ldr	r2, [pc, #216]	@ (8007e98 <HAL_DMA_Start_IT+0x478>)
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d045      	beq.n	8007e50 <HAL_DMA_Start_IT+0x430>
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	4a34      	ldr	r2, [pc, #208]	@ (8007e9c <HAL_DMA_Start_IT+0x47c>)
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	d040      	beq.n	8007e50 <HAL_DMA_Start_IT+0x430>
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	4a33      	ldr	r2, [pc, #204]	@ (8007ea0 <HAL_DMA_Start_IT+0x480>)
 8007dd4:	4293      	cmp	r3, r2
 8007dd6:	d03b      	beq.n	8007e50 <HAL_DMA_Start_IT+0x430>
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	4a31      	ldr	r2, [pc, #196]	@ (8007ea4 <HAL_DMA_Start_IT+0x484>)
 8007dde:	4293      	cmp	r3, r2
 8007de0:	d036      	beq.n	8007e50 <HAL_DMA_Start_IT+0x430>
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	4a30      	ldr	r2, [pc, #192]	@ (8007ea8 <HAL_DMA_Start_IT+0x488>)
 8007de8:	4293      	cmp	r3, r2
 8007dea:	d031      	beq.n	8007e50 <HAL_DMA_Start_IT+0x430>
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4a2e      	ldr	r2, [pc, #184]	@ (8007eac <HAL_DMA_Start_IT+0x48c>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d02c      	beq.n	8007e50 <HAL_DMA_Start_IT+0x430>
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	4a2d      	ldr	r2, [pc, #180]	@ (8007eb0 <HAL_DMA_Start_IT+0x490>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d027      	beq.n	8007e50 <HAL_DMA_Start_IT+0x430>
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	4a2b      	ldr	r2, [pc, #172]	@ (8007eb4 <HAL_DMA_Start_IT+0x494>)
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d022      	beq.n	8007e50 <HAL_DMA_Start_IT+0x430>
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	4a2a      	ldr	r2, [pc, #168]	@ (8007eb8 <HAL_DMA_Start_IT+0x498>)
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d01d      	beq.n	8007e50 <HAL_DMA_Start_IT+0x430>
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	4a28      	ldr	r2, [pc, #160]	@ (8007ebc <HAL_DMA_Start_IT+0x49c>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d018      	beq.n	8007e50 <HAL_DMA_Start_IT+0x430>
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	4a27      	ldr	r2, [pc, #156]	@ (8007ec0 <HAL_DMA_Start_IT+0x4a0>)
 8007e24:	4293      	cmp	r3, r2
 8007e26:	d013      	beq.n	8007e50 <HAL_DMA_Start_IT+0x430>
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	4a25      	ldr	r2, [pc, #148]	@ (8007ec4 <HAL_DMA_Start_IT+0x4a4>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d00e      	beq.n	8007e50 <HAL_DMA_Start_IT+0x430>
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	4a24      	ldr	r2, [pc, #144]	@ (8007ec8 <HAL_DMA_Start_IT+0x4a8>)
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d009      	beq.n	8007e50 <HAL_DMA_Start_IT+0x430>
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	4a22      	ldr	r2, [pc, #136]	@ (8007ecc <HAL_DMA_Start_IT+0x4ac>)
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d004      	beq.n	8007e50 <HAL_DMA_Start_IT+0x430>
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4a21      	ldr	r2, [pc, #132]	@ (8007ed0 <HAL_DMA_Start_IT+0x4b0>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d108      	bne.n	8007e62 <HAL_DMA_Start_IT+0x442>
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	681a      	ldr	r2, [r3, #0]
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f042 0201 	orr.w	r2, r2, #1
 8007e5e:	601a      	str	r2, [r3, #0]
 8007e60:	e012      	b.n	8007e88 <HAL_DMA_Start_IT+0x468>
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	681a      	ldr	r2, [r3, #0]
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	f042 0201 	orr.w	r2, r2, #1
 8007e70:	601a      	str	r2, [r3, #0]
 8007e72:	e009      	b.n	8007e88 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007e7a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	2200      	movs	r2, #0
 8007e80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8007e84:	2301      	movs	r3, #1
 8007e86:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8007e88:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	3718      	adds	r7, #24
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bd80      	pop	{r7, pc}
 8007e92:	bf00      	nop
 8007e94:	40020010 	.word	0x40020010
 8007e98:	40020028 	.word	0x40020028
 8007e9c:	40020040 	.word	0x40020040
 8007ea0:	40020058 	.word	0x40020058
 8007ea4:	40020070 	.word	0x40020070
 8007ea8:	40020088 	.word	0x40020088
 8007eac:	400200a0 	.word	0x400200a0
 8007eb0:	400200b8 	.word	0x400200b8
 8007eb4:	40020410 	.word	0x40020410
 8007eb8:	40020428 	.word	0x40020428
 8007ebc:	40020440 	.word	0x40020440
 8007ec0:	40020458 	.word	0x40020458
 8007ec4:	40020470 	.word	0x40020470
 8007ec8:	40020488 	.word	0x40020488
 8007ecc:	400204a0 	.word	0x400204a0
 8007ed0:	400204b8 	.word	0x400204b8
 8007ed4:	58025408 	.word	0x58025408
 8007ed8:	5802541c 	.word	0x5802541c
 8007edc:	58025430 	.word	0x58025430
 8007ee0:	58025444 	.word	0x58025444
 8007ee4:	58025458 	.word	0x58025458
 8007ee8:	5802546c 	.word	0x5802546c
 8007eec:	58025480 	.word	0x58025480
 8007ef0:	58025494 	.word	0x58025494

08007ef4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b086      	sub	sp, #24
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8007efc:	f7fe f810 	bl	8005f20 <HAL_GetTick>
 8007f00:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d101      	bne.n	8007f0c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8007f08:	2301      	movs	r3, #1
 8007f0a:	e2dc      	b.n	80084c6 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007f12:	b2db      	uxtb	r3, r3
 8007f14:	2b02      	cmp	r3, #2
 8007f16:	d008      	beq.n	8007f2a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2280      	movs	r2, #128	@ 0x80
 8007f1c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2200      	movs	r2, #0
 8007f22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8007f26:	2301      	movs	r3, #1
 8007f28:	e2cd      	b.n	80084c6 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	4a76      	ldr	r2, [pc, #472]	@ (8008108 <HAL_DMA_Abort+0x214>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d04a      	beq.n	8007fca <HAL_DMA_Abort+0xd6>
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	4a74      	ldr	r2, [pc, #464]	@ (800810c <HAL_DMA_Abort+0x218>)
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d045      	beq.n	8007fca <HAL_DMA_Abort+0xd6>
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	4a73      	ldr	r2, [pc, #460]	@ (8008110 <HAL_DMA_Abort+0x21c>)
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d040      	beq.n	8007fca <HAL_DMA_Abort+0xd6>
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	4a71      	ldr	r2, [pc, #452]	@ (8008114 <HAL_DMA_Abort+0x220>)
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d03b      	beq.n	8007fca <HAL_DMA_Abort+0xd6>
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	4a70      	ldr	r2, [pc, #448]	@ (8008118 <HAL_DMA_Abort+0x224>)
 8007f58:	4293      	cmp	r3, r2
 8007f5a:	d036      	beq.n	8007fca <HAL_DMA_Abort+0xd6>
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	4a6e      	ldr	r2, [pc, #440]	@ (800811c <HAL_DMA_Abort+0x228>)
 8007f62:	4293      	cmp	r3, r2
 8007f64:	d031      	beq.n	8007fca <HAL_DMA_Abort+0xd6>
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	4a6d      	ldr	r2, [pc, #436]	@ (8008120 <HAL_DMA_Abort+0x22c>)
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	d02c      	beq.n	8007fca <HAL_DMA_Abort+0xd6>
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	4a6b      	ldr	r2, [pc, #428]	@ (8008124 <HAL_DMA_Abort+0x230>)
 8007f76:	4293      	cmp	r3, r2
 8007f78:	d027      	beq.n	8007fca <HAL_DMA_Abort+0xd6>
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	4a6a      	ldr	r2, [pc, #424]	@ (8008128 <HAL_DMA_Abort+0x234>)
 8007f80:	4293      	cmp	r3, r2
 8007f82:	d022      	beq.n	8007fca <HAL_DMA_Abort+0xd6>
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	4a68      	ldr	r2, [pc, #416]	@ (800812c <HAL_DMA_Abort+0x238>)
 8007f8a:	4293      	cmp	r3, r2
 8007f8c:	d01d      	beq.n	8007fca <HAL_DMA_Abort+0xd6>
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	4a67      	ldr	r2, [pc, #412]	@ (8008130 <HAL_DMA_Abort+0x23c>)
 8007f94:	4293      	cmp	r3, r2
 8007f96:	d018      	beq.n	8007fca <HAL_DMA_Abort+0xd6>
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	4a65      	ldr	r2, [pc, #404]	@ (8008134 <HAL_DMA_Abort+0x240>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d013      	beq.n	8007fca <HAL_DMA_Abort+0xd6>
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	4a64      	ldr	r2, [pc, #400]	@ (8008138 <HAL_DMA_Abort+0x244>)
 8007fa8:	4293      	cmp	r3, r2
 8007faa:	d00e      	beq.n	8007fca <HAL_DMA_Abort+0xd6>
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	4a62      	ldr	r2, [pc, #392]	@ (800813c <HAL_DMA_Abort+0x248>)
 8007fb2:	4293      	cmp	r3, r2
 8007fb4:	d009      	beq.n	8007fca <HAL_DMA_Abort+0xd6>
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	4a61      	ldr	r2, [pc, #388]	@ (8008140 <HAL_DMA_Abort+0x24c>)
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d004      	beq.n	8007fca <HAL_DMA_Abort+0xd6>
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	4a5f      	ldr	r2, [pc, #380]	@ (8008144 <HAL_DMA_Abort+0x250>)
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d101      	bne.n	8007fce <HAL_DMA_Abort+0xda>
 8007fca:	2301      	movs	r3, #1
 8007fcc:	e000      	b.n	8007fd0 <HAL_DMA_Abort+0xdc>
 8007fce:	2300      	movs	r3, #0
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d013      	beq.n	8007ffc <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	681a      	ldr	r2, [r3, #0]
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f022 021e 	bic.w	r2, r2, #30
 8007fe2:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	695a      	ldr	r2, [r3, #20]
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007ff2:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	617b      	str	r3, [r7, #20]
 8007ffa:	e00a      	b.n	8008012 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	681a      	ldr	r2, [r3, #0]
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	f022 020e 	bic.w	r2, r2, #14
 800800a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	4a3c      	ldr	r2, [pc, #240]	@ (8008108 <HAL_DMA_Abort+0x214>)
 8008018:	4293      	cmp	r3, r2
 800801a:	d072      	beq.n	8008102 <HAL_DMA_Abort+0x20e>
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	4a3a      	ldr	r2, [pc, #232]	@ (800810c <HAL_DMA_Abort+0x218>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d06d      	beq.n	8008102 <HAL_DMA_Abort+0x20e>
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	4a39      	ldr	r2, [pc, #228]	@ (8008110 <HAL_DMA_Abort+0x21c>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d068      	beq.n	8008102 <HAL_DMA_Abort+0x20e>
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	4a37      	ldr	r2, [pc, #220]	@ (8008114 <HAL_DMA_Abort+0x220>)
 8008036:	4293      	cmp	r3, r2
 8008038:	d063      	beq.n	8008102 <HAL_DMA_Abort+0x20e>
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	4a36      	ldr	r2, [pc, #216]	@ (8008118 <HAL_DMA_Abort+0x224>)
 8008040:	4293      	cmp	r3, r2
 8008042:	d05e      	beq.n	8008102 <HAL_DMA_Abort+0x20e>
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	4a34      	ldr	r2, [pc, #208]	@ (800811c <HAL_DMA_Abort+0x228>)
 800804a:	4293      	cmp	r3, r2
 800804c:	d059      	beq.n	8008102 <HAL_DMA_Abort+0x20e>
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	4a33      	ldr	r2, [pc, #204]	@ (8008120 <HAL_DMA_Abort+0x22c>)
 8008054:	4293      	cmp	r3, r2
 8008056:	d054      	beq.n	8008102 <HAL_DMA_Abort+0x20e>
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	4a31      	ldr	r2, [pc, #196]	@ (8008124 <HAL_DMA_Abort+0x230>)
 800805e:	4293      	cmp	r3, r2
 8008060:	d04f      	beq.n	8008102 <HAL_DMA_Abort+0x20e>
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	4a30      	ldr	r2, [pc, #192]	@ (8008128 <HAL_DMA_Abort+0x234>)
 8008068:	4293      	cmp	r3, r2
 800806a:	d04a      	beq.n	8008102 <HAL_DMA_Abort+0x20e>
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	4a2e      	ldr	r2, [pc, #184]	@ (800812c <HAL_DMA_Abort+0x238>)
 8008072:	4293      	cmp	r3, r2
 8008074:	d045      	beq.n	8008102 <HAL_DMA_Abort+0x20e>
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	4a2d      	ldr	r2, [pc, #180]	@ (8008130 <HAL_DMA_Abort+0x23c>)
 800807c:	4293      	cmp	r3, r2
 800807e:	d040      	beq.n	8008102 <HAL_DMA_Abort+0x20e>
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	4a2b      	ldr	r2, [pc, #172]	@ (8008134 <HAL_DMA_Abort+0x240>)
 8008086:	4293      	cmp	r3, r2
 8008088:	d03b      	beq.n	8008102 <HAL_DMA_Abort+0x20e>
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	4a2a      	ldr	r2, [pc, #168]	@ (8008138 <HAL_DMA_Abort+0x244>)
 8008090:	4293      	cmp	r3, r2
 8008092:	d036      	beq.n	8008102 <HAL_DMA_Abort+0x20e>
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	4a28      	ldr	r2, [pc, #160]	@ (800813c <HAL_DMA_Abort+0x248>)
 800809a:	4293      	cmp	r3, r2
 800809c:	d031      	beq.n	8008102 <HAL_DMA_Abort+0x20e>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	4a27      	ldr	r2, [pc, #156]	@ (8008140 <HAL_DMA_Abort+0x24c>)
 80080a4:	4293      	cmp	r3, r2
 80080a6:	d02c      	beq.n	8008102 <HAL_DMA_Abort+0x20e>
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	4a25      	ldr	r2, [pc, #148]	@ (8008144 <HAL_DMA_Abort+0x250>)
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d027      	beq.n	8008102 <HAL_DMA_Abort+0x20e>
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	4a24      	ldr	r2, [pc, #144]	@ (8008148 <HAL_DMA_Abort+0x254>)
 80080b8:	4293      	cmp	r3, r2
 80080ba:	d022      	beq.n	8008102 <HAL_DMA_Abort+0x20e>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	4a22      	ldr	r2, [pc, #136]	@ (800814c <HAL_DMA_Abort+0x258>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d01d      	beq.n	8008102 <HAL_DMA_Abort+0x20e>
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	4a21      	ldr	r2, [pc, #132]	@ (8008150 <HAL_DMA_Abort+0x25c>)
 80080cc:	4293      	cmp	r3, r2
 80080ce:	d018      	beq.n	8008102 <HAL_DMA_Abort+0x20e>
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4a1f      	ldr	r2, [pc, #124]	@ (8008154 <HAL_DMA_Abort+0x260>)
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d013      	beq.n	8008102 <HAL_DMA_Abort+0x20e>
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	4a1e      	ldr	r2, [pc, #120]	@ (8008158 <HAL_DMA_Abort+0x264>)
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d00e      	beq.n	8008102 <HAL_DMA_Abort+0x20e>
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4a1c      	ldr	r2, [pc, #112]	@ (800815c <HAL_DMA_Abort+0x268>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d009      	beq.n	8008102 <HAL_DMA_Abort+0x20e>
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	4a1b      	ldr	r2, [pc, #108]	@ (8008160 <HAL_DMA_Abort+0x26c>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d004      	beq.n	8008102 <HAL_DMA_Abort+0x20e>
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4a19      	ldr	r2, [pc, #100]	@ (8008164 <HAL_DMA_Abort+0x270>)
 80080fe:	4293      	cmp	r3, r2
 8008100:	d132      	bne.n	8008168 <HAL_DMA_Abort+0x274>
 8008102:	2301      	movs	r3, #1
 8008104:	e031      	b.n	800816a <HAL_DMA_Abort+0x276>
 8008106:	bf00      	nop
 8008108:	40020010 	.word	0x40020010
 800810c:	40020028 	.word	0x40020028
 8008110:	40020040 	.word	0x40020040
 8008114:	40020058 	.word	0x40020058
 8008118:	40020070 	.word	0x40020070
 800811c:	40020088 	.word	0x40020088
 8008120:	400200a0 	.word	0x400200a0
 8008124:	400200b8 	.word	0x400200b8
 8008128:	40020410 	.word	0x40020410
 800812c:	40020428 	.word	0x40020428
 8008130:	40020440 	.word	0x40020440
 8008134:	40020458 	.word	0x40020458
 8008138:	40020470 	.word	0x40020470
 800813c:	40020488 	.word	0x40020488
 8008140:	400204a0 	.word	0x400204a0
 8008144:	400204b8 	.word	0x400204b8
 8008148:	58025408 	.word	0x58025408
 800814c:	5802541c 	.word	0x5802541c
 8008150:	58025430 	.word	0x58025430
 8008154:	58025444 	.word	0x58025444
 8008158:	58025458 	.word	0x58025458
 800815c:	5802546c 	.word	0x5802546c
 8008160:	58025480 	.word	0x58025480
 8008164:	58025494 	.word	0x58025494
 8008168:	2300      	movs	r3, #0
 800816a:	2b00      	cmp	r3, #0
 800816c:	d007      	beq.n	800817e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008172:	681a      	ldr	r2, [r3, #0]
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008178:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800817c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	4a6d      	ldr	r2, [pc, #436]	@ (8008338 <HAL_DMA_Abort+0x444>)
 8008184:	4293      	cmp	r3, r2
 8008186:	d04a      	beq.n	800821e <HAL_DMA_Abort+0x32a>
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	4a6b      	ldr	r2, [pc, #428]	@ (800833c <HAL_DMA_Abort+0x448>)
 800818e:	4293      	cmp	r3, r2
 8008190:	d045      	beq.n	800821e <HAL_DMA_Abort+0x32a>
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	4a6a      	ldr	r2, [pc, #424]	@ (8008340 <HAL_DMA_Abort+0x44c>)
 8008198:	4293      	cmp	r3, r2
 800819a:	d040      	beq.n	800821e <HAL_DMA_Abort+0x32a>
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	4a68      	ldr	r2, [pc, #416]	@ (8008344 <HAL_DMA_Abort+0x450>)
 80081a2:	4293      	cmp	r3, r2
 80081a4:	d03b      	beq.n	800821e <HAL_DMA_Abort+0x32a>
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	4a67      	ldr	r2, [pc, #412]	@ (8008348 <HAL_DMA_Abort+0x454>)
 80081ac:	4293      	cmp	r3, r2
 80081ae:	d036      	beq.n	800821e <HAL_DMA_Abort+0x32a>
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	4a65      	ldr	r2, [pc, #404]	@ (800834c <HAL_DMA_Abort+0x458>)
 80081b6:	4293      	cmp	r3, r2
 80081b8:	d031      	beq.n	800821e <HAL_DMA_Abort+0x32a>
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	4a64      	ldr	r2, [pc, #400]	@ (8008350 <HAL_DMA_Abort+0x45c>)
 80081c0:	4293      	cmp	r3, r2
 80081c2:	d02c      	beq.n	800821e <HAL_DMA_Abort+0x32a>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	4a62      	ldr	r2, [pc, #392]	@ (8008354 <HAL_DMA_Abort+0x460>)
 80081ca:	4293      	cmp	r3, r2
 80081cc:	d027      	beq.n	800821e <HAL_DMA_Abort+0x32a>
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	4a61      	ldr	r2, [pc, #388]	@ (8008358 <HAL_DMA_Abort+0x464>)
 80081d4:	4293      	cmp	r3, r2
 80081d6:	d022      	beq.n	800821e <HAL_DMA_Abort+0x32a>
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	4a5f      	ldr	r2, [pc, #380]	@ (800835c <HAL_DMA_Abort+0x468>)
 80081de:	4293      	cmp	r3, r2
 80081e0:	d01d      	beq.n	800821e <HAL_DMA_Abort+0x32a>
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	4a5e      	ldr	r2, [pc, #376]	@ (8008360 <HAL_DMA_Abort+0x46c>)
 80081e8:	4293      	cmp	r3, r2
 80081ea:	d018      	beq.n	800821e <HAL_DMA_Abort+0x32a>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	4a5c      	ldr	r2, [pc, #368]	@ (8008364 <HAL_DMA_Abort+0x470>)
 80081f2:	4293      	cmp	r3, r2
 80081f4:	d013      	beq.n	800821e <HAL_DMA_Abort+0x32a>
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	4a5b      	ldr	r2, [pc, #364]	@ (8008368 <HAL_DMA_Abort+0x474>)
 80081fc:	4293      	cmp	r3, r2
 80081fe:	d00e      	beq.n	800821e <HAL_DMA_Abort+0x32a>
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	4a59      	ldr	r2, [pc, #356]	@ (800836c <HAL_DMA_Abort+0x478>)
 8008206:	4293      	cmp	r3, r2
 8008208:	d009      	beq.n	800821e <HAL_DMA_Abort+0x32a>
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	4a58      	ldr	r2, [pc, #352]	@ (8008370 <HAL_DMA_Abort+0x47c>)
 8008210:	4293      	cmp	r3, r2
 8008212:	d004      	beq.n	800821e <HAL_DMA_Abort+0x32a>
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	4a56      	ldr	r2, [pc, #344]	@ (8008374 <HAL_DMA_Abort+0x480>)
 800821a:	4293      	cmp	r3, r2
 800821c:	d108      	bne.n	8008230 <HAL_DMA_Abort+0x33c>
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	681a      	ldr	r2, [r3, #0]
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f022 0201 	bic.w	r2, r2, #1
 800822c:	601a      	str	r2, [r3, #0]
 800822e:	e007      	b.n	8008240 <HAL_DMA_Abort+0x34c>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	681a      	ldr	r2, [r3, #0]
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	f022 0201 	bic.w	r2, r2, #1
 800823e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008240:	e013      	b.n	800826a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008242:	f7fd fe6d 	bl	8005f20 <HAL_GetTick>
 8008246:	4602      	mov	r2, r0
 8008248:	693b      	ldr	r3, [r7, #16]
 800824a:	1ad3      	subs	r3, r2, r3
 800824c:	2b05      	cmp	r3, #5
 800824e:	d90c      	bls.n	800826a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2220      	movs	r2, #32
 8008254:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	2203      	movs	r2, #3
 800825a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2200      	movs	r2, #0
 8008262:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8008266:	2301      	movs	r3, #1
 8008268:	e12d      	b.n	80084c6 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800826a:	697b      	ldr	r3, [r7, #20]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f003 0301 	and.w	r3, r3, #1
 8008272:	2b00      	cmp	r3, #0
 8008274:	d1e5      	bne.n	8008242 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4a2f      	ldr	r2, [pc, #188]	@ (8008338 <HAL_DMA_Abort+0x444>)
 800827c:	4293      	cmp	r3, r2
 800827e:	d04a      	beq.n	8008316 <HAL_DMA_Abort+0x422>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	4a2d      	ldr	r2, [pc, #180]	@ (800833c <HAL_DMA_Abort+0x448>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d045      	beq.n	8008316 <HAL_DMA_Abort+0x422>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	4a2c      	ldr	r2, [pc, #176]	@ (8008340 <HAL_DMA_Abort+0x44c>)
 8008290:	4293      	cmp	r3, r2
 8008292:	d040      	beq.n	8008316 <HAL_DMA_Abort+0x422>
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4a2a      	ldr	r2, [pc, #168]	@ (8008344 <HAL_DMA_Abort+0x450>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d03b      	beq.n	8008316 <HAL_DMA_Abort+0x422>
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	4a29      	ldr	r2, [pc, #164]	@ (8008348 <HAL_DMA_Abort+0x454>)
 80082a4:	4293      	cmp	r3, r2
 80082a6:	d036      	beq.n	8008316 <HAL_DMA_Abort+0x422>
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	4a27      	ldr	r2, [pc, #156]	@ (800834c <HAL_DMA_Abort+0x458>)
 80082ae:	4293      	cmp	r3, r2
 80082b0:	d031      	beq.n	8008316 <HAL_DMA_Abort+0x422>
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4a26      	ldr	r2, [pc, #152]	@ (8008350 <HAL_DMA_Abort+0x45c>)
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d02c      	beq.n	8008316 <HAL_DMA_Abort+0x422>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	4a24      	ldr	r2, [pc, #144]	@ (8008354 <HAL_DMA_Abort+0x460>)
 80082c2:	4293      	cmp	r3, r2
 80082c4:	d027      	beq.n	8008316 <HAL_DMA_Abort+0x422>
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	4a23      	ldr	r2, [pc, #140]	@ (8008358 <HAL_DMA_Abort+0x464>)
 80082cc:	4293      	cmp	r3, r2
 80082ce:	d022      	beq.n	8008316 <HAL_DMA_Abort+0x422>
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	4a21      	ldr	r2, [pc, #132]	@ (800835c <HAL_DMA_Abort+0x468>)
 80082d6:	4293      	cmp	r3, r2
 80082d8:	d01d      	beq.n	8008316 <HAL_DMA_Abort+0x422>
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	4a20      	ldr	r2, [pc, #128]	@ (8008360 <HAL_DMA_Abort+0x46c>)
 80082e0:	4293      	cmp	r3, r2
 80082e2:	d018      	beq.n	8008316 <HAL_DMA_Abort+0x422>
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	4a1e      	ldr	r2, [pc, #120]	@ (8008364 <HAL_DMA_Abort+0x470>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d013      	beq.n	8008316 <HAL_DMA_Abort+0x422>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	4a1d      	ldr	r2, [pc, #116]	@ (8008368 <HAL_DMA_Abort+0x474>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d00e      	beq.n	8008316 <HAL_DMA_Abort+0x422>
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	4a1b      	ldr	r2, [pc, #108]	@ (800836c <HAL_DMA_Abort+0x478>)
 80082fe:	4293      	cmp	r3, r2
 8008300:	d009      	beq.n	8008316 <HAL_DMA_Abort+0x422>
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	4a1a      	ldr	r2, [pc, #104]	@ (8008370 <HAL_DMA_Abort+0x47c>)
 8008308:	4293      	cmp	r3, r2
 800830a:	d004      	beq.n	8008316 <HAL_DMA_Abort+0x422>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	4a18      	ldr	r2, [pc, #96]	@ (8008374 <HAL_DMA_Abort+0x480>)
 8008312:	4293      	cmp	r3, r2
 8008314:	d101      	bne.n	800831a <HAL_DMA_Abort+0x426>
 8008316:	2301      	movs	r3, #1
 8008318:	e000      	b.n	800831c <HAL_DMA_Abort+0x428>
 800831a:	2300      	movs	r3, #0
 800831c:	2b00      	cmp	r3, #0
 800831e:	d02b      	beq.n	8008378 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008324:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800832a:	f003 031f 	and.w	r3, r3, #31
 800832e:	223f      	movs	r2, #63	@ 0x3f
 8008330:	409a      	lsls	r2, r3
 8008332:	68bb      	ldr	r3, [r7, #8]
 8008334:	609a      	str	r2, [r3, #8]
 8008336:	e02a      	b.n	800838e <HAL_DMA_Abort+0x49a>
 8008338:	40020010 	.word	0x40020010
 800833c:	40020028 	.word	0x40020028
 8008340:	40020040 	.word	0x40020040
 8008344:	40020058 	.word	0x40020058
 8008348:	40020070 	.word	0x40020070
 800834c:	40020088 	.word	0x40020088
 8008350:	400200a0 	.word	0x400200a0
 8008354:	400200b8 	.word	0x400200b8
 8008358:	40020410 	.word	0x40020410
 800835c:	40020428 	.word	0x40020428
 8008360:	40020440 	.word	0x40020440
 8008364:	40020458 	.word	0x40020458
 8008368:	40020470 	.word	0x40020470
 800836c:	40020488 	.word	0x40020488
 8008370:	400204a0 	.word	0x400204a0
 8008374:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800837c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008382:	f003 031f 	and.w	r3, r3, #31
 8008386:	2201      	movs	r2, #1
 8008388:	409a      	lsls	r2, r3
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	4a4f      	ldr	r2, [pc, #316]	@ (80084d0 <HAL_DMA_Abort+0x5dc>)
 8008394:	4293      	cmp	r3, r2
 8008396:	d072      	beq.n	800847e <HAL_DMA_Abort+0x58a>
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	4a4d      	ldr	r2, [pc, #308]	@ (80084d4 <HAL_DMA_Abort+0x5e0>)
 800839e:	4293      	cmp	r3, r2
 80083a0:	d06d      	beq.n	800847e <HAL_DMA_Abort+0x58a>
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	4a4c      	ldr	r2, [pc, #304]	@ (80084d8 <HAL_DMA_Abort+0x5e4>)
 80083a8:	4293      	cmp	r3, r2
 80083aa:	d068      	beq.n	800847e <HAL_DMA_Abort+0x58a>
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	4a4a      	ldr	r2, [pc, #296]	@ (80084dc <HAL_DMA_Abort+0x5e8>)
 80083b2:	4293      	cmp	r3, r2
 80083b4:	d063      	beq.n	800847e <HAL_DMA_Abort+0x58a>
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	4a49      	ldr	r2, [pc, #292]	@ (80084e0 <HAL_DMA_Abort+0x5ec>)
 80083bc:	4293      	cmp	r3, r2
 80083be:	d05e      	beq.n	800847e <HAL_DMA_Abort+0x58a>
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	4a47      	ldr	r2, [pc, #284]	@ (80084e4 <HAL_DMA_Abort+0x5f0>)
 80083c6:	4293      	cmp	r3, r2
 80083c8:	d059      	beq.n	800847e <HAL_DMA_Abort+0x58a>
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	4a46      	ldr	r2, [pc, #280]	@ (80084e8 <HAL_DMA_Abort+0x5f4>)
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d054      	beq.n	800847e <HAL_DMA_Abort+0x58a>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	4a44      	ldr	r2, [pc, #272]	@ (80084ec <HAL_DMA_Abort+0x5f8>)
 80083da:	4293      	cmp	r3, r2
 80083dc:	d04f      	beq.n	800847e <HAL_DMA_Abort+0x58a>
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	4a43      	ldr	r2, [pc, #268]	@ (80084f0 <HAL_DMA_Abort+0x5fc>)
 80083e4:	4293      	cmp	r3, r2
 80083e6:	d04a      	beq.n	800847e <HAL_DMA_Abort+0x58a>
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	4a41      	ldr	r2, [pc, #260]	@ (80084f4 <HAL_DMA_Abort+0x600>)
 80083ee:	4293      	cmp	r3, r2
 80083f0:	d045      	beq.n	800847e <HAL_DMA_Abort+0x58a>
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	4a40      	ldr	r2, [pc, #256]	@ (80084f8 <HAL_DMA_Abort+0x604>)
 80083f8:	4293      	cmp	r3, r2
 80083fa:	d040      	beq.n	800847e <HAL_DMA_Abort+0x58a>
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	4a3e      	ldr	r2, [pc, #248]	@ (80084fc <HAL_DMA_Abort+0x608>)
 8008402:	4293      	cmp	r3, r2
 8008404:	d03b      	beq.n	800847e <HAL_DMA_Abort+0x58a>
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	4a3d      	ldr	r2, [pc, #244]	@ (8008500 <HAL_DMA_Abort+0x60c>)
 800840c:	4293      	cmp	r3, r2
 800840e:	d036      	beq.n	800847e <HAL_DMA_Abort+0x58a>
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	4a3b      	ldr	r2, [pc, #236]	@ (8008504 <HAL_DMA_Abort+0x610>)
 8008416:	4293      	cmp	r3, r2
 8008418:	d031      	beq.n	800847e <HAL_DMA_Abort+0x58a>
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	4a3a      	ldr	r2, [pc, #232]	@ (8008508 <HAL_DMA_Abort+0x614>)
 8008420:	4293      	cmp	r3, r2
 8008422:	d02c      	beq.n	800847e <HAL_DMA_Abort+0x58a>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	4a38      	ldr	r2, [pc, #224]	@ (800850c <HAL_DMA_Abort+0x618>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d027      	beq.n	800847e <HAL_DMA_Abort+0x58a>
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	4a37      	ldr	r2, [pc, #220]	@ (8008510 <HAL_DMA_Abort+0x61c>)
 8008434:	4293      	cmp	r3, r2
 8008436:	d022      	beq.n	800847e <HAL_DMA_Abort+0x58a>
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	4a35      	ldr	r2, [pc, #212]	@ (8008514 <HAL_DMA_Abort+0x620>)
 800843e:	4293      	cmp	r3, r2
 8008440:	d01d      	beq.n	800847e <HAL_DMA_Abort+0x58a>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	4a34      	ldr	r2, [pc, #208]	@ (8008518 <HAL_DMA_Abort+0x624>)
 8008448:	4293      	cmp	r3, r2
 800844a:	d018      	beq.n	800847e <HAL_DMA_Abort+0x58a>
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	4a32      	ldr	r2, [pc, #200]	@ (800851c <HAL_DMA_Abort+0x628>)
 8008452:	4293      	cmp	r3, r2
 8008454:	d013      	beq.n	800847e <HAL_DMA_Abort+0x58a>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	4a31      	ldr	r2, [pc, #196]	@ (8008520 <HAL_DMA_Abort+0x62c>)
 800845c:	4293      	cmp	r3, r2
 800845e:	d00e      	beq.n	800847e <HAL_DMA_Abort+0x58a>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	4a2f      	ldr	r2, [pc, #188]	@ (8008524 <HAL_DMA_Abort+0x630>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d009      	beq.n	800847e <HAL_DMA_Abort+0x58a>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	4a2e      	ldr	r2, [pc, #184]	@ (8008528 <HAL_DMA_Abort+0x634>)
 8008470:	4293      	cmp	r3, r2
 8008472:	d004      	beq.n	800847e <HAL_DMA_Abort+0x58a>
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	4a2c      	ldr	r2, [pc, #176]	@ (800852c <HAL_DMA_Abort+0x638>)
 800847a:	4293      	cmp	r3, r2
 800847c:	d101      	bne.n	8008482 <HAL_DMA_Abort+0x58e>
 800847e:	2301      	movs	r3, #1
 8008480:	e000      	b.n	8008484 <HAL_DMA_Abort+0x590>
 8008482:	2300      	movs	r3, #0
 8008484:	2b00      	cmp	r3, #0
 8008486:	d015      	beq.n	80084b4 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800848c:	687a      	ldr	r2, [r7, #4]
 800848e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008490:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008496:	2b00      	cmp	r3, #0
 8008498:	d00c      	beq.n	80084b4 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800849e:	681a      	ldr	r2, [r3, #0]
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80084a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80084a8:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084ae:	687a      	ldr	r2, [r7, #4]
 80084b0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80084b2:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2201      	movs	r2, #1
 80084b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2200      	movs	r2, #0
 80084c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80084c4:	2300      	movs	r3, #0
}
 80084c6:	4618      	mov	r0, r3
 80084c8:	3718      	adds	r7, #24
 80084ca:	46bd      	mov	sp, r7
 80084cc:	bd80      	pop	{r7, pc}
 80084ce:	bf00      	nop
 80084d0:	40020010 	.word	0x40020010
 80084d4:	40020028 	.word	0x40020028
 80084d8:	40020040 	.word	0x40020040
 80084dc:	40020058 	.word	0x40020058
 80084e0:	40020070 	.word	0x40020070
 80084e4:	40020088 	.word	0x40020088
 80084e8:	400200a0 	.word	0x400200a0
 80084ec:	400200b8 	.word	0x400200b8
 80084f0:	40020410 	.word	0x40020410
 80084f4:	40020428 	.word	0x40020428
 80084f8:	40020440 	.word	0x40020440
 80084fc:	40020458 	.word	0x40020458
 8008500:	40020470 	.word	0x40020470
 8008504:	40020488 	.word	0x40020488
 8008508:	400204a0 	.word	0x400204a0
 800850c:	400204b8 	.word	0x400204b8
 8008510:	58025408 	.word	0x58025408
 8008514:	5802541c 	.word	0x5802541c
 8008518:	58025430 	.word	0x58025430
 800851c:	58025444 	.word	0x58025444
 8008520:	58025458 	.word	0x58025458
 8008524:	5802546c 	.word	0x5802546c
 8008528:	58025480 	.word	0x58025480
 800852c:	58025494 	.word	0x58025494

08008530 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b084      	sub	sp, #16
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d101      	bne.n	8008542 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800853e:	2301      	movs	r3, #1
 8008540:	e237      	b.n	80089b2 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008548:	b2db      	uxtb	r3, r3
 800854a:	2b02      	cmp	r3, #2
 800854c:	d004      	beq.n	8008558 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2280      	movs	r2, #128	@ 0x80
 8008552:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8008554:	2301      	movs	r3, #1
 8008556:	e22c      	b.n	80089b2 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	4a5c      	ldr	r2, [pc, #368]	@ (80086d0 <HAL_DMA_Abort_IT+0x1a0>)
 800855e:	4293      	cmp	r3, r2
 8008560:	d04a      	beq.n	80085f8 <HAL_DMA_Abort_IT+0xc8>
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	4a5b      	ldr	r2, [pc, #364]	@ (80086d4 <HAL_DMA_Abort_IT+0x1a4>)
 8008568:	4293      	cmp	r3, r2
 800856a:	d045      	beq.n	80085f8 <HAL_DMA_Abort_IT+0xc8>
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	4a59      	ldr	r2, [pc, #356]	@ (80086d8 <HAL_DMA_Abort_IT+0x1a8>)
 8008572:	4293      	cmp	r3, r2
 8008574:	d040      	beq.n	80085f8 <HAL_DMA_Abort_IT+0xc8>
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	4a58      	ldr	r2, [pc, #352]	@ (80086dc <HAL_DMA_Abort_IT+0x1ac>)
 800857c:	4293      	cmp	r3, r2
 800857e:	d03b      	beq.n	80085f8 <HAL_DMA_Abort_IT+0xc8>
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	4a56      	ldr	r2, [pc, #344]	@ (80086e0 <HAL_DMA_Abort_IT+0x1b0>)
 8008586:	4293      	cmp	r3, r2
 8008588:	d036      	beq.n	80085f8 <HAL_DMA_Abort_IT+0xc8>
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	4a55      	ldr	r2, [pc, #340]	@ (80086e4 <HAL_DMA_Abort_IT+0x1b4>)
 8008590:	4293      	cmp	r3, r2
 8008592:	d031      	beq.n	80085f8 <HAL_DMA_Abort_IT+0xc8>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4a53      	ldr	r2, [pc, #332]	@ (80086e8 <HAL_DMA_Abort_IT+0x1b8>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d02c      	beq.n	80085f8 <HAL_DMA_Abort_IT+0xc8>
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	4a52      	ldr	r2, [pc, #328]	@ (80086ec <HAL_DMA_Abort_IT+0x1bc>)
 80085a4:	4293      	cmp	r3, r2
 80085a6:	d027      	beq.n	80085f8 <HAL_DMA_Abort_IT+0xc8>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4a50      	ldr	r2, [pc, #320]	@ (80086f0 <HAL_DMA_Abort_IT+0x1c0>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d022      	beq.n	80085f8 <HAL_DMA_Abort_IT+0xc8>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	4a4f      	ldr	r2, [pc, #316]	@ (80086f4 <HAL_DMA_Abort_IT+0x1c4>)
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d01d      	beq.n	80085f8 <HAL_DMA_Abort_IT+0xc8>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4a4d      	ldr	r2, [pc, #308]	@ (80086f8 <HAL_DMA_Abort_IT+0x1c8>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d018      	beq.n	80085f8 <HAL_DMA_Abort_IT+0xc8>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	4a4c      	ldr	r2, [pc, #304]	@ (80086fc <HAL_DMA_Abort_IT+0x1cc>)
 80085cc:	4293      	cmp	r3, r2
 80085ce:	d013      	beq.n	80085f8 <HAL_DMA_Abort_IT+0xc8>
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	4a4a      	ldr	r2, [pc, #296]	@ (8008700 <HAL_DMA_Abort_IT+0x1d0>)
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d00e      	beq.n	80085f8 <HAL_DMA_Abort_IT+0xc8>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	4a49      	ldr	r2, [pc, #292]	@ (8008704 <HAL_DMA_Abort_IT+0x1d4>)
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d009      	beq.n	80085f8 <HAL_DMA_Abort_IT+0xc8>
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	4a47      	ldr	r2, [pc, #284]	@ (8008708 <HAL_DMA_Abort_IT+0x1d8>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d004      	beq.n	80085f8 <HAL_DMA_Abort_IT+0xc8>
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	4a46      	ldr	r2, [pc, #280]	@ (800870c <HAL_DMA_Abort_IT+0x1dc>)
 80085f4:	4293      	cmp	r3, r2
 80085f6:	d101      	bne.n	80085fc <HAL_DMA_Abort_IT+0xcc>
 80085f8:	2301      	movs	r3, #1
 80085fa:	e000      	b.n	80085fe <HAL_DMA_Abort_IT+0xce>
 80085fc:	2300      	movs	r3, #0
 80085fe:	2b00      	cmp	r3, #0
 8008600:	f000 8086 	beq.w	8008710 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2204      	movs	r2, #4
 8008608:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	4a2f      	ldr	r2, [pc, #188]	@ (80086d0 <HAL_DMA_Abort_IT+0x1a0>)
 8008612:	4293      	cmp	r3, r2
 8008614:	d04a      	beq.n	80086ac <HAL_DMA_Abort_IT+0x17c>
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	4a2e      	ldr	r2, [pc, #184]	@ (80086d4 <HAL_DMA_Abort_IT+0x1a4>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d045      	beq.n	80086ac <HAL_DMA_Abort_IT+0x17c>
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4a2c      	ldr	r2, [pc, #176]	@ (80086d8 <HAL_DMA_Abort_IT+0x1a8>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d040      	beq.n	80086ac <HAL_DMA_Abort_IT+0x17c>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	4a2b      	ldr	r2, [pc, #172]	@ (80086dc <HAL_DMA_Abort_IT+0x1ac>)
 8008630:	4293      	cmp	r3, r2
 8008632:	d03b      	beq.n	80086ac <HAL_DMA_Abort_IT+0x17c>
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	4a29      	ldr	r2, [pc, #164]	@ (80086e0 <HAL_DMA_Abort_IT+0x1b0>)
 800863a:	4293      	cmp	r3, r2
 800863c:	d036      	beq.n	80086ac <HAL_DMA_Abort_IT+0x17c>
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	4a28      	ldr	r2, [pc, #160]	@ (80086e4 <HAL_DMA_Abort_IT+0x1b4>)
 8008644:	4293      	cmp	r3, r2
 8008646:	d031      	beq.n	80086ac <HAL_DMA_Abort_IT+0x17c>
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	4a26      	ldr	r2, [pc, #152]	@ (80086e8 <HAL_DMA_Abort_IT+0x1b8>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d02c      	beq.n	80086ac <HAL_DMA_Abort_IT+0x17c>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	4a25      	ldr	r2, [pc, #148]	@ (80086ec <HAL_DMA_Abort_IT+0x1bc>)
 8008658:	4293      	cmp	r3, r2
 800865a:	d027      	beq.n	80086ac <HAL_DMA_Abort_IT+0x17c>
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4a23      	ldr	r2, [pc, #140]	@ (80086f0 <HAL_DMA_Abort_IT+0x1c0>)
 8008662:	4293      	cmp	r3, r2
 8008664:	d022      	beq.n	80086ac <HAL_DMA_Abort_IT+0x17c>
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4a22      	ldr	r2, [pc, #136]	@ (80086f4 <HAL_DMA_Abort_IT+0x1c4>)
 800866c:	4293      	cmp	r3, r2
 800866e:	d01d      	beq.n	80086ac <HAL_DMA_Abort_IT+0x17c>
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4a20      	ldr	r2, [pc, #128]	@ (80086f8 <HAL_DMA_Abort_IT+0x1c8>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d018      	beq.n	80086ac <HAL_DMA_Abort_IT+0x17c>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4a1f      	ldr	r2, [pc, #124]	@ (80086fc <HAL_DMA_Abort_IT+0x1cc>)
 8008680:	4293      	cmp	r3, r2
 8008682:	d013      	beq.n	80086ac <HAL_DMA_Abort_IT+0x17c>
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	4a1d      	ldr	r2, [pc, #116]	@ (8008700 <HAL_DMA_Abort_IT+0x1d0>)
 800868a:	4293      	cmp	r3, r2
 800868c:	d00e      	beq.n	80086ac <HAL_DMA_Abort_IT+0x17c>
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	4a1c      	ldr	r2, [pc, #112]	@ (8008704 <HAL_DMA_Abort_IT+0x1d4>)
 8008694:	4293      	cmp	r3, r2
 8008696:	d009      	beq.n	80086ac <HAL_DMA_Abort_IT+0x17c>
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	4a1a      	ldr	r2, [pc, #104]	@ (8008708 <HAL_DMA_Abort_IT+0x1d8>)
 800869e:	4293      	cmp	r3, r2
 80086a0:	d004      	beq.n	80086ac <HAL_DMA_Abort_IT+0x17c>
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	4a19      	ldr	r2, [pc, #100]	@ (800870c <HAL_DMA_Abort_IT+0x1dc>)
 80086a8:	4293      	cmp	r3, r2
 80086aa:	d108      	bne.n	80086be <HAL_DMA_Abort_IT+0x18e>
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	681a      	ldr	r2, [r3, #0]
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f022 0201 	bic.w	r2, r2, #1
 80086ba:	601a      	str	r2, [r3, #0]
 80086bc:	e178      	b.n	80089b0 <HAL_DMA_Abort_IT+0x480>
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	681a      	ldr	r2, [r3, #0]
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	f022 0201 	bic.w	r2, r2, #1
 80086cc:	601a      	str	r2, [r3, #0]
 80086ce:	e16f      	b.n	80089b0 <HAL_DMA_Abort_IT+0x480>
 80086d0:	40020010 	.word	0x40020010
 80086d4:	40020028 	.word	0x40020028
 80086d8:	40020040 	.word	0x40020040
 80086dc:	40020058 	.word	0x40020058
 80086e0:	40020070 	.word	0x40020070
 80086e4:	40020088 	.word	0x40020088
 80086e8:	400200a0 	.word	0x400200a0
 80086ec:	400200b8 	.word	0x400200b8
 80086f0:	40020410 	.word	0x40020410
 80086f4:	40020428 	.word	0x40020428
 80086f8:	40020440 	.word	0x40020440
 80086fc:	40020458 	.word	0x40020458
 8008700:	40020470 	.word	0x40020470
 8008704:	40020488 	.word	0x40020488
 8008708:	400204a0 	.word	0x400204a0
 800870c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	681a      	ldr	r2, [r3, #0]
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	f022 020e 	bic.w	r2, r2, #14
 800871e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	4a6c      	ldr	r2, [pc, #432]	@ (80088d8 <HAL_DMA_Abort_IT+0x3a8>)
 8008726:	4293      	cmp	r3, r2
 8008728:	d04a      	beq.n	80087c0 <HAL_DMA_Abort_IT+0x290>
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	4a6b      	ldr	r2, [pc, #428]	@ (80088dc <HAL_DMA_Abort_IT+0x3ac>)
 8008730:	4293      	cmp	r3, r2
 8008732:	d045      	beq.n	80087c0 <HAL_DMA_Abort_IT+0x290>
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	4a69      	ldr	r2, [pc, #420]	@ (80088e0 <HAL_DMA_Abort_IT+0x3b0>)
 800873a:	4293      	cmp	r3, r2
 800873c:	d040      	beq.n	80087c0 <HAL_DMA_Abort_IT+0x290>
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	4a68      	ldr	r2, [pc, #416]	@ (80088e4 <HAL_DMA_Abort_IT+0x3b4>)
 8008744:	4293      	cmp	r3, r2
 8008746:	d03b      	beq.n	80087c0 <HAL_DMA_Abort_IT+0x290>
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	4a66      	ldr	r2, [pc, #408]	@ (80088e8 <HAL_DMA_Abort_IT+0x3b8>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d036      	beq.n	80087c0 <HAL_DMA_Abort_IT+0x290>
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	4a65      	ldr	r2, [pc, #404]	@ (80088ec <HAL_DMA_Abort_IT+0x3bc>)
 8008758:	4293      	cmp	r3, r2
 800875a:	d031      	beq.n	80087c0 <HAL_DMA_Abort_IT+0x290>
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	4a63      	ldr	r2, [pc, #396]	@ (80088f0 <HAL_DMA_Abort_IT+0x3c0>)
 8008762:	4293      	cmp	r3, r2
 8008764:	d02c      	beq.n	80087c0 <HAL_DMA_Abort_IT+0x290>
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	4a62      	ldr	r2, [pc, #392]	@ (80088f4 <HAL_DMA_Abort_IT+0x3c4>)
 800876c:	4293      	cmp	r3, r2
 800876e:	d027      	beq.n	80087c0 <HAL_DMA_Abort_IT+0x290>
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	4a60      	ldr	r2, [pc, #384]	@ (80088f8 <HAL_DMA_Abort_IT+0x3c8>)
 8008776:	4293      	cmp	r3, r2
 8008778:	d022      	beq.n	80087c0 <HAL_DMA_Abort_IT+0x290>
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	4a5f      	ldr	r2, [pc, #380]	@ (80088fc <HAL_DMA_Abort_IT+0x3cc>)
 8008780:	4293      	cmp	r3, r2
 8008782:	d01d      	beq.n	80087c0 <HAL_DMA_Abort_IT+0x290>
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	4a5d      	ldr	r2, [pc, #372]	@ (8008900 <HAL_DMA_Abort_IT+0x3d0>)
 800878a:	4293      	cmp	r3, r2
 800878c:	d018      	beq.n	80087c0 <HAL_DMA_Abort_IT+0x290>
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	4a5c      	ldr	r2, [pc, #368]	@ (8008904 <HAL_DMA_Abort_IT+0x3d4>)
 8008794:	4293      	cmp	r3, r2
 8008796:	d013      	beq.n	80087c0 <HAL_DMA_Abort_IT+0x290>
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	4a5a      	ldr	r2, [pc, #360]	@ (8008908 <HAL_DMA_Abort_IT+0x3d8>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d00e      	beq.n	80087c0 <HAL_DMA_Abort_IT+0x290>
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	4a59      	ldr	r2, [pc, #356]	@ (800890c <HAL_DMA_Abort_IT+0x3dc>)
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d009      	beq.n	80087c0 <HAL_DMA_Abort_IT+0x290>
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	4a57      	ldr	r2, [pc, #348]	@ (8008910 <HAL_DMA_Abort_IT+0x3e0>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d004      	beq.n	80087c0 <HAL_DMA_Abort_IT+0x290>
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	4a56      	ldr	r2, [pc, #344]	@ (8008914 <HAL_DMA_Abort_IT+0x3e4>)
 80087bc:	4293      	cmp	r3, r2
 80087be:	d108      	bne.n	80087d2 <HAL_DMA_Abort_IT+0x2a2>
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	681a      	ldr	r2, [r3, #0]
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f022 0201 	bic.w	r2, r2, #1
 80087ce:	601a      	str	r2, [r3, #0]
 80087d0:	e007      	b.n	80087e2 <HAL_DMA_Abort_IT+0x2b2>
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	681a      	ldr	r2, [r3, #0]
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	f022 0201 	bic.w	r2, r2, #1
 80087e0:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	4a3c      	ldr	r2, [pc, #240]	@ (80088d8 <HAL_DMA_Abort_IT+0x3a8>)
 80087e8:	4293      	cmp	r3, r2
 80087ea:	d072      	beq.n	80088d2 <HAL_DMA_Abort_IT+0x3a2>
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	4a3a      	ldr	r2, [pc, #232]	@ (80088dc <HAL_DMA_Abort_IT+0x3ac>)
 80087f2:	4293      	cmp	r3, r2
 80087f4:	d06d      	beq.n	80088d2 <HAL_DMA_Abort_IT+0x3a2>
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4a39      	ldr	r2, [pc, #228]	@ (80088e0 <HAL_DMA_Abort_IT+0x3b0>)
 80087fc:	4293      	cmp	r3, r2
 80087fe:	d068      	beq.n	80088d2 <HAL_DMA_Abort_IT+0x3a2>
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	4a37      	ldr	r2, [pc, #220]	@ (80088e4 <HAL_DMA_Abort_IT+0x3b4>)
 8008806:	4293      	cmp	r3, r2
 8008808:	d063      	beq.n	80088d2 <HAL_DMA_Abort_IT+0x3a2>
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	4a36      	ldr	r2, [pc, #216]	@ (80088e8 <HAL_DMA_Abort_IT+0x3b8>)
 8008810:	4293      	cmp	r3, r2
 8008812:	d05e      	beq.n	80088d2 <HAL_DMA_Abort_IT+0x3a2>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	4a34      	ldr	r2, [pc, #208]	@ (80088ec <HAL_DMA_Abort_IT+0x3bc>)
 800881a:	4293      	cmp	r3, r2
 800881c:	d059      	beq.n	80088d2 <HAL_DMA_Abort_IT+0x3a2>
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	4a33      	ldr	r2, [pc, #204]	@ (80088f0 <HAL_DMA_Abort_IT+0x3c0>)
 8008824:	4293      	cmp	r3, r2
 8008826:	d054      	beq.n	80088d2 <HAL_DMA_Abort_IT+0x3a2>
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	4a31      	ldr	r2, [pc, #196]	@ (80088f4 <HAL_DMA_Abort_IT+0x3c4>)
 800882e:	4293      	cmp	r3, r2
 8008830:	d04f      	beq.n	80088d2 <HAL_DMA_Abort_IT+0x3a2>
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	4a30      	ldr	r2, [pc, #192]	@ (80088f8 <HAL_DMA_Abort_IT+0x3c8>)
 8008838:	4293      	cmp	r3, r2
 800883a:	d04a      	beq.n	80088d2 <HAL_DMA_Abort_IT+0x3a2>
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	4a2e      	ldr	r2, [pc, #184]	@ (80088fc <HAL_DMA_Abort_IT+0x3cc>)
 8008842:	4293      	cmp	r3, r2
 8008844:	d045      	beq.n	80088d2 <HAL_DMA_Abort_IT+0x3a2>
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	4a2d      	ldr	r2, [pc, #180]	@ (8008900 <HAL_DMA_Abort_IT+0x3d0>)
 800884c:	4293      	cmp	r3, r2
 800884e:	d040      	beq.n	80088d2 <HAL_DMA_Abort_IT+0x3a2>
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	4a2b      	ldr	r2, [pc, #172]	@ (8008904 <HAL_DMA_Abort_IT+0x3d4>)
 8008856:	4293      	cmp	r3, r2
 8008858:	d03b      	beq.n	80088d2 <HAL_DMA_Abort_IT+0x3a2>
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	4a2a      	ldr	r2, [pc, #168]	@ (8008908 <HAL_DMA_Abort_IT+0x3d8>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d036      	beq.n	80088d2 <HAL_DMA_Abort_IT+0x3a2>
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	4a28      	ldr	r2, [pc, #160]	@ (800890c <HAL_DMA_Abort_IT+0x3dc>)
 800886a:	4293      	cmp	r3, r2
 800886c:	d031      	beq.n	80088d2 <HAL_DMA_Abort_IT+0x3a2>
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	4a27      	ldr	r2, [pc, #156]	@ (8008910 <HAL_DMA_Abort_IT+0x3e0>)
 8008874:	4293      	cmp	r3, r2
 8008876:	d02c      	beq.n	80088d2 <HAL_DMA_Abort_IT+0x3a2>
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	4a25      	ldr	r2, [pc, #148]	@ (8008914 <HAL_DMA_Abort_IT+0x3e4>)
 800887e:	4293      	cmp	r3, r2
 8008880:	d027      	beq.n	80088d2 <HAL_DMA_Abort_IT+0x3a2>
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	4a24      	ldr	r2, [pc, #144]	@ (8008918 <HAL_DMA_Abort_IT+0x3e8>)
 8008888:	4293      	cmp	r3, r2
 800888a:	d022      	beq.n	80088d2 <HAL_DMA_Abort_IT+0x3a2>
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	4a22      	ldr	r2, [pc, #136]	@ (800891c <HAL_DMA_Abort_IT+0x3ec>)
 8008892:	4293      	cmp	r3, r2
 8008894:	d01d      	beq.n	80088d2 <HAL_DMA_Abort_IT+0x3a2>
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	4a21      	ldr	r2, [pc, #132]	@ (8008920 <HAL_DMA_Abort_IT+0x3f0>)
 800889c:	4293      	cmp	r3, r2
 800889e:	d018      	beq.n	80088d2 <HAL_DMA_Abort_IT+0x3a2>
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	4a1f      	ldr	r2, [pc, #124]	@ (8008924 <HAL_DMA_Abort_IT+0x3f4>)
 80088a6:	4293      	cmp	r3, r2
 80088a8:	d013      	beq.n	80088d2 <HAL_DMA_Abort_IT+0x3a2>
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	4a1e      	ldr	r2, [pc, #120]	@ (8008928 <HAL_DMA_Abort_IT+0x3f8>)
 80088b0:	4293      	cmp	r3, r2
 80088b2:	d00e      	beq.n	80088d2 <HAL_DMA_Abort_IT+0x3a2>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	4a1c      	ldr	r2, [pc, #112]	@ (800892c <HAL_DMA_Abort_IT+0x3fc>)
 80088ba:	4293      	cmp	r3, r2
 80088bc:	d009      	beq.n	80088d2 <HAL_DMA_Abort_IT+0x3a2>
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	4a1b      	ldr	r2, [pc, #108]	@ (8008930 <HAL_DMA_Abort_IT+0x400>)
 80088c4:	4293      	cmp	r3, r2
 80088c6:	d004      	beq.n	80088d2 <HAL_DMA_Abort_IT+0x3a2>
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	4a19      	ldr	r2, [pc, #100]	@ (8008934 <HAL_DMA_Abort_IT+0x404>)
 80088ce:	4293      	cmp	r3, r2
 80088d0:	d132      	bne.n	8008938 <HAL_DMA_Abort_IT+0x408>
 80088d2:	2301      	movs	r3, #1
 80088d4:	e031      	b.n	800893a <HAL_DMA_Abort_IT+0x40a>
 80088d6:	bf00      	nop
 80088d8:	40020010 	.word	0x40020010
 80088dc:	40020028 	.word	0x40020028
 80088e0:	40020040 	.word	0x40020040
 80088e4:	40020058 	.word	0x40020058
 80088e8:	40020070 	.word	0x40020070
 80088ec:	40020088 	.word	0x40020088
 80088f0:	400200a0 	.word	0x400200a0
 80088f4:	400200b8 	.word	0x400200b8
 80088f8:	40020410 	.word	0x40020410
 80088fc:	40020428 	.word	0x40020428
 8008900:	40020440 	.word	0x40020440
 8008904:	40020458 	.word	0x40020458
 8008908:	40020470 	.word	0x40020470
 800890c:	40020488 	.word	0x40020488
 8008910:	400204a0 	.word	0x400204a0
 8008914:	400204b8 	.word	0x400204b8
 8008918:	58025408 	.word	0x58025408
 800891c:	5802541c 	.word	0x5802541c
 8008920:	58025430 	.word	0x58025430
 8008924:	58025444 	.word	0x58025444
 8008928:	58025458 	.word	0x58025458
 800892c:	5802546c 	.word	0x5802546c
 8008930:	58025480 	.word	0x58025480
 8008934:	58025494 	.word	0x58025494
 8008938:	2300      	movs	r3, #0
 800893a:	2b00      	cmp	r3, #0
 800893c:	d028      	beq.n	8008990 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008942:	681a      	ldr	r2, [r3, #0]
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008948:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800894c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008952:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008958:	f003 031f 	and.w	r3, r3, #31
 800895c:	2201      	movs	r2, #1
 800895e:	409a      	lsls	r2, r3
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008968:	687a      	ldr	r2, [r7, #4]
 800896a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800896c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008972:	2b00      	cmp	r3, #0
 8008974:	d00c      	beq.n	8008990 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800897a:	681a      	ldr	r2, [r3, #0]
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008980:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008984:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800898a:	687a      	ldr	r2, [r7, #4]
 800898c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800898e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	2201      	movs	r2, #1
 8008994:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2200      	movs	r2, #0
 800899c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d003      	beq.n	80089b0 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80089ac:	6878      	ldr	r0, [r7, #4]
 80089ae:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80089b0:	2300      	movs	r3, #0
}
 80089b2:	4618      	mov	r0, r3
 80089b4:	3710      	adds	r7, #16
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}
 80089ba:	bf00      	nop

080089bc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b08a      	sub	sp, #40	@ 0x28
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80089c4:	2300      	movs	r3, #0
 80089c6:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80089c8:	4b67      	ldr	r3, [pc, #412]	@ (8008b68 <HAL_DMA_IRQHandler+0x1ac>)
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	4a67      	ldr	r2, [pc, #412]	@ (8008b6c <HAL_DMA_IRQHandler+0x1b0>)
 80089ce:	fba2 2303 	umull	r2, r3, r2, r3
 80089d2:	0a9b      	lsrs	r3, r3, #10
 80089d4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089da:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089e0:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80089e2:	6a3b      	ldr	r3, [r7, #32]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80089e8:	69fb      	ldr	r3, [r7, #28]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	4a5f      	ldr	r2, [pc, #380]	@ (8008b70 <HAL_DMA_IRQHandler+0x1b4>)
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d04a      	beq.n	8008a8e <HAL_DMA_IRQHandler+0xd2>
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	4a5d      	ldr	r2, [pc, #372]	@ (8008b74 <HAL_DMA_IRQHandler+0x1b8>)
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d045      	beq.n	8008a8e <HAL_DMA_IRQHandler+0xd2>
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	4a5c      	ldr	r2, [pc, #368]	@ (8008b78 <HAL_DMA_IRQHandler+0x1bc>)
 8008a08:	4293      	cmp	r3, r2
 8008a0a:	d040      	beq.n	8008a8e <HAL_DMA_IRQHandler+0xd2>
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4a5a      	ldr	r2, [pc, #360]	@ (8008b7c <HAL_DMA_IRQHandler+0x1c0>)
 8008a12:	4293      	cmp	r3, r2
 8008a14:	d03b      	beq.n	8008a8e <HAL_DMA_IRQHandler+0xd2>
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	4a59      	ldr	r2, [pc, #356]	@ (8008b80 <HAL_DMA_IRQHandler+0x1c4>)
 8008a1c:	4293      	cmp	r3, r2
 8008a1e:	d036      	beq.n	8008a8e <HAL_DMA_IRQHandler+0xd2>
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	4a57      	ldr	r2, [pc, #348]	@ (8008b84 <HAL_DMA_IRQHandler+0x1c8>)
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d031      	beq.n	8008a8e <HAL_DMA_IRQHandler+0xd2>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	4a56      	ldr	r2, [pc, #344]	@ (8008b88 <HAL_DMA_IRQHandler+0x1cc>)
 8008a30:	4293      	cmp	r3, r2
 8008a32:	d02c      	beq.n	8008a8e <HAL_DMA_IRQHandler+0xd2>
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	4a54      	ldr	r2, [pc, #336]	@ (8008b8c <HAL_DMA_IRQHandler+0x1d0>)
 8008a3a:	4293      	cmp	r3, r2
 8008a3c:	d027      	beq.n	8008a8e <HAL_DMA_IRQHandler+0xd2>
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	4a53      	ldr	r2, [pc, #332]	@ (8008b90 <HAL_DMA_IRQHandler+0x1d4>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d022      	beq.n	8008a8e <HAL_DMA_IRQHandler+0xd2>
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	4a51      	ldr	r2, [pc, #324]	@ (8008b94 <HAL_DMA_IRQHandler+0x1d8>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d01d      	beq.n	8008a8e <HAL_DMA_IRQHandler+0xd2>
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	4a50      	ldr	r2, [pc, #320]	@ (8008b98 <HAL_DMA_IRQHandler+0x1dc>)
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	d018      	beq.n	8008a8e <HAL_DMA_IRQHandler+0xd2>
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	4a4e      	ldr	r2, [pc, #312]	@ (8008b9c <HAL_DMA_IRQHandler+0x1e0>)
 8008a62:	4293      	cmp	r3, r2
 8008a64:	d013      	beq.n	8008a8e <HAL_DMA_IRQHandler+0xd2>
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	4a4d      	ldr	r2, [pc, #308]	@ (8008ba0 <HAL_DMA_IRQHandler+0x1e4>)
 8008a6c:	4293      	cmp	r3, r2
 8008a6e:	d00e      	beq.n	8008a8e <HAL_DMA_IRQHandler+0xd2>
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	4a4b      	ldr	r2, [pc, #300]	@ (8008ba4 <HAL_DMA_IRQHandler+0x1e8>)
 8008a76:	4293      	cmp	r3, r2
 8008a78:	d009      	beq.n	8008a8e <HAL_DMA_IRQHandler+0xd2>
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	4a4a      	ldr	r2, [pc, #296]	@ (8008ba8 <HAL_DMA_IRQHandler+0x1ec>)
 8008a80:	4293      	cmp	r3, r2
 8008a82:	d004      	beq.n	8008a8e <HAL_DMA_IRQHandler+0xd2>
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	4a48      	ldr	r2, [pc, #288]	@ (8008bac <HAL_DMA_IRQHandler+0x1f0>)
 8008a8a:	4293      	cmp	r3, r2
 8008a8c:	d101      	bne.n	8008a92 <HAL_DMA_IRQHandler+0xd6>
 8008a8e:	2301      	movs	r3, #1
 8008a90:	e000      	b.n	8008a94 <HAL_DMA_IRQHandler+0xd8>
 8008a92:	2300      	movs	r3, #0
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	f000 842b 	beq.w	80092f0 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a9e:	f003 031f 	and.w	r3, r3, #31
 8008aa2:	2208      	movs	r2, #8
 8008aa4:	409a      	lsls	r2, r3
 8008aa6:	69bb      	ldr	r3, [r7, #24]
 8008aa8:	4013      	ands	r3, r2
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	f000 80a2 	beq.w	8008bf4 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	4a2e      	ldr	r2, [pc, #184]	@ (8008b70 <HAL_DMA_IRQHandler+0x1b4>)
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	d04a      	beq.n	8008b50 <HAL_DMA_IRQHandler+0x194>
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	4a2d      	ldr	r2, [pc, #180]	@ (8008b74 <HAL_DMA_IRQHandler+0x1b8>)
 8008ac0:	4293      	cmp	r3, r2
 8008ac2:	d045      	beq.n	8008b50 <HAL_DMA_IRQHandler+0x194>
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	4a2b      	ldr	r2, [pc, #172]	@ (8008b78 <HAL_DMA_IRQHandler+0x1bc>)
 8008aca:	4293      	cmp	r3, r2
 8008acc:	d040      	beq.n	8008b50 <HAL_DMA_IRQHandler+0x194>
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	4a2a      	ldr	r2, [pc, #168]	@ (8008b7c <HAL_DMA_IRQHandler+0x1c0>)
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	d03b      	beq.n	8008b50 <HAL_DMA_IRQHandler+0x194>
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	4a28      	ldr	r2, [pc, #160]	@ (8008b80 <HAL_DMA_IRQHandler+0x1c4>)
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d036      	beq.n	8008b50 <HAL_DMA_IRQHandler+0x194>
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	4a27      	ldr	r2, [pc, #156]	@ (8008b84 <HAL_DMA_IRQHandler+0x1c8>)
 8008ae8:	4293      	cmp	r3, r2
 8008aea:	d031      	beq.n	8008b50 <HAL_DMA_IRQHandler+0x194>
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	4a25      	ldr	r2, [pc, #148]	@ (8008b88 <HAL_DMA_IRQHandler+0x1cc>)
 8008af2:	4293      	cmp	r3, r2
 8008af4:	d02c      	beq.n	8008b50 <HAL_DMA_IRQHandler+0x194>
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	4a24      	ldr	r2, [pc, #144]	@ (8008b8c <HAL_DMA_IRQHandler+0x1d0>)
 8008afc:	4293      	cmp	r3, r2
 8008afe:	d027      	beq.n	8008b50 <HAL_DMA_IRQHandler+0x194>
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	4a22      	ldr	r2, [pc, #136]	@ (8008b90 <HAL_DMA_IRQHandler+0x1d4>)
 8008b06:	4293      	cmp	r3, r2
 8008b08:	d022      	beq.n	8008b50 <HAL_DMA_IRQHandler+0x194>
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	4a21      	ldr	r2, [pc, #132]	@ (8008b94 <HAL_DMA_IRQHandler+0x1d8>)
 8008b10:	4293      	cmp	r3, r2
 8008b12:	d01d      	beq.n	8008b50 <HAL_DMA_IRQHandler+0x194>
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	4a1f      	ldr	r2, [pc, #124]	@ (8008b98 <HAL_DMA_IRQHandler+0x1dc>)
 8008b1a:	4293      	cmp	r3, r2
 8008b1c:	d018      	beq.n	8008b50 <HAL_DMA_IRQHandler+0x194>
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	4a1e      	ldr	r2, [pc, #120]	@ (8008b9c <HAL_DMA_IRQHandler+0x1e0>)
 8008b24:	4293      	cmp	r3, r2
 8008b26:	d013      	beq.n	8008b50 <HAL_DMA_IRQHandler+0x194>
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	4a1c      	ldr	r2, [pc, #112]	@ (8008ba0 <HAL_DMA_IRQHandler+0x1e4>)
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d00e      	beq.n	8008b50 <HAL_DMA_IRQHandler+0x194>
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	4a1b      	ldr	r2, [pc, #108]	@ (8008ba4 <HAL_DMA_IRQHandler+0x1e8>)
 8008b38:	4293      	cmp	r3, r2
 8008b3a:	d009      	beq.n	8008b50 <HAL_DMA_IRQHandler+0x194>
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	4a19      	ldr	r2, [pc, #100]	@ (8008ba8 <HAL_DMA_IRQHandler+0x1ec>)
 8008b42:	4293      	cmp	r3, r2
 8008b44:	d004      	beq.n	8008b50 <HAL_DMA_IRQHandler+0x194>
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	4a18      	ldr	r2, [pc, #96]	@ (8008bac <HAL_DMA_IRQHandler+0x1f0>)
 8008b4c:	4293      	cmp	r3, r2
 8008b4e:	d12f      	bne.n	8008bb0 <HAL_DMA_IRQHandler+0x1f4>
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	f003 0304 	and.w	r3, r3, #4
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	bf14      	ite	ne
 8008b5e:	2301      	movne	r3, #1
 8008b60:	2300      	moveq	r3, #0
 8008b62:	b2db      	uxtb	r3, r3
 8008b64:	e02e      	b.n	8008bc4 <HAL_DMA_IRQHandler+0x208>
 8008b66:	bf00      	nop
 8008b68:	24000028 	.word	0x24000028
 8008b6c:	1b4e81b5 	.word	0x1b4e81b5
 8008b70:	40020010 	.word	0x40020010
 8008b74:	40020028 	.word	0x40020028
 8008b78:	40020040 	.word	0x40020040
 8008b7c:	40020058 	.word	0x40020058
 8008b80:	40020070 	.word	0x40020070
 8008b84:	40020088 	.word	0x40020088
 8008b88:	400200a0 	.word	0x400200a0
 8008b8c:	400200b8 	.word	0x400200b8
 8008b90:	40020410 	.word	0x40020410
 8008b94:	40020428 	.word	0x40020428
 8008b98:	40020440 	.word	0x40020440
 8008b9c:	40020458 	.word	0x40020458
 8008ba0:	40020470 	.word	0x40020470
 8008ba4:	40020488 	.word	0x40020488
 8008ba8:	400204a0 	.word	0x400204a0
 8008bac:	400204b8 	.word	0x400204b8
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	f003 0308 	and.w	r3, r3, #8
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	bf14      	ite	ne
 8008bbe:	2301      	movne	r3, #1
 8008bc0:	2300      	moveq	r3, #0
 8008bc2:	b2db      	uxtb	r3, r3
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d015      	beq.n	8008bf4 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	681a      	ldr	r2, [r3, #0]
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	f022 0204 	bic.w	r2, r2, #4
 8008bd6:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008bdc:	f003 031f 	and.w	r3, r3, #31
 8008be0:	2208      	movs	r2, #8
 8008be2:	409a      	lsls	r2, r3
 8008be4:	6a3b      	ldr	r3, [r7, #32]
 8008be6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008bec:	f043 0201 	orr.w	r2, r3, #1
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008bf8:	f003 031f 	and.w	r3, r3, #31
 8008bfc:	69ba      	ldr	r2, [r7, #24]
 8008bfe:	fa22 f303 	lsr.w	r3, r2, r3
 8008c02:	f003 0301 	and.w	r3, r3, #1
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d06e      	beq.n	8008ce8 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	4a69      	ldr	r2, [pc, #420]	@ (8008db4 <HAL_DMA_IRQHandler+0x3f8>)
 8008c10:	4293      	cmp	r3, r2
 8008c12:	d04a      	beq.n	8008caa <HAL_DMA_IRQHandler+0x2ee>
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	4a67      	ldr	r2, [pc, #412]	@ (8008db8 <HAL_DMA_IRQHandler+0x3fc>)
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	d045      	beq.n	8008caa <HAL_DMA_IRQHandler+0x2ee>
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	4a66      	ldr	r2, [pc, #408]	@ (8008dbc <HAL_DMA_IRQHandler+0x400>)
 8008c24:	4293      	cmp	r3, r2
 8008c26:	d040      	beq.n	8008caa <HAL_DMA_IRQHandler+0x2ee>
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	4a64      	ldr	r2, [pc, #400]	@ (8008dc0 <HAL_DMA_IRQHandler+0x404>)
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	d03b      	beq.n	8008caa <HAL_DMA_IRQHandler+0x2ee>
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	4a63      	ldr	r2, [pc, #396]	@ (8008dc4 <HAL_DMA_IRQHandler+0x408>)
 8008c38:	4293      	cmp	r3, r2
 8008c3a:	d036      	beq.n	8008caa <HAL_DMA_IRQHandler+0x2ee>
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	4a61      	ldr	r2, [pc, #388]	@ (8008dc8 <HAL_DMA_IRQHandler+0x40c>)
 8008c42:	4293      	cmp	r3, r2
 8008c44:	d031      	beq.n	8008caa <HAL_DMA_IRQHandler+0x2ee>
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	4a60      	ldr	r2, [pc, #384]	@ (8008dcc <HAL_DMA_IRQHandler+0x410>)
 8008c4c:	4293      	cmp	r3, r2
 8008c4e:	d02c      	beq.n	8008caa <HAL_DMA_IRQHandler+0x2ee>
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	4a5e      	ldr	r2, [pc, #376]	@ (8008dd0 <HAL_DMA_IRQHandler+0x414>)
 8008c56:	4293      	cmp	r3, r2
 8008c58:	d027      	beq.n	8008caa <HAL_DMA_IRQHandler+0x2ee>
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	4a5d      	ldr	r2, [pc, #372]	@ (8008dd4 <HAL_DMA_IRQHandler+0x418>)
 8008c60:	4293      	cmp	r3, r2
 8008c62:	d022      	beq.n	8008caa <HAL_DMA_IRQHandler+0x2ee>
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	4a5b      	ldr	r2, [pc, #364]	@ (8008dd8 <HAL_DMA_IRQHandler+0x41c>)
 8008c6a:	4293      	cmp	r3, r2
 8008c6c:	d01d      	beq.n	8008caa <HAL_DMA_IRQHandler+0x2ee>
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	4a5a      	ldr	r2, [pc, #360]	@ (8008ddc <HAL_DMA_IRQHandler+0x420>)
 8008c74:	4293      	cmp	r3, r2
 8008c76:	d018      	beq.n	8008caa <HAL_DMA_IRQHandler+0x2ee>
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	4a58      	ldr	r2, [pc, #352]	@ (8008de0 <HAL_DMA_IRQHandler+0x424>)
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	d013      	beq.n	8008caa <HAL_DMA_IRQHandler+0x2ee>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	4a57      	ldr	r2, [pc, #348]	@ (8008de4 <HAL_DMA_IRQHandler+0x428>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d00e      	beq.n	8008caa <HAL_DMA_IRQHandler+0x2ee>
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	4a55      	ldr	r2, [pc, #340]	@ (8008de8 <HAL_DMA_IRQHandler+0x42c>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d009      	beq.n	8008caa <HAL_DMA_IRQHandler+0x2ee>
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	4a54      	ldr	r2, [pc, #336]	@ (8008dec <HAL_DMA_IRQHandler+0x430>)
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d004      	beq.n	8008caa <HAL_DMA_IRQHandler+0x2ee>
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4a52      	ldr	r2, [pc, #328]	@ (8008df0 <HAL_DMA_IRQHandler+0x434>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d10a      	bne.n	8008cc0 <HAL_DMA_IRQHandler+0x304>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	695b      	ldr	r3, [r3, #20]
 8008cb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	bf14      	ite	ne
 8008cb8:	2301      	movne	r3, #1
 8008cba:	2300      	moveq	r3, #0
 8008cbc:	b2db      	uxtb	r3, r3
 8008cbe:	e003      	b.n	8008cc8 <HAL_DMA_IRQHandler+0x30c>
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d00d      	beq.n	8008ce8 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008cd0:	f003 031f 	and.w	r3, r3, #31
 8008cd4:	2201      	movs	r2, #1
 8008cd6:	409a      	lsls	r2, r3
 8008cd8:	6a3b      	ldr	r3, [r7, #32]
 8008cda:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ce0:	f043 0202 	orr.w	r2, r3, #2
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008cec:	f003 031f 	and.w	r3, r3, #31
 8008cf0:	2204      	movs	r2, #4
 8008cf2:	409a      	lsls	r2, r3
 8008cf4:	69bb      	ldr	r3, [r7, #24]
 8008cf6:	4013      	ands	r3, r2
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	f000 808f 	beq.w	8008e1c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	4a2c      	ldr	r2, [pc, #176]	@ (8008db4 <HAL_DMA_IRQHandler+0x3f8>)
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d04a      	beq.n	8008d9e <HAL_DMA_IRQHandler+0x3e2>
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	4a2a      	ldr	r2, [pc, #168]	@ (8008db8 <HAL_DMA_IRQHandler+0x3fc>)
 8008d0e:	4293      	cmp	r3, r2
 8008d10:	d045      	beq.n	8008d9e <HAL_DMA_IRQHandler+0x3e2>
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	4a29      	ldr	r2, [pc, #164]	@ (8008dbc <HAL_DMA_IRQHandler+0x400>)
 8008d18:	4293      	cmp	r3, r2
 8008d1a:	d040      	beq.n	8008d9e <HAL_DMA_IRQHandler+0x3e2>
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	4a27      	ldr	r2, [pc, #156]	@ (8008dc0 <HAL_DMA_IRQHandler+0x404>)
 8008d22:	4293      	cmp	r3, r2
 8008d24:	d03b      	beq.n	8008d9e <HAL_DMA_IRQHandler+0x3e2>
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	4a26      	ldr	r2, [pc, #152]	@ (8008dc4 <HAL_DMA_IRQHandler+0x408>)
 8008d2c:	4293      	cmp	r3, r2
 8008d2e:	d036      	beq.n	8008d9e <HAL_DMA_IRQHandler+0x3e2>
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	4a24      	ldr	r2, [pc, #144]	@ (8008dc8 <HAL_DMA_IRQHandler+0x40c>)
 8008d36:	4293      	cmp	r3, r2
 8008d38:	d031      	beq.n	8008d9e <HAL_DMA_IRQHandler+0x3e2>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	4a23      	ldr	r2, [pc, #140]	@ (8008dcc <HAL_DMA_IRQHandler+0x410>)
 8008d40:	4293      	cmp	r3, r2
 8008d42:	d02c      	beq.n	8008d9e <HAL_DMA_IRQHandler+0x3e2>
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	4a21      	ldr	r2, [pc, #132]	@ (8008dd0 <HAL_DMA_IRQHandler+0x414>)
 8008d4a:	4293      	cmp	r3, r2
 8008d4c:	d027      	beq.n	8008d9e <HAL_DMA_IRQHandler+0x3e2>
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	4a20      	ldr	r2, [pc, #128]	@ (8008dd4 <HAL_DMA_IRQHandler+0x418>)
 8008d54:	4293      	cmp	r3, r2
 8008d56:	d022      	beq.n	8008d9e <HAL_DMA_IRQHandler+0x3e2>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	4a1e      	ldr	r2, [pc, #120]	@ (8008dd8 <HAL_DMA_IRQHandler+0x41c>)
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	d01d      	beq.n	8008d9e <HAL_DMA_IRQHandler+0x3e2>
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	4a1d      	ldr	r2, [pc, #116]	@ (8008ddc <HAL_DMA_IRQHandler+0x420>)
 8008d68:	4293      	cmp	r3, r2
 8008d6a:	d018      	beq.n	8008d9e <HAL_DMA_IRQHandler+0x3e2>
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	4a1b      	ldr	r2, [pc, #108]	@ (8008de0 <HAL_DMA_IRQHandler+0x424>)
 8008d72:	4293      	cmp	r3, r2
 8008d74:	d013      	beq.n	8008d9e <HAL_DMA_IRQHandler+0x3e2>
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	4a1a      	ldr	r2, [pc, #104]	@ (8008de4 <HAL_DMA_IRQHandler+0x428>)
 8008d7c:	4293      	cmp	r3, r2
 8008d7e:	d00e      	beq.n	8008d9e <HAL_DMA_IRQHandler+0x3e2>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	4a18      	ldr	r2, [pc, #96]	@ (8008de8 <HAL_DMA_IRQHandler+0x42c>)
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d009      	beq.n	8008d9e <HAL_DMA_IRQHandler+0x3e2>
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	4a17      	ldr	r2, [pc, #92]	@ (8008dec <HAL_DMA_IRQHandler+0x430>)
 8008d90:	4293      	cmp	r3, r2
 8008d92:	d004      	beq.n	8008d9e <HAL_DMA_IRQHandler+0x3e2>
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	4a15      	ldr	r2, [pc, #84]	@ (8008df0 <HAL_DMA_IRQHandler+0x434>)
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d12a      	bne.n	8008df4 <HAL_DMA_IRQHandler+0x438>
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	f003 0302 	and.w	r3, r3, #2
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	bf14      	ite	ne
 8008dac:	2301      	movne	r3, #1
 8008dae:	2300      	moveq	r3, #0
 8008db0:	b2db      	uxtb	r3, r3
 8008db2:	e023      	b.n	8008dfc <HAL_DMA_IRQHandler+0x440>
 8008db4:	40020010 	.word	0x40020010
 8008db8:	40020028 	.word	0x40020028
 8008dbc:	40020040 	.word	0x40020040
 8008dc0:	40020058 	.word	0x40020058
 8008dc4:	40020070 	.word	0x40020070
 8008dc8:	40020088 	.word	0x40020088
 8008dcc:	400200a0 	.word	0x400200a0
 8008dd0:	400200b8 	.word	0x400200b8
 8008dd4:	40020410 	.word	0x40020410
 8008dd8:	40020428 	.word	0x40020428
 8008ddc:	40020440 	.word	0x40020440
 8008de0:	40020458 	.word	0x40020458
 8008de4:	40020470 	.word	0x40020470
 8008de8:	40020488 	.word	0x40020488
 8008dec:	400204a0 	.word	0x400204a0
 8008df0:	400204b8 	.word	0x400204b8
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d00d      	beq.n	8008e1c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e04:	f003 031f 	and.w	r3, r3, #31
 8008e08:	2204      	movs	r2, #4
 8008e0a:	409a      	lsls	r2, r3
 8008e0c:	6a3b      	ldr	r3, [r7, #32]
 8008e0e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e14:	f043 0204 	orr.w	r2, r3, #4
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e20:	f003 031f 	and.w	r3, r3, #31
 8008e24:	2210      	movs	r2, #16
 8008e26:	409a      	lsls	r2, r3
 8008e28:	69bb      	ldr	r3, [r7, #24]
 8008e2a:	4013      	ands	r3, r2
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	f000 80a6 	beq.w	8008f7e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	4a85      	ldr	r2, [pc, #532]	@ (800904c <HAL_DMA_IRQHandler+0x690>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	d04a      	beq.n	8008ed2 <HAL_DMA_IRQHandler+0x516>
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	4a83      	ldr	r2, [pc, #524]	@ (8009050 <HAL_DMA_IRQHandler+0x694>)
 8008e42:	4293      	cmp	r3, r2
 8008e44:	d045      	beq.n	8008ed2 <HAL_DMA_IRQHandler+0x516>
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	4a82      	ldr	r2, [pc, #520]	@ (8009054 <HAL_DMA_IRQHandler+0x698>)
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	d040      	beq.n	8008ed2 <HAL_DMA_IRQHandler+0x516>
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	4a80      	ldr	r2, [pc, #512]	@ (8009058 <HAL_DMA_IRQHandler+0x69c>)
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d03b      	beq.n	8008ed2 <HAL_DMA_IRQHandler+0x516>
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	4a7f      	ldr	r2, [pc, #508]	@ (800905c <HAL_DMA_IRQHandler+0x6a0>)
 8008e60:	4293      	cmp	r3, r2
 8008e62:	d036      	beq.n	8008ed2 <HAL_DMA_IRQHandler+0x516>
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	4a7d      	ldr	r2, [pc, #500]	@ (8009060 <HAL_DMA_IRQHandler+0x6a4>)
 8008e6a:	4293      	cmp	r3, r2
 8008e6c:	d031      	beq.n	8008ed2 <HAL_DMA_IRQHandler+0x516>
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	4a7c      	ldr	r2, [pc, #496]	@ (8009064 <HAL_DMA_IRQHandler+0x6a8>)
 8008e74:	4293      	cmp	r3, r2
 8008e76:	d02c      	beq.n	8008ed2 <HAL_DMA_IRQHandler+0x516>
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	4a7a      	ldr	r2, [pc, #488]	@ (8009068 <HAL_DMA_IRQHandler+0x6ac>)
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	d027      	beq.n	8008ed2 <HAL_DMA_IRQHandler+0x516>
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	4a79      	ldr	r2, [pc, #484]	@ (800906c <HAL_DMA_IRQHandler+0x6b0>)
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	d022      	beq.n	8008ed2 <HAL_DMA_IRQHandler+0x516>
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	4a77      	ldr	r2, [pc, #476]	@ (8009070 <HAL_DMA_IRQHandler+0x6b4>)
 8008e92:	4293      	cmp	r3, r2
 8008e94:	d01d      	beq.n	8008ed2 <HAL_DMA_IRQHandler+0x516>
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	4a76      	ldr	r2, [pc, #472]	@ (8009074 <HAL_DMA_IRQHandler+0x6b8>)
 8008e9c:	4293      	cmp	r3, r2
 8008e9e:	d018      	beq.n	8008ed2 <HAL_DMA_IRQHandler+0x516>
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	4a74      	ldr	r2, [pc, #464]	@ (8009078 <HAL_DMA_IRQHandler+0x6bc>)
 8008ea6:	4293      	cmp	r3, r2
 8008ea8:	d013      	beq.n	8008ed2 <HAL_DMA_IRQHandler+0x516>
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	4a73      	ldr	r2, [pc, #460]	@ (800907c <HAL_DMA_IRQHandler+0x6c0>)
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d00e      	beq.n	8008ed2 <HAL_DMA_IRQHandler+0x516>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	4a71      	ldr	r2, [pc, #452]	@ (8009080 <HAL_DMA_IRQHandler+0x6c4>)
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	d009      	beq.n	8008ed2 <HAL_DMA_IRQHandler+0x516>
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	4a70      	ldr	r2, [pc, #448]	@ (8009084 <HAL_DMA_IRQHandler+0x6c8>)
 8008ec4:	4293      	cmp	r3, r2
 8008ec6:	d004      	beq.n	8008ed2 <HAL_DMA_IRQHandler+0x516>
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	4a6e      	ldr	r2, [pc, #440]	@ (8009088 <HAL_DMA_IRQHandler+0x6cc>)
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d10a      	bne.n	8008ee8 <HAL_DMA_IRQHandler+0x52c>
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f003 0308 	and.w	r3, r3, #8
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	bf14      	ite	ne
 8008ee0:	2301      	movne	r3, #1
 8008ee2:	2300      	moveq	r3, #0
 8008ee4:	b2db      	uxtb	r3, r3
 8008ee6:	e009      	b.n	8008efc <HAL_DMA_IRQHandler+0x540>
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f003 0304 	and.w	r3, r3, #4
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	bf14      	ite	ne
 8008ef6:	2301      	movne	r3, #1
 8008ef8:	2300      	moveq	r3, #0
 8008efa:	b2db      	uxtb	r3, r3
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d03e      	beq.n	8008f7e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f04:	f003 031f 	and.w	r3, r3, #31
 8008f08:	2210      	movs	r2, #16
 8008f0a:	409a      	lsls	r2, r3
 8008f0c:	6a3b      	ldr	r3, [r7, #32]
 8008f0e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d018      	beq.n	8008f50 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d108      	bne.n	8008f3e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d024      	beq.n	8008f7e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f38:	6878      	ldr	r0, [r7, #4]
 8008f3a:	4798      	blx	r3
 8008f3c:	e01f      	b.n	8008f7e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d01b      	beq.n	8008f7e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f4a:	6878      	ldr	r0, [r7, #4]
 8008f4c:	4798      	blx	r3
 8008f4e:	e016      	b.n	8008f7e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d107      	bne.n	8008f6e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	681a      	ldr	r2, [r3, #0]
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	f022 0208 	bic.w	r2, r2, #8
 8008f6c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d003      	beq.n	8008f7e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f7a:	6878      	ldr	r0, [r7, #4]
 8008f7c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f82:	f003 031f 	and.w	r3, r3, #31
 8008f86:	2220      	movs	r2, #32
 8008f88:	409a      	lsls	r2, r3
 8008f8a:	69bb      	ldr	r3, [r7, #24]
 8008f8c:	4013      	ands	r3, r2
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	f000 8110 	beq.w	80091b4 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	4a2c      	ldr	r2, [pc, #176]	@ (800904c <HAL_DMA_IRQHandler+0x690>)
 8008f9a:	4293      	cmp	r3, r2
 8008f9c:	d04a      	beq.n	8009034 <HAL_DMA_IRQHandler+0x678>
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	4a2b      	ldr	r2, [pc, #172]	@ (8009050 <HAL_DMA_IRQHandler+0x694>)
 8008fa4:	4293      	cmp	r3, r2
 8008fa6:	d045      	beq.n	8009034 <HAL_DMA_IRQHandler+0x678>
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	4a29      	ldr	r2, [pc, #164]	@ (8009054 <HAL_DMA_IRQHandler+0x698>)
 8008fae:	4293      	cmp	r3, r2
 8008fb0:	d040      	beq.n	8009034 <HAL_DMA_IRQHandler+0x678>
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	4a28      	ldr	r2, [pc, #160]	@ (8009058 <HAL_DMA_IRQHandler+0x69c>)
 8008fb8:	4293      	cmp	r3, r2
 8008fba:	d03b      	beq.n	8009034 <HAL_DMA_IRQHandler+0x678>
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	4a26      	ldr	r2, [pc, #152]	@ (800905c <HAL_DMA_IRQHandler+0x6a0>)
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	d036      	beq.n	8009034 <HAL_DMA_IRQHandler+0x678>
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	4a25      	ldr	r2, [pc, #148]	@ (8009060 <HAL_DMA_IRQHandler+0x6a4>)
 8008fcc:	4293      	cmp	r3, r2
 8008fce:	d031      	beq.n	8009034 <HAL_DMA_IRQHandler+0x678>
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	4a23      	ldr	r2, [pc, #140]	@ (8009064 <HAL_DMA_IRQHandler+0x6a8>)
 8008fd6:	4293      	cmp	r3, r2
 8008fd8:	d02c      	beq.n	8009034 <HAL_DMA_IRQHandler+0x678>
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	4a22      	ldr	r2, [pc, #136]	@ (8009068 <HAL_DMA_IRQHandler+0x6ac>)
 8008fe0:	4293      	cmp	r3, r2
 8008fe2:	d027      	beq.n	8009034 <HAL_DMA_IRQHandler+0x678>
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	4a20      	ldr	r2, [pc, #128]	@ (800906c <HAL_DMA_IRQHandler+0x6b0>)
 8008fea:	4293      	cmp	r3, r2
 8008fec:	d022      	beq.n	8009034 <HAL_DMA_IRQHandler+0x678>
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	4a1f      	ldr	r2, [pc, #124]	@ (8009070 <HAL_DMA_IRQHandler+0x6b4>)
 8008ff4:	4293      	cmp	r3, r2
 8008ff6:	d01d      	beq.n	8009034 <HAL_DMA_IRQHandler+0x678>
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	4a1d      	ldr	r2, [pc, #116]	@ (8009074 <HAL_DMA_IRQHandler+0x6b8>)
 8008ffe:	4293      	cmp	r3, r2
 8009000:	d018      	beq.n	8009034 <HAL_DMA_IRQHandler+0x678>
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	4a1c      	ldr	r2, [pc, #112]	@ (8009078 <HAL_DMA_IRQHandler+0x6bc>)
 8009008:	4293      	cmp	r3, r2
 800900a:	d013      	beq.n	8009034 <HAL_DMA_IRQHandler+0x678>
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	4a1a      	ldr	r2, [pc, #104]	@ (800907c <HAL_DMA_IRQHandler+0x6c0>)
 8009012:	4293      	cmp	r3, r2
 8009014:	d00e      	beq.n	8009034 <HAL_DMA_IRQHandler+0x678>
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	4a19      	ldr	r2, [pc, #100]	@ (8009080 <HAL_DMA_IRQHandler+0x6c4>)
 800901c:	4293      	cmp	r3, r2
 800901e:	d009      	beq.n	8009034 <HAL_DMA_IRQHandler+0x678>
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	4a17      	ldr	r2, [pc, #92]	@ (8009084 <HAL_DMA_IRQHandler+0x6c8>)
 8009026:	4293      	cmp	r3, r2
 8009028:	d004      	beq.n	8009034 <HAL_DMA_IRQHandler+0x678>
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	4a16      	ldr	r2, [pc, #88]	@ (8009088 <HAL_DMA_IRQHandler+0x6cc>)
 8009030:	4293      	cmp	r3, r2
 8009032:	d12b      	bne.n	800908c <HAL_DMA_IRQHandler+0x6d0>
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	f003 0310 	and.w	r3, r3, #16
 800903e:	2b00      	cmp	r3, #0
 8009040:	bf14      	ite	ne
 8009042:	2301      	movne	r3, #1
 8009044:	2300      	moveq	r3, #0
 8009046:	b2db      	uxtb	r3, r3
 8009048:	e02a      	b.n	80090a0 <HAL_DMA_IRQHandler+0x6e4>
 800904a:	bf00      	nop
 800904c:	40020010 	.word	0x40020010
 8009050:	40020028 	.word	0x40020028
 8009054:	40020040 	.word	0x40020040
 8009058:	40020058 	.word	0x40020058
 800905c:	40020070 	.word	0x40020070
 8009060:	40020088 	.word	0x40020088
 8009064:	400200a0 	.word	0x400200a0
 8009068:	400200b8 	.word	0x400200b8
 800906c:	40020410 	.word	0x40020410
 8009070:	40020428 	.word	0x40020428
 8009074:	40020440 	.word	0x40020440
 8009078:	40020458 	.word	0x40020458
 800907c:	40020470 	.word	0x40020470
 8009080:	40020488 	.word	0x40020488
 8009084:	400204a0 	.word	0x400204a0
 8009088:	400204b8 	.word	0x400204b8
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	f003 0302 	and.w	r3, r3, #2
 8009096:	2b00      	cmp	r3, #0
 8009098:	bf14      	ite	ne
 800909a:	2301      	movne	r3, #1
 800909c:	2300      	moveq	r3, #0
 800909e:	b2db      	uxtb	r3, r3
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	f000 8087 	beq.w	80091b4 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80090aa:	f003 031f 	and.w	r3, r3, #31
 80090ae:	2220      	movs	r2, #32
 80090b0:	409a      	lsls	r2, r3
 80090b2:	6a3b      	ldr	r3, [r7, #32]
 80090b4:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80090bc:	b2db      	uxtb	r3, r3
 80090be:	2b04      	cmp	r3, #4
 80090c0:	d139      	bne.n	8009136 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	681a      	ldr	r2, [r3, #0]
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	f022 0216 	bic.w	r2, r2, #22
 80090d0:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	695a      	ldr	r2, [r3, #20]
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80090e0:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d103      	bne.n	80090f2 <HAL_DMA_IRQHandler+0x736>
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d007      	beq.n	8009102 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	681a      	ldr	r2, [r3, #0]
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	f022 0208 	bic.w	r2, r2, #8
 8009100:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009106:	f003 031f 	and.w	r3, r3, #31
 800910a:	223f      	movs	r2, #63	@ 0x3f
 800910c:	409a      	lsls	r2, r3
 800910e:	6a3b      	ldr	r3, [r7, #32]
 8009110:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2201      	movs	r2, #1
 8009116:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2200      	movs	r2, #0
 800911e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009126:	2b00      	cmp	r3, #0
 8009128:	f000 834a 	beq.w	80097c0 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009130:	6878      	ldr	r0, [r7, #4]
 8009132:	4798      	blx	r3
          }
          return;
 8009134:	e344      	b.n	80097c0 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009140:	2b00      	cmp	r3, #0
 8009142:	d018      	beq.n	8009176 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800914e:	2b00      	cmp	r3, #0
 8009150:	d108      	bne.n	8009164 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009156:	2b00      	cmp	r3, #0
 8009158:	d02c      	beq.n	80091b4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800915e:	6878      	ldr	r0, [r7, #4]
 8009160:	4798      	blx	r3
 8009162:	e027      	b.n	80091b4 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009168:	2b00      	cmp	r3, #0
 800916a:	d023      	beq.n	80091b4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009170:	6878      	ldr	r0, [r7, #4]
 8009172:	4798      	blx	r3
 8009174:	e01e      	b.n	80091b4 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009180:	2b00      	cmp	r3, #0
 8009182:	d10f      	bne.n	80091a4 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	681a      	ldr	r2, [r3, #0]
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	f022 0210 	bic.w	r2, r2, #16
 8009192:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2201      	movs	r2, #1
 8009198:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2200      	movs	r2, #0
 80091a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d003      	beq.n	80091b4 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091b0:	6878      	ldr	r0, [r7, #4]
 80091b2:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	f000 8306 	beq.w	80097ca <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80091c2:	f003 0301 	and.w	r3, r3, #1
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	f000 8088 	beq.w	80092dc <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2204      	movs	r2, #4
 80091d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	4a7a      	ldr	r2, [pc, #488]	@ (80093c4 <HAL_DMA_IRQHandler+0xa08>)
 80091da:	4293      	cmp	r3, r2
 80091dc:	d04a      	beq.n	8009274 <HAL_DMA_IRQHandler+0x8b8>
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	4a79      	ldr	r2, [pc, #484]	@ (80093c8 <HAL_DMA_IRQHandler+0xa0c>)
 80091e4:	4293      	cmp	r3, r2
 80091e6:	d045      	beq.n	8009274 <HAL_DMA_IRQHandler+0x8b8>
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	4a77      	ldr	r2, [pc, #476]	@ (80093cc <HAL_DMA_IRQHandler+0xa10>)
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d040      	beq.n	8009274 <HAL_DMA_IRQHandler+0x8b8>
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	4a76      	ldr	r2, [pc, #472]	@ (80093d0 <HAL_DMA_IRQHandler+0xa14>)
 80091f8:	4293      	cmp	r3, r2
 80091fa:	d03b      	beq.n	8009274 <HAL_DMA_IRQHandler+0x8b8>
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	4a74      	ldr	r2, [pc, #464]	@ (80093d4 <HAL_DMA_IRQHandler+0xa18>)
 8009202:	4293      	cmp	r3, r2
 8009204:	d036      	beq.n	8009274 <HAL_DMA_IRQHandler+0x8b8>
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	4a73      	ldr	r2, [pc, #460]	@ (80093d8 <HAL_DMA_IRQHandler+0xa1c>)
 800920c:	4293      	cmp	r3, r2
 800920e:	d031      	beq.n	8009274 <HAL_DMA_IRQHandler+0x8b8>
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	4a71      	ldr	r2, [pc, #452]	@ (80093dc <HAL_DMA_IRQHandler+0xa20>)
 8009216:	4293      	cmp	r3, r2
 8009218:	d02c      	beq.n	8009274 <HAL_DMA_IRQHandler+0x8b8>
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	4a70      	ldr	r2, [pc, #448]	@ (80093e0 <HAL_DMA_IRQHandler+0xa24>)
 8009220:	4293      	cmp	r3, r2
 8009222:	d027      	beq.n	8009274 <HAL_DMA_IRQHandler+0x8b8>
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	4a6e      	ldr	r2, [pc, #440]	@ (80093e4 <HAL_DMA_IRQHandler+0xa28>)
 800922a:	4293      	cmp	r3, r2
 800922c:	d022      	beq.n	8009274 <HAL_DMA_IRQHandler+0x8b8>
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	4a6d      	ldr	r2, [pc, #436]	@ (80093e8 <HAL_DMA_IRQHandler+0xa2c>)
 8009234:	4293      	cmp	r3, r2
 8009236:	d01d      	beq.n	8009274 <HAL_DMA_IRQHandler+0x8b8>
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	4a6b      	ldr	r2, [pc, #428]	@ (80093ec <HAL_DMA_IRQHandler+0xa30>)
 800923e:	4293      	cmp	r3, r2
 8009240:	d018      	beq.n	8009274 <HAL_DMA_IRQHandler+0x8b8>
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	4a6a      	ldr	r2, [pc, #424]	@ (80093f0 <HAL_DMA_IRQHandler+0xa34>)
 8009248:	4293      	cmp	r3, r2
 800924a:	d013      	beq.n	8009274 <HAL_DMA_IRQHandler+0x8b8>
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	4a68      	ldr	r2, [pc, #416]	@ (80093f4 <HAL_DMA_IRQHandler+0xa38>)
 8009252:	4293      	cmp	r3, r2
 8009254:	d00e      	beq.n	8009274 <HAL_DMA_IRQHandler+0x8b8>
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	4a67      	ldr	r2, [pc, #412]	@ (80093f8 <HAL_DMA_IRQHandler+0xa3c>)
 800925c:	4293      	cmp	r3, r2
 800925e:	d009      	beq.n	8009274 <HAL_DMA_IRQHandler+0x8b8>
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	4a65      	ldr	r2, [pc, #404]	@ (80093fc <HAL_DMA_IRQHandler+0xa40>)
 8009266:	4293      	cmp	r3, r2
 8009268:	d004      	beq.n	8009274 <HAL_DMA_IRQHandler+0x8b8>
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	4a64      	ldr	r2, [pc, #400]	@ (8009400 <HAL_DMA_IRQHandler+0xa44>)
 8009270:	4293      	cmp	r3, r2
 8009272:	d108      	bne.n	8009286 <HAL_DMA_IRQHandler+0x8ca>
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	681a      	ldr	r2, [r3, #0]
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	f022 0201 	bic.w	r2, r2, #1
 8009282:	601a      	str	r2, [r3, #0]
 8009284:	e007      	b.n	8009296 <HAL_DMA_IRQHandler+0x8da>
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	681a      	ldr	r2, [r3, #0]
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	f022 0201 	bic.w	r2, r2, #1
 8009294:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	3301      	adds	r3, #1
 800929a:	60fb      	str	r3, [r7, #12]
 800929c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800929e:	429a      	cmp	r2, r3
 80092a0:	d307      	bcc.n	80092b2 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	f003 0301 	and.w	r3, r3, #1
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d1f2      	bne.n	8009296 <HAL_DMA_IRQHandler+0x8da>
 80092b0:	e000      	b.n	80092b4 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80092b2:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f003 0301 	and.w	r3, r3, #1
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d004      	beq.n	80092cc <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	2203      	movs	r2, #3
 80092c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80092ca:	e003      	b.n	80092d4 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	2201      	movs	r2, #1
 80092d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	2200      	movs	r2, #0
 80092d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	f000 8272 	beq.w	80097ca <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80092ea:	6878      	ldr	r0, [r7, #4]
 80092ec:	4798      	blx	r3
 80092ee:	e26c      	b.n	80097ca <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	4a43      	ldr	r2, [pc, #268]	@ (8009404 <HAL_DMA_IRQHandler+0xa48>)
 80092f6:	4293      	cmp	r3, r2
 80092f8:	d022      	beq.n	8009340 <HAL_DMA_IRQHandler+0x984>
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	4a42      	ldr	r2, [pc, #264]	@ (8009408 <HAL_DMA_IRQHandler+0xa4c>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d01d      	beq.n	8009340 <HAL_DMA_IRQHandler+0x984>
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	4a40      	ldr	r2, [pc, #256]	@ (800940c <HAL_DMA_IRQHandler+0xa50>)
 800930a:	4293      	cmp	r3, r2
 800930c:	d018      	beq.n	8009340 <HAL_DMA_IRQHandler+0x984>
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	4a3f      	ldr	r2, [pc, #252]	@ (8009410 <HAL_DMA_IRQHandler+0xa54>)
 8009314:	4293      	cmp	r3, r2
 8009316:	d013      	beq.n	8009340 <HAL_DMA_IRQHandler+0x984>
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	4a3d      	ldr	r2, [pc, #244]	@ (8009414 <HAL_DMA_IRQHandler+0xa58>)
 800931e:	4293      	cmp	r3, r2
 8009320:	d00e      	beq.n	8009340 <HAL_DMA_IRQHandler+0x984>
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	4a3c      	ldr	r2, [pc, #240]	@ (8009418 <HAL_DMA_IRQHandler+0xa5c>)
 8009328:	4293      	cmp	r3, r2
 800932a:	d009      	beq.n	8009340 <HAL_DMA_IRQHandler+0x984>
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	4a3a      	ldr	r2, [pc, #232]	@ (800941c <HAL_DMA_IRQHandler+0xa60>)
 8009332:	4293      	cmp	r3, r2
 8009334:	d004      	beq.n	8009340 <HAL_DMA_IRQHandler+0x984>
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	4a39      	ldr	r2, [pc, #228]	@ (8009420 <HAL_DMA_IRQHandler+0xa64>)
 800933c:	4293      	cmp	r3, r2
 800933e:	d101      	bne.n	8009344 <HAL_DMA_IRQHandler+0x988>
 8009340:	2301      	movs	r3, #1
 8009342:	e000      	b.n	8009346 <HAL_DMA_IRQHandler+0x98a>
 8009344:	2300      	movs	r3, #0
 8009346:	2b00      	cmp	r3, #0
 8009348:	f000 823f 	beq.w	80097ca <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009358:	f003 031f 	and.w	r3, r3, #31
 800935c:	2204      	movs	r2, #4
 800935e:	409a      	lsls	r2, r3
 8009360:	697b      	ldr	r3, [r7, #20]
 8009362:	4013      	ands	r3, r2
 8009364:	2b00      	cmp	r3, #0
 8009366:	f000 80cd 	beq.w	8009504 <HAL_DMA_IRQHandler+0xb48>
 800936a:	693b      	ldr	r3, [r7, #16]
 800936c:	f003 0304 	and.w	r3, r3, #4
 8009370:	2b00      	cmp	r3, #0
 8009372:	f000 80c7 	beq.w	8009504 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800937a:	f003 031f 	and.w	r3, r3, #31
 800937e:	2204      	movs	r2, #4
 8009380:	409a      	lsls	r2, r3
 8009382:	69fb      	ldr	r3, [r7, #28]
 8009384:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009386:	693b      	ldr	r3, [r7, #16]
 8009388:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800938c:	2b00      	cmp	r3, #0
 800938e:	d049      	beq.n	8009424 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009390:	693b      	ldr	r3, [r7, #16]
 8009392:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009396:	2b00      	cmp	r3, #0
 8009398:	d109      	bne.n	80093ae <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800939e:	2b00      	cmp	r3, #0
 80093a0:	f000 8210 	beq.w	80097c4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80093a8:	6878      	ldr	r0, [r7, #4]
 80093aa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80093ac:	e20a      	b.n	80097c4 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	f000 8206 	beq.w	80097c4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093bc:	6878      	ldr	r0, [r7, #4]
 80093be:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80093c0:	e200      	b.n	80097c4 <HAL_DMA_IRQHandler+0xe08>
 80093c2:	bf00      	nop
 80093c4:	40020010 	.word	0x40020010
 80093c8:	40020028 	.word	0x40020028
 80093cc:	40020040 	.word	0x40020040
 80093d0:	40020058 	.word	0x40020058
 80093d4:	40020070 	.word	0x40020070
 80093d8:	40020088 	.word	0x40020088
 80093dc:	400200a0 	.word	0x400200a0
 80093e0:	400200b8 	.word	0x400200b8
 80093e4:	40020410 	.word	0x40020410
 80093e8:	40020428 	.word	0x40020428
 80093ec:	40020440 	.word	0x40020440
 80093f0:	40020458 	.word	0x40020458
 80093f4:	40020470 	.word	0x40020470
 80093f8:	40020488 	.word	0x40020488
 80093fc:	400204a0 	.word	0x400204a0
 8009400:	400204b8 	.word	0x400204b8
 8009404:	58025408 	.word	0x58025408
 8009408:	5802541c 	.word	0x5802541c
 800940c:	58025430 	.word	0x58025430
 8009410:	58025444 	.word	0x58025444
 8009414:	58025458 	.word	0x58025458
 8009418:	5802546c 	.word	0x5802546c
 800941c:	58025480 	.word	0x58025480
 8009420:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009424:	693b      	ldr	r3, [r7, #16]
 8009426:	f003 0320 	and.w	r3, r3, #32
 800942a:	2b00      	cmp	r3, #0
 800942c:	d160      	bne.n	80094f0 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	4a7f      	ldr	r2, [pc, #508]	@ (8009630 <HAL_DMA_IRQHandler+0xc74>)
 8009434:	4293      	cmp	r3, r2
 8009436:	d04a      	beq.n	80094ce <HAL_DMA_IRQHandler+0xb12>
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	4a7d      	ldr	r2, [pc, #500]	@ (8009634 <HAL_DMA_IRQHandler+0xc78>)
 800943e:	4293      	cmp	r3, r2
 8009440:	d045      	beq.n	80094ce <HAL_DMA_IRQHandler+0xb12>
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	4a7c      	ldr	r2, [pc, #496]	@ (8009638 <HAL_DMA_IRQHandler+0xc7c>)
 8009448:	4293      	cmp	r3, r2
 800944a:	d040      	beq.n	80094ce <HAL_DMA_IRQHandler+0xb12>
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	4a7a      	ldr	r2, [pc, #488]	@ (800963c <HAL_DMA_IRQHandler+0xc80>)
 8009452:	4293      	cmp	r3, r2
 8009454:	d03b      	beq.n	80094ce <HAL_DMA_IRQHandler+0xb12>
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	4a79      	ldr	r2, [pc, #484]	@ (8009640 <HAL_DMA_IRQHandler+0xc84>)
 800945c:	4293      	cmp	r3, r2
 800945e:	d036      	beq.n	80094ce <HAL_DMA_IRQHandler+0xb12>
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	4a77      	ldr	r2, [pc, #476]	@ (8009644 <HAL_DMA_IRQHandler+0xc88>)
 8009466:	4293      	cmp	r3, r2
 8009468:	d031      	beq.n	80094ce <HAL_DMA_IRQHandler+0xb12>
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	4a76      	ldr	r2, [pc, #472]	@ (8009648 <HAL_DMA_IRQHandler+0xc8c>)
 8009470:	4293      	cmp	r3, r2
 8009472:	d02c      	beq.n	80094ce <HAL_DMA_IRQHandler+0xb12>
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	4a74      	ldr	r2, [pc, #464]	@ (800964c <HAL_DMA_IRQHandler+0xc90>)
 800947a:	4293      	cmp	r3, r2
 800947c:	d027      	beq.n	80094ce <HAL_DMA_IRQHandler+0xb12>
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	4a73      	ldr	r2, [pc, #460]	@ (8009650 <HAL_DMA_IRQHandler+0xc94>)
 8009484:	4293      	cmp	r3, r2
 8009486:	d022      	beq.n	80094ce <HAL_DMA_IRQHandler+0xb12>
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	4a71      	ldr	r2, [pc, #452]	@ (8009654 <HAL_DMA_IRQHandler+0xc98>)
 800948e:	4293      	cmp	r3, r2
 8009490:	d01d      	beq.n	80094ce <HAL_DMA_IRQHandler+0xb12>
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	4a70      	ldr	r2, [pc, #448]	@ (8009658 <HAL_DMA_IRQHandler+0xc9c>)
 8009498:	4293      	cmp	r3, r2
 800949a:	d018      	beq.n	80094ce <HAL_DMA_IRQHandler+0xb12>
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	4a6e      	ldr	r2, [pc, #440]	@ (800965c <HAL_DMA_IRQHandler+0xca0>)
 80094a2:	4293      	cmp	r3, r2
 80094a4:	d013      	beq.n	80094ce <HAL_DMA_IRQHandler+0xb12>
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	4a6d      	ldr	r2, [pc, #436]	@ (8009660 <HAL_DMA_IRQHandler+0xca4>)
 80094ac:	4293      	cmp	r3, r2
 80094ae:	d00e      	beq.n	80094ce <HAL_DMA_IRQHandler+0xb12>
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	4a6b      	ldr	r2, [pc, #428]	@ (8009664 <HAL_DMA_IRQHandler+0xca8>)
 80094b6:	4293      	cmp	r3, r2
 80094b8:	d009      	beq.n	80094ce <HAL_DMA_IRQHandler+0xb12>
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	4a6a      	ldr	r2, [pc, #424]	@ (8009668 <HAL_DMA_IRQHandler+0xcac>)
 80094c0:	4293      	cmp	r3, r2
 80094c2:	d004      	beq.n	80094ce <HAL_DMA_IRQHandler+0xb12>
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	4a68      	ldr	r2, [pc, #416]	@ (800966c <HAL_DMA_IRQHandler+0xcb0>)
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d108      	bne.n	80094e0 <HAL_DMA_IRQHandler+0xb24>
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	681a      	ldr	r2, [r3, #0]
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f022 0208 	bic.w	r2, r2, #8
 80094dc:	601a      	str	r2, [r3, #0]
 80094de:	e007      	b.n	80094f0 <HAL_DMA_IRQHandler+0xb34>
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	681a      	ldr	r2, [r3, #0]
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	f022 0204 	bic.w	r2, r2, #4
 80094ee:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	f000 8165 	beq.w	80097c4 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094fe:	6878      	ldr	r0, [r7, #4]
 8009500:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009502:	e15f      	b.n	80097c4 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009508:	f003 031f 	and.w	r3, r3, #31
 800950c:	2202      	movs	r2, #2
 800950e:	409a      	lsls	r2, r3
 8009510:	697b      	ldr	r3, [r7, #20]
 8009512:	4013      	ands	r3, r2
 8009514:	2b00      	cmp	r3, #0
 8009516:	f000 80c5 	beq.w	80096a4 <HAL_DMA_IRQHandler+0xce8>
 800951a:	693b      	ldr	r3, [r7, #16]
 800951c:	f003 0302 	and.w	r3, r3, #2
 8009520:	2b00      	cmp	r3, #0
 8009522:	f000 80bf 	beq.w	80096a4 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800952a:	f003 031f 	and.w	r3, r3, #31
 800952e:	2202      	movs	r2, #2
 8009530:	409a      	lsls	r2, r3
 8009532:	69fb      	ldr	r3, [r7, #28]
 8009534:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009536:	693b      	ldr	r3, [r7, #16]
 8009538:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800953c:	2b00      	cmp	r3, #0
 800953e:	d018      	beq.n	8009572 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009540:	693b      	ldr	r3, [r7, #16]
 8009542:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009546:	2b00      	cmp	r3, #0
 8009548:	d109      	bne.n	800955e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800954e:	2b00      	cmp	r3, #0
 8009550:	f000 813a 	beq.w	80097c8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009558:	6878      	ldr	r0, [r7, #4]
 800955a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800955c:	e134      	b.n	80097c8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009562:	2b00      	cmp	r3, #0
 8009564:	f000 8130 	beq.w	80097c8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800956c:	6878      	ldr	r0, [r7, #4]
 800956e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009570:	e12a      	b.n	80097c8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009572:	693b      	ldr	r3, [r7, #16]
 8009574:	f003 0320 	and.w	r3, r3, #32
 8009578:	2b00      	cmp	r3, #0
 800957a:	f040 8089 	bne.w	8009690 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	4a2b      	ldr	r2, [pc, #172]	@ (8009630 <HAL_DMA_IRQHandler+0xc74>)
 8009584:	4293      	cmp	r3, r2
 8009586:	d04a      	beq.n	800961e <HAL_DMA_IRQHandler+0xc62>
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	4a29      	ldr	r2, [pc, #164]	@ (8009634 <HAL_DMA_IRQHandler+0xc78>)
 800958e:	4293      	cmp	r3, r2
 8009590:	d045      	beq.n	800961e <HAL_DMA_IRQHandler+0xc62>
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	4a28      	ldr	r2, [pc, #160]	@ (8009638 <HAL_DMA_IRQHandler+0xc7c>)
 8009598:	4293      	cmp	r3, r2
 800959a:	d040      	beq.n	800961e <HAL_DMA_IRQHandler+0xc62>
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	4a26      	ldr	r2, [pc, #152]	@ (800963c <HAL_DMA_IRQHandler+0xc80>)
 80095a2:	4293      	cmp	r3, r2
 80095a4:	d03b      	beq.n	800961e <HAL_DMA_IRQHandler+0xc62>
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	4a25      	ldr	r2, [pc, #148]	@ (8009640 <HAL_DMA_IRQHandler+0xc84>)
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d036      	beq.n	800961e <HAL_DMA_IRQHandler+0xc62>
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	4a23      	ldr	r2, [pc, #140]	@ (8009644 <HAL_DMA_IRQHandler+0xc88>)
 80095b6:	4293      	cmp	r3, r2
 80095b8:	d031      	beq.n	800961e <HAL_DMA_IRQHandler+0xc62>
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	4a22      	ldr	r2, [pc, #136]	@ (8009648 <HAL_DMA_IRQHandler+0xc8c>)
 80095c0:	4293      	cmp	r3, r2
 80095c2:	d02c      	beq.n	800961e <HAL_DMA_IRQHandler+0xc62>
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	4a20      	ldr	r2, [pc, #128]	@ (800964c <HAL_DMA_IRQHandler+0xc90>)
 80095ca:	4293      	cmp	r3, r2
 80095cc:	d027      	beq.n	800961e <HAL_DMA_IRQHandler+0xc62>
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	4a1f      	ldr	r2, [pc, #124]	@ (8009650 <HAL_DMA_IRQHandler+0xc94>)
 80095d4:	4293      	cmp	r3, r2
 80095d6:	d022      	beq.n	800961e <HAL_DMA_IRQHandler+0xc62>
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	4a1d      	ldr	r2, [pc, #116]	@ (8009654 <HAL_DMA_IRQHandler+0xc98>)
 80095de:	4293      	cmp	r3, r2
 80095e0:	d01d      	beq.n	800961e <HAL_DMA_IRQHandler+0xc62>
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	4a1c      	ldr	r2, [pc, #112]	@ (8009658 <HAL_DMA_IRQHandler+0xc9c>)
 80095e8:	4293      	cmp	r3, r2
 80095ea:	d018      	beq.n	800961e <HAL_DMA_IRQHandler+0xc62>
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	4a1a      	ldr	r2, [pc, #104]	@ (800965c <HAL_DMA_IRQHandler+0xca0>)
 80095f2:	4293      	cmp	r3, r2
 80095f4:	d013      	beq.n	800961e <HAL_DMA_IRQHandler+0xc62>
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	4a19      	ldr	r2, [pc, #100]	@ (8009660 <HAL_DMA_IRQHandler+0xca4>)
 80095fc:	4293      	cmp	r3, r2
 80095fe:	d00e      	beq.n	800961e <HAL_DMA_IRQHandler+0xc62>
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	4a17      	ldr	r2, [pc, #92]	@ (8009664 <HAL_DMA_IRQHandler+0xca8>)
 8009606:	4293      	cmp	r3, r2
 8009608:	d009      	beq.n	800961e <HAL_DMA_IRQHandler+0xc62>
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	4a16      	ldr	r2, [pc, #88]	@ (8009668 <HAL_DMA_IRQHandler+0xcac>)
 8009610:	4293      	cmp	r3, r2
 8009612:	d004      	beq.n	800961e <HAL_DMA_IRQHandler+0xc62>
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	4a14      	ldr	r2, [pc, #80]	@ (800966c <HAL_DMA_IRQHandler+0xcb0>)
 800961a:	4293      	cmp	r3, r2
 800961c:	d128      	bne.n	8009670 <HAL_DMA_IRQHandler+0xcb4>
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	681a      	ldr	r2, [r3, #0]
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	f022 0214 	bic.w	r2, r2, #20
 800962c:	601a      	str	r2, [r3, #0]
 800962e:	e027      	b.n	8009680 <HAL_DMA_IRQHandler+0xcc4>
 8009630:	40020010 	.word	0x40020010
 8009634:	40020028 	.word	0x40020028
 8009638:	40020040 	.word	0x40020040
 800963c:	40020058 	.word	0x40020058
 8009640:	40020070 	.word	0x40020070
 8009644:	40020088 	.word	0x40020088
 8009648:	400200a0 	.word	0x400200a0
 800964c:	400200b8 	.word	0x400200b8
 8009650:	40020410 	.word	0x40020410
 8009654:	40020428 	.word	0x40020428
 8009658:	40020440 	.word	0x40020440
 800965c:	40020458 	.word	0x40020458
 8009660:	40020470 	.word	0x40020470
 8009664:	40020488 	.word	0x40020488
 8009668:	400204a0 	.word	0x400204a0
 800966c:	400204b8 	.word	0x400204b8
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	681a      	ldr	r2, [r3, #0]
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	f022 020a 	bic.w	r2, r2, #10
 800967e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	2201      	movs	r2, #1
 8009684:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2200      	movs	r2, #0
 800968c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009694:	2b00      	cmp	r3, #0
 8009696:	f000 8097 	beq.w	80097c8 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800969e:	6878      	ldr	r0, [r7, #4]
 80096a0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80096a2:	e091      	b.n	80097c8 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80096a8:	f003 031f 	and.w	r3, r3, #31
 80096ac:	2208      	movs	r2, #8
 80096ae:	409a      	lsls	r2, r3
 80096b0:	697b      	ldr	r3, [r7, #20]
 80096b2:	4013      	ands	r3, r2
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	f000 8088 	beq.w	80097ca <HAL_DMA_IRQHandler+0xe0e>
 80096ba:	693b      	ldr	r3, [r7, #16]
 80096bc:	f003 0308 	and.w	r3, r3, #8
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	f000 8082 	beq.w	80097ca <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	4a41      	ldr	r2, [pc, #260]	@ (80097d0 <HAL_DMA_IRQHandler+0xe14>)
 80096cc:	4293      	cmp	r3, r2
 80096ce:	d04a      	beq.n	8009766 <HAL_DMA_IRQHandler+0xdaa>
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	4a3f      	ldr	r2, [pc, #252]	@ (80097d4 <HAL_DMA_IRQHandler+0xe18>)
 80096d6:	4293      	cmp	r3, r2
 80096d8:	d045      	beq.n	8009766 <HAL_DMA_IRQHandler+0xdaa>
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	4a3e      	ldr	r2, [pc, #248]	@ (80097d8 <HAL_DMA_IRQHandler+0xe1c>)
 80096e0:	4293      	cmp	r3, r2
 80096e2:	d040      	beq.n	8009766 <HAL_DMA_IRQHandler+0xdaa>
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	4a3c      	ldr	r2, [pc, #240]	@ (80097dc <HAL_DMA_IRQHandler+0xe20>)
 80096ea:	4293      	cmp	r3, r2
 80096ec:	d03b      	beq.n	8009766 <HAL_DMA_IRQHandler+0xdaa>
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	4a3b      	ldr	r2, [pc, #236]	@ (80097e0 <HAL_DMA_IRQHandler+0xe24>)
 80096f4:	4293      	cmp	r3, r2
 80096f6:	d036      	beq.n	8009766 <HAL_DMA_IRQHandler+0xdaa>
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	4a39      	ldr	r2, [pc, #228]	@ (80097e4 <HAL_DMA_IRQHandler+0xe28>)
 80096fe:	4293      	cmp	r3, r2
 8009700:	d031      	beq.n	8009766 <HAL_DMA_IRQHandler+0xdaa>
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	4a38      	ldr	r2, [pc, #224]	@ (80097e8 <HAL_DMA_IRQHandler+0xe2c>)
 8009708:	4293      	cmp	r3, r2
 800970a:	d02c      	beq.n	8009766 <HAL_DMA_IRQHandler+0xdaa>
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	4a36      	ldr	r2, [pc, #216]	@ (80097ec <HAL_DMA_IRQHandler+0xe30>)
 8009712:	4293      	cmp	r3, r2
 8009714:	d027      	beq.n	8009766 <HAL_DMA_IRQHandler+0xdaa>
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	4a35      	ldr	r2, [pc, #212]	@ (80097f0 <HAL_DMA_IRQHandler+0xe34>)
 800971c:	4293      	cmp	r3, r2
 800971e:	d022      	beq.n	8009766 <HAL_DMA_IRQHandler+0xdaa>
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	4a33      	ldr	r2, [pc, #204]	@ (80097f4 <HAL_DMA_IRQHandler+0xe38>)
 8009726:	4293      	cmp	r3, r2
 8009728:	d01d      	beq.n	8009766 <HAL_DMA_IRQHandler+0xdaa>
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	4a32      	ldr	r2, [pc, #200]	@ (80097f8 <HAL_DMA_IRQHandler+0xe3c>)
 8009730:	4293      	cmp	r3, r2
 8009732:	d018      	beq.n	8009766 <HAL_DMA_IRQHandler+0xdaa>
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	4a30      	ldr	r2, [pc, #192]	@ (80097fc <HAL_DMA_IRQHandler+0xe40>)
 800973a:	4293      	cmp	r3, r2
 800973c:	d013      	beq.n	8009766 <HAL_DMA_IRQHandler+0xdaa>
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	4a2f      	ldr	r2, [pc, #188]	@ (8009800 <HAL_DMA_IRQHandler+0xe44>)
 8009744:	4293      	cmp	r3, r2
 8009746:	d00e      	beq.n	8009766 <HAL_DMA_IRQHandler+0xdaa>
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	4a2d      	ldr	r2, [pc, #180]	@ (8009804 <HAL_DMA_IRQHandler+0xe48>)
 800974e:	4293      	cmp	r3, r2
 8009750:	d009      	beq.n	8009766 <HAL_DMA_IRQHandler+0xdaa>
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	4a2c      	ldr	r2, [pc, #176]	@ (8009808 <HAL_DMA_IRQHandler+0xe4c>)
 8009758:	4293      	cmp	r3, r2
 800975a:	d004      	beq.n	8009766 <HAL_DMA_IRQHandler+0xdaa>
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	4a2a      	ldr	r2, [pc, #168]	@ (800980c <HAL_DMA_IRQHandler+0xe50>)
 8009762:	4293      	cmp	r3, r2
 8009764:	d108      	bne.n	8009778 <HAL_DMA_IRQHandler+0xdbc>
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	681a      	ldr	r2, [r3, #0]
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	f022 021c 	bic.w	r2, r2, #28
 8009774:	601a      	str	r2, [r3, #0]
 8009776:	e007      	b.n	8009788 <HAL_DMA_IRQHandler+0xdcc>
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	681a      	ldr	r2, [r3, #0]
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	f022 020e 	bic.w	r2, r2, #14
 8009786:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800978c:	f003 031f 	and.w	r3, r3, #31
 8009790:	2201      	movs	r2, #1
 8009792:	409a      	lsls	r2, r3
 8009794:	69fb      	ldr	r3, [r7, #28]
 8009796:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2201      	movs	r2, #1
 800979c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	2201      	movs	r2, #1
 80097a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	2200      	movs	r2, #0
 80097aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d009      	beq.n	80097ca <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80097ba:	6878      	ldr	r0, [r7, #4]
 80097bc:	4798      	blx	r3
 80097be:	e004      	b.n	80097ca <HAL_DMA_IRQHandler+0xe0e>
          return;
 80097c0:	bf00      	nop
 80097c2:	e002      	b.n	80097ca <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80097c4:	bf00      	nop
 80097c6:	e000      	b.n	80097ca <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80097c8:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80097ca:	3728      	adds	r7, #40	@ 0x28
 80097cc:	46bd      	mov	sp, r7
 80097ce:	bd80      	pop	{r7, pc}
 80097d0:	40020010 	.word	0x40020010
 80097d4:	40020028 	.word	0x40020028
 80097d8:	40020040 	.word	0x40020040
 80097dc:	40020058 	.word	0x40020058
 80097e0:	40020070 	.word	0x40020070
 80097e4:	40020088 	.word	0x40020088
 80097e8:	400200a0 	.word	0x400200a0
 80097ec:	400200b8 	.word	0x400200b8
 80097f0:	40020410 	.word	0x40020410
 80097f4:	40020428 	.word	0x40020428
 80097f8:	40020440 	.word	0x40020440
 80097fc:	40020458 	.word	0x40020458
 8009800:	40020470 	.word	0x40020470
 8009804:	40020488 	.word	0x40020488
 8009808:	400204a0 	.word	0x400204a0
 800980c:	400204b8 	.word	0x400204b8

08009810 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009810:	b480      	push	{r7}
 8009812:	b087      	sub	sp, #28
 8009814:	af00      	add	r7, sp, #0
 8009816:	60f8      	str	r0, [r7, #12]
 8009818:	60b9      	str	r1, [r7, #8]
 800981a:	607a      	str	r2, [r7, #4]
 800981c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009822:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009828:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	4a7f      	ldr	r2, [pc, #508]	@ (8009a2c <DMA_SetConfig+0x21c>)
 8009830:	4293      	cmp	r3, r2
 8009832:	d072      	beq.n	800991a <DMA_SetConfig+0x10a>
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	4a7d      	ldr	r2, [pc, #500]	@ (8009a30 <DMA_SetConfig+0x220>)
 800983a:	4293      	cmp	r3, r2
 800983c:	d06d      	beq.n	800991a <DMA_SetConfig+0x10a>
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	4a7c      	ldr	r2, [pc, #496]	@ (8009a34 <DMA_SetConfig+0x224>)
 8009844:	4293      	cmp	r3, r2
 8009846:	d068      	beq.n	800991a <DMA_SetConfig+0x10a>
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	4a7a      	ldr	r2, [pc, #488]	@ (8009a38 <DMA_SetConfig+0x228>)
 800984e:	4293      	cmp	r3, r2
 8009850:	d063      	beq.n	800991a <DMA_SetConfig+0x10a>
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	4a79      	ldr	r2, [pc, #484]	@ (8009a3c <DMA_SetConfig+0x22c>)
 8009858:	4293      	cmp	r3, r2
 800985a:	d05e      	beq.n	800991a <DMA_SetConfig+0x10a>
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	4a77      	ldr	r2, [pc, #476]	@ (8009a40 <DMA_SetConfig+0x230>)
 8009862:	4293      	cmp	r3, r2
 8009864:	d059      	beq.n	800991a <DMA_SetConfig+0x10a>
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	4a76      	ldr	r2, [pc, #472]	@ (8009a44 <DMA_SetConfig+0x234>)
 800986c:	4293      	cmp	r3, r2
 800986e:	d054      	beq.n	800991a <DMA_SetConfig+0x10a>
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	4a74      	ldr	r2, [pc, #464]	@ (8009a48 <DMA_SetConfig+0x238>)
 8009876:	4293      	cmp	r3, r2
 8009878:	d04f      	beq.n	800991a <DMA_SetConfig+0x10a>
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	4a73      	ldr	r2, [pc, #460]	@ (8009a4c <DMA_SetConfig+0x23c>)
 8009880:	4293      	cmp	r3, r2
 8009882:	d04a      	beq.n	800991a <DMA_SetConfig+0x10a>
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	4a71      	ldr	r2, [pc, #452]	@ (8009a50 <DMA_SetConfig+0x240>)
 800988a:	4293      	cmp	r3, r2
 800988c:	d045      	beq.n	800991a <DMA_SetConfig+0x10a>
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	4a70      	ldr	r2, [pc, #448]	@ (8009a54 <DMA_SetConfig+0x244>)
 8009894:	4293      	cmp	r3, r2
 8009896:	d040      	beq.n	800991a <DMA_SetConfig+0x10a>
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	4a6e      	ldr	r2, [pc, #440]	@ (8009a58 <DMA_SetConfig+0x248>)
 800989e:	4293      	cmp	r3, r2
 80098a0:	d03b      	beq.n	800991a <DMA_SetConfig+0x10a>
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	4a6d      	ldr	r2, [pc, #436]	@ (8009a5c <DMA_SetConfig+0x24c>)
 80098a8:	4293      	cmp	r3, r2
 80098aa:	d036      	beq.n	800991a <DMA_SetConfig+0x10a>
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	4a6b      	ldr	r2, [pc, #428]	@ (8009a60 <DMA_SetConfig+0x250>)
 80098b2:	4293      	cmp	r3, r2
 80098b4:	d031      	beq.n	800991a <DMA_SetConfig+0x10a>
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	4a6a      	ldr	r2, [pc, #424]	@ (8009a64 <DMA_SetConfig+0x254>)
 80098bc:	4293      	cmp	r3, r2
 80098be:	d02c      	beq.n	800991a <DMA_SetConfig+0x10a>
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	4a68      	ldr	r2, [pc, #416]	@ (8009a68 <DMA_SetConfig+0x258>)
 80098c6:	4293      	cmp	r3, r2
 80098c8:	d027      	beq.n	800991a <DMA_SetConfig+0x10a>
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	4a67      	ldr	r2, [pc, #412]	@ (8009a6c <DMA_SetConfig+0x25c>)
 80098d0:	4293      	cmp	r3, r2
 80098d2:	d022      	beq.n	800991a <DMA_SetConfig+0x10a>
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	4a65      	ldr	r2, [pc, #404]	@ (8009a70 <DMA_SetConfig+0x260>)
 80098da:	4293      	cmp	r3, r2
 80098dc:	d01d      	beq.n	800991a <DMA_SetConfig+0x10a>
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	4a64      	ldr	r2, [pc, #400]	@ (8009a74 <DMA_SetConfig+0x264>)
 80098e4:	4293      	cmp	r3, r2
 80098e6:	d018      	beq.n	800991a <DMA_SetConfig+0x10a>
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	4a62      	ldr	r2, [pc, #392]	@ (8009a78 <DMA_SetConfig+0x268>)
 80098ee:	4293      	cmp	r3, r2
 80098f0:	d013      	beq.n	800991a <DMA_SetConfig+0x10a>
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	4a61      	ldr	r2, [pc, #388]	@ (8009a7c <DMA_SetConfig+0x26c>)
 80098f8:	4293      	cmp	r3, r2
 80098fa:	d00e      	beq.n	800991a <DMA_SetConfig+0x10a>
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	4a5f      	ldr	r2, [pc, #380]	@ (8009a80 <DMA_SetConfig+0x270>)
 8009902:	4293      	cmp	r3, r2
 8009904:	d009      	beq.n	800991a <DMA_SetConfig+0x10a>
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	4a5e      	ldr	r2, [pc, #376]	@ (8009a84 <DMA_SetConfig+0x274>)
 800990c:	4293      	cmp	r3, r2
 800990e:	d004      	beq.n	800991a <DMA_SetConfig+0x10a>
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	4a5c      	ldr	r2, [pc, #368]	@ (8009a88 <DMA_SetConfig+0x278>)
 8009916:	4293      	cmp	r3, r2
 8009918:	d101      	bne.n	800991e <DMA_SetConfig+0x10e>
 800991a:	2301      	movs	r3, #1
 800991c:	e000      	b.n	8009920 <DMA_SetConfig+0x110>
 800991e:	2300      	movs	r3, #0
 8009920:	2b00      	cmp	r3, #0
 8009922:	d00d      	beq.n	8009940 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009928:	68fa      	ldr	r2, [r7, #12]
 800992a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800992c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009932:	2b00      	cmp	r3, #0
 8009934:	d004      	beq.n	8009940 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800993a:	68fa      	ldr	r2, [r7, #12]
 800993c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800993e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	4a39      	ldr	r2, [pc, #228]	@ (8009a2c <DMA_SetConfig+0x21c>)
 8009946:	4293      	cmp	r3, r2
 8009948:	d04a      	beq.n	80099e0 <DMA_SetConfig+0x1d0>
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	4a38      	ldr	r2, [pc, #224]	@ (8009a30 <DMA_SetConfig+0x220>)
 8009950:	4293      	cmp	r3, r2
 8009952:	d045      	beq.n	80099e0 <DMA_SetConfig+0x1d0>
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	4a36      	ldr	r2, [pc, #216]	@ (8009a34 <DMA_SetConfig+0x224>)
 800995a:	4293      	cmp	r3, r2
 800995c:	d040      	beq.n	80099e0 <DMA_SetConfig+0x1d0>
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	4a35      	ldr	r2, [pc, #212]	@ (8009a38 <DMA_SetConfig+0x228>)
 8009964:	4293      	cmp	r3, r2
 8009966:	d03b      	beq.n	80099e0 <DMA_SetConfig+0x1d0>
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	4a33      	ldr	r2, [pc, #204]	@ (8009a3c <DMA_SetConfig+0x22c>)
 800996e:	4293      	cmp	r3, r2
 8009970:	d036      	beq.n	80099e0 <DMA_SetConfig+0x1d0>
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	4a32      	ldr	r2, [pc, #200]	@ (8009a40 <DMA_SetConfig+0x230>)
 8009978:	4293      	cmp	r3, r2
 800997a:	d031      	beq.n	80099e0 <DMA_SetConfig+0x1d0>
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	4a30      	ldr	r2, [pc, #192]	@ (8009a44 <DMA_SetConfig+0x234>)
 8009982:	4293      	cmp	r3, r2
 8009984:	d02c      	beq.n	80099e0 <DMA_SetConfig+0x1d0>
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	4a2f      	ldr	r2, [pc, #188]	@ (8009a48 <DMA_SetConfig+0x238>)
 800998c:	4293      	cmp	r3, r2
 800998e:	d027      	beq.n	80099e0 <DMA_SetConfig+0x1d0>
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	4a2d      	ldr	r2, [pc, #180]	@ (8009a4c <DMA_SetConfig+0x23c>)
 8009996:	4293      	cmp	r3, r2
 8009998:	d022      	beq.n	80099e0 <DMA_SetConfig+0x1d0>
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	4a2c      	ldr	r2, [pc, #176]	@ (8009a50 <DMA_SetConfig+0x240>)
 80099a0:	4293      	cmp	r3, r2
 80099a2:	d01d      	beq.n	80099e0 <DMA_SetConfig+0x1d0>
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	4a2a      	ldr	r2, [pc, #168]	@ (8009a54 <DMA_SetConfig+0x244>)
 80099aa:	4293      	cmp	r3, r2
 80099ac:	d018      	beq.n	80099e0 <DMA_SetConfig+0x1d0>
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	4a29      	ldr	r2, [pc, #164]	@ (8009a58 <DMA_SetConfig+0x248>)
 80099b4:	4293      	cmp	r3, r2
 80099b6:	d013      	beq.n	80099e0 <DMA_SetConfig+0x1d0>
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	4a27      	ldr	r2, [pc, #156]	@ (8009a5c <DMA_SetConfig+0x24c>)
 80099be:	4293      	cmp	r3, r2
 80099c0:	d00e      	beq.n	80099e0 <DMA_SetConfig+0x1d0>
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	4a26      	ldr	r2, [pc, #152]	@ (8009a60 <DMA_SetConfig+0x250>)
 80099c8:	4293      	cmp	r3, r2
 80099ca:	d009      	beq.n	80099e0 <DMA_SetConfig+0x1d0>
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	4a24      	ldr	r2, [pc, #144]	@ (8009a64 <DMA_SetConfig+0x254>)
 80099d2:	4293      	cmp	r3, r2
 80099d4:	d004      	beq.n	80099e0 <DMA_SetConfig+0x1d0>
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	4a23      	ldr	r2, [pc, #140]	@ (8009a68 <DMA_SetConfig+0x258>)
 80099dc:	4293      	cmp	r3, r2
 80099de:	d101      	bne.n	80099e4 <DMA_SetConfig+0x1d4>
 80099e0:	2301      	movs	r3, #1
 80099e2:	e000      	b.n	80099e6 <DMA_SetConfig+0x1d6>
 80099e4:	2300      	movs	r3, #0
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d059      	beq.n	8009a9e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80099ee:	f003 031f 	and.w	r3, r3, #31
 80099f2:	223f      	movs	r2, #63	@ 0x3f
 80099f4:	409a      	lsls	r2, r3
 80099f6:	697b      	ldr	r3, [r7, #20]
 80099f8:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	681a      	ldr	r2, [r3, #0]
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009a08:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	683a      	ldr	r2, [r7, #0]
 8009a10:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	689b      	ldr	r3, [r3, #8]
 8009a16:	2b40      	cmp	r3, #64	@ 0x40
 8009a18:	d138      	bne.n	8009a8c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	687a      	ldr	r2, [r7, #4]
 8009a20:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	68ba      	ldr	r2, [r7, #8]
 8009a28:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8009a2a:	e086      	b.n	8009b3a <DMA_SetConfig+0x32a>
 8009a2c:	40020010 	.word	0x40020010
 8009a30:	40020028 	.word	0x40020028
 8009a34:	40020040 	.word	0x40020040
 8009a38:	40020058 	.word	0x40020058
 8009a3c:	40020070 	.word	0x40020070
 8009a40:	40020088 	.word	0x40020088
 8009a44:	400200a0 	.word	0x400200a0
 8009a48:	400200b8 	.word	0x400200b8
 8009a4c:	40020410 	.word	0x40020410
 8009a50:	40020428 	.word	0x40020428
 8009a54:	40020440 	.word	0x40020440
 8009a58:	40020458 	.word	0x40020458
 8009a5c:	40020470 	.word	0x40020470
 8009a60:	40020488 	.word	0x40020488
 8009a64:	400204a0 	.word	0x400204a0
 8009a68:	400204b8 	.word	0x400204b8
 8009a6c:	58025408 	.word	0x58025408
 8009a70:	5802541c 	.word	0x5802541c
 8009a74:	58025430 	.word	0x58025430
 8009a78:	58025444 	.word	0x58025444
 8009a7c:	58025458 	.word	0x58025458
 8009a80:	5802546c 	.word	0x5802546c
 8009a84:	58025480 	.word	0x58025480
 8009a88:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	68ba      	ldr	r2, [r7, #8]
 8009a92:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	687a      	ldr	r2, [r7, #4]
 8009a9a:	60da      	str	r2, [r3, #12]
}
 8009a9c:	e04d      	b.n	8009b3a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	4a29      	ldr	r2, [pc, #164]	@ (8009b48 <DMA_SetConfig+0x338>)
 8009aa4:	4293      	cmp	r3, r2
 8009aa6:	d022      	beq.n	8009aee <DMA_SetConfig+0x2de>
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	4a27      	ldr	r2, [pc, #156]	@ (8009b4c <DMA_SetConfig+0x33c>)
 8009aae:	4293      	cmp	r3, r2
 8009ab0:	d01d      	beq.n	8009aee <DMA_SetConfig+0x2de>
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	4a26      	ldr	r2, [pc, #152]	@ (8009b50 <DMA_SetConfig+0x340>)
 8009ab8:	4293      	cmp	r3, r2
 8009aba:	d018      	beq.n	8009aee <DMA_SetConfig+0x2de>
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	4a24      	ldr	r2, [pc, #144]	@ (8009b54 <DMA_SetConfig+0x344>)
 8009ac2:	4293      	cmp	r3, r2
 8009ac4:	d013      	beq.n	8009aee <DMA_SetConfig+0x2de>
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	4a23      	ldr	r2, [pc, #140]	@ (8009b58 <DMA_SetConfig+0x348>)
 8009acc:	4293      	cmp	r3, r2
 8009ace:	d00e      	beq.n	8009aee <DMA_SetConfig+0x2de>
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	4a21      	ldr	r2, [pc, #132]	@ (8009b5c <DMA_SetConfig+0x34c>)
 8009ad6:	4293      	cmp	r3, r2
 8009ad8:	d009      	beq.n	8009aee <DMA_SetConfig+0x2de>
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	4a20      	ldr	r2, [pc, #128]	@ (8009b60 <DMA_SetConfig+0x350>)
 8009ae0:	4293      	cmp	r3, r2
 8009ae2:	d004      	beq.n	8009aee <DMA_SetConfig+0x2de>
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	4a1e      	ldr	r2, [pc, #120]	@ (8009b64 <DMA_SetConfig+0x354>)
 8009aea:	4293      	cmp	r3, r2
 8009aec:	d101      	bne.n	8009af2 <DMA_SetConfig+0x2e2>
 8009aee:	2301      	movs	r3, #1
 8009af0:	e000      	b.n	8009af4 <DMA_SetConfig+0x2e4>
 8009af2:	2300      	movs	r3, #0
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d020      	beq.n	8009b3a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009afc:	f003 031f 	and.w	r3, r3, #31
 8009b00:	2201      	movs	r2, #1
 8009b02:	409a      	lsls	r2, r3
 8009b04:	693b      	ldr	r3, [r7, #16]
 8009b06:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	683a      	ldr	r2, [r7, #0]
 8009b0e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	689b      	ldr	r3, [r3, #8]
 8009b14:	2b40      	cmp	r3, #64	@ 0x40
 8009b16:	d108      	bne.n	8009b2a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	687a      	ldr	r2, [r7, #4]
 8009b1e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	68ba      	ldr	r2, [r7, #8]
 8009b26:	60da      	str	r2, [r3, #12]
}
 8009b28:	e007      	b.n	8009b3a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	68ba      	ldr	r2, [r7, #8]
 8009b30:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	687a      	ldr	r2, [r7, #4]
 8009b38:	60da      	str	r2, [r3, #12]
}
 8009b3a:	bf00      	nop
 8009b3c:	371c      	adds	r7, #28
 8009b3e:	46bd      	mov	sp, r7
 8009b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b44:	4770      	bx	lr
 8009b46:	bf00      	nop
 8009b48:	58025408 	.word	0x58025408
 8009b4c:	5802541c 	.word	0x5802541c
 8009b50:	58025430 	.word	0x58025430
 8009b54:	58025444 	.word	0x58025444
 8009b58:	58025458 	.word	0x58025458
 8009b5c:	5802546c 	.word	0x5802546c
 8009b60:	58025480 	.word	0x58025480
 8009b64:	58025494 	.word	0x58025494

08009b68 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8009b68:	b480      	push	{r7}
 8009b6a:	b085      	sub	sp, #20
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	4a42      	ldr	r2, [pc, #264]	@ (8009c80 <DMA_CalcBaseAndBitshift+0x118>)
 8009b76:	4293      	cmp	r3, r2
 8009b78:	d04a      	beq.n	8009c10 <DMA_CalcBaseAndBitshift+0xa8>
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	4a41      	ldr	r2, [pc, #260]	@ (8009c84 <DMA_CalcBaseAndBitshift+0x11c>)
 8009b80:	4293      	cmp	r3, r2
 8009b82:	d045      	beq.n	8009c10 <DMA_CalcBaseAndBitshift+0xa8>
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	4a3f      	ldr	r2, [pc, #252]	@ (8009c88 <DMA_CalcBaseAndBitshift+0x120>)
 8009b8a:	4293      	cmp	r3, r2
 8009b8c:	d040      	beq.n	8009c10 <DMA_CalcBaseAndBitshift+0xa8>
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	4a3e      	ldr	r2, [pc, #248]	@ (8009c8c <DMA_CalcBaseAndBitshift+0x124>)
 8009b94:	4293      	cmp	r3, r2
 8009b96:	d03b      	beq.n	8009c10 <DMA_CalcBaseAndBitshift+0xa8>
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	4a3c      	ldr	r2, [pc, #240]	@ (8009c90 <DMA_CalcBaseAndBitshift+0x128>)
 8009b9e:	4293      	cmp	r3, r2
 8009ba0:	d036      	beq.n	8009c10 <DMA_CalcBaseAndBitshift+0xa8>
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	4a3b      	ldr	r2, [pc, #236]	@ (8009c94 <DMA_CalcBaseAndBitshift+0x12c>)
 8009ba8:	4293      	cmp	r3, r2
 8009baa:	d031      	beq.n	8009c10 <DMA_CalcBaseAndBitshift+0xa8>
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	4a39      	ldr	r2, [pc, #228]	@ (8009c98 <DMA_CalcBaseAndBitshift+0x130>)
 8009bb2:	4293      	cmp	r3, r2
 8009bb4:	d02c      	beq.n	8009c10 <DMA_CalcBaseAndBitshift+0xa8>
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	4a38      	ldr	r2, [pc, #224]	@ (8009c9c <DMA_CalcBaseAndBitshift+0x134>)
 8009bbc:	4293      	cmp	r3, r2
 8009bbe:	d027      	beq.n	8009c10 <DMA_CalcBaseAndBitshift+0xa8>
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	4a36      	ldr	r2, [pc, #216]	@ (8009ca0 <DMA_CalcBaseAndBitshift+0x138>)
 8009bc6:	4293      	cmp	r3, r2
 8009bc8:	d022      	beq.n	8009c10 <DMA_CalcBaseAndBitshift+0xa8>
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	4a35      	ldr	r2, [pc, #212]	@ (8009ca4 <DMA_CalcBaseAndBitshift+0x13c>)
 8009bd0:	4293      	cmp	r3, r2
 8009bd2:	d01d      	beq.n	8009c10 <DMA_CalcBaseAndBitshift+0xa8>
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	4a33      	ldr	r2, [pc, #204]	@ (8009ca8 <DMA_CalcBaseAndBitshift+0x140>)
 8009bda:	4293      	cmp	r3, r2
 8009bdc:	d018      	beq.n	8009c10 <DMA_CalcBaseAndBitshift+0xa8>
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	4a32      	ldr	r2, [pc, #200]	@ (8009cac <DMA_CalcBaseAndBitshift+0x144>)
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d013      	beq.n	8009c10 <DMA_CalcBaseAndBitshift+0xa8>
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	4a30      	ldr	r2, [pc, #192]	@ (8009cb0 <DMA_CalcBaseAndBitshift+0x148>)
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d00e      	beq.n	8009c10 <DMA_CalcBaseAndBitshift+0xa8>
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	4a2f      	ldr	r2, [pc, #188]	@ (8009cb4 <DMA_CalcBaseAndBitshift+0x14c>)
 8009bf8:	4293      	cmp	r3, r2
 8009bfa:	d009      	beq.n	8009c10 <DMA_CalcBaseAndBitshift+0xa8>
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	4a2d      	ldr	r2, [pc, #180]	@ (8009cb8 <DMA_CalcBaseAndBitshift+0x150>)
 8009c02:	4293      	cmp	r3, r2
 8009c04:	d004      	beq.n	8009c10 <DMA_CalcBaseAndBitshift+0xa8>
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	4a2c      	ldr	r2, [pc, #176]	@ (8009cbc <DMA_CalcBaseAndBitshift+0x154>)
 8009c0c:	4293      	cmp	r3, r2
 8009c0e:	d101      	bne.n	8009c14 <DMA_CalcBaseAndBitshift+0xac>
 8009c10:	2301      	movs	r3, #1
 8009c12:	e000      	b.n	8009c16 <DMA_CalcBaseAndBitshift+0xae>
 8009c14:	2300      	movs	r3, #0
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d024      	beq.n	8009c64 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	b2db      	uxtb	r3, r3
 8009c20:	3b10      	subs	r3, #16
 8009c22:	4a27      	ldr	r2, [pc, #156]	@ (8009cc0 <DMA_CalcBaseAndBitshift+0x158>)
 8009c24:	fba2 2303 	umull	r2, r3, r2, r3
 8009c28:	091b      	lsrs	r3, r3, #4
 8009c2a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	f003 0307 	and.w	r3, r3, #7
 8009c32:	4a24      	ldr	r2, [pc, #144]	@ (8009cc4 <DMA_CalcBaseAndBitshift+0x15c>)
 8009c34:	5cd3      	ldrb	r3, [r2, r3]
 8009c36:	461a      	mov	r2, r3
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	2b03      	cmp	r3, #3
 8009c40:	d908      	bls.n	8009c54 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	461a      	mov	r2, r3
 8009c48:	4b1f      	ldr	r3, [pc, #124]	@ (8009cc8 <DMA_CalcBaseAndBitshift+0x160>)
 8009c4a:	4013      	ands	r3, r2
 8009c4c:	1d1a      	adds	r2, r3, #4
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	659a      	str	r2, [r3, #88]	@ 0x58
 8009c52:	e00d      	b.n	8009c70 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	461a      	mov	r2, r3
 8009c5a:	4b1b      	ldr	r3, [pc, #108]	@ (8009cc8 <DMA_CalcBaseAndBitshift+0x160>)
 8009c5c:	4013      	ands	r3, r2
 8009c5e:	687a      	ldr	r2, [r7, #4]
 8009c60:	6593      	str	r3, [r2, #88]	@ 0x58
 8009c62:	e005      	b.n	8009c70 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8009c74:	4618      	mov	r0, r3
 8009c76:	3714      	adds	r7, #20
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7e:	4770      	bx	lr
 8009c80:	40020010 	.word	0x40020010
 8009c84:	40020028 	.word	0x40020028
 8009c88:	40020040 	.word	0x40020040
 8009c8c:	40020058 	.word	0x40020058
 8009c90:	40020070 	.word	0x40020070
 8009c94:	40020088 	.word	0x40020088
 8009c98:	400200a0 	.word	0x400200a0
 8009c9c:	400200b8 	.word	0x400200b8
 8009ca0:	40020410 	.word	0x40020410
 8009ca4:	40020428 	.word	0x40020428
 8009ca8:	40020440 	.word	0x40020440
 8009cac:	40020458 	.word	0x40020458
 8009cb0:	40020470 	.word	0x40020470
 8009cb4:	40020488 	.word	0x40020488
 8009cb8:	400204a0 	.word	0x400204a0
 8009cbc:	400204b8 	.word	0x400204b8
 8009cc0:	aaaaaaab 	.word	0xaaaaaaab
 8009cc4:	08017150 	.word	0x08017150
 8009cc8:	fffffc00 	.word	0xfffffc00

08009ccc <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8009ccc:	b480      	push	{r7}
 8009cce:	b085      	sub	sp, #20
 8009cd0:	af00      	add	r7, sp, #0
 8009cd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	699b      	ldr	r3, [r3, #24]
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d120      	bne.n	8009d22 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ce4:	2b03      	cmp	r3, #3
 8009ce6:	d858      	bhi.n	8009d9a <DMA_CheckFifoParam+0xce>
 8009ce8:	a201      	add	r2, pc, #4	@ (adr r2, 8009cf0 <DMA_CheckFifoParam+0x24>)
 8009cea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cee:	bf00      	nop
 8009cf0:	08009d01 	.word	0x08009d01
 8009cf4:	08009d13 	.word	0x08009d13
 8009cf8:	08009d01 	.word	0x08009d01
 8009cfc:	08009d9b 	.word	0x08009d9b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d04:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d048      	beq.n	8009d9e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8009d0c:	2301      	movs	r3, #1
 8009d0e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009d10:	e045      	b.n	8009d9e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d16:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8009d1a:	d142      	bne.n	8009da2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8009d1c:	2301      	movs	r3, #1
 8009d1e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009d20:	e03f      	b.n	8009da2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	699b      	ldr	r3, [r3, #24]
 8009d26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009d2a:	d123      	bne.n	8009d74 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d30:	2b03      	cmp	r3, #3
 8009d32:	d838      	bhi.n	8009da6 <DMA_CheckFifoParam+0xda>
 8009d34:	a201      	add	r2, pc, #4	@ (adr r2, 8009d3c <DMA_CheckFifoParam+0x70>)
 8009d36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d3a:	bf00      	nop
 8009d3c:	08009d4d 	.word	0x08009d4d
 8009d40:	08009d53 	.word	0x08009d53
 8009d44:	08009d4d 	.word	0x08009d4d
 8009d48:	08009d65 	.word	0x08009d65
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8009d4c:	2301      	movs	r3, #1
 8009d4e:	73fb      	strb	r3, [r7, #15]
        break;
 8009d50:	e030      	b.n	8009db4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d56:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d025      	beq.n	8009daa <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8009d5e:	2301      	movs	r3, #1
 8009d60:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009d62:	e022      	b.n	8009daa <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d68:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8009d6c:	d11f      	bne.n	8009dae <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8009d6e:	2301      	movs	r3, #1
 8009d70:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009d72:	e01c      	b.n	8009dae <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d78:	2b02      	cmp	r3, #2
 8009d7a:	d902      	bls.n	8009d82 <DMA_CheckFifoParam+0xb6>
 8009d7c:	2b03      	cmp	r3, #3
 8009d7e:	d003      	beq.n	8009d88 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8009d80:	e018      	b.n	8009db4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8009d82:	2301      	movs	r3, #1
 8009d84:	73fb      	strb	r3, [r7, #15]
        break;
 8009d86:	e015      	b.n	8009db4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d8c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d00e      	beq.n	8009db2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8009d94:	2301      	movs	r3, #1
 8009d96:	73fb      	strb	r3, [r7, #15]
    break;
 8009d98:	e00b      	b.n	8009db2 <DMA_CheckFifoParam+0xe6>
        break;
 8009d9a:	bf00      	nop
 8009d9c:	e00a      	b.n	8009db4 <DMA_CheckFifoParam+0xe8>
        break;
 8009d9e:	bf00      	nop
 8009da0:	e008      	b.n	8009db4 <DMA_CheckFifoParam+0xe8>
        break;
 8009da2:	bf00      	nop
 8009da4:	e006      	b.n	8009db4 <DMA_CheckFifoParam+0xe8>
        break;
 8009da6:	bf00      	nop
 8009da8:	e004      	b.n	8009db4 <DMA_CheckFifoParam+0xe8>
        break;
 8009daa:	bf00      	nop
 8009dac:	e002      	b.n	8009db4 <DMA_CheckFifoParam+0xe8>
        break;
 8009dae:	bf00      	nop
 8009db0:	e000      	b.n	8009db4 <DMA_CheckFifoParam+0xe8>
    break;
 8009db2:	bf00      	nop
    }
  }

  return status;
 8009db4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009db6:	4618      	mov	r0, r3
 8009db8:	3714      	adds	r7, #20
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc0:	4770      	bx	lr
 8009dc2:	bf00      	nop

08009dc4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009dc4:	b480      	push	{r7}
 8009dc6:	b085      	sub	sp, #20
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	4a38      	ldr	r2, [pc, #224]	@ (8009eb8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8009dd8:	4293      	cmp	r3, r2
 8009dda:	d022      	beq.n	8009e22 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	4a36      	ldr	r2, [pc, #216]	@ (8009ebc <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8009de2:	4293      	cmp	r3, r2
 8009de4:	d01d      	beq.n	8009e22 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	4a35      	ldr	r2, [pc, #212]	@ (8009ec0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8009dec:	4293      	cmp	r3, r2
 8009dee:	d018      	beq.n	8009e22 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	4a33      	ldr	r2, [pc, #204]	@ (8009ec4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8009df6:	4293      	cmp	r3, r2
 8009df8:	d013      	beq.n	8009e22 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	4a32      	ldr	r2, [pc, #200]	@ (8009ec8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8009e00:	4293      	cmp	r3, r2
 8009e02:	d00e      	beq.n	8009e22 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	4a30      	ldr	r2, [pc, #192]	@ (8009ecc <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8009e0a:	4293      	cmp	r3, r2
 8009e0c:	d009      	beq.n	8009e22 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	4a2f      	ldr	r2, [pc, #188]	@ (8009ed0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8009e14:	4293      	cmp	r3, r2
 8009e16:	d004      	beq.n	8009e22 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	4a2d      	ldr	r2, [pc, #180]	@ (8009ed4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8009e1e:	4293      	cmp	r3, r2
 8009e20:	d101      	bne.n	8009e26 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8009e22:	2301      	movs	r3, #1
 8009e24:	e000      	b.n	8009e28 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8009e26:	2300      	movs	r3, #0
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d01a      	beq.n	8009e62 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	b2db      	uxtb	r3, r3
 8009e32:	3b08      	subs	r3, #8
 8009e34:	4a28      	ldr	r2, [pc, #160]	@ (8009ed8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8009e36:	fba2 2303 	umull	r2, r3, r2, r3
 8009e3a:	091b      	lsrs	r3, r3, #4
 8009e3c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8009e3e:	68fa      	ldr	r2, [r7, #12]
 8009e40:	4b26      	ldr	r3, [pc, #152]	@ (8009edc <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8009e42:	4413      	add	r3, r2
 8009e44:	009b      	lsls	r3, r3, #2
 8009e46:	461a      	mov	r2, r3
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	4a24      	ldr	r2, [pc, #144]	@ (8009ee0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8009e50:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	f003 031f 	and.w	r3, r3, #31
 8009e58:	2201      	movs	r2, #1
 8009e5a:	409a      	lsls	r2, r3
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8009e60:	e024      	b.n	8009eac <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	b2db      	uxtb	r3, r3
 8009e68:	3b10      	subs	r3, #16
 8009e6a:	4a1e      	ldr	r2, [pc, #120]	@ (8009ee4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8009e6c:	fba2 2303 	umull	r2, r3, r2, r3
 8009e70:	091b      	lsrs	r3, r3, #4
 8009e72:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8009e74:	68bb      	ldr	r3, [r7, #8]
 8009e76:	4a1c      	ldr	r2, [pc, #112]	@ (8009ee8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8009e78:	4293      	cmp	r3, r2
 8009e7a:	d806      	bhi.n	8009e8a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8009e7c:	68bb      	ldr	r3, [r7, #8]
 8009e7e:	4a1b      	ldr	r2, [pc, #108]	@ (8009eec <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8009e80:	4293      	cmp	r3, r2
 8009e82:	d902      	bls.n	8009e8a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	3308      	adds	r3, #8
 8009e88:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8009e8a:	68fa      	ldr	r2, [r7, #12]
 8009e8c:	4b18      	ldr	r3, [pc, #96]	@ (8009ef0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8009e8e:	4413      	add	r3, r2
 8009e90:	009b      	lsls	r3, r3, #2
 8009e92:	461a      	mov	r2, r3
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	4a16      	ldr	r2, [pc, #88]	@ (8009ef4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8009e9c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	f003 031f 	and.w	r3, r3, #31
 8009ea4:	2201      	movs	r2, #1
 8009ea6:	409a      	lsls	r2, r3
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009eac:	bf00      	nop
 8009eae:	3714      	adds	r7, #20
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb6:	4770      	bx	lr
 8009eb8:	58025408 	.word	0x58025408
 8009ebc:	5802541c 	.word	0x5802541c
 8009ec0:	58025430 	.word	0x58025430
 8009ec4:	58025444 	.word	0x58025444
 8009ec8:	58025458 	.word	0x58025458
 8009ecc:	5802546c 	.word	0x5802546c
 8009ed0:	58025480 	.word	0x58025480
 8009ed4:	58025494 	.word	0x58025494
 8009ed8:	cccccccd 	.word	0xcccccccd
 8009edc:	16009600 	.word	0x16009600
 8009ee0:	58025880 	.word	0x58025880
 8009ee4:	aaaaaaab 	.word	0xaaaaaaab
 8009ee8:	400204b8 	.word	0x400204b8
 8009eec:	4002040f 	.word	0x4002040f
 8009ef0:	10008200 	.word	0x10008200
 8009ef4:	40020880 	.word	0x40020880

08009ef8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009ef8:	b480      	push	{r7}
 8009efa:	b085      	sub	sp, #20
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	685b      	ldr	r3, [r3, #4]
 8009f04:	b2db      	uxtb	r3, r3
 8009f06:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d04a      	beq.n	8009fa4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	2b08      	cmp	r3, #8
 8009f12:	d847      	bhi.n	8009fa4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	4a25      	ldr	r2, [pc, #148]	@ (8009fb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8009f1a:	4293      	cmp	r3, r2
 8009f1c:	d022      	beq.n	8009f64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	4a24      	ldr	r2, [pc, #144]	@ (8009fb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8009f24:	4293      	cmp	r3, r2
 8009f26:	d01d      	beq.n	8009f64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	4a22      	ldr	r2, [pc, #136]	@ (8009fb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8009f2e:	4293      	cmp	r3, r2
 8009f30:	d018      	beq.n	8009f64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	4a21      	ldr	r2, [pc, #132]	@ (8009fbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8009f38:	4293      	cmp	r3, r2
 8009f3a:	d013      	beq.n	8009f64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	4a1f      	ldr	r2, [pc, #124]	@ (8009fc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8009f42:	4293      	cmp	r3, r2
 8009f44:	d00e      	beq.n	8009f64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	4a1e      	ldr	r2, [pc, #120]	@ (8009fc4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8009f4c:	4293      	cmp	r3, r2
 8009f4e:	d009      	beq.n	8009f64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	4a1c      	ldr	r2, [pc, #112]	@ (8009fc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8009f56:	4293      	cmp	r3, r2
 8009f58:	d004      	beq.n	8009f64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	4a1b      	ldr	r2, [pc, #108]	@ (8009fcc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8009f60:	4293      	cmp	r3, r2
 8009f62:	d101      	bne.n	8009f68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8009f64:	2301      	movs	r3, #1
 8009f66:	e000      	b.n	8009f6a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8009f68:	2300      	movs	r3, #0
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d00a      	beq.n	8009f84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8009f6e:	68fa      	ldr	r2, [r7, #12]
 8009f70:	4b17      	ldr	r3, [pc, #92]	@ (8009fd0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8009f72:	4413      	add	r3, r2
 8009f74:	009b      	lsls	r3, r3, #2
 8009f76:	461a      	mov	r2, r3
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	4a15      	ldr	r2, [pc, #84]	@ (8009fd4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8009f80:	671a      	str	r2, [r3, #112]	@ 0x70
 8009f82:	e009      	b.n	8009f98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009f84:	68fa      	ldr	r2, [r7, #12]
 8009f86:	4b14      	ldr	r3, [pc, #80]	@ (8009fd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8009f88:	4413      	add	r3, r2
 8009f8a:	009b      	lsls	r3, r3, #2
 8009f8c:	461a      	mov	r2, r3
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	4a11      	ldr	r2, [pc, #68]	@ (8009fdc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8009f96:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	3b01      	subs	r3, #1
 8009f9c:	2201      	movs	r2, #1
 8009f9e:	409a      	lsls	r2, r3
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8009fa4:	bf00      	nop
 8009fa6:	3714      	adds	r7, #20
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fae:	4770      	bx	lr
 8009fb0:	58025408 	.word	0x58025408
 8009fb4:	5802541c 	.word	0x5802541c
 8009fb8:	58025430 	.word	0x58025430
 8009fbc:	58025444 	.word	0x58025444
 8009fc0:	58025458 	.word	0x58025458
 8009fc4:	5802546c 	.word	0x5802546c
 8009fc8:	58025480 	.word	0x58025480
 8009fcc:	58025494 	.word	0x58025494
 8009fd0:	1600963f 	.word	0x1600963f
 8009fd4:	58025940 	.word	0x58025940
 8009fd8:	1000823f 	.word	0x1000823f
 8009fdc:	40020940 	.word	0x40020940

08009fe0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8009fe0:	b480      	push	{r7}
 8009fe2:	b089      	sub	sp, #36	@ 0x24
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
 8009fe8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8009fea:	2300      	movs	r3, #0
 8009fec:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8009fee:	4b89      	ldr	r3, [pc, #548]	@ (800a214 <HAL_GPIO_Init+0x234>)
 8009ff0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8009ff2:	e194      	b.n	800a31e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8009ff4:	683b      	ldr	r3, [r7, #0]
 8009ff6:	681a      	ldr	r2, [r3, #0]
 8009ff8:	2101      	movs	r1, #1
 8009ffa:	69fb      	ldr	r3, [r7, #28]
 8009ffc:	fa01 f303 	lsl.w	r3, r1, r3
 800a000:	4013      	ands	r3, r2
 800a002:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800a004:	693b      	ldr	r3, [r7, #16]
 800a006:	2b00      	cmp	r3, #0
 800a008:	f000 8186 	beq.w	800a318 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	685b      	ldr	r3, [r3, #4]
 800a010:	f003 0303 	and.w	r3, r3, #3
 800a014:	2b01      	cmp	r3, #1
 800a016:	d005      	beq.n	800a024 <HAL_GPIO_Init+0x44>
 800a018:	683b      	ldr	r3, [r7, #0]
 800a01a:	685b      	ldr	r3, [r3, #4]
 800a01c:	f003 0303 	and.w	r3, r3, #3
 800a020:	2b02      	cmp	r3, #2
 800a022:	d130      	bne.n	800a086 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	689b      	ldr	r3, [r3, #8]
 800a028:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a02a:	69fb      	ldr	r3, [r7, #28]
 800a02c:	005b      	lsls	r3, r3, #1
 800a02e:	2203      	movs	r2, #3
 800a030:	fa02 f303 	lsl.w	r3, r2, r3
 800a034:	43db      	mvns	r3, r3
 800a036:	69ba      	ldr	r2, [r7, #24]
 800a038:	4013      	ands	r3, r2
 800a03a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a03c:	683b      	ldr	r3, [r7, #0]
 800a03e:	68da      	ldr	r2, [r3, #12]
 800a040:	69fb      	ldr	r3, [r7, #28]
 800a042:	005b      	lsls	r3, r3, #1
 800a044:	fa02 f303 	lsl.w	r3, r2, r3
 800a048:	69ba      	ldr	r2, [r7, #24]
 800a04a:	4313      	orrs	r3, r2
 800a04c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	69ba      	ldr	r2, [r7, #24]
 800a052:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	685b      	ldr	r3, [r3, #4]
 800a058:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a05a:	2201      	movs	r2, #1
 800a05c:	69fb      	ldr	r3, [r7, #28]
 800a05e:	fa02 f303 	lsl.w	r3, r2, r3
 800a062:	43db      	mvns	r3, r3
 800a064:	69ba      	ldr	r2, [r7, #24]
 800a066:	4013      	ands	r3, r2
 800a068:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a06a:	683b      	ldr	r3, [r7, #0]
 800a06c:	685b      	ldr	r3, [r3, #4]
 800a06e:	091b      	lsrs	r3, r3, #4
 800a070:	f003 0201 	and.w	r2, r3, #1
 800a074:	69fb      	ldr	r3, [r7, #28]
 800a076:	fa02 f303 	lsl.w	r3, r2, r3
 800a07a:	69ba      	ldr	r2, [r7, #24]
 800a07c:	4313      	orrs	r3, r2
 800a07e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	69ba      	ldr	r2, [r7, #24]
 800a084:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a086:	683b      	ldr	r3, [r7, #0]
 800a088:	685b      	ldr	r3, [r3, #4]
 800a08a:	f003 0303 	and.w	r3, r3, #3
 800a08e:	2b03      	cmp	r3, #3
 800a090:	d017      	beq.n	800a0c2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	68db      	ldr	r3, [r3, #12]
 800a096:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a098:	69fb      	ldr	r3, [r7, #28]
 800a09a:	005b      	lsls	r3, r3, #1
 800a09c:	2203      	movs	r2, #3
 800a09e:	fa02 f303 	lsl.w	r3, r2, r3
 800a0a2:	43db      	mvns	r3, r3
 800a0a4:	69ba      	ldr	r2, [r7, #24]
 800a0a6:	4013      	ands	r3, r2
 800a0a8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	689a      	ldr	r2, [r3, #8]
 800a0ae:	69fb      	ldr	r3, [r7, #28]
 800a0b0:	005b      	lsls	r3, r3, #1
 800a0b2:	fa02 f303 	lsl.w	r3, r2, r3
 800a0b6:	69ba      	ldr	r2, [r7, #24]
 800a0b8:	4313      	orrs	r3, r2
 800a0ba:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	69ba      	ldr	r2, [r7, #24]
 800a0c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a0c2:	683b      	ldr	r3, [r7, #0]
 800a0c4:	685b      	ldr	r3, [r3, #4]
 800a0c6:	f003 0303 	and.w	r3, r3, #3
 800a0ca:	2b02      	cmp	r3, #2
 800a0cc:	d123      	bne.n	800a116 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a0ce:	69fb      	ldr	r3, [r7, #28]
 800a0d0:	08da      	lsrs	r2, r3, #3
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	3208      	adds	r2, #8
 800a0d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a0dc:	69fb      	ldr	r3, [r7, #28]
 800a0de:	f003 0307 	and.w	r3, r3, #7
 800a0e2:	009b      	lsls	r3, r3, #2
 800a0e4:	220f      	movs	r2, #15
 800a0e6:	fa02 f303 	lsl.w	r3, r2, r3
 800a0ea:	43db      	mvns	r3, r3
 800a0ec:	69ba      	ldr	r2, [r7, #24]
 800a0ee:	4013      	ands	r3, r2
 800a0f0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	691a      	ldr	r2, [r3, #16]
 800a0f6:	69fb      	ldr	r3, [r7, #28]
 800a0f8:	f003 0307 	and.w	r3, r3, #7
 800a0fc:	009b      	lsls	r3, r3, #2
 800a0fe:	fa02 f303 	lsl.w	r3, r2, r3
 800a102:	69ba      	ldr	r2, [r7, #24]
 800a104:	4313      	orrs	r3, r2
 800a106:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800a108:	69fb      	ldr	r3, [r7, #28]
 800a10a:	08da      	lsrs	r2, r3, #3
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	3208      	adds	r2, #8
 800a110:	69b9      	ldr	r1, [r7, #24]
 800a112:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a11c:	69fb      	ldr	r3, [r7, #28]
 800a11e:	005b      	lsls	r3, r3, #1
 800a120:	2203      	movs	r2, #3
 800a122:	fa02 f303 	lsl.w	r3, r2, r3
 800a126:	43db      	mvns	r3, r3
 800a128:	69ba      	ldr	r2, [r7, #24]
 800a12a:	4013      	ands	r3, r2
 800a12c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a12e:	683b      	ldr	r3, [r7, #0]
 800a130:	685b      	ldr	r3, [r3, #4]
 800a132:	f003 0203 	and.w	r2, r3, #3
 800a136:	69fb      	ldr	r3, [r7, #28]
 800a138:	005b      	lsls	r3, r3, #1
 800a13a:	fa02 f303 	lsl.w	r3, r2, r3
 800a13e:	69ba      	ldr	r2, [r7, #24]
 800a140:	4313      	orrs	r3, r2
 800a142:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	69ba      	ldr	r2, [r7, #24]
 800a148:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800a14a:	683b      	ldr	r3, [r7, #0]
 800a14c:	685b      	ldr	r3, [r3, #4]
 800a14e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a152:	2b00      	cmp	r3, #0
 800a154:	f000 80e0 	beq.w	800a318 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a158:	4b2f      	ldr	r3, [pc, #188]	@ (800a218 <HAL_GPIO_Init+0x238>)
 800a15a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a15e:	4a2e      	ldr	r2, [pc, #184]	@ (800a218 <HAL_GPIO_Init+0x238>)
 800a160:	f043 0302 	orr.w	r3, r3, #2
 800a164:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800a168:	4b2b      	ldr	r3, [pc, #172]	@ (800a218 <HAL_GPIO_Init+0x238>)
 800a16a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a16e:	f003 0302 	and.w	r3, r3, #2
 800a172:	60fb      	str	r3, [r7, #12]
 800a174:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a176:	4a29      	ldr	r2, [pc, #164]	@ (800a21c <HAL_GPIO_Init+0x23c>)
 800a178:	69fb      	ldr	r3, [r7, #28]
 800a17a:	089b      	lsrs	r3, r3, #2
 800a17c:	3302      	adds	r3, #2
 800a17e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a182:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a184:	69fb      	ldr	r3, [r7, #28]
 800a186:	f003 0303 	and.w	r3, r3, #3
 800a18a:	009b      	lsls	r3, r3, #2
 800a18c:	220f      	movs	r2, #15
 800a18e:	fa02 f303 	lsl.w	r3, r2, r3
 800a192:	43db      	mvns	r3, r3
 800a194:	69ba      	ldr	r2, [r7, #24]
 800a196:	4013      	ands	r3, r2
 800a198:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	4a20      	ldr	r2, [pc, #128]	@ (800a220 <HAL_GPIO_Init+0x240>)
 800a19e:	4293      	cmp	r3, r2
 800a1a0:	d052      	beq.n	800a248 <HAL_GPIO_Init+0x268>
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	4a1f      	ldr	r2, [pc, #124]	@ (800a224 <HAL_GPIO_Init+0x244>)
 800a1a6:	4293      	cmp	r3, r2
 800a1a8:	d031      	beq.n	800a20e <HAL_GPIO_Init+0x22e>
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	4a1e      	ldr	r2, [pc, #120]	@ (800a228 <HAL_GPIO_Init+0x248>)
 800a1ae:	4293      	cmp	r3, r2
 800a1b0:	d02b      	beq.n	800a20a <HAL_GPIO_Init+0x22a>
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	4a1d      	ldr	r2, [pc, #116]	@ (800a22c <HAL_GPIO_Init+0x24c>)
 800a1b6:	4293      	cmp	r3, r2
 800a1b8:	d025      	beq.n	800a206 <HAL_GPIO_Init+0x226>
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	4a1c      	ldr	r2, [pc, #112]	@ (800a230 <HAL_GPIO_Init+0x250>)
 800a1be:	4293      	cmp	r3, r2
 800a1c0:	d01f      	beq.n	800a202 <HAL_GPIO_Init+0x222>
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	4a1b      	ldr	r2, [pc, #108]	@ (800a234 <HAL_GPIO_Init+0x254>)
 800a1c6:	4293      	cmp	r3, r2
 800a1c8:	d019      	beq.n	800a1fe <HAL_GPIO_Init+0x21e>
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	4a1a      	ldr	r2, [pc, #104]	@ (800a238 <HAL_GPIO_Init+0x258>)
 800a1ce:	4293      	cmp	r3, r2
 800a1d0:	d013      	beq.n	800a1fa <HAL_GPIO_Init+0x21a>
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	4a19      	ldr	r2, [pc, #100]	@ (800a23c <HAL_GPIO_Init+0x25c>)
 800a1d6:	4293      	cmp	r3, r2
 800a1d8:	d00d      	beq.n	800a1f6 <HAL_GPIO_Init+0x216>
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	4a18      	ldr	r2, [pc, #96]	@ (800a240 <HAL_GPIO_Init+0x260>)
 800a1de:	4293      	cmp	r3, r2
 800a1e0:	d007      	beq.n	800a1f2 <HAL_GPIO_Init+0x212>
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	4a17      	ldr	r2, [pc, #92]	@ (800a244 <HAL_GPIO_Init+0x264>)
 800a1e6:	4293      	cmp	r3, r2
 800a1e8:	d101      	bne.n	800a1ee <HAL_GPIO_Init+0x20e>
 800a1ea:	2309      	movs	r3, #9
 800a1ec:	e02d      	b.n	800a24a <HAL_GPIO_Init+0x26a>
 800a1ee:	230a      	movs	r3, #10
 800a1f0:	e02b      	b.n	800a24a <HAL_GPIO_Init+0x26a>
 800a1f2:	2308      	movs	r3, #8
 800a1f4:	e029      	b.n	800a24a <HAL_GPIO_Init+0x26a>
 800a1f6:	2307      	movs	r3, #7
 800a1f8:	e027      	b.n	800a24a <HAL_GPIO_Init+0x26a>
 800a1fa:	2306      	movs	r3, #6
 800a1fc:	e025      	b.n	800a24a <HAL_GPIO_Init+0x26a>
 800a1fe:	2305      	movs	r3, #5
 800a200:	e023      	b.n	800a24a <HAL_GPIO_Init+0x26a>
 800a202:	2304      	movs	r3, #4
 800a204:	e021      	b.n	800a24a <HAL_GPIO_Init+0x26a>
 800a206:	2303      	movs	r3, #3
 800a208:	e01f      	b.n	800a24a <HAL_GPIO_Init+0x26a>
 800a20a:	2302      	movs	r3, #2
 800a20c:	e01d      	b.n	800a24a <HAL_GPIO_Init+0x26a>
 800a20e:	2301      	movs	r3, #1
 800a210:	e01b      	b.n	800a24a <HAL_GPIO_Init+0x26a>
 800a212:	bf00      	nop
 800a214:	58000080 	.word	0x58000080
 800a218:	58024400 	.word	0x58024400
 800a21c:	58000400 	.word	0x58000400
 800a220:	58020000 	.word	0x58020000
 800a224:	58020400 	.word	0x58020400
 800a228:	58020800 	.word	0x58020800
 800a22c:	58020c00 	.word	0x58020c00
 800a230:	58021000 	.word	0x58021000
 800a234:	58021400 	.word	0x58021400
 800a238:	58021800 	.word	0x58021800
 800a23c:	58021c00 	.word	0x58021c00
 800a240:	58022000 	.word	0x58022000
 800a244:	58022400 	.word	0x58022400
 800a248:	2300      	movs	r3, #0
 800a24a:	69fa      	ldr	r2, [r7, #28]
 800a24c:	f002 0203 	and.w	r2, r2, #3
 800a250:	0092      	lsls	r2, r2, #2
 800a252:	4093      	lsls	r3, r2
 800a254:	69ba      	ldr	r2, [r7, #24]
 800a256:	4313      	orrs	r3, r2
 800a258:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a25a:	4938      	ldr	r1, [pc, #224]	@ (800a33c <HAL_GPIO_Init+0x35c>)
 800a25c:	69fb      	ldr	r3, [r7, #28]
 800a25e:	089b      	lsrs	r3, r3, #2
 800a260:	3302      	adds	r3, #2
 800a262:	69ba      	ldr	r2, [r7, #24]
 800a264:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a268:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a270:	693b      	ldr	r3, [r7, #16]
 800a272:	43db      	mvns	r3, r3
 800a274:	69ba      	ldr	r2, [r7, #24]
 800a276:	4013      	ands	r3, r2
 800a278:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a27a:	683b      	ldr	r3, [r7, #0]
 800a27c:	685b      	ldr	r3, [r3, #4]
 800a27e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a282:	2b00      	cmp	r3, #0
 800a284:	d003      	beq.n	800a28e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800a286:	69ba      	ldr	r2, [r7, #24]
 800a288:	693b      	ldr	r3, [r7, #16]
 800a28a:	4313      	orrs	r3, r2
 800a28c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800a28e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a292:	69bb      	ldr	r3, [r7, #24]
 800a294:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800a296:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a29a:	685b      	ldr	r3, [r3, #4]
 800a29c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a29e:	693b      	ldr	r3, [r7, #16]
 800a2a0:	43db      	mvns	r3, r3
 800a2a2:	69ba      	ldr	r2, [r7, #24]
 800a2a4:	4013      	ands	r3, r2
 800a2a6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	685b      	ldr	r3, [r3, #4]
 800a2ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d003      	beq.n	800a2bc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800a2b4:	69ba      	ldr	r2, [r7, #24]
 800a2b6:	693b      	ldr	r3, [r7, #16]
 800a2b8:	4313      	orrs	r3, r2
 800a2ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800a2bc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a2c0:	69bb      	ldr	r3, [r7, #24]
 800a2c2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800a2c4:	697b      	ldr	r3, [r7, #20]
 800a2c6:	685b      	ldr	r3, [r3, #4]
 800a2c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a2ca:	693b      	ldr	r3, [r7, #16]
 800a2cc:	43db      	mvns	r3, r3
 800a2ce:	69ba      	ldr	r2, [r7, #24]
 800a2d0:	4013      	ands	r3, r2
 800a2d2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a2d4:	683b      	ldr	r3, [r7, #0]
 800a2d6:	685b      	ldr	r3, [r3, #4]
 800a2d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d003      	beq.n	800a2e8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800a2e0:	69ba      	ldr	r2, [r7, #24]
 800a2e2:	693b      	ldr	r3, [r7, #16]
 800a2e4:	4313      	orrs	r3, r2
 800a2e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800a2e8:	697b      	ldr	r3, [r7, #20]
 800a2ea:	69ba      	ldr	r2, [r7, #24]
 800a2ec:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800a2ee:	697b      	ldr	r3, [r7, #20]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a2f4:	693b      	ldr	r3, [r7, #16]
 800a2f6:	43db      	mvns	r3, r3
 800a2f8:	69ba      	ldr	r2, [r7, #24]
 800a2fa:	4013      	ands	r3, r2
 800a2fc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a2fe:	683b      	ldr	r3, [r7, #0]
 800a300:	685b      	ldr	r3, [r3, #4]
 800a302:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a306:	2b00      	cmp	r3, #0
 800a308:	d003      	beq.n	800a312 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800a30a:	69ba      	ldr	r2, [r7, #24]
 800a30c:	693b      	ldr	r3, [r7, #16]
 800a30e:	4313      	orrs	r3, r2
 800a310:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800a312:	697b      	ldr	r3, [r7, #20]
 800a314:	69ba      	ldr	r2, [r7, #24]
 800a316:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800a318:	69fb      	ldr	r3, [r7, #28]
 800a31a:	3301      	adds	r3, #1
 800a31c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	681a      	ldr	r2, [r3, #0]
 800a322:	69fb      	ldr	r3, [r7, #28]
 800a324:	fa22 f303 	lsr.w	r3, r2, r3
 800a328:	2b00      	cmp	r3, #0
 800a32a:	f47f ae63 	bne.w	8009ff4 <HAL_GPIO_Init+0x14>
  }
}
 800a32e:	bf00      	nop
 800a330:	bf00      	nop
 800a332:	3724      	adds	r7, #36	@ 0x24
 800a334:	46bd      	mov	sp, r7
 800a336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33a:	4770      	bx	lr
 800a33c:	58000400 	.word	0x58000400

0800a340 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a340:	b480      	push	{r7}
 800a342:	b083      	sub	sp, #12
 800a344:	af00      	add	r7, sp, #0
 800a346:	6078      	str	r0, [r7, #4]
 800a348:	460b      	mov	r3, r1
 800a34a:	807b      	strh	r3, [r7, #2]
 800a34c:	4613      	mov	r3, r2
 800a34e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a350:	787b      	ldrb	r3, [r7, #1]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d003      	beq.n	800a35e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800a356:	887a      	ldrh	r2, [r7, #2]
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800a35c:	e003      	b.n	800a366 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800a35e:	887b      	ldrh	r3, [r7, #2]
 800a360:	041a      	lsls	r2, r3, #16
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	619a      	str	r2, [r3, #24]
}
 800a366:	bf00      	nop
 800a368:	370c      	adds	r7, #12
 800a36a:	46bd      	mov	sp, r7
 800a36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a370:	4770      	bx	lr
	...

0800a374 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800a374:	b580      	push	{r7, lr}
 800a376:	b084      	sub	sp, #16
 800a378:	af00      	add	r7, sp, #0
 800a37a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800a37c:	4b19      	ldr	r3, [pc, #100]	@ (800a3e4 <HAL_PWREx_ConfigSupply+0x70>)
 800a37e:	68db      	ldr	r3, [r3, #12]
 800a380:	f003 0304 	and.w	r3, r3, #4
 800a384:	2b04      	cmp	r3, #4
 800a386:	d00a      	beq.n	800a39e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800a388:	4b16      	ldr	r3, [pc, #88]	@ (800a3e4 <HAL_PWREx_ConfigSupply+0x70>)
 800a38a:	68db      	ldr	r3, [r3, #12]
 800a38c:	f003 0307 	and.w	r3, r3, #7
 800a390:	687a      	ldr	r2, [r7, #4]
 800a392:	429a      	cmp	r2, r3
 800a394:	d001      	beq.n	800a39a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800a396:	2301      	movs	r3, #1
 800a398:	e01f      	b.n	800a3da <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800a39a:	2300      	movs	r3, #0
 800a39c:	e01d      	b.n	800a3da <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800a39e:	4b11      	ldr	r3, [pc, #68]	@ (800a3e4 <HAL_PWREx_ConfigSupply+0x70>)
 800a3a0:	68db      	ldr	r3, [r3, #12]
 800a3a2:	f023 0207 	bic.w	r2, r3, #7
 800a3a6:	490f      	ldr	r1, [pc, #60]	@ (800a3e4 <HAL_PWREx_ConfigSupply+0x70>)
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	4313      	orrs	r3, r2
 800a3ac:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800a3ae:	f7fb fdb7 	bl	8005f20 <HAL_GetTick>
 800a3b2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a3b4:	e009      	b.n	800a3ca <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800a3b6:	f7fb fdb3 	bl	8005f20 <HAL_GetTick>
 800a3ba:	4602      	mov	r2, r0
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	1ad3      	subs	r3, r2, r3
 800a3c0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a3c4:	d901      	bls.n	800a3ca <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800a3c6:	2301      	movs	r3, #1
 800a3c8:	e007      	b.n	800a3da <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a3ca:	4b06      	ldr	r3, [pc, #24]	@ (800a3e4 <HAL_PWREx_ConfigSupply+0x70>)
 800a3cc:	685b      	ldr	r3, [r3, #4]
 800a3ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a3d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a3d6:	d1ee      	bne.n	800a3b6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800a3d8:	2300      	movs	r3, #0
}
 800a3da:	4618      	mov	r0, r3
 800a3dc:	3710      	adds	r7, #16
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	bd80      	pop	{r7, pc}
 800a3e2:	bf00      	nop
 800a3e4:	58024800 	.word	0x58024800

0800a3e8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	b08c      	sub	sp, #48	@ 0x30
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d102      	bne.n	800a3fc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800a3f6:	2301      	movs	r3, #1
 800a3f8:	f000 bc48 	b.w	800ac8c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	f003 0301 	and.w	r3, r3, #1
 800a404:	2b00      	cmp	r3, #0
 800a406:	f000 8088 	beq.w	800a51a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a40a:	4b99      	ldr	r3, [pc, #612]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a40c:	691b      	ldr	r3, [r3, #16]
 800a40e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a412:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a414:	4b96      	ldr	r3, [pc, #600]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a418:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800a41a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a41c:	2b10      	cmp	r3, #16
 800a41e:	d007      	beq.n	800a430 <HAL_RCC_OscConfig+0x48>
 800a420:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a422:	2b18      	cmp	r3, #24
 800a424:	d111      	bne.n	800a44a <HAL_RCC_OscConfig+0x62>
 800a426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a428:	f003 0303 	and.w	r3, r3, #3
 800a42c:	2b02      	cmp	r3, #2
 800a42e:	d10c      	bne.n	800a44a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a430:	4b8f      	ldr	r3, [pc, #572]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d06d      	beq.n	800a518 <HAL_RCC_OscConfig+0x130>
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	685b      	ldr	r3, [r3, #4]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d169      	bne.n	800a518 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800a444:	2301      	movs	r3, #1
 800a446:	f000 bc21 	b.w	800ac8c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	685b      	ldr	r3, [r3, #4]
 800a44e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a452:	d106      	bne.n	800a462 <HAL_RCC_OscConfig+0x7a>
 800a454:	4b86      	ldr	r3, [pc, #536]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	4a85      	ldr	r2, [pc, #532]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a45a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a45e:	6013      	str	r3, [r2, #0]
 800a460:	e02e      	b.n	800a4c0 <HAL_RCC_OscConfig+0xd8>
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	685b      	ldr	r3, [r3, #4]
 800a466:	2b00      	cmp	r3, #0
 800a468:	d10c      	bne.n	800a484 <HAL_RCC_OscConfig+0x9c>
 800a46a:	4b81      	ldr	r3, [pc, #516]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	4a80      	ldr	r2, [pc, #512]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a470:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a474:	6013      	str	r3, [r2, #0]
 800a476:	4b7e      	ldr	r3, [pc, #504]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	4a7d      	ldr	r2, [pc, #500]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a47c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a480:	6013      	str	r3, [r2, #0]
 800a482:	e01d      	b.n	800a4c0 <HAL_RCC_OscConfig+0xd8>
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	685b      	ldr	r3, [r3, #4]
 800a488:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a48c:	d10c      	bne.n	800a4a8 <HAL_RCC_OscConfig+0xc0>
 800a48e:	4b78      	ldr	r3, [pc, #480]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	4a77      	ldr	r2, [pc, #476]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a494:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a498:	6013      	str	r3, [r2, #0]
 800a49a:	4b75      	ldr	r3, [pc, #468]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	4a74      	ldr	r2, [pc, #464]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a4a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a4a4:	6013      	str	r3, [r2, #0]
 800a4a6:	e00b      	b.n	800a4c0 <HAL_RCC_OscConfig+0xd8>
 800a4a8:	4b71      	ldr	r3, [pc, #452]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	4a70      	ldr	r2, [pc, #448]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a4ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a4b2:	6013      	str	r3, [r2, #0]
 800a4b4:	4b6e      	ldr	r3, [pc, #440]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	4a6d      	ldr	r2, [pc, #436]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a4ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a4be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	685b      	ldr	r3, [r3, #4]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d013      	beq.n	800a4f0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a4c8:	f7fb fd2a 	bl	8005f20 <HAL_GetTick>
 800a4cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a4ce:	e008      	b.n	800a4e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a4d0:	f7fb fd26 	bl	8005f20 <HAL_GetTick>
 800a4d4:	4602      	mov	r2, r0
 800a4d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4d8:	1ad3      	subs	r3, r2, r3
 800a4da:	2b64      	cmp	r3, #100	@ 0x64
 800a4dc:	d901      	bls.n	800a4e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a4de:	2303      	movs	r3, #3
 800a4e0:	e3d4      	b.n	800ac8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a4e2:	4b63      	ldr	r3, [pc, #396]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d0f0      	beq.n	800a4d0 <HAL_RCC_OscConfig+0xe8>
 800a4ee:	e014      	b.n	800a51a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a4f0:	f7fb fd16 	bl	8005f20 <HAL_GetTick>
 800a4f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a4f6:	e008      	b.n	800a50a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a4f8:	f7fb fd12 	bl	8005f20 <HAL_GetTick>
 800a4fc:	4602      	mov	r2, r0
 800a4fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a500:	1ad3      	subs	r3, r2, r3
 800a502:	2b64      	cmp	r3, #100	@ 0x64
 800a504:	d901      	bls.n	800a50a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800a506:	2303      	movs	r3, #3
 800a508:	e3c0      	b.n	800ac8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a50a:	4b59      	ldr	r3, [pc, #356]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a512:	2b00      	cmp	r3, #0
 800a514:	d1f0      	bne.n	800a4f8 <HAL_RCC_OscConfig+0x110>
 800a516:	e000      	b.n	800a51a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a518:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	f003 0302 	and.w	r3, r3, #2
 800a522:	2b00      	cmp	r3, #0
 800a524:	f000 80ca 	beq.w	800a6bc <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a528:	4b51      	ldr	r3, [pc, #324]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a52a:	691b      	ldr	r3, [r3, #16]
 800a52c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a530:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a532:	4b4f      	ldr	r3, [pc, #316]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a536:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a538:	6a3b      	ldr	r3, [r7, #32]
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d007      	beq.n	800a54e <HAL_RCC_OscConfig+0x166>
 800a53e:	6a3b      	ldr	r3, [r7, #32]
 800a540:	2b18      	cmp	r3, #24
 800a542:	d156      	bne.n	800a5f2 <HAL_RCC_OscConfig+0x20a>
 800a544:	69fb      	ldr	r3, [r7, #28]
 800a546:	f003 0303 	and.w	r3, r3, #3
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d151      	bne.n	800a5f2 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a54e:	4b48      	ldr	r3, [pc, #288]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	f003 0304 	and.w	r3, r3, #4
 800a556:	2b00      	cmp	r3, #0
 800a558:	d005      	beq.n	800a566 <HAL_RCC_OscConfig+0x17e>
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	68db      	ldr	r3, [r3, #12]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d101      	bne.n	800a566 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800a562:	2301      	movs	r3, #1
 800a564:	e392      	b.n	800ac8c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a566:	4b42      	ldr	r3, [pc, #264]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	f023 0219 	bic.w	r2, r3, #25
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	68db      	ldr	r3, [r3, #12]
 800a572:	493f      	ldr	r1, [pc, #252]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a574:	4313      	orrs	r3, r2
 800a576:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a578:	f7fb fcd2 	bl	8005f20 <HAL_GetTick>
 800a57c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a57e:	e008      	b.n	800a592 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a580:	f7fb fcce 	bl	8005f20 <HAL_GetTick>
 800a584:	4602      	mov	r2, r0
 800a586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a588:	1ad3      	subs	r3, r2, r3
 800a58a:	2b02      	cmp	r3, #2
 800a58c:	d901      	bls.n	800a592 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800a58e:	2303      	movs	r3, #3
 800a590:	e37c      	b.n	800ac8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a592:	4b37      	ldr	r3, [pc, #220]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	f003 0304 	and.w	r3, r3, #4
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d0f0      	beq.n	800a580 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a59e:	f7fb fcef 	bl	8005f80 <HAL_GetREVID>
 800a5a2:	4603      	mov	r3, r0
 800a5a4:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a5a8:	4293      	cmp	r3, r2
 800a5aa:	d817      	bhi.n	800a5dc <HAL_RCC_OscConfig+0x1f4>
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	691b      	ldr	r3, [r3, #16]
 800a5b0:	2b40      	cmp	r3, #64	@ 0x40
 800a5b2:	d108      	bne.n	800a5c6 <HAL_RCC_OscConfig+0x1de>
 800a5b4:	4b2e      	ldr	r3, [pc, #184]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a5b6:	685b      	ldr	r3, [r3, #4]
 800a5b8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800a5bc:	4a2c      	ldr	r2, [pc, #176]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a5be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a5c2:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a5c4:	e07a      	b.n	800a6bc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a5c6:	4b2a      	ldr	r3, [pc, #168]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a5c8:	685b      	ldr	r3, [r3, #4]
 800a5ca:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	691b      	ldr	r3, [r3, #16]
 800a5d2:	031b      	lsls	r3, r3, #12
 800a5d4:	4926      	ldr	r1, [pc, #152]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a5d6:	4313      	orrs	r3, r2
 800a5d8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a5da:	e06f      	b.n	800a6bc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a5dc:	4b24      	ldr	r3, [pc, #144]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a5de:	685b      	ldr	r3, [r3, #4]
 800a5e0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	691b      	ldr	r3, [r3, #16]
 800a5e8:	061b      	lsls	r3, r3, #24
 800a5ea:	4921      	ldr	r1, [pc, #132]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a5ec:	4313      	orrs	r3, r2
 800a5ee:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a5f0:	e064      	b.n	800a6bc <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	68db      	ldr	r3, [r3, #12]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d047      	beq.n	800a68a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a5fa:	4b1d      	ldr	r3, [pc, #116]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	f023 0219 	bic.w	r2, r3, #25
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	68db      	ldr	r3, [r3, #12]
 800a606:	491a      	ldr	r1, [pc, #104]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a608:	4313      	orrs	r3, r2
 800a60a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a60c:	f7fb fc88 	bl	8005f20 <HAL_GetTick>
 800a610:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a612:	e008      	b.n	800a626 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a614:	f7fb fc84 	bl	8005f20 <HAL_GetTick>
 800a618:	4602      	mov	r2, r0
 800a61a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a61c:	1ad3      	subs	r3, r2, r3
 800a61e:	2b02      	cmp	r3, #2
 800a620:	d901      	bls.n	800a626 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800a622:	2303      	movs	r3, #3
 800a624:	e332      	b.n	800ac8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a626:	4b12      	ldr	r3, [pc, #72]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	f003 0304 	and.w	r3, r3, #4
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d0f0      	beq.n	800a614 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a632:	f7fb fca5 	bl	8005f80 <HAL_GetREVID>
 800a636:	4603      	mov	r3, r0
 800a638:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a63c:	4293      	cmp	r3, r2
 800a63e:	d819      	bhi.n	800a674 <HAL_RCC_OscConfig+0x28c>
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	691b      	ldr	r3, [r3, #16]
 800a644:	2b40      	cmp	r3, #64	@ 0x40
 800a646:	d108      	bne.n	800a65a <HAL_RCC_OscConfig+0x272>
 800a648:	4b09      	ldr	r3, [pc, #36]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a64a:	685b      	ldr	r3, [r3, #4]
 800a64c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800a650:	4a07      	ldr	r2, [pc, #28]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a652:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a656:	6053      	str	r3, [r2, #4]
 800a658:	e030      	b.n	800a6bc <HAL_RCC_OscConfig+0x2d4>
 800a65a:	4b05      	ldr	r3, [pc, #20]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a65c:	685b      	ldr	r3, [r3, #4]
 800a65e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	691b      	ldr	r3, [r3, #16]
 800a666:	031b      	lsls	r3, r3, #12
 800a668:	4901      	ldr	r1, [pc, #4]	@ (800a670 <HAL_RCC_OscConfig+0x288>)
 800a66a:	4313      	orrs	r3, r2
 800a66c:	604b      	str	r3, [r1, #4]
 800a66e:	e025      	b.n	800a6bc <HAL_RCC_OscConfig+0x2d4>
 800a670:	58024400 	.word	0x58024400
 800a674:	4b9a      	ldr	r3, [pc, #616]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a676:	685b      	ldr	r3, [r3, #4]
 800a678:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	691b      	ldr	r3, [r3, #16]
 800a680:	061b      	lsls	r3, r3, #24
 800a682:	4997      	ldr	r1, [pc, #604]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a684:	4313      	orrs	r3, r2
 800a686:	604b      	str	r3, [r1, #4]
 800a688:	e018      	b.n	800a6bc <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a68a:	4b95      	ldr	r3, [pc, #596]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	4a94      	ldr	r2, [pc, #592]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a690:	f023 0301 	bic.w	r3, r3, #1
 800a694:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a696:	f7fb fc43 	bl	8005f20 <HAL_GetTick>
 800a69a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a69c:	e008      	b.n	800a6b0 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a69e:	f7fb fc3f 	bl	8005f20 <HAL_GetTick>
 800a6a2:	4602      	mov	r2, r0
 800a6a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6a6:	1ad3      	subs	r3, r2, r3
 800a6a8:	2b02      	cmp	r3, #2
 800a6aa:	d901      	bls.n	800a6b0 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800a6ac:	2303      	movs	r3, #3
 800a6ae:	e2ed      	b.n	800ac8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a6b0:	4b8b      	ldr	r3, [pc, #556]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	f003 0304 	and.w	r3, r3, #4
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d1f0      	bne.n	800a69e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	f003 0310 	and.w	r3, r3, #16
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	f000 80a9 	beq.w	800a81c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a6ca:	4b85      	ldr	r3, [pc, #532]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a6cc:	691b      	ldr	r3, [r3, #16]
 800a6ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a6d2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a6d4:	4b82      	ldr	r3, [pc, #520]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a6d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6d8:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800a6da:	69bb      	ldr	r3, [r7, #24]
 800a6dc:	2b08      	cmp	r3, #8
 800a6de:	d007      	beq.n	800a6f0 <HAL_RCC_OscConfig+0x308>
 800a6e0:	69bb      	ldr	r3, [r7, #24]
 800a6e2:	2b18      	cmp	r3, #24
 800a6e4:	d13a      	bne.n	800a75c <HAL_RCC_OscConfig+0x374>
 800a6e6:	697b      	ldr	r3, [r7, #20]
 800a6e8:	f003 0303 	and.w	r3, r3, #3
 800a6ec:	2b01      	cmp	r3, #1
 800a6ee:	d135      	bne.n	800a75c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a6f0:	4b7b      	ldr	r3, [pc, #492]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d005      	beq.n	800a708 <HAL_RCC_OscConfig+0x320>
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	69db      	ldr	r3, [r3, #28]
 800a700:	2b80      	cmp	r3, #128	@ 0x80
 800a702:	d001      	beq.n	800a708 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800a704:	2301      	movs	r3, #1
 800a706:	e2c1      	b.n	800ac8c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a708:	f7fb fc3a 	bl	8005f80 <HAL_GetREVID>
 800a70c:	4603      	mov	r3, r0
 800a70e:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a712:	4293      	cmp	r3, r2
 800a714:	d817      	bhi.n	800a746 <HAL_RCC_OscConfig+0x35e>
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	6a1b      	ldr	r3, [r3, #32]
 800a71a:	2b20      	cmp	r3, #32
 800a71c:	d108      	bne.n	800a730 <HAL_RCC_OscConfig+0x348>
 800a71e:	4b70      	ldr	r3, [pc, #448]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a720:	685b      	ldr	r3, [r3, #4]
 800a722:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800a726:	4a6e      	ldr	r2, [pc, #440]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a728:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a72c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a72e:	e075      	b.n	800a81c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a730:	4b6b      	ldr	r3, [pc, #428]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a732:	685b      	ldr	r3, [r3, #4]
 800a734:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	6a1b      	ldr	r3, [r3, #32]
 800a73c:	069b      	lsls	r3, r3, #26
 800a73e:	4968      	ldr	r1, [pc, #416]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a740:	4313      	orrs	r3, r2
 800a742:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a744:	e06a      	b.n	800a81c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a746:	4b66      	ldr	r3, [pc, #408]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a748:	68db      	ldr	r3, [r3, #12]
 800a74a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	6a1b      	ldr	r3, [r3, #32]
 800a752:	061b      	lsls	r3, r3, #24
 800a754:	4962      	ldr	r1, [pc, #392]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a756:	4313      	orrs	r3, r2
 800a758:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a75a:	e05f      	b.n	800a81c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	69db      	ldr	r3, [r3, #28]
 800a760:	2b00      	cmp	r3, #0
 800a762:	d042      	beq.n	800a7ea <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800a764:	4b5e      	ldr	r3, [pc, #376]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	4a5d      	ldr	r2, [pc, #372]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a76a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a76e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a770:	f7fb fbd6 	bl	8005f20 <HAL_GetTick>
 800a774:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a776:	e008      	b.n	800a78a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a778:	f7fb fbd2 	bl	8005f20 <HAL_GetTick>
 800a77c:	4602      	mov	r2, r0
 800a77e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a780:	1ad3      	subs	r3, r2, r3
 800a782:	2b02      	cmp	r3, #2
 800a784:	d901      	bls.n	800a78a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800a786:	2303      	movs	r3, #3
 800a788:	e280      	b.n	800ac8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a78a:	4b55      	ldr	r3, [pc, #340]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a792:	2b00      	cmp	r3, #0
 800a794:	d0f0      	beq.n	800a778 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a796:	f7fb fbf3 	bl	8005f80 <HAL_GetREVID>
 800a79a:	4603      	mov	r3, r0
 800a79c:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a7a0:	4293      	cmp	r3, r2
 800a7a2:	d817      	bhi.n	800a7d4 <HAL_RCC_OscConfig+0x3ec>
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	6a1b      	ldr	r3, [r3, #32]
 800a7a8:	2b20      	cmp	r3, #32
 800a7aa:	d108      	bne.n	800a7be <HAL_RCC_OscConfig+0x3d6>
 800a7ac:	4b4c      	ldr	r3, [pc, #304]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a7ae:	685b      	ldr	r3, [r3, #4]
 800a7b0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800a7b4:	4a4a      	ldr	r2, [pc, #296]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a7b6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a7ba:	6053      	str	r3, [r2, #4]
 800a7bc:	e02e      	b.n	800a81c <HAL_RCC_OscConfig+0x434>
 800a7be:	4b48      	ldr	r3, [pc, #288]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a7c0:	685b      	ldr	r3, [r3, #4]
 800a7c2:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	6a1b      	ldr	r3, [r3, #32]
 800a7ca:	069b      	lsls	r3, r3, #26
 800a7cc:	4944      	ldr	r1, [pc, #272]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a7ce:	4313      	orrs	r3, r2
 800a7d0:	604b      	str	r3, [r1, #4]
 800a7d2:	e023      	b.n	800a81c <HAL_RCC_OscConfig+0x434>
 800a7d4:	4b42      	ldr	r3, [pc, #264]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a7d6:	68db      	ldr	r3, [r3, #12]
 800a7d8:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	6a1b      	ldr	r3, [r3, #32]
 800a7e0:	061b      	lsls	r3, r3, #24
 800a7e2:	493f      	ldr	r1, [pc, #252]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a7e4:	4313      	orrs	r3, r2
 800a7e6:	60cb      	str	r3, [r1, #12]
 800a7e8:	e018      	b.n	800a81c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800a7ea:	4b3d      	ldr	r3, [pc, #244]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	4a3c      	ldr	r2, [pc, #240]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a7f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a7f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a7f6:	f7fb fb93 	bl	8005f20 <HAL_GetTick>
 800a7fa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a7fc:	e008      	b.n	800a810 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a7fe:	f7fb fb8f 	bl	8005f20 <HAL_GetTick>
 800a802:	4602      	mov	r2, r0
 800a804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a806:	1ad3      	subs	r3, r2, r3
 800a808:	2b02      	cmp	r3, #2
 800a80a:	d901      	bls.n	800a810 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a80c:	2303      	movs	r3, #3
 800a80e:	e23d      	b.n	800ac8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a810:	4b33      	ldr	r3, [pc, #204]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d1f0      	bne.n	800a7fe <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	f003 0308 	and.w	r3, r3, #8
 800a824:	2b00      	cmp	r3, #0
 800a826:	d036      	beq.n	800a896 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	695b      	ldr	r3, [r3, #20]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d019      	beq.n	800a864 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a830:	4b2b      	ldr	r3, [pc, #172]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a832:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a834:	4a2a      	ldr	r2, [pc, #168]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a836:	f043 0301 	orr.w	r3, r3, #1
 800a83a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a83c:	f7fb fb70 	bl	8005f20 <HAL_GetTick>
 800a840:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a842:	e008      	b.n	800a856 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a844:	f7fb fb6c 	bl	8005f20 <HAL_GetTick>
 800a848:	4602      	mov	r2, r0
 800a84a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a84c:	1ad3      	subs	r3, r2, r3
 800a84e:	2b02      	cmp	r3, #2
 800a850:	d901      	bls.n	800a856 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800a852:	2303      	movs	r3, #3
 800a854:	e21a      	b.n	800ac8c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a856:	4b22      	ldr	r3, [pc, #136]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a858:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a85a:	f003 0302 	and.w	r3, r3, #2
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d0f0      	beq.n	800a844 <HAL_RCC_OscConfig+0x45c>
 800a862:	e018      	b.n	800a896 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a864:	4b1e      	ldr	r3, [pc, #120]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a866:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a868:	4a1d      	ldr	r2, [pc, #116]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a86a:	f023 0301 	bic.w	r3, r3, #1
 800a86e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a870:	f7fb fb56 	bl	8005f20 <HAL_GetTick>
 800a874:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a876:	e008      	b.n	800a88a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a878:	f7fb fb52 	bl	8005f20 <HAL_GetTick>
 800a87c:	4602      	mov	r2, r0
 800a87e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a880:	1ad3      	subs	r3, r2, r3
 800a882:	2b02      	cmp	r3, #2
 800a884:	d901      	bls.n	800a88a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800a886:	2303      	movs	r3, #3
 800a888:	e200      	b.n	800ac8c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a88a:	4b15      	ldr	r3, [pc, #84]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a88c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a88e:	f003 0302 	and.w	r3, r3, #2
 800a892:	2b00      	cmp	r3, #0
 800a894:	d1f0      	bne.n	800a878 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	f003 0320 	and.w	r3, r3, #32
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d039      	beq.n	800a916 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	699b      	ldr	r3, [r3, #24]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d01c      	beq.n	800a8e4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a8aa:	4b0d      	ldr	r3, [pc, #52]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	4a0c      	ldr	r2, [pc, #48]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a8b0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a8b4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a8b6:	f7fb fb33 	bl	8005f20 <HAL_GetTick>
 800a8ba:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a8bc:	e008      	b.n	800a8d0 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a8be:	f7fb fb2f 	bl	8005f20 <HAL_GetTick>
 800a8c2:	4602      	mov	r2, r0
 800a8c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8c6:	1ad3      	subs	r3, r2, r3
 800a8c8:	2b02      	cmp	r3, #2
 800a8ca:	d901      	bls.n	800a8d0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800a8cc:	2303      	movs	r3, #3
 800a8ce:	e1dd      	b.n	800ac8c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a8d0:	4b03      	ldr	r3, [pc, #12]	@ (800a8e0 <HAL_RCC_OscConfig+0x4f8>)
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d0f0      	beq.n	800a8be <HAL_RCC_OscConfig+0x4d6>
 800a8dc:	e01b      	b.n	800a916 <HAL_RCC_OscConfig+0x52e>
 800a8de:	bf00      	nop
 800a8e0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a8e4:	4b9b      	ldr	r3, [pc, #620]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	4a9a      	ldr	r2, [pc, #616]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800a8ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a8ee:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a8f0:	f7fb fb16 	bl	8005f20 <HAL_GetTick>
 800a8f4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a8f6:	e008      	b.n	800a90a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a8f8:	f7fb fb12 	bl	8005f20 <HAL_GetTick>
 800a8fc:	4602      	mov	r2, r0
 800a8fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a900:	1ad3      	subs	r3, r2, r3
 800a902:	2b02      	cmp	r3, #2
 800a904:	d901      	bls.n	800a90a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800a906:	2303      	movs	r3, #3
 800a908:	e1c0      	b.n	800ac8c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a90a:	4b92      	ldr	r3, [pc, #584]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a912:	2b00      	cmp	r3, #0
 800a914:	d1f0      	bne.n	800a8f8 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	f003 0304 	and.w	r3, r3, #4
 800a91e:	2b00      	cmp	r3, #0
 800a920:	f000 8081 	beq.w	800aa26 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800a924:	4b8c      	ldr	r3, [pc, #560]	@ (800ab58 <HAL_RCC_OscConfig+0x770>)
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	4a8b      	ldr	r2, [pc, #556]	@ (800ab58 <HAL_RCC_OscConfig+0x770>)
 800a92a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a92e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a930:	f7fb faf6 	bl	8005f20 <HAL_GetTick>
 800a934:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a936:	e008      	b.n	800a94a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a938:	f7fb faf2 	bl	8005f20 <HAL_GetTick>
 800a93c:	4602      	mov	r2, r0
 800a93e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a940:	1ad3      	subs	r3, r2, r3
 800a942:	2b64      	cmp	r3, #100	@ 0x64
 800a944:	d901      	bls.n	800a94a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800a946:	2303      	movs	r3, #3
 800a948:	e1a0      	b.n	800ac8c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a94a:	4b83      	ldr	r3, [pc, #524]	@ (800ab58 <HAL_RCC_OscConfig+0x770>)
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a952:	2b00      	cmp	r3, #0
 800a954:	d0f0      	beq.n	800a938 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	689b      	ldr	r3, [r3, #8]
 800a95a:	2b01      	cmp	r3, #1
 800a95c:	d106      	bne.n	800a96c <HAL_RCC_OscConfig+0x584>
 800a95e:	4b7d      	ldr	r3, [pc, #500]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800a960:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a962:	4a7c      	ldr	r2, [pc, #496]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800a964:	f043 0301 	orr.w	r3, r3, #1
 800a968:	6713      	str	r3, [r2, #112]	@ 0x70
 800a96a:	e02d      	b.n	800a9c8 <HAL_RCC_OscConfig+0x5e0>
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	689b      	ldr	r3, [r3, #8]
 800a970:	2b00      	cmp	r3, #0
 800a972:	d10c      	bne.n	800a98e <HAL_RCC_OscConfig+0x5a6>
 800a974:	4b77      	ldr	r3, [pc, #476]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800a976:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a978:	4a76      	ldr	r2, [pc, #472]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800a97a:	f023 0301 	bic.w	r3, r3, #1
 800a97e:	6713      	str	r3, [r2, #112]	@ 0x70
 800a980:	4b74      	ldr	r3, [pc, #464]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800a982:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a984:	4a73      	ldr	r2, [pc, #460]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800a986:	f023 0304 	bic.w	r3, r3, #4
 800a98a:	6713      	str	r3, [r2, #112]	@ 0x70
 800a98c:	e01c      	b.n	800a9c8 <HAL_RCC_OscConfig+0x5e0>
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	689b      	ldr	r3, [r3, #8]
 800a992:	2b05      	cmp	r3, #5
 800a994:	d10c      	bne.n	800a9b0 <HAL_RCC_OscConfig+0x5c8>
 800a996:	4b6f      	ldr	r3, [pc, #444]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800a998:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a99a:	4a6e      	ldr	r2, [pc, #440]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800a99c:	f043 0304 	orr.w	r3, r3, #4
 800a9a0:	6713      	str	r3, [r2, #112]	@ 0x70
 800a9a2:	4b6c      	ldr	r3, [pc, #432]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800a9a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a9a6:	4a6b      	ldr	r2, [pc, #428]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800a9a8:	f043 0301 	orr.w	r3, r3, #1
 800a9ac:	6713      	str	r3, [r2, #112]	@ 0x70
 800a9ae:	e00b      	b.n	800a9c8 <HAL_RCC_OscConfig+0x5e0>
 800a9b0:	4b68      	ldr	r3, [pc, #416]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800a9b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a9b4:	4a67      	ldr	r2, [pc, #412]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800a9b6:	f023 0301 	bic.w	r3, r3, #1
 800a9ba:	6713      	str	r3, [r2, #112]	@ 0x70
 800a9bc:	4b65      	ldr	r3, [pc, #404]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800a9be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a9c0:	4a64      	ldr	r2, [pc, #400]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800a9c2:	f023 0304 	bic.w	r3, r3, #4
 800a9c6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	689b      	ldr	r3, [r3, #8]
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d015      	beq.n	800a9fc <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a9d0:	f7fb faa6 	bl	8005f20 <HAL_GetTick>
 800a9d4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a9d6:	e00a      	b.n	800a9ee <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a9d8:	f7fb faa2 	bl	8005f20 <HAL_GetTick>
 800a9dc:	4602      	mov	r2, r0
 800a9de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9e0:	1ad3      	subs	r3, r2, r3
 800a9e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a9e6:	4293      	cmp	r3, r2
 800a9e8:	d901      	bls.n	800a9ee <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800a9ea:	2303      	movs	r3, #3
 800a9ec:	e14e      	b.n	800ac8c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a9ee:	4b59      	ldr	r3, [pc, #356]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800a9f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a9f2:	f003 0302 	and.w	r3, r3, #2
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d0ee      	beq.n	800a9d8 <HAL_RCC_OscConfig+0x5f0>
 800a9fa:	e014      	b.n	800aa26 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a9fc:	f7fb fa90 	bl	8005f20 <HAL_GetTick>
 800aa00:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800aa02:	e00a      	b.n	800aa1a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800aa04:	f7fb fa8c 	bl	8005f20 <HAL_GetTick>
 800aa08:	4602      	mov	r2, r0
 800aa0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa0c:	1ad3      	subs	r3, r2, r3
 800aa0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aa12:	4293      	cmp	r3, r2
 800aa14:	d901      	bls.n	800aa1a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800aa16:	2303      	movs	r3, #3
 800aa18:	e138      	b.n	800ac8c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800aa1a:	4b4e      	ldr	r3, [pc, #312]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800aa1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aa1e:	f003 0302 	and.w	r3, r3, #2
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d1ee      	bne.n	800aa04 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	f000 812d 	beq.w	800ac8a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800aa30:	4b48      	ldr	r3, [pc, #288]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800aa32:	691b      	ldr	r3, [r3, #16]
 800aa34:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800aa38:	2b18      	cmp	r3, #24
 800aa3a:	f000 80bd 	beq.w	800abb8 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa42:	2b02      	cmp	r3, #2
 800aa44:	f040 809e 	bne.w	800ab84 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aa48:	4b42      	ldr	r3, [pc, #264]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	4a41      	ldr	r2, [pc, #260]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800aa4e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800aa52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa54:	f7fb fa64 	bl	8005f20 <HAL_GetTick>
 800aa58:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800aa5a:	e008      	b.n	800aa6e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aa5c:	f7fb fa60 	bl	8005f20 <HAL_GetTick>
 800aa60:	4602      	mov	r2, r0
 800aa62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa64:	1ad3      	subs	r3, r2, r3
 800aa66:	2b02      	cmp	r3, #2
 800aa68:	d901      	bls.n	800aa6e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800aa6a:	2303      	movs	r3, #3
 800aa6c:	e10e      	b.n	800ac8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800aa6e:	4b39      	ldr	r3, [pc, #228]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d1f0      	bne.n	800aa5c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800aa7a:	4b36      	ldr	r3, [pc, #216]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800aa7c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800aa7e:	4b37      	ldr	r3, [pc, #220]	@ (800ab5c <HAL_RCC_OscConfig+0x774>)
 800aa80:	4013      	ands	r3, r2
 800aa82:	687a      	ldr	r2, [r7, #4]
 800aa84:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800aa86:	687a      	ldr	r2, [r7, #4]
 800aa88:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800aa8a:	0112      	lsls	r2, r2, #4
 800aa8c:	430a      	orrs	r2, r1
 800aa8e:	4931      	ldr	r1, [pc, #196]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800aa90:	4313      	orrs	r3, r2
 800aa92:	628b      	str	r3, [r1, #40]	@ 0x28
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa98:	3b01      	subs	r3, #1
 800aa9a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aaa2:	3b01      	subs	r3, #1
 800aaa4:	025b      	lsls	r3, r3, #9
 800aaa6:	b29b      	uxth	r3, r3
 800aaa8:	431a      	orrs	r2, r3
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aaae:	3b01      	subs	r3, #1
 800aab0:	041b      	lsls	r3, r3, #16
 800aab2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800aab6:	431a      	orrs	r2, r3
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aabc:	3b01      	subs	r3, #1
 800aabe:	061b      	lsls	r3, r3, #24
 800aac0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800aac4:	4923      	ldr	r1, [pc, #140]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800aac6:	4313      	orrs	r3, r2
 800aac8:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800aaca:	4b22      	ldr	r3, [pc, #136]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800aacc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aace:	4a21      	ldr	r2, [pc, #132]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800aad0:	f023 0301 	bic.w	r3, r3, #1
 800aad4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800aad6:	4b1f      	ldr	r3, [pc, #124]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800aad8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aada:	4b21      	ldr	r3, [pc, #132]	@ (800ab60 <HAL_RCC_OscConfig+0x778>)
 800aadc:	4013      	ands	r3, r2
 800aade:	687a      	ldr	r2, [r7, #4]
 800aae0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800aae2:	00d2      	lsls	r2, r2, #3
 800aae4:	491b      	ldr	r1, [pc, #108]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800aae6:	4313      	orrs	r3, r2
 800aae8:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800aaea:	4b1a      	ldr	r3, [pc, #104]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800aaec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aaee:	f023 020c 	bic.w	r2, r3, #12
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aaf6:	4917      	ldr	r1, [pc, #92]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800aaf8:	4313      	orrs	r3, r2
 800aafa:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800aafc:	4b15      	ldr	r3, [pc, #84]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800aafe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab00:	f023 0202 	bic.w	r2, r3, #2
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab08:	4912      	ldr	r1, [pc, #72]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800ab0a:	4313      	orrs	r3, r2
 800ab0c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800ab0e:	4b11      	ldr	r3, [pc, #68]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800ab10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab12:	4a10      	ldr	r2, [pc, #64]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800ab14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ab18:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ab1a:	4b0e      	ldr	r3, [pc, #56]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800ab1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab1e:	4a0d      	ldr	r2, [pc, #52]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800ab20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ab24:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800ab26:	4b0b      	ldr	r3, [pc, #44]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800ab28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab2a:	4a0a      	ldr	r2, [pc, #40]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800ab2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ab30:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800ab32:	4b08      	ldr	r3, [pc, #32]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800ab34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab36:	4a07      	ldr	r2, [pc, #28]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800ab38:	f043 0301 	orr.w	r3, r3, #1
 800ab3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ab3e:	4b05      	ldr	r3, [pc, #20]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	4a04      	ldr	r2, [pc, #16]	@ (800ab54 <HAL_RCC_OscConfig+0x76c>)
 800ab44:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ab48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab4a:	f7fb f9e9 	bl	8005f20 <HAL_GetTick>
 800ab4e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ab50:	e011      	b.n	800ab76 <HAL_RCC_OscConfig+0x78e>
 800ab52:	bf00      	nop
 800ab54:	58024400 	.word	0x58024400
 800ab58:	58024800 	.word	0x58024800
 800ab5c:	fffffc0c 	.word	0xfffffc0c
 800ab60:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ab64:	f7fb f9dc 	bl	8005f20 <HAL_GetTick>
 800ab68:	4602      	mov	r2, r0
 800ab6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab6c:	1ad3      	subs	r3, r2, r3
 800ab6e:	2b02      	cmp	r3, #2
 800ab70:	d901      	bls.n	800ab76 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800ab72:	2303      	movs	r3, #3
 800ab74:	e08a      	b.n	800ac8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ab76:	4b47      	ldr	r3, [pc, #284]	@ (800ac94 <HAL_RCC_OscConfig+0x8ac>)
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d0f0      	beq.n	800ab64 <HAL_RCC_OscConfig+0x77c>
 800ab82:	e082      	b.n	800ac8a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ab84:	4b43      	ldr	r3, [pc, #268]	@ (800ac94 <HAL_RCC_OscConfig+0x8ac>)
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	4a42      	ldr	r2, [pc, #264]	@ (800ac94 <HAL_RCC_OscConfig+0x8ac>)
 800ab8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ab8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab90:	f7fb f9c6 	bl	8005f20 <HAL_GetTick>
 800ab94:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ab96:	e008      	b.n	800abaa <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ab98:	f7fb f9c2 	bl	8005f20 <HAL_GetTick>
 800ab9c:	4602      	mov	r2, r0
 800ab9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aba0:	1ad3      	subs	r3, r2, r3
 800aba2:	2b02      	cmp	r3, #2
 800aba4:	d901      	bls.n	800abaa <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800aba6:	2303      	movs	r3, #3
 800aba8:	e070      	b.n	800ac8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800abaa:	4b3a      	ldr	r3, [pc, #232]	@ (800ac94 <HAL_RCC_OscConfig+0x8ac>)
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d1f0      	bne.n	800ab98 <HAL_RCC_OscConfig+0x7b0>
 800abb6:	e068      	b.n	800ac8a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800abb8:	4b36      	ldr	r3, [pc, #216]	@ (800ac94 <HAL_RCC_OscConfig+0x8ac>)
 800abba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abbc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800abbe:	4b35      	ldr	r3, [pc, #212]	@ (800ac94 <HAL_RCC_OscConfig+0x8ac>)
 800abc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abc2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abc8:	2b01      	cmp	r3, #1
 800abca:	d031      	beq.n	800ac30 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800abcc:	693b      	ldr	r3, [r7, #16]
 800abce:	f003 0203 	and.w	r2, r3, #3
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800abd6:	429a      	cmp	r2, r3
 800abd8:	d12a      	bne.n	800ac30 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800abda:	693b      	ldr	r3, [r7, #16]
 800abdc:	091b      	lsrs	r3, r3, #4
 800abde:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800abe6:	429a      	cmp	r2, r3
 800abe8:	d122      	bne.n	800ac30 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abf4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800abf6:	429a      	cmp	r2, r3
 800abf8:	d11a      	bne.n	800ac30 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	0a5b      	lsrs	r3, r3, #9
 800abfe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac06:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ac08:	429a      	cmp	r2, r3
 800ac0a:	d111      	bne.n	800ac30 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	0c1b      	lsrs	r3, r3, #16
 800ac10:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac18:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ac1a:	429a      	cmp	r2, r3
 800ac1c:	d108      	bne.n	800ac30 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	0e1b      	lsrs	r3, r3, #24
 800ac22:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac2a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ac2c:	429a      	cmp	r2, r3
 800ac2e:	d001      	beq.n	800ac34 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800ac30:	2301      	movs	r3, #1
 800ac32:	e02b      	b.n	800ac8c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800ac34:	4b17      	ldr	r3, [pc, #92]	@ (800ac94 <HAL_RCC_OscConfig+0x8ac>)
 800ac36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac38:	08db      	lsrs	r3, r3, #3
 800ac3a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ac3e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ac44:	693a      	ldr	r2, [r7, #16]
 800ac46:	429a      	cmp	r2, r3
 800ac48:	d01f      	beq.n	800ac8a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800ac4a:	4b12      	ldr	r3, [pc, #72]	@ (800ac94 <HAL_RCC_OscConfig+0x8ac>)
 800ac4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac4e:	4a11      	ldr	r2, [pc, #68]	@ (800ac94 <HAL_RCC_OscConfig+0x8ac>)
 800ac50:	f023 0301 	bic.w	r3, r3, #1
 800ac54:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ac56:	f7fb f963 	bl	8005f20 <HAL_GetTick>
 800ac5a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800ac5c:	bf00      	nop
 800ac5e:	f7fb f95f 	bl	8005f20 <HAL_GetTick>
 800ac62:	4602      	mov	r2, r0
 800ac64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac66:	4293      	cmp	r3, r2
 800ac68:	d0f9      	beq.n	800ac5e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800ac6a:	4b0a      	ldr	r3, [pc, #40]	@ (800ac94 <HAL_RCC_OscConfig+0x8ac>)
 800ac6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ac6e:	4b0a      	ldr	r3, [pc, #40]	@ (800ac98 <HAL_RCC_OscConfig+0x8b0>)
 800ac70:	4013      	ands	r3, r2
 800ac72:	687a      	ldr	r2, [r7, #4]
 800ac74:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800ac76:	00d2      	lsls	r2, r2, #3
 800ac78:	4906      	ldr	r1, [pc, #24]	@ (800ac94 <HAL_RCC_OscConfig+0x8ac>)
 800ac7a:	4313      	orrs	r3, r2
 800ac7c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800ac7e:	4b05      	ldr	r3, [pc, #20]	@ (800ac94 <HAL_RCC_OscConfig+0x8ac>)
 800ac80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac82:	4a04      	ldr	r2, [pc, #16]	@ (800ac94 <HAL_RCC_OscConfig+0x8ac>)
 800ac84:	f043 0301 	orr.w	r3, r3, #1
 800ac88:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800ac8a:	2300      	movs	r3, #0
}
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	3730      	adds	r7, #48	@ 0x30
 800ac90:	46bd      	mov	sp, r7
 800ac92:	bd80      	pop	{r7, pc}
 800ac94:	58024400 	.word	0x58024400
 800ac98:	ffff0007 	.word	0xffff0007

0800ac9c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ac9c:	b580      	push	{r7, lr}
 800ac9e:	b086      	sub	sp, #24
 800aca0:	af00      	add	r7, sp, #0
 800aca2:	6078      	str	r0, [r7, #4]
 800aca4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d101      	bne.n	800acb0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800acac:	2301      	movs	r3, #1
 800acae:	e19c      	b.n	800afea <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800acb0:	4b8a      	ldr	r3, [pc, #552]	@ (800aedc <HAL_RCC_ClockConfig+0x240>)
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	f003 030f 	and.w	r3, r3, #15
 800acb8:	683a      	ldr	r2, [r7, #0]
 800acba:	429a      	cmp	r2, r3
 800acbc:	d910      	bls.n	800ace0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800acbe:	4b87      	ldr	r3, [pc, #540]	@ (800aedc <HAL_RCC_ClockConfig+0x240>)
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	f023 020f 	bic.w	r2, r3, #15
 800acc6:	4985      	ldr	r1, [pc, #532]	@ (800aedc <HAL_RCC_ClockConfig+0x240>)
 800acc8:	683b      	ldr	r3, [r7, #0]
 800acca:	4313      	orrs	r3, r2
 800accc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800acce:	4b83      	ldr	r3, [pc, #524]	@ (800aedc <HAL_RCC_ClockConfig+0x240>)
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	f003 030f 	and.w	r3, r3, #15
 800acd6:	683a      	ldr	r2, [r7, #0]
 800acd8:	429a      	cmp	r2, r3
 800acda:	d001      	beq.n	800ace0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800acdc:	2301      	movs	r3, #1
 800acde:	e184      	b.n	800afea <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	f003 0304 	and.w	r3, r3, #4
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d010      	beq.n	800ad0e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	691a      	ldr	r2, [r3, #16]
 800acf0:	4b7b      	ldr	r3, [pc, #492]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800acf2:	699b      	ldr	r3, [r3, #24]
 800acf4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800acf8:	429a      	cmp	r2, r3
 800acfa:	d908      	bls.n	800ad0e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800acfc:	4b78      	ldr	r3, [pc, #480]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800acfe:	699b      	ldr	r3, [r3, #24]
 800ad00:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	691b      	ldr	r3, [r3, #16]
 800ad08:	4975      	ldr	r1, [pc, #468]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800ad0a:	4313      	orrs	r3, r2
 800ad0c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	f003 0308 	and.w	r3, r3, #8
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d010      	beq.n	800ad3c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	695a      	ldr	r2, [r3, #20]
 800ad1e:	4b70      	ldr	r3, [pc, #448]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800ad20:	69db      	ldr	r3, [r3, #28]
 800ad22:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ad26:	429a      	cmp	r2, r3
 800ad28:	d908      	bls.n	800ad3c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ad2a:	4b6d      	ldr	r3, [pc, #436]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800ad2c:	69db      	ldr	r3, [r3, #28]
 800ad2e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	695b      	ldr	r3, [r3, #20]
 800ad36:	496a      	ldr	r1, [pc, #424]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800ad38:	4313      	orrs	r3, r2
 800ad3a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	f003 0310 	and.w	r3, r3, #16
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d010      	beq.n	800ad6a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	699a      	ldr	r2, [r3, #24]
 800ad4c:	4b64      	ldr	r3, [pc, #400]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800ad4e:	69db      	ldr	r3, [r3, #28]
 800ad50:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ad54:	429a      	cmp	r2, r3
 800ad56:	d908      	bls.n	800ad6a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800ad58:	4b61      	ldr	r3, [pc, #388]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800ad5a:	69db      	ldr	r3, [r3, #28]
 800ad5c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	699b      	ldr	r3, [r3, #24]
 800ad64:	495e      	ldr	r1, [pc, #376]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800ad66:	4313      	orrs	r3, r2
 800ad68:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	f003 0320 	and.w	r3, r3, #32
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d010      	beq.n	800ad98 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	69da      	ldr	r2, [r3, #28]
 800ad7a:	4b59      	ldr	r3, [pc, #356]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800ad7c:	6a1b      	ldr	r3, [r3, #32]
 800ad7e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ad82:	429a      	cmp	r2, r3
 800ad84:	d908      	bls.n	800ad98 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800ad86:	4b56      	ldr	r3, [pc, #344]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800ad88:	6a1b      	ldr	r3, [r3, #32]
 800ad8a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	69db      	ldr	r3, [r3, #28]
 800ad92:	4953      	ldr	r1, [pc, #332]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800ad94:	4313      	orrs	r3, r2
 800ad96:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	f003 0302 	and.w	r3, r3, #2
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d010      	beq.n	800adc6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	68da      	ldr	r2, [r3, #12]
 800ada8:	4b4d      	ldr	r3, [pc, #308]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800adaa:	699b      	ldr	r3, [r3, #24]
 800adac:	f003 030f 	and.w	r3, r3, #15
 800adb0:	429a      	cmp	r2, r3
 800adb2:	d908      	bls.n	800adc6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800adb4:	4b4a      	ldr	r3, [pc, #296]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800adb6:	699b      	ldr	r3, [r3, #24]
 800adb8:	f023 020f 	bic.w	r2, r3, #15
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	68db      	ldr	r3, [r3, #12]
 800adc0:	4947      	ldr	r1, [pc, #284]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800adc2:	4313      	orrs	r3, r2
 800adc4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	f003 0301 	and.w	r3, r3, #1
 800adce:	2b00      	cmp	r3, #0
 800add0:	d055      	beq.n	800ae7e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800add2:	4b43      	ldr	r3, [pc, #268]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800add4:	699b      	ldr	r3, [r3, #24]
 800add6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	689b      	ldr	r3, [r3, #8]
 800adde:	4940      	ldr	r1, [pc, #256]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800ade0:	4313      	orrs	r3, r2
 800ade2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	685b      	ldr	r3, [r3, #4]
 800ade8:	2b02      	cmp	r3, #2
 800adea:	d107      	bne.n	800adfc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800adec:	4b3c      	ldr	r3, [pc, #240]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d121      	bne.n	800ae3c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800adf8:	2301      	movs	r3, #1
 800adfa:	e0f6      	b.n	800afea <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	685b      	ldr	r3, [r3, #4]
 800ae00:	2b03      	cmp	r3, #3
 800ae02:	d107      	bne.n	800ae14 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ae04:	4b36      	ldr	r3, [pc, #216]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d115      	bne.n	800ae3c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ae10:	2301      	movs	r3, #1
 800ae12:	e0ea      	b.n	800afea <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	685b      	ldr	r3, [r3, #4]
 800ae18:	2b01      	cmp	r3, #1
 800ae1a:	d107      	bne.n	800ae2c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ae1c:	4b30      	ldr	r3, [pc, #192]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d109      	bne.n	800ae3c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ae28:	2301      	movs	r3, #1
 800ae2a:	e0de      	b.n	800afea <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ae2c:	4b2c      	ldr	r3, [pc, #176]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	f003 0304 	and.w	r3, r3, #4
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d101      	bne.n	800ae3c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ae38:	2301      	movs	r3, #1
 800ae3a:	e0d6      	b.n	800afea <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ae3c:	4b28      	ldr	r3, [pc, #160]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800ae3e:	691b      	ldr	r3, [r3, #16]
 800ae40:	f023 0207 	bic.w	r2, r3, #7
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	685b      	ldr	r3, [r3, #4]
 800ae48:	4925      	ldr	r1, [pc, #148]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800ae4a:	4313      	orrs	r3, r2
 800ae4c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ae4e:	f7fb f867 	bl	8005f20 <HAL_GetTick>
 800ae52:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ae54:	e00a      	b.n	800ae6c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ae56:	f7fb f863 	bl	8005f20 <HAL_GetTick>
 800ae5a:	4602      	mov	r2, r0
 800ae5c:	697b      	ldr	r3, [r7, #20]
 800ae5e:	1ad3      	subs	r3, r2, r3
 800ae60:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ae64:	4293      	cmp	r3, r2
 800ae66:	d901      	bls.n	800ae6c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800ae68:	2303      	movs	r3, #3
 800ae6a:	e0be      	b.n	800afea <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ae6c:	4b1c      	ldr	r3, [pc, #112]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800ae6e:	691b      	ldr	r3, [r3, #16]
 800ae70:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	685b      	ldr	r3, [r3, #4]
 800ae78:	00db      	lsls	r3, r3, #3
 800ae7a:	429a      	cmp	r2, r3
 800ae7c:	d1eb      	bne.n	800ae56 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	f003 0302 	and.w	r3, r3, #2
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d010      	beq.n	800aeac <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	68da      	ldr	r2, [r3, #12]
 800ae8e:	4b14      	ldr	r3, [pc, #80]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800ae90:	699b      	ldr	r3, [r3, #24]
 800ae92:	f003 030f 	and.w	r3, r3, #15
 800ae96:	429a      	cmp	r2, r3
 800ae98:	d208      	bcs.n	800aeac <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ae9a:	4b11      	ldr	r3, [pc, #68]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800ae9c:	699b      	ldr	r3, [r3, #24]
 800ae9e:	f023 020f 	bic.w	r2, r3, #15
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	68db      	ldr	r3, [r3, #12]
 800aea6:	490e      	ldr	r1, [pc, #56]	@ (800aee0 <HAL_RCC_ClockConfig+0x244>)
 800aea8:	4313      	orrs	r3, r2
 800aeaa:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800aeac:	4b0b      	ldr	r3, [pc, #44]	@ (800aedc <HAL_RCC_ClockConfig+0x240>)
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	f003 030f 	and.w	r3, r3, #15
 800aeb4:	683a      	ldr	r2, [r7, #0]
 800aeb6:	429a      	cmp	r2, r3
 800aeb8:	d214      	bcs.n	800aee4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aeba:	4b08      	ldr	r3, [pc, #32]	@ (800aedc <HAL_RCC_ClockConfig+0x240>)
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	f023 020f 	bic.w	r2, r3, #15
 800aec2:	4906      	ldr	r1, [pc, #24]	@ (800aedc <HAL_RCC_ClockConfig+0x240>)
 800aec4:	683b      	ldr	r3, [r7, #0]
 800aec6:	4313      	orrs	r3, r2
 800aec8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800aeca:	4b04      	ldr	r3, [pc, #16]	@ (800aedc <HAL_RCC_ClockConfig+0x240>)
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	f003 030f 	and.w	r3, r3, #15
 800aed2:	683a      	ldr	r2, [r7, #0]
 800aed4:	429a      	cmp	r2, r3
 800aed6:	d005      	beq.n	800aee4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800aed8:	2301      	movs	r3, #1
 800aeda:	e086      	b.n	800afea <HAL_RCC_ClockConfig+0x34e>
 800aedc:	52002000 	.word	0x52002000
 800aee0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	f003 0304 	and.w	r3, r3, #4
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d010      	beq.n	800af12 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	691a      	ldr	r2, [r3, #16]
 800aef4:	4b3f      	ldr	r3, [pc, #252]	@ (800aff4 <HAL_RCC_ClockConfig+0x358>)
 800aef6:	699b      	ldr	r3, [r3, #24]
 800aef8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800aefc:	429a      	cmp	r2, r3
 800aefe:	d208      	bcs.n	800af12 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800af00:	4b3c      	ldr	r3, [pc, #240]	@ (800aff4 <HAL_RCC_ClockConfig+0x358>)
 800af02:	699b      	ldr	r3, [r3, #24]
 800af04:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	691b      	ldr	r3, [r3, #16]
 800af0c:	4939      	ldr	r1, [pc, #228]	@ (800aff4 <HAL_RCC_ClockConfig+0x358>)
 800af0e:	4313      	orrs	r3, r2
 800af10:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	f003 0308 	and.w	r3, r3, #8
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d010      	beq.n	800af40 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	695a      	ldr	r2, [r3, #20]
 800af22:	4b34      	ldr	r3, [pc, #208]	@ (800aff4 <HAL_RCC_ClockConfig+0x358>)
 800af24:	69db      	ldr	r3, [r3, #28]
 800af26:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800af2a:	429a      	cmp	r2, r3
 800af2c:	d208      	bcs.n	800af40 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800af2e:	4b31      	ldr	r3, [pc, #196]	@ (800aff4 <HAL_RCC_ClockConfig+0x358>)
 800af30:	69db      	ldr	r3, [r3, #28]
 800af32:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	695b      	ldr	r3, [r3, #20]
 800af3a:	492e      	ldr	r1, [pc, #184]	@ (800aff4 <HAL_RCC_ClockConfig+0x358>)
 800af3c:	4313      	orrs	r3, r2
 800af3e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	f003 0310 	and.w	r3, r3, #16
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d010      	beq.n	800af6e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	699a      	ldr	r2, [r3, #24]
 800af50:	4b28      	ldr	r3, [pc, #160]	@ (800aff4 <HAL_RCC_ClockConfig+0x358>)
 800af52:	69db      	ldr	r3, [r3, #28]
 800af54:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800af58:	429a      	cmp	r2, r3
 800af5a:	d208      	bcs.n	800af6e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800af5c:	4b25      	ldr	r3, [pc, #148]	@ (800aff4 <HAL_RCC_ClockConfig+0x358>)
 800af5e:	69db      	ldr	r3, [r3, #28]
 800af60:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	699b      	ldr	r3, [r3, #24]
 800af68:	4922      	ldr	r1, [pc, #136]	@ (800aff4 <HAL_RCC_ClockConfig+0x358>)
 800af6a:	4313      	orrs	r3, r2
 800af6c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	f003 0320 	and.w	r3, r3, #32
 800af76:	2b00      	cmp	r3, #0
 800af78:	d010      	beq.n	800af9c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	69da      	ldr	r2, [r3, #28]
 800af7e:	4b1d      	ldr	r3, [pc, #116]	@ (800aff4 <HAL_RCC_ClockConfig+0x358>)
 800af80:	6a1b      	ldr	r3, [r3, #32]
 800af82:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800af86:	429a      	cmp	r2, r3
 800af88:	d208      	bcs.n	800af9c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800af8a:	4b1a      	ldr	r3, [pc, #104]	@ (800aff4 <HAL_RCC_ClockConfig+0x358>)
 800af8c:	6a1b      	ldr	r3, [r3, #32]
 800af8e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	69db      	ldr	r3, [r3, #28]
 800af96:	4917      	ldr	r1, [pc, #92]	@ (800aff4 <HAL_RCC_ClockConfig+0x358>)
 800af98:	4313      	orrs	r3, r2
 800af9a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800af9c:	f000 f834 	bl	800b008 <HAL_RCC_GetSysClockFreq>
 800afa0:	4602      	mov	r2, r0
 800afa2:	4b14      	ldr	r3, [pc, #80]	@ (800aff4 <HAL_RCC_ClockConfig+0x358>)
 800afa4:	699b      	ldr	r3, [r3, #24]
 800afa6:	0a1b      	lsrs	r3, r3, #8
 800afa8:	f003 030f 	and.w	r3, r3, #15
 800afac:	4912      	ldr	r1, [pc, #72]	@ (800aff8 <HAL_RCC_ClockConfig+0x35c>)
 800afae:	5ccb      	ldrb	r3, [r1, r3]
 800afb0:	f003 031f 	and.w	r3, r3, #31
 800afb4:	fa22 f303 	lsr.w	r3, r2, r3
 800afb8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800afba:	4b0e      	ldr	r3, [pc, #56]	@ (800aff4 <HAL_RCC_ClockConfig+0x358>)
 800afbc:	699b      	ldr	r3, [r3, #24]
 800afbe:	f003 030f 	and.w	r3, r3, #15
 800afc2:	4a0d      	ldr	r2, [pc, #52]	@ (800aff8 <HAL_RCC_ClockConfig+0x35c>)
 800afc4:	5cd3      	ldrb	r3, [r2, r3]
 800afc6:	f003 031f 	and.w	r3, r3, #31
 800afca:	693a      	ldr	r2, [r7, #16]
 800afcc:	fa22 f303 	lsr.w	r3, r2, r3
 800afd0:	4a0a      	ldr	r2, [pc, #40]	@ (800affc <HAL_RCC_ClockConfig+0x360>)
 800afd2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800afd4:	4a0a      	ldr	r2, [pc, #40]	@ (800b000 <HAL_RCC_ClockConfig+0x364>)
 800afd6:	693b      	ldr	r3, [r7, #16]
 800afd8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800afda:	4b0a      	ldr	r3, [pc, #40]	@ (800b004 <HAL_RCC_ClockConfig+0x368>)
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	4618      	mov	r0, r3
 800afe0:	f7fa ff54 	bl	8005e8c <HAL_InitTick>
 800afe4:	4603      	mov	r3, r0
 800afe6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800afe8:	7bfb      	ldrb	r3, [r7, #15]
}
 800afea:	4618      	mov	r0, r3
 800afec:	3718      	adds	r7, #24
 800afee:	46bd      	mov	sp, r7
 800aff0:	bd80      	pop	{r7, pc}
 800aff2:	bf00      	nop
 800aff4:	58024400 	.word	0x58024400
 800aff8:	08017140 	.word	0x08017140
 800affc:	2400002c 	.word	0x2400002c
 800b000:	24000028 	.word	0x24000028
 800b004:	24000030 	.word	0x24000030

0800b008 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b008:	b480      	push	{r7}
 800b00a:	b089      	sub	sp, #36	@ 0x24
 800b00c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b00e:	4bb3      	ldr	r3, [pc, #716]	@ (800b2dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b010:	691b      	ldr	r3, [r3, #16]
 800b012:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b016:	2b18      	cmp	r3, #24
 800b018:	f200 8155 	bhi.w	800b2c6 <HAL_RCC_GetSysClockFreq+0x2be>
 800b01c:	a201      	add	r2, pc, #4	@ (adr r2, 800b024 <HAL_RCC_GetSysClockFreq+0x1c>)
 800b01e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b022:	bf00      	nop
 800b024:	0800b089 	.word	0x0800b089
 800b028:	0800b2c7 	.word	0x0800b2c7
 800b02c:	0800b2c7 	.word	0x0800b2c7
 800b030:	0800b2c7 	.word	0x0800b2c7
 800b034:	0800b2c7 	.word	0x0800b2c7
 800b038:	0800b2c7 	.word	0x0800b2c7
 800b03c:	0800b2c7 	.word	0x0800b2c7
 800b040:	0800b2c7 	.word	0x0800b2c7
 800b044:	0800b0af 	.word	0x0800b0af
 800b048:	0800b2c7 	.word	0x0800b2c7
 800b04c:	0800b2c7 	.word	0x0800b2c7
 800b050:	0800b2c7 	.word	0x0800b2c7
 800b054:	0800b2c7 	.word	0x0800b2c7
 800b058:	0800b2c7 	.word	0x0800b2c7
 800b05c:	0800b2c7 	.word	0x0800b2c7
 800b060:	0800b2c7 	.word	0x0800b2c7
 800b064:	0800b0b5 	.word	0x0800b0b5
 800b068:	0800b2c7 	.word	0x0800b2c7
 800b06c:	0800b2c7 	.word	0x0800b2c7
 800b070:	0800b2c7 	.word	0x0800b2c7
 800b074:	0800b2c7 	.word	0x0800b2c7
 800b078:	0800b2c7 	.word	0x0800b2c7
 800b07c:	0800b2c7 	.word	0x0800b2c7
 800b080:	0800b2c7 	.word	0x0800b2c7
 800b084:	0800b0bb 	.word	0x0800b0bb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b088:	4b94      	ldr	r3, [pc, #592]	@ (800b2dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	f003 0320 	and.w	r3, r3, #32
 800b090:	2b00      	cmp	r3, #0
 800b092:	d009      	beq.n	800b0a8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b094:	4b91      	ldr	r3, [pc, #580]	@ (800b2dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	08db      	lsrs	r3, r3, #3
 800b09a:	f003 0303 	and.w	r3, r3, #3
 800b09e:	4a90      	ldr	r2, [pc, #576]	@ (800b2e0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b0a0:	fa22 f303 	lsr.w	r3, r2, r3
 800b0a4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800b0a6:	e111      	b.n	800b2cc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800b0a8:	4b8d      	ldr	r3, [pc, #564]	@ (800b2e0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b0aa:	61bb      	str	r3, [r7, #24]
      break;
 800b0ac:	e10e      	b.n	800b2cc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800b0ae:	4b8d      	ldr	r3, [pc, #564]	@ (800b2e4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b0b0:	61bb      	str	r3, [r7, #24]
      break;
 800b0b2:	e10b      	b.n	800b2cc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800b0b4:	4b8c      	ldr	r3, [pc, #560]	@ (800b2e8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800b0b6:	61bb      	str	r3, [r7, #24]
      break;
 800b0b8:	e108      	b.n	800b2cc <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b0ba:	4b88      	ldr	r3, [pc, #544]	@ (800b2dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b0bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0be:	f003 0303 	and.w	r3, r3, #3
 800b0c2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800b0c4:	4b85      	ldr	r3, [pc, #532]	@ (800b2dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b0c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0c8:	091b      	lsrs	r3, r3, #4
 800b0ca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b0ce:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800b0d0:	4b82      	ldr	r3, [pc, #520]	@ (800b2dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b0d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0d4:	f003 0301 	and.w	r3, r3, #1
 800b0d8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b0da:	4b80      	ldr	r3, [pc, #512]	@ (800b2dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b0dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0de:	08db      	lsrs	r3, r3, #3
 800b0e0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b0e4:	68fa      	ldr	r2, [r7, #12]
 800b0e6:	fb02 f303 	mul.w	r3, r2, r3
 800b0ea:	ee07 3a90 	vmov	s15, r3
 800b0ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0f2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800b0f6:	693b      	ldr	r3, [r7, #16]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	f000 80e1 	beq.w	800b2c0 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800b0fe:	697b      	ldr	r3, [r7, #20]
 800b100:	2b02      	cmp	r3, #2
 800b102:	f000 8083 	beq.w	800b20c <HAL_RCC_GetSysClockFreq+0x204>
 800b106:	697b      	ldr	r3, [r7, #20]
 800b108:	2b02      	cmp	r3, #2
 800b10a:	f200 80a1 	bhi.w	800b250 <HAL_RCC_GetSysClockFreq+0x248>
 800b10e:	697b      	ldr	r3, [r7, #20]
 800b110:	2b00      	cmp	r3, #0
 800b112:	d003      	beq.n	800b11c <HAL_RCC_GetSysClockFreq+0x114>
 800b114:	697b      	ldr	r3, [r7, #20]
 800b116:	2b01      	cmp	r3, #1
 800b118:	d056      	beq.n	800b1c8 <HAL_RCC_GetSysClockFreq+0x1c0>
 800b11a:	e099      	b.n	800b250 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b11c:	4b6f      	ldr	r3, [pc, #444]	@ (800b2dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	f003 0320 	and.w	r3, r3, #32
 800b124:	2b00      	cmp	r3, #0
 800b126:	d02d      	beq.n	800b184 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b128:	4b6c      	ldr	r3, [pc, #432]	@ (800b2dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	08db      	lsrs	r3, r3, #3
 800b12e:	f003 0303 	and.w	r3, r3, #3
 800b132:	4a6b      	ldr	r2, [pc, #428]	@ (800b2e0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b134:	fa22 f303 	lsr.w	r3, r2, r3
 800b138:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	ee07 3a90 	vmov	s15, r3
 800b140:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b144:	693b      	ldr	r3, [r7, #16]
 800b146:	ee07 3a90 	vmov	s15, r3
 800b14a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b14e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b152:	4b62      	ldr	r3, [pc, #392]	@ (800b2dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b156:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b15a:	ee07 3a90 	vmov	s15, r3
 800b15e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b162:	ed97 6a02 	vldr	s12, [r7, #8]
 800b166:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800b2ec <HAL_RCC_GetSysClockFreq+0x2e4>
 800b16a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b16e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b172:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b176:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b17a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b17e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800b182:	e087      	b.n	800b294 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b184:	693b      	ldr	r3, [r7, #16]
 800b186:	ee07 3a90 	vmov	s15, r3
 800b18a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b18e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800b2f0 <HAL_RCC_GetSysClockFreq+0x2e8>
 800b192:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b196:	4b51      	ldr	r3, [pc, #324]	@ (800b2dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b19a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b19e:	ee07 3a90 	vmov	s15, r3
 800b1a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b1a6:	ed97 6a02 	vldr	s12, [r7, #8]
 800b1aa:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800b2ec <HAL_RCC_GetSysClockFreq+0x2e4>
 800b1ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b1b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b1b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b1ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b1be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b1c2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b1c6:	e065      	b.n	800b294 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b1c8:	693b      	ldr	r3, [r7, #16]
 800b1ca:	ee07 3a90 	vmov	s15, r3
 800b1ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1d2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800b2f4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b1d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b1da:	4b40      	ldr	r3, [pc, #256]	@ (800b2dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b1dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b1e2:	ee07 3a90 	vmov	s15, r3
 800b1e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b1ea:	ed97 6a02 	vldr	s12, [r7, #8]
 800b1ee:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800b2ec <HAL_RCC_GetSysClockFreq+0x2e4>
 800b1f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b1f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b1fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b1fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b202:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b206:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b20a:	e043      	b.n	800b294 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b20c:	693b      	ldr	r3, [r7, #16]
 800b20e:	ee07 3a90 	vmov	s15, r3
 800b212:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b216:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800b2f8 <HAL_RCC_GetSysClockFreq+0x2f0>
 800b21a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b21e:	4b2f      	ldr	r3, [pc, #188]	@ (800b2dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b222:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b226:	ee07 3a90 	vmov	s15, r3
 800b22a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b22e:	ed97 6a02 	vldr	s12, [r7, #8]
 800b232:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800b2ec <HAL_RCC_GetSysClockFreq+0x2e4>
 800b236:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b23a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b23e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b242:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b246:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b24a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b24e:	e021      	b.n	800b294 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b250:	693b      	ldr	r3, [r7, #16]
 800b252:	ee07 3a90 	vmov	s15, r3
 800b256:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b25a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800b2f4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b25e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b262:	4b1e      	ldr	r3, [pc, #120]	@ (800b2dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b266:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b26a:	ee07 3a90 	vmov	s15, r3
 800b26e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b272:	ed97 6a02 	vldr	s12, [r7, #8]
 800b276:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800b2ec <HAL_RCC_GetSysClockFreq+0x2e4>
 800b27a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b27e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b282:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b286:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b28a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b28e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b292:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800b294:	4b11      	ldr	r3, [pc, #68]	@ (800b2dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b298:	0a5b      	lsrs	r3, r3, #9
 800b29a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b29e:	3301      	adds	r3, #1
 800b2a0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800b2a2:	683b      	ldr	r3, [r7, #0]
 800b2a4:	ee07 3a90 	vmov	s15, r3
 800b2a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b2ac:	edd7 6a07 	vldr	s13, [r7, #28]
 800b2b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b2b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b2b8:	ee17 3a90 	vmov	r3, s15
 800b2bc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800b2be:	e005      	b.n	800b2cc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	61bb      	str	r3, [r7, #24]
      break;
 800b2c4:	e002      	b.n	800b2cc <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800b2c6:	4b07      	ldr	r3, [pc, #28]	@ (800b2e4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b2c8:	61bb      	str	r3, [r7, #24]
      break;
 800b2ca:	bf00      	nop
  }

  return sysclockfreq;
 800b2cc:	69bb      	ldr	r3, [r7, #24]
}
 800b2ce:	4618      	mov	r0, r3
 800b2d0:	3724      	adds	r7, #36	@ 0x24
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d8:	4770      	bx	lr
 800b2da:	bf00      	nop
 800b2dc:	58024400 	.word	0x58024400
 800b2e0:	03d09000 	.word	0x03d09000
 800b2e4:	003d0900 	.word	0x003d0900
 800b2e8:	017d7840 	.word	0x017d7840
 800b2ec:	46000000 	.word	0x46000000
 800b2f0:	4c742400 	.word	0x4c742400
 800b2f4:	4a742400 	.word	0x4a742400
 800b2f8:	4bbebc20 	.word	0x4bbebc20

0800b2fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b2fc:	b580      	push	{r7, lr}
 800b2fe:	b082      	sub	sp, #8
 800b300:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b302:	f7ff fe81 	bl	800b008 <HAL_RCC_GetSysClockFreq>
 800b306:	4602      	mov	r2, r0
 800b308:	4b10      	ldr	r3, [pc, #64]	@ (800b34c <HAL_RCC_GetHCLKFreq+0x50>)
 800b30a:	699b      	ldr	r3, [r3, #24]
 800b30c:	0a1b      	lsrs	r3, r3, #8
 800b30e:	f003 030f 	and.w	r3, r3, #15
 800b312:	490f      	ldr	r1, [pc, #60]	@ (800b350 <HAL_RCC_GetHCLKFreq+0x54>)
 800b314:	5ccb      	ldrb	r3, [r1, r3]
 800b316:	f003 031f 	and.w	r3, r3, #31
 800b31a:	fa22 f303 	lsr.w	r3, r2, r3
 800b31e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b320:	4b0a      	ldr	r3, [pc, #40]	@ (800b34c <HAL_RCC_GetHCLKFreq+0x50>)
 800b322:	699b      	ldr	r3, [r3, #24]
 800b324:	f003 030f 	and.w	r3, r3, #15
 800b328:	4a09      	ldr	r2, [pc, #36]	@ (800b350 <HAL_RCC_GetHCLKFreq+0x54>)
 800b32a:	5cd3      	ldrb	r3, [r2, r3]
 800b32c:	f003 031f 	and.w	r3, r3, #31
 800b330:	687a      	ldr	r2, [r7, #4]
 800b332:	fa22 f303 	lsr.w	r3, r2, r3
 800b336:	4a07      	ldr	r2, [pc, #28]	@ (800b354 <HAL_RCC_GetHCLKFreq+0x58>)
 800b338:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b33a:	4a07      	ldr	r2, [pc, #28]	@ (800b358 <HAL_RCC_GetHCLKFreq+0x5c>)
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800b340:	4b04      	ldr	r3, [pc, #16]	@ (800b354 <HAL_RCC_GetHCLKFreq+0x58>)
 800b342:	681b      	ldr	r3, [r3, #0]
}
 800b344:	4618      	mov	r0, r3
 800b346:	3708      	adds	r7, #8
 800b348:	46bd      	mov	sp, r7
 800b34a:	bd80      	pop	{r7, pc}
 800b34c:	58024400 	.word	0x58024400
 800b350:	08017140 	.word	0x08017140
 800b354:	2400002c 	.word	0x2400002c
 800b358:	24000028 	.word	0x24000028

0800b35c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b35c:	b580      	push	{r7, lr}
 800b35e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800b360:	f7ff ffcc 	bl	800b2fc <HAL_RCC_GetHCLKFreq>
 800b364:	4602      	mov	r2, r0
 800b366:	4b06      	ldr	r3, [pc, #24]	@ (800b380 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b368:	69db      	ldr	r3, [r3, #28]
 800b36a:	091b      	lsrs	r3, r3, #4
 800b36c:	f003 0307 	and.w	r3, r3, #7
 800b370:	4904      	ldr	r1, [pc, #16]	@ (800b384 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b372:	5ccb      	ldrb	r3, [r1, r3]
 800b374:	f003 031f 	and.w	r3, r3, #31
 800b378:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800b37c:	4618      	mov	r0, r3
 800b37e:	bd80      	pop	{r7, pc}
 800b380:	58024400 	.word	0x58024400
 800b384:	08017140 	.word	0x08017140

0800b388 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b388:	b580      	push	{r7, lr}
 800b38a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800b38c:	f7ff ffb6 	bl	800b2fc <HAL_RCC_GetHCLKFreq>
 800b390:	4602      	mov	r2, r0
 800b392:	4b06      	ldr	r3, [pc, #24]	@ (800b3ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800b394:	69db      	ldr	r3, [r3, #28]
 800b396:	0a1b      	lsrs	r3, r3, #8
 800b398:	f003 0307 	and.w	r3, r3, #7
 800b39c:	4904      	ldr	r1, [pc, #16]	@ (800b3b0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b39e:	5ccb      	ldrb	r3, [r1, r3]
 800b3a0:	f003 031f 	and.w	r3, r3, #31
 800b3a4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800b3a8:	4618      	mov	r0, r3
 800b3aa:	bd80      	pop	{r7, pc}
 800b3ac:	58024400 	.word	0x58024400
 800b3b0:	08017140 	.word	0x08017140

0800b3b4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b3b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b3b8:	b0ca      	sub	sp, #296	@ 0x128
 800b3ba:	af00      	add	r7, sp, #0
 800b3bc:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b3c0:	2300      	movs	r3, #0
 800b3c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b3cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b3d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3d4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800b3d8:	2500      	movs	r5, #0
 800b3da:	ea54 0305 	orrs.w	r3, r4, r5
 800b3de:	d049      	beq.n	800b474 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800b3e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b3e4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b3e6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b3ea:	d02f      	beq.n	800b44c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800b3ec:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b3f0:	d828      	bhi.n	800b444 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b3f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b3f6:	d01a      	beq.n	800b42e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800b3f8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b3fc:	d822      	bhi.n	800b444 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d003      	beq.n	800b40a <HAL_RCCEx_PeriphCLKConfig+0x56>
 800b402:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b406:	d007      	beq.n	800b418 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b408:	e01c      	b.n	800b444 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b40a:	4bb8      	ldr	r3, [pc, #736]	@ (800b6ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b40c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b40e:	4ab7      	ldr	r2, [pc, #732]	@ (800b6ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b410:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b414:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b416:	e01a      	b.n	800b44e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b418:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b41c:	3308      	adds	r3, #8
 800b41e:	2102      	movs	r1, #2
 800b420:	4618      	mov	r0, r3
 800b422:	f002 fb61 	bl	800dae8 <RCCEx_PLL2_Config>
 800b426:	4603      	mov	r3, r0
 800b428:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b42c:	e00f      	b.n	800b44e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b42e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b432:	3328      	adds	r3, #40	@ 0x28
 800b434:	2102      	movs	r1, #2
 800b436:	4618      	mov	r0, r3
 800b438:	f002 fc08 	bl	800dc4c <RCCEx_PLL3_Config>
 800b43c:	4603      	mov	r3, r0
 800b43e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b442:	e004      	b.n	800b44e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b444:	2301      	movs	r3, #1
 800b446:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b44a:	e000      	b.n	800b44e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800b44c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b44e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b452:	2b00      	cmp	r3, #0
 800b454:	d10a      	bne.n	800b46c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800b456:	4ba5      	ldr	r3, [pc, #660]	@ (800b6ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b458:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b45a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800b45e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b462:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b464:	4aa1      	ldr	r2, [pc, #644]	@ (800b6ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b466:	430b      	orrs	r3, r1
 800b468:	6513      	str	r3, [r2, #80]	@ 0x50
 800b46a:	e003      	b.n	800b474 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b46c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b470:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b474:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b47c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800b480:	f04f 0900 	mov.w	r9, #0
 800b484:	ea58 0309 	orrs.w	r3, r8, r9
 800b488:	d047      	beq.n	800b51a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800b48a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b48e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b490:	2b04      	cmp	r3, #4
 800b492:	d82a      	bhi.n	800b4ea <HAL_RCCEx_PeriphCLKConfig+0x136>
 800b494:	a201      	add	r2, pc, #4	@ (adr r2, 800b49c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800b496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b49a:	bf00      	nop
 800b49c:	0800b4b1 	.word	0x0800b4b1
 800b4a0:	0800b4bf 	.word	0x0800b4bf
 800b4a4:	0800b4d5 	.word	0x0800b4d5
 800b4a8:	0800b4f3 	.word	0x0800b4f3
 800b4ac:	0800b4f3 	.word	0x0800b4f3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b4b0:	4b8e      	ldr	r3, [pc, #568]	@ (800b6ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b4b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4b4:	4a8d      	ldr	r2, [pc, #564]	@ (800b6ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b4b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b4ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b4bc:	e01a      	b.n	800b4f4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b4be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b4c2:	3308      	adds	r3, #8
 800b4c4:	2100      	movs	r1, #0
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	f002 fb0e 	bl	800dae8 <RCCEx_PLL2_Config>
 800b4cc:	4603      	mov	r3, r0
 800b4ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b4d2:	e00f      	b.n	800b4f4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b4d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b4d8:	3328      	adds	r3, #40	@ 0x28
 800b4da:	2100      	movs	r1, #0
 800b4dc:	4618      	mov	r0, r3
 800b4de:	f002 fbb5 	bl	800dc4c <RCCEx_PLL3_Config>
 800b4e2:	4603      	mov	r3, r0
 800b4e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b4e8:	e004      	b.n	800b4f4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b4ea:	2301      	movs	r3, #1
 800b4ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b4f0:	e000      	b.n	800b4f4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800b4f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b4f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d10a      	bne.n	800b512 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b4fc:	4b7b      	ldr	r3, [pc, #492]	@ (800b6ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b4fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b500:	f023 0107 	bic.w	r1, r3, #7
 800b504:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b508:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b50a:	4a78      	ldr	r2, [pc, #480]	@ (800b6ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b50c:	430b      	orrs	r3, r1
 800b50e:	6513      	str	r3, [r2, #80]	@ 0x50
 800b510:	e003      	b.n	800b51a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b512:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b516:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800b51a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b51e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b522:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800b526:	f04f 0b00 	mov.w	fp, #0
 800b52a:	ea5a 030b 	orrs.w	r3, sl, fp
 800b52e:	d04c      	beq.n	800b5ca <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800b530:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b534:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b536:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b53a:	d030      	beq.n	800b59e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800b53c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b540:	d829      	bhi.n	800b596 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b542:	2bc0      	cmp	r3, #192	@ 0xc0
 800b544:	d02d      	beq.n	800b5a2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800b546:	2bc0      	cmp	r3, #192	@ 0xc0
 800b548:	d825      	bhi.n	800b596 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b54a:	2b80      	cmp	r3, #128	@ 0x80
 800b54c:	d018      	beq.n	800b580 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800b54e:	2b80      	cmp	r3, #128	@ 0x80
 800b550:	d821      	bhi.n	800b596 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b552:	2b00      	cmp	r3, #0
 800b554:	d002      	beq.n	800b55c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800b556:	2b40      	cmp	r3, #64	@ 0x40
 800b558:	d007      	beq.n	800b56a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800b55a:	e01c      	b.n	800b596 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b55c:	4b63      	ldr	r3, [pc, #396]	@ (800b6ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b55e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b560:	4a62      	ldr	r2, [pc, #392]	@ (800b6ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b562:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b566:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b568:	e01c      	b.n	800b5a4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b56a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b56e:	3308      	adds	r3, #8
 800b570:	2100      	movs	r1, #0
 800b572:	4618      	mov	r0, r3
 800b574:	f002 fab8 	bl	800dae8 <RCCEx_PLL2_Config>
 800b578:	4603      	mov	r3, r0
 800b57a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b57e:	e011      	b.n	800b5a4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b580:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b584:	3328      	adds	r3, #40	@ 0x28
 800b586:	2100      	movs	r1, #0
 800b588:	4618      	mov	r0, r3
 800b58a:	f002 fb5f 	bl	800dc4c <RCCEx_PLL3_Config>
 800b58e:	4603      	mov	r3, r0
 800b590:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b594:	e006      	b.n	800b5a4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b596:	2301      	movs	r3, #1
 800b598:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b59c:	e002      	b.n	800b5a4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800b59e:	bf00      	nop
 800b5a0:	e000      	b.n	800b5a4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800b5a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b5a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d10a      	bne.n	800b5c2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800b5ac:	4b4f      	ldr	r3, [pc, #316]	@ (800b6ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b5ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b5b0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800b5b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b5b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b5ba:	4a4c      	ldr	r2, [pc, #304]	@ (800b6ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b5bc:	430b      	orrs	r3, r1
 800b5be:	6513      	str	r3, [r2, #80]	@ 0x50
 800b5c0:	e003      	b.n	800b5ca <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b5c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b5c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b5ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b5ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5d2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800b5d6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800b5da:	2300      	movs	r3, #0
 800b5dc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800b5e0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800b5e4:	460b      	mov	r3, r1
 800b5e6:	4313      	orrs	r3, r2
 800b5e8:	d053      	beq.n	800b692 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800b5ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b5ee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b5f2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b5f6:	d035      	beq.n	800b664 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800b5f8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b5fc:	d82e      	bhi.n	800b65c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b5fe:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b602:	d031      	beq.n	800b668 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800b604:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b608:	d828      	bhi.n	800b65c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b60a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b60e:	d01a      	beq.n	800b646 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800b610:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b614:	d822      	bhi.n	800b65c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b616:	2b00      	cmp	r3, #0
 800b618:	d003      	beq.n	800b622 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800b61a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b61e:	d007      	beq.n	800b630 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800b620:	e01c      	b.n	800b65c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b622:	4b32      	ldr	r3, [pc, #200]	@ (800b6ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b626:	4a31      	ldr	r2, [pc, #196]	@ (800b6ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b628:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b62c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b62e:	e01c      	b.n	800b66a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b630:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b634:	3308      	adds	r3, #8
 800b636:	2100      	movs	r1, #0
 800b638:	4618      	mov	r0, r3
 800b63a:	f002 fa55 	bl	800dae8 <RCCEx_PLL2_Config>
 800b63e:	4603      	mov	r3, r0
 800b640:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b644:	e011      	b.n	800b66a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b646:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b64a:	3328      	adds	r3, #40	@ 0x28
 800b64c:	2100      	movs	r1, #0
 800b64e:	4618      	mov	r0, r3
 800b650:	f002 fafc 	bl	800dc4c <RCCEx_PLL3_Config>
 800b654:	4603      	mov	r3, r0
 800b656:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b65a:	e006      	b.n	800b66a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b65c:	2301      	movs	r3, #1
 800b65e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b662:	e002      	b.n	800b66a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800b664:	bf00      	nop
 800b666:	e000      	b.n	800b66a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800b668:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b66a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d10b      	bne.n	800b68a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800b672:	4b1e      	ldr	r3, [pc, #120]	@ (800b6ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b674:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b676:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800b67a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b67e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b682:	4a1a      	ldr	r2, [pc, #104]	@ (800b6ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b684:	430b      	orrs	r3, r1
 800b686:	6593      	str	r3, [r2, #88]	@ 0x58
 800b688:	e003      	b.n	800b692 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b68a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b68e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800b692:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b69a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800b69e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800b6a2:	2300      	movs	r3, #0
 800b6a4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800b6a8:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800b6ac:	460b      	mov	r3, r1
 800b6ae:	4313      	orrs	r3, r2
 800b6b0:	d056      	beq.n	800b760 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800b6b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6b6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b6ba:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b6be:	d038      	beq.n	800b732 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800b6c0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b6c4:	d831      	bhi.n	800b72a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b6c6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b6ca:	d034      	beq.n	800b736 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800b6cc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b6d0:	d82b      	bhi.n	800b72a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b6d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b6d6:	d01d      	beq.n	800b714 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800b6d8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b6dc:	d825      	bhi.n	800b72a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d006      	beq.n	800b6f0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800b6e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b6e6:	d00a      	beq.n	800b6fe <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800b6e8:	e01f      	b.n	800b72a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b6ea:	bf00      	nop
 800b6ec:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b6f0:	4ba2      	ldr	r3, [pc, #648]	@ (800b97c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b6f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6f4:	4aa1      	ldr	r2, [pc, #644]	@ (800b97c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b6f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b6fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b6fc:	e01c      	b.n	800b738 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b6fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b702:	3308      	adds	r3, #8
 800b704:	2100      	movs	r1, #0
 800b706:	4618      	mov	r0, r3
 800b708:	f002 f9ee 	bl	800dae8 <RCCEx_PLL2_Config>
 800b70c:	4603      	mov	r3, r0
 800b70e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b712:	e011      	b.n	800b738 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b714:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b718:	3328      	adds	r3, #40	@ 0x28
 800b71a:	2100      	movs	r1, #0
 800b71c:	4618      	mov	r0, r3
 800b71e:	f002 fa95 	bl	800dc4c <RCCEx_PLL3_Config>
 800b722:	4603      	mov	r3, r0
 800b724:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b728:	e006      	b.n	800b738 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b72a:	2301      	movs	r3, #1
 800b72c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b730:	e002      	b.n	800b738 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800b732:	bf00      	nop
 800b734:	e000      	b.n	800b738 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800b736:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b738:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d10b      	bne.n	800b758 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800b740:	4b8e      	ldr	r3, [pc, #568]	@ (800b97c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b742:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b744:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800b748:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b74c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b750:	4a8a      	ldr	r2, [pc, #552]	@ (800b97c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b752:	430b      	orrs	r3, r1
 800b754:	6593      	str	r3, [r2, #88]	@ 0x58
 800b756:	e003      	b.n	800b760 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b758:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b75c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b760:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b764:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b768:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800b76c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800b770:	2300      	movs	r3, #0
 800b772:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800b776:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800b77a:	460b      	mov	r3, r1
 800b77c:	4313      	orrs	r3, r2
 800b77e:	d03a      	beq.n	800b7f6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800b780:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b784:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b786:	2b30      	cmp	r3, #48	@ 0x30
 800b788:	d01f      	beq.n	800b7ca <HAL_RCCEx_PeriphCLKConfig+0x416>
 800b78a:	2b30      	cmp	r3, #48	@ 0x30
 800b78c:	d819      	bhi.n	800b7c2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800b78e:	2b20      	cmp	r3, #32
 800b790:	d00c      	beq.n	800b7ac <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800b792:	2b20      	cmp	r3, #32
 800b794:	d815      	bhi.n	800b7c2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800b796:	2b00      	cmp	r3, #0
 800b798:	d019      	beq.n	800b7ce <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800b79a:	2b10      	cmp	r3, #16
 800b79c:	d111      	bne.n	800b7c2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b79e:	4b77      	ldr	r3, [pc, #476]	@ (800b97c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b7a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7a2:	4a76      	ldr	r2, [pc, #472]	@ (800b97c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b7a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b7a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800b7aa:	e011      	b.n	800b7d0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b7ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7b0:	3308      	adds	r3, #8
 800b7b2:	2102      	movs	r1, #2
 800b7b4:	4618      	mov	r0, r3
 800b7b6:	f002 f997 	bl	800dae8 <RCCEx_PLL2_Config>
 800b7ba:	4603      	mov	r3, r0
 800b7bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800b7c0:	e006      	b.n	800b7d0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800b7c2:	2301      	movs	r3, #1
 800b7c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b7c8:	e002      	b.n	800b7d0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800b7ca:	bf00      	nop
 800b7cc:	e000      	b.n	800b7d0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800b7ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b7d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d10a      	bne.n	800b7ee <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b7d8:	4b68      	ldr	r3, [pc, #416]	@ (800b97c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b7da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b7dc:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800b7e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b7e6:	4a65      	ldr	r2, [pc, #404]	@ (800b97c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b7e8:	430b      	orrs	r3, r1
 800b7ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b7ec:	e003      	b.n	800b7f6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b7f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800b7f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7fe:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800b802:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800b806:	2300      	movs	r3, #0
 800b808:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800b80c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800b810:	460b      	mov	r3, r1
 800b812:	4313      	orrs	r3, r2
 800b814:	d051      	beq.n	800b8ba <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800b816:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b81a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b81c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b820:	d035      	beq.n	800b88e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800b822:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b826:	d82e      	bhi.n	800b886 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b828:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b82c:	d031      	beq.n	800b892 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800b82e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b832:	d828      	bhi.n	800b886 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b834:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b838:	d01a      	beq.n	800b870 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800b83a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b83e:	d822      	bhi.n	800b886 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b840:	2b00      	cmp	r3, #0
 800b842:	d003      	beq.n	800b84c <HAL_RCCEx_PeriphCLKConfig+0x498>
 800b844:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b848:	d007      	beq.n	800b85a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800b84a:	e01c      	b.n	800b886 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b84c:	4b4b      	ldr	r3, [pc, #300]	@ (800b97c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b84e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b850:	4a4a      	ldr	r2, [pc, #296]	@ (800b97c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b852:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b856:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b858:	e01c      	b.n	800b894 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b85a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b85e:	3308      	adds	r3, #8
 800b860:	2100      	movs	r1, #0
 800b862:	4618      	mov	r0, r3
 800b864:	f002 f940 	bl	800dae8 <RCCEx_PLL2_Config>
 800b868:	4603      	mov	r3, r0
 800b86a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b86e:	e011      	b.n	800b894 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b870:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b874:	3328      	adds	r3, #40	@ 0x28
 800b876:	2100      	movs	r1, #0
 800b878:	4618      	mov	r0, r3
 800b87a:	f002 f9e7 	bl	800dc4c <RCCEx_PLL3_Config>
 800b87e:	4603      	mov	r3, r0
 800b880:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b884:	e006      	b.n	800b894 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b886:	2301      	movs	r3, #1
 800b888:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b88c:	e002      	b.n	800b894 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800b88e:	bf00      	nop
 800b890:	e000      	b.n	800b894 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800b892:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b894:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d10a      	bne.n	800b8b2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800b89c:	4b37      	ldr	r3, [pc, #220]	@ (800b97c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b89e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b8a0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800b8a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b8aa:	4a34      	ldr	r2, [pc, #208]	@ (800b97c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b8ac:	430b      	orrs	r3, r1
 800b8ae:	6513      	str	r3, [r2, #80]	@ 0x50
 800b8b0:	e003      	b.n	800b8ba <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b8b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b8b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800b8ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8c2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800b8c6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800b8ca:	2300      	movs	r3, #0
 800b8cc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800b8d0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800b8d4:	460b      	mov	r3, r1
 800b8d6:	4313      	orrs	r3, r2
 800b8d8:	d056      	beq.n	800b988 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800b8da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b8e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b8e4:	d033      	beq.n	800b94e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800b8e6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b8ea:	d82c      	bhi.n	800b946 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b8ec:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b8f0:	d02f      	beq.n	800b952 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800b8f2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b8f6:	d826      	bhi.n	800b946 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b8f8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b8fc:	d02b      	beq.n	800b956 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800b8fe:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b902:	d820      	bhi.n	800b946 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b904:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b908:	d012      	beq.n	800b930 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800b90a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b90e:	d81a      	bhi.n	800b946 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b910:	2b00      	cmp	r3, #0
 800b912:	d022      	beq.n	800b95a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800b914:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b918:	d115      	bne.n	800b946 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b91a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b91e:	3308      	adds	r3, #8
 800b920:	2101      	movs	r1, #1
 800b922:	4618      	mov	r0, r3
 800b924:	f002 f8e0 	bl	800dae8 <RCCEx_PLL2_Config>
 800b928:	4603      	mov	r3, r0
 800b92a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800b92e:	e015      	b.n	800b95c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b930:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b934:	3328      	adds	r3, #40	@ 0x28
 800b936:	2101      	movs	r1, #1
 800b938:	4618      	mov	r0, r3
 800b93a:	f002 f987 	bl	800dc4c <RCCEx_PLL3_Config>
 800b93e:	4603      	mov	r3, r0
 800b940:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800b944:	e00a      	b.n	800b95c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b946:	2301      	movs	r3, #1
 800b948:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b94c:	e006      	b.n	800b95c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b94e:	bf00      	nop
 800b950:	e004      	b.n	800b95c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b952:	bf00      	nop
 800b954:	e002      	b.n	800b95c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b956:	bf00      	nop
 800b958:	e000      	b.n	800b95c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b95a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b95c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b960:	2b00      	cmp	r3, #0
 800b962:	d10d      	bne.n	800b980 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800b964:	4b05      	ldr	r3, [pc, #20]	@ (800b97c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b966:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b968:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800b96c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b970:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b972:	4a02      	ldr	r2, [pc, #8]	@ (800b97c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b974:	430b      	orrs	r3, r1
 800b976:	6513      	str	r3, [r2, #80]	@ 0x50
 800b978:	e006      	b.n	800b988 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800b97a:	bf00      	nop
 800b97c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b980:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b984:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800b988:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b98c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b990:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800b994:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800b998:	2300      	movs	r3, #0
 800b99a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b99e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800b9a2:	460b      	mov	r3, r1
 800b9a4:	4313      	orrs	r3, r2
 800b9a6:	d055      	beq.n	800ba54 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800b9a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b9ac:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b9b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b9b4:	d033      	beq.n	800ba1e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800b9b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b9ba:	d82c      	bhi.n	800ba16 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b9bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b9c0:	d02f      	beq.n	800ba22 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800b9c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b9c6:	d826      	bhi.n	800ba16 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b9c8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b9cc:	d02b      	beq.n	800ba26 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800b9ce:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b9d2:	d820      	bhi.n	800ba16 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b9d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b9d8:	d012      	beq.n	800ba00 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800b9da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b9de:	d81a      	bhi.n	800ba16 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d022      	beq.n	800ba2a <HAL_RCCEx_PeriphCLKConfig+0x676>
 800b9e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b9e8:	d115      	bne.n	800ba16 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b9ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b9ee:	3308      	adds	r3, #8
 800b9f0:	2101      	movs	r1, #1
 800b9f2:	4618      	mov	r0, r3
 800b9f4:	f002 f878 	bl	800dae8 <RCCEx_PLL2_Config>
 800b9f8:	4603      	mov	r3, r0
 800b9fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b9fe:	e015      	b.n	800ba2c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ba00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba04:	3328      	adds	r3, #40	@ 0x28
 800ba06:	2101      	movs	r1, #1
 800ba08:	4618      	mov	r0, r3
 800ba0a:	f002 f91f 	bl	800dc4c <RCCEx_PLL3_Config>
 800ba0e:	4603      	mov	r3, r0
 800ba10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800ba14:	e00a      	b.n	800ba2c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800ba16:	2301      	movs	r3, #1
 800ba18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ba1c:	e006      	b.n	800ba2c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800ba1e:	bf00      	nop
 800ba20:	e004      	b.n	800ba2c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800ba22:	bf00      	nop
 800ba24:	e002      	b.n	800ba2c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800ba26:	bf00      	nop
 800ba28:	e000      	b.n	800ba2c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800ba2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ba2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d10b      	bne.n	800ba4c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800ba34:	4ba3      	ldr	r3, [pc, #652]	@ (800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ba36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ba38:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800ba3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba40:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ba44:	4a9f      	ldr	r2, [pc, #636]	@ (800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ba46:	430b      	orrs	r3, r1
 800ba48:	6593      	str	r3, [r2, #88]	@ 0x58
 800ba4a:	e003      	b.n	800ba54 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ba50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800ba54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba5c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800ba60:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800ba64:	2300      	movs	r3, #0
 800ba66:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800ba6a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800ba6e:	460b      	mov	r3, r1
 800ba70:	4313      	orrs	r3, r2
 800ba72:	d037      	beq.n	800bae4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800ba74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ba7a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ba7e:	d00e      	beq.n	800ba9e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800ba80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ba84:	d816      	bhi.n	800bab4 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d018      	beq.n	800babc <HAL_RCCEx_PeriphCLKConfig+0x708>
 800ba8a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ba8e:	d111      	bne.n	800bab4 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ba90:	4b8c      	ldr	r3, [pc, #560]	@ (800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ba92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba94:	4a8b      	ldr	r2, [pc, #556]	@ (800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ba96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ba9a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800ba9c:	e00f      	b.n	800babe <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ba9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800baa2:	3308      	adds	r3, #8
 800baa4:	2101      	movs	r1, #1
 800baa6:	4618      	mov	r0, r3
 800baa8:	f002 f81e 	bl	800dae8 <RCCEx_PLL2_Config>
 800baac:	4603      	mov	r3, r0
 800baae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800bab2:	e004      	b.n	800babe <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bab4:	2301      	movs	r3, #1
 800bab6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800baba:	e000      	b.n	800babe <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800babc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800babe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d10a      	bne.n	800badc <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800bac6:	4b7f      	ldr	r3, [pc, #508]	@ (800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bac8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800baca:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800bace:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bad2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bad4:	4a7b      	ldr	r2, [pc, #492]	@ (800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bad6:	430b      	orrs	r3, r1
 800bad8:	6513      	str	r3, [r2, #80]	@ 0x50
 800bada:	e003      	b.n	800bae4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800badc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bae0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800bae4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baec:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800baf0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800baf4:	2300      	movs	r3, #0
 800baf6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800bafa:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800bafe:	460b      	mov	r3, r1
 800bb00:	4313      	orrs	r3, r2
 800bb02:	d039      	beq.n	800bb78 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800bb04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bb0a:	2b03      	cmp	r3, #3
 800bb0c:	d81c      	bhi.n	800bb48 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800bb0e:	a201      	add	r2, pc, #4	@ (adr r2, 800bb14 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800bb10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb14:	0800bb51 	.word	0x0800bb51
 800bb18:	0800bb25 	.word	0x0800bb25
 800bb1c:	0800bb33 	.word	0x0800bb33
 800bb20:	0800bb51 	.word	0x0800bb51
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bb24:	4b67      	ldr	r3, [pc, #412]	@ (800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bb26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb28:	4a66      	ldr	r2, [pc, #408]	@ (800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bb2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bb2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800bb30:	e00f      	b.n	800bb52 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bb32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb36:	3308      	adds	r3, #8
 800bb38:	2102      	movs	r1, #2
 800bb3a:	4618      	mov	r0, r3
 800bb3c:	f001 ffd4 	bl	800dae8 <RCCEx_PLL2_Config>
 800bb40:	4603      	mov	r3, r0
 800bb42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800bb46:	e004      	b.n	800bb52 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800bb48:	2301      	movs	r3, #1
 800bb4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bb4e:	e000      	b.n	800bb52 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800bb50:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bb52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d10a      	bne.n	800bb70 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800bb5a:	4b5a      	ldr	r3, [pc, #360]	@ (800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bb5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bb5e:	f023 0103 	bic.w	r1, r3, #3
 800bb62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bb68:	4a56      	ldr	r2, [pc, #344]	@ (800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bb6a:	430b      	orrs	r3, r1
 800bb6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800bb6e:	e003      	b.n	800bb78 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bb74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800bb78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb80:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800bb84:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800bb88:	2300      	movs	r3, #0
 800bb8a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800bb8e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800bb92:	460b      	mov	r3, r1
 800bb94:	4313      	orrs	r3, r2
 800bb96:	f000 809f 	beq.w	800bcd8 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bb9a:	4b4b      	ldr	r3, [pc, #300]	@ (800bcc8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	4a4a      	ldr	r2, [pc, #296]	@ (800bcc8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800bba0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bba4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800bba6:	f7fa f9bb 	bl	8005f20 <HAL_GetTick>
 800bbaa:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bbae:	e00b      	b.n	800bbc8 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bbb0:	f7fa f9b6 	bl	8005f20 <HAL_GetTick>
 800bbb4:	4602      	mov	r2, r0
 800bbb6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800bbba:	1ad3      	subs	r3, r2, r3
 800bbbc:	2b64      	cmp	r3, #100	@ 0x64
 800bbbe:	d903      	bls.n	800bbc8 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800bbc0:	2303      	movs	r3, #3
 800bbc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bbc6:	e005      	b.n	800bbd4 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bbc8:	4b3f      	ldr	r3, [pc, #252]	@ (800bcc8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d0ed      	beq.n	800bbb0 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800bbd4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d179      	bne.n	800bcd0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800bbdc:	4b39      	ldr	r3, [pc, #228]	@ (800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bbde:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800bbe0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bbe4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bbe8:	4053      	eors	r3, r2
 800bbea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d015      	beq.n	800bc1e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800bbf2:	4b34      	ldr	r3, [pc, #208]	@ (800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bbf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bbf6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bbfa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800bbfe:	4b31      	ldr	r3, [pc, #196]	@ (800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bc00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc02:	4a30      	ldr	r2, [pc, #192]	@ (800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bc04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bc08:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800bc0a:	4b2e      	ldr	r3, [pc, #184]	@ (800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bc0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc0e:	4a2d      	ldr	r2, [pc, #180]	@ (800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bc10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bc14:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800bc16:	4a2b      	ldr	r2, [pc, #172]	@ (800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bc18:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800bc1c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800bc1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc22:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bc26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bc2a:	d118      	bne.n	800bc5e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bc2c:	f7fa f978 	bl	8005f20 <HAL_GetTick>
 800bc30:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bc34:	e00d      	b.n	800bc52 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bc36:	f7fa f973 	bl	8005f20 <HAL_GetTick>
 800bc3a:	4602      	mov	r2, r0
 800bc3c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800bc40:	1ad2      	subs	r2, r2, r3
 800bc42:	f241 3388 	movw	r3, #5000	@ 0x1388
 800bc46:	429a      	cmp	r2, r3
 800bc48:	d903      	bls.n	800bc52 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800bc4a:	2303      	movs	r3, #3
 800bc4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800bc50:	e005      	b.n	800bc5e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bc52:	4b1c      	ldr	r3, [pc, #112]	@ (800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bc54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc56:	f003 0302 	and.w	r3, r3, #2
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d0eb      	beq.n	800bc36 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800bc5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d129      	bne.n	800bcba <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bc66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc6a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bc6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bc72:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bc76:	d10e      	bne.n	800bc96 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800bc78:	4b12      	ldr	r3, [pc, #72]	@ (800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bc7a:	691b      	ldr	r3, [r3, #16]
 800bc7c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800bc80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc84:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bc88:	091a      	lsrs	r2, r3, #4
 800bc8a:	4b10      	ldr	r3, [pc, #64]	@ (800bccc <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800bc8c:	4013      	ands	r3, r2
 800bc8e:	4a0d      	ldr	r2, [pc, #52]	@ (800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bc90:	430b      	orrs	r3, r1
 800bc92:	6113      	str	r3, [r2, #16]
 800bc94:	e005      	b.n	800bca2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800bc96:	4b0b      	ldr	r3, [pc, #44]	@ (800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bc98:	691b      	ldr	r3, [r3, #16]
 800bc9a:	4a0a      	ldr	r2, [pc, #40]	@ (800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bc9c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800bca0:	6113      	str	r3, [r2, #16]
 800bca2:	4b08      	ldr	r3, [pc, #32]	@ (800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bca4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800bca6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bcaa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bcae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bcb2:	4a04      	ldr	r2, [pc, #16]	@ (800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bcb4:	430b      	orrs	r3, r1
 800bcb6:	6713      	str	r3, [r2, #112]	@ 0x70
 800bcb8:	e00e      	b.n	800bcd8 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800bcba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bcbe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800bcc2:	e009      	b.n	800bcd8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800bcc4:	58024400 	.word	0x58024400
 800bcc8:	58024800 	.word	0x58024800
 800bccc:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bcd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bcd4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800bcd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bcdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bce0:	f002 0301 	and.w	r3, r2, #1
 800bce4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800bce8:	2300      	movs	r3, #0
 800bcea:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800bcee:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800bcf2:	460b      	mov	r3, r1
 800bcf4:	4313      	orrs	r3, r2
 800bcf6:	f000 8089 	beq.w	800be0c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800bcfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bcfe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bd00:	2b28      	cmp	r3, #40	@ 0x28
 800bd02:	d86b      	bhi.n	800bddc <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800bd04:	a201      	add	r2, pc, #4	@ (adr r2, 800bd0c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800bd06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd0a:	bf00      	nop
 800bd0c:	0800bde5 	.word	0x0800bde5
 800bd10:	0800bddd 	.word	0x0800bddd
 800bd14:	0800bddd 	.word	0x0800bddd
 800bd18:	0800bddd 	.word	0x0800bddd
 800bd1c:	0800bddd 	.word	0x0800bddd
 800bd20:	0800bddd 	.word	0x0800bddd
 800bd24:	0800bddd 	.word	0x0800bddd
 800bd28:	0800bddd 	.word	0x0800bddd
 800bd2c:	0800bdb1 	.word	0x0800bdb1
 800bd30:	0800bddd 	.word	0x0800bddd
 800bd34:	0800bddd 	.word	0x0800bddd
 800bd38:	0800bddd 	.word	0x0800bddd
 800bd3c:	0800bddd 	.word	0x0800bddd
 800bd40:	0800bddd 	.word	0x0800bddd
 800bd44:	0800bddd 	.word	0x0800bddd
 800bd48:	0800bddd 	.word	0x0800bddd
 800bd4c:	0800bdc7 	.word	0x0800bdc7
 800bd50:	0800bddd 	.word	0x0800bddd
 800bd54:	0800bddd 	.word	0x0800bddd
 800bd58:	0800bddd 	.word	0x0800bddd
 800bd5c:	0800bddd 	.word	0x0800bddd
 800bd60:	0800bddd 	.word	0x0800bddd
 800bd64:	0800bddd 	.word	0x0800bddd
 800bd68:	0800bddd 	.word	0x0800bddd
 800bd6c:	0800bde5 	.word	0x0800bde5
 800bd70:	0800bddd 	.word	0x0800bddd
 800bd74:	0800bddd 	.word	0x0800bddd
 800bd78:	0800bddd 	.word	0x0800bddd
 800bd7c:	0800bddd 	.word	0x0800bddd
 800bd80:	0800bddd 	.word	0x0800bddd
 800bd84:	0800bddd 	.word	0x0800bddd
 800bd88:	0800bddd 	.word	0x0800bddd
 800bd8c:	0800bde5 	.word	0x0800bde5
 800bd90:	0800bddd 	.word	0x0800bddd
 800bd94:	0800bddd 	.word	0x0800bddd
 800bd98:	0800bddd 	.word	0x0800bddd
 800bd9c:	0800bddd 	.word	0x0800bddd
 800bda0:	0800bddd 	.word	0x0800bddd
 800bda4:	0800bddd 	.word	0x0800bddd
 800bda8:	0800bddd 	.word	0x0800bddd
 800bdac:	0800bde5 	.word	0x0800bde5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bdb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bdb4:	3308      	adds	r3, #8
 800bdb6:	2101      	movs	r1, #1
 800bdb8:	4618      	mov	r0, r3
 800bdba:	f001 fe95 	bl	800dae8 <RCCEx_PLL2_Config>
 800bdbe:	4603      	mov	r3, r0
 800bdc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800bdc4:	e00f      	b.n	800bde6 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bdc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bdca:	3328      	adds	r3, #40	@ 0x28
 800bdcc:	2101      	movs	r1, #1
 800bdce:	4618      	mov	r0, r3
 800bdd0:	f001 ff3c 	bl	800dc4c <RCCEx_PLL3_Config>
 800bdd4:	4603      	mov	r3, r0
 800bdd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800bdda:	e004      	b.n	800bde6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bddc:	2301      	movs	r3, #1
 800bdde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bde2:	e000      	b.n	800bde6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800bde4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bde6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d10a      	bne.n	800be04 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800bdee:	4bbf      	ldr	r3, [pc, #764]	@ (800c0ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bdf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bdf2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800bdf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bdfa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bdfc:	4abb      	ldr	r2, [pc, #748]	@ (800c0ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bdfe:	430b      	orrs	r3, r1
 800be00:	6553      	str	r3, [r2, #84]	@ 0x54
 800be02:	e003      	b.n	800be0c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800be04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800be08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800be0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be14:	f002 0302 	and.w	r3, r2, #2
 800be18:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800be1c:	2300      	movs	r3, #0
 800be1e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800be22:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800be26:	460b      	mov	r3, r1
 800be28:	4313      	orrs	r3, r2
 800be2a:	d041      	beq.n	800beb0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800be2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be30:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800be32:	2b05      	cmp	r3, #5
 800be34:	d824      	bhi.n	800be80 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800be36:	a201      	add	r2, pc, #4	@ (adr r2, 800be3c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800be38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be3c:	0800be89 	.word	0x0800be89
 800be40:	0800be55 	.word	0x0800be55
 800be44:	0800be6b 	.word	0x0800be6b
 800be48:	0800be89 	.word	0x0800be89
 800be4c:	0800be89 	.word	0x0800be89
 800be50:	0800be89 	.word	0x0800be89
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800be54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be58:	3308      	adds	r3, #8
 800be5a:	2101      	movs	r1, #1
 800be5c:	4618      	mov	r0, r3
 800be5e:	f001 fe43 	bl	800dae8 <RCCEx_PLL2_Config>
 800be62:	4603      	mov	r3, r0
 800be64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800be68:	e00f      	b.n	800be8a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800be6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be6e:	3328      	adds	r3, #40	@ 0x28
 800be70:	2101      	movs	r1, #1
 800be72:	4618      	mov	r0, r3
 800be74:	f001 feea 	bl	800dc4c <RCCEx_PLL3_Config>
 800be78:	4603      	mov	r3, r0
 800be7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800be7e:	e004      	b.n	800be8a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800be80:	2301      	movs	r3, #1
 800be82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800be86:	e000      	b.n	800be8a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800be88:	bf00      	nop
    }

    if (ret == HAL_OK)
 800be8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d10a      	bne.n	800bea8 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800be92:	4b96      	ldr	r3, [pc, #600]	@ (800c0ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800be94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be96:	f023 0107 	bic.w	r1, r3, #7
 800be9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be9e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bea0:	4a92      	ldr	r2, [pc, #584]	@ (800c0ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bea2:	430b      	orrs	r3, r1
 800bea4:	6553      	str	r3, [r2, #84]	@ 0x54
 800bea6:	e003      	b.n	800beb0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bea8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800beac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800beb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800beb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beb8:	f002 0304 	and.w	r3, r2, #4
 800bebc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800bec0:	2300      	movs	r3, #0
 800bec2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800bec6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800beca:	460b      	mov	r3, r1
 800becc:	4313      	orrs	r3, r2
 800bece:	d044      	beq.n	800bf5a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800bed0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bed4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bed8:	2b05      	cmp	r3, #5
 800beda:	d825      	bhi.n	800bf28 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800bedc:	a201      	add	r2, pc, #4	@ (adr r2, 800bee4 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800bede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bee2:	bf00      	nop
 800bee4:	0800bf31 	.word	0x0800bf31
 800bee8:	0800befd 	.word	0x0800befd
 800beec:	0800bf13 	.word	0x0800bf13
 800bef0:	0800bf31 	.word	0x0800bf31
 800bef4:	0800bf31 	.word	0x0800bf31
 800bef8:	0800bf31 	.word	0x0800bf31
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800befc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf00:	3308      	adds	r3, #8
 800bf02:	2101      	movs	r1, #1
 800bf04:	4618      	mov	r0, r3
 800bf06:	f001 fdef 	bl	800dae8 <RCCEx_PLL2_Config>
 800bf0a:	4603      	mov	r3, r0
 800bf0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800bf10:	e00f      	b.n	800bf32 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bf12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf16:	3328      	adds	r3, #40	@ 0x28
 800bf18:	2101      	movs	r1, #1
 800bf1a:	4618      	mov	r0, r3
 800bf1c:	f001 fe96 	bl	800dc4c <RCCEx_PLL3_Config>
 800bf20:	4603      	mov	r3, r0
 800bf22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800bf26:	e004      	b.n	800bf32 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bf28:	2301      	movs	r3, #1
 800bf2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bf2e:	e000      	b.n	800bf32 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800bf30:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bf32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d10b      	bne.n	800bf52 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800bf3a:	4b6c      	ldr	r3, [pc, #432]	@ (800c0ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bf3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf3e:	f023 0107 	bic.w	r1, r3, #7
 800bf42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bf4a:	4a68      	ldr	r2, [pc, #416]	@ (800c0ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bf4c:	430b      	orrs	r3, r1
 800bf4e:	6593      	str	r3, [r2, #88]	@ 0x58
 800bf50:	e003      	b.n	800bf5a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bf52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bf56:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800bf5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf62:	f002 0320 	and.w	r3, r2, #32
 800bf66:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800bf70:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800bf74:	460b      	mov	r3, r1
 800bf76:	4313      	orrs	r3, r2
 800bf78:	d055      	beq.n	800c026 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800bf7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf82:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bf86:	d033      	beq.n	800bff0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800bf88:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bf8c:	d82c      	bhi.n	800bfe8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800bf8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf92:	d02f      	beq.n	800bff4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800bf94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf98:	d826      	bhi.n	800bfe8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800bf9a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800bf9e:	d02b      	beq.n	800bff8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800bfa0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800bfa4:	d820      	bhi.n	800bfe8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800bfa6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bfaa:	d012      	beq.n	800bfd2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800bfac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bfb0:	d81a      	bhi.n	800bfe8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d022      	beq.n	800bffc <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800bfb6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bfba:	d115      	bne.n	800bfe8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bfbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bfc0:	3308      	adds	r3, #8
 800bfc2:	2100      	movs	r1, #0
 800bfc4:	4618      	mov	r0, r3
 800bfc6:	f001 fd8f 	bl	800dae8 <RCCEx_PLL2_Config>
 800bfca:	4603      	mov	r3, r0
 800bfcc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800bfd0:	e015      	b.n	800bffe <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bfd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bfd6:	3328      	adds	r3, #40	@ 0x28
 800bfd8:	2102      	movs	r1, #2
 800bfda:	4618      	mov	r0, r3
 800bfdc:	f001 fe36 	bl	800dc4c <RCCEx_PLL3_Config>
 800bfe0:	4603      	mov	r3, r0
 800bfe2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800bfe6:	e00a      	b.n	800bffe <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bfe8:	2301      	movs	r3, #1
 800bfea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bfee:	e006      	b.n	800bffe <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800bff0:	bf00      	nop
 800bff2:	e004      	b.n	800bffe <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800bff4:	bf00      	nop
 800bff6:	e002      	b.n	800bffe <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800bff8:	bf00      	nop
 800bffa:	e000      	b.n	800bffe <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800bffc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bffe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c002:	2b00      	cmp	r3, #0
 800c004:	d10b      	bne.n	800c01e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c006:	4b39      	ldr	r3, [pc, #228]	@ (800c0ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c008:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c00a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800c00e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c012:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c016:	4a35      	ldr	r2, [pc, #212]	@ (800c0ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c018:	430b      	orrs	r3, r1
 800c01a:	6553      	str	r3, [r2, #84]	@ 0x54
 800c01c:	e003      	b.n	800c026 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c01e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c022:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800c026:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c02a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c02e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800c032:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800c036:	2300      	movs	r3, #0
 800c038:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800c03c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800c040:	460b      	mov	r3, r1
 800c042:	4313      	orrs	r3, r2
 800c044:	d058      	beq.n	800c0f8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800c046:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c04a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c04e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800c052:	d033      	beq.n	800c0bc <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800c054:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800c058:	d82c      	bhi.n	800c0b4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800c05a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c05e:	d02f      	beq.n	800c0c0 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800c060:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c064:	d826      	bhi.n	800c0b4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800c066:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c06a:	d02b      	beq.n	800c0c4 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800c06c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c070:	d820      	bhi.n	800c0b4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800c072:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c076:	d012      	beq.n	800c09e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800c078:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c07c:	d81a      	bhi.n	800c0b4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d022      	beq.n	800c0c8 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800c082:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c086:	d115      	bne.n	800c0b4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c088:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c08c:	3308      	adds	r3, #8
 800c08e:	2100      	movs	r1, #0
 800c090:	4618      	mov	r0, r3
 800c092:	f001 fd29 	bl	800dae8 <RCCEx_PLL2_Config>
 800c096:	4603      	mov	r3, r0
 800c098:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800c09c:	e015      	b.n	800c0ca <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c09e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0a2:	3328      	adds	r3, #40	@ 0x28
 800c0a4:	2102      	movs	r1, #2
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	f001 fdd0 	bl	800dc4c <RCCEx_PLL3_Config>
 800c0ac:	4603      	mov	r3, r0
 800c0ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800c0b2:	e00a      	b.n	800c0ca <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c0b4:	2301      	movs	r3, #1
 800c0b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c0ba:	e006      	b.n	800c0ca <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800c0bc:	bf00      	nop
 800c0be:	e004      	b.n	800c0ca <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800c0c0:	bf00      	nop
 800c0c2:	e002      	b.n	800c0ca <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800c0c4:	bf00      	nop
 800c0c6:	e000      	b.n	800c0ca <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800c0c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c0ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d10e      	bne.n	800c0f0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c0d2:	4b06      	ldr	r3, [pc, #24]	@ (800c0ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c0d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0d6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800c0da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c0e2:	4a02      	ldr	r2, [pc, #8]	@ (800c0ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c0e4:	430b      	orrs	r3, r1
 800c0e6:	6593      	str	r3, [r2, #88]	@ 0x58
 800c0e8:	e006      	b.n	800c0f8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800c0ea:	bf00      	nop
 800c0ec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c0f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c0f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800c0f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c100:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800c104:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c108:	2300      	movs	r3, #0
 800c10a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c10e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800c112:	460b      	mov	r3, r1
 800c114:	4313      	orrs	r3, r2
 800c116:	d055      	beq.n	800c1c4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800c118:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c11c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c120:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800c124:	d033      	beq.n	800c18e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800c126:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800c12a:	d82c      	bhi.n	800c186 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c12c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c130:	d02f      	beq.n	800c192 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800c132:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c136:	d826      	bhi.n	800c186 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c138:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800c13c:	d02b      	beq.n	800c196 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800c13e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800c142:	d820      	bhi.n	800c186 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c144:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c148:	d012      	beq.n	800c170 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800c14a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c14e:	d81a      	bhi.n	800c186 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c150:	2b00      	cmp	r3, #0
 800c152:	d022      	beq.n	800c19a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800c154:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c158:	d115      	bne.n	800c186 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c15a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c15e:	3308      	adds	r3, #8
 800c160:	2100      	movs	r1, #0
 800c162:	4618      	mov	r0, r3
 800c164:	f001 fcc0 	bl	800dae8 <RCCEx_PLL2_Config>
 800c168:	4603      	mov	r3, r0
 800c16a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800c16e:	e015      	b.n	800c19c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c170:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c174:	3328      	adds	r3, #40	@ 0x28
 800c176:	2102      	movs	r1, #2
 800c178:	4618      	mov	r0, r3
 800c17a:	f001 fd67 	bl	800dc4c <RCCEx_PLL3_Config>
 800c17e:	4603      	mov	r3, r0
 800c180:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800c184:	e00a      	b.n	800c19c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c186:	2301      	movs	r3, #1
 800c188:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c18c:	e006      	b.n	800c19c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c18e:	bf00      	nop
 800c190:	e004      	b.n	800c19c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c192:	bf00      	nop
 800c194:	e002      	b.n	800c19c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c196:	bf00      	nop
 800c198:	e000      	b.n	800c19c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c19a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c19c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d10b      	bne.n	800c1bc <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800c1a4:	4ba1      	ldr	r3, [pc, #644]	@ (800c42c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c1a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c1a8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800c1ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1b0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c1b4:	4a9d      	ldr	r2, [pc, #628]	@ (800c42c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c1b6:	430b      	orrs	r3, r1
 800c1b8:	6593      	str	r3, [r2, #88]	@ 0x58
 800c1ba:	e003      	b.n	800c1c4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c1bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c1c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800c1c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1cc:	f002 0308 	and.w	r3, r2, #8
 800c1d0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c1d4:	2300      	movs	r3, #0
 800c1d6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c1da:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800c1de:	460b      	mov	r3, r1
 800c1e0:	4313      	orrs	r3, r2
 800c1e2:	d01e      	beq.n	800c222 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800c1e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c1ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c1f0:	d10c      	bne.n	800c20c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c1f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1f6:	3328      	adds	r3, #40	@ 0x28
 800c1f8:	2102      	movs	r1, #2
 800c1fa:	4618      	mov	r0, r3
 800c1fc:	f001 fd26 	bl	800dc4c <RCCEx_PLL3_Config>
 800c200:	4603      	mov	r3, r0
 800c202:	2b00      	cmp	r3, #0
 800c204:	d002      	beq.n	800c20c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800c206:	2301      	movs	r3, #1
 800c208:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800c20c:	4b87      	ldr	r3, [pc, #540]	@ (800c42c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c20e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c210:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c214:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c218:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c21c:	4a83      	ldr	r2, [pc, #524]	@ (800c42c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c21e:	430b      	orrs	r3, r1
 800c220:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c222:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c22a:	f002 0310 	and.w	r3, r2, #16
 800c22e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c232:	2300      	movs	r3, #0
 800c234:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c238:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800c23c:	460b      	mov	r3, r1
 800c23e:	4313      	orrs	r3, r2
 800c240:	d01e      	beq.n	800c280 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800c242:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c246:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c24a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c24e:	d10c      	bne.n	800c26a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c250:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c254:	3328      	adds	r3, #40	@ 0x28
 800c256:	2102      	movs	r1, #2
 800c258:	4618      	mov	r0, r3
 800c25a:	f001 fcf7 	bl	800dc4c <RCCEx_PLL3_Config>
 800c25e:	4603      	mov	r3, r0
 800c260:	2b00      	cmp	r3, #0
 800c262:	d002      	beq.n	800c26a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800c264:	2301      	movs	r3, #1
 800c266:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c26a:	4b70      	ldr	r3, [pc, #448]	@ (800c42c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c26c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c26e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800c272:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c276:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c27a:	4a6c      	ldr	r2, [pc, #432]	@ (800c42c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c27c:	430b      	orrs	r3, r1
 800c27e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c280:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c284:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c288:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800c28c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c290:	2300      	movs	r3, #0
 800c292:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c296:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800c29a:	460b      	mov	r3, r1
 800c29c:	4313      	orrs	r3, r2
 800c29e:	d03e      	beq.n	800c31e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800c2a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2a4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c2a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c2ac:	d022      	beq.n	800c2f4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800c2ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c2b2:	d81b      	bhi.n	800c2ec <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d003      	beq.n	800c2c0 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800c2b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c2bc:	d00b      	beq.n	800c2d6 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800c2be:	e015      	b.n	800c2ec <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c2c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2c4:	3308      	adds	r3, #8
 800c2c6:	2100      	movs	r1, #0
 800c2c8:	4618      	mov	r0, r3
 800c2ca:	f001 fc0d 	bl	800dae8 <RCCEx_PLL2_Config>
 800c2ce:	4603      	mov	r3, r0
 800c2d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c2d4:	e00f      	b.n	800c2f6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c2d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2da:	3328      	adds	r3, #40	@ 0x28
 800c2dc:	2102      	movs	r1, #2
 800c2de:	4618      	mov	r0, r3
 800c2e0:	f001 fcb4 	bl	800dc4c <RCCEx_PLL3_Config>
 800c2e4:	4603      	mov	r3, r0
 800c2e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c2ea:	e004      	b.n	800c2f6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c2ec:	2301      	movs	r3, #1
 800c2ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c2f2:	e000      	b.n	800c2f6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800c2f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c2f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d10b      	bne.n	800c316 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c2fe:	4b4b      	ldr	r3, [pc, #300]	@ (800c42c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c302:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800c306:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c30a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c30e:	4a47      	ldr	r2, [pc, #284]	@ (800c42c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c310:	430b      	orrs	r3, r1
 800c312:	6593      	str	r3, [r2, #88]	@ 0x58
 800c314:	e003      	b.n	800c31e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c316:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c31a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c31e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c322:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c326:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800c32a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c32c:	2300      	movs	r3, #0
 800c32e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c330:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800c334:	460b      	mov	r3, r1
 800c336:	4313      	orrs	r3, r2
 800c338:	d03b      	beq.n	800c3b2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800c33a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c33e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c342:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c346:	d01f      	beq.n	800c388 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800c348:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c34c:	d818      	bhi.n	800c380 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800c34e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c352:	d003      	beq.n	800c35c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800c354:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c358:	d007      	beq.n	800c36a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800c35a:	e011      	b.n	800c380 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c35c:	4b33      	ldr	r3, [pc, #204]	@ (800c42c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c35e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c360:	4a32      	ldr	r2, [pc, #200]	@ (800c42c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c362:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c366:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800c368:	e00f      	b.n	800c38a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c36a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c36e:	3328      	adds	r3, #40	@ 0x28
 800c370:	2101      	movs	r1, #1
 800c372:	4618      	mov	r0, r3
 800c374:	f001 fc6a 	bl	800dc4c <RCCEx_PLL3_Config>
 800c378:	4603      	mov	r3, r0
 800c37a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800c37e:	e004      	b.n	800c38a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c380:	2301      	movs	r3, #1
 800c382:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c386:	e000      	b.n	800c38a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800c388:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c38a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d10b      	bne.n	800c3aa <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c392:	4b26      	ldr	r3, [pc, #152]	@ (800c42c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c394:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c396:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800c39a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c39e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c3a2:	4a22      	ldr	r2, [pc, #136]	@ (800c42c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c3a4:	430b      	orrs	r3, r1
 800c3a6:	6553      	str	r3, [r2, #84]	@ 0x54
 800c3a8:	e003      	b.n	800c3b2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c3aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c3ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800c3b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3ba:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800c3be:	673b      	str	r3, [r7, #112]	@ 0x70
 800c3c0:	2300      	movs	r3, #0
 800c3c2:	677b      	str	r3, [r7, #116]	@ 0x74
 800c3c4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800c3c8:	460b      	mov	r3, r1
 800c3ca:	4313      	orrs	r3, r2
 800c3cc:	d034      	beq.n	800c438 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800c3ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d003      	beq.n	800c3e0 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800c3d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c3dc:	d007      	beq.n	800c3ee <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800c3de:	e011      	b.n	800c404 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c3e0:	4b12      	ldr	r3, [pc, #72]	@ (800c42c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c3e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3e4:	4a11      	ldr	r2, [pc, #68]	@ (800c42c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c3e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c3ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c3ec:	e00e      	b.n	800c40c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c3ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3f2:	3308      	adds	r3, #8
 800c3f4:	2102      	movs	r1, #2
 800c3f6:	4618      	mov	r0, r3
 800c3f8:	f001 fb76 	bl	800dae8 <RCCEx_PLL2_Config>
 800c3fc:	4603      	mov	r3, r0
 800c3fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c402:	e003      	b.n	800c40c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800c404:	2301      	movs	r3, #1
 800c406:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c40a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c40c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c410:	2b00      	cmp	r3, #0
 800c412:	d10d      	bne.n	800c430 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800c414:	4b05      	ldr	r3, [pc, #20]	@ (800c42c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c416:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c418:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c41c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c420:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c422:	4a02      	ldr	r2, [pc, #8]	@ (800c42c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c424:	430b      	orrs	r3, r1
 800c426:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800c428:	e006      	b.n	800c438 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800c42a:	bf00      	nop
 800c42c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c430:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c434:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c438:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c43c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c440:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800c444:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c446:	2300      	movs	r3, #0
 800c448:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c44a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800c44e:	460b      	mov	r3, r1
 800c450:	4313      	orrs	r3, r2
 800c452:	d00c      	beq.n	800c46e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c454:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c458:	3328      	adds	r3, #40	@ 0x28
 800c45a:	2102      	movs	r1, #2
 800c45c:	4618      	mov	r0, r3
 800c45e:	f001 fbf5 	bl	800dc4c <RCCEx_PLL3_Config>
 800c462:	4603      	mov	r3, r0
 800c464:	2b00      	cmp	r3, #0
 800c466:	d002      	beq.n	800c46e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800c468:	2301      	movs	r3, #1
 800c46a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800c46e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c472:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c476:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800c47a:	663b      	str	r3, [r7, #96]	@ 0x60
 800c47c:	2300      	movs	r3, #0
 800c47e:	667b      	str	r3, [r7, #100]	@ 0x64
 800c480:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800c484:	460b      	mov	r3, r1
 800c486:	4313      	orrs	r3, r2
 800c488:	d038      	beq.n	800c4fc <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800c48a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c48e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c492:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c496:	d018      	beq.n	800c4ca <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800c498:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c49c:	d811      	bhi.n	800c4c2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800c49e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c4a2:	d014      	beq.n	800c4ce <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800c4a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c4a8:	d80b      	bhi.n	800c4c2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d011      	beq.n	800c4d2 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800c4ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c4b2:	d106      	bne.n	800c4c2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c4b4:	4bc3      	ldr	r3, [pc, #780]	@ (800c7c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c4b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c4b8:	4ac2      	ldr	r2, [pc, #776]	@ (800c7c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c4ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c4be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800c4c0:	e008      	b.n	800c4d4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c4c2:	2301      	movs	r3, #1
 800c4c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c4c8:	e004      	b.n	800c4d4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c4ca:	bf00      	nop
 800c4cc:	e002      	b.n	800c4d4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c4ce:	bf00      	nop
 800c4d0:	e000      	b.n	800c4d4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c4d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c4d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d10b      	bne.n	800c4f4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c4dc:	4bb9      	ldr	r3, [pc, #740]	@ (800c7c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c4de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c4e0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800c4e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c4ec:	4ab5      	ldr	r2, [pc, #724]	@ (800c7c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c4ee:	430b      	orrs	r3, r1
 800c4f0:	6553      	str	r3, [r2, #84]	@ 0x54
 800c4f2:	e003      	b.n	800c4fc <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c4f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c4f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c4fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c500:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c504:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800c508:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c50a:	2300      	movs	r3, #0
 800c50c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c50e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800c512:	460b      	mov	r3, r1
 800c514:	4313      	orrs	r3, r2
 800c516:	d009      	beq.n	800c52c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c518:	4baa      	ldr	r3, [pc, #680]	@ (800c7c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c51a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c51c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c520:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c524:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c526:	4aa7      	ldr	r2, [pc, #668]	@ (800c7c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c528:	430b      	orrs	r3, r1
 800c52a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800c52c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c530:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c534:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800c538:	653b      	str	r3, [r7, #80]	@ 0x50
 800c53a:	2300      	movs	r3, #0
 800c53c:	657b      	str	r3, [r7, #84]	@ 0x54
 800c53e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800c542:	460b      	mov	r3, r1
 800c544:	4313      	orrs	r3, r2
 800c546:	d00a      	beq.n	800c55e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800c548:	4b9e      	ldr	r3, [pc, #632]	@ (800c7c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c54a:	691b      	ldr	r3, [r3, #16]
 800c54c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800c550:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c554:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800c558:	4a9a      	ldr	r2, [pc, #616]	@ (800c7c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c55a:	430b      	orrs	r3, r1
 800c55c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c55e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c562:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c566:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800c56a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c56c:	2300      	movs	r3, #0
 800c56e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c570:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800c574:	460b      	mov	r3, r1
 800c576:	4313      	orrs	r3, r2
 800c578:	d009      	beq.n	800c58e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c57a:	4b92      	ldr	r3, [pc, #584]	@ (800c7c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c57c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c57e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800c582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c586:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c588:	4a8e      	ldr	r2, [pc, #568]	@ (800c7c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c58a:	430b      	orrs	r3, r1
 800c58c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800c58e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c592:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c596:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800c59a:	643b      	str	r3, [r7, #64]	@ 0x40
 800c59c:	2300      	movs	r3, #0
 800c59e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c5a0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800c5a4:	460b      	mov	r3, r1
 800c5a6:	4313      	orrs	r3, r2
 800c5a8:	d00e      	beq.n	800c5c8 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c5aa:	4b86      	ldr	r3, [pc, #536]	@ (800c7c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c5ac:	691b      	ldr	r3, [r3, #16]
 800c5ae:	4a85      	ldr	r2, [pc, #532]	@ (800c7c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c5b0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c5b4:	6113      	str	r3, [r2, #16]
 800c5b6:	4b83      	ldr	r3, [pc, #524]	@ (800c7c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c5b8:	6919      	ldr	r1, [r3, #16]
 800c5ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5be:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800c5c2:	4a80      	ldr	r2, [pc, #512]	@ (800c7c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c5c4:	430b      	orrs	r3, r1
 800c5c6:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800c5c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5d0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800c5d4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c5d6:	2300      	movs	r3, #0
 800c5d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c5da:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800c5de:	460b      	mov	r3, r1
 800c5e0:	4313      	orrs	r3, r2
 800c5e2:	d009      	beq.n	800c5f8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800c5e4:	4b77      	ldr	r3, [pc, #476]	@ (800c7c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c5e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c5e8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800c5ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c5f2:	4a74      	ldr	r2, [pc, #464]	@ (800c7c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c5f4:	430b      	orrs	r3, r1
 800c5f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c5f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c600:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800c604:	633b      	str	r3, [r7, #48]	@ 0x30
 800c606:	2300      	movs	r3, #0
 800c608:	637b      	str	r3, [r7, #52]	@ 0x34
 800c60a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800c60e:	460b      	mov	r3, r1
 800c610:	4313      	orrs	r3, r2
 800c612:	d00a      	beq.n	800c62a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c614:	4b6b      	ldr	r3, [pc, #428]	@ (800c7c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c616:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c618:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800c61c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c620:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c624:	4a67      	ldr	r2, [pc, #412]	@ (800c7c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c626:	430b      	orrs	r3, r1
 800c628:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800c62a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c62e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c632:	2100      	movs	r1, #0
 800c634:	62b9      	str	r1, [r7, #40]	@ 0x28
 800c636:	f003 0301 	and.w	r3, r3, #1
 800c63a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c63c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800c640:	460b      	mov	r3, r1
 800c642:	4313      	orrs	r3, r2
 800c644:	d011      	beq.n	800c66a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c646:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c64a:	3308      	adds	r3, #8
 800c64c:	2100      	movs	r1, #0
 800c64e:	4618      	mov	r0, r3
 800c650:	f001 fa4a 	bl	800dae8 <RCCEx_PLL2_Config>
 800c654:	4603      	mov	r3, r0
 800c656:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c65a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d003      	beq.n	800c66a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c662:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c666:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800c66a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c66e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c672:	2100      	movs	r1, #0
 800c674:	6239      	str	r1, [r7, #32]
 800c676:	f003 0302 	and.w	r3, r3, #2
 800c67a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c67c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800c680:	460b      	mov	r3, r1
 800c682:	4313      	orrs	r3, r2
 800c684:	d011      	beq.n	800c6aa <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c686:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c68a:	3308      	adds	r3, #8
 800c68c:	2101      	movs	r1, #1
 800c68e:	4618      	mov	r0, r3
 800c690:	f001 fa2a 	bl	800dae8 <RCCEx_PLL2_Config>
 800c694:	4603      	mov	r3, r0
 800c696:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c69a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d003      	beq.n	800c6aa <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c6a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c6a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800c6aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6b2:	2100      	movs	r1, #0
 800c6b4:	61b9      	str	r1, [r7, #24]
 800c6b6:	f003 0304 	and.w	r3, r3, #4
 800c6ba:	61fb      	str	r3, [r7, #28]
 800c6bc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800c6c0:	460b      	mov	r3, r1
 800c6c2:	4313      	orrs	r3, r2
 800c6c4:	d011      	beq.n	800c6ea <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c6c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6ca:	3308      	adds	r3, #8
 800c6cc:	2102      	movs	r1, #2
 800c6ce:	4618      	mov	r0, r3
 800c6d0:	f001 fa0a 	bl	800dae8 <RCCEx_PLL2_Config>
 800c6d4:	4603      	mov	r3, r0
 800c6d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c6da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d003      	beq.n	800c6ea <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c6e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c6e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800c6ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6f2:	2100      	movs	r1, #0
 800c6f4:	6139      	str	r1, [r7, #16]
 800c6f6:	f003 0308 	and.w	r3, r3, #8
 800c6fa:	617b      	str	r3, [r7, #20]
 800c6fc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800c700:	460b      	mov	r3, r1
 800c702:	4313      	orrs	r3, r2
 800c704:	d011      	beq.n	800c72a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c706:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c70a:	3328      	adds	r3, #40	@ 0x28
 800c70c:	2100      	movs	r1, #0
 800c70e:	4618      	mov	r0, r3
 800c710:	f001 fa9c 	bl	800dc4c <RCCEx_PLL3_Config>
 800c714:	4603      	mov	r3, r0
 800c716:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800c71a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d003      	beq.n	800c72a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c722:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c726:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800c72a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c72e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c732:	2100      	movs	r1, #0
 800c734:	60b9      	str	r1, [r7, #8]
 800c736:	f003 0310 	and.w	r3, r3, #16
 800c73a:	60fb      	str	r3, [r7, #12]
 800c73c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800c740:	460b      	mov	r3, r1
 800c742:	4313      	orrs	r3, r2
 800c744:	d011      	beq.n	800c76a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c74a:	3328      	adds	r3, #40	@ 0x28
 800c74c:	2101      	movs	r1, #1
 800c74e:	4618      	mov	r0, r3
 800c750:	f001 fa7c 	bl	800dc4c <RCCEx_PLL3_Config>
 800c754:	4603      	mov	r3, r0
 800c756:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c75a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d003      	beq.n	800c76a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c762:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c766:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800c76a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c76e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c772:	2100      	movs	r1, #0
 800c774:	6039      	str	r1, [r7, #0]
 800c776:	f003 0320 	and.w	r3, r3, #32
 800c77a:	607b      	str	r3, [r7, #4]
 800c77c:	e9d7 1200 	ldrd	r1, r2, [r7]
 800c780:	460b      	mov	r3, r1
 800c782:	4313      	orrs	r3, r2
 800c784:	d011      	beq.n	800c7aa <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c786:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c78a:	3328      	adds	r3, #40	@ 0x28
 800c78c:	2102      	movs	r1, #2
 800c78e:	4618      	mov	r0, r3
 800c790:	f001 fa5c 	bl	800dc4c <RCCEx_PLL3_Config>
 800c794:	4603      	mov	r3, r0
 800c796:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c79a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d003      	beq.n	800c7aa <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c7a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c7a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800c7aa:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d101      	bne.n	800c7b6 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800c7b2:	2300      	movs	r3, #0
 800c7b4:	e000      	b.n	800c7b8 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800c7b6:	2301      	movs	r3, #1
}
 800c7b8:	4618      	mov	r0, r3
 800c7ba:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800c7be:	46bd      	mov	sp, r7
 800c7c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c7c4:	58024400 	.word	0x58024400

0800c7c8 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800c7c8:	b580      	push	{r7, lr}
 800c7ca:	b090      	sub	sp, #64	@ 0x40
 800c7cc:	af00      	add	r7, sp, #0
 800c7ce:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800c7d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c7d6:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800c7da:	430b      	orrs	r3, r1
 800c7dc:	f040 8094 	bne.w	800c908 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800c7e0:	4b9e      	ldr	r3, [pc, #632]	@ (800ca5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c7e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c7e4:	f003 0307 	and.w	r3, r3, #7
 800c7e8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800c7ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7ec:	2b04      	cmp	r3, #4
 800c7ee:	f200 8087 	bhi.w	800c900 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800c7f2:	a201      	add	r2, pc, #4	@ (adr r2, 800c7f8 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800c7f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7f8:	0800c80d 	.word	0x0800c80d
 800c7fc:	0800c835 	.word	0x0800c835
 800c800:	0800c85d 	.word	0x0800c85d
 800c804:	0800c8f9 	.word	0x0800c8f9
 800c808:	0800c885 	.word	0x0800c885
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c80c:	4b93      	ldr	r3, [pc, #588]	@ (800ca5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c814:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c818:	d108      	bne.n	800c82c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c81a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c81e:	4618      	mov	r0, r3
 800c820:	f001 f810 	bl	800d844 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c826:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c828:	f000 bd45 	b.w	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c82c:	2300      	movs	r3, #0
 800c82e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c830:	f000 bd41 	b.w	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c834:	4b89      	ldr	r3, [pc, #548]	@ (800ca5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c83c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c840:	d108      	bne.n	800c854 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c842:	f107 0318 	add.w	r3, r7, #24
 800c846:	4618      	mov	r0, r3
 800c848:	f000 fd54 	bl	800d2f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c84c:	69bb      	ldr	r3, [r7, #24]
 800c84e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c850:	f000 bd31 	b.w	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c854:	2300      	movs	r3, #0
 800c856:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c858:	f000 bd2d 	b.w	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c85c:	4b7f      	ldr	r3, [pc, #508]	@ (800ca5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c864:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c868:	d108      	bne.n	800c87c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c86a:	f107 030c 	add.w	r3, r7, #12
 800c86e:	4618      	mov	r0, r3
 800c870:	f000 fe94 	bl	800d59c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c878:	f000 bd1d 	b.w	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c87c:	2300      	movs	r3, #0
 800c87e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c880:	f000 bd19 	b.w	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c884:	4b75      	ldr	r3, [pc, #468]	@ (800ca5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c886:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c888:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c88c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c88e:	4b73      	ldr	r3, [pc, #460]	@ (800ca5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	f003 0304 	and.w	r3, r3, #4
 800c896:	2b04      	cmp	r3, #4
 800c898:	d10c      	bne.n	800c8b4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800c89a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d109      	bne.n	800c8b4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c8a0:	4b6e      	ldr	r3, [pc, #440]	@ (800ca5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	08db      	lsrs	r3, r3, #3
 800c8a6:	f003 0303 	and.w	r3, r3, #3
 800c8aa:	4a6d      	ldr	r2, [pc, #436]	@ (800ca60 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800c8ac:	fa22 f303 	lsr.w	r3, r2, r3
 800c8b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c8b2:	e01f      	b.n	800c8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c8b4:	4b69      	ldr	r3, [pc, #420]	@ (800ca5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c8bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c8c0:	d106      	bne.n	800c8d0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800c8c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c8c8:	d102      	bne.n	800c8d0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c8ca:	4b66      	ldr	r3, [pc, #408]	@ (800ca64 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800c8cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c8ce:	e011      	b.n	800c8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c8d0:	4b62      	ldr	r3, [pc, #392]	@ (800ca5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c8d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c8dc:	d106      	bne.n	800c8ec <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800c8de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c8e4:	d102      	bne.n	800c8ec <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c8e6:	4b60      	ldr	r3, [pc, #384]	@ (800ca68 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800c8e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c8ea:	e003      	b.n	800c8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c8ec:	2300      	movs	r3, #0
 800c8ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c8f0:	f000 bce1 	b.w	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c8f4:	f000 bcdf 	b.w	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c8f8:	4b5c      	ldr	r3, [pc, #368]	@ (800ca6c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800c8fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c8fc:	f000 bcdb 	b.w	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c900:	2300      	movs	r3, #0
 800c902:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c904:	f000 bcd7 	b.w	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800c908:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c90c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800c910:	430b      	orrs	r3, r1
 800c912:	f040 80ad 	bne.w	800ca70 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800c916:	4b51      	ldr	r3, [pc, #324]	@ (800ca5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c918:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c91a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800c91e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800c920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c922:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c926:	d056      	beq.n	800c9d6 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800c928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c92a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c92e:	f200 8090 	bhi.w	800ca52 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c934:	2bc0      	cmp	r3, #192	@ 0xc0
 800c936:	f000 8088 	beq.w	800ca4a <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800c93a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c93c:	2bc0      	cmp	r3, #192	@ 0xc0
 800c93e:	f200 8088 	bhi.w	800ca52 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c944:	2b80      	cmp	r3, #128	@ 0x80
 800c946:	d032      	beq.n	800c9ae <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800c948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c94a:	2b80      	cmp	r3, #128	@ 0x80
 800c94c:	f200 8081 	bhi.w	800ca52 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c952:	2b00      	cmp	r3, #0
 800c954:	d003      	beq.n	800c95e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800c956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c958:	2b40      	cmp	r3, #64	@ 0x40
 800c95a:	d014      	beq.n	800c986 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800c95c:	e079      	b.n	800ca52 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c95e:	4b3f      	ldr	r3, [pc, #252]	@ (800ca5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c966:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c96a:	d108      	bne.n	800c97e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c96c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c970:	4618      	mov	r0, r3
 800c972:	f000 ff67 	bl	800d844 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c978:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c97a:	f000 bc9c 	b.w	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c97e:	2300      	movs	r3, #0
 800c980:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c982:	f000 bc98 	b.w	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c986:	4b35      	ldr	r3, [pc, #212]	@ (800ca5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c98e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c992:	d108      	bne.n	800c9a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c994:	f107 0318 	add.w	r3, r7, #24
 800c998:	4618      	mov	r0, r3
 800c99a:	f000 fcab 	bl	800d2f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c99e:	69bb      	ldr	r3, [r7, #24]
 800c9a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c9a2:	f000 bc88 	b.w	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c9a6:	2300      	movs	r3, #0
 800c9a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c9aa:	f000 bc84 	b.w	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c9ae:	4b2b      	ldr	r3, [pc, #172]	@ (800ca5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c9b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c9ba:	d108      	bne.n	800c9ce <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c9bc:	f107 030c 	add.w	r3, r7, #12
 800c9c0:	4618      	mov	r0, r3
 800c9c2:	f000 fdeb 	bl	800d59c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c9c6:	68fb      	ldr	r3, [r7, #12]
 800c9c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c9ca:	f000 bc74 	b.w	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c9ce:	2300      	movs	r3, #0
 800c9d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c9d2:	f000 bc70 	b.w	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c9d6:	4b21      	ldr	r3, [pc, #132]	@ (800ca5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c9d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c9da:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c9de:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c9e0:	4b1e      	ldr	r3, [pc, #120]	@ (800ca5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	f003 0304 	and.w	r3, r3, #4
 800c9e8:	2b04      	cmp	r3, #4
 800c9ea:	d10c      	bne.n	800ca06 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800c9ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d109      	bne.n	800ca06 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c9f2:	4b1a      	ldr	r3, [pc, #104]	@ (800ca5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	08db      	lsrs	r3, r3, #3
 800c9f8:	f003 0303 	and.w	r3, r3, #3
 800c9fc:	4a18      	ldr	r2, [pc, #96]	@ (800ca60 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800c9fe:	fa22 f303 	lsr.w	r3, r2, r3
 800ca02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ca04:	e01f      	b.n	800ca46 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ca06:	4b15      	ldr	r3, [pc, #84]	@ (800ca5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ca0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ca12:	d106      	bne.n	800ca22 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800ca14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca16:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ca1a:	d102      	bne.n	800ca22 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ca1c:	4b11      	ldr	r3, [pc, #68]	@ (800ca64 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800ca1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ca20:	e011      	b.n	800ca46 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ca22:	4b0e      	ldr	r3, [pc, #56]	@ (800ca5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ca2a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ca2e:	d106      	bne.n	800ca3e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800ca30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ca36:	d102      	bne.n	800ca3e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ca38:	4b0b      	ldr	r3, [pc, #44]	@ (800ca68 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800ca3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ca3c:	e003      	b.n	800ca46 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ca3e:	2300      	movs	r3, #0
 800ca40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ca42:	f000 bc38 	b.w	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ca46:	f000 bc36 	b.w	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ca4a:	4b08      	ldr	r3, [pc, #32]	@ (800ca6c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800ca4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ca4e:	f000 bc32 	b.w	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ca52:	2300      	movs	r3, #0
 800ca54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ca56:	f000 bc2e 	b.w	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ca5a:	bf00      	nop
 800ca5c:	58024400 	.word	0x58024400
 800ca60:	03d09000 	.word	0x03d09000
 800ca64:	003d0900 	.word	0x003d0900
 800ca68:	017d7840 	.word	0x017d7840
 800ca6c:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800ca70:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ca74:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800ca78:	430b      	orrs	r3, r1
 800ca7a:	f040 809c 	bne.w	800cbb6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800ca7e:	4b9e      	ldr	r3, [pc, #632]	@ (800ccf8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ca80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca82:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800ca86:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800ca88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca8a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ca8e:	d054      	beq.n	800cb3a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800ca90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca92:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ca96:	f200 808b 	bhi.w	800cbb0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800ca9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca9c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800caa0:	f000 8083 	beq.w	800cbaa <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800caa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800caa6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800caaa:	f200 8081 	bhi.w	800cbb0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800caae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cab0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cab4:	d02f      	beq.n	800cb16 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800cab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cab8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cabc:	d878      	bhi.n	800cbb0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800cabe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d004      	beq.n	800cace <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800cac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cac6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800caca:	d012      	beq.n	800caf2 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800cacc:	e070      	b.n	800cbb0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cace:	4b8a      	ldr	r3, [pc, #552]	@ (800ccf8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cad6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cada:	d107      	bne.n	800caec <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cadc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cae0:	4618      	mov	r0, r3
 800cae2:	f000 feaf 	bl	800d844 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cae8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800caea:	e3e4      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800caec:	2300      	movs	r3, #0
 800caee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800caf0:	e3e1      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800caf2:	4b81      	ldr	r3, [pc, #516]	@ (800ccf8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cafa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cafe:	d107      	bne.n	800cb10 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cb00:	f107 0318 	add.w	r3, r7, #24
 800cb04:	4618      	mov	r0, r3
 800cb06:	f000 fbf5 	bl	800d2f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cb0a:	69bb      	ldr	r3, [r7, #24]
 800cb0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cb0e:	e3d2      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cb10:	2300      	movs	r3, #0
 800cb12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cb14:	e3cf      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cb16:	4b78      	ldr	r3, [pc, #480]	@ (800ccf8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cb18:	681b      	ldr	r3, [r3, #0]
 800cb1a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cb1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cb22:	d107      	bne.n	800cb34 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cb24:	f107 030c 	add.w	r3, r7, #12
 800cb28:	4618      	mov	r0, r3
 800cb2a:	f000 fd37 	bl	800d59c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cb32:	e3c0      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cb34:	2300      	movs	r3, #0
 800cb36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cb38:	e3bd      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cb3a:	4b6f      	ldr	r3, [pc, #444]	@ (800ccf8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cb3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cb3e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800cb42:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cb44:	4b6c      	ldr	r3, [pc, #432]	@ (800ccf8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	f003 0304 	and.w	r3, r3, #4
 800cb4c:	2b04      	cmp	r3, #4
 800cb4e:	d10c      	bne.n	800cb6a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800cb50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	d109      	bne.n	800cb6a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cb56:	4b68      	ldr	r3, [pc, #416]	@ (800ccf8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	08db      	lsrs	r3, r3, #3
 800cb5c:	f003 0303 	and.w	r3, r3, #3
 800cb60:	4a66      	ldr	r2, [pc, #408]	@ (800ccfc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800cb62:	fa22 f303 	lsr.w	r3, r2, r3
 800cb66:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cb68:	e01e      	b.n	800cba8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cb6a:	4b63      	ldr	r3, [pc, #396]	@ (800ccf8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cb72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cb76:	d106      	bne.n	800cb86 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800cb78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb7a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cb7e:	d102      	bne.n	800cb86 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cb80:	4b5f      	ldr	r3, [pc, #380]	@ (800cd00 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800cb82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cb84:	e010      	b.n	800cba8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cb86:	4b5c      	ldr	r3, [pc, #368]	@ (800ccf8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cb8e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cb92:	d106      	bne.n	800cba2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800cb94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cb9a:	d102      	bne.n	800cba2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800cb9c:	4b59      	ldr	r3, [pc, #356]	@ (800cd04 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800cb9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cba0:	e002      	b.n	800cba8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800cba2:	2300      	movs	r3, #0
 800cba4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800cba6:	e386      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800cba8:	e385      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800cbaa:	4b57      	ldr	r3, [pc, #348]	@ (800cd08 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800cbac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cbae:	e382      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800cbb0:	2300      	movs	r3, #0
 800cbb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cbb4:	e37f      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800cbb6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cbba:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800cbbe:	430b      	orrs	r3, r1
 800cbc0:	f040 80a7 	bne.w	800cd12 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800cbc4:	4b4c      	ldr	r3, [pc, #304]	@ (800ccf8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cbc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cbc8:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800cbcc:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800cbce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbd0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cbd4:	d055      	beq.n	800cc82 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800cbd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbd8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cbdc:	f200 8096 	bhi.w	800cd0c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800cbe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbe2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800cbe6:	f000 8084 	beq.w	800ccf2 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800cbea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbec:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800cbf0:	f200 808c 	bhi.w	800cd0c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800cbf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbf6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cbfa:	d030      	beq.n	800cc5e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800cbfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbfe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cc02:	f200 8083 	bhi.w	800cd0c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800cc06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d004      	beq.n	800cc16 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800cc0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc0e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cc12:	d012      	beq.n	800cc3a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800cc14:	e07a      	b.n	800cd0c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cc16:	4b38      	ldr	r3, [pc, #224]	@ (800ccf8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cc1e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cc22:	d107      	bne.n	800cc34 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cc24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cc28:	4618      	mov	r0, r3
 800cc2a:	f000 fe0b 	bl	800d844 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cc2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cc32:	e340      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cc34:	2300      	movs	r3, #0
 800cc36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cc38:	e33d      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cc3a:	4b2f      	ldr	r3, [pc, #188]	@ (800ccf8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cc42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cc46:	d107      	bne.n	800cc58 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cc48:	f107 0318 	add.w	r3, r7, #24
 800cc4c:	4618      	mov	r0, r3
 800cc4e:	f000 fb51 	bl	800d2f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cc52:	69bb      	ldr	r3, [r7, #24]
 800cc54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cc56:	e32e      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cc58:	2300      	movs	r3, #0
 800cc5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cc5c:	e32b      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cc5e:	4b26      	ldr	r3, [pc, #152]	@ (800ccf8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cc66:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cc6a:	d107      	bne.n	800cc7c <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cc6c:	f107 030c 	add.w	r3, r7, #12
 800cc70:	4618      	mov	r0, r3
 800cc72:	f000 fc93 	bl	800d59c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cc7a:	e31c      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cc7c:	2300      	movs	r3, #0
 800cc7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cc80:	e319      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cc82:	4b1d      	ldr	r3, [pc, #116]	@ (800ccf8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cc84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cc86:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800cc8a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cc8c:	4b1a      	ldr	r3, [pc, #104]	@ (800ccf8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	f003 0304 	and.w	r3, r3, #4
 800cc94:	2b04      	cmp	r3, #4
 800cc96:	d10c      	bne.n	800ccb2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800cc98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d109      	bne.n	800ccb2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cc9e:	4b16      	ldr	r3, [pc, #88]	@ (800ccf8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	08db      	lsrs	r3, r3, #3
 800cca4:	f003 0303 	and.w	r3, r3, #3
 800cca8:	4a14      	ldr	r2, [pc, #80]	@ (800ccfc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800ccaa:	fa22 f303 	lsr.w	r3, r2, r3
 800ccae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ccb0:	e01e      	b.n	800ccf0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ccb2:	4b11      	ldr	r3, [pc, #68]	@ (800ccf8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ccba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ccbe:	d106      	bne.n	800ccce <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800ccc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ccc2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ccc6:	d102      	bne.n	800ccce <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ccc8:	4b0d      	ldr	r3, [pc, #52]	@ (800cd00 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800ccca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cccc:	e010      	b.n	800ccf0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ccce:	4b0a      	ldr	r3, [pc, #40]	@ (800ccf8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ccd6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ccda:	d106      	bne.n	800ccea <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800ccdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ccde:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cce2:	d102      	bne.n	800ccea <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800cce4:	4b07      	ldr	r3, [pc, #28]	@ (800cd04 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800cce6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cce8:	e002      	b.n	800ccf0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ccea:	2300      	movs	r3, #0
 800ccec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ccee:	e2e2      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ccf0:	e2e1      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ccf2:	4b05      	ldr	r3, [pc, #20]	@ (800cd08 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800ccf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ccf6:	e2de      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ccf8:	58024400 	.word	0x58024400
 800ccfc:	03d09000 	.word	0x03d09000
 800cd00:	003d0900 	.word	0x003d0900
 800cd04:	017d7840 	.word	0x017d7840
 800cd08:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800cd0c:	2300      	movs	r3, #0
 800cd0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cd10:	e2d1      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800cd12:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cd16:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800cd1a:	430b      	orrs	r3, r1
 800cd1c:	f040 809c 	bne.w	800ce58 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800cd20:	4b93      	ldr	r3, [pc, #588]	@ (800cf70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cd22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cd24:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800cd28:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800cd2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd2c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cd30:	d054      	beq.n	800cddc <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800cd32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd34:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cd38:	f200 808b 	bhi.w	800ce52 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800cd3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd3e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800cd42:	f000 8083 	beq.w	800ce4c <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800cd46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd48:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800cd4c:	f200 8081 	bhi.w	800ce52 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800cd50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cd56:	d02f      	beq.n	800cdb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800cd58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd5a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cd5e:	d878      	bhi.n	800ce52 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800cd60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d004      	beq.n	800cd70 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800cd66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cd6c:	d012      	beq.n	800cd94 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800cd6e:	e070      	b.n	800ce52 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cd70:	4b7f      	ldr	r3, [pc, #508]	@ (800cf70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cd78:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cd7c:	d107      	bne.n	800cd8e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cd7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cd82:	4618      	mov	r0, r3
 800cd84:	f000 fd5e 	bl	800d844 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cd88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cd8c:	e293      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cd8e:	2300      	movs	r3, #0
 800cd90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cd92:	e290      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cd94:	4b76      	ldr	r3, [pc, #472]	@ (800cf70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cd96:	681b      	ldr	r3, [r3, #0]
 800cd98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cd9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cda0:	d107      	bne.n	800cdb2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cda2:	f107 0318 	add.w	r3, r7, #24
 800cda6:	4618      	mov	r0, r3
 800cda8:	f000 faa4 	bl	800d2f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cdac:	69bb      	ldr	r3, [r7, #24]
 800cdae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cdb0:	e281      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cdb2:	2300      	movs	r3, #0
 800cdb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cdb6:	e27e      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cdb8:	4b6d      	ldr	r3, [pc, #436]	@ (800cf70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cdc0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cdc4:	d107      	bne.n	800cdd6 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cdc6:	f107 030c 	add.w	r3, r7, #12
 800cdca:	4618      	mov	r0, r3
 800cdcc:	f000 fbe6 	bl	800d59c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cdd4:	e26f      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cdd6:	2300      	movs	r3, #0
 800cdd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cdda:	e26c      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cddc:	4b64      	ldr	r3, [pc, #400]	@ (800cf70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cdde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cde0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800cde4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cde6:	4b62      	ldr	r3, [pc, #392]	@ (800cf70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	f003 0304 	and.w	r3, r3, #4
 800cdee:	2b04      	cmp	r3, #4
 800cdf0:	d10c      	bne.n	800ce0c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800cdf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d109      	bne.n	800ce0c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cdf8:	4b5d      	ldr	r3, [pc, #372]	@ (800cf70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	08db      	lsrs	r3, r3, #3
 800cdfe:	f003 0303 	and.w	r3, r3, #3
 800ce02:	4a5c      	ldr	r2, [pc, #368]	@ (800cf74 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800ce04:	fa22 f303 	lsr.w	r3, r2, r3
 800ce08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ce0a:	e01e      	b.n	800ce4a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ce0c:	4b58      	ldr	r3, [pc, #352]	@ (800cf70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ce14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ce18:	d106      	bne.n	800ce28 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800ce1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce1c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ce20:	d102      	bne.n	800ce28 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ce22:	4b55      	ldr	r3, [pc, #340]	@ (800cf78 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800ce24:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ce26:	e010      	b.n	800ce4a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ce28:	4b51      	ldr	r3, [pc, #324]	@ (800cf70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ce30:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ce34:	d106      	bne.n	800ce44 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800ce36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ce3c:	d102      	bne.n	800ce44 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ce3e:	4b4f      	ldr	r3, [pc, #316]	@ (800cf7c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800ce40:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ce42:	e002      	b.n	800ce4a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ce44:	2300      	movs	r3, #0
 800ce46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ce48:	e235      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ce4a:	e234      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ce4c:	4b4c      	ldr	r3, [pc, #304]	@ (800cf80 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800ce4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ce50:	e231      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ce52:	2300      	movs	r3, #0
 800ce54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ce56:	e22e      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800ce58:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ce5c:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800ce60:	430b      	orrs	r3, r1
 800ce62:	f040 808f 	bne.w	800cf84 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800ce66:	4b42      	ldr	r3, [pc, #264]	@ (800cf70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ce68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ce6a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800ce6e:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800ce70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce72:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ce76:	d06b      	beq.n	800cf50 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800ce78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce7a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ce7e:	d874      	bhi.n	800cf6a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800ce80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce82:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ce86:	d056      	beq.n	800cf36 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800ce88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce8a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ce8e:	d86c      	bhi.n	800cf6a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800ce90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce92:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ce96:	d03b      	beq.n	800cf10 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800ce98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce9a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ce9e:	d864      	bhi.n	800cf6a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800cea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cea2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cea6:	d021      	beq.n	800ceec <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800cea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ceaa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ceae:	d85c      	bhi.n	800cf6a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800ceb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d004      	beq.n	800cec0 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800ceb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ceb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cebc:	d004      	beq.n	800cec8 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800cebe:	e054      	b.n	800cf6a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800cec0:	f7fe fa4c 	bl	800b35c <HAL_RCC_GetPCLK1Freq>
 800cec4:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800cec6:	e1f6      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cec8:	4b29      	ldr	r3, [pc, #164]	@ (800cf70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ced0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ced4:	d107      	bne.n	800cee6 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ced6:	f107 0318 	add.w	r3, r7, #24
 800ceda:	4618      	mov	r0, r3
 800cedc:	f000 fa0a 	bl	800d2f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800cee0:	69fb      	ldr	r3, [r7, #28]
 800cee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cee4:	e1e7      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cee6:	2300      	movs	r3, #0
 800cee8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ceea:	e1e4      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ceec:	4b20      	ldr	r3, [pc, #128]	@ (800cf70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cef4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cef8:	d107      	bne.n	800cf0a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cefa:	f107 030c 	add.w	r3, r7, #12
 800cefe:	4618      	mov	r0, r3
 800cf00:	f000 fb4c 	bl	800d59c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800cf04:	693b      	ldr	r3, [r7, #16]
 800cf06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cf08:	e1d5      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cf0a:	2300      	movs	r3, #0
 800cf0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf0e:	e1d2      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800cf10:	4b17      	ldr	r3, [pc, #92]	@ (800cf70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	f003 0304 	and.w	r3, r3, #4
 800cf18:	2b04      	cmp	r3, #4
 800cf1a:	d109      	bne.n	800cf30 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cf1c:	4b14      	ldr	r3, [pc, #80]	@ (800cf70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	08db      	lsrs	r3, r3, #3
 800cf22:	f003 0303 	and.w	r3, r3, #3
 800cf26:	4a13      	ldr	r2, [pc, #76]	@ (800cf74 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800cf28:	fa22 f303 	lsr.w	r3, r2, r3
 800cf2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cf2e:	e1c2      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cf30:	2300      	movs	r3, #0
 800cf32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf34:	e1bf      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800cf36:	4b0e      	ldr	r3, [pc, #56]	@ (800cf70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cf3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cf42:	d102      	bne.n	800cf4a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800cf44:	4b0c      	ldr	r3, [pc, #48]	@ (800cf78 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800cf46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cf48:	e1b5      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cf4a:	2300      	movs	r3, #0
 800cf4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf4e:	e1b2      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800cf50:	4b07      	ldr	r3, [pc, #28]	@ (800cf70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cf58:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cf5c:	d102      	bne.n	800cf64 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800cf5e:	4b07      	ldr	r3, [pc, #28]	@ (800cf7c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800cf60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cf62:	e1a8      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cf64:	2300      	movs	r3, #0
 800cf66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf68:	e1a5      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800cf6a:	2300      	movs	r3, #0
 800cf6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf6e:	e1a2      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800cf70:	58024400 	.word	0x58024400
 800cf74:	03d09000 	.word	0x03d09000
 800cf78:	003d0900 	.word	0x003d0900
 800cf7c:	017d7840 	.word	0x017d7840
 800cf80:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800cf84:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cf88:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800cf8c:	430b      	orrs	r3, r1
 800cf8e:	d173      	bne.n	800d078 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800cf90:	4b9c      	ldr	r3, [pc, #624]	@ (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cf92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cf94:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800cf98:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800cf9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf9c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cfa0:	d02f      	beq.n	800d002 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800cfa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfa4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cfa8:	d863      	bhi.n	800d072 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800cfaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d004      	beq.n	800cfba <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800cfb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfb2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cfb6:	d012      	beq.n	800cfde <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800cfb8:	e05b      	b.n	800d072 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cfba:	4b92      	ldr	r3, [pc, #584]	@ (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cfc2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cfc6:	d107      	bne.n	800cfd8 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cfc8:	f107 0318 	add.w	r3, r7, #24
 800cfcc:	4618      	mov	r0, r3
 800cfce:	f000 f991 	bl	800d2f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cfd2:	69bb      	ldr	r3, [r7, #24]
 800cfd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cfd6:	e16e      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cfd8:	2300      	movs	r3, #0
 800cfda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cfdc:	e16b      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cfde:	4b89      	ldr	r3, [pc, #548]	@ (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cfe6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cfea:	d107      	bne.n	800cffc <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cfec:	f107 030c 	add.w	r3, r7, #12
 800cff0:	4618      	mov	r0, r3
 800cff2:	f000 fad3 	bl	800d59c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800cff6:	697b      	ldr	r3, [r7, #20]
 800cff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cffa:	e15c      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cffc:	2300      	movs	r3, #0
 800cffe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d000:	e159      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d002:	4b80      	ldr	r3, [pc, #512]	@ (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d004:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d006:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d00a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d00c:	4b7d      	ldr	r3, [pc, #500]	@ (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	f003 0304 	and.w	r3, r3, #4
 800d014:	2b04      	cmp	r3, #4
 800d016:	d10c      	bne.n	800d032 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800d018:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d109      	bne.n	800d032 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d01e:	4b79      	ldr	r3, [pc, #484]	@ (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d020:	681b      	ldr	r3, [r3, #0]
 800d022:	08db      	lsrs	r3, r3, #3
 800d024:	f003 0303 	and.w	r3, r3, #3
 800d028:	4a77      	ldr	r2, [pc, #476]	@ (800d208 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800d02a:	fa22 f303 	lsr.w	r3, r2, r3
 800d02e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d030:	e01e      	b.n	800d070 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d032:	4b74      	ldr	r3, [pc, #464]	@ (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d03a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d03e:	d106      	bne.n	800d04e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800d040:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d042:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d046:	d102      	bne.n	800d04e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d048:	4b70      	ldr	r3, [pc, #448]	@ (800d20c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800d04a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d04c:	e010      	b.n	800d070 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d04e:	4b6d      	ldr	r3, [pc, #436]	@ (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d056:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d05a:	d106      	bne.n	800d06a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800d05c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d05e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d062:	d102      	bne.n	800d06a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d064:	4b6a      	ldr	r3, [pc, #424]	@ (800d210 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800d066:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d068:	e002      	b.n	800d070 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d06a:	2300      	movs	r3, #0
 800d06c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800d06e:	e122      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d070:	e121      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800d072:	2300      	movs	r3, #0
 800d074:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d076:	e11e      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800d078:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d07c:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800d080:	430b      	orrs	r3, r1
 800d082:	d133      	bne.n	800d0ec <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800d084:	4b5f      	ldr	r3, [pc, #380]	@ (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d086:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d088:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d08c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800d08e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d090:	2b00      	cmp	r3, #0
 800d092:	d004      	beq.n	800d09e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800d094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d096:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d09a:	d012      	beq.n	800d0c2 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800d09c:	e023      	b.n	800d0e6 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d09e:	4b59      	ldr	r3, [pc, #356]	@ (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d0a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d0aa:	d107      	bne.n	800d0bc <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d0ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d0b0:	4618      	mov	r0, r3
 800d0b2:	f000 fbc7 	bl	800d844 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d0b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d0ba:	e0fc      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d0bc:	2300      	movs	r3, #0
 800d0be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d0c0:	e0f9      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d0c2:	4b50      	ldr	r3, [pc, #320]	@ (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d0ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d0ce:	d107      	bne.n	800d0e0 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d0d0:	f107 0318 	add.w	r3, r7, #24
 800d0d4:	4618      	mov	r0, r3
 800d0d6:	f000 f90d 	bl	800d2f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800d0da:	6a3b      	ldr	r3, [r7, #32]
 800d0dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d0de:	e0ea      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d0e0:	2300      	movs	r3, #0
 800d0e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d0e4:	e0e7      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800d0e6:	2300      	movs	r3, #0
 800d0e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d0ea:	e0e4      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800d0ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d0f0:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800d0f4:	430b      	orrs	r3, r1
 800d0f6:	f040 808d 	bne.w	800d214 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800d0fa:	4b42      	ldr	r3, [pc, #264]	@ (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d0fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d0fe:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800d102:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800d104:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d106:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d10a:	d06b      	beq.n	800d1e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800d10c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d10e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d112:	d874      	bhi.n	800d1fe <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800d114:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d116:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d11a:	d056      	beq.n	800d1ca <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800d11c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d11e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d122:	d86c      	bhi.n	800d1fe <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800d124:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d126:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d12a:	d03b      	beq.n	800d1a4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800d12c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d12e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d132:	d864      	bhi.n	800d1fe <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800d134:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d136:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d13a:	d021      	beq.n	800d180 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800d13c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d13e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d142:	d85c      	bhi.n	800d1fe <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800d144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d146:	2b00      	cmp	r3, #0
 800d148:	d004      	beq.n	800d154 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800d14a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d14c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d150:	d004      	beq.n	800d15c <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800d152:	e054      	b.n	800d1fe <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800d154:	f000 f8b8 	bl	800d2c8 <HAL_RCCEx_GetD3PCLK1Freq>
 800d158:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d15a:	e0ac      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d15c:	4b29      	ldr	r3, [pc, #164]	@ (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d164:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d168:	d107      	bne.n	800d17a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d16a:	f107 0318 	add.w	r3, r7, #24
 800d16e:	4618      	mov	r0, r3
 800d170:	f000 f8c0 	bl	800d2f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d174:	69fb      	ldr	r3, [r7, #28]
 800d176:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d178:	e09d      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d17a:	2300      	movs	r3, #0
 800d17c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d17e:	e09a      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d180:	4b20      	ldr	r3, [pc, #128]	@ (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d188:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d18c:	d107      	bne.n	800d19e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d18e:	f107 030c 	add.w	r3, r7, #12
 800d192:	4618      	mov	r0, r3
 800d194:	f000 fa02 	bl	800d59c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d198:	693b      	ldr	r3, [r7, #16]
 800d19a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d19c:	e08b      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d19e:	2300      	movs	r3, #0
 800d1a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d1a2:	e088      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800d1a4:	4b17      	ldr	r3, [pc, #92]	@ (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	f003 0304 	and.w	r3, r3, #4
 800d1ac:	2b04      	cmp	r3, #4
 800d1ae:	d109      	bne.n	800d1c4 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d1b0:	4b14      	ldr	r3, [pc, #80]	@ (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	08db      	lsrs	r3, r3, #3
 800d1b6:	f003 0303 	and.w	r3, r3, #3
 800d1ba:	4a13      	ldr	r2, [pc, #76]	@ (800d208 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800d1bc:	fa22 f303 	lsr.w	r3, r2, r3
 800d1c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d1c2:	e078      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d1c4:	2300      	movs	r3, #0
 800d1c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d1c8:	e075      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800d1ca:	4b0e      	ldr	r3, [pc, #56]	@ (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d1cc:	681b      	ldr	r3, [r3, #0]
 800d1ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d1d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d1d6:	d102      	bne.n	800d1de <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800d1d8:	4b0c      	ldr	r3, [pc, #48]	@ (800d20c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800d1da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d1dc:	e06b      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d1de:	2300      	movs	r3, #0
 800d1e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d1e2:	e068      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d1e4:	4b07      	ldr	r3, [pc, #28]	@ (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d1ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d1f0:	d102      	bne.n	800d1f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800d1f2:	4b07      	ldr	r3, [pc, #28]	@ (800d210 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800d1f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d1f6:	e05e      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d1f8:	2300      	movs	r3, #0
 800d1fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d1fc:	e05b      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800d1fe:	2300      	movs	r3, #0
 800d200:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d202:	e058      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d204:	58024400 	.word	0x58024400
 800d208:	03d09000 	.word	0x03d09000
 800d20c:	003d0900 	.word	0x003d0900
 800d210:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800d214:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d218:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800d21c:	430b      	orrs	r3, r1
 800d21e:	d148      	bne.n	800d2b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800d220:	4b27      	ldr	r3, [pc, #156]	@ (800d2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800d222:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d224:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d228:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800d22a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d22c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d230:	d02a      	beq.n	800d288 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800d232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d234:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d238:	d838      	bhi.n	800d2ac <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800d23a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d004      	beq.n	800d24a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800d240:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d242:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d246:	d00d      	beq.n	800d264 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800d248:	e030      	b.n	800d2ac <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d24a:	4b1d      	ldr	r3, [pc, #116]	@ (800d2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d252:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d256:	d102      	bne.n	800d25e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800d258:	4b1a      	ldr	r3, [pc, #104]	@ (800d2c4 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800d25a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d25c:	e02b      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d25e:	2300      	movs	r3, #0
 800d260:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d262:	e028      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d264:	4b16      	ldr	r3, [pc, #88]	@ (800d2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d26c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d270:	d107      	bne.n	800d282 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d272:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d276:	4618      	mov	r0, r3
 800d278:	f000 fae4 	bl	800d844 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d27c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d27e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d280:	e019      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d282:	2300      	movs	r3, #0
 800d284:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d286:	e016      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d288:	4b0d      	ldr	r3, [pc, #52]	@ (800d2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d290:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d294:	d107      	bne.n	800d2a6 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d296:	f107 0318 	add.w	r3, r7, #24
 800d29a:	4618      	mov	r0, r3
 800d29c:	f000 f82a 	bl	800d2f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d2a0:	69fb      	ldr	r3, [r7, #28]
 800d2a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d2a4:	e007      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d2a6:	2300      	movs	r3, #0
 800d2a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d2aa:	e004      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800d2ac:	2300      	movs	r3, #0
 800d2ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d2b0:	e001      	b.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800d2b2:	2300      	movs	r3, #0
 800d2b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800d2b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800d2b8:	4618      	mov	r0, r3
 800d2ba:	3740      	adds	r7, #64	@ 0x40
 800d2bc:	46bd      	mov	sp, r7
 800d2be:	bd80      	pop	{r7, pc}
 800d2c0:	58024400 	.word	0x58024400
 800d2c4:	017d7840 	.word	0x017d7840

0800d2c8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800d2c8:	b580      	push	{r7, lr}
 800d2ca:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800d2cc:	f7fe f816 	bl	800b2fc <HAL_RCC_GetHCLKFreq>
 800d2d0:	4602      	mov	r2, r0
 800d2d2:	4b06      	ldr	r3, [pc, #24]	@ (800d2ec <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800d2d4:	6a1b      	ldr	r3, [r3, #32]
 800d2d6:	091b      	lsrs	r3, r3, #4
 800d2d8:	f003 0307 	and.w	r3, r3, #7
 800d2dc:	4904      	ldr	r1, [pc, #16]	@ (800d2f0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800d2de:	5ccb      	ldrb	r3, [r1, r3]
 800d2e0:	f003 031f 	and.w	r3, r3, #31
 800d2e4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800d2e8:	4618      	mov	r0, r3
 800d2ea:	bd80      	pop	{r7, pc}
 800d2ec:	58024400 	.word	0x58024400
 800d2f0:	08017140 	.word	0x08017140

0800d2f4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800d2f4:	b480      	push	{r7}
 800d2f6:	b089      	sub	sp, #36	@ 0x24
 800d2f8:	af00      	add	r7, sp, #0
 800d2fa:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d2fc:	4ba1      	ldr	r3, [pc, #644]	@ (800d584 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d2fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d300:	f003 0303 	and.w	r3, r3, #3
 800d304:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800d306:	4b9f      	ldr	r3, [pc, #636]	@ (800d584 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d308:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d30a:	0b1b      	lsrs	r3, r3, #12
 800d30c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d310:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800d312:	4b9c      	ldr	r3, [pc, #624]	@ (800d584 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d316:	091b      	lsrs	r3, r3, #4
 800d318:	f003 0301 	and.w	r3, r3, #1
 800d31c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800d31e:	4b99      	ldr	r3, [pc, #612]	@ (800d584 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d320:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d322:	08db      	lsrs	r3, r3, #3
 800d324:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d328:	693a      	ldr	r2, [r7, #16]
 800d32a:	fb02 f303 	mul.w	r3, r2, r3
 800d32e:	ee07 3a90 	vmov	s15, r3
 800d332:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d336:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800d33a:	697b      	ldr	r3, [r7, #20]
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	f000 8111 	beq.w	800d564 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800d342:	69bb      	ldr	r3, [r7, #24]
 800d344:	2b02      	cmp	r3, #2
 800d346:	f000 8083 	beq.w	800d450 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800d34a:	69bb      	ldr	r3, [r7, #24]
 800d34c:	2b02      	cmp	r3, #2
 800d34e:	f200 80a1 	bhi.w	800d494 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800d352:	69bb      	ldr	r3, [r7, #24]
 800d354:	2b00      	cmp	r3, #0
 800d356:	d003      	beq.n	800d360 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800d358:	69bb      	ldr	r3, [r7, #24]
 800d35a:	2b01      	cmp	r3, #1
 800d35c:	d056      	beq.n	800d40c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800d35e:	e099      	b.n	800d494 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d360:	4b88      	ldr	r3, [pc, #544]	@ (800d584 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	f003 0320 	and.w	r3, r3, #32
 800d368:	2b00      	cmp	r3, #0
 800d36a:	d02d      	beq.n	800d3c8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d36c:	4b85      	ldr	r3, [pc, #532]	@ (800d584 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	08db      	lsrs	r3, r3, #3
 800d372:	f003 0303 	and.w	r3, r3, #3
 800d376:	4a84      	ldr	r2, [pc, #528]	@ (800d588 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800d378:	fa22 f303 	lsr.w	r3, r2, r3
 800d37c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d37e:	68bb      	ldr	r3, [r7, #8]
 800d380:	ee07 3a90 	vmov	s15, r3
 800d384:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d388:	697b      	ldr	r3, [r7, #20]
 800d38a:	ee07 3a90 	vmov	s15, r3
 800d38e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d392:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d396:	4b7b      	ldr	r3, [pc, #492]	@ (800d584 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d398:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d39a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d39e:	ee07 3a90 	vmov	s15, r3
 800d3a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d3a6:	ed97 6a03 	vldr	s12, [r7, #12]
 800d3aa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800d58c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d3ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d3b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d3b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d3ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d3be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d3c2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d3c6:	e087      	b.n	800d4d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d3c8:	697b      	ldr	r3, [r7, #20]
 800d3ca:	ee07 3a90 	vmov	s15, r3
 800d3ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d3d2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800d590 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800d3d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d3da:	4b6a      	ldr	r3, [pc, #424]	@ (800d584 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d3dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d3de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d3e2:	ee07 3a90 	vmov	s15, r3
 800d3e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d3ea:	ed97 6a03 	vldr	s12, [r7, #12]
 800d3ee:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800d58c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d3f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d3f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d3fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d3fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d402:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d406:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d40a:	e065      	b.n	800d4d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d40c:	697b      	ldr	r3, [r7, #20]
 800d40e:	ee07 3a90 	vmov	s15, r3
 800d412:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d416:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800d594 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d41a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d41e:	4b59      	ldr	r3, [pc, #356]	@ (800d584 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d422:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d426:	ee07 3a90 	vmov	s15, r3
 800d42a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d42e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d432:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800d58c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d436:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d43a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d43e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d442:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d446:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d44a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d44e:	e043      	b.n	800d4d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d450:	697b      	ldr	r3, [r7, #20]
 800d452:	ee07 3a90 	vmov	s15, r3
 800d456:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d45a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800d598 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800d45e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d462:	4b48      	ldr	r3, [pc, #288]	@ (800d584 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d464:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d466:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d46a:	ee07 3a90 	vmov	s15, r3
 800d46e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d472:	ed97 6a03 	vldr	s12, [r7, #12]
 800d476:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800d58c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d47a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d47e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d482:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d486:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d48a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d48e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d492:	e021      	b.n	800d4d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d494:	697b      	ldr	r3, [r7, #20]
 800d496:	ee07 3a90 	vmov	s15, r3
 800d49a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d49e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800d594 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d4a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d4a6:	4b37      	ldr	r3, [pc, #220]	@ (800d584 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d4a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d4aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4ae:	ee07 3a90 	vmov	s15, r3
 800d4b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d4b6:	ed97 6a03 	vldr	s12, [r7, #12]
 800d4ba:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800d58c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d4be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d4c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d4c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d4ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d4ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d4d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d4d6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800d4d8:	4b2a      	ldr	r3, [pc, #168]	@ (800d584 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d4da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d4dc:	0a5b      	lsrs	r3, r3, #9
 800d4de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d4e2:	ee07 3a90 	vmov	s15, r3
 800d4e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d4ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d4ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d4f2:	edd7 6a07 	vldr	s13, [r7, #28]
 800d4f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d4fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d4fe:	ee17 2a90 	vmov	r2, s15
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800d506:	4b1f      	ldr	r3, [pc, #124]	@ (800d584 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d508:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d50a:	0c1b      	lsrs	r3, r3, #16
 800d50c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d510:	ee07 3a90 	vmov	s15, r3
 800d514:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d518:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d51c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d520:	edd7 6a07 	vldr	s13, [r7, #28]
 800d524:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d528:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d52c:	ee17 2a90 	vmov	r2, s15
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800d534:	4b13      	ldr	r3, [pc, #76]	@ (800d584 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d538:	0e1b      	lsrs	r3, r3, #24
 800d53a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d53e:	ee07 3a90 	vmov	s15, r3
 800d542:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d546:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d54a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d54e:	edd7 6a07 	vldr	s13, [r7, #28]
 800d552:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d556:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d55a:	ee17 2a90 	vmov	r2, s15
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800d562:	e008      	b.n	800d576 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	2200      	movs	r2, #0
 800d568:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	2200      	movs	r2, #0
 800d56e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	2200      	movs	r2, #0
 800d574:	609a      	str	r2, [r3, #8]
}
 800d576:	bf00      	nop
 800d578:	3724      	adds	r7, #36	@ 0x24
 800d57a:	46bd      	mov	sp, r7
 800d57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d580:	4770      	bx	lr
 800d582:	bf00      	nop
 800d584:	58024400 	.word	0x58024400
 800d588:	03d09000 	.word	0x03d09000
 800d58c:	46000000 	.word	0x46000000
 800d590:	4c742400 	.word	0x4c742400
 800d594:	4a742400 	.word	0x4a742400
 800d598:	4bbebc20 	.word	0x4bbebc20

0800d59c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800d59c:	b480      	push	{r7}
 800d59e:	b089      	sub	sp, #36	@ 0x24
 800d5a0:	af00      	add	r7, sp, #0
 800d5a2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d5a4:	4ba1      	ldr	r3, [pc, #644]	@ (800d82c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d5a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d5a8:	f003 0303 	and.w	r3, r3, #3
 800d5ac:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800d5ae:	4b9f      	ldr	r3, [pc, #636]	@ (800d82c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d5b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d5b2:	0d1b      	lsrs	r3, r3, #20
 800d5b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d5b8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800d5ba:	4b9c      	ldr	r3, [pc, #624]	@ (800d82c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d5bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5be:	0a1b      	lsrs	r3, r3, #8
 800d5c0:	f003 0301 	and.w	r3, r3, #1
 800d5c4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800d5c6:	4b99      	ldr	r3, [pc, #612]	@ (800d82c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d5c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d5ca:	08db      	lsrs	r3, r3, #3
 800d5cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d5d0:	693a      	ldr	r2, [r7, #16]
 800d5d2:	fb02 f303 	mul.w	r3, r2, r3
 800d5d6:	ee07 3a90 	vmov	s15, r3
 800d5da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d5de:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800d5e2:	697b      	ldr	r3, [r7, #20]
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	f000 8111 	beq.w	800d80c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800d5ea:	69bb      	ldr	r3, [r7, #24]
 800d5ec:	2b02      	cmp	r3, #2
 800d5ee:	f000 8083 	beq.w	800d6f8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800d5f2:	69bb      	ldr	r3, [r7, #24]
 800d5f4:	2b02      	cmp	r3, #2
 800d5f6:	f200 80a1 	bhi.w	800d73c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800d5fa:	69bb      	ldr	r3, [r7, #24]
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d003      	beq.n	800d608 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800d600:	69bb      	ldr	r3, [r7, #24]
 800d602:	2b01      	cmp	r3, #1
 800d604:	d056      	beq.n	800d6b4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800d606:	e099      	b.n	800d73c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d608:	4b88      	ldr	r3, [pc, #544]	@ (800d82c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	f003 0320 	and.w	r3, r3, #32
 800d610:	2b00      	cmp	r3, #0
 800d612:	d02d      	beq.n	800d670 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d614:	4b85      	ldr	r3, [pc, #532]	@ (800d82c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	08db      	lsrs	r3, r3, #3
 800d61a:	f003 0303 	and.w	r3, r3, #3
 800d61e:	4a84      	ldr	r2, [pc, #528]	@ (800d830 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800d620:	fa22 f303 	lsr.w	r3, r2, r3
 800d624:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d626:	68bb      	ldr	r3, [r7, #8]
 800d628:	ee07 3a90 	vmov	s15, r3
 800d62c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d630:	697b      	ldr	r3, [r7, #20]
 800d632:	ee07 3a90 	vmov	s15, r3
 800d636:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d63a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d63e:	4b7b      	ldr	r3, [pc, #492]	@ (800d82c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d642:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d646:	ee07 3a90 	vmov	s15, r3
 800d64a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d64e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d652:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800d834 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d656:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d65a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d65e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d662:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d666:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d66a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d66e:	e087      	b.n	800d780 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d670:	697b      	ldr	r3, [r7, #20]
 800d672:	ee07 3a90 	vmov	s15, r3
 800d676:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d67a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800d838 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800d67e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d682:	4b6a      	ldr	r3, [pc, #424]	@ (800d82c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d686:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d68a:	ee07 3a90 	vmov	s15, r3
 800d68e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d692:	ed97 6a03 	vldr	s12, [r7, #12]
 800d696:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800d834 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d69a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d69e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d6a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d6a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d6aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d6ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d6b2:	e065      	b.n	800d780 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d6b4:	697b      	ldr	r3, [r7, #20]
 800d6b6:	ee07 3a90 	vmov	s15, r3
 800d6ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d6be:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800d83c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d6c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d6c6:	4b59      	ldr	r3, [pc, #356]	@ (800d82c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d6c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d6ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d6ce:	ee07 3a90 	vmov	s15, r3
 800d6d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d6d6:	ed97 6a03 	vldr	s12, [r7, #12]
 800d6da:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800d834 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d6de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d6e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d6e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d6ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d6ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d6f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d6f6:	e043      	b.n	800d780 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d6f8:	697b      	ldr	r3, [r7, #20]
 800d6fa:	ee07 3a90 	vmov	s15, r3
 800d6fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d702:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800d840 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800d706:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d70a:	4b48      	ldr	r3, [pc, #288]	@ (800d82c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d70c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d70e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d712:	ee07 3a90 	vmov	s15, r3
 800d716:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d71a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d71e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800d834 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d722:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d726:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d72a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d72e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d732:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d736:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d73a:	e021      	b.n	800d780 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d73c:	697b      	ldr	r3, [r7, #20]
 800d73e:	ee07 3a90 	vmov	s15, r3
 800d742:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d746:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800d83c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d74a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d74e:	4b37      	ldr	r3, [pc, #220]	@ (800d82c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d752:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d756:	ee07 3a90 	vmov	s15, r3
 800d75a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d75e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d762:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800d834 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d766:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d76a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d76e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d772:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d776:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d77a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d77e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800d780:	4b2a      	ldr	r3, [pc, #168]	@ (800d82c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d784:	0a5b      	lsrs	r3, r3, #9
 800d786:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d78a:	ee07 3a90 	vmov	s15, r3
 800d78e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d792:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d796:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d79a:	edd7 6a07 	vldr	s13, [r7, #28]
 800d79e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d7a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d7a6:	ee17 2a90 	vmov	r2, s15
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800d7ae:	4b1f      	ldr	r3, [pc, #124]	@ (800d82c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d7b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d7b2:	0c1b      	lsrs	r3, r3, #16
 800d7b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d7b8:	ee07 3a90 	vmov	s15, r3
 800d7bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d7c0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d7c4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d7c8:	edd7 6a07 	vldr	s13, [r7, #28]
 800d7cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d7d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d7d4:	ee17 2a90 	vmov	r2, s15
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800d7dc:	4b13      	ldr	r3, [pc, #76]	@ (800d82c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d7de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d7e0:	0e1b      	lsrs	r3, r3, #24
 800d7e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d7e6:	ee07 3a90 	vmov	s15, r3
 800d7ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d7ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d7f2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d7f6:	edd7 6a07 	vldr	s13, [r7, #28]
 800d7fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d7fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d802:	ee17 2a90 	vmov	r2, s15
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800d80a:	e008      	b.n	800d81e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	2200      	movs	r2, #0
 800d810:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	2200      	movs	r2, #0
 800d816:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	2200      	movs	r2, #0
 800d81c:	609a      	str	r2, [r3, #8]
}
 800d81e:	bf00      	nop
 800d820:	3724      	adds	r7, #36	@ 0x24
 800d822:	46bd      	mov	sp, r7
 800d824:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d828:	4770      	bx	lr
 800d82a:	bf00      	nop
 800d82c:	58024400 	.word	0x58024400
 800d830:	03d09000 	.word	0x03d09000
 800d834:	46000000 	.word	0x46000000
 800d838:	4c742400 	.word	0x4c742400
 800d83c:	4a742400 	.word	0x4a742400
 800d840:	4bbebc20 	.word	0x4bbebc20

0800d844 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800d844:	b480      	push	{r7}
 800d846:	b089      	sub	sp, #36	@ 0x24
 800d848:	af00      	add	r7, sp, #0
 800d84a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d84c:	4ba0      	ldr	r3, [pc, #640]	@ (800dad0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d84e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d850:	f003 0303 	and.w	r3, r3, #3
 800d854:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800d856:	4b9e      	ldr	r3, [pc, #632]	@ (800dad0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d858:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d85a:	091b      	lsrs	r3, r3, #4
 800d85c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d860:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800d862:	4b9b      	ldr	r3, [pc, #620]	@ (800dad0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d866:	f003 0301 	and.w	r3, r3, #1
 800d86a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800d86c:	4b98      	ldr	r3, [pc, #608]	@ (800dad0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d86e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d870:	08db      	lsrs	r3, r3, #3
 800d872:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d876:	693a      	ldr	r2, [r7, #16]
 800d878:	fb02 f303 	mul.w	r3, r2, r3
 800d87c:	ee07 3a90 	vmov	s15, r3
 800d880:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d884:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800d888:	697b      	ldr	r3, [r7, #20]
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	f000 8111 	beq.w	800dab2 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800d890:	69bb      	ldr	r3, [r7, #24]
 800d892:	2b02      	cmp	r3, #2
 800d894:	f000 8083 	beq.w	800d99e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800d898:	69bb      	ldr	r3, [r7, #24]
 800d89a:	2b02      	cmp	r3, #2
 800d89c:	f200 80a1 	bhi.w	800d9e2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800d8a0:	69bb      	ldr	r3, [r7, #24]
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d003      	beq.n	800d8ae <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800d8a6:	69bb      	ldr	r3, [r7, #24]
 800d8a8:	2b01      	cmp	r3, #1
 800d8aa:	d056      	beq.n	800d95a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800d8ac:	e099      	b.n	800d9e2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d8ae:	4b88      	ldr	r3, [pc, #544]	@ (800dad0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	f003 0320 	and.w	r3, r3, #32
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	d02d      	beq.n	800d916 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d8ba:	4b85      	ldr	r3, [pc, #532]	@ (800dad0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	08db      	lsrs	r3, r3, #3
 800d8c0:	f003 0303 	and.w	r3, r3, #3
 800d8c4:	4a83      	ldr	r2, [pc, #524]	@ (800dad4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800d8c6:	fa22 f303 	lsr.w	r3, r2, r3
 800d8ca:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d8cc:	68bb      	ldr	r3, [r7, #8]
 800d8ce:	ee07 3a90 	vmov	s15, r3
 800d8d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d8d6:	697b      	ldr	r3, [r7, #20]
 800d8d8:	ee07 3a90 	vmov	s15, r3
 800d8dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d8e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d8e4:	4b7a      	ldr	r3, [pc, #488]	@ (800dad0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d8e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d8e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d8ec:	ee07 3a90 	vmov	s15, r3
 800d8f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d8f4:	ed97 6a03 	vldr	s12, [r7, #12]
 800d8f8:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800dad8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d8fc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d900:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d904:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d908:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d90c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d910:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d914:	e087      	b.n	800da26 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d916:	697b      	ldr	r3, [r7, #20]
 800d918:	ee07 3a90 	vmov	s15, r3
 800d91c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d920:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800dadc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800d924:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d928:	4b69      	ldr	r3, [pc, #420]	@ (800dad0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d92a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d92c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d930:	ee07 3a90 	vmov	s15, r3
 800d934:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d938:	ed97 6a03 	vldr	s12, [r7, #12]
 800d93c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800dad8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d940:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d944:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d948:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d94c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d950:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d954:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d958:	e065      	b.n	800da26 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d95a:	697b      	ldr	r3, [r7, #20]
 800d95c:	ee07 3a90 	vmov	s15, r3
 800d960:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d964:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800dae0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800d968:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d96c:	4b58      	ldr	r3, [pc, #352]	@ (800dad0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d96e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d970:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d974:	ee07 3a90 	vmov	s15, r3
 800d978:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d97c:	ed97 6a03 	vldr	s12, [r7, #12]
 800d980:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800dad8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d984:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d988:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d98c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d990:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d994:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d998:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d99c:	e043      	b.n	800da26 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d99e:	697b      	ldr	r3, [r7, #20]
 800d9a0:	ee07 3a90 	vmov	s15, r3
 800d9a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d9a8:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800dae4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800d9ac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d9b0:	4b47      	ldr	r3, [pc, #284]	@ (800dad0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d9b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d9b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d9b8:	ee07 3a90 	vmov	s15, r3
 800d9bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d9c0:	ed97 6a03 	vldr	s12, [r7, #12]
 800d9c4:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800dad8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d9c8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d9cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d9d0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d9d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d9d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d9dc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d9e0:	e021      	b.n	800da26 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d9e2:	697b      	ldr	r3, [r7, #20]
 800d9e4:	ee07 3a90 	vmov	s15, r3
 800d9e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d9ec:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800dadc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800d9f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d9f4:	4b36      	ldr	r3, [pc, #216]	@ (800dad0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d9f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d9f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d9fc:	ee07 3a90 	vmov	s15, r3
 800da00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800da04:	ed97 6a03 	vldr	s12, [r7, #12]
 800da08:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800dad8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800da0c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800da10:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800da14:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800da18:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800da1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800da20:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800da24:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800da26:	4b2a      	ldr	r3, [pc, #168]	@ (800dad0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800da28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800da2a:	0a5b      	lsrs	r3, r3, #9
 800da2c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800da30:	ee07 3a90 	vmov	s15, r3
 800da34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da38:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800da3c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800da40:	edd7 6a07 	vldr	s13, [r7, #28]
 800da44:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800da48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800da4c:	ee17 2a90 	vmov	r2, s15
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800da54:	4b1e      	ldr	r3, [pc, #120]	@ (800dad0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800da56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800da58:	0c1b      	lsrs	r3, r3, #16
 800da5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800da5e:	ee07 3a90 	vmov	s15, r3
 800da62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da66:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800da6a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800da6e:	edd7 6a07 	vldr	s13, [r7, #28]
 800da72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800da76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800da7a:	ee17 2a90 	vmov	r2, s15
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800da82:	4b13      	ldr	r3, [pc, #76]	@ (800dad0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800da84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800da86:	0e1b      	lsrs	r3, r3, #24
 800da88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800da8c:	ee07 3a90 	vmov	s15, r3
 800da90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da94:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800da98:	ee37 7a87 	vadd.f32	s14, s15, s14
 800da9c:	edd7 6a07 	vldr	s13, [r7, #28]
 800daa0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800daa4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800daa8:	ee17 2a90 	vmov	r2, s15
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800dab0:	e008      	b.n	800dac4 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	2200      	movs	r2, #0
 800dab6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	2200      	movs	r2, #0
 800dabc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	2200      	movs	r2, #0
 800dac2:	609a      	str	r2, [r3, #8]
}
 800dac4:	bf00      	nop
 800dac6:	3724      	adds	r7, #36	@ 0x24
 800dac8:	46bd      	mov	sp, r7
 800daca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dace:	4770      	bx	lr
 800dad0:	58024400 	.word	0x58024400
 800dad4:	03d09000 	.word	0x03d09000
 800dad8:	46000000 	.word	0x46000000
 800dadc:	4c742400 	.word	0x4c742400
 800dae0:	4a742400 	.word	0x4a742400
 800dae4:	4bbebc20 	.word	0x4bbebc20

0800dae8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800dae8:	b580      	push	{r7, lr}
 800daea:	b084      	sub	sp, #16
 800daec:	af00      	add	r7, sp, #0
 800daee:	6078      	str	r0, [r7, #4]
 800daf0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800daf2:	2300      	movs	r3, #0
 800daf4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800daf6:	4b53      	ldr	r3, [pc, #332]	@ (800dc44 <RCCEx_PLL2_Config+0x15c>)
 800daf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dafa:	f003 0303 	and.w	r3, r3, #3
 800dafe:	2b03      	cmp	r3, #3
 800db00:	d101      	bne.n	800db06 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800db02:	2301      	movs	r3, #1
 800db04:	e099      	b.n	800dc3a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800db06:	4b4f      	ldr	r3, [pc, #316]	@ (800dc44 <RCCEx_PLL2_Config+0x15c>)
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	4a4e      	ldr	r2, [pc, #312]	@ (800dc44 <RCCEx_PLL2_Config+0x15c>)
 800db0c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800db10:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800db12:	f7f8 fa05 	bl	8005f20 <HAL_GetTick>
 800db16:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800db18:	e008      	b.n	800db2c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800db1a:	f7f8 fa01 	bl	8005f20 <HAL_GetTick>
 800db1e:	4602      	mov	r2, r0
 800db20:	68bb      	ldr	r3, [r7, #8]
 800db22:	1ad3      	subs	r3, r2, r3
 800db24:	2b02      	cmp	r3, #2
 800db26:	d901      	bls.n	800db2c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800db28:	2303      	movs	r3, #3
 800db2a:	e086      	b.n	800dc3a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800db2c:	4b45      	ldr	r3, [pc, #276]	@ (800dc44 <RCCEx_PLL2_Config+0x15c>)
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800db34:	2b00      	cmp	r3, #0
 800db36:	d1f0      	bne.n	800db1a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800db38:	4b42      	ldr	r3, [pc, #264]	@ (800dc44 <RCCEx_PLL2_Config+0x15c>)
 800db3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db3c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	031b      	lsls	r3, r3, #12
 800db46:	493f      	ldr	r1, [pc, #252]	@ (800dc44 <RCCEx_PLL2_Config+0x15c>)
 800db48:	4313      	orrs	r3, r2
 800db4a:	628b      	str	r3, [r1, #40]	@ 0x28
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	685b      	ldr	r3, [r3, #4]
 800db50:	3b01      	subs	r3, #1
 800db52:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	689b      	ldr	r3, [r3, #8]
 800db5a:	3b01      	subs	r3, #1
 800db5c:	025b      	lsls	r3, r3, #9
 800db5e:	b29b      	uxth	r3, r3
 800db60:	431a      	orrs	r2, r3
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	68db      	ldr	r3, [r3, #12]
 800db66:	3b01      	subs	r3, #1
 800db68:	041b      	lsls	r3, r3, #16
 800db6a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800db6e:	431a      	orrs	r2, r3
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	691b      	ldr	r3, [r3, #16]
 800db74:	3b01      	subs	r3, #1
 800db76:	061b      	lsls	r3, r3, #24
 800db78:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800db7c:	4931      	ldr	r1, [pc, #196]	@ (800dc44 <RCCEx_PLL2_Config+0x15c>)
 800db7e:	4313      	orrs	r3, r2
 800db80:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800db82:	4b30      	ldr	r3, [pc, #192]	@ (800dc44 <RCCEx_PLL2_Config+0x15c>)
 800db84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db86:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	695b      	ldr	r3, [r3, #20]
 800db8e:	492d      	ldr	r1, [pc, #180]	@ (800dc44 <RCCEx_PLL2_Config+0x15c>)
 800db90:	4313      	orrs	r3, r2
 800db92:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800db94:	4b2b      	ldr	r3, [pc, #172]	@ (800dc44 <RCCEx_PLL2_Config+0x15c>)
 800db96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db98:	f023 0220 	bic.w	r2, r3, #32
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	699b      	ldr	r3, [r3, #24]
 800dba0:	4928      	ldr	r1, [pc, #160]	@ (800dc44 <RCCEx_PLL2_Config+0x15c>)
 800dba2:	4313      	orrs	r3, r2
 800dba4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800dba6:	4b27      	ldr	r3, [pc, #156]	@ (800dc44 <RCCEx_PLL2_Config+0x15c>)
 800dba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbaa:	4a26      	ldr	r2, [pc, #152]	@ (800dc44 <RCCEx_PLL2_Config+0x15c>)
 800dbac:	f023 0310 	bic.w	r3, r3, #16
 800dbb0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800dbb2:	4b24      	ldr	r3, [pc, #144]	@ (800dc44 <RCCEx_PLL2_Config+0x15c>)
 800dbb4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800dbb6:	4b24      	ldr	r3, [pc, #144]	@ (800dc48 <RCCEx_PLL2_Config+0x160>)
 800dbb8:	4013      	ands	r3, r2
 800dbba:	687a      	ldr	r2, [r7, #4]
 800dbbc:	69d2      	ldr	r2, [r2, #28]
 800dbbe:	00d2      	lsls	r2, r2, #3
 800dbc0:	4920      	ldr	r1, [pc, #128]	@ (800dc44 <RCCEx_PLL2_Config+0x15c>)
 800dbc2:	4313      	orrs	r3, r2
 800dbc4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800dbc6:	4b1f      	ldr	r3, [pc, #124]	@ (800dc44 <RCCEx_PLL2_Config+0x15c>)
 800dbc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbca:	4a1e      	ldr	r2, [pc, #120]	@ (800dc44 <RCCEx_PLL2_Config+0x15c>)
 800dbcc:	f043 0310 	orr.w	r3, r3, #16
 800dbd0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800dbd2:	683b      	ldr	r3, [r7, #0]
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	d106      	bne.n	800dbe6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800dbd8:	4b1a      	ldr	r3, [pc, #104]	@ (800dc44 <RCCEx_PLL2_Config+0x15c>)
 800dbda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbdc:	4a19      	ldr	r2, [pc, #100]	@ (800dc44 <RCCEx_PLL2_Config+0x15c>)
 800dbde:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800dbe2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800dbe4:	e00f      	b.n	800dc06 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800dbe6:	683b      	ldr	r3, [r7, #0]
 800dbe8:	2b01      	cmp	r3, #1
 800dbea:	d106      	bne.n	800dbfa <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800dbec:	4b15      	ldr	r3, [pc, #84]	@ (800dc44 <RCCEx_PLL2_Config+0x15c>)
 800dbee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbf0:	4a14      	ldr	r2, [pc, #80]	@ (800dc44 <RCCEx_PLL2_Config+0x15c>)
 800dbf2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dbf6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800dbf8:	e005      	b.n	800dc06 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800dbfa:	4b12      	ldr	r3, [pc, #72]	@ (800dc44 <RCCEx_PLL2_Config+0x15c>)
 800dbfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbfe:	4a11      	ldr	r2, [pc, #68]	@ (800dc44 <RCCEx_PLL2_Config+0x15c>)
 800dc00:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800dc04:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800dc06:	4b0f      	ldr	r3, [pc, #60]	@ (800dc44 <RCCEx_PLL2_Config+0x15c>)
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	4a0e      	ldr	r2, [pc, #56]	@ (800dc44 <RCCEx_PLL2_Config+0x15c>)
 800dc0c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800dc10:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dc12:	f7f8 f985 	bl	8005f20 <HAL_GetTick>
 800dc16:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800dc18:	e008      	b.n	800dc2c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800dc1a:	f7f8 f981 	bl	8005f20 <HAL_GetTick>
 800dc1e:	4602      	mov	r2, r0
 800dc20:	68bb      	ldr	r3, [r7, #8]
 800dc22:	1ad3      	subs	r3, r2, r3
 800dc24:	2b02      	cmp	r3, #2
 800dc26:	d901      	bls.n	800dc2c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800dc28:	2303      	movs	r3, #3
 800dc2a:	e006      	b.n	800dc3a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800dc2c:	4b05      	ldr	r3, [pc, #20]	@ (800dc44 <RCCEx_PLL2_Config+0x15c>)
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	d0f0      	beq.n	800dc1a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800dc38:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc3a:	4618      	mov	r0, r3
 800dc3c:	3710      	adds	r7, #16
 800dc3e:	46bd      	mov	sp, r7
 800dc40:	bd80      	pop	{r7, pc}
 800dc42:	bf00      	nop
 800dc44:	58024400 	.word	0x58024400
 800dc48:	ffff0007 	.word	0xffff0007

0800dc4c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800dc4c:	b580      	push	{r7, lr}
 800dc4e:	b084      	sub	sp, #16
 800dc50:	af00      	add	r7, sp, #0
 800dc52:	6078      	str	r0, [r7, #4]
 800dc54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800dc56:	2300      	movs	r3, #0
 800dc58:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800dc5a:	4b53      	ldr	r3, [pc, #332]	@ (800dda8 <RCCEx_PLL3_Config+0x15c>)
 800dc5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc5e:	f003 0303 	and.w	r3, r3, #3
 800dc62:	2b03      	cmp	r3, #3
 800dc64:	d101      	bne.n	800dc6a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800dc66:	2301      	movs	r3, #1
 800dc68:	e099      	b.n	800dd9e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800dc6a:	4b4f      	ldr	r3, [pc, #316]	@ (800dda8 <RCCEx_PLL3_Config+0x15c>)
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	4a4e      	ldr	r2, [pc, #312]	@ (800dda8 <RCCEx_PLL3_Config+0x15c>)
 800dc70:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dc74:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dc76:	f7f8 f953 	bl	8005f20 <HAL_GetTick>
 800dc7a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800dc7c:	e008      	b.n	800dc90 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800dc7e:	f7f8 f94f 	bl	8005f20 <HAL_GetTick>
 800dc82:	4602      	mov	r2, r0
 800dc84:	68bb      	ldr	r3, [r7, #8]
 800dc86:	1ad3      	subs	r3, r2, r3
 800dc88:	2b02      	cmp	r3, #2
 800dc8a:	d901      	bls.n	800dc90 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800dc8c:	2303      	movs	r3, #3
 800dc8e:	e086      	b.n	800dd9e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800dc90:	4b45      	ldr	r3, [pc, #276]	@ (800dda8 <RCCEx_PLL3_Config+0x15c>)
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d1f0      	bne.n	800dc7e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800dc9c:	4b42      	ldr	r3, [pc, #264]	@ (800dda8 <RCCEx_PLL3_Config+0x15c>)
 800dc9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dca0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	051b      	lsls	r3, r3, #20
 800dcaa:	493f      	ldr	r1, [pc, #252]	@ (800dda8 <RCCEx_PLL3_Config+0x15c>)
 800dcac:	4313      	orrs	r3, r2
 800dcae:	628b      	str	r3, [r1, #40]	@ 0x28
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	685b      	ldr	r3, [r3, #4]
 800dcb4:	3b01      	subs	r3, #1
 800dcb6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	689b      	ldr	r3, [r3, #8]
 800dcbe:	3b01      	subs	r3, #1
 800dcc0:	025b      	lsls	r3, r3, #9
 800dcc2:	b29b      	uxth	r3, r3
 800dcc4:	431a      	orrs	r2, r3
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	68db      	ldr	r3, [r3, #12]
 800dcca:	3b01      	subs	r3, #1
 800dccc:	041b      	lsls	r3, r3, #16
 800dcce:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800dcd2:	431a      	orrs	r2, r3
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	691b      	ldr	r3, [r3, #16]
 800dcd8:	3b01      	subs	r3, #1
 800dcda:	061b      	lsls	r3, r3, #24
 800dcdc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800dce0:	4931      	ldr	r1, [pc, #196]	@ (800dda8 <RCCEx_PLL3_Config+0x15c>)
 800dce2:	4313      	orrs	r3, r2
 800dce4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800dce6:	4b30      	ldr	r3, [pc, #192]	@ (800dda8 <RCCEx_PLL3_Config+0x15c>)
 800dce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dcea:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	695b      	ldr	r3, [r3, #20]
 800dcf2:	492d      	ldr	r1, [pc, #180]	@ (800dda8 <RCCEx_PLL3_Config+0x15c>)
 800dcf4:	4313      	orrs	r3, r2
 800dcf6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800dcf8:	4b2b      	ldr	r3, [pc, #172]	@ (800dda8 <RCCEx_PLL3_Config+0x15c>)
 800dcfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dcfc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	699b      	ldr	r3, [r3, #24]
 800dd04:	4928      	ldr	r1, [pc, #160]	@ (800dda8 <RCCEx_PLL3_Config+0x15c>)
 800dd06:	4313      	orrs	r3, r2
 800dd08:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800dd0a:	4b27      	ldr	r3, [pc, #156]	@ (800dda8 <RCCEx_PLL3_Config+0x15c>)
 800dd0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd0e:	4a26      	ldr	r2, [pc, #152]	@ (800dda8 <RCCEx_PLL3_Config+0x15c>)
 800dd10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800dd14:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800dd16:	4b24      	ldr	r3, [pc, #144]	@ (800dda8 <RCCEx_PLL3_Config+0x15c>)
 800dd18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dd1a:	4b24      	ldr	r3, [pc, #144]	@ (800ddac <RCCEx_PLL3_Config+0x160>)
 800dd1c:	4013      	ands	r3, r2
 800dd1e:	687a      	ldr	r2, [r7, #4]
 800dd20:	69d2      	ldr	r2, [r2, #28]
 800dd22:	00d2      	lsls	r2, r2, #3
 800dd24:	4920      	ldr	r1, [pc, #128]	@ (800dda8 <RCCEx_PLL3_Config+0x15c>)
 800dd26:	4313      	orrs	r3, r2
 800dd28:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800dd2a:	4b1f      	ldr	r3, [pc, #124]	@ (800dda8 <RCCEx_PLL3_Config+0x15c>)
 800dd2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd2e:	4a1e      	ldr	r2, [pc, #120]	@ (800dda8 <RCCEx_PLL3_Config+0x15c>)
 800dd30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dd34:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800dd36:	683b      	ldr	r3, [r7, #0]
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d106      	bne.n	800dd4a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800dd3c:	4b1a      	ldr	r3, [pc, #104]	@ (800dda8 <RCCEx_PLL3_Config+0x15c>)
 800dd3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd40:	4a19      	ldr	r2, [pc, #100]	@ (800dda8 <RCCEx_PLL3_Config+0x15c>)
 800dd42:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800dd46:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800dd48:	e00f      	b.n	800dd6a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800dd4a:	683b      	ldr	r3, [r7, #0]
 800dd4c:	2b01      	cmp	r3, #1
 800dd4e:	d106      	bne.n	800dd5e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800dd50:	4b15      	ldr	r3, [pc, #84]	@ (800dda8 <RCCEx_PLL3_Config+0x15c>)
 800dd52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd54:	4a14      	ldr	r2, [pc, #80]	@ (800dda8 <RCCEx_PLL3_Config+0x15c>)
 800dd56:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800dd5a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800dd5c:	e005      	b.n	800dd6a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800dd5e:	4b12      	ldr	r3, [pc, #72]	@ (800dda8 <RCCEx_PLL3_Config+0x15c>)
 800dd60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd62:	4a11      	ldr	r2, [pc, #68]	@ (800dda8 <RCCEx_PLL3_Config+0x15c>)
 800dd64:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800dd68:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800dd6a:	4b0f      	ldr	r3, [pc, #60]	@ (800dda8 <RCCEx_PLL3_Config+0x15c>)
 800dd6c:	681b      	ldr	r3, [r3, #0]
 800dd6e:	4a0e      	ldr	r2, [pc, #56]	@ (800dda8 <RCCEx_PLL3_Config+0x15c>)
 800dd70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800dd74:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dd76:	f7f8 f8d3 	bl	8005f20 <HAL_GetTick>
 800dd7a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800dd7c:	e008      	b.n	800dd90 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800dd7e:	f7f8 f8cf 	bl	8005f20 <HAL_GetTick>
 800dd82:	4602      	mov	r2, r0
 800dd84:	68bb      	ldr	r3, [r7, #8]
 800dd86:	1ad3      	subs	r3, r2, r3
 800dd88:	2b02      	cmp	r3, #2
 800dd8a:	d901      	bls.n	800dd90 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800dd8c:	2303      	movs	r3, #3
 800dd8e:	e006      	b.n	800dd9e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800dd90:	4b05      	ldr	r3, [pc, #20]	@ (800dda8 <RCCEx_PLL3_Config+0x15c>)
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d0f0      	beq.n	800dd7e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800dd9c:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd9e:	4618      	mov	r0, r3
 800dda0:	3710      	adds	r7, #16
 800dda2:	46bd      	mov	sp, r7
 800dda4:	bd80      	pop	{r7, pc}
 800dda6:	bf00      	nop
 800dda8:	58024400 	.word	0x58024400
 800ddac:	ffff0007 	.word	0xffff0007

0800ddb0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ddb0:	b580      	push	{r7, lr}
 800ddb2:	b084      	sub	sp, #16
 800ddb4:	af00      	add	r7, sp, #0
 800ddb6:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d101      	bne.n	800ddc2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ddbe:	2301      	movs	r3, #1
 800ddc0:	e10f      	b.n	800dfe2 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	2200      	movs	r2, #0
 800ddc6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	4a87      	ldr	r2, [pc, #540]	@ (800dfec <HAL_SPI_Init+0x23c>)
 800ddce:	4293      	cmp	r3, r2
 800ddd0:	d00f      	beq.n	800ddf2 <HAL_SPI_Init+0x42>
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	681b      	ldr	r3, [r3, #0]
 800ddd6:	4a86      	ldr	r2, [pc, #536]	@ (800dff0 <HAL_SPI_Init+0x240>)
 800ddd8:	4293      	cmp	r3, r2
 800ddda:	d00a      	beq.n	800ddf2 <HAL_SPI_Init+0x42>
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	681b      	ldr	r3, [r3, #0]
 800dde0:	4a84      	ldr	r2, [pc, #528]	@ (800dff4 <HAL_SPI_Init+0x244>)
 800dde2:	4293      	cmp	r3, r2
 800dde4:	d005      	beq.n	800ddf2 <HAL_SPI_Init+0x42>
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	68db      	ldr	r3, [r3, #12]
 800ddea:	2b0f      	cmp	r3, #15
 800ddec:	d901      	bls.n	800ddf2 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800ddee:	2301      	movs	r3, #1
 800ddf0:	e0f7      	b.n	800dfe2 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800ddf2:	6878      	ldr	r0, [r7, #4]
 800ddf4:	f000 fef6 	bl	800ebe4 <SPI_GetPacketSize>
 800ddf8:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	681b      	ldr	r3, [r3, #0]
 800ddfe:	4a7b      	ldr	r2, [pc, #492]	@ (800dfec <HAL_SPI_Init+0x23c>)
 800de00:	4293      	cmp	r3, r2
 800de02:	d00c      	beq.n	800de1e <HAL_SPI_Init+0x6e>
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	681b      	ldr	r3, [r3, #0]
 800de08:	4a79      	ldr	r2, [pc, #484]	@ (800dff0 <HAL_SPI_Init+0x240>)
 800de0a:	4293      	cmp	r3, r2
 800de0c:	d007      	beq.n	800de1e <HAL_SPI_Init+0x6e>
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	4a78      	ldr	r2, [pc, #480]	@ (800dff4 <HAL_SPI_Init+0x244>)
 800de14:	4293      	cmp	r3, r2
 800de16:	d002      	beq.n	800de1e <HAL_SPI_Init+0x6e>
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	2b08      	cmp	r3, #8
 800de1c:	d811      	bhi.n	800de42 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800de22:	4a72      	ldr	r2, [pc, #456]	@ (800dfec <HAL_SPI_Init+0x23c>)
 800de24:	4293      	cmp	r3, r2
 800de26:	d009      	beq.n	800de3c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	681b      	ldr	r3, [r3, #0]
 800de2c:	4a70      	ldr	r2, [pc, #448]	@ (800dff0 <HAL_SPI_Init+0x240>)
 800de2e:	4293      	cmp	r3, r2
 800de30:	d004      	beq.n	800de3c <HAL_SPI_Init+0x8c>
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	4a6f      	ldr	r2, [pc, #444]	@ (800dff4 <HAL_SPI_Init+0x244>)
 800de38:	4293      	cmp	r3, r2
 800de3a:	d104      	bne.n	800de46 <HAL_SPI_Init+0x96>
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	2b10      	cmp	r3, #16
 800de40:	d901      	bls.n	800de46 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800de42:	2301      	movs	r3, #1
 800de44:	e0cd      	b.n	800dfe2 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800de4c:	b2db      	uxtb	r3, r3
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d106      	bne.n	800de60 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	2200      	movs	r2, #0
 800de56:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800de5a:	6878      	ldr	r0, [r7, #4]
 800de5c:	f7f6 f956 	bl	800410c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	2202      	movs	r2, #2
 800de64:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	681a      	ldr	r2, [r3, #0]
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	f022 0201 	bic.w	r2, r2, #1
 800de76:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	681b      	ldr	r3, [r3, #0]
 800de7c:	689b      	ldr	r3, [r3, #8]
 800de7e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800de82:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	699b      	ldr	r3, [r3, #24]
 800de88:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800de8c:	d119      	bne.n	800dec2 <HAL_SPI_Init+0x112>
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	685b      	ldr	r3, [r3, #4]
 800de92:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800de96:	d103      	bne.n	800dea0 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d008      	beq.n	800deb2 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d10c      	bne.n	800dec2 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800deac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800deb0:	d107      	bne.n	800dec2 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	681a      	ldr	r2, [r3, #0]
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800dec0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	685b      	ldr	r3, [r3, #4]
 800dec6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800deca:	2b00      	cmp	r3, #0
 800decc:	d00f      	beq.n	800deee <HAL_SPI_Init+0x13e>
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	68db      	ldr	r3, [r3, #12]
 800ded2:	2b06      	cmp	r3, #6
 800ded4:	d90b      	bls.n	800deee <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	681b      	ldr	r3, [r3, #0]
 800dedc:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	681b      	ldr	r3, [r3, #0]
 800dee8:	430a      	orrs	r2, r1
 800deea:	601a      	str	r2, [r3, #0]
 800deec:	e007      	b.n	800defe <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	681a      	ldr	r2, [r3, #0]
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800defc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	69da      	ldr	r2, [r3, #28]
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df06:	431a      	orrs	r2, r3
 800df08:	68bb      	ldr	r3, [r7, #8]
 800df0a:	431a      	orrs	r2, r3
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800df10:	ea42 0103 	orr.w	r1, r2, r3
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	68da      	ldr	r2, [r3, #12]
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	430a      	orrs	r2, r1
 800df1e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df28:	431a      	orrs	r2, r3
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df2e:	431a      	orrs	r2, r3
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	699b      	ldr	r3, [r3, #24]
 800df34:	431a      	orrs	r2, r3
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	691b      	ldr	r3, [r3, #16]
 800df3a:	431a      	orrs	r2, r3
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	695b      	ldr	r3, [r3, #20]
 800df40:	431a      	orrs	r2, r3
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	6a1b      	ldr	r3, [r3, #32]
 800df46:	431a      	orrs	r2, r3
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	685b      	ldr	r3, [r3, #4]
 800df4c:	431a      	orrs	r2, r3
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800df52:	431a      	orrs	r2, r3
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	689b      	ldr	r3, [r3, #8]
 800df58:	431a      	orrs	r2, r3
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800df5e:	ea42 0103 	orr.w	r1, r2, r3
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	681b      	ldr	r3, [r3, #0]
 800df6a:	430a      	orrs	r2, r1
 800df6c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	685b      	ldr	r3, [r3, #4]
 800df72:	2b00      	cmp	r3, #0
 800df74:	d113      	bne.n	800df9e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	681b      	ldr	r3, [r3, #0]
 800df7a:	689b      	ldr	r3, [r3, #8]
 800df7c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800df88:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	681b      	ldr	r3, [r3, #0]
 800df8e:	689b      	ldr	r3, [r3, #8]
 800df90:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800df9c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	f022 0201 	bic.w	r2, r2, #1
 800dfac:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	685b      	ldr	r3, [r3, #4]
 800dfb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d00a      	beq.n	800dfd0 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	68db      	ldr	r3, [r3, #12]
 800dfc0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	681b      	ldr	r3, [r3, #0]
 800dfcc:	430a      	orrs	r2, r1
 800dfce:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	2200      	movs	r2, #0
 800dfd4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	2201      	movs	r2, #1
 800dfdc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800dfe0:	2300      	movs	r3, #0
}
 800dfe2:	4618      	mov	r0, r3
 800dfe4:	3710      	adds	r7, #16
 800dfe6:	46bd      	mov	sp, r7
 800dfe8:	bd80      	pop	{r7, pc}
 800dfea:	bf00      	nop
 800dfec:	40013000 	.word	0x40013000
 800dff0:	40003800 	.word	0x40003800
 800dff4:	40003c00 	.word	0x40003c00

0800dff8 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800dff8:	b580      	push	{r7, lr}
 800dffa:	b088      	sub	sp, #32
 800dffc:	af02      	add	r7, sp, #8
 800dffe:	60f8      	str	r0, [r7, #12]
 800e000:	60b9      	str	r1, [r7, #8]
 800e002:	603b      	str	r3, [r7, #0]
 800e004:	4613      	mov	r3, r2
 800e006:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800e008:	68fb      	ldr	r3, [r7, #12]
 800e00a:	681b      	ldr	r3, [r3, #0]
 800e00c:	3320      	adds	r3, #32
 800e00e:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e010:	f7f7 ff86 	bl	8005f20 <HAL_GetTick>
 800e014:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e01c:	b2db      	uxtb	r3, r3
 800e01e:	2b01      	cmp	r3, #1
 800e020:	d001      	beq.n	800e026 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800e022:	2302      	movs	r3, #2
 800e024:	e1d1      	b.n	800e3ca <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800e026:	68bb      	ldr	r3, [r7, #8]
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d002      	beq.n	800e032 <HAL_SPI_Transmit+0x3a>
 800e02c:	88fb      	ldrh	r3, [r7, #6]
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d101      	bne.n	800e036 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800e032:	2301      	movs	r3, #1
 800e034:	e1c9      	b.n	800e3ca <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800e03c:	2b01      	cmp	r3, #1
 800e03e:	d101      	bne.n	800e044 <HAL_SPI_Transmit+0x4c>
 800e040:	2302      	movs	r3, #2
 800e042:	e1c2      	b.n	800e3ca <HAL_SPI_Transmit+0x3d2>
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	2201      	movs	r2, #1
 800e048:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	2203      	movs	r2, #3
 800e050:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e054:	68fb      	ldr	r3, [r7, #12]
 800e056:	2200      	movs	r2, #0
 800e058:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800e05c:	68fb      	ldr	r3, [r7, #12]
 800e05e:	68ba      	ldr	r2, [r7, #8]
 800e060:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	88fa      	ldrh	r2, [r7, #6]
 800e066:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800e06a:	68fb      	ldr	r3, [r7, #12]
 800e06c:	88fa      	ldrh	r2, [r7, #6]
 800e06e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800e072:	68fb      	ldr	r3, [r7, #12]
 800e074:	2200      	movs	r2, #0
 800e076:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800e078:	68fb      	ldr	r3, [r7, #12]
 800e07a:	2200      	movs	r2, #0
 800e07c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	2200      	movs	r2, #0
 800e084:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 800e088:	68fb      	ldr	r3, [r7, #12]
 800e08a:	2200      	movs	r2, #0
 800e08c:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	2200      	movs	r2, #0
 800e092:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	689b      	ldr	r3, [r3, #8]
 800e098:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800e09c:	d108      	bne.n	800e0b0 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	681a      	ldr	r2, [r3, #0]
 800e0a4:	68fb      	ldr	r3, [r7, #12]
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e0ac:	601a      	str	r2, [r3, #0]
 800e0ae:	e009      	b.n	800e0c4 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	681b      	ldr	r3, [r3, #0]
 800e0b4:	68db      	ldr	r3, [r3, #12]
 800e0b6:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800e0ba:	68fb      	ldr	r3, [r7, #12]
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800e0c2:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800e0c4:	68fb      	ldr	r3, [r7, #12]
 800e0c6:	681b      	ldr	r3, [r3, #0]
 800e0c8:	685a      	ldr	r2, [r3, #4]
 800e0ca:	4b96      	ldr	r3, [pc, #600]	@ (800e324 <HAL_SPI_Transmit+0x32c>)
 800e0cc:	4013      	ands	r3, r2
 800e0ce:	88f9      	ldrh	r1, [r7, #6]
 800e0d0:	68fa      	ldr	r2, [r7, #12]
 800e0d2:	6812      	ldr	r2, [r2, #0]
 800e0d4:	430b      	orrs	r3, r1
 800e0d6:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	681a      	ldr	r2, [r3, #0]
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	681b      	ldr	r3, [r3, #0]
 800e0e2:	f042 0201 	orr.w	r2, r2, #1
 800e0e6:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	685b      	ldr	r3, [r3, #4]
 800e0ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e0f0:	d107      	bne.n	800e102 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	681a      	ldr	r2, [r3, #0]
 800e0f8:	68fb      	ldr	r3, [r7, #12]
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e100:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800e102:	68fb      	ldr	r3, [r7, #12]
 800e104:	68db      	ldr	r3, [r3, #12]
 800e106:	2b0f      	cmp	r3, #15
 800e108:	d947      	bls.n	800e19a <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800e10a:	e03f      	b.n	800e18c <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800e10c:	68fb      	ldr	r3, [r7, #12]
 800e10e:	681b      	ldr	r3, [r3, #0]
 800e110:	695b      	ldr	r3, [r3, #20]
 800e112:	f003 0302 	and.w	r3, r3, #2
 800e116:	2b02      	cmp	r3, #2
 800e118:	d114      	bne.n	800e144 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800e11a:	68fb      	ldr	r3, [r7, #12]
 800e11c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	681b      	ldr	r3, [r3, #0]
 800e122:	6812      	ldr	r2, [r2, #0]
 800e124:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e12a:	1d1a      	adds	r2, r3, #4
 800e12c:	68fb      	ldr	r3, [r7, #12]
 800e12e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800e130:	68fb      	ldr	r3, [r7, #12]
 800e132:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e136:	b29b      	uxth	r3, r3
 800e138:	3b01      	subs	r3, #1
 800e13a:	b29a      	uxth	r2, r3
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e142:	e023      	b.n	800e18c <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e144:	f7f7 feec 	bl	8005f20 <HAL_GetTick>
 800e148:	4602      	mov	r2, r0
 800e14a:	693b      	ldr	r3, [r7, #16]
 800e14c:	1ad3      	subs	r3, r2, r3
 800e14e:	683a      	ldr	r2, [r7, #0]
 800e150:	429a      	cmp	r2, r3
 800e152:	d803      	bhi.n	800e15c <HAL_SPI_Transmit+0x164>
 800e154:	683b      	ldr	r3, [r7, #0]
 800e156:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e15a:	d102      	bne.n	800e162 <HAL_SPI_Transmit+0x16a>
 800e15c:	683b      	ldr	r3, [r7, #0]
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d114      	bne.n	800e18c <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e162:	68f8      	ldr	r0, [r7, #12]
 800e164:	f000 fc70 	bl	800ea48 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e168:	68fb      	ldr	r3, [r7, #12]
 800e16a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e16e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e172:	68fb      	ldr	r3, [r7, #12]
 800e174:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e178:	68fb      	ldr	r3, [r7, #12]
 800e17a:	2201      	movs	r2, #1
 800e17c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	2200      	movs	r2, #0
 800e184:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800e188:	2303      	movs	r3, #3
 800e18a:	e11e      	b.n	800e3ca <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e192:	b29b      	uxth	r3, r3
 800e194:	2b00      	cmp	r3, #0
 800e196:	d1b9      	bne.n	800e10c <HAL_SPI_Transmit+0x114>
 800e198:	e0f1      	b.n	800e37e <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	68db      	ldr	r3, [r3, #12]
 800e19e:	2b07      	cmp	r3, #7
 800e1a0:	f240 80e6 	bls.w	800e370 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800e1a4:	e05d      	b.n	800e262 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	695b      	ldr	r3, [r3, #20]
 800e1ac:	f003 0302 	and.w	r3, r3, #2
 800e1b0:	2b02      	cmp	r3, #2
 800e1b2:	d132      	bne.n	800e21a <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800e1b4:	68fb      	ldr	r3, [r7, #12]
 800e1b6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e1ba:	b29b      	uxth	r3, r3
 800e1bc:	2b01      	cmp	r3, #1
 800e1be:	d918      	bls.n	800e1f2 <HAL_SPI_Transmit+0x1fa>
 800e1c0:	68fb      	ldr	r3, [r7, #12]
 800e1c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d014      	beq.n	800e1f2 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e1cc:	68fb      	ldr	r3, [r7, #12]
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	6812      	ldr	r2, [r2, #0]
 800e1d2:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800e1d4:	68fb      	ldr	r3, [r7, #12]
 800e1d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e1d8:	1d1a      	adds	r2, r3, #4
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e1e4:	b29b      	uxth	r3, r3
 800e1e6:	3b02      	subs	r3, #2
 800e1e8:	b29a      	uxth	r2, r3
 800e1ea:	68fb      	ldr	r3, [r7, #12]
 800e1ec:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e1f0:	e037      	b.n	800e262 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e1f6:	881a      	ldrh	r2, [r3, #0]
 800e1f8:	697b      	ldr	r3, [r7, #20]
 800e1fa:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e1fc:	68fb      	ldr	r3, [r7, #12]
 800e1fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e200:	1c9a      	adds	r2, r3, #2
 800e202:	68fb      	ldr	r3, [r7, #12]
 800e204:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e20c:	b29b      	uxth	r3, r3
 800e20e:	3b01      	subs	r3, #1
 800e210:	b29a      	uxth	r2, r3
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e218:	e023      	b.n	800e262 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e21a:	f7f7 fe81 	bl	8005f20 <HAL_GetTick>
 800e21e:	4602      	mov	r2, r0
 800e220:	693b      	ldr	r3, [r7, #16]
 800e222:	1ad3      	subs	r3, r2, r3
 800e224:	683a      	ldr	r2, [r7, #0]
 800e226:	429a      	cmp	r2, r3
 800e228:	d803      	bhi.n	800e232 <HAL_SPI_Transmit+0x23a>
 800e22a:	683b      	ldr	r3, [r7, #0]
 800e22c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e230:	d102      	bne.n	800e238 <HAL_SPI_Transmit+0x240>
 800e232:	683b      	ldr	r3, [r7, #0]
 800e234:	2b00      	cmp	r3, #0
 800e236:	d114      	bne.n	800e262 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e238:	68f8      	ldr	r0, [r7, #12]
 800e23a:	f000 fc05 	bl	800ea48 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e23e:	68fb      	ldr	r3, [r7, #12]
 800e240:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e244:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e248:	68fb      	ldr	r3, [r7, #12]
 800e24a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	2201      	movs	r2, #1
 800e252:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	2200      	movs	r2, #0
 800e25a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800e25e:	2303      	movs	r3, #3
 800e260:	e0b3      	b.n	800e3ca <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800e262:	68fb      	ldr	r3, [r7, #12]
 800e264:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e268:	b29b      	uxth	r3, r3
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d19b      	bne.n	800e1a6 <HAL_SPI_Transmit+0x1ae>
 800e26e:	e086      	b.n	800e37e <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800e270:	68fb      	ldr	r3, [r7, #12]
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	695b      	ldr	r3, [r3, #20]
 800e276:	f003 0302 	and.w	r3, r3, #2
 800e27a:	2b02      	cmp	r3, #2
 800e27c:	d154      	bne.n	800e328 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800e27e:	68fb      	ldr	r3, [r7, #12]
 800e280:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e284:	b29b      	uxth	r3, r3
 800e286:	2b03      	cmp	r3, #3
 800e288:	d918      	bls.n	800e2bc <HAL_SPI_Transmit+0x2c4>
 800e28a:	68fb      	ldr	r3, [r7, #12]
 800e28c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e28e:	2b40      	cmp	r3, #64	@ 0x40
 800e290:	d914      	bls.n	800e2bc <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800e292:	68fb      	ldr	r3, [r7, #12]
 800e294:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e296:	68fb      	ldr	r3, [r7, #12]
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	6812      	ldr	r2, [r2, #0]
 800e29c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800e29e:	68fb      	ldr	r3, [r7, #12]
 800e2a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e2a2:	1d1a      	adds	r2, r3, #4
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e2ae:	b29b      	uxth	r3, r3
 800e2b0:	3b04      	subs	r3, #4
 800e2b2:	b29a      	uxth	r2, r3
 800e2b4:	68fb      	ldr	r3, [r7, #12]
 800e2b6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e2ba:	e059      	b.n	800e370 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800e2bc:	68fb      	ldr	r3, [r7, #12]
 800e2be:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e2c2:	b29b      	uxth	r3, r3
 800e2c4:	2b01      	cmp	r3, #1
 800e2c6:	d917      	bls.n	800e2f8 <HAL_SPI_Transmit+0x300>
 800e2c8:	68fb      	ldr	r3, [r7, #12]
 800e2ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d013      	beq.n	800e2f8 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e2d4:	881a      	ldrh	r2, [r3, #0]
 800e2d6:	697b      	ldr	r3, [r7, #20]
 800e2d8:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e2da:	68fb      	ldr	r3, [r7, #12]
 800e2dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e2de:	1c9a      	adds	r2, r3, #2
 800e2e0:	68fb      	ldr	r3, [r7, #12]
 800e2e2:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800e2e4:	68fb      	ldr	r3, [r7, #12]
 800e2e6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e2ea:	b29b      	uxth	r3, r3
 800e2ec:	3b02      	subs	r3, #2
 800e2ee:	b29a      	uxth	r2, r3
 800e2f0:	68fb      	ldr	r3, [r7, #12]
 800e2f2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e2f6:	e03b      	b.n	800e370 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e2f8:	68fb      	ldr	r3, [r7, #12]
 800e2fa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e2fc:	68fb      	ldr	r3, [r7, #12]
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	3320      	adds	r3, #32
 800e302:	7812      	ldrb	r2, [r2, #0]
 800e304:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800e306:	68fb      	ldr	r3, [r7, #12]
 800e308:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e30a:	1c5a      	adds	r2, r3, #1
 800e30c:	68fb      	ldr	r3, [r7, #12]
 800e30e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800e310:	68fb      	ldr	r3, [r7, #12]
 800e312:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e316:	b29b      	uxth	r3, r3
 800e318:	3b01      	subs	r3, #1
 800e31a:	b29a      	uxth	r2, r3
 800e31c:	68fb      	ldr	r3, [r7, #12]
 800e31e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e322:	e025      	b.n	800e370 <HAL_SPI_Transmit+0x378>
 800e324:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e328:	f7f7 fdfa 	bl	8005f20 <HAL_GetTick>
 800e32c:	4602      	mov	r2, r0
 800e32e:	693b      	ldr	r3, [r7, #16]
 800e330:	1ad3      	subs	r3, r2, r3
 800e332:	683a      	ldr	r2, [r7, #0]
 800e334:	429a      	cmp	r2, r3
 800e336:	d803      	bhi.n	800e340 <HAL_SPI_Transmit+0x348>
 800e338:	683b      	ldr	r3, [r7, #0]
 800e33a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e33e:	d102      	bne.n	800e346 <HAL_SPI_Transmit+0x34e>
 800e340:	683b      	ldr	r3, [r7, #0]
 800e342:	2b00      	cmp	r3, #0
 800e344:	d114      	bne.n	800e370 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e346:	68f8      	ldr	r0, [r7, #12]
 800e348:	f000 fb7e 	bl	800ea48 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e34c:	68fb      	ldr	r3, [r7, #12]
 800e34e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e352:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	2201      	movs	r2, #1
 800e360:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e364:	68fb      	ldr	r3, [r7, #12]
 800e366:	2200      	movs	r2, #0
 800e368:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800e36c:	2303      	movs	r3, #3
 800e36e:	e02c      	b.n	800e3ca <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e376:	b29b      	uxth	r3, r3
 800e378:	2b00      	cmp	r3, #0
 800e37a:	f47f af79 	bne.w	800e270 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800e37e:	693b      	ldr	r3, [r7, #16]
 800e380:	9300      	str	r3, [sp, #0]
 800e382:	683b      	ldr	r3, [r7, #0]
 800e384:	2200      	movs	r2, #0
 800e386:	2108      	movs	r1, #8
 800e388:	68f8      	ldr	r0, [r7, #12]
 800e38a:	f000 fbfd 	bl	800eb88 <SPI_WaitOnFlagUntilTimeout>
 800e38e:	4603      	mov	r3, r0
 800e390:	2b00      	cmp	r3, #0
 800e392:	d007      	beq.n	800e3a4 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e39a:	f043 0220 	orr.w	r2, r3, #32
 800e39e:	68fb      	ldr	r3, [r7, #12]
 800e3a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800e3a4:	68f8      	ldr	r0, [r7, #12]
 800e3a6:	f000 fb4f 	bl	800ea48 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	2201      	movs	r2, #1
 800e3ae:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e3b2:	68fb      	ldr	r3, [r7, #12]
 800e3b4:	2200      	movs	r2, #0
 800e3b6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d001      	beq.n	800e3c8 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 800e3c4:	2301      	movs	r3, #1
 800e3c6:	e000      	b.n	800e3ca <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 800e3c8:	2300      	movs	r3, #0
  }
}
 800e3ca:	4618      	mov	r0, r3
 800e3cc:	3718      	adds	r7, #24
 800e3ce:	46bd      	mov	sp, r7
 800e3d0:	bd80      	pop	{r7, pc}
 800e3d2:	bf00      	nop

0800e3d4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800e3d4:	b580      	push	{r7, lr}
 800e3d6:	b08e      	sub	sp, #56	@ 0x38
 800e3d8:	af02      	add	r7, sp, #8
 800e3da:	60f8      	str	r0, [r7, #12]
 800e3dc:	60b9      	str	r1, [r7, #8]
 800e3de:	607a      	str	r2, [r7, #4]
 800e3e0:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	3320      	adds	r3, #32
 800e3e8:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800e3ea:	68fb      	ldr	r3, [r7, #12]
 800e3ec:	681b      	ldr	r3, [r3, #0]
 800e3ee:	3330      	adds	r3, #48	@ 0x30
 800e3f0:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800e3f2:	68fb      	ldr	r3, [r7, #12]
 800e3f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e3f6:	095b      	lsrs	r3, r3, #5
 800e3f8:	b29b      	uxth	r3, r3
 800e3fa:	3301      	adds	r3, #1
 800e3fc:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e3fe:	f7f7 fd8f 	bl	8005f20 <HAL_GetTick>
 800e402:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 800e404:	887b      	ldrh	r3, [r7, #2]
 800e406:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 800e408:	887b      	ldrh	r3, [r7, #2]
 800e40a:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 800e40c:	68fb      	ldr	r3, [r7, #12]
 800e40e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e412:	b2db      	uxtb	r3, r3
 800e414:	2b01      	cmp	r3, #1
 800e416:	d001      	beq.n	800e41c <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 800e418:	2302      	movs	r3, #2
 800e41a:	e310      	b.n	800ea3e <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800e41c:	68bb      	ldr	r3, [r7, #8]
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d005      	beq.n	800e42e <HAL_SPI_TransmitReceive+0x5a>
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	2b00      	cmp	r3, #0
 800e426:	d002      	beq.n	800e42e <HAL_SPI_TransmitReceive+0x5a>
 800e428:	887b      	ldrh	r3, [r7, #2]
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	d101      	bne.n	800e432 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 800e42e:	2301      	movs	r3, #1
 800e430:	e305      	b.n	800ea3e <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800e438:	2b01      	cmp	r3, #1
 800e43a:	d101      	bne.n	800e440 <HAL_SPI_TransmitReceive+0x6c>
 800e43c:	2302      	movs	r3, #2
 800e43e:	e2fe      	b.n	800ea3e <HAL_SPI_TransmitReceive+0x66a>
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	2201      	movs	r2, #1
 800e444:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	2205      	movs	r2, #5
 800e44c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e450:	68fb      	ldr	r3, [r7, #12]
 800e452:	2200      	movs	r2, #0
 800e454:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e458:	68fb      	ldr	r3, [r7, #12]
 800e45a:	687a      	ldr	r2, [r7, #4]
 800e45c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800e45e:	68fb      	ldr	r3, [r7, #12]
 800e460:	887a      	ldrh	r2, [r7, #2]
 800e462:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 800e466:	68fb      	ldr	r3, [r7, #12]
 800e468:	887a      	ldrh	r2, [r7, #2]
 800e46a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800e46e:	68fb      	ldr	r3, [r7, #12]
 800e470:	68ba      	ldr	r2, [r7, #8]
 800e472:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 800e474:	68fb      	ldr	r3, [r7, #12]
 800e476:	887a      	ldrh	r2, [r7, #2]
 800e478:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 800e47c:	68fb      	ldr	r3, [r7, #12]
 800e47e:	887a      	ldrh	r2, [r7, #2]
 800e480:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	2200      	movs	r2, #0
 800e488:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800e48a:	68fb      	ldr	r3, [r7, #12]
 800e48c:	2200      	movs	r2, #0
 800e48e:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800e490:	68fb      	ldr	r3, [r7, #12]
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	68da      	ldr	r2, [r3, #12]
 800e496:	68fb      	ldr	r3, [r7, #12]
 800e498:	681b      	ldr	r3, [r3, #0]
 800e49a:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800e49e:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 800e4a0:	68fb      	ldr	r3, [r7, #12]
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	4a70      	ldr	r2, [pc, #448]	@ (800e668 <HAL_SPI_TransmitReceive+0x294>)
 800e4a6:	4293      	cmp	r3, r2
 800e4a8:	d009      	beq.n	800e4be <HAL_SPI_TransmitReceive+0xea>
 800e4aa:	68fb      	ldr	r3, [r7, #12]
 800e4ac:	681b      	ldr	r3, [r3, #0]
 800e4ae:	4a6f      	ldr	r2, [pc, #444]	@ (800e66c <HAL_SPI_TransmitReceive+0x298>)
 800e4b0:	4293      	cmp	r3, r2
 800e4b2:	d004      	beq.n	800e4be <HAL_SPI_TransmitReceive+0xea>
 800e4b4:	68fb      	ldr	r3, [r7, #12]
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	4a6d      	ldr	r2, [pc, #436]	@ (800e670 <HAL_SPI_TransmitReceive+0x29c>)
 800e4ba:	4293      	cmp	r3, r2
 800e4bc:	d102      	bne.n	800e4c4 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800e4be:	2310      	movs	r3, #16
 800e4c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e4c2:	e001      	b.n	800e4c8 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 800e4c4:	2308      	movs	r3, #8
 800e4c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800e4c8:	68fb      	ldr	r3, [r7, #12]
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	685a      	ldr	r2, [r3, #4]
 800e4ce:	4b69      	ldr	r3, [pc, #420]	@ (800e674 <HAL_SPI_TransmitReceive+0x2a0>)
 800e4d0:	4013      	ands	r3, r2
 800e4d2:	8879      	ldrh	r1, [r7, #2]
 800e4d4:	68fa      	ldr	r2, [r7, #12]
 800e4d6:	6812      	ldr	r2, [r2, #0]
 800e4d8:	430b      	orrs	r3, r1
 800e4da:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800e4dc:	68fb      	ldr	r3, [r7, #12]
 800e4de:	681b      	ldr	r3, [r3, #0]
 800e4e0:	681a      	ldr	r2, [r3, #0]
 800e4e2:	68fb      	ldr	r3, [r7, #12]
 800e4e4:	681b      	ldr	r3, [r3, #0]
 800e4e6:	f042 0201 	orr.w	r2, r2, #1
 800e4ea:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e4ec:	68fb      	ldr	r3, [r7, #12]
 800e4ee:	685b      	ldr	r3, [r3, #4]
 800e4f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e4f4:	d107      	bne.n	800e506 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	681a      	ldr	r2, [r3, #0]
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	681b      	ldr	r3, [r3, #0]
 800e500:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e504:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800e506:	68fb      	ldr	r3, [r7, #12]
 800e508:	68db      	ldr	r3, [r3, #12]
 800e50a:	2b0f      	cmp	r3, #15
 800e50c:	f240 80a2 	bls.w	800e654 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 800e510:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e512:	089b      	lsrs	r3, r3, #2
 800e514:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e516:	e094      	b.n	800e642 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e518:	68fb      	ldr	r3, [r7, #12]
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	695b      	ldr	r3, [r3, #20]
 800e51e:	f003 0302 	and.w	r3, r3, #2
 800e522:	2b02      	cmp	r3, #2
 800e524:	d120      	bne.n	800e568 <HAL_SPI_TransmitReceive+0x194>
 800e526:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d01d      	beq.n	800e568 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800e52c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e52e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800e530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e532:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e534:	429a      	cmp	r2, r3
 800e536:	d217      	bcs.n	800e568 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e53c:	68fb      	ldr	r3, [r7, #12]
 800e53e:	681b      	ldr	r3, [r3, #0]
 800e540:	6812      	ldr	r2, [r2, #0]
 800e542:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800e544:	68fb      	ldr	r3, [r7, #12]
 800e546:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e548:	1d1a      	adds	r2, r3, #4
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800e54e:	68fb      	ldr	r3, [r7, #12]
 800e550:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e554:	b29b      	uxth	r3, r3
 800e556:	3b01      	subs	r3, #1
 800e558:	b29a      	uxth	r2, r3
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800e560:	68fb      	ldr	r3, [r7, #12]
 800e562:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e566:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800e568:	68fb      	ldr	r3, [r7, #12]
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	695b      	ldr	r3, [r3, #20]
 800e56e:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800e570:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e572:	2b00      	cmp	r3, #0
 800e574:	d065      	beq.n	800e642 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	695b      	ldr	r3, [r3, #20]
 800e57c:	f003 0301 	and.w	r3, r3, #1
 800e580:	2b01      	cmp	r3, #1
 800e582:	d118      	bne.n	800e5b6 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e584:	68fb      	ldr	r3, [r7, #12]
 800e586:	681a      	ldr	r2, [r3, #0]
 800e588:	68fb      	ldr	r3, [r7, #12]
 800e58a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e58c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800e58e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e594:	1d1a      	adds	r2, r3, #4
 800e596:	68fb      	ldr	r3, [r7, #12]
 800e598:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e5a0:	b29b      	uxth	r3, r3
 800e5a2:	3b01      	subs	r3, #1
 800e5a4:	b29a      	uxth	r2, r3
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e5b2:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e5b4:	e045      	b.n	800e642 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800e5b6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e5b8:	8bfb      	ldrh	r3, [r7, #30]
 800e5ba:	429a      	cmp	r2, r3
 800e5bc:	d21d      	bcs.n	800e5fa <HAL_SPI_TransmitReceive+0x226>
 800e5be:	697b      	ldr	r3, [r7, #20]
 800e5c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d018      	beq.n	800e5fa <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e5c8:	68fb      	ldr	r3, [r7, #12]
 800e5ca:	681a      	ldr	r2, [r3, #0]
 800e5cc:	68fb      	ldr	r3, [r7, #12]
 800e5ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e5d0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800e5d2:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e5d8:	1d1a      	adds	r2, r3, #4
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e5de:	68fb      	ldr	r3, [r7, #12]
 800e5e0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e5e4:	b29b      	uxth	r3, r3
 800e5e6:	3b01      	subs	r3, #1
 800e5e8:	b29a      	uxth	r2, r3
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e5f0:	68fb      	ldr	r3, [r7, #12]
 800e5f2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e5f6:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e5f8:	e023      	b.n	800e642 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e5fa:	f7f7 fc91 	bl	8005f20 <HAL_GetTick>
 800e5fe:	4602      	mov	r2, r0
 800e600:	69bb      	ldr	r3, [r7, #24]
 800e602:	1ad3      	subs	r3, r2, r3
 800e604:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e606:	429a      	cmp	r2, r3
 800e608:	d803      	bhi.n	800e612 <HAL_SPI_TransmitReceive+0x23e>
 800e60a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e60c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e610:	d102      	bne.n	800e618 <HAL_SPI_TransmitReceive+0x244>
 800e612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e614:	2b00      	cmp	r3, #0
 800e616:	d114      	bne.n	800e642 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800e618:	68f8      	ldr	r0, [r7, #12]
 800e61a:	f000 fa15 	bl	800ea48 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e61e:	68fb      	ldr	r3, [r7, #12]
 800e620:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e624:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800e62e:	68fb      	ldr	r3, [r7, #12]
 800e630:	2201      	movs	r2, #1
 800e632:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	2200      	movs	r2, #0
 800e63a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800e63e:	2303      	movs	r3, #3
 800e640:	e1fd      	b.n	800ea3e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e642:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e644:	2b00      	cmp	r3, #0
 800e646:	f47f af67 	bne.w	800e518 <HAL_SPI_TransmitReceive+0x144>
 800e64a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	f47f af63 	bne.w	800e518 <HAL_SPI_TransmitReceive+0x144>
 800e652:	e1ce      	b.n	800e9f2 <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e654:	68fb      	ldr	r3, [r7, #12]
 800e656:	68db      	ldr	r3, [r3, #12]
 800e658:	2b07      	cmp	r3, #7
 800e65a:	f240 81c2 	bls.w	800e9e2 <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800e65e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e660:	085b      	lsrs	r3, r3, #1
 800e662:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e664:	e0c9      	b.n	800e7fa <HAL_SPI_TransmitReceive+0x426>
 800e666:	bf00      	nop
 800e668:	40013000 	.word	0x40013000
 800e66c:	40003800 	.word	0x40003800
 800e670:	40003c00 	.word	0x40003c00
 800e674:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e678:	68fb      	ldr	r3, [r7, #12]
 800e67a:	681b      	ldr	r3, [r3, #0]
 800e67c:	695b      	ldr	r3, [r3, #20]
 800e67e:	f003 0302 	and.w	r3, r3, #2
 800e682:	2b02      	cmp	r3, #2
 800e684:	d11f      	bne.n	800e6c6 <HAL_SPI_TransmitReceive+0x2f2>
 800e686:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d01c      	beq.n	800e6c6 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800e68c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e68e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800e690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e692:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e694:	429a      	cmp	r2, r3
 800e696:	d216      	bcs.n	800e6c6 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e69c:	881a      	ldrh	r2, [r3, #0]
 800e69e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6a0:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e6a2:	68fb      	ldr	r3, [r7, #12]
 800e6a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e6a6:	1c9a      	adds	r2, r3, #2
 800e6a8:	68fb      	ldr	r3, [r7, #12]
 800e6aa:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800e6ac:	68fb      	ldr	r3, [r7, #12]
 800e6ae:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e6b2:	b29b      	uxth	r3, r3
 800e6b4:	3b01      	subs	r3, #1
 800e6b6:	b29a      	uxth	r2, r3
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800e6be:	68fb      	ldr	r3, [r7, #12]
 800e6c0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e6c4:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	681b      	ldr	r3, [r3, #0]
 800e6ca:	695b      	ldr	r3, [r3, #20]
 800e6cc:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800e6ce:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	f000 8092 	beq.w	800e7fa <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800e6d6:	68fb      	ldr	r3, [r7, #12]
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	695b      	ldr	r3, [r3, #20]
 800e6dc:	f003 0301 	and.w	r3, r3, #1
 800e6e0:	2b01      	cmp	r3, #1
 800e6e2:	d118      	bne.n	800e716 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e6e8:	6a3a      	ldr	r2, [r7, #32]
 800e6ea:	8812      	ldrh	r2, [r2, #0]
 800e6ec:	b292      	uxth	r2, r2
 800e6ee:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e6f0:	68fb      	ldr	r3, [r7, #12]
 800e6f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e6f4:	1c9a      	adds	r2, r3, #2
 800e6f6:	68fb      	ldr	r3, [r7, #12]
 800e6f8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e700:	b29b      	uxth	r3, r3
 800e702:	3b01      	subs	r3, #1
 800e704:	b29a      	uxth	r2, r3
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e70c:	68fb      	ldr	r3, [r7, #12]
 800e70e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e712:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e714:	e071      	b.n	800e7fa <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800e716:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e718:	8bfb      	ldrh	r3, [r7, #30]
 800e71a:	429a      	cmp	r2, r3
 800e71c:	d228      	bcs.n	800e770 <HAL_SPI_TransmitReceive+0x39c>
 800e71e:	697b      	ldr	r3, [r7, #20]
 800e720:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e724:	2b00      	cmp	r3, #0
 800e726:	d023      	beq.n	800e770 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e72c:	6a3a      	ldr	r2, [r7, #32]
 800e72e:	8812      	ldrh	r2, [r2, #0]
 800e730:	b292      	uxth	r2, r2
 800e732:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e738:	1c9a      	adds	r2, r3, #2
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e73e:	68fb      	ldr	r3, [r7, #12]
 800e740:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e742:	6a3a      	ldr	r2, [r7, #32]
 800e744:	8812      	ldrh	r2, [r2, #0]
 800e746:	b292      	uxth	r2, r2
 800e748:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e74a:	68fb      	ldr	r3, [r7, #12]
 800e74c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e74e:	1c9a      	adds	r2, r3, #2
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800e754:	68fb      	ldr	r3, [r7, #12]
 800e756:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e75a:	b29b      	uxth	r3, r3
 800e75c:	3b02      	subs	r3, #2
 800e75e:	b29a      	uxth	r2, r3
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e76c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e76e:	e044      	b.n	800e7fa <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800e770:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e772:	2b01      	cmp	r3, #1
 800e774:	d11d      	bne.n	800e7b2 <HAL_SPI_TransmitReceive+0x3de>
 800e776:	697b      	ldr	r3, [r7, #20]
 800e778:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d018      	beq.n	800e7b2 <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e784:	6a3a      	ldr	r2, [r7, #32]
 800e786:	8812      	ldrh	r2, [r2, #0]
 800e788:	b292      	uxth	r2, r2
 800e78a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e78c:	68fb      	ldr	r3, [r7, #12]
 800e78e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e790:	1c9a      	adds	r2, r3, #2
 800e792:	68fb      	ldr	r3, [r7, #12]
 800e794:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e796:	68fb      	ldr	r3, [r7, #12]
 800e798:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e79c:	b29b      	uxth	r3, r3
 800e79e:	3b01      	subs	r3, #1
 800e7a0:	b29a      	uxth	r2, r3
 800e7a2:	68fb      	ldr	r3, [r7, #12]
 800e7a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e7a8:	68fb      	ldr	r3, [r7, #12]
 800e7aa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e7ae:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e7b0:	e023      	b.n	800e7fa <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e7b2:	f7f7 fbb5 	bl	8005f20 <HAL_GetTick>
 800e7b6:	4602      	mov	r2, r0
 800e7b8:	69bb      	ldr	r3, [r7, #24]
 800e7ba:	1ad3      	subs	r3, r2, r3
 800e7bc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e7be:	429a      	cmp	r2, r3
 800e7c0:	d803      	bhi.n	800e7ca <HAL_SPI_TransmitReceive+0x3f6>
 800e7c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e7c8:	d102      	bne.n	800e7d0 <HAL_SPI_TransmitReceive+0x3fc>
 800e7ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	d114      	bne.n	800e7fa <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800e7d0:	68f8      	ldr	r0, [r7, #12]
 800e7d2:	f000 f939 	bl	800ea48 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e7dc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800e7e6:	68fb      	ldr	r3, [r7, #12]
 800e7e8:	2201      	movs	r2, #1
 800e7ea:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800e7ee:	68fb      	ldr	r3, [r7, #12]
 800e7f0:	2200      	movs	r2, #0
 800e7f2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800e7f6:	2303      	movs	r3, #3
 800e7f8:	e121      	b.n	800ea3e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e7fa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	f47f af3b 	bne.w	800e678 <HAL_SPI_TransmitReceive+0x2a4>
 800e802:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e804:	2b00      	cmp	r3, #0
 800e806:	f47f af37 	bne.w	800e678 <HAL_SPI_TransmitReceive+0x2a4>
 800e80a:	e0f2      	b.n	800e9f2 <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e80c:	68fb      	ldr	r3, [r7, #12]
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	695b      	ldr	r3, [r3, #20]
 800e812:	f003 0302 	and.w	r3, r3, #2
 800e816:	2b02      	cmp	r3, #2
 800e818:	d121      	bne.n	800e85e <HAL_SPI_TransmitReceive+0x48a>
 800e81a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d01e      	beq.n	800e85e <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800e820:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e822:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800e824:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e826:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e828:	429a      	cmp	r2, r3
 800e82a:	d218      	bcs.n	800e85e <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e82c:	68fb      	ldr	r3, [r7, #12]
 800e82e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e830:	68fb      	ldr	r3, [r7, #12]
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	3320      	adds	r3, #32
 800e836:	7812      	ldrb	r2, [r2, #0]
 800e838:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e83e:	1c5a      	adds	r2, r3, #1
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800e844:	68fb      	ldr	r3, [r7, #12]
 800e846:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e84a:	b29b      	uxth	r3, r3
 800e84c:	3b01      	subs	r3, #1
 800e84e:	b29a      	uxth	r2, r3
 800e850:	68fb      	ldr	r3, [r7, #12]
 800e852:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800e856:	68fb      	ldr	r3, [r7, #12]
 800e858:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e85c:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800e85e:	68fb      	ldr	r3, [r7, #12]
 800e860:	681b      	ldr	r3, [r3, #0]
 800e862:	695b      	ldr	r3, [r3, #20]
 800e864:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800e866:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e868:	2b00      	cmp	r3, #0
 800e86a:	f000 80ba 	beq.w	800e9e2 <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800e86e:	68fb      	ldr	r3, [r7, #12]
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	695b      	ldr	r3, [r3, #20]
 800e874:	f003 0301 	and.w	r3, r3, #1
 800e878:	2b01      	cmp	r3, #1
 800e87a:	d11b      	bne.n	800e8b4 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e884:	68fb      	ldr	r3, [r7, #12]
 800e886:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e888:	7812      	ldrb	r2, [r2, #0]
 800e88a:	b2d2      	uxtb	r2, r2
 800e88c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e88e:	68fb      	ldr	r3, [r7, #12]
 800e890:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e892:	1c5a      	adds	r2, r3, #1
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e898:	68fb      	ldr	r3, [r7, #12]
 800e89a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e89e:	b29b      	uxth	r3, r3
 800e8a0:	3b01      	subs	r3, #1
 800e8a2:	b29a      	uxth	r2, r3
 800e8a4:	68fb      	ldr	r3, [r7, #12]
 800e8a6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e8aa:	68fb      	ldr	r3, [r7, #12]
 800e8ac:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e8b0:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e8b2:	e096      	b.n	800e9e2 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800e8b4:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e8b6:	8bfb      	ldrh	r3, [r7, #30]
 800e8b8:	429a      	cmp	r2, r3
 800e8ba:	d24a      	bcs.n	800e952 <HAL_SPI_TransmitReceive+0x57e>
 800e8bc:	697b      	ldr	r3, [r7, #20]
 800e8be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e8c2:	2b00      	cmp	r3, #0
 800e8c4:	d045      	beq.n	800e952 <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e8c6:	68fb      	ldr	r3, [r7, #12]
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e8d2:	7812      	ldrb	r2, [r2, #0]
 800e8d4:	b2d2      	uxtb	r2, r2
 800e8d6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e8dc:	1c5a      	adds	r2, r3, #1
 800e8de:	68fb      	ldr	r3, [r7, #12]
 800e8e0:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	681b      	ldr	r3, [r3, #0]
 800e8e6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e8ea:	68fb      	ldr	r3, [r7, #12]
 800e8ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e8ee:	7812      	ldrb	r2, [r2, #0]
 800e8f0:	b2d2      	uxtb	r2, r2
 800e8f2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e8f8:	1c5a      	adds	r2, r3, #1
 800e8fa:	68fb      	ldr	r3, [r7, #12]
 800e8fc:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e8fe:	68fb      	ldr	r3, [r7, #12]
 800e900:	681b      	ldr	r3, [r3, #0]
 800e902:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e906:	68fb      	ldr	r3, [r7, #12]
 800e908:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e90a:	7812      	ldrb	r2, [r2, #0]
 800e90c:	b2d2      	uxtb	r2, r2
 800e90e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e914:	1c5a      	adds	r2, r3, #1
 800e916:	68fb      	ldr	r3, [r7, #12]
 800e918:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	681b      	ldr	r3, [r3, #0]
 800e91e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e922:	68fb      	ldr	r3, [r7, #12]
 800e924:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e926:	7812      	ldrb	r2, [r2, #0]
 800e928:	b2d2      	uxtb	r2, r2
 800e92a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e92c:	68fb      	ldr	r3, [r7, #12]
 800e92e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e930:	1c5a      	adds	r2, r3, #1
 800e932:	68fb      	ldr	r3, [r7, #12]
 800e934:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800e936:	68fb      	ldr	r3, [r7, #12]
 800e938:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e93c:	b29b      	uxth	r3, r3
 800e93e:	3b04      	subs	r3, #4
 800e940:	b29a      	uxth	r2, r3
 800e942:	68fb      	ldr	r3, [r7, #12]
 800e944:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e948:	68fb      	ldr	r3, [r7, #12]
 800e94a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e94e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e950:	e047      	b.n	800e9e2 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800e952:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e954:	2b03      	cmp	r3, #3
 800e956:	d820      	bhi.n	800e99a <HAL_SPI_TransmitReceive+0x5c6>
 800e958:	697b      	ldr	r3, [r7, #20]
 800e95a:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d01b      	beq.n	800e99a <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e962:	68fb      	ldr	r3, [r7, #12]
 800e964:	681b      	ldr	r3, [r3, #0]
 800e966:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e96a:	68fb      	ldr	r3, [r7, #12]
 800e96c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e96e:	7812      	ldrb	r2, [r2, #0]
 800e970:	b2d2      	uxtb	r2, r2
 800e972:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e974:	68fb      	ldr	r3, [r7, #12]
 800e976:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e978:	1c5a      	adds	r2, r3, #1
 800e97a:	68fb      	ldr	r3, [r7, #12]
 800e97c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e97e:	68fb      	ldr	r3, [r7, #12]
 800e980:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e984:	b29b      	uxth	r3, r3
 800e986:	3b01      	subs	r3, #1
 800e988:	b29a      	uxth	r2, r3
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e990:	68fb      	ldr	r3, [r7, #12]
 800e992:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e996:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e998:	e023      	b.n	800e9e2 <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e99a:	f7f7 fac1 	bl	8005f20 <HAL_GetTick>
 800e99e:	4602      	mov	r2, r0
 800e9a0:	69bb      	ldr	r3, [r7, #24]
 800e9a2:	1ad3      	subs	r3, r2, r3
 800e9a4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e9a6:	429a      	cmp	r2, r3
 800e9a8:	d803      	bhi.n	800e9b2 <HAL_SPI_TransmitReceive+0x5de>
 800e9aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e9ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9b0:	d102      	bne.n	800e9b8 <HAL_SPI_TransmitReceive+0x5e4>
 800e9b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	d114      	bne.n	800e9e2 <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800e9b8:	68f8      	ldr	r0, [r7, #12]
 800e9ba:	f000 f845 	bl	800ea48 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e9be:	68fb      	ldr	r3, [r7, #12]
 800e9c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e9c4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e9c8:	68fb      	ldr	r3, [r7, #12]
 800e9ca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800e9ce:	68fb      	ldr	r3, [r7, #12]
 800e9d0:	2201      	movs	r2, #1
 800e9d2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	2200      	movs	r2, #0
 800e9da:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800e9de:	2303      	movs	r3, #3
 800e9e0:	e02d      	b.n	800ea3e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e9e2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	f47f af11 	bne.w	800e80c <HAL_SPI_TransmitReceive+0x438>
 800e9ea:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	f47f af0d 	bne.w	800e80c <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800e9f2:	69bb      	ldr	r3, [r7, #24]
 800e9f4:	9300      	str	r3, [sp, #0]
 800e9f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e9f8:	2200      	movs	r2, #0
 800e9fa:	2108      	movs	r1, #8
 800e9fc:	68f8      	ldr	r0, [r7, #12]
 800e9fe:	f000 f8c3 	bl	800eb88 <SPI_WaitOnFlagUntilTimeout>
 800ea02:	4603      	mov	r3, r0
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	d007      	beq.n	800ea18 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ea08:	68fb      	ldr	r3, [r7, #12]
 800ea0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ea0e:	f043 0220 	orr.w	r2, r3, #32
 800ea12:	68fb      	ldr	r3, [r7, #12]
 800ea14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800ea18:	68f8      	ldr	r0, [r7, #12]
 800ea1a:	f000 f815 	bl	800ea48 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800ea1e:	68fb      	ldr	r3, [r7, #12]
 800ea20:	2201      	movs	r2, #1
 800ea22:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800ea26:	68fb      	ldr	r3, [r7, #12]
 800ea28:	2200      	movs	r2, #0
 800ea2a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ea2e:	68fb      	ldr	r3, [r7, #12]
 800ea30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	d001      	beq.n	800ea3c <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 800ea38:	2301      	movs	r3, #1
 800ea3a:	e000      	b.n	800ea3e <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 800ea3c:	2300      	movs	r3, #0
  }
}
 800ea3e:	4618      	mov	r0, r3
 800ea40:	3730      	adds	r7, #48	@ 0x30
 800ea42:	46bd      	mov	sp, r7
 800ea44:	bd80      	pop	{r7, pc}
 800ea46:	bf00      	nop

0800ea48 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800ea48:	b480      	push	{r7}
 800ea4a:	b085      	sub	sp, #20
 800ea4c:	af00      	add	r7, sp, #0
 800ea4e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	695b      	ldr	r3, [r3, #20]
 800ea56:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	699a      	ldr	r2, [r3, #24]
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	681b      	ldr	r3, [r3, #0]
 800ea62:	f042 0208 	orr.w	r2, r2, #8
 800ea66:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	681b      	ldr	r3, [r3, #0]
 800ea6c:	699a      	ldr	r2, [r3, #24]
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	681b      	ldr	r3, [r3, #0]
 800ea72:	f042 0210 	orr.w	r2, r2, #16
 800ea76:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	681b      	ldr	r3, [r3, #0]
 800ea7c:	681a      	ldr	r2, [r3, #0]
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	681b      	ldr	r3, [r3, #0]
 800ea82:	f022 0201 	bic.w	r2, r2, #1
 800ea86:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	681b      	ldr	r3, [r3, #0]
 800ea8c:	6919      	ldr	r1, [r3, #16]
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	681a      	ldr	r2, [r3, #0]
 800ea92:	4b3c      	ldr	r3, [pc, #240]	@ (800eb84 <SPI_CloseTransfer+0x13c>)
 800ea94:	400b      	ands	r3, r1
 800ea96:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	689a      	ldr	r2, [r3, #8]
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	681b      	ldr	r3, [r3, #0]
 800eaa2:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800eaa6:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800eaae:	b2db      	uxtb	r3, r3
 800eab0:	2b04      	cmp	r3, #4
 800eab2:	d014      	beq.n	800eade <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800eab4:	68fb      	ldr	r3, [r7, #12]
 800eab6:	f003 0320 	and.w	r3, r3, #32
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	d00f      	beq.n	800eade <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800eac4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	699a      	ldr	r2, [r3, #24]
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	681b      	ldr	r3, [r3, #0]
 800ead8:	f042 0220 	orr.w	r2, r2, #32
 800eadc:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800eae4:	b2db      	uxtb	r3, r3
 800eae6:	2b03      	cmp	r3, #3
 800eae8:	d014      	beq.n	800eb14 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800eaea:	68fb      	ldr	r3, [r7, #12]
 800eaec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	d00f      	beq.n	800eb14 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800eafa:	f043 0204 	orr.w	r2, r3, #4
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	699a      	ldr	r2, [r3, #24]
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800eb12:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	d00f      	beq.n	800eb3e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800eb1e:	687b      	ldr	r3, [r7, #4]
 800eb20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800eb24:	f043 0201 	orr.w	r2, r3, #1
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	681b      	ldr	r3, [r3, #0]
 800eb32:	699a      	ldr	r2, [r3, #24]
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800eb3c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800eb3e:	68fb      	ldr	r3, [r7, #12]
 800eb40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eb44:	2b00      	cmp	r3, #0
 800eb46:	d00f      	beq.n	800eb68 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800eb4e:	f043 0208 	orr.w	r2, r3, #8
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	681b      	ldr	r3, [r3, #0]
 800eb5c:	699a      	ldr	r2, [r3, #24]
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800eb66:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	2200      	movs	r2, #0
 800eb6c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	2200      	movs	r2, #0
 800eb74:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800eb78:	bf00      	nop
 800eb7a:	3714      	adds	r7, #20
 800eb7c:	46bd      	mov	sp, r7
 800eb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb82:	4770      	bx	lr
 800eb84:	fffffc90 	.word	0xfffffc90

0800eb88 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800eb88:	b580      	push	{r7, lr}
 800eb8a:	b084      	sub	sp, #16
 800eb8c:	af00      	add	r7, sp, #0
 800eb8e:	60f8      	str	r0, [r7, #12]
 800eb90:	60b9      	str	r1, [r7, #8]
 800eb92:	603b      	str	r3, [r7, #0]
 800eb94:	4613      	mov	r3, r2
 800eb96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800eb98:	e010      	b.n	800ebbc <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800eb9a:	f7f7 f9c1 	bl	8005f20 <HAL_GetTick>
 800eb9e:	4602      	mov	r2, r0
 800eba0:	69bb      	ldr	r3, [r7, #24]
 800eba2:	1ad3      	subs	r3, r2, r3
 800eba4:	683a      	ldr	r2, [r7, #0]
 800eba6:	429a      	cmp	r2, r3
 800eba8:	d803      	bhi.n	800ebb2 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800ebaa:	683b      	ldr	r3, [r7, #0]
 800ebac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ebb0:	d102      	bne.n	800ebb8 <SPI_WaitOnFlagUntilTimeout+0x30>
 800ebb2:	683b      	ldr	r3, [r7, #0]
 800ebb4:	2b00      	cmp	r3, #0
 800ebb6:	d101      	bne.n	800ebbc <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800ebb8:	2303      	movs	r3, #3
 800ebba:	e00f      	b.n	800ebdc <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800ebbc:	68fb      	ldr	r3, [r7, #12]
 800ebbe:	681b      	ldr	r3, [r3, #0]
 800ebc0:	695a      	ldr	r2, [r3, #20]
 800ebc2:	68bb      	ldr	r3, [r7, #8]
 800ebc4:	4013      	ands	r3, r2
 800ebc6:	68ba      	ldr	r2, [r7, #8]
 800ebc8:	429a      	cmp	r2, r3
 800ebca:	bf0c      	ite	eq
 800ebcc:	2301      	moveq	r3, #1
 800ebce:	2300      	movne	r3, #0
 800ebd0:	b2db      	uxtb	r3, r3
 800ebd2:	461a      	mov	r2, r3
 800ebd4:	79fb      	ldrb	r3, [r7, #7]
 800ebd6:	429a      	cmp	r2, r3
 800ebd8:	d0df      	beq.n	800eb9a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800ebda:	2300      	movs	r3, #0
}
 800ebdc:	4618      	mov	r0, r3
 800ebde:	3710      	adds	r7, #16
 800ebe0:	46bd      	mov	sp, r7
 800ebe2:	bd80      	pop	{r7, pc}

0800ebe4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800ebe4:	b480      	push	{r7}
 800ebe6:	b085      	sub	sp, #20
 800ebe8:	af00      	add	r7, sp, #0
 800ebea:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ebf0:	095b      	lsrs	r3, r3, #5
 800ebf2:	3301      	adds	r3, #1
 800ebf4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	68db      	ldr	r3, [r3, #12]
 800ebfa:	3301      	adds	r3, #1
 800ebfc:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800ebfe:	68bb      	ldr	r3, [r7, #8]
 800ec00:	3307      	adds	r3, #7
 800ec02:	08db      	lsrs	r3, r3, #3
 800ec04:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800ec06:	68bb      	ldr	r3, [r7, #8]
 800ec08:	68fa      	ldr	r2, [r7, #12]
 800ec0a:	fb02 f303 	mul.w	r3, r2, r3
}
 800ec0e:	4618      	mov	r0, r3
 800ec10:	3714      	adds	r7, #20
 800ec12:	46bd      	mov	sp, r7
 800ec14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec18:	4770      	bx	lr

0800ec1a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ec1a:	b580      	push	{r7, lr}
 800ec1c:	b082      	sub	sp, #8
 800ec1e:	af00      	add	r7, sp, #0
 800ec20:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	d101      	bne.n	800ec2c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ec28:	2301      	movs	r3, #1
 800ec2a:	e049      	b.n	800ecc0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ec32:	b2db      	uxtb	r3, r3
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d106      	bne.n	800ec46 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	2200      	movs	r2, #0
 800ec3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ec40:	6878      	ldr	r0, [r7, #4]
 800ec42:	f7f6 f8a9 	bl	8004d98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	2202      	movs	r2, #2
 800ec4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	681a      	ldr	r2, [r3, #0]
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	3304      	adds	r3, #4
 800ec56:	4619      	mov	r1, r3
 800ec58:	4610      	mov	r0, r2
 800ec5a:	f000 fc4b 	bl	800f4f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	2201      	movs	r2, #1
 800ec62:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	2201      	movs	r2, #1
 800ec6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	2201      	movs	r2, #1
 800ec72:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	2201      	movs	r2, #1
 800ec7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	2201      	movs	r2, #1
 800ec82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	2201      	movs	r2, #1
 800ec8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	2201      	movs	r2, #1
 800ec92:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	2201      	movs	r2, #1
 800ec9a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	2201      	movs	r2, #1
 800eca2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	2201      	movs	r2, #1
 800ecaa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	2201      	movs	r2, #1
 800ecb2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	2201      	movs	r2, #1
 800ecba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ecbe:	2300      	movs	r3, #0
}
 800ecc0:	4618      	mov	r0, r3
 800ecc2:	3708      	adds	r7, #8
 800ecc4:	46bd      	mov	sp, r7
 800ecc6:	bd80      	pop	{r7, pc}

0800ecc8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800ecc8:	b480      	push	{r7}
 800ecca:	b085      	sub	sp, #20
 800eccc:	af00      	add	r7, sp, #0
 800ecce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ecd6:	b2db      	uxtb	r3, r3
 800ecd8:	2b01      	cmp	r3, #1
 800ecda:	d001      	beq.n	800ece0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800ecdc:	2301      	movs	r3, #1
 800ecde:	e04c      	b.n	800ed7a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	2202      	movs	r2, #2
 800ece4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	681b      	ldr	r3, [r3, #0]
 800ecec:	4a26      	ldr	r2, [pc, #152]	@ (800ed88 <HAL_TIM_Base_Start+0xc0>)
 800ecee:	4293      	cmp	r3, r2
 800ecf0:	d022      	beq.n	800ed38 <HAL_TIM_Base_Start+0x70>
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	681b      	ldr	r3, [r3, #0]
 800ecf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ecfa:	d01d      	beq.n	800ed38 <HAL_TIM_Base_Start+0x70>
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	4a22      	ldr	r2, [pc, #136]	@ (800ed8c <HAL_TIM_Base_Start+0xc4>)
 800ed02:	4293      	cmp	r3, r2
 800ed04:	d018      	beq.n	800ed38 <HAL_TIM_Base_Start+0x70>
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	4a21      	ldr	r2, [pc, #132]	@ (800ed90 <HAL_TIM_Base_Start+0xc8>)
 800ed0c:	4293      	cmp	r3, r2
 800ed0e:	d013      	beq.n	800ed38 <HAL_TIM_Base_Start+0x70>
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	681b      	ldr	r3, [r3, #0]
 800ed14:	4a1f      	ldr	r2, [pc, #124]	@ (800ed94 <HAL_TIM_Base_Start+0xcc>)
 800ed16:	4293      	cmp	r3, r2
 800ed18:	d00e      	beq.n	800ed38 <HAL_TIM_Base_Start+0x70>
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	681b      	ldr	r3, [r3, #0]
 800ed1e:	4a1e      	ldr	r2, [pc, #120]	@ (800ed98 <HAL_TIM_Base_Start+0xd0>)
 800ed20:	4293      	cmp	r3, r2
 800ed22:	d009      	beq.n	800ed38 <HAL_TIM_Base_Start+0x70>
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	681b      	ldr	r3, [r3, #0]
 800ed28:	4a1c      	ldr	r2, [pc, #112]	@ (800ed9c <HAL_TIM_Base_Start+0xd4>)
 800ed2a:	4293      	cmp	r3, r2
 800ed2c:	d004      	beq.n	800ed38 <HAL_TIM_Base_Start+0x70>
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	681b      	ldr	r3, [r3, #0]
 800ed32:	4a1b      	ldr	r2, [pc, #108]	@ (800eda0 <HAL_TIM_Base_Start+0xd8>)
 800ed34:	4293      	cmp	r3, r2
 800ed36:	d115      	bne.n	800ed64 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	681b      	ldr	r3, [r3, #0]
 800ed3c:	689a      	ldr	r2, [r3, #8]
 800ed3e:	4b19      	ldr	r3, [pc, #100]	@ (800eda4 <HAL_TIM_Base_Start+0xdc>)
 800ed40:	4013      	ands	r3, r2
 800ed42:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ed44:	68fb      	ldr	r3, [r7, #12]
 800ed46:	2b06      	cmp	r3, #6
 800ed48:	d015      	beq.n	800ed76 <HAL_TIM_Base_Start+0xae>
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ed50:	d011      	beq.n	800ed76 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	681a      	ldr	r2, [r3, #0]
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	f042 0201 	orr.w	r2, r2, #1
 800ed60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ed62:	e008      	b.n	800ed76 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	681a      	ldr	r2, [r3, #0]
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	681b      	ldr	r3, [r3, #0]
 800ed6e:	f042 0201 	orr.w	r2, r2, #1
 800ed72:	601a      	str	r2, [r3, #0]
 800ed74:	e000      	b.n	800ed78 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ed76:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ed78:	2300      	movs	r3, #0
}
 800ed7a:	4618      	mov	r0, r3
 800ed7c:	3714      	adds	r7, #20
 800ed7e:	46bd      	mov	sp, r7
 800ed80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed84:	4770      	bx	lr
 800ed86:	bf00      	nop
 800ed88:	40010000 	.word	0x40010000
 800ed8c:	40000400 	.word	0x40000400
 800ed90:	40000800 	.word	0x40000800
 800ed94:	40000c00 	.word	0x40000c00
 800ed98:	40010400 	.word	0x40010400
 800ed9c:	40001800 	.word	0x40001800
 800eda0:	40014000 	.word	0x40014000
 800eda4:	00010007 	.word	0x00010007

0800eda8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800eda8:	b580      	push	{r7, lr}
 800edaa:	b082      	sub	sp, #8
 800edac:	af00      	add	r7, sp, #0
 800edae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d101      	bne.n	800edba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800edb6:	2301      	movs	r3, #1
 800edb8:	e049      	b.n	800ee4e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800edc0:	b2db      	uxtb	r3, r3
 800edc2:	2b00      	cmp	r3, #0
 800edc4:	d106      	bne.n	800edd4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	2200      	movs	r2, #0
 800edca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800edce:	6878      	ldr	r0, [r7, #4]
 800edd0:	f000 f841 	bl	800ee56 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	2202      	movs	r2, #2
 800edd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	681a      	ldr	r2, [r3, #0]
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	3304      	adds	r3, #4
 800ede4:	4619      	mov	r1, r3
 800ede6:	4610      	mov	r0, r2
 800ede8:	f000 fb84 	bl	800f4f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	2201      	movs	r2, #1
 800edf0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	2201      	movs	r2, #1
 800edf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	2201      	movs	r2, #1
 800ee00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	2201      	movs	r2, #1
 800ee08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	2201      	movs	r2, #1
 800ee10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	2201      	movs	r2, #1
 800ee18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	2201      	movs	r2, #1
 800ee20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	2201      	movs	r2, #1
 800ee28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	2201      	movs	r2, #1
 800ee30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	2201      	movs	r2, #1
 800ee38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	2201      	movs	r2, #1
 800ee40:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	2201      	movs	r2, #1
 800ee48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ee4c:	2300      	movs	r3, #0
}
 800ee4e:	4618      	mov	r0, r3
 800ee50:	3708      	adds	r7, #8
 800ee52:	46bd      	mov	sp, r7
 800ee54:	bd80      	pop	{r7, pc}

0800ee56 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800ee56:	b480      	push	{r7}
 800ee58:	b083      	sub	sp, #12
 800ee5a:	af00      	add	r7, sp, #0
 800ee5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800ee5e:	bf00      	nop
 800ee60:	370c      	adds	r7, #12
 800ee62:	46bd      	mov	sp, r7
 800ee64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee68:	4770      	bx	lr

0800ee6a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ee6a:	b580      	push	{r7, lr}
 800ee6c:	b084      	sub	sp, #16
 800ee6e:	af00      	add	r7, sp, #0
 800ee70:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	681b      	ldr	r3, [r3, #0]
 800ee76:	68db      	ldr	r3, [r3, #12]
 800ee78:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	681b      	ldr	r3, [r3, #0]
 800ee7e:	691b      	ldr	r3, [r3, #16]
 800ee80:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ee82:	68bb      	ldr	r3, [r7, #8]
 800ee84:	f003 0302 	and.w	r3, r3, #2
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	d020      	beq.n	800eece <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ee8c:	68fb      	ldr	r3, [r7, #12]
 800ee8e:	f003 0302 	and.w	r3, r3, #2
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	d01b      	beq.n	800eece <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	681b      	ldr	r3, [r3, #0]
 800ee9a:	f06f 0202 	mvn.w	r2, #2
 800ee9e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	2201      	movs	r2, #1
 800eea4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	681b      	ldr	r3, [r3, #0]
 800eeaa:	699b      	ldr	r3, [r3, #24]
 800eeac:	f003 0303 	and.w	r3, r3, #3
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	d003      	beq.n	800eebc <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800eeb4:	6878      	ldr	r0, [r7, #4]
 800eeb6:	f000 faff 	bl	800f4b8 <HAL_TIM_IC_CaptureCallback>
 800eeba:	e005      	b.n	800eec8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800eebc:	6878      	ldr	r0, [r7, #4]
 800eebe:	f000 faf1 	bl	800f4a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800eec2:	6878      	ldr	r0, [r7, #4]
 800eec4:	f000 fb02 	bl	800f4cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	2200      	movs	r2, #0
 800eecc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800eece:	68bb      	ldr	r3, [r7, #8]
 800eed0:	f003 0304 	and.w	r3, r3, #4
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d020      	beq.n	800ef1a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	f003 0304 	and.w	r3, r3, #4
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d01b      	beq.n	800ef1a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	681b      	ldr	r3, [r3, #0]
 800eee6:	f06f 0204 	mvn.w	r2, #4
 800eeea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	2202      	movs	r2, #2
 800eef0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	681b      	ldr	r3, [r3, #0]
 800eef6:	699b      	ldr	r3, [r3, #24]
 800eef8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d003      	beq.n	800ef08 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ef00:	6878      	ldr	r0, [r7, #4]
 800ef02:	f000 fad9 	bl	800f4b8 <HAL_TIM_IC_CaptureCallback>
 800ef06:	e005      	b.n	800ef14 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ef08:	6878      	ldr	r0, [r7, #4]
 800ef0a:	f000 facb 	bl	800f4a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ef0e:	6878      	ldr	r0, [r7, #4]
 800ef10:	f000 fadc 	bl	800f4cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	2200      	movs	r2, #0
 800ef18:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ef1a:	68bb      	ldr	r3, [r7, #8]
 800ef1c:	f003 0308 	and.w	r3, r3, #8
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	d020      	beq.n	800ef66 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ef24:	68fb      	ldr	r3, [r7, #12]
 800ef26:	f003 0308 	and.w	r3, r3, #8
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d01b      	beq.n	800ef66 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	681b      	ldr	r3, [r3, #0]
 800ef32:	f06f 0208 	mvn.w	r2, #8
 800ef36:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	2204      	movs	r2, #4
 800ef3c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	681b      	ldr	r3, [r3, #0]
 800ef42:	69db      	ldr	r3, [r3, #28]
 800ef44:	f003 0303 	and.w	r3, r3, #3
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	d003      	beq.n	800ef54 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ef4c:	6878      	ldr	r0, [r7, #4]
 800ef4e:	f000 fab3 	bl	800f4b8 <HAL_TIM_IC_CaptureCallback>
 800ef52:	e005      	b.n	800ef60 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ef54:	6878      	ldr	r0, [r7, #4]
 800ef56:	f000 faa5 	bl	800f4a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ef5a:	6878      	ldr	r0, [r7, #4]
 800ef5c:	f000 fab6 	bl	800f4cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	2200      	movs	r2, #0
 800ef64:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ef66:	68bb      	ldr	r3, [r7, #8]
 800ef68:	f003 0310 	and.w	r3, r3, #16
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	d020      	beq.n	800efb2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ef70:	68fb      	ldr	r3, [r7, #12]
 800ef72:	f003 0310 	and.w	r3, r3, #16
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d01b      	beq.n	800efb2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	f06f 0210 	mvn.w	r2, #16
 800ef82:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	2208      	movs	r2, #8
 800ef88:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	681b      	ldr	r3, [r3, #0]
 800ef8e:	69db      	ldr	r3, [r3, #28]
 800ef90:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ef94:	2b00      	cmp	r3, #0
 800ef96:	d003      	beq.n	800efa0 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ef98:	6878      	ldr	r0, [r7, #4]
 800ef9a:	f000 fa8d 	bl	800f4b8 <HAL_TIM_IC_CaptureCallback>
 800ef9e:	e005      	b.n	800efac <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800efa0:	6878      	ldr	r0, [r7, #4]
 800efa2:	f000 fa7f 	bl	800f4a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800efa6:	6878      	ldr	r0, [r7, #4]
 800efa8:	f000 fa90 	bl	800f4cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	2200      	movs	r2, #0
 800efb0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800efb2:	68bb      	ldr	r3, [r7, #8]
 800efb4:	f003 0301 	and.w	r3, r3, #1
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d00c      	beq.n	800efd6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800efbc:	68fb      	ldr	r3, [r7, #12]
 800efbe:	f003 0301 	and.w	r3, r3, #1
 800efc2:	2b00      	cmp	r3, #0
 800efc4:	d007      	beq.n	800efd6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	f06f 0201 	mvn.w	r2, #1
 800efce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800efd0:	6878      	ldr	r0, [r7, #4]
 800efd2:	f000 fa5d 	bl	800f490 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800efd6:	68bb      	ldr	r3, [r7, #8]
 800efd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d104      	bne.n	800efea <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800efe0:	68bb      	ldr	r3, [r7, #8]
 800efe2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d00c      	beq.n	800f004 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d007      	beq.n	800f004 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	681b      	ldr	r3, [r3, #0]
 800eff8:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800effc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800effe:	6878      	ldr	r0, [r7, #4]
 800f000:	f000 ffa2 	bl	800ff48 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800f004:	68bb      	ldr	r3, [r7, #8]
 800f006:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	d00c      	beq.n	800f028 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f00e:	68fb      	ldr	r3, [r7, #12]
 800f010:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f014:	2b00      	cmp	r3, #0
 800f016:	d007      	beq.n	800f028 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	681b      	ldr	r3, [r3, #0]
 800f01c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800f020:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f022:	6878      	ldr	r0, [r7, #4]
 800f024:	f000 ff9a 	bl	800ff5c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800f028:	68bb      	ldr	r3, [r7, #8]
 800f02a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f02e:	2b00      	cmp	r3, #0
 800f030:	d00c      	beq.n	800f04c <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800f032:	68fb      	ldr	r3, [r7, #12]
 800f034:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f038:	2b00      	cmp	r3, #0
 800f03a:	d007      	beq.n	800f04c <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	681b      	ldr	r3, [r3, #0]
 800f040:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800f044:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f046:	6878      	ldr	r0, [r7, #4]
 800f048:	f000 fa4a 	bl	800f4e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800f04c:	68bb      	ldr	r3, [r7, #8]
 800f04e:	f003 0320 	and.w	r3, r3, #32
 800f052:	2b00      	cmp	r3, #0
 800f054:	d00c      	beq.n	800f070 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	f003 0320 	and.w	r3, r3, #32
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d007      	beq.n	800f070 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	681b      	ldr	r3, [r3, #0]
 800f064:	f06f 0220 	mvn.w	r2, #32
 800f068:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f06a:	6878      	ldr	r0, [r7, #4]
 800f06c:	f000 ff62 	bl	800ff34 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f070:	bf00      	nop
 800f072:	3710      	adds	r7, #16
 800f074:	46bd      	mov	sp, r7
 800f076:	bd80      	pop	{r7, pc}

0800f078 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f078:	b580      	push	{r7, lr}
 800f07a:	b086      	sub	sp, #24
 800f07c:	af00      	add	r7, sp, #0
 800f07e:	60f8      	str	r0, [r7, #12]
 800f080:	60b9      	str	r1, [r7, #8]
 800f082:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f084:	2300      	movs	r3, #0
 800f086:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f088:	68fb      	ldr	r3, [r7, #12]
 800f08a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f08e:	2b01      	cmp	r3, #1
 800f090:	d101      	bne.n	800f096 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800f092:	2302      	movs	r3, #2
 800f094:	e0ff      	b.n	800f296 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800f096:	68fb      	ldr	r3, [r7, #12]
 800f098:	2201      	movs	r2, #1
 800f09a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	2b14      	cmp	r3, #20
 800f0a2:	f200 80f0 	bhi.w	800f286 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800f0a6:	a201      	add	r2, pc, #4	@ (adr r2, 800f0ac <HAL_TIM_PWM_ConfigChannel+0x34>)
 800f0a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0ac:	0800f101 	.word	0x0800f101
 800f0b0:	0800f287 	.word	0x0800f287
 800f0b4:	0800f287 	.word	0x0800f287
 800f0b8:	0800f287 	.word	0x0800f287
 800f0bc:	0800f141 	.word	0x0800f141
 800f0c0:	0800f287 	.word	0x0800f287
 800f0c4:	0800f287 	.word	0x0800f287
 800f0c8:	0800f287 	.word	0x0800f287
 800f0cc:	0800f183 	.word	0x0800f183
 800f0d0:	0800f287 	.word	0x0800f287
 800f0d4:	0800f287 	.word	0x0800f287
 800f0d8:	0800f287 	.word	0x0800f287
 800f0dc:	0800f1c3 	.word	0x0800f1c3
 800f0e0:	0800f287 	.word	0x0800f287
 800f0e4:	0800f287 	.word	0x0800f287
 800f0e8:	0800f287 	.word	0x0800f287
 800f0ec:	0800f205 	.word	0x0800f205
 800f0f0:	0800f287 	.word	0x0800f287
 800f0f4:	0800f287 	.word	0x0800f287
 800f0f8:	0800f287 	.word	0x0800f287
 800f0fc:	0800f245 	.word	0x0800f245
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f100:	68fb      	ldr	r3, [r7, #12]
 800f102:	681b      	ldr	r3, [r3, #0]
 800f104:	68b9      	ldr	r1, [r7, #8]
 800f106:	4618      	mov	r0, r3
 800f108:	f000 fa94 	bl	800f634 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f10c:	68fb      	ldr	r3, [r7, #12]
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	699a      	ldr	r2, [r3, #24]
 800f112:	68fb      	ldr	r3, [r7, #12]
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	f042 0208 	orr.w	r2, r2, #8
 800f11a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f11c:	68fb      	ldr	r3, [r7, #12]
 800f11e:	681b      	ldr	r3, [r3, #0]
 800f120:	699a      	ldr	r2, [r3, #24]
 800f122:	68fb      	ldr	r3, [r7, #12]
 800f124:	681b      	ldr	r3, [r3, #0]
 800f126:	f022 0204 	bic.w	r2, r2, #4
 800f12a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f12c:	68fb      	ldr	r3, [r7, #12]
 800f12e:	681b      	ldr	r3, [r3, #0]
 800f130:	6999      	ldr	r1, [r3, #24]
 800f132:	68bb      	ldr	r3, [r7, #8]
 800f134:	691a      	ldr	r2, [r3, #16]
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	681b      	ldr	r3, [r3, #0]
 800f13a:	430a      	orrs	r2, r1
 800f13c:	619a      	str	r2, [r3, #24]
      break;
 800f13e:	e0a5      	b.n	800f28c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f140:	68fb      	ldr	r3, [r7, #12]
 800f142:	681b      	ldr	r3, [r3, #0]
 800f144:	68b9      	ldr	r1, [r7, #8]
 800f146:	4618      	mov	r0, r3
 800f148:	f000 fb04 	bl	800f754 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f14c:	68fb      	ldr	r3, [r7, #12]
 800f14e:	681b      	ldr	r3, [r3, #0]
 800f150:	699a      	ldr	r2, [r3, #24]
 800f152:	68fb      	ldr	r3, [r7, #12]
 800f154:	681b      	ldr	r3, [r3, #0]
 800f156:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f15a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f15c:	68fb      	ldr	r3, [r7, #12]
 800f15e:	681b      	ldr	r3, [r3, #0]
 800f160:	699a      	ldr	r2, [r3, #24]
 800f162:	68fb      	ldr	r3, [r7, #12]
 800f164:	681b      	ldr	r3, [r3, #0]
 800f166:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f16a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f16c:	68fb      	ldr	r3, [r7, #12]
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	6999      	ldr	r1, [r3, #24]
 800f172:	68bb      	ldr	r3, [r7, #8]
 800f174:	691b      	ldr	r3, [r3, #16]
 800f176:	021a      	lsls	r2, r3, #8
 800f178:	68fb      	ldr	r3, [r7, #12]
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	430a      	orrs	r2, r1
 800f17e:	619a      	str	r2, [r3, #24]
      break;
 800f180:	e084      	b.n	800f28c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f182:	68fb      	ldr	r3, [r7, #12]
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	68b9      	ldr	r1, [r7, #8]
 800f188:	4618      	mov	r0, r3
 800f18a:	f000 fb6d 	bl	800f868 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f18e:	68fb      	ldr	r3, [r7, #12]
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	69da      	ldr	r2, [r3, #28]
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	681b      	ldr	r3, [r3, #0]
 800f198:	f042 0208 	orr.w	r2, r2, #8
 800f19c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f19e:	68fb      	ldr	r3, [r7, #12]
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	69da      	ldr	r2, [r3, #28]
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	681b      	ldr	r3, [r3, #0]
 800f1a8:	f022 0204 	bic.w	r2, r2, #4
 800f1ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f1ae:	68fb      	ldr	r3, [r7, #12]
 800f1b0:	681b      	ldr	r3, [r3, #0]
 800f1b2:	69d9      	ldr	r1, [r3, #28]
 800f1b4:	68bb      	ldr	r3, [r7, #8]
 800f1b6:	691a      	ldr	r2, [r3, #16]
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	681b      	ldr	r3, [r3, #0]
 800f1bc:	430a      	orrs	r2, r1
 800f1be:	61da      	str	r2, [r3, #28]
      break;
 800f1c0:	e064      	b.n	800f28c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f1c2:	68fb      	ldr	r3, [r7, #12]
 800f1c4:	681b      	ldr	r3, [r3, #0]
 800f1c6:	68b9      	ldr	r1, [r7, #8]
 800f1c8:	4618      	mov	r0, r3
 800f1ca:	f000 fbd5 	bl	800f978 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	681b      	ldr	r3, [r3, #0]
 800f1d2:	69da      	ldr	r2, [r3, #28]
 800f1d4:	68fb      	ldr	r3, [r7, #12]
 800f1d6:	681b      	ldr	r3, [r3, #0]
 800f1d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f1dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f1de:	68fb      	ldr	r3, [r7, #12]
 800f1e0:	681b      	ldr	r3, [r3, #0]
 800f1e2:	69da      	ldr	r2, [r3, #28]
 800f1e4:	68fb      	ldr	r3, [r7, #12]
 800f1e6:	681b      	ldr	r3, [r3, #0]
 800f1e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f1ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f1ee:	68fb      	ldr	r3, [r7, #12]
 800f1f0:	681b      	ldr	r3, [r3, #0]
 800f1f2:	69d9      	ldr	r1, [r3, #28]
 800f1f4:	68bb      	ldr	r3, [r7, #8]
 800f1f6:	691b      	ldr	r3, [r3, #16]
 800f1f8:	021a      	lsls	r2, r3, #8
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	681b      	ldr	r3, [r3, #0]
 800f1fe:	430a      	orrs	r2, r1
 800f200:	61da      	str	r2, [r3, #28]
      break;
 800f202:	e043      	b.n	800f28c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f204:	68fb      	ldr	r3, [r7, #12]
 800f206:	681b      	ldr	r3, [r3, #0]
 800f208:	68b9      	ldr	r1, [r7, #8]
 800f20a:	4618      	mov	r0, r3
 800f20c:	f000 fc1e 	bl	800fa4c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800f210:	68fb      	ldr	r3, [r7, #12]
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f216:	68fb      	ldr	r3, [r7, #12]
 800f218:	681b      	ldr	r3, [r3, #0]
 800f21a:	f042 0208 	orr.w	r2, r2, #8
 800f21e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800f220:	68fb      	ldr	r3, [r7, #12]
 800f222:	681b      	ldr	r3, [r3, #0]
 800f224:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f226:	68fb      	ldr	r3, [r7, #12]
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	f022 0204 	bic.w	r2, r2, #4
 800f22e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800f230:	68fb      	ldr	r3, [r7, #12]
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800f236:	68bb      	ldr	r3, [r7, #8]
 800f238:	691a      	ldr	r2, [r3, #16]
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	681b      	ldr	r3, [r3, #0]
 800f23e:	430a      	orrs	r2, r1
 800f240:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800f242:	e023      	b.n	800f28c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f244:	68fb      	ldr	r3, [r7, #12]
 800f246:	681b      	ldr	r3, [r3, #0]
 800f248:	68b9      	ldr	r1, [r7, #8]
 800f24a:	4618      	mov	r0, r3
 800f24c:	f000 fc62 	bl	800fb14 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800f250:	68fb      	ldr	r3, [r7, #12]
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f256:	68fb      	ldr	r3, [r7, #12]
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f25e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800f260:	68fb      	ldr	r3, [r7, #12]
 800f262:	681b      	ldr	r3, [r3, #0]
 800f264:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	681b      	ldr	r3, [r3, #0]
 800f26a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f26e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800f270:	68fb      	ldr	r3, [r7, #12]
 800f272:	681b      	ldr	r3, [r3, #0]
 800f274:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800f276:	68bb      	ldr	r3, [r7, #8]
 800f278:	691b      	ldr	r3, [r3, #16]
 800f27a:	021a      	lsls	r2, r3, #8
 800f27c:	68fb      	ldr	r3, [r7, #12]
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	430a      	orrs	r2, r1
 800f282:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800f284:	e002      	b.n	800f28c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800f286:	2301      	movs	r3, #1
 800f288:	75fb      	strb	r3, [r7, #23]
      break;
 800f28a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f28c:	68fb      	ldr	r3, [r7, #12]
 800f28e:	2200      	movs	r2, #0
 800f290:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f294:	7dfb      	ldrb	r3, [r7, #23]
}
 800f296:	4618      	mov	r0, r3
 800f298:	3718      	adds	r7, #24
 800f29a:	46bd      	mov	sp, r7
 800f29c:	bd80      	pop	{r7, pc}
 800f29e:	bf00      	nop

0800f2a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f2a0:	b580      	push	{r7, lr}
 800f2a2:	b084      	sub	sp, #16
 800f2a4:	af00      	add	r7, sp, #0
 800f2a6:	6078      	str	r0, [r7, #4]
 800f2a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f2aa:	2300      	movs	r3, #0
 800f2ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f2b4:	2b01      	cmp	r3, #1
 800f2b6:	d101      	bne.n	800f2bc <HAL_TIM_ConfigClockSource+0x1c>
 800f2b8:	2302      	movs	r3, #2
 800f2ba:	e0dc      	b.n	800f476 <HAL_TIM_ConfigClockSource+0x1d6>
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	2201      	movs	r2, #1
 800f2c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	2202      	movs	r2, #2
 800f2c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	681b      	ldr	r3, [r3, #0]
 800f2d0:	689b      	ldr	r3, [r3, #8]
 800f2d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f2d4:	68ba      	ldr	r2, [r7, #8]
 800f2d6:	4b6a      	ldr	r3, [pc, #424]	@ (800f480 <HAL_TIM_ConfigClockSource+0x1e0>)
 800f2d8:	4013      	ands	r3, r2
 800f2da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f2dc:	68bb      	ldr	r3, [r7, #8]
 800f2de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f2e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	681b      	ldr	r3, [r3, #0]
 800f2e8:	68ba      	ldr	r2, [r7, #8]
 800f2ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f2ec:	683b      	ldr	r3, [r7, #0]
 800f2ee:	681b      	ldr	r3, [r3, #0]
 800f2f0:	4a64      	ldr	r2, [pc, #400]	@ (800f484 <HAL_TIM_ConfigClockSource+0x1e4>)
 800f2f2:	4293      	cmp	r3, r2
 800f2f4:	f000 80a9 	beq.w	800f44a <HAL_TIM_ConfigClockSource+0x1aa>
 800f2f8:	4a62      	ldr	r2, [pc, #392]	@ (800f484 <HAL_TIM_ConfigClockSource+0x1e4>)
 800f2fa:	4293      	cmp	r3, r2
 800f2fc:	f200 80ae 	bhi.w	800f45c <HAL_TIM_ConfigClockSource+0x1bc>
 800f300:	4a61      	ldr	r2, [pc, #388]	@ (800f488 <HAL_TIM_ConfigClockSource+0x1e8>)
 800f302:	4293      	cmp	r3, r2
 800f304:	f000 80a1 	beq.w	800f44a <HAL_TIM_ConfigClockSource+0x1aa>
 800f308:	4a5f      	ldr	r2, [pc, #380]	@ (800f488 <HAL_TIM_ConfigClockSource+0x1e8>)
 800f30a:	4293      	cmp	r3, r2
 800f30c:	f200 80a6 	bhi.w	800f45c <HAL_TIM_ConfigClockSource+0x1bc>
 800f310:	4a5e      	ldr	r2, [pc, #376]	@ (800f48c <HAL_TIM_ConfigClockSource+0x1ec>)
 800f312:	4293      	cmp	r3, r2
 800f314:	f000 8099 	beq.w	800f44a <HAL_TIM_ConfigClockSource+0x1aa>
 800f318:	4a5c      	ldr	r2, [pc, #368]	@ (800f48c <HAL_TIM_ConfigClockSource+0x1ec>)
 800f31a:	4293      	cmp	r3, r2
 800f31c:	f200 809e 	bhi.w	800f45c <HAL_TIM_ConfigClockSource+0x1bc>
 800f320:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800f324:	f000 8091 	beq.w	800f44a <HAL_TIM_ConfigClockSource+0x1aa>
 800f328:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800f32c:	f200 8096 	bhi.w	800f45c <HAL_TIM_ConfigClockSource+0x1bc>
 800f330:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f334:	f000 8089 	beq.w	800f44a <HAL_TIM_ConfigClockSource+0x1aa>
 800f338:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f33c:	f200 808e 	bhi.w	800f45c <HAL_TIM_ConfigClockSource+0x1bc>
 800f340:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f344:	d03e      	beq.n	800f3c4 <HAL_TIM_ConfigClockSource+0x124>
 800f346:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f34a:	f200 8087 	bhi.w	800f45c <HAL_TIM_ConfigClockSource+0x1bc>
 800f34e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f352:	f000 8086 	beq.w	800f462 <HAL_TIM_ConfigClockSource+0x1c2>
 800f356:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f35a:	d87f      	bhi.n	800f45c <HAL_TIM_ConfigClockSource+0x1bc>
 800f35c:	2b70      	cmp	r3, #112	@ 0x70
 800f35e:	d01a      	beq.n	800f396 <HAL_TIM_ConfigClockSource+0xf6>
 800f360:	2b70      	cmp	r3, #112	@ 0x70
 800f362:	d87b      	bhi.n	800f45c <HAL_TIM_ConfigClockSource+0x1bc>
 800f364:	2b60      	cmp	r3, #96	@ 0x60
 800f366:	d050      	beq.n	800f40a <HAL_TIM_ConfigClockSource+0x16a>
 800f368:	2b60      	cmp	r3, #96	@ 0x60
 800f36a:	d877      	bhi.n	800f45c <HAL_TIM_ConfigClockSource+0x1bc>
 800f36c:	2b50      	cmp	r3, #80	@ 0x50
 800f36e:	d03c      	beq.n	800f3ea <HAL_TIM_ConfigClockSource+0x14a>
 800f370:	2b50      	cmp	r3, #80	@ 0x50
 800f372:	d873      	bhi.n	800f45c <HAL_TIM_ConfigClockSource+0x1bc>
 800f374:	2b40      	cmp	r3, #64	@ 0x40
 800f376:	d058      	beq.n	800f42a <HAL_TIM_ConfigClockSource+0x18a>
 800f378:	2b40      	cmp	r3, #64	@ 0x40
 800f37a:	d86f      	bhi.n	800f45c <HAL_TIM_ConfigClockSource+0x1bc>
 800f37c:	2b30      	cmp	r3, #48	@ 0x30
 800f37e:	d064      	beq.n	800f44a <HAL_TIM_ConfigClockSource+0x1aa>
 800f380:	2b30      	cmp	r3, #48	@ 0x30
 800f382:	d86b      	bhi.n	800f45c <HAL_TIM_ConfigClockSource+0x1bc>
 800f384:	2b20      	cmp	r3, #32
 800f386:	d060      	beq.n	800f44a <HAL_TIM_ConfigClockSource+0x1aa>
 800f388:	2b20      	cmp	r3, #32
 800f38a:	d867      	bhi.n	800f45c <HAL_TIM_ConfigClockSource+0x1bc>
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	d05c      	beq.n	800f44a <HAL_TIM_ConfigClockSource+0x1aa>
 800f390:	2b10      	cmp	r3, #16
 800f392:	d05a      	beq.n	800f44a <HAL_TIM_ConfigClockSource+0x1aa>
 800f394:	e062      	b.n	800f45c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f39a:	683b      	ldr	r3, [r7, #0]
 800f39c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f39e:	683b      	ldr	r3, [r7, #0]
 800f3a0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f3a2:	683b      	ldr	r3, [r7, #0]
 800f3a4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f3a6:	f000 fc99 	bl	800fcdc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	681b      	ldr	r3, [r3, #0]
 800f3ae:	689b      	ldr	r3, [r3, #8]
 800f3b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f3b2:	68bb      	ldr	r3, [r7, #8]
 800f3b4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800f3b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	681b      	ldr	r3, [r3, #0]
 800f3be:	68ba      	ldr	r2, [r7, #8]
 800f3c0:	609a      	str	r2, [r3, #8]
      break;
 800f3c2:	e04f      	b.n	800f464 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f3c8:	683b      	ldr	r3, [r7, #0]
 800f3ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f3cc:	683b      	ldr	r3, [r7, #0]
 800f3ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f3d0:	683b      	ldr	r3, [r7, #0]
 800f3d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f3d4:	f000 fc82 	bl	800fcdc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	689a      	ldr	r2, [r3, #8]
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	681b      	ldr	r3, [r3, #0]
 800f3e2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f3e6:	609a      	str	r2, [r3, #8]
      break;
 800f3e8:	e03c      	b.n	800f464 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f3ee:	683b      	ldr	r3, [r7, #0]
 800f3f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f3f2:	683b      	ldr	r3, [r7, #0]
 800f3f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f3f6:	461a      	mov	r2, r3
 800f3f8:	f000 fbf2 	bl	800fbe0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	681b      	ldr	r3, [r3, #0]
 800f400:	2150      	movs	r1, #80	@ 0x50
 800f402:	4618      	mov	r0, r3
 800f404:	f000 fc4c 	bl	800fca0 <TIM_ITRx_SetConfig>
      break;
 800f408:	e02c      	b.n	800f464 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f40e:	683b      	ldr	r3, [r7, #0]
 800f410:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f412:	683b      	ldr	r3, [r7, #0]
 800f414:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f416:	461a      	mov	r2, r3
 800f418:	f000 fc11 	bl	800fc3e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	681b      	ldr	r3, [r3, #0]
 800f420:	2160      	movs	r1, #96	@ 0x60
 800f422:	4618      	mov	r0, r3
 800f424:	f000 fc3c 	bl	800fca0 <TIM_ITRx_SetConfig>
      break;
 800f428:	e01c      	b.n	800f464 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f42e:	683b      	ldr	r3, [r7, #0]
 800f430:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f432:	683b      	ldr	r3, [r7, #0]
 800f434:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f436:	461a      	mov	r2, r3
 800f438:	f000 fbd2 	bl	800fbe0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	681b      	ldr	r3, [r3, #0]
 800f440:	2140      	movs	r1, #64	@ 0x40
 800f442:	4618      	mov	r0, r3
 800f444:	f000 fc2c 	bl	800fca0 <TIM_ITRx_SetConfig>
      break;
 800f448:	e00c      	b.n	800f464 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	681a      	ldr	r2, [r3, #0]
 800f44e:	683b      	ldr	r3, [r7, #0]
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	4619      	mov	r1, r3
 800f454:	4610      	mov	r0, r2
 800f456:	f000 fc23 	bl	800fca0 <TIM_ITRx_SetConfig>
      break;
 800f45a:	e003      	b.n	800f464 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800f45c:	2301      	movs	r3, #1
 800f45e:	73fb      	strb	r3, [r7, #15]
      break;
 800f460:	e000      	b.n	800f464 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800f462:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	2201      	movs	r2, #1
 800f468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	2200      	movs	r2, #0
 800f470:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f474:	7bfb      	ldrb	r3, [r7, #15]
}
 800f476:	4618      	mov	r0, r3
 800f478:	3710      	adds	r7, #16
 800f47a:	46bd      	mov	sp, r7
 800f47c:	bd80      	pop	{r7, pc}
 800f47e:	bf00      	nop
 800f480:	ffceff88 	.word	0xffceff88
 800f484:	00100040 	.word	0x00100040
 800f488:	00100030 	.word	0x00100030
 800f48c:	00100020 	.word	0x00100020

0800f490 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f490:	b480      	push	{r7}
 800f492:	b083      	sub	sp, #12
 800f494:	af00      	add	r7, sp, #0
 800f496:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800f498:	bf00      	nop
 800f49a:	370c      	adds	r7, #12
 800f49c:	46bd      	mov	sp, r7
 800f49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4a2:	4770      	bx	lr

0800f4a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f4a4:	b480      	push	{r7}
 800f4a6:	b083      	sub	sp, #12
 800f4a8:	af00      	add	r7, sp, #0
 800f4aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f4ac:	bf00      	nop
 800f4ae:	370c      	adds	r7, #12
 800f4b0:	46bd      	mov	sp, r7
 800f4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4b6:	4770      	bx	lr

0800f4b8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f4b8:	b480      	push	{r7}
 800f4ba:	b083      	sub	sp, #12
 800f4bc:	af00      	add	r7, sp, #0
 800f4be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f4c0:	bf00      	nop
 800f4c2:	370c      	adds	r7, #12
 800f4c4:	46bd      	mov	sp, r7
 800f4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ca:	4770      	bx	lr

0800f4cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f4cc:	b480      	push	{r7}
 800f4ce:	b083      	sub	sp, #12
 800f4d0:	af00      	add	r7, sp, #0
 800f4d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f4d4:	bf00      	nop
 800f4d6:	370c      	adds	r7, #12
 800f4d8:	46bd      	mov	sp, r7
 800f4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4de:	4770      	bx	lr

0800f4e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f4e0:	b480      	push	{r7}
 800f4e2:	b083      	sub	sp, #12
 800f4e4:	af00      	add	r7, sp, #0
 800f4e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f4e8:	bf00      	nop
 800f4ea:	370c      	adds	r7, #12
 800f4ec:	46bd      	mov	sp, r7
 800f4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4f2:	4770      	bx	lr

0800f4f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f4f4:	b480      	push	{r7}
 800f4f6:	b085      	sub	sp, #20
 800f4f8:	af00      	add	r7, sp, #0
 800f4fa:	6078      	str	r0, [r7, #4]
 800f4fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	681b      	ldr	r3, [r3, #0]
 800f502:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	4a43      	ldr	r2, [pc, #268]	@ (800f614 <TIM_Base_SetConfig+0x120>)
 800f508:	4293      	cmp	r3, r2
 800f50a:	d013      	beq.n	800f534 <TIM_Base_SetConfig+0x40>
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f512:	d00f      	beq.n	800f534 <TIM_Base_SetConfig+0x40>
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	4a40      	ldr	r2, [pc, #256]	@ (800f618 <TIM_Base_SetConfig+0x124>)
 800f518:	4293      	cmp	r3, r2
 800f51a:	d00b      	beq.n	800f534 <TIM_Base_SetConfig+0x40>
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	4a3f      	ldr	r2, [pc, #252]	@ (800f61c <TIM_Base_SetConfig+0x128>)
 800f520:	4293      	cmp	r3, r2
 800f522:	d007      	beq.n	800f534 <TIM_Base_SetConfig+0x40>
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	4a3e      	ldr	r2, [pc, #248]	@ (800f620 <TIM_Base_SetConfig+0x12c>)
 800f528:	4293      	cmp	r3, r2
 800f52a:	d003      	beq.n	800f534 <TIM_Base_SetConfig+0x40>
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	4a3d      	ldr	r2, [pc, #244]	@ (800f624 <TIM_Base_SetConfig+0x130>)
 800f530:	4293      	cmp	r3, r2
 800f532:	d108      	bne.n	800f546 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f534:	68fb      	ldr	r3, [r7, #12]
 800f536:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f53a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f53c:	683b      	ldr	r3, [r7, #0]
 800f53e:	685b      	ldr	r3, [r3, #4]
 800f540:	68fa      	ldr	r2, [r7, #12]
 800f542:	4313      	orrs	r3, r2
 800f544:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	4a32      	ldr	r2, [pc, #200]	@ (800f614 <TIM_Base_SetConfig+0x120>)
 800f54a:	4293      	cmp	r3, r2
 800f54c:	d01f      	beq.n	800f58e <TIM_Base_SetConfig+0x9a>
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f554:	d01b      	beq.n	800f58e <TIM_Base_SetConfig+0x9a>
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	4a2f      	ldr	r2, [pc, #188]	@ (800f618 <TIM_Base_SetConfig+0x124>)
 800f55a:	4293      	cmp	r3, r2
 800f55c:	d017      	beq.n	800f58e <TIM_Base_SetConfig+0x9a>
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	4a2e      	ldr	r2, [pc, #184]	@ (800f61c <TIM_Base_SetConfig+0x128>)
 800f562:	4293      	cmp	r3, r2
 800f564:	d013      	beq.n	800f58e <TIM_Base_SetConfig+0x9a>
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	4a2d      	ldr	r2, [pc, #180]	@ (800f620 <TIM_Base_SetConfig+0x12c>)
 800f56a:	4293      	cmp	r3, r2
 800f56c:	d00f      	beq.n	800f58e <TIM_Base_SetConfig+0x9a>
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	4a2c      	ldr	r2, [pc, #176]	@ (800f624 <TIM_Base_SetConfig+0x130>)
 800f572:	4293      	cmp	r3, r2
 800f574:	d00b      	beq.n	800f58e <TIM_Base_SetConfig+0x9a>
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	4a2b      	ldr	r2, [pc, #172]	@ (800f628 <TIM_Base_SetConfig+0x134>)
 800f57a:	4293      	cmp	r3, r2
 800f57c:	d007      	beq.n	800f58e <TIM_Base_SetConfig+0x9a>
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	4a2a      	ldr	r2, [pc, #168]	@ (800f62c <TIM_Base_SetConfig+0x138>)
 800f582:	4293      	cmp	r3, r2
 800f584:	d003      	beq.n	800f58e <TIM_Base_SetConfig+0x9a>
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	4a29      	ldr	r2, [pc, #164]	@ (800f630 <TIM_Base_SetConfig+0x13c>)
 800f58a:	4293      	cmp	r3, r2
 800f58c:	d108      	bne.n	800f5a0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f58e:	68fb      	ldr	r3, [r7, #12]
 800f590:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f594:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f596:	683b      	ldr	r3, [r7, #0]
 800f598:	68db      	ldr	r3, [r3, #12]
 800f59a:	68fa      	ldr	r2, [r7, #12]
 800f59c:	4313      	orrs	r3, r2
 800f59e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f5a0:	68fb      	ldr	r3, [r7, #12]
 800f5a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800f5a6:	683b      	ldr	r3, [r7, #0]
 800f5a8:	695b      	ldr	r3, [r3, #20]
 800f5aa:	4313      	orrs	r3, r2
 800f5ac:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f5ae:	683b      	ldr	r3, [r7, #0]
 800f5b0:	689a      	ldr	r2, [r3, #8]
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f5b6:	683b      	ldr	r3, [r7, #0]
 800f5b8:	681a      	ldr	r2, [r3, #0]
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	4a14      	ldr	r2, [pc, #80]	@ (800f614 <TIM_Base_SetConfig+0x120>)
 800f5c2:	4293      	cmp	r3, r2
 800f5c4:	d00f      	beq.n	800f5e6 <TIM_Base_SetConfig+0xf2>
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	4a16      	ldr	r2, [pc, #88]	@ (800f624 <TIM_Base_SetConfig+0x130>)
 800f5ca:	4293      	cmp	r3, r2
 800f5cc:	d00b      	beq.n	800f5e6 <TIM_Base_SetConfig+0xf2>
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	4a15      	ldr	r2, [pc, #84]	@ (800f628 <TIM_Base_SetConfig+0x134>)
 800f5d2:	4293      	cmp	r3, r2
 800f5d4:	d007      	beq.n	800f5e6 <TIM_Base_SetConfig+0xf2>
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	4a14      	ldr	r2, [pc, #80]	@ (800f62c <TIM_Base_SetConfig+0x138>)
 800f5da:	4293      	cmp	r3, r2
 800f5dc:	d003      	beq.n	800f5e6 <TIM_Base_SetConfig+0xf2>
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	4a13      	ldr	r2, [pc, #76]	@ (800f630 <TIM_Base_SetConfig+0x13c>)
 800f5e2:	4293      	cmp	r3, r2
 800f5e4:	d103      	bne.n	800f5ee <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f5e6:	683b      	ldr	r3, [r7, #0]
 800f5e8:	691a      	ldr	r2, [r3, #16]
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	f043 0204 	orr.w	r2, r3, #4
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	2201      	movs	r2, #1
 800f5fe:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	68fa      	ldr	r2, [r7, #12]
 800f604:	601a      	str	r2, [r3, #0]
}
 800f606:	bf00      	nop
 800f608:	3714      	adds	r7, #20
 800f60a:	46bd      	mov	sp, r7
 800f60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f610:	4770      	bx	lr
 800f612:	bf00      	nop
 800f614:	40010000 	.word	0x40010000
 800f618:	40000400 	.word	0x40000400
 800f61c:	40000800 	.word	0x40000800
 800f620:	40000c00 	.word	0x40000c00
 800f624:	40010400 	.word	0x40010400
 800f628:	40014000 	.word	0x40014000
 800f62c:	40014400 	.word	0x40014400
 800f630:	40014800 	.word	0x40014800

0800f634 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f634:	b480      	push	{r7}
 800f636:	b087      	sub	sp, #28
 800f638:	af00      	add	r7, sp, #0
 800f63a:	6078      	str	r0, [r7, #4]
 800f63c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	6a1b      	ldr	r3, [r3, #32]
 800f642:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	6a1b      	ldr	r3, [r3, #32]
 800f648:	f023 0201 	bic.w	r2, r3, #1
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	685b      	ldr	r3, [r3, #4]
 800f654:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	699b      	ldr	r3, [r3, #24]
 800f65a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f65c:	68fa      	ldr	r2, [r7, #12]
 800f65e:	4b37      	ldr	r3, [pc, #220]	@ (800f73c <TIM_OC1_SetConfig+0x108>)
 800f660:	4013      	ands	r3, r2
 800f662:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	f023 0303 	bic.w	r3, r3, #3
 800f66a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f66c:	683b      	ldr	r3, [r7, #0]
 800f66e:	681b      	ldr	r3, [r3, #0]
 800f670:	68fa      	ldr	r2, [r7, #12]
 800f672:	4313      	orrs	r3, r2
 800f674:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f676:	697b      	ldr	r3, [r7, #20]
 800f678:	f023 0302 	bic.w	r3, r3, #2
 800f67c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f67e:	683b      	ldr	r3, [r7, #0]
 800f680:	689b      	ldr	r3, [r3, #8]
 800f682:	697a      	ldr	r2, [r7, #20]
 800f684:	4313      	orrs	r3, r2
 800f686:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	4a2d      	ldr	r2, [pc, #180]	@ (800f740 <TIM_OC1_SetConfig+0x10c>)
 800f68c:	4293      	cmp	r3, r2
 800f68e:	d00f      	beq.n	800f6b0 <TIM_OC1_SetConfig+0x7c>
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	4a2c      	ldr	r2, [pc, #176]	@ (800f744 <TIM_OC1_SetConfig+0x110>)
 800f694:	4293      	cmp	r3, r2
 800f696:	d00b      	beq.n	800f6b0 <TIM_OC1_SetConfig+0x7c>
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	4a2b      	ldr	r2, [pc, #172]	@ (800f748 <TIM_OC1_SetConfig+0x114>)
 800f69c:	4293      	cmp	r3, r2
 800f69e:	d007      	beq.n	800f6b0 <TIM_OC1_SetConfig+0x7c>
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	4a2a      	ldr	r2, [pc, #168]	@ (800f74c <TIM_OC1_SetConfig+0x118>)
 800f6a4:	4293      	cmp	r3, r2
 800f6a6:	d003      	beq.n	800f6b0 <TIM_OC1_SetConfig+0x7c>
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	4a29      	ldr	r2, [pc, #164]	@ (800f750 <TIM_OC1_SetConfig+0x11c>)
 800f6ac:	4293      	cmp	r3, r2
 800f6ae:	d10c      	bne.n	800f6ca <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f6b0:	697b      	ldr	r3, [r7, #20]
 800f6b2:	f023 0308 	bic.w	r3, r3, #8
 800f6b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f6b8:	683b      	ldr	r3, [r7, #0]
 800f6ba:	68db      	ldr	r3, [r3, #12]
 800f6bc:	697a      	ldr	r2, [r7, #20]
 800f6be:	4313      	orrs	r3, r2
 800f6c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f6c2:	697b      	ldr	r3, [r7, #20]
 800f6c4:	f023 0304 	bic.w	r3, r3, #4
 800f6c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	4a1c      	ldr	r2, [pc, #112]	@ (800f740 <TIM_OC1_SetConfig+0x10c>)
 800f6ce:	4293      	cmp	r3, r2
 800f6d0:	d00f      	beq.n	800f6f2 <TIM_OC1_SetConfig+0xbe>
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	4a1b      	ldr	r2, [pc, #108]	@ (800f744 <TIM_OC1_SetConfig+0x110>)
 800f6d6:	4293      	cmp	r3, r2
 800f6d8:	d00b      	beq.n	800f6f2 <TIM_OC1_SetConfig+0xbe>
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	4a1a      	ldr	r2, [pc, #104]	@ (800f748 <TIM_OC1_SetConfig+0x114>)
 800f6de:	4293      	cmp	r3, r2
 800f6e0:	d007      	beq.n	800f6f2 <TIM_OC1_SetConfig+0xbe>
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	4a19      	ldr	r2, [pc, #100]	@ (800f74c <TIM_OC1_SetConfig+0x118>)
 800f6e6:	4293      	cmp	r3, r2
 800f6e8:	d003      	beq.n	800f6f2 <TIM_OC1_SetConfig+0xbe>
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	4a18      	ldr	r2, [pc, #96]	@ (800f750 <TIM_OC1_SetConfig+0x11c>)
 800f6ee:	4293      	cmp	r3, r2
 800f6f0:	d111      	bne.n	800f716 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f6f2:	693b      	ldr	r3, [r7, #16]
 800f6f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f6f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f6fa:	693b      	ldr	r3, [r7, #16]
 800f6fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f700:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f702:	683b      	ldr	r3, [r7, #0]
 800f704:	695b      	ldr	r3, [r3, #20]
 800f706:	693a      	ldr	r2, [r7, #16]
 800f708:	4313      	orrs	r3, r2
 800f70a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f70c:	683b      	ldr	r3, [r7, #0]
 800f70e:	699b      	ldr	r3, [r3, #24]
 800f710:	693a      	ldr	r2, [r7, #16]
 800f712:	4313      	orrs	r3, r2
 800f714:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	693a      	ldr	r2, [r7, #16]
 800f71a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	68fa      	ldr	r2, [r7, #12]
 800f720:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f722:	683b      	ldr	r3, [r7, #0]
 800f724:	685a      	ldr	r2, [r3, #4]
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	697a      	ldr	r2, [r7, #20]
 800f72e:	621a      	str	r2, [r3, #32]
}
 800f730:	bf00      	nop
 800f732:	371c      	adds	r7, #28
 800f734:	46bd      	mov	sp, r7
 800f736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f73a:	4770      	bx	lr
 800f73c:	fffeff8f 	.word	0xfffeff8f
 800f740:	40010000 	.word	0x40010000
 800f744:	40010400 	.word	0x40010400
 800f748:	40014000 	.word	0x40014000
 800f74c:	40014400 	.word	0x40014400
 800f750:	40014800 	.word	0x40014800

0800f754 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f754:	b480      	push	{r7}
 800f756:	b087      	sub	sp, #28
 800f758:	af00      	add	r7, sp, #0
 800f75a:	6078      	str	r0, [r7, #4]
 800f75c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	6a1b      	ldr	r3, [r3, #32]
 800f762:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	6a1b      	ldr	r3, [r3, #32]
 800f768:	f023 0210 	bic.w	r2, r3, #16
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	685b      	ldr	r3, [r3, #4]
 800f774:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	699b      	ldr	r3, [r3, #24]
 800f77a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f77c:	68fa      	ldr	r2, [r7, #12]
 800f77e:	4b34      	ldr	r3, [pc, #208]	@ (800f850 <TIM_OC2_SetConfig+0xfc>)
 800f780:	4013      	ands	r3, r2
 800f782:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f784:	68fb      	ldr	r3, [r7, #12]
 800f786:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f78a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f78c:	683b      	ldr	r3, [r7, #0]
 800f78e:	681b      	ldr	r3, [r3, #0]
 800f790:	021b      	lsls	r3, r3, #8
 800f792:	68fa      	ldr	r2, [r7, #12]
 800f794:	4313      	orrs	r3, r2
 800f796:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f798:	697b      	ldr	r3, [r7, #20]
 800f79a:	f023 0320 	bic.w	r3, r3, #32
 800f79e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f7a0:	683b      	ldr	r3, [r7, #0]
 800f7a2:	689b      	ldr	r3, [r3, #8]
 800f7a4:	011b      	lsls	r3, r3, #4
 800f7a6:	697a      	ldr	r2, [r7, #20]
 800f7a8:	4313      	orrs	r3, r2
 800f7aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	4a29      	ldr	r2, [pc, #164]	@ (800f854 <TIM_OC2_SetConfig+0x100>)
 800f7b0:	4293      	cmp	r3, r2
 800f7b2:	d003      	beq.n	800f7bc <TIM_OC2_SetConfig+0x68>
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	4a28      	ldr	r2, [pc, #160]	@ (800f858 <TIM_OC2_SetConfig+0x104>)
 800f7b8:	4293      	cmp	r3, r2
 800f7ba:	d10d      	bne.n	800f7d8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f7bc:	697b      	ldr	r3, [r7, #20]
 800f7be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f7c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f7c4:	683b      	ldr	r3, [r7, #0]
 800f7c6:	68db      	ldr	r3, [r3, #12]
 800f7c8:	011b      	lsls	r3, r3, #4
 800f7ca:	697a      	ldr	r2, [r7, #20]
 800f7cc:	4313      	orrs	r3, r2
 800f7ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f7d0:	697b      	ldr	r3, [r7, #20]
 800f7d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f7d6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	4a1e      	ldr	r2, [pc, #120]	@ (800f854 <TIM_OC2_SetConfig+0x100>)
 800f7dc:	4293      	cmp	r3, r2
 800f7de:	d00f      	beq.n	800f800 <TIM_OC2_SetConfig+0xac>
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	4a1d      	ldr	r2, [pc, #116]	@ (800f858 <TIM_OC2_SetConfig+0x104>)
 800f7e4:	4293      	cmp	r3, r2
 800f7e6:	d00b      	beq.n	800f800 <TIM_OC2_SetConfig+0xac>
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	4a1c      	ldr	r2, [pc, #112]	@ (800f85c <TIM_OC2_SetConfig+0x108>)
 800f7ec:	4293      	cmp	r3, r2
 800f7ee:	d007      	beq.n	800f800 <TIM_OC2_SetConfig+0xac>
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	4a1b      	ldr	r2, [pc, #108]	@ (800f860 <TIM_OC2_SetConfig+0x10c>)
 800f7f4:	4293      	cmp	r3, r2
 800f7f6:	d003      	beq.n	800f800 <TIM_OC2_SetConfig+0xac>
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	4a1a      	ldr	r2, [pc, #104]	@ (800f864 <TIM_OC2_SetConfig+0x110>)
 800f7fc:	4293      	cmp	r3, r2
 800f7fe:	d113      	bne.n	800f828 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f800:	693b      	ldr	r3, [r7, #16]
 800f802:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f806:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f808:	693b      	ldr	r3, [r7, #16]
 800f80a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f80e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f810:	683b      	ldr	r3, [r7, #0]
 800f812:	695b      	ldr	r3, [r3, #20]
 800f814:	009b      	lsls	r3, r3, #2
 800f816:	693a      	ldr	r2, [r7, #16]
 800f818:	4313      	orrs	r3, r2
 800f81a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f81c:	683b      	ldr	r3, [r7, #0]
 800f81e:	699b      	ldr	r3, [r3, #24]
 800f820:	009b      	lsls	r3, r3, #2
 800f822:	693a      	ldr	r2, [r7, #16]
 800f824:	4313      	orrs	r3, r2
 800f826:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	693a      	ldr	r2, [r7, #16]
 800f82c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	68fa      	ldr	r2, [r7, #12]
 800f832:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f834:	683b      	ldr	r3, [r7, #0]
 800f836:	685a      	ldr	r2, [r3, #4]
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f83c:	687b      	ldr	r3, [r7, #4]
 800f83e:	697a      	ldr	r2, [r7, #20]
 800f840:	621a      	str	r2, [r3, #32]
}
 800f842:	bf00      	nop
 800f844:	371c      	adds	r7, #28
 800f846:	46bd      	mov	sp, r7
 800f848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f84c:	4770      	bx	lr
 800f84e:	bf00      	nop
 800f850:	feff8fff 	.word	0xfeff8fff
 800f854:	40010000 	.word	0x40010000
 800f858:	40010400 	.word	0x40010400
 800f85c:	40014000 	.word	0x40014000
 800f860:	40014400 	.word	0x40014400
 800f864:	40014800 	.word	0x40014800

0800f868 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f868:	b480      	push	{r7}
 800f86a:	b087      	sub	sp, #28
 800f86c:	af00      	add	r7, sp, #0
 800f86e:	6078      	str	r0, [r7, #4]
 800f870:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	6a1b      	ldr	r3, [r3, #32]
 800f876:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	6a1b      	ldr	r3, [r3, #32]
 800f87c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	685b      	ldr	r3, [r3, #4]
 800f888:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	69db      	ldr	r3, [r3, #28]
 800f88e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f890:	68fa      	ldr	r2, [r7, #12]
 800f892:	4b33      	ldr	r3, [pc, #204]	@ (800f960 <TIM_OC3_SetConfig+0xf8>)
 800f894:	4013      	ands	r3, r2
 800f896:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f898:	68fb      	ldr	r3, [r7, #12]
 800f89a:	f023 0303 	bic.w	r3, r3, #3
 800f89e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f8a0:	683b      	ldr	r3, [r7, #0]
 800f8a2:	681b      	ldr	r3, [r3, #0]
 800f8a4:	68fa      	ldr	r2, [r7, #12]
 800f8a6:	4313      	orrs	r3, r2
 800f8a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f8aa:	697b      	ldr	r3, [r7, #20]
 800f8ac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f8b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f8b2:	683b      	ldr	r3, [r7, #0]
 800f8b4:	689b      	ldr	r3, [r3, #8]
 800f8b6:	021b      	lsls	r3, r3, #8
 800f8b8:	697a      	ldr	r2, [r7, #20]
 800f8ba:	4313      	orrs	r3, r2
 800f8bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	4a28      	ldr	r2, [pc, #160]	@ (800f964 <TIM_OC3_SetConfig+0xfc>)
 800f8c2:	4293      	cmp	r3, r2
 800f8c4:	d003      	beq.n	800f8ce <TIM_OC3_SetConfig+0x66>
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	4a27      	ldr	r2, [pc, #156]	@ (800f968 <TIM_OC3_SetConfig+0x100>)
 800f8ca:	4293      	cmp	r3, r2
 800f8cc:	d10d      	bne.n	800f8ea <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f8ce:	697b      	ldr	r3, [r7, #20]
 800f8d0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f8d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f8d6:	683b      	ldr	r3, [r7, #0]
 800f8d8:	68db      	ldr	r3, [r3, #12]
 800f8da:	021b      	lsls	r3, r3, #8
 800f8dc:	697a      	ldr	r2, [r7, #20]
 800f8de:	4313      	orrs	r3, r2
 800f8e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f8e2:	697b      	ldr	r3, [r7, #20]
 800f8e4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f8e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	4a1d      	ldr	r2, [pc, #116]	@ (800f964 <TIM_OC3_SetConfig+0xfc>)
 800f8ee:	4293      	cmp	r3, r2
 800f8f0:	d00f      	beq.n	800f912 <TIM_OC3_SetConfig+0xaa>
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	4a1c      	ldr	r2, [pc, #112]	@ (800f968 <TIM_OC3_SetConfig+0x100>)
 800f8f6:	4293      	cmp	r3, r2
 800f8f8:	d00b      	beq.n	800f912 <TIM_OC3_SetConfig+0xaa>
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	4a1b      	ldr	r2, [pc, #108]	@ (800f96c <TIM_OC3_SetConfig+0x104>)
 800f8fe:	4293      	cmp	r3, r2
 800f900:	d007      	beq.n	800f912 <TIM_OC3_SetConfig+0xaa>
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	4a1a      	ldr	r2, [pc, #104]	@ (800f970 <TIM_OC3_SetConfig+0x108>)
 800f906:	4293      	cmp	r3, r2
 800f908:	d003      	beq.n	800f912 <TIM_OC3_SetConfig+0xaa>
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	4a19      	ldr	r2, [pc, #100]	@ (800f974 <TIM_OC3_SetConfig+0x10c>)
 800f90e:	4293      	cmp	r3, r2
 800f910:	d113      	bne.n	800f93a <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f912:	693b      	ldr	r3, [r7, #16]
 800f914:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f918:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f91a:	693b      	ldr	r3, [r7, #16]
 800f91c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f920:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f922:	683b      	ldr	r3, [r7, #0]
 800f924:	695b      	ldr	r3, [r3, #20]
 800f926:	011b      	lsls	r3, r3, #4
 800f928:	693a      	ldr	r2, [r7, #16]
 800f92a:	4313      	orrs	r3, r2
 800f92c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f92e:	683b      	ldr	r3, [r7, #0]
 800f930:	699b      	ldr	r3, [r3, #24]
 800f932:	011b      	lsls	r3, r3, #4
 800f934:	693a      	ldr	r2, [r7, #16]
 800f936:	4313      	orrs	r3, r2
 800f938:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	693a      	ldr	r2, [r7, #16]
 800f93e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	68fa      	ldr	r2, [r7, #12]
 800f944:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f946:	683b      	ldr	r3, [r7, #0]
 800f948:	685a      	ldr	r2, [r3, #4]
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	697a      	ldr	r2, [r7, #20]
 800f952:	621a      	str	r2, [r3, #32]
}
 800f954:	bf00      	nop
 800f956:	371c      	adds	r7, #28
 800f958:	46bd      	mov	sp, r7
 800f95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f95e:	4770      	bx	lr
 800f960:	fffeff8f 	.word	0xfffeff8f
 800f964:	40010000 	.word	0x40010000
 800f968:	40010400 	.word	0x40010400
 800f96c:	40014000 	.word	0x40014000
 800f970:	40014400 	.word	0x40014400
 800f974:	40014800 	.word	0x40014800

0800f978 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f978:	b480      	push	{r7}
 800f97a:	b087      	sub	sp, #28
 800f97c:	af00      	add	r7, sp, #0
 800f97e:	6078      	str	r0, [r7, #4]
 800f980:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	6a1b      	ldr	r3, [r3, #32]
 800f986:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	6a1b      	ldr	r3, [r3, #32]
 800f98c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	685b      	ldr	r3, [r3, #4]
 800f998:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	69db      	ldr	r3, [r3, #28]
 800f99e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f9a0:	68fa      	ldr	r2, [r7, #12]
 800f9a2:	4b24      	ldr	r3, [pc, #144]	@ (800fa34 <TIM_OC4_SetConfig+0xbc>)
 800f9a4:	4013      	ands	r3, r2
 800f9a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f9a8:	68fb      	ldr	r3, [r7, #12]
 800f9aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f9ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f9b0:	683b      	ldr	r3, [r7, #0]
 800f9b2:	681b      	ldr	r3, [r3, #0]
 800f9b4:	021b      	lsls	r3, r3, #8
 800f9b6:	68fa      	ldr	r2, [r7, #12]
 800f9b8:	4313      	orrs	r3, r2
 800f9ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f9bc:	693b      	ldr	r3, [r7, #16]
 800f9be:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f9c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f9c4:	683b      	ldr	r3, [r7, #0]
 800f9c6:	689b      	ldr	r3, [r3, #8]
 800f9c8:	031b      	lsls	r3, r3, #12
 800f9ca:	693a      	ldr	r2, [r7, #16]
 800f9cc:	4313      	orrs	r3, r2
 800f9ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	4a19      	ldr	r2, [pc, #100]	@ (800fa38 <TIM_OC4_SetConfig+0xc0>)
 800f9d4:	4293      	cmp	r3, r2
 800f9d6:	d00f      	beq.n	800f9f8 <TIM_OC4_SetConfig+0x80>
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	4a18      	ldr	r2, [pc, #96]	@ (800fa3c <TIM_OC4_SetConfig+0xc4>)
 800f9dc:	4293      	cmp	r3, r2
 800f9de:	d00b      	beq.n	800f9f8 <TIM_OC4_SetConfig+0x80>
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	4a17      	ldr	r2, [pc, #92]	@ (800fa40 <TIM_OC4_SetConfig+0xc8>)
 800f9e4:	4293      	cmp	r3, r2
 800f9e6:	d007      	beq.n	800f9f8 <TIM_OC4_SetConfig+0x80>
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	4a16      	ldr	r2, [pc, #88]	@ (800fa44 <TIM_OC4_SetConfig+0xcc>)
 800f9ec:	4293      	cmp	r3, r2
 800f9ee:	d003      	beq.n	800f9f8 <TIM_OC4_SetConfig+0x80>
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	4a15      	ldr	r2, [pc, #84]	@ (800fa48 <TIM_OC4_SetConfig+0xd0>)
 800f9f4:	4293      	cmp	r3, r2
 800f9f6:	d109      	bne.n	800fa0c <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f9f8:	697b      	ldr	r3, [r7, #20]
 800f9fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f9fe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800fa00:	683b      	ldr	r3, [r7, #0]
 800fa02:	695b      	ldr	r3, [r3, #20]
 800fa04:	019b      	lsls	r3, r3, #6
 800fa06:	697a      	ldr	r2, [r7, #20]
 800fa08:	4313      	orrs	r3, r2
 800fa0a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	697a      	ldr	r2, [r7, #20]
 800fa10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	68fa      	ldr	r2, [r7, #12]
 800fa16:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800fa18:	683b      	ldr	r3, [r7, #0]
 800fa1a:	685a      	ldr	r2, [r3, #4]
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	693a      	ldr	r2, [r7, #16]
 800fa24:	621a      	str	r2, [r3, #32]
}
 800fa26:	bf00      	nop
 800fa28:	371c      	adds	r7, #28
 800fa2a:	46bd      	mov	sp, r7
 800fa2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa30:	4770      	bx	lr
 800fa32:	bf00      	nop
 800fa34:	feff8fff 	.word	0xfeff8fff
 800fa38:	40010000 	.word	0x40010000
 800fa3c:	40010400 	.word	0x40010400
 800fa40:	40014000 	.word	0x40014000
 800fa44:	40014400 	.word	0x40014400
 800fa48:	40014800 	.word	0x40014800

0800fa4c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800fa4c:	b480      	push	{r7}
 800fa4e:	b087      	sub	sp, #28
 800fa50:	af00      	add	r7, sp, #0
 800fa52:	6078      	str	r0, [r7, #4]
 800fa54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	6a1b      	ldr	r3, [r3, #32]
 800fa5a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	6a1b      	ldr	r3, [r3, #32]
 800fa60:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	685b      	ldr	r3, [r3, #4]
 800fa6c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fa72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800fa74:	68fa      	ldr	r2, [r7, #12]
 800fa76:	4b21      	ldr	r3, [pc, #132]	@ (800fafc <TIM_OC5_SetConfig+0xb0>)
 800fa78:	4013      	ands	r3, r2
 800fa7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fa7c:	683b      	ldr	r3, [r7, #0]
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	68fa      	ldr	r2, [r7, #12]
 800fa82:	4313      	orrs	r3, r2
 800fa84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800fa86:	693b      	ldr	r3, [r7, #16]
 800fa88:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800fa8c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800fa8e:	683b      	ldr	r3, [r7, #0]
 800fa90:	689b      	ldr	r3, [r3, #8]
 800fa92:	041b      	lsls	r3, r3, #16
 800fa94:	693a      	ldr	r2, [r7, #16]
 800fa96:	4313      	orrs	r3, r2
 800fa98:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	4a18      	ldr	r2, [pc, #96]	@ (800fb00 <TIM_OC5_SetConfig+0xb4>)
 800fa9e:	4293      	cmp	r3, r2
 800faa0:	d00f      	beq.n	800fac2 <TIM_OC5_SetConfig+0x76>
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	4a17      	ldr	r2, [pc, #92]	@ (800fb04 <TIM_OC5_SetConfig+0xb8>)
 800faa6:	4293      	cmp	r3, r2
 800faa8:	d00b      	beq.n	800fac2 <TIM_OC5_SetConfig+0x76>
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	4a16      	ldr	r2, [pc, #88]	@ (800fb08 <TIM_OC5_SetConfig+0xbc>)
 800faae:	4293      	cmp	r3, r2
 800fab0:	d007      	beq.n	800fac2 <TIM_OC5_SetConfig+0x76>
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	4a15      	ldr	r2, [pc, #84]	@ (800fb0c <TIM_OC5_SetConfig+0xc0>)
 800fab6:	4293      	cmp	r3, r2
 800fab8:	d003      	beq.n	800fac2 <TIM_OC5_SetConfig+0x76>
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	4a14      	ldr	r2, [pc, #80]	@ (800fb10 <TIM_OC5_SetConfig+0xc4>)
 800fabe:	4293      	cmp	r3, r2
 800fac0:	d109      	bne.n	800fad6 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800fac2:	697b      	ldr	r3, [r7, #20]
 800fac4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800fac8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800faca:	683b      	ldr	r3, [r7, #0]
 800facc:	695b      	ldr	r3, [r3, #20]
 800face:	021b      	lsls	r3, r3, #8
 800fad0:	697a      	ldr	r2, [r7, #20]
 800fad2:	4313      	orrs	r3, r2
 800fad4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	697a      	ldr	r2, [r7, #20]
 800fada:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	68fa      	ldr	r2, [r7, #12]
 800fae0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800fae2:	683b      	ldr	r3, [r7, #0]
 800fae4:	685a      	ldr	r2, [r3, #4]
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	693a      	ldr	r2, [r7, #16]
 800faee:	621a      	str	r2, [r3, #32]
}
 800faf0:	bf00      	nop
 800faf2:	371c      	adds	r7, #28
 800faf4:	46bd      	mov	sp, r7
 800faf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fafa:	4770      	bx	lr
 800fafc:	fffeff8f 	.word	0xfffeff8f
 800fb00:	40010000 	.word	0x40010000
 800fb04:	40010400 	.word	0x40010400
 800fb08:	40014000 	.word	0x40014000
 800fb0c:	40014400 	.word	0x40014400
 800fb10:	40014800 	.word	0x40014800

0800fb14 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800fb14:	b480      	push	{r7}
 800fb16:	b087      	sub	sp, #28
 800fb18:	af00      	add	r7, sp, #0
 800fb1a:	6078      	str	r0, [r7, #4]
 800fb1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	6a1b      	ldr	r3, [r3, #32]
 800fb22:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	6a1b      	ldr	r3, [r3, #32]
 800fb28:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	685b      	ldr	r3, [r3, #4]
 800fb34:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fb3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800fb3c:	68fa      	ldr	r2, [r7, #12]
 800fb3e:	4b22      	ldr	r3, [pc, #136]	@ (800fbc8 <TIM_OC6_SetConfig+0xb4>)
 800fb40:	4013      	ands	r3, r2
 800fb42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fb44:	683b      	ldr	r3, [r7, #0]
 800fb46:	681b      	ldr	r3, [r3, #0]
 800fb48:	021b      	lsls	r3, r3, #8
 800fb4a:	68fa      	ldr	r2, [r7, #12]
 800fb4c:	4313      	orrs	r3, r2
 800fb4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800fb50:	693b      	ldr	r3, [r7, #16]
 800fb52:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800fb56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800fb58:	683b      	ldr	r3, [r7, #0]
 800fb5a:	689b      	ldr	r3, [r3, #8]
 800fb5c:	051b      	lsls	r3, r3, #20
 800fb5e:	693a      	ldr	r2, [r7, #16]
 800fb60:	4313      	orrs	r3, r2
 800fb62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	4a19      	ldr	r2, [pc, #100]	@ (800fbcc <TIM_OC6_SetConfig+0xb8>)
 800fb68:	4293      	cmp	r3, r2
 800fb6a:	d00f      	beq.n	800fb8c <TIM_OC6_SetConfig+0x78>
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	4a18      	ldr	r2, [pc, #96]	@ (800fbd0 <TIM_OC6_SetConfig+0xbc>)
 800fb70:	4293      	cmp	r3, r2
 800fb72:	d00b      	beq.n	800fb8c <TIM_OC6_SetConfig+0x78>
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	4a17      	ldr	r2, [pc, #92]	@ (800fbd4 <TIM_OC6_SetConfig+0xc0>)
 800fb78:	4293      	cmp	r3, r2
 800fb7a:	d007      	beq.n	800fb8c <TIM_OC6_SetConfig+0x78>
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	4a16      	ldr	r2, [pc, #88]	@ (800fbd8 <TIM_OC6_SetConfig+0xc4>)
 800fb80:	4293      	cmp	r3, r2
 800fb82:	d003      	beq.n	800fb8c <TIM_OC6_SetConfig+0x78>
 800fb84:	687b      	ldr	r3, [r7, #4]
 800fb86:	4a15      	ldr	r2, [pc, #84]	@ (800fbdc <TIM_OC6_SetConfig+0xc8>)
 800fb88:	4293      	cmp	r3, r2
 800fb8a:	d109      	bne.n	800fba0 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800fb8c:	697b      	ldr	r3, [r7, #20]
 800fb8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800fb92:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800fb94:	683b      	ldr	r3, [r7, #0]
 800fb96:	695b      	ldr	r3, [r3, #20]
 800fb98:	029b      	lsls	r3, r3, #10
 800fb9a:	697a      	ldr	r2, [r7, #20]
 800fb9c:	4313      	orrs	r3, r2
 800fb9e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	697a      	ldr	r2, [r7, #20]
 800fba4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	68fa      	ldr	r2, [r7, #12]
 800fbaa:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800fbac:	683b      	ldr	r3, [r7, #0]
 800fbae:	685a      	ldr	r2, [r3, #4]
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	693a      	ldr	r2, [r7, #16]
 800fbb8:	621a      	str	r2, [r3, #32]
}
 800fbba:	bf00      	nop
 800fbbc:	371c      	adds	r7, #28
 800fbbe:	46bd      	mov	sp, r7
 800fbc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbc4:	4770      	bx	lr
 800fbc6:	bf00      	nop
 800fbc8:	feff8fff 	.word	0xfeff8fff
 800fbcc:	40010000 	.word	0x40010000
 800fbd0:	40010400 	.word	0x40010400
 800fbd4:	40014000 	.word	0x40014000
 800fbd8:	40014400 	.word	0x40014400
 800fbdc:	40014800 	.word	0x40014800

0800fbe0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fbe0:	b480      	push	{r7}
 800fbe2:	b087      	sub	sp, #28
 800fbe4:	af00      	add	r7, sp, #0
 800fbe6:	60f8      	str	r0, [r7, #12]
 800fbe8:	60b9      	str	r1, [r7, #8]
 800fbea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800fbec:	68fb      	ldr	r3, [r7, #12]
 800fbee:	6a1b      	ldr	r3, [r3, #32]
 800fbf0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fbf2:	68fb      	ldr	r3, [r7, #12]
 800fbf4:	6a1b      	ldr	r3, [r3, #32]
 800fbf6:	f023 0201 	bic.w	r2, r3, #1
 800fbfa:	68fb      	ldr	r3, [r7, #12]
 800fbfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fbfe:	68fb      	ldr	r3, [r7, #12]
 800fc00:	699b      	ldr	r3, [r3, #24]
 800fc02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800fc04:	693b      	ldr	r3, [r7, #16]
 800fc06:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800fc0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	011b      	lsls	r3, r3, #4
 800fc10:	693a      	ldr	r2, [r7, #16]
 800fc12:	4313      	orrs	r3, r2
 800fc14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800fc16:	697b      	ldr	r3, [r7, #20]
 800fc18:	f023 030a 	bic.w	r3, r3, #10
 800fc1c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800fc1e:	697a      	ldr	r2, [r7, #20]
 800fc20:	68bb      	ldr	r3, [r7, #8]
 800fc22:	4313      	orrs	r3, r2
 800fc24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800fc26:	68fb      	ldr	r3, [r7, #12]
 800fc28:	693a      	ldr	r2, [r7, #16]
 800fc2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fc2c:	68fb      	ldr	r3, [r7, #12]
 800fc2e:	697a      	ldr	r2, [r7, #20]
 800fc30:	621a      	str	r2, [r3, #32]
}
 800fc32:	bf00      	nop
 800fc34:	371c      	adds	r7, #28
 800fc36:	46bd      	mov	sp, r7
 800fc38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc3c:	4770      	bx	lr

0800fc3e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fc3e:	b480      	push	{r7}
 800fc40:	b087      	sub	sp, #28
 800fc42:	af00      	add	r7, sp, #0
 800fc44:	60f8      	str	r0, [r7, #12]
 800fc46:	60b9      	str	r1, [r7, #8]
 800fc48:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800fc4a:	68fb      	ldr	r3, [r7, #12]
 800fc4c:	6a1b      	ldr	r3, [r3, #32]
 800fc4e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fc50:	68fb      	ldr	r3, [r7, #12]
 800fc52:	6a1b      	ldr	r3, [r3, #32]
 800fc54:	f023 0210 	bic.w	r2, r3, #16
 800fc58:	68fb      	ldr	r3, [r7, #12]
 800fc5a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fc5c:	68fb      	ldr	r3, [r7, #12]
 800fc5e:	699b      	ldr	r3, [r3, #24]
 800fc60:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800fc62:	693b      	ldr	r3, [r7, #16]
 800fc64:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800fc68:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	031b      	lsls	r3, r3, #12
 800fc6e:	693a      	ldr	r2, [r7, #16]
 800fc70:	4313      	orrs	r3, r2
 800fc72:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800fc74:	697b      	ldr	r3, [r7, #20]
 800fc76:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800fc7a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800fc7c:	68bb      	ldr	r3, [r7, #8]
 800fc7e:	011b      	lsls	r3, r3, #4
 800fc80:	697a      	ldr	r2, [r7, #20]
 800fc82:	4313      	orrs	r3, r2
 800fc84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800fc86:	68fb      	ldr	r3, [r7, #12]
 800fc88:	693a      	ldr	r2, [r7, #16]
 800fc8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fc8c:	68fb      	ldr	r3, [r7, #12]
 800fc8e:	697a      	ldr	r2, [r7, #20]
 800fc90:	621a      	str	r2, [r3, #32]
}
 800fc92:	bf00      	nop
 800fc94:	371c      	adds	r7, #28
 800fc96:	46bd      	mov	sp, r7
 800fc98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc9c:	4770      	bx	lr
	...

0800fca0 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800fca0:	b480      	push	{r7}
 800fca2:	b085      	sub	sp, #20
 800fca4:	af00      	add	r7, sp, #0
 800fca6:	6078      	str	r0, [r7, #4]
 800fca8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	689b      	ldr	r3, [r3, #8]
 800fcae:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800fcb0:	68fa      	ldr	r2, [r7, #12]
 800fcb2:	4b09      	ldr	r3, [pc, #36]	@ (800fcd8 <TIM_ITRx_SetConfig+0x38>)
 800fcb4:	4013      	ands	r3, r2
 800fcb6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800fcb8:	683a      	ldr	r2, [r7, #0]
 800fcba:	68fb      	ldr	r3, [r7, #12]
 800fcbc:	4313      	orrs	r3, r2
 800fcbe:	f043 0307 	orr.w	r3, r3, #7
 800fcc2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	68fa      	ldr	r2, [r7, #12]
 800fcc8:	609a      	str	r2, [r3, #8]
}
 800fcca:	bf00      	nop
 800fccc:	3714      	adds	r7, #20
 800fcce:	46bd      	mov	sp, r7
 800fcd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcd4:	4770      	bx	lr
 800fcd6:	bf00      	nop
 800fcd8:	ffcfff8f 	.word	0xffcfff8f

0800fcdc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800fcdc:	b480      	push	{r7}
 800fcde:	b087      	sub	sp, #28
 800fce0:	af00      	add	r7, sp, #0
 800fce2:	60f8      	str	r0, [r7, #12]
 800fce4:	60b9      	str	r1, [r7, #8]
 800fce6:	607a      	str	r2, [r7, #4]
 800fce8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800fcea:	68fb      	ldr	r3, [r7, #12]
 800fcec:	689b      	ldr	r3, [r3, #8]
 800fcee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fcf0:	697b      	ldr	r3, [r7, #20]
 800fcf2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800fcf6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800fcf8:	683b      	ldr	r3, [r7, #0]
 800fcfa:	021a      	lsls	r2, r3, #8
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	431a      	orrs	r2, r3
 800fd00:	68bb      	ldr	r3, [r7, #8]
 800fd02:	4313      	orrs	r3, r2
 800fd04:	697a      	ldr	r2, [r7, #20]
 800fd06:	4313      	orrs	r3, r2
 800fd08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fd0a:	68fb      	ldr	r3, [r7, #12]
 800fd0c:	697a      	ldr	r2, [r7, #20]
 800fd0e:	609a      	str	r2, [r3, #8]
}
 800fd10:	bf00      	nop
 800fd12:	371c      	adds	r7, #28
 800fd14:	46bd      	mov	sp, r7
 800fd16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd1a:	4770      	bx	lr

0800fd1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fd1c:	b480      	push	{r7}
 800fd1e:	b085      	sub	sp, #20
 800fd20:	af00      	add	r7, sp, #0
 800fd22:	6078      	str	r0, [r7, #4]
 800fd24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fd2c:	2b01      	cmp	r3, #1
 800fd2e:	d101      	bne.n	800fd34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800fd30:	2302      	movs	r3, #2
 800fd32:	e06d      	b.n	800fe10 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	2201      	movs	r2, #1
 800fd38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	2202      	movs	r2, #2
 800fd40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	681b      	ldr	r3, [r3, #0]
 800fd48:	685b      	ldr	r3, [r3, #4]
 800fd4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	681b      	ldr	r3, [r3, #0]
 800fd50:	689b      	ldr	r3, [r3, #8]
 800fd52:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	681b      	ldr	r3, [r3, #0]
 800fd58:	4a30      	ldr	r2, [pc, #192]	@ (800fe1c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fd5a:	4293      	cmp	r3, r2
 800fd5c:	d004      	beq.n	800fd68 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	681b      	ldr	r3, [r3, #0]
 800fd62:	4a2f      	ldr	r2, [pc, #188]	@ (800fe20 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800fd64:	4293      	cmp	r3, r2
 800fd66:	d108      	bne.n	800fd7a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800fd68:	68fb      	ldr	r3, [r7, #12]
 800fd6a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800fd6e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800fd70:	683b      	ldr	r3, [r7, #0]
 800fd72:	685b      	ldr	r3, [r3, #4]
 800fd74:	68fa      	ldr	r2, [r7, #12]
 800fd76:	4313      	orrs	r3, r2
 800fd78:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fd7a:	68fb      	ldr	r3, [r7, #12]
 800fd7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fd80:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fd82:	683b      	ldr	r3, [r7, #0]
 800fd84:	681b      	ldr	r3, [r3, #0]
 800fd86:	68fa      	ldr	r2, [r7, #12]
 800fd88:	4313      	orrs	r3, r2
 800fd8a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	681b      	ldr	r3, [r3, #0]
 800fd90:	68fa      	ldr	r2, [r7, #12]
 800fd92:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	681b      	ldr	r3, [r3, #0]
 800fd98:	4a20      	ldr	r2, [pc, #128]	@ (800fe1c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fd9a:	4293      	cmp	r3, r2
 800fd9c:	d022      	beq.n	800fde4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	681b      	ldr	r3, [r3, #0]
 800fda2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fda6:	d01d      	beq.n	800fde4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	681b      	ldr	r3, [r3, #0]
 800fdac:	4a1d      	ldr	r2, [pc, #116]	@ (800fe24 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800fdae:	4293      	cmp	r3, r2
 800fdb0:	d018      	beq.n	800fde4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	681b      	ldr	r3, [r3, #0]
 800fdb6:	4a1c      	ldr	r2, [pc, #112]	@ (800fe28 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800fdb8:	4293      	cmp	r3, r2
 800fdba:	d013      	beq.n	800fde4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	681b      	ldr	r3, [r3, #0]
 800fdc0:	4a1a      	ldr	r2, [pc, #104]	@ (800fe2c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800fdc2:	4293      	cmp	r3, r2
 800fdc4:	d00e      	beq.n	800fde4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	681b      	ldr	r3, [r3, #0]
 800fdca:	4a15      	ldr	r2, [pc, #84]	@ (800fe20 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800fdcc:	4293      	cmp	r3, r2
 800fdce:	d009      	beq.n	800fde4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	681b      	ldr	r3, [r3, #0]
 800fdd4:	4a16      	ldr	r2, [pc, #88]	@ (800fe30 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800fdd6:	4293      	cmp	r3, r2
 800fdd8:	d004      	beq.n	800fde4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	681b      	ldr	r3, [r3, #0]
 800fdde:	4a15      	ldr	r2, [pc, #84]	@ (800fe34 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800fde0:	4293      	cmp	r3, r2
 800fde2:	d10c      	bne.n	800fdfe <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fde4:	68bb      	ldr	r3, [r7, #8]
 800fde6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fdea:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fdec:	683b      	ldr	r3, [r7, #0]
 800fdee:	689b      	ldr	r3, [r3, #8]
 800fdf0:	68ba      	ldr	r2, [r7, #8]
 800fdf2:	4313      	orrs	r3, r2
 800fdf4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	681b      	ldr	r3, [r3, #0]
 800fdfa:	68ba      	ldr	r2, [r7, #8]
 800fdfc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	2201      	movs	r2, #1
 800fe02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	2200      	movs	r2, #0
 800fe0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800fe0e:	2300      	movs	r3, #0
}
 800fe10:	4618      	mov	r0, r3
 800fe12:	3714      	adds	r7, #20
 800fe14:	46bd      	mov	sp, r7
 800fe16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe1a:	4770      	bx	lr
 800fe1c:	40010000 	.word	0x40010000
 800fe20:	40010400 	.word	0x40010400
 800fe24:	40000400 	.word	0x40000400
 800fe28:	40000800 	.word	0x40000800
 800fe2c:	40000c00 	.word	0x40000c00
 800fe30:	40001800 	.word	0x40001800
 800fe34:	40014000 	.word	0x40014000

0800fe38 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800fe38:	b480      	push	{r7}
 800fe3a:	b085      	sub	sp, #20
 800fe3c:	af00      	add	r7, sp, #0
 800fe3e:	6078      	str	r0, [r7, #4]
 800fe40:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800fe42:	2300      	movs	r3, #0
 800fe44:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fe4c:	2b01      	cmp	r3, #1
 800fe4e:	d101      	bne.n	800fe54 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800fe50:	2302      	movs	r3, #2
 800fe52:	e065      	b.n	800ff20 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	2201      	movs	r2, #1
 800fe58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800fe5c:	68fb      	ldr	r3, [r7, #12]
 800fe5e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800fe62:	683b      	ldr	r3, [r7, #0]
 800fe64:	68db      	ldr	r3, [r3, #12]
 800fe66:	4313      	orrs	r3, r2
 800fe68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800fe6a:	68fb      	ldr	r3, [r7, #12]
 800fe6c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800fe70:	683b      	ldr	r3, [r7, #0]
 800fe72:	689b      	ldr	r3, [r3, #8]
 800fe74:	4313      	orrs	r3, r2
 800fe76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800fe78:	68fb      	ldr	r3, [r7, #12]
 800fe7a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800fe7e:	683b      	ldr	r3, [r7, #0]
 800fe80:	685b      	ldr	r3, [r3, #4]
 800fe82:	4313      	orrs	r3, r2
 800fe84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800fe86:	68fb      	ldr	r3, [r7, #12]
 800fe88:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800fe8c:	683b      	ldr	r3, [r7, #0]
 800fe8e:	681b      	ldr	r3, [r3, #0]
 800fe90:	4313      	orrs	r3, r2
 800fe92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800fe94:	68fb      	ldr	r3, [r7, #12]
 800fe96:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800fe9a:	683b      	ldr	r3, [r7, #0]
 800fe9c:	691b      	ldr	r3, [r3, #16]
 800fe9e:	4313      	orrs	r3, r2
 800fea0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800fea2:	68fb      	ldr	r3, [r7, #12]
 800fea4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800fea8:	683b      	ldr	r3, [r7, #0]
 800feaa:	695b      	ldr	r3, [r3, #20]
 800feac:	4313      	orrs	r3, r2
 800feae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800feb0:	68fb      	ldr	r3, [r7, #12]
 800feb2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800feb6:	683b      	ldr	r3, [r7, #0]
 800feb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800feba:	4313      	orrs	r3, r2
 800febc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800febe:	68fb      	ldr	r3, [r7, #12]
 800fec0:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800fec4:	683b      	ldr	r3, [r7, #0]
 800fec6:	699b      	ldr	r3, [r3, #24]
 800fec8:	041b      	lsls	r3, r3, #16
 800feca:	4313      	orrs	r3, r2
 800fecc:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	681b      	ldr	r3, [r3, #0]
 800fed2:	4a16      	ldr	r2, [pc, #88]	@ (800ff2c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800fed4:	4293      	cmp	r3, r2
 800fed6:	d004      	beq.n	800fee2 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	681b      	ldr	r3, [r3, #0]
 800fedc:	4a14      	ldr	r2, [pc, #80]	@ (800ff30 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800fede:	4293      	cmp	r3, r2
 800fee0:	d115      	bne.n	800ff0e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800fee2:	68fb      	ldr	r3, [r7, #12]
 800fee4:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800fee8:	683b      	ldr	r3, [r7, #0]
 800feea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800feec:	051b      	lsls	r3, r3, #20
 800feee:	4313      	orrs	r3, r2
 800fef0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800fef2:	68fb      	ldr	r3, [r7, #12]
 800fef4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800fef8:	683b      	ldr	r3, [r7, #0]
 800fefa:	69db      	ldr	r3, [r3, #28]
 800fefc:	4313      	orrs	r3, r2
 800fefe:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800ff00:	68fb      	ldr	r3, [r7, #12]
 800ff02:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800ff06:	683b      	ldr	r3, [r7, #0]
 800ff08:	6a1b      	ldr	r3, [r3, #32]
 800ff0a:	4313      	orrs	r3, r2
 800ff0c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ff0e:	687b      	ldr	r3, [r7, #4]
 800ff10:	681b      	ldr	r3, [r3, #0]
 800ff12:	68fa      	ldr	r2, [r7, #12]
 800ff14:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	2200      	movs	r2, #0
 800ff1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ff1e:	2300      	movs	r3, #0
}
 800ff20:	4618      	mov	r0, r3
 800ff22:	3714      	adds	r7, #20
 800ff24:	46bd      	mov	sp, r7
 800ff26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff2a:	4770      	bx	lr
 800ff2c:	40010000 	.word	0x40010000
 800ff30:	40010400 	.word	0x40010400

0800ff34 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ff34:	b480      	push	{r7}
 800ff36:	b083      	sub	sp, #12
 800ff38:	af00      	add	r7, sp, #0
 800ff3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ff3c:	bf00      	nop
 800ff3e:	370c      	adds	r7, #12
 800ff40:	46bd      	mov	sp, r7
 800ff42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff46:	4770      	bx	lr

0800ff48 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ff48:	b480      	push	{r7}
 800ff4a:	b083      	sub	sp, #12
 800ff4c:	af00      	add	r7, sp, #0
 800ff4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ff50:	bf00      	nop
 800ff52:	370c      	adds	r7, #12
 800ff54:	46bd      	mov	sp, r7
 800ff56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff5a:	4770      	bx	lr

0800ff5c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ff5c:	b480      	push	{r7}
 800ff5e:	b083      	sub	sp, #12
 800ff60:	af00      	add	r7, sp, #0
 800ff62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ff64:	bf00      	nop
 800ff66:	370c      	adds	r7, #12
 800ff68:	46bd      	mov	sp, r7
 800ff6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff6e:	4770      	bx	lr

0800ff70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ff70:	b580      	push	{r7, lr}
 800ff72:	b082      	sub	sp, #8
 800ff74:	af00      	add	r7, sp, #0
 800ff76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	d101      	bne.n	800ff82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ff7e:	2301      	movs	r3, #1
 800ff80:	e042      	b.n	8010008 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ff82:	687b      	ldr	r3, [r7, #4]
 800ff84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ff88:	2b00      	cmp	r3, #0
 800ff8a:	d106      	bne.n	800ff9a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	2200      	movs	r2, #0
 800ff90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ff94:	6878      	ldr	r0, [r7, #4]
 800ff96:	f7f5 f9e9 	bl	800536c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	2224      	movs	r2, #36	@ 0x24
 800ff9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	681b      	ldr	r3, [r3, #0]
 800ffa6:	681a      	ldr	r2, [r3, #0]
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	681b      	ldr	r3, [r3, #0]
 800ffac:	f022 0201 	bic.w	r2, r2, #1
 800ffb0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ffb6:	2b00      	cmp	r3, #0
 800ffb8:	d002      	beq.n	800ffc0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800ffba:	6878      	ldr	r0, [r7, #4]
 800ffbc:	f001 fa0e 	bl	80113dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ffc0:	6878      	ldr	r0, [r7, #4]
 800ffc2:	f000 fca3 	bl	801090c <UART_SetConfig>
 800ffc6:	4603      	mov	r3, r0
 800ffc8:	2b01      	cmp	r3, #1
 800ffca:	d101      	bne.n	800ffd0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800ffcc:	2301      	movs	r3, #1
 800ffce:	e01b      	b.n	8010008 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	681b      	ldr	r3, [r3, #0]
 800ffd4:	685a      	ldr	r2, [r3, #4]
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	681b      	ldr	r3, [r3, #0]
 800ffda:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ffde:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	681b      	ldr	r3, [r3, #0]
 800ffe4:	689a      	ldr	r2, [r3, #8]
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	681b      	ldr	r3, [r3, #0]
 800ffea:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ffee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	681b      	ldr	r3, [r3, #0]
 800fff4:	681a      	ldr	r2, [r3, #0]
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	681b      	ldr	r3, [r3, #0]
 800fffa:	f042 0201 	orr.w	r2, r2, #1
 800fffe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8010000:	6878      	ldr	r0, [r7, #4]
 8010002:	f001 fa8d 	bl	8011520 <UART_CheckIdleState>
 8010006:	4603      	mov	r3, r0
}
 8010008:	4618      	mov	r0, r3
 801000a:	3708      	adds	r7, #8
 801000c:	46bd      	mov	sp, r7
 801000e:	bd80      	pop	{r7, pc}

08010010 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8010010:	b580      	push	{r7, lr}
 8010012:	b08a      	sub	sp, #40	@ 0x28
 8010014:	af00      	add	r7, sp, #0
 8010016:	60f8      	str	r0, [r7, #12]
 8010018:	60b9      	str	r1, [r7, #8]
 801001a:	4613      	mov	r3, r2
 801001c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 801001e:	68fb      	ldr	r3, [r7, #12]
 8010020:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010024:	2b20      	cmp	r3, #32
 8010026:	d167      	bne.n	80100f8 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8010028:	68bb      	ldr	r3, [r7, #8]
 801002a:	2b00      	cmp	r3, #0
 801002c:	d002      	beq.n	8010034 <HAL_UART_Transmit_DMA+0x24>
 801002e:	88fb      	ldrh	r3, [r7, #6]
 8010030:	2b00      	cmp	r3, #0
 8010032:	d101      	bne.n	8010038 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8010034:	2301      	movs	r3, #1
 8010036:	e060      	b.n	80100fa <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8010038:	68fb      	ldr	r3, [r7, #12]
 801003a:	68ba      	ldr	r2, [r7, #8]
 801003c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 801003e:	68fb      	ldr	r3, [r7, #12]
 8010040:	88fa      	ldrh	r2, [r7, #6]
 8010042:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8010046:	68fb      	ldr	r3, [r7, #12]
 8010048:	88fa      	ldrh	r2, [r7, #6]
 801004a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801004e:	68fb      	ldr	r3, [r7, #12]
 8010050:	2200      	movs	r2, #0
 8010052:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010056:	68fb      	ldr	r3, [r7, #12]
 8010058:	2221      	movs	r2, #33	@ 0x21
 801005a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 801005e:	68fb      	ldr	r3, [r7, #12]
 8010060:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010062:	2b00      	cmp	r3, #0
 8010064:	d028      	beq.n	80100b8 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8010066:	68fb      	ldr	r3, [r7, #12]
 8010068:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801006a:	4a26      	ldr	r2, [pc, #152]	@ (8010104 <HAL_UART_Transmit_DMA+0xf4>)
 801006c:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 801006e:	68fb      	ldr	r3, [r7, #12]
 8010070:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010072:	4a25      	ldr	r2, [pc, #148]	@ (8010108 <HAL_UART_Transmit_DMA+0xf8>)
 8010074:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8010076:	68fb      	ldr	r3, [r7, #12]
 8010078:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801007a:	4a24      	ldr	r2, [pc, #144]	@ (801010c <HAL_UART_Transmit_DMA+0xfc>)
 801007c:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 801007e:	68fb      	ldr	r3, [r7, #12]
 8010080:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010082:	2200      	movs	r2, #0
 8010084:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8010086:	68fb      	ldr	r3, [r7, #12]
 8010088:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 801008a:	68fb      	ldr	r3, [r7, #12]
 801008c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801008e:	4619      	mov	r1, r3
 8010090:	68fb      	ldr	r3, [r7, #12]
 8010092:	681b      	ldr	r3, [r3, #0]
 8010094:	3328      	adds	r3, #40	@ 0x28
 8010096:	461a      	mov	r2, r3
 8010098:	88fb      	ldrh	r3, [r7, #6]
 801009a:	f7f7 fcc1 	bl	8007a20 <HAL_DMA_Start_IT>
 801009e:	4603      	mov	r3, r0
 80100a0:	2b00      	cmp	r3, #0
 80100a2:	d009      	beq.n	80100b8 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80100a4:	68fb      	ldr	r3, [r7, #12]
 80100a6:	2210      	movs	r2, #16
 80100a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80100ac:	68fb      	ldr	r3, [r7, #12]
 80100ae:	2220      	movs	r2, #32
 80100b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 80100b4:	2301      	movs	r3, #1
 80100b6:	e020      	b.n	80100fa <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80100b8:	68fb      	ldr	r3, [r7, #12]
 80100ba:	681b      	ldr	r3, [r3, #0]
 80100bc:	2240      	movs	r2, #64	@ 0x40
 80100be:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80100c0:	68fb      	ldr	r3, [r7, #12]
 80100c2:	681b      	ldr	r3, [r3, #0]
 80100c4:	3308      	adds	r3, #8
 80100c6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80100c8:	697b      	ldr	r3, [r7, #20]
 80100ca:	e853 3f00 	ldrex	r3, [r3]
 80100ce:	613b      	str	r3, [r7, #16]
   return(result);
 80100d0:	693b      	ldr	r3, [r7, #16]
 80100d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80100d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80100d8:	68fb      	ldr	r3, [r7, #12]
 80100da:	681b      	ldr	r3, [r3, #0]
 80100dc:	3308      	adds	r3, #8
 80100de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80100e0:	623a      	str	r2, [r7, #32]
 80100e2:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100e4:	69f9      	ldr	r1, [r7, #28]
 80100e6:	6a3a      	ldr	r2, [r7, #32]
 80100e8:	e841 2300 	strex	r3, r2, [r1]
 80100ec:	61bb      	str	r3, [r7, #24]
   return(result);
 80100ee:	69bb      	ldr	r3, [r7, #24]
 80100f0:	2b00      	cmp	r3, #0
 80100f2:	d1e5      	bne.n	80100c0 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 80100f4:	2300      	movs	r3, #0
 80100f6:	e000      	b.n	80100fa <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80100f8:	2302      	movs	r3, #2
  }
}
 80100fa:	4618      	mov	r0, r3
 80100fc:	3728      	adds	r7, #40	@ 0x28
 80100fe:	46bd      	mov	sp, r7
 8010100:	bd80      	pop	{r7, pc}
 8010102:	bf00      	nop
 8010104:	080119ed 	.word	0x080119ed
 8010108:	08011a83 	.word	0x08011a83
 801010c:	08011c05 	.word	0x08011c05

08010110 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8010110:	b580      	push	{r7, lr}
 8010112:	b0ba      	sub	sp, #232	@ 0xe8
 8010114:	af00      	add	r7, sp, #0
 8010116:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	681b      	ldr	r3, [r3, #0]
 801011c:	69db      	ldr	r3, [r3, #28]
 801011e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	681b      	ldr	r3, [r3, #0]
 8010126:	681b      	ldr	r3, [r3, #0]
 8010128:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 801012c:	687b      	ldr	r3, [r7, #4]
 801012e:	681b      	ldr	r3, [r3, #0]
 8010130:	689b      	ldr	r3, [r3, #8]
 8010132:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8010136:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 801013a:	f640 030f 	movw	r3, #2063	@ 0x80f
 801013e:	4013      	ands	r3, r2
 8010140:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8010144:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8010148:	2b00      	cmp	r3, #0
 801014a:	d11b      	bne.n	8010184 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801014c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010150:	f003 0320 	and.w	r3, r3, #32
 8010154:	2b00      	cmp	r3, #0
 8010156:	d015      	beq.n	8010184 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8010158:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801015c:	f003 0320 	and.w	r3, r3, #32
 8010160:	2b00      	cmp	r3, #0
 8010162:	d105      	bne.n	8010170 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010164:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010168:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801016c:	2b00      	cmp	r3, #0
 801016e:	d009      	beq.n	8010184 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010174:	2b00      	cmp	r3, #0
 8010176:	f000 8393 	beq.w	80108a0 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801017e:	6878      	ldr	r0, [r7, #4]
 8010180:	4798      	blx	r3
      }
      return;
 8010182:	e38d      	b.n	80108a0 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8010184:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8010188:	2b00      	cmp	r3, #0
 801018a:	f000 8123 	beq.w	80103d4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 801018e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8010192:	4b8d      	ldr	r3, [pc, #564]	@ (80103c8 <HAL_UART_IRQHandler+0x2b8>)
 8010194:	4013      	ands	r3, r2
 8010196:	2b00      	cmp	r3, #0
 8010198:	d106      	bne.n	80101a8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 801019a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 801019e:	4b8b      	ldr	r3, [pc, #556]	@ (80103cc <HAL_UART_IRQHandler+0x2bc>)
 80101a0:	4013      	ands	r3, r2
 80101a2:	2b00      	cmp	r3, #0
 80101a4:	f000 8116 	beq.w	80103d4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80101a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80101ac:	f003 0301 	and.w	r3, r3, #1
 80101b0:	2b00      	cmp	r3, #0
 80101b2:	d011      	beq.n	80101d8 <HAL_UART_IRQHandler+0xc8>
 80101b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80101b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80101bc:	2b00      	cmp	r3, #0
 80101be:	d00b      	beq.n	80101d8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	681b      	ldr	r3, [r3, #0]
 80101c4:	2201      	movs	r2, #1
 80101c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80101ce:	f043 0201 	orr.w	r2, r3, #1
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80101d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80101dc:	f003 0302 	and.w	r3, r3, #2
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	d011      	beq.n	8010208 <HAL_UART_IRQHandler+0xf8>
 80101e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80101e8:	f003 0301 	and.w	r3, r3, #1
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d00b      	beq.n	8010208 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	681b      	ldr	r3, [r3, #0]
 80101f4:	2202      	movs	r2, #2
 80101f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80101fe:	f043 0204 	orr.w	r2, r3, #4
 8010202:	687b      	ldr	r3, [r7, #4]
 8010204:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010208:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801020c:	f003 0304 	and.w	r3, r3, #4
 8010210:	2b00      	cmp	r3, #0
 8010212:	d011      	beq.n	8010238 <HAL_UART_IRQHandler+0x128>
 8010214:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010218:	f003 0301 	and.w	r3, r3, #1
 801021c:	2b00      	cmp	r3, #0
 801021e:	d00b      	beq.n	8010238 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	681b      	ldr	r3, [r3, #0]
 8010224:	2204      	movs	r2, #4
 8010226:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801022e:	f043 0202 	orr.w	r2, r3, #2
 8010232:	687b      	ldr	r3, [r7, #4]
 8010234:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8010238:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801023c:	f003 0308 	and.w	r3, r3, #8
 8010240:	2b00      	cmp	r3, #0
 8010242:	d017      	beq.n	8010274 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8010244:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010248:	f003 0320 	and.w	r3, r3, #32
 801024c:	2b00      	cmp	r3, #0
 801024e:	d105      	bne.n	801025c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8010250:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8010254:	4b5c      	ldr	r3, [pc, #368]	@ (80103c8 <HAL_UART_IRQHandler+0x2b8>)
 8010256:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8010258:	2b00      	cmp	r3, #0
 801025a:	d00b      	beq.n	8010274 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	681b      	ldr	r3, [r3, #0]
 8010260:	2208      	movs	r2, #8
 8010262:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801026a:	f043 0208 	orr.w	r2, r3, #8
 801026e:	687b      	ldr	r3, [r7, #4]
 8010270:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8010274:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010278:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801027c:	2b00      	cmp	r3, #0
 801027e:	d012      	beq.n	80102a6 <HAL_UART_IRQHandler+0x196>
 8010280:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010284:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8010288:	2b00      	cmp	r3, #0
 801028a:	d00c      	beq.n	80102a6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	681b      	ldr	r3, [r3, #0]
 8010290:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010294:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801029c:	f043 0220 	orr.w	r2, r3, #32
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80102a6:	687b      	ldr	r3, [r7, #4]
 80102a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	f000 82f9 	beq.w	80108a4 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80102b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80102b6:	f003 0320 	and.w	r3, r3, #32
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	d013      	beq.n	80102e6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80102be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80102c2:	f003 0320 	and.w	r3, r3, #32
 80102c6:	2b00      	cmp	r3, #0
 80102c8:	d105      	bne.n	80102d6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80102ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80102ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80102d2:	2b00      	cmp	r3, #0
 80102d4:	d007      	beq.n	80102e6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d003      	beq.n	80102e6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80102e2:	6878      	ldr	r0, [r7, #4]
 80102e4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80102ec:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80102f0:	687b      	ldr	r3, [r7, #4]
 80102f2:	681b      	ldr	r3, [r3, #0]
 80102f4:	689b      	ldr	r3, [r3, #8]
 80102f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80102fa:	2b40      	cmp	r3, #64	@ 0x40
 80102fc:	d005      	beq.n	801030a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80102fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8010302:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010306:	2b00      	cmp	r3, #0
 8010308:	d054      	beq.n	80103b4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 801030a:	6878      	ldr	r0, [r7, #4]
 801030c:	f001 fb08 	bl	8011920 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	681b      	ldr	r3, [r3, #0]
 8010314:	689b      	ldr	r3, [r3, #8]
 8010316:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801031a:	2b40      	cmp	r3, #64	@ 0x40
 801031c:	d146      	bne.n	80103ac <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	681b      	ldr	r3, [r3, #0]
 8010322:	3308      	adds	r3, #8
 8010324:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010328:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801032c:	e853 3f00 	ldrex	r3, [r3]
 8010330:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8010334:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010338:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801033c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	681b      	ldr	r3, [r3, #0]
 8010344:	3308      	adds	r3, #8
 8010346:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 801034a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 801034e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010352:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8010356:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 801035a:	e841 2300 	strex	r3, r2, [r1]
 801035e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8010362:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8010366:	2b00      	cmp	r3, #0
 8010368:	d1d9      	bne.n	801031e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010370:	2b00      	cmp	r3, #0
 8010372:	d017      	beq.n	80103a4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801037a:	4a15      	ldr	r2, [pc, #84]	@ (80103d0 <HAL_UART_IRQHandler+0x2c0>)
 801037c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010384:	4618      	mov	r0, r3
 8010386:	f7f8 f8d3 	bl	8008530 <HAL_DMA_Abort_IT>
 801038a:	4603      	mov	r3, r0
 801038c:	2b00      	cmp	r3, #0
 801038e:	d019      	beq.n	80103c4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010396:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010398:	687a      	ldr	r2, [r7, #4]
 801039a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 801039e:	4610      	mov	r0, r2
 80103a0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80103a2:	e00f      	b.n	80103c4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80103a4:	6878      	ldr	r0, [r7, #4]
 80103a6:	f000 faa7 	bl	80108f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80103aa:	e00b      	b.n	80103c4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80103ac:	6878      	ldr	r0, [r7, #4]
 80103ae:	f000 faa3 	bl	80108f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80103b2:	e007      	b.n	80103c4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80103b4:	6878      	ldr	r0, [r7, #4]
 80103b6:	f000 fa9f 	bl	80108f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	2200      	movs	r2, #0
 80103be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80103c2:	e26f      	b.n	80108a4 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80103c4:	bf00      	nop
    return;
 80103c6:	e26d      	b.n	80108a4 <HAL_UART_IRQHandler+0x794>
 80103c8:	10000001 	.word	0x10000001
 80103cc:	04000120 	.word	0x04000120
 80103d0:	08011c85 	.word	0x08011c85

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80103d8:	2b01      	cmp	r3, #1
 80103da:	f040 8203 	bne.w	80107e4 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80103de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80103e2:	f003 0310 	and.w	r3, r3, #16
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	f000 81fc 	beq.w	80107e4 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80103ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80103f0:	f003 0310 	and.w	r3, r3, #16
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	f000 81f5 	beq.w	80107e4 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	681b      	ldr	r3, [r3, #0]
 80103fe:	2210      	movs	r2, #16
 8010400:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	681b      	ldr	r3, [r3, #0]
 8010406:	689b      	ldr	r3, [r3, #8]
 8010408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801040c:	2b40      	cmp	r3, #64	@ 0x40
 801040e:	f040 816d 	bne.w	80106ec <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010418:	681b      	ldr	r3, [r3, #0]
 801041a:	4aa4      	ldr	r2, [pc, #656]	@ (80106ac <HAL_UART_IRQHandler+0x59c>)
 801041c:	4293      	cmp	r3, r2
 801041e:	d068      	beq.n	80104f2 <HAL_UART_IRQHandler+0x3e2>
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010426:	681b      	ldr	r3, [r3, #0]
 8010428:	4aa1      	ldr	r2, [pc, #644]	@ (80106b0 <HAL_UART_IRQHandler+0x5a0>)
 801042a:	4293      	cmp	r3, r2
 801042c:	d061      	beq.n	80104f2 <HAL_UART_IRQHandler+0x3e2>
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010434:	681b      	ldr	r3, [r3, #0]
 8010436:	4a9f      	ldr	r2, [pc, #636]	@ (80106b4 <HAL_UART_IRQHandler+0x5a4>)
 8010438:	4293      	cmp	r3, r2
 801043a:	d05a      	beq.n	80104f2 <HAL_UART_IRQHandler+0x3e2>
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010442:	681b      	ldr	r3, [r3, #0]
 8010444:	4a9c      	ldr	r2, [pc, #624]	@ (80106b8 <HAL_UART_IRQHandler+0x5a8>)
 8010446:	4293      	cmp	r3, r2
 8010448:	d053      	beq.n	80104f2 <HAL_UART_IRQHandler+0x3e2>
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010450:	681b      	ldr	r3, [r3, #0]
 8010452:	4a9a      	ldr	r2, [pc, #616]	@ (80106bc <HAL_UART_IRQHandler+0x5ac>)
 8010454:	4293      	cmp	r3, r2
 8010456:	d04c      	beq.n	80104f2 <HAL_UART_IRQHandler+0x3e2>
 8010458:	687b      	ldr	r3, [r7, #4]
 801045a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801045e:	681b      	ldr	r3, [r3, #0]
 8010460:	4a97      	ldr	r2, [pc, #604]	@ (80106c0 <HAL_UART_IRQHandler+0x5b0>)
 8010462:	4293      	cmp	r3, r2
 8010464:	d045      	beq.n	80104f2 <HAL_UART_IRQHandler+0x3e2>
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801046c:	681b      	ldr	r3, [r3, #0]
 801046e:	4a95      	ldr	r2, [pc, #596]	@ (80106c4 <HAL_UART_IRQHandler+0x5b4>)
 8010470:	4293      	cmp	r3, r2
 8010472:	d03e      	beq.n	80104f2 <HAL_UART_IRQHandler+0x3e2>
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801047a:	681b      	ldr	r3, [r3, #0]
 801047c:	4a92      	ldr	r2, [pc, #584]	@ (80106c8 <HAL_UART_IRQHandler+0x5b8>)
 801047e:	4293      	cmp	r3, r2
 8010480:	d037      	beq.n	80104f2 <HAL_UART_IRQHandler+0x3e2>
 8010482:	687b      	ldr	r3, [r7, #4]
 8010484:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010488:	681b      	ldr	r3, [r3, #0]
 801048a:	4a90      	ldr	r2, [pc, #576]	@ (80106cc <HAL_UART_IRQHandler+0x5bc>)
 801048c:	4293      	cmp	r3, r2
 801048e:	d030      	beq.n	80104f2 <HAL_UART_IRQHandler+0x3e2>
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010496:	681b      	ldr	r3, [r3, #0]
 8010498:	4a8d      	ldr	r2, [pc, #564]	@ (80106d0 <HAL_UART_IRQHandler+0x5c0>)
 801049a:	4293      	cmp	r3, r2
 801049c:	d029      	beq.n	80104f2 <HAL_UART_IRQHandler+0x3e2>
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80104a4:	681b      	ldr	r3, [r3, #0]
 80104a6:	4a8b      	ldr	r2, [pc, #556]	@ (80106d4 <HAL_UART_IRQHandler+0x5c4>)
 80104a8:	4293      	cmp	r3, r2
 80104aa:	d022      	beq.n	80104f2 <HAL_UART_IRQHandler+0x3e2>
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	4a88      	ldr	r2, [pc, #544]	@ (80106d8 <HAL_UART_IRQHandler+0x5c8>)
 80104b6:	4293      	cmp	r3, r2
 80104b8:	d01b      	beq.n	80104f2 <HAL_UART_IRQHandler+0x3e2>
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80104c0:	681b      	ldr	r3, [r3, #0]
 80104c2:	4a86      	ldr	r2, [pc, #536]	@ (80106dc <HAL_UART_IRQHandler+0x5cc>)
 80104c4:	4293      	cmp	r3, r2
 80104c6:	d014      	beq.n	80104f2 <HAL_UART_IRQHandler+0x3e2>
 80104c8:	687b      	ldr	r3, [r7, #4]
 80104ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80104ce:	681b      	ldr	r3, [r3, #0]
 80104d0:	4a83      	ldr	r2, [pc, #524]	@ (80106e0 <HAL_UART_IRQHandler+0x5d0>)
 80104d2:	4293      	cmp	r3, r2
 80104d4:	d00d      	beq.n	80104f2 <HAL_UART_IRQHandler+0x3e2>
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80104dc:	681b      	ldr	r3, [r3, #0]
 80104de:	4a81      	ldr	r2, [pc, #516]	@ (80106e4 <HAL_UART_IRQHandler+0x5d4>)
 80104e0:	4293      	cmp	r3, r2
 80104e2:	d006      	beq.n	80104f2 <HAL_UART_IRQHandler+0x3e2>
 80104e4:	687b      	ldr	r3, [r7, #4]
 80104e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80104ea:	681b      	ldr	r3, [r3, #0]
 80104ec:	4a7e      	ldr	r2, [pc, #504]	@ (80106e8 <HAL_UART_IRQHandler+0x5d8>)
 80104ee:	4293      	cmp	r3, r2
 80104f0:	d106      	bne.n	8010500 <HAL_UART_IRQHandler+0x3f0>
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80104f8:	681b      	ldr	r3, [r3, #0]
 80104fa:	685b      	ldr	r3, [r3, #4]
 80104fc:	b29b      	uxth	r3, r3
 80104fe:	e005      	b.n	801050c <HAL_UART_IRQHandler+0x3fc>
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010506:	681b      	ldr	r3, [r3, #0]
 8010508:	685b      	ldr	r3, [r3, #4]
 801050a:	b29b      	uxth	r3, r3
 801050c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8010510:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8010514:	2b00      	cmp	r3, #0
 8010516:	f000 80ad 	beq.w	8010674 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010520:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8010524:	429a      	cmp	r2, r3
 8010526:	f080 80a5 	bcs.w	8010674 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8010530:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801053a:	69db      	ldr	r3, [r3, #28]
 801053c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010540:	f000 8087 	beq.w	8010652 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	681b      	ldr	r3, [r3, #0]
 8010548:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801054c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010550:	e853 3f00 	ldrex	r3, [r3]
 8010554:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8010558:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801055c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010560:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	681b      	ldr	r3, [r3, #0]
 8010568:	461a      	mov	r2, r3
 801056a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801056e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010572:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010576:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 801057a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801057e:	e841 2300 	strex	r3, r2, [r1]
 8010582:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8010586:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801058a:	2b00      	cmp	r3, #0
 801058c:	d1da      	bne.n	8010544 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	681b      	ldr	r3, [r3, #0]
 8010592:	3308      	adds	r3, #8
 8010594:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010596:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010598:	e853 3f00 	ldrex	r3, [r3]
 801059c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 801059e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80105a0:	f023 0301 	bic.w	r3, r3, #1
 80105a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	681b      	ldr	r3, [r3, #0]
 80105ac:	3308      	adds	r3, #8
 80105ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80105b2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80105b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105b8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80105ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80105be:	e841 2300 	strex	r3, r2, [r1]
 80105c2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80105c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	d1e1      	bne.n	801058e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80105ca:	687b      	ldr	r3, [r7, #4]
 80105cc:	681b      	ldr	r3, [r3, #0]
 80105ce:	3308      	adds	r3, #8
 80105d0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80105d4:	e853 3f00 	ldrex	r3, [r3]
 80105d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80105da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80105dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80105e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	681b      	ldr	r3, [r3, #0]
 80105e8:	3308      	adds	r3, #8
 80105ea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80105ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80105f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105f2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80105f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80105f6:	e841 2300 	strex	r3, r2, [r1]
 80105fa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80105fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80105fe:	2b00      	cmp	r3, #0
 8010600:	d1e3      	bne.n	80105ca <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	2220      	movs	r2, #32
 8010606:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	2200      	movs	r2, #0
 801060e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	681b      	ldr	r3, [r3, #0]
 8010614:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010616:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010618:	e853 3f00 	ldrex	r3, [r3]
 801061c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801061e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010620:	f023 0310 	bic.w	r3, r3, #16
 8010624:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	681b      	ldr	r3, [r3, #0]
 801062c:	461a      	mov	r2, r3
 801062e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010632:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010634:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010636:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010638:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801063a:	e841 2300 	strex	r3, r2, [r1]
 801063e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010640:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010642:	2b00      	cmp	r3, #0
 8010644:	d1e4      	bne.n	8010610 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801064c:	4618      	mov	r0, r3
 801064e:	f7f7 fc51 	bl	8007ef4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	2202      	movs	r2, #2
 8010656:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8010658:	687b      	ldr	r3, [r7, #4]
 801065a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010664:	b29b      	uxth	r3, r3
 8010666:	1ad3      	subs	r3, r2, r3
 8010668:	b29b      	uxth	r3, r3
 801066a:	4619      	mov	r1, r3
 801066c:	6878      	ldr	r0, [r7, #4]
 801066e:	f7f4 fc0f 	bl	8004e90 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8010672:	e119      	b.n	80108a8 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801067a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801067e:	429a      	cmp	r2, r3
 8010680:	f040 8112 	bne.w	80108a8 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801068a:	69db      	ldr	r3, [r3, #28]
 801068c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010690:	f040 810a 	bne.w	80108a8 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010694:	687b      	ldr	r3, [r7, #4]
 8010696:	2202      	movs	r2, #2
 8010698:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801069a:	687b      	ldr	r3, [r7, #4]
 801069c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80106a0:	4619      	mov	r1, r3
 80106a2:	6878      	ldr	r0, [r7, #4]
 80106a4:	f7f4 fbf4 	bl	8004e90 <HAL_UARTEx_RxEventCallback>
      return;
 80106a8:	e0fe      	b.n	80108a8 <HAL_UART_IRQHandler+0x798>
 80106aa:	bf00      	nop
 80106ac:	40020010 	.word	0x40020010
 80106b0:	40020028 	.word	0x40020028
 80106b4:	40020040 	.word	0x40020040
 80106b8:	40020058 	.word	0x40020058
 80106bc:	40020070 	.word	0x40020070
 80106c0:	40020088 	.word	0x40020088
 80106c4:	400200a0 	.word	0x400200a0
 80106c8:	400200b8 	.word	0x400200b8
 80106cc:	40020410 	.word	0x40020410
 80106d0:	40020428 	.word	0x40020428
 80106d4:	40020440 	.word	0x40020440
 80106d8:	40020458 	.word	0x40020458
 80106dc:	40020470 	.word	0x40020470
 80106e0:	40020488 	.word	0x40020488
 80106e4:	400204a0 	.word	0x400204a0
 80106e8:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80106f8:	b29b      	uxth	r3, r3
 80106fa:	1ad3      	subs	r3, r2, r3
 80106fc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8010700:	687b      	ldr	r3, [r7, #4]
 8010702:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010706:	b29b      	uxth	r3, r3
 8010708:	2b00      	cmp	r3, #0
 801070a:	f000 80cf 	beq.w	80108ac <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 801070e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8010712:	2b00      	cmp	r3, #0
 8010714:	f000 80ca 	beq.w	80108ac <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	681b      	ldr	r3, [r3, #0]
 801071c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801071e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010720:	e853 3f00 	ldrex	r3, [r3]
 8010724:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010726:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010728:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801072c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8010730:	687b      	ldr	r3, [r7, #4]
 8010732:	681b      	ldr	r3, [r3, #0]
 8010734:	461a      	mov	r2, r3
 8010736:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 801073a:	647b      	str	r3, [r7, #68]	@ 0x44
 801073c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801073e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010740:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010742:	e841 2300 	strex	r3, r2, [r1]
 8010746:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010748:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801074a:	2b00      	cmp	r3, #0
 801074c:	d1e4      	bne.n	8010718 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	681b      	ldr	r3, [r3, #0]
 8010752:	3308      	adds	r3, #8
 8010754:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010758:	e853 3f00 	ldrex	r3, [r3]
 801075c:	623b      	str	r3, [r7, #32]
   return(result);
 801075e:	6a3a      	ldr	r2, [r7, #32]
 8010760:	4b55      	ldr	r3, [pc, #340]	@ (80108b8 <HAL_UART_IRQHandler+0x7a8>)
 8010762:	4013      	ands	r3, r2
 8010764:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8010768:	687b      	ldr	r3, [r7, #4]
 801076a:	681b      	ldr	r3, [r3, #0]
 801076c:	3308      	adds	r3, #8
 801076e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8010772:	633a      	str	r2, [r7, #48]	@ 0x30
 8010774:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010776:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010778:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801077a:	e841 2300 	strex	r3, r2, [r1]
 801077e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010782:	2b00      	cmp	r3, #0
 8010784:	d1e3      	bne.n	801074e <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	2220      	movs	r2, #32
 801078a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801078e:	687b      	ldr	r3, [r7, #4]
 8010790:	2200      	movs	r2, #0
 8010792:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	2200      	movs	r2, #0
 8010798:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801079a:	687b      	ldr	r3, [r7, #4]
 801079c:	681b      	ldr	r3, [r3, #0]
 801079e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107a0:	693b      	ldr	r3, [r7, #16]
 80107a2:	e853 3f00 	ldrex	r3, [r3]
 80107a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80107a8:	68fb      	ldr	r3, [r7, #12]
 80107aa:	f023 0310 	bic.w	r3, r3, #16
 80107ae:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	681b      	ldr	r3, [r3, #0]
 80107b6:	461a      	mov	r2, r3
 80107b8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80107bc:	61fb      	str	r3, [r7, #28]
 80107be:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107c0:	69b9      	ldr	r1, [r7, #24]
 80107c2:	69fa      	ldr	r2, [r7, #28]
 80107c4:	e841 2300 	strex	r3, r2, [r1]
 80107c8:	617b      	str	r3, [r7, #20]
   return(result);
 80107ca:	697b      	ldr	r3, [r7, #20]
 80107cc:	2b00      	cmp	r3, #0
 80107ce:	d1e4      	bne.n	801079a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80107d0:	687b      	ldr	r3, [r7, #4]
 80107d2:	2202      	movs	r2, #2
 80107d4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80107d6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80107da:	4619      	mov	r1, r3
 80107dc:	6878      	ldr	r0, [r7, #4]
 80107de:	f7f4 fb57 	bl	8004e90 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80107e2:	e063      	b.n	80108ac <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80107e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80107e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80107ec:	2b00      	cmp	r3, #0
 80107ee:	d00e      	beq.n	801080e <HAL_UART_IRQHandler+0x6fe>
 80107f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80107f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80107f8:	2b00      	cmp	r3, #0
 80107fa:	d008      	beq.n	801080e <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	681b      	ldr	r3, [r3, #0]
 8010800:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8010804:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8010806:	6878      	ldr	r0, [r7, #4]
 8010808:	f001 fa79 	bl	8011cfe <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801080c:	e051      	b.n	80108b2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 801080e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010812:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010816:	2b00      	cmp	r3, #0
 8010818:	d014      	beq.n	8010844 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 801081a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801081e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010822:	2b00      	cmp	r3, #0
 8010824:	d105      	bne.n	8010832 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8010826:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801082a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801082e:	2b00      	cmp	r3, #0
 8010830:	d008      	beq.n	8010844 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010836:	2b00      	cmp	r3, #0
 8010838:	d03a      	beq.n	80108b0 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801083e:	6878      	ldr	r0, [r7, #4]
 8010840:	4798      	blx	r3
    }
    return;
 8010842:	e035      	b.n	80108b0 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8010844:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010848:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801084c:	2b00      	cmp	r3, #0
 801084e:	d009      	beq.n	8010864 <HAL_UART_IRQHandler+0x754>
 8010850:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010854:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010858:	2b00      	cmp	r3, #0
 801085a:	d003      	beq.n	8010864 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 801085c:	6878      	ldr	r0, [r7, #4]
 801085e:	f001 fa23 	bl	8011ca8 <UART_EndTransmit_IT>
    return;
 8010862:	e026      	b.n	80108b2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8010864:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010868:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801086c:	2b00      	cmp	r3, #0
 801086e:	d009      	beq.n	8010884 <HAL_UART_IRQHandler+0x774>
 8010870:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010874:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8010878:	2b00      	cmp	r3, #0
 801087a:	d003      	beq.n	8010884 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 801087c:	6878      	ldr	r0, [r7, #4]
 801087e:	f001 fa52 	bl	8011d26 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010882:	e016      	b.n	80108b2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8010884:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010888:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 801088c:	2b00      	cmp	r3, #0
 801088e:	d010      	beq.n	80108b2 <HAL_UART_IRQHandler+0x7a2>
 8010890:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010894:	2b00      	cmp	r3, #0
 8010896:	da0c      	bge.n	80108b2 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8010898:	6878      	ldr	r0, [r7, #4]
 801089a:	f001 fa3a 	bl	8011d12 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801089e:	e008      	b.n	80108b2 <HAL_UART_IRQHandler+0x7a2>
      return;
 80108a0:	bf00      	nop
 80108a2:	e006      	b.n	80108b2 <HAL_UART_IRQHandler+0x7a2>
    return;
 80108a4:	bf00      	nop
 80108a6:	e004      	b.n	80108b2 <HAL_UART_IRQHandler+0x7a2>
      return;
 80108a8:	bf00      	nop
 80108aa:	e002      	b.n	80108b2 <HAL_UART_IRQHandler+0x7a2>
      return;
 80108ac:	bf00      	nop
 80108ae:	e000      	b.n	80108b2 <HAL_UART_IRQHandler+0x7a2>
    return;
 80108b0:	bf00      	nop
  }
}
 80108b2:	37e8      	adds	r7, #232	@ 0xe8
 80108b4:	46bd      	mov	sp, r7
 80108b6:	bd80      	pop	{r7, pc}
 80108b8:	effffffe 	.word	0xeffffffe

080108bc <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80108bc:	b480      	push	{r7}
 80108be:	b083      	sub	sp, #12
 80108c0:	af00      	add	r7, sp, #0
 80108c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80108c4:	bf00      	nop
 80108c6:	370c      	adds	r7, #12
 80108c8:	46bd      	mov	sp, r7
 80108ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ce:	4770      	bx	lr

080108d0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80108d0:	b480      	push	{r7}
 80108d2:	b083      	sub	sp, #12
 80108d4:	af00      	add	r7, sp, #0
 80108d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80108d8:	bf00      	nop
 80108da:	370c      	adds	r7, #12
 80108dc:	46bd      	mov	sp, r7
 80108de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108e2:	4770      	bx	lr

080108e4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80108e4:	b480      	push	{r7}
 80108e6:	b083      	sub	sp, #12
 80108e8:	af00      	add	r7, sp, #0
 80108ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80108ec:	bf00      	nop
 80108ee:	370c      	adds	r7, #12
 80108f0:	46bd      	mov	sp, r7
 80108f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108f6:	4770      	bx	lr

080108f8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80108f8:	b480      	push	{r7}
 80108fa:	b083      	sub	sp, #12
 80108fc:	af00      	add	r7, sp, #0
 80108fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8010900:	bf00      	nop
 8010902:	370c      	adds	r7, #12
 8010904:	46bd      	mov	sp, r7
 8010906:	f85d 7b04 	ldr.w	r7, [sp], #4
 801090a:	4770      	bx	lr

0801090c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 801090c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010910:	b092      	sub	sp, #72	@ 0x48
 8010912:	af00      	add	r7, sp, #0
 8010914:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010916:	2300      	movs	r3, #0
 8010918:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 801091c:	697b      	ldr	r3, [r7, #20]
 801091e:	689a      	ldr	r2, [r3, #8]
 8010920:	697b      	ldr	r3, [r7, #20]
 8010922:	691b      	ldr	r3, [r3, #16]
 8010924:	431a      	orrs	r2, r3
 8010926:	697b      	ldr	r3, [r7, #20]
 8010928:	695b      	ldr	r3, [r3, #20]
 801092a:	431a      	orrs	r2, r3
 801092c:	697b      	ldr	r3, [r7, #20]
 801092e:	69db      	ldr	r3, [r3, #28]
 8010930:	4313      	orrs	r3, r2
 8010932:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010934:	697b      	ldr	r3, [r7, #20]
 8010936:	681b      	ldr	r3, [r3, #0]
 8010938:	681a      	ldr	r2, [r3, #0]
 801093a:	4bbe      	ldr	r3, [pc, #760]	@ (8010c34 <UART_SetConfig+0x328>)
 801093c:	4013      	ands	r3, r2
 801093e:	697a      	ldr	r2, [r7, #20]
 8010940:	6812      	ldr	r2, [r2, #0]
 8010942:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010944:	430b      	orrs	r3, r1
 8010946:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010948:	697b      	ldr	r3, [r7, #20]
 801094a:	681b      	ldr	r3, [r3, #0]
 801094c:	685b      	ldr	r3, [r3, #4]
 801094e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8010952:	697b      	ldr	r3, [r7, #20]
 8010954:	68da      	ldr	r2, [r3, #12]
 8010956:	697b      	ldr	r3, [r7, #20]
 8010958:	681b      	ldr	r3, [r3, #0]
 801095a:	430a      	orrs	r2, r1
 801095c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 801095e:	697b      	ldr	r3, [r7, #20]
 8010960:	699b      	ldr	r3, [r3, #24]
 8010962:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8010964:	697b      	ldr	r3, [r7, #20]
 8010966:	681b      	ldr	r3, [r3, #0]
 8010968:	4ab3      	ldr	r2, [pc, #716]	@ (8010c38 <UART_SetConfig+0x32c>)
 801096a:	4293      	cmp	r3, r2
 801096c:	d004      	beq.n	8010978 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 801096e:	697b      	ldr	r3, [r7, #20]
 8010970:	6a1b      	ldr	r3, [r3, #32]
 8010972:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010974:	4313      	orrs	r3, r2
 8010976:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010978:	697b      	ldr	r3, [r7, #20]
 801097a:	681b      	ldr	r3, [r3, #0]
 801097c:	689a      	ldr	r2, [r3, #8]
 801097e:	4baf      	ldr	r3, [pc, #700]	@ (8010c3c <UART_SetConfig+0x330>)
 8010980:	4013      	ands	r3, r2
 8010982:	697a      	ldr	r2, [r7, #20]
 8010984:	6812      	ldr	r2, [r2, #0]
 8010986:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010988:	430b      	orrs	r3, r1
 801098a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 801098c:	697b      	ldr	r3, [r7, #20]
 801098e:	681b      	ldr	r3, [r3, #0]
 8010990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010992:	f023 010f 	bic.w	r1, r3, #15
 8010996:	697b      	ldr	r3, [r7, #20]
 8010998:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801099a:	697b      	ldr	r3, [r7, #20]
 801099c:	681b      	ldr	r3, [r3, #0]
 801099e:	430a      	orrs	r2, r1
 80109a0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80109a2:	697b      	ldr	r3, [r7, #20]
 80109a4:	681b      	ldr	r3, [r3, #0]
 80109a6:	4aa6      	ldr	r2, [pc, #664]	@ (8010c40 <UART_SetConfig+0x334>)
 80109a8:	4293      	cmp	r3, r2
 80109aa:	d177      	bne.n	8010a9c <UART_SetConfig+0x190>
 80109ac:	4ba5      	ldr	r3, [pc, #660]	@ (8010c44 <UART_SetConfig+0x338>)
 80109ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80109b0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80109b4:	2b28      	cmp	r3, #40	@ 0x28
 80109b6:	d86d      	bhi.n	8010a94 <UART_SetConfig+0x188>
 80109b8:	a201      	add	r2, pc, #4	@ (adr r2, 80109c0 <UART_SetConfig+0xb4>)
 80109ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80109be:	bf00      	nop
 80109c0:	08010a65 	.word	0x08010a65
 80109c4:	08010a95 	.word	0x08010a95
 80109c8:	08010a95 	.word	0x08010a95
 80109cc:	08010a95 	.word	0x08010a95
 80109d0:	08010a95 	.word	0x08010a95
 80109d4:	08010a95 	.word	0x08010a95
 80109d8:	08010a95 	.word	0x08010a95
 80109dc:	08010a95 	.word	0x08010a95
 80109e0:	08010a6d 	.word	0x08010a6d
 80109e4:	08010a95 	.word	0x08010a95
 80109e8:	08010a95 	.word	0x08010a95
 80109ec:	08010a95 	.word	0x08010a95
 80109f0:	08010a95 	.word	0x08010a95
 80109f4:	08010a95 	.word	0x08010a95
 80109f8:	08010a95 	.word	0x08010a95
 80109fc:	08010a95 	.word	0x08010a95
 8010a00:	08010a75 	.word	0x08010a75
 8010a04:	08010a95 	.word	0x08010a95
 8010a08:	08010a95 	.word	0x08010a95
 8010a0c:	08010a95 	.word	0x08010a95
 8010a10:	08010a95 	.word	0x08010a95
 8010a14:	08010a95 	.word	0x08010a95
 8010a18:	08010a95 	.word	0x08010a95
 8010a1c:	08010a95 	.word	0x08010a95
 8010a20:	08010a7d 	.word	0x08010a7d
 8010a24:	08010a95 	.word	0x08010a95
 8010a28:	08010a95 	.word	0x08010a95
 8010a2c:	08010a95 	.word	0x08010a95
 8010a30:	08010a95 	.word	0x08010a95
 8010a34:	08010a95 	.word	0x08010a95
 8010a38:	08010a95 	.word	0x08010a95
 8010a3c:	08010a95 	.word	0x08010a95
 8010a40:	08010a85 	.word	0x08010a85
 8010a44:	08010a95 	.word	0x08010a95
 8010a48:	08010a95 	.word	0x08010a95
 8010a4c:	08010a95 	.word	0x08010a95
 8010a50:	08010a95 	.word	0x08010a95
 8010a54:	08010a95 	.word	0x08010a95
 8010a58:	08010a95 	.word	0x08010a95
 8010a5c:	08010a95 	.word	0x08010a95
 8010a60:	08010a8d 	.word	0x08010a8d
 8010a64:	2301      	movs	r3, #1
 8010a66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a6a:	e222      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010a6c:	2304      	movs	r3, #4
 8010a6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a72:	e21e      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010a74:	2308      	movs	r3, #8
 8010a76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a7a:	e21a      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010a7c:	2310      	movs	r3, #16
 8010a7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a82:	e216      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010a84:	2320      	movs	r3, #32
 8010a86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a8a:	e212      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010a8c:	2340      	movs	r3, #64	@ 0x40
 8010a8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a92:	e20e      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010a94:	2380      	movs	r3, #128	@ 0x80
 8010a96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a9a:	e20a      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010a9c:	697b      	ldr	r3, [r7, #20]
 8010a9e:	681b      	ldr	r3, [r3, #0]
 8010aa0:	4a69      	ldr	r2, [pc, #420]	@ (8010c48 <UART_SetConfig+0x33c>)
 8010aa2:	4293      	cmp	r3, r2
 8010aa4:	d130      	bne.n	8010b08 <UART_SetConfig+0x1fc>
 8010aa6:	4b67      	ldr	r3, [pc, #412]	@ (8010c44 <UART_SetConfig+0x338>)
 8010aa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010aaa:	f003 0307 	and.w	r3, r3, #7
 8010aae:	2b05      	cmp	r3, #5
 8010ab0:	d826      	bhi.n	8010b00 <UART_SetConfig+0x1f4>
 8010ab2:	a201      	add	r2, pc, #4	@ (adr r2, 8010ab8 <UART_SetConfig+0x1ac>)
 8010ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ab8:	08010ad1 	.word	0x08010ad1
 8010abc:	08010ad9 	.word	0x08010ad9
 8010ac0:	08010ae1 	.word	0x08010ae1
 8010ac4:	08010ae9 	.word	0x08010ae9
 8010ac8:	08010af1 	.word	0x08010af1
 8010acc:	08010af9 	.word	0x08010af9
 8010ad0:	2300      	movs	r3, #0
 8010ad2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010ad6:	e1ec      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010ad8:	2304      	movs	r3, #4
 8010ada:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010ade:	e1e8      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010ae0:	2308      	movs	r3, #8
 8010ae2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010ae6:	e1e4      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010ae8:	2310      	movs	r3, #16
 8010aea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010aee:	e1e0      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010af0:	2320      	movs	r3, #32
 8010af2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010af6:	e1dc      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010af8:	2340      	movs	r3, #64	@ 0x40
 8010afa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010afe:	e1d8      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010b00:	2380      	movs	r3, #128	@ 0x80
 8010b02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b06:	e1d4      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010b08:	697b      	ldr	r3, [r7, #20]
 8010b0a:	681b      	ldr	r3, [r3, #0]
 8010b0c:	4a4f      	ldr	r2, [pc, #316]	@ (8010c4c <UART_SetConfig+0x340>)
 8010b0e:	4293      	cmp	r3, r2
 8010b10:	d130      	bne.n	8010b74 <UART_SetConfig+0x268>
 8010b12:	4b4c      	ldr	r3, [pc, #304]	@ (8010c44 <UART_SetConfig+0x338>)
 8010b14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010b16:	f003 0307 	and.w	r3, r3, #7
 8010b1a:	2b05      	cmp	r3, #5
 8010b1c:	d826      	bhi.n	8010b6c <UART_SetConfig+0x260>
 8010b1e:	a201      	add	r2, pc, #4	@ (adr r2, 8010b24 <UART_SetConfig+0x218>)
 8010b20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b24:	08010b3d 	.word	0x08010b3d
 8010b28:	08010b45 	.word	0x08010b45
 8010b2c:	08010b4d 	.word	0x08010b4d
 8010b30:	08010b55 	.word	0x08010b55
 8010b34:	08010b5d 	.word	0x08010b5d
 8010b38:	08010b65 	.word	0x08010b65
 8010b3c:	2300      	movs	r3, #0
 8010b3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b42:	e1b6      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010b44:	2304      	movs	r3, #4
 8010b46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b4a:	e1b2      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010b4c:	2308      	movs	r3, #8
 8010b4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b52:	e1ae      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010b54:	2310      	movs	r3, #16
 8010b56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b5a:	e1aa      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010b5c:	2320      	movs	r3, #32
 8010b5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b62:	e1a6      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010b64:	2340      	movs	r3, #64	@ 0x40
 8010b66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b6a:	e1a2      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010b6c:	2380      	movs	r3, #128	@ 0x80
 8010b6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b72:	e19e      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010b74:	697b      	ldr	r3, [r7, #20]
 8010b76:	681b      	ldr	r3, [r3, #0]
 8010b78:	4a35      	ldr	r2, [pc, #212]	@ (8010c50 <UART_SetConfig+0x344>)
 8010b7a:	4293      	cmp	r3, r2
 8010b7c:	d130      	bne.n	8010be0 <UART_SetConfig+0x2d4>
 8010b7e:	4b31      	ldr	r3, [pc, #196]	@ (8010c44 <UART_SetConfig+0x338>)
 8010b80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010b82:	f003 0307 	and.w	r3, r3, #7
 8010b86:	2b05      	cmp	r3, #5
 8010b88:	d826      	bhi.n	8010bd8 <UART_SetConfig+0x2cc>
 8010b8a:	a201      	add	r2, pc, #4	@ (adr r2, 8010b90 <UART_SetConfig+0x284>)
 8010b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b90:	08010ba9 	.word	0x08010ba9
 8010b94:	08010bb1 	.word	0x08010bb1
 8010b98:	08010bb9 	.word	0x08010bb9
 8010b9c:	08010bc1 	.word	0x08010bc1
 8010ba0:	08010bc9 	.word	0x08010bc9
 8010ba4:	08010bd1 	.word	0x08010bd1
 8010ba8:	2300      	movs	r3, #0
 8010baa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010bae:	e180      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010bb0:	2304      	movs	r3, #4
 8010bb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010bb6:	e17c      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010bb8:	2308      	movs	r3, #8
 8010bba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010bbe:	e178      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010bc0:	2310      	movs	r3, #16
 8010bc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010bc6:	e174      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010bc8:	2320      	movs	r3, #32
 8010bca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010bce:	e170      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010bd0:	2340      	movs	r3, #64	@ 0x40
 8010bd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010bd6:	e16c      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010bd8:	2380      	movs	r3, #128	@ 0x80
 8010bda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010bde:	e168      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010be0:	697b      	ldr	r3, [r7, #20]
 8010be2:	681b      	ldr	r3, [r3, #0]
 8010be4:	4a1b      	ldr	r2, [pc, #108]	@ (8010c54 <UART_SetConfig+0x348>)
 8010be6:	4293      	cmp	r3, r2
 8010be8:	d142      	bne.n	8010c70 <UART_SetConfig+0x364>
 8010bea:	4b16      	ldr	r3, [pc, #88]	@ (8010c44 <UART_SetConfig+0x338>)
 8010bec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010bee:	f003 0307 	and.w	r3, r3, #7
 8010bf2:	2b05      	cmp	r3, #5
 8010bf4:	d838      	bhi.n	8010c68 <UART_SetConfig+0x35c>
 8010bf6:	a201      	add	r2, pc, #4	@ (adr r2, 8010bfc <UART_SetConfig+0x2f0>)
 8010bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010bfc:	08010c15 	.word	0x08010c15
 8010c00:	08010c1d 	.word	0x08010c1d
 8010c04:	08010c25 	.word	0x08010c25
 8010c08:	08010c2d 	.word	0x08010c2d
 8010c0c:	08010c59 	.word	0x08010c59
 8010c10:	08010c61 	.word	0x08010c61
 8010c14:	2300      	movs	r3, #0
 8010c16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010c1a:	e14a      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010c1c:	2304      	movs	r3, #4
 8010c1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010c22:	e146      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010c24:	2308      	movs	r3, #8
 8010c26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010c2a:	e142      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010c2c:	2310      	movs	r3, #16
 8010c2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010c32:	e13e      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010c34:	cfff69f3 	.word	0xcfff69f3
 8010c38:	58000c00 	.word	0x58000c00
 8010c3c:	11fff4ff 	.word	0x11fff4ff
 8010c40:	40011000 	.word	0x40011000
 8010c44:	58024400 	.word	0x58024400
 8010c48:	40004400 	.word	0x40004400
 8010c4c:	40004800 	.word	0x40004800
 8010c50:	40004c00 	.word	0x40004c00
 8010c54:	40005000 	.word	0x40005000
 8010c58:	2320      	movs	r3, #32
 8010c5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010c5e:	e128      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010c60:	2340      	movs	r3, #64	@ 0x40
 8010c62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010c66:	e124      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010c68:	2380      	movs	r3, #128	@ 0x80
 8010c6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010c6e:	e120      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010c70:	697b      	ldr	r3, [r7, #20]
 8010c72:	681b      	ldr	r3, [r3, #0]
 8010c74:	4acb      	ldr	r2, [pc, #812]	@ (8010fa4 <UART_SetConfig+0x698>)
 8010c76:	4293      	cmp	r3, r2
 8010c78:	d176      	bne.n	8010d68 <UART_SetConfig+0x45c>
 8010c7a:	4bcb      	ldr	r3, [pc, #812]	@ (8010fa8 <UART_SetConfig+0x69c>)
 8010c7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010c7e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8010c82:	2b28      	cmp	r3, #40	@ 0x28
 8010c84:	d86c      	bhi.n	8010d60 <UART_SetConfig+0x454>
 8010c86:	a201      	add	r2, pc, #4	@ (adr r2, 8010c8c <UART_SetConfig+0x380>)
 8010c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c8c:	08010d31 	.word	0x08010d31
 8010c90:	08010d61 	.word	0x08010d61
 8010c94:	08010d61 	.word	0x08010d61
 8010c98:	08010d61 	.word	0x08010d61
 8010c9c:	08010d61 	.word	0x08010d61
 8010ca0:	08010d61 	.word	0x08010d61
 8010ca4:	08010d61 	.word	0x08010d61
 8010ca8:	08010d61 	.word	0x08010d61
 8010cac:	08010d39 	.word	0x08010d39
 8010cb0:	08010d61 	.word	0x08010d61
 8010cb4:	08010d61 	.word	0x08010d61
 8010cb8:	08010d61 	.word	0x08010d61
 8010cbc:	08010d61 	.word	0x08010d61
 8010cc0:	08010d61 	.word	0x08010d61
 8010cc4:	08010d61 	.word	0x08010d61
 8010cc8:	08010d61 	.word	0x08010d61
 8010ccc:	08010d41 	.word	0x08010d41
 8010cd0:	08010d61 	.word	0x08010d61
 8010cd4:	08010d61 	.word	0x08010d61
 8010cd8:	08010d61 	.word	0x08010d61
 8010cdc:	08010d61 	.word	0x08010d61
 8010ce0:	08010d61 	.word	0x08010d61
 8010ce4:	08010d61 	.word	0x08010d61
 8010ce8:	08010d61 	.word	0x08010d61
 8010cec:	08010d49 	.word	0x08010d49
 8010cf0:	08010d61 	.word	0x08010d61
 8010cf4:	08010d61 	.word	0x08010d61
 8010cf8:	08010d61 	.word	0x08010d61
 8010cfc:	08010d61 	.word	0x08010d61
 8010d00:	08010d61 	.word	0x08010d61
 8010d04:	08010d61 	.word	0x08010d61
 8010d08:	08010d61 	.word	0x08010d61
 8010d0c:	08010d51 	.word	0x08010d51
 8010d10:	08010d61 	.word	0x08010d61
 8010d14:	08010d61 	.word	0x08010d61
 8010d18:	08010d61 	.word	0x08010d61
 8010d1c:	08010d61 	.word	0x08010d61
 8010d20:	08010d61 	.word	0x08010d61
 8010d24:	08010d61 	.word	0x08010d61
 8010d28:	08010d61 	.word	0x08010d61
 8010d2c:	08010d59 	.word	0x08010d59
 8010d30:	2301      	movs	r3, #1
 8010d32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010d36:	e0bc      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010d38:	2304      	movs	r3, #4
 8010d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010d3e:	e0b8      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010d40:	2308      	movs	r3, #8
 8010d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010d46:	e0b4      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010d48:	2310      	movs	r3, #16
 8010d4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010d4e:	e0b0      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010d50:	2320      	movs	r3, #32
 8010d52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010d56:	e0ac      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010d58:	2340      	movs	r3, #64	@ 0x40
 8010d5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010d5e:	e0a8      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010d60:	2380      	movs	r3, #128	@ 0x80
 8010d62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010d66:	e0a4      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010d68:	697b      	ldr	r3, [r7, #20]
 8010d6a:	681b      	ldr	r3, [r3, #0]
 8010d6c:	4a8f      	ldr	r2, [pc, #572]	@ (8010fac <UART_SetConfig+0x6a0>)
 8010d6e:	4293      	cmp	r3, r2
 8010d70:	d130      	bne.n	8010dd4 <UART_SetConfig+0x4c8>
 8010d72:	4b8d      	ldr	r3, [pc, #564]	@ (8010fa8 <UART_SetConfig+0x69c>)
 8010d74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010d76:	f003 0307 	and.w	r3, r3, #7
 8010d7a:	2b05      	cmp	r3, #5
 8010d7c:	d826      	bhi.n	8010dcc <UART_SetConfig+0x4c0>
 8010d7e:	a201      	add	r2, pc, #4	@ (adr r2, 8010d84 <UART_SetConfig+0x478>)
 8010d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d84:	08010d9d 	.word	0x08010d9d
 8010d88:	08010da5 	.word	0x08010da5
 8010d8c:	08010dad 	.word	0x08010dad
 8010d90:	08010db5 	.word	0x08010db5
 8010d94:	08010dbd 	.word	0x08010dbd
 8010d98:	08010dc5 	.word	0x08010dc5
 8010d9c:	2300      	movs	r3, #0
 8010d9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010da2:	e086      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010da4:	2304      	movs	r3, #4
 8010da6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010daa:	e082      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010dac:	2308      	movs	r3, #8
 8010dae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010db2:	e07e      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010db4:	2310      	movs	r3, #16
 8010db6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010dba:	e07a      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010dbc:	2320      	movs	r3, #32
 8010dbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010dc2:	e076      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010dc4:	2340      	movs	r3, #64	@ 0x40
 8010dc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010dca:	e072      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010dcc:	2380      	movs	r3, #128	@ 0x80
 8010dce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010dd2:	e06e      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010dd4:	697b      	ldr	r3, [r7, #20]
 8010dd6:	681b      	ldr	r3, [r3, #0]
 8010dd8:	4a75      	ldr	r2, [pc, #468]	@ (8010fb0 <UART_SetConfig+0x6a4>)
 8010dda:	4293      	cmp	r3, r2
 8010ddc:	d130      	bne.n	8010e40 <UART_SetConfig+0x534>
 8010dde:	4b72      	ldr	r3, [pc, #456]	@ (8010fa8 <UART_SetConfig+0x69c>)
 8010de0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010de2:	f003 0307 	and.w	r3, r3, #7
 8010de6:	2b05      	cmp	r3, #5
 8010de8:	d826      	bhi.n	8010e38 <UART_SetConfig+0x52c>
 8010dea:	a201      	add	r2, pc, #4	@ (adr r2, 8010df0 <UART_SetConfig+0x4e4>)
 8010dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010df0:	08010e09 	.word	0x08010e09
 8010df4:	08010e11 	.word	0x08010e11
 8010df8:	08010e19 	.word	0x08010e19
 8010dfc:	08010e21 	.word	0x08010e21
 8010e00:	08010e29 	.word	0x08010e29
 8010e04:	08010e31 	.word	0x08010e31
 8010e08:	2300      	movs	r3, #0
 8010e0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e0e:	e050      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010e10:	2304      	movs	r3, #4
 8010e12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e16:	e04c      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010e18:	2308      	movs	r3, #8
 8010e1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e1e:	e048      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010e20:	2310      	movs	r3, #16
 8010e22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e26:	e044      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010e28:	2320      	movs	r3, #32
 8010e2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e2e:	e040      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010e30:	2340      	movs	r3, #64	@ 0x40
 8010e32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e36:	e03c      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010e38:	2380      	movs	r3, #128	@ 0x80
 8010e3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e3e:	e038      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010e40:	697b      	ldr	r3, [r7, #20]
 8010e42:	681b      	ldr	r3, [r3, #0]
 8010e44:	4a5b      	ldr	r2, [pc, #364]	@ (8010fb4 <UART_SetConfig+0x6a8>)
 8010e46:	4293      	cmp	r3, r2
 8010e48:	d130      	bne.n	8010eac <UART_SetConfig+0x5a0>
 8010e4a:	4b57      	ldr	r3, [pc, #348]	@ (8010fa8 <UART_SetConfig+0x69c>)
 8010e4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010e4e:	f003 0307 	and.w	r3, r3, #7
 8010e52:	2b05      	cmp	r3, #5
 8010e54:	d826      	bhi.n	8010ea4 <UART_SetConfig+0x598>
 8010e56:	a201      	add	r2, pc, #4	@ (adr r2, 8010e5c <UART_SetConfig+0x550>)
 8010e58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e5c:	08010e75 	.word	0x08010e75
 8010e60:	08010e7d 	.word	0x08010e7d
 8010e64:	08010e85 	.word	0x08010e85
 8010e68:	08010e8d 	.word	0x08010e8d
 8010e6c:	08010e95 	.word	0x08010e95
 8010e70:	08010e9d 	.word	0x08010e9d
 8010e74:	2302      	movs	r3, #2
 8010e76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e7a:	e01a      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010e7c:	2304      	movs	r3, #4
 8010e7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e82:	e016      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010e84:	2308      	movs	r3, #8
 8010e86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e8a:	e012      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010e8c:	2310      	movs	r3, #16
 8010e8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e92:	e00e      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010e94:	2320      	movs	r3, #32
 8010e96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e9a:	e00a      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010e9c:	2340      	movs	r3, #64	@ 0x40
 8010e9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010ea2:	e006      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010ea4:	2380      	movs	r3, #128	@ 0x80
 8010ea6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010eaa:	e002      	b.n	8010eb2 <UART_SetConfig+0x5a6>
 8010eac:	2380      	movs	r3, #128	@ 0x80
 8010eae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010eb2:	697b      	ldr	r3, [r7, #20]
 8010eb4:	681b      	ldr	r3, [r3, #0]
 8010eb6:	4a3f      	ldr	r2, [pc, #252]	@ (8010fb4 <UART_SetConfig+0x6a8>)
 8010eb8:	4293      	cmp	r3, r2
 8010eba:	f040 80f8 	bne.w	80110ae <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8010ebe:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010ec2:	2b20      	cmp	r3, #32
 8010ec4:	dc46      	bgt.n	8010f54 <UART_SetConfig+0x648>
 8010ec6:	2b02      	cmp	r3, #2
 8010ec8:	f2c0 8082 	blt.w	8010fd0 <UART_SetConfig+0x6c4>
 8010ecc:	3b02      	subs	r3, #2
 8010ece:	2b1e      	cmp	r3, #30
 8010ed0:	d87e      	bhi.n	8010fd0 <UART_SetConfig+0x6c4>
 8010ed2:	a201      	add	r2, pc, #4	@ (adr r2, 8010ed8 <UART_SetConfig+0x5cc>)
 8010ed4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ed8:	08010f5b 	.word	0x08010f5b
 8010edc:	08010fd1 	.word	0x08010fd1
 8010ee0:	08010f63 	.word	0x08010f63
 8010ee4:	08010fd1 	.word	0x08010fd1
 8010ee8:	08010fd1 	.word	0x08010fd1
 8010eec:	08010fd1 	.word	0x08010fd1
 8010ef0:	08010f73 	.word	0x08010f73
 8010ef4:	08010fd1 	.word	0x08010fd1
 8010ef8:	08010fd1 	.word	0x08010fd1
 8010efc:	08010fd1 	.word	0x08010fd1
 8010f00:	08010fd1 	.word	0x08010fd1
 8010f04:	08010fd1 	.word	0x08010fd1
 8010f08:	08010fd1 	.word	0x08010fd1
 8010f0c:	08010fd1 	.word	0x08010fd1
 8010f10:	08010f83 	.word	0x08010f83
 8010f14:	08010fd1 	.word	0x08010fd1
 8010f18:	08010fd1 	.word	0x08010fd1
 8010f1c:	08010fd1 	.word	0x08010fd1
 8010f20:	08010fd1 	.word	0x08010fd1
 8010f24:	08010fd1 	.word	0x08010fd1
 8010f28:	08010fd1 	.word	0x08010fd1
 8010f2c:	08010fd1 	.word	0x08010fd1
 8010f30:	08010fd1 	.word	0x08010fd1
 8010f34:	08010fd1 	.word	0x08010fd1
 8010f38:	08010fd1 	.word	0x08010fd1
 8010f3c:	08010fd1 	.word	0x08010fd1
 8010f40:	08010fd1 	.word	0x08010fd1
 8010f44:	08010fd1 	.word	0x08010fd1
 8010f48:	08010fd1 	.word	0x08010fd1
 8010f4c:	08010fd1 	.word	0x08010fd1
 8010f50:	08010fc3 	.word	0x08010fc3
 8010f54:	2b40      	cmp	r3, #64	@ 0x40
 8010f56:	d037      	beq.n	8010fc8 <UART_SetConfig+0x6bc>
 8010f58:	e03a      	b.n	8010fd0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8010f5a:	f7fc f9b5 	bl	800d2c8 <HAL_RCCEx_GetD3PCLK1Freq>
 8010f5e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010f60:	e03c      	b.n	8010fdc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010f62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010f66:	4618      	mov	r0, r3
 8010f68:	f7fc f9c4 	bl	800d2f4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f70:	e034      	b.n	8010fdc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010f72:	f107 0318 	add.w	r3, r7, #24
 8010f76:	4618      	mov	r0, r3
 8010f78:	f7fc fb10 	bl	800d59c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010f7c:	69fb      	ldr	r3, [r7, #28]
 8010f7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f80:	e02c      	b.n	8010fdc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010f82:	4b09      	ldr	r3, [pc, #36]	@ (8010fa8 <UART_SetConfig+0x69c>)
 8010f84:	681b      	ldr	r3, [r3, #0]
 8010f86:	f003 0320 	and.w	r3, r3, #32
 8010f8a:	2b00      	cmp	r3, #0
 8010f8c:	d016      	beq.n	8010fbc <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010f8e:	4b06      	ldr	r3, [pc, #24]	@ (8010fa8 <UART_SetConfig+0x69c>)
 8010f90:	681b      	ldr	r3, [r3, #0]
 8010f92:	08db      	lsrs	r3, r3, #3
 8010f94:	f003 0303 	and.w	r3, r3, #3
 8010f98:	4a07      	ldr	r2, [pc, #28]	@ (8010fb8 <UART_SetConfig+0x6ac>)
 8010f9a:	fa22 f303 	lsr.w	r3, r2, r3
 8010f9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010fa0:	e01c      	b.n	8010fdc <UART_SetConfig+0x6d0>
 8010fa2:	bf00      	nop
 8010fa4:	40011400 	.word	0x40011400
 8010fa8:	58024400 	.word	0x58024400
 8010fac:	40007800 	.word	0x40007800
 8010fb0:	40007c00 	.word	0x40007c00
 8010fb4:	58000c00 	.word	0x58000c00
 8010fb8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8010fbc:	4b9d      	ldr	r3, [pc, #628]	@ (8011234 <UART_SetConfig+0x928>)
 8010fbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010fc0:	e00c      	b.n	8010fdc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010fc2:	4b9d      	ldr	r3, [pc, #628]	@ (8011238 <UART_SetConfig+0x92c>)
 8010fc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010fc6:	e009      	b.n	8010fdc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010fc8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010fcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010fce:	e005      	b.n	8010fdc <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8010fd0:	2300      	movs	r3, #0
 8010fd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010fd4:	2301      	movs	r3, #1
 8010fd6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010fda:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8010fdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010fde:	2b00      	cmp	r3, #0
 8010fe0:	f000 81de 	beq.w	80113a0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010fe4:	697b      	ldr	r3, [r7, #20]
 8010fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010fe8:	4a94      	ldr	r2, [pc, #592]	@ (801123c <UART_SetConfig+0x930>)
 8010fea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010fee:	461a      	mov	r2, r3
 8010ff0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ff2:	fbb3 f3f2 	udiv	r3, r3, r2
 8010ff6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010ff8:	697b      	ldr	r3, [r7, #20]
 8010ffa:	685a      	ldr	r2, [r3, #4]
 8010ffc:	4613      	mov	r3, r2
 8010ffe:	005b      	lsls	r3, r3, #1
 8011000:	4413      	add	r3, r2
 8011002:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011004:	429a      	cmp	r2, r3
 8011006:	d305      	bcc.n	8011014 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8011008:	697b      	ldr	r3, [r7, #20]
 801100a:	685b      	ldr	r3, [r3, #4]
 801100c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801100e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011010:	429a      	cmp	r2, r3
 8011012:	d903      	bls.n	801101c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8011014:	2301      	movs	r3, #1
 8011016:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801101a:	e1c1      	b.n	80113a0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801101c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801101e:	2200      	movs	r2, #0
 8011020:	60bb      	str	r3, [r7, #8]
 8011022:	60fa      	str	r2, [r7, #12]
 8011024:	697b      	ldr	r3, [r7, #20]
 8011026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011028:	4a84      	ldr	r2, [pc, #528]	@ (801123c <UART_SetConfig+0x930>)
 801102a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801102e:	b29b      	uxth	r3, r3
 8011030:	2200      	movs	r2, #0
 8011032:	603b      	str	r3, [r7, #0]
 8011034:	607a      	str	r2, [r7, #4]
 8011036:	e9d7 2300 	ldrd	r2, r3, [r7]
 801103a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801103e:	f7ef fb63 	bl	8000708 <__aeabi_uldivmod>
 8011042:	4602      	mov	r2, r0
 8011044:	460b      	mov	r3, r1
 8011046:	4610      	mov	r0, r2
 8011048:	4619      	mov	r1, r3
 801104a:	f04f 0200 	mov.w	r2, #0
 801104e:	f04f 0300 	mov.w	r3, #0
 8011052:	020b      	lsls	r3, r1, #8
 8011054:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8011058:	0202      	lsls	r2, r0, #8
 801105a:	6979      	ldr	r1, [r7, #20]
 801105c:	6849      	ldr	r1, [r1, #4]
 801105e:	0849      	lsrs	r1, r1, #1
 8011060:	2000      	movs	r0, #0
 8011062:	460c      	mov	r4, r1
 8011064:	4605      	mov	r5, r0
 8011066:	eb12 0804 	adds.w	r8, r2, r4
 801106a:	eb43 0905 	adc.w	r9, r3, r5
 801106e:	697b      	ldr	r3, [r7, #20]
 8011070:	685b      	ldr	r3, [r3, #4]
 8011072:	2200      	movs	r2, #0
 8011074:	469a      	mov	sl, r3
 8011076:	4693      	mov	fp, r2
 8011078:	4652      	mov	r2, sl
 801107a:	465b      	mov	r3, fp
 801107c:	4640      	mov	r0, r8
 801107e:	4649      	mov	r1, r9
 8011080:	f7ef fb42 	bl	8000708 <__aeabi_uldivmod>
 8011084:	4602      	mov	r2, r0
 8011086:	460b      	mov	r3, r1
 8011088:	4613      	mov	r3, r2
 801108a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 801108c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801108e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8011092:	d308      	bcc.n	80110a6 <UART_SetConfig+0x79a>
 8011094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011096:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801109a:	d204      	bcs.n	80110a6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 801109c:	697b      	ldr	r3, [r7, #20]
 801109e:	681b      	ldr	r3, [r3, #0]
 80110a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80110a2:	60da      	str	r2, [r3, #12]
 80110a4:	e17c      	b.n	80113a0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80110a6:	2301      	movs	r3, #1
 80110a8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80110ac:	e178      	b.n	80113a0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80110ae:	697b      	ldr	r3, [r7, #20]
 80110b0:	69db      	ldr	r3, [r3, #28]
 80110b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80110b6:	f040 80c5 	bne.w	8011244 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80110ba:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80110be:	2b20      	cmp	r3, #32
 80110c0:	dc48      	bgt.n	8011154 <UART_SetConfig+0x848>
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	db7b      	blt.n	80111be <UART_SetConfig+0x8b2>
 80110c6:	2b20      	cmp	r3, #32
 80110c8:	d879      	bhi.n	80111be <UART_SetConfig+0x8b2>
 80110ca:	a201      	add	r2, pc, #4	@ (adr r2, 80110d0 <UART_SetConfig+0x7c4>)
 80110cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80110d0:	0801115b 	.word	0x0801115b
 80110d4:	08011163 	.word	0x08011163
 80110d8:	080111bf 	.word	0x080111bf
 80110dc:	080111bf 	.word	0x080111bf
 80110e0:	0801116b 	.word	0x0801116b
 80110e4:	080111bf 	.word	0x080111bf
 80110e8:	080111bf 	.word	0x080111bf
 80110ec:	080111bf 	.word	0x080111bf
 80110f0:	0801117b 	.word	0x0801117b
 80110f4:	080111bf 	.word	0x080111bf
 80110f8:	080111bf 	.word	0x080111bf
 80110fc:	080111bf 	.word	0x080111bf
 8011100:	080111bf 	.word	0x080111bf
 8011104:	080111bf 	.word	0x080111bf
 8011108:	080111bf 	.word	0x080111bf
 801110c:	080111bf 	.word	0x080111bf
 8011110:	0801118b 	.word	0x0801118b
 8011114:	080111bf 	.word	0x080111bf
 8011118:	080111bf 	.word	0x080111bf
 801111c:	080111bf 	.word	0x080111bf
 8011120:	080111bf 	.word	0x080111bf
 8011124:	080111bf 	.word	0x080111bf
 8011128:	080111bf 	.word	0x080111bf
 801112c:	080111bf 	.word	0x080111bf
 8011130:	080111bf 	.word	0x080111bf
 8011134:	080111bf 	.word	0x080111bf
 8011138:	080111bf 	.word	0x080111bf
 801113c:	080111bf 	.word	0x080111bf
 8011140:	080111bf 	.word	0x080111bf
 8011144:	080111bf 	.word	0x080111bf
 8011148:	080111bf 	.word	0x080111bf
 801114c:	080111bf 	.word	0x080111bf
 8011150:	080111b1 	.word	0x080111b1
 8011154:	2b40      	cmp	r3, #64	@ 0x40
 8011156:	d02e      	beq.n	80111b6 <UART_SetConfig+0x8aa>
 8011158:	e031      	b.n	80111be <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801115a:	f7fa f8ff 	bl	800b35c <HAL_RCC_GetPCLK1Freq>
 801115e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8011160:	e033      	b.n	80111ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8011162:	f7fa f911 	bl	800b388 <HAL_RCC_GetPCLK2Freq>
 8011166:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8011168:	e02f      	b.n	80111ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801116a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801116e:	4618      	mov	r0, r3
 8011170:	f7fc f8c0 	bl	800d2f4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8011174:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011176:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011178:	e027      	b.n	80111ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801117a:	f107 0318 	add.w	r3, r7, #24
 801117e:	4618      	mov	r0, r3
 8011180:	f7fc fa0c 	bl	800d59c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8011184:	69fb      	ldr	r3, [r7, #28]
 8011186:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011188:	e01f      	b.n	80111ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801118a:	4b2d      	ldr	r3, [pc, #180]	@ (8011240 <UART_SetConfig+0x934>)
 801118c:	681b      	ldr	r3, [r3, #0]
 801118e:	f003 0320 	and.w	r3, r3, #32
 8011192:	2b00      	cmp	r3, #0
 8011194:	d009      	beq.n	80111aa <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8011196:	4b2a      	ldr	r3, [pc, #168]	@ (8011240 <UART_SetConfig+0x934>)
 8011198:	681b      	ldr	r3, [r3, #0]
 801119a:	08db      	lsrs	r3, r3, #3
 801119c:	f003 0303 	and.w	r3, r3, #3
 80111a0:	4a24      	ldr	r2, [pc, #144]	@ (8011234 <UART_SetConfig+0x928>)
 80111a2:	fa22 f303 	lsr.w	r3, r2, r3
 80111a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80111a8:	e00f      	b.n	80111ca <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80111aa:	4b22      	ldr	r3, [pc, #136]	@ (8011234 <UART_SetConfig+0x928>)
 80111ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80111ae:	e00c      	b.n	80111ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80111b0:	4b21      	ldr	r3, [pc, #132]	@ (8011238 <UART_SetConfig+0x92c>)
 80111b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80111b4:	e009      	b.n	80111ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80111b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80111ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80111bc:	e005      	b.n	80111ca <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80111be:	2300      	movs	r3, #0
 80111c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80111c2:	2301      	movs	r3, #1
 80111c4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80111c8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80111ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	f000 80e7 	beq.w	80113a0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80111d2:	697b      	ldr	r3, [r7, #20]
 80111d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80111d6:	4a19      	ldr	r2, [pc, #100]	@ (801123c <UART_SetConfig+0x930>)
 80111d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80111dc:	461a      	mov	r2, r3
 80111de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80111e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80111e4:	005a      	lsls	r2, r3, #1
 80111e6:	697b      	ldr	r3, [r7, #20]
 80111e8:	685b      	ldr	r3, [r3, #4]
 80111ea:	085b      	lsrs	r3, r3, #1
 80111ec:	441a      	add	r2, r3
 80111ee:	697b      	ldr	r3, [r7, #20]
 80111f0:	685b      	ldr	r3, [r3, #4]
 80111f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80111f6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80111f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111fa:	2b0f      	cmp	r3, #15
 80111fc:	d916      	bls.n	801122c <UART_SetConfig+0x920>
 80111fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011200:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011204:	d212      	bcs.n	801122c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8011206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011208:	b29b      	uxth	r3, r3
 801120a:	f023 030f 	bic.w	r3, r3, #15
 801120e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8011210:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011212:	085b      	lsrs	r3, r3, #1
 8011214:	b29b      	uxth	r3, r3
 8011216:	f003 0307 	and.w	r3, r3, #7
 801121a:	b29a      	uxth	r2, r3
 801121c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801121e:	4313      	orrs	r3, r2
 8011220:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8011222:	697b      	ldr	r3, [r7, #20]
 8011224:	681b      	ldr	r3, [r3, #0]
 8011226:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8011228:	60da      	str	r2, [r3, #12]
 801122a:	e0b9      	b.n	80113a0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 801122c:	2301      	movs	r3, #1
 801122e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8011232:	e0b5      	b.n	80113a0 <UART_SetConfig+0xa94>
 8011234:	03d09000 	.word	0x03d09000
 8011238:	003d0900 	.word	0x003d0900
 801123c:	08017158 	.word	0x08017158
 8011240:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8011244:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8011248:	2b20      	cmp	r3, #32
 801124a:	dc49      	bgt.n	80112e0 <UART_SetConfig+0x9d4>
 801124c:	2b00      	cmp	r3, #0
 801124e:	db7c      	blt.n	801134a <UART_SetConfig+0xa3e>
 8011250:	2b20      	cmp	r3, #32
 8011252:	d87a      	bhi.n	801134a <UART_SetConfig+0xa3e>
 8011254:	a201      	add	r2, pc, #4	@ (adr r2, 801125c <UART_SetConfig+0x950>)
 8011256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801125a:	bf00      	nop
 801125c:	080112e7 	.word	0x080112e7
 8011260:	080112ef 	.word	0x080112ef
 8011264:	0801134b 	.word	0x0801134b
 8011268:	0801134b 	.word	0x0801134b
 801126c:	080112f7 	.word	0x080112f7
 8011270:	0801134b 	.word	0x0801134b
 8011274:	0801134b 	.word	0x0801134b
 8011278:	0801134b 	.word	0x0801134b
 801127c:	08011307 	.word	0x08011307
 8011280:	0801134b 	.word	0x0801134b
 8011284:	0801134b 	.word	0x0801134b
 8011288:	0801134b 	.word	0x0801134b
 801128c:	0801134b 	.word	0x0801134b
 8011290:	0801134b 	.word	0x0801134b
 8011294:	0801134b 	.word	0x0801134b
 8011298:	0801134b 	.word	0x0801134b
 801129c:	08011317 	.word	0x08011317
 80112a0:	0801134b 	.word	0x0801134b
 80112a4:	0801134b 	.word	0x0801134b
 80112a8:	0801134b 	.word	0x0801134b
 80112ac:	0801134b 	.word	0x0801134b
 80112b0:	0801134b 	.word	0x0801134b
 80112b4:	0801134b 	.word	0x0801134b
 80112b8:	0801134b 	.word	0x0801134b
 80112bc:	0801134b 	.word	0x0801134b
 80112c0:	0801134b 	.word	0x0801134b
 80112c4:	0801134b 	.word	0x0801134b
 80112c8:	0801134b 	.word	0x0801134b
 80112cc:	0801134b 	.word	0x0801134b
 80112d0:	0801134b 	.word	0x0801134b
 80112d4:	0801134b 	.word	0x0801134b
 80112d8:	0801134b 	.word	0x0801134b
 80112dc:	0801133d 	.word	0x0801133d
 80112e0:	2b40      	cmp	r3, #64	@ 0x40
 80112e2:	d02e      	beq.n	8011342 <UART_SetConfig+0xa36>
 80112e4:	e031      	b.n	801134a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80112e6:	f7fa f839 	bl	800b35c <HAL_RCC_GetPCLK1Freq>
 80112ea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80112ec:	e033      	b.n	8011356 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80112ee:	f7fa f84b 	bl	800b388 <HAL_RCC_GetPCLK2Freq>
 80112f2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80112f4:	e02f      	b.n	8011356 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80112f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80112fa:	4618      	mov	r0, r3
 80112fc:	f7fb fffa 	bl	800d2f4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8011300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011302:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011304:	e027      	b.n	8011356 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8011306:	f107 0318 	add.w	r3, r7, #24
 801130a:	4618      	mov	r0, r3
 801130c:	f7fc f946 	bl	800d59c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8011310:	69fb      	ldr	r3, [r7, #28]
 8011312:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011314:	e01f      	b.n	8011356 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011316:	4b2d      	ldr	r3, [pc, #180]	@ (80113cc <UART_SetConfig+0xac0>)
 8011318:	681b      	ldr	r3, [r3, #0]
 801131a:	f003 0320 	and.w	r3, r3, #32
 801131e:	2b00      	cmp	r3, #0
 8011320:	d009      	beq.n	8011336 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8011322:	4b2a      	ldr	r3, [pc, #168]	@ (80113cc <UART_SetConfig+0xac0>)
 8011324:	681b      	ldr	r3, [r3, #0]
 8011326:	08db      	lsrs	r3, r3, #3
 8011328:	f003 0303 	and.w	r3, r3, #3
 801132c:	4a28      	ldr	r2, [pc, #160]	@ (80113d0 <UART_SetConfig+0xac4>)
 801132e:	fa22 f303 	lsr.w	r3, r2, r3
 8011332:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8011334:	e00f      	b.n	8011356 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8011336:	4b26      	ldr	r3, [pc, #152]	@ (80113d0 <UART_SetConfig+0xac4>)
 8011338:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801133a:	e00c      	b.n	8011356 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801133c:	4b25      	ldr	r3, [pc, #148]	@ (80113d4 <UART_SetConfig+0xac8>)
 801133e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011340:	e009      	b.n	8011356 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011342:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011346:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011348:	e005      	b.n	8011356 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 801134a:	2300      	movs	r3, #0
 801134c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801134e:	2301      	movs	r3, #1
 8011350:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8011354:	bf00      	nop
    }

    if (pclk != 0U)
 8011356:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011358:	2b00      	cmp	r3, #0
 801135a:	d021      	beq.n	80113a0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801135c:	697b      	ldr	r3, [r7, #20]
 801135e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011360:	4a1d      	ldr	r2, [pc, #116]	@ (80113d8 <UART_SetConfig+0xacc>)
 8011362:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011366:	461a      	mov	r2, r3
 8011368:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801136a:	fbb3 f2f2 	udiv	r2, r3, r2
 801136e:	697b      	ldr	r3, [r7, #20]
 8011370:	685b      	ldr	r3, [r3, #4]
 8011372:	085b      	lsrs	r3, r3, #1
 8011374:	441a      	add	r2, r3
 8011376:	697b      	ldr	r3, [r7, #20]
 8011378:	685b      	ldr	r3, [r3, #4]
 801137a:	fbb2 f3f3 	udiv	r3, r2, r3
 801137e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011382:	2b0f      	cmp	r3, #15
 8011384:	d909      	bls.n	801139a <UART_SetConfig+0xa8e>
 8011386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011388:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801138c:	d205      	bcs.n	801139a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801138e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011390:	b29a      	uxth	r2, r3
 8011392:	697b      	ldr	r3, [r7, #20]
 8011394:	681b      	ldr	r3, [r3, #0]
 8011396:	60da      	str	r2, [r3, #12]
 8011398:	e002      	b.n	80113a0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 801139a:	2301      	movs	r3, #1
 801139c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80113a0:	697b      	ldr	r3, [r7, #20]
 80113a2:	2201      	movs	r2, #1
 80113a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80113a8:	697b      	ldr	r3, [r7, #20]
 80113aa:	2201      	movs	r2, #1
 80113ac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80113b0:	697b      	ldr	r3, [r7, #20]
 80113b2:	2200      	movs	r2, #0
 80113b4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80113b6:	697b      	ldr	r3, [r7, #20]
 80113b8:	2200      	movs	r2, #0
 80113ba:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80113bc:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80113c0:	4618      	mov	r0, r3
 80113c2:	3748      	adds	r7, #72	@ 0x48
 80113c4:	46bd      	mov	sp, r7
 80113c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80113ca:	bf00      	nop
 80113cc:	58024400 	.word	0x58024400
 80113d0:	03d09000 	.word	0x03d09000
 80113d4:	003d0900 	.word	0x003d0900
 80113d8:	08017158 	.word	0x08017158

080113dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80113dc:	b480      	push	{r7}
 80113de:	b083      	sub	sp, #12
 80113e0:	af00      	add	r7, sp, #0
 80113e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80113e4:	687b      	ldr	r3, [r7, #4]
 80113e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80113e8:	f003 0308 	and.w	r3, r3, #8
 80113ec:	2b00      	cmp	r3, #0
 80113ee:	d00a      	beq.n	8011406 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80113f0:	687b      	ldr	r3, [r7, #4]
 80113f2:	681b      	ldr	r3, [r3, #0]
 80113f4:	685b      	ldr	r3, [r3, #4]
 80113f6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80113fa:	687b      	ldr	r3, [r7, #4]
 80113fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80113fe:	687b      	ldr	r3, [r7, #4]
 8011400:	681b      	ldr	r3, [r3, #0]
 8011402:	430a      	orrs	r2, r1
 8011404:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8011406:	687b      	ldr	r3, [r7, #4]
 8011408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801140a:	f003 0301 	and.w	r3, r3, #1
 801140e:	2b00      	cmp	r3, #0
 8011410:	d00a      	beq.n	8011428 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	681b      	ldr	r3, [r3, #0]
 8011416:	685b      	ldr	r3, [r3, #4]
 8011418:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	681b      	ldr	r3, [r3, #0]
 8011424:	430a      	orrs	r2, r1
 8011426:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8011428:	687b      	ldr	r3, [r7, #4]
 801142a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801142c:	f003 0302 	and.w	r3, r3, #2
 8011430:	2b00      	cmp	r3, #0
 8011432:	d00a      	beq.n	801144a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	681b      	ldr	r3, [r3, #0]
 8011438:	685b      	ldr	r3, [r3, #4]
 801143a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801143e:	687b      	ldr	r3, [r7, #4]
 8011440:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	681b      	ldr	r3, [r3, #0]
 8011446:	430a      	orrs	r2, r1
 8011448:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801144a:	687b      	ldr	r3, [r7, #4]
 801144c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801144e:	f003 0304 	and.w	r3, r3, #4
 8011452:	2b00      	cmp	r3, #0
 8011454:	d00a      	beq.n	801146c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8011456:	687b      	ldr	r3, [r7, #4]
 8011458:	681b      	ldr	r3, [r3, #0]
 801145a:	685b      	ldr	r3, [r3, #4]
 801145c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011464:	687b      	ldr	r3, [r7, #4]
 8011466:	681b      	ldr	r3, [r3, #0]
 8011468:	430a      	orrs	r2, r1
 801146a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011470:	f003 0310 	and.w	r3, r3, #16
 8011474:	2b00      	cmp	r3, #0
 8011476:	d00a      	beq.n	801148e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8011478:	687b      	ldr	r3, [r7, #4]
 801147a:	681b      	ldr	r3, [r3, #0]
 801147c:	689b      	ldr	r3, [r3, #8]
 801147e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	681b      	ldr	r3, [r3, #0]
 801148a:	430a      	orrs	r2, r1
 801148c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801148e:	687b      	ldr	r3, [r7, #4]
 8011490:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011492:	f003 0320 	and.w	r3, r3, #32
 8011496:	2b00      	cmp	r3, #0
 8011498:	d00a      	beq.n	80114b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801149a:	687b      	ldr	r3, [r7, #4]
 801149c:	681b      	ldr	r3, [r3, #0]
 801149e:	689b      	ldr	r3, [r3, #8]
 80114a0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80114a4:	687b      	ldr	r3, [r7, #4]
 80114a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	681b      	ldr	r3, [r3, #0]
 80114ac:	430a      	orrs	r2, r1
 80114ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80114b0:	687b      	ldr	r3, [r7, #4]
 80114b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80114b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80114b8:	2b00      	cmp	r3, #0
 80114ba:	d01a      	beq.n	80114f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	681b      	ldr	r3, [r3, #0]
 80114c0:	685b      	ldr	r3, [r3, #4]
 80114c2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80114c6:	687b      	ldr	r3, [r7, #4]
 80114c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80114ca:	687b      	ldr	r3, [r7, #4]
 80114cc:	681b      	ldr	r3, [r3, #0]
 80114ce:	430a      	orrs	r2, r1
 80114d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80114d2:	687b      	ldr	r3, [r7, #4]
 80114d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80114d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80114da:	d10a      	bne.n	80114f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	681b      	ldr	r3, [r3, #0]
 80114e0:	685b      	ldr	r3, [r3, #4]
 80114e2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80114e6:	687b      	ldr	r3, [r7, #4]
 80114e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80114ea:	687b      	ldr	r3, [r7, #4]
 80114ec:	681b      	ldr	r3, [r3, #0]
 80114ee:	430a      	orrs	r2, r1
 80114f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80114f2:	687b      	ldr	r3, [r7, #4]
 80114f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80114f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80114fa:	2b00      	cmp	r3, #0
 80114fc:	d00a      	beq.n	8011514 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80114fe:	687b      	ldr	r3, [r7, #4]
 8011500:	681b      	ldr	r3, [r3, #0]
 8011502:	685b      	ldr	r3, [r3, #4]
 8011504:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8011508:	687b      	ldr	r3, [r7, #4]
 801150a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801150c:	687b      	ldr	r3, [r7, #4]
 801150e:	681b      	ldr	r3, [r3, #0]
 8011510:	430a      	orrs	r2, r1
 8011512:	605a      	str	r2, [r3, #4]
  }
}
 8011514:	bf00      	nop
 8011516:	370c      	adds	r7, #12
 8011518:	46bd      	mov	sp, r7
 801151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801151e:	4770      	bx	lr

08011520 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8011520:	b580      	push	{r7, lr}
 8011522:	b098      	sub	sp, #96	@ 0x60
 8011524:	af02      	add	r7, sp, #8
 8011526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011528:	687b      	ldr	r3, [r7, #4]
 801152a:	2200      	movs	r2, #0
 801152c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8011530:	f7f4 fcf6 	bl	8005f20 <HAL_GetTick>
 8011534:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	681b      	ldr	r3, [r3, #0]
 801153a:	681b      	ldr	r3, [r3, #0]
 801153c:	f003 0308 	and.w	r3, r3, #8
 8011540:	2b08      	cmp	r3, #8
 8011542:	d12f      	bne.n	80115a4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011544:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8011548:	9300      	str	r3, [sp, #0]
 801154a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801154c:	2200      	movs	r2, #0
 801154e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8011552:	6878      	ldr	r0, [r7, #4]
 8011554:	f000 f88e 	bl	8011674 <UART_WaitOnFlagUntilTimeout>
 8011558:	4603      	mov	r3, r0
 801155a:	2b00      	cmp	r3, #0
 801155c:	d022      	beq.n	80115a4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801155e:	687b      	ldr	r3, [r7, #4]
 8011560:	681b      	ldr	r3, [r3, #0]
 8011562:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011564:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011566:	e853 3f00 	ldrex	r3, [r3]
 801156a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801156c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801156e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011572:	653b      	str	r3, [r7, #80]	@ 0x50
 8011574:	687b      	ldr	r3, [r7, #4]
 8011576:	681b      	ldr	r3, [r3, #0]
 8011578:	461a      	mov	r2, r3
 801157a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801157c:	647b      	str	r3, [r7, #68]	@ 0x44
 801157e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011580:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011582:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011584:	e841 2300 	strex	r3, r2, [r1]
 8011588:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801158a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801158c:	2b00      	cmp	r3, #0
 801158e:	d1e6      	bne.n	801155e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8011590:	687b      	ldr	r3, [r7, #4]
 8011592:	2220      	movs	r2, #32
 8011594:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	2200      	movs	r2, #0
 801159c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80115a0:	2303      	movs	r3, #3
 80115a2:	e063      	b.n	801166c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80115a4:	687b      	ldr	r3, [r7, #4]
 80115a6:	681b      	ldr	r3, [r3, #0]
 80115a8:	681b      	ldr	r3, [r3, #0]
 80115aa:	f003 0304 	and.w	r3, r3, #4
 80115ae:	2b04      	cmp	r3, #4
 80115b0:	d149      	bne.n	8011646 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80115b2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80115b6:	9300      	str	r3, [sp, #0]
 80115b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80115ba:	2200      	movs	r2, #0
 80115bc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80115c0:	6878      	ldr	r0, [r7, #4]
 80115c2:	f000 f857 	bl	8011674 <UART_WaitOnFlagUntilTimeout>
 80115c6:	4603      	mov	r3, r0
 80115c8:	2b00      	cmp	r3, #0
 80115ca:	d03c      	beq.n	8011646 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	681b      	ldr	r3, [r3, #0]
 80115d0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80115d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115d4:	e853 3f00 	ldrex	r3, [r3]
 80115d8:	623b      	str	r3, [r7, #32]
   return(result);
 80115da:	6a3b      	ldr	r3, [r7, #32]
 80115dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80115e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	681b      	ldr	r3, [r3, #0]
 80115e6:	461a      	mov	r2, r3
 80115e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80115ea:	633b      	str	r3, [r7, #48]	@ 0x30
 80115ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80115ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80115f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80115f2:	e841 2300 	strex	r3, r2, [r1]
 80115f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80115f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80115fa:	2b00      	cmp	r3, #0
 80115fc:	d1e6      	bne.n	80115cc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80115fe:	687b      	ldr	r3, [r7, #4]
 8011600:	681b      	ldr	r3, [r3, #0]
 8011602:	3308      	adds	r3, #8
 8011604:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011606:	693b      	ldr	r3, [r7, #16]
 8011608:	e853 3f00 	ldrex	r3, [r3]
 801160c:	60fb      	str	r3, [r7, #12]
   return(result);
 801160e:	68fb      	ldr	r3, [r7, #12]
 8011610:	f023 0301 	bic.w	r3, r3, #1
 8011614:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011616:	687b      	ldr	r3, [r7, #4]
 8011618:	681b      	ldr	r3, [r3, #0]
 801161a:	3308      	adds	r3, #8
 801161c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801161e:	61fa      	str	r2, [r7, #28]
 8011620:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011622:	69b9      	ldr	r1, [r7, #24]
 8011624:	69fa      	ldr	r2, [r7, #28]
 8011626:	e841 2300 	strex	r3, r2, [r1]
 801162a:	617b      	str	r3, [r7, #20]
   return(result);
 801162c:	697b      	ldr	r3, [r7, #20]
 801162e:	2b00      	cmp	r3, #0
 8011630:	d1e5      	bne.n	80115fe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	2220      	movs	r2, #32
 8011636:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 801163a:	687b      	ldr	r3, [r7, #4]
 801163c:	2200      	movs	r2, #0
 801163e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011642:	2303      	movs	r3, #3
 8011644:	e012      	b.n	801166c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8011646:	687b      	ldr	r3, [r7, #4]
 8011648:	2220      	movs	r2, #32
 801164a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	2220      	movs	r2, #32
 8011652:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011656:	687b      	ldr	r3, [r7, #4]
 8011658:	2200      	movs	r2, #0
 801165a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	2200      	movs	r2, #0
 8011660:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	2200      	movs	r2, #0
 8011666:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801166a:	2300      	movs	r3, #0
}
 801166c:	4618      	mov	r0, r3
 801166e:	3758      	adds	r7, #88	@ 0x58
 8011670:	46bd      	mov	sp, r7
 8011672:	bd80      	pop	{r7, pc}

08011674 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8011674:	b580      	push	{r7, lr}
 8011676:	b084      	sub	sp, #16
 8011678:	af00      	add	r7, sp, #0
 801167a:	60f8      	str	r0, [r7, #12]
 801167c:	60b9      	str	r1, [r7, #8]
 801167e:	603b      	str	r3, [r7, #0]
 8011680:	4613      	mov	r3, r2
 8011682:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011684:	e04f      	b.n	8011726 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011686:	69bb      	ldr	r3, [r7, #24]
 8011688:	f1b3 3fff 	cmp.w	r3, #4294967295
 801168c:	d04b      	beq.n	8011726 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801168e:	f7f4 fc47 	bl	8005f20 <HAL_GetTick>
 8011692:	4602      	mov	r2, r0
 8011694:	683b      	ldr	r3, [r7, #0]
 8011696:	1ad3      	subs	r3, r2, r3
 8011698:	69ba      	ldr	r2, [r7, #24]
 801169a:	429a      	cmp	r2, r3
 801169c:	d302      	bcc.n	80116a4 <UART_WaitOnFlagUntilTimeout+0x30>
 801169e:	69bb      	ldr	r3, [r7, #24]
 80116a0:	2b00      	cmp	r3, #0
 80116a2:	d101      	bne.n	80116a8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80116a4:	2303      	movs	r3, #3
 80116a6:	e04e      	b.n	8011746 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80116a8:	68fb      	ldr	r3, [r7, #12]
 80116aa:	681b      	ldr	r3, [r3, #0]
 80116ac:	681b      	ldr	r3, [r3, #0]
 80116ae:	f003 0304 	and.w	r3, r3, #4
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	d037      	beq.n	8011726 <UART_WaitOnFlagUntilTimeout+0xb2>
 80116b6:	68bb      	ldr	r3, [r7, #8]
 80116b8:	2b80      	cmp	r3, #128	@ 0x80
 80116ba:	d034      	beq.n	8011726 <UART_WaitOnFlagUntilTimeout+0xb2>
 80116bc:	68bb      	ldr	r3, [r7, #8]
 80116be:	2b40      	cmp	r3, #64	@ 0x40
 80116c0:	d031      	beq.n	8011726 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80116c2:	68fb      	ldr	r3, [r7, #12]
 80116c4:	681b      	ldr	r3, [r3, #0]
 80116c6:	69db      	ldr	r3, [r3, #28]
 80116c8:	f003 0308 	and.w	r3, r3, #8
 80116cc:	2b08      	cmp	r3, #8
 80116ce:	d110      	bne.n	80116f2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80116d0:	68fb      	ldr	r3, [r7, #12]
 80116d2:	681b      	ldr	r3, [r3, #0]
 80116d4:	2208      	movs	r2, #8
 80116d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80116d8:	68f8      	ldr	r0, [r7, #12]
 80116da:	f000 f921 	bl	8011920 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80116de:	68fb      	ldr	r3, [r7, #12]
 80116e0:	2208      	movs	r2, #8
 80116e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80116e6:	68fb      	ldr	r3, [r7, #12]
 80116e8:	2200      	movs	r2, #0
 80116ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80116ee:	2301      	movs	r3, #1
 80116f0:	e029      	b.n	8011746 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80116f2:	68fb      	ldr	r3, [r7, #12]
 80116f4:	681b      	ldr	r3, [r3, #0]
 80116f6:	69db      	ldr	r3, [r3, #28]
 80116f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80116fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8011700:	d111      	bne.n	8011726 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8011702:	68fb      	ldr	r3, [r7, #12]
 8011704:	681b      	ldr	r3, [r3, #0]
 8011706:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801170a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801170c:	68f8      	ldr	r0, [r7, #12]
 801170e:	f000 f907 	bl	8011920 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8011712:	68fb      	ldr	r3, [r7, #12]
 8011714:	2220      	movs	r2, #32
 8011716:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801171a:	68fb      	ldr	r3, [r7, #12]
 801171c:	2200      	movs	r2, #0
 801171e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8011722:	2303      	movs	r3, #3
 8011724:	e00f      	b.n	8011746 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011726:	68fb      	ldr	r3, [r7, #12]
 8011728:	681b      	ldr	r3, [r3, #0]
 801172a:	69da      	ldr	r2, [r3, #28]
 801172c:	68bb      	ldr	r3, [r7, #8]
 801172e:	4013      	ands	r3, r2
 8011730:	68ba      	ldr	r2, [r7, #8]
 8011732:	429a      	cmp	r2, r3
 8011734:	bf0c      	ite	eq
 8011736:	2301      	moveq	r3, #1
 8011738:	2300      	movne	r3, #0
 801173a:	b2db      	uxtb	r3, r3
 801173c:	461a      	mov	r2, r3
 801173e:	79fb      	ldrb	r3, [r7, #7]
 8011740:	429a      	cmp	r2, r3
 8011742:	d0a0      	beq.n	8011686 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011744:	2300      	movs	r3, #0
}
 8011746:	4618      	mov	r0, r3
 8011748:	3710      	adds	r7, #16
 801174a:	46bd      	mov	sp, r7
 801174c:	bd80      	pop	{r7, pc}
	...

08011750 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8011750:	b580      	push	{r7, lr}
 8011752:	b096      	sub	sp, #88	@ 0x58
 8011754:	af00      	add	r7, sp, #0
 8011756:	60f8      	str	r0, [r7, #12]
 8011758:	60b9      	str	r1, [r7, #8]
 801175a:	4613      	mov	r3, r2
 801175c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 801175e:	68fb      	ldr	r3, [r7, #12]
 8011760:	68ba      	ldr	r2, [r7, #8]
 8011762:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8011764:	68fb      	ldr	r3, [r7, #12]
 8011766:	88fa      	ldrh	r2, [r7, #6]
 8011768:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801176c:	68fb      	ldr	r3, [r7, #12]
 801176e:	2200      	movs	r2, #0
 8011770:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8011774:	68fb      	ldr	r3, [r7, #12]
 8011776:	2222      	movs	r2, #34	@ 0x22
 8011778:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 801177c:	68fb      	ldr	r3, [r7, #12]
 801177e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011782:	2b00      	cmp	r3, #0
 8011784:	d02d      	beq.n	80117e2 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8011786:	68fb      	ldr	r3, [r7, #12]
 8011788:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801178c:	4a40      	ldr	r2, [pc, #256]	@ (8011890 <UART_Start_Receive_DMA+0x140>)
 801178e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8011790:	68fb      	ldr	r3, [r7, #12]
 8011792:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011796:	4a3f      	ldr	r2, [pc, #252]	@ (8011894 <UART_Start_Receive_DMA+0x144>)
 8011798:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 801179a:	68fb      	ldr	r3, [r7, #12]
 801179c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80117a0:	4a3d      	ldr	r2, [pc, #244]	@ (8011898 <UART_Start_Receive_DMA+0x148>)
 80117a2:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80117a4:	68fb      	ldr	r3, [r7, #12]
 80117a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80117aa:	2200      	movs	r2, #0
 80117ac:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80117ae:	68fb      	ldr	r3, [r7, #12]
 80117b0:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80117b4:	68fb      	ldr	r3, [r7, #12]
 80117b6:	681b      	ldr	r3, [r3, #0]
 80117b8:	3324      	adds	r3, #36	@ 0x24
 80117ba:	4619      	mov	r1, r3
 80117bc:	68fb      	ldr	r3, [r7, #12]
 80117be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80117c0:	461a      	mov	r2, r3
 80117c2:	88fb      	ldrh	r3, [r7, #6]
 80117c4:	f7f6 f92c 	bl	8007a20 <HAL_DMA_Start_IT>
 80117c8:	4603      	mov	r3, r0
 80117ca:	2b00      	cmp	r3, #0
 80117cc:	d009      	beq.n	80117e2 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80117ce:	68fb      	ldr	r3, [r7, #12]
 80117d0:	2210      	movs	r2, #16
 80117d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80117d6:	68fb      	ldr	r3, [r7, #12]
 80117d8:	2220      	movs	r2, #32
 80117da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80117de:	2301      	movs	r3, #1
 80117e0:	e051      	b.n	8011886 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80117e2:	68fb      	ldr	r3, [r7, #12]
 80117e4:	691b      	ldr	r3, [r3, #16]
 80117e6:	2b00      	cmp	r3, #0
 80117e8:	d018      	beq.n	801181c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80117ea:	68fb      	ldr	r3, [r7, #12]
 80117ec:	681b      	ldr	r3, [r3, #0]
 80117ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80117f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80117f2:	e853 3f00 	ldrex	r3, [r3]
 80117f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80117f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80117fe:	657b      	str	r3, [r7, #84]	@ 0x54
 8011800:	68fb      	ldr	r3, [r7, #12]
 8011802:	681b      	ldr	r3, [r3, #0]
 8011804:	461a      	mov	r2, r3
 8011806:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011808:	64bb      	str	r3, [r7, #72]	@ 0x48
 801180a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801180c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801180e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011810:	e841 2300 	strex	r3, r2, [r1]
 8011814:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8011816:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011818:	2b00      	cmp	r3, #0
 801181a:	d1e6      	bne.n	80117ea <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801181c:	68fb      	ldr	r3, [r7, #12]
 801181e:	681b      	ldr	r3, [r3, #0]
 8011820:	3308      	adds	r3, #8
 8011822:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011826:	e853 3f00 	ldrex	r3, [r3]
 801182a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801182c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801182e:	f043 0301 	orr.w	r3, r3, #1
 8011832:	653b      	str	r3, [r7, #80]	@ 0x50
 8011834:	68fb      	ldr	r3, [r7, #12]
 8011836:	681b      	ldr	r3, [r3, #0]
 8011838:	3308      	adds	r3, #8
 801183a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801183c:	637a      	str	r2, [r7, #52]	@ 0x34
 801183e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011840:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8011842:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011844:	e841 2300 	strex	r3, r2, [r1]
 8011848:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 801184a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801184c:	2b00      	cmp	r3, #0
 801184e:	d1e5      	bne.n	801181c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011850:	68fb      	ldr	r3, [r7, #12]
 8011852:	681b      	ldr	r3, [r3, #0]
 8011854:	3308      	adds	r3, #8
 8011856:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011858:	697b      	ldr	r3, [r7, #20]
 801185a:	e853 3f00 	ldrex	r3, [r3]
 801185e:	613b      	str	r3, [r7, #16]
   return(result);
 8011860:	693b      	ldr	r3, [r7, #16]
 8011862:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011866:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011868:	68fb      	ldr	r3, [r7, #12]
 801186a:	681b      	ldr	r3, [r3, #0]
 801186c:	3308      	adds	r3, #8
 801186e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011870:	623a      	str	r2, [r7, #32]
 8011872:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011874:	69f9      	ldr	r1, [r7, #28]
 8011876:	6a3a      	ldr	r2, [r7, #32]
 8011878:	e841 2300 	strex	r3, r2, [r1]
 801187c:	61bb      	str	r3, [r7, #24]
   return(result);
 801187e:	69bb      	ldr	r3, [r7, #24]
 8011880:	2b00      	cmp	r3, #0
 8011882:	d1e5      	bne.n	8011850 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8011884:	2300      	movs	r3, #0
}
 8011886:	4618      	mov	r0, r3
 8011888:	3758      	adds	r7, #88	@ 0x58
 801188a:	46bd      	mov	sp, r7
 801188c:	bd80      	pop	{r7, pc}
 801188e:	bf00      	nop
 8011890:	08011a9f 	.word	0x08011a9f
 8011894:	08011bc7 	.word	0x08011bc7
 8011898:	08011c05 	.word	0x08011c05

0801189c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 801189c:	b480      	push	{r7}
 801189e:	b08f      	sub	sp, #60	@ 0x3c
 80118a0:	af00      	add	r7, sp, #0
 80118a2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80118a4:	687b      	ldr	r3, [r7, #4]
 80118a6:	681b      	ldr	r3, [r3, #0]
 80118a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80118aa:	6a3b      	ldr	r3, [r7, #32]
 80118ac:	e853 3f00 	ldrex	r3, [r3]
 80118b0:	61fb      	str	r3, [r7, #28]
   return(result);
 80118b2:	69fb      	ldr	r3, [r7, #28]
 80118b4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80118b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80118ba:	687b      	ldr	r3, [r7, #4]
 80118bc:	681b      	ldr	r3, [r3, #0]
 80118be:	461a      	mov	r2, r3
 80118c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80118c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80118c4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80118c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80118c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80118ca:	e841 2300 	strex	r3, r2, [r1]
 80118ce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80118d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118d2:	2b00      	cmp	r3, #0
 80118d4:	d1e6      	bne.n	80118a4 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80118d6:	687b      	ldr	r3, [r7, #4]
 80118d8:	681b      	ldr	r3, [r3, #0]
 80118da:	3308      	adds	r3, #8
 80118dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80118de:	68fb      	ldr	r3, [r7, #12]
 80118e0:	e853 3f00 	ldrex	r3, [r3]
 80118e4:	60bb      	str	r3, [r7, #8]
   return(result);
 80118e6:	68bb      	ldr	r3, [r7, #8]
 80118e8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80118ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80118ee:	687b      	ldr	r3, [r7, #4]
 80118f0:	681b      	ldr	r3, [r3, #0]
 80118f2:	3308      	adds	r3, #8
 80118f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80118f6:	61ba      	str	r2, [r7, #24]
 80118f8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80118fa:	6979      	ldr	r1, [r7, #20]
 80118fc:	69ba      	ldr	r2, [r7, #24]
 80118fe:	e841 2300 	strex	r3, r2, [r1]
 8011902:	613b      	str	r3, [r7, #16]
   return(result);
 8011904:	693b      	ldr	r3, [r7, #16]
 8011906:	2b00      	cmp	r3, #0
 8011908:	d1e5      	bne.n	80118d6 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801190a:	687b      	ldr	r3, [r7, #4]
 801190c:	2220      	movs	r2, #32
 801190e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8011912:	bf00      	nop
 8011914:	373c      	adds	r7, #60	@ 0x3c
 8011916:	46bd      	mov	sp, r7
 8011918:	f85d 7b04 	ldr.w	r7, [sp], #4
 801191c:	4770      	bx	lr
	...

08011920 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011920:	b480      	push	{r7}
 8011922:	b095      	sub	sp, #84	@ 0x54
 8011924:	af00      	add	r7, sp, #0
 8011926:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	681b      	ldr	r3, [r3, #0]
 801192c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801192e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011930:	e853 3f00 	ldrex	r3, [r3]
 8011934:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8011936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011938:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801193c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801193e:	687b      	ldr	r3, [r7, #4]
 8011940:	681b      	ldr	r3, [r3, #0]
 8011942:	461a      	mov	r2, r3
 8011944:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011946:	643b      	str	r3, [r7, #64]	@ 0x40
 8011948:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801194a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801194c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801194e:	e841 2300 	strex	r3, r2, [r1]
 8011952:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011956:	2b00      	cmp	r3, #0
 8011958:	d1e6      	bne.n	8011928 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801195a:	687b      	ldr	r3, [r7, #4]
 801195c:	681b      	ldr	r3, [r3, #0]
 801195e:	3308      	adds	r3, #8
 8011960:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011962:	6a3b      	ldr	r3, [r7, #32]
 8011964:	e853 3f00 	ldrex	r3, [r3]
 8011968:	61fb      	str	r3, [r7, #28]
   return(result);
 801196a:	69fa      	ldr	r2, [r7, #28]
 801196c:	4b1e      	ldr	r3, [pc, #120]	@ (80119e8 <UART_EndRxTransfer+0xc8>)
 801196e:	4013      	ands	r3, r2
 8011970:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	681b      	ldr	r3, [r3, #0]
 8011976:	3308      	adds	r3, #8
 8011978:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801197a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801197c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801197e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011980:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011982:	e841 2300 	strex	r3, r2, [r1]
 8011986:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801198a:	2b00      	cmp	r3, #0
 801198c:	d1e5      	bne.n	801195a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011992:	2b01      	cmp	r3, #1
 8011994:	d118      	bne.n	80119c8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	681b      	ldr	r3, [r3, #0]
 801199a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801199c:	68fb      	ldr	r3, [r7, #12]
 801199e:	e853 3f00 	ldrex	r3, [r3]
 80119a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80119a4:	68bb      	ldr	r3, [r7, #8]
 80119a6:	f023 0310 	bic.w	r3, r3, #16
 80119aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80119ac:	687b      	ldr	r3, [r7, #4]
 80119ae:	681b      	ldr	r3, [r3, #0]
 80119b0:	461a      	mov	r2, r3
 80119b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80119b4:	61bb      	str	r3, [r7, #24]
 80119b6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80119b8:	6979      	ldr	r1, [r7, #20]
 80119ba:	69ba      	ldr	r2, [r7, #24]
 80119bc:	e841 2300 	strex	r3, r2, [r1]
 80119c0:	613b      	str	r3, [r7, #16]
   return(result);
 80119c2:	693b      	ldr	r3, [r7, #16]
 80119c4:	2b00      	cmp	r3, #0
 80119c6:	d1e6      	bne.n	8011996 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80119c8:	687b      	ldr	r3, [r7, #4]
 80119ca:	2220      	movs	r2, #32
 80119cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	2200      	movs	r2, #0
 80119d4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80119d6:	687b      	ldr	r3, [r7, #4]
 80119d8:	2200      	movs	r2, #0
 80119da:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80119dc:	bf00      	nop
 80119de:	3754      	adds	r7, #84	@ 0x54
 80119e0:	46bd      	mov	sp, r7
 80119e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119e6:	4770      	bx	lr
 80119e8:	effffffe 	.word	0xeffffffe

080119ec <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80119ec:	b580      	push	{r7, lr}
 80119ee:	b090      	sub	sp, #64	@ 0x40
 80119f0:	af00      	add	r7, sp, #0
 80119f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80119f8:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80119fa:	687b      	ldr	r3, [r7, #4]
 80119fc:	69db      	ldr	r3, [r3, #28]
 80119fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011a02:	d037      	beq.n	8011a74 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 8011a04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011a06:	2200      	movs	r2, #0
 8011a08:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8011a0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011a0e:	681b      	ldr	r3, [r3, #0]
 8011a10:	3308      	adds	r3, #8
 8011a12:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a16:	e853 3f00 	ldrex	r3, [r3]
 8011a1a:	623b      	str	r3, [r7, #32]
   return(result);
 8011a1c:	6a3b      	ldr	r3, [r7, #32]
 8011a1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011a22:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011a24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011a26:	681b      	ldr	r3, [r3, #0]
 8011a28:	3308      	adds	r3, #8
 8011a2a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011a2c:	633a      	str	r2, [r7, #48]	@ 0x30
 8011a2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011a30:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011a32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011a34:	e841 2300 	strex	r3, r2, [r1]
 8011a38:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a3c:	2b00      	cmp	r3, #0
 8011a3e:	d1e5      	bne.n	8011a0c <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011a40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011a42:	681b      	ldr	r3, [r3, #0]
 8011a44:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011a46:	693b      	ldr	r3, [r7, #16]
 8011a48:	e853 3f00 	ldrex	r3, [r3]
 8011a4c:	60fb      	str	r3, [r7, #12]
   return(result);
 8011a4e:	68fb      	ldr	r3, [r7, #12]
 8011a50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011a54:	637b      	str	r3, [r7, #52]	@ 0x34
 8011a56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011a58:	681b      	ldr	r3, [r3, #0]
 8011a5a:	461a      	mov	r2, r3
 8011a5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a5e:	61fb      	str	r3, [r7, #28]
 8011a60:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011a62:	69b9      	ldr	r1, [r7, #24]
 8011a64:	69fa      	ldr	r2, [r7, #28]
 8011a66:	e841 2300 	strex	r3, r2, [r1]
 8011a6a:	617b      	str	r3, [r7, #20]
   return(result);
 8011a6c:	697b      	ldr	r3, [r7, #20]
 8011a6e:	2b00      	cmp	r3, #0
 8011a70:	d1e6      	bne.n	8011a40 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8011a72:	e002      	b.n	8011a7a <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 8011a74:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8011a76:	f7f3 fa57 	bl	8004f28 <HAL_UART_TxCpltCallback>
}
 8011a7a:	bf00      	nop
 8011a7c:	3740      	adds	r7, #64	@ 0x40
 8011a7e:	46bd      	mov	sp, r7
 8011a80:	bd80      	pop	{r7, pc}

08011a82 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8011a82:	b580      	push	{r7, lr}
 8011a84:	b084      	sub	sp, #16
 8011a86:	af00      	add	r7, sp, #0
 8011a88:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011a8a:	687b      	ldr	r3, [r7, #4]
 8011a8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011a8e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8011a90:	68f8      	ldr	r0, [r7, #12]
 8011a92:	f7fe ff13 	bl	80108bc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011a96:	bf00      	nop
 8011a98:	3710      	adds	r7, #16
 8011a9a:	46bd      	mov	sp, r7
 8011a9c:	bd80      	pop	{r7, pc}

08011a9e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8011a9e:	b580      	push	{r7, lr}
 8011aa0:	b09c      	sub	sp, #112	@ 0x70
 8011aa2:	af00      	add	r7, sp, #0
 8011aa4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011aa6:	687b      	ldr	r3, [r7, #4]
 8011aa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011aaa:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	69db      	ldr	r3, [r3, #28]
 8011ab0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011ab4:	d071      	beq.n	8011b9a <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 8011ab6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011ab8:	2200      	movs	r2, #0
 8011aba:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011abe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011ac0:	681b      	ldr	r3, [r3, #0]
 8011ac2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ac4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011ac6:	e853 3f00 	ldrex	r3, [r3]
 8011aca:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8011acc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011ace:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011ad2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011ad4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011ad6:	681b      	ldr	r3, [r3, #0]
 8011ad8:	461a      	mov	r2, r3
 8011ada:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011adc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011ade:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011ae0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8011ae2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011ae4:	e841 2300 	strex	r3, r2, [r1]
 8011ae8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8011aea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	d1e6      	bne.n	8011abe <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011af0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011af2:	681b      	ldr	r3, [r3, #0]
 8011af4:	3308      	adds	r3, #8
 8011af6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011afa:	e853 3f00 	ldrex	r3, [r3]
 8011afe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011b00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b02:	f023 0301 	bic.w	r3, r3, #1
 8011b06:	667b      	str	r3, [r7, #100]	@ 0x64
 8011b08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011b0a:	681b      	ldr	r3, [r3, #0]
 8011b0c:	3308      	adds	r3, #8
 8011b0e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8011b10:	647a      	str	r2, [r7, #68]	@ 0x44
 8011b12:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b14:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011b16:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011b18:	e841 2300 	strex	r3, r2, [r1]
 8011b1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011b1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011b20:	2b00      	cmp	r3, #0
 8011b22:	d1e5      	bne.n	8011af0 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011b24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011b26:	681b      	ldr	r3, [r3, #0]
 8011b28:	3308      	adds	r3, #8
 8011b2a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b2e:	e853 3f00 	ldrex	r3, [r3]
 8011b32:	623b      	str	r3, [r7, #32]
   return(result);
 8011b34:	6a3b      	ldr	r3, [r7, #32]
 8011b36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011b3a:	663b      	str	r3, [r7, #96]	@ 0x60
 8011b3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011b3e:	681b      	ldr	r3, [r3, #0]
 8011b40:	3308      	adds	r3, #8
 8011b42:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8011b44:	633a      	str	r2, [r7, #48]	@ 0x30
 8011b46:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b48:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011b4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011b4c:	e841 2300 	strex	r3, r2, [r1]
 8011b50:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b54:	2b00      	cmp	r3, #0
 8011b56:	d1e5      	bne.n	8011b24 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8011b58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011b5a:	2220      	movs	r2, #32
 8011b5c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011b60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011b62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011b64:	2b01      	cmp	r3, #1
 8011b66:	d118      	bne.n	8011b9a <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011b68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011b6a:	681b      	ldr	r3, [r3, #0]
 8011b6c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011b6e:	693b      	ldr	r3, [r7, #16]
 8011b70:	e853 3f00 	ldrex	r3, [r3]
 8011b74:	60fb      	str	r3, [r7, #12]
   return(result);
 8011b76:	68fb      	ldr	r3, [r7, #12]
 8011b78:	f023 0310 	bic.w	r3, r3, #16
 8011b7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011b7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011b80:	681b      	ldr	r3, [r3, #0]
 8011b82:	461a      	mov	r2, r3
 8011b84:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011b86:	61fb      	str	r3, [r7, #28]
 8011b88:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b8a:	69b9      	ldr	r1, [r7, #24]
 8011b8c:	69fa      	ldr	r2, [r7, #28]
 8011b8e:	e841 2300 	strex	r3, r2, [r1]
 8011b92:	617b      	str	r3, [r7, #20]
   return(result);
 8011b94:	697b      	ldr	r3, [r7, #20]
 8011b96:	2b00      	cmp	r3, #0
 8011b98:	d1e6      	bne.n	8011b68 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011b9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011b9c:	2200      	movs	r2, #0
 8011b9e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011ba0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011ba2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011ba4:	2b01      	cmp	r3, #1
 8011ba6:	d107      	bne.n	8011bb8 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011ba8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011baa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011bae:	4619      	mov	r1, r3
 8011bb0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8011bb2:	f7f3 f96d 	bl	8004e90 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8011bb6:	e002      	b.n	8011bbe <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 8011bb8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8011bba:	f7fe fe89 	bl	80108d0 <HAL_UART_RxCpltCallback>
}
 8011bbe:	bf00      	nop
 8011bc0:	3770      	adds	r7, #112	@ 0x70
 8011bc2:	46bd      	mov	sp, r7
 8011bc4:	bd80      	pop	{r7, pc}

08011bc6 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8011bc6:	b580      	push	{r7, lr}
 8011bc8:	b084      	sub	sp, #16
 8011bca:	af00      	add	r7, sp, #0
 8011bcc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011bd2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8011bd4:	68fb      	ldr	r3, [r7, #12]
 8011bd6:	2201      	movs	r2, #1
 8011bd8:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011bda:	68fb      	ldr	r3, [r7, #12]
 8011bdc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011bde:	2b01      	cmp	r3, #1
 8011be0:	d109      	bne.n	8011bf6 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8011be2:	68fb      	ldr	r3, [r7, #12]
 8011be4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011be8:	085b      	lsrs	r3, r3, #1
 8011bea:	b29b      	uxth	r3, r3
 8011bec:	4619      	mov	r1, r3
 8011bee:	68f8      	ldr	r0, [r7, #12]
 8011bf0:	f7f3 f94e 	bl	8004e90 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8011bf4:	e002      	b.n	8011bfc <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8011bf6:	68f8      	ldr	r0, [r7, #12]
 8011bf8:	f7fe fe74 	bl	80108e4 <HAL_UART_RxHalfCpltCallback>
}
 8011bfc:	bf00      	nop
 8011bfe:	3710      	adds	r7, #16
 8011c00:	46bd      	mov	sp, r7
 8011c02:	bd80      	pop	{r7, pc}

08011c04 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8011c04:	b580      	push	{r7, lr}
 8011c06:	b086      	sub	sp, #24
 8011c08:	af00      	add	r7, sp, #0
 8011c0a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011c0c:	687b      	ldr	r3, [r7, #4]
 8011c0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011c10:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8011c12:	697b      	ldr	r3, [r7, #20]
 8011c14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011c18:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8011c1a:	697b      	ldr	r3, [r7, #20]
 8011c1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011c20:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8011c22:	697b      	ldr	r3, [r7, #20]
 8011c24:	681b      	ldr	r3, [r3, #0]
 8011c26:	689b      	ldr	r3, [r3, #8]
 8011c28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011c2c:	2b80      	cmp	r3, #128	@ 0x80
 8011c2e:	d109      	bne.n	8011c44 <UART_DMAError+0x40>
 8011c30:	693b      	ldr	r3, [r7, #16]
 8011c32:	2b21      	cmp	r3, #33	@ 0x21
 8011c34:	d106      	bne.n	8011c44 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8011c36:	697b      	ldr	r3, [r7, #20]
 8011c38:	2200      	movs	r2, #0
 8011c3a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8011c3e:	6978      	ldr	r0, [r7, #20]
 8011c40:	f7ff fe2c 	bl	801189c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8011c44:	697b      	ldr	r3, [r7, #20]
 8011c46:	681b      	ldr	r3, [r3, #0]
 8011c48:	689b      	ldr	r3, [r3, #8]
 8011c4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011c4e:	2b40      	cmp	r3, #64	@ 0x40
 8011c50:	d109      	bne.n	8011c66 <UART_DMAError+0x62>
 8011c52:	68fb      	ldr	r3, [r7, #12]
 8011c54:	2b22      	cmp	r3, #34	@ 0x22
 8011c56:	d106      	bne.n	8011c66 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8011c58:	697b      	ldr	r3, [r7, #20]
 8011c5a:	2200      	movs	r2, #0
 8011c5c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8011c60:	6978      	ldr	r0, [r7, #20]
 8011c62:	f7ff fe5d 	bl	8011920 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8011c66:	697b      	ldr	r3, [r7, #20]
 8011c68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011c6c:	f043 0210 	orr.w	r2, r3, #16
 8011c70:	697b      	ldr	r3, [r7, #20]
 8011c72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011c76:	6978      	ldr	r0, [r7, #20]
 8011c78:	f7fe fe3e 	bl	80108f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011c7c:	bf00      	nop
 8011c7e:	3718      	adds	r7, #24
 8011c80:	46bd      	mov	sp, r7
 8011c82:	bd80      	pop	{r7, pc}

08011c84 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011c84:	b580      	push	{r7, lr}
 8011c86:	b084      	sub	sp, #16
 8011c88:	af00      	add	r7, sp, #0
 8011c8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011c90:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8011c92:	68fb      	ldr	r3, [r7, #12]
 8011c94:	2200      	movs	r2, #0
 8011c96:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011c9a:	68f8      	ldr	r0, [r7, #12]
 8011c9c:	f7fe fe2c 	bl	80108f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011ca0:	bf00      	nop
 8011ca2:	3710      	adds	r7, #16
 8011ca4:	46bd      	mov	sp, r7
 8011ca6:	bd80      	pop	{r7, pc}

08011ca8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8011ca8:	b580      	push	{r7, lr}
 8011caa:	b088      	sub	sp, #32
 8011cac:	af00      	add	r7, sp, #0
 8011cae:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011cb0:	687b      	ldr	r3, [r7, #4]
 8011cb2:	681b      	ldr	r3, [r3, #0]
 8011cb4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011cb6:	68fb      	ldr	r3, [r7, #12]
 8011cb8:	e853 3f00 	ldrex	r3, [r3]
 8011cbc:	60bb      	str	r3, [r7, #8]
   return(result);
 8011cbe:	68bb      	ldr	r3, [r7, #8]
 8011cc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011cc4:	61fb      	str	r3, [r7, #28]
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	681b      	ldr	r3, [r3, #0]
 8011cca:	461a      	mov	r2, r3
 8011ccc:	69fb      	ldr	r3, [r7, #28]
 8011cce:	61bb      	str	r3, [r7, #24]
 8011cd0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011cd2:	6979      	ldr	r1, [r7, #20]
 8011cd4:	69ba      	ldr	r2, [r7, #24]
 8011cd6:	e841 2300 	strex	r3, r2, [r1]
 8011cda:	613b      	str	r3, [r7, #16]
   return(result);
 8011cdc:	693b      	ldr	r3, [r7, #16]
 8011cde:	2b00      	cmp	r3, #0
 8011ce0:	d1e6      	bne.n	8011cb0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	2220      	movs	r2, #32
 8011ce6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8011cea:	687b      	ldr	r3, [r7, #4]
 8011cec:	2200      	movs	r2, #0
 8011cee:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8011cf0:	6878      	ldr	r0, [r7, #4]
 8011cf2:	f7f3 f919 	bl	8004f28 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011cf6:	bf00      	nop
 8011cf8:	3720      	adds	r7, #32
 8011cfa:	46bd      	mov	sp, r7
 8011cfc:	bd80      	pop	{r7, pc}

08011cfe <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8011cfe:	b480      	push	{r7}
 8011d00:	b083      	sub	sp, #12
 8011d02:	af00      	add	r7, sp, #0
 8011d04:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8011d06:	bf00      	nop
 8011d08:	370c      	adds	r7, #12
 8011d0a:	46bd      	mov	sp, r7
 8011d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d10:	4770      	bx	lr

08011d12 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8011d12:	b480      	push	{r7}
 8011d14:	b083      	sub	sp, #12
 8011d16:	af00      	add	r7, sp, #0
 8011d18:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8011d1a:	bf00      	nop
 8011d1c:	370c      	adds	r7, #12
 8011d1e:	46bd      	mov	sp, r7
 8011d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d24:	4770      	bx	lr

08011d26 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8011d26:	b480      	push	{r7}
 8011d28:	b083      	sub	sp, #12
 8011d2a:	af00      	add	r7, sp, #0
 8011d2c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8011d2e:	bf00      	nop
 8011d30:	370c      	adds	r7, #12
 8011d32:	46bd      	mov	sp, r7
 8011d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d38:	4770      	bx	lr

08011d3a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8011d3a:	b480      	push	{r7}
 8011d3c:	b085      	sub	sp, #20
 8011d3e:	af00      	add	r7, sp, #0
 8011d40:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011d48:	2b01      	cmp	r3, #1
 8011d4a:	d101      	bne.n	8011d50 <HAL_UARTEx_DisableFifoMode+0x16>
 8011d4c:	2302      	movs	r3, #2
 8011d4e:	e027      	b.n	8011da0 <HAL_UARTEx_DisableFifoMode+0x66>
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	2201      	movs	r2, #1
 8011d54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	2224      	movs	r2, #36	@ 0x24
 8011d5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	681b      	ldr	r3, [r3, #0]
 8011d64:	681b      	ldr	r3, [r3, #0]
 8011d66:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011d68:	687b      	ldr	r3, [r7, #4]
 8011d6a:	681b      	ldr	r3, [r3, #0]
 8011d6c:	681a      	ldr	r2, [r3, #0]
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	681b      	ldr	r3, [r3, #0]
 8011d72:	f022 0201 	bic.w	r2, r2, #1
 8011d76:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8011d78:	68fb      	ldr	r3, [r7, #12]
 8011d7a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8011d7e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	2200      	movs	r2, #0
 8011d84:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011d86:	687b      	ldr	r3, [r7, #4]
 8011d88:	681b      	ldr	r3, [r3, #0]
 8011d8a:	68fa      	ldr	r2, [r7, #12]
 8011d8c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011d8e:	687b      	ldr	r3, [r7, #4]
 8011d90:	2220      	movs	r2, #32
 8011d92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011d96:	687b      	ldr	r3, [r7, #4]
 8011d98:	2200      	movs	r2, #0
 8011d9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011d9e:	2300      	movs	r3, #0
}
 8011da0:	4618      	mov	r0, r3
 8011da2:	3714      	adds	r7, #20
 8011da4:	46bd      	mov	sp, r7
 8011da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011daa:	4770      	bx	lr

08011dac <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011dac:	b580      	push	{r7, lr}
 8011dae:	b084      	sub	sp, #16
 8011db0:	af00      	add	r7, sp, #0
 8011db2:	6078      	str	r0, [r7, #4]
 8011db4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011db6:	687b      	ldr	r3, [r7, #4]
 8011db8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011dbc:	2b01      	cmp	r3, #1
 8011dbe:	d101      	bne.n	8011dc4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011dc0:	2302      	movs	r3, #2
 8011dc2:	e02d      	b.n	8011e20 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	2201      	movs	r2, #1
 8011dc8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011dcc:	687b      	ldr	r3, [r7, #4]
 8011dce:	2224      	movs	r2, #36	@ 0x24
 8011dd0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011dd4:	687b      	ldr	r3, [r7, #4]
 8011dd6:	681b      	ldr	r3, [r3, #0]
 8011dd8:	681b      	ldr	r3, [r3, #0]
 8011dda:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011ddc:	687b      	ldr	r3, [r7, #4]
 8011dde:	681b      	ldr	r3, [r3, #0]
 8011de0:	681a      	ldr	r2, [r3, #0]
 8011de2:	687b      	ldr	r3, [r7, #4]
 8011de4:	681b      	ldr	r3, [r3, #0]
 8011de6:	f022 0201 	bic.w	r2, r2, #1
 8011dea:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8011dec:	687b      	ldr	r3, [r7, #4]
 8011dee:	681b      	ldr	r3, [r3, #0]
 8011df0:	689b      	ldr	r3, [r3, #8]
 8011df2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8011df6:	687b      	ldr	r3, [r7, #4]
 8011df8:	681b      	ldr	r3, [r3, #0]
 8011dfa:	683a      	ldr	r2, [r7, #0]
 8011dfc:	430a      	orrs	r2, r1
 8011dfe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011e00:	6878      	ldr	r0, [r7, #4]
 8011e02:	f000 f8a3 	bl	8011f4c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011e06:	687b      	ldr	r3, [r7, #4]
 8011e08:	681b      	ldr	r3, [r3, #0]
 8011e0a:	68fa      	ldr	r2, [r7, #12]
 8011e0c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011e0e:	687b      	ldr	r3, [r7, #4]
 8011e10:	2220      	movs	r2, #32
 8011e12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	2200      	movs	r2, #0
 8011e1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011e1e:	2300      	movs	r3, #0
}
 8011e20:	4618      	mov	r0, r3
 8011e22:	3710      	adds	r7, #16
 8011e24:	46bd      	mov	sp, r7
 8011e26:	bd80      	pop	{r7, pc}

08011e28 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011e28:	b580      	push	{r7, lr}
 8011e2a:	b084      	sub	sp, #16
 8011e2c:	af00      	add	r7, sp, #0
 8011e2e:	6078      	str	r0, [r7, #4]
 8011e30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011e32:	687b      	ldr	r3, [r7, #4]
 8011e34:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011e38:	2b01      	cmp	r3, #1
 8011e3a:	d101      	bne.n	8011e40 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8011e3c:	2302      	movs	r3, #2
 8011e3e:	e02d      	b.n	8011e9c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8011e40:	687b      	ldr	r3, [r7, #4]
 8011e42:	2201      	movs	r2, #1
 8011e44:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011e48:	687b      	ldr	r3, [r7, #4]
 8011e4a:	2224      	movs	r2, #36	@ 0x24
 8011e4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011e50:	687b      	ldr	r3, [r7, #4]
 8011e52:	681b      	ldr	r3, [r3, #0]
 8011e54:	681b      	ldr	r3, [r3, #0]
 8011e56:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	681b      	ldr	r3, [r3, #0]
 8011e5c:	681a      	ldr	r2, [r3, #0]
 8011e5e:	687b      	ldr	r3, [r7, #4]
 8011e60:	681b      	ldr	r3, [r3, #0]
 8011e62:	f022 0201 	bic.w	r2, r2, #1
 8011e66:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8011e68:	687b      	ldr	r3, [r7, #4]
 8011e6a:	681b      	ldr	r3, [r3, #0]
 8011e6c:	689b      	ldr	r3, [r3, #8]
 8011e6e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8011e72:	687b      	ldr	r3, [r7, #4]
 8011e74:	681b      	ldr	r3, [r3, #0]
 8011e76:	683a      	ldr	r2, [r7, #0]
 8011e78:	430a      	orrs	r2, r1
 8011e7a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011e7c:	6878      	ldr	r0, [r7, #4]
 8011e7e:	f000 f865 	bl	8011f4c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011e82:	687b      	ldr	r3, [r7, #4]
 8011e84:	681b      	ldr	r3, [r3, #0]
 8011e86:	68fa      	ldr	r2, [r7, #12]
 8011e88:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011e8a:	687b      	ldr	r3, [r7, #4]
 8011e8c:	2220      	movs	r2, #32
 8011e8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011e92:	687b      	ldr	r3, [r7, #4]
 8011e94:	2200      	movs	r2, #0
 8011e96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011e9a:	2300      	movs	r3, #0
}
 8011e9c:	4618      	mov	r0, r3
 8011e9e:	3710      	adds	r7, #16
 8011ea0:	46bd      	mov	sp, r7
 8011ea2:	bd80      	pop	{r7, pc}

08011ea4 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8011ea4:	b580      	push	{r7, lr}
 8011ea6:	b08c      	sub	sp, #48	@ 0x30
 8011ea8:	af00      	add	r7, sp, #0
 8011eaa:	60f8      	str	r0, [r7, #12]
 8011eac:	60b9      	str	r1, [r7, #8]
 8011eae:	4613      	mov	r3, r2
 8011eb0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8011eb2:	68fb      	ldr	r3, [r7, #12]
 8011eb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011eb8:	2b20      	cmp	r3, #32
 8011eba:	d142      	bne.n	8011f42 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8011ebc:	68bb      	ldr	r3, [r7, #8]
 8011ebe:	2b00      	cmp	r3, #0
 8011ec0:	d002      	beq.n	8011ec8 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8011ec2:	88fb      	ldrh	r3, [r7, #6]
 8011ec4:	2b00      	cmp	r3, #0
 8011ec6:	d101      	bne.n	8011ecc <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8011ec8:	2301      	movs	r3, #1
 8011eca:	e03b      	b.n	8011f44 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8011ecc:	68fb      	ldr	r3, [r7, #12]
 8011ece:	2201      	movs	r2, #1
 8011ed0:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011ed2:	68fb      	ldr	r3, [r7, #12]
 8011ed4:	2200      	movs	r2, #0
 8011ed6:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8011ed8:	88fb      	ldrh	r3, [r7, #6]
 8011eda:	461a      	mov	r2, r3
 8011edc:	68b9      	ldr	r1, [r7, #8]
 8011ede:	68f8      	ldr	r0, [r7, #12]
 8011ee0:	f7ff fc36 	bl	8011750 <UART_Start_Receive_DMA>
 8011ee4:	4603      	mov	r3, r0
 8011ee6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8011eea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011eee:	2b00      	cmp	r3, #0
 8011ef0:	d124      	bne.n	8011f3c <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011ef2:	68fb      	ldr	r3, [r7, #12]
 8011ef4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011ef6:	2b01      	cmp	r3, #1
 8011ef8:	d11d      	bne.n	8011f36 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011efa:	68fb      	ldr	r3, [r7, #12]
 8011efc:	681b      	ldr	r3, [r3, #0]
 8011efe:	2210      	movs	r2, #16
 8011f00:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011f02:	68fb      	ldr	r3, [r7, #12]
 8011f04:	681b      	ldr	r3, [r3, #0]
 8011f06:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011f08:	69bb      	ldr	r3, [r7, #24]
 8011f0a:	e853 3f00 	ldrex	r3, [r3]
 8011f0e:	617b      	str	r3, [r7, #20]
   return(result);
 8011f10:	697b      	ldr	r3, [r7, #20]
 8011f12:	f043 0310 	orr.w	r3, r3, #16
 8011f16:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011f18:	68fb      	ldr	r3, [r7, #12]
 8011f1a:	681b      	ldr	r3, [r3, #0]
 8011f1c:	461a      	mov	r2, r3
 8011f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f20:	627b      	str	r3, [r7, #36]	@ 0x24
 8011f22:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f24:	6a39      	ldr	r1, [r7, #32]
 8011f26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011f28:	e841 2300 	strex	r3, r2, [r1]
 8011f2c:	61fb      	str	r3, [r7, #28]
   return(result);
 8011f2e:	69fb      	ldr	r3, [r7, #28]
 8011f30:	2b00      	cmp	r3, #0
 8011f32:	d1e6      	bne.n	8011f02 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8011f34:	e002      	b.n	8011f3c <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8011f36:	2301      	movs	r3, #1
 8011f38:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8011f3c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011f40:	e000      	b.n	8011f44 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8011f42:	2302      	movs	r3, #2
  }
}
 8011f44:	4618      	mov	r0, r3
 8011f46:	3730      	adds	r7, #48	@ 0x30
 8011f48:	46bd      	mov	sp, r7
 8011f4a:	bd80      	pop	{r7, pc}

08011f4c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011f4c:	b480      	push	{r7}
 8011f4e:	b085      	sub	sp, #20
 8011f50:	af00      	add	r7, sp, #0
 8011f52:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011f54:	687b      	ldr	r3, [r7, #4]
 8011f56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011f58:	2b00      	cmp	r3, #0
 8011f5a:	d108      	bne.n	8011f6e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011f5c:	687b      	ldr	r3, [r7, #4]
 8011f5e:	2201      	movs	r2, #1
 8011f60:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	2201      	movs	r2, #1
 8011f68:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011f6c:	e031      	b.n	8011fd2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8011f6e:	2310      	movs	r3, #16
 8011f70:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8011f72:	2310      	movs	r3, #16
 8011f74:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011f76:	687b      	ldr	r3, [r7, #4]
 8011f78:	681b      	ldr	r3, [r3, #0]
 8011f7a:	689b      	ldr	r3, [r3, #8]
 8011f7c:	0e5b      	lsrs	r3, r3, #25
 8011f7e:	b2db      	uxtb	r3, r3
 8011f80:	f003 0307 	and.w	r3, r3, #7
 8011f84:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011f86:	687b      	ldr	r3, [r7, #4]
 8011f88:	681b      	ldr	r3, [r3, #0]
 8011f8a:	689b      	ldr	r3, [r3, #8]
 8011f8c:	0f5b      	lsrs	r3, r3, #29
 8011f8e:	b2db      	uxtb	r3, r3
 8011f90:	f003 0307 	and.w	r3, r3, #7
 8011f94:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011f96:	7bbb      	ldrb	r3, [r7, #14]
 8011f98:	7b3a      	ldrb	r2, [r7, #12]
 8011f9a:	4911      	ldr	r1, [pc, #68]	@ (8011fe0 <UARTEx_SetNbDataToProcess+0x94>)
 8011f9c:	5c8a      	ldrb	r2, [r1, r2]
 8011f9e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8011fa2:	7b3a      	ldrb	r2, [r7, #12]
 8011fa4:	490f      	ldr	r1, [pc, #60]	@ (8011fe4 <UARTEx_SetNbDataToProcess+0x98>)
 8011fa6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011fa8:	fb93 f3f2 	sdiv	r3, r3, r2
 8011fac:	b29a      	uxth	r2, r3
 8011fae:	687b      	ldr	r3, [r7, #4]
 8011fb0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011fb4:	7bfb      	ldrb	r3, [r7, #15]
 8011fb6:	7b7a      	ldrb	r2, [r7, #13]
 8011fb8:	4909      	ldr	r1, [pc, #36]	@ (8011fe0 <UARTEx_SetNbDataToProcess+0x94>)
 8011fba:	5c8a      	ldrb	r2, [r1, r2]
 8011fbc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8011fc0:	7b7a      	ldrb	r2, [r7, #13]
 8011fc2:	4908      	ldr	r1, [pc, #32]	@ (8011fe4 <UARTEx_SetNbDataToProcess+0x98>)
 8011fc4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011fc6:	fb93 f3f2 	sdiv	r3, r3, r2
 8011fca:	b29a      	uxth	r2, r3
 8011fcc:	687b      	ldr	r3, [r7, #4]
 8011fce:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8011fd2:	bf00      	nop
 8011fd4:	3714      	adds	r7, #20
 8011fd6:	46bd      	mov	sp, r7
 8011fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fdc:	4770      	bx	lr
 8011fde:	bf00      	nop
 8011fe0:	08017170 	.word	0x08017170
 8011fe4:	08017178 	.word	0x08017178

08011fe8 <__cvt>:
 8011fe8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011fea:	ed2d 8b02 	vpush	{d8}
 8011fee:	eeb0 8b40 	vmov.f64	d8, d0
 8011ff2:	b085      	sub	sp, #20
 8011ff4:	4617      	mov	r7, r2
 8011ff6:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8011ff8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011ffa:	ee18 2a90 	vmov	r2, s17
 8011ffe:	f025 0520 	bic.w	r5, r5, #32
 8012002:	2a00      	cmp	r2, #0
 8012004:	bfb6      	itet	lt
 8012006:	222d      	movlt	r2, #45	@ 0x2d
 8012008:	2200      	movge	r2, #0
 801200a:	eeb1 8b40 	vneglt.f64	d8, d0
 801200e:	2d46      	cmp	r5, #70	@ 0x46
 8012010:	460c      	mov	r4, r1
 8012012:	701a      	strb	r2, [r3, #0]
 8012014:	d004      	beq.n	8012020 <__cvt+0x38>
 8012016:	2d45      	cmp	r5, #69	@ 0x45
 8012018:	d100      	bne.n	801201c <__cvt+0x34>
 801201a:	3401      	adds	r4, #1
 801201c:	2102      	movs	r1, #2
 801201e:	e000      	b.n	8012022 <__cvt+0x3a>
 8012020:	2103      	movs	r1, #3
 8012022:	ab03      	add	r3, sp, #12
 8012024:	9301      	str	r3, [sp, #4]
 8012026:	ab02      	add	r3, sp, #8
 8012028:	9300      	str	r3, [sp, #0]
 801202a:	4622      	mov	r2, r4
 801202c:	4633      	mov	r3, r6
 801202e:	eeb0 0b48 	vmov.f64	d0, d8
 8012032:	f001 f965 	bl	8013300 <_dtoa_r>
 8012036:	2d47      	cmp	r5, #71	@ 0x47
 8012038:	d114      	bne.n	8012064 <__cvt+0x7c>
 801203a:	07fb      	lsls	r3, r7, #31
 801203c:	d50a      	bpl.n	8012054 <__cvt+0x6c>
 801203e:	1902      	adds	r2, r0, r4
 8012040:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8012044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012048:	bf08      	it	eq
 801204a:	9203      	streq	r2, [sp, #12]
 801204c:	2130      	movs	r1, #48	@ 0x30
 801204e:	9b03      	ldr	r3, [sp, #12]
 8012050:	4293      	cmp	r3, r2
 8012052:	d319      	bcc.n	8012088 <__cvt+0xa0>
 8012054:	9b03      	ldr	r3, [sp, #12]
 8012056:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012058:	1a1b      	subs	r3, r3, r0
 801205a:	6013      	str	r3, [r2, #0]
 801205c:	b005      	add	sp, #20
 801205e:	ecbd 8b02 	vpop	{d8}
 8012062:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012064:	2d46      	cmp	r5, #70	@ 0x46
 8012066:	eb00 0204 	add.w	r2, r0, r4
 801206a:	d1e9      	bne.n	8012040 <__cvt+0x58>
 801206c:	7803      	ldrb	r3, [r0, #0]
 801206e:	2b30      	cmp	r3, #48	@ 0x30
 8012070:	d107      	bne.n	8012082 <__cvt+0x9a>
 8012072:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8012076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801207a:	bf1c      	itt	ne
 801207c:	f1c4 0401 	rsbne	r4, r4, #1
 8012080:	6034      	strne	r4, [r6, #0]
 8012082:	6833      	ldr	r3, [r6, #0]
 8012084:	441a      	add	r2, r3
 8012086:	e7db      	b.n	8012040 <__cvt+0x58>
 8012088:	1c5c      	adds	r4, r3, #1
 801208a:	9403      	str	r4, [sp, #12]
 801208c:	7019      	strb	r1, [r3, #0]
 801208e:	e7de      	b.n	801204e <__cvt+0x66>

08012090 <__exponent>:
 8012090:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012092:	2900      	cmp	r1, #0
 8012094:	bfba      	itte	lt
 8012096:	4249      	neglt	r1, r1
 8012098:	232d      	movlt	r3, #45	@ 0x2d
 801209a:	232b      	movge	r3, #43	@ 0x2b
 801209c:	2909      	cmp	r1, #9
 801209e:	7002      	strb	r2, [r0, #0]
 80120a0:	7043      	strb	r3, [r0, #1]
 80120a2:	dd29      	ble.n	80120f8 <__exponent+0x68>
 80120a4:	f10d 0307 	add.w	r3, sp, #7
 80120a8:	461d      	mov	r5, r3
 80120aa:	270a      	movs	r7, #10
 80120ac:	461a      	mov	r2, r3
 80120ae:	fbb1 f6f7 	udiv	r6, r1, r7
 80120b2:	fb07 1416 	mls	r4, r7, r6, r1
 80120b6:	3430      	adds	r4, #48	@ 0x30
 80120b8:	f802 4c01 	strb.w	r4, [r2, #-1]
 80120bc:	460c      	mov	r4, r1
 80120be:	2c63      	cmp	r4, #99	@ 0x63
 80120c0:	f103 33ff 	add.w	r3, r3, #4294967295
 80120c4:	4631      	mov	r1, r6
 80120c6:	dcf1      	bgt.n	80120ac <__exponent+0x1c>
 80120c8:	3130      	adds	r1, #48	@ 0x30
 80120ca:	1e94      	subs	r4, r2, #2
 80120cc:	f803 1c01 	strb.w	r1, [r3, #-1]
 80120d0:	1c41      	adds	r1, r0, #1
 80120d2:	4623      	mov	r3, r4
 80120d4:	42ab      	cmp	r3, r5
 80120d6:	d30a      	bcc.n	80120ee <__exponent+0x5e>
 80120d8:	f10d 0309 	add.w	r3, sp, #9
 80120dc:	1a9b      	subs	r3, r3, r2
 80120de:	42ac      	cmp	r4, r5
 80120e0:	bf88      	it	hi
 80120e2:	2300      	movhi	r3, #0
 80120e4:	3302      	adds	r3, #2
 80120e6:	4403      	add	r3, r0
 80120e8:	1a18      	subs	r0, r3, r0
 80120ea:	b003      	add	sp, #12
 80120ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80120ee:	f813 6b01 	ldrb.w	r6, [r3], #1
 80120f2:	f801 6f01 	strb.w	r6, [r1, #1]!
 80120f6:	e7ed      	b.n	80120d4 <__exponent+0x44>
 80120f8:	2330      	movs	r3, #48	@ 0x30
 80120fa:	3130      	adds	r1, #48	@ 0x30
 80120fc:	7083      	strb	r3, [r0, #2]
 80120fe:	70c1      	strb	r1, [r0, #3]
 8012100:	1d03      	adds	r3, r0, #4
 8012102:	e7f1      	b.n	80120e8 <__exponent+0x58>
 8012104:	0000      	movs	r0, r0
	...

08012108 <_printf_float>:
 8012108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801210c:	b08d      	sub	sp, #52	@ 0x34
 801210e:	460c      	mov	r4, r1
 8012110:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8012114:	4616      	mov	r6, r2
 8012116:	461f      	mov	r7, r3
 8012118:	4605      	mov	r5, r0
 801211a:	f000 ffdd 	bl	80130d8 <_localeconv_r>
 801211e:	f8d0 b000 	ldr.w	fp, [r0]
 8012122:	4658      	mov	r0, fp
 8012124:	f7ee f92c 	bl	8000380 <strlen>
 8012128:	2300      	movs	r3, #0
 801212a:	930a      	str	r3, [sp, #40]	@ 0x28
 801212c:	f8d8 3000 	ldr.w	r3, [r8]
 8012130:	f894 9018 	ldrb.w	r9, [r4, #24]
 8012134:	6822      	ldr	r2, [r4, #0]
 8012136:	9005      	str	r0, [sp, #20]
 8012138:	3307      	adds	r3, #7
 801213a:	f023 0307 	bic.w	r3, r3, #7
 801213e:	f103 0108 	add.w	r1, r3, #8
 8012142:	f8c8 1000 	str.w	r1, [r8]
 8012146:	ed93 0b00 	vldr	d0, [r3]
 801214a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 80123a8 <_printf_float+0x2a0>
 801214e:	eeb0 7bc0 	vabs.f64	d7, d0
 8012152:	eeb4 7b46 	vcmp.f64	d7, d6
 8012156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801215a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 801215e:	dd24      	ble.n	80121aa <_printf_float+0xa2>
 8012160:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8012164:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012168:	d502      	bpl.n	8012170 <_printf_float+0x68>
 801216a:	232d      	movs	r3, #45	@ 0x2d
 801216c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012170:	498f      	ldr	r1, [pc, #572]	@ (80123b0 <_printf_float+0x2a8>)
 8012172:	4b90      	ldr	r3, [pc, #576]	@ (80123b4 <_printf_float+0x2ac>)
 8012174:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8012178:	bf8c      	ite	hi
 801217a:	4688      	movhi	r8, r1
 801217c:	4698      	movls	r8, r3
 801217e:	f022 0204 	bic.w	r2, r2, #4
 8012182:	2303      	movs	r3, #3
 8012184:	6123      	str	r3, [r4, #16]
 8012186:	6022      	str	r2, [r4, #0]
 8012188:	f04f 0a00 	mov.w	sl, #0
 801218c:	9700      	str	r7, [sp, #0]
 801218e:	4633      	mov	r3, r6
 8012190:	aa0b      	add	r2, sp, #44	@ 0x2c
 8012192:	4621      	mov	r1, r4
 8012194:	4628      	mov	r0, r5
 8012196:	f000 f9d1 	bl	801253c <_printf_common>
 801219a:	3001      	adds	r0, #1
 801219c:	f040 8089 	bne.w	80122b2 <_printf_float+0x1aa>
 80121a0:	f04f 30ff 	mov.w	r0, #4294967295
 80121a4:	b00d      	add	sp, #52	@ 0x34
 80121a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80121aa:	eeb4 0b40 	vcmp.f64	d0, d0
 80121ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80121b2:	d709      	bvc.n	80121c8 <_printf_float+0xc0>
 80121b4:	ee10 3a90 	vmov	r3, s1
 80121b8:	2b00      	cmp	r3, #0
 80121ba:	bfbc      	itt	lt
 80121bc:	232d      	movlt	r3, #45	@ 0x2d
 80121be:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80121c2:	497d      	ldr	r1, [pc, #500]	@ (80123b8 <_printf_float+0x2b0>)
 80121c4:	4b7d      	ldr	r3, [pc, #500]	@ (80123bc <_printf_float+0x2b4>)
 80121c6:	e7d5      	b.n	8012174 <_printf_float+0x6c>
 80121c8:	6863      	ldr	r3, [r4, #4]
 80121ca:	1c59      	adds	r1, r3, #1
 80121cc:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 80121d0:	d139      	bne.n	8012246 <_printf_float+0x13e>
 80121d2:	2306      	movs	r3, #6
 80121d4:	6063      	str	r3, [r4, #4]
 80121d6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80121da:	2300      	movs	r3, #0
 80121dc:	6022      	str	r2, [r4, #0]
 80121de:	9303      	str	r3, [sp, #12]
 80121e0:	ab0a      	add	r3, sp, #40	@ 0x28
 80121e2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80121e6:	ab09      	add	r3, sp, #36	@ 0x24
 80121e8:	9300      	str	r3, [sp, #0]
 80121ea:	6861      	ldr	r1, [r4, #4]
 80121ec:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80121f0:	4628      	mov	r0, r5
 80121f2:	f7ff fef9 	bl	8011fe8 <__cvt>
 80121f6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80121fa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80121fc:	4680      	mov	r8, r0
 80121fe:	d129      	bne.n	8012254 <_printf_float+0x14c>
 8012200:	1cc8      	adds	r0, r1, #3
 8012202:	db02      	blt.n	801220a <_printf_float+0x102>
 8012204:	6863      	ldr	r3, [r4, #4]
 8012206:	4299      	cmp	r1, r3
 8012208:	dd41      	ble.n	801228e <_printf_float+0x186>
 801220a:	f1a9 0902 	sub.w	r9, r9, #2
 801220e:	fa5f f989 	uxtb.w	r9, r9
 8012212:	3901      	subs	r1, #1
 8012214:	464a      	mov	r2, r9
 8012216:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801221a:	9109      	str	r1, [sp, #36]	@ 0x24
 801221c:	f7ff ff38 	bl	8012090 <__exponent>
 8012220:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012222:	1813      	adds	r3, r2, r0
 8012224:	2a01      	cmp	r2, #1
 8012226:	4682      	mov	sl, r0
 8012228:	6123      	str	r3, [r4, #16]
 801222a:	dc02      	bgt.n	8012232 <_printf_float+0x12a>
 801222c:	6822      	ldr	r2, [r4, #0]
 801222e:	07d2      	lsls	r2, r2, #31
 8012230:	d501      	bpl.n	8012236 <_printf_float+0x12e>
 8012232:	3301      	adds	r3, #1
 8012234:	6123      	str	r3, [r4, #16]
 8012236:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801223a:	2b00      	cmp	r3, #0
 801223c:	d0a6      	beq.n	801218c <_printf_float+0x84>
 801223e:	232d      	movs	r3, #45	@ 0x2d
 8012240:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012244:	e7a2      	b.n	801218c <_printf_float+0x84>
 8012246:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801224a:	d1c4      	bne.n	80121d6 <_printf_float+0xce>
 801224c:	2b00      	cmp	r3, #0
 801224e:	d1c2      	bne.n	80121d6 <_printf_float+0xce>
 8012250:	2301      	movs	r3, #1
 8012252:	e7bf      	b.n	80121d4 <_printf_float+0xcc>
 8012254:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8012258:	d9db      	bls.n	8012212 <_printf_float+0x10a>
 801225a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 801225e:	d118      	bne.n	8012292 <_printf_float+0x18a>
 8012260:	2900      	cmp	r1, #0
 8012262:	6863      	ldr	r3, [r4, #4]
 8012264:	dd0b      	ble.n	801227e <_printf_float+0x176>
 8012266:	6121      	str	r1, [r4, #16]
 8012268:	b913      	cbnz	r3, 8012270 <_printf_float+0x168>
 801226a:	6822      	ldr	r2, [r4, #0]
 801226c:	07d0      	lsls	r0, r2, #31
 801226e:	d502      	bpl.n	8012276 <_printf_float+0x16e>
 8012270:	3301      	adds	r3, #1
 8012272:	440b      	add	r3, r1
 8012274:	6123      	str	r3, [r4, #16]
 8012276:	65a1      	str	r1, [r4, #88]	@ 0x58
 8012278:	f04f 0a00 	mov.w	sl, #0
 801227c:	e7db      	b.n	8012236 <_printf_float+0x12e>
 801227e:	b913      	cbnz	r3, 8012286 <_printf_float+0x17e>
 8012280:	6822      	ldr	r2, [r4, #0]
 8012282:	07d2      	lsls	r2, r2, #31
 8012284:	d501      	bpl.n	801228a <_printf_float+0x182>
 8012286:	3302      	adds	r3, #2
 8012288:	e7f4      	b.n	8012274 <_printf_float+0x16c>
 801228a:	2301      	movs	r3, #1
 801228c:	e7f2      	b.n	8012274 <_printf_float+0x16c>
 801228e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8012292:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012294:	4299      	cmp	r1, r3
 8012296:	db05      	blt.n	80122a4 <_printf_float+0x19c>
 8012298:	6823      	ldr	r3, [r4, #0]
 801229a:	6121      	str	r1, [r4, #16]
 801229c:	07d8      	lsls	r0, r3, #31
 801229e:	d5ea      	bpl.n	8012276 <_printf_float+0x16e>
 80122a0:	1c4b      	adds	r3, r1, #1
 80122a2:	e7e7      	b.n	8012274 <_printf_float+0x16c>
 80122a4:	2900      	cmp	r1, #0
 80122a6:	bfd4      	ite	le
 80122a8:	f1c1 0202 	rsble	r2, r1, #2
 80122ac:	2201      	movgt	r2, #1
 80122ae:	4413      	add	r3, r2
 80122b0:	e7e0      	b.n	8012274 <_printf_float+0x16c>
 80122b2:	6823      	ldr	r3, [r4, #0]
 80122b4:	055a      	lsls	r2, r3, #21
 80122b6:	d407      	bmi.n	80122c8 <_printf_float+0x1c0>
 80122b8:	6923      	ldr	r3, [r4, #16]
 80122ba:	4642      	mov	r2, r8
 80122bc:	4631      	mov	r1, r6
 80122be:	4628      	mov	r0, r5
 80122c0:	47b8      	blx	r7
 80122c2:	3001      	adds	r0, #1
 80122c4:	d12a      	bne.n	801231c <_printf_float+0x214>
 80122c6:	e76b      	b.n	80121a0 <_printf_float+0x98>
 80122c8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80122cc:	f240 80e0 	bls.w	8012490 <_printf_float+0x388>
 80122d0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80122d4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80122d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80122dc:	d133      	bne.n	8012346 <_printf_float+0x23e>
 80122de:	4a38      	ldr	r2, [pc, #224]	@ (80123c0 <_printf_float+0x2b8>)
 80122e0:	2301      	movs	r3, #1
 80122e2:	4631      	mov	r1, r6
 80122e4:	4628      	mov	r0, r5
 80122e6:	47b8      	blx	r7
 80122e8:	3001      	adds	r0, #1
 80122ea:	f43f af59 	beq.w	80121a0 <_printf_float+0x98>
 80122ee:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80122f2:	4543      	cmp	r3, r8
 80122f4:	db02      	blt.n	80122fc <_printf_float+0x1f4>
 80122f6:	6823      	ldr	r3, [r4, #0]
 80122f8:	07d8      	lsls	r0, r3, #31
 80122fa:	d50f      	bpl.n	801231c <_printf_float+0x214>
 80122fc:	9b05      	ldr	r3, [sp, #20]
 80122fe:	465a      	mov	r2, fp
 8012300:	4631      	mov	r1, r6
 8012302:	4628      	mov	r0, r5
 8012304:	47b8      	blx	r7
 8012306:	3001      	adds	r0, #1
 8012308:	f43f af4a 	beq.w	80121a0 <_printf_float+0x98>
 801230c:	f04f 0900 	mov.w	r9, #0
 8012310:	f108 38ff 	add.w	r8, r8, #4294967295
 8012314:	f104 0a1a 	add.w	sl, r4, #26
 8012318:	45c8      	cmp	r8, r9
 801231a:	dc09      	bgt.n	8012330 <_printf_float+0x228>
 801231c:	6823      	ldr	r3, [r4, #0]
 801231e:	079b      	lsls	r3, r3, #30
 8012320:	f100 8107 	bmi.w	8012532 <_printf_float+0x42a>
 8012324:	68e0      	ldr	r0, [r4, #12]
 8012326:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012328:	4298      	cmp	r0, r3
 801232a:	bfb8      	it	lt
 801232c:	4618      	movlt	r0, r3
 801232e:	e739      	b.n	80121a4 <_printf_float+0x9c>
 8012330:	2301      	movs	r3, #1
 8012332:	4652      	mov	r2, sl
 8012334:	4631      	mov	r1, r6
 8012336:	4628      	mov	r0, r5
 8012338:	47b8      	blx	r7
 801233a:	3001      	adds	r0, #1
 801233c:	f43f af30 	beq.w	80121a0 <_printf_float+0x98>
 8012340:	f109 0901 	add.w	r9, r9, #1
 8012344:	e7e8      	b.n	8012318 <_printf_float+0x210>
 8012346:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012348:	2b00      	cmp	r3, #0
 801234a:	dc3b      	bgt.n	80123c4 <_printf_float+0x2bc>
 801234c:	4a1c      	ldr	r2, [pc, #112]	@ (80123c0 <_printf_float+0x2b8>)
 801234e:	2301      	movs	r3, #1
 8012350:	4631      	mov	r1, r6
 8012352:	4628      	mov	r0, r5
 8012354:	47b8      	blx	r7
 8012356:	3001      	adds	r0, #1
 8012358:	f43f af22 	beq.w	80121a0 <_printf_float+0x98>
 801235c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8012360:	ea59 0303 	orrs.w	r3, r9, r3
 8012364:	d102      	bne.n	801236c <_printf_float+0x264>
 8012366:	6823      	ldr	r3, [r4, #0]
 8012368:	07d9      	lsls	r1, r3, #31
 801236a:	d5d7      	bpl.n	801231c <_printf_float+0x214>
 801236c:	9b05      	ldr	r3, [sp, #20]
 801236e:	465a      	mov	r2, fp
 8012370:	4631      	mov	r1, r6
 8012372:	4628      	mov	r0, r5
 8012374:	47b8      	blx	r7
 8012376:	3001      	adds	r0, #1
 8012378:	f43f af12 	beq.w	80121a0 <_printf_float+0x98>
 801237c:	f04f 0a00 	mov.w	sl, #0
 8012380:	f104 0b1a 	add.w	fp, r4, #26
 8012384:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012386:	425b      	negs	r3, r3
 8012388:	4553      	cmp	r3, sl
 801238a:	dc01      	bgt.n	8012390 <_printf_float+0x288>
 801238c:	464b      	mov	r3, r9
 801238e:	e794      	b.n	80122ba <_printf_float+0x1b2>
 8012390:	2301      	movs	r3, #1
 8012392:	465a      	mov	r2, fp
 8012394:	4631      	mov	r1, r6
 8012396:	4628      	mov	r0, r5
 8012398:	47b8      	blx	r7
 801239a:	3001      	adds	r0, #1
 801239c:	f43f af00 	beq.w	80121a0 <_printf_float+0x98>
 80123a0:	f10a 0a01 	add.w	sl, sl, #1
 80123a4:	e7ee      	b.n	8012384 <_printf_float+0x27c>
 80123a6:	bf00      	nop
 80123a8:	ffffffff 	.word	0xffffffff
 80123ac:	7fefffff 	.word	0x7fefffff
 80123b0:	08017184 	.word	0x08017184
 80123b4:	08017180 	.word	0x08017180
 80123b8:	0801718c 	.word	0x0801718c
 80123bc:	08017188 	.word	0x08017188
 80123c0:	08017190 	.word	0x08017190
 80123c4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80123c6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80123ca:	4553      	cmp	r3, sl
 80123cc:	bfa8      	it	ge
 80123ce:	4653      	movge	r3, sl
 80123d0:	2b00      	cmp	r3, #0
 80123d2:	4699      	mov	r9, r3
 80123d4:	dc37      	bgt.n	8012446 <_printf_float+0x33e>
 80123d6:	2300      	movs	r3, #0
 80123d8:	9307      	str	r3, [sp, #28]
 80123da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80123de:	f104 021a 	add.w	r2, r4, #26
 80123e2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80123e4:	9907      	ldr	r1, [sp, #28]
 80123e6:	9306      	str	r3, [sp, #24]
 80123e8:	eba3 0309 	sub.w	r3, r3, r9
 80123ec:	428b      	cmp	r3, r1
 80123ee:	dc31      	bgt.n	8012454 <_printf_float+0x34c>
 80123f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80123f2:	459a      	cmp	sl, r3
 80123f4:	dc3b      	bgt.n	801246e <_printf_float+0x366>
 80123f6:	6823      	ldr	r3, [r4, #0]
 80123f8:	07da      	lsls	r2, r3, #31
 80123fa:	d438      	bmi.n	801246e <_printf_float+0x366>
 80123fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80123fe:	ebaa 0903 	sub.w	r9, sl, r3
 8012402:	9b06      	ldr	r3, [sp, #24]
 8012404:	ebaa 0303 	sub.w	r3, sl, r3
 8012408:	4599      	cmp	r9, r3
 801240a:	bfa8      	it	ge
 801240c:	4699      	movge	r9, r3
 801240e:	f1b9 0f00 	cmp.w	r9, #0
 8012412:	dc34      	bgt.n	801247e <_printf_float+0x376>
 8012414:	f04f 0800 	mov.w	r8, #0
 8012418:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801241c:	f104 0b1a 	add.w	fp, r4, #26
 8012420:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012422:	ebaa 0303 	sub.w	r3, sl, r3
 8012426:	eba3 0309 	sub.w	r3, r3, r9
 801242a:	4543      	cmp	r3, r8
 801242c:	f77f af76 	ble.w	801231c <_printf_float+0x214>
 8012430:	2301      	movs	r3, #1
 8012432:	465a      	mov	r2, fp
 8012434:	4631      	mov	r1, r6
 8012436:	4628      	mov	r0, r5
 8012438:	47b8      	blx	r7
 801243a:	3001      	adds	r0, #1
 801243c:	f43f aeb0 	beq.w	80121a0 <_printf_float+0x98>
 8012440:	f108 0801 	add.w	r8, r8, #1
 8012444:	e7ec      	b.n	8012420 <_printf_float+0x318>
 8012446:	4642      	mov	r2, r8
 8012448:	4631      	mov	r1, r6
 801244a:	4628      	mov	r0, r5
 801244c:	47b8      	blx	r7
 801244e:	3001      	adds	r0, #1
 8012450:	d1c1      	bne.n	80123d6 <_printf_float+0x2ce>
 8012452:	e6a5      	b.n	80121a0 <_printf_float+0x98>
 8012454:	2301      	movs	r3, #1
 8012456:	4631      	mov	r1, r6
 8012458:	4628      	mov	r0, r5
 801245a:	9206      	str	r2, [sp, #24]
 801245c:	47b8      	blx	r7
 801245e:	3001      	adds	r0, #1
 8012460:	f43f ae9e 	beq.w	80121a0 <_printf_float+0x98>
 8012464:	9b07      	ldr	r3, [sp, #28]
 8012466:	9a06      	ldr	r2, [sp, #24]
 8012468:	3301      	adds	r3, #1
 801246a:	9307      	str	r3, [sp, #28]
 801246c:	e7b9      	b.n	80123e2 <_printf_float+0x2da>
 801246e:	9b05      	ldr	r3, [sp, #20]
 8012470:	465a      	mov	r2, fp
 8012472:	4631      	mov	r1, r6
 8012474:	4628      	mov	r0, r5
 8012476:	47b8      	blx	r7
 8012478:	3001      	adds	r0, #1
 801247a:	d1bf      	bne.n	80123fc <_printf_float+0x2f4>
 801247c:	e690      	b.n	80121a0 <_printf_float+0x98>
 801247e:	9a06      	ldr	r2, [sp, #24]
 8012480:	464b      	mov	r3, r9
 8012482:	4442      	add	r2, r8
 8012484:	4631      	mov	r1, r6
 8012486:	4628      	mov	r0, r5
 8012488:	47b8      	blx	r7
 801248a:	3001      	adds	r0, #1
 801248c:	d1c2      	bne.n	8012414 <_printf_float+0x30c>
 801248e:	e687      	b.n	80121a0 <_printf_float+0x98>
 8012490:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8012494:	f1b9 0f01 	cmp.w	r9, #1
 8012498:	dc01      	bgt.n	801249e <_printf_float+0x396>
 801249a:	07db      	lsls	r3, r3, #31
 801249c:	d536      	bpl.n	801250c <_printf_float+0x404>
 801249e:	2301      	movs	r3, #1
 80124a0:	4642      	mov	r2, r8
 80124a2:	4631      	mov	r1, r6
 80124a4:	4628      	mov	r0, r5
 80124a6:	47b8      	blx	r7
 80124a8:	3001      	adds	r0, #1
 80124aa:	f43f ae79 	beq.w	80121a0 <_printf_float+0x98>
 80124ae:	9b05      	ldr	r3, [sp, #20]
 80124b0:	465a      	mov	r2, fp
 80124b2:	4631      	mov	r1, r6
 80124b4:	4628      	mov	r0, r5
 80124b6:	47b8      	blx	r7
 80124b8:	3001      	adds	r0, #1
 80124ba:	f43f ae71 	beq.w	80121a0 <_printf_float+0x98>
 80124be:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80124c2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80124c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80124ca:	f109 39ff 	add.w	r9, r9, #4294967295
 80124ce:	d018      	beq.n	8012502 <_printf_float+0x3fa>
 80124d0:	464b      	mov	r3, r9
 80124d2:	f108 0201 	add.w	r2, r8, #1
 80124d6:	4631      	mov	r1, r6
 80124d8:	4628      	mov	r0, r5
 80124da:	47b8      	blx	r7
 80124dc:	3001      	adds	r0, #1
 80124de:	d10c      	bne.n	80124fa <_printf_float+0x3f2>
 80124e0:	e65e      	b.n	80121a0 <_printf_float+0x98>
 80124e2:	2301      	movs	r3, #1
 80124e4:	465a      	mov	r2, fp
 80124e6:	4631      	mov	r1, r6
 80124e8:	4628      	mov	r0, r5
 80124ea:	47b8      	blx	r7
 80124ec:	3001      	adds	r0, #1
 80124ee:	f43f ae57 	beq.w	80121a0 <_printf_float+0x98>
 80124f2:	f108 0801 	add.w	r8, r8, #1
 80124f6:	45c8      	cmp	r8, r9
 80124f8:	dbf3      	blt.n	80124e2 <_printf_float+0x3da>
 80124fa:	4653      	mov	r3, sl
 80124fc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8012500:	e6dc      	b.n	80122bc <_printf_float+0x1b4>
 8012502:	f04f 0800 	mov.w	r8, #0
 8012506:	f104 0b1a 	add.w	fp, r4, #26
 801250a:	e7f4      	b.n	80124f6 <_printf_float+0x3ee>
 801250c:	2301      	movs	r3, #1
 801250e:	4642      	mov	r2, r8
 8012510:	e7e1      	b.n	80124d6 <_printf_float+0x3ce>
 8012512:	2301      	movs	r3, #1
 8012514:	464a      	mov	r2, r9
 8012516:	4631      	mov	r1, r6
 8012518:	4628      	mov	r0, r5
 801251a:	47b8      	blx	r7
 801251c:	3001      	adds	r0, #1
 801251e:	f43f ae3f 	beq.w	80121a0 <_printf_float+0x98>
 8012522:	f108 0801 	add.w	r8, r8, #1
 8012526:	68e3      	ldr	r3, [r4, #12]
 8012528:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801252a:	1a5b      	subs	r3, r3, r1
 801252c:	4543      	cmp	r3, r8
 801252e:	dcf0      	bgt.n	8012512 <_printf_float+0x40a>
 8012530:	e6f8      	b.n	8012324 <_printf_float+0x21c>
 8012532:	f04f 0800 	mov.w	r8, #0
 8012536:	f104 0919 	add.w	r9, r4, #25
 801253a:	e7f4      	b.n	8012526 <_printf_float+0x41e>

0801253c <_printf_common>:
 801253c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012540:	4616      	mov	r6, r2
 8012542:	4698      	mov	r8, r3
 8012544:	688a      	ldr	r2, [r1, #8]
 8012546:	690b      	ldr	r3, [r1, #16]
 8012548:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801254c:	4293      	cmp	r3, r2
 801254e:	bfb8      	it	lt
 8012550:	4613      	movlt	r3, r2
 8012552:	6033      	str	r3, [r6, #0]
 8012554:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012558:	4607      	mov	r7, r0
 801255a:	460c      	mov	r4, r1
 801255c:	b10a      	cbz	r2, 8012562 <_printf_common+0x26>
 801255e:	3301      	adds	r3, #1
 8012560:	6033      	str	r3, [r6, #0]
 8012562:	6823      	ldr	r3, [r4, #0]
 8012564:	0699      	lsls	r1, r3, #26
 8012566:	bf42      	ittt	mi
 8012568:	6833      	ldrmi	r3, [r6, #0]
 801256a:	3302      	addmi	r3, #2
 801256c:	6033      	strmi	r3, [r6, #0]
 801256e:	6825      	ldr	r5, [r4, #0]
 8012570:	f015 0506 	ands.w	r5, r5, #6
 8012574:	d106      	bne.n	8012584 <_printf_common+0x48>
 8012576:	f104 0a19 	add.w	sl, r4, #25
 801257a:	68e3      	ldr	r3, [r4, #12]
 801257c:	6832      	ldr	r2, [r6, #0]
 801257e:	1a9b      	subs	r3, r3, r2
 8012580:	42ab      	cmp	r3, r5
 8012582:	dc26      	bgt.n	80125d2 <_printf_common+0x96>
 8012584:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012588:	6822      	ldr	r2, [r4, #0]
 801258a:	3b00      	subs	r3, #0
 801258c:	bf18      	it	ne
 801258e:	2301      	movne	r3, #1
 8012590:	0692      	lsls	r2, r2, #26
 8012592:	d42b      	bmi.n	80125ec <_printf_common+0xb0>
 8012594:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012598:	4641      	mov	r1, r8
 801259a:	4638      	mov	r0, r7
 801259c:	47c8      	blx	r9
 801259e:	3001      	adds	r0, #1
 80125a0:	d01e      	beq.n	80125e0 <_printf_common+0xa4>
 80125a2:	6823      	ldr	r3, [r4, #0]
 80125a4:	6922      	ldr	r2, [r4, #16]
 80125a6:	f003 0306 	and.w	r3, r3, #6
 80125aa:	2b04      	cmp	r3, #4
 80125ac:	bf02      	ittt	eq
 80125ae:	68e5      	ldreq	r5, [r4, #12]
 80125b0:	6833      	ldreq	r3, [r6, #0]
 80125b2:	1aed      	subeq	r5, r5, r3
 80125b4:	68a3      	ldr	r3, [r4, #8]
 80125b6:	bf0c      	ite	eq
 80125b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80125bc:	2500      	movne	r5, #0
 80125be:	4293      	cmp	r3, r2
 80125c0:	bfc4      	itt	gt
 80125c2:	1a9b      	subgt	r3, r3, r2
 80125c4:	18ed      	addgt	r5, r5, r3
 80125c6:	2600      	movs	r6, #0
 80125c8:	341a      	adds	r4, #26
 80125ca:	42b5      	cmp	r5, r6
 80125cc:	d11a      	bne.n	8012604 <_printf_common+0xc8>
 80125ce:	2000      	movs	r0, #0
 80125d0:	e008      	b.n	80125e4 <_printf_common+0xa8>
 80125d2:	2301      	movs	r3, #1
 80125d4:	4652      	mov	r2, sl
 80125d6:	4641      	mov	r1, r8
 80125d8:	4638      	mov	r0, r7
 80125da:	47c8      	blx	r9
 80125dc:	3001      	adds	r0, #1
 80125de:	d103      	bne.n	80125e8 <_printf_common+0xac>
 80125e0:	f04f 30ff 	mov.w	r0, #4294967295
 80125e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80125e8:	3501      	adds	r5, #1
 80125ea:	e7c6      	b.n	801257a <_printf_common+0x3e>
 80125ec:	18e1      	adds	r1, r4, r3
 80125ee:	1c5a      	adds	r2, r3, #1
 80125f0:	2030      	movs	r0, #48	@ 0x30
 80125f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80125f6:	4422      	add	r2, r4
 80125f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80125fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012600:	3302      	adds	r3, #2
 8012602:	e7c7      	b.n	8012594 <_printf_common+0x58>
 8012604:	2301      	movs	r3, #1
 8012606:	4622      	mov	r2, r4
 8012608:	4641      	mov	r1, r8
 801260a:	4638      	mov	r0, r7
 801260c:	47c8      	blx	r9
 801260e:	3001      	adds	r0, #1
 8012610:	d0e6      	beq.n	80125e0 <_printf_common+0xa4>
 8012612:	3601      	adds	r6, #1
 8012614:	e7d9      	b.n	80125ca <_printf_common+0x8e>
	...

08012618 <_printf_i>:
 8012618:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801261c:	7e0f      	ldrb	r7, [r1, #24]
 801261e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012620:	2f78      	cmp	r7, #120	@ 0x78
 8012622:	4691      	mov	r9, r2
 8012624:	4680      	mov	r8, r0
 8012626:	460c      	mov	r4, r1
 8012628:	469a      	mov	sl, r3
 801262a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801262e:	d807      	bhi.n	8012640 <_printf_i+0x28>
 8012630:	2f62      	cmp	r7, #98	@ 0x62
 8012632:	d80a      	bhi.n	801264a <_printf_i+0x32>
 8012634:	2f00      	cmp	r7, #0
 8012636:	f000 80d1 	beq.w	80127dc <_printf_i+0x1c4>
 801263a:	2f58      	cmp	r7, #88	@ 0x58
 801263c:	f000 80b8 	beq.w	80127b0 <_printf_i+0x198>
 8012640:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012644:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012648:	e03a      	b.n	80126c0 <_printf_i+0xa8>
 801264a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801264e:	2b15      	cmp	r3, #21
 8012650:	d8f6      	bhi.n	8012640 <_printf_i+0x28>
 8012652:	a101      	add	r1, pc, #4	@ (adr r1, 8012658 <_printf_i+0x40>)
 8012654:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012658:	080126b1 	.word	0x080126b1
 801265c:	080126c5 	.word	0x080126c5
 8012660:	08012641 	.word	0x08012641
 8012664:	08012641 	.word	0x08012641
 8012668:	08012641 	.word	0x08012641
 801266c:	08012641 	.word	0x08012641
 8012670:	080126c5 	.word	0x080126c5
 8012674:	08012641 	.word	0x08012641
 8012678:	08012641 	.word	0x08012641
 801267c:	08012641 	.word	0x08012641
 8012680:	08012641 	.word	0x08012641
 8012684:	080127c3 	.word	0x080127c3
 8012688:	080126ef 	.word	0x080126ef
 801268c:	0801277d 	.word	0x0801277d
 8012690:	08012641 	.word	0x08012641
 8012694:	08012641 	.word	0x08012641
 8012698:	080127e5 	.word	0x080127e5
 801269c:	08012641 	.word	0x08012641
 80126a0:	080126ef 	.word	0x080126ef
 80126a4:	08012641 	.word	0x08012641
 80126a8:	08012641 	.word	0x08012641
 80126ac:	08012785 	.word	0x08012785
 80126b0:	6833      	ldr	r3, [r6, #0]
 80126b2:	1d1a      	adds	r2, r3, #4
 80126b4:	681b      	ldr	r3, [r3, #0]
 80126b6:	6032      	str	r2, [r6, #0]
 80126b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80126bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80126c0:	2301      	movs	r3, #1
 80126c2:	e09c      	b.n	80127fe <_printf_i+0x1e6>
 80126c4:	6833      	ldr	r3, [r6, #0]
 80126c6:	6820      	ldr	r0, [r4, #0]
 80126c8:	1d19      	adds	r1, r3, #4
 80126ca:	6031      	str	r1, [r6, #0]
 80126cc:	0606      	lsls	r6, r0, #24
 80126ce:	d501      	bpl.n	80126d4 <_printf_i+0xbc>
 80126d0:	681d      	ldr	r5, [r3, #0]
 80126d2:	e003      	b.n	80126dc <_printf_i+0xc4>
 80126d4:	0645      	lsls	r5, r0, #25
 80126d6:	d5fb      	bpl.n	80126d0 <_printf_i+0xb8>
 80126d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80126dc:	2d00      	cmp	r5, #0
 80126de:	da03      	bge.n	80126e8 <_printf_i+0xd0>
 80126e0:	232d      	movs	r3, #45	@ 0x2d
 80126e2:	426d      	negs	r5, r5
 80126e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80126e8:	4858      	ldr	r0, [pc, #352]	@ (801284c <_printf_i+0x234>)
 80126ea:	230a      	movs	r3, #10
 80126ec:	e011      	b.n	8012712 <_printf_i+0xfa>
 80126ee:	6821      	ldr	r1, [r4, #0]
 80126f0:	6833      	ldr	r3, [r6, #0]
 80126f2:	0608      	lsls	r0, r1, #24
 80126f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80126f8:	d402      	bmi.n	8012700 <_printf_i+0xe8>
 80126fa:	0649      	lsls	r1, r1, #25
 80126fc:	bf48      	it	mi
 80126fe:	b2ad      	uxthmi	r5, r5
 8012700:	2f6f      	cmp	r7, #111	@ 0x6f
 8012702:	4852      	ldr	r0, [pc, #328]	@ (801284c <_printf_i+0x234>)
 8012704:	6033      	str	r3, [r6, #0]
 8012706:	bf14      	ite	ne
 8012708:	230a      	movne	r3, #10
 801270a:	2308      	moveq	r3, #8
 801270c:	2100      	movs	r1, #0
 801270e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012712:	6866      	ldr	r6, [r4, #4]
 8012714:	60a6      	str	r6, [r4, #8]
 8012716:	2e00      	cmp	r6, #0
 8012718:	db05      	blt.n	8012726 <_printf_i+0x10e>
 801271a:	6821      	ldr	r1, [r4, #0]
 801271c:	432e      	orrs	r6, r5
 801271e:	f021 0104 	bic.w	r1, r1, #4
 8012722:	6021      	str	r1, [r4, #0]
 8012724:	d04b      	beq.n	80127be <_printf_i+0x1a6>
 8012726:	4616      	mov	r6, r2
 8012728:	fbb5 f1f3 	udiv	r1, r5, r3
 801272c:	fb03 5711 	mls	r7, r3, r1, r5
 8012730:	5dc7      	ldrb	r7, [r0, r7]
 8012732:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012736:	462f      	mov	r7, r5
 8012738:	42bb      	cmp	r3, r7
 801273a:	460d      	mov	r5, r1
 801273c:	d9f4      	bls.n	8012728 <_printf_i+0x110>
 801273e:	2b08      	cmp	r3, #8
 8012740:	d10b      	bne.n	801275a <_printf_i+0x142>
 8012742:	6823      	ldr	r3, [r4, #0]
 8012744:	07df      	lsls	r7, r3, #31
 8012746:	d508      	bpl.n	801275a <_printf_i+0x142>
 8012748:	6923      	ldr	r3, [r4, #16]
 801274a:	6861      	ldr	r1, [r4, #4]
 801274c:	4299      	cmp	r1, r3
 801274e:	bfde      	ittt	le
 8012750:	2330      	movle	r3, #48	@ 0x30
 8012752:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012756:	f106 36ff 	addle.w	r6, r6, #4294967295
 801275a:	1b92      	subs	r2, r2, r6
 801275c:	6122      	str	r2, [r4, #16]
 801275e:	f8cd a000 	str.w	sl, [sp]
 8012762:	464b      	mov	r3, r9
 8012764:	aa03      	add	r2, sp, #12
 8012766:	4621      	mov	r1, r4
 8012768:	4640      	mov	r0, r8
 801276a:	f7ff fee7 	bl	801253c <_printf_common>
 801276e:	3001      	adds	r0, #1
 8012770:	d14a      	bne.n	8012808 <_printf_i+0x1f0>
 8012772:	f04f 30ff 	mov.w	r0, #4294967295
 8012776:	b004      	add	sp, #16
 8012778:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801277c:	6823      	ldr	r3, [r4, #0]
 801277e:	f043 0320 	orr.w	r3, r3, #32
 8012782:	6023      	str	r3, [r4, #0]
 8012784:	4832      	ldr	r0, [pc, #200]	@ (8012850 <_printf_i+0x238>)
 8012786:	2778      	movs	r7, #120	@ 0x78
 8012788:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801278c:	6823      	ldr	r3, [r4, #0]
 801278e:	6831      	ldr	r1, [r6, #0]
 8012790:	061f      	lsls	r7, r3, #24
 8012792:	f851 5b04 	ldr.w	r5, [r1], #4
 8012796:	d402      	bmi.n	801279e <_printf_i+0x186>
 8012798:	065f      	lsls	r7, r3, #25
 801279a:	bf48      	it	mi
 801279c:	b2ad      	uxthmi	r5, r5
 801279e:	6031      	str	r1, [r6, #0]
 80127a0:	07d9      	lsls	r1, r3, #31
 80127a2:	bf44      	itt	mi
 80127a4:	f043 0320 	orrmi.w	r3, r3, #32
 80127a8:	6023      	strmi	r3, [r4, #0]
 80127aa:	b11d      	cbz	r5, 80127b4 <_printf_i+0x19c>
 80127ac:	2310      	movs	r3, #16
 80127ae:	e7ad      	b.n	801270c <_printf_i+0xf4>
 80127b0:	4826      	ldr	r0, [pc, #152]	@ (801284c <_printf_i+0x234>)
 80127b2:	e7e9      	b.n	8012788 <_printf_i+0x170>
 80127b4:	6823      	ldr	r3, [r4, #0]
 80127b6:	f023 0320 	bic.w	r3, r3, #32
 80127ba:	6023      	str	r3, [r4, #0]
 80127bc:	e7f6      	b.n	80127ac <_printf_i+0x194>
 80127be:	4616      	mov	r6, r2
 80127c0:	e7bd      	b.n	801273e <_printf_i+0x126>
 80127c2:	6833      	ldr	r3, [r6, #0]
 80127c4:	6825      	ldr	r5, [r4, #0]
 80127c6:	6961      	ldr	r1, [r4, #20]
 80127c8:	1d18      	adds	r0, r3, #4
 80127ca:	6030      	str	r0, [r6, #0]
 80127cc:	062e      	lsls	r6, r5, #24
 80127ce:	681b      	ldr	r3, [r3, #0]
 80127d0:	d501      	bpl.n	80127d6 <_printf_i+0x1be>
 80127d2:	6019      	str	r1, [r3, #0]
 80127d4:	e002      	b.n	80127dc <_printf_i+0x1c4>
 80127d6:	0668      	lsls	r0, r5, #25
 80127d8:	d5fb      	bpl.n	80127d2 <_printf_i+0x1ba>
 80127da:	8019      	strh	r1, [r3, #0]
 80127dc:	2300      	movs	r3, #0
 80127de:	6123      	str	r3, [r4, #16]
 80127e0:	4616      	mov	r6, r2
 80127e2:	e7bc      	b.n	801275e <_printf_i+0x146>
 80127e4:	6833      	ldr	r3, [r6, #0]
 80127e6:	1d1a      	adds	r2, r3, #4
 80127e8:	6032      	str	r2, [r6, #0]
 80127ea:	681e      	ldr	r6, [r3, #0]
 80127ec:	6862      	ldr	r2, [r4, #4]
 80127ee:	2100      	movs	r1, #0
 80127f0:	4630      	mov	r0, r6
 80127f2:	f7ed fd75 	bl	80002e0 <memchr>
 80127f6:	b108      	cbz	r0, 80127fc <_printf_i+0x1e4>
 80127f8:	1b80      	subs	r0, r0, r6
 80127fa:	6060      	str	r0, [r4, #4]
 80127fc:	6863      	ldr	r3, [r4, #4]
 80127fe:	6123      	str	r3, [r4, #16]
 8012800:	2300      	movs	r3, #0
 8012802:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012806:	e7aa      	b.n	801275e <_printf_i+0x146>
 8012808:	6923      	ldr	r3, [r4, #16]
 801280a:	4632      	mov	r2, r6
 801280c:	4649      	mov	r1, r9
 801280e:	4640      	mov	r0, r8
 8012810:	47d0      	blx	sl
 8012812:	3001      	adds	r0, #1
 8012814:	d0ad      	beq.n	8012772 <_printf_i+0x15a>
 8012816:	6823      	ldr	r3, [r4, #0]
 8012818:	079b      	lsls	r3, r3, #30
 801281a:	d413      	bmi.n	8012844 <_printf_i+0x22c>
 801281c:	68e0      	ldr	r0, [r4, #12]
 801281e:	9b03      	ldr	r3, [sp, #12]
 8012820:	4298      	cmp	r0, r3
 8012822:	bfb8      	it	lt
 8012824:	4618      	movlt	r0, r3
 8012826:	e7a6      	b.n	8012776 <_printf_i+0x15e>
 8012828:	2301      	movs	r3, #1
 801282a:	4632      	mov	r2, r6
 801282c:	4649      	mov	r1, r9
 801282e:	4640      	mov	r0, r8
 8012830:	47d0      	blx	sl
 8012832:	3001      	adds	r0, #1
 8012834:	d09d      	beq.n	8012772 <_printf_i+0x15a>
 8012836:	3501      	adds	r5, #1
 8012838:	68e3      	ldr	r3, [r4, #12]
 801283a:	9903      	ldr	r1, [sp, #12]
 801283c:	1a5b      	subs	r3, r3, r1
 801283e:	42ab      	cmp	r3, r5
 8012840:	dcf2      	bgt.n	8012828 <_printf_i+0x210>
 8012842:	e7eb      	b.n	801281c <_printf_i+0x204>
 8012844:	2500      	movs	r5, #0
 8012846:	f104 0619 	add.w	r6, r4, #25
 801284a:	e7f5      	b.n	8012838 <_printf_i+0x220>
 801284c:	08017192 	.word	0x08017192
 8012850:	080171a3 	.word	0x080171a3

08012854 <_scanf_float>:
 8012854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012858:	b087      	sub	sp, #28
 801285a:	4691      	mov	r9, r2
 801285c:	9303      	str	r3, [sp, #12]
 801285e:	688b      	ldr	r3, [r1, #8]
 8012860:	1e5a      	subs	r2, r3, #1
 8012862:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8012866:	bf81      	itttt	hi
 8012868:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801286c:	eb03 0b05 	addhi.w	fp, r3, r5
 8012870:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8012874:	608b      	strhi	r3, [r1, #8]
 8012876:	680b      	ldr	r3, [r1, #0]
 8012878:	460a      	mov	r2, r1
 801287a:	f04f 0500 	mov.w	r5, #0
 801287e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8012882:	f842 3b1c 	str.w	r3, [r2], #28
 8012886:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801288a:	4680      	mov	r8, r0
 801288c:	460c      	mov	r4, r1
 801288e:	bf98      	it	ls
 8012890:	f04f 0b00 	movls.w	fp, #0
 8012894:	9201      	str	r2, [sp, #4]
 8012896:	4616      	mov	r6, r2
 8012898:	46aa      	mov	sl, r5
 801289a:	462f      	mov	r7, r5
 801289c:	9502      	str	r5, [sp, #8]
 801289e:	68a2      	ldr	r2, [r4, #8]
 80128a0:	b15a      	cbz	r2, 80128ba <_scanf_float+0x66>
 80128a2:	f8d9 3000 	ldr.w	r3, [r9]
 80128a6:	781b      	ldrb	r3, [r3, #0]
 80128a8:	2b4e      	cmp	r3, #78	@ 0x4e
 80128aa:	d863      	bhi.n	8012974 <_scanf_float+0x120>
 80128ac:	2b40      	cmp	r3, #64	@ 0x40
 80128ae:	d83b      	bhi.n	8012928 <_scanf_float+0xd4>
 80128b0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80128b4:	b2c8      	uxtb	r0, r1
 80128b6:	280e      	cmp	r0, #14
 80128b8:	d939      	bls.n	801292e <_scanf_float+0xda>
 80128ba:	b11f      	cbz	r7, 80128c4 <_scanf_float+0x70>
 80128bc:	6823      	ldr	r3, [r4, #0]
 80128be:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80128c2:	6023      	str	r3, [r4, #0]
 80128c4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80128c8:	f1ba 0f01 	cmp.w	sl, #1
 80128cc:	f200 8114 	bhi.w	8012af8 <_scanf_float+0x2a4>
 80128d0:	9b01      	ldr	r3, [sp, #4]
 80128d2:	429e      	cmp	r6, r3
 80128d4:	f200 8105 	bhi.w	8012ae2 <_scanf_float+0x28e>
 80128d8:	2001      	movs	r0, #1
 80128da:	b007      	add	sp, #28
 80128dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80128e0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80128e4:	2a0d      	cmp	r2, #13
 80128e6:	d8e8      	bhi.n	80128ba <_scanf_float+0x66>
 80128e8:	a101      	add	r1, pc, #4	@ (adr r1, 80128f0 <_scanf_float+0x9c>)
 80128ea:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80128ee:	bf00      	nop
 80128f0:	08012a39 	.word	0x08012a39
 80128f4:	080128bb 	.word	0x080128bb
 80128f8:	080128bb 	.word	0x080128bb
 80128fc:	080128bb 	.word	0x080128bb
 8012900:	08012a95 	.word	0x08012a95
 8012904:	08012a6f 	.word	0x08012a6f
 8012908:	080128bb 	.word	0x080128bb
 801290c:	080128bb 	.word	0x080128bb
 8012910:	08012a47 	.word	0x08012a47
 8012914:	080128bb 	.word	0x080128bb
 8012918:	080128bb 	.word	0x080128bb
 801291c:	080128bb 	.word	0x080128bb
 8012920:	080128bb 	.word	0x080128bb
 8012924:	08012a03 	.word	0x08012a03
 8012928:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801292c:	e7da      	b.n	80128e4 <_scanf_float+0x90>
 801292e:	290e      	cmp	r1, #14
 8012930:	d8c3      	bhi.n	80128ba <_scanf_float+0x66>
 8012932:	a001      	add	r0, pc, #4	@ (adr r0, 8012938 <_scanf_float+0xe4>)
 8012934:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8012938:	080129f3 	.word	0x080129f3
 801293c:	080128bb 	.word	0x080128bb
 8012940:	080129f3 	.word	0x080129f3
 8012944:	08012a83 	.word	0x08012a83
 8012948:	080128bb 	.word	0x080128bb
 801294c:	08012995 	.word	0x08012995
 8012950:	080129d9 	.word	0x080129d9
 8012954:	080129d9 	.word	0x080129d9
 8012958:	080129d9 	.word	0x080129d9
 801295c:	080129d9 	.word	0x080129d9
 8012960:	080129d9 	.word	0x080129d9
 8012964:	080129d9 	.word	0x080129d9
 8012968:	080129d9 	.word	0x080129d9
 801296c:	080129d9 	.word	0x080129d9
 8012970:	080129d9 	.word	0x080129d9
 8012974:	2b6e      	cmp	r3, #110	@ 0x6e
 8012976:	d809      	bhi.n	801298c <_scanf_float+0x138>
 8012978:	2b60      	cmp	r3, #96	@ 0x60
 801297a:	d8b1      	bhi.n	80128e0 <_scanf_float+0x8c>
 801297c:	2b54      	cmp	r3, #84	@ 0x54
 801297e:	d07b      	beq.n	8012a78 <_scanf_float+0x224>
 8012980:	2b59      	cmp	r3, #89	@ 0x59
 8012982:	d19a      	bne.n	80128ba <_scanf_float+0x66>
 8012984:	2d07      	cmp	r5, #7
 8012986:	d198      	bne.n	80128ba <_scanf_float+0x66>
 8012988:	2508      	movs	r5, #8
 801298a:	e02f      	b.n	80129ec <_scanf_float+0x198>
 801298c:	2b74      	cmp	r3, #116	@ 0x74
 801298e:	d073      	beq.n	8012a78 <_scanf_float+0x224>
 8012990:	2b79      	cmp	r3, #121	@ 0x79
 8012992:	e7f6      	b.n	8012982 <_scanf_float+0x12e>
 8012994:	6821      	ldr	r1, [r4, #0]
 8012996:	05c8      	lsls	r0, r1, #23
 8012998:	d51e      	bpl.n	80129d8 <_scanf_float+0x184>
 801299a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801299e:	6021      	str	r1, [r4, #0]
 80129a0:	3701      	adds	r7, #1
 80129a2:	f1bb 0f00 	cmp.w	fp, #0
 80129a6:	d003      	beq.n	80129b0 <_scanf_float+0x15c>
 80129a8:	3201      	adds	r2, #1
 80129aa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80129ae:	60a2      	str	r2, [r4, #8]
 80129b0:	68a3      	ldr	r3, [r4, #8]
 80129b2:	3b01      	subs	r3, #1
 80129b4:	60a3      	str	r3, [r4, #8]
 80129b6:	6923      	ldr	r3, [r4, #16]
 80129b8:	3301      	adds	r3, #1
 80129ba:	6123      	str	r3, [r4, #16]
 80129bc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80129c0:	3b01      	subs	r3, #1
 80129c2:	2b00      	cmp	r3, #0
 80129c4:	f8c9 3004 	str.w	r3, [r9, #4]
 80129c8:	f340 8082 	ble.w	8012ad0 <_scanf_float+0x27c>
 80129cc:	f8d9 3000 	ldr.w	r3, [r9]
 80129d0:	3301      	adds	r3, #1
 80129d2:	f8c9 3000 	str.w	r3, [r9]
 80129d6:	e762      	b.n	801289e <_scanf_float+0x4a>
 80129d8:	eb1a 0105 	adds.w	r1, sl, r5
 80129dc:	f47f af6d 	bne.w	80128ba <_scanf_float+0x66>
 80129e0:	6822      	ldr	r2, [r4, #0]
 80129e2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80129e6:	6022      	str	r2, [r4, #0]
 80129e8:	460d      	mov	r5, r1
 80129ea:	468a      	mov	sl, r1
 80129ec:	f806 3b01 	strb.w	r3, [r6], #1
 80129f0:	e7de      	b.n	80129b0 <_scanf_float+0x15c>
 80129f2:	6822      	ldr	r2, [r4, #0]
 80129f4:	0610      	lsls	r0, r2, #24
 80129f6:	f57f af60 	bpl.w	80128ba <_scanf_float+0x66>
 80129fa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80129fe:	6022      	str	r2, [r4, #0]
 8012a00:	e7f4      	b.n	80129ec <_scanf_float+0x198>
 8012a02:	f1ba 0f00 	cmp.w	sl, #0
 8012a06:	d10c      	bne.n	8012a22 <_scanf_float+0x1ce>
 8012a08:	b977      	cbnz	r7, 8012a28 <_scanf_float+0x1d4>
 8012a0a:	6822      	ldr	r2, [r4, #0]
 8012a0c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8012a10:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8012a14:	d108      	bne.n	8012a28 <_scanf_float+0x1d4>
 8012a16:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8012a1a:	6022      	str	r2, [r4, #0]
 8012a1c:	f04f 0a01 	mov.w	sl, #1
 8012a20:	e7e4      	b.n	80129ec <_scanf_float+0x198>
 8012a22:	f1ba 0f02 	cmp.w	sl, #2
 8012a26:	d050      	beq.n	8012aca <_scanf_float+0x276>
 8012a28:	2d01      	cmp	r5, #1
 8012a2a:	d002      	beq.n	8012a32 <_scanf_float+0x1de>
 8012a2c:	2d04      	cmp	r5, #4
 8012a2e:	f47f af44 	bne.w	80128ba <_scanf_float+0x66>
 8012a32:	3501      	adds	r5, #1
 8012a34:	b2ed      	uxtb	r5, r5
 8012a36:	e7d9      	b.n	80129ec <_scanf_float+0x198>
 8012a38:	f1ba 0f01 	cmp.w	sl, #1
 8012a3c:	f47f af3d 	bne.w	80128ba <_scanf_float+0x66>
 8012a40:	f04f 0a02 	mov.w	sl, #2
 8012a44:	e7d2      	b.n	80129ec <_scanf_float+0x198>
 8012a46:	b975      	cbnz	r5, 8012a66 <_scanf_float+0x212>
 8012a48:	2f00      	cmp	r7, #0
 8012a4a:	f47f af37 	bne.w	80128bc <_scanf_float+0x68>
 8012a4e:	6822      	ldr	r2, [r4, #0]
 8012a50:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8012a54:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8012a58:	f040 80fc 	bne.w	8012c54 <_scanf_float+0x400>
 8012a5c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8012a60:	6022      	str	r2, [r4, #0]
 8012a62:	2501      	movs	r5, #1
 8012a64:	e7c2      	b.n	80129ec <_scanf_float+0x198>
 8012a66:	2d03      	cmp	r5, #3
 8012a68:	d0e3      	beq.n	8012a32 <_scanf_float+0x1de>
 8012a6a:	2d05      	cmp	r5, #5
 8012a6c:	e7df      	b.n	8012a2e <_scanf_float+0x1da>
 8012a6e:	2d02      	cmp	r5, #2
 8012a70:	f47f af23 	bne.w	80128ba <_scanf_float+0x66>
 8012a74:	2503      	movs	r5, #3
 8012a76:	e7b9      	b.n	80129ec <_scanf_float+0x198>
 8012a78:	2d06      	cmp	r5, #6
 8012a7a:	f47f af1e 	bne.w	80128ba <_scanf_float+0x66>
 8012a7e:	2507      	movs	r5, #7
 8012a80:	e7b4      	b.n	80129ec <_scanf_float+0x198>
 8012a82:	6822      	ldr	r2, [r4, #0]
 8012a84:	0591      	lsls	r1, r2, #22
 8012a86:	f57f af18 	bpl.w	80128ba <_scanf_float+0x66>
 8012a8a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8012a8e:	6022      	str	r2, [r4, #0]
 8012a90:	9702      	str	r7, [sp, #8]
 8012a92:	e7ab      	b.n	80129ec <_scanf_float+0x198>
 8012a94:	6822      	ldr	r2, [r4, #0]
 8012a96:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8012a9a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8012a9e:	d005      	beq.n	8012aac <_scanf_float+0x258>
 8012aa0:	0550      	lsls	r0, r2, #21
 8012aa2:	f57f af0a 	bpl.w	80128ba <_scanf_float+0x66>
 8012aa6:	2f00      	cmp	r7, #0
 8012aa8:	f000 80d4 	beq.w	8012c54 <_scanf_float+0x400>
 8012aac:	0591      	lsls	r1, r2, #22
 8012aae:	bf58      	it	pl
 8012ab0:	9902      	ldrpl	r1, [sp, #8]
 8012ab2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8012ab6:	bf58      	it	pl
 8012ab8:	1a79      	subpl	r1, r7, r1
 8012aba:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8012abe:	bf58      	it	pl
 8012ac0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8012ac4:	6022      	str	r2, [r4, #0]
 8012ac6:	2700      	movs	r7, #0
 8012ac8:	e790      	b.n	80129ec <_scanf_float+0x198>
 8012aca:	f04f 0a03 	mov.w	sl, #3
 8012ace:	e78d      	b.n	80129ec <_scanf_float+0x198>
 8012ad0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8012ad4:	4649      	mov	r1, r9
 8012ad6:	4640      	mov	r0, r8
 8012ad8:	4798      	blx	r3
 8012ada:	2800      	cmp	r0, #0
 8012adc:	f43f aedf 	beq.w	801289e <_scanf_float+0x4a>
 8012ae0:	e6eb      	b.n	80128ba <_scanf_float+0x66>
 8012ae2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012ae6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012aea:	464a      	mov	r2, r9
 8012aec:	4640      	mov	r0, r8
 8012aee:	4798      	blx	r3
 8012af0:	6923      	ldr	r3, [r4, #16]
 8012af2:	3b01      	subs	r3, #1
 8012af4:	6123      	str	r3, [r4, #16]
 8012af6:	e6eb      	b.n	80128d0 <_scanf_float+0x7c>
 8012af8:	1e6b      	subs	r3, r5, #1
 8012afa:	2b06      	cmp	r3, #6
 8012afc:	d824      	bhi.n	8012b48 <_scanf_float+0x2f4>
 8012afe:	2d02      	cmp	r5, #2
 8012b00:	d836      	bhi.n	8012b70 <_scanf_float+0x31c>
 8012b02:	9b01      	ldr	r3, [sp, #4]
 8012b04:	429e      	cmp	r6, r3
 8012b06:	f67f aee7 	bls.w	80128d8 <_scanf_float+0x84>
 8012b0a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012b0e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012b12:	464a      	mov	r2, r9
 8012b14:	4640      	mov	r0, r8
 8012b16:	4798      	blx	r3
 8012b18:	6923      	ldr	r3, [r4, #16]
 8012b1a:	3b01      	subs	r3, #1
 8012b1c:	6123      	str	r3, [r4, #16]
 8012b1e:	e7f0      	b.n	8012b02 <_scanf_float+0x2ae>
 8012b20:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012b24:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8012b28:	464a      	mov	r2, r9
 8012b2a:	4640      	mov	r0, r8
 8012b2c:	4798      	blx	r3
 8012b2e:	6923      	ldr	r3, [r4, #16]
 8012b30:	3b01      	subs	r3, #1
 8012b32:	6123      	str	r3, [r4, #16]
 8012b34:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012b38:	fa5f fa8a 	uxtb.w	sl, sl
 8012b3c:	f1ba 0f02 	cmp.w	sl, #2
 8012b40:	d1ee      	bne.n	8012b20 <_scanf_float+0x2cc>
 8012b42:	3d03      	subs	r5, #3
 8012b44:	b2ed      	uxtb	r5, r5
 8012b46:	1b76      	subs	r6, r6, r5
 8012b48:	6823      	ldr	r3, [r4, #0]
 8012b4a:	05da      	lsls	r2, r3, #23
 8012b4c:	d530      	bpl.n	8012bb0 <_scanf_float+0x35c>
 8012b4e:	055b      	lsls	r3, r3, #21
 8012b50:	d511      	bpl.n	8012b76 <_scanf_float+0x322>
 8012b52:	9b01      	ldr	r3, [sp, #4]
 8012b54:	429e      	cmp	r6, r3
 8012b56:	f67f aebf 	bls.w	80128d8 <_scanf_float+0x84>
 8012b5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012b5e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012b62:	464a      	mov	r2, r9
 8012b64:	4640      	mov	r0, r8
 8012b66:	4798      	blx	r3
 8012b68:	6923      	ldr	r3, [r4, #16]
 8012b6a:	3b01      	subs	r3, #1
 8012b6c:	6123      	str	r3, [r4, #16]
 8012b6e:	e7f0      	b.n	8012b52 <_scanf_float+0x2fe>
 8012b70:	46aa      	mov	sl, r5
 8012b72:	46b3      	mov	fp, r6
 8012b74:	e7de      	b.n	8012b34 <_scanf_float+0x2e0>
 8012b76:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8012b7a:	6923      	ldr	r3, [r4, #16]
 8012b7c:	2965      	cmp	r1, #101	@ 0x65
 8012b7e:	f103 33ff 	add.w	r3, r3, #4294967295
 8012b82:	f106 35ff 	add.w	r5, r6, #4294967295
 8012b86:	6123      	str	r3, [r4, #16]
 8012b88:	d00c      	beq.n	8012ba4 <_scanf_float+0x350>
 8012b8a:	2945      	cmp	r1, #69	@ 0x45
 8012b8c:	d00a      	beq.n	8012ba4 <_scanf_float+0x350>
 8012b8e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012b92:	464a      	mov	r2, r9
 8012b94:	4640      	mov	r0, r8
 8012b96:	4798      	blx	r3
 8012b98:	6923      	ldr	r3, [r4, #16]
 8012b9a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8012b9e:	3b01      	subs	r3, #1
 8012ba0:	1eb5      	subs	r5, r6, #2
 8012ba2:	6123      	str	r3, [r4, #16]
 8012ba4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012ba8:	464a      	mov	r2, r9
 8012baa:	4640      	mov	r0, r8
 8012bac:	4798      	blx	r3
 8012bae:	462e      	mov	r6, r5
 8012bb0:	6822      	ldr	r2, [r4, #0]
 8012bb2:	f012 0210 	ands.w	r2, r2, #16
 8012bb6:	d001      	beq.n	8012bbc <_scanf_float+0x368>
 8012bb8:	2000      	movs	r0, #0
 8012bba:	e68e      	b.n	80128da <_scanf_float+0x86>
 8012bbc:	7032      	strb	r2, [r6, #0]
 8012bbe:	6823      	ldr	r3, [r4, #0]
 8012bc0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8012bc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8012bc8:	d123      	bne.n	8012c12 <_scanf_float+0x3be>
 8012bca:	9b02      	ldr	r3, [sp, #8]
 8012bcc:	429f      	cmp	r7, r3
 8012bce:	d00a      	beq.n	8012be6 <_scanf_float+0x392>
 8012bd0:	1bda      	subs	r2, r3, r7
 8012bd2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8012bd6:	429e      	cmp	r6, r3
 8012bd8:	bf28      	it	cs
 8012bda:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8012bde:	491e      	ldr	r1, [pc, #120]	@ (8012c58 <_scanf_float+0x404>)
 8012be0:	4630      	mov	r0, r6
 8012be2:	f000 f977 	bl	8012ed4 <siprintf>
 8012be6:	9901      	ldr	r1, [sp, #4]
 8012be8:	2200      	movs	r2, #0
 8012bea:	4640      	mov	r0, r8
 8012bec:	f002 fc42 	bl	8015474 <_strtod_r>
 8012bf0:	9b03      	ldr	r3, [sp, #12]
 8012bf2:	6821      	ldr	r1, [r4, #0]
 8012bf4:	681b      	ldr	r3, [r3, #0]
 8012bf6:	f011 0f02 	tst.w	r1, #2
 8012bfa:	f103 0204 	add.w	r2, r3, #4
 8012bfe:	d015      	beq.n	8012c2c <_scanf_float+0x3d8>
 8012c00:	9903      	ldr	r1, [sp, #12]
 8012c02:	600a      	str	r2, [r1, #0]
 8012c04:	681b      	ldr	r3, [r3, #0]
 8012c06:	ed83 0b00 	vstr	d0, [r3]
 8012c0a:	68e3      	ldr	r3, [r4, #12]
 8012c0c:	3301      	adds	r3, #1
 8012c0e:	60e3      	str	r3, [r4, #12]
 8012c10:	e7d2      	b.n	8012bb8 <_scanf_float+0x364>
 8012c12:	9b04      	ldr	r3, [sp, #16]
 8012c14:	2b00      	cmp	r3, #0
 8012c16:	d0e6      	beq.n	8012be6 <_scanf_float+0x392>
 8012c18:	9905      	ldr	r1, [sp, #20]
 8012c1a:	230a      	movs	r3, #10
 8012c1c:	3101      	adds	r1, #1
 8012c1e:	4640      	mov	r0, r8
 8012c20:	f002 fca8 	bl	8015574 <_strtol_r>
 8012c24:	9b04      	ldr	r3, [sp, #16]
 8012c26:	9e05      	ldr	r6, [sp, #20]
 8012c28:	1ac2      	subs	r2, r0, r3
 8012c2a:	e7d2      	b.n	8012bd2 <_scanf_float+0x37e>
 8012c2c:	f011 0f04 	tst.w	r1, #4
 8012c30:	9903      	ldr	r1, [sp, #12]
 8012c32:	600a      	str	r2, [r1, #0]
 8012c34:	d1e6      	bne.n	8012c04 <_scanf_float+0x3b0>
 8012c36:	eeb4 0b40 	vcmp.f64	d0, d0
 8012c3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c3e:	681d      	ldr	r5, [r3, #0]
 8012c40:	d705      	bvc.n	8012c4e <_scanf_float+0x3fa>
 8012c42:	4806      	ldr	r0, [pc, #24]	@ (8012c5c <_scanf_float+0x408>)
 8012c44:	f000 face 	bl	80131e4 <nanf>
 8012c48:	ed85 0a00 	vstr	s0, [r5]
 8012c4c:	e7dd      	b.n	8012c0a <_scanf_float+0x3b6>
 8012c4e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8012c52:	e7f9      	b.n	8012c48 <_scanf_float+0x3f4>
 8012c54:	2700      	movs	r7, #0
 8012c56:	e635      	b.n	80128c4 <_scanf_float+0x70>
 8012c58:	080171b4 	.word	0x080171b4
 8012c5c:	080172f5 	.word	0x080172f5

08012c60 <std>:
 8012c60:	2300      	movs	r3, #0
 8012c62:	b510      	push	{r4, lr}
 8012c64:	4604      	mov	r4, r0
 8012c66:	e9c0 3300 	strd	r3, r3, [r0]
 8012c6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012c6e:	6083      	str	r3, [r0, #8]
 8012c70:	8181      	strh	r1, [r0, #12]
 8012c72:	6643      	str	r3, [r0, #100]	@ 0x64
 8012c74:	81c2      	strh	r2, [r0, #14]
 8012c76:	6183      	str	r3, [r0, #24]
 8012c78:	4619      	mov	r1, r3
 8012c7a:	2208      	movs	r2, #8
 8012c7c:	305c      	adds	r0, #92	@ 0x5c
 8012c7e:	f000 fa23 	bl	80130c8 <memset>
 8012c82:	4b0d      	ldr	r3, [pc, #52]	@ (8012cb8 <std+0x58>)
 8012c84:	6263      	str	r3, [r4, #36]	@ 0x24
 8012c86:	4b0d      	ldr	r3, [pc, #52]	@ (8012cbc <std+0x5c>)
 8012c88:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012c8a:	4b0d      	ldr	r3, [pc, #52]	@ (8012cc0 <std+0x60>)
 8012c8c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012c8e:	4b0d      	ldr	r3, [pc, #52]	@ (8012cc4 <std+0x64>)
 8012c90:	6323      	str	r3, [r4, #48]	@ 0x30
 8012c92:	4b0d      	ldr	r3, [pc, #52]	@ (8012cc8 <std+0x68>)
 8012c94:	6224      	str	r4, [r4, #32]
 8012c96:	429c      	cmp	r4, r3
 8012c98:	d006      	beq.n	8012ca8 <std+0x48>
 8012c9a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8012c9e:	4294      	cmp	r4, r2
 8012ca0:	d002      	beq.n	8012ca8 <std+0x48>
 8012ca2:	33d0      	adds	r3, #208	@ 0xd0
 8012ca4:	429c      	cmp	r4, r3
 8012ca6:	d105      	bne.n	8012cb4 <std+0x54>
 8012ca8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012cac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012cb0:	f000 ba86 	b.w	80131c0 <__retarget_lock_init_recursive>
 8012cb4:	bd10      	pop	{r4, pc}
 8012cb6:	bf00      	nop
 8012cb8:	08012f19 	.word	0x08012f19
 8012cbc:	08012f3b 	.word	0x08012f3b
 8012cc0:	08012f73 	.word	0x08012f73
 8012cc4:	08012f97 	.word	0x08012f97
 8012cc8:	24001938 	.word	0x24001938

08012ccc <stdio_exit_handler>:
 8012ccc:	4a02      	ldr	r2, [pc, #8]	@ (8012cd8 <stdio_exit_handler+0xc>)
 8012cce:	4903      	ldr	r1, [pc, #12]	@ (8012cdc <stdio_exit_handler+0x10>)
 8012cd0:	4803      	ldr	r0, [pc, #12]	@ (8012ce0 <stdio_exit_handler+0x14>)
 8012cd2:	f000 b869 	b.w	8012da8 <_fwalk_sglue>
 8012cd6:	bf00      	nop
 8012cd8:	24000038 	.word	0x24000038
 8012cdc:	08015bb5 	.word	0x08015bb5
 8012ce0:	24000048 	.word	0x24000048

08012ce4 <cleanup_stdio>:
 8012ce4:	6841      	ldr	r1, [r0, #4]
 8012ce6:	4b0c      	ldr	r3, [pc, #48]	@ (8012d18 <cleanup_stdio+0x34>)
 8012ce8:	4299      	cmp	r1, r3
 8012cea:	b510      	push	{r4, lr}
 8012cec:	4604      	mov	r4, r0
 8012cee:	d001      	beq.n	8012cf4 <cleanup_stdio+0x10>
 8012cf0:	f002 ff60 	bl	8015bb4 <_fflush_r>
 8012cf4:	68a1      	ldr	r1, [r4, #8]
 8012cf6:	4b09      	ldr	r3, [pc, #36]	@ (8012d1c <cleanup_stdio+0x38>)
 8012cf8:	4299      	cmp	r1, r3
 8012cfa:	d002      	beq.n	8012d02 <cleanup_stdio+0x1e>
 8012cfc:	4620      	mov	r0, r4
 8012cfe:	f002 ff59 	bl	8015bb4 <_fflush_r>
 8012d02:	68e1      	ldr	r1, [r4, #12]
 8012d04:	4b06      	ldr	r3, [pc, #24]	@ (8012d20 <cleanup_stdio+0x3c>)
 8012d06:	4299      	cmp	r1, r3
 8012d08:	d004      	beq.n	8012d14 <cleanup_stdio+0x30>
 8012d0a:	4620      	mov	r0, r4
 8012d0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012d10:	f002 bf50 	b.w	8015bb4 <_fflush_r>
 8012d14:	bd10      	pop	{r4, pc}
 8012d16:	bf00      	nop
 8012d18:	24001938 	.word	0x24001938
 8012d1c:	240019a0 	.word	0x240019a0
 8012d20:	24001a08 	.word	0x24001a08

08012d24 <global_stdio_init.part.0>:
 8012d24:	b510      	push	{r4, lr}
 8012d26:	4b0b      	ldr	r3, [pc, #44]	@ (8012d54 <global_stdio_init.part.0+0x30>)
 8012d28:	4c0b      	ldr	r4, [pc, #44]	@ (8012d58 <global_stdio_init.part.0+0x34>)
 8012d2a:	4a0c      	ldr	r2, [pc, #48]	@ (8012d5c <global_stdio_init.part.0+0x38>)
 8012d2c:	601a      	str	r2, [r3, #0]
 8012d2e:	4620      	mov	r0, r4
 8012d30:	2200      	movs	r2, #0
 8012d32:	2104      	movs	r1, #4
 8012d34:	f7ff ff94 	bl	8012c60 <std>
 8012d38:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012d3c:	2201      	movs	r2, #1
 8012d3e:	2109      	movs	r1, #9
 8012d40:	f7ff ff8e 	bl	8012c60 <std>
 8012d44:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012d48:	2202      	movs	r2, #2
 8012d4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012d4e:	2112      	movs	r1, #18
 8012d50:	f7ff bf86 	b.w	8012c60 <std>
 8012d54:	24001a70 	.word	0x24001a70
 8012d58:	24001938 	.word	0x24001938
 8012d5c:	08012ccd 	.word	0x08012ccd

08012d60 <__sfp_lock_acquire>:
 8012d60:	4801      	ldr	r0, [pc, #4]	@ (8012d68 <__sfp_lock_acquire+0x8>)
 8012d62:	f000 ba2e 	b.w	80131c2 <__retarget_lock_acquire_recursive>
 8012d66:	bf00      	nop
 8012d68:	24001a79 	.word	0x24001a79

08012d6c <__sfp_lock_release>:
 8012d6c:	4801      	ldr	r0, [pc, #4]	@ (8012d74 <__sfp_lock_release+0x8>)
 8012d6e:	f000 ba29 	b.w	80131c4 <__retarget_lock_release_recursive>
 8012d72:	bf00      	nop
 8012d74:	24001a79 	.word	0x24001a79

08012d78 <__sinit>:
 8012d78:	b510      	push	{r4, lr}
 8012d7a:	4604      	mov	r4, r0
 8012d7c:	f7ff fff0 	bl	8012d60 <__sfp_lock_acquire>
 8012d80:	6a23      	ldr	r3, [r4, #32]
 8012d82:	b11b      	cbz	r3, 8012d8c <__sinit+0x14>
 8012d84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012d88:	f7ff bff0 	b.w	8012d6c <__sfp_lock_release>
 8012d8c:	4b04      	ldr	r3, [pc, #16]	@ (8012da0 <__sinit+0x28>)
 8012d8e:	6223      	str	r3, [r4, #32]
 8012d90:	4b04      	ldr	r3, [pc, #16]	@ (8012da4 <__sinit+0x2c>)
 8012d92:	681b      	ldr	r3, [r3, #0]
 8012d94:	2b00      	cmp	r3, #0
 8012d96:	d1f5      	bne.n	8012d84 <__sinit+0xc>
 8012d98:	f7ff ffc4 	bl	8012d24 <global_stdio_init.part.0>
 8012d9c:	e7f2      	b.n	8012d84 <__sinit+0xc>
 8012d9e:	bf00      	nop
 8012da0:	08012ce5 	.word	0x08012ce5
 8012da4:	24001a70 	.word	0x24001a70

08012da8 <_fwalk_sglue>:
 8012da8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012dac:	4607      	mov	r7, r0
 8012dae:	4688      	mov	r8, r1
 8012db0:	4614      	mov	r4, r2
 8012db2:	2600      	movs	r6, #0
 8012db4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012db8:	f1b9 0901 	subs.w	r9, r9, #1
 8012dbc:	d505      	bpl.n	8012dca <_fwalk_sglue+0x22>
 8012dbe:	6824      	ldr	r4, [r4, #0]
 8012dc0:	2c00      	cmp	r4, #0
 8012dc2:	d1f7      	bne.n	8012db4 <_fwalk_sglue+0xc>
 8012dc4:	4630      	mov	r0, r6
 8012dc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012dca:	89ab      	ldrh	r3, [r5, #12]
 8012dcc:	2b01      	cmp	r3, #1
 8012dce:	d907      	bls.n	8012de0 <_fwalk_sglue+0x38>
 8012dd0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012dd4:	3301      	adds	r3, #1
 8012dd6:	d003      	beq.n	8012de0 <_fwalk_sglue+0x38>
 8012dd8:	4629      	mov	r1, r5
 8012dda:	4638      	mov	r0, r7
 8012ddc:	47c0      	blx	r8
 8012dde:	4306      	orrs	r6, r0
 8012de0:	3568      	adds	r5, #104	@ 0x68
 8012de2:	e7e9      	b.n	8012db8 <_fwalk_sglue+0x10>

08012de4 <iprintf>:
 8012de4:	b40f      	push	{r0, r1, r2, r3}
 8012de6:	b507      	push	{r0, r1, r2, lr}
 8012de8:	4906      	ldr	r1, [pc, #24]	@ (8012e04 <iprintf+0x20>)
 8012dea:	ab04      	add	r3, sp, #16
 8012dec:	6808      	ldr	r0, [r1, #0]
 8012dee:	f853 2b04 	ldr.w	r2, [r3], #4
 8012df2:	6881      	ldr	r1, [r0, #8]
 8012df4:	9301      	str	r3, [sp, #4]
 8012df6:	f002 fd41 	bl	801587c <_vfiprintf_r>
 8012dfa:	b003      	add	sp, #12
 8012dfc:	f85d eb04 	ldr.w	lr, [sp], #4
 8012e00:	b004      	add	sp, #16
 8012e02:	4770      	bx	lr
 8012e04:	24000044 	.word	0x24000044

08012e08 <putchar>:
 8012e08:	4b02      	ldr	r3, [pc, #8]	@ (8012e14 <putchar+0xc>)
 8012e0a:	4601      	mov	r1, r0
 8012e0c:	6818      	ldr	r0, [r3, #0]
 8012e0e:	6882      	ldr	r2, [r0, #8]
 8012e10:	f002 bf5a 	b.w	8015cc8 <_putc_r>
 8012e14:	24000044 	.word	0x24000044

08012e18 <_puts_r>:
 8012e18:	6a03      	ldr	r3, [r0, #32]
 8012e1a:	b570      	push	{r4, r5, r6, lr}
 8012e1c:	6884      	ldr	r4, [r0, #8]
 8012e1e:	4605      	mov	r5, r0
 8012e20:	460e      	mov	r6, r1
 8012e22:	b90b      	cbnz	r3, 8012e28 <_puts_r+0x10>
 8012e24:	f7ff ffa8 	bl	8012d78 <__sinit>
 8012e28:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012e2a:	07db      	lsls	r3, r3, #31
 8012e2c:	d405      	bmi.n	8012e3a <_puts_r+0x22>
 8012e2e:	89a3      	ldrh	r3, [r4, #12]
 8012e30:	0598      	lsls	r0, r3, #22
 8012e32:	d402      	bmi.n	8012e3a <_puts_r+0x22>
 8012e34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012e36:	f000 f9c4 	bl	80131c2 <__retarget_lock_acquire_recursive>
 8012e3a:	89a3      	ldrh	r3, [r4, #12]
 8012e3c:	0719      	lsls	r1, r3, #28
 8012e3e:	d502      	bpl.n	8012e46 <_puts_r+0x2e>
 8012e40:	6923      	ldr	r3, [r4, #16]
 8012e42:	2b00      	cmp	r3, #0
 8012e44:	d135      	bne.n	8012eb2 <_puts_r+0x9a>
 8012e46:	4621      	mov	r1, r4
 8012e48:	4628      	mov	r0, r5
 8012e4a:	f000 f8e7 	bl	801301c <__swsetup_r>
 8012e4e:	b380      	cbz	r0, 8012eb2 <_puts_r+0x9a>
 8012e50:	f04f 35ff 	mov.w	r5, #4294967295
 8012e54:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012e56:	07da      	lsls	r2, r3, #31
 8012e58:	d405      	bmi.n	8012e66 <_puts_r+0x4e>
 8012e5a:	89a3      	ldrh	r3, [r4, #12]
 8012e5c:	059b      	lsls	r3, r3, #22
 8012e5e:	d402      	bmi.n	8012e66 <_puts_r+0x4e>
 8012e60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012e62:	f000 f9af 	bl	80131c4 <__retarget_lock_release_recursive>
 8012e66:	4628      	mov	r0, r5
 8012e68:	bd70      	pop	{r4, r5, r6, pc}
 8012e6a:	2b00      	cmp	r3, #0
 8012e6c:	da04      	bge.n	8012e78 <_puts_r+0x60>
 8012e6e:	69a2      	ldr	r2, [r4, #24]
 8012e70:	429a      	cmp	r2, r3
 8012e72:	dc17      	bgt.n	8012ea4 <_puts_r+0x8c>
 8012e74:	290a      	cmp	r1, #10
 8012e76:	d015      	beq.n	8012ea4 <_puts_r+0x8c>
 8012e78:	6823      	ldr	r3, [r4, #0]
 8012e7a:	1c5a      	adds	r2, r3, #1
 8012e7c:	6022      	str	r2, [r4, #0]
 8012e7e:	7019      	strb	r1, [r3, #0]
 8012e80:	68a3      	ldr	r3, [r4, #8]
 8012e82:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8012e86:	3b01      	subs	r3, #1
 8012e88:	60a3      	str	r3, [r4, #8]
 8012e8a:	2900      	cmp	r1, #0
 8012e8c:	d1ed      	bne.n	8012e6a <_puts_r+0x52>
 8012e8e:	2b00      	cmp	r3, #0
 8012e90:	da11      	bge.n	8012eb6 <_puts_r+0x9e>
 8012e92:	4622      	mov	r2, r4
 8012e94:	210a      	movs	r1, #10
 8012e96:	4628      	mov	r0, r5
 8012e98:	f000 f881 	bl	8012f9e <__swbuf_r>
 8012e9c:	3001      	adds	r0, #1
 8012e9e:	d0d7      	beq.n	8012e50 <_puts_r+0x38>
 8012ea0:	250a      	movs	r5, #10
 8012ea2:	e7d7      	b.n	8012e54 <_puts_r+0x3c>
 8012ea4:	4622      	mov	r2, r4
 8012ea6:	4628      	mov	r0, r5
 8012ea8:	f000 f879 	bl	8012f9e <__swbuf_r>
 8012eac:	3001      	adds	r0, #1
 8012eae:	d1e7      	bne.n	8012e80 <_puts_r+0x68>
 8012eb0:	e7ce      	b.n	8012e50 <_puts_r+0x38>
 8012eb2:	3e01      	subs	r6, #1
 8012eb4:	e7e4      	b.n	8012e80 <_puts_r+0x68>
 8012eb6:	6823      	ldr	r3, [r4, #0]
 8012eb8:	1c5a      	adds	r2, r3, #1
 8012eba:	6022      	str	r2, [r4, #0]
 8012ebc:	220a      	movs	r2, #10
 8012ebe:	701a      	strb	r2, [r3, #0]
 8012ec0:	e7ee      	b.n	8012ea0 <_puts_r+0x88>
	...

08012ec4 <puts>:
 8012ec4:	4b02      	ldr	r3, [pc, #8]	@ (8012ed0 <puts+0xc>)
 8012ec6:	4601      	mov	r1, r0
 8012ec8:	6818      	ldr	r0, [r3, #0]
 8012eca:	f7ff bfa5 	b.w	8012e18 <_puts_r>
 8012ece:	bf00      	nop
 8012ed0:	24000044 	.word	0x24000044

08012ed4 <siprintf>:
 8012ed4:	b40e      	push	{r1, r2, r3}
 8012ed6:	b510      	push	{r4, lr}
 8012ed8:	b09d      	sub	sp, #116	@ 0x74
 8012eda:	ab1f      	add	r3, sp, #124	@ 0x7c
 8012edc:	9002      	str	r0, [sp, #8]
 8012ede:	9006      	str	r0, [sp, #24]
 8012ee0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8012ee4:	480a      	ldr	r0, [pc, #40]	@ (8012f10 <siprintf+0x3c>)
 8012ee6:	9107      	str	r1, [sp, #28]
 8012ee8:	9104      	str	r1, [sp, #16]
 8012eea:	490a      	ldr	r1, [pc, #40]	@ (8012f14 <siprintf+0x40>)
 8012eec:	f853 2b04 	ldr.w	r2, [r3], #4
 8012ef0:	9105      	str	r1, [sp, #20]
 8012ef2:	2400      	movs	r4, #0
 8012ef4:	a902      	add	r1, sp, #8
 8012ef6:	6800      	ldr	r0, [r0, #0]
 8012ef8:	9301      	str	r3, [sp, #4]
 8012efa:	941b      	str	r4, [sp, #108]	@ 0x6c
 8012efc:	f002 fb98 	bl	8015630 <_svfiprintf_r>
 8012f00:	9b02      	ldr	r3, [sp, #8]
 8012f02:	701c      	strb	r4, [r3, #0]
 8012f04:	b01d      	add	sp, #116	@ 0x74
 8012f06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012f0a:	b003      	add	sp, #12
 8012f0c:	4770      	bx	lr
 8012f0e:	bf00      	nop
 8012f10:	24000044 	.word	0x24000044
 8012f14:	ffff0208 	.word	0xffff0208

08012f18 <__sread>:
 8012f18:	b510      	push	{r4, lr}
 8012f1a:	460c      	mov	r4, r1
 8012f1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012f20:	f000 f900 	bl	8013124 <_read_r>
 8012f24:	2800      	cmp	r0, #0
 8012f26:	bfab      	itete	ge
 8012f28:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012f2a:	89a3      	ldrhlt	r3, [r4, #12]
 8012f2c:	181b      	addge	r3, r3, r0
 8012f2e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012f32:	bfac      	ite	ge
 8012f34:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012f36:	81a3      	strhlt	r3, [r4, #12]
 8012f38:	bd10      	pop	{r4, pc}

08012f3a <__swrite>:
 8012f3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012f3e:	461f      	mov	r7, r3
 8012f40:	898b      	ldrh	r3, [r1, #12]
 8012f42:	05db      	lsls	r3, r3, #23
 8012f44:	4605      	mov	r5, r0
 8012f46:	460c      	mov	r4, r1
 8012f48:	4616      	mov	r6, r2
 8012f4a:	d505      	bpl.n	8012f58 <__swrite+0x1e>
 8012f4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012f50:	2302      	movs	r3, #2
 8012f52:	2200      	movs	r2, #0
 8012f54:	f000 f8d4 	bl	8013100 <_lseek_r>
 8012f58:	89a3      	ldrh	r3, [r4, #12]
 8012f5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012f5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012f62:	81a3      	strh	r3, [r4, #12]
 8012f64:	4632      	mov	r2, r6
 8012f66:	463b      	mov	r3, r7
 8012f68:	4628      	mov	r0, r5
 8012f6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012f6e:	f000 b8eb 	b.w	8013148 <_write_r>

08012f72 <__sseek>:
 8012f72:	b510      	push	{r4, lr}
 8012f74:	460c      	mov	r4, r1
 8012f76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012f7a:	f000 f8c1 	bl	8013100 <_lseek_r>
 8012f7e:	1c43      	adds	r3, r0, #1
 8012f80:	89a3      	ldrh	r3, [r4, #12]
 8012f82:	bf15      	itete	ne
 8012f84:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012f86:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012f8a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012f8e:	81a3      	strheq	r3, [r4, #12]
 8012f90:	bf18      	it	ne
 8012f92:	81a3      	strhne	r3, [r4, #12]
 8012f94:	bd10      	pop	{r4, pc}

08012f96 <__sclose>:
 8012f96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012f9a:	f000 b8a1 	b.w	80130e0 <_close_r>

08012f9e <__swbuf_r>:
 8012f9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012fa0:	460e      	mov	r6, r1
 8012fa2:	4614      	mov	r4, r2
 8012fa4:	4605      	mov	r5, r0
 8012fa6:	b118      	cbz	r0, 8012fb0 <__swbuf_r+0x12>
 8012fa8:	6a03      	ldr	r3, [r0, #32]
 8012faa:	b90b      	cbnz	r3, 8012fb0 <__swbuf_r+0x12>
 8012fac:	f7ff fee4 	bl	8012d78 <__sinit>
 8012fb0:	69a3      	ldr	r3, [r4, #24]
 8012fb2:	60a3      	str	r3, [r4, #8]
 8012fb4:	89a3      	ldrh	r3, [r4, #12]
 8012fb6:	071a      	lsls	r2, r3, #28
 8012fb8:	d501      	bpl.n	8012fbe <__swbuf_r+0x20>
 8012fba:	6923      	ldr	r3, [r4, #16]
 8012fbc:	b943      	cbnz	r3, 8012fd0 <__swbuf_r+0x32>
 8012fbe:	4621      	mov	r1, r4
 8012fc0:	4628      	mov	r0, r5
 8012fc2:	f000 f82b 	bl	801301c <__swsetup_r>
 8012fc6:	b118      	cbz	r0, 8012fd0 <__swbuf_r+0x32>
 8012fc8:	f04f 37ff 	mov.w	r7, #4294967295
 8012fcc:	4638      	mov	r0, r7
 8012fce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012fd0:	6823      	ldr	r3, [r4, #0]
 8012fd2:	6922      	ldr	r2, [r4, #16]
 8012fd4:	1a98      	subs	r0, r3, r2
 8012fd6:	6963      	ldr	r3, [r4, #20]
 8012fd8:	b2f6      	uxtb	r6, r6
 8012fda:	4283      	cmp	r3, r0
 8012fdc:	4637      	mov	r7, r6
 8012fde:	dc05      	bgt.n	8012fec <__swbuf_r+0x4e>
 8012fe0:	4621      	mov	r1, r4
 8012fe2:	4628      	mov	r0, r5
 8012fe4:	f002 fde6 	bl	8015bb4 <_fflush_r>
 8012fe8:	2800      	cmp	r0, #0
 8012fea:	d1ed      	bne.n	8012fc8 <__swbuf_r+0x2a>
 8012fec:	68a3      	ldr	r3, [r4, #8]
 8012fee:	3b01      	subs	r3, #1
 8012ff0:	60a3      	str	r3, [r4, #8]
 8012ff2:	6823      	ldr	r3, [r4, #0]
 8012ff4:	1c5a      	adds	r2, r3, #1
 8012ff6:	6022      	str	r2, [r4, #0]
 8012ff8:	701e      	strb	r6, [r3, #0]
 8012ffa:	6962      	ldr	r2, [r4, #20]
 8012ffc:	1c43      	adds	r3, r0, #1
 8012ffe:	429a      	cmp	r2, r3
 8013000:	d004      	beq.n	801300c <__swbuf_r+0x6e>
 8013002:	89a3      	ldrh	r3, [r4, #12]
 8013004:	07db      	lsls	r3, r3, #31
 8013006:	d5e1      	bpl.n	8012fcc <__swbuf_r+0x2e>
 8013008:	2e0a      	cmp	r6, #10
 801300a:	d1df      	bne.n	8012fcc <__swbuf_r+0x2e>
 801300c:	4621      	mov	r1, r4
 801300e:	4628      	mov	r0, r5
 8013010:	f002 fdd0 	bl	8015bb4 <_fflush_r>
 8013014:	2800      	cmp	r0, #0
 8013016:	d0d9      	beq.n	8012fcc <__swbuf_r+0x2e>
 8013018:	e7d6      	b.n	8012fc8 <__swbuf_r+0x2a>
	...

0801301c <__swsetup_r>:
 801301c:	b538      	push	{r3, r4, r5, lr}
 801301e:	4b29      	ldr	r3, [pc, #164]	@ (80130c4 <__swsetup_r+0xa8>)
 8013020:	4605      	mov	r5, r0
 8013022:	6818      	ldr	r0, [r3, #0]
 8013024:	460c      	mov	r4, r1
 8013026:	b118      	cbz	r0, 8013030 <__swsetup_r+0x14>
 8013028:	6a03      	ldr	r3, [r0, #32]
 801302a:	b90b      	cbnz	r3, 8013030 <__swsetup_r+0x14>
 801302c:	f7ff fea4 	bl	8012d78 <__sinit>
 8013030:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013034:	0719      	lsls	r1, r3, #28
 8013036:	d422      	bmi.n	801307e <__swsetup_r+0x62>
 8013038:	06da      	lsls	r2, r3, #27
 801303a:	d407      	bmi.n	801304c <__swsetup_r+0x30>
 801303c:	2209      	movs	r2, #9
 801303e:	602a      	str	r2, [r5, #0]
 8013040:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013044:	81a3      	strh	r3, [r4, #12]
 8013046:	f04f 30ff 	mov.w	r0, #4294967295
 801304a:	e033      	b.n	80130b4 <__swsetup_r+0x98>
 801304c:	0758      	lsls	r0, r3, #29
 801304e:	d512      	bpl.n	8013076 <__swsetup_r+0x5a>
 8013050:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013052:	b141      	cbz	r1, 8013066 <__swsetup_r+0x4a>
 8013054:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013058:	4299      	cmp	r1, r3
 801305a:	d002      	beq.n	8013062 <__swsetup_r+0x46>
 801305c:	4628      	mov	r0, r5
 801305e:	f000 fead 	bl	8013dbc <_free_r>
 8013062:	2300      	movs	r3, #0
 8013064:	6363      	str	r3, [r4, #52]	@ 0x34
 8013066:	89a3      	ldrh	r3, [r4, #12]
 8013068:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801306c:	81a3      	strh	r3, [r4, #12]
 801306e:	2300      	movs	r3, #0
 8013070:	6063      	str	r3, [r4, #4]
 8013072:	6923      	ldr	r3, [r4, #16]
 8013074:	6023      	str	r3, [r4, #0]
 8013076:	89a3      	ldrh	r3, [r4, #12]
 8013078:	f043 0308 	orr.w	r3, r3, #8
 801307c:	81a3      	strh	r3, [r4, #12]
 801307e:	6923      	ldr	r3, [r4, #16]
 8013080:	b94b      	cbnz	r3, 8013096 <__swsetup_r+0x7a>
 8013082:	89a3      	ldrh	r3, [r4, #12]
 8013084:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8013088:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801308c:	d003      	beq.n	8013096 <__swsetup_r+0x7a>
 801308e:	4621      	mov	r1, r4
 8013090:	4628      	mov	r0, r5
 8013092:	f002 fddd 	bl	8015c50 <__smakebuf_r>
 8013096:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801309a:	f013 0201 	ands.w	r2, r3, #1
 801309e:	d00a      	beq.n	80130b6 <__swsetup_r+0x9a>
 80130a0:	2200      	movs	r2, #0
 80130a2:	60a2      	str	r2, [r4, #8]
 80130a4:	6962      	ldr	r2, [r4, #20]
 80130a6:	4252      	negs	r2, r2
 80130a8:	61a2      	str	r2, [r4, #24]
 80130aa:	6922      	ldr	r2, [r4, #16]
 80130ac:	b942      	cbnz	r2, 80130c0 <__swsetup_r+0xa4>
 80130ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80130b2:	d1c5      	bne.n	8013040 <__swsetup_r+0x24>
 80130b4:	bd38      	pop	{r3, r4, r5, pc}
 80130b6:	0799      	lsls	r1, r3, #30
 80130b8:	bf58      	it	pl
 80130ba:	6962      	ldrpl	r2, [r4, #20]
 80130bc:	60a2      	str	r2, [r4, #8]
 80130be:	e7f4      	b.n	80130aa <__swsetup_r+0x8e>
 80130c0:	2000      	movs	r0, #0
 80130c2:	e7f7      	b.n	80130b4 <__swsetup_r+0x98>
 80130c4:	24000044 	.word	0x24000044

080130c8 <memset>:
 80130c8:	4402      	add	r2, r0
 80130ca:	4603      	mov	r3, r0
 80130cc:	4293      	cmp	r3, r2
 80130ce:	d100      	bne.n	80130d2 <memset+0xa>
 80130d0:	4770      	bx	lr
 80130d2:	f803 1b01 	strb.w	r1, [r3], #1
 80130d6:	e7f9      	b.n	80130cc <memset+0x4>

080130d8 <_localeconv_r>:
 80130d8:	4800      	ldr	r0, [pc, #0]	@ (80130dc <_localeconv_r+0x4>)
 80130da:	4770      	bx	lr
 80130dc:	24000184 	.word	0x24000184

080130e0 <_close_r>:
 80130e0:	b538      	push	{r3, r4, r5, lr}
 80130e2:	4d06      	ldr	r5, [pc, #24]	@ (80130fc <_close_r+0x1c>)
 80130e4:	2300      	movs	r3, #0
 80130e6:	4604      	mov	r4, r0
 80130e8:	4608      	mov	r0, r1
 80130ea:	602b      	str	r3, [r5, #0]
 80130ec:	f7f1 fc3a 	bl	8004964 <_close>
 80130f0:	1c43      	adds	r3, r0, #1
 80130f2:	d102      	bne.n	80130fa <_close_r+0x1a>
 80130f4:	682b      	ldr	r3, [r5, #0]
 80130f6:	b103      	cbz	r3, 80130fa <_close_r+0x1a>
 80130f8:	6023      	str	r3, [r4, #0]
 80130fa:	bd38      	pop	{r3, r4, r5, pc}
 80130fc:	24001a74 	.word	0x24001a74

08013100 <_lseek_r>:
 8013100:	b538      	push	{r3, r4, r5, lr}
 8013102:	4d07      	ldr	r5, [pc, #28]	@ (8013120 <_lseek_r+0x20>)
 8013104:	4604      	mov	r4, r0
 8013106:	4608      	mov	r0, r1
 8013108:	4611      	mov	r1, r2
 801310a:	2200      	movs	r2, #0
 801310c:	602a      	str	r2, [r5, #0]
 801310e:	461a      	mov	r2, r3
 8013110:	f7f1 fc4f 	bl	80049b2 <_lseek>
 8013114:	1c43      	adds	r3, r0, #1
 8013116:	d102      	bne.n	801311e <_lseek_r+0x1e>
 8013118:	682b      	ldr	r3, [r5, #0]
 801311a:	b103      	cbz	r3, 801311e <_lseek_r+0x1e>
 801311c:	6023      	str	r3, [r4, #0]
 801311e:	bd38      	pop	{r3, r4, r5, pc}
 8013120:	24001a74 	.word	0x24001a74

08013124 <_read_r>:
 8013124:	b538      	push	{r3, r4, r5, lr}
 8013126:	4d07      	ldr	r5, [pc, #28]	@ (8013144 <_read_r+0x20>)
 8013128:	4604      	mov	r4, r0
 801312a:	4608      	mov	r0, r1
 801312c:	4611      	mov	r1, r2
 801312e:	2200      	movs	r2, #0
 8013130:	602a      	str	r2, [r5, #0]
 8013132:	461a      	mov	r2, r3
 8013134:	f7f1 fbf9 	bl	800492a <_read>
 8013138:	1c43      	adds	r3, r0, #1
 801313a:	d102      	bne.n	8013142 <_read_r+0x1e>
 801313c:	682b      	ldr	r3, [r5, #0]
 801313e:	b103      	cbz	r3, 8013142 <_read_r+0x1e>
 8013140:	6023      	str	r3, [r4, #0]
 8013142:	bd38      	pop	{r3, r4, r5, pc}
 8013144:	24001a74 	.word	0x24001a74

08013148 <_write_r>:
 8013148:	b538      	push	{r3, r4, r5, lr}
 801314a:	4d07      	ldr	r5, [pc, #28]	@ (8013168 <_write_r+0x20>)
 801314c:	4604      	mov	r4, r0
 801314e:	4608      	mov	r0, r1
 8013150:	4611      	mov	r1, r2
 8013152:	2200      	movs	r2, #0
 8013154:	602a      	str	r2, [r5, #0]
 8013156:	461a      	mov	r2, r3
 8013158:	f7ee fc92 	bl	8001a80 <_write>
 801315c:	1c43      	adds	r3, r0, #1
 801315e:	d102      	bne.n	8013166 <_write_r+0x1e>
 8013160:	682b      	ldr	r3, [r5, #0]
 8013162:	b103      	cbz	r3, 8013166 <_write_r+0x1e>
 8013164:	6023      	str	r3, [r4, #0]
 8013166:	bd38      	pop	{r3, r4, r5, pc}
 8013168:	24001a74 	.word	0x24001a74

0801316c <__errno>:
 801316c:	4b01      	ldr	r3, [pc, #4]	@ (8013174 <__errno+0x8>)
 801316e:	6818      	ldr	r0, [r3, #0]
 8013170:	4770      	bx	lr
 8013172:	bf00      	nop
 8013174:	24000044 	.word	0x24000044

08013178 <__libc_init_array>:
 8013178:	b570      	push	{r4, r5, r6, lr}
 801317a:	4d0d      	ldr	r5, [pc, #52]	@ (80131b0 <__libc_init_array+0x38>)
 801317c:	4c0d      	ldr	r4, [pc, #52]	@ (80131b4 <__libc_init_array+0x3c>)
 801317e:	1b64      	subs	r4, r4, r5
 8013180:	10a4      	asrs	r4, r4, #2
 8013182:	2600      	movs	r6, #0
 8013184:	42a6      	cmp	r6, r4
 8013186:	d109      	bne.n	801319c <__libc_init_array+0x24>
 8013188:	4d0b      	ldr	r5, [pc, #44]	@ (80131b8 <__libc_init_array+0x40>)
 801318a:	4c0c      	ldr	r4, [pc, #48]	@ (80131bc <__libc_init_array+0x44>)
 801318c:	f003 fc2c 	bl	80169e8 <_init>
 8013190:	1b64      	subs	r4, r4, r5
 8013192:	10a4      	asrs	r4, r4, #2
 8013194:	2600      	movs	r6, #0
 8013196:	42a6      	cmp	r6, r4
 8013198:	d105      	bne.n	80131a6 <__libc_init_array+0x2e>
 801319a:	bd70      	pop	{r4, r5, r6, pc}
 801319c:	f855 3b04 	ldr.w	r3, [r5], #4
 80131a0:	4798      	blx	r3
 80131a2:	3601      	adds	r6, #1
 80131a4:	e7ee      	b.n	8013184 <__libc_init_array+0xc>
 80131a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80131aa:	4798      	blx	r3
 80131ac:	3601      	adds	r6, #1
 80131ae:	e7f2      	b.n	8013196 <__libc_init_array+0x1e>
 80131b0:	08017e48 	.word	0x08017e48
 80131b4:	08017e48 	.word	0x08017e48
 80131b8:	08017e48 	.word	0x08017e48
 80131bc:	08017e4c 	.word	0x08017e4c

080131c0 <__retarget_lock_init_recursive>:
 80131c0:	4770      	bx	lr

080131c2 <__retarget_lock_acquire_recursive>:
 80131c2:	4770      	bx	lr

080131c4 <__retarget_lock_release_recursive>:
 80131c4:	4770      	bx	lr

080131c6 <memcpy>:
 80131c6:	440a      	add	r2, r1
 80131c8:	4291      	cmp	r1, r2
 80131ca:	f100 33ff 	add.w	r3, r0, #4294967295
 80131ce:	d100      	bne.n	80131d2 <memcpy+0xc>
 80131d0:	4770      	bx	lr
 80131d2:	b510      	push	{r4, lr}
 80131d4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80131d8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80131dc:	4291      	cmp	r1, r2
 80131de:	d1f9      	bne.n	80131d4 <memcpy+0xe>
 80131e0:	bd10      	pop	{r4, pc}
	...

080131e4 <nanf>:
 80131e4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80131ec <nanf+0x8>
 80131e8:	4770      	bx	lr
 80131ea:	bf00      	nop
 80131ec:	7fc00000 	.word	0x7fc00000

080131f0 <quorem>:
 80131f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131f4:	6903      	ldr	r3, [r0, #16]
 80131f6:	690c      	ldr	r4, [r1, #16]
 80131f8:	42a3      	cmp	r3, r4
 80131fa:	4607      	mov	r7, r0
 80131fc:	db7e      	blt.n	80132fc <quorem+0x10c>
 80131fe:	3c01      	subs	r4, #1
 8013200:	f101 0814 	add.w	r8, r1, #20
 8013204:	00a3      	lsls	r3, r4, #2
 8013206:	f100 0514 	add.w	r5, r0, #20
 801320a:	9300      	str	r3, [sp, #0]
 801320c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013210:	9301      	str	r3, [sp, #4]
 8013212:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8013216:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801321a:	3301      	adds	r3, #1
 801321c:	429a      	cmp	r2, r3
 801321e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8013222:	fbb2 f6f3 	udiv	r6, r2, r3
 8013226:	d32e      	bcc.n	8013286 <quorem+0x96>
 8013228:	f04f 0a00 	mov.w	sl, #0
 801322c:	46c4      	mov	ip, r8
 801322e:	46ae      	mov	lr, r5
 8013230:	46d3      	mov	fp, sl
 8013232:	f85c 3b04 	ldr.w	r3, [ip], #4
 8013236:	b298      	uxth	r0, r3
 8013238:	fb06 a000 	mla	r0, r6, r0, sl
 801323c:	0c02      	lsrs	r2, r0, #16
 801323e:	0c1b      	lsrs	r3, r3, #16
 8013240:	fb06 2303 	mla	r3, r6, r3, r2
 8013244:	f8de 2000 	ldr.w	r2, [lr]
 8013248:	b280      	uxth	r0, r0
 801324a:	b292      	uxth	r2, r2
 801324c:	1a12      	subs	r2, r2, r0
 801324e:	445a      	add	r2, fp
 8013250:	f8de 0000 	ldr.w	r0, [lr]
 8013254:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013258:	b29b      	uxth	r3, r3
 801325a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801325e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8013262:	b292      	uxth	r2, r2
 8013264:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8013268:	45e1      	cmp	r9, ip
 801326a:	f84e 2b04 	str.w	r2, [lr], #4
 801326e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8013272:	d2de      	bcs.n	8013232 <quorem+0x42>
 8013274:	9b00      	ldr	r3, [sp, #0]
 8013276:	58eb      	ldr	r3, [r5, r3]
 8013278:	b92b      	cbnz	r3, 8013286 <quorem+0x96>
 801327a:	9b01      	ldr	r3, [sp, #4]
 801327c:	3b04      	subs	r3, #4
 801327e:	429d      	cmp	r5, r3
 8013280:	461a      	mov	r2, r3
 8013282:	d32f      	bcc.n	80132e4 <quorem+0xf4>
 8013284:	613c      	str	r4, [r7, #16]
 8013286:	4638      	mov	r0, r7
 8013288:	f001 f954 	bl	8014534 <__mcmp>
 801328c:	2800      	cmp	r0, #0
 801328e:	db25      	blt.n	80132dc <quorem+0xec>
 8013290:	4629      	mov	r1, r5
 8013292:	2000      	movs	r0, #0
 8013294:	f858 2b04 	ldr.w	r2, [r8], #4
 8013298:	f8d1 c000 	ldr.w	ip, [r1]
 801329c:	fa1f fe82 	uxth.w	lr, r2
 80132a0:	fa1f f38c 	uxth.w	r3, ip
 80132a4:	eba3 030e 	sub.w	r3, r3, lr
 80132a8:	4403      	add	r3, r0
 80132aa:	0c12      	lsrs	r2, r2, #16
 80132ac:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80132b0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80132b4:	b29b      	uxth	r3, r3
 80132b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80132ba:	45c1      	cmp	r9, r8
 80132bc:	f841 3b04 	str.w	r3, [r1], #4
 80132c0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80132c4:	d2e6      	bcs.n	8013294 <quorem+0xa4>
 80132c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80132ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80132ce:	b922      	cbnz	r2, 80132da <quorem+0xea>
 80132d0:	3b04      	subs	r3, #4
 80132d2:	429d      	cmp	r5, r3
 80132d4:	461a      	mov	r2, r3
 80132d6:	d30b      	bcc.n	80132f0 <quorem+0x100>
 80132d8:	613c      	str	r4, [r7, #16]
 80132da:	3601      	adds	r6, #1
 80132dc:	4630      	mov	r0, r6
 80132de:	b003      	add	sp, #12
 80132e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80132e4:	6812      	ldr	r2, [r2, #0]
 80132e6:	3b04      	subs	r3, #4
 80132e8:	2a00      	cmp	r2, #0
 80132ea:	d1cb      	bne.n	8013284 <quorem+0x94>
 80132ec:	3c01      	subs	r4, #1
 80132ee:	e7c6      	b.n	801327e <quorem+0x8e>
 80132f0:	6812      	ldr	r2, [r2, #0]
 80132f2:	3b04      	subs	r3, #4
 80132f4:	2a00      	cmp	r2, #0
 80132f6:	d1ef      	bne.n	80132d8 <quorem+0xe8>
 80132f8:	3c01      	subs	r4, #1
 80132fa:	e7ea      	b.n	80132d2 <quorem+0xe2>
 80132fc:	2000      	movs	r0, #0
 80132fe:	e7ee      	b.n	80132de <quorem+0xee>

08013300 <_dtoa_r>:
 8013300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013304:	ed2d 8b02 	vpush	{d8}
 8013308:	69c7      	ldr	r7, [r0, #28]
 801330a:	b091      	sub	sp, #68	@ 0x44
 801330c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8013310:	ec55 4b10 	vmov	r4, r5, d0
 8013314:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8013316:	9107      	str	r1, [sp, #28]
 8013318:	4681      	mov	r9, r0
 801331a:	9209      	str	r2, [sp, #36]	@ 0x24
 801331c:	930d      	str	r3, [sp, #52]	@ 0x34
 801331e:	b97f      	cbnz	r7, 8013340 <_dtoa_r+0x40>
 8013320:	2010      	movs	r0, #16
 8013322:	f000 fd95 	bl	8013e50 <malloc>
 8013326:	4602      	mov	r2, r0
 8013328:	f8c9 001c 	str.w	r0, [r9, #28]
 801332c:	b920      	cbnz	r0, 8013338 <_dtoa_r+0x38>
 801332e:	4ba0      	ldr	r3, [pc, #640]	@ (80135b0 <_dtoa_r+0x2b0>)
 8013330:	21ef      	movs	r1, #239	@ 0xef
 8013332:	48a0      	ldr	r0, [pc, #640]	@ (80135b4 <_dtoa_r+0x2b4>)
 8013334:	f002 fd64 	bl	8015e00 <__assert_func>
 8013338:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801333c:	6007      	str	r7, [r0, #0]
 801333e:	60c7      	str	r7, [r0, #12]
 8013340:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013344:	6819      	ldr	r1, [r3, #0]
 8013346:	b159      	cbz	r1, 8013360 <_dtoa_r+0x60>
 8013348:	685a      	ldr	r2, [r3, #4]
 801334a:	604a      	str	r2, [r1, #4]
 801334c:	2301      	movs	r3, #1
 801334e:	4093      	lsls	r3, r2
 8013350:	608b      	str	r3, [r1, #8]
 8013352:	4648      	mov	r0, r9
 8013354:	f000 fe72 	bl	801403c <_Bfree>
 8013358:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801335c:	2200      	movs	r2, #0
 801335e:	601a      	str	r2, [r3, #0]
 8013360:	1e2b      	subs	r3, r5, #0
 8013362:	bfbb      	ittet	lt
 8013364:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8013368:	9303      	strlt	r3, [sp, #12]
 801336a:	2300      	movge	r3, #0
 801336c:	2201      	movlt	r2, #1
 801336e:	bfac      	ite	ge
 8013370:	6033      	strge	r3, [r6, #0]
 8013372:	6032      	strlt	r2, [r6, #0]
 8013374:	4b90      	ldr	r3, [pc, #576]	@ (80135b8 <_dtoa_r+0x2b8>)
 8013376:	9e03      	ldr	r6, [sp, #12]
 8013378:	43b3      	bics	r3, r6
 801337a:	d110      	bne.n	801339e <_dtoa_r+0x9e>
 801337c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801337e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8013382:	6013      	str	r3, [r2, #0]
 8013384:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8013388:	4323      	orrs	r3, r4
 801338a:	f000 84e6 	beq.w	8013d5a <_dtoa_r+0xa5a>
 801338e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013390:	4f8a      	ldr	r7, [pc, #552]	@ (80135bc <_dtoa_r+0x2bc>)
 8013392:	2b00      	cmp	r3, #0
 8013394:	f000 84e8 	beq.w	8013d68 <_dtoa_r+0xa68>
 8013398:	1cfb      	adds	r3, r7, #3
 801339a:	f000 bce3 	b.w	8013d64 <_dtoa_r+0xa64>
 801339e:	ed9d 8b02 	vldr	d8, [sp, #8]
 80133a2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80133a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133aa:	d10a      	bne.n	80133c2 <_dtoa_r+0xc2>
 80133ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80133ae:	2301      	movs	r3, #1
 80133b0:	6013      	str	r3, [r2, #0]
 80133b2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80133b4:	b113      	cbz	r3, 80133bc <_dtoa_r+0xbc>
 80133b6:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80133b8:	4b81      	ldr	r3, [pc, #516]	@ (80135c0 <_dtoa_r+0x2c0>)
 80133ba:	6013      	str	r3, [r2, #0]
 80133bc:	4f81      	ldr	r7, [pc, #516]	@ (80135c4 <_dtoa_r+0x2c4>)
 80133be:	f000 bcd3 	b.w	8013d68 <_dtoa_r+0xa68>
 80133c2:	aa0e      	add	r2, sp, #56	@ 0x38
 80133c4:	a90f      	add	r1, sp, #60	@ 0x3c
 80133c6:	4648      	mov	r0, r9
 80133c8:	eeb0 0b48 	vmov.f64	d0, d8
 80133cc:	f001 f9d2 	bl	8014774 <__d2b>
 80133d0:	f3c6 530a 	ubfx	r3, r6, #20, #11
 80133d4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80133d6:	9001      	str	r0, [sp, #4]
 80133d8:	2b00      	cmp	r3, #0
 80133da:	d045      	beq.n	8013468 <_dtoa_r+0x168>
 80133dc:	eeb0 7b48 	vmov.f64	d7, d8
 80133e0:	ee18 1a90 	vmov	r1, s17
 80133e4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80133e8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 80133ec:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80133f0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80133f4:	2500      	movs	r5, #0
 80133f6:	ee07 1a90 	vmov	s15, r1
 80133fa:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 80133fe:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8013598 <_dtoa_r+0x298>
 8013402:	ee37 7b46 	vsub.f64	d7, d7, d6
 8013406:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 80135a0 <_dtoa_r+0x2a0>
 801340a:	eea7 6b05 	vfma.f64	d6, d7, d5
 801340e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80135a8 <_dtoa_r+0x2a8>
 8013412:	ee07 3a90 	vmov	s15, r3
 8013416:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801341a:	eeb0 7b46 	vmov.f64	d7, d6
 801341e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8013422:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8013426:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801342a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801342e:	ee16 8a90 	vmov	r8, s13
 8013432:	d508      	bpl.n	8013446 <_dtoa_r+0x146>
 8013434:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8013438:	eeb4 6b47 	vcmp.f64	d6, d7
 801343c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013440:	bf18      	it	ne
 8013442:	f108 38ff 	addne.w	r8, r8, #4294967295
 8013446:	f1b8 0f16 	cmp.w	r8, #22
 801344a:	d82b      	bhi.n	80134a4 <_dtoa_r+0x1a4>
 801344c:	495e      	ldr	r1, [pc, #376]	@ (80135c8 <_dtoa_r+0x2c8>)
 801344e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8013452:	ed91 7b00 	vldr	d7, [r1]
 8013456:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801345a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801345e:	d501      	bpl.n	8013464 <_dtoa_r+0x164>
 8013460:	f108 38ff 	add.w	r8, r8, #4294967295
 8013464:	2100      	movs	r1, #0
 8013466:	e01e      	b.n	80134a6 <_dtoa_r+0x1a6>
 8013468:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801346a:	4413      	add	r3, r2
 801346c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8013470:	2920      	cmp	r1, #32
 8013472:	bfc1      	itttt	gt
 8013474:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8013478:	408e      	lslgt	r6, r1
 801347a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801347e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8013482:	bfd6      	itet	le
 8013484:	f1c1 0120 	rsble	r1, r1, #32
 8013488:	4331      	orrgt	r1, r6
 801348a:	fa04 f101 	lslle.w	r1, r4, r1
 801348e:	ee07 1a90 	vmov	s15, r1
 8013492:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8013496:	3b01      	subs	r3, #1
 8013498:	ee17 1a90 	vmov	r1, s15
 801349c:	2501      	movs	r5, #1
 801349e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 80134a2:	e7a8      	b.n	80133f6 <_dtoa_r+0xf6>
 80134a4:	2101      	movs	r1, #1
 80134a6:	1ad2      	subs	r2, r2, r3
 80134a8:	1e53      	subs	r3, r2, #1
 80134aa:	9306      	str	r3, [sp, #24]
 80134ac:	bf45      	ittet	mi
 80134ae:	f1c2 0301 	rsbmi	r3, r2, #1
 80134b2:	9304      	strmi	r3, [sp, #16]
 80134b4:	2300      	movpl	r3, #0
 80134b6:	2300      	movmi	r3, #0
 80134b8:	bf4c      	ite	mi
 80134ba:	9306      	strmi	r3, [sp, #24]
 80134bc:	9304      	strpl	r3, [sp, #16]
 80134be:	f1b8 0f00 	cmp.w	r8, #0
 80134c2:	910c      	str	r1, [sp, #48]	@ 0x30
 80134c4:	db18      	blt.n	80134f8 <_dtoa_r+0x1f8>
 80134c6:	9b06      	ldr	r3, [sp, #24]
 80134c8:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80134cc:	4443      	add	r3, r8
 80134ce:	9306      	str	r3, [sp, #24]
 80134d0:	2300      	movs	r3, #0
 80134d2:	9a07      	ldr	r2, [sp, #28]
 80134d4:	2a09      	cmp	r2, #9
 80134d6:	d845      	bhi.n	8013564 <_dtoa_r+0x264>
 80134d8:	2a05      	cmp	r2, #5
 80134da:	bfc4      	itt	gt
 80134dc:	3a04      	subgt	r2, #4
 80134de:	9207      	strgt	r2, [sp, #28]
 80134e0:	9a07      	ldr	r2, [sp, #28]
 80134e2:	f1a2 0202 	sub.w	r2, r2, #2
 80134e6:	bfcc      	ite	gt
 80134e8:	2400      	movgt	r4, #0
 80134ea:	2401      	movle	r4, #1
 80134ec:	2a03      	cmp	r2, #3
 80134ee:	d844      	bhi.n	801357a <_dtoa_r+0x27a>
 80134f0:	e8df f002 	tbb	[pc, r2]
 80134f4:	0b173634 	.word	0x0b173634
 80134f8:	9b04      	ldr	r3, [sp, #16]
 80134fa:	2200      	movs	r2, #0
 80134fc:	eba3 0308 	sub.w	r3, r3, r8
 8013500:	9304      	str	r3, [sp, #16]
 8013502:	920a      	str	r2, [sp, #40]	@ 0x28
 8013504:	f1c8 0300 	rsb	r3, r8, #0
 8013508:	e7e3      	b.n	80134d2 <_dtoa_r+0x1d2>
 801350a:	2201      	movs	r2, #1
 801350c:	9208      	str	r2, [sp, #32]
 801350e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013510:	eb08 0b02 	add.w	fp, r8, r2
 8013514:	f10b 0a01 	add.w	sl, fp, #1
 8013518:	4652      	mov	r2, sl
 801351a:	2a01      	cmp	r2, #1
 801351c:	bfb8      	it	lt
 801351e:	2201      	movlt	r2, #1
 8013520:	e006      	b.n	8013530 <_dtoa_r+0x230>
 8013522:	2201      	movs	r2, #1
 8013524:	9208      	str	r2, [sp, #32]
 8013526:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013528:	2a00      	cmp	r2, #0
 801352a:	dd29      	ble.n	8013580 <_dtoa_r+0x280>
 801352c:	4693      	mov	fp, r2
 801352e:	4692      	mov	sl, r2
 8013530:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8013534:	2100      	movs	r1, #0
 8013536:	2004      	movs	r0, #4
 8013538:	f100 0614 	add.w	r6, r0, #20
 801353c:	4296      	cmp	r6, r2
 801353e:	d926      	bls.n	801358e <_dtoa_r+0x28e>
 8013540:	6079      	str	r1, [r7, #4]
 8013542:	4648      	mov	r0, r9
 8013544:	9305      	str	r3, [sp, #20]
 8013546:	f000 fd39 	bl	8013fbc <_Balloc>
 801354a:	9b05      	ldr	r3, [sp, #20]
 801354c:	4607      	mov	r7, r0
 801354e:	2800      	cmp	r0, #0
 8013550:	d13e      	bne.n	80135d0 <_dtoa_r+0x2d0>
 8013552:	4b1e      	ldr	r3, [pc, #120]	@ (80135cc <_dtoa_r+0x2cc>)
 8013554:	4602      	mov	r2, r0
 8013556:	f240 11af 	movw	r1, #431	@ 0x1af
 801355a:	e6ea      	b.n	8013332 <_dtoa_r+0x32>
 801355c:	2200      	movs	r2, #0
 801355e:	e7e1      	b.n	8013524 <_dtoa_r+0x224>
 8013560:	2200      	movs	r2, #0
 8013562:	e7d3      	b.n	801350c <_dtoa_r+0x20c>
 8013564:	2401      	movs	r4, #1
 8013566:	2200      	movs	r2, #0
 8013568:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801356c:	f04f 3bff 	mov.w	fp, #4294967295
 8013570:	2100      	movs	r1, #0
 8013572:	46da      	mov	sl, fp
 8013574:	2212      	movs	r2, #18
 8013576:	9109      	str	r1, [sp, #36]	@ 0x24
 8013578:	e7da      	b.n	8013530 <_dtoa_r+0x230>
 801357a:	2201      	movs	r2, #1
 801357c:	9208      	str	r2, [sp, #32]
 801357e:	e7f5      	b.n	801356c <_dtoa_r+0x26c>
 8013580:	f04f 0b01 	mov.w	fp, #1
 8013584:	46da      	mov	sl, fp
 8013586:	465a      	mov	r2, fp
 8013588:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801358c:	e7d0      	b.n	8013530 <_dtoa_r+0x230>
 801358e:	3101      	adds	r1, #1
 8013590:	0040      	lsls	r0, r0, #1
 8013592:	e7d1      	b.n	8013538 <_dtoa_r+0x238>
 8013594:	f3af 8000 	nop.w
 8013598:	636f4361 	.word	0x636f4361
 801359c:	3fd287a7 	.word	0x3fd287a7
 80135a0:	8b60c8b3 	.word	0x8b60c8b3
 80135a4:	3fc68a28 	.word	0x3fc68a28
 80135a8:	509f79fb 	.word	0x509f79fb
 80135ac:	3fd34413 	.word	0x3fd34413
 80135b0:	080171c6 	.word	0x080171c6
 80135b4:	080171dd 	.word	0x080171dd
 80135b8:	7ff00000 	.word	0x7ff00000
 80135bc:	080171c2 	.word	0x080171c2
 80135c0:	08017191 	.word	0x08017191
 80135c4:	08017190 	.word	0x08017190
 80135c8:	08017390 	.word	0x08017390
 80135cc:	08017235 	.word	0x08017235
 80135d0:	f8d9 201c 	ldr.w	r2, [r9, #28]
 80135d4:	f1ba 0f0e 	cmp.w	sl, #14
 80135d8:	6010      	str	r0, [r2, #0]
 80135da:	d86e      	bhi.n	80136ba <_dtoa_r+0x3ba>
 80135dc:	2c00      	cmp	r4, #0
 80135de:	d06c      	beq.n	80136ba <_dtoa_r+0x3ba>
 80135e0:	f1b8 0f00 	cmp.w	r8, #0
 80135e4:	f340 80b4 	ble.w	8013750 <_dtoa_r+0x450>
 80135e8:	4ac8      	ldr	r2, [pc, #800]	@ (801390c <_dtoa_r+0x60c>)
 80135ea:	f008 010f 	and.w	r1, r8, #15
 80135ee:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80135f2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 80135f6:	ed92 7b00 	vldr	d7, [r2]
 80135fa:	ea4f 1128 	mov.w	r1, r8, asr #4
 80135fe:	f000 809b 	beq.w	8013738 <_dtoa_r+0x438>
 8013602:	4ac3      	ldr	r2, [pc, #780]	@ (8013910 <_dtoa_r+0x610>)
 8013604:	ed92 6b08 	vldr	d6, [r2, #32]
 8013608:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801360c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8013610:	f001 010f 	and.w	r1, r1, #15
 8013614:	2203      	movs	r2, #3
 8013616:	48be      	ldr	r0, [pc, #760]	@ (8013910 <_dtoa_r+0x610>)
 8013618:	2900      	cmp	r1, #0
 801361a:	f040 808f 	bne.w	801373c <_dtoa_r+0x43c>
 801361e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8013622:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8013626:	ed8d 7b02 	vstr	d7, [sp, #8]
 801362a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801362c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013630:	2900      	cmp	r1, #0
 8013632:	f000 80b3 	beq.w	801379c <_dtoa_r+0x49c>
 8013636:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801363a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801363e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013642:	f140 80ab 	bpl.w	801379c <_dtoa_r+0x49c>
 8013646:	f1ba 0f00 	cmp.w	sl, #0
 801364a:	f000 80a7 	beq.w	801379c <_dtoa_r+0x49c>
 801364e:	f1bb 0f00 	cmp.w	fp, #0
 8013652:	dd30      	ble.n	80136b6 <_dtoa_r+0x3b6>
 8013654:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8013658:	ee27 7b06 	vmul.f64	d7, d7, d6
 801365c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013660:	f108 31ff 	add.w	r1, r8, #4294967295
 8013664:	9105      	str	r1, [sp, #20]
 8013666:	3201      	adds	r2, #1
 8013668:	465c      	mov	r4, fp
 801366a:	ed9d 6b02 	vldr	d6, [sp, #8]
 801366e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8013672:	ee07 2a90 	vmov	s15, r2
 8013676:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801367a:	eea7 5b06 	vfma.f64	d5, d7, d6
 801367e:	ee15 2a90 	vmov	r2, s11
 8013682:	ec51 0b15 	vmov	r0, r1, d5
 8013686:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801368a:	2c00      	cmp	r4, #0
 801368c:	f040 808a 	bne.w	80137a4 <_dtoa_r+0x4a4>
 8013690:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8013694:	ee36 6b47 	vsub.f64	d6, d6, d7
 8013698:	ec41 0b17 	vmov	d7, r0, r1
 801369c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80136a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80136a4:	f300 826a 	bgt.w	8013b7c <_dtoa_r+0x87c>
 80136a8:	eeb1 7b47 	vneg.f64	d7, d7
 80136ac:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80136b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80136b4:	d423      	bmi.n	80136fe <_dtoa_r+0x3fe>
 80136b6:	ed8d 8b02 	vstr	d8, [sp, #8]
 80136ba:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80136bc:	2a00      	cmp	r2, #0
 80136be:	f2c0 8129 	blt.w	8013914 <_dtoa_r+0x614>
 80136c2:	f1b8 0f0e 	cmp.w	r8, #14
 80136c6:	f300 8125 	bgt.w	8013914 <_dtoa_r+0x614>
 80136ca:	4b90      	ldr	r3, [pc, #576]	@ (801390c <_dtoa_r+0x60c>)
 80136cc:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80136d0:	ed93 6b00 	vldr	d6, [r3]
 80136d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80136d6:	2b00      	cmp	r3, #0
 80136d8:	f280 80c8 	bge.w	801386c <_dtoa_r+0x56c>
 80136dc:	f1ba 0f00 	cmp.w	sl, #0
 80136e0:	f300 80c4 	bgt.w	801386c <_dtoa_r+0x56c>
 80136e4:	d10b      	bne.n	80136fe <_dtoa_r+0x3fe>
 80136e6:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80136ea:	ee26 6b07 	vmul.f64	d6, d6, d7
 80136ee:	ed9d 7b02 	vldr	d7, [sp, #8]
 80136f2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80136f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80136fa:	f2c0 823c 	blt.w	8013b76 <_dtoa_r+0x876>
 80136fe:	2400      	movs	r4, #0
 8013700:	4625      	mov	r5, r4
 8013702:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013704:	43db      	mvns	r3, r3
 8013706:	9305      	str	r3, [sp, #20]
 8013708:	463e      	mov	r6, r7
 801370a:	f04f 0800 	mov.w	r8, #0
 801370e:	4621      	mov	r1, r4
 8013710:	4648      	mov	r0, r9
 8013712:	f000 fc93 	bl	801403c <_Bfree>
 8013716:	2d00      	cmp	r5, #0
 8013718:	f000 80a2 	beq.w	8013860 <_dtoa_r+0x560>
 801371c:	f1b8 0f00 	cmp.w	r8, #0
 8013720:	d005      	beq.n	801372e <_dtoa_r+0x42e>
 8013722:	45a8      	cmp	r8, r5
 8013724:	d003      	beq.n	801372e <_dtoa_r+0x42e>
 8013726:	4641      	mov	r1, r8
 8013728:	4648      	mov	r0, r9
 801372a:	f000 fc87 	bl	801403c <_Bfree>
 801372e:	4629      	mov	r1, r5
 8013730:	4648      	mov	r0, r9
 8013732:	f000 fc83 	bl	801403c <_Bfree>
 8013736:	e093      	b.n	8013860 <_dtoa_r+0x560>
 8013738:	2202      	movs	r2, #2
 801373a:	e76c      	b.n	8013616 <_dtoa_r+0x316>
 801373c:	07cc      	lsls	r4, r1, #31
 801373e:	d504      	bpl.n	801374a <_dtoa_r+0x44a>
 8013740:	ed90 6b00 	vldr	d6, [r0]
 8013744:	3201      	adds	r2, #1
 8013746:	ee27 7b06 	vmul.f64	d7, d7, d6
 801374a:	1049      	asrs	r1, r1, #1
 801374c:	3008      	adds	r0, #8
 801374e:	e763      	b.n	8013618 <_dtoa_r+0x318>
 8013750:	d022      	beq.n	8013798 <_dtoa_r+0x498>
 8013752:	f1c8 0100 	rsb	r1, r8, #0
 8013756:	4a6d      	ldr	r2, [pc, #436]	@ (801390c <_dtoa_r+0x60c>)
 8013758:	f001 000f 	and.w	r0, r1, #15
 801375c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8013760:	ed92 7b00 	vldr	d7, [r2]
 8013764:	ee28 7b07 	vmul.f64	d7, d8, d7
 8013768:	ed8d 7b02 	vstr	d7, [sp, #8]
 801376c:	4868      	ldr	r0, [pc, #416]	@ (8013910 <_dtoa_r+0x610>)
 801376e:	1109      	asrs	r1, r1, #4
 8013770:	2400      	movs	r4, #0
 8013772:	2202      	movs	r2, #2
 8013774:	b929      	cbnz	r1, 8013782 <_dtoa_r+0x482>
 8013776:	2c00      	cmp	r4, #0
 8013778:	f43f af57 	beq.w	801362a <_dtoa_r+0x32a>
 801377c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013780:	e753      	b.n	801362a <_dtoa_r+0x32a>
 8013782:	07ce      	lsls	r6, r1, #31
 8013784:	d505      	bpl.n	8013792 <_dtoa_r+0x492>
 8013786:	ed90 6b00 	vldr	d6, [r0]
 801378a:	3201      	adds	r2, #1
 801378c:	2401      	movs	r4, #1
 801378e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8013792:	1049      	asrs	r1, r1, #1
 8013794:	3008      	adds	r0, #8
 8013796:	e7ed      	b.n	8013774 <_dtoa_r+0x474>
 8013798:	2202      	movs	r2, #2
 801379a:	e746      	b.n	801362a <_dtoa_r+0x32a>
 801379c:	f8cd 8014 	str.w	r8, [sp, #20]
 80137a0:	4654      	mov	r4, sl
 80137a2:	e762      	b.n	801366a <_dtoa_r+0x36a>
 80137a4:	4a59      	ldr	r2, [pc, #356]	@ (801390c <_dtoa_r+0x60c>)
 80137a6:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80137aa:	ed12 4b02 	vldr	d4, [r2, #-8]
 80137ae:	9a08      	ldr	r2, [sp, #32]
 80137b0:	ec41 0b17 	vmov	d7, r0, r1
 80137b4:	443c      	add	r4, r7
 80137b6:	b34a      	cbz	r2, 801380c <_dtoa_r+0x50c>
 80137b8:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 80137bc:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 80137c0:	463e      	mov	r6, r7
 80137c2:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80137c6:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80137ca:	ee35 7b47 	vsub.f64	d7, d5, d7
 80137ce:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80137d2:	ee14 2a90 	vmov	r2, s9
 80137d6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80137da:	3230      	adds	r2, #48	@ 0x30
 80137dc:	ee36 6b45 	vsub.f64	d6, d6, d5
 80137e0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80137e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80137e8:	f806 2b01 	strb.w	r2, [r6], #1
 80137ec:	d438      	bmi.n	8013860 <_dtoa_r+0x560>
 80137ee:	ee32 5b46 	vsub.f64	d5, d2, d6
 80137f2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80137f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80137fa:	d46e      	bmi.n	80138da <_dtoa_r+0x5da>
 80137fc:	42a6      	cmp	r6, r4
 80137fe:	f43f af5a 	beq.w	80136b6 <_dtoa_r+0x3b6>
 8013802:	ee27 7b03 	vmul.f64	d7, d7, d3
 8013806:	ee26 6b03 	vmul.f64	d6, d6, d3
 801380a:	e7e0      	b.n	80137ce <_dtoa_r+0x4ce>
 801380c:	4621      	mov	r1, r4
 801380e:	463e      	mov	r6, r7
 8013810:	ee27 7b04 	vmul.f64	d7, d7, d4
 8013814:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8013818:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801381c:	ee14 2a90 	vmov	r2, s9
 8013820:	3230      	adds	r2, #48	@ 0x30
 8013822:	f806 2b01 	strb.w	r2, [r6], #1
 8013826:	42a6      	cmp	r6, r4
 8013828:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801382c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8013830:	d119      	bne.n	8013866 <_dtoa_r+0x566>
 8013832:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8013836:	ee37 4b05 	vadd.f64	d4, d7, d5
 801383a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801383e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013842:	dc4a      	bgt.n	80138da <_dtoa_r+0x5da>
 8013844:	ee35 5b47 	vsub.f64	d5, d5, d7
 8013848:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801384c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013850:	f57f af31 	bpl.w	80136b6 <_dtoa_r+0x3b6>
 8013854:	460e      	mov	r6, r1
 8013856:	3901      	subs	r1, #1
 8013858:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801385c:	2b30      	cmp	r3, #48	@ 0x30
 801385e:	d0f9      	beq.n	8013854 <_dtoa_r+0x554>
 8013860:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8013864:	e027      	b.n	80138b6 <_dtoa_r+0x5b6>
 8013866:	ee26 6b03 	vmul.f64	d6, d6, d3
 801386a:	e7d5      	b.n	8013818 <_dtoa_r+0x518>
 801386c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013870:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8013874:	463e      	mov	r6, r7
 8013876:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801387a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801387e:	ee15 3a10 	vmov	r3, s10
 8013882:	3330      	adds	r3, #48	@ 0x30
 8013884:	f806 3b01 	strb.w	r3, [r6], #1
 8013888:	1bf3      	subs	r3, r6, r7
 801388a:	459a      	cmp	sl, r3
 801388c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8013890:	eea3 7b46 	vfms.f64	d7, d3, d6
 8013894:	d132      	bne.n	80138fc <_dtoa_r+0x5fc>
 8013896:	ee37 7b07 	vadd.f64	d7, d7, d7
 801389a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801389e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80138a2:	dc18      	bgt.n	80138d6 <_dtoa_r+0x5d6>
 80138a4:	eeb4 7b46 	vcmp.f64	d7, d6
 80138a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80138ac:	d103      	bne.n	80138b6 <_dtoa_r+0x5b6>
 80138ae:	ee15 3a10 	vmov	r3, s10
 80138b2:	07db      	lsls	r3, r3, #31
 80138b4:	d40f      	bmi.n	80138d6 <_dtoa_r+0x5d6>
 80138b6:	9901      	ldr	r1, [sp, #4]
 80138b8:	4648      	mov	r0, r9
 80138ba:	f000 fbbf 	bl	801403c <_Bfree>
 80138be:	2300      	movs	r3, #0
 80138c0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80138c2:	7033      	strb	r3, [r6, #0]
 80138c4:	f108 0301 	add.w	r3, r8, #1
 80138c8:	6013      	str	r3, [r2, #0]
 80138ca:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80138cc:	2b00      	cmp	r3, #0
 80138ce:	f000 824b 	beq.w	8013d68 <_dtoa_r+0xa68>
 80138d2:	601e      	str	r6, [r3, #0]
 80138d4:	e248      	b.n	8013d68 <_dtoa_r+0xa68>
 80138d6:	f8cd 8014 	str.w	r8, [sp, #20]
 80138da:	4633      	mov	r3, r6
 80138dc:	461e      	mov	r6, r3
 80138de:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80138e2:	2a39      	cmp	r2, #57	@ 0x39
 80138e4:	d106      	bne.n	80138f4 <_dtoa_r+0x5f4>
 80138e6:	429f      	cmp	r7, r3
 80138e8:	d1f8      	bne.n	80138dc <_dtoa_r+0x5dc>
 80138ea:	9a05      	ldr	r2, [sp, #20]
 80138ec:	3201      	adds	r2, #1
 80138ee:	9205      	str	r2, [sp, #20]
 80138f0:	2230      	movs	r2, #48	@ 0x30
 80138f2:	703a      	strb	r2, [r7, #0]
 80138f4:	781a      	ldrb	r2, [r3, #0]
 80138f6:	3201      	adds	r2, #1
 80138f8:	701a      	strb	r2, [r3, #0]
 80138fa:	e7b1      	b.n	8013860 <_dtoa_r+0x560>
 80138fc:	ee27 7b04 	vmul.f64	d7, d7, d4
 8013900:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8013904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013908:	d1b5      	bne.n	8013876 <_dtoa_r+0x576>
 801390a:	e7d4      	b.n	80138b6 <_dtoa_r+0x5b6>
 801390c:	08017390 	.word	0x08017390
 8013910:	08017368 	.word	0x08017368
 8013914:	9908      	ldr	r1, [sp, #32]
 8013916:	2900      	cmp	r1, #0
 8013918:	f000 80e9 	beq.w	8013aee <_dtoa_r+0x7ee>
 801391c:	9907      	ldr	r1, [sp, #28]
 801391e:	2901      	cmp	r1, #1
 8013920:	f300 80cb 	bgt.w	8013aba <_dtoa_r+0x7ba>
 8013924:	2d00      	cmp	r5, #0
 8013926:	f000 80c4 	beq.w	8013ab2 <_dtoa_r+0x7b2>
 801392a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801392e:	9e04      	ldr	r6, [sp, #16]
 8013930:	461c      	mov	r4, r3
 8013932:	9305      	str	r3, [sp, #20]
 8013934:	9b04      	ldr	r3, [sp, #16]
 8013936:	4413      	add	r3, r2
 8013938:	9304      	str	r3, [sp, #16]
 801393a:	9b06      	ldr	r3, [sp, #24]
 801393c:	2101      	movs	r1, #1
 801393e:	4413      	add	r3, r2
 8013940:	4648      	mov	r0, r9
 8013942:	9306      	str	r3, [sp, #24]
 8013944:	f000 fc78 	bl	8014238 <__i2b>
 8013948:	9b05      	ldr	r3, [sp, #20]
 801394a:	4605      	mov	r5, r0
 801394c:	b166      	cbz	r6, 8013968 <_dtoa_r+0x668>
 801394e:	9a06      	ldr	r2, [sp, #24]
 8013950:	2a00      	cmp	r2, #0
 8013952:	dd09      	ble.n	8013968 <_dtoa_r+0x668>
 8013954:	42b2      	cmp	r2, r6
 8013956:	9904      	ldr	r1, [sp, #16]
 8013958:	bfa8      	it	ge
 801395a:	4632      	movge	r2, r6
 801395c:	1a89      	subs	r1, r1, r2
 801395e:	9104      	str	r1, [sp, #16]
 8013960:	9906      	ldr	r1, [sp, #24]
 8013962:	1ab6      	subs	r6, r6, r2
 8013964:	1a8a      	subs	r2, r1, r2
 8013966:	9206      	str	r2, [sp, #24]
 8013968:	b30b      	cbz	r3, 80139ae <_dtoa_r+0x6ae>
 801396a:	9a08      	ldr	r2, [sp, #32]
 801396c:	2a00      	cmp	r2, #0
 801396e:	f000 80c5 	beq.w	8013afc <_dtoa_r+0x7fc>
 8013972:	2c00      	cmp	r4, #0
 8013974:	f000 80bf 	beq.w	8013af6 <_dtoa_r+0x7f6>
 8013978:	4629      	mov	r1, r5
 801397a:	4622      	mov	r2, r4
 801397c:	4648      	mov	r0, r9
 801397e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013980:	f000 fd12 	bl	80143a8 <__pow5mult>
 8013984:	9a01      	ldr	r2, [sp, #4]
 8013986:	4601      	mov	r1, r0
 8013988:	4605      	mov	r5, r0
 801398a:	4648      	mov	r0, r9
 801398c:	f000 fc6a 	bl	8014264 <__multiply>
 8013990:	9901      	ldr	r1, [sp, #4]
 8013992:	9005      	str	r0, [sp, #20]
 8013994:	4648      	mov	r0, r9
 8013996:	f000 fb51 	bl	801403c <_Bfree>
 801399a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801399c:	1b1b      	subs	r3, r3, r4
 801399e:	f000 80b0 	beq.w	8013b02 <_dtoa_r+0x802>
 80139a2:	9905      	ldr	r1, [sp, #20]
 80139a4:	461a      	mov	r2, r3
 80139a6:	4648      	mov	r0, r9
 80139a8:	f000 fcfe 	bl	80143a8 <__pow5mult>
 80139ac:	9001      	str	r0, [sp, #4]
 80139ae:	2101      	movs	r1, #1
 80139b0:	4648      	mov	r0, r9
 80139b2:	f000 fc41 	bl	8014238 <__i2b>
 80139b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80139b8:	4604      	mov	r4, r0
 80139ba:	2b00      	cmp	r3, #0
 80139bc:	f000 81da 	beq.w	8013d74 <_dtoa_r+0xa74>
 80139c0:	461a      	mov	r2, r3
 80139c2:	4601      	mov	r1, r0
 80139c4:	4648      	mov	r0, r9
 80139c6:	f000 fcef 	bl	80143a8 <__pow5mult>
 80139ca:	9b07      	ldr	r3, [sp, #28]
 80139cc:	2b01      	cmp	r3, #1
 80139ce:	4604      	mov	r4, r0
 80139d0:	f300 80a0 	bgt.w	8013b14 <_dtoa_r+0x814>
 80139d4:	9b02      	ldr	r3, [sp, #8]
 80139d6:	2b00      	cmp	r3, #0
 80139d8:	f040 8096 	bne.w	8013b08 <_dtoa_r+0x808>
 80139dc:	9b03      	ldr	r3, [sp, #12]
 80139de:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80139e2:	2a00      	cmp	r2, #0
 80139e4:	f040 8092 	bne.w	8013b0c <_dtoa_r+0x80c>
 80139e8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80139ec:	0d12      	lsrs	r2, r2, #20
 80139ee:	0512      	lsls	r2, r2, #20
 80139f0:	2a00      	cmp	r2, #0
 80139f2:	f000 808d 	beq.w	8013b10 <_dtoa_r+0x810>
 80139f6:	9b04      	ldr	r3, [sp, #16]
 80139f8:	3301      	adds	r3, #1
 80139fa:	9304      	str	r3, [sp, #16]
 80139fc:	9b06      	ldr	r3, [sp, #24]
 80139fe:	3301      	adds	r3, #1
 8013a00:	9306      	str	r3, [sp, #24]
 8013a02:	2301      	movs	r3, #1
 8013a04:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013a06:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013a08:	2b00      	cmp	r3, #0
 8013a0a:	f000 81b9 	beq.w	8013d80 <_dtoa_r+0xa80>
 8013a0e:	6922      	ldr	r2, [r4, #16]
 8013a10:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8013a14:	6910      	ldr	r0, [r2, #16]
 8013a16:	f000 fbc3 	bl	80141a0 <__hi0bits>
 8013a1a:	f1c0 0020 	rsb	r0, r0, #32
 8013a1e:	9b06      	ldr	r3, [sp, #24]
 8013a20:	4418      	add	r0, r3
 8013a22:	f010 001f 	ands.w	r0, r0, #31
 8013a26:	f000 8081 	beq.w	8013b2c <_dtoa_r+0x82c>
 8013a2a:	f1c0 0220 	rsb	r2, r0, #32
 8013a2e:	2a04      	cmp	r2, #4
 8013a30:	dd73      	ble.n	8013b1a <_dtoa_r+0x81a>
 8013a32:	9b04      	ldr	r3, [sp, #16]
 8013a34:	f1c0 001c 	rsb	r0, r0, #28
 8013a38:	4403      	add	r3, r0
 8013a3a:	9304      	str	r3, [sp, #16]
 8013a3c:	9b06      	ldr	r3, [sp, #24]
 8013a3e:	4406      	add	r6, r0
 8013a40:	4403      	add	r3, r0
 8013a42:	9306      	str	r3, [sp, #24]
 8013a44:	9b04      	ldr	r3, [sp, #16]
 8013a46:	2b00      	cmp	r3, #0
 8013a48:	dd05      	ble.n	8013a56 <_dtoa_r+0x756>
 8013a4a:	9901      	ldr	r1, [sp, #4]
 8013a4c:	461a      	mov	r2, r3
 8013a4e:	4648      	mov	r0, r9
 8013a50:	f000 fd04 	bl	801445c <__lshift>
 8013a54:	9001      	str	r0, [sp, #4]
 8013a56:	9b06      	ldr	r3, [sp, #24]
 8013a58:	2b00      	cmp	r3, #0
 8013a5a:	dd05      	ble.n	8013a68 <_dtoa_r+0x768>
 8013a5c:	4621      	mov	r1, r4
 8013a5e:	461a      	mov	r2, r3
 8013a60:	4648      	mov	r0, r9
 8013a62:	f000 fcfb 	bl	801445c <__lshift>
 8013a66:	4604      	mov	r4, r0
 8013a68:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013a6a:	2b00      	cmp	r3, #0
 8013a6c:	d060      	beq.n	8013b30 <_dtoa_r+0x830>
 8013a6e:	9801      	ldr	r0, [sp, #4]
 8013a70:	4621      	mov	r1, r4
 8013a72:	f000 fd5f 	bl	8014534 <__mcmp>
 8013a76:	2800      	cmp	r0, #0
 8013a78:	da5a      	bge.n	8013b30 <_dtoa_r+0x830>
 8013a7a:	f108 33ff 	add.w	r3, r8, #4294967295
 8013a7e:	9305      	str	r3, [sp, #20]
 8013a80:	9901      	ldr	r1, [sp, #4]
 8013a82:	2300      	movs	r3, #0
 8013a84:	220a      	movs	r2, #10
 8013a86:	4648      	mov	r0, r9
 8013a88:	f000 fafa 	bl	8014080 <__multadd>
 8013a8c:	9b08      	ldr	r3, [sp, #32]
 8013a8e:	9001      	str	r0, [sp, #4]
 8013a90:	2b00      	cmp	r3, #0
 8013a92:	f000 8177 	beq.w	8013d84 <_dtoa_r+0xa84>
 8013a96:	4629      	mov	r1, r5
 8013a98:	2300      	movs	r3, #0
 8013a9a:	220a      	movs	r2, #10
 8013a9c:	4648      	mov	r0, r9
 8013a9e:	f000 faef 	bl	8014080 <__multadd>
 8013aa2:	f1bb 0f00 	cmp.w	fp, #0
 8013aa6:	4605      	mov	r5, r0
 8013aa8:	dc6e      	bgt.n	8013b88 <_dtoa_r+0x888>
 8013aaa:	9b07      	ldr	r3, [sp, #28]
 8013aac:	2b02      	cmp	r3, #2
 8013aae:	dc48      	bgt.n	8013b42 <_dtoa_r+0x842>
 8013ab0:	e06a      	b.n	8013b88 <_dtoa_r+0x888>
 8013ab2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013ab4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8013ab8:	e739      	b.n	801392e <_dtoa_r+0x62e>
 8013aba:	f10a 34ff 	add.w	r4, sl, #4294967295
 8013abe:	42a3      	cmp	r3, r4
 8013ac0:	db07      	blt.n	8013ad2 <_dtoa_r+0x7d2>
 8013ac2:	f1ba 0f00 	cmp.w	sl, #0
 8013ac6:	eba3 0404 	sub.w	r4, r3, r4
 8013aca:	db0b      	blt.n	8013ae4 <_dtoa_r+0x7e4>
 8013acc:	9e04      	ldr	r6, [sp, #16]
 8013ace:	4652      	mov	r2, sl
 8013ad0:	e72f      	b.n	8013932 <_dtoa_r+0x632>
 8013ad2:	1ae2      	subs	r2, r4, r3
 8013ad4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013ad6:	9e04      	ldr	r6, [sp, #16]
 8013ad8:	4413      	add	r3, r2
 8013ada:	930a      	str	r3, [sp, #40]	@ 0x28
 8013adc:	4652      	mov	r2, sl
 8013ade:	4623      	mov	r3, r4
 8013ae0:	2400      	movs	r4, #0
 8013ae2:	e726      	b.n	8013932 <_dtoa_r+0x632>
 8013ae4:	9a04      	ldr	r2, [sp, #16]
 8013ae6:	eba2 060a 	sub.w	r6, r2, sl
 8013aea:	2200      	movs	r2, #0
 8013aec:	e721      	b.n	8013932 <_dtoa_r+0x632>
 8013aee:	9e04      	ldr	r6, [sp, #16]
 8013af0:	9d08      	ldr	r5, [sp, #32]
 8013af2:	461c      	mov	r4, r3
 8013af4:	e72a      	b.n	801394c <_dtoa_r+0x64c>
 8013af6:	9a01      	ldr	r2, [sp, #4]
 8013af8:	9205      	str	r2, [sp, #20]
 8013afa:	e752      	b.n	80139a2 <_dtoa_r+0x6a2>
 8013afc:	9901      	ldr	r1, [sp, #4]
 8013afe:	461a      	mov	r2, r3
 8013b00:	e751      	b.n	80139a6 <_dtoa_r+0x6a6>
 8013b02:	9b05      	ldr	r3, [sp, #20]
 8013b04:	9301      	str	r3, [sp, #4]
 8013b06:	e752      	b.n	80139ae <_dtoa_r+0x6ae>
 8013b08:	2300      	movs	r3, #0
 8013b0a:	e77b      	b.n	8013a04 <_dtoa_r+0x704>
 8013b0c:	9b02      	ldr	r3, [sp, #8]
 8013b0e:	e779      	b.n	8013a04 <_dtoa_r+0x704>
 8013b10:	920b      	str	r2, [sp, #44]	@ 0x2c
 8013b12:	e778      	b.n	8013a06 <_dtoa_r+0x706>
 8013b14:	2300      	movs	r3, #0
 8013b16:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013b18:	e779      	b.n	8013a0e <_dtoa_r+0x70e>
 8013b1a:	d093      	beq.n	8013a44 <_dtoa_r+0x744>
 8013b1c:	9b04      	ldr	r3, [sp, #16]
 8013b1e:	321c      	adds	r2, #28
 8013b20:	4413      	add	r3, r2
 8013b22:	9304      	str	r3, [sp, #16]
 8013b24:	9b06      	ldr	r3, [sp, #24]
 8013b26:	4416      	add	r6, r2
 8013b28:	4413      	add	r3, r2
 8013b2a:	e78a      	b.n	8013a42 <_dtoa_r+0x742>
 8013b2c:	4602      	mov	r2, r0
 8013b2e:	e7f5      	b.n	8013b1c <_dtoa_r+0x81c>
 8013b30:	f1ba 0f00 	cmp.w	sl, #0
 8013b34:	f8cd 8014 	str.w	r8, [sp, #20]
 8013b38:	46d3      	mov	fp, sl
 8013b3a:	dc21      	bgt.n	8013b80 <_dtoa_r+0x880>
 8013b3c:	9b07      	ldr	r3, [sp, #28]
 8013b3e:	2b02      	cmp	r3, #2
 8013b40:	dd1e      	ble.n	8013b80 <_dtoa_r+0x880>
 8013b42:	f1bb 0f00 	cmp.w	fp, #0
 8013b46:	f47f addc 	bne.w	8013702 <_dtoa_r+0x402>
 8013b4a:	4621      	mov	r1, r4
 8013b4c:	465b      	mov	r3, fp
 8013b4e:	2205      	movs	r2, #5
 8013b50:	4648      	mov	r0, r9
 8013b52:	f000 fa95 	bl	8014080 <__multadd>
 8013b56:	4601      	mov	r1, r0
 8013b58:	4604      	mov	r4, r0
 8013b5a:	9801      	ldr	r0, [sp, #4]
 8013b5c:	f000 fcea 	bl	8014534 <__mcmp>
 8013b60:	2800      	cmp	r0, #0
 8013b62:	f77f adce 	ble.w	8013702 <_dtoa_r+0x402>
 8013b66:	463e      	mov	r6, r7
 8013b68:	2331      	movs	r3, #49	@ 0x31
 8013b6a:	f806 3b01 	strb.w	r3, [r6], #1
 8013b6e:	9b05      	ldr	r3, [sp, #20]
 8013b70:	3301      	adds	r3, #1
 8013b72:	9305      	str	r3, [sp, #20]
 8013b74:	e5c9      	b.n	801370a <_dtoa_r+0x40a>
 8013b76:	f8cd 8014 	str.w	r8, [sp, #20]
 8013b7a:	4654      	mov	r4, sl
 8013b7c:	4625      	mov	r5, r4
 8013b7e:	e7f2      	b.n	8013b66 <_dtoa_r+0x866>
 8013b80:	9b08      	ldr	r3, [sp, #32]
 8013b82:	2b00      	cmp	r3, #0
 8013b84:	f000 8102 	beq.w	8013d8c <_dtoa_r+0xa8c>
 8013b88:	2e00      	cmp	r6, #0
 8013b8a:	dd05      	ble.n	8013b98 <_dtoa_r+0x898>
 8013b8c:	4629      	mov	r1, r5
 8013b8e:	4632      	mov	r2, r6
 8013b90:	4648      	mov	r0, r9
 8013b92:	f000 fc63 	bl	801445c <__lshift>
 8013b96:	4605      	mov	r5, r0
 8013b98:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013b9a:	2b00      	cmp	r3, #0
 8013b9c:	d058      	beq.n	8013c50 <_dtoa_r+0x950>
 8013b9e:	6869      	ldr	r1, [r5, #4]
 8013ba0:	4648      	mov	r0, r9
 8013ba2:	f000 fa0b 	bl	8013fbc <_Balloc>
 8013ba6:	4606      	mov	r6, r0
 8013ba8:	b928      	cbnz	r0, 8013bb6 <_dtoa_r+0x8b6>
 8013baa:	4b82      	ldr	r3, [pc, #520]	@ (8013db4 <_dtoa_r+0xab4>)
 8013bac:	4602      	mov	r2, r0
 8013bae:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8013bb2:	f7ff bbbe 	b.w	8013332 <_dtoa_r+0x32>
 8013bb6:	692a      	ldr	r2, [r5, #16]
 8013bb8:	3202      	adds	r2, #2
 8013bba:	0092      	lsls	r2, r2, #2
 8013bbc:	f105 010c 	add.w	r1, r5, #12
 8013bc0:	300c      	adds	r0, #12
 8013bc2:	f7ff fb00 	bl	80131c6 <memcpy>
 8013bc6:	2201      	movs	r2, #1
 8013bc8:	4631      	mov	r1, r6
 8013bca:	4648      	mov	r0, r9
 8013bcc:	f000 fc46 	bl	801445c <__lshift>
 8013bd0:	1c7b      	adds	r3, r7, #1
 8013bd2:	9304      	str	r3, [sp, #16]
 8013bd4:	eb07 030b 	add.w	r3, r7, fp
 8013bd8:	9309      	str	r3, [sp, #36]	@ 0x24
 8013bda:	9b02      	ldr	r3, [sp, #8]
 8013bdc:	f003 0301 	and.w	r3, r3, #1
 8013be0:	46a8      	mov	r8, r5
 8013be2:	9308      	str	r3, [sp, #32]
 8013be4:	4605      	mov	r5, r0
 8013be6:	9b04      	ldr	r3, [sp, #16]
 8013be8:	9801      	ldr	r0, [sp, #4]
 8013bea:	4621      	mov	r1, r4
 8013bec:	f103 3bff 	add.w	fp, r3, #4294967295
 8013bf0:	f7ff fafe 	bl	80131f0 <quorem>
 8013bf4:	4641      	mov	r1, r8
 8013bf6:	9002      	str	r0, [sp, #8]
 8013bf8:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8013bfc:	9801      	ldr	r0, [sp, #4]
 8013bfe:	f000 fc99 	bl	8014534 <__mcmp>
 8013c02:	462a      	mov	r2, r5
 8013c04:	9006      	str	r0, [sp, #24]
 8013c06:	4621      	mov	r1, r4
 8013c08:	4648      	mov	r0, r9
 8013c0a:	f000 fcaf 	bl	801456c <__mdiff>
 8013c0e:	68c2      	ldr	r2, [r0, #12]
 8013c10:	4606      	mov	r6, r0
 8013c12:	b9fa      	cbnz	r2, 8013c54 <_dtoa_r+0x954>
 8013c14:	4601      	mov	r1, r0
 8013c16:	9801      	ldr	r0, [sp, #4]
 8013c18:	f000 fc8c 	bl	8014534 <__mcmp>
 8013c1c:	4602      	mov	r2, r0
 8013c1e:	4631      	mov	r1, r6
 8013c20:	4648      	mov	r0, r9
 8013c22:	920a      	str	r2, [sp, #40]	@ 0x28
 8013c24:	f000 fa0a 	bl	801403c <_Bfree>
 8013c28:	9b07      	ldr	r3, [sp, #28]
 8013c2a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013c2c:	9e04      	ldr	r6, [sp, #16]
 8013c2e:	ea42 0103 	orr.w	r1, r2, r3
 8013c32:	9b08      	ldr	r3, [sp, #32]
 8013c34:	4319      	orrs	r1, r3
 8013c36:	d10f      	bne.n	8013c58 <_dtoa_r+0x958>
 8013c38:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8013c3c:	d028      	beq.n	8013c90 <_dtoa_r+0x990>
 8013c3e:	9b06      	ldr	r3, [sp, #24]
 8013c40:	2b00      	cmp	r3, #0
 8013c42:	dd02      	ble.n	8013c4a <_dtoa_r+0x94a>
 8013c44:	9b02      	ldr	r3, [sp, #8]
 8013c46:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8013c4a:	f88b a000 	strb.w	sl, [fp]
 8013c4e:	e55e      	b.n	801370e <_dtoa_r+0x40e>
 8013c50:	4628      	mov	r0, r5
 8013c52:	e7bd      	b.n	8013bd0 <_dtoa_r+0x8d0>
 8013c54:	2201      	movs	r2, #1
 8013c56:	e7e2      	b.n	8013c1e <_dtoa_r+0x91e>
 8013c58:	9b06      	ldr	r3, [sp, #24]
 8013c5a:	2b00      	cmp	r3, #0
 8013c5c:	db04      	blt.n	8013c68 <_dtoa_r+0x968>
 8013c5e:	9907      	ldr	r1, [sp, #28]
 8013c60:	430b      	orrs	r3, r1
 8013c62:	9908      	ldr	r1, [sp, #32]
 8013c64:	430b      	orrs	r3, r1
 8013c66:	d120      	bne.n	8013caa <_dtoa_r+0x9aa>
 8013c68:	2a00      	cmp	r2, #0
 8013c6a:	ddee      	ble.n	8013c4a <_dtoa_r+0x94a>
 8013c6c:	9901      	ldr	r1, [sp, #4]
 8013c6e:	2201      	movs	r2, #1
 8013c70:	4648      	mov	r0, r9
 8013c72:	f000 fbf3 	bl	801445c <__lshift>
 8013c76:	4621      	mov	r1, r4
 8013c78:	9001      	str	r0, [sp, #4]
 8013c7a:	f000 fc5b 	bl	8014534 <__mcmp>
 8013c7e:	2800      	cmp	r0, #0
 8013c80:	dc03      	bgt.n	8013c8a <_dtoa_r+0x98a>
 8013c82:	d1e2      	bne.n	8013c4a <_dtoa_r+0x94a>
 8013c84:	f01a 0f01 	tst.w	sl, #1
 8013c88:	d0df      	beq.n	8013c4a <_dtoa_r+0x94a>
 8013c8a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8013c8e:	d1d9      	bne.n	8013c44 <_dtoa_r+0x944>
 8013c90:	2339      	movs	r3, #57	@ 0x39
 8013c92:	f88b 3000 	strb.w	r3, [fp]
 8013c96:	4633      	mov	r3, r6
 8013c98:	461e      	mov	r6, r3
 8013c9a:	3b01      	subs	r3, #1
 8013c9c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8013ca0:	2a39      	cmp	r2, #57	@ 0x39
 8013ca2:	d052      	beq.n	8013d4a <_dtoa_r+0xa4a>
 8013ca4:	3201      	adds	r2, #1
 8013ca6:	701a      	strb	r2, [r3, #0]
 8013ca8:	e531      	b.n	801370e <_dtoa_r+0x40e>
 8013caa:	2a00      	cmp	r2, #0
 8013cac:	dd07      	ble.n	8013cbe <_dtoa_r+0x9be>
 8013cae:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8013cb2:	d0ed      	beq.n	8013c90 <_dtoa_r+0x990>
 8013cb4:	f10a 0301 	add.w	r3, sl, #1
 8013cb8:	f88b 3000 	strb.w	r3, [fp]
 8013cbc:	e527      	b.n	801370e <_dtoa_r+0x40e>
 8013cbe:	9b04      	ldr	r3, [sp, #16]
 8013cc0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013cc2:	f803 ac01 	strb.w	sl, [r3, #-1]
 8013cc6:	4293      	cmp	r3, r2
 8013cc8:	d029      	beq.n	8013d1e <_dtoa_r+0xa1e>
 8013cca:	9901      	ldr	r1, [sp, #4]
 8013ccc:	2300      	movs	r3, #0
 8013cce:	220a      	movs	r2, #10
 8013cd0:	4648      	mov	r0, r9
 8013cd2:	f000 f9d5 	bl	8014080 <__multadd>
 8013cd6:	45a8      	cmp	r8, r5
 8013cd8:	9001      	str	r0, [sp, #4]
 8013cda:	f04f 0300 	mov.w	r3, #0
 8013cde:	f04f 020a 	mov.w	r2, #10
 8013ce2:	4641      	mov	r1, r8
 8013ce4:	4648      	mov	r0, r9
 8013ce6:	d107      	bne.n	8013cf8 <_dtoa_r+0x9f8>
 8013ce8:	f000 f9ca 	bl	8014080 <__multadd>
 8013cec:	4680      	mov	r8, r0
 8013cee:	4605      	mov	r5, r0
 8013cf0:	9b04      	ldr	r3, [sp, #16]
 8013cf2:	3301      	adds	r3, #1
 8013cf4:	9304      	str	r3, [sp, #16]
 8013cf6:	e776      	b.n	8013be6 <_dtoa_r+0x8e6>
 8013cf8:	f000 f9c2 	bl	8014080 <__multadd>
 8013cfc:	4629      	mov	r1, r5
 8013cfe:	4680      	mov	r8, r0
 8013d00:	2300      	movs	r3, #0
 8013d02:	220a      	movs	r2, #10
 8013d04:	4648      	mov	r0, r9
 8013d06:	f000 f9bb 	bl	8014080 <__multadd>
 8013d0a:	4605      	mov	r5, r0
 8013d0c:	e7f0      	b.n	8013cf0 <_dtoa_r+0x9f0>
 8013d0e:	f1bb 0f00 	cmp.w	fp, #0
 8013d12:	bfcc      	ite	gt
 8013d14:	465e      	movgt	r6, fp
 8013d16:	2601      	movle	r6, #1
 8013d18:	443e      	add	r6, r7
 8013d1a:	f04f 0800 	mov.w	r8, #0
 8013d1e:	9901      	ldr	r1, [sp, #4]
 8013d20:	2201      	movs	r2, #1
 8013d22:	4648      	mov	r0, r9
 8013d24:	f000 fb9a 	bl	801445c <__lshift>
 8013d28:	4621      	mov	r1, r4
 8013d2a:	9001      	str	r0, [sp, #4]
 8013d2c:	f000 fc02 	bl	8014534 <__mcmp>
 8013d30:	2800      	cmp	r0, #0
 8013d32:	dcb0      	bgt.n	8013c96 <_dtoa_r+0x996>
 8013d34:	d102      	bne.n	8013d3c <_dtoa_r+0xa3c>
 8013d36:	f01a 0f01 	tst.w	sl, #1
 8013d3a:	d1ac      	bne.n	8013c96 <_dtoa_r+0x996>
 8013d3c:	4633      	mov	r3, r6
 8013d3e:	461e      	mov	r6, r3
 8013d40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013d44:	2a30      	cmp	r2, #48	@ 0x30
 8013d46:	d0fa      	beq.n	8013d3e <_dtoa_r+0xa3e>
 8013d48:	e4e1      	b.n	801370e <_dtoa_r+0x40e>
 8013d4a:	429f      	cmp	r7, r3
 8013d4c:	d1a4      	bne.n	8013c98 <_dtoa_r+0x998>
 8013d4e:	9b05      	ldr	r3, [sp, #20]
 8013d50:	3301      	adds	r3, #1
 8013d52:	9305      	str	r3, [sp, #20]
 8013d54:	2331      	movs	r3, #49	@ 0x31
 8013d56:	703b      	strb	r3, [r7, #0]
 8013d58:	e4d9      	b.n	801370e <_dtoa_r+0x40e>
 8013d5a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013d5c:	4f16      	ldr	r7, [pc, #88]	@ (8013db8 <_dtoa_r+0xab8>)
 8013d5e:	b11b      	cbz	r3, 8013d68 <_dtoa_r+0xa68>
 8013d60:	f107 0308 	add.w	r3, r7, #8
 8013d64:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8013d66:	6013      	str	r3, [r2, #0]
 8013d68:	4638      	mov	r0, r7
 8013d6a:	b011      	add	sp, #68	@ 0x44
 8013d6c:	ecbd 8b02 	vpop	{d8}
 8013d70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d74:	9b07      	ldr	r3, [sp, #28]
 8013d76:	2b01      	cmp	r3, #1
 8013d78:	f77f ae2c 	ble.w	80139d4 <_dtoa_r+0x6d4>
 8013d7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013d7e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013d80:	2001      	movs	r0, #1
 8013d82:	e64c      	b.n	8013a1e <_dtoa_r+0x71e>
 8013d84:	f1bb 0f00 	cmp.w	fp, #0
 8013d88:	f77f aed8 	ble.w	8013b3c <_dtoa_r+0x83c>
 8013d8c:	463e      	mov	r6, r7
 8013d8e:	9801      	ldr	r0, [sp, #4]
 8013d90:	4621      	mov	r1, r4
 8013d92:	f7ff fa2d 	bl	80131f0 <quorem>
 8013d96:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8013d9a:	f806 ab01 	strb.w	sl, [r6], #1
 8013d9e:	1bf2      	subs	r2, r6, r7
 8013da0:	4593      	cmp	fp, r2
 8013da2:	ddb4      	ble.n	8013d0e <_dtoa_r+0xa0e>
 8013da4:	9901      	ldr	r1, [sp, #4]
 8013da6:	2300      	movs	r3, #0
 8013da8:	220a      	movs	r2, #10
 8013daa:	4648      	mov	r0, r9
 8013dac:	f000 f968 	bl	8014080 <__multadd>
 8013db0:	9001      	str	r0, [sp, #4]
 8013db2:	e7ec      	b.n	8013d8e <_dtoa_r+0xa8e>
 8013db4:	08017235 	.word	0x08017235
 8013db8:	080171b9 	.word	0x080171b9

08013dbc <_free_r>:
 8013dbc:	b538      	push	{r3, r4, r5, lr}
 8013dbe:	4605      	mov	r5, r0
 8013dc0:	2900      	cmp	r1, #0
 8013dc2:	d041      	beq.n	8013e48 <_free_r+0x8c>
 8013dc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013dc8:	1f0c      	subs	r4, r1, #4
 8013dca:	2b00      	cmp	r3, #0
 8013dcc:	bfb8      	it	lt
 8013dce:	18e4      	addlt	r4, r4, r3
 8013dd0:	f000 f8e8 	bl	8013fa4 <__malloc_lock>
 8013dd4:	4a1d      	ldr	r2, [pc, #116]	@ (8013e4c <_free_r+0x90>)
 8013dd6:	6813      	ldr	r3, [r2, #0]
 8013dd8:	b933      	cbnz	r3, 8013de8 <_free_r+0x2c>
 8013dda:	6063      	str	r3, [r4, #4]
 8013ddc:	6014      	str	r4, [r2, #0]
 8013dde:	4628      	mov	r0, r5
 8013de0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013de4:	f000 b8e4 	b.w	8013fb0 <__malloc_unlock>
 8013de8:	42a3      	cmp	r3, r4
 8013dea:	d908      	bls.n	8013dfe <_free_r+0x42>
 8013dec:	6820      	ldr	r0, [r4, #0]
 8013dee:	1821      	adds	r1, r4, r0
 8013df0:	428b      	cmp	r3, r1
 8013df2:	bf01      	itttt	eq
 8013df4:	6819      	ldreq	r1, [r3, #0]
 8013df6:	685b      	ldreq	r3, [r3, #4]
 8013df8:	1809      	addeq	r1, r1, r0
 8013dfa:	6021      	streq	r1, [r4, #0]
 8013dfc:	e7ed      	b.n	8013dda <_free_r+0x1e>
 8013dfe:	461a      	mov	r2, r3
 8013e00:	685b      	ldr	r3, [r3, #4]
 8013e02:	b10b      	cbz	r3, 8013e08 <_free_r+0x4c>
 8013e04:	42a3      	cmp	r3, r4
 8013e06:	d9fa      	bls.n	8013dfe <_free_r+0x42>
 8013e08:	6811      	ldr	r1, [r2, #0]
 8013e0a:	1850      	adds	r0, r2, r1
 8013e0c:	42a0      	cmp	r0, r4
 8013e0e:	d10b      	bne.n	8013e28 <_free_r+0x6c>
 8013e10:	6820      	ldr	r0, [r4, #0]
 8013e12:	4401      	add	r1, r0
 8013e14:	1850      	adds	r0, r2, r1
 8013e16:	4283      	cmp	r3, r0
 8013e18:	6011      	str	r1, [r2, #0]
 8013e1a:	d1e0      	bne.n	8013dde <_free_r+0x22>
 8013e1c:	6818      	ldr	r0, [r3, #0]
 8013e1e:	685b      	ldr	r3, [r3, #4]
 8013e20:	6053      	str	r3, [r2, #4]
 8013e22:	4408      	add	r0, r1
 8013e24:	6010      	str	r0, [r2, #0]
 8013e26:	e7da      	b.n	8013dde <_free_r+0x22>
 8013e28:	d902      	bls.n	8013e30 <_free_r+0x74>
 8013e2a:	230c      	movs	r3, #12
 8013e2c:	602b      	str	r3, [r5, #0]
 8013e2e:	e7d6      	b.n	8013dde <_free_r+0x22>
 8013e30:	6820      	ldr	r0, [r4, #0]
 8013e32:	1821      	adds	r1, r4, r0
 8013e34:	428b      	cmp	r3, r1
 8013e36:	bf04      	itt	eq
 8013e38:	6819      	ldreq	r1, [r3, #0]
 8013e3a:	685b      	ldreq	r3, [r3, #4]
 8013e3c:	6063      	str	r3, [r4, #4]
 8013e3e:	bf04      	itt	eq
 8013e40:	1809      	addeq	r1, r1, r0
 8013e42:	6021      	streq	r1, [r4, #0]
 8013e44:	6054      	str	r4, [r2, #4]
 8013e46:	e7ca      	b.n	8013dde <_free_r+0x22>
 8013e48:	bd38      	pop	{r3, r4, r5, pc}
 8013e4a:	bf00      	nop
 8013e4c:	24001a80 	.word	0x24001a80

08013e50 <malloc>:
 8013e50:	4b02      	ldr	r3, [pc, #8]	@ (8013e5c <malloc+0xc>)
 8013e52:	4601      	mov	r1, r0
 8013e54:	6818      	ldr	r0, [r3, #0]
 8013e56:	f000 b825 	b.w	8013ea4 <_malloc_r>
 8013e5a:	bf00      	nop
 8013e5c:	24000044 	.word	0x24000044

08013e60 <sbrk_aligned>:
 8013e60:	b570      	push	{r4, r5, r6, lr}
 8013e62:	4e0f      	ldr	r6, [pc, #60]	@ (8013ea0 <sbrk_aligned+0x40>)
 8013e64:	460c      	mov	r4, r1
 8013e66:	6831      	ldr	r1, [r6, #0]
 8013e68:	4605      	mov	r5, r0
 8013e6a:	b911      	cbnz	r1, 8013e72 <sbrk_aligned+0x12>
 8013e6c:	f001 ffae 	bl	8015dcc <_sbrk_r>
 8013e70:	6030      	str	r0, [r6, #0]
 8013e72:	4621      	mov	r1, r4
 8013e74:	4628      	mov	r0, r5
 8013e76:	f001 ffa9 	bl	8015dcc <_sbrk_r>
 8013e7a:	1c43      	adds	r3, r0, #1
 8013e7c:	d103      	bne.n	8013e86 <sbrk_aligned+0x26>
 8013e7e:	f04f 34ff 	mov.w	r4, #4294967295
 8013e82:	4620      	mov	r0, r4
 8013e84:	bd70      	pop	{r4, r5, r6, pc}
 8013e86:	1cc4      	adds	r4, r0, #3
 8013e88:	f024 0403 	bic.w	r4, r4, #3
 8013e8c:	42a0      	cmp	r0, r4
 8013e8e:	d0f8      	beq.n	8013e82 <sbrk_aligned+0x22>
 8013e90:	1a21      	subs	r1, r4, r0
 8013e92:	4628      	mov	r0, r5
 8013e94:	f001 ff9a 	bl	8015dcc <_sbrk_r>
 8013e98:	3001      	adds	r0, #1
 8013e9a:	d1f2      	bne.n	8013e82 <sbrk_aligned+0x22>
 8013e9c:	e7ef      	b.n	8013e7e <sbrk_aligned+0x1e>
 8013e9e:	bf00      	nop
 8013ea0:	24001a7c 	.word	0x24001a7c

08013ea4 <_malloc_r>:
 8013ea4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013ea8:	1ccd      	adds	r5, r1, #3
 8013eaa:	f025 0503 	bic.w	r5, r5, #3
 8013eae:	3508      	adds	r5, #8
 8013eb0:	2d0c      	cmp	r5, #12
 8013eb2:	bf38      	it	cc
 8013eb4:	250c      	movcc	r5, #12
 8013eb6:	2d00      	cmp	r5, #0
 8013eb8:	4606      	mov	r6, r0
 8013eba:	db01      	blt.n	8013ec0 <_malloc_r+0x1c>
 8013ebc:	42a9      	cmp	r1, r5
 8013ebe:	d904      	bls.n	8013eca <_malloc_r+0x26>
 8013ec0:	230c      	movs	r3, #12
 8013ec2:	6033      	str	r3, [r6, #0]
 8013ec4:	2000      	movs	r0, #0
 8013ec6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013eca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013fa0 <_malloc_r+0xfc>
 8013ece:	f000 f869 	bl	8013fa4 <__malloc_lock>
 8013ed2:	f8d8 3000 	ldr.w	r3, [r8]
 8013ed6:	461c      	mov	r4, r3
 8013ed8:	bb44      	cbnz	r4, 8013f2c <_malloc_r+0x88>
 8013eda:	4629      	mov	r1, r5
 8013edc:	4630      	mov	r0, r6
 8013ede:	f7ff ffbf 	bl	8013e60 <sbrk_aligned>
 8013ee2:	1c43      	adds	r3, r0, #1
 8013ee4:	4604      	mov	r4, r0
 8013ee6:	d158      	bne.n	8013f9a <_malloc_r+0xf6>
 8013ee8:	f8d8 4000 	ldr.w	r4, [r8]
 8013eec:	4627      	mov	r7, r4
 8013eee:	2f00      	cmp	r7, #0
 8013ef0:	d143      	bne.n	8013f7a <_malloc_r+0xd6>
 8013ef2:	2c00      	cmp	r4, #0
 8013ef4:	d04b      	beq.n	8013f8e <_malloc_r+0xea>
 8013ef6:	6823      	ldr	r3, [r4, #0]
 8013ef8:	4639      	mov	r1, r7
 8013efa:	4630      	mov	r0, r6
 8013efc:	eb04 0903 	add.w	r9, r4, r3
 8013f00:	f001 ff64 	bl	8015dcc <_sbrk_r>
 8013f04:	4581      	cmp	r9, r0
 8013f06:	d142      	bne.n	8013f8e <_malloc_r+0xea>
 8013f08:	6821      	ldr	r1, [r4, #0]
 8013f0a:	1a6d      	subs	r5, r5, r1
 8013f0c:	4629      	mov	r1, r5
 8013f0e:	4630      	mov	r0, r6
 8013f10:	f7ff ffa6 	bl	8013e60 <sbrk_aligned>
 8013f14:	3001      	adds	r0, #1
 8013f16:	d03a      	beq.n	8013f8e <_malloc_r+0xea>
 8013f18:	6823      	ldr	r3, [r4, #0]
 8013f1a:	442b      	add	r3, r5
 8013f1c:	6023      	str	r3, [r4, #0]
 8013f1e:	f8d8 3000 	ldr.w	r3, [r8]
 8013f22:	685a      	ldr	r2, [r3, #4]
 8013f24:	bb62      	cbnz	r2, 8013f80 <_malloc_r+0xdc>
 8013f26:	f8c8 7000 	str.w	r7, [r8]
 8013f2a:	e00f      	b.n	8013f4c <_malloc_r+0xa8>
 8013f2c:	6822      	ldr	r2, [r4, #0]
 8013f2e:	1b52      	subs	r2, r2, r5
 8013f30:	d420      	bmi.n	8013f74 <_malloc_r+0xd0>
 8013f32:	2a0b      	cmp	r2, #11
 8013f34:	d917      	bls.n	8013f66 <_malloc_r+0xc2>
 8013f36:	1961      	adds	r1, r4, r5
 8013f38:	42a3      	cmp	r3, r4
 8013f3a:	6025      	str	r5, [r4, #0]
 8013f3c:	bf18      	it	ne
 8013f3e:	6059      	strne	r1, [r3, #4]
 8013f40:	6863      	ldr	r3, [r4, #4]
 8013f42:	bf08      	it	eq
 8013f44:	f8c8 1000 	streq.w	r1, [r8]
 8013f48:	5162      	str	r2, [r4, r5]
 8013f4a:	604b      	str	r3, [r1, #4]
 8013f4c:	4630      	mov	r0, r6
 8013f4e:	f000 f82f 	bl	8013fb0 <__malloc_unlock>
 8013f52:	f104 000b 	add.w	r0, r4, #11
 8013f56:	1d23      	adds	r3, r4, #4
 8013f58:	f020 0007 	bic.w	r0, r0, #7
 8013f5c:	1ac2      	subs	r2, r0, r3
 8013f5e:	bf1c      	itt	ne
 8013f60:	1a1b      	subne	r3, r3, r0
 8013f62:	50a3      	strne	r3, [r4, r2]
 8013f64:	e7af      	b.n	8013ec6 <_malloc_r+0x22>
 8013f66:	6862      	ldr	r2, [r4, #4]
 8013f68:	42a3      	cmp	r3, r4
 8013f6a:	bf0c      	ite	eq
 8013f6c:	f8c8 2000 	streq.w	r2, [r8]
 8013f70:	605a      	strne	r2, [r3, #4]
 8013f72:	e7eb      	b.n	8013f4c <_malloc_r+0xa8>
 8013f74:	4623      	mov	r3, r4
 8013f76:	6864      	ldr	r4, [r4, #4]
 8013f78:	e7ae      	b.n	8013ed8 <_malloc_r+0x34>
 8013f7a:	463c      	mov	r4, r7
 8013f7c:	687f      	ldr	r7, [r7, #4]
 8013f7e:	e7b6      	b.n	8013eee <_malloc_r+0x4a>
 8013f80:	461a      	mov	r2, r3
 8013f82:	685b      	ldr	r3, [r3, #4]
 8013f84:	42a3      	cmp	r3, r4
 8013f86:	d1fb      	bne.n	8013f80 <_malloc_r+0xdc>
 8013f88:	2300      	movs	r3, #0
 8013f8a:	6053      	str	r3, [r2, #4]
 8013f8c:	e7de      	b.n	8013f4c <_malloc_r+0xa8>
 8013f8e:	230c      	movs	r3, #12
 8013f90:	6033      	str	r3, [r6, #0]
 8013f92:	4630      	mov	r0, r6
 8013f94:	f000 f80c 	bl	8013fb0 <__malloc_unlock>
 8013f98:	e794      	b.n	8013ec4 <_malloc_r+0x20>
 8013f9a:	6005      	str	r5, [r0, #0]
 8013f9c:	e7d6      	b.n	8013f4c <_malloc_r+0xa8>
 8013f9e:	bf00      	nop
 8013fa0:	24001a80 	.word	0x24001a80

08013fa4 <__malloc_lock>:
 8013fa4:	4801      	ldr	r0, [pc, #4]	@ (8013fac <__malloc_lock+0x8>)
 8013fa6:	f7ff b90c 	b.w	80131c2 <__retarget_lock_acquire_recursive>
 8013faa:	bf00      	nop
 8013fac:	24001a78 	.word	0x24001a78

08013fb0 <__malloc_unlock>:
 8013fb0:	4801      	ldr	r0, [pc, #4]	@ (8013fb8 <__malloc_unlock+0x8>)
 8013fb2:	f7ff b907 	b.w	80131c4 <__retarget_lock_release_recursive>
 8013fb6:	bf00      	nop
 8013fb8:	24001a78 	.word	0x24001a78

08013fbc <_Balloc>:
 8013fbc:	b570      	push	{r4, r5, r6, lr}
 8013fbe:	69c6      	ldr	r6, [r0, #28]
 8013fc0:	4604      	mov	r4, r0
 8013fc2:	460d      	mov	r5, r1
 8013fc4:	b976      	cbnz	r6, 8013fe4 <_Balloc+0x28>
 8013fc6:	2010      	movs	r0, #16
 8013fc8:	f7ff ff42 	bl	8013e50 <malloc>
 8013fcc:	4602      	mov	r2, r0
 8013fce:	61e0      	str	r0, [r4, #28]
 8013fd0:	b920      	cbnz	r0, 8013fdc <_Balloc+0x20>
 8013fd2:	4b18      	ldr	r3, [pc, #96]	@ (8014034 <_Balloc+0x78>)
 8013fd4:	4818      	ldr	r0, [pc, #96]	@ (8014038 <_Balloc+0x7c>)
 8013fd6:	216b      	movs	r1, #107	@ 0x6b
 8013fd8:	f001 ff12 	bl	8015e00 <__assert_func>
 8013fdc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013fe0:	6006      	str	r6, [r0, #0]
 8013fe2:	60c6      	str	r6, [r0, #12]
 8013fe4:	69e6      	ldr	r6, [r4, #28]
 8013fe6:	68f3      	ldr	r3, [r6, #12]
 8013fe8:	b183      	cbz	r3, 801400c <_Balloc+0x50>
 8013fea:	69e3      	ldr	r3, [r4, #28]
 8013fec:	68db      	ldr	r3, [r3, #12]
 8013fee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013ff2:	b9b8      	cbnz	r0, 8014024 <_Balloc+0x68>
 8013ff4:	2101      	movs	r1, #1
 8013ff6:	fa01 f605 	lsl.w	r6, r1, r5
 8013ffa:	1d72      	adds	r2, r6, #5
 8013ffc:	0092      	lsls	r2, r2, #2
 8013ffe:	4620      	mov	r0, r4
 8014000:	f001 ff1c 	bl	8015e3c <_calloc_r>
 8014004:	b160      	cbz	r0, 8014020 <_Balloc+0x64>
 8014006:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801400a:	e00e      	b.n	801402a <_Balloc+0x6e>
 801400c:	2221      	movs	r2, #33	@ 0x21
 801400e:	2104      	movs	r1, #4
 8014010:	4620      	mov	r0, r4
 8014012:	f001 ff13 	bl	8015e3c <_calloc_r>
 8014016:	69e3      	ldr	r3, [r4, #28]
 8014018:	60f0      	str	r0, [r6, #12]
 801401a:	68db      	ldr	r3, [r3, #12]
 801401c:	2b00      	cmp	r3, #0
 801401e:	d1e4      	bne.n	8013fea <_Balloc+0x2e>
 8014020:	2000      	movs	r0, #0
 8014022:	bd70      	pop	{r4, r5, r6, pc}
 8014024:	6802      	ldr	r2, [r0, #0]
 8014026:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801402a:	2300      	movs	r3, #0
 801402c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8014030:	e7f7      	b.n	8014022 <_Balloc+0x66>
 8014032:	bf00      	nop
 8014034:	080171c6 	.word	0x080171c6
 8014038:	08017246 	.word	0x08017246

0801403c <_Bfree>:
 801403c:	b570      	push	{r4, r5, r6, lr}
 801403e:	69c6      	ldr	r6, [r0, #28]
 8014040:	4605      	mov	r5, r0
 8014042:	460c      	mov	r4, r1
 8014044:	b976      	cbnz	r6, 8014064 <_Bfree+0x28>
 8014046:	2010      	movs	r0, #16
 8014048:	f7ff ff02 	bl	8013e50 <malloc>
 801404c:	4602      	mov	r2, r0
 801404e:	61e8      	str	r0, [r5, #28]
 8014050:	b920      	cbnz	r0, 801405c <_Bfree+0x20>
 8014052:	4b09      	ldr	r3, [pc, #36]	@ (8014078 <_Bfree+0x3c>)
 8014054:	4809      	ldr	r0, [pc, #36]	@ (801407c <_Bfree+0x40>)
 8014056:	218f      	movs	r1, #143	@ 0x8f
 8014058:	f001 fed2 	bl	8015e00 <__assert_func>
 801405c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014060:	6006      	str	r6, [r0, #0]
 8014062:	60c6      	str	r6, [r0, #12]
 8014064:	b13c      	cbz	r4, 8014076 <_Bfree+0x3a>
 8014066:	69eb      	ldr	r3, [r5, #28]
 8014068:	6862      	ldr	r2, [r4, #4]
 801406a:	68db      	ldr	r3, [r3, #12]
 801406c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8014070:	6021      	str	r1, [r4, #0]
 8014072:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8014076:	bd70      	pop	{r4, r5, r6, pc}
 8014078:	080171c6 	.word	0x080171c6
 801407c:	08017246 	.word	0x08017246

08014080 <__multadd>:
 8014080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014084:	690d      	ldr	r5, [r1, #16]
 8014086:	4607      	mov	r7, r0
 8014088:	460c      	mov	r4, r1
 801408a:	461e      	mov	r6, r3
 801408c:	f101 0c14 	add.w	ip, r1, #20
 8014090:	2000      	movs	r0, #0
 8014092:	f8dc 3000 	ldr.w	r3, [ip]
 8014096:	b299      	uxth	r1, r3
 8014098:	fb02 6101 	mla	r1, r2, r1, r6
 801409c:	0c1e      	lsrs	r6, r3, #16
 801409e:	0c0b      	lsrs	r3, r1, #16
 80140a0:	fb02 3306 	mla	r3, r2, r6, r3
 80140a4:	b289      	uxth	r1, r1
 80140a6:	3001      	adds	r0, #1
 80140a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80140ac:	4285      	cmp	r5, r0
 80140ae:	f84c 1b04 	str.w	r1, [ip], #4
 80140b2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80140b6:	dcec      	bgt.n	8014092 <__multadd+0x12>
 80140b8:	b30e      	cbz	r6, 80140fe <__multadd+0x7e>
 80140ba:	68a3      	ldr	r3, [r4, #8]
 80140bc:	42ab      	cmp	r3, r5
 80140be:	dc19      	bgt.n	80140f4 <__multadd+0x74>
 80140c0:	6861      	ldr	r1, [r4, #4]
 80140c2:	4638      	mov	r0, r7
 80140c4:	3101      	adds	r1, #1
 80140c6:	f7ff ff79 	bl	8013fbc <_Balloc>
 80140ca:	4680      	mov	r8, r0
 80140cc:	b928      	cbnz	r0, 80140da <__multadd+0x5a>
 80140ce:	4602      	mov	r2, r0
 80140d0:	4b0c      	ldr	r3, [pc, #48]	@ (8014104 <__multadd+0x84>)
 80140d2:	480d      	ldr	r0, [pc, #52]	@ (8014108 <__multadd+0x88>)
 80140d4:	21ba      	movs	r1, #186	@ 0xba
 80140d6:	f001 fe93 	bl	8015e00 <__assert_func>
 80140da:	6922      	ldr	r2, [r4, #16]
 80140dc:	3202      	adds	r2, #2
 80140de:	f104 010c 	add.w	r1, r4, #12
 80140e2:	0092      	lsls	r2, r2, #2
 80140e4:	300c      	adds	r0, #12
 80140e6:	f7ff f86e 	bl	80131c6 <memcpy>
 80140ea:	4621      	mov	r1, r4
 80140ec:	4638      	mov	r0, r7
 80140ee:	f7ff ffa5 	bl	801403c <_Bfree>
 80140f2:	4644      	mov	r4, r8
 80140f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80140f8:	3501      	adds	r5, #1
 80140fa:	615e      	str	r6, [r3, #20]
 80140fc:	6125      	str	r5, [r4, #16]
 80140fe:	4620      	mov	r0, r4
 8014100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014104:	08017235 	.word	0x08017235
 8014108:	08017246 	.word	0x08017246

0801410c <__s2b>:
 801410c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014110:	460c      	mov	r4, r1
 8014112:	4615      	mov	r5, r2
 8014114:	461f      	mov	r7, r3
 8014116:	2209      	movs	r2, #9
 8014118:	3308      	adds	r3, #8
 801411a:	4606      	mov	r6, r0
 801411c:	fb93 f3f2 	sdiv	r3, r3, r2
 8014120:	2100      	movs	r1, #0
 8014122:	2201      	movs	r2, #1
 8014124:	429a      	cmp	r2, r3
 8014126:	db09      	blt.n	801413c <__s2b+0x30>
 8014128:	4630      	mov	r0, r6
 801412a:	f7ff ff47 	bl	8013fbc <_Balloc>
 801412e:	b940      	cbnz	r0, 8014142 <__s2b+0x36>
 8014130:	4602      	mov	r2, r0
 8014132:	4b19      	ldr	r3, [pc, #100]	@ (8014198 <__s2b+0x8c>)
 8014134:	4819      	ldr	r0, [pc, #100]	@ (801419c <__s2b+0x90>)
 8014136:	21d3      	movs	r1, #211	@ 0xd3
 8014138:	f001 fe62 	bl	8015e00 <__assert_func>
 801413c:	0052      	lsls	r2, r2, #1
 801413e:	3101      	adds	r1, #1
 8014140:	e7f0      	b.n	8014124 <__s2b+0x18>
 8014142:	9b08      	ldr	r3, [sp, #32]
 8014144:	6143      	str	r3, [r0, #20]
 8014146:	2d09      	cmp	r5, #9
 8014148:	f04f 0301 	mov.w	r3, #1
 801414c:	6103      	str	r3, [r0, #16]
 801414e:	dd16      	ble.n	801417e <__s2b+0x72>
 8014150:	f104 0909 	add.w	r9, r4, #9
 8014154:	46c8      	mov	r8, r9
 8014156:	442c      	add	r4, r5
 8014158:	f818 3b01 	ldrb.w	r3, [r8], #1
 801415c:	4601      	mov	r1, r0
 801415e:	3b30      	subs	r3, #48	@ 0x30
 8014160:	220a      	movs	r2, #10
 8014162:	4630      	mov	r0, r6
 8014164:	f7ff ff8c 	bl	8014080 <__multadd>
 8014168:	45a0      	cmp	r8, r4
 801416a:	d1f5      	bne.n	8014158 <__s2b+0x4c>
 801416c:	f1a5 0408 	sub.w	r4, r5, #8
 8014170:	444c      	add	r4, r9
 8014172:	1b2d      	subs	r5, r5, r4
 8014174:	1963      	adds	r3, r4, r5
 8014176:	42bb      	cmp	r3, r7
 8014178:	db04      	blt.n	8014184 <__s2b+0x78>
 801417a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801417e:	340a      	adds	r4, #10
 8014180:	2509      	movs	r5, #9
 8014182:	e7f6      	b.n	8014172 <__s2b+0x66>
 8014184:	f814 3b01 	ldrb.w	r3, [r4], #1
 8014188:	4601      	mov	r1, r0
 801418a:	3b30      	subs	r3, #48	@ 0x30
 801418c:	220a      	movs	r2, #10
 801418e:	4630      	mov	r0, r6
 8014190:	f7ff ff76 	bl	8014080 <__multadd>
 8014194:	e7ee      	b.n	8014174 <__s2b+0x68>
 8014196:	bf00      	nop
 8014198:	08017235 	.word	0x08017235
 801419c:	08017246 	.word	0x08017246

080141a0 <__hi0bits>:
 80141a0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80141a4:	4603      	mov	r3, r0
 80141a6:	bf36      	itet	cc
 80141a8:	0403      	lslcc	r3, r0, #16
 80141aa:	2000      	movcs	r0, #0
 80141ac:	2010      	movcc	r0, #16
 80141ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80141b2:	bf3c      	itt	cc
 80141b4:	021b      	lslcc	r3, r3, #8
 80141b6:	3008      	addcc	r0, #8
 80141b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80141bc:	bf3c      	itt	cc
 80141be:	011b      	lslcc	r3, r3, #4
 80141c0:	3004      	addcc	r0, #4
 80141c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80141c6:	bf3c      	itt	cc
 80141c8:	009b      	lslcc	r3, r3, #2
 80141ca:	3002      	addcc	r0, #2
 80141cc:	2b00      	cmp	r3, #0
 80141ce:	db05      	blt.n	80141dc <__hi0bits+0x3c>
 80141d0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80141d4:	f100 0001 	add.w	r0, r0, #1
 80141d8:	bf08      	it	eq
 80141da:	2020      	moveq	r0, #32
 80141dc:	4770      	bx	lr

080141de <__lo0bits>:
 80141de:	6803      	ldr	r3, [r0, #0]
 80141e0:	4602      	mov	r2, r0
 80141e2:	f013 0007 	ands.w	r0, r3, #7
 80141e6:	d00b      	beq.n	8014200 <__lo0bits+0x22>
 80141e8:	07d9      	lsls	r1, r3, #31
 80141ea:	d421      	bmi.n	8014230 <__lo0bits+0x52>
 80141ec:	0798      	lsls	r0, r3, #30
 80141ee:	bf49      	itett	mi
 80141f0:	085b      	lsrmi	r3, r3, #1
 80141f2:	089b      	lsrpl	r3, r3, #2
 80141f4:	2001      	movmi	r0, #1
 80141f6:	6013      	strmi	r3, [r2, #0]
 80141f8:	bf5c      	itt	pl
 80141fa:	6013      	strpl	r3, [r2, #0]
 80141fc:	2002      	movpl	r0, #2
 80141fe:	4770      	bx	lr
 8014200:	b299      	uxth	r1, r3
 8014202:	b909      	cbnz	r1, 8014208 <__lo0bits+0x2a>
 8014204:	0c1b      	lsrs	r3, r3, #16
 8014206:	2010      	movs	r0, #16
 8014208:	b2d9      	uxtb	r1, r3
 801420a:	b909      	cbnz	r1, 8014210 <__lo0bits+0x32>
 801420c:	3008      	adds	r0, #8
 801420e:	0a1b      	lsrs	r3, r3, #8
 8014210:	0719      	lsls	r1, r3, #28
 8014212:	bf04      	itt	eq
 8014214:	091b      	lsreq	r3, r3, #4
 8014216:	3004      	addeq	r0, #4
 8014218:	0799      	lsls	r1, r3, #30
 801421a:	bf04      	itt	eq
 801421c:	089b      	lsreq	r3, r3, #2
 801421e:	3002      	addeq	r0, #2
 8014220:	07d9      	lsls	r1, r3, #31
 8014222:	d403      	bmi.n	801422c <__lo0bits+0x4e>
 8014224:	085b      	lsrs	r3, r3, #1
 8014226:	f100 0001 	add.w	r0, r0, #1
 801422a:	d003      	beq.n	8014234 <__lo0bits+0x56>
 801422c:	6013      	str	r3, [r2, #0]
 801422e:	4770      	bx	lr
 8014230:	2000      	movs	r0, #0
 8014232:	4770      	bx	lr
 8014234:	2020      	movs	r0, #32
 8014236:	4770      	bx	lr

08014238 <__i2b>:
 8014238:	b510      	push	{r4, lr}
 801423a:	460c      	mov	r4, r1
 801423c:	2101      	movs	r1, #1
 801423e:	f7ff febd 	bl	8013fbc <_Balloc>
 8014242:	4602      	mov	r2, r0
 8014244:	b928      	cbnz	r0, 8014252 <__i2b+0x1a>
 8014246:	4b05      	ldr	r3, [pc, #20]	@ (801425c <__i2b+0x24>)
 8014248:	4805      	ldr	r0, [pc, #20]	@ (8014260 <__i2b+0x28>)
 801424a:	f240 1145 	movw	r1, #325	@ 0x145
 801424e:	f001 fdd7 	bl	8015e00 <__assert_func>
 8014252:	2301      	movs	r3, #1
 8014254:	6144      	str	r4, [r0, #20]
 8014256:	6103      	str	r3, [r0, #16]
 8014258:	bd10      	pop	{r4, pc}
 801425a:	bf00      	nop
 801425c:	08017235 	.word	0x08017235
 8014260:	08017246 	.word	0x08017246

08014264 <__multiply>:
 8014264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014268:	4617      	mov	r7, r2
 801426a:	690a      	ldr	r2, [r1, #16]
 801426c:	693b      	ldr	r3, [r7, #16]
 801426e:	429a      	cmp	r2, r3
 8014270:	bfa8      	it	ge
 8014272:	463b      	movge	r3, r7
 8014274:	4689      	mov	r9, r1
 8014276:	bfa4      	itt	ge
 8014278:	460f      	movge	r7, r1
 801427a:	4699      	movge	r9, r3
 801427c:	693d      	ldr	r5, [r7, #16]
 801427e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8014282:	68bb      	ldr	r3, [r7, #8]
 8014284:	6879      	ldr	r1, [r7, #4]
 8014286:	eb05 060a 	add.w	r6, r5, sl
 801428a:	42b3      	cmp	r3, r6
 801428c:	b085      	sub	sp, #20
 801428e:	bfb8      	it	lt
 8014290:	3101      	addlt	r1, #1
 8014292:	f7ff fe93 	bl	8013fbc <_Balloc>
 8014296:	b930      	cbnz	r0, 80142a6 <__multiply+0x42>
 8014298:	4602      	mov	r2, r0
 801429a:	4b41      	ldr	r3, [pc, #260]	@ (80143a0 <__multiply+0x13c>)
 801429c:	4841      	ldr	r0, [pc, #260]	@ (80143a4 <__multiply+0x140>)
 801429e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80142a2:	f001 fdad 	bl	8015e00 <__assert_func>
 80142a6:	f100 0414 	add.w	r4, r0, #20
 80142aa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80142ae:	4623      	mov	r3, r4
 80142b0:	2200      	movs	r2, #0
 80142b2:	4573      	cmp	r3, lr
 80142b4:	d320      	bcc.n	80142f8 <__multiply+0x94>
 80142b6:	f107 0814 	add.w	r8, r7, #20
 80142ba:	f109 0114 	add.w	r1, r9, #20
 80142be:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80142c2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80142c6:	9302      	str	r3, [sp, #8]
 80142c8:	1beb      	subs	r3, r5, r7
 80142ca:	3b15      	subs	r3, #21
 80142cc:	f023 0303 	bic.w	r3, r3, #3
 80142d0:	3304      	adds	r3, #4
 80142d2:	3715      	adds	r7, #21
 80142d4:	42bd      	cmp	r5, r7
 80142d6:	bf38      	it	cc
 80142d8:	2304      	movcc	r3, #4
 80142da:	9301      	str	r3, [sp, #4]
 80142dc:	9b02      	ldr	r3, [sp, #8]
 80142de:	9103      	str	r1, [sp, #12]
 80142e0:	428b      	cmp	r3, r1
 80142e2:	d80c      	bhi.n	80142fe <__multiply+0x9a>
 80142e4:	2e00      	cmp	r6, #0
 80142e6:	dd03      	ble.n	80142f0 <__multiply+0x8c>
 80142e8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80142ec:	2b00      	cmp	r3, #0
 80142ee:	d055      	beq.n	801439c <__multiply+0x138>
 80142f0:	6106      	str	r6, [r0, #16]
 80142f2:	b005      	add	sp, #20
 80142f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80142f8:	f843 2b04 	str.w	r2, [r3], #4
 80142fc:	e7d9      	b.n	80142b2 <__multiply+0x4e>
 80142fe:	f8b1 a000 	ldrh.w	sl, [r1]
 8014302:	f1ba 0f00 	cmp.w	sl, #0
 8014306:	d01f      	beq.n	8014348 <__multiply+0xe4>
 8014308:	46c4      	mov	ip, r8
 801430a:	46a1      	mov	r9, r4
 801430c:	2700      	movs	r7, #0
 801430e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8014312:	f8d9 3000 	ldr.w	r3, [r9]
 8014316:	fa1f fb82 	uxth.w	fp, r2
 801431a:	b29b      	uxth	r3, r3
 801431c:	fb0a 330b 	mla	r3, sl, fp, r3
 8014320:	443b      	add	r3, r7
 8014322:	f8d9 7000 	ldr.w	r7, [r9]
 8014326:	0c12      	lsrs	r2, r2, #16
 8014328:	0c3f      	lsrs	r7, r7, #16
 801432a:	fb0a 7202 	mla	r2, sl, r2, r7
 801432e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8014332:	b29b      	uxth	r3, r3
 8014334:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014338:	4565      	cmp	r5, ip
 801433a:	f849 3b04 	str.w	r3, [r9], #4
 801433e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8014342:	d8e4      	bhi.n	801430e <__multiply+0xaa>
 8014344:	9b01      	ldr	r3, [sp, #4]
 8014346:	50e7      	str	r7, [r4, r3]
 8014348:	9b03      	ldr	r3, [sp, #12]
 801434a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801434e:	3104      	adds	r1, #4
 8014350:	f1b9 0f00 	cmp.w	r9, #0
 8014354:	d020      	beq.n	8014398 <__multiply+0x134>
 8014356:	6823      	ldr	r3, [r4, #0]
 8014358:	4647      	mov	r7, r8
 801435a:	46a4      	mov	ip, r4
 801435c:	f04f 0a00 	mov.w	sl, #0
 8014360:	f8b7 b000 	ldrh.w	fp, [r7]
 8014364:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8014368:	fb09 220b 	mla	r2, r9, fp, r2
 801436c:	4452      	add	r2, sl
 801436e:	b29b      	uxth	r3, r3
 8014370:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014374:	f84c 3b04 	str.w	r3, [ip], #4
 8014378:	f857 3b04 	ldr.w	r3, [r7], #4
 801437c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014380:	f8bc 3000 	ldrh.w	r3, [ip]
 8014384:	fb09 330a 	mla	r3, r9, sl, r3
 8014388:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801438c:	42bd      	cmp	r5, r7
 801438e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014392:	d8e5      	bhi.n	8014360 <__multiply+0xfc>
 8014394:	9a01      	ldr	r2, [sp, #4]
 8014396:	50a3      	str	r3, [r4, r2]
 8014398:	3404      	adds	r4, #4
 801439a:	e79f      	b.n	80142dc <__multiply+0x78>
 801439c:	3e01      	subs	r6, #1
 801439e:	e7a1      	b.n	80142e4 <__multiply+0x80>
 80143a0:	08017235 	.word	0x08017235
 80143a4:	08017246 	.word	0x08017246

080143a8 <__pow5mult>:
 80143a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80143ac:	4615      	mov	r5, r2
 80143ae:	f012 0203 	ands.w	r2, r2, #3
 80143b2:	4607      	mov	r7, r0
 80143b4:	460e      	mov	r6, r1
 80143b6:	d007      	beq.n	80143c8 <__pow5mult+0x20>
 80143b8:	4c25      	ldr	r4, [pc, #148]	@ (8014450 <__pow5mult+0xa8>)
 80143ba:	3a01      	subs	r2, #1
 80143bc:	2300      	movs	r3, #0
 80143be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80143c2:	f7ff fe5d 	bl	8014080 <__multadd>
 80143c6:	4606      	mov	r6, r0
 80143c8:	10ad      	asrs	r5, r5, #2
 80143ca:	d03d      	beq.n	8014448 <__pow5mult+0xa0>
 80143cc:	69fc      	ldr	r4, [r7, #28]
 80143ce:	b97c      	cbnz	r4, 80143f0 <__pow5mult+0x48>
 80143d0:	2010      	movs	r0, #16
 80143d2:	f7ff fd3d 	bl	8013e50 <malloc>
 80143d6:	4602      	mov	r2, r0
 80143d8:	61f8      	str	r0, [r7, #28]
 80143da:	b928      	cbnz	r0, 80143e8 <__pow5mult+0x40>
 80143dc:	4b1d      	ldr	r3, [pc, #116]	@ (8014454 <__pow5mult+0xac>)
 80143de:	481e      	ldr	r0, [pc, #120]	@ (8014458 <__pow5mult+0xb0>)
 80143e0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80143e4:	f001 fd0c 	bl	8015e00 <__assert_func>
 80143e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80143ec:	6004      	str	r4, [r0, #0]
 80143ee:	60c4      	str	r4, [r0, #12]
 80143f0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80143f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80143f8:	b94c      	cbnz	r4, 801440e <__pow5mult+0x66>
 80143fa:	f240 2171 	movw	r1, #625	@ 0x271
 80143fe:	4638      	mov	r0, r7
 8014400:	f7ff ff1a 	bl	8014238 <__i2b>
 8014404:	2300      	movs	r3, #0
 8014406:	f8c8 0008 	str.w	r0, [r8, #8]
 801440a:	4604      	mov	r4, r0
 801440c:	6003      	str	r3, [r0, #0]
 801440e:	f04f 0900 	mov.w	r9, #0
 8014412:	07eb      	lsls	r3, r5, #31
 8014414:	d50a      	bpl.n	801442c <__pow5mult+0x84>
 8014416:	4631      	mov	r1, r6
 8014418:	4622      	mov	r2, r4
 801441a:	4638      	mov	r0, r7
 801441c:	f7ff ff22 	bl	8014264 <__multiply>
 8014420:	4631      	mov	r1, r6
 8014422:	4680      	mov	r8, r0
 8014424:	4638      	mov	r0, r7
 8014426:	f7ff fe09 	bl	801403c <_Bfree>
 801442a:	4646      	mov	r6, r8
 801442c:	106d      	asrs	r5, r5, #1
 801442e:	d00b      	beq.n	8014448 <__pow5mult+0xa0>
 8014430:	6820      	ldr	r0, [r4, #0]
 8014432:	b938      	cbnz	r0, 8014444 <__pow5mult+0x9c>
 8014434:	4622      	mov	r2, r4
 8014436:	4621      	mov	r1, r4
 8014438:	4638      	mov	r0, r7
 801443a:	f7ff ff13 	bl	8014264 <__multiply>
 801443e:	6020      	str	r0, [r4, #0]
 8014440:	f8c0 9000 	str.w	r9, [r0]
 8014444:	4604      	mov	r4, r0
 8014446:	e7e4      	b.n	8014412 <__pow5mult+0x6a>
 8014448:	4630      	mov	r0, r6
 801444a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801444e:	bf00      	nop
 8014450:	08017358 	.word	0x08017358
 8014454:	080171c6 	.word	0x080171c6
 8014458:	08017246 	.word	0x08017246

0801445c <__lshift>:
 801445c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014460:	460c      	mov	r4, r1
 8014462:	6849      	ldr	r1, [r1, #4]
 8014464:	6923      	ldr	r3, [r4, #16]
 8014466:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801446a:	68a3      	ldr	r3, [r4, #8]
 801446c:	4607      	mov	r7, r0
 801446e:	4691      	mov	r9, r2
 8014470:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014474:	f108 0601 	add.w	r6, r8, #1
 8014478:	42b3      	cmp	r3, r6
 801447a:	db0b      	blt.n	8014494 <__lshift+0x38>
 801447c:	4638      	mov	r0, r7
 801447e:	f7ff fd9d 	bl	8013fbc <_Balloc>
 8014482:	4605      	mov	r5, r0
 8014484:	b948      	cbnz	r0, 801449a <__lshift+0x3e>
 8014486:	4602      	mov	r2, r0
 8014488:	4b28      	ldr	r3, [pc, #160]	@ (801452c <__lshift+0xd0>)
 801448a:	4829      	ldr	r0, [pc, #164]	@ (8014530 <__lshift+0xd4>)
 801448c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8014490:	f001 fcb6 	bl	8015e00 <__assert_func>
 8014494:	3101      	adds	r1, #1
 8014496:	005b      	lsls	r3, r3, #1
 8014498:	e7ee      	b.n	8014478 <__lshift+0x1c>
 801449a:	2300      	movs	r3, #0
 801449c:	f100 0114 	add.w	r1, r0, #20
 80144a0:	f100 0210 	add.w	r2, r0, #16
 80144a4:	4618      	mov	r0, r3
 80144a6:	4553      	cmp	r3, sl
 80144a8:	db33      	blt.n	8014512 <__lshift+0xb6>
 80144aa:	6920      	ldr	r0, [r4, #16]
 80144ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80144b0:	f104 0314 	add.w	r3, r4, #20
 80144b4:	f019 091f 	ands.w	r9, r9, #31
 80144b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80144bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80144c0:	d02b      	beq.n	801451a <__lshift+0xbe>
 80144c2:	f1c9 0e20 	rsb	lr, r9, #32
 80144c6:	468a      	mov	sl, r1
 80144c8:	2200      	movs	r2, #0
 80144ca:	6818      	ldr	r0, [r3, #0]
 80144cc:	fa00 f009 	lsl.w	r0, r0, r9
 80144d0:	4310      	orrs	r0, r2
 80144d2:	f84a 0b04 	str.w	r0, [sl], #4
 80144d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80144da:	459c      	cmp	ip, r3
 80144dc:	fa22 f20e 	lsr.w	r2, r2, lr
 80144e0:	d8f3      	bhi.n	80144ca <__lshift+0x6e>
 80144e2:	ebac 0304 	sub.w	r3, ip, r4
 80144e6:	3b15      	subs	r3, #21
 80144e8:	f023 0303 	bic.w	r3, r3, #3
 80144ec:	3304      	adds	r3, #4
 80144ee:	f104 0015 	add.w	r0, r4, #21
 80144f2:	4560      	cmp	r0, ip
 80144f4:	bf88      	it	hi
 80144f6:	2304      	movhi	r3, #4
 80144f8:	50ca      	str	r2, [r1, r3]
 80144fa:	b10a      	cbz	r2, 8014500 <__lshift+0xa4>
 80144fc:	f108 0602 	add.w	r6, r8, #2
 8014500:	3e01      	subs	r6, #1
 8014502:	4638      	mov	r0, r7
 8014504:	612e      	str	r6, [r5, #16]
 8014506:	4621      	mov	r1, r4
 8014508:	f7ff fd98 	bl	801403c <_Bfree>
 801450c:	4628      	mov	r0, r5
 801450e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014512:	f842 0f04 	str.w	r0, [r2, #4]!
 8014516:	3301      	adds	r3, #1
 8014518:	e7c5      	b.n	80144a6 <__lshift+0x4a>
 801451a:	3904      	subs	r1, #4
 801451c:	f853 2b04 	ldr.w	r2, [r3], #4
 8014520:	f841 2f04 	str.w	r2, [r1, #4]!
 8014524:	459c      	cmp	ip, r3
 8014526:	d8f9      	bhi.n	801451c <__lshift+0xc0>
 8014528:	e7ea      	b.n	8014500 <__lshift+0xa4>
 801452a:	bf00      	nop
 801452c:	08017235 	.word	0x08017235
 8014530:	08017246 	.word	0x08017246

08014534 <__mcmp>:
 8014534:	690a      	ldr	r2, [r1, #16]
 8014536:	4603      	mov	r3, r0
 8014538:	6900      	ldr	r0, [r0, #16]
 801453a:	1a80      	subs	r0, r0, r2
 801453c:	b530      	push	{r4, r5, lr}
 801453e:	d10e      	bne.n	801455e <__mcmp+0x2a>
 8014540:	3314      	adds	r3, #20
 8014542:	3114      	adds	r1, #20
 8014544:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8014548:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801454c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8014550:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8014554:	4295      	cmp	r5, r2
 8014556:	d003      	beq.n	8014560 <__mcmp+0x2c>
 8014558:	d205      	bcs.n	8014566 <__mcmp+0x32>
 801455a:	f04f 30ff 	mov.w	r0, #4294967295
 801455e:	bd30      	pop	{r4, r5, pc}
 8014560:	42a3      	cmp	r3, r4
 8014562:	d3f3      	bcc.n	801454c <__mcmp+0x18>
 8014564:	e7fb      	b.n	801455e <__mcmp+0x2a>
 8014566:	2001      	movs	r0, #1
 8014568:	e7f9      	b.n	801455e <__mcmp+0x2a>
	...

0801456c <__mdiff>:
 801456c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014570:	4689      	mov	r9, r1
 8014572:	4606      	mov	r6, r0
 8014574:	4611      	mov	r1, r2
 8014576:	4648      	mov	r0, r9
 8014578:	4614      	mov	r4, r2
 801457a:	f7ff ffdb 	bl	8014534 <__mcmp>
 801457e:	1e05      	subs	r5, r0, #0
 8014580:	d112      	bne.n	80145a8 <__mdiff+0x3c>
 8014582:	4629      	mov	r1, r5
 8014584:	4630      	mov	r0, r6
 8014586:	f7ff fd19 	bl	8013fbc <_Balloc>
 801458a:	4602      	mov	r2, r0
 801458c:	b928      	cbnz	r0, 801459a <__mdiff+0x2e>
 801458e:	4b3f      	ldr	r3, [pc, #252]	@ (801468c <__mdiff+0x120>)
 8014590:	f240 2137 	movw	r1, #567	@ 0x237
 8014594:	483e      	ldr	r0, [pc, #248]	@ (8014690 <__mdiff+0x124>)
 8014596:	f001 fc33 	bl	8015e00 <__assert_func>
 801459a:	2301      	movs	r3, #1
 801459c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80145a0:	4610      	mov	r0, r2
 80145a2:	b003      	add	sp, #12
 80145a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80145a8:	bfbc      	itt	lt
 80145aa:	464b      	movlt	r3, r9
 80145ac:	46a1      	movlt	r9, r4
 80145ae:	4630      	mov	r0, r6
 80145b0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80145b4:	bfba      	itte	lt
 80145b6:	461c      	movlt	r4, r3
 80145b8:	2501      	movlt	r5, #1
 80145ba:	2500      	movge	r5, #0
 80145bc:	f7ff fcfe 	bl	8013fbc <_Balloc>
 80145c0:	4602      	mov	r2, r0
 80145c2:	b918      	cbnz	r0, 80145cc <__mdiff+0x60>
 80145c4:	4b31      	ldr	r3, [pc, #196]	@ (801468c <__mdiff+0x120>)
 80145c6:	f240 2145 	movw	r1, #581	@ 0x245
 80145ca:	e7e3      	b.n	8014594 <__mdiff+0x28>
 80145cc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80145d0:	6926      	ldr	r6, [r4, #16]
 80145d2:	60c5      	str	r5, [r0, #12]
 80145d4:	f109 0310 	add.w	r3, r9, #16
 80145d8:	f109 0514 	add.w	r5, r9, #20
 80145dc:	f104 0e14 	add.w	lr, r4, #20
 80145e0:	f100 0b14 	add.w	fp, r0, #20
 80145e4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80145e8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80145ec:	9301      	str	r3, [sp, #4]
 80145ee:	46d9      	mov	r9, fp
 80145f0:	f04f 0c00 	mov.w	ip, #0
 80145f4:	9b01      	ldr	r3, [sp, #4]
 80145f6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80145fa:	f853 af04 	ldr.w	sl, [r3, #4]!
 80145fe:	9301      	str	r3, [sp, #4]
 8014600:	fa1f f38a 	uxth.w	r3, sl
 8014604:	4619      	mov	r1, r3
 8014606:	b283      	uxth	r3, r0
 8014608:	1acb      	subs	r3, r1, r3
 801460a:	0c00      	lsrs	r0, r0, #16
 801460c:	4463      	add	r3, ip
 801460e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8014612:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8014616:	b29b      	uxth	r3, r3
 8014618:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801461c:	4576      	cmp	r6, lr
 801461e:	f849 3b04 	str.w	r3, [r9], #4
 8014622:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014626:	d8e5      	bhi.n	80145f4 <__mdiff+0x88>
 8014628:	1b33      	subs	r3, r6, r4
 801462a:	3b15      	subs	r3, #21
 801462c:	f023 0303 	bic.w	r3, r3, #3
 8014630:	3415      	adds	r4, #21
 8014632:	3304      	adds	r3, #4
 8014634:	42a6      	cmp	r6, r4
 8014636:	bf38      	it	cc
 8014638:	2304      	movcc	r3, #4
 801463a:	441d      	add	r5, r3
 801463c:	445b      	add	r3, fp
 801463e:	461e      	mov	r6, r3
 8014640:	462c      	mov	r4, r5
 8014642:	4544      	cmp	r4, r8
 8014644:	d30e      	bcc.n	8014664 <__mdiff+0xf8>
 8014646:	f108 0103 	add.w	r1, r8, #3
 801464a:	1b49      	subs	r1, r1, r5
 801464c:	f021 0103 	bic.w	r1, r1, #3
 8014650:	3d03      	subs	r5, #3
 8014652:	45a8      	cmp	r8, r5
 8014654:	bf38      	it	cc
 8014656:	2100      	movcc	r1, #0
 8014658:	440b      	add	r3, r1
 801465a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801465e:	b191      	cbz	r1, 8014686 <__mdiff+0x11a>
 8014660:	6117      	str	r7, [r2, #16]
 8014662:	e79d      	b.n	80145a0 <__mdiff+0x34>
 8014664:	f854 1b04 	ldr.w	r1, [r4], #4
 8014668:	46e6      	mov	lr, ip
 801466a:	0c08      	lsrs	r0, r1, #16
 801466c:	fa1c fc81 	uxtah	ip, ip, r1
 8014670:	4471      	add	r1, lr
 8014672:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8014676:	b289      	uxth	r1, r1
 8014678:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801467c:	f846 1b04 	str.w	r1, [r6], #4
 8014680:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014684:	e7dd      	b.n	8014642 <__mdiff+0xd6>
 8014686:	3f01      	subs	r7, #1
 8014688:	e7e7      	b.n	801465a <__mdiff+0xee>
 801468a:	bf00      	nop
 801468c:	08017235 	.word	0x08017235
 8014690:	08017246 	.word	0x08017246

08014694 <__ulp>:
 8014694:	b082      	sub	sp, #8
 8014696:	ed8d 0b00 	vstr	d0, [sp]
 801469a:	9a01      	ldr	r2, [sp, #4]
 801469c:	4b0f      	ldr	r3, [pc, #60]	@ (80146dc <__ulp+0x48>)
 801469e:	4013      	ands	r3, r2
 80146a0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80146a4:	2b00      	cmp	r3, #0
 80146a6:	dc08      	bgt.n	80146ba <__ulp+0x26>
 80146a8:	425b      	negs	r3, r3
 80146aa:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80146ae:	ea4f 5223 	mov.w	r2, r3, asr #20
 80146b2:	da04      	bge.n	80146be <__ulp+0x2a>
 80146b4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80146b8:	4113      	asrs	r3, r2
 80146ba:	2200      	movs	r2, #0
 80146bc:	e008      	b.n	80146d0 <__ulp+0x3c>
 80146be:	f1a2 0314 	sub.w	r3, r2, #20
 80146c2:	2b1e      	cmp	r3, #30
 80146c4:	bfda      	itte	le
 80146c6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80146ca:	40da      	lsrle	r2, r3
 80146cc:	2201      	movgt	r2, #1
 80146ce:	2300      	movs	r3, #0
 80146d0:	4619      	mov	r1, r3
 80146d2:	4610      	mov	r0, r2
 80146d4:	ec41 0b10 	vmov	d0, r0, r1
 80146d8:	b002      	add	sp, #8
 80146da:	4770      	bx	lr
 80146dc:	7ff00000 	.word	0x7ff00000

080146e0 <__b2d>:
 80146e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80146e4:	6906      	ldr	r6, [r0, #16]
 80146e6:	f100 0814 	add.w	r8, r0, #20
 80146ea:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80146ee:	1f37      	subs	r7, r6, #4
 80146f0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80146f4:	4610      	mov	r0, r2
 80146f6:	f7ff fd53 	bl	80141a0 <__hi0bits>
 80146fa:	f1c0 0320 	rsb	r3, r0, #32
 80146fe:	280a      	cmp	r0, #10
 8014700:	600b      	str	r3, [r1, #0]
 8014702:	491b      	ldr	r1, [pc, #108]	@ (8014770 <__b2d+0x90>)
 8014704:	dc15      	bgt.n	8014732 <__b2d+0x52>
 8014706:	f1c0 0c0b 	rsb	ip, r0, #11
 801470a:	fa22 f30c 	lsr.w	r3, r2, ip
 801470e:	45b8      	cmp	r8, r7
 8014710:	ea43 0501 	orr.w	r5, r3, r1
 8014714:	bf34      	ite	cc
 8014716:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801471a:	2300      	movcs	r3, #0
 801471c:	3015      	adds	r0, #21
 801471e:	fa02 f000 	lsl.w	r0, r2, r0
 8014722:	fa23 f30c 	lsr.w	r3, r3, ip
 8014726:	4303      	orrs	r3, r0
 8014728:	461c      	mov	r4, r3
 801472a:	ec45 4b10 	vmov	d0, r4, r5
 801472e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014732:	45b8      	cmp	r8, r7
 8014734:	bf3a      	itte	cc
 8014736:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801473a:	f1a6 0708 	subcc.w	r7, r6, #8
 801473e:	2300      	movcs	r3, #0
 8014740:	380b      	subs	r0, #11
 8014742:	d012      	beq.n	801476a <__b2d+0x8a>
 8014744:	f1c0 0120 	rsb	r1, r0, #32
 8014748:	fa23 f401 	lsr.w	r4, r3, r1
 801474c:	4082      	lsls	r2, r0
 801474e:	4322      	orrs	r2, r4
 8014750:	4547      	cmp	r7, r8
 8014752:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8014756:	bf8c      	ite	hi
 8014758:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801475c:	2200      	movls	r2, #0
 801475e:	4083      	lsls	r3, r0
 8014760:	40ca      	lsrs	r2, r1
 8014762:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8014766:	4313      	orrs	r3, r2
 8014768:	e7de      	b.n	8014728 <__b2d+0x48>
 801476a:	ea42 0501 	orr.w	r5, r2, r1
 801476e:	e7db      	b.n	8014728 <__b2d+0x48>
 8014770:	3ff00000 	.word	0x3ff00000

08014774 <__d2b>:
 8014774:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014778:	460f      	mov	r7, r1
 801477a:	2101      	movs	r1, #1
 801477c:	ec59 8b10 	vmov	r8, r9, d0
 8014780:	4616      	mov	r6, r2
 8014782:	f7ff fc1b 	bl	8013fbc <_Balloc>
 8014786:	4604      	mov	r4, r0
 8014788:	b930      	cbnz	r0, 8014798 <__d2b+0x24>
 801478a:	4602      	mov	r2, r0
 801478c:	4b23      	ldr	r3, [pc, #140]	@ (801481c <__d2b+0xa8>)
 801478e:	4824      	ldr	r0, [pc, #144]	@ (8014820 <__d2b+0xac>)
 8014790:	f240 310f 	movw	r1, #783	@ 0x30f
 8014794:	f001 fb34 	bl	8015e00 <__assert_func>
 8014798:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801479c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80147a0:	b10d      	cbz	r5, 80147a6 <__d2b+0x32>
 80147a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80147a6:	9301      	str	r3, [sp, #4]
 80147a8:	f1b8 0300 	subs.w	r3, r8, #0
 80147ac:	d023      	beq.n	80147f6 <__d2b+0x82>
 80147ae:	4668      	mov	r0, sp
 80147b0:	9300      	str	r3, [sp, #0]
 80147b2:	f7ff fd14 	bl	80141de <__lo0bits>
 80147b6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80147ba:	b1d0      	cbz	r0, 80147f2 <__d2b+0x7e>
 80147bc:	f1c0 0320 	rsb	r3, r0, #32
 80147c0:	fa02 f303 	lsl.w	r3, r2, r3
 80147c4:	430b      	orrs	r3, r1
 80147c6:	40c2      	lsrs	r2, r0
 80147c8:	6163      	str	r3, [r4, #20]
 80147ca:	9201      	str	r2, [sp, #4]
 80147cc:	9b01      	ldr	r3, [sp, #4]
 80147ce:	61a3      	str	r3, [r4, #24]
 80147d0:	2b00      	cmp	r3, #0
 80147d2:	bf0c      	ite	eq
 80147d4:	2201      	moveq	r2, #1
 80147d6:	2202      	movne	r2, #2
 80147d8:	6122      	str	r2, [r4, #16]
 80147da:	b1a5      	cbz	r5, 8014806 <__d2b+0x92>
 80147dc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80147e0:	4405      	add	r5, r0
 80147e2:	603d      	str	r5, [r7, #0]
 80147e4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80147e8:	6030      	str	r0, [r6, #0]
 80147ea:	4620      	mov	r0, r4
 80147ec:	b003      	add	sp, #12
 80147ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80147f2:	6161      	str	r1, [r4, #20]
 80147f4:	e7ea      	b.n	80147cc <__d2b+0x58>
 80147f6:	a801      	add	r0, sp, #4
 80147f8:	f7ff fcf1 	bl	80141de <__lo0bits>
 80147fc:	9b01      	ldr	r3, [sp, #4]
 80147fe:	6163      	str	r3, [r4, #20]
 8014800:	3020      	adds	r0, #32
 8014802:	2201      	movs	r2, #1
 8014804:	e7e8      	b.n	80147d8 <__d2b+0x64>
 8014806:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801480a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801480e:	6038      	str	r0, [r7, #0]
 8014810:	6918      	ldr	r0, [r3, #16]
 8014812:	f7ff fcc5 	bl	80141a0 <__hi0bits>
 8014816:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801481a:	e7e5      	b.n	80147e8 <__d2b+0x74>
 801481c:	08017235 	.word	0x08017235
 8014820:	08017246 	.word	0x08017246

08014824 <__ratio>:
 8014824:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014828:	4688      	mov	r8, r1
 801482a:	4669      	mov	r1, sp
 801482c:	4681      	mov	r9, r0
 801482e:	f7ff ff57 	bl	80146e0 <__b2d>
 8014832:	a901      	add	r1, sp, #4
 8014834:	4640      	mov	r0, r8
 8014836:	ec55 4b10 	vmov	r4, r5, d0
 801483a:	f7ff ff51 	bl	80146e0 <__b2d>
 801483e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8014842:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8014846:	1ad2      	subs	r2, r2, r3
 8014848:	e9dd 3100 	ldrd	r3, r1, [sp]
 801484c:	1a5b      	subs	r3, r3, r1
 801484e:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8014852:	ec57 6b10 	vmov	r6, r7, d0
 8014856:	2b00      	cmp	r3, #0
 8014858:	bfd6      	itet	le
 801485a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801485e:	462a      	movgt	r2, r5
 8014860:	463a      	movle	r2, r7
 8014862:	46ab      	mov	fp, r5
 8014864:	46a2      	mov	sl, r4
 8014866:	bfce      	itee	gt
 8014868:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 801486c:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8014870:	ee00 3a90 	vmovle	s1, r3
 8014874:	ec4b ab17 	vmov	d7, sl, fp
 8014878:	ee87 0b00 	vdiv.f64	d0, d7, d0
 801487c:	b003      	add	sp, #12
 801487e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014882 <__copybits>:
 8014882:	3901      	subs	r1, #1
 8014884:	b570      	push	{r4, r5, r6, lr}
 8014886:	1149      	asrs	r1, r1, #5
 8014888:	6914      	ldr	r4, [r2, #16]
 801488a:	3101      	adds	r1, #1
 801488c:	f102 0314 	add.w	r3, r2, #20
 8014890:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8014894:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8014898:	1f05      	subs	r5, r0, #4
 801489a:	42a3      	cmp	r3, r4
 801489c:	d30c      	bcc.n	80148b8 <__copybits+0x36>
 801489e:	1aa3      	subs	r3, r4, r2
 80148a0:	3b11      	subs	r3, #17
 80148a2:	f023 0303 	bic.w	r3, r3, #3
 80148a6:	3211      	adds	r2, #17
 80148a8:	42a2      	cmp	r2, r4
 80148aa:	bf88      	it	hi
 80148ac:	2300      	movhi	r3, #0
 80148ae:	4418      	add	r0, r3
 80148b0:	2300      	movs	r3, #0
 80148b2:	4288      	cmp	r0, r1
 80148b4:	d305      	bcc.n	80148c2 <__copybits+0x40>
 80148b6:	bd70      	pop	{r4, r5, r6, pc}
 80148b8:	f853 6b04 	ldr.w	r6, [r3], #4
 80148bc:	f845 6f04 	str.w	r6, [r5, #4]!
 80148c0:	e7eb      	b.n	801489a <__copybits+0x18>
 80148c2:	f840 3b04 	str.w	r3, [r0], #4
 80148c6:	e7f4      	b.n	80148b2 <__copybits+0x30>

080148c8 <__any_on>:
 80148c8:	f100 0214 	add.w	r2, r0, #20
 80148cc:	6900      	ldr	r0, [r0, #16]
 80148ce:	114b      	asrs	r3, r1, #5
 80148d0:	4298      	cmp	r0, r3
 80148d2:	b510      	push	{r4, lr}
 80148d4:	db11      	blt.n	80148fa <__any_on+0x32>
 80148d6:	dd0a      	ble.n	80148ee <__any_on+0x26>
 80148d8:	f011 011f 	ands.w	r1, r1, #31
 80148dc:	d007      	beq.n	80148ee <__any_on+0x26>
 80148de:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80148e2:	fa24 f001 	lsr.w	r0, r4, r1
 80148e6:	fa00 f101 	lsl.w	r1, r0, r1
 80148ea:	428c      	cmp	r4, r1
 80148ec:	d10b      	bne.n	8014906 <__any_on+0x3e>
 80148ee:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80148f2:	4293      	cmp	r3, r2
 80148f4:	d803      	bhi.n	80148fe <__any_on+0x36>
 80148f6:	2000      	movs	r0, #0
 80148f8:	bd10      	pop	{r4, pc}
 80148fa:	4603      	mov	r3, r0
 80148fc:	e7f7      	b.n	80148ee <__any_on+0x26>
 80148fe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8014902:	2900      	cmp	r1, #0
 8014904:	d0f5      	beq.n	80148f2 <__any_on+0x2a>
 8014906:	2001      	movs	r0, #1
 8014908:	e7f6      	b.n	80148f8 <__any_on+0x30>

0801490a <sulp>:
 801490a:	b570      	push	{r4, r5, r6, lr}
 801490c:	4604      	mov	r4, r0
 801490e:	460d      	mov	r5, r1
 8014910:	4616      	mov	r6, r2
 8014912:	ec45 4b10 	vmov	d0, r4, r5
 8014916:	f7ff febd 	bl	8014694 <__ulp>
 801491a:	b17e      	cbz	r6, 801493c <sulp+0x32>
 801491c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8014920:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8014924:	2b00      	cmp	r3, #0
 8014926:	dd09      	ble.n	801493c <sulp+0x32>
 8014928:	051b      	lsls	r3, r3, #20
 801492a:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 801492e:	2000      	movs	r0, #0
 8014930:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8014934:	ec41 0b17 	vmov	d7, r0, r1
 8014938:	ee20 0b07 	vmul.f64	d0, d0, d7
 801493c:	bd70      	pop	{r4, r5, r6, pc}
	...

08014940 <_strtod_l>:
 8014940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014944:	ed2d 8b0a 	vpush	{d8-d12}
 8014948:	b097      	sub	sp, #92	@ 0x5c
 801494a:	4688      	mov	r8, r1
 801494c:	920e      	str	r2, [sp, #56]	@ 0x38
 801494e:	2200      	movs	r2, #0
 8014950:	9212      	str	r2, [sp, #72]	@ 0x48
 8014952:	9005      	str	r0, [sp, #20]
 8014954:	f04f 0a00 	mov.w	sl, #0
 8014958:	f04f 0b00 	mov.w	fp, #0
 801495c:	460a      	mov	r2, r1
 801495e:	9211      	str	r2, [sp, #68]	@ 0x44
 8014960:	7811      	ldrb	r1, [r2, #0]
 8014962:	292b      	cmp	r1, #43	@ 0x2b
 8014964:	d04c      	beq.n	8014a00 <_strtod_l+0xc0>
 8014966:	d839      	bhi.n	80149dc <_strtod_l+0x9c>
 8014968:	290d      	cmp	r1, #13
 801496a:	d833      	bhi.n	80149d4 <_strtod_l+0x94>
 801496c:	2908      	cmp	r1, #8
 801496e:	d833      	bhi.n	80149d8 <_strtod_l+0x98>
 8014970:	2900      	cmp	r1, #0
 8014972:	d03c      	beq.n	80149ee <_strtod_l+0xae>
 8014974:	2200      	movs	r2, #0
 8014976:	9208      	str	r2, [sp, #32]
 8014978:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 801497a:	782a      	ldrb	r2, [r5, #0]
 801497c:	2a30      	cmp	r2, #48	@ 0x30
 801497e:	f040 80b7 	bne.w	8014af0 <_strtod_l+0x1b0>
 8014982:	786a      	ldrb	r2, [r5, #1]
 8014984:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8014988:	2a58      	cmp	r2, #88	@ 0x58
 801498a:	d170      	bne.n	8014a6e <_strtod_l+0x12e>
 801498c:	9302      	str	r3, [sp, #8]
 801498e:	9b08      	ldr	r3, [sp, #32]
 8014990:	9301      	str	r3, [sp, #4]
 8014992:	ab12      	add	r3, sp, #72	@ 0x48
 8014994:	9300      	str	r3, [sp, #0]
 8014996:	4a90      	ldr	r2, [pc, #576]	@ (8014bd8 <_strtod_l+0x298>)
 8014998:	9805      	ldr	r0, [sp, #20]
 801499a:	ab13      	add	r3, sp, #76	@ 0x4c
 801499c:	a911      	add	r1, sp, #68	@ 0x44
 801499e:	f001 fac9 	bl	8015f34 <__gethex>
 80149a2:	f010 060f 	ands.w	r6, r0, #15
 80149a6:	4604      	mov	r4, r0
 80149a8:	d005      	beq.n	80149b6 <_strtod_l+0x76>
 80149aa:	2e06      	cmp	r6, #6
 80149ac:	d12a      	bne.n	8014a04 <_strtod_l+0xc4>
 80149ae:	3501      	adds	r5, #1
 80149b0:	2300      	movs	r3, #0
 80149b2:	9511      	str	r5, [sp, #68]	@ 0x44
 80149b4:	9308      	str	r3, [sp, #32]
 80149b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80149b8:	2b00      	cmp	r3, #0
 80149ba:	f040 8537 	bne.w	801542c <_strtod_l+0xaec>
 80149be:	9b08      	ldr	r3, [sp, #32]
 80149c0:	ec4b ab10 	vmov	d0, sl, fp
 80149c4:	b1cb      	cbz	r3, 80149fa <_strtod_l+0xba>
 80149c6:	eeb1 0b40 	vneg.f64	d0, d0
 80149ca:	b017      	add	sp, #92	@ 0x5c
 80149cc:	ecbd 8b0a 	vpop	{d8-d12}
 80149d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80149d4:	2920      	cmp	r1, #32
 80149d6:	d1cd      	bne.n	8014974 <_strtod_l+0x34>
 80149d8:	3201      	adds	r2, #1
 80149da:	e7c0      	b.n	801495e <_strtod_l+0x1e>
 80149dc:	292d      	cmp	r1, #45	@ 0x2d
 80149de:	d1c9      	bne.n	8014974 <_strtod_l+0x34>
 80149e0:	2101      	movs	r1, #1
 80149e2:	9108      	str	r1, [sp, #32]
 80149e4:	1c51      	adds	r1, r2, #1
 80149e6:	9111      	str	r1, [sp, #68]	@ 0x44
 80149e8:	7852      	ldrb	r2, [r2, #1]
 80149ea:	2a00      	cmp	r2, #0
 80149ec:	d1c4      	bne.n	8014978 <_strtod_l+0x38>
 80149ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80149f0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 80149f4:	2b00      	cmp	r3, #0
 80149f6:	f040 8517 	bne.w	8015428 <_strtod_l+0xae8>
 80149fa:	ec4b ab10 	vmov	d0, sl, fp
 80149fe:	e7e4      	b.n	80149ca <_strtod_l+0x8a>
 8014a00:	2100      	movs	r1, #0
 8014a02:	e7ee      	b.n	80149e2 <_strtod_l+0xa2>
 8014a04:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8014a06:	b13a      	cbz	r2, 8014a18 <_strtod_l+0xd8>
 8014a08:	2135      	movs	r1, #53	@ 0x35
 8014a0a:	a814      	add	r0, sp, #80	@ 0x50
 8014a0c:	f7ff ff39 	bl	8014882 <__copybits>
 8014a10:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8014a12:	9805      	ldr	r0, [sp, #20]
 8014a14:	f7ff fb12 	bl	801403c <_Bfree>
 8014a18:	1e73      	subs	r3, r6, #1
 8014a1a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8014a1c:	2b04      	cmp	r3, #4
 8014a1e:	d806      	bhi.n	8014a2e <_strtod_l+0xee>
 8014a20:	e8df f003 	tbb	[pc, r3]
 8014a24:	201d0314 	.word	0x201d0314
 8014a28:	14          	.byte	0x14
 8014a29:	00          	.byte	0x00
 8014a2a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 8014a2e:	05e3      	lsls	r3, r4, #23
 8014a30:	bf48      	it	mi
 8014a32:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8014a36:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014a3a:	0d1b      	lsrs	r3, r3, #20
 8014a3c:	051b      	lsls	r3, r3, #20
 8014a3e:	2b00      	cmp	r3, #0
 8014a40:	d1b9      	bne.n	80149b6 <_strtod_l+0x76>
 8014a42:	f7fe fb93 	bl	801316c <__errno>
 8014a46:	2322      	movs	r3, #34	@ 0x22
 8014a48:	6003      	str	r3, [r0, #0]
 8014a4a:	e7b4      	b.n	80149b6 <_strtod_l+0x76>
 8014a4c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 8014a50:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8014a54:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8014a58:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8014a5c:	e7e7      	b.n	8014a2e <_strtod_l+0xee>
 8014a5e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8014be0 <_strtod_l+0x2a0>
 8014a62:	e7e4      	b.n	8014a2e <_strtod_l+0xee>
 8014a64:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8014a68:	f04f 3aff 	mov.w	sl, #4294967295
 8014a6c:	e7df      	b.n	8014a2e <_strtod_l+0xee>
 8014a6e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014a70:	1c5a      	adds	r2, r3, #1
 8014a72:	9211      	str	r2, [sp, #68]	@ 0x44
 8014a74:	785b      	ldrb	r3, [r3, #1]
 8014a76:	2b30      	cmp	r3, #48	@ 0x30
 8014a78:	d0f9      	beq.n	8014a6e <_strtod_l+0x12e>
 8014a7a:	2b00      	cmp	r3, #0
 8014a7c:	d09b      	beq.n	80149b6 <_strtod_l+0x76>
 8014a7e:	2301      	movs	r3, #1
 8014a80:	9307      	str	r3, [sp, #28]
 8014a82:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014a84:	930a      	str	r3, [sp, #40]	@ 0x28
 8014a86:	2300      	movs	r3, #0
 8014a88:	9306      	str	r3, [sp, #24]
 8014a8a:	4699      	mov	r9, r3
 8014a8c:	461d      	mov	r5, r3
 8014a8e:	220a      	movs	r2, #10
 8014a90:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8014a92:	7804      	ldrb	r4, [r0, #0]
 8014a94:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 8014a98:	b2d9      	uxtb	r1, r3
 8014a9a:	2909      	cmp	r1, #9
 8014a9c:	d92a      	bls.n	8014af4 <_strtod_l+0x1b4>
 8014a9e:	494f      	ldr	r1, [pc, #316]	@ (8014bdc <_strtod_l+0x29c>)
 8014aa0:	2201      	movs	r2, #1
 8014aa2:	f001 f95f 	bl	8015d64 <strncmp>
 8014aa6:	b398      	cbz	r0, 8014b10 <_strtod_l+0x1d0>
 8014aa8:	2000      	movs	r0, #0
 8014aaa:	4622      	mov	r2, r4
 8014aac:	462b      	mov	r3, r5
 8014aae:	4607      	mov	r7, r0
 8014ab0:	4601      	mov	r1, r0
 8014ab2:	2a65      	cmp	r2, #101	@ 0x65
 8014ab4:	d001      	beq.n	8014aba <_strtod_l+0x17a>
 8014ab6:	2a45      	cmp	r2, #69	@ 0x45
 8014ab8:	d118      	bne.n	8014aec <_strtod_l+0x1ac>
 8014aba:	b91b      	cbnz	r3, 8014ac4 <_strtod_l+0x184>
 8014abc:	9b07      	ldr	r3, [sp, #28]
 8014abe:	4303      	orrs	r3, r0
 8014ac0:	d095      	beq.n	80149ee <_strtod_l+0xae>
 8014ac2:	2300      	movs	r3, #0
 8014ac4:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8014ac8:	f108 0201 	add.w	r2, r8, #1
 8014acc:	9211      	str	r2, [sp, #68]	@ 0x44
 8014ace:	f898 2001 	ldrb.w	r2, [r8, #1]
 8014ad2:	2a2b      	cmp	r2, #43	@ 0x2b
 8014ad4:	d074      	beq.n	8014bc0 <_strtod_l+0x280>
 8014ad6:	2a2d      	cmp	r2, #45	@ 0x2d
 8014ad8:	d07a      	beq.n	8014bd0 <_strtod_l+0x290>
 8014ada:	f04f 0e00 	mov.w	lr, #0
 8014ade:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8014ae2:	2c09      	cmp	r4, #9
 8014ae4:	f240 8082 	bls.w	8014bec <_strtod_l+0x2ac>
 8014ae8:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8014aec:	2400      	movs	r4, #0
 8014aee:	e09d      	b.n	8014c2c <_strtod_l+0x2ec>
 8014af0:	2300      	movs	r3, #0
 8014af2:	e7c5      	b.n	8014a80 <_strtod_l+0x140>
 8014af4:	2d08      	cmp	r5, #8
 8014af6:	bfc8      	it	gt
 8014af8:	9906      	ldrgt	r1, [sp, #24]
 8014afa:	f100 0001 	add.w	r0, r0, #1
 8014afe:	bfca      	itet	gt
 8014b00:	fb02 3301 	mlagt	r3, r2, r1, r3
 8014b04:	fb02 3909 	mlale	r9, r2, r9, r3
 8014b08:	9306      	strgt	r3, [sp, #24]
 8014b0a:	3501      	adds	r5, #1
 8014b0c:	9011      	str	r0, [sp, #68]	@ 0x44
 8014b0e:	e7bf      	b.n	8014a90 <_strtod_l+0x150>
 8014b10:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014b12:	1c5a      	adds	r2, r3, #1
 8014b14:	9211      	str	r2, [sp, #68]	@ 0x44
 8014b16:	785a      	ldrb	r2, [r3, #1]
 8014b18:	b3bd      	cbz	r5, 8014b8a <_strtod_l+0x24a>
 8014b1a:	4607      	mov	r7, r0
 8014b1c:	462b      	mov	r3, r5
 8014b1e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8014b22:	2909      	cmp	r1, #9
 8014b24:	d912      	bls.n	8014b4c <_strtod_l+0x20c>
 8014b26:	2101      	movs	r1, #1
 8014b28:	e7c3      	b.n	8014ab2 <_strtod_l+0x172>
 8014b2a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014b2c:	1c5a      	adds	r2, r3, #1
 8014b2e:	9211      	str	r2, [sp, #68]	@ 0x44
 8014b30:	785a      	ldrb	r2, [r3, #1]
 8014b32:	3001      	adds	r0, #1
 8014b34:	2a30      	cmp	r2, #48	@ 0x30
 8014b36:	d0f8      	beq.n	8014b2a <_strtod_l+0x1ea>
 8014b38:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8014b3c:	2b08      	cmp	r3, #8
 8014b3e:	f200 847a 	bhi.w	8015436 <_strtod_l+0xaf6>
 8014b42:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014b44:	930a      	str	r3, [sp, #40]	@ 0x28
 8014b46:	4607      	mov	r7, r0
 8014b48:	2000      	movs	r0, #0
 8014b4a:	4603      	mov	r3, r0
 8014b4c:	3a30      	subs	r2, #48	@ 0x30
 8014b4e:	f100 0101 	add.w	r1, r0, #1
 8014b52:	d014      	beq.n	8014b7e <_strtod_l+0x23e>
 8014b54:	440f      	add	r7, r1
 8014b56:	469c      	mov	ip, r3
 8014b58:	f04f 0e0a 	mov.w	lr, #10
 8014b5c:	f10c 0401 	add.w	r4, ip, #1
 8014b60:	1ae6      	subs	r6, r4, r3
 8014b62:	42b1      	cmp	r1, r6
 8014b64:	dc13      	bgt.n	8014b8e <_strtod_l+0x24e>
 8014b66:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8014b6a:	1819      	adds	r1, r3, r0
 8014b6c:	2908      	cmp	r1, #8
 8014b6e:	f103 0301 	add.w	r3, r3, #1
 8014b72:	4403      	add	r3, r0
 8014b74:	dc19      	bgt.n	8014baa <_strtod_l+0x26a>
 8014b76:	210a      	movs	r1, #10
 8014b78:	fb01 2909 	mla	r9, r1, r9, r2
 8014b7c:	2100      	movs	r1, #0
 8014b7e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014b80:	1c50      	adds	r0, r2, #1
 8014b82:	9011      	str	r0, [sp, #68]	@ 0x44
 8014b84:	7852      	ldrb	r2, [r2, #1]
 8014b86:	4608      	mov	r0, r1
 8014b88:	e7c9      	b.n	8014b1e <_strtod_l+0x1de>
 8014b8a:	4628      	mov	r0, r5
 8014b8c:	e7d2      	b.n	8014b34 <_strtod_l+0x1f4>
 8014b8e:	f1bc 0f08 	cmp.w	ip, #8
 8014b92:	dc03      	bgt.n	8014b9c <_strtod_l+0x25c>
 8014b94:	fb0e f909 	mul.w	r9, lr, r9
 8014b98:	46a4      	mov	ip, r4
 8014b9a:	e7df      	b.n	8014b5c <_strtod_l+0x21c>
 8014b9c:	2c10      	cmp	r4, #16
 8014b9e:	bfde      	ittt	le
 8014ba0:	9e06      	ldrle	r6, [sp, #24]
 8014ba2:	fb0e f606 	mulle.w	r6, lr, r6
 8014ba6:	9606      	strle	r6, [sp, #24]
 8014ba8:	e7f6      	b.n	8014b98 <_strtod_l+0x258>
 8014baa:	290f      	cmp	r1, #15
 8014bac:	bfdf      	itttt	le
 8014bae:	9806      	ldrle	r0, [sp, #24]
 8014bb0:	210a      	movle	r1, #10
 8014bb2:	fb01 2200 	mlale	r2, r1, r0, r2
 8014bb6:	9206      	strle	r2, [sp, #24]
 8014bb8:	e7e0      	b.n	8014b7c <_strtod_l+0x23c>
 8014bba:	2700      	movs	r7, #0
 8014bbc:	2101      	movs	r1, #1
 8014bbe:	e77d      	b.n	8014abc <_strtod_l+0x17c>
 8014bc0:	f04f 0e00 	mov.w	lr, #0
 8014bc4:	f108 0202 	add.w	r2, r8, #2
 8014bc8:	9211      	str	r2, [sp, #68]	@ 0x44
 8014bca:	f898 2002 	ldrb.w	r2, [r8, #2]
 8014bce:	e786      	b.n	8014ade <_strtod_l+0x19e>
 8014bd0:	f04f 0e01 	mov.w	lr, #1
 8014bd4:	e7f6      	b.n	8014bc4 <_strtod_l+0x284>
 8014bd6:	bf00      	nop
 8014bd8:	0801746c 	.word	0x0801746c
 8014bdc:	0801729f 	.word	0x0801729f
 8014be0:	7ff00000 	.word	0x7ff00000
 8014be4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014be6:	1c54      	adds	r4, r2, #1
 8014be8:	9411      	str	r4, [sp, #68]	@ 0x44
 8014bea:	7852      	ldrb	r2, [r2, #1]
 8014bec:	2a30      	cmp	r2, #48	@ 0x30
 8014bee:	d0f9      	beq.n	8014be4 <_strtod_l+0x2a4>
 8014bf0:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 8014bf4:	2c08      	cmp	r4, #8
 8014bf6:	f63f af79 	bhi.w	8014aec <_strtod_l+0x1ac>
 8014bfa:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8014bfe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014c00:	9209      	str	r2, [sp, #36]	@ 0x24
 8014c02:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014c04:	1c54      	adds	r4, r2, #1
 8014c06:	9411      	str	r4, [sp, #68]	@ 0x44
 8014c08:	7852      	ldrb	r2, [r2, #1]
 8014c0a:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 8014c0e:	2e09      	cmp	r6, #9
 8014c10:	d937      	bls.n	8014c82 <_strtod_l+0x342>
 8014c12:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8014c14:	1ba4      	subs	r4, r4, r6
 8014c16:	2c08      	cmp	r4, #8
 8014c18:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 8014c1c:	dc02      	bgt.n	8014c24 <_strtod_l+0x2e4>
 8014c1e:	4564      	cmp	r4, ip
 8014c20:	bfa8      	it	ge
 8014c22:	4664      	movge	r4, ip
 8014c24:	f1be 0f00 	cmp.w	lr, #0
 8014c28:	d000      	beq.n	8014c2c <_strtod_l+0x2ec>
 8014c2a:	4264      	negs	r4, r4
 8014c2c:	2b00      	cmp	r3, #0
 8014c2e:	d14d      	bne.n	8014ccc <_strtod_l+0x38c>
 8014c30:	9b07      	ldr	r3, [sp, #28]
 8014c32:	4318      	orrs	r0, r3
 8014c34:	f47f aebf 	bne.w	80149b6 <_strtod_l+0x76>
 8014c38:	2900      	cmp	r1, #0
 8014c3a:	f47f aed8 	bne.w	80149ee <_strtod_l+0xae>
 8014c3e:	2a69      	cmp	r2, #105	@ 0x69
 8014c40:	d027      	beq.n	8014c92 <_strtod_l+0x352>
 8014c42:	dc24      	bgt.n	8014c8e <_strtod_l+0x34e>
 8014c44:	2a49      	cmp	r2, #73	@ 0x49
 8014c46:	d024      	beq.n	8014c92 <_strtod_l+0x352>
 8014c48:	2a4e      	cmp	r2, #78	@ 0x4e
 8014c4a:	f47f aed0 	bne.w	80149ee <_strtod_l+0xae>
 8014c4e:	4997      	ldr	r1, [pc, #604]	@ (8014eac <_strtod_l+0x56c>)
 8014c50:	a811      	add	r0, sp, #68	@ 0x44
 8014c52:	f001 fb91 	bl	8016378 <__match>
 8014c56:	2800      	cmp	r0, #0
 8014c58:	f43f aec9 	beq.w	80149ee <_strtod_l+0xae>
 8014c5c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014c5e:	781b      	ldrb	r3, [r3, #0]
 8014c60:	2b28      	cmp	r3, #40	@ 0x28
 8014c62:	d12d      	bne.n	8014cc0 <_strtod_l+0x380>
 8014c64:	4992      	ldr	r1, [pc, #584]	@ (8014eb0 <_strtod_l+0x570>)
 8014c66:	aa14      	add	r2, sp, #80	@ 0x50
 8014c68:	a811      	add	r0, sp, #68	@ 0x44
 8014c6a:	f001 fb99 	bl	80163a0 <__hexnan>
 8014c6e:	2805      	cmp	r0, #5
 8014c70:	d126      	bne.n	8014cc0 <_strtod_l+0x380>
 8014c72:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8014c74:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8014c78:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8014c7c:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8014c80:	e699      	b.n	80149b6 <_strtod_l+0x76>
 8014c82:	240a      	movs	r4, #10
 8014c84:	fb04 2c0c 	mla	ip, r4, ip, r2
 8014c88:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 8014c8c:	e7b9      	b.n	8014c02 <_strtod_l+0x2c2>
 8014c8e:	2a6e      	cmp	r2, #110	@ 0x6e
 8014c90:	e7db      	b.n	8014c4a <_strtod_l+0x30a>
 8014c92:	4988      	ldr	r1, [pc, #544]	@ (8014eb4 <_strtod_l+0x574>)
 8014c94:	a811      	add	r0, sp, #68	@ 0x44
 8014c96:	f001 fb6f 	bl	8016378 <__match>
 8014c9a:	2800      	cmp	r0, #0
 8014c9c:	f43f aea7 	beq.w	80149ee <_strtod_l+0xae>
 8014ca0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014ca2:	4985      	ldr	r1, [pc, #532]	@ (8014eb8 <_strtod_l+0x578>)
 8014ca4:	3b01      	subs	r3, #1
 8014ca6:	a811      	add	r0, sp, #68	@ 0x44
 8014ca8:	9311      	str	r3, [sp, #68]	@ 0x44
 8014caa:	f001 fb65 	bl	8016378 <__match>
 8014cae:	b910      	cbnz	r0, 8014cb6 <_strtod_l+0x376>
 8014cb0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014cb2:	3301      	adds	r3, #1
 8014cb4:	9311      	str	r3, [sp, #68]	@ 0x44
 8014cb6:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8014ecc <_strtod_l+0x58c>
 8014cba:	f04f 0a00 	mov.w	sl, #0
 8014cbe:	e67a      	b.n	80149b6 <_strtod_l+0x76>
 8014cc0:	487e      	ldr	r0, [pc, #504]	@ (8014ebc <_strtod_l+0x57c>)
 8014cc2:	f001 f895 	bl	8015df0 <nan>
 8014cc6:	ec5b ab10 	vmov	sl, fp, d0
 8014cca:	e674      	b.n	80149b6 <_strtod_l+0x76>
 8014ccc:	ee07 9a90 	vmov	s15, r9
 8014cd0:	1be2      	subs	r2, r4, r7
 8014cd2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8014cd6:	2d00      	cmp	r5, #0
 8014cd8:	bf08      	it	eq
 8014cda:	461d      	moveq	r5, r3
 8014cdc:	2b10      	cmp	r3, #16
 8014cde:	9209      	str	r2, [sp, #36]	@ 0x24
 8014ce0:	461a      	mov	r2, r3
 8014ce2:	bfa8      	it	ge
 8014ce4:	2210      	movge	r2, #16
 8014ce6:	2b09      	cmp	r3, #9
 8014ce8:	ec5b ab17 	vmov	sl, fp, d7
 8014cec:	dc15      	bgt.n	8014d1a <_strtod_l+0x3da>
 8014cee:	1be1      	subs	r1, r4, r7
 8014cf0:	2900      	cmp	r1, #0
 8014cf2:	f43f ae60 	beq.w	80149b6 <_strtod_l+0x76>
 8014cf6:	eba4 0107 	sub.w	r1, r4, r7
 8014cfa:	dd72      	ble.n	8014de2 <_strtod_l+0x4a2>
 8014cfc:	2916      	cmp	r1, #22
 8014cfe:	dc59      	bgt.n	8014db4 <_strtod_l+0x474>
 8014d00:	4b6f      	ldr	r3, [pc, #444]	@ (8014ec0 <_strtod_l+0x580>)
 8014d02:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014d04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014d08:	ed93 7b00 	vldr	d7, [r3]
 8014d0c:	ec4b ab16 	vmov	d6, sl, fp
 8014d10:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014d14:	ec5b ab17 	vmov	sl, fp, d7
 8014d18:	e64d      	b.n	80149b6 <_strtod_l+0x76>
 8014d1a:	4969      	ldr	r1, [pc, #420]	@ (8014ec0 <_strtod_l+0x580>)
 8014d1c:	eddd 6a06 	vldr	s13, [sp, #24]
 8014d20:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8014d24:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8014d28:	2b0f      	cmp	r3, #15
 8014d2a:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8014d2e:	eea7 6b05 	vfma.f64	d6, d7, d5
 8014d32:	ec5b ab16 	vmov	sl, fp, d6
 8014d36:	ddda      	ble.n	8014cee <_strtod_l+0x3ae>
 8014d38:	1a9a      	subs	r2, r3, r2
 8014d3a:	1be1      	subs	r1, r4, r7
 8014d3c:	440a      	add	r2, r1
 8014d3e:	2a00      	cmp	r2, #0
 8014d40:	f340 8094 	ble.w	8014e6c <_strtod_l+0x52c>
 8014d44:	f012 000f 	ands.w	r0, r2, #15
 8014d48:	d00a      	beq.n	8014d60 <_strtod_l+0x420>
 8014d4a:	495d      	ldr	r1, [pc, #372]	@ (8014ec0 <_strtod_l+0x580>)
 8014d4c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8014d50:	ed91 7b00 	vldr	d7, [r1]
 8014d54:	ec4b ab16 	vmov	d6, sl, fp
 8014d58:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014d5c:	ec5b ab17 	vmov	sl, fp, d7
 8014d60:	f032 020f 	bics.w	r2, r2, #15
 8014d64:	d073      	beq.n	8014e4e <_strtod_l+0x50e>
 8014d66:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 8014d6a:	dd47      	ble.n	8014dfc <_strtod_l+0x4bc>
 8014d6c:	2400      	movs	r4, #0
 8014d6e:	4625      	mov	r5, r4
 8014d70:	9407      	str	r4, [sp, #28]
 8014d72:	4626      	mov	r6, r4
 8014d74:	9a05      	ldr	r2, [sp, #20]
 8014d76:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8014ecc <_strtod_l+0x58c>
 8014d7a:	2322      	movs	r3, #34	@ 0x22
 8014d7c:	6013      	str	r3, [r2, #0]
 8014d7e:	f04f 0a00 	mov.w	sl, #0
 8014d82:	9b07      	ldr	r3, [sp, #28]
 8014d84:	2b00      	cmp	r3, #0
 8014d86:	f43f ae16 	beq.w	80149b6 <_strtod_l+0x76>
 8014d8a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8014d8c:	9805      	ldr	r0, [sp, #20]
 8014d8e:	f7ff f955 	bl	801403c <_Bfree>
 8014d92:	9805      	ldr	r0, [sp, #20]
 8014d94:	4631      	mov	r1, r6
 8014d96:	f7ff f951 	bl	801403c <_Bfree>
 8014d9a:	9805      	ldr	r0, [sp, #20]
 8014d9c:	4629      	mov	r1, r5
 8014d9e:	f7ff f94d 	bl	801403c <_Bfree>
 8014da2:	9907      	ldr	r1, [sp, #28]
 8014da4:	9805      	ldr	r0, [sp, #20]
 8014da6:	f7ff f949 	bl	801403c <_Bfree>
 8014daa:	9805      	ldr	r0, [sp, #20]
 8014dac:	4621      	mov	r1, r4
 8014dae:	f7ff f945 	bl	801403c <_Bfree>
 8014db2:	e600      	b.n	80149b6 <_strtod_l+0x76>
 8014db4:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8014db8:	1be0      	subs	r0, r4, r7
 8014dba:	4281      	cmp	r1, r0
 8014dbc:	dbbc      	blt.n	8014d38 <_strtod_l+0x3f8>
 8014dbe:	4a40      	ldr	r2, [pc, #256]	@ (8014ec0 <_strtod_l+0x580>)
 8014dc0:	f1c3 030f 	rsb	r3, r3, #15
 8014dc4:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8014dc8:	ed91 7b00 	vldr	d7, [r1]
 8014dcc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014dce:	ec4b ab16 	vmov	d6, sl, fp
 8014dd2:	1acb      	subs	r3, r1, r3
 8014dd4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8014dd8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014ddc:	ed92 6b00 	vldr	d6, [r2]
 8014de0:	e796      	b.n	8014d10 <_strtod_l+0x3d0>
 8014de2:	3116      	adds	r1, #22
 8014de4:	dba8      	blt.n	8014d38 <_strtod_l+0x3f8>
 8014de6:	4b36      	ldr	r3, [pc, #216]	@ (8014ec0 <_strtod_l+0x580>)
 8014de8:	1b3c      	subs	r4, r7, r4
 8014dea:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8014dee:	ed94 7b00 	vldr	d7, [r4]
 8014df2:	ec4b ab16 	vmov	d6, sl, fp
 8014df6:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8014dfa:	e78b      	b.n	8014d14 <_strtod_l+0x3d4>
 8014dfc:	2000      	movs	r0, #0
 8014dfe:	ec4b ab17 	vmov	d7, sl, fp
 8014e02:	4e30      	ldr	r6, [pc, #192]	@ (8014ec4 <_strtod_l+0x584>)
 8014e04:	1112      	asrs	r2, r2, #4
 8014e06:	4601      	mov	r1, r0
 8014e08:	2a01      	cmp	r2, #1
 8014e0a:	dc23      	bgt.n	8014e54 <_strtod_l+0x514>
 8014e0c:	b108      	cbz	r0, 8014e12 <_strtod_l+0x4d2>
 8014e0e:	ec5b ab17 	vmov	sl, fp, d7
 8014e12:	4a2c      	ldr	r2, [pc, #176]	@ (8014ec4 <_strtod_l+0x584>)
 8014e14:	482c      	ldr	r0, [pc, #176]	@ (8014ec8 <_strtod_l+0x588>)
 8014e16:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8014e1a:	ed92 7b00 	vldr	d7, [r2]
 8014e1e:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8014e22:	ec4b ab16 	vmov	d6, sl, fp
 8014e26:	4a29      	ldr	r2, [pc, #164]	@ (8014ecc <_strtod_l+0x58c>)
 8014e28:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014e2c:	ee17 1a90 	vmov	r1, s15
 8014e30:	400a      	ands	r2, r1
 8014e32:	4282      	cmp	r2, r0
 8014e34:	ec5b ab17 	vmov	sl, fp, d7
 8014e38:	d898      	bhi.n	8014d6c <_strtod_l+0x42c>
 8014e3a:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 8014e3e:	4282      	cmp	r2, r0
 8014e40:	bf86      	itte	hi
 8014e42:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8014ed0 <_strtod_l+0x590>
 8014e46:	f04f 3aff 	movhi.w	sl, #4294967295
 8014e4a:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 8014e4e:	2200      	movs	r2, #0
 8014e50:	9206      	str	r2, [sp, #24]
 8014e52:	e076      	b.n	8014f42 <_strtod_l+0x602>
 8014e54:	f012 0f01 	tst.w	r2, #1
 8014e58:	d004      	beq.n	8014e64 <_strtod_l+0x524>
 8014e5a:	ed96 6b00 	vldr	d6, [r6]
 8014e5e:	2001      	movs	r0, #1
 8014e60:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014e64:	3101      	adds	r1, #1
 8014e66:	1052      	asrs	r2, r2, #1
 8014e68:	3608      	adds	r6, #8
 8014e6a:	e7cd      	b.n	8014e08 <_strtod_l+0x4c8>
 8014e6c:	d0ef      	beq.n	8014e4e <_strtod_l+0x50e>
 8014e6e:	4252      	negs	r2, r2
 8014e70:	f012 000f 	ands.w	r0, r2, #15
 8014e74:	d00a      	beq.n	8014e8c <_strtod_l+0x54c>
 8014e76:	4912      	ldr	r1, [pc, #72]	@ (8014ec0 <_strtod_l+0x580>)
 8014e78:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8014e7c:	ed91 7b00 	vldr	d7, [r1]
 8014e80:	ec4b ab16 	vmov	d6, sl, fp
 8014e84:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8014e88:	ec5b ab17 	vmov	sl, fp, d7
 8014e8c:	1112      	asrs	r2, r2, #4
 8014e8e:	d0de      	beq.n	8014e4e <_strtod_l+0x50e>
 8014e90:	2a1f      	cmp	r2, #31
 8014e92:	dd1f      	ble.n	8014ed4 <_strtod_l+0x594>
 8014e94:	2400      	movs	r4, #0
 8014e96:	4625      	mov	r5, r4
 8014e98:	9407      	str	r4, [sp, #28]
 8014e9a:	4626      	mov	r6, r4
 8014e9c:	9a05      	ldr	r2, [sp, #20]
 8014e9e:	2322      	movs	r3, #34	@ 0x22
 8014ea0:	f04f 0a00 	mov.w	sl, #0
 8014ea4:	f04f 0b00 	mov.w	fp, #0
 8014ea8:	6013      	str	r3, [r2, #0]
 8014eaa:	e76a      	b.n	8014d82 <_strtod_l+0x442>
 8014eac:	0801718d 	.word	0x0801718d
 8014eb0:	08017458 	.word	0x08017458
 8014eb4:	08017185 	.word	0x08017185
 8014eb8:	080171bc 	.word	0x080171bc
 8014ebc:	080172f5 	.word	0x080172f5
 8014ec0:	08017390 	.word	0x08017390
 8014ec4:	08017368 	.word	0x08017368
 8014ec8:	7ca00000 	.word	0x7ca00000
 8014ecc:	7ff00000 	.word	0x7ff00000
 8014ed0:	7fefffff 	.word	0x7fefffff
 8014ed4:	f012 0110 	ands.w	r1, r2, #16
 8014ed8:	bf18      	it	ne
 8014eda:	216a      	movne	r1, #106	@ 0x6a
 8014edc:	9106      	str	r1, [sp, #24]
 8014ede:	ec4b ab17 	vmov	d7, sl, fp
 8014ee2:	49af      	ldr	r1, [pc, #700]	@ (80151a0 <_strtod_l+0x860>)
 8014ee4:	2000      	movs	r0, #0
 8014ee6:	07d6      	lsls	r6, r2, #31
 8014ee8:	d504      	bpl.n	8014ef4 <_strtod_l+0x5b4>
 8014eea:	ed91 6b00 	vldr	d6, [r1]
 8014eee:	2001      	movs	r0, #1
 8014ef0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014ef4:	1052      	asrs	r2, r2, #1
 8014ef6:	f101 0108 	add.w	r1, r1, #8
 8014efa:	d1f4      	bne.n	8014ee6 <_strtod_l+0x5a6>
 8014efc:	b108      	cbz	r0, 8014f02 <_strtod_l+0x5c2>
 8014efe:	ec5b ab17 	vmov	sl, fp, d7
 8014f02:	9a06      	ldr	r2, [sp, #24]
 8014f04:	b1b2      	cbz	r2, 8014f34 <_strtod_l+0x5f4>
 8014f06:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8014f0a:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8014f0e:	2a00      	cmp	r2, #0
 8014f10:	4658      	mov	r0, fp
 8014f12:	dd0f      	ble.n	8014f34 <_strtod_l+0x5f4>
 8014f14:	2a1f      	cmp	r2, #31
 8014f16:	dd55      	ble.n	8014fc4 <_strtod_l+0x684>
 8014f18:	2a34      	cmp	r2, #52	@ 0x34
 8014f1a:	bfde      	ittt	le
 8014f1c:	f04f 32ff 	movle.w	r2, #4294967295
 8014f20:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 8014f24:	408a      	lslle	r2, r1
 8014f26:	f04f 0a00 	mov.w	sl, #0
 8014f2a:	bfcc      	ite	gt
 8014f2c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8014f30:	ea02 0b00 	andle.w	fp, r2, r0
 8014f34:	ec4b ab17 	vmov	d7, sl, fp
 8014f38:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8014f3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014f40:	d0a8      	beq.n	8014e94 <_strtod_l+0x554>
 8014f42:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8014f44:	9805      	ldr	r0, [sp, #20]
 8014f46:	f8cd 9000 	str.w	r9, [sp]
 8014f4a:	462a      	mov	r2, r5
 8014f4c:	f7ff f8de 	bl	801410c <__s2b>
 8014f50:	9007      	str	r0, [sp, #28]
 8014f52:	2800      	cmp	r0, #0
 8014f54:	f43f af0a 	beq.w	8014d6c <_strtod_l+0x42c>
 8014f58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014f5a:	1b3f      	subs	r7, r7, r4
 8014f5c:	2b00      	cmp	r3, #0
 8014f5e:	bfb4      	ite	lt
 8014f60:	463b      	movlt	r3, r7
 8014f62:	2300      	movge	r3, #0
 8014f64:	930a      	str	r3, [sp, #40]	@ 0x28
 8014f66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014f68:	ed9f bb89 	vldr	d11, [pc, #548]	@ 8015190 <_strtod_l+0x850>
 8014f6c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8014f70:	2400      	movs	r4, #0
 8014f72:	930d      	str	r3, [sp, #52]	@ 0x34
 8014f74:	4625      	mov	r5, r4
 8014f76:	9b07      	ldr	r3, [sp, #28]
 8014f78:	9805      	ldr	r0, [sp, #20]
 8014f7a:	6859      	ldr	r1, [r3, #4]
 8014f7c:	f7ff f81e 	bl	8013fbc <_Balloc>
 8014f80:	4606      	mov	r6, r0
 8014f82:	2800      	cmp	r0, #0
 8014f84:	f43f aef6 	beq.w	8014d74 <_strtod_l+0x434>
 8014f88:	9b07      	ldr	r3, [sp, #28]
 8014f8a:	691a      	ldr	r2, [r3, #16]
 8014f8c:	ec4b ab19 	vmov	d9, sl, fp
 8014f90:	3202      	adds	r2, #2
 8014f92:	f103 010c 	add.w	r1, r3, #12
 8014f96:	0092      	lsls	r2, r2, #2
 8014f98:	300c      	adds	r0, #12
 8014f9a:	f7fe f914 	bl	80131c6 <memcpy>
 8014f9e:	eeb0 0b49 	vmov.f64	d0, d9
 8014fa2:	9805      	ldr	r0, [sp, #20]
 8014fa4:	aa14      	add	r2, sp, #80	@ 0x50
 8014fa6:	a913      	add	r1, sp, #76	@ 0x4c
 8014fa8:	f7ff fbe4 	bl	8014774 <__d2b>
 8014fac:	9012      	str	r0, [sp, #72]	@ 0x48
 8014fae:	2800      	cmp	r0, #0
 8014fb0:	f43f aee0 	beq.w	8014d74 <_strtod_l+0x434>
 8014fb4:	9805      	ldr	r0, [sp, #20]
 8014fb6:	2101      	movs	r1, #1
 8014fb8:	f7ff f93e 	bl	8014238 <__i2b>
 8014fbc:	4605      	mov	r5, r0
 8014fbe:	b940      	cbnz	r0, 8014fd2 <_strtod_l+0x692>
 8014fc0:	2500      	movs	r5, #0
 8014fc2:	e6d7      	b.n	8014d74 <_strtod_l+0x434>
 8014fc4:	f04f 31ff 	mov.w	r1, #4294967295
 8014fc8:	fa01 f202 	lsl.w	r2, r1, r2
 8014fcc:	ea02 0a0a 	and.w	sl, r2, sl
 8014fd0:	e7b0      	b.n	8014f34 <_strtod_l+0x5f4>
 8014fd2:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8014fd4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8014fd6:	2f00      	cmp	r7, #0
 8014fd8:	bfab      	itete	ge
 8014fda:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8014fdc:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 8014fde:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 8014fe2:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8014fe6:	bfac      	ite	ge
 8014fe8:	eb07 0903 	addge.w	r9, r7, r3
 8014fec:	eba3 0807 	sublt.w	r8, r3, r7
 8014ff0:	9b06      	ldr	r3, [sp, #24]
 8014ff2:	1aff      	subs	r7, r7, r3
 8014ff4:	4417      	add	r7, r2
 8014ff6:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8014ffa:	4a6a      	ldr	r2, [pc, #424]	@ (80151a4 <_strtod_l+0x864>)
 8014ffc:	3f01      	subs	r7, #1
 8014ffe:	4297      	cmp	r7, r2
 8015000:	da51      	bge.n	80150a6 <_strtod_l+0x766>
 8015002:	1bd1      	subs	r1, r2, r7
 8015004:	291f      	cmp	r1, #31
 8015006:	eba3 0301 	sub.w	r3, r3, r1
 801500a:	f04f 0201 	mov.w	r2, #1
 801500e:	dc3e      	bgt.n	801508e <_strtod_l+0x74e>
 8015010:	408a      	lsls	r2, r1
 8015012:	920c      	str	r2, [sp, #48]	@ 0x30
 8015014:	2200      	movs	r2, #0
 8015016:	920b      	str	r2, [sp, #44]	@ 0x2c
 8015018:	eb09 0703 	add.w	r7, r9, r3
 801501c:	4498      	add	r8, r3
 801501e:	9b06      	ldr	r3, [sp, #24]
 8015020:	45b9      	cmp	r9, r7
 8015022:	4498      	add	r8, r3
 8015024:	464b      	mov	r3, r9
 8015026:	bfa8      	it	ge
 8015028:	463b      	movge	r3, r7
 801502a:	4543      	cmp	r3, r8
 801502c:	bfa8      	it	ge
 801502e:	4643      	movge	r3, r8
 8015030:	2b00      	cmp	r3, #0
 8015032:	bfc2      	ittt	gt
 8015034:	1aff      	subgt	r7, r7, r3
 8015036:	eba8 0803 	subgt.w	r8, r8, r3
 801503a:	eba9 0903 	subgt.w	r9, r9, r3
 801503e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015040:	2b00      	cmp	r3, #0
 8015042:	dd16      	ble.n	8015072 <_strtod_l+0x732>
 8015044:	4629      	mov	r1, r5
 8015046:	9805      	ldr	r0, [sp, #20]
 8015048:	461a      	mov	r2, r3
 801504a:	f7ff f9ad 	bl	80143a8 <__pow5mult>
 801504e:	4605      	mov	r5, r0
 8015050:	2800      	cmp	r0, #0
 8015052:	d0b5      	beq.n	8014fc0 <_strtod_l+0x680>
 8015054:	4601      	mov	r1, r0
 8015056:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8015058:	9805      	ldr	r0, [sp, #20]
 801505a:	f7ff f903 	bl	8014264 <__multiply>
 801505e:	900f      	str	r0, [sp, #60]	@ 0x3c
 8015060:	2800      	cmp	r0, #0
 8015062:	f43f ae87 	beq.w	8014d74 <_strtod_l+0x434>
 8015066:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8015068:	9805      	ldr	r0, [sp, #20]
 801506a:	f7fe ffe7 	bl	801403c <_Bfree>
 801506e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015070:	9312      	str	r3, [sp, #72]	@ 0x48
 8015072:	2f00      	cmp	r7, #0
 8015074:	dc1b      	bgt.n	80150ae <_strtod_l+0x76e>
 8015076:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015078:	2b00      	cmp	r3, #0
 801507a:	dd21      	ble.n	80150c0 <_strtod_l+0x780>
 801507c:	4631      	mov	r1, r6
 801507e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8015080:	9805      	ldr	r0, [sp, #20]
 8015082:	f7ff f991 	bl	80143a8 <__pow5mult>
 8015086:	4606      	mov	r6, r0
 8015088:	b9d0      	cbnz	r0, 80150c0 <_strtod_l+0x780>
 801508a:	2600      	movs	r6, #0
 801508c:	e672      	b.n	8014d74 <_strtod_l+0x434>
 801508e:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 8015092:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 8015096:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 801509a:	37e2      	adds	r7, #226	@ 0xe2
 801509c:	fa02 f107 	lsl.w	r1, r2, r7
 80150a0:	910b      	str	r1, [sp, #44]	@ 0x2c
 80150a2:	920c      	str	r2, [sp, #48]	@ 0x30
 80150a4:	e7b8      	b.n	8015018 <_strtod_l+0x6d8>
 80150a6:	2200      	movs	r2, #0
 80150a8:	920b      	str	r2, [sp, #44]	@ 0x2c
 80150aa:	2201      	movs	r2, #1
 80150ac:	e7f9      	b.n	80150a2 <_strtod_l+0x762>
 80150ae:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80150b0:	9805      	ldr	r0, [sp, #20]
 80150b2:	463a      	mov	r2, r7
 80150b4:	f7ff f9d2 	bl	801445c <__lshift>
 80150b8:	9012      	str	r0, [sp, #72]	@ 0x48
 80150ba:	2800      	cmp	r0, #0
 80150bc:	d1db      	bne.n	8015076 <_strtod_l+0x736>
 80150be:	e659      	b.n	8014d74 <_strtod_l+0x434>
 80150c0:	f1b8 0f00 	cmp.w	r8, #0
 80150c4:	dd07      	ble.n	80150d6 <_strtod_l+0x796>
 80150c6:	4631      	mov	r1, r6
 80150c8:	9805      	ldr	r0, [sp, #20]
 80150ca:	4642      	mov	r2, r8
 80150cc:	f7ff f9c6 	bl	801445c <__lshift>
 80150d0:	4606      	mov	r6, r0
 80150d2:	2800      	cmp	r0, #0
 80150d4:	d0d9      	beq.n	801508a <_strtod_l+0x74a>
 80150d6:	f1b9 0f00 	cmp.w	r9, #0
 80150da:	dd08      	ble.n	80150ee <_strtod_l+0x7ae>
 80150dc:	4629      	mov	r1, r5
 80150de:	9805      	ldr	r0, [sp, #20]
 80150e0:	464a      	mov	r2, r9
 80150e2:	f7ff f9bb 	bl	801445c <__lshift>
 80150e6:	4605      	mov	r5, r0
 80150e8:	2800      	cmp	r0, #0
 80150ea:	f43f ae43 	beq.w	8014d74 <_strtod_l+0x434>
 80150ee:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80150f0:	9805      	ldr	r0, [sp, #20]
 80150f2:	4632      	mov	r2, r6
 80150f4:	f7ff fa3a 	bl	801456c <__mdiff>
 80150f8:	4604      	mov	r4, r0
 80150fa:	2800      	cmp	r0, #0
 80150fc:	f43f ae3a 	beq.w	8014d74 <_strtod_l+0x434>
 8015100:	2300      	movs	r3, #0
 8015102:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8015106:	60c3      	str	r3, [r0, #12]
 8015108:	4629      	mov	r1, r5
 801510a:	f7ff fa13 	bl	8014534 <__mcmp>
 801510e:	2800      	cmp	r0, #0
 8015110:	da4c      	bge.n	80151ac <_strtod_l+0x86c>
 8015112:	ea58 080a 	orrs.w	r8, r8, sl
 8015116:	d172      	bne.n	80151fe <_strtod_l+0x8be>
 8015118:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801511c:	2b00      	cmp	r3, #0
 801511e:	d16e      	bne.n	80151fe <_strtod_l+0x8be>
 8015120:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8015124:	0d1b      	lsrs	r3, r3, #20
 8015126:	051b      	lsls	r3, r3, #20
 8015128:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801512c:	d967      	bls.n	80151fe <_strtod_l+0x8be>
 801512e:	6963      	ldr	r3, [r4, #20]
 8015130:	b913      	cbnz	r3, 8015138 <_strtod_l+0x7f8>
 8015132:	6923      	ldr	r3, [r4, #16]
 8015134:	2b01      	cmp	r3, #1
 8015136:	dd62      	ble.n	80151fe <_strtod_l+0x8be>
 8015138:	4621      	mov	r1, r4
 801513a:	2201      	movs	r2, #1
 801513c:	9805      	ldr	r0, [sp, #20]
 801513e:	f7ff f98d 	bl	801445c <__lshift>
 8015142:	4629      	mov	r1, r5
 8015144:	4604      	mov	r4, r0
 8015146:	f7ff f9f5 	bl	8014534 <__mcmp>
 801514a:	2800      	cmp	r0, #0
 801514c:	dd57      	ble.n	80151fe <_strtod_l+0x8be>
 801514e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8015152:	9a06      	ldr	r2, [sp, #24]
 8015154:	0d1b      	lsrs	r3, r3, #20
 8015156:	051b      	lsls	r3, r3, #20
 8015158:	2a00      	cmp	r2, #0
 801515a:	d06e      	beq.n	801523a <_strtod_l+0x8fa>
 801515c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8015160:	d86b      	bhi.n	801523a <_strtod_l+0x8fa>
 8015162:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8015166:	f67f ae99 	bls.w	8014e9c <_strtod_l+0x55c>
 801516a:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 8015198 <_strtod_l+0x858>
 801516e:	ec4b ab16 	vmov	d6, sl, fp
 8015172:	4b0d      	ldr	r3, [pc, #52]	@ (80151a8 <_strtod_l+0x868>)
 8015174:	ee26 7b07 	vmul.f64	d7, d6, d7
 8015178:	ee17 2a90 	vmov	r2, s15
 801517c:	4013      	ands	r3, r2
 801517e:	ec5b ab17 	vmov	sl, fp, d7
 8015182:	2b00      	cmp	r3, #0
 8015184:	f47f ae01 	bne.w	8014d8a <_strtod_l+0x44a>
 8015188:	9a05      	ldr	r2, [sp, #20]
 801518a:	2322      	movs	r3, #34	@ 0x22
 801518c:	6013      	str	r3, [r2, #0]
 801518e:	e5fc      	b.n	8014d8a <_strtod_l+0x44a>
 8015190:	ffc00000 	.word	0xffc00000
 8015194:	41dfffff 	.word	0x41dfffff
 8015198:	00000000 	.word	0x00000000
 801519c:	39500000 	.word	0x39500000
 80151a0:	08017480 	.word	0x08017480
 80151a4:	fffffc02 	.word	0xfffffc02
 80151a8:	7ff00000 	.word	0x7ff00000
 80151ac:	46d9      	mov	r9, fp
 80151ae:	d15d      	bne.n	801526c <_strtod_l+0x92c>
 80151b0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80151b4:	f1b8 0f00 	cmp.w	r8, #0
 80151b8:	d02a      	beq.n	8015210 <_strtod_l+0x8d0>
 80151ba:	4aa9      	ldr	r2, [pc, #676]	@ (8015460 <_strtod_l+0xb20>)
 80151bc:	4293      	cmp	r3, r2
 80151be:	d12a      	bne.n	8015216 <_strtod_l+0x8d6>
 80151c0:	9b06      	ldr	r3, [sp, #24]
 80151c2:	4652      	mov	r2, sl
 80151c4:	b1fb      	cbz	r3, 8015206 <_strtod_l+0x8c6>
 80151c6:	4ba7      	ldr	r3, [pc, #668]	@ (8015464 <_strtod_l+0xb24>)
 80151c8:	ea0b 0303 	and.w	r3, fp, r3
 80151cc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80151d0:	f04f 31ff 	mov.w	r1, #4294967295
 80151d4:	d81a      	bhi.n	801520c <_strtod_l+0x8cc>
 80151d6:	0d1b      	lsrs	r3, r3, #20
 80151d8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80151dc:	fa01 f303 	lsl.w	r3, r1, r3
 80151e0:	429a      	cmp	r2, r3
 80151e2:	d118      	bne.n	8015216 <_strtod_l+0x8d6>
 80151e4:	4ba0      	ldr	r3, [pc, #640]	@ (8015468 <_strtod_l+0xb28>)
 80151e6:	4599      	cmp	r9, r3
 80151e8:	d102      	bne.n	80151f0 <_strtod_l+0x8b0>
 80151ea:	3201      	adds	r2, #1
 80151ec:	f43f adc2 	beq.w	8014d74 <_strtod_l+0x434>
 80151f0:	4b9c      	ldr	r3, [pc, #624]	@ (8015464 <_strtod_l+0xb24>)
 80151f2:	ea09 0303 	and.w	r3, r9, r3
 80151f6:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 80151fa:	f04f 0a00 	mov.w	sl, #0
 80151fe:	9b06      	ldr	r3, [sp, #24]
 8015200:	2b00      	cmp	r3, #0
 8015202:	d1b2      	bne.n	801516a <_strtod_l+0x82a>
 8015204:	e5c1      	b.n	8014d8a <_strtod_l+0x44a>
 8015206:	f04f 33ff 	mov.w	r3, #4294967295
 801520a:	e7e9      	b.n	80151e0 <_strtod_l+0x8a0>
 801520c:	460b      	mov	r3, r1
 801520e:	e7e7      	b.n	80151e0 <_strtod_l+0x8a0>
 8015210:	ea53 030a 	orrs.w	r3, r3, sl
 8015214:	d09b      	beq.n	801514e <_strtod_l+0x80e>
 8015216:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015218:	b1c3      	cbz	r3, 801524c <_strtod_l+0x90c>
 801521a:	ea13 0f09 	tst.w	r3, r9
 801521e:	d0ee      	beq.n	80151fe <_strtod_l+0x8be>
 8015220:	9a06      	ldr	r2, [sp, #24]
 8015222:	4650      	mov	r0, sl
 8015224:	4659      	mov	r1, fp
 8015226:	f1b8 0f00 	cmp.w	r8, #0
 801522a:	d013      	beq.n	8015254 <_strtod_l+0x914>
 801522c:	f7ff fb6d 	bl	801490a <sulp>
 8015230:	ee39 7b00 	vadd.f64	d7, d9, d0
 8015234:	ec5b ab17 	vmov	sl, fp, d7
 8015238:	e7e1      	b.n	80151fe <_strtod_l+0x8be>
 801523a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801523e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8015242:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8015246:	f04f 3aff 	mov.w	sl, #4294967295
 801524a:	e7d8      	b.n	80151fe <_strtod_l+0x8be>
 801524c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801524e:	ea13 0f0a 	tst.w	r3, sl
 8015252:	e7e4      	b.n	801521e <_strtod_l+0x8de>
 8015254:	f7ff fb59 	bl	801490a <sulp>
 8015258:	ee39 0b40 	vsub.f64	d0, d9, d0
 801525c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8015260:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015264:	ec5b ab10 	vmov	sl, fp, d0
 8015268:	d1c9      	bne.n	80151fe <_strtod_l+0x8be>
 801526a:	e617      	b.n	8014e9c <_strtod_l+0x55c>
 801526c:	4629      	mov	r1, r5
 801526e:	4620      	mov	r0, r4
 8015270:	f7ff fad8 	bl	8014824 <__ratio>
 8015274:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8015278:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801527c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015280:	d85d      	bhi.n	801533e <_strtod_l+0x9fe>
 8015282:	f1b8 0f00 	cmp.w	r8, #0
 8015286:	d164      	bne.n	8015352 <_strtod_l+0xa12>
 8015288:	f1ba 0f00 	cmp.w	sl, #0
 801528c:	d14b      	bne.n	8015326 <_strtod_l+0x9e6>
 801528e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015292:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8015296:	2b00      	cmp	r3, #0
 8015298:	d160      	bne.n	801535c <_strtod_l+0xa1c>
 801529a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 801529e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 80152a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80152a6:	d401      	bmi.n	80152ac <_strtod_l+0x96c>
 80152a8:	ee20 8b08 	vmul.f64	d8, d0, d8
 80152ac:	eeb1 ab48 	vneg.f64	d10, d8
 80152b0:	486c      	ldr	r0, [pc, #432]	@ (8015464 <_strtod_l+0xb24>)
 80152b2:	496e      	ldr	r1, [pc, #440]	@ (801546c <_strtod_l+0xb2c>)
 80152b4:	ea09 0700 	and.w	r7, r9, r0
 80152b8:	428f      	cmp	r7, r1
 80152ba:	ec53 2b1a 	vmov	r2, r3, d10
 80152be:	d17d      	bne.n	80153bc <_strtod_l+0xa7c>
 80152c0:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 80152c4:	ec4b ab1c 	vmov	d12, sl, fp
 80152c8:	eeb0 0b4c 	vmov.f64	d0, d12
 80152cc:	f7ff f9e2 	bl	8014694 <__ulp>
 80152d0:	4864      	ldr	r0, [pc, #400]	@ (8015464 <_strtod_l+0xb24>)
 80152d2:	eea0 cb0a 	vfma.f64	d12, d0, d10
 80152d6:	ee1c 3a90 	vmov	r3, s25
 80152da:	4a65      	ldr	r2, [pc, #404]	@ (8015470 <_strtod_l+0xb30>)
 80152dc:	ea03 0100 	and.w	r1, r3, r0
 80152e0:	4291      	cmp	r1, r2
 80152e2:	ec5b ab1c 	vmov	sl, fp, d12
 80152e6:	d93c      	bls.n	8015362 <_strtod_l+0xa22>
 80152e8:	ee19 2a90 	vmov	r2, s19
 80152ec:	4b5e      	ldr	r3, [pc, #376]	@ (8015468 <_strtod_l+0xb28>)
 80152ee:	429a      	cmp	r2, r3
 80152f0:	d104      	bne.n	80152fc <_strtod_l+0x9bc>
 80152f2:	ee19 3a10 	vmov	r3, s18
 80152f6:	3301      	adds	r3, #1
 80152f8:	f43f ad3c 	beq.w	8014d74 <_strtod_l+0x434>
 80152fc:	f8df b168 	ldr.w	fp, [pc, #360]	@ 8015468 <_strtod_l+0xb28>
 8015300:	f04f 3aff 	mov.w	sl, #4294967295
 8015304:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8015306:	9805      	ldr	r0, [sp, #20]
 8015308:	f7fe fe98 	bl	801403c <_Bfree>
 801530c:	9805      	ldr	r0, [sp, #20]
 801530e:	4631      	mov	r1, r6
 8015310:	f7fe fe94 	bl	801403c <_Bfree>
 8015314:	9805      	ldr	r0, [sp, #20]
 8015316:	4629      	mov	r1, r5
 8015318:	f7fe fe90 	bl	801403c <_Bfree>
 801531c:	9805      	ldr	r0, [sp, #20]
 801531e:	4621      	mov	r1, r4
 8015320:	f7fe fe8c 	bl	801403c <_Bfree>
 8015324:	e627      	b.n	8014f76 <_strtod_l+0x636>
 8015326:	f1ba 0f01 	cmp.w	sl, #1
 801532a:	d103      	bne.n	8015334 <_strtod_l+0x9f4>
 801532c:	f1bb 0f00 	cmp.w	fp, #0
 8015330:	f43f adb4 	beq.w	8014e9c <_strtod_l+0x55c>
 8015334:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8015338:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801533c:	e7b8      	b.n	80152b0 <_strtod_l+0x970>
 801533e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8015342:	ee20 8b08 	vmul.f64	d8, d0, d8
 8015346:	f1b8 0f00 	cmp.w	r8, #0
 801534a:	d0af      	beq.n	80152ac <_strtod_l+0x96c>
 801534c:	eeb0 ab48 	vmov.f64	d10, d8
 8015350:	e7ae      	b.n	80152b0 <_strtod_l+0x970>
 8015352:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8015356:	eeb0 8b4a 	vmov.f64	d8, d10
 801535a:	e7a9      	b.n	80152b0 <_strtod_l+0x970>
 801535c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8015360:	e7a6      	b.n	80152b0 <_strtod_l+0x970>
 8015362:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8015366:	9b06      	ldr	r3, [sp, #24]
 8015368:	46d9      	mov	r9, fp
 801536a:	2b00      	cmp	r3, #0
 801536c:	d1ca      	bne.n	8015304 <_strtod_l+0x9c4>
 801536e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8015372:	0d1b      	lsrs	r3, r3, #20
 8015374:	051b      	lsls	r3, r3, #20
 8015376:	429f      	cmp	r7, r3
 8015378:	d1c4      	bne.n	8015304 <_strtod_l+0x9c4>
 801537a:	ec51 0b18 	vmov	r0, r1, d8
 801537e:	f7eb f9db 	bl	8000738 <__aeabi_d2lz>
 8015382:	f7eb f993 	bl	80006ac <__aeabi_l2d>
 8015386:	f3cb 0913 	ubfx	r9, fp, #0, #20
 801538a:	ec41 0b17 	vmov	d7, r0, r1
 801538e:	ea49 090a 	orr.w	r9, r9, sl
 8015392:	ea59 0908 	orrs.w	r9, r9, r8
 8015396:	ee38 8b47 	vsub.f64	d8, d8, d7
 801539a:	d03c      	beq.n	8015416 <_strtod_l+0xad6>
 801539c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8015448 <_strtod_l+0xb08>
 80153a0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80153a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80153a8:	f53f acef 	bmi.w	8014d8a <_strtod_l+0x44a>
 80153ac:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8015450 <_strtod_l+0xb10>
 80153b0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80153b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80153b8:	dda4      	ble.n	8015304 <_strtod_l+0x9c4>
 80153ba:	e4e6      	b.n	8014d8a <_strtod_l+0x44a>
 80153bc:	9906      	ldr	r1, [sp, #24]
 80153be:	b1e1      	cbz	r1, 80153fa <_strtod_l+0xaba>
 80153c0:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 80153c4:	d819      	bhi.n	80153fa <_strtod_l+0xaba>
 80153c6:	eeb4 8bcb 	vcmpe.f64	d8, d11
 80153ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80153ce:	d811      	bhi.n	80153f4 <_strtod_l+0xab4>
 80153d0:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 80153d4:	ee18 3a10 	vmov	r3, s16
 80153d8:	2b01      	cmp	r3, #1
 80153da:	bf38      	it	cc
 80153dc:	2301      	movcc	r3, #1
 80153de:	ee08 3a10 	vmov	s16, r3
 80153e2:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 80153e6:	f1b8 0f00 	cmp.w	r8, #0
 80153ea:	d111      	bne.n	8015410 <_strtod_l+0xad0>
 80153ec:	eeb1 7b48 	vneg.f64	d7, d8
 80153f0:	ec53 2b17 	vmov	r2, r3, d7
 80153f4:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 80153f8:	1bcb      	subs	r3, r1, r7
 80153fa:	eeb0 0b49 	vmov.f64	d0, d9
 80153fe:	ec43 2b1a 	vmov	d10, r2, r3
 8015402:	f7ff f947 	bl	8014694 <__ulp>
 8015406:	eeaa 9b00 	vfma.f64	d9, d10, d0
 801540a:	ec5b ab19 	vmov	sl, fp, d9
 801540e:	e7aa      	b.n	8015366 <_strtod_l+0xa26>
 8015410:	eeb0 7b48 	vmov.f64	d7, d8
 8015414:	e7ec      	b.n	80153f0 <_strtod_l+0xab0>
 8015416:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8015458 <_strtod_l+0xb18>
 801541a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801541e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015422:	f57f af6f 	bpl.w	8015304 <_strtod_l+0x9c4>
 8015426:	e4b0      	b.n	8014d8a <_strtod_l+0x44a>
 8015428:	2300      	movs	r3, #0
 801542a:	9308      	str	r3, [sp, #32]
 801542c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801542e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015430:	6013      	str	r3, [r2, #0]
 8015432:	f7ff bac4 	b.w	80149be <_strtod_l+0x7e>
 8015436:	2a65      	cmp	r2, #101	@ 0x65
 8015438:	f43f abbf 	beq.w	8014bba <_strtod_l+0x27a>
 801543c:	2a45      	cmp	r2, #69	@ 0x45
 801543e:	f43f abbc 	beq.w	8014bba <_strtod_l+0x27a>
 8015442:	2101      	movs	r1, #1
 8015444:	f7ff bbf4 	b.w	8014c30 <_strtod_l+0x2f0>
 8015448:	94a03595 	.word	0x94a03595
 801544c:	3fdfffff 	.word	0x3fdfffff
 8015450:	35afe535 	.word	0x35afe535
 8015454:	3fe00000 	.word	0x3fe00000
 8015458:	94a03595 	.word	0x94a03595
 801545c:	3fcfffff 	.word	0x3fcfffff
 8015460:	000fffff 	.word	0x000fffff
 8015464:	7ff00000 	.word	0x7ff00000
 8015468:	7fefffff 	.word	0x7fefffff
 801546c:	7fe00000 	.word	0x7fe00000
 8015470:	7c9fffff 	.word	0x7c9fffff

08015474 <_strtod_r>:
 8015474:	4b01      	ldr	r3, [pc, #4]	@ (801547c <_strtod_r+0x8>)
 8015476:	f7ff ba63 	b.w	8014940 <_strtod_l>
 801547a:	bf00      	nop
 801547c:	24000094 	.word	0x24000094

08015480 <_strtol_l.isra.0>:
 8015480:	2b24      	cmp	r3, #36	@ 0x24
 8015482:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015486:	4686      	mov	lr, r0
 8015488:	4690      	mov	r8, r2
 801548a:	d801      	bhi.n	8015490 <_strtol_l.isra.0+0x10>
 801548c:	2b01      	cmp	r3, #1
 801548e:	d106      	bne.n	801549e <_strtol_l.isra.0+0x1e>
 8015490:	f7fd fe6c 	bl	801316c <__errno>
 8015494:	2316      	movs	r3, #22
 8015496:	6003      	str	r3, [r0, #0]
 8015498:	2000      	movs	r0, #0
 801549a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801549e:	4834      	ldr	r0, [pc, #208]	@ (8015570 <_strtol_l.isra.0+0xf0>)
 80154a0:	460d      	mov	r5, r1
 80154a2:	462a      	mov	r2, r5
 80154a4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80154a8:	5d06      	ldrb	r6, [r0, r4]
 80154aa:	f016 0608 	ands.w	r6, r6, #8
 80154ae:	d1f8      	bne.n	80154a2 <_strtol_l.isra.0+0x22>
 80154b0:	2c2d      	cmp	r4, #45	@ 0x2d
 80154b2:	d110      	bne.n	80154d6 <_strtol_l.isra.0+0x56>
 80154b4:	782c      	ldrb	r4, [r5, #0]
 80154b6:	2601      	movs	r6, #1
 80154b8:	1c95      	adds	r5, r2, #2
 80154ba:	f033 0210 	bics.w	r2, r3, #16
 80154be:	d115      	bne.n	80154ec <_strtol_l.isra.0+0x6c>
 80154c0:	2c30      	cmp	r4, #48	@ 0x30
 80154c2:	d10d      	bne.n	80154e0 <_strtol_l.isra.0+0x60>
 80154c4:	782a      	ldrb	r2, [r5, #0]
 80154c6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80154ca:	2a58      	cmp	r2, #88	@ 0x58
 80154cc:	d108      	bne.n	80154e0 <_strtol_l.isra.0+0x60>
 80154ce:	786c      	ldrb	r4, [r5, #1]
 80154d0:	3502      	adds	r5, #2
 80154d2:	2310      	movs	r3, #16
 80154d4:	e00a      	b.n	80154ec <_strtol_l.isra.0+0x6c>
 80154d6:	2c2b      	cmp	r4, #43	@ 0x2b
 80154d8:	bf04      	itt	eq
 80154da:	782c      	ldrbeq	r4, [r5, #0]
 80154dc:	1c95      	addeq	r5, r2, #2
 80154de:	e7ec      	b.n	80154ba <_strtol_l.isra.0+0x3a>
 80154e0:	2b00      	cmp	r3, #0
 80154e2:	d1f6      	bne.n	80154d2 <_strtol_l.isra.0+0x52>
 80154e4:	2c30      	cmp	r4, #48	@ 0x30
 80154e6:	bf14      	ite	ne
 80154e8:	230a      	movne	r3, #10
 80154ea:	2308      	moveq	r3, #8
 80154ec:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80154f0:	f10c 3cff 	add.w	ip, ip, #4294967295
 80154f4:	2200      	movs	r2, #0
 80154f6:	fbbc f9f3 	udiv	r9, ip, r3
 80154fa:	4610      	mov	r0, r2
 80154fc:	fb03 ca19 	mls	sl, r3, r9, ip
 8015500:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8015504:	2f09      	cmp	r7, #9
 8015506:	d80f      	bhi.n	8015528 <_strtol_l.isra.0+0xa8>
 8015508:	463c      	mov	r4, r7
 801550a:	42a3      	cmp	r3, r4
 801550c:	dd1b      	ble.n	8015546 <_strtol_l.isra.0+0xc6>
 801550e:	1c57      	adds	r7, r2, #1
 8015510:	d007      	beq.n	8015522 <_strtol_l.isra.0+0xa2>
 8015512:	4581      	cmp	r9, r0
 8015514:	d314      	bcc.n	8015540 <_strtol_l.isra.0+0xc0>
 8015516:	d101      	bne.n	801551c <_strtol_l.isra.0+0x9c>
 8015518:	45a2      	cmp	sl, r4
 801551a:	db11      	blt.n	8015540 <_strtol_l.isra.0+0xc0>
 801551c:	fb00 4003 	mla	r0, r0, r3, r4
 8015520:	2201      	movs	r2, #1
 8015522:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015526:	e7eb      	b.n	8015500 <_strtol_l.isra.0+0x80>
 8015528:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801552c:	2f19      	cmp	r7, #25
 801552e:	d801      	bhi.n	8015534 <_strtol_l.isra.0+0xb4>
 8015530:	3c37      	subs	r4, #55	@ 0x37
 8015532:	e7ea      	b.n	801550a <_strtol_l.isra.0+0x8a>
 8015534:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8015538:	2f19      	cmp	r7, #25
 801553a:	d804      	bhi.n	8015546 <_strtol_l.isra.0+0xc6>
 801553c:	3c57      	subs	r4, #87	@ 0x57
 801553e:	e7e4      	b.n	801550a <_strtol_l.isra.0+0x8a>
 8015540:	f04f 32ff 	mov.w	r2, #4294967295
 8015544:	e7ed      	b.n	8015522 <_strtol_l.isra.0+0xa2>
 8015546:	1c53      	adds	r3, r2, #1
 8015548:	d108      	bne.n	801555c <_strtol_l.isra.0+0xdc>
 801554a:	2322      	movs	r3, #34	@ 0x22
 801554c:	f8ce 3000 	str.w	r3, [lr]
 8015550:	4660      	mov	r0, ip
 8015552:	f1b8 0f00 	cmp.w	r8, #0
 8015556:	d0a0      	beq.n	801549a <_strtol_l.isra.0+0x1a>
 8015558:	1e69      	subs	r1, r5, #1
 801555a:	e006      	b.n	801556a <_strtol_l.isra.0+0xea>
 801555c:	b106      	cbz	r6, 8015560 <_strtol_l.isra.0+0xe0>
 801555e:	4240      	negs	r0, r0
 8015560:	f1b8 0f00 	cmp.w	r8, #0
 8015564:	d099      	beq.n	801549a <_strtol_l.isra.0+0x1a>
 8015566:	2a00      	cmp	r2, #0
 8015568:	d1f6      	bne.n	8015558 <_strtol_l.isra.0+0xd8>
 801556a:	f8c8 1000 	str.w	r1, [r8]
 801556e:	e794      	b.n	801549a <_strtol_l.isra.0+0x1a>
 8015570:	080174a9 	.word	0x080174a9

08015574 <_strtol_r>:
 8015574:	f7ff bf84 	b.w	8015480 <_strtol_l.isra.0>

08015578 <__ssputs_r>:
 8015578:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801557c:	688e      	ldr	r6, [r1, #8]
 801557e:	461f      	mov	r7, r3
 8015580:	42be      	cmp	r6, r7
 8015582:	680b      	ldr	r3, [r1, #0]
 8015584:	4682      	mov	sl, r0
 8015586:	460c      	mov	r4, r1
 8015588:	4690      	mov	r8, r2
 801558a:	d82d      	bhi.n	80155e8 <__ssputs_r+0x70>
 801558c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015590:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8015594:	d026      	beq.n	80155e4 <__ssputs_r+0x6c>
 8015596:	6965      	ldr	r5, [r4, #20]
 8015598:	6909      	ldr	r1, [r1, #16]
 801559a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801559e:	eba3 0901 	sub.w	r9, r3, r1
 80155a2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80155a6:	1c7b      	adds	r3, r7, #1
 80155a8:	444b      	add	r3, r9
 80155aa:	106d      	asrs	r5, r5, #1
 80155ac:	429d      	cmp	r5, r3
 80155ae:	bf38      	it	cc
 80155b0:	461d      	movcc	r5, r3
 80155b2:	0553      	lsls	r3, r2, #21
 80155b4:	d527      	bpl.n	8015606 <__ssputs_r+0x8e>
 80155b6:	4629      	mov	r1, r5
 80155b8:	f7fe fc74 	bl	8013ea4 <_malloc_r>
 80155bc:	4606      	mov	r6, r0
 80155be:	b360      	cbz	r0, 801561a <__ssputs_r+0xa2>
 80155c0:	6921      	ldr	r1, [r4, #16]
 80155c2:	464a      	mov	r2, r9
 80155c4:	f7fd fdff 	bl	80131c6 <memcpy>
 80155c8:	89a3      	ldrh	r3, [r4, #12]
 80155ca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80155ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80155d2:	81a3      	strh	r3, [r4, #12]
 80155d4:	6126      	str	r6, [r4, #16]
 80155d6:	6165      	str	r5, [r4, #20]
 80155d8:	444e      	add	r6, r9
 80155da:	eba5 0509 	sub.w	r5, r5, r9
 80155de:	6026      	str	r6, [r4, #0]
 80155e0:	60a5      	str	r5, [r4, #8]
 80155e2:	463e      	mov	r6, r7
 80155e4:	42be      	cmp	r6, r7
 80155e6:	d900      	bls.n	80155ea <__ssputs_r+0x72>
 80155e8:	463e      	mov	r6, r7
 80155ea:	6820      	ldr	r0, [r4, #0]
 80155ec:	4632      	mov	r2, r6
 80155ee:	4641      	mov	r1, r8
 80155f0:	f000 fb9e 	bl	8015d30 <memmove>
 80155f4:	68a3      	ldr	r3, [r4, #8]
 80155f6:	1b9b      	subs	r3, r3, r6
 80155f8:	60a3      	str	r3, [r4, #8]
 80155fa:	6823      	ldr	r3, [r4, #0]
 80155fc:	4433      	add	r3, r6
 80155fe:	6023      	str	r3, [r4, #0]
 8015600:	2000      	movs	r0, #0
 8015602:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015606:	462a      	mov	r2, r5
 8015608:	f000 ff77 	bl	80164fa <_realloc_r>
 801560c:	4606      	mov	r6, r0
 801560e:	2800      	cmp	r0, #0
 8015610:	d1e0      	bne.n	80155d4 <__ssputs_r+0x5c>
 8015612:	6921      	ldr	r1, [r4, #16]
 8015614:	4650      	mov	r0, sl
 8015616:	f7fe fbd1 	bl	8013dbc <_free_r>
 801561a:	230c      	movs	r3, #12
 801561c:	f8ca 3000 	str.w	r3, [sl]
 8015620:	89a3      	ldrh	r3, [r4, #12]
 8015622:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015626:	81a3      	strh	r3, [r4, #12]
 8015628:	f04f 30ff 	mov.w	r0, #4294967295
 801562c:	e7e9      	b.n	8015602 <__ssputs_r+0x8a>
	...

08015630 <_svfiprintf_r>:
 8015630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015634:	4698      	mov	r8, r3
 8015636:	898b      	ldrh	r3, [r1, #12]
 8015638:	061b      	lsls	r3, r3, #24
 801563a:	b09d      	sub	sp, #116	@ 0x74
 801563c:	4607      	mov	r7, r0
 801563e:	460d      	mov	r5, r1
 8015640:	4614      	mov	r4, r2
 8015642:	d510      	bpl.n	8015666 <_svfiprintf_r+0x36>
 8015644:	690b      	ldr	r3, [r1, #16]
 8015646:	b973      	cbnz	r3, 8015666 <_svfiprintf_r+0x36>
 8015648:	2140      	movs	r1, #64	@ 0x40
 801564a:	f7fe fc2b 	bl	8013ea4 <_malloc_r>
 801564e:	6028      	str	r0, [r5, #0]
 8015650:	6128      	str	r0, [r5, #16]
 8015652:	b930      	cbnz	r0, 8015662 <_svfiprintf_r+0x32>
 8015654:	230c      	movs	r3, #12
 8015656:	603b      	str	r3, [r7, #0]
 8015658:	f04f 30ff 	mov.w	r0, #4294967295
 801565c:	b01d      	add	sp, #116	@ 0x74
 801565e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015662:	2340      	movs	r3, #64	@ 0x40
 8015664:	616b      	str	r3, [r5, #20]
 8015666:	2300      	movs	r3, #0
 8015668:	9309      	str	r3, [sp, #36]	@ 0x24
 801566a:	2320      	movs	r3, #32
 801566c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015670:	f8cd 800c 	str.w	r8, [sp, #12]
 8015674:	2330      	movs	r3, #48	@ 0x30
 8015676:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8015814 <_svfiprintf_r+0x1e4>
 801567a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801567e:	f04f 0901 	mov.w	r9, #1
 8015682:	4623      	mov	r3, r4
 8015684:	469a      	mov	sl, r3
 8015686:	f813 2b01 	ldrb.w	r2, [r3], #1
 801568a:	b10a      	cbz	r2, 8015690 <_svfiprintf_r+0x60>
 801568c:	2a25      	cmp	r2, #37	@ 0x25
 801568e:	d1f9      	bne.n	8015684 <_svfiprintf_r+0x54>
 8015690:	ebba 0b04 	subs.w	fp, sl, r4
 8015694:	d00b      	beq.n	80156ae <_svfiprintf_r+0x7e>
 8015696:	465b      	mov	r3, fp
 8015698:	4622      	mov	r2, r4
 801569a:	4629      	mov	r1, r5
 801569c:	4638      	mov	r0, r7
 801569e:	f7ff ff6b 	bl	8015578 <__ssputs_r>
 80156a2:	3001      	adds	r0, #1
 80156a4:	f000 80a7 	beq.w	80157f6 <_svfiprintf_r+0x1c6>
 80156a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80156aa:	445a      	add	r2, fp
 80156ac:	9209      	str	r2, [sp, #36]	@ 0x24
 80156ae:	f89a 3000 	ldrb.w	r3, [sl]
 80156b2:	2b00      	cmp	r3, #0
 80156b4:	f000 809f 	beq.w	80157f6 <_svfiprintf_r+0x1c6>
 80156b8:	2300      	movs	r3, #0
 80156ba:	f04f 32ff 	mov.w	r2, #4294967295
 80156be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80156c2:	f10a 0a01 	add.w	sl, sl, #1
 80156c6:	9304      	str	r3, [sp, #16]
 80156c8:	9307      	str	r3, [sp, #28]
 80156ca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80156ce:	931a      	str	r3, [sp, #104]	@ 0x68
 80156d0:	4654      	mov	r4, sl
 80156d2:	2205      	movs	r2, #5
 80156d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80156d8:	484e      	ldr	r0, [pc, #312]	@ (8015814 <_svfiprintf_r+0x1e4>)
 80156da:	f7ea fe01 	bl	80002e0 <memchr>
 80156de:	9a04      	ldr	r2, [sp, #16]
 80156e0:	b9d8      	cbnz	r0, 801571a <_svfiprintf_r+0xea>
 80156e2:	06d0      	lsls	r0, r2, #27
 80156e4:	bf44      	itt	mi
 80156e6:	2320      	movmi	r3, #32
 80156e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80156ec:	0711      	lsls	r1, r2, #28
 80156ee:	bf44      	itt	mi
 80156f0:	232b      	movmi	r3, #43	@ 0x2b
 80156f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80156f6:	f89a 3000 	ldrb.w	r3, [sl]
 80156fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80156fc:	d015      	beq.n	801572a <_svfiprintf_r+0xfa>
 80156fe:	9a07      	ldr	r2, [sp, #28]
 8015700:	4654      	mov	r4, sl
 8015702:	2000      	movs	r0, #0
 8015704:	f04f 0c0a 	mov.w	ip, #10
 8015708:	4621      	mov	r1, r4
 801570a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801570e:	3b30      	subs	r3, #48	@ 0x30
 8015710:	2b09      	cmp	r3, #9
 8015712:	d94b      	bls.n	80157ac <_svfiprintf_r+0x17c>
 8015714:	b1b0      	cbz	r0, 8015744 <_svfiprintf_r+0x114>
 8015716:	9207      	str	r2, [sp, #28]
 8015718:	e014      	b.n	8015744 <_svfiprintf_r+0x114>
 801571a:	eba0 0308 	sub.w	r3, r0, r8
 801571e:	fa09 f303 	lsl.w	r3, r9, r3
 8015722:	4313      	orrs	r3, r2
 8015724:	9304      	str	r3, [sp, #16]
 8015726:	46a2      	mov	sl, r4
 8015728:	e7d2      	b.n	80156d0 <_svfiprintf_r+0xa0>
 801572a:	9b03      	ldr	r3, [sp, #12]
 801572c:	1d19      	adds	r1, r3, #4
 801572e:	681b      	ldr	r3, [r3, #0]
 8015730:	9103      	str	r1, [sp, #12]
 8015732:	2b00      	cmp	r3, #0
 8015734:	bfbb      	ittet	lt
 8015736:	425b      	neglt	r3, r3
 8015738:	f042 0202 	orrlt.w	r2, r2, #2
 801573c:	9307      	strge	r3, [sp, #28]
 801573e:	9307      	strlt	r3, [sp, #28]
 8015740:	bfb8      	it	lt
 8015742:	9204      	strlt	r2, [sp, #16]
 8015744:	7823      	ldrb	r3, [r4, #0]
 8015746:	2b2e      	cmp	r3, #46	@ 0x2e
 8015748:	d10a      	bne.n	8015760 <_svfiprintf_r+0x130>
 801574a:	7863      	ldrb	r3, [r4, #1]
 801574c:	2b2a      	cmp	r3, #42	@ 0x2a
 801574e:	d132      	bne.n	80157b6 <_svfiprintf_r+0x186>
 8015750:	9b03      	ldr	r3, [sp, #12]
 8015752:	1d1a      	adds	r2, r3, #4
 8015754:	681b      	ldr	r3, [r3, #0]
 8015756:	9203      	str	r2, [sp, #12]
 8015758:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801575c:	3402      	adds	r4, #2
 801575e:	9305      	str	r3, [sp, #20]
 8015760:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8015824 <_svfiprintf_r+0x1f4>
 8015764:	7821      	ldrb	r1, [r4, #0]
 8015766:	2203      	movs	r2, #3
 8015768:	4650      	mov	r0, sl
 801576a:	f7ea fdb9 	bl	80002e0 <memchr>
 801576e:	b138      	cbz	r0, 8015780 <_svfiprintf_r+0x150>
 8015770:	9b04      	ldr	r3, [sp, #16]
 8015772:	eba0 000a 	sub.w	r0, r0, sl
 8015776:	2240      	movs	r2, #64	@ 0x40
 8015778:	4082      	lsls	r2, r0
 801577a:	4313      	orrs	r3, r2
 801577c:	3401      	adds	r4, #1
 801577e:	9304      	str	r3, [sp, #16]
 8015780:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015784:	4824      	ldr	r0, [pc, #144]	@ (8015818 <_svfiprintf_r+0x1e8>)
 8015786:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801578a:	2206      	movs	r2, #6
 801578c:	f7ea fda8 	bl	80002e0 <memchr>
 8015790:	2800      	cmp	r0, #0
 8015792:	d036      	beq.n	8015802 <_svfiprintf_r+0x1d2>
 8015794:	4b21      	ldr	r3, [pc, #132]	@ (801581c <_svfiprintf_r+0x1ec>)
 8015796:	bb1b      	cbnz	r3, 80157e0 <_svfiprintf_r+0x1b0>
 8015798:	9b03      	ldr	r3, [sp, #12]
 801579a:	3307      	adds	r3, #7
 801579c:	f023 0307 	bic.w	r3, r3, #7
 80157a0:	3308      	adds	r3, #8
 80157a2:	9303      	str	r3, [sp, #12]
 80157a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80157a6:	4433      	add	r3, r6
 80157a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80157aa:	e76a      	b.n	8015682 <_svfiprintf_r+0x52>
 80157ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80157b0:	460c      	mov	r4, r1
 80157b2:	2001      	movs	r0, #1
 80157b4:	e7a8      	b.n	8015708 <_svfiprintf_r+0xd8>
 80157b6:	2300      	movs	r3, #0
 80157b8:	3401      	adds	r4, #1
 80157ba:	9305      	str	r3, [sp, #20]
 80157bc:	4619      	mov	r1, r3
 80157be:	f04f 0c0a 	mov.w	ip, #10
 80157c2:	4620      	mov	r0, r4
 80157c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80157c8:	3a30      	subs	r2, #48	@ 0x30
 80157ca:	2a09      	cmp	r2, #9
 80157cc:	d903      	bls.n	80157d6 <_svfiprintf_r+0x1a6>
 80157ce:	2b00      	cmp	r3, #0
 80157d0:	d0c6      	beq.n	8015760 <_svfiprintf_r+0x130>
 80157d2:	9105      	str	r1, [sp, #20]
 80157d4:	e7c4      	b.n	8015760 <_svfiprintf_r+0x130>
 80157d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80157da:	4604      	mov	r4, r0
 80157dc:	2301      	movs	r3, #1
 80157de:	e7f0      	b.n	80157c2 <_svfiprintf_r+0x192>
 80157e0:	ab03      	add	r3, sp, #12
 80157e2:	9300      	str	r3, [sp, #0]
 80157e4:	462a      	mov	r2, r5
 80157e6:	4b0e      	ldr	r3, [pc, #56]	@ (8015820 <_svfiprintf_r+0x1f0>)
 80157e8:	a904      	add	r1, sp, #16
 80157ea:	4638      	mov	r0, r7
 80157ec:	f7fc fc8c 	bl	8012108 <_printf_float>
 80157f0:	1c42      	adds	r2, r0, #1
 80157f2:	4606      	mov	r6, r0
 80157f4:	d1d6      	bne.n	80157a4 <_svfiprintf_r+0x174>
 80157f6:	89ab      	ldrh	r3, [r5, #12]
 80157f8:	065b      	lsls	r3, r3, #25
 80157fa:	f53f af2d 	bmi.w	8015658 <_svfiprintf_r+0x28>
 80157fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015800:	e72c      	b.n	801565c <_svfiprintf_r+0x2c>
 8015802:	ab03      	add	r3, sp, #12
 8015804:	9300      	str	r3, [sp, #0]
 8015806:	462a      	mov	r2, r5
 8015808:	4b05      	ldr	r3, [pc, #20]	@ (8015820 <_svfiprintf_r+0x1f0>)
 801580a:	a904      	add	r1, sp, #16
 801580c:	4638      	mov	r0, r7
 801580e:	f7fc ff03 	bl	8012618 <_printf_i>
 8015812:	e7ed      	b.n	80157f0 <_svfiprintf_r+0x1c0>
 8015814:	080172a1 	.word	0x080172a1
 8015818:	080172ab 	.word	0x080172ab
 801581c:	08012109 	.word	0x08012109
 8015820:	08015579 	.word	0x08015579
 8015824:	080172a7 	.word	0x080172a7

08015828 <__sfputc_r>:
 8015828:	6893      	ldr	r3, [r2, #8]
 801582a:	3b01      	subs	r3, #1
 801582c:	2b00      	cmp	r3, #0
 801582e:	b410      	push	{r4}
 8015830:	6093      	str	r3, [r2, #8]
 8015832:	da08      	bge.n	8015846 <__sfputc_r+0x1e>
 8015834:	6994      	ldr	r4, [r2, #24]
 8015836:	42a3      	cmp	r3, r4
 8015838:	db01      	blt.n	801583e <__sfputc_r+0x16>
 801583a:	290a      	cmp	r1, #10
 801583c:	d103      	bne.n	8015846 <__sfputc_r+0x1e>
 801583e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015842:	f7fd bbac 	b.w	8012f9e <__swbuf_r>
 8015846:	6813      	ldr	r3, [r2, #0]
 8015848:	1c58      	adds	r0, r3, #1
 801584a:	6010      	str	r0, [r2, #0]
 801584c:	7019      	strb	r1, [r3, #0]
 801584e:	4608      	mov	r0, r1
 8015850:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015854:	4770      	bx	lr

08015856 <__sfputs_r>:
 8015856:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015858:	4606      	mov	r6, r0
 801585a:	460f      	mov	r7, r1
 801585c:	4614      	mov	r4, r2
 801585e:	18d5      	adds	r5, r2, r3
 8015860:	42ac      	cmp	r4, r5
 8015862:	d101      	bne.n	8015868 <__sfputs_r+0x12>
 8015864:	2000      	movs	r0, #0
 8015866:	e007      	b.n	8015878 <__sfputs_r+0x22>
 8015868:	f814 1b01 	ldrb.w	r1, [r4], #1
 801586c:	463a      	mov	r2, r7
 801586e:	4630      	mov	r0, r6
 8015870:	f7ff ffda 	bl	8015828 <__sfputc_r>
 8015874:	1c43      	adds	r3, r0, #1
 8015876:	d1f3      	bne.n	8015860 <__sfputs_r+0xa>
 8015878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801587c <_vfiprintf_r>:
 801587c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015880:	460d      	mov	r5, r1
 8015882:	b09d      	sub	sp, #116	@ 0x74
 8015884:	4614      	mov	r4, r2
 8015886:	4698      	mov	r8, r3
 8015888:	4606      	mov	r6, r0
 801588a:	b118      	cbz	r0, 8015894 <_vfiprintf_r+0x18>
 801588c:	6a03      	ldr	r3, [r0, #32]
 801588e:	b90b      	cbnz	r3, 8015894 <_vfiprintf_r+0x18>
 8015890:	f7fd fa72 	bl	8012d78 <__sinit>
 8015894:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015896:	07d9      	lsls	r1, r3, #31
 8015898:	d405      	bmi.n	80158a6 <_vfiprintf_r+0x2a>
 801589a:	89ab      	ldrh	r3, [r5, #12]
 801589c:	059a      	lsls	r2, r3, #22
 801589e:	d402      	bmi.n	80158a6 <_vfiprintf_r+0x2a>
 80158a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80158a2:	f7fd fc8e 	bl	80131c2 <__retarget_lock_acquire_recursive>
 80158a6:	89ab      	ldrh	r3, [r5, #12]
 80158a8:	071b      	lsls	r3, r3, #28
 80158aa:	d501      	bpl.n	80158b0 <_vfiprintf_r+0x34>
 80158ac:	692b      	ldr	r3, [r5, #16]
 80158ae:	b99b      	cbnz	r3, 80158d8 <_vfiprintf_r+0x5c>
 80158b0:	4629      	mov	r1, r5
 80158b2:	4630      	mov	r0, r6
 80158b4:	f7fd fbb2 	bl	801301c <__swsetup_r>
 80158b8:	b170      	cbz	r0, 80158d8 <_vfiprintf_r+0x5c>
 80158ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80158bc:	07dc      	lsls	r4, r3, #31
 80158be:	d504      	bpl.n	80158ca <_vfiprintf_r+0x4e>
 80158c0:	f04f 30ff 	mov.w	r0, #4294967295
 80158c4:	b01d      	add	sp, #116	@ 0x74
 80158c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80158ca:	89ab      	ldrh	r3, [r5, #12]
 80158cc:	0598      	lsls	r0, r3, #22
 80158ce:	d4f7      	bmi.n	80158c0 <_vfiprintf_r+0x44>
 80158d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80158d2:	f7fd fc77 	bl	80131c4 <__retarget_lock_release_recursive>
 80158d6:	e7f3      	b.n	80158c0 <_vfiprintf_r+0x44>
 80158d8:	2300      	movs	r3, #0
 80158da:	9309      	str	r3, [sp, #36]	@ 0x24
 80158dc:	2320      	movs	r3, #32
 80158de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80158e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80158e6:	2330      	movs	r3, #48	@ 0x30
 80158e8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015a98 <_vfiprintf_r+0x21c>
 80158ec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80158f0:	f04f 0901 	mov.w	r9, #1
 80158f4:	4623      	mov	r3, r4
 80158f6:	469a      	mov	sl, r3
 80158f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80158fc:	b10a      	cbz	r2, 8015902 <_vfiprintf_r+0x86>
 80158fe:	2a25      	cmp	r2, #37	@ 0x25
 8015900:	d1f9      	bne.n	80158f6 <_vfiprintf_r+0x7a>
 8015902:	ebba 0b04 	subs.w	fp, sl, r4
 8015906:	d00b      	beq.n	8015920 <_vfiprintf_r+0xa4>
 8015908:	465b      	mov	r3, fp
 801590a:	4622      	mov	r2, r4
 801590c:	4629      	mov	r1, r5
 801590e:	4630      	mov	r0, r6
 8015910:	f7ff ffa1 	bl	8015856 <__sfputs_r>
 8015914:	3001      	adds	r0, #1
 8015916:	f000 80a7 	beq.w	8015a68 <_vfiprintf_r+0x1ec>
 801591a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801591c:	445a      	add	r2, fp
 801591e:	9209      	str	r2, [sp, #36]	@ 0x24
 8015920:	f89a 3000 	ldrb.w	r3, [sl]
 8015924:	2b00      	cmp	r3, #0
 8015926:	f000 809f 	beq.w	8015a68 <_vfiprintf_r+0x1ec>
 801592a:	2300      	movs	r3, #0
 801592c:	f04f 32ff 	mov.w	r2, #4294967295
 8015930:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015934:	f10a 0a01 	add.w	sl, sl, #1
 8015938:	9304      	str	r3, [sp, #16]
 801593a:	9307      	str	r3, [sp, #28]
 801593c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015940:	931a      	str	r3, [sp, #104]	@ 0x68
 8015942:	4654      	mov	r4, sl
 8015944:	2205      	movs	r2, #5
 8015946:	f814 1b01 	ldrb.w	r1, [r4], #1
 801594a:	4853      	ldr	r0, [pc, #332]	@ (8015a98 <_vfiprintf_r+0x21c>)
 801594c:	f7ea fcc8 	bl	80002e0 <memchr>
 8015950:	9a04      	ldr	r2, [sp, #16]
 8015952:	b9d8      	cbnz	r0, 801598c <_vfiprintf_r+0x110>
 8015954:	06d1      	lsls	r1, r2, #27
 8015956:	bf44      	itt	mi
 8015958:	2320      	movmi	r3, #32
 801595a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801595e:	0713      	lsls	r3, r2, #28
 8015960:	bf44      	itt	mi
 8015962:	232b      	movmi	r3, #43	@ 0x2b
 8015964:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015968:	f89a 3000 	ldrb.w	r3, [sl]
 801596c:	2b2a      	cmp	r3, #42	@ 0x2a
 801596e:	d015      	beq.n	801599c <_vfiprintf_r+0x120>
 8015970:	9a07      	ldr	r2, [sp, #28]
 8015972:	4654      	mov	r4, sl
 8015974:	2000      	movs	r0, #0
 8015976:	f04f 0c0a 	mov.w	ip, #10
 801597a:	4621      	mov	r1, r4
 801597c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015980:	3b30      	subs	r3, #48	@ 0x30
 8015982:	2b09      	cmp	r3, #9
 8015984:	d94b      	bls.n	8015a1e <_vfiprintf_r+0x1a2>
 8015986:	b1b0      	cbz	r0, 80159b6 <_vfiprintf_r+0x13a>
 8015988:	9207      	str	r2, [sp, #28]
 801598a:	e014      	b.n	80159b6 <_vfiprintf_r+0x13a>
 801598c:	eba0 0308 	sub.w	r3, r0, r8
 8015990:	fa09 f303 	lsl.w	r3, r9, r3
 8015994:	4313      	orrs	r3, r2
 8015996:	9304      	str	r3, [sp, #16]
 8015998:	46a2      	mov	sl, r4
 801599a:	e7d2      	b.n	8015942 <_vfiprintf_r+0xc6>
 801599c:	9b03      	ldr	r3, [sp, #12]
 801599e:	1d19      	adds	r1, r3, #4
 80159a0:	681b      	ldr	r3, [r3, #0]
 80159a2:	9103      	str	r1, [sp, #12]
 80159a4:	2b00      	cmp	r3, #0
 80159a6:	bfbb      	ittet	lt
 80159a8:	425b      	neglt	r3, r3
 80159aa:	f042 0202 	orrlt.w	r2, r2, #2
 80159ae:	9307      	strge	r3, [sp, #28]
 80159b0:	9307      	strlt	r3, [sp, #28]
 80159b2:	bfb8      	it	lt
 80159b4:	9204      	strlt	r2, [sp, #16]
 80159b6:	7823      	ldrb	r3, [r4, #0]
 80159b8:	2b2e      	cmp	r3, #46	@ 0x2e
 80159ba:	d10a      	bne.n	80159d2 <_vfiprintf_r+0x156>
 80159bc:	7863      	ldrb	r3, [r4, #1]
 80159be:	2b2a      	cmp	r3, #42	@ 0x2a
 80159c0:	d132      	bne.n	8015a28 <_vfiprintf_r+0x1ac>
 80159c2:	9b03      	ldr	r3, [sp, #12]
 80159c4:	1d1a      	adds	r2, r3, #4
 80159c6:	681b      	ldr	r3, [r3, #0]
 80159c8:	9203      	str	r2, [sp, #12]
 80159ca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80159ce:	3402      	adds	r4, #2
 80159d0:	9305      	str	r3, [sp, #20]
 80159d2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015aa8 <_vfiprintf_r+0x22c>
 80159d6:	7821      	ldrb	r1, [r4, #0]
 80159d8:	2203      	movs	r2, #3
 80159da:	4650      	mov	r0, sl
 80159dc:	f7ea fc80 	bl	80002e0 <memchr>
 80159e0:	b138      	cbz	r0, 80159f2 <_vfiprintf_r+0x176>
 80159e2:	9b04      	ldr	r3, [sp, #16]
 80159e4:	eba0 000a 	sub.w	r0, r0, sl
 80159e8:	2240      	movs	r2, #64	@ 0x40
 80159ea:	4082      	lsls	r2, r0
 80159ec:	4313      	orrs	r3, r2
 80159ee:	3401      	adds	r4, #1
 80159f0:	9304      	str	r3, [sp, #16]
 80159f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80159f6:	4829      	ldr	r0, [pc, #164]	@ (8015a9c <_vfiprintf_r+0x220>)
 80159f8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80159fc:	2206      	movs	r2, #6
 80159fe:	f7ea fc6f 	bl	80002e0 <memchr>
 8015a02:	2800      	cmp	r0, #0
 8015a04:	d03f      	beq.n	8015a86 <_vfiprintf_r+0x20a>
 8015a06:	4b26      	ldr	r3, [pc, #152]	@ (8015aa0 <_vfiprintf_r+0x224>)
 8015a08:	bb1b      	cbnz	r3, 8015a52 <_vfiprintf_r+0x1d6>
 8015a0a:	9b03      	ldr	r3, [sp, #12]
 8015a0c:	3307      	adds	r3, #7
 8015a0e:	f023 0307 	bic.w	r3, r3, #7
 8015a12:	3308      	adds	r3, #8
 8015a14:	9303      	str	r3, [sp, #12]
 8015a16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015a18:	443b      	add	r3, r7
 8015a1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8015a1c:	e76a      	b.n	80158f4 <_vfiprintf_r+0x78>
 8015a1e:	fb0c 3202 	mla	r2, ip, r2, r3
 8015a22:	460c      	mov	r4, r1
 8015a24:	2001      	movs	r0, #1
 8015a26:	e7a8      	b.n	801597a <_vfiprintf_r+0xfe>
 8015a28:	2300      	movs	r3, #0
 8015a2a:	3401      	adds	r4, #1
 8015a2c:	9305      	str	r3, [sp, #20]
 8015a2e:	4619      	mov	r1, r3
 8015a30:	f04f 0c0a 	mov.w	ip, #10
 8015a34:	4620      	mov	r0, r4
 8015a36:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015a3a:	3a30      	subs	r2, #48	@ 0x30
 8015a3c:	2a09      	cmp	r2, #9
 8015a3e:	d903      	bls.n	8015a48 <_vfiprintf_r+0x1cc>
 8015a40:	2b00      	cmp	r3, #0
 8015a42:	d0c6      	beq.n	80159d2 <_vfiprintf_r+0x156>
 8015a44:	9105      	str	r1, [sp, #20]
 8015a46:	e7c4      	b.n	80159d2 <_vfiprintf_r+0x156>
 8015a48:	fb0c 2101 	mla	r1, ip, r1, r2
 8015a4c:	4604      	mov	r4, r0
 8015a4e:	2301      	movs	r3, #1
 8015a50:	e7f0      	b.n	8015a34 <_vfiprintf_r+0x1b8>
 8015a52:	ab03      	add	r3, sp, #12
 8015a54:	9300      	str	r3, [sp, #0]
 8015a56:	462a      	mov	r2, r5
 8015a58:	4b12      	ldr	r3, [pc, #72]	@ (8015aa4 <_vfiprintf_r+0x228>)
 8015a5a:	a904      	add	r1, sp, #16
 8015a5c:	4630      	mov	r0, r6
 8015a5e:	f7fc fb53 	bl	8012108 <_printf_float>
 8015a62:	4607      	mov	r7, r0
 8015a64:	1c78      	adds	r0, r7, #1
 8015a66:	d1d6      	bne.n	8015a16 <_vfiprintf_r+0x19a>
 8015a68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015a6a:	07d9      	lsls	r1, r3, #31
 8015a6c:	d405      	bmi.n	8015a7a <_vfiprintf_r+0x1fe>
 8015a6e:	89ab      	ldrh	r3, [r5, #12]
 8015a70:	059a      	lsls	r2, r3, #22
 8015a72:	d402      	bmi.n	8015a7a <_vfiprintf_r+0x1fe>
 8015a74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015a76:	f7fd fba5 	bl	80131c4 <__retarget_lock_release_recursive>
 8015a7a:	89ab      	ldrh	r3, [r5, #12]
 8015a7c:	065b      	lsls	r3, r3, #25
 8015a7e:	f53f af1f 	bmi.w	80158c0 <_vfiprintf_r+0x44>
 8015a82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015a84:	e71e      	b.n	80158c4 <_vfiprintf_r+0x48>
 8015a86:	ab03      	add	r3, sp, #12
 8015a88:	9300      	str	r3, [sp, #0]
 8015a8a:	462a      	mov	r2, r5
 8015a8c:	4b05      	ldr	r3, [pc, #20]	@ (8015aa4 <_vfiprintf_r+0x228>)
 8015a8e:	a904      	add	r1, sp, #16
 8015a90:	4630      	mov	r0, r6
 8015a92:	f7fc fdc1 	bl	8012618 <_printf_i>
 8015a96:	e7e4      	b.n	8015a62 <_vfiprintf_r+0x1e6>
 8015a98:	080172a1 	.word	0x080172a1
 8015a9c:	080172ab 	.word	0x080172ab
 8015aa0:	08012109 	.word	0x08012109
 8015aa4:	08015857 	.word	0x08015857
 8015aa8:	080172a7 	.word	0x080172a7

08015aac <__sflush_r>:
 8015aac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015ab0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015ab4:	0716      	lsls	r6, r2, #28
 8015ab6:	4605      	mov	r5, r0
 8015ab8:	460c      	mov	r4, r1
 8015aba:	d454      	bmi.n	8015b66 <__sflush_r+0xba>
 8015abc:	684b      	ldr	r3, [r1, #4]
 8015abe:	2b00      	cmp	r3, #0
 8015ac0:	dc02      	bgt.n	8015ac8 <__sflush_r+0x1c>
 8015ac2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8015ac4:	2b00      	cmp	r3, #0
 8015ac6:	dd48      	ble.n	8015b5a <__sflush_r+0xae>
 8015ac8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015aca:	2e00      	cmp	r6, #0
 8015acc:	d045      	beq.n	8015b5a <__sflush_r+0xae>
 8015ace:	2300      	movs	r3, #0
 8015ad0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8015ad4:	682f      	ldr	r7, [r5, #0]
 8015ad6:	6a21      	ldr	r1, [r4, #32]
 8015ad8:	602b      	str	r3, [r5, #0]
 8015ada:	d030      	beq.n	8015b3e <__sflush_r+0x92>
 8015adc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8015ade:	89a3      	ldrh	r3, [r4, #12]
 8015ae0:	0759      	lsls	r1, r3, #29
 8015ae2:	d505      	bpl.n	8015af0 <__sflush_r+0x44>
 8015ae4:	6863      	ldr	r3, [r4, #4]
 8015ae6:	1ad2      	subs	r2, r2, r3
 8015ae8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8015aea:	b10b      	cbz	r3, 8015af0 <__sflush_r+0x44>
 8015aec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8015aee:	1ad2      	subs	r2, r2, r3
 8015af0:	2300      	movs	r3, #0
 8015af2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015af4:	6a21      	ldr	r1, [r4, #32]
 8015af6:	4628      	mov	r0, r5
 8015af8:	47b0      	blx	r6
 8015afa:	1c43      	adds	r3, r0, #1
 8015afc:	89a3      	ldrh	r3, [r4, #12]
 8015afe:	d106      	bne.n	8015b0e <__sflush_r+0x62>
 8015b00:	6829      	ldr	r1, [r5, #0]
 8015b02:	291d      	cmp	r1, #29
 8015b04:	d82b      	bhi.n	8015b5e <__sflush_r+0xb2>
 8015b06:	4a2a      	ldr	r2, [pc, #168]	@ (8015bb0 <__sflush_r+0x104>)
 8015b08:	40ca      	lsrs	r2, r1
 8015b0a:	07d6      	lsls	r6, r2, #31
 8015b0c:	d527      	bpl.n	8015b5e <__sflush_r+0xb2>
 8015b0e:	2200      	movs	r2, #0
 8015b10:	6062      	str	r2, [r4, #4]
 8015b12:	04d9      	lsls	r1, r3, #19
 8015b14:	6922      	ldr	r2, [r4, #16]
 8015b16:	6022      	str	r2, [r4, #0]
 8015b18:	d504      	bpl.n	8015b24 <__sflush_r+0x78>
 8015b1a:	1c42      	adds	r2, r0, #1
 8015b1c:	d101      	bne.n	8015b22 <__sflush_r+0x76>
 8015b1e:	682b      	ldr	r3, [r5, #0]
 8015b20:	b903      	cbnz	r3, 8015b24 <__sflush_r+0x78>
 8015b22:	6560      	str	r0, [r4, #84]	@ 0x54
 8015b24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015b26:	602f      	str	r7, [r5, #0]
 8015b28:	b1b9      	cbz	r1, 8015b5a <__sflush_r+0xae>
 8015b2a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015b2e:	4299      	cmp	r1, r3
 8015b30:	d002      	beq.n	8015b38 <__sflush_r+0x8c>
 8015b32:	4628      	mov	r0, r5
 8015b34:	f7fe f942 	bl	8013dbc <_free_r>
 8015b38:	2300      	movs	r3, #0
 8015b3a:	6363      	str	r3, [r4, #52]	@ 0x34
 8015b3c:	e00d      	b.n	8015b5a <__sflush_r+0xae>
 8015b3e:	2301      	movs	r3, #1
 8015b40:	4628      	mov	r0, r5
 8015b42:	47b0      	blx	r6
 8015b44:	4602      	mov	r2, r0
 8015b46:	1c50      	adds	r0, r2, #1
 8015b48:	d1c9      	bne.n	8015ade <__sflush_r+0x32>
 8015b4a:	682b      	ldr	r3, [r5, #0]
 8015b4c:	2b00      	cmp	r3, #0
 8015b4e:	d0c6      	beq.n	8015ade <__sflush_r+0x32>
 8015b50:	2b1d      	cmp	r3, #29
 8015b52:	d001      	beq.n	8015b58 <__sflush_r+0xac>
 8015b54:	2b16      	cmp	r3, #22
 8015b56:	d11e      	bne.n	8015b96 <__sflush_r+0xea>
 8015b58:	602f      	str	r7, [r5, #0]
 8015b5a:	2000      	movs	r0, #0
 8015b5c:	e022      	b.n	8015ba4 <__sflush_r+0xf8>
 8015b5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015b62:	b21b      	sxth	r3, r3
 8015b64:	e01b      	b.n	8015b9e <__sflush_r+0xf2>
 8015b66:	690f      	ldr	r7, [r1, #16]
 8015b68:	2f00      	cmp	r7, #0
 8015b6a:	d0f6      	beq.n	8015b5a <__sflush_r+0xae>
 8015b6c:	0793      	lsls	r3, r2, #30
 8015b6e:	680e      	ldr	r6, [r1, #0]
 8015b70:	bf08      	it	eq
 8015b72:	694b      	ldreq	r3, [r1, #20]
 8015b74:	600f      	str	r7, [r1, #0]
 8015b76:	bf18      	it	ne
 8015b78:	2300      	movne	r3, #0
 8015b7a:	eba6 0807 	sub.w	r8, r6, r7
 8015b7e:	608b      	str	r3, [r1, #8]
 8015b80:	f1b8 0f00 	cmp.w	r8, #0
 8015b84:	dde9      	ble.n	8015b5a <__sflush_r+0xae>
 8015b86:	6a21      	ldr	r1, [r4, #32]
 8015b88:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8015b8a:	4643      	mov	r3, r8
 8015b8c:	463a      	mov	r2, r7
 8015b8e:	4628      	mov	r0, r5
 8015b90:	47b0      	blx	r6
 8015b92:	2800      	cmp	r0, #0
 8015b94:	dc08      	bgt.n	8015ba8 <__sflush_r+0xfc>
 8015b96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015b9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015b9e:	81a3      	strh	r3, [r4, #12]
 8015ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8015ba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015ba8:	4407      	add	r7, r0
 8015baa:	eba8 0800 	sub.w	r8, r8, r0
 8015bae:	e7e7      	b.n	8015b80 <__sflush_r+0xd4>
 8015bb0:	20400001 	.word	0x20400001

08015bb4 <_fflush_r>:
 8015bb4:	b538      	push	{r3, r4, r5, lr}
 8015bb6:	690b      	ldr	r3, [r1, #16]
 8015bb8:	4605      	mov	r5, r0
 8015bba:	460c      	mov	r4, r1
 8015bbc:	b913      	cbnz	r3, 8015bc4 <_fflush_r+0x10>
 8015bbe:	2500      	movs	r5, #0
 8015bc0:	4628      	mov	r0, r5
 8015bc2:	bd38      	pop	{r3, r4, r5, pc}
 8015bc4:	b118      	cbz	r0, 8015bce <_fflush_r+0x1a>
 8015bc6:	6a03      	ldr	r3, [r0, #32]
 8015bc8:	b90b      	cbnz	r3, 8015bce <_fflush_r+0x1a>
 8015bca:	f7fd f8d5 	bl	8012d78 <__sinit>
 8015bce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015bd2:	2b00      	cmp	r3, #0
 8015bd4:	d0f3      	beq.n	8015bbe <_fflush_r+0xa>
 8015bd6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8015bd8:	07d0      	lsls	r0, r2, #31
 8015bda:	d404      	bmi.n	8015be6 <_fflush_r+0x32>
 8015bdc:	0599      	lsls	r1, r3, #22
 8015bde:	d402      	bmi.n	8015be6 <_fflush_r+0x32>
 8015be0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015be2:	f7fd faee 	bl	80131c2 <__retarget_lock_acquire_recursive>
 8015be6:	4628      	mov	r0, r5
 8015be8:	4621      	mov	r1, r4
 8015bea:	f7ff ff5f 	bl	8015aac <__sflush_r>
 8015bee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015bf0:	07da      	lsls	r2, r3, #31
 8015bf2:	4605      	mov	r5, r0
 8015bf4:	d4e4      	bmi.n	8015bc0 <_fflush_r+0xc>
 8015bf6:	89a3      	ldrh	r3, [r4, #12]
 8015bf8:	059b      	lsls	r3, r3, #22
 8015bfa:	d4e1      	bmi.n	8015bc0 <_fflush_r+0xc>
 8015bfc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015bfe:	f7fd fae1 	bl	80131c4 <__retarget_lock_release_recursive>
 8015c02:	e7dd      	b.n	8015bc0 <_fflush_r+0xc>

08015c04 <__swhatbuf_r>:
 8015c04:	b570      	push	{r4, r5, r6, lr}
 8015c06:	460c      	mov	r4, r1
 8015c08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015c0c:	2900      	cmp	r1, #0
 8015c0e:	b096      	sub	sp, #88	@ 0x58
 8015c10:	4615      	mov	r5, r2
 8015c12:	461e      	mov	r6, r3
 8015c14:	da0d      	bge.n	8015c32 <__swhatbuf_r+0x2e>
 8015c16:	89a3      	ldrh	r3, [r4, #12]
 8015c18:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015c1c:	f04f 0100 	mov.w	r1, #0
 8015c20:	bf14      	ite	ne
 8015c22:	2340      	movne	r3, #64	@ 0x40
 8015c24:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8015c28:	2000      	movs	r0, #0
 8015c2a:	6031      	str	r1, [r6, #0]
 8015c2c:	602b      	str	r3, [r5, #0]
 8015c2e:	b016      	add	sp, #88	@ 0x58
 8015c30:	bd70      	pop	{r4, r5, r6, pc}
 8015c32:	466a      	mov	r2, sp
 8015c34:	f000 f8a8 	bl	8015d88 <_fstat_r>
 8015c38:	2800      	cmp	r0, #0
 8015c3a:	dbec      	blt.n	8015c16 <__swhatbuf_r+0x12>
 8015c3c:	9901      	ldr	r1, [sp, #4]
 8015c3e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8015c42:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8015c46:	4259      	negs	r1, r3
 8015c48:	4159      	adcs	r1, r3
 8015c4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015c4e:	e7eb      	b.n	8015c28 <__swhatbuf_r+0x24>

08015c50 <__smakebuf_r>:
 8015c50:	898b      	ldrh	r3, [r1, #12]
 8015c52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015c54:	079d      	lsls	r5, r3, #30
 8015c56:	4606      	mov	r6, r0
 8015c58:	460c      	mov	r4, r1
 8015c5a:	d507      	bpl.n	8015c6c <__smakebuf_r+0x1c>
 8015c5c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8015c60:	6023      	str	r3, [r4, #0]
 8015c62:	6123      	str	r3, [r4, #16]
 8015c64:	2301      	movs	r3, #1
 8015c66:	6163      	str	r3, [r4, #20]
 8015c68:	b003      	add	sp, #12
 8015c6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015c6c:	ab01      	add	r3, sp, #4
 8015c6e:	466a      	mov	r2, sp
 8015c70:	f7ff ffc8 	bl	8015c04 <__swhatbuf_r>
 8015c74:	9f00      	ldr	r7, [sp, #0]
 8015c76:	4605      	mov	r5, r0
 8015c78:	4639      	mov	r1, r7
 8015c7a:	4630      	mov	r0, r6
 8015c7c:	f7fe f912 	bl	8013ea4 <_malloc_r>
 8015c80:	b948      	cbnz	r0, 8015c96 <__smakebuf_r+0x46>
 8015c82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015c86:	059a      	lsls	r2, r3, #22
 8015c88:	d4ee      	bmi.n	8015c68 <__smakebuf_r+0x18>
 8015c8a:	f023 0303 	bic.w	r3, r3, #3
 8015c8e:	f043 0302 	orr.w	r3, r3, #2
 8015c92:	81a3      	strh	r3, [r4, #12]
 8015c94:	e7e2      	b.n	8015c5c <__smakebuf_r+0xc>
 8015c96:	89a3      	ldrh	r3, [r4, #12]
 8015c98:	6020      	str	r0, [r4, #0]
 8015c9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015c9e:	81a3      	strh	r3, [r4, #12]
 8015ca0:	9b01      	ldr	r3, [sp, #4]
 8015ca2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8015ca6:	b15b      	cbz	r3, 8015cc0 <__smakebuf_r+0x70>
 8015ca8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015cac:	4630      	mov	r0, r6
 8015cae:	f000 f87d 	bl	8015dac <_isatty_r>
 8015cb2:	b128      	cbz	r0, 8015cc0 <__smakebuf_r+0x70>
 8015cb4:	89a3      	ldrh	r3, [r4, #12]
 8015cb6:	f023 0303 	bic.w	r3, r3, #3
 8015cba:	f043 0301 	orr.w	r3, r3, #1
 8015cbe:	81a3      	strh	r3, [r4, #12]
 8015cc0:	89a3      	ldrh	r3, [r4, #12]
 8015cc2:	431d      	orrs	r5, r3
 8015cc4:	81a5      	strh	r5, [r4, #12]
 8015cc6:	e7cf      	b.n	8015c68 <__smakebuf_r+0x18>

08015cc8 <_putc_r>:
 8015cc8:	b570      	push	{r4, r5, r6, lr}
 8015cca:	460d      	mov	r5, r1
 8015ccc:	4614      	mov	r4, r2
 8015cce:	4606      	mov	r6, r0
 8015cd0:	b118      	cbz	r0, 8015cda <_putc_r+0x12>
 8015cd2:	6a03      	ldr	r3, [r0, #32]
 8015cd4:	b90b      	cbnz	r3, 8015cda <_putc_r+0x12>
 8015cd6:	f7fd f84f 	bl	8012d78 <__sinit>
 8015cda:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015cdc:	07d8      	lsls	r0, r3, #31
 8015cde:	d405      	bmi.n	8015cec <_putc_r+0x24>
 8015ce0:	89a3      	ldrh	r3, [r4, #12]
 8015ce2:	0599      	lsls	r1, r3, #22
 8015ce4:	d402      	bmi.n	8015cec <_putc_r+0x24>
 8015ce6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015ce8:	f7fd fa6b 	bl	80131c2 <__retarget_lock_acquire_recursive>
 8015cec:	68a3      	ldr	r3, [r4, #8]
 8015cee:	3b01      	subs	r3, #1
 8015cf0:	2b00      	cmp	r3, #0
 8015cf2:	60a3      	str	r3, [r4, #8]
 8015cf4:	da05      	bge.n	8015d02 <_putc_r+0x3a>
 8015cf6:	69a2      	ldr	r2, [r4, #24]
 8015cf8:	4293      	cmp	r3, r2
 8015cfa:	db12      	blt.n	8015d22 <_putc_r+0x5a>
 8015cfc:	b2eb      	uxtb	r3, r5
 8015cfe:	2b0a      	cmp	r3, #10
 8015d00:	d00f      	beq.n	8015d22 <_putc_r+0x5a>
 8015d02:	6823      	ldr	r3, [r4, #0]
 8015d04:	1c5a      	adds	r2, r3, #1
 8015d06:	6022      	str	r2, [r4, #0]
 8015d08:	701d      	strb	r5, [r3, #0]
 8015d0a:	b2ed      	uxtb	r5, r5
 8015d0c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015d0e:	07da      	lsls	r2, r3, #31
 8015d10:	d405      	bmi.n	8015d1e <_putc_r+0x56>
 8015d12:	89a3      	ldrh	r3, [r4, #12]
 8015d14:	059b      	lsls	r3, r3, #22
 8015d16:	d402      	bmi.n	8015d1e <_putc_r+0x56>
 8015d18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015d1a:	f7fd fa53 	bl	80131c4 <__retarget_lock_release_recursive>
 8015d1e:	4628      	mov	r0, r5
 8015d20:	bd70      	pop	{r4, r5, r6, pc}
 8015d22:	4629      	mov	r1, r5
 8015d24:	4622      	mov	r2, r4
 8015d26:	4630      	mov	r0, r6
 8015d28:	f7fd f939 	bl	8012f9e <__swbuf_r>
 8015d2c:	4605      	mov	r5, r0
 8015d2e:	e7ed      	b.n	8015d0c <_putc_r+0x44>

08015d30 <memmove>:
 8015d30:	4288      	cmp	r0, r1
 8015d32:	b510      	push	{r4, lr}
 8015d34:	eb01 0402 	add.w	r4, r1, r2
 8015d38:	d902      	bls.n	8015d40 <memmove+0x10>
 8015d3a:	4284      	cmp	r4, r0
 8015d3c:	4623      	mov	r3, r4
 8015d3e:	d807      	bhi.n	8015d50 <memmove+0x20>
 8015d40:	1e43      	subs	r3, r0, #1
 8015d42:	42a1      	cmp	r1, r4
 8015d44:	d008      	beq.n	8015d58 <memmove+0x28>
 8015d46:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015d4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015d4e:	e7f8      	b.n	8015d42 <memmove+0x12>
 8015d50:	4402      	add	r2, r0
 8015d52:	4601      	mov	r1, r0
 8015d54:	428a      	cmp	r2, r1
 8015d56:	d100      	bne.n	8015d5a <memmove+0x2a>
 8015d58:	bd10      	pop	{r4, pc}
 8015d5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015d5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8015d62:	e7f7      	b.n	8015d54 <memmove+0x24>

08015d64 <strncmp>:
 8015d64:	b510      	push	{r4, lr}
 8015d66:	b16a      	cbz	r2, 8015d84 <strncmp+0x20>
 8015d68:	3901      	subs	r1, #1
 8015d6a:	1884      	adds	r4, r0, r2
 8015d6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015d70:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8015d74:	429a      	cmp	r2, r3
 8015d76:	d103      	bne.n	8015d80 <strncmp+0x1c>
 8015d78:	42a0      	cmp	r0, r4
 8015d7a:	d001      	beq.n	8015d80 <strncmp+0x1c>
 8015d7c:	2a00      	cmp	r2, #0
 8015d7e:	d1f5      	bne.n	8015d6c <strncmp+0x8>
 8015d80:	1ad0      	subs	r0, r2, r3
 8015d82:	bd10      	pop	{r4, pc}
 8015d84:	4610      	mov	r0, r2
 8015d86:	e7fc      	b.n	8015d82 <strncmp+0x1e>

08015d88 <_fstat_r>:
 8015d88:	b538      	push	{r3, r4, r5, lr}
 8015d8a:	4d07      	ldr	r5, [pc, #28]	@ (8015da8 <_fstat_r+0x20>)
 8015d8c:	2300      	movs	r3, #0
 8015d8e:	4604      	mov	r4, r0
 8015d90:	4608      	mov	r0, r1
 8015d92:	4611      	mov	r1, r2
 8015d94:	602b      	str	r3, [r5, #0]
 8015d96:	f7ee fdf1 	bl	800497c <_fstat>
 8015d9a:	1c43      	adds	r3, r0, #1
 8015d9c:	d102      	bne.n	8015da4 <_fstat_r+0x1c>
 8015d9e:	682b      	ldr	r3, [r5, #0]
 8015da0:	b103      	cbz	r3, 8015da4 <_fstat_r+0x1c>
 8015da2:	6023      	str	r3, [r4, #0]
 8015da4:	bd38      	pop	{r3, r4, r5, pc}
 8015da6:	bf00      	nop
 8015da8:	24001a74 	.word	0x24001a74

08015dac <_isatty_r>:
 8015dac:	b538      	push	{r3, r4, r5, lr}
 8015dae:	4d06      	ldr	r5, [pc, #24]	@ (8015dc8 <_isatty_r+0x1c>)
 8015db0:	2300      	movs	r3, #0
 8015db2:	4604      	mov	r4, r0
 8015db4:	4608      	mov	r0, r1
 8015db6:	602b      	str	r3, [r5, #0]
 8015db8:	f7ee fdf0 	bl	800499c <_isatty>
 8015dbc:	1c43      	adds	r3, r0, #1
 8015dbe:	d102      	bne.n	8015dc6 <_isatty_r+0x1a>
 8015dc0:	682b      	ldr	r3, [r5, #0]
 8015dc2:	b103      	cbz	r3, 8015dc6 <_isatty_r+0x1a>
 8015dc4:	6023      	str	r3, [r4, #0]
 8015dc6:	bd38      	pop	{r3, r4, r5, pc}
 8015dc8:	24001a74 	.word	0x24001a74

08015dcc <_sbrk_r>:
 8015dcc:	b538      	push	{r3, r4, r5, lr}
 8015dce:	4d06      	ldr	r5, [pc, #24]	@ (8015de8 <_sbrk_r+0x1c>)
 8015dd0:	2300      	movs	r3, #0
 8015dd2:	4604      	mov	r4, r0
 8015dd4:	4608      	mov	r0, r1
 8015dd6:	602b      	str	r3, [r5, #0]
 8015dd8:	f7ee fdf8 	bl	80049cc <_sbrk>
 8015ddc:	1c43      	adds	r3, r0, #1
 8015dde:	d102      	bne.n	8015de6 <_sbrk_r+0x1a>
 8015de0:	682b      	ldr	r3, [r5, #0]
 8015de2:	b103      	cbz	r3, 8015de6 <_sbrk_r+0x1a>
 8015de4:	6023      	str	r3, [r4, #0]
 8015de6:	bd38      	pop	{r3, r4, r5, pc}
 8015de8:	24001a74 	.word	0x24001a74
 8015dec:	00000000 	.word	0x00000000

08015df0 <nan>:
 8015df0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8015df8 <nan+0x8>
 8015df4:	4770      	bx	lr
 8015df6:	bf00      	nop
 8015df8:	00000000 	.word	0x00000000
 8015dfc:	7ff80000 	.word	0x7ff80000

08015e00 <__assert_func>:
 8015e00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015e02:	4614      	mov	r4, r2
 8015e04:	461a      	mov	r2, r3
 8015e06:	4b09      	ldr	r3, [pc, #36]	@ (8015e2c <__assert_func+0x2c>)
 8015e08:	681b      	ldr	r3, [r3, #0]
 8015e0a:	4605      	mov	r5, r0
 8015e0c:	68d8      	ldr	r0, [r3, #12]
 8015e0e:	b14c      	cbz	r4, 8015e24 <__assert_func+0x24>
 8015e10:	4b07      	ldr	r3, [pc, #28]	@ (8015e30 <__assert_func+0x30>)
 8015e12:	9100      	str	r1, [sp, #0]
 8015e14:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015e18:	4906      	ldr	r1, [pc, #24]	@ (8015e34 <__assert_func+0x34>)
 8015e1a:	462b      	mov	r3, r5
 8015e1c:	f000 fba8 	bl	8016570 <fiprintf>
 8015e20:	f000 fbb8 	bl	8016594 <abort>
 8015e24:	4b04      	ldr	r3, [pc, #16]	@ (8015e38 <__assert_func+0x38>)
 8015e26:	461c      	mov	r4, r3
 8015e28:	e7f3      	b.n	8015e12 <__assert_func+0x12>
 8015e2a:	bf00      	nop
 8015e2c:	24000044 	.word	0x24000044
 8015e30:	080172ba 	.word	0x080172ba
 8015e34:	080172c7 	.word	0x080172c7
 8015e38:	080172f5 	.word	0x080172f5

08015e3c <_calloc_r>:
 8015e3c:	b570      	push	{r4, r5, r6, lr}
 8015e3e:	fba1 5402 	umull	r5, r4, r1, r2
 8015e42:	b934      	cbnz	r4, 8015e52 <_calloc_r+0x16>
 8015e44:	4629      	mov	r1, r5
 8015e46:	f7fe f82d 	bl	8013ea4 <_malloc_r>
 8015e4a:	4606      	mov	r6, r0
 8015e4c:	b928      	cbnz	r0, 8015e5a <_calloc_r+0x1e>
 8015e4e:	4630      	mov	r0, r6
 8015e50:	bd70      	pop	{r4, r5, r6, pc}
 8015e52:	220c      	movs	r2, #12
 8015e54:	6002      	str	r2, [r0, #0]
 8015e56:	2600      	movs	r6, #0
 8015e58:	e7f9      	b.n	8015e4e <_calloc_r+0x12>
 8015e5a:	462a      	mov	r2, r5
 8015e5c:	4621      	mov	r1, r4
 8015e5e:	f7fd f933 	bl	80130c8 <memset>
 8015e62:	e7f4      	b.n	8015e4e <_calloc_r+0x12>

08015e64 <rshift>:
 8015e64:	6903      	ldr	r3, [r0, #16]
 8015e66:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8015e6a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015e6e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8015e72:	f100 0414 	add.w	r4, r0, #20
 8015e76:	dd45      	ble.n	8015f04 <rshift+0xa0>
 8015e78:	f011 011f 	ands.w	r1, r1, #31
 8015e7c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8015e80:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8015e84:	d10c      	bne.n	8015ea0 <rshift+0x3c>
 8015e86:	f100 0710 	add.w	r7, r0, #16
 8015e8a:	4629      	mov	r1, r5
 8015e8c:	42b1      	cmp	r1, r6
 8015e8e:	d334      	bcc.n	8015efa <rshift+0x96>
 8015e90:	1a9b      	subs	r3, r3, r2
 8015e92:	009b      	lsls	r3, r3, #2
 8015e94:	1eea      	subs	r2, r5, #3
 8015e96:	4296      	cmp	r6, r2
 8015e98:	bf38      	it	cc
 8015e9a:	2300      	movcc	r3, #0
 8015e9c:	4423      	add	r3, r4
 8015e9e:	e015      	b.n	8015ecc <rshift+0x68>
 8015ea0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8015ea4:	f1c1 0820 	rsb	r8, r1, #32
 8015ea8:	40cf      	lsrs	r7, r1
 8015eaa:	f105 0e04 	add.w	lr, r5, #4
 8015eae:	46a1      	mov	r9, r4
 8015eb0:	4576      	cmp	r6, lr
 8015eb2:	46f4      	mov	ip, lr
 8015eb4:	d815      	bhi.n	8015ee2 <rshift+0x7e>
 8015eb6:	1a9a      	subs	r2, r3, r2
 8015eb8:	0092      	lsls	r2, r2, #2
 8015eba:	3a04      	subs	r2, #4
 8015ebc:	3501      	adds	r5, #1
 8015ebe:	42ae      	cmp	r6, r5
 8015ec0:	bf38      	it	cc
 8015ec2:	2200      	movcc	r2, #0
 8015ec4:	18a3      	adds	r3, r4, r2
 8015ec6:	50a7      	str	r7, [r4, r2]
 8015ec8:	b107      	cbz	r7, 8015ecc <rshift+0x68>
 8015eca:	3304      	adds	r3, #4
 8015ecc:	1b1a      	subs	r2, r3, r4
 8015ece:	42a3      	cmp	r3, r4
 8015ed0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8015ed4:	bf08      	it	eq
 8015ed6:	2300      	moveq	r3, #0
 8015ed8:	6102      	str	r2, [r0, #16]
 8015eda:	bf08      	it	eq
 8015edc:	6143      	streq	r3, [r0, #20]
 8015ede:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015ee2:	f8dc c000 	ldr.w	ip, [ip]
 8015ee6:	fa0c fc08 	lsl.w	ip, ip, r8
 8015eea:	ea4c 0707 	orr.w	r7, ip, r7
 8015eee:	f849 7b04 	str.w	r7, [r9], #4
 8015ef2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8015ef6:	40cf      	lsrs	r7, r1
 8015ef8:	e7da      	b.n	8015eb0 <rshift+0x4c>
 8015efa:	f851 cb04 	ldr.w	ip, [r1], #4
 8015efe:	f847 cf04 	str.w	ip, [r7, #4]!
 8015f02:	e7c3      	b.n	8015e8c <rshift+0x28>
 8015f04:	4623      	mov	r3, r4
 8015f06:	e7e1      	b.n	8015ecc <rshift+0x68>

08015f08 <__hexdig_fun>:
 8015f08:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8015f0c:	2b09      	cmp	r3, #9
 8015f0e:	d802      	bhi.n	8015f16 <__hexdig_fun+0xe>
 8015f10:	3820      	subs	r0, #32
 8015f12:	b2c0      	uxtb	r0, r0
 8015f14:	4770      	bx	lr
 8015f16:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8015f1a:	2b05      	cmp	r3, #5
 8015f1c:	d801      	bhi.n	8015f22 <__hexdig_fun+0x1a>
 8015f1e:	3847      	subs	r0, #71	@ 0x47
 8015f20:	e7f7      	b.n	8015f12 <__hexdig_fun+0xa>
 8015f22:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8015f26:	2b05      	cmp	r3, #5
 8015f28:	d801      	bhi.n	8015f2e <__hexdig_fun+0x26>
 8015f2a:	3827      	subs	r0, #39	@ 0x27
 8015f2c:	e7f1      	b.n	8015f12 <__hexdig_fun+0xa>
 8015f2e:	2000      	movs	r0, #0
 8015f30:	4770      	bx	lr
	...

08015f34 <__gethex>:
 8015f34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015f38:	b085      	sub	sp, #20
 8015f3a:	468a      	mov	sl, r1
 8015f3c:	9302      	str	r3, [sp, #8]
 8015f3e:	680b      	ldr	r3, [r1, #0]
 8015f40:	9001      	str	r0, [sp, #4]
 8015f42:	4690      	mov	r8, r2
 8015f44:	1c9c      	adds	r4, r3, #2
 8015f46:	46a1      	mov	r9, r4
 8015f48:	f814 0b01 	ldrb.w	r0, [r4], #1
 8015f4c:	2830      	cmp	r0, #48	@ 0x30
 8015f4e:	d0fa      	beq.n	8015f46 <__gethex+0x12>
 8015f50:	eba9 0303 	sub.w	r3, r9, r3
 8015f54:	f1a3 0b02 	sub.w	fp, r3, #2
 8015f58:	f7ff ffd6 	bl	8015f08 <__hexdig_fun>
 8015f5c:	4605      	mov	r5, r0
 8015f5e:	2800      	cmp	r0, #0
 8015f60:	d168      	bne.n	8016034 <__gethex+0x100>
 8015f62:	49a0      	ldr	r1, [pc, #640]	@ (80161e4 <__gethex+0x2b0>)
 8015f64:	2201      	movs	r2, #1
 8015f66:	4648      	mov	r0, r9
 8015f68:	f7ff fefc 	bl	8015d64 <strncmp>
 8015f6c:	4607      	mov	r7, r0
 8015f6e:	2800      	cmp	r0, #0
 8015f70:	d167      	bne.n	8016042 <__gethex+0x10e>
 8015f72:	f899 0001 	ldrb.w	r0, [r9, #1]
 8015f76:	4626      	mov	r6, r4
 8015f78:	f7ff ffc6 	bl	8015f08 <__hexdig_fun>
 8015f7c:	2800      	cmp	r0, #0
 8015f7e:	d062      	beq.n	8016046 <__gethex+0x112>
 8015f80:	4623      	mov	r3, r4
 8015f82:	7818      	ldrb	r0, [r3, #0]
 8015f84:	2830      	cmp	r0, #48	@ 0x30
 8015f86:	4699      	mov	r9, r3
 8015f88:	f103 0301 	add.w	r3, r3, #1
 8015f8c:	d0f9      	beq.n	8015f82 <__gethex+0x4e>
 8015f8e:	f7ff ffbb 	bl	8015f08 <__hexdig_fun>
 8015f92:	fab0 f580 	clz	r5, r0
 8015f96:	096d      	lsrs	r5, r5, #5
 8015f98:	f04f 0b01 	mov.w	fp, #1
 8015f9c:	464a      	mov	r2, r9
 8015f9e:	4616      	mov	r6, r2
 8015fa0:	3201      	adds	r2, #1
 8015fa2:	7830      	ldrb	r0, [r6, #0]
 8015fa4:	f7ff ffb0 	bl	8015f08 <__hexdig_fun>
 8015fa8:	2800      	cmp	r0, #0
 8015faa:	d1f8      	bne.n	8015f9e <__gethex+0x6a>
 8015fac:	498d      	ldr	r1, [pc, #564]	@ (80161e4 <__gethex+0x2b0>)
 8015fae:	2201      	movs	r2, #1
 8015fb0:	4630      	mov	r0, r6
 8015fb2:	f7ff fed7 	bl	8015d64 <strncmp>
 8015fb6:	2800      	cmp	r0, #0
 8015fb8:	d13f      	bne.n	801603a <__gethex+0x106>
 8015fba:	b944      	cbnz	r4, 8015fce <__gethex+0x9a>
 8015fbc:	1c74      	adds	r4, r6, #1
 8015fbe:	4622      	mov	r2, r4
 8015fc0:	4616      	mov	r6, r2
 8015fc2:	3201      	adds	r2, #1
 8015fc4:	7830      	ldrb	r0, [r6, #0]
 8015fc6:	f7ff ff9f 	bl	8015f08 <__hexdig_fun>
 8015fca:	2800      	cmp	r0, #0
 8015fcc:	d1f8      	bne.n	8015fc0 <__gethex+0x8c>
 8015fce:	1ba4      	subs	r4, r4, r6
 8015fd0:	00a7      	lsls	r7, r4, #2
 8015fd2:	7833      	ldrb	r3, [r6, #0]
 8015fd4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8015fd8:	2b50      	cmp	r3, #80	@ 0x50
 8015fda:	d13e      	bne.n	801605a <__gethex+0x126>
 8015fdc:	7873      	ldrb	r3, [r6, #1]
 8015fde:	2b2b      	cmp	r3, #43	@ 0x2b
 8015fe0:	d033      	beq.n	801604a <__gethex+0x116>
 8015fe2:	2b2d      	cmp	r3, #45	@ 0x2d
 8015fe4:	d034      	beq.n	8016050 <__gethex+0x11c>
 8015fe6:	1c71      	adds	r1, r6, #1
 8015fe8:	2400      	movs	r4, #0
 8015fea:	7808      	ldrb	r0, [r1, #0]
 8015fec:	f7ff ff8c 	bl	8015f08 <__hexdig_fun>
 8015ff0:	1e43      	subs	r3, r0, #1
 8015ff2:	b2db      	uxtb	r3, r3
 8015ff4:	2b18      	cmp	r3, #24
 8015ff6:	d830      	bhi.n	801605a <__gethex+0x126>
 8015ff8:	f1a0 0210 	sub.w	r2, r0, #16
 8015ffc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8016000:	f7ff ff82 	bl	8015f08 <__hexdig_fun>
 8016004:	f100 3cff 	add.w	ip, r0, #4294967295
 8016008:	fa5f fc8c 	uxtb.w	ip, ip
 801600c:	f1bc 0f18 	cmp.w	ip, #24
 8016010:	f04f 030a 	mov.w	r3, #10
 8016014:	d91e      	bls.n	8016054 <__gethex+0x120>
 8016016:	b104      	cbz	r4, 801601a <__gethex+0xe6>
 8016018:	4252      	negs	r2, r2
 801601a:	4417      	add	r7, r2
 801601c:	f8ca 1000 	str.w	r1, [sl]
 8016020:	b1ed      	cbz	r5, 801605e <__gethex+0x12a>
 8016022:	f1bb 0f00 	cmp.w	fp, #0
 8016026:	bf0c      	ite	eq
 8016028:	2506      	moveq	r5, #6
 801602a:	2500      	movne	r5, #0
 801602c:	4628      	mov	r0, r5
 801602e:	b005      	add	sp, #20
 8016030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016034:	2500      	movs	r5, #0
 8016036:	462c      	mov	r4, r5
 8016038:	e7b0      	b.n	8015f9c <__gethex+0x68>
 801603a:	2c00      	cmp	r4, #0
 801603c:	d1c7      	bne.n	8015fce <__gethex+0x9a>
 801603e:	4627      	mov	r7, r4
 8016040:	e7c7      	b.n	8015fd2 <__gethex+0x9e>
 8016042:	464e      	mov	r6, r9
 8016044:	462f      	mov	r7, r5
 8016046:	2501      	movs	r5, #1
 8016048:	e7c3      	b.n	8015fd2 <__gethex+0x9e>
 801604a:	2400      	movs	r4, #0
 801604c:	1cb1      	adds	r1, r6, #2
 801604e:	e7cc      	b.n	8015fea <__gethex+0xb6>
 8016050:	2401      	movs	r4, #1
 8016052:	e7fb      	b.n	801604c <__gethex+0x118>
 8016054:	fb03 0002 	mla	r0, r3, r2, r0
 8016058:	e7ce      	b.n	8015ff8 <__gethex+0xc4>
 801605a:	4631      	mov	r1, r6
 801605c:	e7de      	b.n	801601c <__gethex+0xe8>
 801605e:	eba6 0309 	sub.w	r3, r6, r9
 8016062:	3b01      	subs	r3, #1
 8016064:	4629      	mov	r1, r5
 8016066:	2b07      	cmp	r3, #7
 8016068:	dc0a      	bgt.n	8016080 <__gethex+0x14c>
 801606a:	9801      	ldr	r0, [sp, #4]
 801606c:	f7fd ffa6 	bl	8013fbc <_Balloc>
 8016070:	4604      	mov	r4, r0
 8016072:	b940      	cbnz	r0, 8016086 <__gethex+0x152>
 8016074:	4b5c      	ldr	r3, [pc, #368]	@ (80161e8 <__gethex+0x2b4>)
 8016076:	4602      	mov	r2, r0
 8016078:	21e4      	movs	r1, #228	@ 0xe4
 801607a:	485c      	ldr	r0, [pc, #368]	@ (80161ec <__gethex+0x2b8>)
 801607c:	f7ff fec0 	bl	8015e00 <__assert_func>
 8016080:	3101      	adds	r1, #1
 8016082:	105b      	asrs	r3, r3, #1
 8016084:	e7ef      	b.n	8016066 <__gethex+0x132>
 8016086:	f100 0a14 	add.w	sl, r0, #20
 801608a:	2300      	movs	r3, #0
 801608c:	4655      	mov	r5, sl
 801608e:	469b      	mov	fp, r3
 8016090:	45b1      	cmp	r9, r6
 8016092:	d337      	bcc.n	8016104 <__gethex+0x1d0>
 8016094:	f845 bb04 	str.w	fp, [r5], #4
 8016098:	eba5 050a 	sub.w	r5, r5, sl
 801609c:	10ad      	asrs	r5, r5, #2
 801609e:	6125      	str	r5, [r4, #16]
 80160a0:	4658      	mov	r0, fp
 80160a2:	f7fe f87d 	bl	80141a0 <__hi0bits>
 80160a6:	016d      	lsls	r5, r5, #5
 80160a8:	f8d8 6000 	ldr.w	r6, [r8]
 80160ac:	1a2d      	subs	r5, r5, r0
 80160ae:	42b5      	cmp	r5, r6
 80160b0:	dd54      	ble.n	801615c <__gethex+0x228>
 80160b2:	1bad      	subs	r5, r5, r6
 80160b4:	4629      	mov	r1, r5
 80160b6:	4620      	mov	r0, r4
 80160b8:	f7fe fc06 	bl	80148c8 <__any_on>
 80160bc:	4681      	mov	r9, r0
 80160be:	b178      	cbz	r0, 80160e0 <__gethex+0x1ac>
 80160c0:	1e6b      	subs	r3, r5, #1
 80160c2:	1159      	asrs	r1, r3, #5
 80160c4:	f003 021f 	and.w	r2, r3, #31
 80160c8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80160cc:	f04f 0901 	mov.w	r9, #1
 80160d0:	fa09 f202 	lsl.w	r2, r9, r2
 80160d4:	420a      	tst	r2, r1
 80160d6:	d003      	beq.n	80160e0 <__gethex+0x1ac>
 80160d8:	454b      	cmp	r3, r9
 80160da:	dc36      	bgt.n	801614a <__gethex+0x216>
 80160dc:	f04f 0902 	mov.w	r9, #2
 80160e0:	4629      	mov	r1, r5
 80160e2:	4620      	mov	r0, r4
 80160e4:	f7ff febe 	bl	8015e64 <rshift>
 80160e8:	442f      	add	r7, r5
 80160ea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80160ee:	42bb      	cmp	r3, r7
 80160f0:	da42      	bge.n	8016178 <__gethex+0x244>
 80160f2:	9801      	ldr	r0, [sp, #4]
 80160f4:	4621      	mov	r1, r4
 80160f6:	f7fd ffa1 	bl	801403c <_Bfree>
 80160fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80160fc:	2300      	movs	r3, #0
 80160fe:	6013      	str	r3, [r2, #0]
 8016100:	25a3      	movs	r5, #163	@ 0xa3
 8016102:	e793      	b.n	801602c <__gethex+0xf8>
 8016104:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8016108:	2a2e      	cmp	r2, #46	@ 0x2e
 801610a:	d012      	beq.n	8016132 <__gethex+0x1fe>
 801610c:	2b20      	cmp	r3, #32
 801610e:	d104      	bne.n	801611a <__gethex+0x1e6>
 8016110:	f845 bb04 	str.w	fp, [r5], #4
 8016114:	f04f 0b00 	mov.w	fp, #0
 8016118:	465b      	mov	r3, fp
 801611a:	7830      	ldrb	r0, [r6, #0]
 801611c:	9303      	str	r3, [sp, #12]
 801611e:	f7ff fef3 	bl	8015f08 <__hexdig_fun>
 8016122:	9b03      	ldr	r3, [sp, #12]
 8016124:	f000 000f 	and.w	r0, r0, #15
 8016128:	4098      	lsls	r0, r3
 801612a:	ea4b 0b00 	orr.w	fp, fp, r0
 801612e:	3304      	adds	r3, #4
 8016130:	e7ae      	b.n	8016090 <__gethex+0x15c>
 8016132:	45b1      	cmp	r9, r6
 8016134:	d8ea      	bhi.n	801610c <__gethex+0x1d8>
 8016136:	492b      	ldr	r1, [pc, #172]	@ (80161e4 <__gethex+0x2b0>)
 8016138:	9303      	str	r3, [sp, #12]
 801613a:	2201      	movs	r2, #1
 801613c:	4630      	mov	r0, r6
 801613e:	f7ff fe11 	bl	8015d64 <strncmp>
 8016142:	9b03      	ldr	r3, [sp, #12]
 8016144:	2800      	cmp	r0, #0
 8016146:	d1e1      	bne.n	801610c <__gethex+0x1d8>
 8016148:	e7a2      	b.n	8016090 <__gethex+0x15c>
 801614a:	1ea9      	subs	r1, r5, #2
 801614c:	4620      	mov	r0, r4
 801614e:	f7fe fbbb 	bl	80148c8 <__any_on>
 8016152:	2800      	cmp	r0, #0
 8016154:	d0c2      	beq.n	80160dc <__gethex+0x1a8>
 8016156:	f04f 0903 	mov.w	r9, #3
 801615a:	e7c1      	b.n	80160e0 <__gethex+0x1ac>
 801615c:	da09      	bge.n	8016172 <__gethex+0x23e>
 801615e:	1b75      	subs	r5, r6, r5
 8016160:	4621      	mov	r1, r4
 8016162:	9801      	ldr	r0, [sp, #4]
 8016164:	462a      	mov	r2, r5
 8016166:	f7fe f979 	bl	801445c <__lshift>
 801616a:	1b7f      	subs	r7, r7, r5
 801616c:	4604      	mov	r4, r0
 801616e:	f100 0a14 	add.w	sl, r0, #20
 8016172:	f04f 0900 	mov.w	r9, #0
 8016176:	e7b8      	b.n	80160ea <__gethex+0x1b6>
 8016178:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801617c:	42bd      	cmp	r5, r7
 801617e:	dd6f      	ble.n	8016260 <__gethex+0x32c>
 8016180:	1bed      	subs	r5, r5, r7
 8016182:	42ae      	cmp	r6, r5
 8016184:	dc34      	bgt.n	80161f0 <__gethex+0x2bc>
 8016186:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801618a:	2b02      	cmp	r3, #2
 801618c:	d022      	beq.n	80161d4 <__gethex+0x2a0>
 801618e:	2b03      	cmp	r3, #3
 8016190:	d024      	beq.n	80161dc <__gethex+0x2a8>
 8016192:	2b01      	cmp	r3, #1
 8016194:	d115      	bne.n	80161c2 <__gethex+0x28e>
 8016196:	42ae      	cmp	r6, r5
 8016198:	d113      	bne.n	80161c2 <__gethex+0x28e>
 801619a:	2e01      	cmp	r6, #1
 801619c:	d10b      	bne.n	80161b6 <__gethex+0x282>
 801619e:	9a02      	ldr	r2, [sp, #8]
 80161a0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80161a4:	6013      	str	r3, [r2, #0]
 80161a6:	2301      	movs	r3, #1
 80161a8:	6123      	str	r3, [r4, #16]
 80161aa:	f8ca 3000 	str.w	r3, [sl]
 80161ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80161b0:	2562      	movs	r5, #98	@ 0x62
 80161b2:	601c      	str	r4, [r3, #0]
 80161b4:	e73a      	b.n	801602c <__gethex+0xf8>
 80161b6:	1e71      	subs	r1, r6, #1
 80161b8:	4620      	mov	r0, r4
 80161ba:	f7fe fb85 	bl	80148c8 <__any_on>
 80161be:	2800      	cmp	r0, #0
 80161c0:	d1ed      	bne.n	801619e <__gethex+0x26a>
 80161c2:	9801      	ldr	r0, [sp, #4]
 80161c4:	4621      	mov	r1, r4
 80161c6:	f7fd ff39 	bl	801403c <_Bfree>
 80161ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80161cc:	2300      	movs	r3, #0
 80161ce:	6013      	str	r3, [r2, #0]
 80161d0:	2550      	movs	r5, #80	@ 0x50
 80161d2:	e72b      	b.n	801602c <__gethex+0xf8>
 80161d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80161d6:	2b00      	cmp	r3, #0
 80161d8:	d1f3      	bne.n	80161c2 <__gethex+0x28e>
 80161da:	e7e0      	b.n	801619e <__gethex+0x26a>
 80161dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80161de:	2b00      	cmp	r3, #0
 80161e0:	d1dd      	bne.n	801619e <__gethex+0x26a>
 80161e2:	e7ee      	b.n	80161c2 <__gethex+0x28e>
 80161e4:	0801729f 	.word	0x0801729f
 80161e8:	08017235 	.word	0x08017235
 80161ec:	080172f6 	.word	0x080172f6
 80161f0:	1e6f      	subs	r7, r5, #1
 80161f2:	f1b9 0f00 	cmp.w	r9, #0
 80161f6:	d130      	bne.n	801625a <__gethex+0x326>
 80161f8:	b127      	cbz	r7, 8016204 <__gethex+0x2d0>
 80161fa:	4639      	mov	r1, r7
 80161fc:	4620      	mov	r0, r4
 80161fe:	f7fe fb63 	bl	80148c8 <__any_on>
 8016202:	4681      	mov	r9, r0
 8016204:	117a      	asrs	r2, r7, #5
 8016206:	2301      	movs	r3, #1
 8016208:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801620c:	f007 071f 	and.w	r7, r7, #31
 8016210:	40bb      	lsls	r3, r7
 8016212:	4213      	tst	r3, r2
 8016214:	4629      	mov	r1, r5
 8016216:	4620      	mov	r0, r4
 8016218:	bf18      	it	ne
 801621a:	f049 0902 	orrne.w	r9, r9, #2
 801621e:	f7ff fe21 	bl	8015e64 <rshift>
 8016222:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8016226:	1b76      	subs	r6, r6, r5
 8016228:	2502      	movs	r5, #2
 801622a:	f1b9 0f00 	cmp.w	r9, #0
 801622e:	d047      	beq.n	80162c0 <__gethex+0x38c>
 8016230:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8016234:	2b02      	cmp	r3, #2
 8016236:	d015      	beq.n	8016264 <__gethex+0x330>
 8016238:	2b03      	cmp	r3, #3
 801623a:	d017      	beq.n	801626c <__gethex+0x338>
 801623c:	2b01      	cmp	r3, #1
 801623e:	d109      	bne.n	8016254 <__gethex+0x320>
 8016240:	f019 0f02 	tst.w	r9, #2
 8016244:	d006      	beq.n	8016254 <__gethex+0x320>
 8016246:	f8da 3000 	ldr.w	r3, [sl]
 801624a:	ea49 0903 	orr.w	r9, r9, r3
 801624e:	f019 0f01 	tst.w	r9, #1
 8016252:	d10e      	bne.n	8016272 <__gethex+0x33e>
 8016254:	f045 0510 	orr.w	r5, r5, #16
 8016258:	e032      	b.n	80162c0 <__gethex+0x38c>
 801625a:	f04f 0901 	mov.w	r9, #1
 801625e:	e7d1      	b.n	8016204 <__gethex+0x2d0>
 8016260:	2501      	movs	r5, #1
 8016262:	e7e2      	b.n	801622a <__gethex+0x2f6>
 8016264:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016266:	f1c3 0301 	rsb	r3, r3, #1
 801626a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801626c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801626e:	2b00      	cmp	r3, #0
 8016270:	d0f0      	beq.n	8016254 <__gethex+0x320>
 8016272:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8016276:	f104 0314 	add.w	r3, r4, #20
 801627a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801627e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8016282:	f04f 0c00 	mov.w	ip, #0
 8016286:	4618      	mov	r0, r3
 8016288:	f853 2b04 	ldr.w	r2, [r3], #4
 801628c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8016290:	d01b      	beq.n	80162ca <__gethex+0x396>
 8016292:	3201      	adds	r2, #1
 8016294:	6002      	str	r2, [r0, #0]
 8016296:	2d02      	cmp	r5, #2
 8016298:	f104 0314 	add.w	r3, r4, #20
 801629c:	d13c      	bne.n	8016318 <__gethex+0x3e4>
 801629e:	f8d8 2000 	ldr.w	r2, [r8]
 80162a2:	3a01      	subs	r2, #1
 80162a4:	42b2      	cmp	r2, r6
 80162a6:	d109      	bne.n	80162bc <__gethex+0x388>
 80162a8:	1171      	asrs	r1, r6, #5
 80162aa:	2201      	movs	r2, #1
 80162ac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80162b0:	f006 061f 	and.w	r6, r6, #31
 80162b4:	fa02 f606 	lsl.w	r6, r2, r6
 80162b8:	421e      	tst	r6, r3
 80162ba:	d13a      	bne.n	8016332 <__gethex+0x3fe>
 80162bc:	f045 0520 	orr.w	r5, r5, #32
 80162c0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80162c2:	601c      	str	r4, [r3, #0]
 80162c4:	9b02      	ldr	r3, [sp, #8]
 80162c6:	601f      	str	r7, [r3, #0]
 80162c8:	e6b0      	b.n	801602c <__gethex+0xf8>
 80162ca:	4299      	cmp	r1, r3
 80162cc:	f843 cc04 	str.w	ip, [r3, #-4]
 80162d0:	d8d9      	bhi.n	8016286 <__gethex+0x352>
 80162d2:	68a3      	ldr	r3, [r4, #8]
 80162d4:	459b      	cmp	fp, r3
 80162d6:	db17      	blt.n	8016308 <__gethex+0x3d4>
 80162d8:	6861      	ldr	r1, [r4, #4]
 80162da:	9801      	ldr	r0, [sp, #4]
 80162dc:	3101      	adds	r1, #1
 80162de:	f7fd fe6d 	bl	8013fbc <_Balloc>
 80162e2:	4681      	mov	r9, r0
 80162e4:	b918      	cbnz	r0, 80162ee <__gethex+0x3ba>
 80162e6:	4b1a      	ldr	r3, [pc, #104]	@ (8016350 <__gethex+0x41c>)
 80162e8:	4602      	mov	r2, r0
 80162ea:	2184      	movs	r1, #132	@ 0x84
 80162ec:	e6c5      	b.n	801607a <__gethex+0x146>
 80162ee:	6922      	ldr	r2, [r4, #16]
 80162f0:	3202      	adds	r2, #2
 80162f2:	f104 010c 	add.w	r1, r4, #12
 80162f6:	0092      	lsls	r2, r2, #2
 80162f8:	300c      	adds	r0, #12
 80162fa:	f7fc ff64 	bl	80131c6 <memcpy>
 80162fe:	4621      	mov	r1, r4
 8016300:	9801      	ldr	r0, [sp, #4]
 8016302:	f7fd fe9b 	bl	801403c <_Bfree>
 8016306:	464c      	mov	r4, r9
 8016308:	6923      	ldr	r3, [r4, #16]
 801630a:	1c5a      	adds	r2, r3, #1
 801630c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8016310:	6122      	str	r2, [r4, #16]
 8016312:	2201      	movs	r2, #1
 8016314:	615a      	str	r2, [r3, #20]
 8016316:	e7be      	b.n	8016296 <__gethex+0x362>
 8016318:	6922      	ldr	r2, [r4, #16]
 801631a:	455a      	cmp	r2, fp
 801631c:	dd0b      	ble.n	8016336 <__gethex+0x402>
 801631e:	2101      	movs	r1, #1
 8016320:	4620      	mov	r0, r4
 8016322:	f7ff fd9f 	bl	8015e64 <rshift>
 8016326:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801632a:	3701      	adds	r7, #1
 801632c:	42bb      	cmp	r3, r7
 801632e:	f6ff aee0 	blt.w	80160f2 <__gethex+0x1be>
 8016332:	2501      	movs	r5, #1
 8016334:	e7c2      	b.n	80162bc <__gethex+0x388>
 8016336:	f016 061f 	ands.w	r6, r6, #31
 801633a:	d0fa      	beq.n	8016332 <__gethex+0x3fe>
 801633c:	4453      	add	r3, sl
 801633e:	f1c6 0620 	rsb	r6, r6, #32
 8016342:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8016346:	f7fd ff2b 	bl	80141a0 <__hi0bits>
 801634a:	42b0      	cmp	r0, r6
 801634c:	dbe7      	blt.n	801631e <__gethex+0x3ea>
 801634e:	e7f0      	b.n	8016332 <__gethex+0x3fe>
 8016350:	08017235 	.word	0x08017235

08016354 <L_shift>:
 8016354:	f1c2 0208 	rsb	r2, r2, #8
 8016358:	0092      	lsls	r2, r2, #2
 801635a:	b570      	push	{r4, r5, r6, lr}
 801635c:	f1c2 0620 	rsb	r6, r2, #32
 8016360:	6843      	ldr	r3, [r0, #4]
 8016362:	6804      	ldr	r4, [r0, #0]
 8016364:	fa03 f506 	lsl.w	r5, r3, r6
 8016368:	432c      	orrs	r4, r5
 801636a:	40d3      	lsrs	r3, r2
 801636c:	6004      	str	r4, [r0, #0]
 801636e:	f840 3f04 	str.w	r3, [r0, #4]!
 8016372:	4288      	cmp	r0, r1
 8016374:	d3f4      	bcc.n	8016360 <L_shift+0xc>
 8016376:	bd70      	pop	{r4, r5, r6, pc}

08016378 <__match>:
 8016378:	b530      	push	{r4, r5, lr}
 801637a:	6803      	ldr	r3, [r0, #0]
 801637c:	3301      	adds	r3, #1
 801637e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016382:	b914      	cbnz	r4, 801638a <__match+0x12>
 8016384:	6003      	str	r3, [r0, #0]
 8016386:	2001      	movs	r0, #1
 8016388:	bd30      	pop	{r4, r5, pc}
 801638a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801638e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8016392:	2d19      	cmp	r5, #25
 8016394:	bf98      	it	ls
 8016396:	3220      	addls	r2, #32
 8016398:	42a2      	cmp	r2, r4
 801639a:	d0f0      	beq.n	801637e <__match+0x6>
 801639c:	2000      	movs	r0, #0
 801639e:	e7f3      	b.n	8016388 <__match+0x10>

080163a0 <__hexnan>:
 80163a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80163a4:	680b      	ldr	r3, [r1, #0]
 80163a6:	6801      	ldr	r1, [r0, #0]
 80163a8:	115e      	asrs	r6, r3, #5
 80163aa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80163ae:	f013 031f 	ands.w	r3, r3, #31
 80163b2:	b087      	sub	sp, #28
 80163b4:	bf18      	it	ne
 80163b6:	3604      	addne	r6, #4
 80163b8:	2500      	movs	r5, #0
 80163ba:	1f37      	subs	r7, r6, #4
 80163bc:	4682      	mov	sl, r0
 80163be:	4690      	mov	r8, r2
 80163c0:	9301      	str	r3, [sp, #4]
 80163c2:	f846 5c04 	str.w	r5, [r6, #-4]
 80163c6:	46b9      	mov	r9, r7
 80163c8:	463c      	mov	r4, r7
 80163ca:	9502      	str	r5, [sp, #8]
 80163cc:	46ab      	mov	fp, r5
 80163ce:	784a      	ldrb	r2, [r1, #1]
 80163d0:	1c4b      	adds	r3, r1, #1
 80163d2:	9303      	str	r3, [sp, #12]
 80163d4:	b342      	cbz	r2, 8016428 <__hexnan+0x88>
 80163d6:	4610      	mov	r0, r2
 80163d8:	9105      	str	r1, [sp, #20]
 80163da:	9204      	str	r2, [sp, #16]
 80163dc:	f7ff fd94 	bl	8015f08 <__hexdig_fun>
 80163e0:	2800      	cmp	r0, #0
 80163e2:	d151      	bne.n	8016488 <__hexnan+0xe8>
 80163e4:	9a04      	ldr	r2, [sp, #16]
 80163e6:	9905      	ldr	r1, [sp, #20]
 80163e8:	2a20      	cmp	r2, #32
 80163ea:	d818      	bhi.n	801641e <__hexnan+0x7e>
 80163ec:	9b02      	ldr	r3, [sp, #8]
 80163ee:	459b      	cmp	fp, r3
 80163f0:	dd13      	ble.n	801641a <__hexnan+0x7a>
 80163f2:	454c      	cmp	r4, r9
 80163f4:	d206      	bcs.n	8016404 <__hexnan+0x64>
 80163f6:	2d07      	cmp	r5, #7
 80163f8:	dc04      	bgt.n	8016404 <__hexnan+0x64>
 80163fa:	462a      	mov	r2, r5
 80163fc:	4649      	mov	r1, r9
 80163fe:	4620      	mov	r0, r4
 8016400:	f7ff ffa8 	bl	8016354 <L_shift>
 8016404:	4544      	cmp	r4, r8
 8016406:	d952      	bls.n	80164ae <__hexnan+0x10e>
 8016408:	2300      	movs	r3, #0
 801640a:	f1a4 0904 	sub.w	r9, r4, #4
 801640e:	f844 3c04 	str.w	r3, [r4, #-4]
 8016412:	f8cd b008 	str.w	fp, [sp, #8]
 8016416:	464c      	mov	r4, r9
 8016418:	461d      	mov	r5, r3
 801641a:	9903      	ldr	r1, [sp, #12]
 801641c:	e7d7      	b.n	80163ce <__hexnan+0x2e>
 801641e:	2a29      	cmp	r2, #41	@ 0x29
 8016420:	d157      	bne.n	80164d2 <__hexnan+0x132>
 8016422:	3102      	adds	r1, #2
 8016424:	f8ca 1000 	str.w	r1, [sl]
 8016428:	f1bb 0f00 	cmp.w	fp, #0
 801642c:	d051      	beq.n	80164d2 <__hexnan+0x132>
 801642e:	454c      	cmp	r4, r9
 8016430:	d206      	bcs.n	8016440 <__hexnan+0xa0>
 8016432:	2d07      	cmp	r5, #7
 8016434:	dc04      	bgt.n	8016440 <__hexnan+0xa0>
 8016436:	462a      	mov	r2, r5
 8016438:	4649      	mov	r1, r9
 801643a:	4620      	mov	r0, r4
 801643c:	f7ff ff8a 	bl	8016354 <L_shift>
 8016440:	4544      	cmp	r4, r8
 8016442:	d936      	bls.n	80164b2 <__hexnan+0x112>
 8016444:	f1a8 0204 	sub.w	r2, r8, #4
 8016448:	4623      	mov	r3, r4
 801644a:	f853 1b04 	ldr.w	r1, [r3], #4
 801644e:	f842 1f04 	str.w	r1, [r2, #4]!
 8016452:	429f      	cmp	r7, r3
 8016454:	d2f9      	bcs.n	801644a <__hexnan+0xaa>
 8016456:	1b3b      	subs	r3, r7, r4
 8016458:	f023 0303 	bic.w	r3, r3, #3
 801645c:	3304      	adds	r3, #4
 801645e:	3401      	adds	r4, #1
 8016460:	3e03      	subs	r6, #3
 8016462:	42b4      	cmp	r4, r6
 8016464:	bf88      	it	hi
 8016466:	2304      	movhi	r3, #4
 8016468:	4443      	add	r3, r8
 801646a:	2200      	movs	r2, #0
 801646c:	f843 2b04 	str.w	r2, [r3], #4
 8016470:	429f      	cmp	r7, r3
 8016472:	d2fb      	bcs.n	801646c <__hexnan+0xcc>
 8016474:	683b      	ldr	r3, [r7, #0]
 8016476:	b91b      	cbnz	r3, 8016480 <__hexnan+0xe0>
 8016478:	4547      	cmp	r7, r8
 801647a:	d128      	bne.n	80164ce <__hexnan+0x12e>
 801647c:	2301      	movs	r3, #1
 801647e:	603b      	str	r3, [r7, #0]
 8016480:	2005      	movs	r0, #5
 8016482:	b007      	add	sp, #28
 8016484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016488:	3501      	adds	r5, #1
 801648a:	2d08      	cmp	r5, #8
 801648c:	f10b 0b01 	add.w	fp, fp, #1
 8016490:	dd06      	ble.n	80164a0 <__hexnan+0x100>
 8016492:	4544      	cmp	r4, r8
 8016494:	d9c1      	bls.n	801641a <__hexnan+0x7a>
 8016496:	2300      	movs	r3, #0
 8016498:	f844 3c04 	str.w	r3, [r4, #-4]
 801649c:	2501      	movs	r5, #1
 801649e:	3c04      	subs	r4, #4
 80164a0:	6822      	ldr	r2, [r4, #0]
 80164a2:	f000 000f 	and.w	r0, r0, #15
 80164a6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80164aa:	6020      	str	r0, [r4, #0]
 80164ac:	e7b5      	b.n	801641a <__hexnan+0x7a>
 80164ae:	2508      	movs	r5, #8
 80164b0:	e7b3      	b.n	801641a <__hexnan+0x7a>
 80164b2:	9b01      	ldr	r3, [sp, #4]
 80164b4:	2b00      	cmp	r3, #0
 80164b6:	d0dd      	beq.n	8016474 <__hexnan+0xd4>
 80164b8:	f1c3 0320 	rsb	r3, r3, #32
 80164bc:	f04f 32ff 	mov.w	r2, #4294967295
 80164c0:	40da      	lsrs	r2, r3
 80164c2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80164c6:	4013      	ands	r3, r2
 80164c8:	f846 3c04 	str.w	r3, [r6, #-4]
 80164cc:	e7d2      	b.n	8016474 <__hexnan+0xd4>
 80164ce:	3f04      	subs	r7, #4
 80164d0:	e7d0      	b.n	8016474 <__hexnan+0xd4>
 80164d2:	2004      	movs	r0, #4
 80164d4:	e7d5      	b.n	8016482 <__hexnan+0xe2>

080164d6 <__ascii_mbtowc>:
 80164d6:	b082      	sub	sp, #8
 80164d8:	b901      	cbnz	r1, 80164dc <__ascii_mbtowc+0x6>
 80164da:	a901      	add	r1, sp, #4
 80164dc:	b142      	cbz	r2, 80164f0 <__ascii_mbtowc+0x1a>
 80164de:	b14b      	cbz	r3, 80164f4 <__ascii_mbtowc+0x1e>
 80164e0:	7813      	ldrb	r3, [r2, #0]
 80164e2:	600b      	str	r3, [r1, #0]
 80164e4:	7812      	ldrb	r2, [r2, #0]
 80164e6:	1e10      	subs	r0, r2, #0
 80164e8:	bf18      	it	ne
 80164ea:	2001      	movne	r0, #1
 80164ec:	b002      	add	sp, #8
 80164ee:	4770      	bx	lr
 80164f0:	4610      	mov	r0, r2
 80164f2:	e7fb      	b.n	80164ec <__ascii_mbtowc+0x16>
 80164f4:	f06f 0001 	mvn.w	r0, #1
 80164f8:	e7f8      	b.n	80164ec <__ascii_mbtowc+0x16>

080164fa <_realloc_r>:
 80164fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80164fe:	4607      	mov	r7, r0
 8016500:	4614      	mov	r4, r2
 8016502:	460d      	mov	r5, r1
 8016504:	b921      	cbnz	r1, 8016510 <_realloc_r+0x16>
 8016506:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801650a:	4611      	mov	r1, r2
 801650c:	f7fd bcca 	b.w	8013ea4 <_malloc_r>
 8016510:	b92a      	cbnz	r2, 801651e <_realloc_r+0x24>
 8016512:	f7fd fc53 	bl	8013dbc <_free_r>
 8016516:	4625      	mov	r5, r4
 8016518:	4628      	mov	r0, r5
 801651a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801651e:	f000 f840 	bl	80165a2 <_malloc_usable_size_r>
 8016522:	4284      	cmp	r4, r0
 8016524:	4606      	mov	r6, r0
 8016526:	d802      	bhi.n	801652e <_realloc_r+0x34>
 8016528:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801652c:	d8f4      	bhi.n	8016518 <_realloc_r+0x1e>
 801652e:	4621      	mov	r1, r4
 8016530:	4638      	mov	r0, r7
 8016532:	f7fd fcb7 	bl	8013ea4 <_malloc_r>
 8016536:	4680      	mov	r8, r0
 8016538:	b908      	cbnz	r0, 801653e <_realloc_r+0x44>
 801653a:	4645      	mov	r5, r8
 801653c:	e7ec      	b.n	8016518 <_realloc_r+0x1e>
 801653e:	42b4      	cmp	r4, r6
 8016540:	4622      	mov	r2, r4
 8016542:	4629      	mov	r1, r5
 8016544:	bf28      	it	cs
 8016546:	4632      	movcs	r2, r6
 8016548:	f7fc fe3d 	bl	80131c6 <memcpy>
 801654c:	4629      	mov	r1, r5
 801654e:	4638      	mov	r0, r7
 8016550:	f7fd fc34 	bl	8013dbc <_free_r>
 8016554:	e7f1      	b.n	801653a <_realloc_r+0x40>

08016556 <__ascii_wctomb>:
 8016556:	4603      	mov	r3, r0
 8016558:	4608      	mov	r0, r1
 801655a:	b141      	cbz	r1, 801656e <__ascii_wctomb+0x18>
 801655c:	2aff      	cmp	r2, #255	@ 0xff
 801655e:	d904      	bls.n	801656a <__ascii_wctomb+0x14>
 8016560:	228a      	movs	r2, #138	@ 0x8a
 8016562:	601a      	str	r2, [r3, #0]
 8016564:	f04f 30ff 	mov.w	r0, #4294967295
 8016568:	4770      	bx	lr
 801656a:	700a      	strb	r2, [r1, #0]
 801656c:	2001      	movs	r0, #1
 801656e:	4770      	bx	lr

08016570 <fiprintf>:
 8016570:	b40e      	push	{r1, r2, r3}
 8016572:	b503      	push	{r0, r1, lr}
 8016574:	4601      	mov	r1, r0
 8016576:	ab03      	add	r3, sp, #12
 8016578:	4805      	ldr	r0, [pc, #20]	@ (8016590 <fiprintf+0x20>)
 801657a:	f853 2b04 	ldr.w	r2, [r3], #4
 801657e:	6800      	ldr	r0, [r0, #0]
 8016580:	9301      	str	r3, [sp, #4]
 8016582:	f7ff f97b 	bl	801587c <_vfiprintf_r>
 8016586:	b002      	add	sp, #8
 8016588:	f85d eb04 	ldr.w	lr, [sp], #4
 801658c:	b003      	add	sp, #12
 801658e:	4770      	bx	lr
 8016590:	24000044 	.word	0x24000044

08016594 <abort>:
 8016594:	b508      	push	{r3, lr}
 8016596:	2006      	movs	r0, #6
 8016598:	f000 f834 	bl	8016604 <raise>
 801659c:	2001      	movs	r0, #1
 801659e:	f7ee f9b9 	bl	8004914 <_exit>

080165a2 <_malloc_usable_size_r>:
 80165a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80165a6:	1f18      	subs	r0, r3, #4
 80165a8:	2b00      	cmp	r3, #0
 80165aa:	bfbc      	itt	lt
 80165ac:	580b      	ldrlt	r3, [r1, r0]
 80165ae:	18c0      	addlt	r0, r0, r3
 80165b0:	4770      	bx	lr

080165b2 <_raise_r>:
 80165b2:	291f      	cmp	r1, #31
 80165b4:	b538      	push	{r3, r4, r5, lr}
 80165b6:	4605      	mov	r5, r0
 80165b8:	460c      	mov	r4, r1
 80165ba:	d904      	bls.n	80165c6 <_raise_r+0x14>
 80165bc:	2316      	movs	r3, #22
 80165be:	6003      	str	r3, [r0, #0]
 80165c0:	f04f 30ff 	mov.w	r0, #4294967295
 80165c4:	bd38      	pop	{r3, r4, r5, pc}
 80165c6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80165c8:	b112      	cbz	r2, 80165d0 <_raise_r+0x1e>
 80165ca:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80165ce:	b94b      	cbnz	r3, 80165e4 <_raise_r+0x32>
 80165d0:	4628      	mov	r0, r5
 80165d2:	f000 f831 	bl	8016638 <_getpid_r>
 80165d6:	4622      	mov	r2, r4
 80165d8:	4601      	mov	r1, r0
 80165da:	4628      	mov	r0, r5
 80165dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80165e0:	f000 b818 	b.w	8016614 <_kill_r>
 80165e4:	2b01      	cmp	r3, #1
 80165e6:	d00a      	beq.n	80165fe <_raise_r+0x4c>
 80165e8:	1c59      	adds	r1, r3, #1
 80165ea:	d103      	bne.n	80165f4 <_raise_r+0x42>
 80165ec:	2316      	movs	r3, #22
 80165ee:	6003      	str	r3, [r0, #0]
 80165f0:	2001      	movs	r0, #1
 80165f2:	e7e7      	b.n	80165c4 <_raise_r+0x12>
 80165f4:	2100      	movs	r1, #0
 80165f6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80165fa:	4620      	mov	r0, r4
 80165fc:	4798      	blx	r3
 80165fe:	2000      	movs	r0, #0
 8016600:	e7e0      	b.n	80165c4 <_raise_r+0x12>
	...

08016604 <raise>:
 8016604:	4b02      	ldr	r3, [pc, #8]	@ (8016610 <raise+0xc>)
 8016606:	4601      	mov	r1, r0
 8016608:	6818      	ldr	r0, [r3, #0]
 801660a:	f7ff bfd2 	b.w	80165b2 <_raise_r>
 801660e:	bf00      	nop
 8016610:	24000044 	.word	0x24000044

08016614 <_kill_r>:
 8016614:	b538      	push	{r3, r4, r5, lr}
 8016616:	4d07      	ldr	r5, [pc, #28]	@ (8016634 <_kill_r+0x20>)
 8016618:	2300      	movs	r3, #0
 801661a:	4604      	mov	r4, r0
 801661c:	4608      	mov	r0, r1
 801661e:	4611      	mov	r1, r2
 8016620:	602b      	str	r3, [r5, #0]
 8016622:	f7ee f967 	bl	80048f4 <_kill>
 8016626:	1c43      	adds	r3, r0, #1
 8016628:	d102      	bne.n	8016630 <_kill_r+0x1c>
 801662a:	682b      	ldr	r3, [r5, #0]
 801662c:	b103      	cbz	r3, 8016630 <_kill_r+0x1c>
 801662e:	6023      	str	r3, [r4, #0]
 8016630:	bd38      	pop	{r3, r4, r5, pc}
 8016632:	bf00      	nop
 8016634:	24001a74 	.word	0x24001a74

08016638 <_getpid_r>:
 8016638:	f7ee b954 	b.w	80048e4 <_getpid>
 801663c:	0000      	movs	r0, r0
	...

08016640 <log10>:
 8016640:	b508      	push	{r3, lr}
 8016642:	ed2d 8b02 	vpush	{d8}
 8016646:	eeb0 8b40 	vmov.f64	d8, d0
 801664a:	f000 f82d 	bl	80166a8 <__ieee754_log10>
 801664e:	eeb4 8b48 	vcmp.f64	d8, d8
 8016652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016656:	d60f      	bvs.n	8016678 <log10+0x38>
 8016658:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 801665c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016660:	d80a      	bhi.n	8016678 <log10+0x38>
 8016662:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8016666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801666a:	d108      	bne.n	801667e <log10+0x3e>
 801666c:	f7fc fd7e 	bl	801316c <__errno>
 8016670:	ed9f 0b09 	vldr	d0, [pc, #36]	@ 8016698 <log10+0x58>
 8016674:	2322      	movs	r3, #34	@ 0x22
 8016676:	6003      	str	r3, [r0, #0]
 8016678:	ecbd 8b02 	vpop	{d8}
 801667c:	bd08      	pop	{r3, pc}
 801667e:	f7fc fd75 	bl	801316c <__errno>
 8016682:	ecbd 8b02 	vpop	{d8}
 8016686:	2321      	movs	r3, #33	@ 0x21
 8016688:	6003      	str	r3, [r0, #0]
 801668a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801668e:	4804      	ldr	r0, [pc, #16]	@ (80166a0 <log10+0x60>)
 8016690:	f7ff bbae 	b.w	8015df0 <nan>
 8016694:	f3af 8000 	nop.w
 8016698:	00000000 	.word	0x00000000
 801669c:	fff00000 	.word	0xfff00000
 80166a0:	080172f5 	.word	0x080172f5
 80166a4:	00000000 	.word	0x00000000

080166a8 <__ieee754_log10>:
 80166a8:	b510      	push	{r4, lr}
 80166aa:	ee10 3a90 	vmov	r3, s1
 80166ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80166b2:	ed2d 8b02 	vpush	{d8}
 80166b6:	da21      	bge.n	80166fc <__ieee754_log10+0x54>
 80166b8:	ee10 1a10 	vmov	r1, s0
 80166bc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80166c0:	430a      	orrs	r2, r1
 80166c2:	d108      	bne.n	80166d6 <__ieee754_log10+0x2e>
 80166c4:	ed9f 6b22 	vldr	d6, [pc, #136]	@ 8016750 <__ieee754_log10+0xa8>
 80166c8:	ed9f 7b23 	vldr	d7, [pc, #140]	@ 8016758 <__ieee754_log10+0xb0>
 80166cc:	ee86 0b07 	vdiv.f64	d0, d6, d7
 80166d0:	ecbd 8b02 	vpop	{d8}
 80166d4:	bd10      	pop	{r4, pc}
 80166d6:	2b00      	cmp	r3, #0
 80166d8:	da02      	bge.n	80166e0 <__ieee754_log10+0x38>
 80166da:	ee30 6b40 	vsub.f64	d6, d0, d0
 80166de:	e7f3      	b.n	80166c8 <__ieee754_log10+0x20>
 80166e0:	ed9f 7b1f 	vldr	d7, [pc, #124]	@ 8016760 <__ieee754_log10+0xb8>
 80166e4:	ee20 0b07 	vmul.f64	d0, d0, d7
 80166e8:	ee10 3a90 	vmov	r3, s1
 80166ec:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 80166f0:	4923      	ldr	r1, [pc, #140]	@ (8016780 <__ieee754_log10+0xd8>)
 80166f2:	428b      	cmp	r3, r1
 80166f4:	dd04      	ble.n	8016700 <__ieee754_log10+0x58>
 80166f6:	ee30 0b00 	vadd.f64	d0, d0, d0
 80166fa:	e7e9      	b.n	80166d0 <__ieee754_log10+0x28>
 80166fc:	2200      	movs	r2, #0
 80166fe:	e7f7      	b.n	80166f0 <__ieee754_log10+0x48>
 8016700:	1518      	asrs	r0, r3, #20
 8016702:	f2a0 30ff 	subw	r0, r0, #1023	@ 0x3ff
 8016706:	4410      	add	r0, r2
 8016708:	f3c3 0113 	ubfx	r1, r3, #0, #20
 801670c:	f240 34ff 	movw	r4, #1023	@ 0x3ff
 8016710:	eb00 73d0 	add.w	r3, r0, r0, lsr #31
 8016714:	ee08 3a10 	vmov	s16, r3
 8016718:	eba4 70d0 	sub.w	r0, r4, r0, lsr #31
 801671c:	ec53 2b10 	vmov	r2, r3, d0
 8016720:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8016724:	ec43 2b10 	vmov	d0, r2, r3
 8016728:	f000 f82e 	bl	8016788 <log>
 801672c:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 8016768 <__ieee754_log10+0xc0>
 8016730:	ee20 0b07 	vmul.f64	d0, d0, d7
 8016734:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 8016770 <__ieee754_log10+0xc8>
 8016738:	eeb8 8bc8 	vcvt.f64.s32	d8, s16
 801673c:	eea8 0b07 	vfma.f64	d0, d8, d7
 8016740:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8016778 <__ieee754_log10+0xd0>
 8016744:	eea8 0b07 	vfma.f64	d0, d8, d7
 8016748:	e7c2      	b.n	80166d0 <__ieee754_log10+0x28>
 801674a:	bf00      	nop
 801674c:	f3af 8000 	nop.w
 8016750:	00000000 	.word	0x00000000
 8016754:	c3500000 	.word	0xc3500000
	...
 8016764:	43500000 	.word	0x43500000
 8016768:	1526e50e 	.word	0x1526e50e
 801676c:	3fdbcb7b 	.word	0x3fdbcb7b
 8016770:	11f12b36 	.word	0x11f12b36
 8016774:	3d59fef3 	.word	0x3d59fef3
 8016778:	509f6000 	.word	0x509f6000
 801677c:	3fd34413 	.word	0x3fd34413
 8016780:	7fefffff 	.word	0x7fefffff
 8016784:	00000000 	.word	0x00000000

08016788 <log>:
 8016788:	b4f0      	push	{r4, r5, r6, r7}
 801678a:	ee10 0a90 	vmov	r0, s1
 801678e:	ee10 3a10 	vmov	r3, s0
 8016792:	f04f 34ff 	mov.w	r4, #4294967295
 8016796:	429c      	cmp	r4, r3
 8016798:	f100 4140 	add.w	r1, r0, #3221225472	@ 0xc0000000
 801679c:	4c72      	ldr	r4, [pc, #456]	@ (8016968 <log+0x1e0>)
 801679e:	f501 1190 	add.w	r1, r1, #1179648	@ 0x120000
 80167a2:	418c      	sbcs	r4, r1
 80167a4:	ed2d 8b02 	vpush	{d8}
 80167a8:	ea4f 4210 	mov.w	r2, r0, lsr #16
 80167ac:	d35a      	bcc.n	8016864 <log+0xdc>
 80167ae:	4a6f      	ldr	r2, [pc, #444]	@ (801696c <log+0x1e4>)
 80167b0:	4290      	cmp	r0, r2
 80167b2:	bf08      	it	eq
 80167b4:	2b00      	cmpeq	r3, #0
 80167b6:	f000 80c7 	beq.w	8016948 <log+0x1c0>
 80167ba:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 80167be:	ee30 0b47 	vsub.f64	d0, d0, d7
 80167c2:	4b6b      	ldr	r3, [pc, #428]	@ (8016970 <log+0x1e8>)
 80167c4:	ee20 2b00 	vmul.f64	d2, d0, d0
 80167c8:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
 80167cc:	ee20 4b02 	vmul.f64	d4, d0, d2
 80167d0:	ed93 7b10 	vldr	d7, [r3, #64]	@ 0x40
 80167d4:	eea6 7b00 	vfma.f64	d7, d6, d0
 80167d8:	ed93 6b14 	vldr	d6, [r3, #80]	@ 0x50
 80167dc:	ed93 5b18 	vldr	d5, [r3, #96]	@ 0x60
 80167e0:	eea6 7b02 	vfma.f64	d7, d6, d2
 80167e4:	ed93 6b16 	vldr	d6, [r3, #88]	@ 0x58
 80167e8:	eea5 6b00 	vfma.f64	d6, d5, d0
 80167ec:	ed93 5b1a 	vldr	d5, [r3, #104]	@ 0x68
 80167f0:	ed93 3b1e 	vldr	d3, [r3, #120]	@ 0x78
 80167f4:	eea5 6b02 	vfma.f64	d6, d5, d2
 80167f8:	ed93 5b1c 	vldr	d5, [r3, #112]	@ 0x70
 80167fc:	eea3 5b00 	vfma.f64	d5, d3, d0
 8016800:	ed93 3b20 	vldr	d3, [r3, #128]	@ 0x80
 8016804:	eea3 5b02 	vfma.f64	d5, d3, d2
 8016808:	ed93 3b22 	vldr	d3, [r3, #136]	@ 0x88
 801680c:	eea3 5b04 	vfma.f64	d5, d3, d4
 8016810:	eea5 6b04 	vfma.f64	d6, d5, d4
 8016814:	ed93 5b0e 	vldr	d5, [r3, #56]	@ 0x38
 8016818:	eea6 7b04 	vfma.f64	d7, d6, d4
 801681c:	eeb0 2b47 	vmov.f64	d2, d7
 8016820:	ed9f 7b4b 	vldr	d7, [pc, #300]	@ 8016950 <log+0x1c8>
 8016824:	eeb0 6b40 	vmov.f64	d6, d0
 8016828:	eeb0 3b40 	vmov.f64	d3, d0
 801682c:	eea0 6b07 	vfma.f64	d6, d0, d7
 8016830:	eea0 6b47 	vfms.f64	d6, d0, d7
 8016834:	ee30 8b46 	vsub.f64	d8, d0, d6
 8016838:	ee26 1b06 	vmul.f64	d1, d6, d6
 801683c:	eea1 3b05 	vfma.f64	d3, d1, d5
 8016840:	ee30 7b43 	vsub.f64	d7, d0, d3
 8016844:	ee30 0b06 	vadd.f64	d0, d0, d6
 8016848:	eea1 7b05 	vfma.f64	d7, d1, d5
 801684c:	ee25 5b08 	vmul.f64	d5, d5, d8
 8016850:	eea5 7b00 	vfma.f64	d7, d5, d0
 8016854:	eea2 7b04 	vfma.f64	d7, d2, d4
 8016858:	ee33 0b07 	vadd.f64	d0, d3, d7
 801685c:	ecbd 8b02 	vpop	{d8}
 8016860:	bcf0      	pop	{r4, r5, r6, r7}
 8016862:	4770      	bx	lr
 8016864:	f1a2 0410 	sub.w	r4, r2, #16
 8016868:	f647 71df 	movw	r1, #32735	@ 0x7fdf
 801686c:	428c      	cmp	r4, r1
 801686e:	d923      	bls.n	80168b8 <log+0x130>
 8016870:	18d9      	adds	r1, r3, r3
 8016872:	eb40 0400 	adc.w	r4, r0, r0
 8016876:	4321      	orrs	r1, r4
 8016878:	d105      	bne.n	8016886 <log+0xfe>
 801687a:	ecbd 8b02 	vpop	{d8}
 801687e:	2001      	movs	r0, #1
 8016880:	bcf0      	pop	{r4, r5, r6, r7}
 8016882:	f000 b889 	b.w	8016998 <__math_divzero>
 8016886:	493b      	ldr	r1, [pc, #236]	@ (8016974 <log+0x1ec>)
 8016888:	4288      	cmp	r0, r1
 801688a:	bf08      	it	eq
 801688c:	2b00      	cmpeq	r3, #0
 801688e:	d0e5      	beq.n	801685c <log+0xd4>
 8016890:	0413      	lsls	r3, r2, #16
 8016892:	d403      	bmi.n	801689c <log+0x114>
 8016894:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8016898:	4393      	bics	r3, r2
 801689a:	d104      	bne.n	80168a6 <log+0x11e>
 801689c:	ecbd 8b02 	vpop	{d8}
 80168a0:	bcf0      	pop	{r4, r5, r6, r7}
 80168a2:	f000 b891 	b.w	80169c8 <__math_invalid>
 80168a6:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 8016958 <log+0x1d0>
 80168aa:	ee20 7b07 	vmul.f64	d7, d0, d7
 80168ae:	ec53 2b17 	vmov	r2, r3, d7
 80168b2:	f1a3 7050 	sub.w	r0, r3, #54525952	@ 0x3400000
 80168b6:	4613      	mov	r3, r2
 80168b8:	f100 4240 	add.w	r2, r0, #3221225472	@ 0xc0000000
 80168bc:	492c      	ldr	r1, [pc, #176]	@ (8016970 <log+0x1e8>)
 80168be:	eebf 5b00 	vmov.f64	d5, #240	@ 0xbf800000 -1.0
 80168c2:	f502 12d0 	add.w	r2, r2, #1703936	@ 0x1a0000
 80168c6:	f3c2 3446 	ubfx	r4, r2, #13, #7
 80168ca:	ea4f 5c12 	mov.w	ip, r2, lsr #20
 80168ce:	eb01 1504 	add.w	r5, r1, r4, lsl #4
 80168d2:	ea4f 5c0c 	mov.w	ip, ip, lsl #20
 80168d6:	ed95 7b24 	vldr	d7, [r5, #144]	@ 0x90
 80168da:	1e1e      	subs	r6, r3, #0
 80168dc:	eba0 070c 	sub.w	r7, r0, ip
 80168e0:	ec47 6b16 	vmov	d6, r6, r7
 80168e4:	1512      	asrs	r2, r2, #20
 80168e6:	eea7 5b06 	vfma.f64	d5, d7, d6
 80168ea:	ee07 2a90 	vmov	s15, r2
 80168ee:	ee25 2b05 	vmul.f64	d2, d5, d5
 80168f2:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80168f6:	ed91 4b00 	vldr	d4, [r1]
 80168fa:	ee25 1b02 	vmul.f64	d1, d5, d2
 80168fe:	ed95 7b26 	vldr	d7, [r5, #152]	@ 0x98
 8016902:	eea4 7b06 	vfma.f64	d7, d4, d6
 8016906:	ee35 4b07 	vadd.f64	d4, d5, d7
 801690a:	ee37 0b44 	vsub.f64	d0, d7, d4
 801690e:	ed91 7b02 	vldr	d7, [r1, #8]
 8016912:	ee30 0b05 	vadd.f64	d0, d0, d5
 8016916:	eea7 0b06 	vfma.f64	d0, d7, d6
 801691a:	ed91 7b04 	vldr	d7, [r1, #16]
 801691e:	ed91 6b08 	vldr	d6, [r1, #32]
 8016922:	eea7 0b02 	vfma.f64	d0, d7, d2
 8016926:	ed91 7b06 	vldr	d7, [r1, #24]
 801692a:	ed91 3b0c 	vldr	d3, [r1, #48]	@ 0x30
 801692e:	eea6 7b05 	vfma.f64	d7, d6, d5
 8016932:	ed91 6b0a 	vldr	d6, [r1, #40]	@ 0x28
 8016936:	eea3 6b05 	vfma.f64	d6, d3, d5
 801693a:	eea6 7b02 	vfma.f64	d7, d6, d2
 801693e:	eea1 0b07 	vfma.f64	d0, d1, d7
 8016942:	ee30 0b04 	vadd.f64	d0, d0, d4
 8016946:	e789      	b.n	801685c <log+0xd4>
 8016948:	ed9f 0b05 	vldr	d0, [pc, #20]	@ 8016960 <log+0x1d8>
 801694c:	e786      	b.n	801685c <log+0xd4>
 801694e:	bf00      	nop
 8016950:	00000000 	.word	0x00000000
 8016954:	41a00000 	.word	0x41a00000
 8016958:	00000000 	.word	0x00000000
 801695c:	43300000 	.word	0x43300000
	...
 8016968:	000308ff 	.word	0x000308ff
 801696c:	3ff00000 	.word	0x3ff00000
 8016970:	080175b0 	.word	0x080175b0
 8016974:	7ff00000 	.word	0x7ff00000

08016978 <with_errno>:
 8016978:	b510      	push	{r4, lr}
 801697a:	ed2d 8b02 	vpush	{d8}
 801697e:	eeb0 8b40 	vmov.f64	d8, d0
 8016982:	4604      	mov	r4, r0
 8016984:	f7fc fbf2 	bl	801316c <__errno>
 8016988:	eeb0 0b48 	vmov.f64	d0, d8
 801698c:	ecbd 8b02 	vpop	{d8}
 8016990:	6004      	str	r4, [r0, #0]
 8016992:	bd10      	pop	{r4, pc}
 8016994:	0000      	movs	r0, r0
	...

08016998 <__math_divzero>:
 8016998:	b082      	sub	sp, #8
 801699a:	2800      	cmp	r0, #0
 801699c:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 80169a0:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 80169a4:	fe07 7b06 	vseleq.f64	d7, d7, d6
 80169a8:	ed8d 7b00 	vstr	d7, [sp]
 80169ac:	ed9d 0b00 	vldr	d0, [sp]
 80169b0:	ed9f 7b03 	vldr	d7, [pc, #12]	@ 80169c0 <__math_divzero+0x28>
 80169b4:	2022      	movs	r0, #34	@ 0x22
 80169b6:	ee80 0b07 	vdiv.f64	d0, d0, d7
 80169ba:	b002      	add	sp, #8
 80169bc:	f7ff bfdc 	b.w	8016978 <with_errno>
	...

080169c8 <__math_invalid>:
 80169c8:	eeb0 7b40 	vmov.f64	d7, d0
 80169cc:	eeb4 7b47 	vcmp.f64	d7, d7
 80169d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80169d4:	ee30 6b40 	vsub.f64	d6, d0, d0
 80169d8:	ee86 0b06 	vdiv.f64	d0, d6, d6
 80169dc:	d602      	bvs.n	80169e4 <__math_invalid+0x1c>
 80169de:	2021      	movs	r0, #33	@ 0x21
 80169e0:	f7ff bfca 	b.w	8016978 <with_errno>
 80169e4:	4770      	bx	lr
	...

080169e8 <_init>:
 80169e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80169ea:	bf00      	nop
 80169ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80169ee:	bc08      	pop	{r3}
 80169f0:	469e      	mov	lr, r3
 80169f2:	4770      	bx	lr

080169f4 <_fini>:
 80169f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80169f6:	bf00      	nop
 80169f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80169fa:	bc08      	pop	{r3}
 80169fc:	469e      	mov	lr, r3
 80169fe:	4770      	bx	lr
