WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500078 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000078 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 47 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250079 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250079 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 14378764 heartbeat IPC: 1.066 cumulative IPC: 0.6151 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 30566030 heartbeat IPC: 0.6178 cumulative IPC: 0.6169 (Simulation time: 00 hr 02 min 36 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv523.champsimtrace.xz")
Heartbeat CPU 0 instructions: 50000000 cycles: 46673461 heartbeat IPC: 0.6208 cumulative IPC: 0.6185 (Simulation time: 00 hr 03 min 42 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 62720310 heartbeat IPC: 0.6232 cumulative IPC: 0.6198 (Simulation time: 00 hr 04 min 46 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 78807964 heartbeat IPC: 0.6216 cumulative IPC: 0.6202 (Simulation time: 00 hr 05 min 51 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 94909917 heartbeat IPC: 0.621 cumulative IPC: 0.6203 (Simulation time: 00 hr 06 min 56 sec)
Heartbeat CPU 0 instructions: 90000004 cycles: 110980576 heartbeat IPC: 0.6223 cumulative IPC: 0.6206 (Simulation time: 00 hr 08 min 01 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv523.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 127038700 heartbeat IPC: 0.6227 cumulative IPC: 0.6209 (Simulation time: 00 hr 09 min 06 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 143095119 heartbeat IPC: 0.6228 cumulative IPC: 0.6211 (Simulation time: 00 hr 10 min 11 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 159227266 heartbeat IPC: 0.6199 cumulative IPC: 0.621 (Simulation time: 00 hr 11 min 16 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 161028155 cumulative IPC: 0.621 (Simulation time: 00 hr 11 min 48 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 161028155 cumulative IPC: 0.621 (Simulation time: 00 hr 11 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv523.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.621 instructions: 100000000 cycles: 161028155
CPU 0 Branch Prediction Accuracy: 70.77% MPKI: 51.88 Average ROB Occupancy at Mispredict: 3.47
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.536
BRANCH_INDIRECT: 36
BRANCH_CONDITIONAL: 10
BRANCH_DIRECT_CALL: 1.62
BRANCH_INDIRECT_CALL: 2.37
BRANCH_RETURN: 1.33

L1D TOTAL        ACCESS:   34762145 HIT:   31080101 MISS:    3682044
L1D LOAD         ACCESS:   20806970 HIT:   18745983 MISS:    2060987
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13954397 HIT:   12334118 MISS:    1620279
L1D TRANSLATION  ACCESS:        778 HIT:          0 MISS:        778
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 6.419 cycles
L1I TOTAL        ACCESS:   13526919 HIT:    5266268 MISS:    8260651
L1I LOAD         ACCESS:   13526919 HIT:    5266268 MISS:    8260651
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.226 cycles
L2C TOTAL        ACCESS:    9920895 HIT:    9623645 MISS:     297250
L2C LOAD         ACCESS:    8233074 HIT:    7943974 MISS:     289100
L2C RFO          ACCESS:     583510 HIT:     580154 MISS:       3356
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1103533 HIT:    1099113 MISS:       4420
L2C TRANSLATION  ACCESS:        778 HIT:        404 MISS:        374
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 22.33 cycles
LLC TOTAL        ACCESS:     299991 HIT:     295979 MISS:       4012
LLC LOAD         ACCESS:     289100 HIT:     285122 MISS:       3978
LLC RFO          ACCESS:       3356 HIT:       3355 MISS:          1
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       7161 HIT:       7161 MISS:          0
LLC TRANSLATION  ACCESS:        374 HIT:        341 MISS:         33
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 193.4 cycles
cpu0_DTLB TOTAL        ACCESS:   27735803 HIT:   26623967 MISS:    1111836
cpu0_DTLB LOAD         ACCESS:   27735803 HIT:   26623967 MISS:    1111836
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.709 cycles
cpu0_ITLB TOTAL        ACCESS:   11999973 HIT:    9655692 MISS:    2344281
cpu0_ITLB LOAD         ACCESS:   11999973 HIT:    9655692 MISS:    2344281
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.963 cycles
cpu0_STLB TOTAL        ACCESS:    2092243 HIT:    2091477 MISS:        766
cpu0_STLB LOAD         ACCESS:    2092243 HIT:    2091477 MISS:        766
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 45.71 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1807
  ROW_BUFFER_MISS:       2205
 AVG DBUS CONGESTED CYCLE: 3.954
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
