# verilog-and-gate-project
This is a simple Verilog project that simulates a basic AND gate using ModelSim.
