
---------- Begin Simulation Statistics ----------
final_tick                                15797430500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74310                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675120                       # Number of bytes of host memory used
host_op_rate                                   140168                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   403.72                       # Real time elapsed on the host
host_tick_rate                               39130029                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000004                       # Number of instructions simulated
sim_ops                                      56587904                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015797                       # Number of seconds simulated
sim_ticks                                 15797430500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  36163622                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 17284816                       # number of cc regfile writes
system.cpu.committedInsts                    30000004                       # Number of Instructions Simulated
system.cpu.committedOps                      56587904                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.053162                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.053162                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1576072                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   863942                       # number of floating regfile writes
system.cpu.idleCycles                           85842                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               159876                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  6501749                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.872759                       # Inst execution rate
system.cpu.iew.exec_refs                     12063636                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4970128                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2467826                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               7196676                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 67                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4387                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5100503                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            60791244                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               7093508                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            308264                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              59169553                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  18339                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2110348                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 136138                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2148441                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            452                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       115780                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          44096                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  67143445                       # num instructions consuming a value
system.cpu.iew.wb_count                      59026192                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.607653                       # average fanout of values written-back
system.cpu.iew.wb_producers                  40799913                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.868221                       # insts written-back per cycle
system.cpu.iew.wb_sent                       59091944                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 91987521                       # number of integer regfile reads
system.cpu.int_regfile_writes                47274886                       # number of integer regfile writes
system.cpu.ipc                               0.949522                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.949522                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            598920      1.01%      1.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              45423659     76.37%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               264080      0.44%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                383998      0.65%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              128381      0.22%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  450      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                65399      0.11%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                97237      0.16%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              365967      0.62%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                286      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              6888706     11.58%     91.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4552210      7.65%     98.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          258917      0.44%     99.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         449551      0.76%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               59477819                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1482395                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             2929158                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1404750                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1717395                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      861686                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014488                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  710302     82.43%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   3178      0.37%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   580      0.07%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  67873      7.88%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 47580      5.52%     96.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               620      0.07%     96.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            31537      3.66%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               58258190                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          148423923                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     57621442                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          63277616                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   60791085                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  59477819                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 159                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4203319                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             26739                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             93                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6163233                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      31509020                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.887644                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.365770                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            15764130     50.03%     50.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2354798      7.47%     57.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2681413      8.51%     66.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2799126      8.88%     74.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2325959      7.38%     82.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1814527      5.76%     88.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2023137      6.42%     94.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1119916      3.55%     98.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              626014      1.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        31509020                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.882516                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            210050                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            44564                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              7196676                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5100503                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                24941984                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         31594862                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             915                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    70                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       101194                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        211106                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       176075                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          693                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       353169                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            699                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 7082059                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5734771                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            167696                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3028911                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2814677                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             92.927029                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  375380                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          171706                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             155369                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            16337                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          431                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4180157                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            133819                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     30893474                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.831711                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.664981                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        16860217     54.58%     54.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         3242599     10.50%     65.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1668616      5.40%     70.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2815459      9.11%     79.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          730531      2.36%     81.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1127536      3.65%     85.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1008683      3.27%     88.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          568870      1.84%     90.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2870963      9.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     30893474                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               56587904                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    11594550                       # Number of memory references committed
system.cpu.commit.loads                       6715608                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                    6289400                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    1300928                       # Number of committed floating point instructions.
system.cpu.commit.integer                    55513569                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                319993                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       567376      1.00%      1.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     43234612     76.40%     77.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       253756      0.45%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       363390      0.64%     78.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128023      0.23%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        32758      0.06%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        70786      0.13%     78.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       342092      0.60%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      6517033     11.52%     91.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4430951      7.83%     98.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       198575      0.35%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       447991      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     56587904                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2870963                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     10372001                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10372001                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     10372001                       # number of overall hits
system.cpu.dcache.overall_hits::total        10372001                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       183581                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         183581                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       183581                       # number of overall misses
system.cpu.dcache.overall_misses::total        183581                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11993284499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11993284499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11993284499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11993284499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     10555582                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10555582                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     10555582                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10555582                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017392                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017392                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017392                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017392                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65329.661016                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65329.661016                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65329.661016                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65329.661016                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17543                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               448                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.158482                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       120951                       # number of writebacks
system.cpu.dcache.writebacks::total            120951                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55849                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55849                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55849                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55849                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       127732                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       127732                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       127732                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       127732                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9162689499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9162689499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9162689499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9162689499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012101                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012101                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012101                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012101                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71733.704154                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71733.704154                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71733.704154                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71733.704154                       # average overall mshr miss latency
system.cpu.dcache.replacements                 127219                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5596993                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5596993                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        79644                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         79644                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4397570500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4397570500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5676637                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5676637                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014030                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014030                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55215.339511                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55215.339511                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        48085                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        48085                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        31559                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        31559                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1819271500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1819271500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005559                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005559                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57646.677651                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57646.677651                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4775008                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4775008                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       103937                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       103937                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7595713999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7595713999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4878945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4878945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021303                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021303                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73079.981133                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73079.981133                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         7764                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7764                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        96173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        96173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7343417999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7343417999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019712                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019712                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76356.337007                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76356.337007                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  15797430500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.083761                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10499733                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            127731                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.201917                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.083761                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998210                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998210                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          341                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          21238895                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         21238895                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15797430500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  5908358                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              15663706                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   8940004                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                860814                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 136138                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2755761                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 34096                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               62237803                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                182606                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     7099910                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     4970132                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           897                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         54628                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15797430500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15797430500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15797430500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            6559068                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       33792945                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     7082059                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3345426                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      24777651                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  340446                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  293                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          1752                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   5256794                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 50771                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           31509020                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.037805                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.174615                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 20771572     65.92%     65.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   475826      1.51%     67.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1149872      3.65%     71.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   928149      2.95%     74.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   640286      2.03%     76.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   715010      2.27%     78.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   770255      2.44%     80.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   572891      1.82%     82.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  5485159     17.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             31509020                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.224152                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.069571                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      5206928                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5206928                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5206928                       # number of overall hits
system.cpu.icache.overall_hits::total         5206928                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        49865                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          49865                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        49865                       # number of overall misses
system.cpu.icache.overall_misses::total         49865                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    745032500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    745032500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    745032500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    745032500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5256793                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5256793                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5256793                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5256793                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009486                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009486                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009486                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009486                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14940.990675                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14940.990675                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14940.990675                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14940.990675                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          474                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    67.714286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        48855                       # number of writebacks
system.cpu.icache.writebacks::total             48855                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          502                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          502                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          502                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          502                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        49363                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        49363                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        49363                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        49363                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    672236000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    672236000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    672236000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    672236000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009390                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009390                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009390                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009390                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13618.216073                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13618.216073                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13618.216073                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13618.216073                       # average overall mshr miss latency
system.cpu.icache.replacements                  48855                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5206928                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5206928                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        49865                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         49865                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    745032500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    745032500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5256793                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5256793                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009486                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009486                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14940.990675                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14940.990675                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          502                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          502                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        49363                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        49363                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    672236000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    672236000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009390                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009390                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13618.216073                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13618.216073                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  15797430500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.977270                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5256291                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             49363                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            106.482406                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.977270                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988237                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988237                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10562949                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10562949                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15797430500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     5257048                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           387                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15797430500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15797430500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15797430500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1406828                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  481064                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                15962                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 452                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 221559                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                15955                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    317                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  15797430500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 136138                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  6365289                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 4925073                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2595                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   9318288                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              10761637                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               61746973                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 47096                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 372089                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    887                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10245784                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              28                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            68798824                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   162989308                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 96948085                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1741422                       # Number of floating rename lookups
system.cpu.rename.committedMaps              62586896                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6211896                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      41                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  24                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5132565                       # count of insts added to the skid buffer
system.cpu.rob.reads                         88765924                       # The number of ROB reads
system.cpu.rob.writes                       122156830                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   56587904                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                48026                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                19151                       # number of demand (read+write) hits
system.l2.demand_hits::total                    67177                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               48026                       # number of overall hits
system.l2.overall_hits::.cpu.data               19151                       # number of overall hits
system.l2.overall_hits::total                   67177                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1336                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             108580                       # number of demand (read+write) misses
system.l2.demand_misses::total                 109916                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1336                       # number of overall misses
system.l2.overall_misses::.cpu.data            108580                       # number of overall misses
system.l2.overall_misses::total                109916                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     92962500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8764560000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8857522500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     92962500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8764560000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8857522500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            49362                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           127731                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               177093                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           49362                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          127731                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              177093                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.027065                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.850068                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.620668                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.027065                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.850068                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.620668                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69582.709581                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80719.837908                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80584.469049                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69582.709581                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80719.837908                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80584.469049                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               98257                       # number of writebacks
system.l2.writebacks::total                     98257                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1336                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        108580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            109916                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1336                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       108580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           109916                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     79309500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7658831750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7738141250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     79309500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7658831750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7738141250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.027065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.850068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.620668                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.027065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.850068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.620668                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59363.398204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70536.302726                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70400.499017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59363.398204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70536.302726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70400.499017                       # average overall mshr miss latency
system.l2.replacements                         101877                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       120951                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           120951                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       120951                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       120951                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        48855                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            48855                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        48855                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        48855                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10046                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10046                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           86146                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               86146                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7091540000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7091540000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         96192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.895563                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.895563                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82320.014858                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82320.014858                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        86146                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          86146                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6214749250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6214749250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.895563                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.895563                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72142.052446                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72142.052446                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          48026                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              48026                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     92962500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     92962500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        49362                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          49362                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.027065                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.027065                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69582.709581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69582.709581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1336                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1336                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     79309500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     79309500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.027065                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.027065                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59363.398204                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59363.398204                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9105                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9105                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        22434                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           22434                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1673020000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1673020000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        31539                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         31539                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.711310                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.711310                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74575.198360                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74575.198360                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        22434                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        22434                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1444082500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1444082500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.711310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.711310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64370.263885                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64370.263885                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  15797430500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8012.840531                       # Cycle average of tags in use
system.l2.tags.total_refs                      353144                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    110069                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.208387                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.746147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        86.289588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7913.804797                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978130                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          613                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5926                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          137                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2935309                       # Number of tag accesses
system.l2.tags.data_accesses                  2935309                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15797430500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     98257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    108580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000791201500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5996                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5996                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              313947                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              92258                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      109916                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      98257                       # Number of write requests accepted
system.mem_ctrls.readBursts                    109916                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    98257                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                109916                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                98257                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   90831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         5996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.331054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.671163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.588961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          5991     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5996                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.383923                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.365176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.804720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4866     81.15%     81.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               15      0.25%     81.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1060     17.68%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               54      0.90%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5996                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 7034624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6288448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    445.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    398.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   15797116000                       # Total gap between requests
system.mem_ctrls.avgGap                      75884.56                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        85504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      6949120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6287232                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 5412525.790191005915                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 439889259.205792963505                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 397990799.832922160625                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1336                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       108580                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        98257                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     35221500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4075659750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 375993727250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26363.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37536.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3826635.53                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        85504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      6949120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       7034624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        85504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        85504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6288448                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6288448                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1336                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       108580                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         109916                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        98257                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         98257                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      5412526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    439889259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        445301785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      5412526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      5412526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    398067774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       398067774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    398067774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      5412526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    439889259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       843369559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               109916                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               98238                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6765                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6685                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6905                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6929                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         7022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         6844                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6839                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         7017                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         6878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6963                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         6963                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         6866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         6753                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6213                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6089                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6195                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6241                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6072                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6237                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6115                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6219                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6156                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6164                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6054                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2049956250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             549580000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         4110881250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18650.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37400.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               49342                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              52198                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            44.89                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           53.13                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       106604                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   124.952610                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    94.947999                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   129.887760                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        70438     66.07%     66.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        23192     21.76%     87.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5900      5.53%     93.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3273      3.07%     96.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2196      2.06%     98.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          818      0.77%     99.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          413      0.39%     99.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          157      0.15%     99.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          217      0.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       106604                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               7034624                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6287232                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              445.301785                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              397.990800                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.59                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               48.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  15797430500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       380626260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       202288680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      391307700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     256004460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1246489920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   6990367710                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    179588160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    9646672890                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   610.648225                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    409551500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    527280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  14860599000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       380597700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       202273500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      393492540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     256797900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1246489920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   6996446760                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    174468960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    9650567280                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   610.894745                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    396213500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    527280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  14873937000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  15797430500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              23770                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        98257                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2933                       # Transaction distribution
system.membus.trans_dist::ReadExReq             86146                       # Transaction distribution
system.membus.trans_dist::ReadExResp            86146                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         23770                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       321022                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       321022                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 321022                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     13323072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     13323072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                13323072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            109916                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  109916    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              109916                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  15797430500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           151033500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          137395000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             80902                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       219208                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        48855                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9888                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96192                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96192                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         49363                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        31539                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       147580                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       382683                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                530263                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      6285888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15915648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               22201536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          101878                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6288512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           278972                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002599                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.051333                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 278253     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    713      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             278972                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  15797430500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          346390500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          74044999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         191597000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
