
Cansat_Model_Satellite_Mission_Load_Code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000157f0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000998  080159c0  080159c0  000169c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016358  08016358  00018240  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08016358  08016358  00017358  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016360  08016360  00018240  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016360  08016360  00017360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08016364  08016364  00017364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000240  20000000  08016368  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000053b8  20000240  080165a8  00018240  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200055f8  080165a8  000185f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00018240  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026048  00000000  00000000  00018270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000053a7  00000000  00000000  0003e2b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002068  00000000  00000000  00043660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001963  00000000  00000000  000456c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028c38  00000000  00000000  0004702b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027de3  00000000  00000000  0006fc63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f290d  00000000  00000000  00097a46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018a353  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a328  00000000  00000000  0018a398  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  001946c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000240 	.word	0x20000240
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080159a8 	.word	0x080159a8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000244 	.word	0x20000244
 800020c:	080159a8 	.word	0x080159a8

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_d2uiz>:
 8000c08:	004a      	lsls	r2, r1, #1
 8000c0a:	d211      	bcs.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c10:	d211      	bcs.n	8000c36 <__aeabi_d2uiz+0x2e>
 8000c12:	d50d      	bpl.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c1c:	d40e      	bmi.n	8000c3c <__aeabi_d2uiz+0x34>
 8000c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c2e:	4770      	bx	lr
 8000c30:	f04f 0000 	mov.w	r0, #0
 8000c34:	4770      	bx	lr
 8000c36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c3a:	d102      	bne.n	8000c42 <__aeabi_d2uiz+0x3a>
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c40:	4770      	bx	lr
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_d2f>:
 8000c48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c50:	bf24      	itt	cs
 8000c52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c5a:	d90d      	bls.n	8000c78 <__aeabi_d2f+0x30>
 8000c5c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c68:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c70:	bf08      	it	eq
 8000c72:	f020 0001 	biceq.w	r0, r0, #1
 8000c76:	4770      	bx	lr
 8000c78:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c7c:	d121      	bne.n	8000cc2 <__aeabi_d2f+0x7a>
 8000c7e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c82:	bfbc      	itt	lt
 8000c84:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c88:	4770      	bxlt	lr
 8000c8a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c92:	f1c2 0218 	rsb	r2, r2, #24
 8000c96:	f1c2 0c20 	rsb	ip, r2, #32
 8000c9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	f040 0001 	orrne.w	r0, r0, #1
 8000ca8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cb4:	ea40 000c 	orr.w	r0, r0, ip
 8000cb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cc0:	e7cc      	b.n	8000c5c <__aeabi_d2f+0x14>
 8000cc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cc6:	d107      	bne.n	8000cd8 <__aeabi_d2f+0x90>
 8000cc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ccc:	bf1e      	ittt	ne
 8000cce:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cd2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cd6:	4770      	bxne	lr
 8000cd8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cdc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ce0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_ldivmod>:
 8000ce8:	b97b      	cbnz	r3, 8000d0a <__aeabi_ldivmod+0x22>
 8000cea:	b972      	cbnz	r2, 8000d0a <__aeabi_ldivmod+0x22>
 8000cec:	2900      	cmp	r1, #0
 8000cee:	bfbe      	ittt	lt
 8000cf0:	2000      	movlt	r0, #0
 8000cf2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000cf6:	e006      	blt.n	8000d06 <__aeabi_ldivmod+0x1e>
 8000cf8:	bf08      	it	eq
 8000cfa:	2800      	cmpeq	r0, #0
 8000cfc:	bf1c      	itt	ne
 8000cfe:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000d02:	f04f 30ff 	movne.w	r0, #4294967295
 8000d06:	f000 ba09 	b.w	800111c <__aeabi_idiv0>
 8000d0a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d0e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d12:	2900      	cmp	r1, #0
 8000d14:	db09      	blt.n	8000d2a <__aeabi_ldivmod+0x42>
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	db1a      	blt.n	8000d50 <__aeabi_ldivmod+0x68>
 8000d1a:	f000 f883 	bl	8000e24 <__udivmoddi4>
 8000d1e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d26:	b004      	add	sp, #16
 8000d28:	4770      	bx	lr
 8000d2a:	4240      	negs	r0, r0
 8000d2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	db1b      	blt.n	8000d6c <__aeabi_ldivmod+0x84>
 8000d34:	f000 f876 	bl	8000e24 <__udivmoddi4>
 8000d38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d40:	b004      	add	sp, #16
 8000d42:	4240      	negs	r0, r0
 8000d44:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d48:	4252      	negs	r2, r2
 8000d4a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d4e:	4770      	bx	lr
 8000d50:	4252      	negs	r2, r2
 8000d52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d56:	f000 f865 	bl	8000e24 <__udivmoddi4>
 8000d5a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d5e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d62:	b004      	add	sp, #16
 8000d64:	4240      	negs	r0, r0
 8000d66:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d6a:	4770      	bx	lr
 8000d6c:	4252      	negs	r2, r2
 8000d6e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d72:	f000 f857 	bl	8000e24 <__udivmoddi4>
 8000d76:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d7e:	b004      	add	sp, #16
 8000d80:	4252      	negs	r2, r2
 8000d82:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d86:	4770      	bx	lr

08000d88 <__aeabi_uldivmod>:
 8000d88:	b953      	cbnz	r3, 8000da0 <__aeabi_uldivmod+0x18>
 8000d8a:	b94a      	cbnz	r2, 8000da0 <__aeabi_uldivmod+0x18>
 8000d8c:	2900      	cmp	r1, #0
 8000d8e:	bf08      	it	eq
 8000d90:	2800      	cmpeq	r0, #0
 8000d92:	bf1c      	itt	ne
 8000d94:	f04f 31ff 	movne.w	r1, #4294967295
 8000d98:	f04f 30ff 	movne.w	r0, #4294967295
 8000d9c:	f000 b9be 	b.w	800111c <__aeabi_idiv0>
 8000da0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000da4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000da8:	f000 f83c 	bl	8000e24 <__udivmoddi4>
 8000dac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000db0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000db4:	b004      	add	sp, #16
 8000db6:	4770      	bx	lr

08000db8 <__aeabi_d2lz>:
 8000db8:	b538      	push	{r3, r4, r5, lr}
 8000dba:	2200      	movs	r2, #0
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	4604      	mov	r4, r0
 8000dc0:	460d      	mov	r5, r1
 8000dc2:	f7ff febb 	bl	8000b3c <__aeabi_dcmplt>
 8000dc6:	b928      	cbnz	r0, 8000dd4 <__aeabi_d2lz+0x1c>
 8000dc8:	4620      	mov	r0, r4
 8000dca:	4629      	mov	r1, r5
 8000dcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000dd0:	f000 b80a 	b.w	8000de8 <__aeabi_d2ulz>
 8000dd4:	4620      	mov	r0, r4
 8000dd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000dda:	f000 f805 	bl	8000de8 <__aeabi_d2ulz>
 8000dde:	4240      	negs	r0, r0
 8000de0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000de4:	bd38      	pop	{r3, r4, r5, pc}
 8000de6:	bf00      	nop

08000de8 <__aeabi_d2ulz>:
 8000de8:	b5d0      	push	{r4, r6, r7, lr}
 8000dea:	4b0c      	ldr	r3, [pc, #48]	@ (8000e1c <__aeabi_d2ulz+0x34>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	4606      	mov	r6, r0
 8000df0:	460f      	mov	r7, r1
 8000df2:	f7ff fc31 	bl	8000658 <__aeabi_dmul>
 8000df6:	f7ff ff07 	bl	8000c08 <__aeabi_d2uiz>
 8000dfa:	4604      	mov	r4, r0
 8000dfc:	f7ff fbb2 	bl	8000564 <__aeabi_ui2d>
 8000e00:	4b07      	ldr	r3, [pc, #28]	@ (8000e20 <__aeabi_d2ulz+0x38>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	f7ff fc28 	bl	8000658 <__aeabi_dmul>
 8000e08:	4602      	mov	r2, r0
 8000e0a:	460b      	mov	r3, r1
 8000e0c:	4630      	mov	r0, r6
 8000e0e:	4639      	mov	r1, r7
 8000e10:	f7ff fa6a 	bl	80002e8 <__aeabi_dsub>
 8000e14:	f7ff fef8 	bl	8000c08 <__aeabi_d2uiz>
 8000e18:	4621      	mov	r1, r4
 8000e1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000e1c:	3df00000 	.word	0x3df00000
 8000e20:	41f00000 	.word	0x41f00000

08000e24 <__udivmoddi4>:
 8000e24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e28:	9d08      	ldr	r5, [sp, #32]
 8000e2a:	468e      	mov	lr, r1
 8000e2c:	4604      	mov	r4, r0
 8000e2e:	4688      	mov	r8, r1
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d14a      	bne.n	8000eca <__udivmoddi4+0xa6>
 8000e34:	428a      	cmp	r2, r1
 8000e36:	4617      	mov	r7, r2
 8000e38:	d962      	bls.n	8000f00 <__udivmoddi4+0xdc>
 8000e3a:	fab2 f682 	clz	r6, r2
 8000e3e:	b14e      	cbz	r6, 8000e54 <__udivmoddi4+0x30>
 8000e40:	f1c6 0320 	rsb	r3, r6, #32
 8000e44:	fa01 f806 	lsl.w	r8, r1, r6
 8000e48:	fa20 f303 	lsr.w	r3, r0, r3
 8000e4c:	40b7      	lsls	r7, r6
 8000e4e:	ea43 0808 	orr.w	r8, r3, r8
 8000e52:	40b4      	lsls	r4, r6
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	fa1f fc87 	uxth.w	ip, r7
 8000e5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000e60:	0c23      	lsrs	r3, r4, #16
 8000e62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000e66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d909      	bls.n	8000e86 <__udivmoddi4+0x62>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e78:	f080 80ea 	bcs.w	8001050 <__udivmoddi4+0x22c>
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	f240 80e7 	bls.w	8001050 <__udivmoddi4+0x22c>
 8000e82:	3902      	subs	r1, #2
 8000e84:	443b      	add	r3, r7
 8000e86:	1a9a      	subs	r2, r3, r2
 8000e88:	b2a3      	uxth	r3, r4
 8000e8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e9a:	459c      	cmp	ip, r3
 8000e9c:	d909      	bls.n	8000eb2 <__udivmoddi4+0x8e>
 8000e9e:	18fb      	adds	r3, r7, r3
 8000ea0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ea4:	f080 80d6 	bcs.w	8001054 <__udivmoddi4+0x230>
 8000ea8:	459c      	cmp	ip, r3
 8000eaa:	f240 80d3 	bls.w	8001054 <__udivmoddi4+0x230>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3802      	subs	r0, #2
 8000eb2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000eb6:	eba3 030c 	sub.w	r3, r3, ip
 8000eba:	2100      	movs	r1, #0
 8000ebc:	b11d      	cbz	r5, 8000ec6 <__udivmoddi4+0xa2>
 8000ebe:	40f3      	lsrs	r3, r6
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	e9c5 3200 	strd	r3, r2, [r5]
 8000ec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eca:	428b      	cmp	r3, r1
 8000ecc:	d905      	bls.n	8000eda <__udivmoddi4+0xb6>
 8000ece:	b10d      	cbz	r5, 8000ed4 <__udivmoddi4+0xb0>
 8000ed0:	e9c5 0100 	strd	r0, r1, [r5]
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	4608      	mov	r0, r1
 8000ed8:	e7f5      	b.n	8000ec6 <__udivmoddi4+0xa2>
 8000eda:	fab3 f183 	clz	r1, r3
 8000ede:	2900      	cmp	r1, #0
 8000ee0:	d146      	bne.n	8000f70 <__udivmoddi4+0x14c>
 8000ee2:	4573      	cmp	r3, lr
 8000ee4:	d302      	bcc.n	8000eec <__udivmoddi4+0xc8>
 8000ee6:	4282      	cmp	r2, r0
 8000ee8:	f200 8105 	bhi.w	80010f6 <__udivmoddi4+0x2d2>
 8000eec:	1a84      	subs	r4, r0, r2
 8000eee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ef2:	2001      	movs	r0, #1
 8000ef4:	4690      	mov	r8, r2
 8000ef6:	2d00      	cmp	r5, #0
 8000ef8:	d0e5      	beq.n	8000ec6 <__udivmoddi4+0xa2>
 8000efa:	e9c5 4800 	strd	r4, r8, [r5]
 8000efe:	e7e2      	b.n	8000ec6 <__udivmoddi4+0xa2>
 8000f00:	2a00      	cmp	r2, #0
 8000f02:	f000 8090 	beq.w	8001026 <__udivmoddi4+0x202>
 8000f06:	fab2 f682 	clz	r6, r2
 8000f0a:	2e00      	cmp	r6, #0
 8000f0c:	f040 80a4 	bne.w	8001058 <__udivmoddi4+0x234>
 8000f10:	1a8a      	subs	r2, r1, r2
 8000f12:	0c03      	lsrs	r3, r0, #16
 8000f14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f18:	b280      	uxth	r0, r0
 8000f1a:	b2bc      	uxth	r4, r7
 8000f1c:	2101      	movs	r1, #1
 8000f1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000f22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000f26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000f2e:	429a      	cmp	r2, r3
 8000f30:	d907      	bls.n	8000f42 <__udivmoddi4+0x11e>
 8000f32:	18fb      	adds	r3, r7, r3
 8000f34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000f38:	d202      	bcs.n	8000f40 <__udivmoddi4+0x11c>
 8000f3a:	429a      	cmp	r2, r3
 8000f3c:	f200 80e0 	bhi.w	8001100 <__udivmoddi4+0x2dc>
 8000f40:	46c4      	mov	ip, r8
 8000f42:	1a9b      	subs	r3, r3, r2
 8000f44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000f48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000f4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000f50:	fb02 f404 	mul.w	r4, r2, r4
 8000f54:	429c      	cmp	r4, r3
 8000f56:	d907      	bls.n	8000f68 <__udivmoddi4+0x144>
 8000f58:	18fb      	adds	r3, r7, r3
 8000f5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000f5e:	d202      	bcs.n	8000f66 <__udivmoddi4+0x142>
 8000f60:	429c      	cmp	r4, r3
 8000f62:	f200 80ca 	bhi.w	80010fa <__udivmoddi4+0x2d6>
 8000f66:	4602      	mov	r2, r0
 8000f68:	1b1b      	subs	r3, r3, r4
 8000f6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000f6e:	e7a5      	b.n	8000ebc <__udivmoddi4+0x98>
 8000f70:	f1c1 0620 	rsb	r6, r1, #32
 8000f74:	408b      	lsls	r3, r1
 8000f76:	fa22 f706 	lsr.w	r7, r2, r6
 8000f7a:	431f      	orrs	r7, r3
 8000f7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000f80:	fa20 f306 	lsr.w	r3, r0, r6
 8000f84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000f88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000f8c:	4323      	orrs	r3, r4
 8000f8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000f92:	fa1f fc87 	uxth.w	ip, r7
 8000f96:	fbbe f0f9 	udiv	r0, lr, r9
 8000f9a:	0c1c      	lsrs	r4, r3, #16
 8000f9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000fa0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000fa4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000fa8:	45a6      	cmp	lr, r4
 8000faa:	fa02 f201 	lsl.w	r2, r2, r1
 8000fae:	d909      	bls.n	8000fc4 <__udivmoddi4+0x1a0>
 8000fb0:	193c      	adds	r4, r7, r4
 8000fb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000fb6:	f080 809c 	bcs.w	80010f2 <__udivmoddi4+0x2ce>
 8000fba:	45a6      	cmp	lr, r4
 8000fbc:	f240 8099 	bls.w	80010f2 <__udivmoddi4+0x2ce>
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	443c      	add	r4, r7
 8000fc4:	eba4 040e 	sub.w	r4, r4, lr
 8000fc8:	fa1f fe83 	uxth.w	lr, r3
 8000fcc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000fd0:	fb09 4413 	mls	r4, r9, r3, r4
 8000fd4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000fd8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000fdc:	45a4      	cmp	ip, r4
 8000fde:	d908      	bls.n	8000ff2 <__udivmoddi4+0x1ce>
 8000fe0:	193c      	adds	r4, r7, r4
 8000fe2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000fe6:	f080 8082 	bcs.w	80010ee <__udivmoddi4+0x2ca>
 8000fea:	45a4      	cmp	ip, r4
 8000fec:	d97f      	bls.n	80010ee <__udivmoddi4+0x2ca>
 8000fee:	3b02      	subs	r3, #2
 8000ff0:	443c      	add	r4, r7
 8000ff2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ff6:	eba4 040c 	sub.w	r4, r4, ip
 8000ffa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ffe:	4564      	cmp	r4, ip
 8001000:	4673      	mov	r3, lr
 8001002:	46e1      	mov	r9, ip
 8001004:	d362      	bcc.n	80010cc <__udivmoddi4+0x2a8>
 8001006:	d05f      	beq.n	80010c8 <__udivmoddi4+0x2a4>
 8001008:	b15d      	cbz	r5, 8001022 <__udivmoddi4+0x1fe>
 800100a:	ebb8 0203 	subs.w	r2, r8, r3
 800100e:	eb64 0409 	sbc.w	r4, r4, r9
 8001012:	fa04 f606 	lsl.w	r6, r4, r6
 8001016:	fa22 f301 	lsr.w	r3, r2, r1
 800101a:	431e      	orrs	r6, r3
 800101c:	40cc      	lsrs	r4, r1
 800101e:	e9c5 6400 	strd	r6, r4, [r5]
 8001022:	2100      	movs	r1, #0
 8001024:	e74f      	b.n	8000ec6 <__udivmoddi4+0xa2>
 8001026:	fbb1 fcf2 	udiv	ip, r1, r2
 800102a:	0c01      	lsrs	r1, r0, #16
 800102c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8001030:	b280      	uxth	r0, r0
 8001032:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001036:	463b      	mov	r3, r7
 8001038:	4638      	mov	r0, r7
 800103a:	463c      	mov	r4, r7
 800103c:	46b8      	mov	r8, r7
 800103e:	46be      	mov	lr, r7
 8001040:	2620      	movs	r6, #32
 8001042:	fbb1 f1f7 	udiv	r1, r1, r7
 8001046:	eba2 0208 	sub.w	r2, r2, r8
 800104a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800104e:	e766      	b.n	8000f1e <__udivmoddi4+0xfa>
 8001050:	4601      	mov	r1, r0
 8001052:	e718      	b.n	8000e86 <__udivmoddi4+0x62>
 8001054:	4610      	mov	r0, r2
 8001056:	e72c      	b.n	8000eb2 <__udivmoddi4+0x8e>
 8001058:	f1c6 0220 	rsb	r2, r6, #32
 800105c:	fa2e f302 	lsr.w	r3, lr, r2
 8001060:	40b7      	lsls	r7, r6
 8001062:	40b1      	lsls	r1, r6
 8001064:	fa20 f202 	lsr.w	r2, r0, r2
 8001068:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800106c:	430a      	orrs	r2, r1
 800106e:	fbb3 f8fe 	udiv	r8, r3, lr
 8001072:	b2bc      	uxth	r4, r7
 8001074:	fb0e 3318 	mls	r3, lr, r8, r3
 8001078:	0c11      	lsrs	r1, r2, #16
 800107a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800107e:	fb08 f904 	mul.w	r9, r8, r4
 8001082:	40b0      	lsls	r0, r6
 8001084:	4589      	cmp	r9, r1
 8001086:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800108a:	b280      	uxth	r0, r0
 800108c:	d93e      	bls.n	800110c <__udivmoddi4+0x2e8>
 800108e:	1879      	adds	r1, r7, r1
 8001090:	f108 3cff 	add.w	ip, r8, #4294967295
 8001094:	d201      	bcs.n	800109a <__udivmoddi4+0x276>
 8001096:	4589      	cmp	r9, r1
 8001098:	d81f      	bhi.n	80010da <__udivmoddi4+0x2b6>
 800109a:	eba1 0109 	sub.w	r1, r1, r9
 800109e:	fbb1 f9fe 	udiv	r9, r1, lr
 80010a2:	fb09 f804 	mul.w	r8, r9, r4
 80010a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80010aa:	b292      	uxth	r2, r2
 80010ac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80010b0:	4542      	cmp	r2, r8
 80010b2:	d229      	bcs.n	8001108 <__udivmoddi4+0x2e4>
 80010b4:	18ba      	adds	r2, r7, r2
 80010b6:	f109 31ff 	add.w	r1, r9, #4294967295
 80010ba:	d2c4      	bcs.n	8001046 <__udivmoddi4+0x222>
 80010bc:	4542      	cmp	r2, r8
 80010be:	d2c2      	bcs.n	8001046 <__udivmoddi4+0x222>
 80010c0:	f1a9 0102 	sub.w	r1, r9, #2
 80010c4:	443a      	add	r2, r7
 80010c6:	e7be      	b.n	8001046 <__udivmoddi4+0x222>
 80010c8:	45f0      	cmp	r8, lr
 80010ca:	d29d      	bcs.n	8001008 <__udivmoddi4+0x1e4>
 80010cc:	ebbe 0302 	subs.w	r3, lr, r2
 80010d0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80010d4:	3801      	subs	r0, #1
 80010d6:	46e1      	mov	r9, ip
 80010d8:	e796      	b.n	8001008 <__udivmoddi4+0x1e4>
 80010da:	eba7 0909 	sub.w	r9, r7, r9
 80010de:	4449      	add	r1, r9
 80010e0:	f1a8 0c02 	sub.w	ip, r8, #2
 80010e4:	fbb1 f9fe 	udiv	r9, r1, lr
 80010e8:	fb09 f804 	mul.w	r8, r9, r4
 80010ec:	e7db      	b.n	80010a6 <__udivmoddi4+0x282>
 80010ee:	4673      	mov	r3, lr
 80010f0:	e77f      	b.n	8000ff2 <__udivmoddi4+0x1ce>
 80010f2:	4650      	mov	r0, sl
 80010f4:	e766      	b.n	8000fc4 <__udivmoddi4+0x1a0>
 80010f6:	4608      	mov	r0, r1
 80010f8:	e6fd      	b.n	8000ef6 <__udivmoddi4+0xd2>
 80010fa:	443b      	add	r3, r7
 80010fc:	3a02      	subs	r2, #2
 80010fe:	e733      	b.n	8000f68 <__udivmoddi4+0x144>
 8001100:	f1ac 0c02 	sub.w	ip, ip, #2
 8001104:	443b      	add	r3, r7
 8001106:	e71c      	b.n	8000f42 <__udivmoddi4+0x11e>
 8001108:	4649      	mov	r1, r9
 800110a:	e79c      	b.n	8001046 <__udivmoddi4+0x222>
 800110c:	eba1 0109 	sub.w	r1, r1, r9
 8001110:	46c4      	mov	ip, r8
 8001112:	fbb1 f9fe 	udiv	r9, r1, lr
 8001116:	fb09 f804 	mul.w	r8, r9, r4
 800111a:	e7c4      	b.n	80010a6 <__udivmoddi4+0x282>

0800111c <__aeabi_idiv0>:
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop

08001120 <MPU6050_Init>:
static double P10 = 0; //initial error covariance (it must be 0)
static double K10 = 0; //initial kalman gain


void MPU6050_Init (void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b086      	sub	sp, #24
 8001124:	af04      	add	r7, sp, #16
	uint8_t check;
	uint8_t Data;

	// check device ID WHO_AM_I

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR,WHO_AM_I_REG,1, &check, 1, 1000);
 8001126:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800112a:	9302      	str	r3, [sp, #8]
 800112c:	2301      	movs	r3, #1
 800112e:	9301      	str	r3, [sp, #4]
 8001130:	1dfb      	adds	r3, r7, #7
 8001132:	9300      	str	r3, [sp, #0]
 8001134:	2301      	movs	r3, #1
 8001136:	2275      	movs	r2, #117	@ 0x75
 8001138:	21d0      	movs	r1, #208	@ 0xd0
 800113a:	4823      	ldr	r0, [pc, #140]	@ (80011c8 <MPU6050_Init+0xa8>)
 800113c:	f006 fec6 	bl	8007ecc <HAL_I2C_Mem_Read>

	if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	2b68      	cmp	r3, #104	@ 0x68
 8001144:	d13b      	bne.n	80011be <MPU6050_Init+0x9e>
	{
		// power management register 0X6B we should write all 0's to wake the sensor up
		Data = 0;
 8001146:	2300      	movs	r3, #0
 8001148:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, 1000);
 800114a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800114e:	9302      	str	r3, [sp, #8]
 8001150:	2301      	movs	r3, #1
 8001152:	9301      	str	r3, [sp, #4]
 8001154:	1dbb      	adds	r3, r7, #6
 8001156:	9300      	str	r3, [sp, #0]
 8001158:	2301      	movs	r3, #1
 800115a:	226b      	movs	r2, #107	@ 0x6b
 800115c:	21d0      	movs	r1, #208	@ 0xd0
 800115e:	481a      	ldr	r0, [pc, #104]	@ (80011c8 <MPU6050_Init+0xa8>)
 8001160:	f006 fdba 	bl	8007cd8 <HAL_I2C_Mem_Write>

		// Set DATA RATE of 1KHz by writing SMPLRT_DIV register
		Data = 0x07;
 8001164:	2307      	movs	r3, #7
 8001166:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, 1000);
 8001168:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800116c:	9302      	str	r3, [sp, #8]
 800116e:	2301      	movs	r3, #1
 8001170:	9301      	str	r3, [sp, #4]
 8001172:	1dbb      	adds	r3, r7, #6
 8001174:	9300      	str	r3, [sp, #0]
 8001176:	2301      	movs	r3, #1
 8001178:	2219      	movs	r2, #25
 800117a:	21d0      	movs	r1, #208	@ 0xd0
 800117c:	4812      	ldr	r0, [pc, #72]	@ (80011c8 <MPU6050_Init+0xa8>)
 800117e:	f006 fdab 	bl	8007cd8 <HAL_I2C_Mem_Write>

		// Set accelerometer configuration in ACCEL_CONFIG Register
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
		Data = 0x00;
 8001182:	2300      	movs	r3, #0
 8001184:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, 1000);
 8001186:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800118a:	9302      	str	r3, [sp, #8]
 800118c:	2301      	movs	r3, #1
 800118e:	9301      	str	r3, [sp, #4]
 8001190:	1dbb      	adds	r3, r7, #6
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	2301      	movs	r3, #1
 8001196:	221c      	movs	r2, #28
 8001198:	21d0      	movs	r1, #208	@ 0xd0
 800119a:	480b      	ldr	r0, [pc, #44]	@ (80011c8 <MPU6050_Init+0xa8>)
 800119c:	f006 fd9c 	bl	8007cd8 <HAL_I2C_Mem_Write>

		// Set Gyroscopic configuration in GYRO_CONFIG Register
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
		Data = 0x00;
 80011a0:	2300      	movs	r3, #0
 80011a2:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, 1000);
 80011a4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011a8:	9302      	str	r3, [sp, #8]
 80011aa:	2301      	movs	r3, #1
 80011ac:	9301      	str	r3, [sp, #4]
 80011ae:	1dbb      	adds	r3, r7, #6
 80011b0:	9300      	str	r3, [sp, #0]
 80011b2:	2301      	movs	r3, #1
 80011b4:	221b      	movs	r2, #27
 80011b6:	21d0      	movs	r1, #208	@ 0xd0
 80011b8:	4803      	ldr	r0, [pc, #12]	@ (80011c8 <MPU6050_Init+0xa8>)
 80011ba:	f006 fd8d 	bl	8007cd8 <HAL_I2C_Mem_Write>
	}

}
 80011be:	bf00      	nop
 80011c0:	3708      	adds	r7, #8
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	200003b8 	.word	0x200003b8

080011cc <MPU6050_Accel_Config>:

	return Temperature1;
}

void MPU6050_Accel_Config(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b086      	sub	sp, #24
 80011d0:	af04      	add	r7, sp, #16
	uint8_t Accel_Data[6];
	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Accel_Data, 6, 1000);
 80011d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011d6:	9302      	str	r3, [sp, #8]
 80011d8:	2306      	movs	r3, #6
 80011da:	9301      	str	r3, [sp, #4]
 80011dc:	463b      	mov	r3, r7
 80011de:	9300      	str	r3, [sp, #0]
 80011e0:	2301      	movs	r3, #1
 80011e2:	223b      	movs	r2, #59	@ 0x3b
 80011e4:	21d0      	movs	r1, #208	@ 0xd0
 80011e6:	4812      	ldr	r0, [pc, #72]	@ (8001230 <MPU6050_Accel_Config+0x64>)
 80011e8:	f006 fe70 	bl	8007ecc <HAL_I2C_Mem_Read>

	Accel_X_RAW = (int16_t)(Accel_Data[0] << 8 | Accel_Data [1]);
 80011ec:	783b      	ldrb	r3, [r7, #0]
 80011ee:	b21b      	sxth	r3, r3
 80011f0:	021b      	lsls	r3, r3, #8
 80011f2:	b21a      	sxth	r2, r3
 80011f4:	787b      	ldrb	r3, [r7, #1]
 80011f6:	b21b      	sxth	r3, r3
 80011f8:	4313      	orrs	r3, r2
 80011fa:	b21a      	sxth	r2, r3
 80011fc:	4b0d      	ldr	r3, [pc, #52]	@ (8001234 <MPU6050_Accel_Config+0x68>)
 80011fe:	801a      	strh	r2, [r3, #0]
	Accel_Y_RAW = (int16_t)(Accel_Data[2] << 8 | Accel_Data [3]);
 8001200:	78bb      	ldrb	r3, [r7, #2]
 8001202:	b21b      	sxth	r3, r3
 8001204:	021b      	lsls	r3, r3, #8
 8001206:	b21a      	sxth	r2, r3
 8001208:	78fb      	ldrb	r3, [r7, #3]
 800120a:	b21b      	sxth	r3, r3
 800120c:	4313      	orrs	r3, r2
 800120e:	b21a      	sxth	r2, r3
 8001210:	4b09      	ldr	r3, [pc, #36]	@ (8001238 <MPU6050_Accel_Config+0x6c>)
 8001212:	801a      	strh	r2, [r3, #0]
	Accel_Z_RAW = (int16_t)(Accel_Data[4] << 8 | Accel_Data [5]);
 8001214:	793b      	ldrb	r3, [r7, #4]
 8001216:	b21b      	sxth	r3, r3
 8001218:	021b      	lsls	r3, r3, #8
 800121a:	b21a      	sxth	r2, r3
 800121c:	797b      	ldrb	r3, [r7, #5]
 800121e:	b21b      	sxth	r3, r3
 8001220:	4313      	orrs	r3, r2
 8001222:	b21a      	sxth	r2, r3
 8001224:	4b05      	ldr	r3, [pc, #20]	@ (800123c <MPU6050_Accel_Config+0x70>)
 8001226:	801a      	strh	r2, [r3, #0]
}
 8001228:	bf00      	nop
 800122a:	3708      	adds	r7, #8
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	200003b8 	.word	0x200003b8
 8001234:	20000274 	.word	0x20000274
 8001238:	20000276 	.word	0x20000276
 800123c:	20000278 	.word	0x20000278

08001240 <MPU6050_Read_Accel_X>:

float MPU6050_Read_Accel_X(void)
{
 8001240:	b5b0      	push	{r4, r5, r7, lr}
 8001242:	af00      	add	r7, sp, #0
	MPU6050_Accel_Config();
 8001244:	f7ff ffc2 	bl	80011cc <MPU6050_Accel_Config>
	Ax = (Accel_X_RAW/16384.0) * Gravitiy ;
 8001248:	4b14      	ldr	r3, [pc, #80]	@ (800129c <MPU6050_Read_Accel_X+0x5c>)
 800124a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800124e:	4618      	mov	r0, r3
 8001250:	f7ff f998 	bl	8000584 <__aeabi_i2d>
 8001254:	f04f 0200 	mov.w	r2, #0
 8001258:	4b11      	ldr	r3, [pc, #68]	@ (80012a0 <MPU6050_Read_Accel_X+0x60>)
 800125a:	f7ff fb27 	bl	80008ac <__aeabi_ddiv>
 800125e:	4602      	mov	r2, r0
 8001260:	460b      	mov	r3, r1
 8001262:	4614      	mov	r4, r2
 8001264:	461d      	mov	r5, r3
 8001266:	4b0f      	ldr	r3, [pc, #60]	@ (80012a4 <MPU6050_Read_Accel_X+0x64>)
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff f99d 	bl	80005a8 <__aeabi_f2d>
 800126e:	4602      	mov	r2, r0
 8001270:	460b      	mov	r3, r1
 8001272:	4620      	mov	r0, r4
 8001274:	4629      	mov	r1, r5
 8001276:	f7ff f9ef 	bl	8000658 <__aeabi_dmul>
 800127a:	4602      	mov	r2, r0
 800127c:	460b      	mov	r3, r1
 800127e:	4610      	mov	r0, r2
 8001280:	4619      	mov	r1, r3
 8001282:	f7ff fce1 	bl	8000c48 <__aeabi_d2f>
 8001286:	4603      	mov	r3, r0
 8001288:	4a07      	ldr	r2, [pc, #28]	@ (80012a8 <MPU6050_Read_Accel_X+0x68>)
 800128a:	6013      	str	r3, [r2, #0]
	return Ax;
 800128c:	4b06      	ldr	r3, [pc, #24]	@ (80012a8 <MPU6050_Read_Accel_X+0x68>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	ee07 3a90 	vmov	s15, r3
}
 8001294:	eeb0 0a67 	vmov.f32	s0, s15
 8001298:	bdb0      	pop	{r4, r5, r7, pc}
 800129a:	bf00      	nop
 800129c:	20000274 	.word	0x20000274
 80012a0:	40d00000 	.word	0x40d00000
 80012a4:	411cf5c3 	.word	0x411cf5c3
 80012a8:	2000025c 	.word	0x2000025c

080012ac <MPU6050_Read_Accel_Y>:

float MPU6050_Read_Accel_Y (void)
{
 80012ac:	b5b0      	push	{r4, r5, r7, lr}
 80012ae:	af00      	add	r7, sp, #0
	MPU6050_Accel_Config();
 80012b0:	f7ff ff8c 	bl	80011cc <MPU6050_Accel_Config>
	Ay = (Accel_Y_RAW/16384.0) * Gravitiy ;
 80012b4:	4b14      	ldr	r3, [pc, #80]	@ (8001308 <MPU6050_Read_Accel_Y+0x5c>)
 80012b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012ba:	4618      	mov	r0, r3
 80012bc:	f7ff f962 	bl	8000584 <__aeabi_i2d>
 80012c0:	f04f 0200 	mov.w	r2, #0
 80012c4:	4b11      	ldr	r3, [pc, #68]	@ (800130c <MPU6050_Read_Accel_Y+0x60>)
 80012c6:	f7ff faf1 	bl	80008ac <__aeabi_ddiv>
 80012ca:	4602      	mov	r2, r0
 80012cc:	460b      	mov	r3, r1
 80012ce:	4614      	mov	r4, r2
 80012d0:	461d      	mov	r5, r3
 80012d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001310 <MPU6050_Read_Accel_Y+0x64>)
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff f967 	bl	80005a8 <__aeabi_f2d>
 80012da:	4602      	mov	r2, r0
 80012dc:	460b      	mov	r3, r1
 80012de:	4620      	mov	r0, r4
 80012e0:	4629      	mov	r1, r5
 80012e2:	f7ff f9b9 	bl	8000658 <__aeabi_dmul>
 80012e6:	4602      	mov	r2, r0
 80012e8:	460b      	mov	r3, r1
 80012ea:	4610      	mov	r0, r2
 80012ec:	4619      	mov	r1, r3
 80012ee:	f7ff fcab 	bl	8000c48 <__aeabi_d2f>
 80012f2:	4603      	mov	r3, r0
 80012f4:	4a07      	ldr	r2, [pc, #28]	@ (8001314 <MPU6050_Read_Accel_Y+0x68>)
 80012f6:	6013      	str	r3, [r2, #0]
	return Ay;
 80012f8:	4b06      	ldr	r3, [pc, #24]	@ (8001314 <MPU6050_Read_Accel_Y+0x68>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	ee07 3a90 	vmov	s15, r3
}
 8001300:	eeb0 0a67 	vmov.f32	s0, s15
 8001304:	bdb0      	pop	{r4, r5, r7, pc}
 8001306:	bf00      	nop
 8001308:	20000276 	.word	0x20000276
 800130c:	40d00000 	.word	0x40d00000
 8001310:	411cf5c3 	.word	0x411cf5c3
 8001314:	20000260 	.word	0x20000260

08001318 <MPU6050_Read_Accel_Z>:

float MPU6050_Read_Accel_Z (void)
{
 8001318:	b5b0      	push	{r4, r5, r7, lr}
 800131a:	af00      	add	r7, sp, #0
	MPU6050_Accel_Config();
 800131c:	f7ff ff56 	bl	80011cc <MPU6050_Accel_Config>
	Az = (Accel_Z_RAW/16384.0) * Gravitiy ;
 8001320:	4b14      	ldr	r3, [pc, #80]	@ (8001374 <MPU6050_Read_Accel_Z+0x5c>)
 8001322:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff f92c 	bl	8000584 <__aeabi_i2d>
 800132c:	f04f 0200 	mov.w	r2, #0
 8001330:	4b11      	ldr	r3, [pc, #68]	@ (8001378 <MPU6050_Read_Accel_Z+0x60>)
 8001332:	f7ff fabb 	bl	80008ac <__aeabi_ddiv>
 8001336:	4602      	mov	r2, r0
 8001338:	460b      	mov	r3, r1
 800133a:	4614      	mov	r4, r2
 800133c:	461d      	mov	r5, r3
 800133e:	4b0f      	ldr	r3, [pc, #60]	@ (800137c <MPU6050_Read_Accel_Z+0x64>)
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff f931 	bl	80005a8 <__aeabi_f2d>
 8001346:	4602      	mov	r2, r0
 8001348:	460b      	mov	r3, r1
 800134a:	4620      	mov	r0, r4
 800134c:	4629      	mov	r1, r5
 800134e:	f7ff f983 	bl	8000658 <__aeabi_dmul>
 8001352:	4602      	mov	r2, r0
 8001354:	460b      	mov	r3, r1
 8001356:	4610      	mov	r0, r2
 8001358:	4619      	mov	r1, r3
 800135a:	f7ff fc75 	bl	8000c48 <__aeabi_d2f>
 800135e:	4603      	mov	r3, r0
 8001360:	4a07      	ldr	r2, [pc, #28]	@ (8001380 <MPU6050_Read_Accel_Z+0x68>)
 8001362:	6013      	str	r3, [r2, #0]
	return Az;
 8001364:	4b06      	ldr	r3, [pc, #24]	@ (8001380 <MPU6050_Read_Accel_Z+0x68>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	ee07 3a90 	vmov	s15, r3
}
 800136c:	eeb0 0a67 	vmov.f32	s0, s15
 8001370:	bdb0      	pop	{r4, r5, r7, pc}
 8001372:	bf00      	nop
 8001374:	20000278 	.word	0x20000278
 8001378:	40d00000 	.word	0x40d00000
 800137c:	411cf5c3 	.word	0x411cf5c3
 8001380:	20000264 	.word	0x20000264

08001384 <MPU6050_Gyro_Config>:

void MPU6050_Gyro_Config(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b086      	sub	sp, #24
 8001388:	af04      	add	r7, sp, #16
	uint8_t Gyro_Data[6];
	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, Gyro_Data, 6, 1000);
 800138a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800138e:	9302      	str	r3, [sp, #8]
 8001390:	2306      	movs	r3, #6
 8001392:	9301      	str	r3, [sp, #4]
 8001394:	463b      	mov	r3, r7
 8001396:	9300      	str	r3, [sp, #0]
 8001398:	2301      	movs	r3, #1
 800139a:	2243      	movs	r2, #67	@ 0x43
 800139c:	21d0      	movs	r1, #208	@ 0xd0
 800139e:	4812      	ldr	r0, [pc, #72]	@ (80013e8 <MPU6050_Gyro_Config+0x64>)
 80013a0:	f006 fd94 	bl	8007ecc <HAL_I2C_Mem_Read>

	Gyro_X_RAW = (int16_t)(Gyro_Data[0] << 8 | Gyro_Data [1]); // Burda gyrodatann 0.indekindeki datay 8 bit saa kaydryorlar 2^8 arpmak olabilir yada sonrasnda | ile eleme yapyor
 80013a4:	783b      	ldrb	r3, [r7, #0]
 80013a6:	b21b      	sxth	r3, r3
 80013a8:	021b      	lsls	r3, r3, #8
 80013aa:	b21a      	sxth	r2, r3
 80013ac:	787b      	ldrb	r3, [r7, #1]
 80013ae:	b21b      	sxth	r3, r3
 80013b0:	4313      	orrs	r3, r2
 80013b2:	b21a      	sxth	r2, r3
 80013b4:	4b0d      	ldr	r3, [pc, #52]	@ (80013ec <MPU6050_Gyro_Config+0x68>)
 80013b6:	801a      	strh	r2, [r3, #0]
	Gyro_Y_RAW = (int16_t)(Gyro_Data[2] << 8 | Gyro_Data [3]);
 80013b8:	78bb      	ldrb	r3, [r7, #2]
 80013ba:	b21b      	sxth	r3, r3
 80013bc:	021b      	lsls	r3, r3, #8
 80013be:	b21a      	sxth	r2, r3
 80013c0:	78fb      	ldrb	r3, [r7, #3]
 80013c2:	b21b      	sxth	r3, r3
 80013c4:	4313      	orrs	r3, r2
 80013c6:	b21a      	sxth	r2, r3
 80013c8:	4b09      	ldr	r3, [pc, #36]	@ (80013f0 <MPU6050_Gyro_Config+0x6c>)
 80013ca:	801a      	strh	r2, [r3, #0]
	Gyro_Z_RAW = (int16_t)(Gyro_Data[4] << 8 | Gyro_Data [5]);
 80013cc:	793b      	ldrb	r3, [r7, #4]
 80013ce:	b21b      	sxth	r3, r3
 80013d0:	021b      	lsls	r3, r3, #8
 80013d2:	b21a      	sxth	r2, r3
 80013d4:	797b      	ldrb	r3, [r7, #5]
 80013d6:	b21b      	sxth	r3, r3
 80013d8:	4313      	orrs	r3, r2
 80013da:	b21a      	sxth	r2, r3
 80013dc:	4b05      	ldr	r3, [pc, #20]	@ (80013f4 <MPU6050_Gyro_Config+0x70>)
 80013de:	801a      	strh	r2, [r3, #0]

}
 80013e0:	bf00      	nop
 80013e2:	3708      	adds	r7, #8
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	200003b8 	.word	0x200003b8
 80013ec:	2000027a 	.word	0x2000027a
 80013f0:	2000027c 	.word	0x2000027c
 80013f4:	2000027e 	.word	0x2000027e

080013f8 <MPU6050_Read_Gyro_X>:

float MPU6050_Read_Gyro_X (void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
	MPU6050_Gyro_Config();
 80013fc:	f7ff ffc2 	bl	8001384 <MPU6050_Gyro_Config>
	Gx = Gyro_X_RAW/131.0f;
 8001400:	4b0a      	ldr	r3, [pc, #40]	@ (800142c <MPU6050_Read_Gyro_X+0x34>)
 8001402:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001406:	ee07 3a90 	vmov	s15, r3
 800140a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800140e:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8001430 <MPU6050_Read_Gyro_X+0x38>
 8001412:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001416:	4b07      	ldr	r3, [pc, #28]	@ (8001434 <MPU6050_Read_Gyro_X+0x3c>)
 8001418:	edc3 7a00 	vstr	s15, [r3]
	return Gx;
 800141c:	4b05      	ldr	r3, [pc, #20]	@ (8001434 <MPU6050_Read_Gyro_X+0x3c>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	ee07 3a90 	vmov	s15, r3
}
 8001424:	eeb0 0a67 	vmov.f32	s0, s15
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	2000027a 	.word	0x2000027a
 8001430:	43030000 	.word	0x43030000
 8001434:	20000268 	.word	0x20000268

08001438 <MPU6050_Read_Gyro_Y>:

float MPU6050_Read_Gyro_Y (void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
	MPU6050_Gyro_Config();
 800143c:	f7ff ffa2 	bl	8001384 <MPU6050_Gyro_Config>
	Gy = Gyro_Y_RAW/131.0f;
 8001440:	4b0a      	ldr	r3, [pc, #40]	@ (800146c <MPU6050_Read_Gyro_Y+0x34>)
 8001442:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001446:	ee07 3a90 	vmov	s15, r3
 800144a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800144e:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8001470 <MPU6050_Read_Gyro_Y+0x38>
 8001452:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001456:	4b07      	ldr	r3, [pc, #28]	@ (8001474 <MPU6050_Read_Gyro_Y+0x3c>)
 8001458:	edc3 7a00 	vstr	s15, [r3]
	return Gy;
 800145c:	4b05      	ldr	r3, [pc, #20]	@ (8001474 <MPU6050_Read_Gyro_Y+0x3c>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	ee07 3a90 	vmov	s15, r3
}
 8001464:	eeb0 0a67 	vmov.f32	s0, s15
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	2000027c 	.word	0x2000027c
 8001470:	43030000 	.word	0x43030000
 8001474:	2000026c 	.word	0x2000026c

08001478 <MPU6050_Read_Gyro_Z>:

float MPU6050_Read_Gyro_Z (void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
	MPU6050_Gyro_Config();
 800147c:	f7ff ff82 	bl	8001384 <MPU6050_Gyro_Config>
	Gz = Gyro_Z_RAW/131.0f;
 8001480:	4b0a      	ldr	r3, [pc, #40]	@ (80014ac <MPU6050_Read_Gyro_Z+0x34>)
 8001482:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001486:	ee07 3a90 	vmov	s15, r3
 800148a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800148e:	eddf 6a08 	vldr	s13, [pc, #32]	@ 80014b0 <MPU6050_Read_Gyro_Z+0x38>
 8001492:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001496:	4b07      	ldr	r3, [pc, #28]	@ (80014b4 <MPU6050_Read_Gyro_Z+0x3c>)
 8001498:	edc3 7a00 	vstr	s15, [r3]
	return Gz;
 800149c:	4b05      	ldr	r3, [pc, #20]	@ (80014b4 <MPU6050_Read_Gyro_Z+0x3c>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	ee07 3a90 	vmov	s15, r3
}
 80014a4:	eeb0 0a67 	vmov.f32	s0, s15
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	2000027e 	.word	0x2000027e
 80014b0:	43030000 	.word	0x43030000
 80014b4:	20000270 	.word	0x20000270

080014b8 <MPU6050_Read_Pitch_Angle>:
	return Vz;
}


float MPU6050_Read_Pitch_Angle(void)
{
 80014b8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80014bc:	b08e      	sub	sp, #56	@ 0x38
 80014be:	af00      	add	r7, sp, #0

	static float previousPitch = 0.0f;
	const float alpha = 0.98f;
 80014c0:	4b4f      	ldr	r3, [pc, #316]	@ (8001600 <MPU6050_Read_Pitch_Angle+0x148>)
 80014c2:	637b      	str	r3, [r7, #52]	@ 0x34

	double AccelX = MPU6050_Kalman_Accel_X();
 80014c4:	f000 f97e 	bl	80017c4 <MPU6050_Kalman_Accel_X>
 80014c8:	ed87 0b0a 	vstr	d0, [r7, #40]	@ 0x28
	double AccelY = MPU6050_Kalman_Accel_Y();
 80014cc:	f000 fa1c 	bl	8001908 <MPU6050_Kalman_Accel_Y>
 80014d0:	ed87 0b08 	vstr	d0, [r7, #32]
	double AccelZ = MPU6050_Kalman_Accel_Z();
 80014d4:	f000 faba 	bl	8001a4c <MPU6050_Kalman_Accel_Z>
 80014d8:	ed87 0b06 	vstr	d0, [r7, #24]
	double GyroY = MPU6050_Kalman_Gyro_X();
 80014dc:	f000 fb58 	bl	8001b90 <MPU6050_Kalman_Gyro_X>
 80014e0:	ed87 0b04 	vstr	d0, [r7, #16]

	float pitch_acc = atan2(-AccelX, sqrt((AccelY * AccelY) + (AccelZ * AccelZ))) * 180.0f / M_PI;
 80014e4:	6abc      	ldr	r4, [r7, #40]	@ 0x28
 80014e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014e8:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 80014ec:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80014f0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80014f4:	f7ff f8b0 	bl	8000658 <__aeabi_dmul>
 80014f8:	4602      	mov	r2, r0
 80014fa:	460b      	mov	r3, r1
 80014fc:	4690      	mov	r8, r2
 80014fe:	4699      	mov	r9, r3
 8001500:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001504:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001508:	f7ff f8a6 	bl	8000658 <__aeabi_dmul>
 800150c:	4602      	mov	r2, r0
 800150e:	460b      	mov	r3, r1
 8001510:	4640      	mov	r0, r8
 8001512:	4649      	mov	r1, r9
 8001514:	f7fe feea 	bl	80002ec <__adddf3>
 8001518:	4602      	mov	r2, r0
 800151a:	460b      	mov	r3, r1
 800151c:	ec43 2b17 	vmov	d7, r2, r3
 8001520:	eeb0 0a47 	vmov.f32	s0, s14
 8001524:	eef0 0a67 	vmov.f32	s1, s15
 8001528:	f013 f8c2 	bl	80146b0 <sqrt>
 800152c:	eeb0 7a40 	vmov.f32	s14, s0
 8001530:	eef0 7a60 	vmov.f32	s15, s1
 8001534:	eeb0 1a47 	vmov.f32	s2, s14
 8001538:	eef0 1a67 	vmov.f32	s3, s15
 800153c:	ec45 4b10 	vmov	d0, r4, r5
 8001540:	f013 f844 	bl	80145cc <atan2>
 8001544:	ec51 0b10 	vmov	r0, r1, d0
 8001548:	f04f 0200 	mov.w	r2, #0
 800154c:	4b2d      	ldr	r3, [pc, #180]	@ (8001604 <MPU6050_Read_Pitch_Angle+0x14c>)
 800154e:	f7ff f883 	bl	8000658 <__aeabi_dmul>
 8001552:	4602      	mov	r2, r0
 8001554:	460b      	mov	r3, r1
 8001556:	4610      	mov	r0, r2
 8001558:	4619      	mov	r1, r3
 800155a:	a325      	add	r3, pc, #148	@ (adr r3, 80015f0 <MPU6050_Read_Pitch_Angle+0x138>)
 800155c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001560:	f7ff f9a4 	bl	80008ac <__aeabi_ddiv>
 8001564:	4602      	mov	r2, r0
 8001566:	460b      	mov	r3, r1
 8001568:	4610      	mov	r0, r2
 800156a:	4619      	mov	r1, r3
 800156c:	f7ff fb6c 	bl	8000c48 <__aeabi_d2f>
 8001570:	4603      	mov	r3, r0
 8001572:	60fb      	str	r3, [r7, #12]
	float gyro_pitch = previousPitch + GyroY * 0.01f; // assuming 10 ms sample time
 8001574:	4b24      	ldr	r3, [pc, #144]	@ (8001608 <MPU6050_Read_Pitch_Angle+0x150>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4618      	mov	r0, r3
 800157a:	f7ff f815 	bl	80005a8 <__aeabi_f2d>
 800157e:	4604      	mov	r4, r0
 8001580:	460d      	mov	r5, r1
 8001582:	a31d      	add	r3, pc, #116	@ (adr r3, 80015f8 <MPU6050_Read_Pitch_Angle+0x140>)
 8001584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001588:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800158c:	f7ff f864 	bl	8000658 <__aeabi_dmul>
 8001590:	4602      	mov	r2, r0
 8001592:	460b      	mov	r3, r1
 8001594:	4620      	mov	r0, r4
 8001596:	4629      	mov	r1, r5
 8001598:	f7fe fea8 	bl	80002ec <__adddf3>
 800159c:	4602      	mov	r2, r0
 800159e:	460b      	mov	r3, r1
 80015a0:	4610      	mov	r0, r2
 80015a2:	4619      	mov	r1, r3
 80015a4:	f7ff fb50 	bl	8000c48 <__aeabi_d2f>
 80015a8:	4603      	mov	r3, r0
 80015aa:	60bb      	str	r3, [r7, #8]
	float pitch = alpha * gyro_pitch + (1.0f - alpha) * pitch_acc;
 80015ac:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80015b0:	edd7 7a02 	vldr	s15, [r7, #8]
 80015b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80015bc:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80015c0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80015c4:	edd7 7a03 	vldr	s15, [r7, #12]
 80015c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015d0:	edc7 7a01 	vstr	s15, [r7, #4]

    previousPitch = pitch;
 80015d4:	4a0c      	ldr	r2, [pc, #48]	@ (8001608 <MPU6050_Read_Pitch_Angle+0x150>)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6013      	str	r3, [r2, #0]
	return pitch;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	ee07 3a90 	vmov	s15, r3
}
 80015e0:	eeb0 0a67 	vmov.f32	s0, s15
 80015e4:	3738      	adds	r7, #56	@ 0x38
 80015e6:	46bd      	mov	sp, r7
 80015e8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80015ec:	f3af 8000 	nop.w
 80015f0:	54442d18 	.word	0x54442d18
 80015f4:	400921fb 	.word	0x400921fb
 80015f8:	40000000 	.word	0x40000000
 80015fc:	3f847ae1 	.word	0x3f847ae1
 8001600:	3f7ae148 	.word	0x3f7ae148
 8001604:	40668000 	.word	0x40668000
 8001608:	200002e0 	.word	0x200002e0
 800160c:	00000000 	.word	0x00000000

08001610 <MPU6050_Read_Roll_Angle>:
float MPU6050_Read_Roll_Angle(void)
{
 8001610:	b5b0      	push	{r4, r5, r7, lr}
 8001612:	b08c      	sub	sp, #48	@ 0x30
 8001614:	af00      	add	r7, sp, #0
	double AccelX = MPU6050_Kalman_Accel_X();
 8001616:	f000 f8d5 	bl	80017c4 <MPU6050_Kalman_Accel_X>
 800161a:	ed87 0b0a 	vstr	d0, [r7, #40]	@ 0x28
	double AccelY = MPU6050_Kalman_Accel_Y();
 800161e:	f000 f973 	bl	8001908 <MPU6050_Kalman_Accel_Y>
 8001622:	ed87 0b08 	vstr	d0, [r7, #32]
	double AccelZ = MPU6050_Kalman_Accel_Z();
 8001626:	f000 fa11 	bl	8001a4c <MPU6050_Kalman_Accel_Z>
 800162a:	ed87 0b06 	vstr	d0, [r7, #24]
	double GyroX = MPU6050_Kalman_Gyro_X();
 800162e:	f000 faaf 	bl	8001b90 <MPU6050_Kalman_Gyro_X>
 8001632:	ed87 0b04 	vstr	d0, [r7, #16]

	static float previousRoll = 0.0f;
 	const float alpha = 0.98f;
 8001636:	4b44      	ldr	r3, [pc, #272]	@ (8001748 <MPU6050_Read_Roll_Angle+0x138>)
 8001638:	60fb      	str	r3, [r7, #12]
    float roll_acc = atan2(AccelY, sqrt((AccelX * AccelX) + (AccelZ * AccelZ))) * 180.0f / M_PI;
 800163a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800163e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001642:	f7ff f809 	bl	8000658 <__aeabi_dmul>
 8001646:	4602      	mov	r2, r0
 8001648:	460b      	mov	r3, r1
 800164a:	4614      	mov	r4, r2
 800164c:	461d      	mov	r5, r3
 800164e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001652:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001656:	f7fe ffff 	bl	8000658 <__aeabi_dmul>
 800165a:	4602      	mov	r2, r0
 800165c:	460b      	mov	r3, r1
 800165e:	4620      	mov	r0, r4
 8001660:	4629      	mov	r1, r5
 8001662:	f7fe fe43 	bl	80002ec <__adddf3>
 8001666:	4602      	mov	r2, r0
 8001668:	460b      	mov	r3, r1
 800166a:	ec43 2b17 	vmov	d7, r2, r3
 800166e:	eeb0 0a47 	vmov.f32	s0, s14
 8001672:	eef0 0a67 	vmov.f32	s1, s15
 8001676:	f013 f81b 	bl	80146b0 <sqrt>
 800167a:	eeb0 7a40 	vmov.f32	s14, s0
 800167e:	eef0 7a60 	vmov.f32	s15, s1
 8001682:	eeb0 1a47 	vmov.f32	s2, s14
 8001686:	eef0 1a67 	vmov.f32	s3, s15
 800168a:	ed97 0b08 	vldr	d0, [r7, #32]
 800168e:	f012 ff9d 	bl	80145cc <atan2>
 8001692:	ec51 0b10 	vmov	r0, r1, d0
 8001696:	f04f 0200 	mov.w	r2, #0
 800169a:	4b2c      	ldr	r3, [pc, #176]	@ (800174c <MPU6050_Read_Roll_Angle+0x13c>)
 800169c:	f7fe ffdc 	bl	8000658 <__aeabi_dmul>
 80016a0:	4602      	mov	r2, r0
 80016a2:	460b      	mov	r3, r1
 80016a4:	4610      	mov	r0, r2
 80016a6:	4619      	mov	r1, r3
 80016a8:	a323      	add	r3, pc, #140	@ (adr r3, 8001738 <MPU6050_Read_Roll_Angle+0x128>)
 80016aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ae:	f7ff f8fd 	bl	80008ac <__aeabi_ddiv>
 80016b2:	4602      	mov	r2, r0
 80016b4:	460b      	mov	r3, r1
 80016b6:	4610      	mov	r0, r2
 80016b8:	4619      	mov	r1, r3
 80016ba:	f7ff fac5 	bl	8000c48 <__aeabi_d2f>
 80016be:	4603      	mov	r3, r0
 80016c0:	60bb      	str	r3, [r7, #8]

    float gyro_roll = previousRoll + (GyroX * 0.01f);
 80016c2:	4b23      	ldr	r3, [pc, #140]	@ (8001750 <MPU6050_Read_Roll_Angle+0x140>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7fe ff6e 	bl	80005a8 <__aeabi_f2d>
 80016cc:	4604      	mov	r4, r0
 80016ce:	460d      	mov	r5, r1
 80016d0:	a31b      	add	r3, pc, #108	@ (adr r3, 8001740 <MPU6050_Read_Roll_Angle+0x130>)
 80016d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016d6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80016da:	f7fe ffbd 	bl	8000658 <__aeabi_dmul>
 80016de:	4602      	mov	r2, r0
 80016e0:	460b      	mov	r3, r1
 80016e2:	4620      	mov	r0, r4
 80016e4:	4629      	mov	r1, r5
 80016e6:	f7fe fe01 	bl	80002ec <__adddf3>
 80016ea:	4602      	mov	r2, r0
 80016ec:	460b      	mov	r3, r1
 80016ee:	4610      	mov	r0, r2
 80016f0:	4619      	mov	r1, r3
 80016f2:	f7ff faa9 	bl	8000c48 <__aeabi_d2f>
 80016f6:	4603      	mov	r3, r0
 80016f8:	607b      	str	r3, [r7, #4]

    float roll = alpha * gyro_roll + (1.0f - alpha) * roll_acc;
 80016fa:	ed97 7a03 	vldr	s14, [r7, #12]
 80016fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8001702:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001706:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800170a:	edd7 7a03 	vldr	s15, [r7, #12]
 800170e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001712:	edd7 7a02 	vldr	s15, [r7, #8]
 8001716:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800171a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800171e:	edc7 7a00 	vstr	s15, [r7]
    previousRoll = roll;
 8001722:	4a0b      	ldr	r2, [pc, #44]	@ (8001750 <MPU6050_Read_Roll_Angle+0x140>)
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	6013      	str	r3, [r2, #0]
    return roll;
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	ee07 3a90 	vmov	s15, r3

}
 800172e:	eeb0 0a67 	vmov.f32	s0, s15
 8001732:	3730      	adds	r7, #48	@ 0x30
 8001734:	46bd      	mov	sp, r7
 8001736:	bdb0      	pop	{r4, r5, r7, pc}
 8001738:	54442d18 	.word	0x54442d18
 800173c:	400921fb 	.word	0x400921fb
 8001740:	40000000 	.word	0x40000000
 8001744:	3f847ae1 	.word	0x3f847ae1
 8001748:	3f7ae148 	.word	0x3f7ae148
 800174c:	40668000 	.word	0x40668000
 8001750:	200002e4 	.word	0x200002e4
 8001754:	00000000 	.word	0x00000000

08001758 <MPU6050_Read_Yaw_Angle>:
float MPU6050_Read_Yaw_Angle(void)
{
 8001758:	b5b0      	push	{r4, r5, r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
	double GyroZ = MPU6050_Kalman_Gyro_Z();
 800175e:	f000 fb5b 	bl	8001e18 <MPU6050_Kalman_Gyro_Z>
 8001762:	ed87 0b00 	vstr	d0, [r7]

	static float previousYaw = 0.0f;

	previousYaw = previousYaw + (GyroZ * 0.01f);
 8001766:	4b16      	ldr	r3, [pc, #88]	@ (80017c0 <MPU6050_Read_Yaw_Angle+0x68>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4618      	mov	r0, r3
 800176c:	f7fe ff1c 	bl	80005a8 <__aeabi_f2d>
 8001770:	4604      	mov	r4, r0
 8001772:	460d      	mov	r5, r1
 8001774:	a310      	add	r3, pc, #64	@ (adr r3, 80017b8 <MPU6050_Read_Yaw_Angle+0x60>)
 8001776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800177a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800177e:	f7fe ff6b 	bl	8000658 <__aeabi_dmul>
 8001782:	4602      	mov	r2, r0
 8001784:	460b      	mov	r3, r1
 8001786:	4620      	mov	r0, r4
 8001788:	4629      	mov	r1, r5
 800178a:	f7fe fdaf 	bl	80002ec <__adddf3>
 800178e:	4602      	mov	r2, r0
 8001790:	460b      	mov	r3, r1
 8001792:	4610      	mov	r0, r2
 8001794:	4619      	mov	r1, r3
 8001796:	f7ff fa57 	bl	8000c48 <__aeabi_d2f>
 800179a:	4603      	mov	r3, r0
 800179c:	4a08      	ldr	r2, [pc, #32]	@ (80017c0 <MPU6050_Read_Yaw_Angle+0x68>)
 800179e:	6013      	str	r3, [r2, #0]

	return previousYaw;
 80017a0:	4b07      	ldr	r3, [pc, #28]	@ (80017c0 <MPU6050_Read_Yaw_Angle+0x68>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	ee07 3a90 	vmov	s15, r3
}
 80017a8:	eeb0 0a67 	vmov.f32	s0, s15
 80017ac:	3708      	adds	r7, #8
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bdb0      	pop	{r4, r5, r7, pc}
 80017b2:	bf00      	nop
 80017b4:	f3af 8000 	nop.w
 80017b8:	40000000 	.word	0x40000000
 80017bc:	3f847ae1 	.word	0x3f847ae1
 80017c0:	200002e8 	.word	0x200002e8

080017c4 <MPU6050_Kalman_Accel_X>:

	return RollAng_U_hat;
}

double MPU6050_Kalman_Accel_X (void)
{
 80017c4:	b5b0      	push	{r4, r5, r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
	double Accel_X_U = MPU6050_Read_Accel_X();
 80017ca:	f7ff fd39 	bl	8001240 <MPU6050_Read_Accel_X>
 80017ce:	ee10 3a10 	vmov	r3, s0
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7fe fee8 	bl	80005a8 <__aeabi_f2d>
 80017d8:	4602      	mov	r2, r0
 80017da:	460b      	mov	r3, r1
 80017dc:	e9c7 2300 	strd	r2, r3, [r7]

	static double Accel_X_U_hat = 0; //initial estimated state

	K1 = P1 * H1 / (H1 * P1 * H1 + R1);
 80017e0:	4b43      	ldr	r3, [pc, #268]	@ (80018f0 <MPU6050_Kalman_Accel_X+0x12c>)
 80017e2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80017e6:	f04f 0200 	mov.w	r2, #0
 80017ea:	4b42      	ldr	r3, [pc, #264]	@ (80018f4 <MPU6050_Kalman_Accel_X+0x130>)
 80017ec:	f7fe ff34 	bl	8000658 <__aeabi_dmul>
 80017f0:	4602      	mov	r2, r0
 80017f2:	460b      	mov	r3, r1
 80017f4:	4614      	mov	r4, r2
 80017f6:	461d      	mov	r5, r3
 80017f8:	f04f 0000 	mov.w	r0, #0
 80017fc:	493d      	ldr	r1, [pc, #244]	@ (80018f4 <MPU6050_Kalman_Accel_X+0x130>)
 80017fe:	4b3c      	ldr	r3, [pc, #240]	@ (80018f0 <MPU6050_Kalman_Accel_X+0x12c>)
 8001800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001804:	f7fe ff28 	bl	8000658 <__aeabi_dmul>
 8001808:	4602      	mov	r2, r0
 800180a:	460b      	mov	r3, r1
 800180c:	4610      	mov	r0, r2
 800180e:	4619      	mov	r1, r3
 8001810:	f04f 0200 	mov.w	r2, #0
 8001814:	4b37      	ldr	r3, [pc, #220]	@ (80018f4 <MPU6050_Kalman_Accel_X+0x130>)
 8001816:	f7fe ff1f 	bl	8000658 <__aeabi_dmul>
 800181a:	4602      	mov	r2, r0
 800181c:	460b      	mov	r3, r1
 800181e:	4610      	mov	r0, r2
 8001820:	4619      	mov	r1, r3
 8001822:	f04f 0200 	mov.w	r2, #0
 8001826:	4b34      	ldr	r3, [pc, #208]	@ (80018f8 <MPU6050_Kalman_Accel_X+0x134>)
 8001828:	f7fe fd60 	bl	80002ec <__adddf3>
 800182c:	4602      	mov	r2, r0
 800182e:	460b      	mov	r3, r1
 8001830:	4620      	mov	r0, r4
 8001832:	4629      	mov	r1, r5
 8001834:	f7ff f83a 	bl	80008ac <__aeabi_ddiv>
 8001838:	4602      	mov	r2, r0
 800183a:	460b      	mov	r3, r1
 800183c:	492f      	ldr	r1, [pc, #188]	@ (80018fc <MPU6050_Kalman_Accel_X+0x138>)
 800183e:	e9c1 2300 	strd	r2, r3, [r1]
	Accel_X_U_hat = Accel_X_U_hat + K1 * (Accel_X_U - H1 * Accel_X_U_hat);
 8001842:	f04f 0000 	mov.w	r0, #0
 8001846:	492b      	ldr	r1, [pc, #172]	@ (80018f4 <MPU6050_Kalman_Accel_X+0x130>)
 8001848:	4b2d      	ldr	r3, [pc, #180]	@ (8001900 <MPU6050_Kalman_Accel_X+0x13c>)
 800184a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800184e:	f7fe ff03 	bl	8000658 <__aeabi_dmul>
 8001852:	4602      	mov	r2, r0
 8001854:	460b      	mov	r3, r1
 8001856:	e9d7 0100 	ldrd	r0, r1, [r7]
 800185a:	f7fe fd45 	bl	80002e8 <__aeabi_dsub>
 800185e:	4602      	mov	r2, r0
 8001860:	460b      	mov	r3, r1
 8001862:	4610      	mov	r0, r2
 8001864:	4619      	mov	r1, r3
 8001866:	4b25      	ldr	r3, [pc, #148]	@ (80018fc <MPU6050_Kalman_Accel_X+0x138>)
 8001868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800186c:	f7fe fef4 	bl	8000658 <__aeabi_dmul>
 8001870:	4602      	mov	r2, r0
 8001872:	460b      	mov	r3, r1
 8001874:	4610      	mov	r0, r2
 8001876:	4619      	mov	r1, r3
 8001878:	4b21      	ldr	r3, [pc, #132]	@ (8001900 <MPU6050_Kalman_Accel_X+0x13c>)
 800187a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800187e:	f7fe fd35 	bl	80002ec <__adddf3>
 8001882:	4602      	mov	r2, r0
 8001884:	460b      	mov	r3, r1
 8001886:	491e      	ldr	r1, [pc, #120]	@ (8001900 <MPU6050_Kalman_Accel_X+0x13c>)
 8001888:	e9c1 2300 	strd	r2, r3, [r1]
	P1 = (1 - K1 * H1) * P1 + Q1;
 800188c:	4b1b      	ldr	r3, [pc, #108]	@ (80018fc <MPU6050_Kalman_Accel_X+0x138>)
 800188e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001892:	f04f 0200 	mov.w	r2, #0
 8001896:	4b17      	ldr	r3, [pc, #92]	@ (80018f4 <MPU6050_Kalman_Accel_X+0x130>)
 8001898:	f7fe fede 	bl	8000658 <__aeabi_dmul>
 800189c:	4602      	mov	r2, r0
 800189e:	460b      	mov	r3, r1
 80018a0:	f04f 0000 	mov.w	r0, #0
 80018a4:	4913      	ldr	r1, [pc, #76]	@ (80018f4 <MPU6050_Kalman_Accel_X+0x130>)
 80018a6:	f7fe fd1f 	bl	80002e8 <__aeabi_dsub>
 80018aa:	4602      	mov	r2, r0
 80018ac:	460b      	mov	r3, r1
 80018ae:	4610      	mov	r0, r2
 80018b0:	4619      	mov	r1, r3
 80018b2:	4b0f      	ldr	r3, [pc, #60]	@ (80018f0 <MPU6050_Kalman_Accel_X+0x12c>)
 80018b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018b8:	f7fe fece 	bl	8000658 <__aeabi_dmul>
 80018bc:	4602      	mov	r2, r0
 80018be:	460b      	mov	r3, r1
 80018c0:	4610      	mov	r0, r2
 80018c2:	4619      	mov	r1, r3
 80018c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001904 <MPU6050_Kalman_Accel_X+0x140>)
 80018c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ca:	f7fe fd0f 	bl	80002ec <__adddf3>
 80018ce:	4602      	mov	r2, r0
 80018d0:	460b      	mov	r3, r1
 80018d2:	4907      	ldr	r1, [pc, #28]	@ (80018f0 <MPU6050_Kalman_Accel_X+0x12c>)
 80018d4:	e9c1 2300 	strd	r2, r3, [r1]

	return Accel_X_U_hat;
 80018d8:	4b09      	ldr	r3, [pc, #36]	@ (8001900 <MPU6050_Kalman_Accel_X+0x13c>)
 80018da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018de:	ec43 2b17 	vmov	d7, r2, r3
}
 80018e2:	eeb0 0a47 	vmov.f32	s0, s14
 80018e6:	eef0 0a67 	vmov.f32	s1, s15
 80018ea:	3708      	adds	r7, #8
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bdb0      	pop	{r4, r5, r7, pc}
 80018f0:	20000280 	.word	0x20000280
 80018f4:	3ff00000 	.word	0x3ff00000
 80018f8:	40440000 	.word	0x40440000
 80018fc:	20000288 	.word	0x20000288
 8001900:	200002f0 	.word	0x200002f0
 8001904:	20000000 	.word	0x20000000

08001908 <MPU6050_Kalman_Accel_Y>:


double MPU6050_Kalman_Accel_Y (void)
{
 8001908:	b5b0      	push	{r4, r5, r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
	double Accel_Y_U = MPU6050_Read_Accel_Y();
 800190e:	f7ff fccd 	bl	80012ac <MPU6050_Read_Accel_Y>
 8001912:	ee10 3a10 	vmov	r3, s0
 8001916:	4618      	mov	r0, r3
 8001918:	f7fe fe46 	bl	80005a8 <__aeabi_f2d>
 800191c:	4602      	mov	r2, r0
 800191e:	460b      	mov	r3, r1
 8001920:	e9c7 2300 	strd	r2, r3, [r7]

	static double Accel_Y_U_hat = 0; //initial estimated state

	K2 = P2 * H2 / (H2 * P2 * H2 + R2);
 8001924:	4b43      	ldr	r3, [pc, #268]	@ (8001a34 <MPU6050_Kalman_Accel_Y+0x12c>)
 8001926:	e9d3 0100 	ldrd	r0, r1, [r3]
 800192a:	f04f 0200 	mov.w	r2, #0
 800192e:	4b42      	ldr	r3, [pc, #264]	@ (8001a38 <MPU6050_Kalman_Accel_Y+0x130>)
 8001930:	f7fe fe92 	bl	8000658 <__aeabi_dmul>
 8001934:	4602      	mov	r2, r0
 8001936:	460b      	mov	r3, r1
 8001938:	4614      	mov	r4, r2
 800193a:	461d      	mov	r5, r3
 800193c:	f04f 0000 	mov.w	r0, #0
 8001940:	493d      	ldr	r1, [pc, #244]	@ (8001a38 <MPU6050_Kalman_Accel_Y+0x130>)
 8001942:	4b3c      	ldr	r3, [pc, #240]	@ (8001a34 <MPU6050_Kalman_Accel_Y+0x12c>)
 8001944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001948:	f7fe fe86 	bl	8000658 <__aeabi_dmul>
 800194c:	4602      	mov	r2, r0
 800194e:	460b      	mov	r3, r1
 8001950:	4610      	mov	r0, r2
 8001952:	4619      	mov	r1, r3
 8001954:	f04f 0200 	mov.w	r2, #0
 8001958:	4b37      	ldr	r3, [pc, #220]	@ (8001a38 <MPU6050_Kalman_Accel_Y+0x130>)
 800195a:	f7fe fe7d 	bl	8000658 <__aeabi_dmul>
 800195e:	4602      	mov	r2, r0
 8001960:	460b      	mov	r3, r1
 8001962:	4610      	mov	r0, r2
 8001964:	4619      	mov	r1, r3
 8001966:	f04f 0200 	mov.w	r2, #0
 800196a:	4b34      	ldr	r3, [pc, #208]	@ (8001a3c <MPU6050_Kalman_Accel_Y+0x134>)
 800196c:	f7fe fcbe 	bl	80002ec <__adddf3>
 8001970:	4602      	mov	r2, r0
 8001972:	460b      	mov	r3, r1
 8001974:	4620      	mov	r0, r4
 8001976:	4629      	mov	r1, r5
 8001978:	f7fe ff98 	bl	80008ac <__aeabi_ddiv>
 800197c:	4602      	mov	r2, r0
 800197e:	460b      	mov	r3, r1
 8001980:	492f      	ldr	r1, [pc, #188]	@ (8001a40 <MPU6050_Kalman_Accel_Y+0x138>)
 8001982:	e9c1 2300 	strd	r2, r3, [r1]
	Accel_Y_U_hat = Accel_Y_U_hat + K2 * (Accel_Y_U - H2 * Accel_Y_U_hat);
 8001986:	f04f 0000 	mov.w	r0, #0
 800198a:	492b      	ldr	r1, [pc, #172]	@ (8001a38 <MPU6050_Kalman_Accel_Y+0x130>)
 800198c:	4b2d      	ldr	r3, [pc, #180]	@ (8001a44 <MPU6050_Kalman_Accel_Y+0x13c>)
 800198e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001992:	f7fe fe61 	bl	8000658 <__aeabi_dmul>
 8001996:	4602      	mov	r2, r0
 8001998:	460b      	mov	r3, r1
 800199a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800199e:	f7fe fca3 	bl	80002e8 <__aeabi_dsub>
 80019a2:	4602      	mov	r2, r0
 80019a4:	460b      	mov	r3, r1
 80019a6:	4610      	mov	r0, r2
 80019a8:	4619      	mov	r1, r3
 80019aa:	4b25      	ldr	r3, [pc, #148]	@ (8001a40 <MPU6050_Kalman_Accel_Y+0x138>)
 80019ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019b0:	f7fe fe52 	bl	8000658 <__aeabi_dmul>
 80019b4:	4602      	mov	r2, r0
 80019b6:	460b      	mov	r3, r1
 80019b8:	4610      	mov	r0, r2
 80019ba:	4619      	mov	r1, r3
 80019bc:	4b21      	ldr	r3, [pc, #132]	@ (8001a44 <MPU6050_Kalman_Accel_Y+0x13c>)
 80019be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c2:	f7fe fc93 	bl	80002ec <__adddf3>
 80019c6:	4602      	mov	r2, r0
 80019c8:	460b      	mov	r3, r1
 80019ca:	491e      	ldr	r1, [pc, #120]	@ (8001a44 <MPU6050_Kalman_Accel_Y+0x13c>)
 80019cc:	e9c1 2300 	strd	r2, r3, [r1]
	P2 = (1 - K2 * H2) * P2 + Q2;
 80019d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001a40 <MPU6050_Kalman_Accel_Y+0x138>)
 80019d2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80019d6:	f04f 0200 	mov.w	r2, #0
 80019da:	4b17      	ldr	r3, [pc, #92]	@ (8001a38 <MPU6050_Kalman_Accel_Y+0x130>)
 80019dc:	f7fe fe3c 	bl	8000658 <__aeabi_dmul>
 80019e0:	4602      	mov	r2, r0
 80019e2:	460b      	mov	r3, r1
 80019e4:	f04f 0000 	mov.w	r0, #0
 80019e8:	4913      	ldr	r1, [pc, #76]	@ (8001a38 <MPU6050_Kalman_Accel_Y+0x130>)
 80019ea:	f7fe fc7d 	bl	80002e8 <__aeabi_dsub>
 80019ee:	4602      	mov	r2, r0
 80019f0:	460b      	mov	r3, r1
 80019f2:	4610      	mov	r0, r2
 80019f4:	4619      	mov	r1, r3
 80019f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001a34 <MPU6050_Kalman_Accel_Y+0x12c>)
 80019f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019fc:	f7fe fe2c 	bl	8000658 <__aeabi_dmul>
 8001a00:	4602      	mov	r2, r0
 8001a02:	460b      	mov	r3, r1
 8001a04:	4610      	mov	r0, r2
 8001a06:	4619      	mov	r1, r3
 8001a08:	4b0f      	ldr	r3, [pc, #60]	@ (8001a48 <MPU6050_Kalman_Accel_Y+0x140>)
 8001a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a0e:	f7fe fc6d 	bl	80002ec <__adddf3>
 8001a12:	4602      	mov	r2, r0
 8001a14:	460b      	mov	r3, r1
 8001a16:	4907      	ldr	r1, [pc, #28]	@ (8001a34 <MPU6050_Kalman_Accel_Y+0x12c>)
 8001a18:	e9c1 2300 	strd	r2, r3, [r1]

	return Accel_Y_U_hat;
 8001a1c:	4b09      	ldr	r3, [pc, #36]	@ (8001a44 <MPU6050_Kalman_Accel_Y+0x13c>)
 8001a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a22:	ec43 2b17 	vmov	d7, r2, r3
}
 8001a26:	eeb0 0a47 	vmov.f32	s0, s14
 8001a2a:	eef0 0a67 	vmov.f32	s1, s15
 8001a2e:	3708      	adds	r7, #8
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bdb0      	pop	{r4, r5, r7, pc}
 8001a34:	20000290 	.word	0x20000290
 8001a38:	3ff00000 	.word	0x3ff00000
 8001a3c:	40440000 	.word	0x40440000
 8001a40:	20000298 	.word	0x20000298
 8001a44:	200002f8 	.word	0x200002f8
 8001a48:	20000008 	.word	0x20000008

08001a4c <MPU6050_Kalman_Accel_Z>:

double MPU6050_Kalman_Accel_Z (void)
{
 8001a4c:	b5b0      	push	{r4, r5, r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
	double Accel_Z_U = MPU6050_Read_Accel_Z();
 8001a52:	f7ff fc61 	bl	8001318 <MPU6050_Read_Accel_Z>
 8001a56:	ee10 3a10 	vmov	r3, s0
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7fe fda4 	bl	80005a8 <__aeabi_f2d>
 8001a60:	4602      	mov	r2, r0
 8001a62:	460b      	mov	r3, r1
 8001a64:	e9c7 2300 	strd	r2, r3, [r7]

	static double Accel_Z_U_hat = 0; //initial estimated state

	K3 = P3 * H3 / (H3 * P3 * H3 + R3);
 8001a68:	4b43      	ldr	r3, [pc, #268]	@ (8001b78 <MPU6050_Kalman_Accel_Z+0x12c>)
 8001a6a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a6e:	f04f 0200 	mov.w	r2, #0
 8001a72:	4b42      	ldr	r3, [pc, #264]	@ (8001b7c <MPU6050_Kalman_Accel_Z+0x130>)
 8001a74:	f7fe fdf0 	bl	8000658 <__aeabi_dmul>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	460b      	mov	r3, r1
 8001a7c:	4614      	mov	r4, r2
 8001a7e:	461d      	mov	r5, r3
 8001a80:	f04f 0000 	mov.w	r0, #0
 8001a84:	493d      	ldr	r1, [pc, #244]	@ (8001b7c <MPU6050_Kalman_Accel_Z+0x130>)
 8001a86:	4b3c      	ldr	r3, [pc, #240]	@ (8001b78 <MPU6050_Kalman_Accel_Z+0x12c>)
 8001a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a8c:	f7fe fde4 	bl	8000658 <__aeabi_dmul>
 8001a90:	4602      	mov	r2, r0
 8001a92:	460b      	mov	r3, r1
 8001a94:	4610      	mov	r0, r2
 8001a96:	4619      	mov	r1, r3
 8001a98:	f04f 0200 	mov.w	r2, #0
 8001a9c:	4b37      	ldr	r3, [pc, #220]	@ (8001b7c <MPU6050_Kalman_Accel_Z+0x130>)
 8001a9e:	f7fe fddb 	bl	8000658 <__aeabi_dmul>
 8001aa2:	4602      	mov	r2, r0
 8001aa4:	460b      	mov	r3, r1
 8001aa6:	4610      	mov	r0, r2
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	f04f 0200 	mov.w	r2, #0
 8001aae:	4b34      	ldr	r3, [pc, #208]	@ (8001b80 <MPU6050_Kalman_Accel_Z+0x134>)
 8001ab0:	f7fe fc1c 	bl	80002ec <__adddf3>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	460b      	mov	r3, r1
 8001ab8:	4620      	mov	r0, r4
 8001aba:	4629      	mov	r1, r5
 8001abc:	f7fe fef6 	bl	80008ac <__aeabi_ddiv>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	492f      	ldr	r1, [pc, #188]	@ (8001b84 <MPU6050_Kalman_Accel_Z+0x138>)
 8001ac6:	e9c1 2300 	strd	r2, r3, [r1]
	Accel_Z_U_hat = Accel_Z_U_hat + K3 * (Accel_Z_U - H3 * Accel_Z_U_hat);
 8001aca:	f04f 0000 	mov.w	r0, #0
 8001ace:	492b      	ldr	r1, [pc, #172]	@ (8001b7c <MPU6050_Kalman_Accel_Z+0x130>)
 8001ad0:	4b2d      	ldr	r3, [pc, #180]	@ (8001b88 <MPU6050_Kalman_Accel_Z+0x13c>)
 8001ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ad6:	f7fe fdbf 	bl	8000658 <__aeabi_dmul>
 8001ada:	4602      	mov	r2, r0
 8001adc:	460b      	mov	r3, r1
 8001ade:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001ae2:	f7fe fc01 	bl	80002e8 <__aeabi_dsub>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	460b      	mov	r3, r1
 8001aea:	4610      	mov	r0, r2
 8001aec:	4619      	mov	r1, r3
 8001aee:	4b25      	ldr	r3, [pc, #148]	@ (8001b84 <MPU6050_Kalman_Accel_Z+0x138>)
 8001af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001af4:	f7fe fdb0 	bl	8000658 <__aeabi_dmul>
 8001af8:	4602      	mov	r2, r0
 8001afa:	460b      	mov	r3, r1
 8001afc:	4610      	mov	r0, r2
 8001afe:	4619      	mov	r1, r3
 8001b00:	4b21      	ldr	r3, [pc, #132]	@ (8001b88 <MPU6050_Kalman_Accel_Z+0x13c>)
 8001b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b06:	f7fe fbf1 	bl	80002ec <__adddf3>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	491e      	ldr	r1, [pc, #120]	@ (8001b88 <MPU6050_Kalman_Accel_Z+0x13c>)
 8001b10:	e9c1 2300 	strd	r2, r3, [r1]
	P3 = (1 - K3 * H3) * P3 + Q3;
 8001b14:	4b1b      	ldr	r3, [pc, #108]	@ (8001b84 <MPU6050_Kalman_Accel_Z+0x138>)
 8001b16:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b1a:	f04f 0200 	mov.w	r2, #0
 8001b1e:	4b17      	ldr	r3, [pc, #92]	@ (8001b7c <MPU6050_Kalman_Accel_Z+0x130>)
 8001b20:	f7fe fd9a 	bl	8000658 <__aeabi_dmul>
 8001b24:	4602      	mov	r2, r0
 8001b26:	460b      	mov	r3, r1
 8001b28:	f04f 0000 	mov.w	r0, #0
 8001b2c:	4913      	ldr	r1, [pc, #76]	@ (8001b7c <MPU6050_Kalman_Accel_Z+0x130>)
 8001b2e:	f7fe fbdb 	bl	80002e8 <__aeabi_dsub>
 8001b32:	4602      	mov	r2, r0
 8001b34:	460b      	mov	r3, r1
 8001b36:	4610      	mov	r0, r2
 8001b38:	4619      	mov	r1, r3
 8001b3a:	4b0f      	ldr	r3, [pc, #60]	@ (8001b78 <MPU6050_Kalman_Accel_Z+0x12c>)
 8001b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b40:	f7fe fd8a 	bl	8000658 <__aeabi_dmul>
 8001b44:	4602      	mov	r2, r0
 8001b46:	460b      	mov	r3, r1
 8001b48:	4610      	mov	r0, r2
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	4b0f      	ldr	r3, [pc, #60]	@ (8001b8c <MPU6050_Kalman_Accel_Z+0x140>)
 8001b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b52:	f7fe fbcb 	bl	80002ec <__adddf3>
 8001b56:	4602      	mov	r2, r0
 8001b58:	460b      	mov	r3, r1
 8001b5a:	4907      	ldr	r1, [pc, #28]	@ (8001b78 <MPU6050_Kalman_Accel_Z+0x12c>)
 8001b5c:	e9c1 2300 	strd	r2, r3, [r1]

	return Accel_Z_U_hat;
 8001b60:	4b09      	ldr	r3, [pc, #36]	@ (8001b88 <MPU6050_Kalman_Accel_Z+0x13c>)
 8001b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b66:	ec43 2b17 	vmov	d7, r2, r3
}
 8001b6a:	eeb0 0a47 	vmov.f32	s0, s14
 8001b6e:	eef0 0a67 	vmov.f32	s1, s15
 8001b72:	3708      	adds	r7, #8
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bdb0      	pop	{r4, r5, r7, pc}
 8001b78:	200002a0 	.word	0x200002a0
 8001b7c:	3ff00000 	.word	0x3ff00000
 8001b80:	40440000 	.word	0x40440000
 8001b84:	200002a8 	.word	0x200002a8
 8001b88:	20000300 	.word	0x20000300
 8001b8c:	20000010 	.word	0x20000010

08001b90 <MPU6050_Kalman_Gyro_X>:

double MPU6050_Kalman_Gyro_X (void)
{
 8001b90:	b5b0      	push	{r4, r5, r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
	double Gyro_X_U = MPU6050_Read_Gyro_X();
 8001b96:	f7ff fc2f 	bl	80013f8 <MPU6050_Read_Gyro_X>
 8001b9a:	ee10 3a10 	vmov	r3, s0
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f7fe fd02 	bl	80005a8 <__aeabi_f2d>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	460b      	mov	r3, r1
 8001ba8:	e9c7 2300 	strd	r2, r3, [r7]

	static double Gyro_X_U_hat = 0; //initial estimated state

	K4 = P4 * H4 / (H4 * P4 * H4 + R4);
 8001bac:	4b43      	ldr	r3, [pc, #268]	@ (8001cbc <MPU6050_Kalman_Gyro_X+0x12c>)
 8001bae:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001bb2:	f04f 0200 	mov.w	r2, #0
 8001bb6:	4b42      	ldr	r3, [pc, #264]	@ (8001cc0 <MPU6050_Kalman_Gyro_X+0x130>)
 8001bb8:	f7fe fd4e 	bl	8000658 <__aeabi_dmul>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	460b      	mov	r3, r1
 8001bc0:	4614      	mov	r4, r2
 8001bc2:	461d      	mov	r5, r3
 8001bc4:	f04f 0000 	mov.w	r0, #0
 8001bc8:	493d      	ldr	r1, [pc, #244]	@ (8001cc0 <MPU6050_Kalman_Gyro_X+0x130>)
 8001bca:	4b3c      	ldr	r3, [pc, #240]	@ (8001cbc <MPU6050_Kalman_Gyro_X+0x12c>)
 8001bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bd0:	f7fe fd42 	bl	8000658 <__aeabi_dmul>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	460b      	mov	r3, r1
 8001bd8:	4610      	mov	r0, r2
 8001bda:	4619      	mov	r1, r3
 8001bdc:	f04f 0200 	mov.w	r2, #0
 8001be0:	4b37      	ldr	r3, [pc, #220]	@ (8001cc0 <MPU6050_Kalman_Gyro_X+0x130>)
 8001be2:	f7fe fd39 	bl	8000658 <__aeabi_dmul>
 8001be6:	4602      	mov	r2, r0
 8001be8:	460b      	mov	r3, r1
 8001bea:	4610      	mov	r0, r2
 8001bec:	4619      	mov	r1, r3
 8001bee:	f04f 0200 	mov.w	r2, #0
 8001bf2:	4b34      	ldr	r3, [pc, #208]	@ (8001cc4 <MPU6050_Kalman_Gyro_X+0x134>)
 8001bf4:	f7fe fb7a 	bl	80002ec <__adddf3>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	460b      	mov	r3, r1
 8001bfc:	4620      	mov	r0, r4
 8001bfe:	4629      	mov	r1, r5
 8001c00:	f7fe fe54 	bl	80008ac <__aeabi_ddiv>
 8001c04:	4602      	mov	r2, r0
 8001c06:	460b      	mov	r3, r1
 8001c08:	492f      	ldr	r1, [pc, #188]	@ (8001cc8 <MPU6050_Kalman_Gyro_X+0x138>)
 8001c0a:	e9c1 2300 	strd	r2, r3, [r1]
	Gyro_X_U_hat = Gyro_X_U_hat + K4 * (Gyro_X_U - H4 * Gyro_X_U_hat);
 8001c0e:	f04f 0000 	mov.w	r0, #0
 8001c12:	492b      	ldr	r1, [pc, #172]	@ (8001cc0 <MPU6050_Kalman_Gyro_X+0x130>)
 8001c14:	4b2d      	ldr	r3, [pc, #180]	@ (8001ccc <MPU6050_Kalman_Gyro_X+0x13c>)
 8001c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c1a:	f7fe fd1d 	bl	8000658 <__aeabi_dmul>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	460b      	mov	r3, r1
 8001c22:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001c26:	f7fe fb5f 	bl	80002e8 <__aeabi_dsub>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	4610      	mov	r0, r2
 8001c30:	4619      	mov	r1, r3
 8001c32:	4b25      	ldr	r3, [pc, #148]	@ (8001cc8 <MPU6050_Kalman_Gyro_X+0x138>)
 8001c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c38:	f7fe fd0e 	bl	8000658 <__aeabi_dmul>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	460b      	mov	r3, r1
 8001c40:	4610      	mov	r0, r2
 8001c42:	4619      	mov	r1, r3
 8001c44:	4b21      	ldr	r3, [pc, #132]	@ (8001ccc <MPU6050_Kalman_Gyro_X+0x13c>)
 8001c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c4a:	f7fe fb4f 	bl	80002ec <__adddf3>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	460b      	mov	r3, r1
 8001c52:	491e      	ldr	r1, [pc, #120]	@ (8001ccc <MPU6050_Kalman_Gyro_X+0x13c>)
 8001c54:	e9c1 2300 	strd	r2, r3, [r1]
	P4 = (1 - K4 * H4) * P4 + Q4;
 8001c58:	4b1b      	ldr	r3, [pc, #108]	@ (8001cc8 <MPU6050_Kalman_Gyro_X+0x138>)
 8001c5a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001c5e:	f04f 0200 	mov.w	r2, #0
 8001c62:	4b17      	ldr	r3, [pc, #92]	@ (8001cc0 <MPU6050_Kalman_Gyro_X+0x130>)
 8001c64:	f7fe fcf8 	bl	8000658 <__aeabi_dmul>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	460b      	mov	r3, r1
 8001c6c:	f04f 0000 	mov.w	r0, #0
 8001c70:	4913      	ldr	r1, [pc, #76]	@ (8001cc0 <MPU6050_Kalman_Gyro_X+0x130>)
 8001c72:	f7fe fb39 	bl	80002e8 <__aeabi_dsub>
 8001c76:	4602      	mov	r2, r0
 8001c78:	460b      	mov	r3, r1
 8001c7a:	4610      	mov	r0, r2
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	4b0f      	ldr	r3, [pc, #60]	@ (8001cbc <MPU6050_Kalman_Gyro_X+0x12c>)
 8001c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c84:	f7fe fce8 	bl	8000658 <__aeabi_dmul>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	460b      	mov	r3, r1
 8001c8c:	4610      	mov	r0, r2
 8001c8e:	4619      	mov	r1, r3
 8001c90:	4b0f      	ldr	r3, [pc, #60]	@ (8001cd0 <MPU6050_Kalman_Gyro_X+0x140>)
 8001c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c96:	f7fe fb29 	bl	80002ec <__adddf3>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	4907      	ldr	r1, [pc, #28]	@ (8001cbc <MPU6050_Kalman_Gyro_X+0x12c>)
 8001ca0:	e9c1 2300 	strd	r2, r3, [r1]

	return Gyro_X_U_hat;
 8001ca4:	4b09      	ldr	r3, [pc, #36]	@ (8001ccc <MPU6050_Kalman_Gyro_X+0x13c>)
 8001ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001caa:	ec43 2b17 	vmov	d7, r2, r3
}
 8001cae:	eeb0 0a47 	vmov.f32	s0, s14
 8001cb2:	eef0 0a67 	vmov.f32	s1, s15
 8001cb6:	3708      	adds	r7, #8
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bdb0      	pop	{r4, r5, r7, pc}
 8001cbc:	200002b0 	.word	0x200002b0
 8001cc0:	3ff00000 	.word	0x3ff00000
 8001cc4:	40440000 	.word	0x40440000
 8001cc8:	200002b8 	.word	0x200002b8
 8001ccc:	20000308 	.word	0x20000308
 8001cd0:	20000018 	.word	0x20000018

08001cd4 <MPU6050_Kalman_Gyro_Y>:

double MPU6050_Kalman_Gyro_Y (void)
{
 8001cd4:	b5b0      	push	{r4, r5, r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
	double Gyro_Y_U = MPU6050_Read_Gyro_Y();
 8001cda:	f7ff fbad 	bl	8001438 <MPU6050_Read_Gyro_Y>
 8001cde:	ee10 3a10 	vmov	r3, s0
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f7fe fc60 	bl	80005a8 <__aeabi_f2d>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	460b      	mov	r3, r1
 8001cec:	e9c7 2300 	strd	r2, r3, [r7]

	static double Gyro_Y_U_hat = 0; //initial estimated state

	K5 = P5 * H5 / (H5 * P5 * H5 + R5);
 8001cf0:	4b43      	ldr	r3, [pc, #268]	@ (8001e00 <MPU6050_Kalman_Gyro_Y+0x12c>)
 8001cf2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001cf6:	f04f 0200 	mov.w	r2, #0
 8001cfa:	4b42      	ldr	r3, [pc, #264]	@ (8001e04 <MPU6050_Kalman_Gyro_Y+0x130>)
 8001cfc:	f7fe fcac 	bl	8000658 <__aeabi_dmul>
 8001d00:	4602      	mov	r2, r0
 8001d02:	460b      	mov	r3, r1
 8001d04:	4614      	mov	r4, r2
 8001d06:	461d      	mov	r5, r3
 8001d08:	f04f 0000 	mov.w	r0, #0
 8001d0c:	493d      	ldr	r1, [pc, #244]	@ (8001e04 <MPU6050_Kalman_Gyro_Y+0x130>)
 8001d0e:	4b3c      	ldr	r3, [pc, #240]	@ (8001e00 <MPU6050_Kalman_Gyro_Y+0x12c>)
 8001d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d14:	f7fe fca0 	bl	8000658 <__aeabi_dmul>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	460b      	mov	r3, r1
 8001d1c:	4610      	mov	r0, r2
 8001d1e:	4619      	mov	r1, r3
 8001d20:	f04f 0200 	mov.w	r2, #0
 8001d24:	4b37      	ldr	r3, [pc, #220]	@ (8001e04 <MPU6050_Kalman_Gyro_Y+0x130>)
 8001d26:	f7fe fc97 	bl	8000658 <__aeabi_dmul>
 8001d2a:	4602      	mov	r2, r0
 8001d2c:	460b      	mov	r3, r1
 8001d2e:	4610      	mov	r0, r2
 8001d30:	4619      	mov	r1, r3
 8001d32:	f04f 0200 	mov.w	r2, #0
 8001d36:	4b34      	ldr	r3, [pc, #208]	@ (8001e08 <MPU6050_Kalman_Gyro_Y+0x134>)
 8001d38:	f7fe fad8 	bl	80002ec <__adddf3>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	460b      	mov	r3, r1
 8001d40:	4620      	mov	r0, r4
 8001d42:	4629      	mov	r1, r5
 8001d44:	f7fe fdb2 	bl	80008ac <__aeabi_ddiv>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	460b      	mov	r3, r1
 8001d4c:	492f      	ldr	r1, [pc, #188]	@ (8001e0c <MPU6050_Kalman_Gyro_Y+0x138>)
 8001d4e:	e9c1 2300 	strd	r2, r3, [r1]
	Gyro_Y_U_hat = Gyro_Y_U_hat + K5 * (Gyro_Y_U - H5 * Gyro_Y_U_hat);
 8001d52:	f04f 0000 	mov.w	r0, #0
 8001d56:	492b      	ldr	r1, [pc, #172]	@ (8001e04 <MPU6050_Kalman_Gyro_Y+0x130>)
 8001d58:	4b2d      	ldr	r3, [pc, #180]	@ (8001e10 <MPU6050_Kalman_Gyro_Y+0x13c>)
 8001d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d5e:	f7fe fc7b 	bl	8000658 <__aeabi_dmul>
 8001d62:	4602      	mov	r2, r0
 8001d64:	460b      	mov	r3, r1
 8001d66:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001d6a:	f7fe fabd 	bl	80002e8 <__aeabi_dsub>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	460b      	mov	r3, r1
 8001d72:	4610      	mov	r0, r2
 8001d74:	4619      	mov	r1, r3
 8001d76:	4b25      	ldr	r3, [pc, #148]	@ (8001e0c <MPU6050_Kalman_Gyro_Y+0x138>)
 8001d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d7c:	f7fe fc6c 	bl	8000658 <__aeabi_dmul>
 8001d80:	4602      	mov	r2, r0
 8001d82:	460b      	mov	r3, r1
 8001d84:	4610      	mov	r0, r2
 8001d86:	4619      	mov	r1, r3
 8001d88:	4b21      	ldr	r3, [pc, #132]	@ (8001e10 <MPU6050_Kalman_Gyro_Y+0x13c>)
 8001d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d8e:	f7fe faad 	bl	80002ec <__adddf3>
 8001d92:	4602      	mov	r2, r0
 8001d94:	460b      	mov	r3, r1
 8001d96:	491e      	ldr	r1, [pc, #120]	@ (8001e10 <MPU6050_Kalman_Gyro_Y+0x13c>)
 8001d98:	e9c1 2300 	strd	r2, r3, [r1]
	P5 = (1 - K5 * H5) * P5 + Q5;
 8001d9c:	4b1b      	ldr	r3, [pc, #108]	@ (8001e0c <MPU6050_Kalman_Gyro_Y+0x138>)
 8001d9e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001da2:	f04f 0200 	mov.w	r2, #0
 8001da6:	4b17      	ldr	r3, [pc, #92]	@ (8001e04 <MPU6050_Kalman_Gyro_Y+0x130>)
 8001da8:	f7fe fc56 	bl	8000658 <__aeabi_dmul>
 8001dac:	4602      	mov	r2, r0
 8001dae:	460b      	mov	r3, r1
 8001db0:	f04f 0000 	mov.w	r0, #0
 8001db4:	4913      	ldr	r1, [pc, #76]	@ (8001e04 <MPU6050_Kalman_Gyro_Y+0x130>)
 8001db6:	f7fe fa97 	bl	80002e8 <__aeabi_dsub>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	460b      	mov	r3, r1
 8001dbe:	4610      	mov	r0, r2
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	4b0f      	ldr	r3, [pc, #60]	@ (8001e00 <MPU6050_Kalman_Gyro_Y+0x12c>)
 8001dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dc8:	f7fe fc46 	bl	8000658 <__aeabi_dmul>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	460b      	mov	r3, r1
 8001dd0:	4610      	mov	r0, r2
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	4b0f      	ldr	r3, [pc, #60]	@ (8001e14 <MPU6050_Kalman_Gyro_Y+0x140>)
 8001dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dda:	f7fe fa87 	bl	80002ec <__adddf3>
 8001dde:	4602      	mov	r2, r0
 8001de0:	460b      	mov	r3, r1
 8001de2:	4907      	ldr	r1, [pc, #28]	@ (8001e00 <MPU6050_Kalman_Gyro_Y+0x12c>)
 8001de4:	e9c1 2300 	strd	r2, r3, [r1]

	return Gyro_Y_U_hat;
 8001de8:	4b09      	ldr	r3, [pc, #36]	@ (8001e10 <MPU6050_Kalman_Gyro_Y+0x13c>)
 8001dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dee:	ec43 2b17 	vmov	d7, r2, r3
}
 8001df2:	eeb0 0a47 	vmov.f32	s0, s14
 8001df6:	eef0 0a67 	vmov.f32	s1, s15
 8001dfa:	3708      	adds	r7, #8
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bdb0      	pop	{r4, r5, r7, pc}
 8001e00:	200002c0 	.word	0x200002c0
 8001e04:	3ff00000 	.word	0x3ff00000
 8001e08:	40440000 	.word	0x40440000
 8001e0c:	200002c8 	.word	0x200002c8
 8001e10:	20000310 	.word	0x20000310
 8001e14:	20000020 	.word	0x20000020

08001e18 <MPU6050_Kalman_Gyro_Z>:

double MPU6050_Kalman_Gyro_Z (void)
{
 8001e18:	b5b0      	push	{r4, r5, r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
	double Gyro_Z_U = MPU6050_Read_Gyro_Z();
 8001e1e:	f7ff fb2b 	bl	8001478 <MPU6050_Read_Gyro_Z>
 8001e22:	ee10 3a10 	vmov	r3, s0
 8001e26:	4618      	mov	r0, r3
 8001e28:	f7fe fbbe 	bl	80005a8 <__aeabi_f2d>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	460b      	mov	r3, r1
 8001e30:	e9c7 2300 	strd	r2, r3, [r7]

	static double Gyro_Z_U_hat = 0; //initial estimated state

	K6 = P6 * H6 / (H6 * P6 * H6 + R6);
 8001e34:	4b43      	ldr	r3, [pc, #268]	@ (8001f44 <MPU6050_Kalman_Gyro_Z+0x12c>)
 8001e36:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e3a:	f04f 0200 	mov.w	r2, #0
 8001e3e:	4b42      	ldr	r3, [pc, #264]	@ (8001f48 <MPU6050_Kalman_Gyro_Z+0x130>)
 8001e40:	f7fe fc0a 	bl	8000658 <__aeabi_dmul>
 8001e44:	4602      	mov	r2, r0
 8001e46:	460b      	mov	r3, r1
 8001e48:	4614      	mov	r4, r2
 8001e4a:	461d      	mov	r5, r3
 8001e4c:	f04f 0000 	mov.w	r0, #0
 8001e50:	493d      	ldr	r1, [pc, #244]	@ (8001f48 <MPU6050_Kalman_Gyro_Z+0x130>)
 8001e52:	4b3c      	ldr	r3, [pc, #240]	@ (8001f44 <MPU6050_Kalman_Gyro_Z+0x12c>)
 8001e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e58:	f7fe fbfe 	bl	8000658 <__aeabi_dmul>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	460b      	mov	r3, r1
 8001e60:	4610      	mov	r0, r2
 8001e62:	4619      	mov	r1, r3
 8001e64:	f04f 0200 	mov.w	r2, #0
 8001e68:	4b37      	ldr	r3, [pc, #220]	@ (8001f48 <MPU6050_Kalman_Gyro_Z+0x130>)
 8001e6a:	f7fe fbf5 	bl	8000658 <__aeabi_dmul>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	460b      	mov	r3, r1
 8001e72:	4610      	mov	r0, r2
 8001e74:	4619      	mov	r1, r3
 8001e76:	f04f 0200 	mov.w	r2, #0
 8001e7a:	4b34      	ldr	r3, [pc, #208]	@ (8001f4c <MPU6050_Kalman_Gyro_Z+0x134>)
 8001e7c:	f7fe fa36 	bl	80002ec <__adddf3>
 8001e80:	4602      	mov	r2, r0
 8001e82:	460b      	mov	r3, r1
 8001e84:	4620      	mov	r0, r4
 8001e86:	4629      	mov	r1, r5
 8001e88:	f7fe fd10 	bl	80008ac <__aeabi_ddiv>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	460b      	mov	r3, r1
 8001e90:	492f      	ldr	r1, [pc, #188]	@ (8001f50 <MPU6050_Kalman_Gyro_Z+0x138>)
 8001e92:	e9c1 2300 	strd	r2, r3, [r1]
	Gyro_Z_U_hat = Gyro_Z_U_hat + K6 * (Gyro_Z_U - H6 * Gyro_Z_U_hat);
 8001e96:	f04f 0000 	mov.w	r0, #0
 8001e9a:	492b      	ldr	r1, [pc, #172]	@ (8001f48 <MPU6050_Kalman_Gyro_Z+0x130>)
 8001e9c:	4b2d      	ldr	r3, [pc, #180]	@ (8001f54 <MPU6050_Kalman_Gyro_Z+0x13c>)
 8001e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ea2:	f7fe fbd9 	bl	8000658 <__aeabi_dmul>
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	460b      	mov	r3, r1
 8001eaa:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001eae:	f7fe fa1b 	bl	80002e8 <__aeabi_dsub>
 8001eb2:	4602      	mov	r2, r0
 8001eb4:	460b      	mov	r3, r1
 8001eb6:	4610      	mov	r0, r2
 8001eb8:	4619      	mov	r1, r3
 8001eba:	4b25      	ldr	r3, [pc, #148]	@ (8001f50 <MPU6050_Kalman_Gyro_Z+0x138>)
 8001ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ec0:	f7fe fbca 	bl	8000658 <__aeabi_dmul>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	4610      	mov	r0, r2
 8001eca:	4619      	mov	r1, r3
 8001ecc:	4b21      	ldr	r3, [pc, #132]	@ (8001f54 <MPU6050_Kalman_Gyro_Z+0x13c>)
 8001ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ed2:	f7fe fa0b 	bl	80002ec <__adddf3>
 8001ed6:	4602      	mov	r2, r0
 8001ed8:	460b      	mov	r3, r1
 8001eda:	491e      	ldr	r1, [pc, #120]	@ (8001f54 <MPU6050_Kalman_Gyro_Z+0x13c>)
 8001edc:	e9c1 2300 	strd	r2, r3, [r1]
	P6 = (1 - K6 * H6) * P6 + Q6;
 8001ee0:	4b1b      	ldr	r3, [pc, #108]	@ (8001f50 <MPU6050_Kalman_Gyro_Z+0x138>)
 8001ee2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ee6:	f04f 0200 	mov.w	r2, #0
 8001eea:	4b17      	ldr	r3, [pc, #92]	@ (8001f48 <MPU6050_Kalman_Gyro_Z+0x130>)
 8001eec:	f7fe fbb4 	bl	8000658 <__aeabi_dmul>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	460b      	mov	r3, r1
 8001ef4:	f04f 0000 	mov.w	r0, #0
 8001ef8:	4913      	ldr	r1, [pc, #76]	@ (8001f48 <MPU6050_Kalman_Gyro_Z+0x130>)
 8001efa:	f7fe f9f5 	bl	80002e8 <__aeabi_dsub>
 8001efe:	4602      	mov	r2, r0
 8001f00:	460b      	mov	r3, r1
 8001f02:	4610      	mov	r0, r2
 8001f04:	4619      	mov	r1, r3
 8001f06:	4b0f      	ldr	r3, [pc, #60]	@ (8001f44 <MPU6050_Kalman_Gyro_Z+0x12c>)
 8001f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f0c:	f7fe fba4 	bl	8000658 <__aeabi_dmul>
 8001f10:	4602      	mov	r2, r0
 8001f12:	460b      	mov	r3, r1
 8001f14:	4610      	mov	r0, r2
 8001f16:	4619      	mov	r1, r3
 8001f18:	4b0f      	ldr	r3, [pc, #60]	@ (8001f58 <MPU6050_Kalman_Gyro_Z+0x140>)
 8001f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f1e:	f7fe f9e5 	bl	80002ec <__adddf3>
 8001f22:	4602      	mov	r2, r0
 8001f24:	460b      	mov	r3, r1
 8001f26:	4907      	ldr	r1, [pc, #28]	@ (8001f44 <MPU6050_Kalman_Gyro_Z+0x12c>)
 8001f28:	e9c1 2300 	strd	r2, r3, [r1]

	return Gyro_Z_U_hat;
 8001f2c:	4b09      	ldr	r3, [pc, #36]	@ (8001f54 <MPU6050_Kalman_Gyro_Z+0x13c>)
 8001f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f32:	ec43 2b17 	vmov	d7, r2, r3
}
 8001f36:	eeb0 0a47 	vmov.f32	s0, s14
 8001f3a:	eef0 0a67 	vmov.f32	s1, s15
 8001f3e:	3708      	adds	r7, #8
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bdb0      	pop	{r4, r5, r7, pc}
 8001f44:	200002d0 	.word	0x200002d0
 8001f48:	3ff00000 	.word	0x3ff00000
 8001f4c:	40440000 	.word	0x40440000
 8001f50:	200002d8 	.word	0x200002d8
 8001f54:	20000318 	.word	0x20000318
 8001f58:	20000028 	.word	0x20000028

08001f5c <Lora_Init>:
#include "lora_e22.h"

extern UART_HandleTypeDef huart2;

Boolean Lora_Init(LoraAddressing_TypeDefInit *lora)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b086      	sub	sp, #24
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
    uint8_t addr[6];
    uint8_t addrRec[6] = {0};
 8001f64:	f107 0308 	add.w	r3, r7, #8
 8001f68:	2200      	movs	r2, #0
 8001f6a:	601a      	str	r2, [r3, #0]
 8001f6c:	809a      	strh	r2, [r3, #4]

    if (lora->Channel > 81)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	799b      	ldrb	r3, [r3, #6]
 8001f72:	2b51      	cmp	r3, #81	@ 0x51
 8001f74:	d902      	bls.n	8001f7c <Lora_Init+0x20>
        lora->Channel = 0;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2200      	movs	r2, #0
 8001f7a:	719a      	strb	r2, [r3, #6]

    LORA_CONFIGURATION();
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001f82:	481d      	ldr	r0, [pc, #116]	@ (8001ff8 <Lora_Init+0x9c>)
 8001f84:	f005 fd4a 	bl	8007a1c <HAL_GPIO_WritePin>
 8001f88:	2201      	movs	r2, #1
 8001f8a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f8e:	481a      	ldr	r0, [pc, #104]	@ (8001ff8 <Lora_Init+0x9c>)
 8001f90:	f005 fd44 	bl	8007a1c <HAL_GPIO_WritePin>
    addr[0] = 0xC0;
 8001f94:	23c0      	movs	r3, #192	@ 0xc0
 8001f96:	743b      	strb	r3, [r7, #16]
    addr[1] = 0x00;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	747b      	strb	r3, [r7, #17]
    addr[2] = 0x03;
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	74bb      	strb	r3, [r7, #18]


    addr[3] = 0x12 ;//(lora->Channel >> 8) & 0xFF;
 8001fa0:	2312      	movs	r3, #18
 8001fa2:	74fb      	strb	r3, [r7, #19]
    addr[4] = 0x34;//(lora->Channel) & 0xFF;
 8001fa4:	2334      	movs	r3, #52	@ 0x34
 8001fa6:	753b      	strb	r3, [r7, #20]

    addr[5] = 0x62;// ((lora->AirData   & 0x07) << 5) |
 8001fa8:	2362      	movs	r3, #98	@ 0x62
 8001faa:	757b      	strb	r3, [r7, #21]
      //        ((lora->SubPackageSize & 0x03) << 4); // Dier bitler kullanlabilir.

    //addr[7] = (lora->EnableFixedTransmission ? 0x40 : 0x00); // 0x40 = 1 << 6


    HAL_Delay(100);
 8001fac:	2064      	movs	r0, #100	@ 0x64
 8001fae:	f004 fdf9 	bl	8006ba4 <HAL_Delay>
    HAL_UART_Transmit(lora->Huart, addr, sizeof(addr), 500);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6818      	ldr	r0, [r3, #0]
 8001fb6:	f107 0110 	add.w	r1, r7, #16
 8001fba:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001fbe:	2206      	movs	r2, #6
 8001fc0:	f008 fc50 	bl	800a864 <HAL_UART_Transmit>

    HAL_StatusTypeDef status = HAL_UART_Receive(lora->Huart, addrRec, sizeof(addrRec), 500);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6818      	ldr	r0, [r3, #0]
 8001fc8:	f107 0108 	add.w	r1, r7, #8
 8001fcc:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001fd0:	2206      	movs	r2, #6
 8001fd2:	f008 fcd2 	bl	800a97a <HAL_UART_Receive>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8001fda:	7dfb      	ldrb	r3, [r7, #23]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d106      	bne.n	8001fee <Lora_Init+0x92>
        return (addrRec[0] == 0xC1) ? True : False;
 8001fe0:	7a3b      	ldrb	r3, [r7, #8]
 8001fe2:	2bc1      	cmp	r3, #193	@ 0xc1
 8001fe4:	bf0c      	ite	eq
 8001fe6:	2301      	moveq	r3, #1
 8001fe8:	2300      	movne	r3, #0
 8001fea:	b2db      	uxtb	r3, r3
 8001fec:	e000      	b.n	8001ff0 <Lora_Init+0x94>

    return False;
 8001fee:	2300      	movs	r3, #0
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3718      	adds	r7, #24
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	40020000 	.word	0x40020000

08001ffc <Lora_Filling>:

Boolean Lora_Filling(LoraAddressing_TypeDefInit *lora)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
	lora->Huart = &huart2;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	4a0f      	ldr	r2, [pc, #60]	@ (8002044 <Lora_Filling+0x48>)
 8002008:	601a      	str	r2, [r3, #0]
	  lora->Address = 0x1234;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	f241 2234 	movw	r2, #4660	@ 0x1234
 8002010:	809a      	strh	r2, [r3, #4]
	  lora->Channel = 17;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2211      	movs	r2, #17
 8002016:	719a      	strb	r2, [r3, #6]
	  lora->BaundRate = BAUD_9600;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2203      	movs	r2, #3
 800201c:	71da      	strb	r2, [r3, #7]
	  lora->AirData = AIR_2K4;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2200      	movs	r2, #0
 8002022:	725a      	strb	r2, [r3, #9]
	  lora->ParityNo = 	PARITY_8N1;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2200      	movs	r2, #0
 8002028:	721a      	strb	r2, [r3, #8]
	  lora->SubPackageSize = SUBPACKET_200B;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	72da      	strb	r2, [r3, #11]
	  lora->EnableFixedTransmission  = 0x00;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2200      	movs	r2, #0
 8002034:	731a      	strb	r2, [r3, #12]
	  return True;
 8002036:	2301      	movs	r3, #1
}
 8002038:	4618      	mov	r0, r3
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr
 8002044:	200005d8 	.word	0x200005d8

08002048 <Lora_Transmiter>:

Boolean Lora_Transmiter(LoraAddressing_TypeDefInit *lora,uint8_t* message, uint8_t m_size)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b086      	sub	sp, #24
 800204c:	af00      	add	r7, sp, #0
 800204e:	60f8      	str	r0, [r7, #12]
 8002050:	60b9      	str	r1, [r7, #8]
 8002052:	4613      	mov	r3, r2
 8002054:	71fb      	strb	r3, [r7, #7]
	LORA_TX_RX_ACTIVE();
 8002056:	2200      	movs	r2, #0
 8002058:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800205c:	480e      	ldr	r0, [pc, #56]	@ (8002098 <Lora_Transmiter+0x50>)
 800205e:	f005 fcdd 	bl	8007a1c <HAL_GPIO_WritePin>
 8002062:	2200      	movs	r2, #0
 8002064:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002068:	480b      	ldr	r0, [pc, #44]	@ (8002098 <Lora_Transmiter+0x50>)
 800206a:	f005 fcd7 	bl	8007a1c <HAL_GPIO_WritePin>

	HAL_StatusTypeDef status = HAL_UART_Transmit(lora->Huart, message, m_size, 100);
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	6818      	ldr	r0, [r3, #0]
 8002072:	79fb      	ldrb	r3, [r7, #7]
 8002074:	b29a      	uxth	r2, r3
 8002076:	2364      	movs	r3, #100	@ 0x64
 8002078:	68b9      	ldr	r1, [r7, #8]
 800207a:	f008 fbf3 	bl	800a864 <HAL_UART_Transmit>
 800207e:	4603      	mov	r3, r0
 8002080:	75fb      	strb	r3, [r7, #23]

	return (status == HAL_OK) ? True : False;
 8002082:	7dfb      	ldrb	r3, [r7, #23]
 8002084:	2b00      	cmp	r3, #0
 8002086:	bf0c      	ite	eq
 8002088:	2301      	moveq	r3, #1
 800208a:	2300      	movne	r3, #0
 800208c:	b2db      	uxtb	r3, r3
}
 800208e:	4618      	mov	r0, r3
 8002090:	3718      	adds	r7, #24
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	40020000 	.word	0x40020000

0800209c <calculate_crc16>:
#include <stdio.h>
#include <string.h>
#include <math.h>

/* CRC-16 hesaplama fonksiyonu */
uint16_t calculate_crc16(uint8_t *data, uint16_t size) {
 800209c:	b480      	push	{r7}
 800209e:	b085      	sub	sp, #20
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
 80020a4:	460b      	mov	r3, r1
 80020a6:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 80020a8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80020ac:	81fb      	strh	r3, [r7, #14]

    for (uint16_t i = 0; i < size; i++) {
 80020ae:	2300      	movs	r3, #0
 80020b0:	81bb      	strh	r3, [r7, #12]
 80020b2:	e026      	b.n	8002102 <calculate_crc16+0x66>
        crc ^= (uint16_t)data[i];
 80020b4:	89bb      	ldrh	r3, [r7, #12]
 80020b6:	687a      	ldr	r2, [r7, #4]
 80020b8:	4413      	add	r3, r2
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	461a      	mov	r2, r3
 80020be:	89fb      	ldrh	r3, [r7, #14]
 80020c0:	4053      	eors	r3, r2
 80020c2:	81fb      	strh	r3, [r7, #14]

        for (uint8_t j = 0; j < 8; j++) {
 80020c4:	2300      	movs	r3, #0
 80020c6:	72fb      	strb	r3, [r7, #11]
 80020c8:	e015      	b.n	80020f6 <calculate_crc16+0x5a>
            if (crc & 0x0001) {
 80020ca:	89fb      	ldrh	r3, [r7, #14]
 80020cc:	f003 0301 	and.w	r3, r3, #1
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d00a      	beq.n	80020ea <calculate_crc16+0x4e>
                crc >>= 1;
 80020d4:	89fb      	ldrh	r3, [r7, #14]
 80020d6:	085b      	lsrs	r3, r3, #1
 80020d8:	81fb      	strh	r3, [r7, #14]
                crc ^= 0xA001;  // CRC-16-MODBUS polynomial
 80020da:	89fb      	ldrh	r3, [r7, #14]
 80020dc:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 80020e0:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 80020e4:	43db      	mvns	r3, r3
 80020e6:	81fb      	strh	r3, [r7, #14]
 80020e8:	e002      	b.n	80020f0 <calculate_crc16+0x54>
            } else {
                crc >>= 1;
 80020ea:	89fb      	ldrh	r3, [r7, #14]
 80020ec:	085b      	lsrs	r3, r3, #1
 80020ee:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 80020f0:	7afb      	ldrb	r3, [r7, #11]
 80020f2:	3301      	adds	r3, #1
 80020f4:	72fb      	strb	r3, [r7, #11]
 80020f6:	7afb      	ldrb	r3, [r7, #11]
 80020f8:	2b07      	cmp	r3, #7
 80020fa:	d9e6      	bls.n	80020ca <calculate_crc16+0x2e>
    for (uint16_t i = 0; i < size; i++) {
 80020fc:	89bb      	ldrh	r3, [r7, #12]
 80020fe:	3301      	adds	r3, #1
 8002100:	81bb      	strh	r3, [r7, #12]
 8002102:	89ba      	ldrh	r2, [r7, #12]
 8002104:	887b      	ldrh	r3, [r7, #2]
 8002106:	429a      	cmp	r2, r3
 8002108:	d3d4      	bcc.n	80020b4 <calculate_crc16+0x18>
            }
        }
    }

    return crc;
 800210a:	89fb      	ldrh	r3, [r7, #14]
}
 800210c:	4618      	mov	r0, r3
 800210e:	3714      	adds	r7, #20
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <constrain>:

/* Deerleri snrlamak iin yardmc fonksiyon */
float constrain(float value, float min, float max) {
 8002118:	b480      	push	{r7}
 800211a:	b085      	sub	sp, #20
 800211c:	af00      	add	r7, sp, #0
 800211e:	ed87 0a03 	vstr	s0, [r7, #12]
 8002122:	edc7 0a02 	vstr	s1, [r7, #8]
 8002126:	ed87 1a01 	vstr	s2, [r7, #4]
    if (value < min) return min;
 800212a:	ed97 7a03 	vldr	s14, [r7, #12]
 800212e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002132:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800213a:	d501      	bpl.n	8002140 <constrain+0x28>
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	e00b      	b.n	8002158 <constrain+0x40>
    if (value > max) return max;
 8002140:	ed97 7a03 	vldr	s14, [r7, #12]
 8002144:	edd7 7a01 	vldr	s15, [r7, #4]
 8002148:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800214c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002150:	dd01      	ble.n	8002156 <constrain+0x3e>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	e000      	b.n	8002158 <constrain+0x40>
    return value;
 8002156:	68fb      	ldr	r3, [r7, #12]
}
 8002158:	ee07 3a90 	vmov	s15, r3
 800215c:	eeb0 0a67 	vmov.f32	s0, s15
 8002160:	3714      	adds	r7, #20
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr
 800216a:	0000      	movs	r0, r0
 800216c:	0000      	movs	r0, r0
	...

08002170 <convert_gps_coordinate>:

/* GPS koordinatlarn lekli tam saylara dntrme */
int32_t convert_gps_coordinate(double coord) {
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	ed87 0b00 	vstr	d0, [r7]
    // 10^7 ile arparak hassasiyeti koru (e.g. 40.12345678  401234567)
    return (int32_t)(coord * 10000000.0);
 800217a:	a309      	add	r3, pc, #36	@ (adr r3, 80021a0 <convert_gps_coordinate+0x30>)
 800217c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002180:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002184:	f7fe fa68 	bl	8000658 <__aeabi_dmul>
 8002188:	4602      	mov	r2, r0
 800218a:	460b      	mov	r3, r1
 800218c:	4610      	mov	r0, r2
 800218e:	4619      	mov	r1, r3
 8002190:	f7fe fd12 	bl	8000bb8 <__aeabi_d2iz>
 8002194:	4603      	mov	r3, r0
}
 8002196:	4618      	mov	r0, r3
 8002198:	3708      	adds	r7, #8
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	00000000 	.word	0x00000000
 80021a4:	416312d0 	.word	0x416312d0

080021a8 <pack_error_code>:

/* Hata kodunu binary gsterime dntrme */
void pack_error_code(const char* error_str, uint8_t* packed) {
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b084      	sub	sp, #16
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
 80021b0:	6039      	str	r1, [r7, #0]
    // Assuming error_str is 6 characters of '0' or '1'
    packed[0] = 0;
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	2200      	movs	r2, #0
 80021b6:	701a      	strb	r2, [r3, #0]
    packed[1] = 0;
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	3301      	adds	r3, #1
 80021bc:	2200      	movs	r2, #0
 80021be:	701a      	strb	r2, [r3, #0]
    packed[2] = 0;
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	3302      	adds	r3, #2
 80021c4:	2200      	movs	r2, #0
 80021c6:	701a      	strb	r2, [r3, #0]

    // 6 biti ilk byte'a paketleme
    for (int i = 0; i < 6 && i < strlen(error_str); i++) {
 80021c8:	2300      	movs	r3, #0
 80021ca:	60fb      	str	r3, [r7, #12]
 80021cc:	e021      	b.n	8002212 <pack_error_code+0x6a>
        if (error_str[i] == '1') {
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	687a      	ldr	r2, [r7, #4]
 80021d2:	4413      	add	r3, r2
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	2b31      	cmp	r3, #49	@ 0x31
 80021d8:	d118      	bne.n	800220c <pack_error_code+0x64>
            packed[i/8] |= (1 << (i % 8));
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	da00      	bge.n	80021e2 <pack_error_code+0x3a>
 80021e0:	3307      	adds	r3, #7
 80021e2:	10db      	asrs	r3, r3, #3
 80021e4:	4618      	mov	r0, r3
 80021e6:	4602      	mov	r2, r0
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	4413      	add	r3, r2
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	b25a      	sxtb	r2, r3
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	f003 0307 	and.w	r3, r3, #7
 80021f6:	2101      	movs	r1, #1
 80021f8:	fa01 f303 	lsl.w	r3, r1, r3
 80021fc:	b25b      	sxtb	r3, r3
 80021fe:	4313      	orrs	r3, r2
 8002200:	b25a      	sxtb	r2, r3
 8002202:	4601      	mov	r1, r0
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	440b      	add	r3, r1
 8002208:	b2d2      	uxtb	r2, r2
 800220a:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 6 && i < strlen(error_str); i++) {
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	3301      	adds	r3, #1
 8002210:	60fb      	str	r3, [r7, #12]
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	2b05      	cmp	r3, #5
 8002216:	dc06      	bgt.n	8002226 <pack_error_code+0x7e>
 8002218:	6878      	ldr	r0, [r7, #4]
 800221a:	f7fe f859 	bl	80002d0 <strlen>
 800221e:	4602      	mov	r2, r0
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	429a      	cmp	r2, r3
 8002224:	d8d3      	bhi.n	80021ce <pack_error_code+0x26>
        }
    }
}
 8002226:	bf00      	nop
 8002228:	3710      	adds	r7, #16
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <pack_rhrh>:

/* RHRH kodunu 2 byte'a paketleme */
void pack_rhrh(const char* rhrh_str, uint8_t* packed) {
 800222e:	b580      	push	{r7, lr}
 8002230:	b084      	sub	sp, #16
 8002232:	af00      	add	r7, sp, #0
 8002234:	6078      	str	r0, [r7, #4]
 8002236:	6039      	str	r1, [r7, #0]
    // 4 karakteri 2 byte'a dntr
    packed[0] = 0;
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	2200      	movs	r2, #0
 800223c:	701a      	strb	r2, [r3, #0]
    packed[1] = 0;
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	3301      	adds	r3, #1
 8002242:	2200      	movs	r2, #0
 8002244:	701a      	strb	r2, [r3, #0]

    for (int i = 0; i < 4 && i < strlen(rhrh_str); i++) {
 8002246:	2300      	movs	r3, #0
 8002248:	60fb      	str	r3, [r7, #12]
 800224a:	e02f      	b.n	80022ac <pack_rhrh+0x7e>
        if (i < 2) {
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	2b01      	cmp	r3, #1
 8002250:	dc13      	bgt.n	800227a <pack_rhrh+0x4c>
            packed[0] |= ((rhrh_str[i] - '0') << (i * 4));
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	b25a      	sxtb	r2, r3
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	6879      	ldr	r1, [r7, #4]
 800225c:	440b      	add	r3, r1
 800225e:	781b      	ldrb	r3, [r3, #0]
 8002260:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	fa01 f303 	lsl.w	r3, r1, r3
 800226c:	b25b      	sxtb	r3, r3
 800226e:	4313      	orrs	r3, r2
 8002270:	b25b      	sxtb	r3, r3
 8002272:	b2da      	uxtb	r2, r3
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	701a      	strb	r2, [r3, #0]
 8002278:	e015      	b.n	80022a6 <pack_rhrh+0x78>
        } else {
            packed[1] |= ((rhrh_str[i] - '0') << ((i-2) * 4));
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	3301      	adds	r3, #1
 800227e:	781b      	ldrb	r3, [r3, #0]
 8002280:	b25a      	sxtb	r2, r3
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	6879      	ldr	r1, [r7, #4]
 8002286:	440b      	add	r3, r1
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	3b02      	subs	r3, #2
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	fa01 f303 	lsl.w	r3, r1, r3
 8002298:	b25b      	sxtb	r3, r3
 800229a:	4313      	orrs	r3, r2
 800229c:	b25a      	sxtb	r2, r3
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	3301      	adds	r3, #1
 80022a2:	b2d2      	uxtb	r2, r2
 80022a4:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4 && i < strlen(rhrh_str); i++) {
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	3301      	adds	r3, #1
 80022aa:	60fb      	str	r3, [r7, #12]
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	2b03      	cmp	r3, #3
 80022b0:	dc06      	bgt.n	80022c0 <pack_rhrh+0x92>
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f7fe f80c 	bl	80002d0 <strlen>
 80022b8:	4602      	mov	r2, r0
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	429a      	cmp	r2, r3
 80022be:	d8c5      	bhi.n	800224c <pack_rhrh+0x1e>
        }
    }
}
 80022c0:	bf00      	nop
 80022c2:	3710      	adds	r7, #16
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <CreateBinaryTelemetryPacket>:

/* CreateBinaryTelemetryPacket fonksiyonunda ynelim verilerinin hassasiyetini arttrma */
void CreateBinaryTelemetryPacket(BinaryTelemetryPacket_t* packet, OptimizedTelemetriPaketi_TypeDef* telemetry) {
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b084      	sub	sp, #16
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	6039      	str	r1, [r7, #0]
    // Yapy nce temizle
    memset(packet, 0, sizeof(BinaryTelemetryPacket_t));
 80022d2:	223a      	movs	r2, #58	@ 0x3a
 80022d4:	2100      	movs	r1, #0
 80022d6:	6878      	ldr	r0, [r7, #4]
 80022d8:	f00f fb85 	bl	80119e6 <memset>

    // aretileri ayarla
    packet->start_marker = 'S';
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2253      	movs	r2, #83	@ 0x53
 80022e0:	701a      	strb	r2, [r3, #0]
    packet->end_marker = 'E';
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2245      	movs	r2, #69	@ 0x45
 80022e6:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37

    // Verileri uygun lekleme ile doldur
    packet->packet_number = telemetry->package_count;
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f8c3 2001 	str.w	r2, [r3, #1]
    packet->satellite_status = telemetry->satallite_status;
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	791a      	ldrb	r2, [r3, #4]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	715a      	strb	r2, [r3, #5]

    // Hata kodunu paketle
    pack_error_code(telemetry->error_code, packet->error_code);
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	1d5a      	adds	r2, r3, #5
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	3306      	adds	r3, #6
 8002304:	4619      	mov	r1, r3
 8002306:	4610      	mov	r0, r2
 8002308:	f7ff ff4e 	bl	80021a8 <pack_error_code>

    // Zaman damgasn boot'tan bu yana geen saniyeye dntr
    uint32_t current_tick = HAL_GetTick();
 800230c:	f004 fc3e 	bl	8006b8c <HAL_GetTick>
 8002310:	60f8      	str	r0, [r7, #12]
    packet->timestamp = current_tick / 1000;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	4ac1      	ldr	r2, [pc, #772]	@ (800261c <CreateBinaryTelemetryPacket+0x354>)
 8002316:	fba2 2303 	umull	r2, r3, r2, r3
 800231a:	099a      	lsrs	r2, r3, #6
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	f8c3 2009 	str.w	r2, [r3, #9]

    // Basn deerlerini lekle (Pa -> hPa, 0-1200 hPa aral ile snrla)
    // 1 ondalk basamak hassasiyet (rn: 101.3 hPa)
    packet->pressure1 = (uint16_t)(constrain(telemetry->pressure1 / 100.0f, 0, 1200) * 10.0f);
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	edd3 7a05 	vldr	s15, [r3, #20]
 8002328:	eddf 6abd 	vldr	s13, [pc, #756]	@ 8002620 <CreateBinaryTelemetryPacket+0x358>
 800232c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002330:	ed9f 1abc 	vldr	s2, [pc, #752]	@ 8002624 <CreateBinaryTelemetryPacket+0x35c>
 8002334:	eddf 0abc 	vldr	s1, [pc, #752]	@ 8002628 <CreateBinaryTelemetryPacket+0x360>
 8002338:	eeb0 0a47 	vmov.f32	s0, s14
 800233c:	f7ff feec 	bl	8002118 <constrain>
 8002340:	eef0 7a40 	vmov.f32	s15, s0
 8002344:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002348:	ee67 7a87 	vmul.f32	s15, s15, s14
 800234c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002350:	ee17 3a90 	vmov	r3, s15
 8002354:	b29a      	uxth	r2, r3
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	f8a3 200d 	strh.w	r2, [r3, #13]
    packet->pressure2 = (uint16_t)(constrain(telemetry->pressure2 / 100.0f, 0, 1200) * 10.0f);
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	edd3 7a06 	vldr	s15, [r3, #24]
 8002362:	eddf 6aaf 	vldr	s13, [pc, #700]	@ 8002620 <CreateBinaryTelemetryPacket+0x358>
 8002366:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800236a:	ed9f 1aae 	vldr	s2, [pc, #696]	@ 8002624 <CreateBinaryTelemetryPacket+0x35c>
 800236e:	eddf 0aae 	vldr	s1, [pc, #696]	@ 8002628 <CreateBinaryTelemetryPacket+0x360>
 8002372:	eeb0 0a47 	vmov.f32	s0, s14
 8002376:	f7ff fecf 	bl	8002118 <constrain>
 800237a:	eef0 7a40 	vmov.f32	s15, s0
 800237e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002382:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002386:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800238a:	ee17 3a90 	vmov	r3, s15
 800238e:	b29a      	uxth	r2, r3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f8a3 200f 	strh.w	r2, [r3, #15]

    // Ykseklik deerlerini lekle (2 ondalk basamak hassasiyet)
    // -1000 ila +10000 metre ile snrla, 0.01m znrlk
    packet->altitude1 = (int16_t)(constrain(telemetry->altitude1, -1000, 10000) * 100.0f);
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	edd3 7a07 	vldr	s15, [r3, #28]
 800239c:	ed9f 1aa3 	vldr	s2, [pc, #652]	@ 800262c <CreateBinaryTelemetryPacket+0x364>
 80023a0:	eddf 0aa3 	vldr	s1, [pc, #652]	@ 8002630 <CreateBinaryTelemetryPacket+0x368>
 80023a4:	eeb0 0a67 	vmov.f32	s0, s15
 80023a8:	f7ff feb6 	bl	8002118 <constrain>
 80023ac:	eef0 7a40 	vmov.f32	s15, s0
 80023b0:	ed9f 7a9b 	vldr	s14, [pc, #620]	@ 8002620 <CreateBinaryTelemetryPacket+0x358>
 80023b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023bc:	ee17 3a90 	vmov	r3, s15
 80023c0:	b21a      	sxth	r2, r3
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	f8a3 2011 	strh.w	r2, [r3, #17]
    packet->altitude2 = (int16_t)(constrain(telemetry->altitude2, -1000, 10000) * 100.0f);
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	edd3 7a08 	vldr	s15, [r3, #32]
 80023ce:	ed9f 1a97 	vldr	s2, [pc, #604]	@ 800262c <CreateBinaryTelemetryPacket+0x364>
 80023d2:	eddf 0a97 	vldr	s1, [pc, #604]	@ 8002630 <CreateBinaryTelemetryPacket+0x368>
 80023d6:	eeb0 0a67 	vmov.f32	s0, s15
 80023da:	f7ff fe9d 	bl	8002118 <constrain>
 80023de:	eef0 7a40 	vmov.f32	s15, s0
 80023e2:	ed9f 7a8f 	vldr	s14, [pc, #572]	@ 8002620 <CreateBinaryTelemetryPacket+0x358>
 80023e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023ee:	ee17 3a90 	vmov	r3, s15
 80023f2:	b21a      	sxth	r2, r3
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	f8a3 2013 	strh.w	r2, [r3, #19]

    // rtifa fark (0-255 metre ile snrla, 0.01m znrlk)
    packet->alt_difference = (uint16_t)(constrain(telemetry->diff_altitude, 0, 255) * 100.0f);
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002400:	ed9f 1a8c 	vldr	s2, [pc, #560]	@ 8002634 <CreateBinaryTelemetryPacket+0x36c>
 8002404:	eddf 0a88 	vldr	s1, [pc, #544]	@ 8002628 <CreateBinaryTelemetryPacket+0x360>
 8002408:	eeb0 0a67 	vmov.f32	s0, s15
 800240c:	f7ff fe84 	bl	8002118 <constrain>
 8002410:	eef0 7a40 	vmov.f32	s15, s0
 8002414:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 8002620 <CreateBinaryTelemetryPacket+0x358>
 8002418:	ee67 7a87 	vmul.f32	s15, s15, s14
 800241c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002420:	ee17 3a90 	vmov	r3, s15
 8002424:	b29a      	uxth	r2, r3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f8a3 2015 	strh.w	r2, [r3, #21]

    // ni hz (0-255 m/s ile snrla, 0.01 m/s znrlk)
    packet->descent_speed = (uint16_t)(constrain(telemetry->landing_speed, 0, 255) * 100.0f);
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8002432:	ed9f 1a80 	vldr	s2, [pc, #512]	@ 8002634 <CreateBinaryTelemetryPacket+0x36c>
 8002436:	eddf 0a7c 	vldr	s1, [pc, #496]	@ 8002628 <CreateBinaryTelemetryPacket+0x360>
 800243a:	eeb0 0a67 	vmov.f32	s0, s15
 800243e:	f7ff fe6b 	bl	8002118 <constrain>
 8002442:	eef0 7a40 	vmov.f32	s15, s0
 8002446:	ed9f 7a76 	vldr	s14, [pc, #472]	@ 8002620 <CreateBinaryTelemetryPacket+0x358>
 800244a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800244e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002452:	ee17 3a90 	vmov	r3, s15
 8002456:	b29a      	uxth	r2, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f8a3 2017 	strh.w	r2, [r3, #23]

    // Scaklk (-128 ila +127 C ile snrla, 0.1C znrlk)
    packet->temperature = (int16_t)(constrain(telemetry->temperature, -128, 127) * 10.0f);
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002464:	ed9f 1a74 	vldr	s2, [pc, #464]	@ 8002638 <CreateBinaryTelemetryPacket+0x370>
 8002468:	eddf 0a74 	vldr	s1, [pc, #464]	@ 800263c <CreateBinaryTelemetryPacket+0x374>
 800246c:	eeb0 0a67 	vmov.f32	s0, s15
 8002470:	f7ff fe52 	bl	8002118 <constrain>
 8002474:	eef0 7a40 	vmov.f32	s15, s0
 8002478:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800247c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002480:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002484:	ee17 3a90 	vmov	r3, s15
 8002488:	b21a      	sxth	r2, r3
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	f8a3 2019 	strh.w	r2, [r3, #25]

    // Pil gerilimi (0-25.5V, 0.01V znrlk)
    packet->battery_voltage = (uint16_t)(constrain(telemetry->battery_voltage, 0, 25.5) * 100.0f);
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8002496:	ed9f 1a6a 	vldr	s2, [pc, #424]	@ 8002640 <CreateBinaryTelemetryPacket+0x378>
 800249a:	eddf 0a63 	vldr	s1, [pc, #396]	@ 8002628 <CreateBinaryTelemetryPacket+0x360>
 800249e:	eeb0 0a67 	vmov.f32	s0, s15
 80024a2:	f7ff fe39 	bl	8002118 <constrain>
 80024a6:	eef0 7a40 	vmov.f32	s15, s0
 80024aa:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8002620 <CreateBinaryTelemetryPacket+0x358>
 80024ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024b6:	ee17 3a90 	vmov	r3, s15
 80024ba:	b29a      	uxth	r2, r3
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f8a3 201b 	strh.w	r2, [r3, #27]

    // GPS koordinatlar (lekli tam saylar)
    packet->latitude = convert_gps_coordinate(telemetry->gps1_latitude);
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	ed93 7b0e 	vldr	d7, [r3, #56]	@ 0x38
 80024c8:	eeb0 0a47 	vmov.f32	s0, s14
 80024cc:	eef0 0a67 	vmov.f32	s1, s15
 80024d0:	f7ff fe4e 	bl	8002170 <convert_gps_coordinate>
 80024d4:	4602      	mov	r2, r0
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	f8c3 201d 	str.w	r2, [r3, #29]
    packet->longitude = convert_gps_coordinate(telemetry->gps1_longitude);
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	ed93 7b10 	vldr	d7, [r3, #64]	@ 0x40
 80024e2:	eeb0 0a47 	vmov.f32	s0, s14
 80024e6:	eef0 0a67 	vmov.f32	s1, s15
 80024ea:	f7ff fe41 	bl	8002170 <convert_gps_coordinate>
 80024ee:	4602      	mov	r2, r0
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	f8c3 2021 	str.w	r2, [r3, #33]	@ 0x21

    // GPS ykseklii (-1000 ila +10000 metre ile snrla, 0.01m znrlk)
    packet->gps_altitude = (int16_t)(constrain(telemetry->gps1_altitude, -1000, 10000) * 100.0f);
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80024fc:	ed9f 1a4b 	vldr	s2, [pc, #300]	@ 800262c <CreateBinaryTelemetryPacket+0x364>
 8002500:	eddf 0a4b 	vldr	s1, [pc, #300]	@ 8002630 <CreateBinaryTelemetryPacket+0x368>
 8002504:	eeb0 0a67 	vmov.f32	s0, s15
 8002508:	f7ff fe06 	bl	8002118 <constrain>
 800250c:	eef0 7a40 	vmov.f32	s15, s0
 8002510:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8002620 <CreateBinaryTelemetryPacket+0x358>
 8002514:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002518:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800251c:	ee17 3a90 	vmov	r3, s15
 8002520:	b21a      	sxth	r2, r3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	f8a3 2025 	strh.w	r2, [r3, #37]	@ 0x25

    // Ynelim (-180 ila +180 derece ile snrla, 0.01 derece znrlk)
    // Deerler 0.00 olsa bile yine de leklendirilip gnderiliyor
    packet->pitch = (int16_t)(telemetry->pitch * 100.0f);  // 0.01 derece hassasiyet
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800252e:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8002620 <CreateBinaryTelemetryPacket+0x358>
 8002532:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002536:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800253a:	ee17 3a90 	vmov	r3, s15
 800253e:	b21a      	sxth	r2, r3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	f8a3 2027 	strh.w	r2, [r3, #39]	@ 0x27
    packet->roll = (int16_t)(telemetry->roll * 100.0f);    // 0.01 derece hassasiyet
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 800254c:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8002620 <CreateBinaryTelemetryPacket+0x358>
 8002550:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002554:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002558:	ee17 3a90 	vmov	r3, s15
 800255c:	b21a      	sxth	r2, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	f8a3 2029 	strh.w	r2, [r3, #41]	@ 0x29
    packet->yaw = (int16_t)(telemetry->yaw * 100.0f);      // 0.01 derece hassasiyet
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 800256a:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8002620 <CreateBinaryTelemetryPacket+0x358>
 800256e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002572:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002576:	ee17 3a90 	vmov	r3, s15
 800257a:	b21a      	sxth	r2, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f8a3 202b 	strh.w	r2, [r3, #43]	@ 0x2b

    // RHRH paketleme
    pack_rhrh(telemetry->rhrh, packet->rhrh);
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	f103 0258 	add.w	r2, r3, #88	@ 0x58
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	332d      	adds	r3, #45	@ 0x2d
 800258c:	4619      	mov	r1, r3
 800258e:	4610      	mov	r0, r2
 8002590:	f7ff fe4d 	bl	800222e <pack_rhrh>

    // IoT sensrleri (-128 ila +127 C ile snrla, 0.1C znrlk)
    packet->iot_sensor1 = (int16_t)(constrain(telemetry->iot_s1_data, -128, 127) * 10.0f);
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800259a:	ed9f 1a27 	vldr	s2, [pc, #156]	@ 8002638 <CreateBinaryTelemetryPacket+0x370>
 800259e:	eddf 0a27 	vldr	s1, [pc, #156]	@ 800263c <CreateBinaryTelemetryPacket+0x374>
 80025a2:	eeb0 0a67 	vmov.f32	s0, s15
 80025a6:	f7ff fdb7 	bl	8002118 <constrain>
 80025aa:	eef0 7a40 	vmov.f32	s15, s0
 80025ae:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80025b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025ba:	ee17 3a90 	vmov	r3, s15
 80025be:	b21a      	sxth	r2, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f8a3 202f 	strh.w	r2, [r3, #47]	@ 0x2f
    packet->iot_sensor2 = (int16_t)(constrain(telemetry->iot_s2_data, -128, 127) * 10.0f);
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 80025cc:	ed9f 1a1a 	vldr	s2, [pc, #104]	@ 8002638 <CreateBinaryTelemetryPacket+0x370>
 80025d0:	eddf 0a1a 	vldr	s1, [pc, #104]	@ 800263c <CreateBinaryTelemetryPacket+0x374>
 80025d4:	eeb0 0a67 	vmov.f32	s0, s15
 80025d8:	f7ff fd9e 	bl	8002118 <constrain>
 80025dc:	eef0 7a40 	vmov.f32	s15, s0
 80025e0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80025e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025ec:	ee17 3a90 	vmov	r3, s15
 80025f0:	b21a      	sxth	r2, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	f8a3 2031 	strh.w	r2, [r3, #49]	@ 0x31

    // Takm numaras
    packet->team_number = telemetry->team_no;
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	f8c3 2033 	str.w	r2, [r3, #51]	@ 0x33

    // CRC hesapla (CRC alannn kendisi hari)
    packet->crc = calculate_crc16((uint8_t*)packet, sizeof(BinaryTelemetryPacket_t) - 2);
 8002602:	2138      	movs	r1, #56	@ 0x38
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f7ff fd49 	bl	800209c <calculate_crc16>
 800260a:	4603      	mov	r3, r0
 800260c:	461a      	mov	r2, r3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	871a      	strh	r2, [r3, #56]	@ 0x38
}
 8002612:	bf00      	nop
 8002614:	3710      	adds	r7, #16
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	10624dd3 	.word	0x10624dd3
 8002620:	42c80000 	.word	0x42c80000
 8002624:	44960000 	.word	0x44960000
 8002628:	00000000 	.word	0x00000000
 800262c:	461c4000 	.word	0x461c4000
 8002630:	c47a0000 	.word	0xc47a0000
 8002634:	437f0000 	.word	0x437f0000
 8002638:	42fe0000 	.word	0x42fe0000
 800263c:	c3000000 	.word	0xc3000000
 8002640:	41cc0000 	.word	0x41cc0000

08002644 <CreateShortTimeString>:

/* Ksa zaman formatnda string olutur */
void CreateShortTimeString(char* time_str) {
 8002644:	b580      	push	{r7, lr}
 8002646:	b088      	sub	sp, #32
 8002648:	af02      	add	r7, sp, #8
 800264a:	6078      	str	r0, [r7, #4]
    uint32_t current_tick = HAL_GetTick();
 800264c:	f004 fa9e 	bl	8006b8c <HAL_GetTick>
 8002650:	6178      	str	r0, [r7, #20]
    uint32_t seconds_total = current_tick / 1000;
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	4a1e      	ldr	r2, [pc, #120]	@ (80026d0 <CreateShortTimeString+0x8c>)
 8002656:	fba2 2303 	umull	r2, r3, r2, r3
 800265a:	099b      	lsrs	r3, r3, #6
 800265c:	613b      	str	r3, [r7, #16]

    uint8_t hours = (seconds_total / 3600) % 24;
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	4a1c      	ldr	r2, [pc, #112]	@ (80026d4 <CreateShortTimeString+0x90>)
 8002662:	fba2 2303 	umull	r2, r3, r2, r3
 8002666:	0ad9      	lsrs	r1, r3, #11
 8002668:	4b1b      	ldr	r3, [pc, #108]	@ (80026d8 <CreateShortTimeString+0x94>)
 800266a:	fba3 2301 	umull	r2, r3, r3, r1
 800266e:	091a      	lsrs	r2, r3, #4
 8002670:	4613      	mov	r3, r2
 8002672:	005b      	lsls	r3, r3, #1
 8002674:	4413      	add	r3, r2
 8002676:	00db      	lsls	r3, r3, #3
 8002678:	1aca      	subs	r2, r1, r3
 800267a:	4613      	mov	r3, r2
 800267c:	73fb      	strb	r3, [r7, #15]
    uint8_t minutes = (seconds_total / 60) % 60;
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	4a16      	ldr	r2, [pc, #88]	@ (80026dc <CreateShortTimeString+0x98>)
 8002682:	fba2 2303 	umull	r2, r3, r2, r3
 8002686:	0959      	lsrs	r1, r3, #5
 8002688:	4b14      	ldr	r3, [pc, #80]	@ (80026dc <CreateShortTimeString+0x98>)
 800268a:	fba3 2301 	umull	r2, r3, r3, r1
 800268e:	095a      	lsrs	r2, r3, #5
 8002690:	4613      	mov	r3, r2
 8002692:	011b      	lsls	r3, r3, #4
 8002694:	1a9b      	subs	r3, r3, r2
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	1aca      	subs	r2, r1, r3
 800269a:	4613      	mov	r3, r2
 800269c:	73bb      	strb	r3, [r7, #14]
    uint8_t seconds = seconds_total % 60;
 800269e:	6939      	ldr	r1, [r7, #16]
 80026a0:	4b0e      	ldr	r3, [pc, #56]	@ (80026dc <CreateShortTimeString+0x98>)
 80026a2:	fba3 2301 	umull	r2, r3, r3, r1
 80026a6:	095a      	lsrs	r2, r3, #5
 80026a8:	4613      	mov	r3, r2
 80026aa:	011b      	lsls	r3, r3, #4
 80026ac:	1a9b      	subs	r3, r3, r2
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	1aca      	subs	r2, r1, r3
 80026b2:	4613      	mov	r3, r2
 80026b4:	737b      	strb	r3, [r7, #13]

    sprintf(time_str, "%02d%02d%02d", hours, minutes, seconds);
 80026b6:	7bfa      	ldrb	r2, [r7, #15]
 80026b8:	7bb9      	ldrb	r1, [r7, #14]
 80026ba:	7b7b      	ldrb	r3, [r7, #13]
 80026bc:	9300      	str	r3, [sp, #0]
 80026be:	460b      	mov	r3, r1
 80026c0:	4907      	ldr	r1, [pc, #28]	@ (80026e0 <CreateShortTimeString+0x9c>)
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f00f f92a 	bl	801191c <siprintf>
}
 80026c8:	bf00      	nop
 80026ca:	3718      	adds	r7, #24
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	10624dd3 	.word	0x10624dd3
 80026d4:	91a2b3c5 	.word	0x91a2b3c5
 80026d8:	aaaaaaab 	.word	0xaaaaaaab
 80026dc:	88888889 	.word	0x88888889
 80026e0:	080159c0 	.word	0x080159c0

080026e4 <UpdateOptimizedSatelliteStatus>:

/* Optimize edilmi uydu durumu gncelleme */
uint8_t UpdateOptimizedSatelliteStatus(OptimizedTelemetriPaketi_TypeDef *telemetri_paketi,float previous_altitude) {
 80026e4:	b480      	push	{r7}
 80026e6:	b085      	sub	sp, #20
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	ed87 0a00 	vstr	s0, [r7]
    static uint8_t previous_status = 0;
    static float max_altitude = 0;
    uint8_t sistem_statusu = 0 ; // Varsaylan: Uua Hazr
 80026f0:	2300      	movs	r3, #0
 80026f2:	73fb      	strb	r3, [r7, #15]

    // Maksimum ykseklii takip et
    if (telemetri_paketi->altitude1 > max_altitude) {
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	ed93 7a07 	vldr	s14, [r3, #28]
 80026fa:	4b59      	ldr	r3, [pc, #356]	@ (8002860 <UpdateOptimizedSatelliteStatus+0x17c>)
 80026fc:	edd3 7a00 	vldr	s15, [r3]
 8002700:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002704:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002708:	dd03      	ble.n	8002712 <UpdateOptimizedSatelliteStatus+0x2e>
        max_altitude = telemetri_paketi->altitude1;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	69db      	ldr	r3, [r3, #28]
 800270e:	4a54      	ldr	r2, [pc, #336]	@ (8002860 <UpdateOptimizedSatelliteStatus+0x17c>)
 8002710:	6013      	str	r3, [r2, #0]
    }

    // Ykseklik bazl durum gncellemesi
    if (telemetri_paketi->altitude1 < 5.0 && max_altitude < 10.0) {
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	edd3 7a07 	vldr	s15, [r3, #28]
 8002718:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800271c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002724:	d50c      	bpl.n	8002740 <UpdateOptimizedSatelliteStatus+0x5c>
 8002726:	4b4e      	ldr	r3, [pc, #312]	@ (8002860 <UpdateOptimizedSatelliteStatus+0x17c>)
 8002728:	edd3 7a00 	vldr	s15, [r3]
 800272c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002730:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002734:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002738:	d502      	bpl.n	8002740 <UpdateOptimizedSatelliteStatus+0x5c>
        sistem_statusu = 0; // Uua Hazr (henz ykselmemi)
 800273a:	2300      	movs	r3, #0
 800273c:	73fb      	strb	r3, [r7, #15]
 800273e:	e083      	b.n	8002848 <UpdateOptimizedSatelliteStatus+0x164>
    }
    else if (telemetri_paketi->altitude1 > previous_altitude && telemetri_paketi->altitude2 > 50.0) {
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	edd3 7a07 	vldr	s15, [r3, #28]
 8002746:	ed97 7a00 	vldr	s14, [r7]
 800274a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800274e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002752:	d50c      	bpl.n	800276e <UpdateOptimizedSatelliteStatus+0x8a>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	edd3 7a08 	vldr	s15, [r3, #32]
 800275a:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8002864 <UpdateOptimizedSatelliteStatus+0x180>
 800275e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002766:	dd02      	ble.n	800276e <UpdateOptimizedSatelliteStatus+0x8a>
        sistem_statusu = 1; // Ykselme (ykseliyor)
 8002768:	2301      	movs	r3, #1
 800276a:	73fb      	strb	r3, [r7, #15]
 800276c:	e06c      	b.n	8002848 <UpdateOptimizedSatelliteStatus+0x164>
    }
    else if (telemetri_paketi->altitude1 > 400.0 && previous_status == 1) {
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	edd3 7a07 	vldr	s15, [r3, #28]
 8002774:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8002868 <UpdateOptimizedSatelliteStatus+0x184>
 8002778:	eef4 7ac7 	vcmpe.f32	s15, s14
 800277c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002780:	dd06      	ble.n	8002790 <UpdateOptimizedSatelliteStatus+0xac>
 8002782:	4b3a      	ldr	r3, [pc, #232]	@ (800286c <UpdateOptimizedSatelliteStatus+0x188>)
 8002784:	781b      	ldrb	r3, [r3, #0]
 8002786:	2b01      	cmp	r3, #1
 8002788:	d102      	bne.n	8002790 <UpdateOptimizedSatelliteStatus+0xac>
        sistem_statusu = 2; // Model Uydu ni (400m'den sonra)
 800278a:	2302      	movs	r3, #2
 800278c:	73fb      	strb	r3, [r7, #15]
 800278e:	e05b      	b.n	8002848 <UpdateOptimizedSatelliteStatus+0x164>
    }
    else if (telemetri_paketi->altitude1 <= 400.0 && telemetri_paketi->altitude1 > 50.0 && max_altitude > 400.0) {
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	edd3 7a07 	vldr	s15, [r3, #28]
 8002796:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8002868 <UpdateOptimizedSatelliteStatus+0x184>
 800279a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800279e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027a2:	d81d      	bhi.n	80027e0 <UpdateOptimizedSatelliteStatus+0xfc>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	edd3 7a07 	vldr	s15, [r3, #28]
 80027aa:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8002864 <UpdateOptimizedSatelliteStatus+0x180>
 80027ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027b6:	dd13      	ble.n	80027e0 <UpdateOptimizedSatelliteStatus+0xfc>
 80027b8:	4b29      	ldr	r3, [pc, #164]	@ (8002860 <UpdateOptimizedSatelliteStatus+0x17c>)
 80027ba:	edd3 7a00 	vldr	s15, [r3]
 80027be:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8002868 <UpdateOptimizedSatelliteStatus+0x184>
 80027c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027ca:	dd09      	ble.n	80027e0 <UpdateOptimizedSatelliteStatus+0xfc>
        if (previous_status <= 2) {
 80027cc:	4b27      	ldr	r3, [pc, #156]	@ (800286c <UpdateOptimizedSatelliteStatus+0x188>)
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	2b02      	cmp	r3, #2
 80027d2:	d802      	bhi.n	80027da <UpdateOptimizedSatelliteStatus+0xf6>
            sistem_statusu = 2; // Model Uydu ni devam ediyor
 80027d4:	2302      	movs	r3, #2
 80027d6:	73fb      	strb	r3, [r7, #15]
        if (previous_status <= 2) {
 80027d8:	e036      	b.n	8002848 <UpdateOptimizedSatelliteStatus+0x164>
        } else {
            sistem_statusu = 3; // Ayrlma gerekleti
 80027da:	2303      	movs	r3, #3
 80027dc:	73fb      	strb	r3, [r7, #15]
        if (previous_status <= 2) {
 80027de:	e033      	b.n	8002848 <UpdateOptimizedSatelliteStatus+0x164>
        }
    }
    else if (telemetri_paketi->altitude1 <= 50.0 && max_altitude > 400.0) {
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	edd3 7a07 	vldr	s15, [r3, #28]
 80027e6:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8002864 <UpdateOptimizedSatelliteStatus+0x180>
 80027ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027f2:	d817      	bhi.n	8002824 <UpdateOptimizedSatelliteStatus+0x140>
 80027f4:	4b1a      	ldr	r3, [pc, #104]	@ (8002860 <UpdateOptimizedSatelliteStatus+0x17c>)
 80027f6:	edd3 7a00 	vldr	s15, [r3]
 80027fa:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8002868 <UpdateOptimizedSatelliteStatus+0x184>
 80027fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002806:	dd0d      	ble.n	8002824 <UpdateOptimizedSatelliteStatus+0x140>
        if (previous_status == 2) {
 8002808:	4b18      	ldr	r3, [pc, #96]	@ (800286c <UpdateOptimizedSatelliteStatus+0x188>)
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	2b02      	cmp	r3, #2
 800280e:	d102      	bne.n	8002816 <UpdateOptimizedSatelliteStatus+0x132>
            sistem_statusu = 3; // Ayrlma (400m'den dtkten sonra)
 8002810:	2303      	movs	r3, #3
 8002812:	73fb      	strb	r3, [r7, #15]
        if (previous_status == 2) {
 8002814:	e017      	b.n	8002846 <UpdateOptimizedSatelliteStatus+0x162>
        } else if (previous_status == 3) {
 8002816:	4b15      	ldr	r3, [pc, #84]	@ (800286c <UpdateOptimizedSatelliteStatus+0x188>)
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	2b03      	cmp	r3, #3
 800281c:	d113      	bne.n	8002846 <UpdateOptimizedSatelliteStatus+0x162>
            sistem_statusu = 4; // Grev Yk ni
 800281e:	2304      	movs	r3, #4
 8002820:	73fb      	strb	r3, [r7, #15]
        if (previous_status == 2) {
 8002822:	e010      	b.n	8002846 <UpdateOptimizedSatelliteStatus+0x162>
        }
    }
    else if (telemetri_paketi->altitude1 <= 10.0 && previous_status >= 3) {
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	edd3 7a07 	vldr	s15, [r3, #28]
 800282a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800282e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002836:	d807      	bhi.n	8002848 <UpdateOptimizedSatelliteStatus+0x164>
 8002838:	4b0c      	ldr	r3, [pc, #48]	@ (800286c <UpdateOptimizedSatelliteStatus+0x188>)
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	2b02      	cmp	r3, #2
 800283e:	d903      	bls.n	8002848 <UpdateOptimizedSatelliteStatus+0x164>
        sistem_statusu = 5; // Kurtarma (yere indi)
 8002840:	2305      	movs	r3, #5
 8002842:	73fb      	strb	r3, [r7, #15]
 8002844:	e000      	b.n	8002848 <UpdateOptimizedSatelliteStatus+0x164>
        if (previous_status == 2) {
 8002846:	bf00      	nop
    }

    previous_status = sistem_statusu;
 8002848:	4a08      	ldr	r2, [pc, #32]	@ (800286c <UpdateOptimizedSatelliteStatus+0x188>)
 800284a:	7bfb      	ldrb	r3, [r7, #15]
 800284c:	7013      	strb	r3, [r2, #0]
    return previous_status;
 800284e:	4b07      	ldr	r3, [pc, #28]	@ (800286c <UpdateOptimizedSatelliteStatus+0x188>)
 8002850:	781b      	ldrb	r3, [r3, #0]
}
 8002852:	4618      	mov	r0, r3
 8002854:	3714      	adds	r7, #20
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop
 8002860:	20000320 	.word	0x20000320
 8002864:	42480000 	.word	0x42480000
 8002868:	43c80000 	.word	0x43c80000
 800286c:	20000324 	.word	0x20000324

08002870 <UpdateOptimizedErrorCode>:

/* Optimize edilmi hata kodu oluturma fonksiyonu */
void UpdateOptimizedErrorCode(OptimizedTelemetriPaketi_TypeDef *telemetri_paketi, uint8_t sistem_statusu, char *hata_durumu) {
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	60f8      	str	r0, [r7, #12]
 8002878:	460b      	mov	r3, r1
 800287a:	607a      	str	r2, [r7, #4]
 800287c:	72fb      	strb	r3, [r7, #11]
    // Pozisyon 2: Grev yk ini hz (6-8 m/s dnda = 1)
    // Pozisyon 3: Tayc basn verisi (alnamyorsa = 1)
    // Pozisyon 4: Grev yk konum verisi (alnamyorsa = 1)
    // Pozisyon 5: Ayrlma durumu (gereklemezse = 1)
    // Pozisyon 6: Multi-spektral filtreleme sistemi (almazsa = 1)
    strcpy(hata_durumu, "000000"); // Varsaylan: hata yok
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	4a51      	ldr	r2, [pc, #324]	@ (80029c8 <UpdateOptimizedErrorCode+0x158>)
 8002882:	6810      	ldr	r0, [r2, #0]
 8002884:	6018      	str	r0, [r3, #0]
 8002886:	8891      	ldrh	r1, [r2, #4]
 8002888:	7992      	ldrb	r2, [r2, #6]
 800288a:	8099      	strh	r1, [r3, #4]
 800288c:	719a      	strb	r2, [r3, #6]

    // Model uydu ini hz kontrol (sistem durumu 2'de)
    if (sistem_statusu == 2) {
 800288e:	7afb      	ldrb	r3, [r7, #11]
 8002890:	2b02      	cmp	r3, #2
 8002892:	d116      	bne.n	80028c2 <UpdateOptimizedErrorCode+0x52>
        if (telemetri_paketi->landing_speed < 12.0 || telemetri_paketi->landing_speed > 14.0) {
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800289a:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 800289e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028a6:	d409      	bmi.n	80028bc <UpdateOptimizedErrorCode+0x4c>
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80028ae:	eeb2 7a0c 	vmov.f32	s14, #44	@ 0x41600000  14.0
 80028b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028ba:	dd02      	ble.n	80028c2 <UpdateOptimizedErrorCode+0x52>
            hata_durumu[0] = '1';
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2231      	movs	r2, #49	@ 0x31
 80028c0:	701a      	strb	r2, [r3, #0]
        }
    }

    // Grev yk ini hz kontrol (sistem durumu 4'te)
    if (sistem_statusu == 4) {
 80028c2:	7afb      	ldrb	r3, [r7, #11]
 80028c4:	2b04      	cmp	r3, #4
 80028c6:	d117      	bne.n	80028f8 <UpdateOptimizedErrorCode+0x88>
        if (telemetri_paketi->landing_speed < 6.0 || telemetri_paketi->landing_speed > 8.0) {
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80028ce:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 80028d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028da:	d409      	bmi.n	80028f0 <UpdateOptimizedErrorCode+0x80>
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80028e2:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 80028e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028ee:	dd03      	ble.n	80028f8 <UpdateOptimizedErrorCode+0x88>
            hata_durumu[1] = '1';
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	3301      	adds	r3, #1
 80028f4:	2231      	movs	r2, #49	@ 0x31
 80028f6:	701a      	strb	r2, [r3, #0]
        }
    }

    // Tayc basn verisi kontrol
    if (telemetri_paketi->pressure2 < 50000.0 || telemetri_paketi->pressure2 > 120000.0) {
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	edd3 7a06 	vldr	s15, [r3, #24]
 80028fe:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 80029cc <UpdateOptimizedErrorCode+0x15c>
 8002902:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800290a:	d409      	bmi.n	8002920 <UpdateOptimizedErrorCode+0xb0>
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	edd3 7a06 	vldr	s15, [r3, #24]
 8002912:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80029d0 <UpdateOptimizedErrorCode+0x160>
 8002916:	eef4 7ac7 	vcmpe.f32	s15, s14
 800291a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800291e:	dd03      	ble.n	8002928 <UpdateOptimizedErrorCode+0xb8>
        hata_durumu[2] = '1'; // Anormal basn deeri
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	3302      	adds	r3, #2
 8002924:	2231      	movs	r2, #49	@ 0x31
 8002926:	701a      	strb	r2, [r3, #0]
    }

    // GPS veri kontrol
    if (telemetri_paketi->gps1_latitude == 0.0 && telemetri_paketi->gps1_longitude == 0.0) {
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800292e:	f04f 0200 	mov.w	r2, #0
 8002932:	f04f 0300 	mov.w	r3, #0
 8002936:	f7fe f8f7 	bl	8000b28 <__aeabi_dcmpeq>
 800293a:	4603      	mov	r3, r0
 800293c:	2b00      	cmp	r3, #0
 800293e:	d00f      	beq.n	8002960 <UpdateOptimizedErrorCode+0xf0>
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8002946:	f04f 0200 	mov.w	r2, #0
 800294a:	f04f 0300 	mov.w	r3, #0
 800294e:	f7fe f8eb 	bl	8000b28 <__aeabi_dcmpeq>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d003      	beq.n	8002960 <UpdateOptimizedErrorCode+0xf0>
        hata_durumu[3] = '1'; // GPS veri hatas
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	3303      	adds	r3, #3
 800295c:	2231      	movs	r2, #49	@ 0x31
 800295e:	701a      	strb	r2, [r3, #0]
    }

    // Ayrlma durumu kontrol (400m civarnda)
    if (telemetri_paketi->altitude1 <= 410.0 && telemetri_paketi->altitude1 >= 390.0 && sistem_statusu != 3) {
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	edd3 7a07 	vldr	s15, [r3, #28]
 8002966:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80029d4 <UpdateOptimizedErrorCode+0x164>
 800296a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800296e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002972:	d810      	bhi.n	8002996 <UpdateOptimizedErrorCode+0x126>
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	edd3 7a07 	vldr	s15, [r3, #28]
 800297a:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80029d8 <UpdateOptimizedErrorCode+0x168>
 800297e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002986:	db06      	blt.n	8002996 <UpdateOptimizedErrorCode+0x126>
 8002988:	7afb      	ldrb	r3, [r7, #11]
 800298a:	2b03      	cmp	r3, #3
 800298c:	d003      	beq.n	8002996 <UpdateOptimizedErrorCode+0x126>
        hata_durumu[4] = '1'; // Ayrlma gereklemedi
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	3304      	adds	r3, #4
 8002992:	2231      	movs	r2, #49	@ 0x31
 8002994:	701a      	strb	r2, [r3, #0]
    }

    // Multi-spektral sistem kontrol (RHRH komutu ilenip ilenmedii)
    if (strcmp(telemetri_paketi->rhrh, "0000") == 0 && sistem_statusu >= 3) {
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	3358      	adds	r3, #88	@ 0x58
 800299a:	4910      	ldr	r1, [pc, #64]	@ (80029dc <UpdateOptimizedErrorCode+0x16c>)
 800299c:	4618      	mov	r0, r3
 800299e:	f7fd fc37 	bl	8000210 <strcmp>
 80029a2:	4603      	mov	r3, r0
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d106      	bne.n	80029b6 <UpdateOptimizedErrorCode+0x146>
 80029a8:	7afb      	ldrb	r3, [r7, #11]
 80029aa:	2b02      	cmp	r3, #2
 80029ac:	d903      	bls.n	80029b6 <UpdateOptimizedErrorCode+0x146>
        hata_durumu[5] = '1'; // Filtreleme sistemi almyor
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	3305      	adds	r3, #5
 80029b2:	2231      	movs	r2, #49	@ 0x31
 80029b4:	701a      	strb	r2, [r3, #0]
    }
    hata_durumu[6] = '\0';
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	3306      	adds	r3, #6
 80029ba:	2200      	movs	r2, #0
 80029bc:	701a      	strb	r2, [r3, #0]
}
 80029be:	bf00      	nop
 80029c0:	3710      	adds	r7, #16
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	080159d0 	.word	0x080159d0
 80029cc:	47435000 	.word	0x47435000
 80029d0:	47ea6000 	.word	0x47ea6000
 80029d4:	43cd0000 	.word	0x43cd0000
 80029d8:	43c30000 	.word	0x43c30000
 80029dc:	080159d8 	.word	0x080159d8

080029e0 <prv_parse_number>:
 * \param[in]       gh: GPS handle
 * \param[in]       t: Text to parse. Set to `NULL` to parse current GPS term
 * \return          Parsed integer
 */
static int32_t
prv_parse_number(lwgps_t* gh, const char* t) {
 80029e0:	b480      	push	{r7}
 80029e2:	b085      	sub	sp, #20
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	6039      	str	r1, [r7, #0]
    int32_t res = 0;
 80029ea:	2300      	movs	r3, #0
 80029ec:	60fb      	str	r3, [r7, #12]
    uint8_t minus;

    if (t == NULL) {
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d106      	bne.n	8002a02 <prv_parse_number+0x22>
        t = gh->p.term_str;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	3371      	adds	r3, #113	@ 0x71
 80029f8:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; ++t) {}      /* Strip leading spaces */
 80029fa:	e002      	b.n	8002a02 <prv_parse_number+0x22>
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	3301      	adds	r3, #1
 8002a00:	603b      	str	r3, [r7, #0]
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d003      	beq.n	8002a10 <prv_parse_number+0x30>
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	2b20      	cmp	r3, #32
 8002a0e:	d0f5      	beq.n	80029fc <prv_parse_number+0x1c>

    minus = (*t == '-' ? (++t, 1) : 0);
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	2b2d      	cmp	r3, #45	@ 0x2d
 8002a16:	d104      	bne.n	8002a22 <prv_parse_number+0x42>
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	3301      	adds	r3, #1
 8002a1c:	603b      	str	r3, [r7, #0]
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e000      	b.n	8002a24 <prv_parse_number+0x44>
 8002a22:	2300      	movs	r3, #0
 8002a24:	72fb      	strb	r3, [r7, #11]
    for (; t != NULL && CIN(*t); ++t) {
 8002a26:	e00d      	b.n	8002a44 <prv_parse_number+0x64>
        res = 10 * res + CTN(*t);
 8002a28:	68fa      	ldr	r2, [r7, #12]
 8002a2a:	4613      	mov	r3, r2
 8002a2c:	009b      	lsls	r3, r3, #2
 8002a2e:	4413      	add	r3, r2
 8002a30:	005b      	lsls	r3, r3, #1
 8002a32:	461a      	mov	r2, r3
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	781b      	ldrb	r3, [r3, #0]
 8002a38:	3b30      	subs	r3, #48	@ 0x30
 8002a3a:	4413      	add	r3, r2
 8002a3c:	60fb      	str	r3, [r7, #12]
    for (; t != NULL && CIN(*t); ++t) {
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	3301      	adds	r3, #1
 8002a42:	603b      	str	r3, [r7, #0]
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d007      	beq.n	8002a5a <prv_parse_number+0x7a>
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	781b      	ldrb	r3, [r3, #0]
 8002a4e:	2b2f      	cmp	r3, #47	@ 0x2f
 8002a50:	d903      	bls.n	8002a5a <prv_parse_number+0x7a>
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	2b39      	cmp	r3, #57	@ 0x39
 8002a58:	d9e6      	bls.n	8002a28 <prv_parse_number+0x48>
    }
    return minus ? -res : res;
 8002a5a:	7afb      	ldrb	r3, [r7, #11]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d002      	beq.n	8002a66 <prv_parse_number+0x86>
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	425b      	negs	r3, r3
 8002a64:	e000      	b.n	8002a68 <prv_parse_number+0x88>
 8002a66:	68fb      	ldr	r3, [r7, #12]
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3714      	adds	r7, #20
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr

08002a74 <prv_parse_float_number>:
 * \param[in]       gh: GPS handle
 * \param[in]       t: Text to parse. Set to `NULL` to parse current GPS term
 * \return          Parsed double in \ref lwgps_float_t format
 */
static lwgps_float_t
prv_parse_float_number(lwgps_t* gh, const char* t) {
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b084      	sub	sp, #16
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
 8002a7c:	6039      	str	r1, [r7, #0]
    lwgps_float_t res;

    if (t == NULL) {
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d106      	bne.n	8002a92 <prv_parse_float_number+0x1e>
        t = gh->p.term_str;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	3371      	adds	r3, #113	@ 0x71
 8002a88:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; ++t) {}      /* Strip leading spaces */
 8002a8a:	e002      	b.n	8002a92 <prv_parse_float_number+0x1e>
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	3301      	adds	r3, #1
 8002a90:	603b      	str	r3, [r7, #0]
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d003      	beq.n	8002aa0 <prv_parse_float_number+0x2c>
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	781b      	ldrb	r3, [r3, #0]
 8002a9c:	2b20      	cmp	r3, #32
 8002a9e:	d0f5      	beq.n	8002a8c <prv_parse_float_number+0x18>

#if LWGPS_CFG_DOUBLE
    res = strtod(t, NULL);                      /* Parse string to double */
 8002aa0:	2100      	movs	r1, #0
 8002aa2:	6838      	ldr	r0, [r7, #0]
 8002aa4:	f00d ffd2 	bl	8010a4c <strtod>
 8002aa8:	ed87 0b02 	vstr	d0, [r7, #8]
#else /* LWGPS_CFG_DOUBLE */
    res = strtof(t, NULL);                      /* Parse string to float */
#endif /* !LWGPS_CFG_DOUBLE */

    return FLT(res);                            /* Return casted value, based on float size */
 8002aac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ab0:	ec43 2b17 	vmov	d7, r2, r3
}
 8002ab4:	eeb0 0a47 	vmov.f32	s0, s14
 8002ab8:	eef0 0a67 	vmov.f32	s1, s15
 8002abc:	3710      	adds	r7, #16
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
	...

08002ac4 <prv_parse_lat_long>:
 *                  NMEA output for latitude is ddmm.sss and longitude is dddmm.sss
 * \param[in]       gh: GPS handle
 * \return          Latitude/Longitude value in degrees
 */
static lwgps_float_t
prv_parse_lat_long(lwgps_t* gh) {
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b088      	sub	sp, #32
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
    lwgps_float_t ll, deg, min;

    ll = prv_parse_float_number(gh, NULL);      /* Parse value as double */
 8002acc:	2100      	movs	r1, #0
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f7ff ffd0 	bl	8002a74 <prv_parse_float_number>
 8002ad4:	ed87 0b06 	vstr	d0, [r7, #24]
    deg = FLT((int)((int)ll / 100));            /* Get absolute degrees value, interested in integer part only */
 8002ad8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002adc:	f7fe f86c 	bl	8000bb8 <__aeabi_d2iz>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	4a1d      	ldr	r2, [pc, #116]	@ (8002b58 <prv_parse_lat_long+0x94>)
 8002ae4:	fb82 1203 	smull	r1, r2, r2, r3
 8002ae8:	1152      	asrs	r2, r2, #5
 8002aea:	17db      	asrs	r3, r3, #31
 8002aec:	1ad3      	subs	r3, r2, r3
 8002aee:	4618      	mov	r0, r3
 8002af0:	f7fd fd48 	bl	8000584 <__aeabi_i2d>
 8002af4:	4602      	mov	r2, r0
 8002af6:	460b      	mov	r3, r1
 8002af8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    min = ll - (deg * FLT(100));                /* Get remaining part from full number, minutes */
 8002afc:	f04f 0200 	mov.w	r2, #0
 8002b00:	4b16      	ldr	r3, [pc, #88]	@ (8002b5c <prv_parse_lat_long+0x98>)
 8002b02:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002b06:	f7fd fda7 	bl	8000658 <__aeabi_dmul>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	460b      	mov	r3, r1
 8002b0e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002b12:	f7fd fbe9 	bl	80002e8 <__aeabi_dsub>
 8002b16:	4602      	mov	r2, r0
 8002b18:	460b      	mov	r3, r1
 8002b1a:	e9c7 2302 	strd	r2, r3, [r7, #8]
    ll = deg + (min / FLT(60.0));               /* Calculate latitude/longitude */
 8002b1e:	f04f 0200 	mov.w	r2, #0
 8002b22:	4b0f      	ldr	r3, [pc, #60]	@ (8002b60 <prv_parse_lat_long+0x9c>)
 8002b24:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002b28:	f7fd fec0 	bl	80008ac <__aeabi_ddiv>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	460b      	mov	r3, r1
 8002b30:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002b34:	f7fd fbda 	bl	80002ec <__adddf3>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	460b      	mov	r3, r1
 8002b3c:	e9c7 2306 	strd	r2, r3, [r7, #24]

    return ll;
 8002b40:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b44:	ec43 2b17 	vmov	d7, r2, r3
}
 8002b48:	eeb0 0a47 	vmov.f32	s0, s14
 8002b4c:	eef0 0a67 	vmov.f32	s1, s15
 8002b50:	3720      	adds	r7, #32
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	51eb851f 	.word	0x51eb851f
 8002b5c:	40590000 	.word	0x40590000
 8002b60:	404e0000 	.word	0x404e0000

08002b64 <prv_parse_term>:
 * \brief           Parse received term
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_parse_term(lwgps_t* gh) {
 8002b64:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002b68:	b082      	sub	sp, #8
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]
    if (gh->p.term_num == 0) {                  /* Check string type */
 8002b6e:	6879      	ldr	r1, [r7, #4]
 8002b70:	f891 107f 	ldrb.w	r1, [r1, #127]	@ 0x7f
 8002b74:	2900      	cmp	r1, #0
 8002b76:	d169      	bne.n	8002c4c <prv_parse_term+0xe8>
        if (0) {
#if LWGPS_CFG_STATEMENT_GPGGA
        } else if (!strncmp(gh->p.term_str, "$GPGGA", 6) || !strncmp(gh->p.term_str, "$GNGGA", 6)) {
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	3371      	adds	r3, #113	@ 0x71
 8002b7c:	2206      	movs	r2, #6
 8002b7e:	49ba      	ldr	r1, [pc, #744]	@ (8002e68 <prv_parse_term+0x304>)
 8002b80:	4618      	mov	r0, r3
 8002b82:	f00e ff38 	bl	80119f6 <strncmp>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d009      	beq.n	8002ba0 <prv_parse_term+0x3c>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	3371      	adds	r3, #113	@ 0x71
 8002b90:	2206      	movs	r2, #6
 8002b92:	49b6      	ldr	r1, [pc, #728]	@ (8002e6c <prv_parse_term+0x308>)
 8002b94:	4618      	mov	r0, r3
 8002b96:	f00e ff2e 	bl	80119f6 <strncmp>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d104      	bne.n	8002baa <prv_parse_term+0x46>
            gh->p.stat = STAT_GGA;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8002ba8:	e04e      	b.n	8002c48 <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
        } else if (!strncmp(gh->p.term_str, "$GPGSA", 6) || !strncmp(gh->p.term_str, "$GNGSA", 6)) {
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	3371      	adds	r3, #113	@ 0x71
 8002bae:	2206      	movs	r2, #6
 8002bb0:	49af      	ldr	r1, [pc, #700]	@ (8002e70 <prv_parse_term+0x30c>)
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f00e ff1f 	bl	80119f6 <strncmp>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d009      	beq.n	8002bd2 <prv_parse_term+0x6e>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	3371      	adds	r3, #113	@ 0x71
 8002bc2:	2206      	movs	r2, #6
 8002bc4:	49ab      	ldr	r1, [pc, #684]	@ (8002e74 <prv_parse_term+0x310>)
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f00e ff15 	bl	80119f6 <strncmp>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d104      	bne.n	8002bdc <prv_parse_term+0x78>
            gh->p.stat = STAT_GSA;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2202      	movs	r2, #2
 8002bd6:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8002bda:	e035      	b.n	8002c48 <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
        } else if (!strncmp(gh->p.term_str, "$GPGSV", 6) || !strncmp(gh->p.term_str, "$GNGSV", 6)) {
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	3371      	adds	r3, #113	@ 0x71
 8002be0:	2206      	movs	r2, #6
 8002be2:	49a5      	ldr	r1, [pc, #660]	@ (8002e78 <prv_parse_term+0x314>)
 8002be4:	4618      	mov	r0, r3
 8002be6:	f00e ff06 	bl	80119f6 <strncmp>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d009      	beq.n	8002c04 <prv_parse_term+0xa0>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	3371      	adds	r3, #113	@ 0x71
 8002bf4:	2206      	movs	r2, #6
 8002bf6:	49a1      	ldr	r1, [pc, #644]	@ (8002e7c <prv_parse_term+0x318>)
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f00e fefc 	bl	80119f6 <strncmp>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d104      	bne.n	8002c0e <prv_parse_term+0xaa>
            gh->p.stat = STAT_GSV;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2203      	movs	r2, #3
 8002c08:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8002c0c:	e01c      	b.n	8002c48 <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
        } else if (!strncmp(gh->p.term_str, "$GPRMC", 6) || !strncmp(gh->p.term_str, "$GNRMC", 6)) {
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	3371      	adds	r3, #113	@ 0x71
 8002c12:	2206      	movs	r2, #6
 8002c14:	499a      	ldr	r1, [pc, #616]	@ (8002e80 <prv_parse_term+0x31c>)
 8002c16:	4618      	mov	r0, r3
 8002c18:	f00e feed 	bl	80119f6 <strncmp>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d009      	beq.n	8002c36 <prv_parse_term+0xd2>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	3371      	adds	r3, #113	@ 0x71
 8002c26:	2206      	movs	r2, #6
 8002c28:	4996      	ldr	r1, [pc, #600]	@ (8002e84 <prv_parse_term+0x320>)
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f00e fee3 	bl	80119f6 <strncmp>
 8002c30:	4603      	mov	r3, r0
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d104      	bne.n	8002c40 <prv_parse_term+0xdc>
            gh->p.stat = STAT_RMC;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2204      	movs	r2, #4
 8002c3a:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8002c3e:	e003      	b.n	8002c48 <prv_parse_term+0xe4>
#if LWGPS_CFG_STATEMENT_PUBX
        } else if (!strncmp(gh->p.term_str, "$PUBX", 5)) {
            gh->p.stat = STAT_UBX;
#endif /* LWGPS_CFG_STATEMENT_PUBX */
        } else {
            gh->p.stat = STAT_UNKNOWN;          /* Invalid statement for library */
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2200      	movs	r2, #0
 8002c44:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
        }
        return 1;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e231      	b.n	80030b0 <prv_parse_term+0x54c>
    }

    /* Start parsing terms */
    if (gh->p.stat == STAT_UNKNOWN) {
 8002c4c:	6879      	ldr	r1, [r7, #4]
 8002c4e:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 8002c52:	2900      	cmp	r1, #0
 8002c54:	f000 822b 	beq.w	80030ae <prv_parse_term+0x54a>
#if LWGPS_CFG_STATEMENT_GPGGA
    } else if (gh->p.stat == STAT_GGA) {        /* Process GPGGA statement */
 8002c58:	6879      	ldr	r1, [r7, #4]
 8002c5a:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 8002c5e:	2901      	cmp	r1, #1
 8002c60:	f040 80c9 	bne.w	8002df6 <prv_parse_term+0x292>
        switch (gh->p.term_num) {
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8002c6a:	3b01      	subs	r3, #1
 8002c6c:	2b0a      	cmp	r3, #10
 8002c6e:	f200 8213 	bhi.w	8003098 <prv_parse_term+0x534>
 8002c72:	a201      	add	r2, pc, #4	@ (adr r2, 8002c78 <prv_parse_term+0x114>)
 8002c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c78:	08002ca5 	.word	0x08002ca5
 8002c7c:	08002d1f 	.word	0x08002d1f
 8002c80:	08002d35 	.word	0x08002d35
 8002c84:	08002d5f 	.word	0x08002d5f
 8002c88:	08002d75 	.word	0x08002d75
 8002c8c:	08002d9f 	.word	0x08002d9f
 8002c90:	08002db3 	.word	0x08002db3
 8002c94:	08003099 	.word	0x08003099
 8002c98:	08002dc7 	.word	0x08002dc7
 8002c9c:	08003099 	.word	0x08003099
 8002ca0:	08002ddf 	.word	0x08002ddf
            case 1:                             /* Process UTC time */
                gh->p.data.gga.hours = 10 * CTN(gh->p.term_str[0]) + CTN(gh->p.term_str[1]);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002caa:	3b30      	subs	r3, #48	@ 0x30
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	461a      	mov	r2, r3
 8002cb0:	0092      	lsls	r2, r2, #2
 8002cb2:	4413      	add	r3, r2
 8002cb4:	005b      	lsls	r3, r3, #1
 8002cb6:	b2da      	uxtb	r2, r3
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8002cbe:	4413      	add	r3, r2
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	3b30      	subs	r3, #48	@ 0x30
 8002cc4:	b2da      	uxtb	r2, r3
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	f883 20aa 	strb.w	r2, [r3, #170]	@ 0xaa
                gh->p.data.gga.minutes = 10 * CTN(gh->p.term_str[2]) + CTN(gh->p.term_str[3]);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
 8002cd2:	3b30      	subs	r3, #48	@ 0x30
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	0092      	lsls	r2, r2, #2
 8002cda:	4413      	add	r3, r2
 8002cdc:	005b      	lsls	r3, r3, #1
 8002cde:	b2da      	uxtb	r2, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8002ce6:	4413      	add	r3, r2
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	3b30      	subs	r3, #48	@ 0x30
 8002cec:	b2da      	uxtb	r2, r3
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f883 20ab 	strb.w	r2, [r3, #171]	@ 0xab
                gh->p.data.gga.seconds = 10 * CTN(gh->p.term_str[4]) + CTN(gh->p.term_str[5]);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8002cfa:	3b30      	subs	r3, #48	@ 0x30
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	461a      	mov	r2, r3
 8002d00:	0092      	lsls	r2, r2, #2
 8002d02:	4413      	add	r3, r2
 8002d04:	005b      	lsls	r3, r3, #1
 8002d06:	b2da      	uxtb	r2, r3
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8002d0e:	4413      	add	r3, r2
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	3b30      	subs	r3, #48	@ 0x30
 8002d14:	b2da      	uxtb	r2, r3
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
                break;
 8002d1c:	e1c7      	b.n	80030ae <prv_parse_term+0x54a>
            case 2:                             /* Latitude */
                gh->p.data.gga.latitude = prv_parse_lat_long(gh);   /* Parse latitude */
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	f7ff fed0 	bl	8002ac4 <prv_parse_lat_long>
 8002d24:	eeb0 7a40 	vmov.f32	s14, s0
 8002d28:	eef0 7a60 	vmov.f32	s15, s1
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	ed83 7b22 	vstr	d7, [r3, #136]	@ 0x88
                break;
 8002d32:	e1bc      	b.n	80030ae <prv_parse_term+0x54a>
            case 3:                             /* Latitude north/south information */
                if (gh->p.term_str[0] == 'S' || gh->p.term_str[0] == 's') {
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002d3a:	2b53      	cmp	r3, #83	@ 0x53
 8002d3c:	d005      	beq.n	8002d4a <prv_parse_term+0x1e6>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002d44:	2b73      	cmp	r3, #115	@ 0x73
 8002d46:	f040 81a9 	bne.w	800309c <prv_parse_term+0x538>
                    gh->p.data.gga.latitude = -gh->p.data.gga.latitude;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	@ 0x88
 8002d50:	4690      	mov	r8, r2
 8002d52:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	e9c3 8922 	strd	r8, r9, [r3, #136]	@ 0x88
                }
                break;
 8002d5c:	e19e      	b.n	800309c <prv_parse_term+0x538>
            case 4:                             /* Longitude */
                gh->p.data.gga.longitude = prv_parse_lat_long(gh);  /* Parse longitude */
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	f7ff feb0 	bl	8002ac4 <prv_parse_lat_long>
 8002d64:	eeb0 7a40 	vmov.f32	s14, s0
 8002d68:	eef0 7a60 	vmov.f32	s15, s1
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	ed83 7b24 	vstr	d7, [r3, #144]	@ 0x90
                break;
 8002d72:	e19c      	b.n	80030ae <prv_parse_term+0x54a>
            case 5:                             /* Longitude east/west information */
                if (gh->p.term_str[0] == 'W' || gh->p.term_str[0] == 'w') {
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002d7a:	2b57      	cmp	r3, #87	@ 0x57
 8002d7c:	d005      	beq.n	8002d8a <prv_parse_term+0x226>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002d84:	2b77      	cmp	r3, #119	@ 0x77
 8002d86:	f040 818b 	bne.w	80030a0 <prv_parse_term+0x53c>
                    gh->p.data.gga.longitude = -gh->p.data.gga.longitude;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 8002d90:	4614      	mov	r4, r2
 8002d92:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	e9c3 4524 	strd	r4, r5, [r3, #144]	@ 0x90
                }
                break;
 8002d9c:	e180      	b.n	80030a0 <prv_parse_term+0x53c>
            case 6:                             /* Fix status */
                gh->p.data.gga.fix = (uint8_t)prv_parse_number(gh, NULL);
 8002d9e:	2100      	movs	r1, #0
 8002da0:	6878      	ldr	r0, [r7, #4]
 8002da2:	f7ff fe1d 	bl	80029e0 <prv_parse_number>
 8002da6:	4603      	mov	r3, r0
 8002da8:	b2da      	uxtb	r2, r3
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
                break;
 8002db0:	e17d      	b.n	80030ae <prv_parse_term+0x54a>
            case 7:                             /* Satellites in use */
                gh->p.data.gga.sats_in_use = (uint8_t)prv_parse_number(gh, NULL);
 8002db2:	2100      	movs	r1, #0
 8002db4:	6878      	ldr	r0, [r7, #4]
 8002db6:	f7ff fe13 	bl	80029e0 <prv_parse_number>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	b2da      	uxtb	r2, r3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
                break;
 8002dc4:	e173      	b.n	80030ae <prv_parse_term+0x54a>
            case 9:                             /* Altitude */
                gh->p.data.gga.altitude = prv_parse_float_number(gh, NULL);
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	f7ff fe53 	bl	8002a74 <prv_parse_float_number>
 8002dce:	eeb0 7a40 	vmov.f32	s14, s0
 8002dd2:	eef0 7a60 	vmov.f32	s15, s1
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	ed83 7b26 	vstr	d7, [r3, #152]	@ 0x98
                break;
 8002ddc:	e167      	b.n	80030ae <prv_parse_term+0x54a>
            case 11:                            /* Altitude above ellipsoid */
                gh->p.data.gga.geo_sep = prv_parse_float_number(gh, NULL);
 8002dde:	2100      	movs	r1, #0
 8002de0:	6878      	ldr	r0, [r7, #4]
 8002de2:	f7ff fe47 	bl	8002a74 <prv_parse_float_number>
 8002de6:	eeb0 7a40 	vmov.f32	s14, s0
 8002dea:	eef0 7a60 	vmov.f32	s15, s1
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	ed83 7b28 	vstr	d7, [r3, #160]	@ 0xa0
                break;
 8002df4:	e15b      	b.n	80030ae <prv_parse_term+0x54a>
            default:
                break;
        }
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
    } else if (gh->p.stat == STAT_GSA) {        /* Process GPGSA statement */
 8002df6:	6879      	ldr	r1, [r7, #4]
 8002df8:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 8002dfc:	2902      	cmp	r1, #2
 8002dfe:	f040 8083 	bne.w	8002f08 <prv_parse_term+0x3a4>
        switch (gh->p.term_num) {
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8002e08:	3b02      	subs	r3, #2
 8002e0a:	2b0f      	cmp	r3, #15
 8002e0c:	d860      	bhi.n	8002ed0 <prv_parse_term+0x36c>
 8002e0e:	a201      	add	r2, pc, #4	@ (adr r2, 8002e14 <prv_parse_term+0x2b0>)
 8002e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e14:	08002e55 	.word	0x08002e55
 8002e18:	08002ed1 	.word	0x08002ed1
 8002e1c:	08002ed1 	.word	0x08002ed1
 8002e20:	08002ed1 	.word	0x08002ed1
 8002e24:	08002ed1 	.word	0x08002ed1
 8002e28:	08002ed1 	.word	0x08002ed1
 8002e2c:	08002ed1 	.word	0x08002ed1
 8002e30:	08002ed1 	.word	0x08002ed1
 8002e34:	08002ed1 	.word	0x08002ed1
 8002e38:	08002ed1 	.word	0x08002ed1
 8002e3c:	08002ed1 	.word	0x08002ed1
 8002e40:	08002ed1 	.word	0x08002ed1
 8002e44:	08002ed1 	.word	0x08002ed1
 8002e48:	08002e89 	.word	0x08002e89
 8002e4c:	08002ea1 	.word	0x08002ea1
 8002e50:	08002eb9 	.word	0x08002eb9
            case 2:                             /* Process fix mode */
                gh->p.data.gsa.fix_mode = (uint8_t)prv_parse_number(gh, NULL);
 8002e54:	2100      	movs	r1, #0
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	f7ff fdc2 	bl	80029e0 <prv_parse_number>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	b2da      	uxtb	r2, r3
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
                break;
 8002e66:	e122      	b.n	80030ae <prv_parse_term+0x54a>
 8002e68:	080159e0 	.word	0x080159e0
 8002e6c:	080159e8 	.word	0x080159e8
 8002e70:	080159f0 	.word	0x080159f0
 8002e74:	080159f8 	.word	0x080159f8
 8002e78:	08015a00 	.word	0x08015a00
 8002e7c:	08015a08 	.word	0x08015a08
 8002e80:	08015a10 	.word	0x08015a10
 8002e84:	08015a18 	.word	0x08015a18
            case 15:                            /* Process PDOP */
                gh->p.data.gsa.dop_p = prv_parse_float_number(gh, NULL);
 8002e88:	2100      	movs	r1, #0
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f7ff fdf2 	bl	8002a74 <prv_parse_float_number>
 8002e90:	eeb0 7a40 	vmov.f32	s14, s0
 8002e94:	eef0 7a60 	vmov.f32	s15, s1
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	ed83 7b26 	vstr	d7, [r3, #152]	@ 0x98
                break;
 8002e9e:	e106      	b.n	80030ae <prv_parse_term+0x54a>
            case 16:                            /* Process HDOP */
                gh->p.data.gsa.dop_h = prv_parse_float_number(gh, NULL);
 8002ea0:	2100      	movs	r1, #0
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f7ff fde6 	bl	8002a74 <prv_parse_float_number>
 8002ea8:	eeb0 7a40 	vmov.f32	s14, s0
 8002eac:	eef0 7a60 	vmov.f32	s15, s1
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	ed83 7b22 	vstr	d7, [r3, #136]	@ 0x88
                break;
 8002eb6:	e0fa      	b.n	80030ae <prv_parse_term+0x54a>
            case 17:                            /* Process VDOP */
                gh->p.data.gsa.dop_v = prv_parse_float_number(gh, NULL);
 8002eb8:	2100      	movs	r1, #0
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f7ff fdda 	bl	8002a74 <prv_parse_float_number>
 8002ec0:	eeb0 7a40 	vmov.f32	s14, s0
 8002ec4:	eef0 7a60 	vmov.f32	s15, s1
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	ed83 7b24 	vstr	d7, [r3, #144]	@ 0x90
                break;
 8002ece:	e0ee      	b.n	80030ae <prv_parse_term+0x54a>
            default:
                /* Parse satellite IDs */
                if (gh->p.term_num >= 3 && gh->p.term_num <= 14) {
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8002ed6:	2b02      	cmp	r3, #2
 8002ed8:	f240 80e4 	bls.w	80030a4 <prv_parse_term+0x540>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8002ee2:	2b0e      	cmp	r3, #14
 8002ee4:	f200 80de 	bhi.w	80030a4 <prv_parse_term+0x540>
                    gh->p.data.gsa.satellites_ids[gh->p.term_num - 3] = (uint8_t)prv_parse_number(gh, NULL);
 8002ee8:	2100      	movs	r1, #0
 8002eea:	6878      	ldr	r0, [r7, #4]
 8002eec:	f7ff fd78 	bl	80029e0 <prv_parse_number>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8002ef8:	3b03      	subs	r3, #3
 8002efa:	b2d1      	uxtb	r1, r2
 8002efc:	687a      	ldr	r2, [r7, #4]
 8002efe:	4413      	add	r3, r2
 8002f00:	460a      	mov	r2, r1
 8002f02:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
                }
                break;
 8002f06:	e0cd      	b.n	80030a4 <prv_parse_term+0x540>
        }
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
    } else if (gh->p.stat == STAT_GSV) {        /* Process GPGSV statement */
 8002f08:	6879      	ldr	r1, [r7, #4]
 8002f0a:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 8002f0e:	2903      	cmp	r1, #3
 8002f10:	d11b      	bne.n	8002f4a <prv_parse_term+0x3e6>
        switch (gh->p.term_num) {
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8002f18:	2b02      	cmp	r3, #2
 8002f1a:	d002      	beq.n	8002f22 <prv_parse_term+0x3be>
 8002f1c:	2b03      	cmp	r3, #3
 8002f1e:	d00a      	beq.n	8002f36 <prv_parse_term+0x3d2>
                                break;
                        }
                    }
                }
#endif /* LWGPS_CFG_STATEMENT_GPGSV_SAT_DET */
                break;
 8002f20:	e0c5      	b.n	80030ae <prv_parse_term+0x54a>
                gh->p.data.gsv.stat_num = (uint8_t)prv_parse_number(gh, NULL);
 8002f22:	2100      	movs	r1, #0
 8002f24:	6878      	ldr	r0, [r7, #4]
 8002f26:	f7ff fd5b 	bl	80029e0 <prv_parse_number>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	b2da      	uxtb	r2, r3
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
                break;
 8002f34:	e0bb      	b.n	80030ae <prv_parse_term+0x54a>
                gh->p.data.gsv.sats_in_view = (uint8_t)prv_parse_number(gh, NULL);
 8002f36:	2100      	movs	r1, #0
 8002f38:	6878      	ldr	r0, [r7, #4]
 8002f3a:	f7ff fd51 	bl	80029e0 <prv_parse_number>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	b2da      	uxtb	r2, r3
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
                break;
 8002f48:	e0b1      	b.n	80030ae <prv_parse_term+0x54a>
        }
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
    } else if (gh->p.stat == STAT_RMC) {        /* Process GPRMC statement */
 8002f4a:	6879      	ldr	r1, [r7, #4]
 8002f4c:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 8002f50:	2904      	cmp	r1, #4
 8002f52:	f040 80ac 	bne.w	80030ae <prv_parse_term+0x54a>
        switch (gh->p.term_num) {
 8002f56:	6879      	ldr	r1, [r7, #4]
 8002f58:	f891 107f 	ldrb.w	r1, [r1, #127]	@ 0x7f
 8002f5c:	3902      	subs	r1, #2
 8002f5e:	2909      	cmp	r1, #9
 8002f60:	f200 80a2 	bhi.w	80030a8 <prv_parse_term+0x544>
 8002f64:	a001      	add	r0, pc, #4	@ (adr r0, 8002f6c <prv_parse_term+0x408>)
 8002f66:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8002f6a:	bf00      	nop
 8002f6c:	08002f95 	.word	0x08002f95
 8002f70:	080030a9 	.word	0x080030a9
 8002f74:	080030a9 	.word	0x080030a9
 8002f78:	080030a9 	.word	0x080030a9
 8002f7c:	080030a9 	.word	0x080030a9
 8002f80:	08002faf 	.word	0x08002faf
 8002f84:	08002fc7 	.word	0x08002fc7
 8002f88:	08002fdf 	.word	0x08002fdf
 8002f8c:	08003059 	.word	0x08003059
 8002f90:	08003071 	.word	0x08003071
            case 2:                             /* Process valid status */
                gh->p.data.rmc.is_valid = (gh->p.term_str[0] == 'A');
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002f9a:	2b41      	cmp	r3, #65	@ 0x41
 8002f9c:	bf0c      	ite	eq
 8002f9e:	2301      	moveq	r3, #1
 8002fa0:	2300      	movne	r3, #0
 8002fa2:	b2db      	uxtb	r3, r3
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
                break;
 8002fac:	e07f      	b.n	80030ae <prv_parse_term+0x54a>
            case 7:                             /* Process ground speed in knots */
                gh->p.data.rmc.speed = prv_parse_float_number(gh, NULL);
 8002fae:	2100      	movs	r1, #0
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	f7ff fd5f 	bl	8002a74 <prv_parse_float_number>
 8002fb6:	eeb0 7a40 	vmov.f32	s14, s0
 8002fba:	eef0 7a60 	vmov.f32	s15, s1
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	ed83 7b24 	vstr	d7, [r3, #144]	@ 0x90
                break;
 8002fc4:	e073      	b.n	80030ae <prv_parse_term+0x54a>
            case 8:                             /* Process true ground coarse */
                gh->p.data.rmc.course = prv_parse_float_number(gh, NULL);
 8002fc6:	2100      	movs	r1, #0
 8002fc8:	6878      	ldr	r0, [r7, #4]
 8002fca:	f7ff fd53 	bl	8002a74 <prv_parse_float_number>
 8002fce:	eeb0 7a40 	vmov.f32	s14, s0
 8002fd2:	eef0 7a60 	vmov.f32	s15, s1
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	ed83 7b26 	vstr	d7, [r3, #152]	@ 0x98
                break;
 8002fdc:	e067      	b.n	80030ae <prv_parse_term+0x54a>
            case 9:                             /* Process date */
                gh->p.data.rmc.date = (uint8_t)(10 * CTN(gh->p.term_str[0]) + CTN(gh->p.term_str[1]));
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002fe4:	3b30      	subs	r3, #48	@ 0x30
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	461a      	mov	r2, r3
 8002fea:	0092      	lsls	r2, r2, #2
 8002fec:	4413      	add	r3, r2
 8002fee:	005b      	lsls	r3, r3, #1
 8002ff0:	b2da      	uxtb	r2, r3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8002ff8:	4413      	add	r3, r2
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	3b30      	subs	r3, #48	@ 0x30
 8002ffe:	b2da      	uxtb	r2, r3
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
                gh->p.data.rmc.month = (uint8_t)(10 * CTN(gh->p.term_str[2]) + CTN(gh->p.term_str[3]));
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
 800300c:	3b30      	subs	r3, #48	@ 0x30
 800300e:	b2db      	uxtb	r3, r3
 8003010:	461a      	mov	r2, r3
 8003012:	0092      	lsls	r2, r2, #2
 8003014:	4413      	add	r3, r2
 8003016:	005b      	lsls	r3, r3, #1
 8003018:	b2da      	uxtb	r2, r3
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8003020:	4413      	add	r3, r2
 8003022:	b2db      	uxtb	r3, r3
 8003024:	3b30      	subs	r3, #48	@ 0x30
 8003026:	b2da      	uxtb	r2, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a
                gh->p.data.rmc.year = (uint8_t)(10 * CTN(gh->p.term_str[4]) + CTN(gh->p.term_str[5]));
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8003034:	3b30      	subs	r3, #48	@ 0x30
 8003036:	b2db      	uxtb	r3, r3
 8003038:	461a      	mov	r2, r3
 800303a:	0092      	lsls	r2, r2, #2
 800303c:	4413      	add	r3, r2
 800303e:	005b      	lsls	r3, r3, #1
 8003040:	b2da      	uxtb	r2, r3
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8003048:	4413      	add	r3, r2
 800304a:	b2db      	uxtb	r3, r3
 800304c:	3b30      	subs	r3, #48	@ 0x30
 800304e:	b2da      	uxtb	r2, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	f883 208b 	strb.w	r2, [r3, #139]	@ 0x8b
                break;
 8003056:	e02a      	b.n	80030ae <prv_parse_term+0x54a>
            case 10:                            /* Process magnetic variation */
                gh->p.data.rmc.variation = prv_parse_float_number(gh, NULL);
 8003058:	2100      	movs	r1, #0
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f7ff fd0a 	bl	8002a74 <prv_parse_float_number>
 8003060:	eeb0 7a40 	vmov.f32	s14, s0
 8003064:	eef0 7a60 	vmov.f32	s15, s1
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	ed83 7b28 	vstr	d7, [r3, #160]	@ 0xa0
                break;
 800306e:	e01e      	b.n	80030ae <prv_parse_term+0x54a>
            case 11:                            /* Process magnetic variation east/west */
                if (gh->p.term_str[0] == 'W' || gh->p.term_str[0] == 'w') {
 8003070:	6879      	ldr	r1, [r7, #4]
 8003072:	f891 1071 	ldrb.w	r1, [r1, #113]	@ 0x71
 8003076:	2957      	cmp	r1, #87	@ 0x57
 8003078:	d004      	beq.n	8003084 <prv_parse_term+0x520>
 800307a:	6879      	ldr	r1, [r7, #4]
 800307c:	f891 1071 	ldrb.w	r1, [r1, #113]	@ 0x71
 8003080:	2977      	cmp	r1, #119	@ 0x77
 8003082:	d113      	bne.n	80030ac <prv_parse_term+0x548>
                    gh->p.data.rmc.variation = -gh->p.data.rmc.variation;
 8003084:	6879      	ldr	r1, [r7, #4]
 8003086:	e9d1 0128 	ldrd	r0, r1, [r1, #160]	@ 0xa0
 800308a:	4602      	mov	r2, r0
 800308c:	f081 4300 	eor.w	r3, r1, #2147483648	@ 0x80000000
 8003090:	6879      	ldr	r1, [r7, #4]
 8003092:	e9c1 2328 	strd	r2, r3, [r1, #160]	@ 0xa0
                }
                break;
 8003096:	e009      	b.n	80030ac <prv_parse_term+0x548>
                break;
 8003098:	bf00      	nop
 800309a:	e008      	b.n	80030ae <prv_parse_term+0x54a>
                break;
 800309c:	bf00      	nop
 800309e:	e006      	b.n	80030ae <prv_parse_term+0x54a>
                break;
 80030a0:	bf00      	nop
 80030a2:	e004      	b.n	80030ae <prv_parse_term+0x54a>
                break;
 80030a4:	bf00      	nop
 80030a6:	e002      	b.n	80030ae <prv_parse_term+0x54a>
            default:
                break;
 80030a8:	bf00      	nop
 80030aa:	e000      	b.n	80030ae <prv_parse_term+0x54a>
                break;
 80030ac:	bf00      	nop
                break;
        }
#endif /* LWGPS_CFG_STATEMENT_PUBX_TIME */
#endif /* LWGPS_CFG_STATEMENT_PUBX */
    }
    return 1;
 80030ae:	2301      	movs	r3, #1
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	3708      	adds	r7, #8
 80030b4:	46bd      	mov	sp, r7
 80030b6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80030ba:	bf00      	nop

080030bc <prv_check_crc>:
 * \brief           Compare calculated CRC with received CRC
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_check_crc(lwgps_t* gh) {
 80030bc:	b480      	push	{r7}
 80030be:	b085      	sub	sp, #20
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
    uint8_t crc;
    crc = (uint8_t)((CHTN(gh->p.term_str[0]) & 0x0F) << 0x04) | (CHTN(gh->p.term_str[1]) & 0x0F);   /* Convert received CRC from string (hex) to number */
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 80030ca:	2b2f      	cmp	r3, #47	@ 0x2f
 80030cc:	d90d      	bls.n	80030ea <prv_check_crc+0x2e>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 80030d4:	2b39      	cmp	r3, #57	@ 0x39
 80030d6:	d808      	bhi.n	80030ea <prv_check_crc+0x2e>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 80030de:	3b30      	subs	r3, #48	@ 0x30
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	b25b      	sxtb	r3, r3
 80030e4:	011b      	lsls	r3, r3, #4
 80030e6:	b25a      	sxtb	r2, r3
 80030e8:	e026      	b.n	8003138 <prv_check_crc+0x7c>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 80030f0:	2b60      	cmp	r3, #96	@ 0x60
 80030f2:	d90d      	bls.n	8003110 <prv_check_crc+0x54>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 80030fa:	2b7a      	cmp	r3, #122	@ 0x7a
 80030fc:	d808      	bhi.n	8003110 <prv_check_crc+0x54>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8003104:	3b57      	subs	r3, #87	@ 0x57
 8003106:	b2db      	uxtb	r3, r3
 8003108:	b25b      	sxtb	r3, r3
 800310a:	011b      	lsls	r3, r3, #4
 800310c:	b25a      	sxtb	r2, r3
 800310e:	e013      	b.n	8003138 <prv_check_crc+0x7c>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8003116:	2b40      	cmp	r3, #64	@ 0x40
 8003118:	d90d      	bls.n	8003136 <prv_check_crc+0x7a>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8003120:	2b5a      	cmp	r3, #90	@ 0x5a
 8003122:	d808      	bhi.n	8003136 <prv_check_crc+0x7a>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 800312a:	3b37      	subs	r3, #55	@ 0x37
 800312c:	b2db      	uxtb	r3, r3
 800312e:	b25b      	sxtb	r3, r3
 8003130:	011b      	lsls	r3, r3, #4
 8003132:	b25a      	sxtb	r2, r3
 8003134:	e000      	b.n	8003138 <prv_check_crc+0x7c>
 8003136:	2200      	movs	r2, #0
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 800313e:	2b2f      	cmp	r3, #47	@ 0x2f
 8003140:	d90c      	bls.n	800315c <prv_check_crc+0xa0>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8003148:	2b39      	cmp	r3, #57	@ 0x39
 800314a:	d807      	bhi.n	800315c <prv_check_crc+0xa0>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8003152:	b25b      	sxtb	r3, r3
 8003154:	f003 030f 	and.w	r3, r3, #15
 8003158:	b25b      	sxtb	r3, r3
 800315a:	e028      	b.n	80031ae <prv_check_crc+0xf2>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8003162:	2b60      	cmp	r3, #96	@ 0x60
 8003164:	d90e      	bls.n	8003184 <prv_check_crc+0xc8>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 800316c:	2b7a      	cmp	r3, #122	@ 0x7a
 800316e:	d809      	bhi.n	8003184 <prv_check_crc+0xc8>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8003176:	3b57      	subs	r3, #87	@ 0x57
 8003178:	b2db      	uxtb	r3, r3
 800317a:	b25b      	sxtb	r3, r3
 800317c:	f003 030f 	and.w	r3, r3, #15
 8003180:	b25b      	sxtb	r3, r3
 8003182:	e014      	b.n	80031ae <prv_check_crc+0xf2>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 800318a:	2b40      	cmp	r3, #64	@ 0x40
 800318c:	d90e      	bls.n	80031ac <prv_check_crc+0xf0>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8003194:	2b5a      	cmp	r3, #90	@ 0x5a
 8003196:	d809      	bhi.n	80031ac <prv_check_crc+0xf0>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 800319e:	3b37      	subs	r3, #55	@ 0x37
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	b25b      	sxtb	r3, r3
 80031a4:	f003 030f 	and.w	r3, r3, #15
 80031a8:	b25b      	sxtb	r3, r3
 80031aa:	e000      	b.n	80031ae <prv_check_crc+0xf2>
 80031ac:	2300      	movs	r3, #0
 80031ae:	4313      	orrs	r3, r2
 80031b0:	b25b      	sxtb	r3, r3
 80031b2:	73fb      	strb	r3, [r7, #15]
    return gh->p.crc_calc == crc;               /* They must match! */
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80031ba:	7bfa      	ldrb	r2, [r7, #15]
 80031bc:	429a      	cmp	r2, r3
 80031be:	bf0c      	ite	eq
 80031c0:	2301      	moveq	r3, #1
 80031c2:	2300      	movne	r3, #0
 80031c4:	b2db      	uxtb	r3, r3
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3714      	adds	r7, #20
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr

080031d2 <prv_copy_from_tmp_memory>:
 * \brief           Copy temporary memory to user memory
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_copy_from_tmp_memory(lwgps_t* gh) {
 80031d2:	b580      	push	{r7, lr}
 80031d4:	b082      	sub	sp, #8
 80031d6:	af00      	add	r7, sp, #0
 80031d8:	6078      	str	r0, [r7, #4]
    if (0) {
#if LWGPS_CFG_STATEMENT_GPGGA
    } else if (gh->p.stat == STAT_GGA) {
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	d136      	bne.n	8003252 <prv_copy_from_tmp_memory+0x80>
        gh->latitude = gh->p.data.gga.latitude;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	@ 0x88
 80031ea:	6879      	ldr	r1, [r7, #4]
 80031ec:	e9c1 2300 	strd	r2, r3, [r1]
        gh->longitude = gh->p.data.gga.longitude;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 80031f6:	6879      	ldr	r1, [r7, #4]
 80031f8:	e9c1 2302 	strd	r2, r3, [r1, #8]
        gh->altitude = gh->p.data.gga.altitude;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	@ 0x98
 8003202:	6879      	ldr	r1, [r7, #4]
 8003204:	e9c1 2304 	strd	r2, r3, [r1, #16]
        gh->geo_sep = gh->p.data.gga.geo_sep;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	@ 0xa0
 800320e:	6879      	ldr	r1, [r7, #4]
 8003210:	e9c1 2306 	strd	r2, r3, [r1, #24]
        gh->sats_in_use = gh->p.data.gga.sats_in_use;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f893 20a8 	ldrb.w	r2, [r3, #168]	@ 0xa8
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f883 2020 	strb.w	r2, [r3, #32]
        gh->fix = gh->p.data.gga.fix;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f893 20a9 	ldrb.w	r2, [r3, #169]	@ 0xa9
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        gh->hours = gh->p.data.gga.hours;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	f893 20aa 	ldrb.w	r2, [r3, #170]	@ 0xaa
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
        gh->minutes = gh->p.data.gga.minutes;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	f893 20ab 	ldrb.w	r2, [r3, #171]	@ 0xab
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
        gh->seconds = gh->p.data.gga.seconds;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f893 20ac 	ldrb.w	r2, [r3, #172]	@ 0xac
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003250:	e061      	b.n	8003316 <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
    } else if (gh->p.stat == STAT_GSA) {
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8003258:	2b02      	cmp	r3, #2
 800325a:	d121      	bne.n	80032a0 <prv_copy_from_tmp_memory+0xce>
        gh->dop_h = gh->p.data.gsa.dop_h;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	@ 0x88
 8003262:	6879      	ldr	r1, [r7, #4]
 8003264:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
        gh->dop_p = gh->p.data.gsa.dop_p;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	@ 0x98
 800326e:	6879      	ldr	r1, [r7, #4]
 8003270:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
        gh->dop_v = gh->p.data.gsa.dop_v;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 800327a:	6879      	ldr	r1, [r7, #4]
 800327c:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
        gh->fix_mode = gh->p.data.gsa.fix_mode;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	f893 20a0 	ldrb.w	r2, [r3, #160]	@ 0xa0
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        memcpy(gh->satellites_ids, gh->p.data.gsa.satellites_ids, sizeof(gh->satellites_ids));
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	f103 0041 	add.w	r0, r3, #65	@ 0x41
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	33a1      	adds	r3, #161	@ 0xa1
 8003296:	220c      	movs	r2, #12
 8003298:	4619      	mov	r1, r3
 800329a:	f00e fc54 	bl	8011b46 <memcpy>
 800329e:	e03a      	b.n	8003316 <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
    } else if (gh->p.stat == STAT_GSV) {
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 80032a6:	2b03      	cmp	r3, #3
 80032a8:	d106      	bne.n	80032b8 <prv_copy_from_tmp_memory+0xe6>
        gh->sats_in_view = gh->p.data.gsv.sats_in_view;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f893 2088 	ldrb.w	r2, [r3, #136]	@ 0x88
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 80032b6:	e02e      	b.n	8003316 <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
    } else if (gh->p.stat == STAT_RMC) {
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 80032be:	2b04      	cmp	r3, #4
 80032c0:	d129      	bne.n	8003316 <prv_copy_from_tmp_memory+0x144>
        gh->course = gh->p.data.rmc.course;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	@ 0x98
 80032c8:	6879      	ldr	r1, [r7, #4]
 80032ca:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
        gh->is_valid = gh->p.data.rmc.is_valid;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f893 2088 	ldrb.w	r2, [r3, #136]	@ 0x88
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
        gh->speed = gh->p.data.rmc.speed;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 80032e0:	6879      	ldr	r1, [r7, #4]
 80032e2:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
        gh->variation = gh->p.data.rmc.variation;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	@ 0xa0
 80032ec:	6879      	ldr	r1, [r7, #4]
 80032ee:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
        gh->date = gh->p.data.rmc.date;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	f893 2089 	ldrb.w	r2, [r3, #137]	@ 0x89
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
        gh->month = gh->p.data.rmc.month;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f893 208a 	ldrb.w	r2, [r3, #138]	@ 0x8a
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
        gh->year = gh->p.data.rmc.year;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	f893 208b 	ldrb.w	r2, [r3, #139]	@ 0x8b
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a
        gh->clk_bias = gh->p.data.time.clk_bias;
        gh->clk_drift = gh->p.data.time.clk_drift;
        gh->tp_gran = gh->p.data.time.tp_gran;
#endif /* LWGPS_CFG_STATEMENT_PUBX_TIME */
    }
    return 1;
 8003316:	2301      	movs	r3, #1
}
 8003318:	4618      	mov	r0, r3
 800331a:	3708      	adds	r7, #8
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}

08003320 <lwgps_init>:
 * \brief           Init GPS handle
 * \param[in]       gh: GPS handle structure
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwgps_init(lwgps_t* gh) {
 8003320:	b580      	push	{r7, lr}
 8003322:	b082      	sub	sp, #8
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
    memset(gh, 0x00, sizeof(*gh));              /* Reset structure */
 8003328:	22b0      	movs	r2, #176	@ 0xb0
 800332a:	2100      	movs	r1, #0
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f00e fb5a 	bl	80119e6 <memset>
    return 1;
 8003332:	2301      	movs	r3, #1
}
 8003334:	4618      	mov	r0, r3
 8003336:	3708      	adds	r7, #8
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}

0800333c <lwgps_process>:
 */
uint8_t
#if LWGPS_CFG_STATUS || __DOXYGEN__
lwgps_process(lwgps_t* gh, const void* data, size_t len, lwgps_process_fn evt_fn) {
#else /* LWGPS_CFG_STATUS */
lwgps_process(lwgps_t* gh, const void* data, size_t len) {
 800333c:	b580      	push	{r7, lr}
 800333e:	b086      	sub	sp, #24
 8003340:	af00      	add	r7, sp, #0
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	607a      	str	r2, [r7, #4]
#endif /* !LWGPS_CFG_STATUS */
    const uint8_t* d = data;
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	617b      	str	r3, [r7, #20]

    for (; len > 0; ++d, --len) {               /* Process all bytes */
 800334c:	e0ad      	b.n	80034aa <lwgps_process+0x16e>
        if (*d == '$') {                        /* Check for beginning of NMEA line */
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	781b      	ldrb	r3, [r3, #0]
 8003352:	2b24      	cmp	r3, #36	@ 0x24
 8003354:	d128      	bne.n	80033a8 <lwgps_process+0x6c>
            memset(&gh->p, 0x00, sizeof(gh->p));/* Reset private memory */
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	3370      	adds	r3, #112	@ 0x70
 800335a:	2240      	movs	r2, #64	@ 0x40
 800335c:	2100      	movs	r1, #0
 800335e:	4618      	mov	r0, r3
 8003360:	f00e fb41 	bl	80119e6 <memset>
            TERM_ADD(gh, *d);                   /* Add character to term */
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 800336a:	2b0b      	cmp	r3, #11
 800336c:	f200 8097 	bhi.w	800349e <lwgps_process+0x162>
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8003376:	4619      	mov	r1, r3
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	781a      	ldrb	r2, [r3, #0]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	440b      	add	r3, r1
 8003380:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 800338a:	3301      	adds	r3, #1
 800338c:	b2da      	uxtb	r2, r3
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 800339a:	461a      	mov	r2, r3
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	4413      	add	r3, r2
 80033a0:	2200      	movs	r2, #0
 80033a2:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 80033a6:	e07a      	b.n	800349e <lwgps_process+0x162>
        } else if (*d == ',') {                 /* Term separator character */
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	781b      	ldrb	r3, [r3, #0]
 80033ac:	2b2c      	cmp	r3, #44	@ 0x2c
 80033ae:	d11d      	bne.n	80033ec <lwgps_process+0xb0>
            prv_parse_term(gh);                 /* Parse term we have currently in memory */
 80033b0:	68f8      	ldr	r0, [r7, #12]
 80033b2:	f7ff fbd7 	bl	8002b64 <prv_parse_term>
            CRC_ADD(gh, *d);                    /* Add character to CRC computation */
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	f893 2081 	ldrb.w	r2, [r3, #129]	@ 0x81
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	4053      	eors	r3, r2
 80033c2:	b2da      	uxtb	r2, r3
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
            TERM_NEXT(gh);                      /* Start with next term */
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2200      	movs	r2, #0
 80033ce:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2200      	movs	r2, #0
 80033d6:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 80033e0:	3301      	adds	r3, #1
 80033e2:	b2da      	uxtb	r2, r3
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
 80033ea:	e058      	b.n	800349e <lwgps_process+0x162>
        } else if (*d == '*') {                 /* Start indicates end of data for CRC computation */
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	781b      	ldrb	r3, [r3, #0]
 80033f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80033f2:	d117      	bne.n	8003424 <lwgps_process+0xe8>
            prv_parse_term(gh);                 /* Parse term we have currently in memory */
 80033f4:	68f8      	ldr	r0, [r7, #12]
 80033f6:	f7ff fbb5 	bl	8002b64 <prv_parse_term>
            gh->p.star = 1;                     /* STAR detected */
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2201      	movs	r2, #1
 80033fe:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
            TERM_NEXT(gh);                      /* Start with next term */
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	2200      	movs	r2, #0
 8003406:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2200      	movs	r2, #0
 800340e:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8003418:	3301      	adds	r3, #1
 800341a:	b2da      	uxtb	r2, r3
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
 8003422:	e03c      	b.n	800349e <lwgps_process+0x162>
        } else if (*d == '\r') {
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	781b      	ldrb	r3, [r3, #0]
 8003428:	2b0d      	cmp	r3, #13
 800342a:	d109      	bne.n	8003440 <lwgps_process+0x104>
            if (prv_check_crc(gh)) {            /* Check for CRC result */
 800342c:	68f8      	ldr	r0, [r7, #12]
 800342e:	f7ff fe45 	bl	80030bc <prv_check_crc>
 8003432:	4603      	mov	r3, r0
 8003434:	2b00      	cmp	r3, #0
 8003436:	d032      	beq.n	800349e <lwgps_process+0x162>
                /* CRC is OK, in theory we can copy data from statements to user data */
                prv_copy_from_tmp_memory(gh);   /* Copy memory from temporary to user memory */
 8003438:	68f8      	ldr	r0, [r7, #12]
 800343a:	f7ff feca 	bl	80031d2 <prv_copy_from_tmp_memory>
 800343e:	e02e      	b.n	800349e <lwgps_process+0x162>
            } else if (evt_fn != NULL) {
                evt_fn(STAT_CHECKSUM_FAIL);
#endif /* LWGPS_CFG_STATUS */
            }
        } else {
            if (!gh->p.star) {                  /* Add to CRC only if star not yet detected */
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8003446:	2b00      	cmp	r3, #0
 8003448:	d109      	bne.n	800345e <lwgps_process+0x122>
                CRC_ADD(gh, *d);                /* Add to CRC */
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	f893 2081 	ldrb.w	r2, [r3, #129]	@ 0x81
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	4053      	eors	r3, r2
 8003456:	b2da      	uxtb	r2, r3
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
            }
            TERM_ADD(gh, *d);                   /* Add character to term */
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8003464:	2b0b      	cmp	r3, #11
 8003466:	d81a      	bhi.n	800349e <lwgps_process+0x162>
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 800346e:	4619      	mov	r1, r3
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	781a      	ldrb	r2, [r3, #0]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	440b      	add	r3, r1
 8003478:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8003482:	3301      	adds	r3, #1
 8003484:	b2da      	uxtb	r2, r3
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8003492:	461a      	mov	r2, r3
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	4413      	add	r3, r2
 8003498:	2200      	movs	r2, #0
 800349a:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
    for (; len > 0; ++d, --len) {               /* Process all bytes */
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	3301      	adds	r3, #1
 80034a2:	617b      	str	r3, [r7, #20]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	3b01      	subs	r3, #1
 80034a8:	607b      	str	r3, [r7, #4]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	f47f af4e 	bne.w	800334e <lwgps_process+0x12>
        }
    }
    return 1;
 80034b2:	2301      	movs	r3, #1
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	3718      	adds	r7, #24
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}

080034bc <bmp280_init_default_params>:
#define BMP280_RESET_VALUE     0xB6




static void bmp280_init_default_params(bmp280_params_t *params) {
 80034bc:	b480      	push	{r7}
 80034be:	b083      	sub	sp, #12
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
	params->mode = BMP280_MODE_NORMAL;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2203      	movs	r2, #3
 80034c8:	701a      	strb	r2, [r3, #0]
	params->filter = BMP280_FILTER_OFF;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2200      	movs	r2, #0
 80034ce:	705a      	strb	r2, [r3, #1]
	params->oversampling_pressure = BMP280_STANDARD;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2203      	movs	r2, #3
 80034d4:	709a      	strb	r2, [r3, #2]
	params->oversampling_temperature = BMP280_STANDARD;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2203      	movs	r2, #3
 80034da:	70da      	strb	r2, [r3, #3]
	params->oversampling_humidity = BMP280_STANDARD;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2203      	movs	r2, #3
 80034e0:	711a      	strb	r2, [r3, #4]
	params->standby = BMP280_STANDBY_250;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2203      	movs	r2, #3
 80034e6:	715a      	strb	r2, [r3, #5]
}
 80034e8:	bf00      	nop
 80034ea:	370c      	adds	r7, #12
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr

080034f4 <read_register16>:

static bool read_register16(BMP280_HandleTypedef *dev, uint8_t addr, uint16_t *value) {
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b08a      	sub	sp, #40	@ 0x28
 80034f8:	af04      	add	r7, sp, #16
 80034fa:	60f8      	str	r0, [r7, #12]
 80034fc:	460b      	mov	r3, r1
 80034fe:	607a      	str	r2, [r7, #4]
 8003500:	72fb      	strb	r3, [r7, #11]
	uint16_t tx_buff;
	uint8_t rx_buff[2];
	tx_buff = (dev->addr << 1);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003506:	005b      	lsls	r3, r3, #1
 8003508:	82fb      	strh	r3, [r7, #22]

	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, rx_buff, 2, 5000)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800350e:	7afb      	ldrb	r3, [r7, #11]
 8003510:	b29a      	uxth	r2, r3
 8003512:	8af9      	ldrh	r1, [r7, #22]
 8003514:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003518:	9302      	str	r3, [sp, #8]
 800351a:	2302      	movs	r3, #2
 800351c:	9301      	str	r3, [sp, #4]
 800351e:	f107 0314 	add.w	r3, r7, #20
 8003522:	9300      	str	r3, [sp, #0]
 8003524:	2301      	movs	r3, #1
 8003526:	f004 fcd1 	bl	8007ecc <HAL_I2C_Mem_Read>
 800352a:	4603      	mov	r3, r0
 800352c:	2b00      	cmp	r3, #0
 800352e:	d10c      	bne.n	800354a <read_register16+0x56>
			== HAL_OK) {
		*value = (uint16_t) ((rx_buff[1] << 8) | rx_buff[0]);
 8003530:	7d7b      	ldrb	r3, [r7, #21]
 8003532:	b21b      	sxth	r3, r3
 8003534:	021b      	lsls	r3, r3, #8
 8003536:	b21a      	sxth	r2, r3
 8003538:	7d3b      	ldrb	r3, [r7, #20]
 800353a:	b21b      	sxth	r3, r3
 800353c:	4313      	orrs	r3, r2
 800353e:	b21b      	sxth	r3, r3
 8003540:	b29a      	uxth	r2, r3
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	801a      	strh	r2, [r3, #0]
		return true;
 8003546:	2301      	movs	r3, #1
 8003548:	e000      	b.n	800354c <read_register16+0x58>
	} else
		return false;
 800354a:	2300      	movs	r3, #0

}
 800354c:	4618      	mov	r0, r3
 800354e:	3718      	adds	r7, #24
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}

08003554 <read_data>:

static inline int read_data(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t *value,
		uint8_t len) {
 8003554:	b590      	push	{r4, r7, lr}
 8003556:	b08b      	sub	sp, #44	@ 0x2c
 8003558:	af04      	add	r7, sp, #16
 800355a:	60f8      	str	r0, [r7, #12]
 800355c:	607a      	str	r2, [r7, #4]
 800355e:	461a      	mov	r2, r3
 8003560:	460b      	mov	r3, r1
 8003562:	72fb      	strb	r3, [r7, #11]
 8003564:	4613      	mov	r3, r2
 8003566:	72bb      	strb	r3, [r7, #10]
	uint16_t tx_buff;
	tx_buff = (dev->addr << 1);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800356c:	005b      	lsls	r3, r3, #1
 800356e:	82fb      	strh	r3, [r7, #22]
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, value, len, 5000) == HAL_OK)
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8003574:	7afb      	ldrb	r3, [r7, #11]
 8003576:	b29a      	uxth	r2, r3
 8003578:	7abb      	ldrb	r3, [r7, #10]
 800357a:	b29b      	uxth	r3, r3
 800357c:	8af9      	ldrh	r1, [r7, #22]
 800357e:	f241 3488 	movw	r4, #5000	@ 0x1388
 8003582:	9402      	str	r4, [sp, #8]
 8003584:	9301      	str	r3, [sp, #4]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	9300      	str	r3, [sp, #0]
 800358a:	2301      	movs	r3, #1
 800358c:	f004 fc9e 	bl	8007ecc <HAL_I2C_Mem_Read>
 8003590:	4603      	mov	r3, r0
 8003592:	2b00      	cmp	r3, #0
 8003594:	d101      	bne.n	800359a <read_data+0x46>
		return 0;
 8003596:	2300      	movs	r3, #0
 8003598:	e000      	b.n	800359c <read_data+0x48>
	else
		return 1;
 800359a:	2301      	movs	r3, #1

}
 800359c:	4618      	mov	r0, r3
 800359e:	371c      	adds	r7, #28
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd90      	pop	{r4, r7, pc}

080035a4 <read_calibration_data>:

static bool read_calibration_data(BMP280_HandleTypedef *dev) {
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b082      	sub	sp, #8
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]

	if (read_register16(dev, 0x88, &dev->dig_T1)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	461a      	mov	r2, r3
 80035b0:	2188      	movs	r1, #136	@ 0x88
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f7ff ff9e 	bl	80034f4 <read_register16>
 80035b8:	4603      	mov	r3, r0
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d06f      	beq.n	800369e <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8a, (uint16_t *) &dev->dig_T2)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	3302      	adds	r3, #2
 80035c2:	461a      	mov	r2, r3
 80035c4:	218a      	movs	r1, #138	@ 0x8a
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f7ff ff94 	bl	80034f4 <read_register16>
 80035cc:	4603      	mov	r3, r0
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d065      	beq.n	800369e <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8c, (uint16_t *) &dev->dig_T3)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	3304      	adds	r3, #4
 80035d6:	461a      	mov	r2, r3
 80035d8:	218c      	movs	r1, #140	@ 0x8c
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f7ff ff8a 	bl	80034f4 <read_register16>
 80035e0:	4603      	mov	r3, r0
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d05b      	beq.n	800369e <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8e, &dev->dig_P1)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	3306      	adds	r3, #6
 80035ea:	461a      	mov	r2, r3
 80035ec:	218e      	movs	r1, #142	@ 0x8e
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f7ff ff80 	bl	80034f4 <read_register16>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d051      	beq.n	800369e <read_calibration_data+0xfa>
			&& read_register16(dev, 0x90, (uint16_t *) &dev->dig_P2)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	3308      	adds	r3, #8
 80035fe:	461a      	mov	r2, r3
 8003600:	2190      	movs	r1, #144	@ 0x90
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f7ff ff76 	bl	80034f4 <read_register16>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d047      	beq.n	800369e <read_calibration_data+0xfa>
			&& read_register16(dev, 0x92, (uint16_t *) &dev->dig_P3)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	330a      	adds	r3, #10
 8003612:	461a      	mov	r2, r3
 8003614:	2192      	movs	r1, #146	@ 0x92
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f7ff ff6c 	bl	80034f4 <read_register16>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d03d      	beq.n	800369e <read_calibration_data+0xfa>
			&& read_register16(dev, 0x94, (uint16_t *) &dev->dig_P4)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	330c      	adds	r3, #12
 8003626:	461a      	mov	r2, r3
 8003628:	2194      	movs	r1, #148	@ 0x94
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f7ff ff62 	bl	80034f4 <read_register16>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d033      	beq.n	800369e <read_calibration_data+0xfa>
			&& read_register16(dev, 0x96, (uint16_t *) &dev->dig_P5)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	330e      	adds	r3, #14
 800363a:	461a      	mov	r2, r3
 800363c:	2196      	movs	r1, #150	@ 0x96
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f7ff ff58 	bl	80034f4 <read_register16>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d029      	beq.n	800369e <read_calibration_data+0xfa>
			&& read_register16(dev, 0x98, (uint16_t *) &dev->dig_P6)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	3310      	adds	r3, #16
 800364e:	461a      	mov	r2, r3
 8003650:	2198      	movs	r1, #152	@ 0x98
 8003652:	6878      	ldr	r0, [r7, #4]
 8003654:	f7ff ff4e 	bl	80034f4 <read_register16>
 8003658:	4603      	mov	r3, r0
 800365a:	2b00      	cmp	r3, #0
 800365c:	d01f      	beq.n	800369e <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9a, (uint16_t *) &dev->dig_P7)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	3312      	adds	r3, #18
 8003662:	461a      	mov	r2, r3
 8003664:	219a      	movs	r1, #154	@ 0x9a
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f7ff ff44 	bl	80034f4 <read_register16>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d015      	beq.n	800369e <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9c, (uint16_t *) &dev->dig_P8)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	3314      	adds	r3, #20
 8003676:	461a      	mov	r2, r3
 8003678:	219c      	movs	r1, #156	@ 0x9c
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f7ff ff3a 	bl	80034f4 <read_register16>
 8003680:	4603      	mov	r3, r0
 8003682:	2b00      	cmp	r3, #0
 8003684:	d00b      	beq.n	800369e <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9e,
					(uint16_t *) &dev->dig_P9)) {
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	3316      	adds	r3, #22
			&& read_register16(dev, 0x9e,
 800368a:	461a      	mov	r2, r3
 800368c:	219e      	movs	r1, #158	@ 0x9e
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	f7ff ff30 	bl	80034f4 <read_register16>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d001      	beq.n	800369e <read_calibration_data+0xfa>

		return true;
 800369a:	2301      	movs	r3, #1
 800369c:	e000      	b.n	80036a0 <read_calibration_data+0xfc>
	}

	return false;
 800369e:	2300      	movs	r3, #0
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3708      	adds	r7, #8
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}

080036a8 <read_hum_calibration_data>:

static bool read_hum_calibration_data(BMP280_HandleTypedef *dev) {
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b084      	sub	sp, #16
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
	uint16_t h4, h5;

	if (!read_data(dev, 0xa1, &dev->dig_H1, 1)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	f103 0218 	add.w	r2, r3, #24
 80036b6:	2301      	movs	r3, #1
 80036b8:	21a1      	movs	r1, #161	@ 0xa1
 80036ba:	6878      	ldr	r0, [r7, #4]
 80036bc:	f7ff ff4a 	bl	8003554 <read_data>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d14c      	bne.n	8003760 <read_hum_calibration_data+0xb8>
			&& read_register16(dev, 0xe1, (uint16_t *) &dev->dig_H2)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	331a      	adds	r3, #26
 80036ca:	461a      	mov	r2, r3
 80036cc:	21e1      	movs	r1, #225	@ 0xe1
 80036ce:	6878      	ldr	r0, [r7, #4]
 80036d0:	f7ff ff10 	bl	80034f4 <read_register16>
 80036d4:	4603      	mov	r3, r0
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d042      	beq.n	8003760 <read_hum_calibration_data+0xb8>
			&& !read_data(dev, 0xe3, &dev->dig_H3, 1)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	f103 021c 	add.w	r2, r3, #28
 80036e0:	2301      	movs	r3, #1
 80036e2:	21e3      	movs	r1, #227	@ 0xe3
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	f7ff ff35 	bl	8003554 <read_data>
 80036ea:	4603      	mov	r3, r0
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d137      	bne.n	8003760 <read_hum_calibration_data+0xb8>
			&& read_register16(dev, 0xe4, &h4)
 80036f0:	f107 030e 	add.w	r3, r7, #14
 80036f4:	461a      	mov	r2, r3
 80036f6:	21e4      	movs	r1, #228	@ 0xe4
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f7ff fefb 	bl	80034f4 <read_register16>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d02d      	beq.n	8003760 <read_hum_calibration_data+0xb8>
			&& read_register16(dev, 0xe5, &h5)
 8003704:	f107 030c 	add.w	r3, r7, #12
 8003708:	461a      	mov	r2, r3
 800370a:	21e5      	movs	r1, #229	@ 0xe5
 800370c:	6878      	ldr	r0, [r7, #4]
 800370e:	f7ff fef1 	bl	80034f4 <read_register16>
 8003712:	4603      	mov	r3, r0
 8003714:	2b00      	cmp	r3, #0
 8003716:	d023      	beq.n	8003760 <read_hum_calibration_data+0xb8>
			&& !read_data(dev, 0xe7, (uint8_t *) &dev->dig_H6, 1)) {
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f103 0222 	add.w	r2, r3, #34	@ 0x22
 800371e:	2301      	movs	r3, #1
 8003720:	21e7      	movs	r1, #231	@ 0xe7
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f7ff ff16 	bl	8003554 <read_data>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d118      	bne.n	8003760 <read_hum_calibration_data+0xb8>
		dev->dig_H4 = (h4 & 0x00ff) << 4 | (h4 & 0x0f00) >> 8;
 800372e:	89fb      	ldrh	r3, [r7, #14]
 8003730:	b21b      	sxth	r3, r3
 8003732:	011b      	lsls	r3, r3, #4
 8003734:	b21b      	sxth	r3, r3
 8003736:	f403 637f 	and.w	r3, r3, #4080	@ 0xff0
 800373a:	b21a      	sxth	r2, r3
 800373c:	89fb      	ldrh	r3, [r7, #14]
 800373e:	121b      	asrs	r3, r3, #8
 8003740:	b21b      	sxth	r3, r3
 8003742:	f003 030f 	and.w	r3, r3, #15
 8003746:	b21b      	sxth	r3, r3
 8003748:	4313      	orrs	r3, r2
 800374a:	b21a      	sxth	r2, r3
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	83da      	strh	r2, [r3, #30]
		dev->dig_H5 = h5 >> 4;
 8003750:	89bb      	ldrh	r3, [r7, #12]
 8003752:	091b      	lsrs	r3, r3, #4
 8003754:	b29b      	uxth	r3, r3
 8003756:	b21a      	sxth	r2, r3
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	841a      	strh	r2, [r3, #32]

		return true;
 800375c:	2301      	movs	r3, #1
 800375e:	e000      	b.n	8003762 <read_hum_calibration_data+0xba>
	}

	return false;
 8003760:	2300      	movs	r3, #0
}
 8003762:	4618      	mov	r0, r3
 8003764:	3710      	adds	r7, #16
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}

0800376a <write_register8>:

static int write_register8(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t value) {
 800376a:	b580      	push	{r7, lr}
 800376c:	b088      	sub	sp, #32
 800376e:	af04      	add	r7, sp, #16
 8003770:	6078      	str	r0, [r7, #4]
 8003772:	460b      	mov	r3, r1
 8003774:	70fb      	strb	r3, [r7, #3]
 8003776:	4613      	mov	r3, r2
 8003778:	70bb      	strb	r3, [r7, #2]
	uint16_t tx_buff;

	tx_buff = (dev->addr << 1);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800377e:	005b      	lsls	r3, r3, #1
 8003780:	81fb      	strh	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(dev->i2c, tx_buff, addr, 1, &value, 1, 10000) == HAL_OK)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8003786:	78fb      	ldrb	r3, [r7, #3]
 8003788:	b29a      	uxth	r2, r3
 800378a:	89f9      	ldrh	r1, [r7, #14]
 800378c:	f242 7310 	movw	r3, #10000	@ 0x2710
 8003790:	9302      	str	r3, [sp, #8]
 8003792:	2301      	movs	r3, #1
 8003794:	9301      	str	r3, [sp, #4]
 8003796:	1cbb      	adds	r3, r7, #2
 8003798:	9300      	str	r3, [sp, #0]
 800379a:	2301      	movs	r3, #1
 800379c:	f004 fa9c 	bl	8007cd8 <HAL_I2C_Mem_Write>
 80037a0:	4603      	mov	r3, r0
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d101      	bne.n	80037aa <write_register8+0x40>
		return false;
 80037a6:	2300      	movs	r3, #0
 80037a8:	e000      	b.n	80037ac <write_register8+0x42>
	else
		return true;
 80037aa:	2301      	movs	r3, #1
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3710      	adds	r7, #16
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <bmp280_init>:

bool bmp280_init(BMP280_HandleTypedef *dev, bmp280_params_t *params) {
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
 80037bc:	6039      	str	r1, [r7, #0]

	if (dev->addr != BMP280_I2C_ADDRESS_0
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80037c2:	2b76      	cmp	r3, #118	@ 0x76
 80037c4:	d005      	beq.n	80037d2 <bmp280_init+0x1e>
			&& dev->addr != BMP280_I2C_ADDRESS_1) {
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80037ca:	2b77      	cmp	r3, #119	@ 0x77
 80037cc:	d001      	beq.n	80037d2 <bmp280_init+0x1e>

		return false;
 80037ce:	2300      	movs	r3, #0
 80037d0:	e09d      	b.n	800390e <bmp280_init+0x15a>
	}

	if (read_data(dev, BMP280_REG_ID, &dev->id, 1)) {
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80037d8:	2301      	movs	r3, #1
 80037da:	21d0      	movs	r1, #208	@ 0xd0
 80037dc:	6878      	ldr	r0, [r7, #4]
 80037de:	f7ff feb9 	bl	8003554 <read_data>
 80037e2:	4603      	mov	r3, r0
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d001      	beq.n	80037ec <bmp280_init+0x38>
		return false;
 80037e8:	2300      	movs	r3, #0
 80037ea:	e090      	b.n	800390e <bmp280_init+0x15a>
	}

	if (dev->id != BMP280_CHIP_ID && dev->id != BME280_CHIP_ID) {
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80037f2:	2b58      	cmp	r3, #88	@ 0x58
 80037f4:	d006      	beq.n	8003804 <bmp280_init+0x50>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80037fc:	2b60      	cmp	r3, #96	@ 0x60
 80037fe:	d001      	beq.n	8003804 <bmp280_init+0x50>

		return false;
 8003800:	2300      	movs	r3, #0
 8003802:	e084      	b.n	800390e <bmp280_init+0x15a>
	}

	// Soft reset.
	if (write_register8(dev, BMP280_REG_RESET, BMP280_RESET_VALUE)) {
 8003804:	22b6      	movs	r2, #182	@ 0xb6
 8003806:	21e0      	movs	r1, #224	@ 0xe0
 8003808:	6878      	ldr	r0, [r7, #4]
 800380a:	f7ff ffae 	bl	800376a <write_register8>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d001      	beq.n	8003818 <bmp280_init+0x64>
		return false;
 8003814:	2300      	movs	r3, #0
 8003816:	e07a      	b.n	800390e <bmp280_init+0x15a>
	}

	// Wait until finished copying over the NVP data.
	while (1) {
		uint8_t status;
		if (!read_data(dev, BMP280_REG_STATUS, &status, 1)
 8003818:	f107 020c 	add.w	r2, r7, #12
 800381c:	2301      	movs	r3, #1
 800381e:	21f3      	movs	r1, #243	@ 0xf3
 8003820:	6878      	ldr	r0, [r7, #4]
 8003822:	f7ff fe97 	bl	8003554 <read_data>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d1f5      	bne.n	8003818 <bmp280_init+0x64>
				&& (status & 1) == 0)
 800382c:	7b3b      	ldrb	r3, [r7, #12]
 800382e:	f003 0301 	and.w	r3, r3, #1
 8003832:	2b00      	cmp	r3, #0
 8003834:	d1f0      	bne.n	8003818 <bmp280_init+0x64>
			break;
	}

	if (!read_calibration_data(dev)) {
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	f7ff feb4 	bl	80035a4 <read_calibration_data>
 800383c:	4603      	mov	r3, r0
 800383e:	f083 0301 	eor.w	r3, r3, #1
 8003842:	b2db      	uxtb	r3, r3
 8003844:	2b00      	cmp	r3, #0
 8003846:	d100      	bne.n	800384a <bmp280_init+0x96>
 8003848:	e001      	b.n	800384e <bmp280_init+0x9a>
		return false;
 800384a:	2300      	movs	r3, #0
 800384c:	e05f      	b.n	800390e <bmp280_init+0x15a>
	}

	if (dev->id == BME280_CHIP_ID && !read_hum_calibration_data(dev)) {
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8003854:	2b60      	cmp	r3, #96	@ 0x60
 8003856:	d10a      	bne.n	800386e <bmp280_init+0xba>
 8003858:	6878      	ldr	r0, [r7, #4]
 800385a:	f7ff ff25 	bl	80036a8 <read_hum_calibration_data>
 800385e:	4603      	mov	r3, r0
 8003860:	f083 0301 	eor.w	r3, r3, #1
 8003864:	b2db      	uxtb	r3, r3
 8003866:	2b00      	cmp	r3, #0
 8003868:	d001      	beq.n	800386e <bmp280_init+0xba>
		return false;
 800386a:	2300      	movs	r3, #0
 800386c:	e04f      	b.n	800390e <bmp280_init+0x15a>
	}

	uint8_t config = (params->standby << 5) | (params->filter << 2);
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	795b      	ldrb	r3, [r3, #5]
 8003872:	b25b      	sxtb	r3, r3
 8003874:	015b      	lsls	r3, r3, #5
 8003876:	b25a      	sxtb	r2, r3
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	785b      	ldrb	r3, [r3, #1]
 800387c:	b25b      	sxtb	r3, r3
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	b25b      	sxtb	r3, r3
 8003882:	4313      	orrs	r3, r2
 8003884:	b25b      	sxtb	r3, r3
 8003886:	73fb      	strb	r3, [r7, #15]
	if (write_register8(dev, BMP280_REG_CONFIG, config)) {
 8003888:	7bfb      	ldrb	r3, [r7, #15]
 800388a:	461a      	mov	r2, r3
 800388c:	21f5      	movs	r1, #245	@ 0xf5
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f7ff ff6b 	bl	800376a <write_register8>
 8003894:	4603      	mov	r3, r0
 8003896:	2b00      	cmp	r3, #0
 8003898:	d001      	beq.n	800389e <bmp280_init+0xea>
		return false;
 800389a:	2300      	movs	r3, #0
 800389c:	e037      	b.n	800390e <bmp280_init+0x15a>
	}

	if (params->mode == BMP280_MODE_FORCED) {
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	781b      	ldrb	r3, [r3, #0]
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d102      	bne.n	80038ac <bmp280_init+0xf8>
		params->mode = BMP280_MODE_SLEEP;  // initial mode for forced is sleep
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	2200      	movs	r2, #0
 80038aa:	701a      	strb	r2, [r3, #0]
	}

	uint8_t ctrl = (params->oversampling_temperature << 5)
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	78db      	ldrb	r3, [r3, #3]
			| (params->oversampling_pressure << 2) | (params->mode);
 80038b0:	b25b      	sxtb	r3, r3
 80038b2:	015b      	lsls	r3, r3, #5
 80038b4:	b25a      	sxtb	r2, r3
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	789b      	ldrb	r3, [r3, #2]
 80038ba:	b25b      	sxtb	r3, r3
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	b25b      	sxtb	r3, r3
 80038c0:	4313      	orrs	r3, r2
 80038c2:	b25a      	sxtb	r2, r3
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	781b      	ldrb	r3, [r3, #0]
 80038c8:	b25b      	sxtb	r3, r3
 80038ca:	4313      	orrs	r3, r2
 80038cc:	b25b      	sxtb	r3, r3
	uint8_t ctrl = (params->oversampling_temperature << 5)
 80038ce:	73bb      	strb	r3, [r7, #14]

	if (dev->id == BME280_CHIP_ID) {
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80038d6:	2b60      	cmp	r3, #96	@ 0x60
 80038d8:	d10d      	bne.n	80038f6 <bmp280_init+0x142>
		// Write crtl hum reg first, only active after write to BMP280_REG_CTRL.
		uint8_t ctrl_hum = params->oversampling_humidity;
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	791b      	ldrb	r3, [r3, #4]
 80038de:	737b      	strb	r3, [r7, #13]
		if (write_register8(dev, BMP280_REG_CTRL_HUM, ctrl_hum)) {
 80038e0:	7b7b      	ldrb	r3, [r7, #13]
 80038e2:	461a      	mov	r2, r3
 80038e4:	21f2      	movs	r1, #242	@ 0xf2
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f7ff ff3f 	bl	800376a <write_register8>
 80038ec:	4603      	mov	r3, r0
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d001      	beq.n	80038f6 <bmp280_init+0x142>
			return false;
 80038f2:	2300      	movs	r3, #0
 80038f4:	e00b      	b.n	800390e <bmp280_init+0x15a>
		}
	}

	if (write_register8(dev, BMP280_REG_CTRL, ctrl)) {
 80038f6:	7bbb      	ldrb	r3, [r7, #14]
 80038f8:	461a      	mov	r2, r3
 80038fa:	21f4      	movs	r1, #244	@ 0xf4
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f7ff ff34 	bl	800376a <write_register8>
 8003902:	4603      	mov	r3, r0
 8003904:	2b00      	cmp	r3, #0
 8003906:	d001      	beq.n	800390c <bmp280_init+0x158>
		return false;
 8003908:	2300      	movs	r3, #0
 800390a:	e000      	b.n	800390e <bmp280_init+0x15a>
	}

	return true;
 800390c:	2301      	movs	r3, #1
}
 800390e:	4618      	mov	r0, r3
 8003910:	3710      	adds	r7, #16
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}

08003916 <compensate_temperature>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in degrees Celsius.
 */
static inline int32_t compensate_temperature(BMP280_HandleTypedef *dev, int32_t adc_temp,
		int32_t *fine_temp) {
 8003916:	b480      	push	{r7}
 8003918:	b087      	sub	sp, #28
 800391a:	af00      	add	r7, sp, #0
 800391c:	60f8      	str	r0, [r7, #12]
 800391e:	60b9      	str	r1, [r7, #8]
 8003920:	607a      	str	r2, [r7, #4]
	int32_t var1, var2;

	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	10da      	asrs	r2, r3, #3
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	881b      	ldrh	r3, [r3, #0]
 800392a:	005b      	lsls	r3, r3, #1
 800392c:	1ad3      	subs	r3, r2, r3
			* (int32_t) dev->dig_T2) >> 11;
 800392e:	68fa      	ldr	r2, [r7, #12]
 8003930:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8003934:	fb02 f303 	mul.w	r3, r2, r3
	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 8003938:	12db      	asrs	r3, r3, #11
 800393a:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	111b      	asrs	r3, r3, #4
 8003940:	68fa      	ldr	r2, [r7, #12]
 8003942:	8812      	ldrh	r2, [r2, #0]
 8003944:	1a9b      	subs	r3, r3, r2
			* ((adc_temp >> 4) - (int32_t) dev->dig_T1)) >> 12)
 8003946:	68ba      	ldr	r2, [r7, #8]
 8003948:	1112      	asrs	r2, r2, #4
 800394a:	68f9      	ldr	r1, [r7, #12]
 800394c:	8809      	ldrh	r1, [r1, #0]
 800394e:	1a52      	subs	r2, r2, r1
 8003950:	fb02 f303 	mul.w	r3, r2, r3
 8003954:	131b      	asrs	r3, r3, #12
			* (int32_t) dev->dig_T3) >> 14;
 8003956:	68fa      	ldr	r2, [r7, #12]
 8003958:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 800395c:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 8003960:	139b      	asrs	r3, r3, #14
 8003962:	613b      	str	r3, [r7, #16]

	*fine_temp = var1 + var2;
 8003964:	697a      	ldr	r2, [r7, #20]
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	441a      	add	r2, r3
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	601a      	str	r2, [r3, #0]
	return (*fine_temp * 5 + 128) >> 8;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	4613      	mov	r3, r2
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	4413      	add	r3, r2
 8003978:	3380      	adds	r3, #128	@ 0x80
 800397a:	121b      	asrs	r3, r3, #8
}
 800397c:	4618      	mov	r0, r3
 800397e:	371c      	adds	r7, #28
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr

08003988 <compensate_pressure>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_pressure(BMP280_HandleTypedef *dev, int32_t adc_press,
		int32_t fine_temp) {
 8003988:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800398c:	b0cc      	sub	sp, #304	@ 0x130
 800398e:	af00      	add	r7, sp, #0
 8003990:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
 8003994:	f8c7 1110 	str.w	r1, [r7, #272]	@ 0x110
 8003998:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
	int64_t var1, var2, p;

	var1 = (int64_t) fine_temp - 128000;
 800399c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80039a0:	17da      	asrs	r2, r3, #31
 80039a2:	461c      	mov	r4, r3
 80039a4:	4615      	mov	r5, r2
 80039a6:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 80039aa:	f145 3bff 	adc.w	fp, r5, #4294967295
 80039ae:	e9c7 ab4a 	strd	sl, fp, [r7, #296]	@ 0x128
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 80039b2:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80039b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80039ba:	fb03 f102 	mul.w	r1, r3, r2
 80039be:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80039c2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80039c6:	fb02 f303 	mul.w	r3, r2, r3
 80039ca:	18ca      	adds	r2, r1, r3
 80039cc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80039d0:	fba3 8903 	umull	r8, r9, r3, r3
 80039d4:	eb02 0309 	add.w	r3, r2, r9
 80039d8:	4699      	mov	r9, r3
 80039da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039de:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80039e2:	b21b      	sxth	r3, r3
 80039e4:	17da      	asrs	r2, r3, #31
 80039e6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80039ea:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80039ee:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 80039f2:	4603      	mov	r3, r0
 80039f4:	fb03 f209 	mul.w	r2, r3, r9
 80039f8:	460b      	mov	r3, r1
 80039fa:	fb08 f303 	mul.w	r3, r8, r3
 80039fe:	4413      	add	r3, r2
 8003a00:	4602      	mov	r2, r0
 8003a02:	fba8 1202 	umull	r1, r2, r8, r2
 8003a06:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003a0a:	460a      	mov	r2, r1
 8003a0c:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 8003a10:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003a14:	4413      	add	r3, r2
 8003a16:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003a1a:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 8003a1e:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
 8003a22:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var2 = var2 + ((var1 * (int64_t) dev->dig_P5) << 17);
 8003a26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a2a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8003a2e:	b21b      	sxth	r3, r3
 8003a30:	17da      	asrs	r2, r3, #31
 8003a32:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003a36:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8003a3a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003a3e:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8003a42:	462a      	mov	r2, r5
 8003a44:	fb02 f203 	mul.w	r2, r2, r3
 8003a48:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8003a4c:	4621      	mov	r1, r4
 8003a4e:	fb01 f303 	mul.w	r3, r1, r3
 8003a52:	441a      	add	r2, r3
 8003a54:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003a58:	4621      	mov	r1, r4
 8003a5a:	fba3 1301 	umull	r1, r3, r3, r1
 8003a5e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003a62:	460b      	mov	r3, r1
 8003a64:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003a68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a6c:	18d3      	adds	r3, r2, r3
 8003a6e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003a72:	f04f 0000 	mov.w	r0, #0
 8003a76:	f04f 0100 	mov.w	r1, #0
 8003a7a:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8003a7e:	462b      	mov	r3, r5
 8003a80:	0459      	lsls	r1, r3, #17
 8003a82:	4623      	mov	r3, r4
 8003a84:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8003a88:	4623      	mov	r3, r4
 8003a8a:	0458      	lsls	r0, r3, #17
 8003a8c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8003a90:	1814      	adds	r4, r2, r0
 8003a92:	643c      	str	r4, [r7, #64]	@ 0x40
 8003a94:	414b      	adcs	r3, r1
 8003a96:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a98:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8003a9c:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var2 = var2 + (((int64_t) dev->dig_P4) << 35);
 8003aa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aa4:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8003aa8:	b21b      	sxth	r3, r3
 8003aaa:	17da      	asrs	r2, r3, #31
 8003aac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003ab0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003ab4:	f04f 0000 	mov.w	r0, #0
 8003ab8:	f04f 0100 	mov.w	r1, #0
 8003abc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003ac0:	00d9      	lsls	r1, r3, #3
 8003ac2:	2000      	movs	r0, #0
 8003ac4:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8003ac8:	1814      	adds	r4, r2, r0
 8003aca:	63bc      	str	r4, [r7, #56]	@ 0x38
 8003acc:	414b      	adcs	r3, r1
 8003ace:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ad0:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8003ad4:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8003ad8:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8003adc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003ae0:	fb03 f102 	mul.w	r1, r3, r2
 8003ae4:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8003ae8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003aec:	fb02 f303 	mul.w	r3, r2, r3
 8003af0:	18ca      	adds	r2, r1, r3
 8003af2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003af6:	fba3 1303 	umull	r1, r3, r3, r3
 8003afa:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003afe:	460b      	mov	r3, r1
 8003b00:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003b04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b08:	18d3      	adds	r3, r2, r3
 8003b0a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003b0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b12:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003b16:	b21b      	sxth	r3, r3
 8003b18:	17da      	asrs	r2, r3, #31
 8003b1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003b1e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003b22:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8003b26:	462b      	mov	r3, r5
 8003b28:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003b2c:	4642      	mov	r2, r8
 8003b2e:	fb02 f203 	mul.w	r2, r2, r3
 8003b32:	464b      	mov	r3, r9
 8003b34:	4621      	mov	r1, r4
 8003b36:	fb01 f303 	mul.w	r3, r1, r3
 8003b3a:	4413      	add	r3, r2
 8003b3c:	4622      	mov	r2, r4
 8003b3e:	4641      	mov	r1, r8
 8003b40:	fba2 1201 	umull	r1, r2, r2, r1
 8003b44:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8003b48:	460a      	mov	r2, r1
 8003b4a:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8003b4e:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8003b52:	4413      	add	r3, r2
 8003b54:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003b58:	f04f 0000 	mov.w	r0, #0
 8003b5c:	f04f 0100 	mov.w	r1, #0
 8003b60:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8003b64:	4623      	mov	r3, r4
 8003b66:	0a18      	lsrs	r0, r3, #8
 8003b68:	462b      	mov	r3, r5
 8003b6a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8003b6e:	462b      	mov	r3, r5
 8003b70:	1219      	asrs	r1, r3, #8
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 8003b72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b76:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003b7a:	b21b      	sxth	r3, r3
 8003b7c:	17da      	asrs	r2, r3, #31
 8003b7e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003b82:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003b86:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003b8a:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 8003b8e:	464a      	mov	r2, r9
 8003b90:	fb02 f203 	mul.w	r2, r2, r3
 8003b94:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8003b98:	4644      	mov	r4, r8
 8003b9a:	fb04 f303 	mul.w	r3, r4, r3
 8003b9e:	441a      	add	r2, r3
 8003ba0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003ba4:	4644      	mov	r4, r8
 8003ba6:	fba3 4304 	umull	r4, r3, r3, r4
 8003baa:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003bae:	4623      	mov	r3, r4
 8003bb0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003bb4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8003bb8:	18d3      	adds	r3, r2, r3
 8003bba:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003bbe:	f04f 0200 	mov.w	r2, #0
 8003bc2:	f04f 0300 	mov.w	r3, #0
 8003bc6:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8003bca:	464c      	mov	r4, r9
 8003bcc:	0323      	lsls	r3, r4, #12
 8003bce:	4644      	mov	r4, r8
 8003bd0:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8003bd4:	4644      	mov	r4, r8
 8003bd6:	0322      	lsls	r2, r4, #12
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8003bd8:	1884      	adds	r4, r0, r2
 8003bda:	633c      	str	r4, [r7, #48]	@ 0x30
 8003bdc:	eb41 0303 	adc.w	r3, r1, r3
 8003be0:	637b      	str	r3, [r7, #52]	@ 0x34
 8003be2:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8003be6:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
	var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) dev->dig_P1) >> 33;
 8003bea:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8003bee:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8003bf2:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 8003bf6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8003bfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bfe:	88db      	ldrh	r3, [r3, #6]
 8003c00:	b29b      	uxth	r3, r3
 8003c02:	2200      	movs	r2, #0
 8003c04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003c08:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003c0c:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003c10:	462b      	mov	r3, r5
 8003c12:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003c16:	4642      	mov	r2, r8
 8003c18:	fb02 f203 	mul.w	r2, r2, r3
 8003c1c:	464b      	mov	r3, r9
 8003c1e:	4621      	mov	r1, r4
 8003c20:	fb01 f303 	mul.w	r3, r1, r3
 8003c24:	4413      	add	r3, r2
 8003c26:	4622      	mov	r2, r4
 8003c28:	4641      	mov	r1, r8
 8003c2a:	fba2 1201 	umull	r1, r2, r2, r1
 8003c2e:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8003c32:	460a      	mov	r2, r1
 8003c34:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8003c38:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8003c3c:	4413      	add	r3, r2
 8003c3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003c42:	f04f 0200 	mov.w	r2, #0
 8003c46:	f04f 0300 	mov.w	r3, #0
 8003c4a:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8003c4e:	4629      	mov	r1, r5
 8003c50:	104a      	asrs	r2, r1, #1
 8003c52:	4629      	mov	r1, r5
 8003c54:	17cb      	asrs	r3, r1, #31
 8003c56:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128

	if (var1 == 0) {
 8003c5a:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	d101      	bne.n	8003c66 <compensate_pressure+0x2de>
		return 0;  // avoid exception caused by division by zero
 8003c62:	2300      	movs	r3, #0
 8003c64:	e148      	b.n	8003ef8 <compensate_pressure+0x570>
	}

	p = 1048576 - adc_press;
 8003c66:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003c6a:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8003c6e:	17da      	asrs	r2, r3, #31
 8003c70:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c72:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c74:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8003c78:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	p = (((p << 31) - var2) * 3125) / var1;
 8003c7c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8003c80:	105b      	asrs	r3, r3, #1
 8003c82:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003c86:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8003c8a:	07db      	lsls	r3, r3, #31
 8003c8c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003c90:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8003c94:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8003c98:	4621      	mov	r1, r4
 8003c9a:	1a89      	subs	r1, r1, r2
 8003c9c:	67b9      	str	r1, [r7, #120]	@ 0x78
 8003c9e:	4629      	mov	r1, r5
 8003ca0:	eb61 0303 	sbc.w	r3, r1, r3
 8003ca4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003ca6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003caa:	4622      	mov	r2, r4
 8003cac:	462b      	mov	r3, r5
 8003cae:	1891      	adds	r1, r2, r2
 8003cb0:	6239      	str	r1, [r7, #32]
 8003cb2:	415b      	adcs	r3, r3
 8003cb4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cb6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003cba:	4621      	mov	r1, r4
 8003cbc:	1851      	adds	r1, r2, r1
 8003cbe:	61b9      	str	r1, [r7, #24]
 8003cc0:	4629      	mov	r1, r5
 8003cc2:	414b      	adcs	r3, r1
 8003cc4:	61fb      	str	r3, [r7, #28]
 8003cc6:	f04f 0200 	mov.w	r2, #0
 8003cca:	f04f 0300 	mov.w	r3, #0
 8003cce:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8003cd2:	4649      	mov	r1, r9
 8003cd4:	018b      	lsls	r3, r1, #6
 8003cd6:	4641      	mov	r1, r8
 8003cd8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003cdc:	4641      	mov	r1, r8
 8003cde:	018a      	lsls	r2, r1, #6
 8003ce0:	4641      	mov	r1, r8
 8003ce2:	1889      	adds	r1, r1, r2
 8003ce4:	6139      	str	r1, [r7, #16]
 8003ce6:	4649      	mov	r1, r9
 8003ce8:	eb43 0101 	adc.w	r1, r3, r1
 8003cec:	6179      	str	r1, [r7, #20]
 8003cee:	f04f 0200 	mov.w	r2, #0
 8003cf2:	f04f 0300 	mov.w	r3, #0
 8003cf6:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8003cfa:	4649      	mov	r1, r9
 8003cfc:	008b      	lsls	r3, r1, #2
 8003cfe:	4641      	mov	r1, r8
 8003d00:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d04:	4641      	mov	r1, r8
 8003d06:	008a      	lsls	r2, r1, #2
 8003d08:	4610      	mov	r0, r2
 8003d0a:	4619      	mov	r1, r3
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	4622      	mov	r2, r4
 8003d10:	189b      	adds	r3, r3, r2
 8003d12:	60bb      	str	r3, [r7, #8]
 8003d14:	460b      	mov	r3, r1
 8003d16:	462a      	mov	r2, r5
 8003d18:	eb42 0303 	adc.w	r3, r2, r3
 8003d1c:	60fb      	str	r3, [r7, #12]
 8003d1e:	f04f 0200 	mov.w	r2, #0
 8003d22:	f04f 0300 	mov.w	r3, #0
 8003d26:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8003d2a:	4649      	mov	r1, r9
 8003d2c:	008b      	lsls	r3, r1, #2
 8003d2e:	4641      	mov	r1, r8
 8003d30:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d34:	4641      	mov	r1, r8
 8003d36:	008a      	lsls	r2, r1, #2
 8003d38:	4610      	mov	r0, r2
 8003d3a:	4619      	mov	r1, r3
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	4622      	mov	r2, r4
 8003d40:	189b      	adds	r3, r3, r2
 8003d42:	673b      	str	r3, [r7, #112]	@ 0x70
 8003d44:	462b      	mov	r3, r5
 8003d46:	460a      	mov	r2, r1
 8003d48:	eb42 0303 	adc.w	r3, r2, r3
 8003d4c:	677b      	str	r3, [r7, #116]	@ 0x74
 8003d4e:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8003d52:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8003d56:	f7fc ffc7 	bl	8000ce8 <__aeabi_ldivmod>
 8003d5a:	4602      	mov	r2, r0
 8003d5c:	460b      	mov	r3, r1
 8003d5e:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
	var1 = ((int64_t) dev->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 8003d62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d66:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8003d6a:	b21b      	sxth	r3, r3
 8003d6c:	17da      	asrs	r2, r3, #31
 8003d6e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003d70:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003d72:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8003d76:	f04f 0000 	mov.w	r0, #0
 8003d7a:	f04f 0100 	mov.w	r1, #0
 8003d7e:	0b50      	lsrs	r0, r2, #13
 8003d80:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8003d84:	1359      	asrs	r1, r3, #13
 8003d86:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8003d8a:	462b      	mov	r3, r5
 8003d8c:	fb00 f203 	mul.w	r2, r0, r3
 8003d90:	4623      	mov	r3, r4
 8003d92:	fb03 f301 	mul.w	r3, r3, r1
 8003d96:	4413      	add	r3, r2
 8003d98:	4622      	mov	r2, r4
 8003d9a:	fba2 1200 	umull	r1, r2, r2, r0
 8003d9e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003da2:	460a      	mov	r2, r1
 8003da4:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8003da8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8003dac:	4413      	add	r3, r2
 8003dae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003db2:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8003db6:	f04f 0000 	mov.w	r0, #0
 8003dba:	f04f 0100 	mov.w	r1, #0
 8003dbe:	0b50      	lsrs	r0, r2, #13
 8003dc0:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8003dc4:	1359      	asrs	r1, r3, #13
 8003dc6:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8003dca:	462b      	mov	r3, r5
 8003dcc:	fb00 f203 	mul.w	r2, r0, r3
 8003dd0:	4623      	mov	r3, r4
 8003dd2:	fb03 f301 	mul.w	r3, r3, r1
 8003dd6:	4413      	add	r3, r2
 8003dd8:	4622      	mov	r2, r4
 8003dda:	fba2 1200 	umull	r1, r2, r2, r0
 8003dde:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003de2:	460a      	mov	r2, r1
 8003de4:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8003de8:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8003dec:	4413      	add	r3, r2
 8003dee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003df2:	f04f 0200 	mov.w	r2, #0
 8003df6:	f04f 0300 	mov.w	r3, #0
 8003dfa:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8003dfe:	4621      	mov	r1, r4
 8003e00:	0e4a      	lsrs	r2, r1, #25
 8003e02:	4629      	mov	r1, r5
 8003e04:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8003e08:	4629      	mov	r1, r5
 8003e0a:	164b      	asrs	r3, r1, #25
 8003e0c:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
	var2 = ((int64_t) dev->dig_P8 * p) >> 19;
 8003e10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e14:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8003e18:	b21b      	sxth	r3, r3
 8003e1a:	17da      	asrs	r2, r3, #31
 8003e1c:	663b      	str	r3, [r7, #96]	@ 0x60
 8003e1e:	667a      	str	r2, [r7, #100]	@ 0x64
 8003e20:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8003e24:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003e28:	462a      	mov	r2, r5
 8003e2a:	fb02 f203 	mul.w	r2, r2, r3
 8003e2e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003e32:	4621      	mov	r1, r4
 8003e34:	fb01 f303 	mul.w	r3, r1, r3
 8003e38:	4413      	add	r3, r2
 8003e3a:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8003e3e:	4621      	mov	r1, r4
 8003e40:	fba2 1201 	umull	r1, r2, r2, r1
 8003e44:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8003e48:	460a      	mov	r2, r1
 8003e4a:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 8003e4e:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8003e52:	4413      	add	r3, r2
 8003e54:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003e58:	f04f 0200 	mov.w	r2, #0
 8003e5c:	f04f 0300 	mov.w	r3, #0
 8003e60:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8003e64:	4621      	mov	r1, r4
 8003e66:	0cca      	lsrs	r2, r1, #19
 8003e68:	4629      	mov	r1, r5
 8003e6a:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8003e6e:	4629      	mov	r1, r5
 8003e70:	14cb      	asrs	r3, r1, #19
 8003e72:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120

	p = ((p + var1 + var2) >> 8) + ((int64_t) dev->dig_P7 << 4);
 8003e76:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 8003e7a:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8003e7e:	1884      	adds	r4, r0, r2
 8003e80:	65bc      	str	r4, [r7, #88]	@ 0x58
 8003e82:	eb41 0303 	adc.w	r3, r1, r3
 8003e86:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003e88:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8003e8c:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8003e90:	4621      	mov	r1, r4
 8003e92:	1889      	adds	r1, r1, r2
 8003e94:	6539      	str	r1, [r7, #80]	@ 0x50
 8003e96:	4629      	mov	r1, r5
 8003e98:	eb43 0101 	adc.w	r1, r3, r1
 8003e9c:	6579      	str	r1, [r7, #84]	@ 0x54
 8003e9e:	f04f 0000 	mov.w	r0, #0
 8003ea2:	f04f 0100 	mov.w	r1, #0
 8003ea6:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8003eaa:	4623      	mov	r3, r4
 8003eac:	0a18      	lsrs	r0, r3, #8
 8003eae:	462b      	mov	r3, r5
 8003eb0:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8003eb4:	462b      	mov	r3, r5
 8003eb6:	1219      	asrs	r1, r3, #8
 8003eb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ebc:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8003ec0:	b21b      	sxth	r3, r3
 8003ec2:	17da      	asrs	r2, r3, #31
 8003ec4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003ec6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003ec8:	f04f 0200 	mov.w	r2, #0
 8003ecc:	f04f 0300 	mov.w	r3, #0
 8003ed0:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 8003ed4:	464c      	mov	r4, r9
 8003ed6:	0123      	lsls	r3, r4, #4
 8003ed8:	4644      	mov	r4, r8
 8003eda:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8003ede:	4644      	mov	r4, r8
 8003ee0:	0122      	lsls	r2, r4, #4
 8003ee2:	1884      	adds	r4, r0, r2
 8003ee4:	603c      	str	r4, [r7, #0]
 8003ee6:	eb41 0303 	adc.w	r3, r1, r3
 8003eea:	607b      	str	r3, [r7, #4]
 8003eec:	e9d7 3400 	ldrd	r3, r4, [r7]
 8003ef0:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	return p;
 8003ef4:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8003efe:	46bd      	mov	sp, r7
 8003f00:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08003f04 <compensate_humidity>:
 * Compensation algorithm is taken from BME280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_humidity(BMP280_HandleTypedef *dev, int32_t adc_hum,
		int32_t fine_temp) {
 8003f04:	b480      	push	{r7}
 8003f06:	b087      	sub	sp, #28
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	60f8      	str	r0, [r7, #12]
 8003f0c:	60b9      	str	r1, [r7, #8]
 8003f0e:	607a      	str	r2, [r7, #4]
	int32_t v_x1_u32r;

	v_x1_u32r = fine_temp - (int32_t) 76800;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 8003f16:	617b      	str	r3, [r7, #20]
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	039a      	lsls	r2, r3, #14
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8003f22:	051b      	lsls	r3, r3, #20
 8003f24:	1ad2      	subs	r2, r2, r3
			- ((int32_t) dev->dig_H5 * v_x1_u32r)) + (int32_t) 16384) >> 15)
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8003f2c:	4619      	mov	r1, r3
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	fb01 f303 	mul.w	r3, r1, r3
 8003f34:	1ad3      	subs	r3, r2, r3
 8003f36:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8003f3a:	13db      	asrs	r3, r3, #15
			* (((((((v_x1_u32r * (int32_t) dev->dig_H6) >> 10)
 8003f3c:	68fa      	ldr	r2, [r7, #12]
 8003f3e:	f992 2022 	ldrsb.w	r2, [r2, #34]	@ 0x22
 8003f42:	4611      	mov	r1, r2
 8003f44:	697a      	ldr	r2, [r7, #20]
 8003f46:	fb01 f202 	mul.w	r2, r1, r2
 8003f4a:	1292      	asrs	r2, r2, #10
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8003f4c:	68f9      	ldr	r1, [r7, #12]
 8003f4e:	7f09      	ldrb	r1, [r1, #28]
 8003f50:	4608      	mov	r0, r1
 8003f52:	6979      	ldr	r1, [r7, #20]
 8003f54:	fb00 f101 	mul.w	r1, r0, r1
 8003f58:	12c9      	asrs	r1, r1, #11
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 8003f5a:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8003f5e:	fb01 f202 	mul.w	r2, r1, r2
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 8003f62:	1292      	asrs	r2, r2, #10
 8003f64:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
					* (int32_t) dev->dig_H2 + 8192) >> 14);
 8003f68:	68f9      	ldr	r1, [r7, #12]
 8003f6a:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 8003f6e:	fb01 f202 	mul.w	r2, r1, r2
 8003f72:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8003f76:	1392      	asrs	r2, r2, #14
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 8003f78:	fb02 f303 	mul.w	r3, r2, r3
 8003f7c:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r
			- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	13db      	asrs	r3, r3, #15
 8003f82:	697a      	ldr	r2, [r7, #20]
 8003f84:	13d2      	asrs	r2, r2, #15
 8003f86:	fb02 f303 	mul.w	r3, r2, r3
 8003f8a:	11db      	asrs	r3, r3, #7
					* (int32_t) dev->dig_H1) >> 4);
 8003f8c:	68fa      	ldr	r2, [r7, #12]
 8003f8e:	7e12      	ldrb	r2, [r2, #24]
 8003f90:	fb02 f303 	mul.w	r3, r2, r3
 8003f94:	111b      	asrs	r3, r3, #4
	v_x1_u32r = v_x1_u32r
 8003f96:	697a      	ldr	r2, [r7, #20]
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r < 0 ? 0 : v_x1_u32r;
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8003fa2:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r;
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8003faa:	bfa8      	it	ge
 8003fac:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 8003fb0:	617b      	str	r3, [r7, #20]
	return v_x1_u32r >> 12;
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	131b      	asrs	r3, r3, #12
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	371c      	adds	r7, #28
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr

08003fc2 <bmp280_read_fixed>:

bool bmp280_read_fixed(BMP280_HandleTypedef *dev, int32_t *temperature, uint32_t *pressure,
		uint32_t *humidity) {
 8003fc2:	b580      	push	{r7, lr}
 8003fc4:	b08c      	sub	sp, #48	@ 0x30
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	60f8      	str	r0, [r7, #12]
 8003fca:	60b9      	str	r1, [r7, #8]
 8003fcc:	607a      	str	r2, [r7, #4]
 8003fce:	603b      	str	r3, [r7, #0]
	int32_t adc_pressure;
	int32_t adc_temp;
	uint8_t data[8];

	// Only the BME280 supports reading the humidity.
	if (dev->id != BME280_CHIP_ID) {
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8003fd6:	2b60      	cmp	r3, #96	@ 0x60
 8003fd8:	d007      	beq.n	8003fea <bmp280_read_fixed+0x28>
		if (humidity)
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d002      	beq.n	8003fe6 <bmp280_read_fixed+0x24>
			*humidity = 0;
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	601a      	str	r2, [r3, #0]
		humidity = NULL;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	603b      	str	r3, [r7, #0]
	}

	// Need to read in one sequence to ensure they match.
	size_t size = humidity ? 8 : 6;
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d001      	beq.n	8003ff4 <bmp280_read_fixed+0x32>
 8003ff0:	2308      	movs	r3, #8
 8003ff2:	e000      	b.n	8003ff6 <bmp280_read_fixed+0x34>
 8003ff4:	2306      	movs	r3, #6
 8003ff6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (read_data(dev, 0xf7, data, size)) {
 8003ff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ffa:	b2db      	uxtb	r3, r3
 8003ffc:	f107 0218 	add.w	r2, r7, #24
 8004000:	21f7      	movs	r1, #247	@ 0xf7
 8004002:	68f8      	ldr	r0, [r7, #12]
 8004004:	f7ff faa6 	bl	8003554 <read_data>
 8004008:	4603      	mov	r3, r0
 800400a:	2b00      	cmp	r3, #0
 800400c:	d001      	beq.n	8004012 <bmp280_read_fixed+0x50>
		return false;
 800400e:	2300      	movs	r3, #0
 8004010:	e038      	b.n	8004084 <bmp280_read_fixed+0xc2>
	}

	adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 8004012:	7e3b      	ldrb	r3, [r7, #24]
 8004014:	031a      	lsls	r2, r3, #12
 8004016:	7e7b      	ldrb	r3, [r7, #25]
 8004018:	011b      	lsls	r3, r3, #4
 800401a:	4313      	orrs	r3, r2
 800401c:	7eba      	ldrb	r2, [r7, #26]
 800401e:	0912      	lsrs	r2, r2, #4
 8004020:	b2d2      	uxtb	r2, r2
 8004022:	4313      	orrs	r3, r2
 8004024:	62bb      	str	r3, [r7, #40]	@ 0x28
	adc_temp = data[3] << 12 | data[4] << 4 | data[5] >> 4;
 8004026:	7efb      	ldrb	r3, [r7, #27]
 8004028:	031a      	lsls	r2, r3, #12
 800402a:	7f3b      	ldrb	r3, [r7, #28]
 800402c:	011b      	lsls	r3, r3, #4
 800402e:	4313      	orrs	r3, r2
 8004030:	7f7a      	ldrb	r2, [r7, #29]
 8004032:	0912      	lsrs	r2, r2, #4
 8004034:	b2d2      	uxtb	r2, r2
 8004036:	4313      	orrs	r3, r2
 8004038:	627b      	str	r3, [r7, #36]	@ 0x24

	int32_t fine_temp;
	*temperature = compensate_temperature(dev, adc_temp, &fine_temp);
 800403a:	f107 0314 	add.w	r3, r7, #20
 800403e:	461a      	mov	r2, r3
 8004040:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004042:	68f8      	ldr	r0, [r7, #12]
 8004044:	f7ff fc67 	bl	8003916 <compensate_temperature>
 8004048:	4602      	mov	r2, r0
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	601a      	str	r2, [r3, #0]
	*pressure = compensate_pressure(dev, adc_pressure, fine_temp);
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	461a      	mov	r2, r3
 8004052:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004054:	68f8      	ldr	r0, [r7, #12]
 8004056:	f7ff fc97 	bl	8003988 <compensate_pressure>
 800405a:	4602      	mov	r2, r0
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	601a      	str	r2, [r3, #0]

	if (humidity) {
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d00d      	beq.n	8004082 <bmp280_read_fixed+0xc0>
		int32_t adc_humidity = data[6] << 8 | data[7];
 8004066:	7fbb      	ldrb	r3, [r7, #30]
 8004068:	021b      	lsls	r3, r3, #8
 800406a:	7ffa      	ldrb	r2, [r7, #31]
 800406c:	4313      	orrs	r3, r2
 800406e:	623b      	str	r3, [r7, #32]
		*humidity = compensate_humidity(dev, adc_humidity, fine_temp);
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	461a      	mov	r2, r3
 8004074:	6a39      	ldr	r1, [r7, #32]
 8004076:	68f8      	ldr	r0, [r7, #12]
 8004078:	f7ff ff44 	bl	8003f04 <compensate_humidity>
 800407c:	4602      	mov	r2, r0
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	601a      	str	r2, [r3, #0]
	}

	return true;
 8004082:	2301      	movs	r3, #1
}
 8004084:	4618      	mov	r0, r3
 8004086:	3730      	adds	r7, #48	@ 0x30
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}

0800408c <bmp280_read_float>:

bool bmp280_read_float(BMP280_HandleTypedef *dev, float *temperature, float *pressure,
		float *humidity) {
 800408c:	b580      	push	{r7, lr}
 800408e:	b088      	sub	sp, #32
 8004090:	af00      	add	r7, sp, #0
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	60b9      	str	r1, [r7, #8]
 8004096:	607a      	str	r2, [r7, #4]
 8004098:	603b      	str	r3, [r7, #0]
	int32_t fixed_temperature;
	uint32_t fixed_pressure;
	uint32_t fixed_humidity;
	if (bmp280_read_fixed(dev, &fixed_temperature, &fixed_pressure,
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d002      	beq.n	80040a6 <bmp280_read_float+0x1a>
 80040a0:	f107 0314 	add.w	r3, r7, #20
 80040a4:	e000      	b.n	80040a8 <bmp280_read_float+0x1c>
 80040a6:	2300      	movs	r3, #0
 80040a8:	f107 0218 	add.w	r2, r7, #24
 80040ac:	f107 011c 	add.w	r1, r7, #28
 80040b0:	68f8      	ldr	r0, [r7, #12]
 80040b2:	f7ff ff86 	bl	8003fc2 <bmp280_read_fixed>
 80040b6:	4603      	mov	r3, r0
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d028      	beq.n	800410e <bmp280_read_float+0x82>
			humidity ? &fixed_humidity : NULL)) {
		*temperature = (float) fixed_temperature / 100;
 80040bc:	69fb      	ldr	r3, [r7, #28]
 80040be:	ee07 3a90 	vmov	s15, r3
 80040c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80040c6:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8004118 <bmp280_read_float+0x8c>
 80040ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	edc3 7a00 	vstr	s15, [r3]
		*pressure = (float) fixed_pressure / 256;
 80040d4:	69bb      	ldr	r3, [r7, #24]
 80040d6:	ee07 3a90 	vmov	s15, r3
 80040da:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80040de:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 800411c <bmp280_read_float+0x90>
 80040e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	edc3 7a00 	vstr	s15, [r3]
		if (humidity)
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d00b      	beq.n	800410a <bmp280_read_float+0x7e>
			*humidity = (float) fixed_humidity / 1024;
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	ee07 3a90 	vmov	s15, r3
 80040f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80040fc:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8004120 <bmp280_read_float+0x94>
 8004100:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	edc3 7a00 	vstr	s15, [r3]
		return true;
 800410a:	2301      	movs	r3, #1
 800410c:	e000      	b.n	8004110 <bmp280_read_float+0x84>
	}

	return false;
 800410e:	2300      	movs	r3, #0
}
 8004110:	4618      	mov	r0, r3
 8004112:	3720      	adds	r7, #32
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}
 8004118:	42c80000 	.word	0x42c80000
 800411c:	43800000 	.word	0x43800000
 8004120:	44800000 	.word	0x44800000

08004124 <BME280_Init>:


void BME280_Init(BMP280_TypeDefInit *bmpTypeDef)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b082      	sub	sp, #8
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]

	bmp280_init_default_params(&bmp280.params);
 800412c:	480a      	ldr	r0, [pc, #40]	@ (8004158 <BME280_Init+0x34>)
 800412e:	f7ff f9c5 	bl	80034bc <bmp280_init_default_params>
	bmp280.addr = BMP280_I2C_ADDRESS_0;
 8004132:	4b0a      	ldr	r3, [pc, #40]	@ (800415c <BME280_Init+0x38>)
 8004134:	2276      	movs	r2, #118	@ 0x76
 8004136:	849a      	strh	r2, [r3, #36]	@ 0x24
	bmp280.i2c = &hi2c1;
 8004138:	4b08      	ldr	r3, [pc, #32]	@ (800415c <BME280_Init+0x38>)
 800413a:	4a09      	ldr	r2, [pc, #36]	@ (8004160 <BME280_Init+0x3c>)
 800413c:	629a      	str	r2, [r3, #40]	@ 0x28

	bmpTypeDef->status = bmp280_init(&bmp280, &bmp280.params);
 800413e:	4906      	ldr	r1, [pc, #24]	@ (8004158 <BME280_Init+0x34>)
 8004140:	4806      	ldr	r0, [pc, #24]	@ (800415c <BME280_Init+0x38>)
 8004142:	f7ff fb37 	bl	80037b4 <bmp280_init>
 8004146:	4603      	mov	r3, r0
 8004148:	461a      	mov	r2, r3
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	761a      	strb	r2, [r3, #24]

	}
 800414e:	bf00      	nop
 8004150:	3708      	adds	r7, #8
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}
 8004156:	bf00      	nop
 8004158:	20000aa4 	.word	0x20000aa4
 800415c:	20000a78 	.word	0x20000a78
 8004160:	200003b8 	.word	0x200003b8

08004164 <BME280_Calculate_Data>:




void BME280_Calculate_Data(BMP280_TypeDefInit *bmpTypeDef)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b082      	sub	sp, #8
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
	if(bmp280_read_float(&bmp280, &temperature, &pressure, &humidity))
 800416c:	4b27      	ldr	r3, [pc, #156]	@ (800420c <BME280_Calculate_Data+0xa8>)
 800416e:	4a28      	ldr	r2, [pc, #160]	@ (8004210 <BME280_Calculate_Data+0xac>)
 8004170:	4928      	ldr	r1, [pc, #160]	@ (8004214 <BME280_Calculate_Data+0xb0>)
 8004172:	4829      	ldr	r0, [pc, #164]	@ (8004218 <BME280_Calculate_Data+0xb4>)
 8004174:	f7ff ff8a 	bl	800408c <bmp280_read_float>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d042      	beq.n	8004204 <BME280_Calculate_Data+0xa0>
	{

		bmpTypeDef->Altitude = BME280_Altitude();
 800417e:	f000 f84f 	bl	8004220 <BME280_Altitude>
 8004182:	eef0 7a40 	vmov.f32	s15, s0
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	edc3 7a00 	vstr	s15, [r3]
		bmpTypeDef->Humidity = BME280_Kalman_Hum(humidity);
 800418c:	4b1f      	ldr	r3, [pc, #124]	@ (800420c <BME280_Calculate_Data+0xa8>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4618      	mov	r0, r3
 8004192:	f7fc fa09 	bl	80005a8 <__aeabi_f2d>
 8004196:	4602      	mov	r2, r0
 8004198:	460b      	mov	r3, r1
 800419a:	ec43 2b10 	vmov	d0, r2, r3
 800419e:	f000 f92f 	bl	8004400 <BME280_Kalman_Hum>
 80041a2:	ec53 2b10 	vmov	r2, r3, d0
 80041a6:	4610      	mov	r0, r2
 80041a8:	4619      	mov	r1, r3
 80041aa:	f7fc fd4d 	bl	8000c48 <__aeabi_d2f>
 80041ae:	4602      	mov	r2, r0
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	60da      	str	r2, [r3, #12]
		bmpTypeDef->Pressure = BME280_Kalman_Press(pressure);
 80041b4:	4b16      	ldr	r3, [pc, #88]	@ (8004210 <BME280_Calculate_Data+0xac>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4618      	mov	r0, r3
 80041ba:	f7fc f9f5 	bl	80005a8 <__aeabi_f2d>
 80041be:	4602      	mov	r2, r0
 80041c0:	460b      	mov	r3, r1
 80041c2:	ec43 2b10 	vmov	d0, r2, r3
 80041c6:	f000 f87f 	bl	80042c8 <BME280_Kalman_Press>
 80041ca:	ec53 2b10 	vmov	r2, r3, d0
 80041ce:	4610      	mov	r0, r2
 80041d0:	4619      	mov	r1, r3
 80041d2:	f7fc fd39 	bl	8000c48 <__aeabi_d2f>
 80041d6:	4602      	mov	r2, r0
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	605a      	str	r2, [r3, #4]
		bmpTypeDef->Temperature = BME280_Kalman_Temp(temperature);
 80041dc:	4b0d      	ldr	r3, [pc, #52]	@ (8004214 <BME280_Calculate_Data+0xb0>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4618      	mov	r0, r3
 80041e2:	f7fc f9e1 	bl	80005a8 <__aeabi_f2d>
 80041e6:	4602      	mov	r2, r0
 80041e8:	460b      	mov	r3, r1
 80041ea:	ec43 2b10 	vmov	d0, r2, r3
 80041ee:	f000 f9a3 	bl	8004538 <BME280_Kalman_Temp>
 80041f2:	ec53 2b10 	vmov	r2, r3, d0
 80041f6:	4610      	mov	r0, r2
 80041f8:	4619      	mov	r1, r3
 80041fa:	f7fc fd25 	bl	8000c48 <__aeabi_d2f>
 80041fe:	4602      	mov	r2, r0
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	609a      	str	r2, [r3, #8]
	}
}
 8004204:	bf00      	nop
 8004206:	3708      	adds	r7, #8
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}
 800420c:	20000330 	.word	0x20000330
 8004210:	20000328 	.word	0x20000328
 8004214:	2000032c 	.word	0x2000032c
 8004218:	20000a78 	.word	0x20000a78
 800421c:	00000000 	.word	0x00000000

08004220 <BME280_Altitude>:

float BME280_Altitude()
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b082      	sub	sp, #8
 8004224:	af00      	add	r7, sp, #0
	float PressValue, Altitude;
	PressValue = pressure;
 8004226:	4b24      	ldr	r3, [pc, #144]	@ (80042b8 <BME280_Altitude+0x98>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	607b      	str	r3, [r7, #4]
	PressValue = PressValue/100;
 800422c:	ed97 7a01 	vldr	s14, [r7, #4]
 8004230:	eddf 6a22 	vldr	s13, [pc, #136]	@ 80042bc <BME280_Altitude+0x9c>
 8004234:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004238:	edc7 7a01 	vstr	s15, [r7, #4]
	Altitude = 44330*(1.0-pow(PressValue/SeaLevel, 0.19029495718));
 800423c:	4b20      	ldr	r3, [pc, #128]	@ (80042c0 <BME280_Altitude+0xa0>)
 800423e:	edd3 7a00 	vldr	s15, [r3]
 8004242:	ed97 7a01 	vldr	s14, [r7, #4]
 8004246:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800424a:	ee16 0a90 	vmov	r0, s13
 800424e:	f7fc f9ab 	bl	80005a8 <__aeabi_f2d>
 8004252:	4602      	mov	r2, r0
 8004254:	460b      	mov	r3, r1
 8004256:	ed9f 1b14 	vldr	d1, [pc, #80]	@ 80042a8 <BME280_Altitude+0x88>
 800425a:	ec43 2b10 	vmov	d0, r2, r3
 800425e:	f010 f9b7 	bl	80145d0 <pow>
 8004262:	ec53 2b10 	vmov	r2, r3, d0
 8004266:	f04f 0000 	mov.w	r0, #0
 800426a:	4916      	ldr	r1, [pc, #88]	@ (80042c4 <BME280_Altitude+0xa4>)
 800426c:	f7fc f83c 	bl	80002e8 <__aeabi_dsub>
 8004270:	4602      	mov	r2, r0
 8004272:	460b      	mov	r3, r1
 8004274:	4610      	mov	r0, r2
 8004276:	4619      	mov	r1, r3
 8004278:	a30d      	add	r3, pc, #52	@ (adr r3, 80042b0 <BME280_Altitude+0x90>)
 800427a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800427e:	f7fc f9eb 	bl	8000658 <__aeabi_dmul>
 8004282:	4602      	mov	r2, r0
 8004284:	460b      	mov	r3, r1
 8004286:	4610      	mov	r0, r2
 8004288:	4619      	mov	r1, r3
 800428a:	f7fc fcdd 	bl	8000c48 <__aeabi_d2f>
 800428e:	4603      	mov	r3, r0
 8004290:	603b      	str	r3, [r7, #0]
	return Altitude;
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	ee07 3a90 	vmov	s15, r3
}
 8004298:	eeb0 0a67 	vmov.f32	s0, s15
 800429c:	3708      	adds	r7, #8
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	bf00      	nop
 80042a4:	f3af 8000 	nop.w
 80042a8:	ccd745e4 	.word	0xccd745e4
 80042ac:	3fc85b95 	.word	0x3fc85b95
 80042b0:	00000000 	.word	0x00000000
 80042b4:	40e5a540 	.word	0x40e5a540
 80042b8:	20000328 	.word	0x20000328
 80042bc:	42c80000 	.word	0x42c80000
 80042c0:	20000030 	.word	0x20000030
 80042c4:	3ff00000 	.word	0x3ff00000

080042c8 <BME280_Kalman_Press>:
	P0 = (1 - K0 * H0) * P0 + Q0;
	return U0_hat;
}

double BME280_Kalman_Press(double U1)
{
 80042c8:	b5b0      	push	{r4, r5, r7, lr}
 80042ca:	b082      	sub	sp, #8
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	ed87 0b00 	vstr	d0, [r7]
	static double Q1 = 10; //initial estimated covariance
	static double P1 = 0; //initial error covariance (it must be 0)
	static double U1_hat = 100000; //initial estimated state
	static double K1 = 0; //initial kalman gain

	K1 = P1 * H1 / (H1 * P1 * H1 + R1);
 80042d2:	4b44      	ldr	r3, [pc, #272]	@ (80043e4 <BME280_Kalman_Press+0x11c>)
 80042d4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80042d8:	4b43      	ldr	r3, [pc, #268]	@ (80043e8 <BME280_Kalman_Press+0x120>)
 80042da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042de:	f7fc f9bb 	bl	8000658 <__aeabi_dmul>
 80042e2:	4602      	mov	r2, r0
 80042e4:	460b      	mov	r3, r1
 80042e6:	4614      	mov	r4, r2
 80042e8:	461d      	mov	r5, r3
 80042ea:	4b3f      	ldr	r3, [pc, #252]	@ (80043e8 <BME280_Kalman_Press+0x120>)
 80042ec:	e9d3 0100 	ldrd	r0, r1, [r3]
 80042f0:	4b3c      	ldr	r3, [pc, #240]	@ (80043e4 <BME280_Kalman_Press+0x11c>)
 80042f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042f6:	f7fc f9af 	bl	8000658 <__aeabi_dmul>
 80042fa:	4602      	mov	r2, r0
 80042fc:	460b      	mov	r3, r1
 80042fe:	4610      	mov	r0, r2
 8004300:	4619      	mov	r1, r3
 8004302:	4b39      	ldr	r3, [pc, #228]	@ (80043e8 <BME280_Kalman_Press+0x120>)
 8004304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004308:	f7fc f9a6 	bl	8000658 <__aeabi_dmul>
 800430c:	4602      	mov	r2, r0
 800430e:	460b      	mov	r3, r1
 8004310:	4610      	mov	r0, r2
 8004312:	4619      	mov	r1, r3
 8004314:	4b35      	ldr	r3, [pc, #212]	@ (80043ec <BME280_Kalman_Press+0x124>)
 8004316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800431a:	f7fb ffe7 	bl	80002ec <__adddf3>
 800431e:	4602      	mov	r2, r0
 8004320:	460b      	mov	r3, r1
 8004322:	4620      	mov	r0, r4
 8004324:	4629      	mov	r1, r5
 8004326:	f7fc fac1 	bl	80008ac <__aeabi_ddiv>
 800432a:	4602      	mov	r2, r0
 800432c:	460b      	mov	r3, r1
 800432e:	4930      	ldr	r1, [pc, #192]	@ (80043f0 <BME280_Kalman_Press+0x128>)
 8004330:	e9c1 2300 	strd	r2, r3, [r1]
	U1_hat = U1_hat + K1 * (U1 - H1 * U1_hat);
 8004334:	4b2c      	ldr	r3, [pc, #176]	@ (80043e8 <BME280_Kalman_Press+0x120>)
 8004336:	e9d3 0100 	ldrd	r0, r1, [r3]
 800433a:	4b2e      	ldr	r3, [pc, #184]	@ (80043f4 <BME280_Kalman_Press+0x12c>)
 800433c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004340:	f7fc f98a 	bl	8000658 <__aeabi_dmul>
 8004344:	4602      	mov	r2, r0
 8004346:	460b      	mov	r3, r1
 8004348:	e9d7 0100 	ldrd	r0, r1, [r7]
 800434c:	f7fb ffcc 	bl	80002e8 <__aeabi_dsub>
 8004350:	4602      	mov	r2, r0
 8004352:	460b      	mov	r3, r1
 8004354:	4610      	mov	r0, r2
 8004356:	4619      	mov	r1, r3
 8004358:	4b25      	ldr	r3, [pc, #148]	@ (80043f0 <BME280_Kalman_Press+0x128>)
 800435a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800435e:	f7fc f97b 	bl	8000658 <__aeabi_dmul>
 8004362:	4602      	mov	r2, r0
 8004364:	460b      	mov	r3, r1
 8004366:	4610      	mov	r0, r2
 8004368:	4619      	mov	r1, r3
 800436a:	4b22      	ldr	r3, [pc, #136]	@ (80043f4 <BME280_Kalman_Press+0x12c>)
 800436c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004370:	f7fb ffbc 	bl	80002ec <__adddf3>
 8004374:	4602      	mov	r2, r0
 8004376:	460b      	mov	r3, r1
 8004378:	491e      	ldr	r1, [pc, #120]	@ (80043f4 <BME280_Kalman_Press+0x12c>)
 800437a:	e9c1 2300 	strd	r2, r3, [r1]
	P1 = (1 - K1 * H1) * P1 + Q1;
 800437e:	4b1c      	ldr	r3, [pc, #112]	@ (80043f0 <BME280_Kalman_Press+0x128>)
 8004380:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004384:	4b18      	ldr	r3, [pc, #96]	@ (80043e8 <BME280_Kalman_Press+0x120>)
 8004386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800438a:	f7fc f965 	bl	8000658 <__aeabi_dmul>
 800438e:	4602      	mov	r2, r0
 8004390:	460b      	mov	r3, r1
 8004392:	f04f 0000 	mov.w	r0, #0
 8004396:	4918      	ldr	r1, [pc, #96]	@ (80043f8 <BME280_Kalman_Press+0x130>)
 8004398:	f7fb ffa6 	bl	80002e8 <__aeabi_dsub>
 800439c:	4602      	mov	r2, r0
 800439e:	460b      	mov	r3, r1
 80043a0:	4610      	mov	r0, r2
 80043a2:	4619      	mov	r1, r3
 80043a4:	4b0f      	ldr	r3, [pc, #60]	@ (80043e4 <BME280_Kalman_Press+0x11c>)
 80043a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043aa:	f7fc f955 	bl	8000658 <__aeabi_dmul>
 80043ae:	4602      	mov	r2, r0
 80043b0:	460b      	mov	r3, r1
 80043b2:	4610      	mov	r0, r2
 80043b4:	4619      	mov	r1, r3
 80043b6:	4b11      	ldr	r3, [pc, #68]	@ (80043fc <BME280_Kalman_Press+0x134>)
 80043b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043bc:	f7fb ff96 	bl	80002ec <__adddf3>
 80043c0:	4602      	mov	r2, r0
 80043c2:	460b      	mov	r3, r1
 80043c4:	4907      	ldr	r1, [pc, #28]	@ (80043e4 <BME280_Kalman_Press+0x11c>)
 80043c6:	e9c1 2300 	strd	r2, r3, [r1]
	return U1_hat;
 80043ca:	4b0a      	ldr	r3, [pc, #40]	@ (80043f4 <BME280_Kalman_Press+0x12c>)
 80043cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043d0:	ec43 2b17 	vmov	d7, r2, r3
}
 80043d4:	eeb0 0a47 	vmov.f32	s0, s14
 80043d8:	eef0 0a67 	vmov.f32	s1, s15
 80043dc:	3708      	adds	r7, #8
 80043de:	46bd      	mov	sp, r7
 80043e0:	bdb0      	pop	{r4, r5, r7, pc}
 80043e2:	bf00      	nop
 80043e4:	20000338 	.word	0x20000338
 80043e8:	08015bf0 	.word	0x08015bf0
 80043ec:	08015bf8 	.word	0x08015bf8
 80043f0:	20000340 	.word	0x20000340
 80043f4:	20000038 	.word	0x20000038
 80043f8:	3ff00000 	.word	0x3ff00000
 80043fc:	20000040 	.word	0x20000040

08004400 <BME280_Kalman_Hum>:

double BME280_Kalman_Hum(double U2)
{
 8004400:	b5b0      	push	{r4, r5, r7, lr}
 8004402:	b082      	sub	sp, #8
 8004404:	af00      	add	r7, sp, #0
 8004406:	ed87 0b00 	vstr	d0, [r7]
	static double Q2 = 10; //initial estimated covariance
	static double P2 = 0; //initial error covariance (it must be 0)
	static double U2_hat = 50; //initial estimated state
	static double K2 = 0; //initial kalman gain

	K2 = P2 * H2 / (H2 * P2 * H2 + R2);
 800440a:	4b44      	ldr	r3, [pc, #272]	@ (800451c <BME280_Kalman_Hum+0x11c>)
 800440c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004410:	4b43      	ldr	r3, [pc, #268]	@ (8004520 <BME280_Kalman_Hum+0x120>)
 8004412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004416:	f7fc f91f 	bl	8000658 <__aeabi_dmul>
 800441a:	4602      	mov	r2, r0
 800441c:	460b      	mov	r3, r1
 800441e:	4614      	mov	r4, r2
 8004420:	461d      	mov	r5, r3
 8004422:	4b3f      	ldr	r3, [pc, #252]	@ (8004520 <BME280_Kalman_Hum+0x120>)
 8004424:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004428:	4b3c      	ldr	r3, [pc, #240]	@ (800451c <BME280_Kalman_Hum+0x11c>)
 800442a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800442e:	f7fc f913 	bl	8000658 <__aeabi_dmul>
 8004432:	4602      	mov	r2, r0
 8004434:	460b      	mov	r3, r1
 8004436:	4610      	mov	r0, r2
 8004438:	4619      	mov	r1, r3
 800443a:	4b39      	ldr	r3, [pc, #228]	@ (8004520 <BME280_Kalman_Hum+0x120>)
 800443c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004440:	f7fc f90a 	bl	8000658 <__aeabi_dmul>
 8004444:	4602      	mov	r2, r0
 8004446:	460b      	mov	r3, r1
 8004448:	4610      	mov	r0, r2
 800444a:	4619      	mov	r1, r3
 800444c:	4b35      	ldr	r3, [pc, #212]	@ (8004524 <BME280_Kalman_Hum+0x124>)
 800444e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004452:	f7fb ff4b 	bl	80002ec <__adddf3>
 8004456:	4602      	mov	r2, r0
 8004458:	460b      	mov	r3, r1
 800445a:	4620      	mov	r0, r4
 800445c:	4629      	mov	r1, r5
 800445e:	f7fc fa25 	bl	80008ac <__aeabi_ddiv>
 8004462:	4602      	mov	r2, r0
 8004464:	460b      	mov	r3, r1
 8004466:	4930      	ldr	r1, [pc, #192]	@ (8004528 <BME280_Kalman_Hum+0x128>)
 8004468:	e9c1 2300 	strd	r2, r3, [r1]
	U2_hat = U2_hat + K2 * (U2 - H2 * U2_hat);
 800446c:	4b2c      	ldr	r3, [pc, #176]	@ (8004520 <BME280_Kalman_Hum+0x120>)
 800446e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004472:	4b2e      	ldr	r3, [pc, #184]	@ (800452c <BME280_Kalman_Hum+0x12c>)
 8004474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004478:	f7fc f8ee 	bl	8000658 <__aeabi_dmul>
 800447c:	4602      	mov	r2, r0
 800447e:	460b      	mov	r3, r1
 8004480:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004484:	f7fb ff30 	bl	80002e8 <__aeabi_dsub>
 8004488:	4602      	mov	r2, r0
 800448a:	460b      	mov	r3, r1
 800448c:	4610      	mov	r0, r2
 800448e:	4619      	mov	r1, r3
 8004490:	4b25      	ldr	r3, [pc, #148]	@ (8004528 <BME280_Kalman_Hum+0x128>)
 8004492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004496:	f7fc f8df 	bl	8000658 <__aeabi_dmul>
 800449a:	4602      	mov	r2, r0
 800449c:	460b      	mov	r3, r1
 800449e:	4610      	mov	r0, r2
 80044a0:	4619      	mov	r1, r3
 80044a2:	4b22      	ldr	r3, [pc, #136]	@ (800452c <BME280_Kalman_Hum+0x12c>)
 80044a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044a8:	f7fb ff20 	bl	80002ec <__adddf3>
 80044ac:	4602      	mov	r2, r0
 80044ae:	460b      	mov	r3, r1
 80044b0:	491e      	ldr	r1, [pc, #120]	@ (800452c <BME280_Kalman_Hum+0x12c>)
 80044b2:	e9c1 2300 	strd	r2, r3, [r1]
	P2 = (1 - K2 * H2) * P2 + Q2;
 80044b6:	4b1c      	ldr	r3, [pc, #112]	@ (8004528 <BME280_Kalman_Hum+0x128>)
 80044b8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80044bc:	4b18      	ldr	r3, [pc, #96]	@ (8004520 <BME280_Kalman_Hum+0x120>)
 80044be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044c2:	f7fc f8c9 	bl	8000658 <__aeabi_dmul>
 80044c6:	4602      	mov	r2, r0
 80044c8:	460b      	mov	r3, r1
 80044ca:	f04f 0000 	mov.w	r0, #0
 80044ce:	4918      	ldr	r1, [pc, #96]	@ (8004530 <BME280_Kalman_Hum+0x130>)
 80044d0:	f7fb ff0a 	bl	80002e8 <__aeabi_dsub>
 80044d4:	4602      	mov	r2, r0
 80044d6:	460b      	mov	r3, r1
 80044d8:	4610      	mov	r0, r2
 80044da:	4619      	mov	r1, r3
 80044dc:	4b0f      	ldr	r3, [pc, #60]	@ (800451c <BME280_Kalman_Hum+0x11c>)
 80044de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044e2:	f7fc f8b9 	bl	8000658 <__aeabi_dmul>
 80044e6:	4602      	mov	r2, r0
 80044e8:	460b      	mov	r3, r1
 80044ea:	4610      	mov	r0, r2
 80044ec:	4619      	mov	r1, r3
 80044ee:	4b11      	ldr	r3, [pc, #68]	@ (8004534 <BME280_Kalman_Hum+0x134>)
 80044f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044f4:	f7fb fefa 	bl	80002ec <__adddf3>
 80044f8:	4602      	mov	r2, r0
 80044fa:	460b      	mov	r3, r1
 80044fc:	4907      	ldr	r1, [pc, #28]	@ (800451c <BME280_Kalman_Hum+0x11c>)
 80044fe:	e9c1 2300 	strd	r2, r3, [r1]
	return U2_hat;
 8004502:	4b0a      	ldr	r3, [pc, #40]	@ (800452c <BME280_Kalman_Hum+0x12c>)
 8004504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004508:	ec43 2b17 	vmov	d7, r2, r3
}
 800450c:	eeb0 0a47 	vmov.f32	s0, s14
 8004510:	eef0 0a67 	vmov.f32	s1, s15
 8004514:	3708      	adds	r7, #8
 8004516:	46bd      	mov	sp, r7
 8004518:	bdb0      	pop	{r4, r5, r7, pc}
 800451a:	bf00      	nop
 800451c:	20000348 	.word	0x20000348
 8004520:	08015c00 	.word	0x08015c00
 8004524:	08015c08 	.word	0x08015c08
 8004528:	20000350 	.word	0x20000350
 800452c:	20000048 	.word	0x20000048
 8004530:	3ff00000 	.word	0x3ff00000
 8004534:	20000050 	.word	0x20000050

08004538 <BME280_Kalman_Temp>:

double BME280_Kalman_Temp(double U3)
{
 8004538:	b5b0      	push	{r4, r5, r7, lr}
 800453a:	b082      	sub	sp, #8
 800453c:	af00      	add	r7, sp, #0
 800453e:	ed87 0b00 	vstr	d0, [r7]
	static double Q3 = 10; //initial estimated covariance
	static double P3 = 0; //initial error covariance (it must be 0)
	static double U3_hat = 25; //initial estimated state
	static double K3 = 0; //initial kalman gain

	K3 = P3 * H3 / (H3 * P3 * H3 + R3);
 8004542:	4b44      	ldr	r3, [pc, #272]	@ (8004654 <BME280_Kalman_Temp+0x11c>)
 8004544:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004548:	4b43      	ldr	r3, [pc, #268]	@ (8004658 <BME280_Kalman_Temp+0x120>)
 800454a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800454e:	f7fc f883 	bl	8000658 <__aeabi_dmul>
 8004552:	4602      	mov	r2, r0
 8004554:	460b      	mov	r3, r1
 8004556:	4614      	mov	r4, r2
 8004558:	461d      	mov	r5, r3
 800455a:	4b3f      	ldr	r3, [pc, #252]	@ (8004658 <BME280_Kalman_Temp+0x120>)
 800455c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004560:	4b3c      	ldr	r3, [pc, #240]	@ (8004654 <BME280_Kalman_Temp+0x11c>)
 8004562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004566:	f7fc f877 	bl	8000658 <__aeabi_dmul>
 800456a:	4602      	mov	r2, r0
 800456c:	460b      	mov	r3, r1
 800456e:	4610      	mov	r0, r2
 8004570:	4619      	mov	r1, r3
 8004572:	4b39      	ldr	r3, [pc, #228]	@ (8004658 <BME280_Kalman_Temp+0x120>)
 8004574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004578:	f7fc f86e 	bl	8000658 <__aeabi_dmul>
 800457c:	4602      	mov	r2, r0
 800457e:	460b      	mov	r3, r1
 8004580:	4610      	mov	r0, r2
 8004582:	4619      	mov	r1, r3
 8004584:	4b35      	ldr	r3, [pc, #212]	@ (800465c <BME280_Kalman_Temp+0x124>)
 8004586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800458a:	f7fb feaf 	bl	80002ec <__adddf3>
 800458e:	4602      	mov	r2, r0
 8004590:	460b      	mov	r3, r1
 8004592:	4620      	mov	r0, r4
 8004594:	4629      	mov	r1, r5
 8004596:	f7fc f989 	bl	80008ac <__aeabi_ddiv>
 800459a:	4602      	mov	r2, r0
 800459c:	460b      	mov	r3, r1
 800459e:	4930      	ldr	r1, [pc, #192]	@ (8004660 <BME280_Kalman_Temp+0x128>)
 80045a0:	e9c1 2300 	strd	r2, r3, [r1]
	U3_hat = U3_hat + K3 * (U3 - H3 * U3_hat);
 80045a4:	4b2c      	ldr	r3, [pc, #176]	@ (8004658 <BME280_Kalman_Temp+0x120>)
 80045a6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80045aa:	4b2e      	ldr	r3, [pc, #184]	@ (8004664 <BME280_Kalman_Temp+0x12c>)
 80045ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045b0:	f7fc f852 	bl	8000658 <__aeabi_dmul>
 80045b4:	4602      	mov	r2, r0
 80045b6:	460b      	mov	r3, r1
 80045b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80045bc:	f7fb fe94 	bl	80002e8 <__aeabi_dsub>
 80045c0:	4602      	mov	r2, r0
 80045c2:	460b      	mov	r3, r1
 80045c4:	4610      	mov	r0, r2
 80045c6:	4619      	mov	r1, r3
 80045c8:	4b25      	ldr	r3, [pc, #148]	@ (8004660 <BME280_Kalman_Temp+0x128>)
 80045ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045ce:	f7fc f843 	bl	8000658 <__aeabi_dmul>
 80045d2:	4602      	mov	r2, r0
 80045d4:	460b      	mov	r3, r1
 80045d6:	4610      	mov	r0, r2
 80045d8:	4619      	mov	r1, r3
 80045da:	4b22      	ldr	r3, [pc, #136]	@ (8004664 <BME280_Kalman_Temp+0x12c>)
 80045dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045e0:	f7fb fe84 	bl	80002ec <__adddf3>
 80045e4:	4602      	mov	r2, r0
 80045e6:	460b      	mov	r3, r1
 80045e8:	491e      	ldr	r1, [pc, #120]	@ (8004664 <BME280_Kalman_Temp+0x12c>)
 80045ea:	e9c1 2300 	strd	r2, r3, [r1]
	P3 = (1 - K3 * H3) * P3 + Q3;
 80045ee:	4b1c      	ldr	r3, [pc, #112]	@ (8004660 <BME280_Kalman_Temp+0x128>)
 80045f0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80045f4:	4b18      	ldr	r3, [pc, #96]	@ (8004658 <BME280_Kalman_Temp+0x120>)
 80045f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045fa:	f7fc f82d 	bl	8000658 <__aeabi_dmul>
 80045fe:	4602      	mov	r2, r0
 8004600:	460b      	mov	r3, r1
 8004602:	f04f 0000 	mov.w	r0, #0
 8004606:	4918      	ldr	r1, [pc, #96]	@ (8004668 <BME280_Kalman_Temp+0x130>)
 8004608:	f7fb fe6e 	bl	80002e8 <__aeabi_dsub>
 800460c:	4602      	mov	r2, r0
 800460e:	460b      	mov	r3, r1
 8004610:	4610      	mov	r0, r2
 8004612:	4619      	mov	r1, r3
 8004614:	4b0f      	ldr	r3, [pc, #60]	@ (8004654 <BME280_Kalman_Temp+0x11c>)
 8004616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800461a:	f7fc f81d 	bl	8000658 <__aeabi_dmul>
 800461e:	4602      	mov	r2, r0
 8004620:	460b      	mov	r3, r1
 8004622:	4610      	mov	r0, r2
 8004624:	4619      	mov	r1, r3
 8004626:	4b11      	ldr	r3, [pc, #68]	@ (800466c <BME280_Kalman_Temp+0x134>)
 8004628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800462c:	f7fb fe5e 	bl	80002ec <__adddf3>
 8004630:	4602      	mov	r2, r0
 8004632:	460b      	mov	r3, r1
 8004634:	4907      	ldr	r1, [pc, #28]	@ (8004654 <BME280_Kalman_Temp+0x11c>)
 8004636:	e9c1 2300 	strd	r2, r3, [r1]
	return U3_hat;
 800463a:	4b0a      	ldr	r3, [pc, #40]	@ (8004664 <BME280_Kalman_Temp+0x12c>)
 800463c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004640:	ec43 2b17 	vmov	d7, r2, r3
}
 8004644:	eeb0 0a47 	vmov.f32	s0, s14
 8004648:	eef0 0a67 	vmov.f32	s1, s15
 800464c:	3708      	adds	r7, #8
 800464e:	46bd      	mov	sp, r7
 8004650:	bdb0      	pop	{r4, r5, r7, pc}
 8004652:	bf00      	nop
 8004654:	20000358 	.word	0x20000358
 8004658:	08015c10 	.word	0x08015c10
 800465c:	08015c18 	.word	0x08015c18
 8004660:	20000360 	.word	0x20000360
 8004664:	20000058 	.word	0x20000058
 8004668:	3ff00000 	.word	0x3ff00000
 800466c:	20000060 	.word	0x20000060

08004670 <AngleToCCR>:

extern TIM_HandleTypeDef	htim2;
extern TIM_HandleTypeDef	htim3;


static uint16_t AngleToCCR(uint8_t angle) {
 8004670:	b480      	push	{r7}
 8004672:	b083      	sub	sp, #12
 8004674:	af00      	add	r7, sp, #0
 8004676:	4603      	mov	r3, r0
 8004678:	71fb      	strb	r3, [r7, #7]
    if (angle > 180) angle = 180;
 800467a:	79fb      	ldrb	r3, [r7, #7]
 800467c:	2bb4      	cmp	r3, #180	@ 0xb4
 800467e:	d901      	bls.n	8004684 <AngleToCCR+0x14>
 8004680:	23b4      	movs	r3, #180	@ 0xb4
 8004682:	71fb      	strb	r3, [r7, #7]
    return 500 + ((uint32_t)angle * 2000) / 180; // 0.5ms2.5ms
 8004684:	79fb      	ldrb	r3, [r7, #7]
 8004686:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800468a:	fb02 f303 	mul.w	r3, r2, r3
 800468e:	089b      	lsrs	r3, r3, #2
 8004690:	4a06      	ldr	r2, [pc, #24]	@ (80046ac <AngleToCCR+0x3c>)
 8004692:	fba2 2303 	umull	r2, r3, r2, r3
 8004696:	089b      	lsrs	r3, r3, #2
 8004698:	b29b      	uxth	r3, r3
 800469a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800469e:	b29b      	uxth	r3, r3
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	370c      	adds	r7, #12
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr
 80046ac:	16c16c17 	.word	0x16c16c17

080046b0 <ServoInit>:


void ServoInit()
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	af00      	add	r7, sp, #0



	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80046b4:	2104      	movs	r1, #4
 80046b6:	4804      	ldr	r0, [pc, #16]	@ (80046c8 <ServoInit+0x18>)
 80046b8:	f005 f974 	bl	80099a4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80046bc:	2108      	movs	r1, #8
 80046be:	4803      	ldr	r0, [pc, #12]	@ (80046cc <ServoInit+0x1c>)
 80046c0:	f005 f970 	bl	80099a4 <HAL_TIM_PWM_Start>
}
 80046c4:	bf00      	nop
 80046c6:	bd80      	pop	{r7, pc}
 80046c8:	200004b8 	.word	0x200004b8
 80046cc:	20000500 	.word	0x20000500

080046d0 <Servo1SetAngle>:


void Servo1SetAngle(uint8_t angle)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	4603      	mov	r3, r0
 80046d8:	71fb      	strb	r3, [r7, #7]

	TIM2->CCR2 = AngleToCCR(angle);
 80046da:	79fb      	ldrb	r3, [r7, #7]
 80046dc:	4618      	mov	r0, r3
 80046de:	f7ff ffc7 	bl	8004670 <AngleToCCR>
 80046e2:	4603      	mov	r3, r0
 80046e4:	461a      	mov	r2, r3
 80046e6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80046ea:	639a      	str	r2, [r3, #56]	@ 0x38

}
 80046ec:	bf00      	nop
 80046ee:	3708      	adds	r7, #8
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}

080046f4 <Servo2SetAngle>:


void Servo2SetAngle(uint8_t angle)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b082      	sub	sp, #8
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	4603      	mov	r3, r0
 80046fc:	71fb      	strb	r3, [r7, #7]

	TIM3->CCR3 = AngleToCCR(angle);
 80046fe:	79fb      	ldrb	r3, [r7, #7]
 8004700:	4618      	mov	r0, r3
 8004702:	f7ff ffb5 	bl	8004670 <AngleToCCR>
 8004706:	4603      	mov	r3, r0
 8004708:	461a      	mov	r2, r3
 800470a:	4b03      	ldr	r3, [pc, #12]	@ (8004718 <Servo2SetAngle+0x24>)
 800470c:	63da      	str	r2, [r3, #60]	@ 0x3c

}
 800470e:	bf00      	nop
 8004710:	3708      	adds	r7, #8
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}
 8004716:	bf00      	nop
 8004718:	40000400 	.word	0x40000400

0800471c <Telecommand_SetMotorPins>:
    Telecommand_SetMotorPins(MOTOR_1, 0, 0, 0, 0);
    Telecommand_SetMotorPins(MOTOR_2, 0, 0, 0, 0);
}

void Telecommand_SetMotorPins(uint8_t motor_id, uint8_t in1, uint8_t in2, uint8_t in3, uint8_t in4)
{
 800471c:	b590      	push	{r4, r7, lr}
 800471e:	b083      	sub	sp, #12
 8004720:	af00      	add	r7, sp, #0
 8004722:	4604      	mov	r4, r0
 8004724:	4608      	mov	r0, r1
 8004726:	4611      	mov	r1, r2
 8004728:	461a      	mov	r2, r3
 800472a:	4623      	mov	r3, r4
 800472c:	71fb      	strb	r3, [r7, #7]
 800472e:	4603      	mov	r3, r0
 8004730:	71bb      	strb	r3, [r7, #6]
 8004732:	460b      	mov	r3, r1
 8004734:	717b      	strb	r3, [r7, #5]
 8004736:	4613      	mov	r3, r2
 8004738:	713b      	strb	r3, [r7, #4]
    if (motor_id == MOTOR_1) {
 800473a:	79fb      	ldrb	r3, [r7, #7]
 800473c:	2b01      	cmp	r3, #1
 800473e:	d12c      	bne.n	800479a <Telecommand_SetMotorPins+0x7e>
        HAL_GPIO_WritePin(STEP1_IN1_GPIO_Port, STEP1_IN1_Pin, in1 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8004740:	79bb      	ldrb	r3, [r7, #6]
 8004742:	2b00      	cmp	r3, #0
 8004744:	bf14      	ite	ne
 8004746:	2301      	movne	r3, #1
 8004748:	2300      	moveq	r3, #0
 800474a:	b2db      	uxtb	r3, r3
 800474c:	461a      	mov	r2, r3
 800474e:	2104      	movs	r1, #4
 8004750:	482d      	ldr	r0, [pc, #180]	@ (8004808 <Telecommand_SetMotorPins+0xec>)
 8004752:	f003 f963 	bl	8007a1c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(STEP1_IN2_GPIO_Port, STEP1_IN2_Pin, in2 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8004756:	797b      	ldrb	r3, [r7, #5]
 8004758:	2b00      	cmp	r3, #0
 800475a:	bf14      	ite	ne
 800475c:	2301      	movne	r3, #1
 800475e:	2300      	moveq	r3, #0
 8004760:	b2db      	uxtb	r3, r3
 8004762:	461a      	mov	r2, r3
 8004764:	2108      	movs	r1, #8
 8004766:	4828      	ldr	r0, [pc, #160]	@ (8004808 <Telecommand_SetMotorPins+0xec>)
 8004768:	f003 f958 	bl	8007a1c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(STEP1_IN3_GPIO_Port, STEP1_IN3_Pin, in3 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800476c:	793b      	ldrb	r3, [r7, #4]
 800476e:	2b00      	cmp	r3, #0
 8004770:	bf14      	ite	ne
 8004772:	2301      	movne	r3, #1
 8004774:	2300      	moveq	r3, #0
 8004776:	b2db      	uxtb	r3, r3
 8004778:	461a      	mov	r2, r3
 800477a:	2110      	movs	r1, #16
 800477c:	4822      	ldr	r0, [pc, #136]	@ (8004808 <Telecommand_SetMotorPins+0xec>)
 800477e:	f003 f94d 	bl	8007a1c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(STEP1_IN4_GPIO_Port, STEP1_IN4_Pin, in4 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8004782:	7e3b      	ldrb	r3, [r7, #24]
 8004784:	2b00      	cmp	r3, #0
 8004786:	bf14      	ite	ne
 8004788:	2301      	movne	r3, #1
 800478a:	2300      	moveq	r3, #0
 800478c:	b2db      	uxtb	r3, r3
 800478e:	461a      	mov	r2, r3
 8004790:	2120      	movs	r1, #32
 8004792:	481d      	ldr	r0, [pc, #116]	@ (8004808 <Telecommand_SetMotorPins+0xec>)
 8004794:	f003 f942 	bl	8007a1c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(STEP2_IN1_GPIO_Port, STEP2_IN1_Pin, in1 ? GPIO_PIN_SET : GPIO_PIN_RESET);
        HAL_GPIO_WritePin(STEP2_IN2_GPIO_Port, STEP2_IN2_Pin, in2 ? GPIO_PIN_SET : GPIO_PIN_RESET);
        HAL_GPIO_WritePin(STEP2_IN3_GPIO_Port, STEP2_IN3_Pin, in3 ? GPIO_PIN_SET : GPIO_PIN_RESET);
        HAL_GPIO_WritePin(STEP2_IN4_GPIO_Port, STEP2_IN4_Pin, in4 ? GPIO_PIN_SET : GPIO_PIN_RESET);
    }
}
 8004798:	e031      	b.n	80047fe <Telecommand_SetMotorPins+0xe2>
    } else if (motor_id == MOTOR_2) {
 800479a:	79fb      	ldrb	r3, [r7, #7]
 800479c:	2b02      	cmp	r3, #2
 800479e:	d12e      	bne.n	80047fe <Telecommand_SetMotorPins+0xe2>
        HAL_GPIO_WritePin(STEP2_IN1_GPIO_Port, STEP2_IN1_Pin, in1 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80047a0:	79bb      	ldrb	r3, [r7, #6]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	bf14      	ite	ne
 80047a6:	2301      	movne	r3, #1
 80047a8:	2300      	moveq	r3, #0
 80047aa:	b2db      	uxtb	r3, r3
 80047ac:	461a      	mov	r2, r3
 80047ae:	2102      	movs	r1, #2
 80047b0:	4816      	ldr	r0, [pc, #88]	@ (800480c <Telecommand_SetMotorPins+0xf0>)
 80047b2:	f003 f933 	bl	8007a1c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(STEP2_IN2_GPIO_Port, STEP2_IN2_Pin, in2 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80047b6:	797b      	ldrb	r3, [r7, #5]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	bf14      	ite	ne
 80047bc:	2301      	movne	r3, #1
 80047be:	2300      	moveq	r3, #0
 80047c0:	b2db      	uxtb	r3, r3
 80047c2:	461a      	mov	r2, r3
 80047c4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80047c8:	4811      	ldr	r0, [pc, #68]	@ (8004810 <Telecommand_SetMotorPins+0xf4>)
 80047ca:	f003 f927 	bl	8007a1c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(STEP2_IN3_GPIO_Port, STEP2_IN3_Pin, in3 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80047ce:	793b      	ldrb	r3, [r7, #4]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	bf14      	ite	ne
 80047d4:	2301      	movne	r3, #1
 80047d6:	2300      	moveq	r3, #0
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	461a      	mov	r2, r3
 80047dc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80047e0:	480a      	ldr	r0, [pc, #40]	@ (800480c <Telecommand_SetMotorPins+0xf0>)
 80047e2:	f003 f91b 	bl	8007a1c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(STEP2_IN4_GPIO_Port, STEP2_IN4_Pin, in4 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80047e6:	7e3b      	ldrb	r3, [r7, #24]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	bf14      	ite	ne
 80047ec:	2301      	movne	r3, #1
 80047ee:	2300      	moveq	r3, #0
 80047f0:	b2db      	uxtb	r3, r3
 80047f2:	461a      	mov	r2, r3
 80047f4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80047f8:	4803      	ldr	r0, [pc, #12]	@ (8004808 <Telecommand_SetMotorPins+0xec>)
 80047fa:	f003 f90f 	bl	8007a1c <HAL_GPIO_WritePin>
}
 80047fe:	bf00      	nop
 8004800:	370c      	adds	r7, #12
 8004802:	46bd      	mov	sp, r7
 8004804:	bd90      	pop	{r4, r7, pc}
 8004806:	bf00      	nop
 8004808:	40020800 	.word	0x40020800
 800480c:	40020400 	.word	0x40020400
 8004810:	40020000 	.word	0x40020000

08004814 <Telecommand_StepMotor>:

void Telecommand_StepMotor(uint8_t motor_id, uint8_t step_index)
{
 8004814:	b590      	push	{r4, r7, lr}
 8004816:	b087      	sub	sp, #28
 8004818:	af02      	add	r7, sp, #8
 800481a:	4603      	mov	r3, r0
 800481c:	460a      	mov	r2, r1
 800481e:	71fb      	strb	r3, [r7, #7]
 8004820:	4613      	mov	r3, r2
 8004822:	71bb      	strb	r3, [r7, #6]
    uint8_t sequence_index = step_index % 8;
 8004824:	79bb      	ldrb	r3, [r7, #6]
 8004826:	f003 0307 	and.w	r3, r3, #7
 800482a:	73fb      	strb	r3, [r7, #15]
    
    if (motor_id == MOTOR_1) {
 800482c:	79fb      	ldrb	r3, [r7, #7]
 800482e:	2b01      	cmp	r3, #1
 8004830:	d118      	bne.n	8004864 <Telecommand_StepMotor+0x50>
        // Motor 1: Normal sequence
        Telecommand_SetMotorPins(motor_id,
 8004832:	7bfb      	ldrb	r3, [r7, #15]
                               step_sequence[sequence_index][0],
 8004834:	4a1e      	ldr	r2, [pc, #120]	@ (80048b0 <Telecommand_StepMotor+0x9c>)
 8004836:	f812 1023 	ldrb.w	r1, [r2, r3, lsl #2]
        Telecommand_SetMotorPins(motor_id,
 800483a:	7bfb      	ldrb	r3, [r7, #15]
                               step_sequence[sequence_index][1],
 800483c:	4a1c      	ldr	r2, [pc, #112]	@ (80048b0 <Telecommand_StepMotor+0x9c>)
 800483e:	009b      	lsls	r3, r3, #2
 8004840:	4413      	add	r3, r2
 8004842:	785a      	ldrb	r2, [r3, #1]
        Telecommand_SetMotorPins(motor_id,
 8004844:	7bfb      	ldrb	r3, [r7, #15]
                               step_sequence[sequence_index][2],
 8004846:	481a      	ldr	r0, [pc, #104]	@ (80048b0 <Telecommand_StepMotor+0x9c>)
 8004848:	009b      	lsls	r3, r3, #2
 800484a:	4403      	add	r3, r0
 800484c:	789c      	ldrb	r4, [r3, #2]
        Telecommand_SetMotorPins(motor_id,
 800484e:	7bfb      	ldrb	r3, [r7, #15]
                               step_sequence[sequence_index][3]);
 8004850:	4817      	ldr	r0, [pc, #92]	@ (80048b0 <Telecommand_StepMotor+0x9c>)
 8004852:	009b      	lsls	r3, r3, #2
 8004854:	4403      	add	r3, r0
 8004856:	78db      	ldrb	r3, [r3, #3]
        Telecommand_SetMotorPins(motor_id,
 8004858:	79f8      	ldrb	r0, [r7, #7]
 800485a:	9300      	str	r3, [sp, #0]
 800485c:	4623      	mov	r3, r4
 800485e:	f7ff ff5d 	bl	800471c <Telecommand_SetMotorPins>
                               step_sequence[final_index][1],
                               step_sequence[final_index][2],
                               step_sequence[final_index][3]);
#endif
    }
}
 8004862:	e020      	b.n	80048a6 <Telecommand_StepMotor+0x92>
    } else if (motor_id == MOTOR_2) {
 8004864:	79fb      	ldrb	r3, [r7, #7]
 8004866:	2b02      	cmp	r3, #2
 8004868:	d11d      	bne.n	80048a6 <Telecommand_StepMotor+0x92>
        uint8_t reverse_index = (7 - sequence_index);
 800486a:	7bfb      	ldrb	r3, [r7, #15]
 800486c:	f1c3 0307 	rsb	r3, r3, #7
 8004870:	73bb      	strb	r3, [r7, #14]
        uint8_t final_index = reverse_index;
 8004872:	7bbb      	ldrb	r3, [r7, #14]
 8004874:	737b      	strb	r3, [r7, #13]
        Telecommand_SetMotorPins(motor_id,
 8004876:	7b7b      	ldrb	r3, [r7, #13]
                               step_sequence[final_index][0],
 8004878:	4a0d      	ldr	r2, [pc, #52]	@ (80048b0 <Telecommand_StepMotor+0x9c>)
 800487a:	f812 1023 	ldrb.w	r1, [r2, r3, lsl #2]
        Telecommand_SetMotorPins(motor_id,
 800487e:	7b7b      	ldrb	r3, [r7, #13]
                               step_sequence[final_index][1],
 8004880:	4a0b      	ldr	r2, [pc, #44]	@ (80048b0 <Telecommand_StepMotor+0x9c>)
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	4413      	add	r3, r2
 8004886:	785a      	ldrb	r2, [r3, #1]
        Telecommand_SetMotorPins(motor_id,
 8004888:	7b7b      	ldrb	r3, [r7, #13]
                               step_sequence[final_index][2],
 800488a:	4809      	ldr	r0, [pc, #36]	@ (80048b0 <Telecommand_StepMotor+0x9c>)
 800488c:	009b      	lsls	r3, r3, #2
 800488e:	4403      	add	r3, r0
 8004890:	789c      	ldrb	r4, [r3, #2]
        Telecommand_SetMotorPins(motor_id,
 8004892:	7b7b      	ldrb	r3, [r7, #13]
                               step_sequence[final_index][3]);
 8004894:	4806      	ldr	r0, [pc, #24]	@ (80048b0 <Telecommand_StepMotor+0x9c>)
 8004896:	009b      	lsls	r3, r3, #2
 8004898:	4403      	add	r3, r0
 800489a:	78db      	ldrb	r3, [r3, #3]
        Telecommand_SetMotorPins(motor_id,
 800489c:	79f8      	ldrb	r0, [r7, #7]
 800489e:	9300      	str	r3, [sp, #0]
 80048a0:	4623      	mov	r3, r4
 80048a2:	f7ff ff3b 	bl	800471c <Telecommand_SetMotorPins>
}
 80048a6:	bf00      	nop
 80048a8:	3714      	adds	r7, #20
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd90      	pop	{r4, r7, pc}
 80048ae:	bf00      	nop
 80048b0:	08015c20 	.word	0x08015c20

080048b4 <Telecommand_CalculateStepsToPosition>:

uint16_t Telecommand_CalculateStepsToPosition(uint8_t current_pos, uint8_t target_pos)
{
 80048b4:	b480      	push	{r7}
 80048b6:	b085      	sub	sp, #20
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	4603      	mov	r3, r0
 80048bc:	460a      	mov	r2, r1
 80048be:	71fb      	strb	r3, [r7, #7]
 80048c0:	4613      	mov	r3, r2
 80048c2:	71bb      	strb	r3, [r7, #6]
    // Simple approach: always move forward to target position
    // This ensures consistent and predictable movement
    
    int16_t steps_forward;
    
    if (target_pos >= current_pos) {
 80048c4:	79ba      	ldrb	r2, [r7, #6]
 80048c6:	79fb      	ldrb	r3, [r7, #7]
 80048c8:	429a      	cmp	r2, r3
 80048ca:	d307      	bcc.n	80048dc <Telecommand_CalculateStepsToPosition+0x28>
        // Direct forward movement
        steps_forward = target_pos - current_pos;
 80048cc:	79bb      	ldrb	r3, [r7, #6]
 80048ce:	b29a      	uxth	r2, r3
 80048d0:	79fb      	ldrb	r3, [r7, #7]
 80048d2:	b29b      	uxth	r3, r3
 80048d4:	1ad3      	subs	r3, r2, r3
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	81fb      	strh	r3, [r7, #14]
 80048da:	e008      	b.n	80048ee <Telecommand_CalculateStepsToPosition+0x3a>
    } else {
        // Wrap around: go forward through 0
        steps_forward = (4 - current_pos) + target_pos;
 80048dc:	79bb      	ldrb	r3, [r7, #6]
 80048de:	b29a      	uxth	r2, r3
 80048e0:	79fb      	ldrb	r3, [r7, #7]
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	1ad3      	subs	r3, r2, r3
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	3304      	adds	r3, #4
 80048ea:	b29b      	uxth	r3, r3
 80048ec:	81fb      	strh	r3, [r7, #14]
    }
    
    return (uint16_t)(steps_forward * STEPS_PER_90_DEGREES);
 80048ee:	89fb      	ldrh	r3, [r7, #14]
 80048f0:	02db      	lsls	r3, r3, #11
 80048f2:	b29b      	uxth	r3, r3
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	3714      	adds	r7, #20
 80048f8:	46bd      	mov	sp, r7
 80048fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fe:	4770      	bx	lr

08004900 <Telecommand_MoveBothMotors>:
    motor_state->current_position = position;
    Telecommand_SetMotorPins(motor_id, 0, 0, 0, 0);
}

void Telecommand_MoveBothMotors(uint8_t pos1, uint8_t pos2)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b086      	sub	sp, #24
 8004904:	af02      	add	r7, sp, #8
 8004906:	4603      	mov	r3, r0
 8004908:	460a      	mov	r2, r1
 800490a:	71fb      	strb	r3, [r7, #7]
 800490c:	4613      	mov	r3, r2
 800490e:	71bb      	strb	r3, [r7, #6]
    if (pos1 > 3 || pos2 > 3) return;
 8004910:	79fb      	ldrb	r3, [r7, #7]
 8004912:	2b03      	cmp	r3, #3
 8004914:	d860      	bhi.n	80049d8 <Telecommand_MoveBothMotors+0xd8>
 8004916:	79bb      	ldrb	r3, [r7, #6]
 8004918:	2b03      	cmp	r3, #3
 800491a:	d85d      	bhi.n	80049d8 <Telecommand_MoveBothMotors+0xd8>

    uint16_t steps1 = Telecommand_CalculateStepsToPosition(motor1_state.current_position, pos1);
 800491c:	4b30      	ldr	r3, [pc, #192]	@ (80049e0 <Telecommand_MoveBothMotors+0xe0>)
 800491e:	781b      	ldrb	r3, [r3, #0]
 8004920:	79fa      	ldrb	r2, [r7, #7]
 8004922:	4611      	mov	r1, r2
 8004924:	4618      	mov	r0, r3
 8004926:	f7ff ffc5 	bl	80048b4 <Telecommand_CalculateStepsToPosition>
 800492a:	4603      	mov	r3, r0
 800492c:	81bb      	strh	r3, [r7, #12]
    uint16_t steps2 = Telecommand_CalculateStepsToPosition(motor2_state.current_position, pos2);
 800492e:	4b2d      	ldr	r3, [pc, #180]	@ (80049e4 <Telecommand_MoveBothMotors+0xe4>)
 8004930:	781b      	ldrb	r3, [r3, #0]
 8004932:	79ba      	ldrb	r2, [r7, #6]
 8004934:	4611      	mov	r1, r2
 8004936:	4618      	mov	r0, r3
 8004938:	f7ff ffbc 	bl	80048b4 <Telecommand_CalculateStepsToPosition>
 800493c:	4603      	mov	r3, r0
 800493e:	817b      	strh	r3, [r7, #10]

    uint16_t max_steps = (steps1 > steps2) ? steps1 : steps2;
 8004940:	897a      	ldrh	r2, [r7, #10]
 8004942:	89bb      	ldrh	r3, [r7, #12]
 8004944:	4293      	cmp	r3, r2
 8004946:	bf38      	it	cc
 8004948:	4613      	movcc	r3, r2
 800494a:	813b      	strh	r3, [r7, #8]

    for (uint16_t i = 0; i < max_steps; i++) {
 800494c:	2300      	movs	r3, #0
 800494e:	81fb      	strh	r3, [r7, #14]
 8004950:	e027      	b.n	80049a2 <Telecommand_MoveBothMotors+0xa2>
        if (i < steps1) {
 8004952:	89fa      	ldrh	r2, [r7, #14]
 8004954:	89bb      	ldrh	r3, [r7, #12]
 8004956:	429a      	cmp	r2, r3
 8004958:	d20c      	bcs.n	8004974 <Telecommand_MoveBothMotors+0x74>
            Telecommand_StepMotor(MOTOR_1, motor1_state.current_step);
 800495a:	4b21      	ldr	r3, [pc, #132]	@ (80049e0 <Telecommand_MoveBothMotors+0xe0>)
 800495c:	885b      	ldrh	r3, [r3, #2]
 800495e:	b2db      	uxtb	r3, r3
 8004960:	4619      	mov	r1, r3
 8004962:	2001      	movs	r0, #1
 8004964:	f7ff ff56 	bl	8004814 <Telecommand_StepMotor>
            motor1_state.current_step++;
 8004968:	4b1d      	ldr	r3, [pc, #116]	@ (80049e0 <Telecommand_MoveBothMotors+0xe0>)
 800496a:	885b      	ldrh	r3, [r3, #2]
 800496c:	3301      	adds	r3, #1
 800496e:	b29a      	uxth	r2, r3
 8004970:	4b1b      	ldr	r3, [pc, #108]	@ (80049e0 <Telecommand_MoveBothMotors+0xe0>)
 8004972:	805a      	strh	r2, [r3, #2]
        }

        if (i < steps2) {
 8004974:	89fa      	ldrh	r2, [r7, #14]
 8004976:	897b      	ldrh	r3, [r7, #10]
 8004978:	429a      	cmp	r2, r3
 800497a:	d20c      	bcs.n	8004996 <Telecommand_MoveBothMotors+0x96>
            Telecommand_StepMotor(MOTOR_2, motor2_state.current_step);
 800497c:	4b19      	ldr	r3, [pc, #100]	@ (80049e4 <Telecommand_MoveBothMotors+0xe4>)
 800497e:	885b      	ldrh	r3, [r3, #2]
 8004980:	b2db      	uxtb	r3, r3
 8004982:	4619      	mov	r1, r3
 8004984:	2002      	movs	r0, #2
 8004986:	f7ff ff45 	bl	8004814 <Telecommand_StepMotor>
            motor2_state.current_step++;
 800498a:	4b16      	ldr	r3, [pc, #88]	@ (80049e4 <Telecommand_MoveBothMotors+0xe4>)
 800498c:	885b      	ldrh	r3, [r3, #2]
 800498e:	3301      	adds	r3, #1
 8004990:	b29a      	uxth	r2, r3
 8004992:	4b14      	ldr	r3, [pc, #80]	@ (80049e4 <Telecommand_MoveBothMotors+0xe4>)
 8004994:	805a      	strh	r2, [r3, #2]
        }

        HAL_Delay(STEP_DELAY_MS);
 8004996:	2002      	movs	r0, #2
 8004998:	f002 f904 	bl	8006ba4 <HAL_Delay>
    for (uint16_t i = 0; i < max_steps; i++) {
 800499c:	89fb      	ldrh	r3, [r7, #14]
 800499e:	3301      	adds	r3, #1
 80049a0:	81fb      	strh	r3, [r7, #14]
 80049a2:	89fa      	ldrh	r2, [r7, #14]
 80049a4:	893b      	ldrh	r3, [r7, #8]
 80049a6:	429a      	cmp	r2, r3
 80049a8:	d3d3      	bcc.n	8004952 <Telecommand_MoveBothMotors+0x52>
    }

    motor1_state.current_position = pos1;
 80049aa:	4a0d      	ldr	r2, [pc, #52]	@ (80049e0 <Telecommand_MoveBothMotors+0xe0>)
 80049ac:	79fb      	ldrb	r3, [r7, #7]
 80049ae:	7013      	strb	r3, [r2, #0]
    motor2_state.current_position = pos2;
 80049b0:	4a0c      	ldr	r2, [pc, #48]	@ (80049e4 <Telecommand_MoveBothMotors+0xe4>)
 80049b2:	79bb      	ldrb	r3, [r7, #6]
 80049b4:	7013      	strb	r3, [r2, #0]

    Telecommand_SetMotorPins(MOTOR_1, 0, 0, 0, 0);
 80049b6:	2300      	movs	r3, #0
 80049b8:	9300      	str	r3, [sp, #0]
 80049ba:	2300      	movs	r3, #0
 80049bc:	2200      	movs	r2, #0
 80049be:	2100      	movs	r1, #0
 80049c0:	2001      	movs	r0, #1
 80049c2:	f7ff feab 	bl	800471c <Telecommand_SetMotorPins>
    Telecommand_SetMotorPins(MOTOR_2, 0, 0, 0, 0);
 80049c6:	2300      	movs	r3, #0
 80049c8:	9300      	str	r3, [sp, #0]
 80049ca:	2300      	movs	r3, #0
 80049cc:	2200      	movs	r2, #0
 80049ce:	2100      	movs	r1, #0
 80049d0:	2002      	movs	r0, #2
 80049d2:	f7ff fea3 	bl	800471c <Telecommand_SetMotorPins>
 80049d6:	e000      	b.n	80049da <Telecommand_MoveBothMotors+0xda>
    if (pos1 > 3 || pos2 > 3) return;
 80049d8:	bf00      	nop
}
 80049da:	3710      	adds	r7, #16
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	20000368 	.word	0x20000368
 80049e4:	2000036c 	.word	0x2000036c

080049e8 <Telecommand_ReturnHome>:
    motor2_state.current_position = HOME_POSITION;
    motor2_state.current_step = 0;
}

void Telecommand_ReturnHome(void)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	af00      	add	r7, sp, #0
    Telecommand_MoveBothMotors(HOME_POSITION, HOME_POSITION);
 80049ec:	2100      	movs	r1, #0
 80049ee:	2000      	movs	r0, #0
 80049f0:	f7ff ff86 	bl	8004900 <Telecommand_MoveBothMotors>
}
 80049f4:	bf00      	nop
 80049f6:	bd80      	pop	{r7, pc}

080049f8 <Telecommand_GetFilterPosition>:

FilterPosition_t Telecommand_GetFilterPosition(char filter_code)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b085      	sub	sp, #20
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	4603      	mov	r3, r0
 8004a00:	71fb      	strb	r3, [r7, #7]
    FilterPosition_t position = {0, 0};
 8004a02:	2300      	movs	r3, #0
 8004a04:	723b      	strb	r3, [r7, #8]
 8004a06:	2300      	movs	r3, #0
 8004a08:	727b      	strb	r3, [r7, #9]

    switch (filter_code) {
 8004a0a:	79fb      	ldrb	r3, [r7, #7]
 8004a0c:	3b42      	subs	r3, #66	@ 0x42
 8004a0e:	2b17      	cmp	r3, #23
 8004a10:	d85f      	bhi.n	8004ad2 <Telecommand_GetFilterPosition+0xda>
 8004a12:	a201      	add	r2, pc, #4	@ (adr r2, 8004a18 <Telecommand_GetFilterPosition+0x20>)
 8004a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a18:	08004aab 	.word	0x08004aab
 8004a1c:	08004ac9 	.word	0x08004ac9
 8004a20:	08004ad3 	.word	0x08004ad3
 8004a24:	08004ad3 	.word	0x08004ad3
 8004a28:	08004a83 	.word	0x08004a83
 8004a2c:	08004aa1 	.word	0x08004aa1
 8004a30:	08004ad3 	.word	0x08004ad3
 8004a34:	08004ad3 	.word	0x08004ad3
 8004a38:	08004ad3 	.word	0x08004ad3
 8004a3c:	08004ad3 	.word	0x08004ad3
 8004a40:	08004ad3 	.word	0x08004ad3
 8004a44:	08004a79 	.word	0x08004a79
 8004a48:	08004a8d 	.word	0x08004a8d
 8004a4c:	08004ad3 	.word	0x08004ad3
 8004a50:	08004ab5 	.word	0x08004ab5
 8004a54:	08004ad3 	.word	0x08004ad3
 8004a58:	08004a97 	.word	0x08004a97
 8004a5c:	08004ad3 	.word	0x08004ad3
 8004a60:	08004ad3 	.word	0x08004ad3
 8004a64:	08004ad3 	.word	0x08004ad3
 8004a68:	08004ad3 	.word	0x08004ad3
 8004a6c:	08004ad3 	.word	0x08004ad3
 8004a70:	08004ad3 	.word	0x08004ad3
 8004a74:	08004abf 	.word	0x08004abf
        case FILTER_M:  // Red + Red  Maroon Red
            position.disk1_position = POSITION_RED;
 8004a78:	2303      	movs	r3, #3
 8004a7a:	723b      	strb	r3, [r7, #8]
            position.disk2_position = POSITION_RED;
 8004a7c:	2303      	movs	r3, #3
 8004a7e:	727b      	strb	r3, [r7, #9]
            break;
 8004a80:	e02c      	b.n	8004adc <Telecommand_GetFilterPosition+0xe4>

        case FILTER_F:  // Green + Green  Forest/Dark Green
            position.disk1_position = POSITION_GREEN;
 8004a82:	2302      	movs	r3, #2
 8004a84:	723b      	strb	r3, [r7, #8]
            position.disk2_position = POSITION_GREEN;
 8004a86:	2302      	movs	r3, #2
 8004a88:	727b      	strb	r3, [r7, #9]
            break;
 8004a8a:	e027      	b.n	8004adc <Telecommand_GetFilterPosition+0xe4>

        case FILTER_N:  // Blue + Blue  Navy Blue
            position.disk1_position = POSITION_BLUE;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	723b      	strb	r3, [r7, #8]
            position.disk2_position = POSITION_BLUE;
 8004a90:	2301      	movs	r3, #1
 8004a92:	727b      	strb	r3, [r7, #9]
            break;
 8004a94:	e022      	b.n	8004adc <Telecommand_GetFilterPosition+0xe4>

        case FILTER_R:  // Red + Normal  Light Red
            position.disk1_position = POSITION_RED;
 8004a96:	2303      	movs	r3, #3
 8004a98:	723b      	strb	r3, [r7, #8]
            position.disk2_position = POSITION_NORMAL;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	727b      	strb	r3, [r7, #9]
            break;
 8004a9e:	e01d      	b.n	8004adc <Telecommand_GetFilterPosition+0xe4>

        case FILTER_G:  // Green + Normal  Light Green
            position.disk1_position = POSITION_GREEN;
 8004aa0:	2302      	movs	r3, #2
 8004aa2:	723b      	strb	r3, [r7, #8]
            position.disk2_position = POSITION_NORMAL;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	727b      	strb	r3, [r7, #9]
            break;
 8004aa8:	e018      	b.n	8004adc <Telecommand_GetFilterPosition+0xe4>

        case FILTER_B:  // Blue + Normal  Light Blue
            position.disk1_position = POSITION_BLUE;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	723b      	strb	r3, [r7, #8]
            position.disk2_position = POSITION_NORMAL;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	727b      	strb	r3, [r7, #9]
            break;
 8004ab2:	e013      	b.n	8004adc <Telecommand_GetFilterPosition+0xe4>

        case FILTER_P:  // Red + Blue  Purple, Pink
            position.disk1_position = POSITION_RED;
 8004ab4:	2303      	movs	r3, #3
 8004ab6:	723b      	strb	r3, [r7, #8]
            position.disk2_position = POSITION_BLUE;
 8004ab8:	2301      	movs	r3, #1
 8004aba:	727b      	strb	r3, [r7, #9]
            break;
 8004abc:	e00e      	b.n	8004adc <Telecommand_GetFilterPosition+0xe4>

        case FILTER_Y:  // Red + Green  Yellow, Brown
            position.disk1_position = POSITION_RED;
 8004abe:	2303      	movs	r3, #3
 8004ac0:	723b      	strb	r3, [r7, #8]
            position.disk2_position = POSITION_GREEN;
 8004ac2:	2302      	movs	r3, #2
 8004ac4:	727b      	strb	r3, [r7, #9]
            break;
 8004ac6:	e009      	b.n	8004adc <Telecommand_GetFilterPosition+0xe4>

        case FILTER_C:  // Blue + Green  Cyan, Turquoise
            position.disk1_position = POSITION_BLUE;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	723b      	strb	r3, [r7, #8]
            position.disk2_position = POSITION_GREEN;
 8004acc:	2302      	movs	r3, #2
 8004ace:	727b      	strb	r3, [r7, #9]
            break;
 8004ad0:	e004      	b.n	8004adc <Telecommand_GetFilterPosition+0xe4>

        default:
            position.disk1_position = POSITION_NORMAL;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	723b      	strb	r3, [r7, #8]
            position.disk2_position = POSITION_NORMAL;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	727b      	strb	r3, [r7, #9]
            break;
 8004ada:	bf00      	nop
    }

    return position;
 8004adc:	893b      	ldrh	r3, [r7, #8]
 8004ade:	81bb      	strh	r3, [r7, #12]
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	7b3a      	ldrb	r2, [r7, #12]
 8004ae4:	f362 0307 	bfi	r3, r2, #0, #8
 8004ae8:	7b7a      	ldrb	r2, [r7, #13]
 8004aea:	f362 230f 	bfi	r3, r2, #8, #8
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3714      	adds	r7, #20
 8004af2:	46bd      	mov	sp, r7
 8004af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af8:	4770      	bx	lr
 8004afa:	bf00      	nop

08004afc <Telecommand_Execute>:

void Telecommand_Execute(char* cmd_string)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b086      	sub	sp, #24
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
    if (cmd_string == NULL) {
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d047      	beq.n	8004b9a <Telecommand_Execute+0x9e>
        return;
    }
    
    uint8_t cmd_len = strlen(cmd_string);
 8004b0a:	6878      	ldr	r0, [r7, #4]
 8004b0c:	f7fb fbe0 	bl	80002d0 <strlen>
 8004b10:	4603      	mov	r3, r0
 8004b12:	75fb      	strb	r3, [r7, #23]
    
   if (cmd_len == 4) {
 8004b14:	7dfb      	ldrb	r3, [r7, #23]
 8004b16:	2b04      	cmp	r3, #4
 8004b18:	d142      	bne.n	8004ba0 <Telecommand_Execute+0xa4>
        // Full 4-character command: "XYZW" = X seconds of Y filter, then Z seconds of W filter
        uint8_t time1 = cmd_string[0] - '0';
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	781b      	ldrb	r3, [r3, #0]
 8004b1e:	3b30      	subs	r3, #48	@ 0x30
 8004b20:	75bb      	strb	r3, [r7, #22]
        char filter1 = cmd_string[1];
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	785b      	ldrb	r3, [r3, #1]
 8004b26:	757b      	strb	r3, [r7, #21]
        uint8_t time2 = cmd_string[2] - '0';
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	3302      	adds	r3, #2
 8004b2c:	781b      	ldrb	r3, [r3, #0]
 8004b2e:	3b30      	subs	r3, #48	@ 0x30
 8004b30:	753b      	strb	r3, [r7, #20]
        char filter2 = cmd_string[3];
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	78db      	ldrb	r3, [r3, #3]
 8004b36:	74fb      	strb	r3, [r7, #19]

        if (time1 < 0 || time1 > 9 || time2 < 0 || time2 > 9) {
 8004b38:	7dbb      	ldrb	r3, [r7, #22]
 8004b3a:	2b09      	cmp	r3, #9
 8004b3c:	d82f      	bhi.n	8004b9e <Telecommand_Execute+0xa2>
 8004b3e:	7d3b      	ldrb	r3, [r7, #20]
 8004b40:	2b09      	cmp	r3, #9
 8004b42:	d82c      	bhi.n	8004b9e <Telecommand_Execute+0xa2>
            return;
        }

        FilterPosition_t pos1 = Telecommand_GetFilterPosition(filter1);
 8004b44:	7d7b      	ldrb	r3, [r7, #21]
 8004b46:	4618      	mov	r0, r3
 8004b48:	f7ff ff56 	bl	80049f8 <Telecommand_GetFilterPosition>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	823b      	strh	r3, [r7, #16]
        Telecommand_MoveBothMotors(pos1.disk1_position, pos1.disk2_position);
 8004b50:	7c3b      	ldrb	r3, [r7, #16]
 8004b52:	7c7a      	ldrb	r2, [r7, #17]
 8004b54:	4611      	mov	r1, r2
 8004b56:	4618      	mov	r0, r3
 8004b58:	f7ff fed2 	bl	8004900 <Telecommand_MoveBothMotors>
        HAL_Delay(time1 * 1000);
 8004b5c:	7dbb      	ldrb	r3, [r7, #22]
 8004b5e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004b62:	fb02 f303 	mul.w	r3, r2, r3
 8004b66:	4618      	mov	r0, r3
 8004b68:	f002 f81c 	bl	8006ba4 <HAL_Delay>

        FilterPosition_t pos2 = Telecommand_GetFilterPosition(filter2);
 8004b6c:	7cfb      	ldrb	r3, [r7, #19]
 8004b6e:	4618      	mov	r0, r3
 8004b70:	f7ff ff42 	bl	80049f8 <Telecommand_GetFilterPosition>
 8004b74:	4603      	mov	r3, r0
 8004b76:	81bb      	strh	r3, [r7, #12]
        Telecommand_MoveBothMotors(pos2.disk1_position, pos2.disk2_position);
 8004b78:	7b3b      	ldrb	r3, [r7, #12]
 8004b7a:	7b7a      	ldrb	r2, [r7, #13]
 8004b7c:	4611      	mov	r1, r2
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f7ff febe 	bl	8004900 <Telecommand_MoveBothMotors>
        HAL_Delay(time2 * 1000);
 8004b84:	7d3b      	ldrb	r3, [r7, #20]
 8004b86:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004b8a:	fb02 f303 	mul.w	r3, r2, r3
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f002 f808 	bl	8006ba4 <HAL_Delay>
        Telecommand_ReturnHome();
 8004b94:	f7ff ff28 	bl	80049e8 <Telecommand_ReturnHome>
 8004b98:	e002      	b.n	8004ba0 <Telecommand_Execute+0xa4>
        return;
 8004b9a:	bf00      	nop
 8004b9c:	e000      	b.n	8004ba0 <Telecommand_Execute+0xa4>
            return;
 8004b9e:	bf00      	nop
    }
    // If command length is not 2 or 4, ignore it
}
 8004ba0:	3718      	adds	r7, #24
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
	...

08004ba8 <HAL_UART_RxCpltCallback>:
		controlStruct.button.button_last_state = controlStruct.button.button_state;
	}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b082      	sub	sp, #8
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]

    if(huart == &huart6) {
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	4a43      	ldr	r2, [pc, #268]	@ (8004cc0 <HAL_UART_RxCpltCallback+0x118>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d13d      	bne.n	8004c34 <HAL_UART_RxCpltCallback+0x8c>

        if(controlStruct.gps.rx_data != '\n' && controlStruct.gps.rx_index < sizeof(controlStruct.gps.rx_buffer) - 1) {
 8004bb8:	4b42      	ldr	r3, [pc, #264]	@ (8004cc4 <HAL_UART_RxCpltCallback+0x11c>)
 8004bba:	f893 3181 	ldrb.w	r3, [r3, #385]	@ 0x181
 8004bbe:	2b0a      	cmp	r3, #10
 8004bc0:	d015      	beq.n	8004bee <HAL_UART_RxCpltCallback+0x46>
 8004bc2:	4b40      	ldr	r3, [pc, #256]	@ (8004cc4 <HAL_UART_RxCpltCallback+0x11c>)
 8004bc4:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 8004bc8:	2b7e      	cmp	r3, #126	@ 0x7e
 8004bca:	d810      	bhi.n	8004bee <HAL_UART_RxCpltCallback+0x46>
            controlStruct.gps.rx_buffer[controlStruct.gps.rx_index++] = controlStruct.gps.rx_data;
 8004bcc:	4b3d      	ldr	r3, [pc, #244]	@ (8004cc4 <HAL_UART_RxCpltCallback+0x11c>)
 8004bce:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 8004bd2:	1c5a      	adds	r2, r3, #1
 8004bd4:	b2d1      	uxtb	r1, r2
 8004bd6:	4a3b      	ldr	r2, [pc, #236]	@ (8004cc4 <HAL_UART_RxCpltCallback+0x11c>)
 8004bd8:	f882 1180 	strb.w	r1, [r2, #384]	@ 0x180
 8004bdc:	4619      	mov	r1, r3
 8004bde:	4b39      	ldr	r3, [pc, #228]	@ (8004cc4 <HAL_UART_RxCpltCallback+0x11c>)
 8004be0:	f893 2181 	ldrb.w	r2, [r3, #385]	@ 0x181
 8004be4:	4b37      	ldr	r3, [pc, #220]	@ (8004cc4 <HAL_UART_RxCpltCallback+0x11c>)
 8004be6:	440b      	add	r3, r1
 8004be8:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
 8004bec:	e01d      	b.n	8004c2a <HAL_UART_RxCpltCallback+0x82>
        } else {

        	controlStruct.gps.rx_buffer[controlStruct.gps.rx_index] = '\0';
 8004bee:	4b35      	ldr	r3, [pc, #212]	@ (8004cc4 <HAL_UART_RxCpltCallback+0x11c>)
 8004bf0:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 8004bf4:	461a      	mov	r2, r3
 8004bf6:	4b33      	ldr	r3, [pc, #204]	@ (8004cc4 <HAL_UART_RxCpltCallback+0x11c>)
 8004bf8:	4413      	add	r3, r2
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
        	osMessageQueuePut(gpsBufferQueueHandle, controlStruct.gps.rx_buffer, 0, 0);
 8004c00:	4b31      	ldr	r3, [pc, #196]	@ (8004cc8 <HAL_UART_RxCpltCallback+0x120>)
 8004c02:	6818      	ldr	r0, [r3, #0]
 8004c04:	2300      	movs	r3, #0
 8004c06:	2200      	movs	r2, #0
 8004c08:	4930      	ldr	r1, [pc, #192]	@ (8004ccc <HAL_UART_RxCpltCallback+0x124>)
 8004c0a:	f007 fb9b 	bl	800c344 <osMessageQueuePut>
        	osEventFlagsSet(systemEventsHandle, EVENT_FLAG_GPS_DATA_PROCECSS_READY);
 8004c0e:	4b30      	ldr	r3, [pc, #192]	@ (8004cd0 <HAL_UART_RxCpltCallback+0x128>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	2104      	movs	r1, #4
 8004c14:	4618      	mov	r0, r3
 8004c16:	f007 f93b 	bl	800be90 <osEventFlagsSet>

            controlStruct.gps.rx_index = 0;
 8004c1a:	4b2a      	ldr	r3, [pc, #168]	@ (8004cc4 <HAL_UART_RxCpltCallback+0x11c>)
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	f883 2180 	strb.w	r2, [r3, #384]	@ 0x180
            controlStruct.gps.rx_data = 0;
 8004c22:	4b28      	ldr	r3, [pc, #160]	@ (8004cc4 <HAL_UART_RxCpltCallback+0x11c>)
 8004c24:	2200      	movs	r2, #0
 8004c26:	f883 2181 	strb.w	r2, [r3, #385]	@ 0x181
        }
        HAL_UART_Receive_IT(&huart6, &controlStruct.gps.rx_data, 1);
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	4929      	ldr	r1, [pc, #164]	@ (8004cd4 <HAL_UART_RxCpltCallback+0x12c>)
 8004c2e:	4824      	ldr	r0, [pc, #144]	@ (8004cc0 <HAL_UART_RxCpltCallback+0x118>)
 8004c30:	f005 ff3a 	bl	800aaa8 <HAL_UART_Receive_IT>

    }
    if (huart == &huart2) {
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	4a28      	ldr	r2, [pc, #160]	@ (8004cd8 <HAL_UART_RxCpltCallback+0x130>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d13d      	bne.n	8004cb8 <HAL_UART_RxCpltCallback+0x110>
    	if(controlStruct.uartData.rx_data != '\n' && controlStruct.uartData.rx_index < sizeof(controlStruct.uartData.rx_buffer) - 1)
 8004c3c:	4b21      	ldr	r3, [pc, #132]	@ (8004cc4 <HAL_UART_RxCpltCallback+0x11c>)
 8004c3e:	f893 3310 	ldrb.w	r3, [r3, #784]	@ 0x310
 8004c42:	2b0a      	cmp	r3, #10
 8004c44:	d015      	beq.n	8004c72 <HAL_UART_RxCpltCallback+0xca>
 8004c46:	4b1f      	ldr	r3, [pc, #124]	@ (8004cc4 <HAL_UART_RxCpltCallback+0x11c>)
 8004c48:	f893 3375 	ldrb.w	r3, [r3, #885]	@ 0x375
 8004c4c:	2b62      	cmp	r3, #98	@ 0x62
 8004c4e:	d810      	bhi.n	8004c72 <HAL_UART_RxCpltCallback+0xca>
			controlStruct.uartData.rx_buffer[controlStruct.uartData.rx_index++] = controlStruct.uartData.rx_data;
 8004c50:	4b1c      	ldr	r3, [pc, #112]	@ (8004cc4 <HAL_UART_RxCpltCallback+0x11c>)
 8004c52:	f893 3375 	ldrb.w	r3, [r3, #885]	@ 0x375
 8004c56:	1c5a      	adds	r2, r3, #1
 8004c58:	b2d1      	uxtb	r1, r2
 8004c5a:	4a1a      	ldr	r2, [pc, #104]	@ (8004cc4 <HAL_UART_RxCpltCallback+0x11c>)
 8004c5c:	f882 1375 	strb.w	r1, [r2, #885]	@ 0x375
 8004c60:	4619      	mov	r1, r3
 8004c62:	4b18      	ldr	r3, [pc, #96]	@ (8004cc4 <HAL_UART_RxCpltCallback+0x11c>)
 8004c64:	f893 2310 	ldrb.w	r2, [r3, #784]	@ 0x310
 8004c68:	4b16      	ldr	r3, [pc, #88]	@ (8004cc4 <HAL_UART_RxCpltCallback+0x11c>)
 8004c6a:	440b      	add	r3, r1
 8004c6c:	f883 2311 	strb.w	r2, [r3, #785]	@ 0x311
 8004c70:	e01d      	b.n	8004cae <HAL_UART_RxCpltCallback+0x106>
    	 else {

    		controlStruct.uartData.rx_buffer[controlStruct.uartData.rx_index] = '\0';
 8004c72:	4b14      	ldr	r3, [pc, #80]	@ (8004cc4 <HAL_UART_RxCpltCallback+0x11c>)
 8004c74:	f893 3375 	ldrb.w	r3, [r3, #885]	@ 0x375
 8004c78:	461a      	mov	r2, r3
 8004c7a:	4b12      	ldr	r3, [pc, #72]	@ (8004cc4 <HAL_UART_RxCpltCallback+0x11c>)
 8004c7c:	4413      	add	r3, r2
 8004c7e:	2200      	movs	r2, #0
 8004c80:	f883 2311 	strb.w	r2, [r3, #785]	@ 0x311
    		osMessageQueuePut(uart2incomingbufferHandle, controlStruct.uartData.rx_buffer, 0, 0);
 8004c84:	4b15      	ldr	r3, [pc, #84]	@ (8004cdc <HAL_UART_RxCpltCallback+0x134>)
 8004c86:	6818      	ldr	r0, [r3, #0]
 8004c88:	2300      	movs	r3, #0
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	4914      	ldr	r1, [pc, #80]	@ (8004ce0 <HAL_UART_RxCpltCallback+0x138>)
 8004c8e:	f007 fb59 	bl	800c344 <osMessageQueuePut>
			osEventFlagsSet(systemEventsHandle, EVENT_FLAG_LORA_READ_READY);
 8004c92:	4b0f      	ldr	r3, [pc, #60]	@ (8004cd0 <HAL_UART_RxCpltCallback+0x128>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2102      	movs	r1, #2
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f007 f8f9 	bl	800be90 <osEventFlagsSet>

			controlStruct.uartData.rx_index = 0;
 8004c9e:	4b09      	ldr	r3, [pc, #36]	@ (8004cc4 <HAL_UART_RxCpltCallback+0x11c>)
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	f883 2375 	strb.w	r2, [r3, #885]	@ 0x375
			controlStruct.uartData.rx_data = 0;
 8004ca6:	4b07      	ldr	r3, [pc, #28]	@ (8004cc4 <HAL_UART_RxCpltCallback+0x11c>)
 8004ca8:	2200      	movs	r2, #0
 8004caa:	f883 2310 	strb.w	r2, [r3, #784]	@ 0x310
    	}
    	  HAL_UART_Receive_IT(&huart2,&controlStruct.uartData.rx_data, 1);
 8004cae:	2201      	movs	r2, #1
 8004cb0:	490c      	ldr	r1, [pc, #48]	@ (8004ce4 <HAL_UART_RxCpltCallback+0x13c>)
 8004cb2:	4809      	ldr	r0, [pc, #36]	@ (8004cd8 <HAL_UART_RxCpltCallback+0x130>)
 8004cb4:	f005 fef8 	bl	800aaa8 <HAL_UART_Receive_IT>
    }
}
 8004cb8:	bf00      	nop
 8004cba:	3708      	adds	r7, #8
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	20000620 	.word	0x20000620
 8004cc4:	200006b8 	.word	0x200006b8
 8004cc8:	2000069c 	.word	0x2000069c
 8004ccc:	200007b8 	.word	0x200007b8
 8004cd0:	200006b4 	.word	0x200006b4
 8004cd4:	20000839 	.word	0x20000839
 8004cd8:	200005d8 	.word	0x200005d8
 8004cdc:	20000694 	.word	0x20000694
 8004ce0:	200009c9 	.word	0x200009c9
 8004ce4:	200009c8 	.word	0x200009c8

08004ce8 <BMP280Process>:

void BMP280Process(BMP280_TypeDefInit *bmpTypeDef)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
	osMutexAcquire(sensorProcessMutexHandle, osWaitForever);
 8004cf0:	4b09      	ldr	r3, [pc, #36]	@ (8004d18 <BMP280Process+0x30>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f04f 31ff 	mov.w	r1, #4294967295
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f007 fa27 	bl	800c14c <osMutexAcquire>
	BME280_Calculate_Data(bmpTypeDef);
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	f7ff fa30 	bl	8004164 <BME280_Calculate_Data>
	osMutexRelease(sensorProcessMutexHandle);
 8004d04:	4b04      	ldr	r3, [pc, #16]	@ (8004d18 <BMP280Process+0x30>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f007 fa6a 	bl	800c1e2 <osMutexRelease>
}
 8004d0e:	bf00      	nop
 8004d10:	3708      	adds	r7, #8
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
 8004d16:	bf00      	nop
 8004d18:	200006ac 	.word	0x200006ac

08004d1c <MPU6050Process>:

void MPU6050Process(MPU6050_TypeDefInit *mpu)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b082      	sub	sp, #8
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
	osMutexAcquire(sensorProcessMutexHandle, osWaitForever);
 8004d24:	4b33      	ldr	r3, [pc, #204]	@ (8004df4 <MPU6050Process+0xd8>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f04f 31ff 	mov.w	r1, #4294967295
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f007 fa0d 	bl	800c14c <osMutexAcquire>
	mpu->AccX = MPU6050_Kalman_Accel_X();
 8004d32:	f7fc fd47 	bl	80017c4 <MPU6050_Kalman_Accel_X>
 8004d36:	ec53 2b10 	vmov	r2, r3, d0
 8004d3a:	4610      	mov	r0, r2
 8004d3c:	4619      	mov	r1, r3
 8004d3e:	f7fb ff83 	bl	8000c48 <__aeabi_d2f>
 8004d42:	4602      	mov	r2, r0
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	601a      	str	r2, [r3, #0]
	mpu->AccY = MPU6050_Kalman_Accel_Y();
 8004d48:	f7fc fdde 	bl	8001908 <MPU6050_Kalman_Accel_Y>
 8004d4c:	ec53 2b10 	vmov	r2, r3, d0
 8004d50:	4610      	mov	r0, r2
 8004d52:	4619      	mov	r1, r3
 8004d54:	f7fb ff78 	bl	8000c48 <__aeabi_d2f>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	605a      	str	r2, [r3, #4]
	mpu->AccZ = MPU6050_Kalman_Accel_Z();
 8004d5e:	f7fc fe75 	bl	8001a4c <MPU6050_Kalman_Accel_Z>
 8004d62:	ec53 2b10 	vmov	r2, r3, d0
 8004d66:	4610      	mov	r0, r2
 8004d68:	4619      	mov	r1, r3
 8004d6a:	f7fb ff6d 	bl	8000c48 <__aeabi_d2f>
 8004d6e:	4602      	mov	r2, r0
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	609a      	str	r2, [r3, #8]
	mpu->GyroX = MPU6050_Kalman_Gyro_X();
 8004d74:	f7fc ff0c 	bl	8001b90 <MPU6050_Kalman_Gyro_X>
 8004d78:	ec53 2b10 	vmov	r2, r3, d0
 8004d7c:	4610      	mov	r0, r2
 8004d7e:	4619      	mov	r1, r3
 8004d80:	f7fb ff62 	bl	8000c48 <__aeabi_d2f>
 8004d84:	4602      	mov	r2, r0
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	60da      	str	r2, [r3, #12]
	mpu->GyroY = MPU6050_Kalman_Gyro_Y();
 8004d8a:	f7fc ffa3 	bl	8001cd4 <MPU6050_Kalman_Gyro_Y>
 8004d8e:	ec53 2b10 	vmov	r2, r3, d0
 8004d92:	4610      	mov	r0, r2
 8004d94:	4619      	mov	r1, r3
 8004d96:	f7fb ff57 	bl	8000c48 <__aeabi_d2f>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	611a      	str	r2, [r3, #16]
	mpu->GyroZ = MPU6050_Kalman_Gyro_Z();
 8004da0:	f7fd f83a 	bl	8001e18 <MPU6050_Kalman_Gyro_Z>
 8004da4:	ec53 2b10 	vmov	r2, r3, d0
 8004da8:	4610      	mov	r0, r2
 8004daa:	4619      	mov	r1, r3
 8004dac:	f7fb ff4c 	bl	8000c48 <__aeabi_d2f>
 8004db0:	4602      	mov	r2, r0
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	615a      	str	r2, [r3, #20]
	mpu->RollAngle = MPU6050_Read_Roll_Angle();
 8004db6:	f7fc fc2b 	bl	8001610 <MPU6050_Read_Roll_Angle>
 8004dba:	eef0 7a40 	vmov.f32	s15, s0
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	edc3 7a07 	vstr	s15, [r3, #28]
	mpu->PitchAngle = MPU6050_Read_Pitch_Angle();
 8004dc4:	f7fc fb78 	bl	80014b8 <MPU6050_Read_Pitch_Angle>
 8004dc8:	eef0 7a40 	vmov.f32	s15, s0
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	edc3 7a06 	vstr	s15, [r3, #24]
	mpu->YawAngle = MPU6050_Read_Yaw_Angle();
 8004dd2:	f7fc fcc1 	bl	8001758 <MPU6050_Read_Yaw_Angle>
 8004dd6:	eef0 7a40 	vmov.f32	s15, s0
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	edc3 7a08 	vstr	s15, [r3, #32]
	osMutexRelease(sensorProcessMutexHandle);
 8004de0:	4b04      	ldr	r3, [pc, #16]	@ (8004df4 <MPU6050Process+0xd8>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4618      	mov	r0, r3
 8004de6:	f007 f9fc 	bl	800c1e2 <osMutexRelease>
}
 8004dea:	bf00      	nop
 8004dec:	3708      	adds	r7, #8
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}
 8004df2:	bf00      	nop
 8004df4:	200006ac 	.word	0x200006ac

08004df8 <GPSProcess>:

void GPSProcess(GeneralControl_TypeDefInit *controlStruct, char  *gps_buffer, size_t buffer_size)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b084      	sub	sp, #16
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	60b9      	str	r1, [r7, #8]
 8004e02:	607a      	str	r2, [r7, #4]
	lwgps_process(&controlStruct->gps.gps, gps_buffer, buffer_size);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	3350      	adds	r3, #80	@ 0x50
 8004e08:	687a      	ldr	r2, [r7, #4]
 8004e0a:	68b9      	ldr	r1, [r7, #8]
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f7fe fa95 	bl	800333c <lwgps_process>
	controlStruct->gps.Altitude = controlStruct->gps.gps.altitude;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8004e18:	4610      	mov	r0, r2
 8004e1a:	4619      	mov	r1, r3
 8004e1c:	f7fb ff14 	bl	8000c48 <__aeabi_d2f>
 8004e20:	4602      	mov	r2, r0
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	641a      	str	r2, [r3, #64]	@ 0x40
	controlStruct->gps.Latitude = controlStruct->gps.gps.latitude;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8004e2c:	4610      	mov	r0, r2
 8004e2e:	4619      	mov	r1, r3
 8004e30:	f7fb ff0a 	bl	8000c48 <__aeabi_d2f>
 8004e34:	4602      	mov	r2, r0
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	649a      	str	r2, [r3, #72]	@ 0x48
	controlStruct->gps.Longitude = controlStruct->gps.gps.longitude;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8004e40:	4610      	mov	r0, r2
 8004e42:	4619      	mov	r1, r3
 8004e44:	f7fb ff00 	bl	8000c48 <__aeabi_d2f>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	645a      	str	r2, [r3, #68]	@ 0x44
	controlStruct->gps.Speed = controlStruct->gps.gps.speed;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	@ 0xa0
 8004e54:	4610      	mov	r0, r2
 8004e56:	4619      	mov	r1, r3
 8004e58:	f7fb fef6 	bl	8000c48 <__aeabi_d2f>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	64da      	str	r2, [r3, #76]	@ 0x4c

}
 8004e62:	bf00      	nop
 8004e64:	3710      	adds	r7, #16
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}

08004e6a <CalculateVelocityCallback>:

void CalculateVelocityCallback(GeneralControl_TypeDefInit  *controlStruct)
{
 8004e6a:	b480      	push	{r7}
 8004e6c:	b083      	sub	sp, #12
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	6078      	str	r0, [r7, #4]
	controlStruct->bmp.speed = (controlStruct->bmp.Altitude - controlStruct->bmp.previousAltitude) / 1.0f; // 1 saniyelik periyot varsaym
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	ed93 7a00 	vldr	s14, [r3]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	edd3 7a04 	vldr	s15, [r3, #16]
 8004e7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	edc3 7a05 	vstr	s15, [r3, #20]
	controlStruct->bmp.previousAltitude = controlStruct->bmp.Altitude;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	611a      	str	r2, [r3, #16]
}
 8004e90:	bf00      	nop
 8004e92:	370c      	adds	r7, #12
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr

08004e9c <ReadOptimizedBatteryVoltage>:

float ReadOptimizedBatteryVoltage() {
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b082      	sub	sp, #8
 8004ea0:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 8004ea2:	4818      	ldr	r0, [pc, #96]	@ (8004f04 <ReadOptimizedBatteryVoltage+0x68>)
 8004ea4:	f001 fee6 	bl	8006c74 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 8004ea8:	2164      	movs	r1, #100	@ 0x64
 8004eaa:	4816      	ldr	r0, [pc, #88]	@ (8004f04 <ReadOptimizedBatteryVoltage+0x68>)
 8004eac:	f001 ffe7 	bl	8006e7e <HAL_ADC_PollForConversion>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d11c      	bne.n	8004ef0 <ReadOptimizedBatteryVoltage+0x54>
        uint32_t adc_value = HAL_ADC_GetValue(&hadc1);
 8004eb6:	4813      	ldr	r0, [pc, #76]	@ (8004f04 <ReadOptimizedBatteryVoltage+0x68>)
 8004eb8:	f002 f86c 	bl	8006f94 <HAL_ADC_GetValue>
 8004ebc:	6078      	str	r0, [r7, #4]
        HAL_ADC_Stop(&hadc1);
 8004ebe:	4811      	ldr	r0, [pc, #68]	@ (8004f04 <ReadOptimizedBatteryVoltage+0x68>)
 8004ec0:	f001 ffaa 	bl	8006e18 <HAL_ADC_Stop>

        float voltage = (adc_value * 3.3f) / 4095.0f;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	ee07 3a90 	vmov	s15, r3
 8004eca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ece:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8004f08 <ReadOptimizedBatteryVoltage+0x6c>
 8004ed2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004ed6:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8004f0c <ReadOptimizedBatteryVoltage+0x70>
 8004eda:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004ede:	edc7 7a00 	vstr	s15, [r7]

        return voltage * 4.0f;
 8004ee2:	edd7 7a00 	vldr	s15, [r7]
 8004ee6:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8004eea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004eee:	e004      	b.n	8004efa <ReadOptimizedBatteryVoltage+0x5e>
    }

    HAL_ADC_Stop(&hadc1);
 8004ef0:	4804      	ldr	r0, [pc, #16]	@ (8004f04 <ReadOptimizedBatteryVoltage+0x68>)
 8004ef2:	f001 ff91 	bl	8006e18 <HAL_ADC_Stop>
    return 0.0f;
 8004ef6:	eddf 7a06 	vldr	s15, [pc, #24]	@ 8004f10 <ReadOptimizedBatteryVoltage+0x74>
}
 8004efa:	eeb0 0a67 	vmov.f32	s0, s15
 8004efe:	3708      	adds	r7, #8
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}
 8004f04:	20000370 	.word	0x20000370
 8004f08:	40533333 	.word	0x40533333
 8004f0c:	457ff000 	.word	0x457ff000
 8004f10:	00000000 	.word	0x00000000

08004f14 <LoraWriteProcess>:

void LoraWriteProcess(GeneralControl_TypeDefInit  *controlStruct)
{
 8004f14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f18:	ed2d 8b04 	vpush	{d8-d9}
 8004f1c:	b0d5      	sub	sp, #340	@ 0x154
 8004f1e:	af28      	add	r7, sp, #160	@ 0xa0
 8004f20:	6678      	str	r0, [r7, #100]	@ 0x64

	static int package_counter = 0; // when variable is static in method, data keep inside ram during season hence, it will keep package counter data.
	controlStruct->telemetry_package.package_count = package_counter++;
 8004f22:	4bb6      	ldr	r3, [pc, #728]	@ (80051fc <LoraWriteProcess+0x2e8>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	1c5a      	adds	r2, r3, #1
 8004f28:	49b4      	ldr	r1, [pc, #720]	@ (80051fc <LoraWriteProcess+0x2e8>)
 8004f2a:	600a      	str	r2, [r1, #0]
 8004f2c:	461a      	mov	r2, r3
 8004f2e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f30:	f8c3 22a0 	str.w	r2, [r3, #672]	@ 0x2a0
	char error_state[7];
	memset(error_state,0,sizeof(error_state));
 8004f34:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8004f38:	2207      	movs	r2, #7
 8004f3a:	2100      	movs	r1, #0
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	f00c fd52 	bl	80119e6 <memset>

    CreateShortTimeString(controlStruct->telemetry_package.sending_time);
 8004f42:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f44:	f503 732b 	add.w	r3, r3, #684	@ 0x2ac
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f7fd fb7b 	bl	8002644 <CreateShortTimeString>

    controlStruct->telemetry_package.pressure1 = controlStruct->bmp.Pressure;
 8004f4e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f50:	685a      	ldr	r2, [r3, #4]
 8004f52:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f54:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    controlStruct->telemetry_package.pressure2 = controlStruct->container.containerPressure;
 8004f58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f5a:	f8d3 2378 	ldr.w	r2, [r3, #888]	@ 0x378
 8004f5e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f60:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

    controlStruct->telemetry_package.altitude1 = controlStruct->bmp.Altitude;
 8004f64:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f6a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    controlStruct->telemetry_package.altitude2 = controlStruct->container.containerAltitude;
 8004f6e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f70:	f8d3 237c 	ldr.w	r2, [r3, #892]	@ 0x37c
 8004f74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f76:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
    controlStruct->telemetry_package.diff_altitude = fabs(controlStruct->telemetry_package.altitude1 - controlStruct->telemetry_package.altitude2);
 8004f7a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f7c:	ed93 7aaf 	vldr	s14, [r3, #700]	@ 0x2bc
 8004f80:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f82:	edd3 7ab0 	vldr	s15, [r3, #704]	@ 0x2c0
 8004f86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004f8a:	eef0 7ae7 	vabs.f32	s15, s15
 8004f8e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f90:	edc3 7ab1 	vstr	s15, [r3, #708]	@ 0x2c4

    controlStruct->telemetry_package.landing_speed = controlStruct->bmp.speed;
 8004f94:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f96:	695a      	ldr	r2, [r3, #20]
 8004f98:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f9a:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8
    controlStruct->telemetry_package.temperature = controlStruct->bmp.Temperature;
 8004f9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004fa0:	689a      	ldr	r2, [r3, #8]
 8004fa2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004fa4:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

    osMutexAcquire(sensorProcessMutexHandle, osWaitForever);
 8004fa8:	4b95      	ldr	r3, [pc, #596]	@ (8005200 <LoraWriteProcess+0x2ec>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f04f 31ff 	mov.w	r1, #4294967295
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f007 f8cb 	bl	800c14c <osMutexAcquire>
    controlStruct->telemetry_package.battery_voltage = ReadOptimizedBatteryVoltage();
 8004fb6:	f7ff ff71 	bl	8004e9c <ReadOptimizedBatteryVoltage>
 8004fba:	eef0 7a40 	vmov.f32	s15, s0
 8004fbe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004fc0:	edc3 7ab4 	vstr	s15, [r3, #720]	@ 0x2d0
	osMutexRelease(sensorProcessMutexHandle);
 8004fc4:	4b8e      	ldr	r3, [pc, #568]	@ (8005200 <LoraWriteProcess+0x2ec>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f007 f90a 	bl	800c1e2 <osMutexRelease>

	controlStruct->telemetry_package.gps1_latitude = controlStruct->gps.Latitude;
 8004fce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004fd0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f7fb fae8 	bl	80005a8 <__aeabi_f2d>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	460b      	mov	r3, r1
 8004fdc:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8004fde:	e9c1 23b6 	strd	r2, r3, [r1, #728]	@ 0x2d8
	controlStruct->telemetry_package.gps1_longitude = controlStruct->gps.Longitude;
 8004fe2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004fe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f7fb fade 	bl	80005a8 <__aeabi_f2d>
 8004fec:	4602      	mov	r2, r0
 8004fee:	460b      	mov	r3, r1
 8004ff0:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8004ff2:	e9c1 23b8 	strd	r2, r3, [r1, #736]	@ 0x2e0
	controlStruct->telemetry_package.gps1_altitude = controlStruct->gps.Altitude;
 8004ff6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ff8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004ffa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ffc:	f8c3 22e8 	str.w	r2, [r3, #744]	@ 0x2e8

	controlStruct->telemetry_package.pitch = controlStruct->mpu.PitchAngle;
 8005000:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005002:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005004:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005006:	f8c3 22ec 	str.w	r2, [r3, #748]	@ 0x2ec
	controlStruct->telemetry_package.roll = controlStruct->mpu.RollAngle;
 800500a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800500c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800500e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005010:	f8c3 22f0 	str.w	r2, [r3, #752]	@ 0x2f0
	controlStruct->telemetry_package.yaw = controlStruct->mpu.YawAngle;
 8005014:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005016:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005018:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800501a:	f8c3 22f4 	str.w	r2, [r3, #756]	@ 0x2f4

    strcpy(controlStruct->telemetry_package.rhrh, "0000");
 800501e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005020:	f503 733e 	add.w	r3, r3, #760	@ 0x2f8
 8005024:	4a77      	ldr	r2, [pc, #476]	@ (8005204 <LoraWriteProcess+0x2f0>)
 8005026:	6810      	ldr	r0, [r2, #0]
 8005028:	6018      	str	r0, [r3, #0]
 800502a:	7912      	ldrb	r2, [r2, #4]
 800502c:	711a      	strb	r2, [r3, #4]
    controlStruct->telemetry_package.iot_s1_data = 25;
 800502e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005030:	4a75      	ldr	r2, [pc, #468]	@ (8005208 <LoraWriteProcess+0x2f4>)
 8005032:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
    controlStruct->telemetry_package.iot_s2_data = 25;
 8005036:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005038:	4a73      	ldr	r2, [pc, #460]	@ (8005208 <LoraWriteProcess+0x2f4>)
 800503a:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304
    controlStruct->telemetry_package.team_no = 655357;
 800503e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005040:	4a72      	ldr	r2, [pc, #456]	@ (800520c <LoraWriteProcess+0x2f8>)
 8005042:	f8c3 2308 	str.w	r2, [r3, #776]	@ 0x308

    controlStruct->telemetry_package.satallite_status = UpdateOptimizedSatelliteStatus(&controlStruct->telemetry_package, controlStruct->bmp.previousAltitude);
 8005046:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005048:	f503 7228 	add.w	r2, r3, #672	@ 0x2a0
 800504c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800504e:	edd3 7a04 	vldr	s15, [r3, #16]
 8005052:	eeb0 0a67 	vmov.f32	s0, s15
 8005056:	4610      	mov	r0, r2
 8005058:	f7fd fb44 	bl	80026e4 <UpdateOptimizedSatelliteStatus>
 800505c:	4603      	mov	r3, r0
 800505e:	461a      	mov	r2, r3
 8005060:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005062:	f883 22a4 	strb.w	r2, [r3, #676]	@ 0x2a4

    UpdateOptimizedErrorCode(&controlStruct->telemetry_package, controlStruct->telemetry_package.satallite_status, error_state);
 8005066:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005068:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800506c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800506e:	f893 32a4 	ldrb.w	r3, [r3, #676]	@ 0x2a4
 8005072:	f107 02a4 	add.w	r2, r7, #164	@ 0xa4
 8005076:	4619      	mov	r1, r3
 8005078:	f7fd fbfa 	bl	8002870 <UpdateOptimizedErrorCode>
    strncpy(controlStruct->telemetry_package.error_code, error_state,sizeof(controlStruct->telemetry_package.error_code) - 1);
 800507c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800507e:	f203 23a5 	addw	r3, r3, #677	@ 0x2a5
 8005082:	f107 01a4 	add.w	r1, r7, #164	@ 0xa4
 8005086:	2206      	movs	r2, #6
 8005088:	4618      	mov	r0, r3
 800508a:	f00c fcc6 	bl	8011a1a <strncpy>
    controlStruct->telemetry_package.error_code[6] = '\0';
 800508e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005090:	2200      	movs	r2, #0
 8005092:	f883 22ab 	strb.w	r2, [r3, #683]	@ 0x2ab
    CreateBinaryTelemetryPacket(&controlStruct->binary_telemetry, &controlStruct->telemetry_package);
 8005096:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005098:	f503 7260 	add.w	r2, r3, #896	@ 0x380
 800509c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800509e:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 80050a2:	4619      	mov	r1, r3
 80050a4:	4610      	mov	r0, r2
 80050a6:	f7fd f90f 	bl	80022c8 <CreateBinaryTelemetryPacket>

    memset(controlStruct->lora.TransmitPackage, 0, sizeof(controlStruct->lora.TransmitPackage));
 80050aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050ac:	f503 73fe 	add.w	r3, r3, #508	@ 0x1fc
 80050b0:	2296      	movs	r2, #150	@ 0x96
 80050b2:	2100      	movs	r1, #0
 80050b4:	4618      	mov	r0, r3
 80050b6:	f00c fc96 	bl	80119e6 <memset>
    snprintf(controlStruct->lora.TransmitPackage,sizeof(controlStruct->lora.TransmitPackage),
 80050ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050bc:	f503 73fe 	add.w	r3, r3, #508	@ 0x1fc
 80050c0:	663b      	str	r3, [r7, #96]	@ 0x60
 80050c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050c4:	f8d3 22a0 	ldr.w	r2, [r3, #672]	@ 0x2a0
 80050c8:	65fa      	str	r2, [r7, #92]	@ 0x5c
        "S%lu,%u,%s,%s,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%s,%.1f,%.1f,%luE",
		 controlStruct->telemetry_package.package_count,
		 controlStruct->telemetry_package.satallite_status,
 80050ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050cc:	f893 32a4 	ldrb.w	r3, [r3, #676]	@ 0x2a4
    snprintf(controlStruct->lora.TransmitPackage,sizeof(controlStruct->lora.TransmitPackage),
 80050d0:	65bb      	str	r3, [r7, #88]	@ 0x58
		 controlStruct->telemetry_package.error_code,
 80050d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050d4:	f203 21a5 	addw	r1, r3, #677	@ 0x2a5
 80050d8:	6579      	str	r1, [r7, #84]	@ 0x54
		 controlStruct->telemetry_package.sending_time,
 80050da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050dc:	f503 742b 	add.w	r4, r3, #684	@ 0x2ac
 80050e0:	653c      	str	r4, [r7, #80]	@ 0x50
		 controlStruct->telemetry_package.pressure1/1000.0f,   // Pascal -> kPa dnm (2 basamakl)
 80050e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050e4:	edd3 7aad 	vldr	s15, [r3, #692]	@ 0x2b4
 80050e8:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8005210 <LoraWriteProcess+0x2fc>
 80050ec:	eec7 6a87 	vdiv.f32	s13, s15, s14
    snprintf(controlStruct->lora.TransmitPackage,sizeof(controlStruct->lora.TransmitPackage),
 80050f0:	ee16 0a90 	vmov	r0, s13
 80050f4:	f7fb fa58 	bl	80005a8 <__aeabi_f2d>
 80050f8:	e9c7 0112 	strd	r0, r1, [r7, #72]	@ 0x48
		 controlStruct->telemetry_package.pressure2/1000.0f,   // Pascal -> kPa dnm (2 basamakl)
 80050fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050fe:	edd3 7aae 	vldr	s15, [r3, #696]	@ 0x2b8
 8005102:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8005210 <LoraWriteProcess+0x2fc>
 8005106:	eec7 6a87 	vdiv.f32	s13, s15, s14
    snprintf(controlStruct->lora.TransmitPackage,sizeof(controlStruct->lora.TransmitPackage),
 800510a:	ee16 0a90 	vmov	r0, s13
 800510e:	f7fb fa4b 	bl	80005a8 <__aeabi_f2d>
 8005112:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
		 controlStruct->telemetry_package.altitude1,
 8005116:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005118:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
    snprintf(controlStruct->lora.TransmitPackage,sizeof(controlStruct->lora.TransmitPackage),
 800511c:	4618      	mov	r0, r3
 800511e:	f7fb fa43 	bl	80005a8 <__aeabi_f2d>
 8005122:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
		 controlStruct->telemetry_package.altitude2,
 8005126:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005128:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
    snprintf(controlStruct->lora.TransmitPackage,sizeof(controlStruct->lora.TransmitPackage),
 800512c:	4618      	mov	r0, r3
 800512e:	f7fb fa3b 	bl	80005a8 <__aeabi_f2d>
 8005132:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
		 controlStruct->telemetry_package.diff_altitude,
 8005136:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005138:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
    snprintf(controlStruct->lora.TransmitPackage,sizeof(controlStruct->lora.TransmitPackage),
 800513c:	4618      	mov	r0, r3
 800513e:	f7fb fa33 	bl	80005a8 <__aeabi_f2d>
 8005142:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
		 controlStruct->telemetry_package.landing_speed,
 8005146:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005148:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
    snprintf(controlStruct->lora.TransmitPackage,sizeof(controlStruct->lora.TransmitPackage),
 800514c:	4618      	mov	r0, r3
 800514e:	f7fb fa2b 	bl	80005a8 <__aeabi_f2d>
 8005152:	e9c7 0108 	strd	r0, r1, [r7, #32]
		 controlStruct->telemetry_package.temperature,
 8005156:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005158:	f8d3 32cc 	ldr.w	r3, [r3, #716]	@ 0x2cc
    snprintf(controlStruct->lora.TransmitPackage,sizeof(controlStruct->lora.TransmitPackage),
 800515c:	4618      	mov	r0, r3
 800515e:	f7fb fa23 	bl	80005a8 <__aeabi_f2d>
 8005162:	e9c7 0106 	strd	r0, r1, [r7, #24]
		 controlStruct->telemetry_package.battery_voltage,
 8005166:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005168:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
    snprintf(controlStruct->lora.TransmitPackage,sizeof(controlStruct->lora.TransmitPackage),
 800516c:	4618      	mov	r0, r3
 800516e:	f7fb fa1b 	bl	80005a8 <__aeabi_f2d>
 8005172:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8005176:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005178:	ed93 9bb6 	vldr	d9, [r3, #728]	@ 0x2d8
 800517c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800517e:	ed93 8bb8 	vldr	d8, [r3, #736]	@ 0x2e0
		 controlStruct->telemetry_package.gps1_latitude,
		 controlStruct->telemetry_package.gps1_longitude,
		 controlStruct->telemetry_package.gps1_altitude,
 8005182:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005184:	f8d3 32e8 	ldr.w	r3, [r3, #744]	@ 0x2e8
    snprintf(controlStruct->lora.TransmitPackage,sizeof(controlStruct->lora.TransmitPackage),
 8005188:	4618      	mov	r0, r3
 800518a:	f7fb fa0d 	bl	80005a8 <__aeabi_f2d>
 800518e:	e9c7 0102 	strd	r0, r1, [r7, #8]
		 controlStruct->telemetry_package.pitch,
 8005192:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005194:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
    snprintf(controlStruct->lora.TransmitPackage,sizeof(controlStruct->lora.TransmitPackage),
 8005198:	4618      	mov	r0, r3
 800519a:	f7fb fa05 	bl	80005a8 <__aeabi_f2d>
 800519e:	e9c7 0100 	strd	r0, r1, [r7]
		 controlStruct->telemetry_package.roll,
 80051a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051a4:	f8d3 32f0 	ldr.w	r3, [r3, #752]	@ 0x2f0
    snprintf(controlStruct->lora.TransmitPackage,sizeof(controlStruct->lora.TransmitPackage),
 80051a8:	4618      	mov	r0, r3
 80051aa:	f7fb f9fd 	bl	80005a8 <__aeabi_f2d>
 80051ae:	4682      	mov	sl, r0
 80051b0:	468b      	mov	fp, r1
		 controlStruct->telemetry_package.yaw,
 80051b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051b4:	f8d3 32f4 	ldr.w	r3, [r3, #756]	@ 0x2f4
    snprintf(controlStruct->lora.TransmitPackage,sizeof(controlStruct->lora.TransmitPackage),
 80051b8:	4618      	mov	r0, r3
 80051ba:	f7fb f9f5 	bl	80005a8 <__aeabi_f2d>
 80051be:	4680      	mov	r8, r0
 80051c0:	4689      	mov	r9, r1
		 controlStruct->telemetry_package.rhrh,
 80051c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051c4:	f503 763e 	add.w	r6, r3, #760	@ 0x2f8
		 controlStruct->telemetry_package.iot_s1_data,
 80051c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051ca:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
    snprintf(controlStruct->lora.TransmitPackage,sizeof(controlStruct->lora.TransmitPackage),
 80051ce:	4618      	mov	r0, r3
 80051d0:	f7fb f9ea 	bl	80005a8 <__aeabi_f2d>
 80051d4:	4604      	mov	r4, r0
 80051d6:	460d      	mov	r5, r1
		 controlStruct->telemetry_package.iot_s2_data,
 80051d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051da:	f8d3 3304 	ldr.w	r3, [r3, #772]	@ 0x304
    snprintf(controlStruct->lora.TransmitPackage,sizeof(controlStruct->lora.TransmitPackage),
 80051de:	4618      	mov	r0, r3
 80051e0:	f7fb f9e2 	bl	80005a8 <__aeabi_f2d>
 80051e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051e6:	f8d3 3308 	ldr.w	r3, [r3, #776]	@ 0x308
 80051ea:	9326      	str	r3, [sp, #152]	@ 0x98
 80051ec:	e9cd 0124 	strd	r0, r1, [sp, #144]	@ 0x90
 80051f0:	e9cd 4522 	strd	r4, r5, [sp, #136]	@ 0x88
 80051f4:	9620      	str	r6, [sp, #128]	@ 0x80
 80051f6:	e9cd 891e 	strd	r8, r9, [sp, #120]	@ 0x78
 80051fa:	e00b      	b.n	8005214 <LoraWriteProcess+0x300>
 80051fc:	20000aac 	.word	0x20000aac
 8005200:	200006ac 	.word	0x200006ac
 8005204:	08015b68 	.word	0x08015b68
 8005208:	41c80000 	.word	0x41c80000
 800520c:	0009fffd 	.word	0x0009fffd
 8005210:	447a0000 	.word	0x447a0000
 8005214:	e9cd ab1c 	strd	sl, fp, [sp, #112]	@ 0x70
 8005218:	ed97 7b00 	vldr	d7, [r7]
 800521c:	ed8d 7b1a 	vstr	d7, [sp, #104]	@ 0x68
 8005220:	ed97 7b02 	vldr	d7, [r7, #8]
 8005224:	ed8d 7b18 	vstr	d7, [sp, #96]	@ 0x60
 8005228:	ed8d 8b16 	vstr	d8, [sp, #88]	@ 0x58
 800522c:	ed8d 9b14 	vstr	d9, [sp, #80]	@ 0x50
 8005230:	ed97 7b04 	vldr	d7, [r7, #16]
 8005234:	ed8d 7b12 	vstr	d7, [sp, #72]	@ 0x48
 8005238:	ed97 7b06 	vldr	d7, [r7, #24]
 800523c:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
 8005240:	ed97 7b08 	vldr	d7, [r7, #32]
 8005244:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8005248:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 800524c:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8005250:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8005254:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8005258:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 800525c:	ed8d 7b08 	vstr	d7, [sp, #32]
 8005260:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 8005264:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005268:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 800526c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005270:	6d3c      	ldr	r4, [r7, #80]	@ 0x50
 8005272:	9402      	str	r4, [sp, #8]
 8005274:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005276:	9101      	str	r1, [sp, #4]
 8005278:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800527a:	9100      	str	r1, [sp, #0]
 800527c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800527e:	4a1b      	ldr	r2, [pc, #108]	@ (80052ec <LoraWriteProcess+0x3d8>)
 8005280:	2196      	movs	r1, #150	@ 0x96
 8005282:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8005284:	f00c fb14 	bl	80118b0 <sniprintf>
		 controlStruct->telemetry_package.team_no
    );
    controlStruct->lora.TransmitPackage[sizeof(controlStruct->lora.TransmitPackage)-1] = '\0';
 8005288:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800528a:	2200      	movs	r2, #0
 800528c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

    osStatus_t st = osMessageQueuePut(uart2outcomequeueHandle,
 8005290:	4b17      	ldr	r3, [pc, #92]	@ (80052f0 <LoraWriteProcess+0x3dc>)
 8005292:	6818      	ldr	r0, [r3, #0]
                                          &controlStruct->binary_telemetry, 0, 0);
 8005294:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005296:	f503 7160 	add.w	r1, r3, #896	@ 0x380
    osStatus_t st = osMessageQueuePut(uart2outcomequeueHandle,
 800529a:	2300      	movs	r3, #0
 800529c:	2200      	movs	r2, #0
 800529e:	f007 f851 	bl	800c344 <osMessageQueuePut>
 80052a2:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
        if (st == osErrorResource) {
 80052a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80052aa:	f113 0f03 	cmn.w	r3, #3
 80052ae:	d110      	bne.n	80052d2 <LoraWriteProcess+0x3be>
            BinaryTelemetryPacket_t drop_oldest;
            (void)osMessageQueueGet(uart2outcomequeueHandle, &drop_oldest, NULL, 0); // en eskisini at
 80052b0:	4b0f      	ldr	r3, [pc, #60]	@ (80052f0 <LoraWriteProcess+0x3dc>)
 80052b2:	6818      	ldr	r0, [r3, #0]
 80052b4:	f107 0168 	add.w	r1, r7, #104	@ 0x68
 80052b8:	2300      	movs	r3, #0
 80052ba:	2200      	movs	r2, #0
 80052bc:	f007 f8a2 	bl	800c404 <osMessageQueueGet>
            (void)osMessageQueuePut(uart2outcomequeueHandle,
 80052c0:	4b0b      	ldr	r3, [pc, #44]	@ (80052f0 <LoraWriteProcess+0x3dc>)
 80052c2:	6818      	ldr	r0, [r3, #0]
                                    &controlStruct->binary_telemetry, 0, 0);
 80052c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80052c6:	f503 7160 	add.w	r1, r3, #896	@ 0x380
            (void)osMessageQueuePut(uart2outcomequeueHandle,
 80052ca:	2300      	movs	r3, #0
 80052cc:	2200      	movs	r2, #0
 80052ce:	f007 f839 	bl	800c344 <osMessageQueuePut>
        }


    osEventFlagsSet(systemEventsHandle, EVENT_FLAG_LORA_WRITE_READY);
 80052d2:	4b08      	ldr	r3, [pc, #32]	@ (80052f4 <LoraWriteProcess+0x3e0>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	2101      	movs	r1, #1
 80052d8:	4618      	mov	r0, r3
 80052da:	f006 fdd9 	bl	800be90 <osEventFlagsSet>
}
 80052de:	bf00      	nop
 80052e0:	37b4      	adds	r7, #180	@ 0xb4
 80052e2:	46bd      	mov	sp, r7
 80052e4:	ecbd 8b04 	vpop	{d8-d9}
 80052e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052ec:	08015b70 	.word	0x08015b70
 80052f0:	20000698 	.word	0x20000698
 80052f4:	200006b4 	.word	0x200006b4

080052f8 <LoraReadProcess>:

void LoraReadProcess(uint8_t *rx_buffer, size_t buffer_size)
{
 80052f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80052fc:	b087      	sub	sp, #28
 80052fe:	af00      	add	r7, sp, #0
 8005300:	6078      	str	r0, [r7, #4]
 8005302:	6039      	str	r1, [r7, #0]
 8005304:	466b      	mov	r3, sp
 8005306:	461e      	mov	r6, r3

 uint16_t size = strnlen((char *)rx_buffer,buffer_size);
 8005308:	6839      	ldr	r1, [r7, #0]
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f00c fb98 	bl	8011a40 <strnlen>
 8005310:	4603      	mov	r3, r0
 8005312:	82fb      	strh	r3, [r7, #22]
 uint8_t cmd_buffer[buffer_size];
 8005314:	6839      	ldr	r1, [r7, #0]
 8005316:	460b      	mov	r3, r1
 8005318:	3b01      	subs	r3, #1
 800531a:	613b      	str	r3, [r7, #16]
 800531c:	2300      	movs	r3, #0
 800531e:	4688      	mov	r8, r1
 8005320:	4699      	mov	r9, r3
 8005322:	f04f 0200 	mov.w	r2, #0
 8005326:	f04f 0300 	mov.w	r3, #0
 800532a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800532e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005332:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005336:	2300      	movs	r3, #0
 8005338:	460c      	mov	r4, r1
 800533a:	461d      	mov	r5, r3
 800533c:	f04f 0200 	mov.w	r2, #0
 8005340:	f04f 0300 	mov.w	r3, #0
 8005344:	00eb      	lsls	r3, r5, #3
 8005346:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800534a:	00e2      	lsls	r2, r4, #3
 800534c:	1dcb      	adds	r3, r1, #7
 800534e:	08db      	lsrs	r3, r3, #3
 8005350:	00db      	lsls	r3, r3, #3
 8005352:	ebad 0d03 	sub.w	sp, sp, r3
 8005356:	466b      	mov	r3, sp
 8005358:	3300      	adds	r3, #0
 800535a:	60fb      	str	r3, [r7, #12]
 static char previous_cmd[6];
 strncpy((char*)cmd_buffer, (char*)rx_buffer, size);
 800535c:	8afb      	ldrh	r3, [r7, #22]
 800535e:	461a      	mov	r2, r3
 8005360:	6879      	ldr	r1, [r7, #4]
 8005362:	68f8      	ldr	r0, [r7, #12]
 8005364:	f00c fb59 	bl	8011a1a <strncpy>
 cmd_buffer [size - 1] = '\0';
 8005368:	8afb      	ldrh	r3, [r7, #22]
 800536a:	3b01      	subs	r3, #1
 800536c:	68fa      	ldr	r2, [r7, #12]
 800536e:	2100      	movs	r1, #0
 8005370:	54d1      	strb	r1, [r2, r3]

 if(size < 10)
 8005372:	8afb      	ldrh	r3, [r7, #22]
 8005374:	2b09      	cmp	r3, #9
 8005376:	d857      	bhi.n	8005428 <LoraReadProcess+0x130>
 {
	 if(cmd_buffer[0] == 'K' && cmd_buffer[1] == 'A')
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	781b      	ldrb	r3, [r3, #0]
 800537c:	2b4b      	cmp	r3, #75	@ 0x4b
 800537e:	d10c      	bne.n	800539a <LoraReadProcess+0xa2>
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	785b      	ldrb	r3, [r3, #1]
 8005384:	2b41      	cmp	r3, #65	@ 0x41
 8005386:	d108      	bne.n	800539a <LoraReadProcess+0xa2>
	 {
		 osEventFlagsSet(systemEventsHandle, EVENT_FLAG_SERVO_PROCESS_READY);
 8005388:	4b2a      	ldr	r3, [pc, #168]	@ (8005434 <LoraReadProcess+0x13c>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	2120      	movs	r1, #32
 800538e:	4618      	mov	r0, r3
 8005390:	f006 fd7e 	bl	800be90 <osEventFlagsSet>
		 osThreadYield();
 8005394:	f006 fc3a 	bl	800bc0c <osThreadYield>
 8005398:	e046      	b.n	8005428 <LoraReadProcess+0x130>
	 }
	 else if (isalpha(cmd_buffer[0]) && isdigit(cmd_buffer[1]) && isalpha(cmd_buffer[2]) &&
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	781b      	ldrb	r3, [r3, #0]
 800539e:	3301      	adds	r3, #1
 80053a0:	4a25      	ldr	r2, [pc, #148]	@ (8005438 <LoraReadProcess+0x140>)
 80053a2:	4413      	add	r3, r2
 80053a4:	781b      	ldrb	r3, [r3, #0]
 80053a6:	f003 0303 	and.w	r3, r3, #3
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d03c      	beq.n	8005428 <LoraReadProcess+0x130>
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	785b      	ldrb	r3, [r3, #1]
 80053b2:	3301      	adds	r3, #1
 80053b4:	4a20      	ldr	r2, [pc, #128]	@ (8005438 <LoraReadProcess+0x140>)
 80053b6:	4413      	add	r3, r2
 80053b8:	781b      	ldrb	r3, [r3, #0]
 80053ba:	f003 0304 	and.w	r3, r3, #4
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d032      	beq.n	8005428 <LoraReadProcess+0x130>
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	789b      	ldrb	r3, [r3, #2]
 80053c6:	3301      	adds	r3, #1
 80053c8:	4a1b      	ldr	r2, [pc, #108]	@ (8005438 <LoraReadProcess+0x140>)
 80053ca:	4413      	add	r3, r2
 80053cc:	781b      	ldrb	r3, [r3, #0]
 80053ce:	f003 0303 	and.w	r3, r3, #3
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d028      	beq.n	8005428 <LoraReadProcess+0x130>
			 isdigit(cmd_buffer[3]) && (cmd_buffer[4] == '\n' || cmd_buffer[4] == '\0'))
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	78db      	ldrb	r3, [r3, #3]
 80053da:	3301      	adds	r3, #1
 80053dc:	4a16      	ldr	r2, [pc, #88]	@ (8005438 <LoraReadProcess+0x140>)
 80053de:	4413      	add	r3, r2
 80053e0:	781b      	ldrb	r3, [r3, #0]
 80053e2:	f003 0304 	and.w	r3, r3, #4
	 else if (isalpha(cmd_buffer[0]) && isdigit(cmd_buffer[1]) && isalpha(cmd_buffer[2]) &&
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d01e      	beq.n	8005428 <LoraReadProcess+0x130>
			 isdigit(cmd_buffer[3]) && (cmd_buffer[4] == '\n' || cmd_buffer[4] == '\0'))
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	791b      	ldrb	r3, [r3, #4]
 80053ee:	2b0a      	cmp	r3, #10
 80053f0:	d003      	beq.n	80053fa <LoraReadProcess+0x102>
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	791b      	ldrb	r3, [r3, #4]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d116      	bne.n	8005428 <LoraReadProcess+0x130>
	 {

		 //Telecommand_Execute((char*)cmd_buffer);
		 strncpy((char *)previous_cmd,(char *)cmd_buffer,sizeof(previous_cmd) - 1);
 80053fa:	2205      	movs	r2, #5
 80053fc:	68f9      	ldr	r1, [r7, #12]
 80053fe:	480f      	ldr	r0, [pc, #60]	@ (800543c <LoraReadProcess+0x144>)
 8005400:	f00c fb0b 	bl	8011a1a <strncpy>
		 previous_cmd[5] = '\0';
 8005404:	4b0d      	ldr	r3, [pc, #52]	@ (800543c <LoraReadProcess+0x144>)
 8005406:	2200      	movs	r2, #0
 8005408:	715a      	strb	r2, [r3, #5]
		 osMessageQueuePut(telecommandqueueHandle, previous_cmd, 0, 0);
 800540a:	4b0d      	ldr	r3, [pc, #52]	@ (8005440 <LoraReadProcess+0x148>)
 800540c:	6818      	ldr	r0, [r3, #0]
 800540e:	2300      	movs	r3, #0
 8005410:	2200      	movs	r2, #0
 8005412:	490a      	ldr	r1, [pc, #40]	@ (800543c <LoraReadProcess+0x144>)
 8005414:	f006 ff96 	bl	800c344 <osMessageQueuePut>
		 osEventFlagsSet(systemEventsHandle, EVENT_FLAG_TELECOMMAND_READY);
 8005418:	4b06      	ldr	r3, [pc, #24]	@ (8005434 <LoraReadProcess+0x13c>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	2108      	movs	r1, #8
 800541e:	4618      	mov	r0, r3
 8005420:	f006 fd36 	bl	800be90 <osEventFlagsSet>
		 osThreadYield();
 8005424:	f006 fbf2 	bl	800bc0c <osThreadYield>
 8005428:	46b5      	mov	sp, r6

 } else
 {
	 // TODO: Added other container and IOT devices datas and added to general control structure inside
 }
}
 800542a:	bf00      	nop
 800542c:	371c      	adds	r7, #28
 800542e:	46bd      	mov	sp, r7
 8005430:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005434:	200006b4 	.word	0x200006b4
 8005438:	080160a8 	.word	0x080160a8
 800543c:	20000ab0 	.word	0x20000ab0
 8005440:	20000690 	.word	0x20000690

08005444 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005448:	f001 fb6a 	bl	8006b20 <HAL_Init>

  /* USER CODE BEGIN Init */
  Lora_Filling(&controlStruct.loraAdress);
 800544c:	486f      	ldr	r0, [pc, #444]	@ (800560c <main+0x1c8>)
 800544e:	f7fc fdd5 	bl	8001ffc <Lora_Filling>
  controlStruct.telemetry_package.package_count = 1;
 8005452:	4b6f      	ldr	r3, [pc, #444]	@ (8005610 <main+0x1cc>)
 8005454:	2201      	movs	r2, #1
 8005456:	f8c3 22a0 	str.w	r2, [r3, #672]	@ 0x2a0
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800545a:	f000 f94f 	bl	80056fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800545e:	f000 fc4f 	bl	8005d00 <MX_GPIO_Init>
  MX_ADC1_Init();
 8005462:	f000 f9bd 	bl	80057e0 <MX_ADC1_Init>
  MX_I2C1_Init();
 8005466:	f000 fa0d 	bl	8005884 <MX_I2C1_Init>
  MX_TIM2_Init();
 800546a:	f000 fa9d 	bl	80059a8 <MX_TIM2_Init>
  MX_TIM6_Init();
 800546e:	f000 fb87 	bl	8005b80 <MX_TIM6_Init>
  MX_I2C3_Init();
 8005472:	f000 fa35 	bl	80058e0 <MX_I2C3_Init>
  MX_SPI1_Init();
 8005476:	f000 fa61 	bl	800593c <MX_SPI1_Init>
  MX_TIM3_Init();
 800547a:	f000 fb0b 	bl	8005a94 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 800547e:	f000 fc15 	bl	8005cac <MX_USART6_UART_Init>
  MX_USART2_UART_Init();
 8005482:	f000 fbe9 	bl	8005c58 <MX_USART2_UART_Init>
  MX_TIM7_Init();
 8005486:	f000 fbb1 	bl	8005bec <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  ServoInit();
 800548a:	f7ff f911 	bl	80046b0 <ServoInit>
  Lora_Init(&controlStruct.loraAdress); //Addresing
 800548e:	485f      	ldr	r0, [pc, #380]	@ (800560c <main+0x1c8>)
 8005490:	f7fc fd64 	bl	8001f5c <Lora_Init>
  lwgps_init(&controlStruct.gps.gps);
 8005494:	485f      	ldr	r0, [pc, #380]	@ (8005614 <main+0x1d0>)
 8005496:	f7fd ff43 	bl	8003320 <lwgps_init>
  HAL_UART_Receive_IT(&huart6, &controlStruct.gps.rx_data, 1);
 800549a:	2201      	movs	r2, #1
 800549c:	495e      	ldr	r1, [pc, #376]	@ (8005618 <main+0x1d4>)
 800549e:	485f      	ldr	r0, [pc, #380]	@ (800561c <main+0x1d8>)
 80054a0:	f005 fb02 	bl	800aaa8 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2, &controlStruct.uartData.rx_data, 1);
 80054a4:	2201      	movs	r2, #1
 80054a6:	495e      	ldr	r1, [pc, #376]	@ (8005620 <main+0x1dc>)
 80054a8:	485e      	ldr	r0, [pc, #376]	@ (8005624 <main+0x1e0>)
 80054aa:	f005 fafd 	bl	800aaa8 <HAL_UART_Receive_IT>
  BME280_Init(&controlStruct.bmp);
 80054ae:	4858      	ldr	r0, [pc, #352]	@ (8005610 <main+0x1cc>)
 80054b0:	f7fe fe38 	bl	8004124 <BME280_Init>
  MPU6050_Init();
 80054b4:	f7fb fe34 	bl	8001120 <MPU6050_Init>
  Servo1SetAngle(0);
 80054b8:	2000      	movs	r0, #0
 80054ba:	f7ff f909 	bl	80046d0 <Servo1SetAngle>
  Servo2SetAngle(0);
 80054be:	2000      	movs	r0, #0
 80054c0:	f7ff f918 	bl	80046f4 <Servo2SetAngle>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80054c4:	f006 fac6 	bl	800ba54 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of sensorProcessMutex */
  sensorProcessMutexHandle = osMutexNew(&sensorProcessMutex_attributes);
 80054c8:	4857      	ldr	r0, [pc, #348]	@ (8005628 <main+0x1e4>)
 80054ca:	f006 fdb9 	bl	800c040 <osMutexNew>
 80054ce:	4603      	mov	r3, r0
 80054d0:	4a56      	ldr	r2, [pc, #344]	@ (800562c <main+0x1e8>)
 80054d2:	6013      	str	r3, [r2, #0]

  /* creation of loraCommunicationMutex */
  loraCommunicationMutexHandle = osMutexNew(&loraCommunicationMutex_attributes);
 80054d4:	4856      	ldr	r0, [pc, #344]	@ (8005630 <main+0x1ec>)
 80054d6:	f006 fdb3 	bl	800c040 <osMutexNew>
 80054da:	4603      	mov	r3, r0
 80054dc:	4a55      	ldr	r2, [pc, #340]	@ (8005634 <main+0x1f0>)
 80054de:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of loraWriteTimer */
  loraWriteTimerHandle = osTimerNew(LoraWriteTimerCallBack, osTimerPeriodic, &controlStruct, &loraWriteTimer_attributes);
 80054e0:	4b55      	ldr	r3, [pc, #340]	@ (8005638 <main+0x1f4>)
 80054e2:	4a4b      	ldr	r2, [pc, #300]	@ (8005610 <main+0x1cc>)
 80054e4:	2101      	movs	r1, #1
 80054e6:	4855      	ldr	r0, [pc, #340]	@ (800563c <main+0x1f8>)
 80054e8:	f006 fbe8 	bl	800bcbc <osTimerNew>
 80054ec:	4603      	mov	r3, r0
 80054ee:	4a54      	ldr	r2, [pc, #336]	@ (8005640 <main+0x1fc>)
 80054f0:	6013      	str	r3, [r2, #0]

  /* creation of velocityCalcTimer */
  velocityCalcTimerHandle = osTimerNew(VelocityCalculateTimerCallback, osTimerPeriodic, &controlStruct, &velocityCalcTimer_attributes);
 80054f2:	4b54      	ldr	r3, [pc, #336]	@ (8005644 <main+0x200>)
 80054f4:	4a46      	ldr	r2, [pc, #280]	@ (8005610 <main+0x1cc>)
 80054f6:	2101      	movs	r1, #1
 80054f8:	4853      	ldr	r0, [pc, #332]	@ (8005648 <main+0x204>)
 80054fa:	f006 fbdf 	bl	800bcbc <osTimerNew>
 80054fe:	4603      	mov	r3, r0
 8005500:	4a52      	ldr	r2, [pc, #328]	@ (800564c <main+0x208>)
 8005502:	6013      	str	r3, [r2, #0]

  /* creation of seperationTimer */
  separationTimerHandle = osTimerNew(SeparationTimerCallback, osTimerOnce, &controlStruct, &separationTimer_attributes);
 8005504:	4b52      	ldr	r3, [pc, #328]	@ (8005650 <main+0x20c>)
 8005506:	4a42      	ldr	r2, [pc, #264]	@ (8005610 <main+0x1cc>)
 8005508:	2100      	movs	r1, #0
 800550a:	4852      	ldr	r0, [pc, #328]	@ (8005654 <main+0x210>)
 800550c:	f006 fbd6 	bl	800bcbc <osTimerNew>
 8005510:	4603      	mov	r3, r0
 8005512:	4a51      	ldr	r2, [pc, #324]	@ (8005658 <main+0x214>)
 8005514:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of uart2incomingbuffer */
  uart2incomingbufferHandle = osMessageQueueNew (16, sizeof(controlStruct.uartData.rx_buffer), &uart2incomingbuffer_attributes);
 8005516:	4a51      	ldr	r2, [pc, #324]	@ (800565c <main+0x218>)
 8005518:	2164      	movs	r1, #100	@ 0x64
 800551a:	2010      	movs	r0, #16
 800551c:	f006 fe9e 	bl	800c25c <osMessageQueueNew>
 8005520:	4603      	mov	r3, r0
 8005522:	4a4f      	ldr	r2, [pc, #316]	@ (8005660 <main+0x21c>)
 8005524:	6013      	str	r3, [r2, #0]

  /* creation of uart2outcomequeue */
  uart2outcomequeueHandle = osMessageQueueNew (1, sizeof(controlStruct.binary_telemetry), &uart2outcomequeue_attributes);
 8005526:	4a4f      	ldr	r2, [pc, #316]	@ (8005664 <main+0x220>)
 8005528:	213a      	movs	r1, #58	@ 0x3a
 800552a:	2001      	movs	r0, #1
 800552c:	f006 fe96 	bl	800c25c <osMessageQueueNew>
 8005530:	4603      	mov	r3, r0
 8005532:	4a4d      	ldr	r2, [pc, #308]	@ (8005668 <main+0x224>)
 8005534:	6013      	str	r3, [r2, #0]

  /* creation of gpsBufferQueue */
  gpsBufferQueueHandle = osMessageQueueNew (3, sizeof(controlStruct.gps.rx_buffer), &gpsBufferQueue_attributes);
 8005536:	4a4d      	ldr	r2, [pc, #308]	@ (800566c <main+0x228>)
 8005538:	2180      	movs	r1, #128	@ 0x80
 800553a:	2003      	movs	r0, #3
 800553c:	f006 fe8e 	bl	800c25c <osMessageQueueNew>
 8005540:	4603      	mov	r3, r0
 8005542:	4a4b      	ldr	r2, [pc, #300]	@ (8005670 <main+0x22c>)
 8005544:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_QUEUES */
  telecommandqueueHandle = osMessageQueueNew (1, sizeof(char [6]), &telecommandqueue_attributes);
 8005546:	4a4b      	ldr	r2, [pc, #300]	@ (8005674 <main+0x230>)
 8005548:	2106      	movs	r1, #6
 800554a:	2001      	movs	r0, #1
 800554c:	f006 fe86 	bl	800c25c <osMessageQueueNew>
 8005550:	4603      	mov	r3, r0
 8005552:	4a49      	ldr	r2, [pc, #292]	@ (8005678 <main+0x234>)
 8005554:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of startingTask */
  startingTaskHandle = osThreadNew(StartDefaultTask, &controlStruct, &startingTask_attributes);
 8005556:	4a49      	ldr	r2, [pc, #292]	@ (800567c <main+0x238>)
 8005558:	492d      	ldr	r1, [pc, #180]	@ (8005610 <main+0x1cc>)
 800555a:	4849      	ldr	r0, [pc, #292]	@ (8005680 <main+0x23c>)
 800555c:	f006 fac4 	bl	800bae8 <osThreadNew>
 8005560:	4603      	mov	r3, r0
 8005562:	4a48      	ldr	r2, [pc, #288]	@ (8005684 <main+0x240>)
 8005564:	6013      	str	r3, [r2, #0]

  /* creation of bmpProcessTask */
  bmpProcessTaskHandle = osThreadNew(BMPProcessTaskCallback, &controlStruct, &bmpProcessTask_attributes);
 8005566:	4a48      	ldr	r2, [pc, #288]	@ (8005688 <main+0x244>)
 8005568:	4929      	ldr	r1, [pc, #164]	@ (8005610 <main+0x1cc>)
 800556a:	4848      	ldr	r0, [pc, #288]	@ (800568c <main+0x248>)
 800556c:	f006 fabc 	bl	800bae8 <osThreadNew>
 8005570:	4603      	mov	r3, r0
 8005572:	4a47      	ldr	r2, [pc, #284]	@ (8005690 <main+0x24c>)
 8005574:	6013      	str	r3, [r2, #0]

  /* creation of mpuProcessTask */
  mpuProcessTaskHandle = osThreadNew(MPUProcessTaskCallback, &controlStruct, &mpuProcessTask_attributes);
 8005576:	4a47      	ldr	r2, [pc, #284]	@ (8005694 <main+0x250>)
 8005578:	4925      	ldr	r1, [pc, #148]	@ (8005610 <main+0x1cc>)
 800557a:	4847      	ldr	r0, [pc, #284]	@ (8005698 <main+0x254>)
 800557c:	f006 fab4 	bl	800bae8 <osThreadNew>
 8005580:	4603      	mov	r3, r0
 8005582:	4a46      	ldr	r2, [pc, #280]	@ (800569c <main+0x258>)
 8005584:	6013      	str	r3, [r2, #0]

  /* creation of sdWriteTask */
  sdWriteTaskHandle = osThreadNew(SDWriteTaskCallback, &controlStruct, &sdWriteTask_attributes);
 8005586:	4a46      	ldr	r2, [pc, #280]	@ (80056a0 <main+0x25c>)
 8005588:	4921      	ldr	r1, [pc, #132]	@ (8005610 <main+0x1cc>)
 800558a:	4846      	ldr	r0, [pc, #280]	@ (80056a4 <main+0x260>)
 800558c:	f006 faac 	bl	800bae8 <osThreadNew>
 8005590:	4603      	mov	r3, r0
 8005592:	4a45      	ldr	r2, [pc, #276]	@ (80056a8 <main+0x264>)
 8005594:	6013      	str	r3, [r2, #0]

  /* creation of servoTask */
  servoTaskHandle = osThreadNew(ServoTaskCallback, &controlStruct, &servoTask_attributes);
 8005596:	4a45      	ldr	r2, [pc, #276]	@ (80056ac <main+0x268>)
 8005598:	491d      	ldr	r1, [pc, #116]	@ (8005610 <main+0x1cc>)
 800559a:	4845      	ldr	r0, [pc, #276]	@ (80056b0 <main+0x26c>)
 800559c:	f006 faa4 	bl	800bae8 <osThreadNew>
 80055a0:	4603      	mov	r3, r0
 80055a2:	4a44      	ldr	r2, [pc, #272]	@ (80056b4 <main+0x270>)
 80055a4:	6013      	str	r3, [r2, #0]

  /* creation of telecommandTask */
  telecommandTaskHandle = osThreadNew(TelecommandTask, &controlStruct, &telecommandTask_attributes);
 80055a6:	4a44      	ldr	r2, [pc, #272]	@ (80056b8 <main+0x274>)
 80055a8:	4919      	ldr	r1, [pc, #100]	@ (8005610 <main+0x1cc>)
 80055aa:	4844      	ldr	r0, [pc, #272]	@ (80056bc <main+0x278>)
 80055ac:	f006 fa9c 	bl	800bae8 <osThreadNew>
 80055b0:	4603      	mov	r3, r0
 80055b2:	4a43      	ldr	r2, [pc, #268]	@ (80056c0 <main+0x27c>)
 80055b4:	6013      	str	r3, [r2, #0]

  /* creation of loraTask */
  loraTaskHandle = osThreadNew(LoraTaskCallback, &controlStruct, &loraTask_attributes);
 80055b6:	4a43      	ldr	r2, [pc, #268]	@ (80056c4 <main+0x280>)
 80055b8:	4915      	ldr	r1, [pc, #84]	@ (8005610 <main+0x1cc>)
 80055ba:	4843      	ldr	r0, [pc, #268]	@ (80056c8 <main+0x284>)
 80055bc:	f006 fa94 	bl	800bae8 <osThreadNew>
 80055c0:	4603      	mov	r3, r0
 80055c2:	4a42      	ldr	r2, [pc, #264]	@ (80056cc <main+0x288>)
 80055c4:	6013      	str	r3, [r2, #0]

  /* creation of gpsProcess */
  gpsProcessHandle = osThreadNew(GPSProcessCallback, &controlStruct, &gpsProcess_attributes);
 80055c6:	4a42      	ldr	r2, [pc, #264]	@ (80056d0 <main+0x28c>)
 80055c8:	4911      	ldr	r1, [pc, #68]	@ (8005610 <main+0x1cc>)
 80055ca:	4842      	ldr	r0, [pc, #264]	@ (80056d4 <main+0x290>)
 80055cc:	f006 fa8c 	bl	800bae8 <osThreadNew>
 80055d0:	4603      	mov	r3, r0
 80055d2:	4a41      	ldr	r2, [pc, #260]	@ (80056d8 <main+0x294>)
 80055d4:	6013      	str	r3, [r2, #0]

  /* creation of loraParse */
  loraParseHandle = osThreadNew(LoraParseCallback, &controlStruct, &loraParse_attributes);
 80055d6:	4a41      	ldr	r2, [pc, #260]	@ (80056dc <main+0x298>)
 80055d8:	490d      	ldr	r1, [pc, #52]	@ (8005610 <main+0x1cc>)
 80055da:	4841      	ldr	r0, [pc, #260]	@ (80056e0 <main+0x29c>)
 80055dc:	f006 fa84 	bl	800bae8 <osThreadNew>
 80055e0:	4603      	mov	r3, r0
 80055e2:	4a40      	ldr	r2, [pc, #256]	@ (80056e4 <main+0x2a0>)
 80055e4:	6013      	str	r3, [r2, #0]

  /* creation of seperationState */
  seperationStateHandle = osThreadNew(SeperationStateCallback, &controlStruct, &seperationState_attributes);
 80055e6:	4a40      	ldr	r2, [pc, #256]	@ (80056e8 <main+0x2a4>)
 80055e8:	4909      	ldr	r1, [pc, #36]	@ (8005610 <main+0x1cc>)
 80055ea:	4840      	ldr	r0, [pc, #256]	@ (80056ec <main+0x2a8>)
 80055ec:	f006 fa7c 	bl	800bae8 <osThreadNew>
 80055f0:	4603      	mov	r3, r0
 80055f2:	4a3f      	ldr	r2, [pc, #252]	@ (80056f0 <main+0x2ac>)
 80055f4:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* creation of systemEvents */
  systemEventsHandle = osEventFlagsNew(&systemEvents_attributes);
 80055f6:	483f      	ldr	r0, [pc, #252]	@ (80056f4 <main+0x2b0>)
 80055f8:	f006 fc0a 	bl	800be10 <osEventFlagsNew>
 80055fc:	4603      	mov	r3, r0
 80055fe:	4a3e      	ldr	r2, [pc, #248]	@ (80056f8 <main+0x2b4>)
 8005600:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8005602:	f006 fa4b 	bl	800ba9c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8005606:	bf00      	nop
 8005608:	e7fd      	b.n	8005606 <main+0x1c2>
 800560a:	bf00      	nop
 800560c:	20000840 	.word	0x20000840
 8005610:	200006b8 	.word	0x200006b8
 8005614:	20000708 	.word	0x20000708
 8005618:	20000839 	.word	0x20000839
 800561c:	20000620 	.word	0x20000620
 8005620:	200009c8 	.word	0x200009c8
 8005624:	200005d8 	.word	0x200005d8
 8005628:	08015e38 	.word	0x08015e38
 800562c:	200006ac 	.word	0x200006ac
 8005630:	08015e48 	.word	0x08015e48
 8005634:	200006b0 	.word	0x200006b0
 8005638:	08015e08 	.word	0x08015e08
 800563c:	0800619d 	.word	0x0800619d
 8005640:	200006a0 	.word	0x200006a0
 8005644:	08015e18 	.word	0x08015e18
 8005648:	080061f9 	.word	0x080061f9
 800564c:	200006a4 	.word	0x200006a4
 8005650:	08015e28 	.word	0x08015e28
 8005654:	08006215 	.word	0x08006215
 8005658:	200006a8 	.word	0x200006a8
 800565c:	08015dc0 	.word	0x08015dc0
 8005660:	20000694 	.word	0x20000694
 8005664:	08015dd8 	.word	0x08015dd8
 8005668:	20000698 	.word	0x20000698
 800566c:	08015df0 	.word	0x08015df0
 8005670:	2000069c 	.word	0x2000069c
 8005674:	08015da8 	.word	0x08015da8
 8005678:	20000690 	.word	0x20000690
 800567c:	08015c40 	.word	0x08015c40
 8005680:	08005e4d 	.word	0x08005e4d
 8005684:	20000668 	.word	0x20000668
 8005688:	08015c64 	.word	0x08015c64
 800568c:	08005eb9 	.word	0x08005eb9
 8005690:	2000066c 	.word	0x2000066c
 8005694:	08015c88 	.word	0x08015c88
 8005698:	08005ed7 	.word	0x08005ed7
 800569c:	20000670 	.word	0x20000670
 80056a0:	08015cac 	.word	0x08015cac
 80056a4:	08005ef7 	.word	0x08005ef7
 80056a8:	20000674 	.word	0x20000674
 80056ac:	08015cd0 	.word	0x08015cd0
 80056b0:	08005f09 	.word	0x08005f09
 80056b4:	20000678 	.word	0x20000678
 80056b8:	08015cf4 	.word	0x08015cf4
 80056bc:	08005f8d 	.word	0x08005f8d
 80056c0:	2000067c 	.word	0x2000067c
 80056c4:	08015d18 	.word	0x08015d18
 80056c8:	08005fed 	.word	0x08005fed
 80056cc:	20000680 	.word	0x20000680
 80056d0:	08015d3c 	.word	0x08015d3c
 80056d4:	08006009 	.word	0x08006009
 80056d8:	20000684 	.word	0x20000684
 80056dc:	08015d84 	.word	0x08015d84
 80056e0:	08006089 	.word	0x08006089
 80056e4:	2000068c 	.word	0x2000068c
 80056e8:	08015d60 	.word	0x08015d60
 80056ec:	080060f5 	.word	0x080060f5
 80056f0:	20000688 	.word	0x20000688
 80056f4:	08015e58 	.word	0x08015e58
 80056f8:	200006b4 	.word	0x200006b4

080056fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b094      	sub	sp, #80	@ 0x50
 8005700:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005702:	f107 031c 	add.w	r3, r7, #28
 8005706:	2234      	movs	r2, #52	@ 0x34
 8005708:	2100      	movs	r1, #0
 800570a:	4618      	mov	r0, r3
 800570c:	f00c f96b 	bl	80119e6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005710:	f107 0308 	add.w	r3, r7, #8
 8005714:	2200      	movs	r2, #0
 8005716:	601a      	str	r2, [r3, #0]
 8005718:	605a      	str	r2, [r3, #4]
 800571a:	609a      	str	r2, [r3, #8]
 800571c:	60da      	str	r2, [r3, #12]
 800571e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005720:	2300      	movs	r3, #0
 8005722:	607b      	str	r3, [r7, #4]
 8005724:	4b2c      	ldr	r3, [pc, #176]	@ (80057d8 <SystemClock_Config+0xdc>)
 8005726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005728:	4a2b      	ldr	r2, [pc, #172]	@ (80057d8 <SystemClock_Config+0xdc>)
 800572a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800572e:	6413      	str	r3, [r2, #64]	@ 0x40
 8005730:	4b29      	ldr	r3, [pc, #164]	@ (80057d8 <SystemClock_Config+0xdc>)
 8005732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005734:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005738:	607b      	str	r3, [r7, #4]
 800573a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800573c:	2300      	movs	r3, #0
 800573e:	603b      	str	r3, [r7, #0]
 8005740:	4b26      	ldr	r3, [pc, #152]	@ (80057dc <SystemClock_Config+0xe0>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a25      	ldr	r2, [pc, #148]	@ (80057dc <SystemClock_Config+0xe0>)
 8005746:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800574a:	6013      	str	r3, [r2, #0]
 800574c:	4b23      	ldr	r3, [pc, #140]	@ (80057dc <SystemClock_Config+0xe0>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005754:	603b      	str	r3, [r7, #0]
 8005756:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005758:	2302      	movs	r3, #2
 800575a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800575c:	2301      	movs	r3, #1
 800575e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005760:	2310      	movs	r3, #16
 8005762:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005764:	2302      	movs	r3, #2
 8005766:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005768:	2300      	movs	r3, #0
 800576a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800576c:	2308      	movs	r3, #8
 800576e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 170;
 8005770:	23aa      	movs	r3, #170	@ 0xaa
 8005772:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005774:	2302      	movs	r3, #2
 8005776:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8005778:	2302      	movs	r3, #2
 800577a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800577c:	2302      	movs	r3, #2
 800577e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005780:	f107 031c 	add.w	r3, r7, #28
 8005784:	4618      	mov	r0, r3
 8005786:	f003 fccd 	bl	8009124 <HAL_RCC_OscConfig>
 800578a:	4603      	mov	r3, r0
 800578c:	2b00      	cmp	r3, #0
 800578e:	d001      	beq.n	8005794 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8005790:	f000 fd6a 	bl	8006268 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8005794:	f003 f980 	bl	8008a98 <HAL_PWREx_EnableOverDrive>
 8005798:	4603      	mov	r3, r0
 800579a:	2b00      	cmp	r3, #0
 800579c:	d001      	beq.n	80057a2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800579e:	f000 fd63 	bl	8006268 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80057a2:	230f      	movs	r3, #15
 80057a4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80057a6:	2302      	movs	r3, #2
 80057a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80057aa:	2300      	movs	r3, #0
 80057ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80057ae:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80057b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80057b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80057b8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80057ba:	f107 0308 	add.w	r3, r7, #8
 80057be:	2105      	movs	r1, #5
 80057c0:	4618      	mov	r0, r3
 80057c2:	f003 f9b9 	bl	8008b38 <HAL_RCC_ClockConfig>
 80057c6:	4603      	mov	r3, r0
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d001      	beq.n	80057d0 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80057cc:	f000 fd4c 	bl	8006268 <Error_Handler>
  }
}
 80057d0:	bf00      	nop
 80057d2:	3750      	adds	r7, #80	@ 0x50
 80057d4:	46bd      	mov	sp, r7
 80057d6:	bd80      	pop	{r7, pc}
 80057d8:	40023800 	.word	0x40023800
 80057dc:	40007000 	.word	0x40007000

080057e0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b084      	sub	sp, #16
 80057e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80057e6:	463b      	mov	r3, r7
 80057e8:	2200      	movs	r2, #0
 80057ea:	601a      	str	r2, [r3, #0]
 80057ec:	605a      	str	r2, [r3, #4]
 80057ee:	609a      	str	r2, [r3, #8]
 80057f0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80057f2:	4b21      	ldr	r3, [pc, #132]	@ (8005878 <MX_ADC1_Init+0x98>)
 80057f4:	4a21      	ldr	r2, [pc, #132]	@ (800587c <MX_ADC1_Init+0x9c>)
 80057f6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80057f8:	4b1f      	ldr	r3, [pc, #124]	@ (8005878 <MX_ADC1_Init+0x98>)
 80057fa:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80057fe:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8005800:	4b1d      	ldr	r3, [pc, #116]	@ (8005878 <MX_ADC1_Init+0x98>)
 8005802:	2200      	movs	r2, #0
 8005804:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8005806:	4b1c      	ldr	r3, [pc, #112]	@ (8005878 <MX_ADC1_Init+0x98>)
 8005808:	2200      	movs	r2, #0
 800580a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800580c:	4b1a      	ldr	r3, [pc, #104]	@ (8005878 <MX_ADC1_Init+0x98>)
 800580e:	2200      	movs	r2, #0
 8005810:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005812:	4b19      	ldr	r3, [pc, #100]	@ (8005878 <MX_ADC1_Init+0x98>)
 8005814:	2200      	movs	r2, #0
 8005816:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800581a:	4b17      	ldr	r3, [pc, #92]	@ (8005878 <MX_ADC1_Init+0x98>)
 800581c:	2200      	movs	r2, #0
 800581e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005820:	4b15      	ldr	r3, [pc, #84]	@ (8005878 <MX_ADC1_Init+0x98>)
 8005822:	4a17      	ldr	r2, [pc, #92]	@ (8005880 <MX_ADC1_Init+0xa0>)
 8005824:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005826:	4b14      	ldr	r3, [pc, #80]	@ (8005878 <MX_ADC1_Init+0x98>)
 8005828:	2200      	movs	r2, #0
 800582a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800582c:	4b12      	ldr	r3, [pc, #72]	@ (8005878 <MX_ADC1_Init+0x98>)
 800582e:	2201      	movs	r2, #1
 8005830:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8005832:	4b11      	ldr	r3, [pc, #68]	@ (8005878 <MX_ADC1_Init+0x98>)
 8005834:	2200      	movs	r2, #0
 8005836:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800583a:	4b0f      	ldr	r3, [pc, #60]	@ (8005878 <MX_ADC1_Init+0x98>)
 800583c:	2201      	movs	r2, #1
 800583e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005840:	480d      	ldr	r0, [pc, #52]	@ (8005878 <MX_ADC1_Init+0x98>)
 8005842:	f001 f9d3 	bl	8006bec <HAL_ADC_Init>
 8005846:	4603      	mov	r3, r0
 8005848:	2b00      	cmp	r3, #0
 800584a:	d001      	beq.n	8005850 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800584c:	f000 fd0c 	bl	8006268 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8005850:	2300      	movs	r3, #0
 8005852:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8005854:	2301      	movs	r3, #1
 8005856:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8005858:	2300      	movs	r3, #0
 800585a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800585c:	463b      	mov	r3, r7
 800585e:	4619      	mov	r1, r3
 8005860:	4805      	ldr	r0, [pc, #20]	@ (8005878 <MX_ADC1_Init+0x98>)
 8005862:	f001 fba5 	bl	8006fb0 <HAL_ADC_ConfigChannel>
 8005866:	4603      	mov	r3, r0
 8005868:	2b00      	cmp	r3, #0
 800586a:	d001      	beq.n	8005870 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800586c:	f000 fcfc 	bl	8006268 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8005870:	bf00      	nop
 8005872:	3710      	adds	r7, #16
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}
 8005878:	20000370 	.word	0x20000370
 800587c:	40012000 	.word	0x40012000
 8005880:	0f000001 	.word	0x0f000001

08005884 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8005888:	4b12      	ldr	r3, [pc, #72]	@ (80058d4 <MX_I2C1_Init+0x50>)
 800588a:	4a13      	ldr	r2, [pc, #76]	@ (80058d8 <MX_I2C1_Init+0x54>)
 800588c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800588e:	4b11      	ldr	r3, [pc, #68]	@ (80058d4 <MX_I2C1_Init+0x50>)
 8005890:	4a12      	ldr	r2, [pc, #72]	@ (80058dc <MX_I2C1_Init+0x58>)
 8005892:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005894:	4b0f      	ldr	r3, [pc, #60]	@ (80058d4 <MX_I2C1_Init+0x50>)
 8005896:	2200      	movs	r2, #0
 8005898:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800589a:	4b0e      	ldr	r3, [pc, #56]	@ (80058d4 <MX_I2C1_Init+0x50>)
 800589c:	2200      	movs	r2, #0
 800589e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80058a0:	4b0c      	ldr	r3, [pc, #48]	@ (80058d4 <MX_I2C1_Init+0x50>)
 80058a2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80058a6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80058a8:	4b0a      	ldr	r3, [pc, #40]	@ (80058d4 <MX_I2C1_Init+0x50>)
 80058aa:	2200      	movs	r2, #0
 80058ac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80058ae:	4b09      	ldr	r3, [pc, #36]	@ (80058d4 <MX_I2C1_Init+0x50>)
 80058b0:	2200      	movs	r2, #0
 80058b2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80058b4:	4b07      	ldr	r3, [pc, #28]	@ (80058d4 <MX_I2C1_Init+0x50>)
 80058b6:	2200      	movs	r2, #0
 80058b8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80058ba:	4b06      	ldr	r3, [pc, #24]	@ (80058d4 <MX_I2C1_Init+0x50>)
 80058bc:	2200      	movs	r2, #0
 80058be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80058c0:	4804      	ldr	r0, [pc, #16]	@ (80058d4 <MX_I2C1_Init+0x50>)
 80058c2:	f002 f8c5 	bl	8007a50 <HAL_I2C_Init>
 80058c6:	4603      	mov	r3, r0
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d001      	beq.n	80058d0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80058cc:	f000 fccc 	bl	8006268 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80058d0:	bf00      	nop
 80058d2:	bd80      	pop	{r7, pc}
 80058d4:	200003b8 	.word	0x200003b8
 80058d8:	40005400 	.word	0x40005400
 80058dc:	000186a0 	.word	0x000186a0

080058e0 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80058e4:	4b12      	ldr	r3, [pc, #72]	@ (8005930 <MX_I2C3_Init+0x50>)
 80058e6:	4a13      	ldr	r2, [pc, #76]	@ (8005934 <MX_I2C3_Init+0x54>)
 80058e8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80058ea:	4b11      	ldr	r3, [pc, #68]	@ (8005930 <MX_I2C3_Init+0x50>)
 80058ec:	4a12      	ldr	r2, [pc, #72]	@ (8005938 <MX_I2C3_Init+0x58>)
 80058ee:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80058f0:	4b0f      	ldr	r3, [pc, #60]	@ (8005930 <MX_I2C3_Init+0x50>)
 80058f2:	2200      	movs	r2, #0
 80058f4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80058f6:	4b0e      	ldr	r3, [pc, #56]	@ (8005930 <MX_I2C3_Init+0x50>)
 80058f8:	2200      	movs	r2, #0
 80058fa:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80058fc:	4b0c      	ldr	r3, [pc, #48]	@ (8005930 <MX_I2C3_Init+0x50>)
 80058fe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005902:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005904:	4b0a      	ldr	r3, [pc, #40]	@ (8005930 <MX_I2C3_Init+0x50>)
 8005906:	2200      	movs	r2, #0
 8005908:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800590a:	4b09      	ldr	r3, [pc, #36]	@ (8005930 <MX_I2C3_Init+0x50>)
 800590c:	2200      	movs	r2, #0
 800590e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005910:	4b07      	ldr	r3, [pc, #28]	@ (8005930 <MX_I2C3_Init+0x50>)
 8005912:	2200      	movs	r2, #0
 8005914:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005916:	4b06      	ldr	r3, [pc, #24]	@ (8005930 <MX_I2C3_Init+0x50>)
 8005918:	2200      	movs	r2, #0
 800591a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800591c:	4804      	ldr	r0, [pc, #16]	@ (8005930 <MX_I2C3_Init+0x50>)
 800591e:	f002 f897 	bl	8007a50 <HAL_I2C_Init>
 8005922:	4603      	mov	r3, r0
 8005924:	2b00      	cmp	r3, #0
 8005926:	d001      	beq.n	800592c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8005928:	f000 fc9e 	bl	8006268 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800592c:	bf00      	nop
 800592e:	bd80      	pop	{r7, pc}
 8005930:	2000040c 	.word	0x2000040c
 8005934:	40005c00 	.word	0x40005c00
 8005938:	000186a0 	.word	0x000186a0

0800593c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8005940:	4b17      	ldr	r3, [pc, #92]	@ (80059a0 <MX_SPI1_Init+0x64>)
 8005942:	4a18      	ldr	r2, [pc, #96]	@ (80059a4 <MX_SPI1_Init+0x68>)
 8005944:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005946:	4b16      	ldr	r3, [pc, #88]	@ (80059a0 <MX_SPI1_Init+0x64>)
 8005948:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800594c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800594e:	4b14      	ldr	r3, [pc, #80]	@ (80059a0 <MX_SPI1_Init+0x64>)
 8005950:	2200      	movs	r2, #0
 8005952:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005954:	4b12      	ldr	r3, [pc, #72]	@ (80059a0 <MX_SPI1_Init+0x64>)
 8005956:	2200      	movs	r2, #0
 8005958:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800595a:	4b11      	ldr	r3, [pc, #68]	@ (80059a0 <MX_SPI1_Init+0x64>)
 800595c:	2200      	movs	r2, #0
 800595e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005960:	4b0f      	ldr	r3, [pc, #60]	@ (80059a0 <MX_SPI1_Init+0x64>)
 8005962:	2200      	movs	r2, #0
 8005964:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8005966:	4b0e      	ldr	r3, [pc, #56]	@ (80059a0 <MX_SPI1_Init+0x64>)
 8005968:	2200      	movs	r2, #0
 800596a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800596c:	4b0c      	ldr	r3, [pc, #48]	@ (80059a0 <MX_SPI1_Init+0x64>)
 800596e:	2200      	movs	r2, #0
 8005970:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005972:	4b0b      	ldr	r3, [pc, #44]	@ (80059a0 <MX_SPI1_Init+0x64>)
 8005974:	2200      	movs	r2, #0
 8005976:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005978:	4b09      	ldr	r3, [pc, #36]	@ (80059a0 <MX_SPI1_Init+0x64>)
 800597a:	2200      	movs	r2, #0
 800597c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800597e:	4b08      	ldr	r3, [pc, #32]	@ (80059a0 <MX_SPI1_Init+0x64>)
 8005980:	2200      	movs	r2, #0
 8005982:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8005984:	4b06      	ldr	r3, [pc, #24]	@ (80059a0 <MX_SPI1_Init+0x64>)
 8005986:	220a      	movs	r2, #10
 8005988:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800598a:	4805      	ldr	r0, [pc, #20]	@ (80059a0 <MX_SPI1_Init+0x64>)
 800598c:	f003 fe68 	bl	8009660 <HAL_SPI_Init>
 8005990:	4603      	mov	r3, r0
 8005992:	2b00      	cmp	r3, #0
 8005994:	d001      	beq.n	800599a <MX_SPI1_Init+0x5e>
  {
    Error_Handler();
 8005996:	f000 fc67 	bl	8006268 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800599a:	bf00      	nop
 800599c:	bd80      	pop	{r7, pc}
 800599e:	bf00      	nop
 80059a0:	20000460 	.word	0x20000460
 80059a4:	40013000 	.word	0x40013000

080059a8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b08e      	sub	sp, #56	@ 0x38
 80059ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80059ae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80059b2:	2200      	movs	r2, #0
 80059b4:	601a      	str	r2, [r3, #0]
 80059b6:	605a      	str	r2, [r3, #4]
 80059b8:	609a      	str	r2, [r3, #8]
 80059ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80059bc:	f107 0320 	add.w	r3, r7, #32
 80059c0:	2200      	movs	r2, #0
 80059c2:	601a      	str	r2, [r3, #0]
 80059c4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80059c6:	1d3b      	adds	r3, r7, #4
 80059c8:	2200      	movs	r2, #0
 80059ca:	601a      	str	r2, [r3, #0]
 80059cc:	605a      	str	r2, [r3, #4]
 80059ce:	609a      	str	r2, [r3, #8]
 80059d0:	60da      	str	r2, [r3, #12]
 80059d2:	611a      	str	r2, [r3, #16]
 80059d4:	615a      	str	r2, [r3, #20]
 80059d6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80059d8:	4b2d      	ldr	r3, [pc, #180]	@ (8005a90 <MX_TIM2_Init+0xe8>)
 80059da:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80059de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 85 - 1;
 80059e0:	4b2b      	ldr	r3, [pc, #172]	@ (8005a90 <MX_TIM2_Init+0xe8>)
 80059e2:	2254      	movs	r2, #84	@ 0x54
 80059e4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80059e6:	4b2a      	ldr	r3, [pc, #168]	@ (8005a90 <MX_TIM2_Init+0xe8>)
 80059e8:	2200      	movs	r2, #0
 80059ea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000 - 1;
 80059ec:	4b28      	ldr	r3, [pc, #160]	@ (8005a90 <MX_TIM2_Init+0xe8>)
 80059ee:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80059f2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80059f4:	4b26      	ldr	r3, [pc, #152]	@ (8005a90 <MX_TIM2_Init+0xe8>)
 80059f6:	2200      	movs	r2, #0
 80059f8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80059fa:	4b25      	ldr	r3, [pc, #148]	@ (8005a90 <MX_TIM2_Init+0xe8>)
 80059fc:	2200      	movs	r2, #0
 80059fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005a00:	4823      	ldr	r0, [pc, #140]	@ (8005a90 <MX_TIM2_Init+0xe8>)
 8005a02:	f003 feb6 	bl	8009772 <HAL_TIM_Base_Init>
 8005a06:	4603      	mov	r3, r0
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d001      	beq.n	8005a10 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8005a0c:	f000 fc2c 	bl	8006268 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005a10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005a14:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005a16:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005a1a:	4619      	mov	r1, r3
 8005a1c:	481c      	ldr	r0, [pc, #112]	@ (8005a90 <MX_TIM2_Init+0xe8>)
 8005a1e:	f004 fa3b 	bl	8009e98 <HAL_TIM_ConfigClockSource>
 8005a22:	4603      	mov	r3, r0
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d001      	beq.n	8005a2c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8005a28:	f000 fc1e 	bl	8006268 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8005a2c:	4818      	ldr	r0, [pc, #96]	@ (8005a90 <MX_TIM2_Init+0xe8>)
 8005a2e:	f003 ff5f 	bl	80098f0 <HAL_TIM_PWM_Init>
 8005a32:	4603      	mov	r3, r0
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d001      	beq.n	8005a3c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8005a38:	f000 fc16 	bl	8006268 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005a40:	2300      	movs	r3, #0
 8005a42:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005a44:	f107 0320 	add.w	r3, r7, #32
 8005a48:	4619      	mov	r1, r3
 8005a4a:	4811      	ldr	r0, [pc, #68]	@ (8005a90 <MX_TIM2_Init+0xe8>)
 8005a4c:	f004 fe2a 	bl	800a6a4 <HAL_TIMEx_MasterConfigSynchronization>
 8005a50:	4603      	mov	r3, r0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d001      	beq.n	8005a5a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8005a56:	f000 fc07 	bl	8006268 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005a5a:	2360      	movs	r3, #96	@ 0x60
 8005a5c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005a5e:	2300      	movs	r3, #0
 8005a60:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005a62:	2300      	movs	r3, #0
 8005a64:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005a66:	2300      	movs	r3, #0
 8005a68:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005a6a:	1d3b      	adds	r3, r7, #4
 8005a6c:	2204      	movs	r2, #4
 8005a6e:	4619      	mov	r1, r3
 8005a70:	4807      	ldr	r0, [pc, #28]	@ (8005a90 <MX_TIM2_Init+0xe8>)
 8005a72:	f004 f94f 	bl	8009d14 <HAL_TIM_PWM_ConfigChannel>
 8005a76:	4603      	mov	r3, r0
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d001      	beq.n	8005a80 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8005a7c:	f000 fbf4 	bl	8006268 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8005a80:	4803      	ldr	r0, [pc, #12]	@ (8005a90 <MX_TIM2_Init+0xe8>)
 8005a82:	f000 fdb7 	bl	80065f4 <HAL_TIM_MspPostInit>

}
 8005a86:	bf00      	nop
 8005a88:	3738      	adds	r7, #56	@ 0x38
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bd80      	pop	{r7, pc}
 8005a8e:	bf00      	nop
 8005a90:	200004b8 	.word	0x200004b8

08005a94 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b08e      	sub	sp, #56	@ 0x38
 8005a98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005a9a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	601a      	str	r2, [r3, #0]
 8005aa2:	605a      	str	r2, [r3, #4]
 8005aa4:	609a      	str	r2, [r3, #8]
 8005aa6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005aa8:	f107 0320 	add.w	r3, r7, #32
 8005aac:	2200      	movs	r2, #0
 8005aae:	601a      	str	r2, [r3, #0]
 8005ab0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005ab2:	1d3b      	adds	r3, r7, #4
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	601a      	str	r2, [r3, #0]
 8005ab8:	605a      	str	r2, [r3, #4]
 8005aba:	609a      	str	r2, [r3, #8]
 8005abc:	60da      	str	r2, [r3, #12]
 8005abe:	611a      	str	r2, [r3, #16]
 8005ac0:	615a      	str	r2, [r3, #20]
 8005ac2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005ac4:	4b2c      	ldr	r3, [pc, #176]	@ (8005b78 <MX_TIM3_Init+0xe4>)
 8005ac6:	4a2d      	ldr	r2, [pc, #180]	@ (8005b7c <MX_TIM3_Init+0xe8>)
 8005ac8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 85 - 1;
 8005aca:	4b2b      	ldr	r3, [pc, #172]	@ (8005b78 <MX_TIM3_Init+0xe4>)
 8005acc:	2254      	movs	r2, #84	@ 0x54
 8005ace:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005ad0:	4b29      	ldr	r3, [pc, #164]	@ (8005b78 <MX_TIM3_Init+0xe4>)
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000 - 1;
 8005ad6:	4b28      	ldr	r3, [pc, #160]	@ (8005b78 <MX_TIM3_Init+0xe4>)
 8005ad8:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8005adc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005ade:	4b26      	ldr	r3, [pc, #152]	@ (8005b78 <MX_TIM3_Init+0xe4>)
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005ae4:	4b24      	ldr	r3, [pc, #144]	@ (8005b78 <MX_TIM3_Init+0xe4>)
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005aea:	4823      	ldr	r0, [pc, #140]	@ (8005b78 <MX_TIM3_Init+0xe4>)
 8005aec:	f003 fe41 	bl	8009772 <HAL_TIM_Base_Init>
 8005af0:	4603      	mov	r3, r0
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d001      	beq.n	8005afa <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8005af6:	f000 fbb7 	bl	8006268 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005afa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005afe:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005b00:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005b04:	4619      	mov	r1, r3
 8005b06:	481c      	ldr	r0, [pc, #112]	@ (8005b78 <MX_TIM3_Init+0xe4>)
 8005b08:	f004 f9c6 	bl	8009e98 <HAL_TIM_ConfigClockSource>
 8005b0c:	4603      	mov	r3, r0
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d001      	beq.n	8005b16 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8005b12:	f000 fba9 	bl	8006268 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005b16:	4818      	ldr	r0, [pc, #96]	@ (8005b78 <MX_TIM3_Init+0xe4>)
 8005b18:	f003 feea 	bl	80098f0 <HAL_TIM_PWM_Init>
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d001      	beq.n	8005b26 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8005b22:	f000 fba1 	bl	8006268 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005b26:	2300      	movs	r3, #0
 8005b28:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005b2e:	f107 0320 	add.w	r3, r7, #32
 8005b32:	4619      	mov	r1, r3
 8005b34:	4810      	ldr	r0, [pc, #64]	@ (8005b78 <MX_TIM3_Init+0xe4>)
 8005b36:	f004 fdb5 	bl	800a6a4 <HAL_TIMEx_MasterConfigSynchronization>
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d001      	beq.n	8005b44 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8005b40:	f000 fb92 	bl	8006268 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005b44:	2360      	movs	r3, #96	@ 0x60
 8005b46:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005b50:	2300      	movs	r3, #0
 8005b52:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005b54:	1d3b      	adds	r3, r7, #4
 8005b56:	2208      	movs	r2, #8
 8005b58:	4619      	mov	r1, r3
 8005b5a:	4807      	ldr	r0, [pc, #28]	@ (8005b78 <MX_TIM3_Init+0xe4>)
 8005b5c:	f004 f8da 	bl	8009d14 <HAL_TIM_PWM_ConfigChannel>
 8005b60:	4603      	mov	r3, r0
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d001      	beq.n	8005b6a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8005b66:	f000 fb7f 	bl	8006268 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8005b6a:	4803      	ldr	r0, [pc, #12]	@ (8005b78 <MX_TIM3_Init+0xe4>)
 8005b6c:	f000 fd42 	bl	80065f4 <HAL_TIM_MspPostInit>

}
 8005b70:	bf00      	nop
 8005b72:	3738      	adds	r7, #56	@ 0x38
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}
 8005b78:	20000500 	.word	0x20000500
 8005b7c:	40000400 	.word	0x40000400

08005b80 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b082      	sub	sp, #8
 8005b84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005b86:	463b      	mov	r3, r7
 8005b88:	2200      	movs	r2, #0
 8005b8a:	601a      	str	r2, [r3, #0]
 8005b8c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8005b8e:	4b15      	ldr	r3, [pc, #84]	@ (8005be4 <MX_TIM6_Init+0x64>)
 8005b90:	4a15      	ldr	r2, [pc, #84]	@ (8005be8 <MX_TIM6_Init+0x68>)
 8005b92:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 180 - 1;
 8005b94:	4b13      	ldr	r3, [pc, #76]	@ (8005be4 <MX_TIM6_Init+0x64>)
 8005b96:	22b3      	movs	r2, #179	@ 0xb3
 8005b98:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b9a:	4b12      	ldr	r3, [pc, #72]	@ (8005be4 <MX_TIM6_Init+0x64>)
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000 - 1;
 8005ba0:	4b10      	ldr	r3, [pc, #64]	@ (8005be4 <MX_TIM6_Init+0x64>)
 8005ba2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005ba6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005ba8:	4b0e      	ldr	r3, [pc, #56]	@ (8005be4 <MX_TIM6_Init+0x64>)
 8005baa:	2200      	movs	r2, #0
 8005bac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005bae:	480d      	ldr	r0, [pc, #52]	@ (8005be4 <MX_TIM6_Init+0x64>)
 8005bb0:	f003 fddf 	bl	8009772 <HAL_TIM_Base_Init>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d001      	beq.n	8005bbe <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8005bba:	f000 fb55 	bl	8006268 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005bc6:	463b      	mov	r3, r7
 8005bc8:	4619      	mov	r1, r3
 8005bca:	4806      	ldr	r0, [pc, #24]	@ (8005be4 <MX_TIM6_Init+0x64>)
 8005bcc:	f004 fd6a 	bl	800a6a4 <HAL_TIMEx_MasterConfigSynchronization>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d001      	beq.n	8005bda <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8005bd6:	f000 fb47 	bl	8006268 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8005bda:	bf00      	nop
 8005bdc:	3708      	adds	r7, #8
 8005bde:	46bd      	mov	sp, r7
 8005be0:	bd80      	pop	{r7, pc}
 8005be2:	bf00      	nop
 8005be4:	20000548 	.word	0x20000548
 8005be8:	40001000 	.word	0x40001000

08005bec <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b082      	sub	sp, #8
 8005bf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005bf2:	463b      	mov	r3, r7
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	601a      	str	r2, [r3, #0]
 8005bf8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8005bfa:	4b15      	ldr	r3, [pc, #84]	@ (8005c50 <MX_TIM7_Init+0x64>)
 8005bfc:	4a15      	ldr	r2, [pc, #84]	@ (8005c54 <MX_TIM7_Init+0x68>)
 8005bfe:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 170 - 1;
 8005c00:	4b13      	ldr	r3, [pc, #76]	@ (8005c50 <MX_TIM7_Init+0x64>)
 8005c02:	22a9      	movs	r2, #169	@ 0xa9
 8005c04:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005c06:	4b12      	ldr	r3, [pc, #72]	@ (8005c50 <MX_TIM7_Init+0x64>)
 8005c08:	2200      	movs	r2, #0
 8005c0a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000 - 1;
 8005c0c:	4b10      	ldr	r3, [pc, #64]	@ (8005c50 <MX_TIM7_Init+0x64>)
 8005c0e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005c12:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005c14:	4b0e      	ldr	r3, [pc, #56]	@ (8005c50 <MX_TIM7_Init+0x64>)
 8005c16:	2200      	movs	r2, #0
 8005c18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005c1a:	480d      	ldr	r0, [pc, #52]	@ (8005c50 <MX_TIM7_Init+0x64>)
 8005c1c:	f003 fda9 	bl	8009772 <HAL_TIM_Base_Init>
 8005c20:	4603      	mov	r3, r0
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d001      	beq.n	8005c2a <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8005c26:	f000 fb1f 	bl	8006268 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005c2a:	2320      	movs	r3, #32
 8005c2c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005c32:	463b      	mov	r3, r7
 8005c34:	4619      	mov	r1, r3
 8005c36:	4806      	ldr	r0, [pc, #24]	@ (8005c50 <MX_TIM7_Init+0x64>)
 8005c38:	f004 fd34 	bl	800a6a4 <HAL_TIMEx_MasterConfigSynchronization>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d001      	beq.n	8005c46 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8005c42:	f000 fb11 	bl	8006268 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8005c46:	bf00      	nop
 8005c48:	3708      	adds	r7, #8
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}
 8005c4e:	bf00      	nop
 8005c50:	20000590 	.word	0x20000590
 8005c54:	40001400 	.word	0x40001400

08005c58 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005c5c:	4b11      	ldr	r3, [pc, #68]	@ (8005ca4 <MX_USART2_UART_Init+0x4c>)
 8005c5e:	4a12      	ldr	r2, [pc, #72]	@ (8005ca8 <MX_USART2_UART_Init+0x50>)
 8005c60:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8005c62:	4b10      	ldr	r3, [pc, #64]	@ (8005ca4 <MX_USART2_UART_Init+0x4c>)
 8005c64:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8005c68:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005c6a:	4b0e      	ldr	r3, [pc, #56]	@ (8005ca4 <MX_USART2_UART_Init+0x4c>)
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005c70:	4b0c      	ldr	r3, [pc, #48]	@ (8005ca4 <MX_USART2_UART_Init+0x4c>)
 8005c72:	2200      	movs	r2, #0
 8005c74:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005c76:	4b0b      	ldr	r3, [pc, #44]	@ (8005ca4 <MX_USART2_UART_Init+0x4c>)
 8005c78:	2200      	movs	r2, #0
 8005c7a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005c7c:	4b09      	ldr	r3, [pc, #36]	@ (8005ca4 <MX_USART2_UART_Init+0x4c>)
 8005c7e:	220c      	movs	r2, #12
 8005c80:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005c82:	4b08      	ldr	r3, [pc, #32]	@ (8005ca4 <MX_USART2_UART_Init+0x4c>)
 8005c84:	2200      	movs	r2, #0
 8005c86:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005c88:	4b06      	ldr	r3, [pc, #24]	@ (8005ca4 <MX_USART2_UART_Init+0x4c>)
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005c8e:	4805      	ldr	r0, [pc, #20]	@ (8005ca4 <MX_USART2_UART_Init+0x4c>)
 8005c90:	f004 fd98 	bl	800a7c4 <HAL_UART_Init>
 8005c94:	4603      	mov	r3, r0
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d001      	beq.n	8005c9e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8005c9a:	f000 fae5 	bl	8006268 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005c9e:	bf00      	nop
 8005ca0:	bd80      	pop	{r7, pc}
 8005ca2:	bf00      	nop
 8005ca4:	200005d8 	.word	0x200005d8
 8005ca8:	40004400 	.word	0x40004400

08005cac <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8005cb0:	4b11      	ldr	r3, [pc, #68]	@ (8005cf8 <MX_USART6_UART_Init+0x4c>)
 8005cb2:	4a12      	ldr	r2, [pc, #72]	@ (8005cfc <MX_USART6_UART_Init+0x50>)
 8005cb4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8005cb6:	4b10      	ldr	r3, [pc, #64]	@ (8005cf8 <MX_USART6_UART_Init+0x4c>)
 8005cb8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005cbc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8005cbe:	4b0e      	ldr	r3, [pc, #56]	@ (8005cf8 <MX_USART6_UART_Init+0x4c>)
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8005cc4:	4b0c      	ldr	r3, [pc, #48]	@ (8005cf8 <MX_USART6_UART_Init+0x4c>)
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8005cca:	4b0b      	ldr	r3, [pc, #44]	@ (8005cf8 <MX_USART6_UART_Init+0x4c>)
 8005ccc:	2200      	movs	r2, #0
 8005cce:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8005cd0:	4b09      	ldr	r3, [pc, #36]	@ (8005cf8 <MX_USART6_UART_Init+0x4c>)
 8005cd2:	220c      	movs	r2, #12
 8005cd4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005cd6:	4b08      	ldr	r3, [pc, #32]	@ (8005cf8 <MX_USART6_UART_Init+0x4c>)
 8005cd8:	2200      	movs	r2, #0
 8005cda:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8005cdc:	4b06      	ldr	r3, [pc, #24]	@ (8005cf8 <MX_USART6_UART_Init+0x4c>)
 8005cde:	2200      	movs	r2, #0
 8005ce0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8005ce2:	4805      	ldr	r0, [pc, #20]	@ (8005cf8 <MX_USART6_UART_Init+0x4c>)
 8005ce4:	f004 fd6e 	bl	800a7c4 <HAL_UART_Init>
 8005ce8:	4603      	mov	r3, r0
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d001      	beq.n	8005cf2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8005cee:	f000 fabb 	bl	8006268 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8005cf2:	bf00      	nop
 8005cf4:	bd80      	pop	{r7, pc}
 8005cf6:	bf00      	nop
 8005cf8:	20000620 	.word	0x20000620
 8005cfc:	40011400 	.word	0x40011400

08005d00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b088      	sub	sp, #32
 8005d04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d06:	f107 030c 	add.w	r3, r7, #12
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	601a      	str	r2, [r3, #0]
 8005d0e:	605a      	str	r2, [r3, #4]
 8005d10:	609a      	str	r2, [r3, #8]
 8005d12:	60da      	str	r2, [r3, #12]
 8005d14:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005d16:	2300      	movs	r3, #0
 8005d18:	60bb      	str	r3, [r7, #8]
 8005d1a:	4b48      	ldr	r3, [pc, #288]	@ (8005e3c <MX_GPIO_Init+0x13c>)
 8005d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d1e:	4a47      	ldr	r2, [pc, #284]	@ (8005e3c <MX_GPIO_Init+0x13c>)
 8005d20:	f043 0304 	orr.w	r3, r3, #4
 8005d24:	6313      	str	r3, [r2, #48]	@ 0x30
 8005d26:	4b45      	ldr	r3, [pc, #276]	@ (8005e3c <MX_GPIO_Init+0x13c>)
 8005d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d2a:	f003 0304 	and.w	r3, r3, #4
 8005d2e:	60bb      	str	r3, [r7, #8]
 8005d30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d32:	2300      	movs	r3, #0
 8005d34:	607b      	str	r3, [r7, #4]
 8005d36:	4b41      	ldr	r3, [pc, #260]	@ (8005e3c <MX_GPIO_Init+0x13c>)
 8005d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d3a:	4a40      	ldr	r2, [pc, #256]	@ (8005e3c <MX_GPIO_Init+0x13c>)
 8005d3c:	f043 0301 	orr.w	r3, r3, #1
 8005d40:	6313      	str	r3, [r2, #48]	@ 0x30
 8005d42:	4b3e      	ldr	r3, [pc, #248]	@ (8005e3c <MX_GPIO_Init+0x13c>)
 8005d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d46:	f003 0301 	and.w	r3, r3, #1
 8005d4a:	607b      	str	r3, [r7, #4]
 8005d4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d4e:	2300      	movs	r3, #0
 8005d50:	603b      	str	r3, [r7, #0]
 8005d52:	4b3a      	ldr	r3, [pc, #232]	@ (8005e3c <MX_GPIO_Init+0x13c>)
 8005d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d56:	4a39      	ldr	r2, [pc, #228]	@ (8005e3c <MX_GPIO_Init+0x13c>)
 8005d58:	f043 0302 	orr.w	r3, r3, #2
 8005d5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8005d5e:	4b37      	ldr	r3, [pc, #220]	@ (8005e3c <MX_GPIO_Init+0x13c>)
 8005d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d62:	f003 0302 	and.w	r3, r3, #2
 8005d66:	603b      	str	r3, [r7, #0]
 8005d68:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, STEP1_IN1_Pin|STEP1_IN2_Pin|STEP1_IN3_Pin|STEP1_IN4_Pin
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	f241 013c 	movw	r1, #4156	@ 0x103c
 8005d70:	4833      	ldr	r0, [pc, #204]	@ (8005e40 <MX_GPIO_Init+0x140>)
 8005d72:	f001 fe53 	bl	8007a1c <HAL_GPIO_WritePin>
                          |STEP2_IN4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, STEP2_IN1_Pin|STEP2_IN3_Pin, GPIO_PIN_RESET);
 8005d76:	2200      	movs	r2, #0
 8005d78:	f240 4102 	movw	r1, #1026	@ 0x402
 8005d7c:	4831      	ldr	r0, [pc, #196]	@ (8005e44 <MX_GPIO_Init+0x144>)
 8005d7e:	f001 fe4d 	bl	8007a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LORA_M1_Pin|LORA_M0_Pin|STEP2_IN2_Pin, GPIO_PIN_RESET);
 8005d82:	2200      	movs	r2, #0
 8005d84:	f44f 6160 	mov.w	r1, #3584	@ 0xe00
 8005d88:	482f      	ldr	r0, [pc, #188]	@ (8005e48 <MX_GPIO_Init+0x148>)
 8005d8a:	f001 fe47 	bl	8007a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : STEP1_IN1_Pin STEP1_IN2_Pin STEP1_IN3_Pin STEP1_IN4_Pin
                           STEP2_IN4_Pin */
  GPIO_InitStruct.Pin = STEP1_IN1_Pin|STEP1_IN2_Pin|STEP1_IN3_Pin|STEP1_IN4_Pin
 8005d8e:	f241 033c 	movw	r3, #4156	@ 0x103c
 8005d92:	60fb      	str	r3, [r7, #12]
                          |STEP2_IN4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005d94:	2301      	movs	r3, #1
 8005d96:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d98:	2300      	movs	r3, #0
 8005d9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005da0:	f107 030c 	add.w	r3, r7, #12
 8005da4:	4619      	mov	r1, r3
 8005da6:	4826      	ldr	r0, [pc, #152]	@ (8005e40 <MX_GPIO_Init+0x140>)
 8005da8:	f001 fca4 	bl	80076f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : STEP2_IN1_Pin STEP2_IN3_Pin */
  GPIO_InitStruct.Pin = STEP2_IN1_Pin|STEP2_IN3_Pin;
 8005dac:	f240 4302 	movw	r3, #1026	@ 0x402
 8005db0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005db2:	2301      	movs	r3, #1
 8005db4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005db6:	2300      	movs	r3, #0
 8005db8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005dbe:	f107 030c 	add.w	r3, r7, #12
 8005dc2:	4619      	mov	r1, r3
 8005dc4:	481f      	ldr	r0, [pc, #124]	@ (8005e44 <MX_GPIO_Init+0x144>)
 8005dc6:	f001 fc95 	bl	80076f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LORA_M1_Pin LORA_M0_Pin */
  GPIO_InitStruct.Pin = LORA_M1_Pin|LORA_M0_Pin;
 8005dca:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8005dce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005dd4:	2302      	movs	r3, #2
 8005dd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8005dd8:	2301      	movs	r3, #1
 8005dda:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ddc:	f107 030c 	add.w	r3, r7, #12
 8005de0:	4619      	mov	r1, r3
 8005de2:	4819      	ldr	r0, [pc, #100]	@ (8005e48 <MX_GPIO_Init+0x148>)
 8005de4:	f001 fc86 	bl	80076f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : STEP2_IN2_Pin */
  GPIO_InitStruct.Pin = STEP2_IN2_Pin;
 8005de8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005dec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005dee:	2301      	movs	r3, #1
 8005df0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005df2:	2300      	movs	r3, #0
 8005df4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005df6:	2300      	movs	r3, #0
 8005df8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(STEP2_IN2_GPIO_Port, &GPIO_InitStruct);
 8005dfa:	f107 030c 	add.w	r3, r7, #12
 8005dfe:	4619      	mov	r1, r3
 8005e00:	4811      	ldr	r0, [pc, #68]	@ (8005e48 <MX_GPIO_Init+0x148>)
 8005e02:	f001 fc77 	bl	80076f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : KAAN_BUTTON_Pin */
  GPIO_InitStruct.Pin = KAAN_BUTTON_Pin;
 8005e06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005e0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005e0c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8005e10:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005e12:	2301      	movs	r3, #1
 8005e14:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(KAAN_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8005e16:	f107 030c 	add.w	r3, r7, #12
 8005e1a:	4619      	mov	r1, r3
 8005e1c:	4808      	ldr	r0, [pc, #32]	@ (8005e40 <MX_GPIO_Init+0x140>)
 8005e1e:	f001 fc69 	bl	80076f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8005e22:	2200      	movs	r2, #0
 8005e24:	2105      	movs	r1, #5
 8005e26:	2028      	movs	r0, #40	@ 0x28
 8005e28:	f001 fba8 	bl	800757c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005e2c:	2028      	movs	r0, #40	@ 0x28
 8005e2e:	f001 fbc1 	bl	80075b4 <HAL_NVIC_EnableIRQ>

  /* USER CODE END MX_GPIO_Init_2 */
}
 8005e32:	bf00      	nop
 8005e34:	3720      	adds	r7, #32
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}
 8005e3a:	bf00      	nop
 8005e3c:	40023800 	.word	0x40023800
 8005e40:	40020800 	.word	0x40020800
 8005e44:	40020400 	.word	0x40020400
 8005e48:	40020000 	.word	0x40020000

08005e4c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b084      	sub	sp, #16
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	osDelay(200);
 8005e54:	20c8      	movs	r0, #200	@ 0xc8
 8005e56:	f005 ff00 	bl	800bc5a <osDelay>
	osMutexAcquire(sensorProcessMutexHandle, osWaitForever);
 8005e5a:	4b14      	ldr	r3, [pc, #80]	@ (8005eac <StartDefaultTask+0x60>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f04f 31ff 	mov.w	r1, #4294967295
 8005e62:	4618      	mov	r0, r3
 8005e64:	f006 f972 	bl	800c14c <osMutexAcquire>
	GeneralControl_TypeDefInit *controlStruct = (GeneralControl_TypeDefInit *)argument;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	60fb      	str	r3, [r7, #12]
	BME280_Calculate_Data(&controlStruct->bmp);
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	4618      	mov	r0, r3
 8005e70:	f7fe f978 	bl	8004164 <BME280_Calculate_Data>
	controlStruct->bmp.previousAltitude = controlStruct->bmp.Altitude;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681a      	ldr	r2, [r3, #0]
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	611a      	str	r2, [r3, #16]
	osMutexRelease(sensorProcessMutexHandle);
 8005e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8005eac <StartDefaultTask+0x60>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4618      	mov	r0, r3
 8005e82:	f006 f9ae 	bl	800c1e2 <osMutexRelease>
	osTimerStart(loraWriteTimerHandle, 1000);
 8005e86:	4b0a      	ldr	r3, [pc, #40]	@ (8005eb0 <StartDefaultTask+0x64>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8005e8e:	4618      	mov	r0, r3
 8005e90:	f005 ff90 	bl	800bdb4 <osTimerStart>
	osTimerStart(velocityCalcTimerHandle, 1000);
 8005e94:	4b07      	ldr	r3, [pc, #28]	@ (8005eb4 <StartDefaultTask+0x68>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f005 ff89 	bl	800bdb4 <osTimerStart>

  /* Infinite loop */
	while(1)
	{
	 osDelay(1);
 8005ea2:	2001      	movs	r0, #1
 8005ea4:	f005 fed9 	bl	800bc5a <osDelay>
 8005ea8:	e7fb      	b.n	8005ea2 <StartDefaultTask+0x56>
 8005eaa:	bf00      	nop
 8005eac:	200006ac 	.word	0x200006ac
 8005eb0:	200006a0 	.word	0x200006a0
 8005eb4:	200006a4 	.word	0x200006a4

08005eb8 <BMPProcessTaskCallback>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_BMPProcessTaskCallback */
void BMPProcessTaskCallback(void *argument)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b084      	sub	sp, #16
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BMPProcessTaskCallback */

	GeneralControl_TypeDefInit *controlStruct = (GeneralControl_TypeDefInit *)argument;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	BMP280Process(&controlStruct->bmp);
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f7fe ff0e 	bl	8004ce8 <BMP280Process>
    osDelay(10);
 8005ecc:	200a      	movs	r0, #10
 8005ece:	f005 fec4 	bl	800bc5a <osDelay>
	BMP280Process(&controlStruct->bmp);
 8005ed2:	bf00      	nop
 8005ed4:	e7f6      	b.n	8005ec4 <BMPProcessTaskCallback+0xc>

08005ed6 <MPUProcessTaskCallback>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_MPUProcessTaskCallback */
void MPUProcessTaskCallback(void *argument)
{
 8005ed6:	b580      	push	{r7, lr}
 8005ed8:	b084      	sub	sp, #16
 8005eda:	af00      	add	r7, sp, #0
 8005edc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN MPUProcessTaskCallback */
	GeneralControl_TypeDefInit *controlStruct = (GeneralControl_TypeDefInit *)argument;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  while(1)
  {
	MPU6050Process(&controlStruct->mpu);
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	331c      	adds	r3, #28
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f7fe ff18 	bl	8004d1c <MPU6050Process>
	osDelay(10);
 8005eec:	200a      	movs	r0, #10
 8005eee:	f005 feb4 	bl	800bc5a <osDelay>
	MPU6050Process(&controlStruct->mpu);
 8005ef2:	bf00      	nop
 8005ef4:	e7f5      	b.n	8005ee2 <MPUProcessTaskCallback+0xc>

08005ef6 <SDWriteTaskCallback>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_SDWriteTaskCallback */
void SDWriteTaskCallback(void *argument)
{
 8005ef6:	b580      	push	{r7, lr}
 8005ef8:	b082      	sub	sp, #8
 8005efa:	af00      	add	r7, sp, #0
 8005efc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDWriteTaskCallback */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8005efe:	2001      	movs	r0, #1
 8005f00:	f005 feab 	bl	800bc5a <osDelay>
 8005f04:	e7fb      	b.n	8005efe <SDWriteTaskCallback+0x8>
	...

08005f08 <ServoTaskCallback>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ServoTaskCallback */
void ServoTaskCallback(void *argument)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b084      	sub	sp, #16
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ServoTaskCallback */
	//GeneralControl_TypeDefInit *controlStruct = (GeneralControl_TypeDefInit *)argument;
	uint32_t remoteSepFlags = 0;
 8005f10:	2300      	movs	r3, #0
 8005f12:	60fb      	str	r3, [r7, #12]
	uint32_t algorithmSepFlags = 0;
 8005f14:	2300      	movs	r3, #0
 8005f16:	60bb      	str	r3, [r7, #8]

  /* Infinite loop */
  while(1)
  {
	  remoteSepFlags = osEventFlagsWait(systemEventsHandle, EVENT_FLAG_SEPERATION_STARTED, osFlagsNoClear | osFlagsWaitAny, osWaitForever);
 8005f18:	4b1a      	ldr	r3, [pc, #104]	@ (8005f84 <ServoTaskCallback+0x7c>)
 8005f1a:	6818      	ldr	r0, [r3, #0]
 8005f1c:	f04f 33ff 	mov.w	r3, #4294967295
 8005f20:	2202      	movs	r2, #2
 8005f22:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005f26:	f006 f826 	bl	800bf76 <osEventFlagsWait>
 8005f2a:	60f8      	str	r0, [r7, #12]
	  algorithmSepFlags = osEventFlagsWait(systemEventsHandle, EVENT_FLAG_FIRST_SEPERATION, osFlagsNoClear | osFlagsWaitAny, osWaitForever);
 8005f2c:	4b15      	ldr	r3, [pc, #84]	@ (8005f84 <ServoTaskCallback+0x7c>)
 8005f2e:	6818      	ldr	r0, [r3, #0]
 8005f30:	f04f 33ff 	mov.w	r3, #4294967295
 8005f34:	2202      	movs	r2, #2
 8005f36:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005f3a:	f006 f81c 	bl	800bf76 <osEventFlagsWait>
 8005f3e:	60b8      	str	r0, [r7, #8]

	  if((remoteSepFlags & EVENT_FLAG_SEPERATION_STARTED) || (algorithmSepFlags & EVENT_FLAG_FIRST_SEPERATION))
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d104      	bne.n	8005f54 <ServoTaskCallback+0x4c>
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d013      	beq.n	8005f7c <ServoTaskCallback+0x74>
	  {
		  osEventFlagsClear(systemEventsHandle, EVENT_FLAG_SEPERATION_STARTED);
 8005f54:	4b0b      	ldr	r3, [pc, #44]	@ (8005f84 <ServoTaskCallback+0x7c>)
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	f005 ffd9 	bl	800bf14 <osEventFlagsClear>
		  osEventFlagsClear(systemEventsHandle, EVENT_FLAG_FIRST_SEPERATION);
 8005f62:	4b08      	ldr	r3, [pc, #32]	@ (8005f84 <ServoTaskCallback+0x7c>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f005 ffd2 	bl	800bf14 <osEventFlagsClear>
		  osTimerStart(separationTimerHandle,50);
 8005f70:	4b05      	ldr	r3, [pc, #20]	@ (8005f88 <ServoTaskCallback+0x80>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	2132      	movs	r1, #50	@ 0x32
 8005f76:	4618      	mov	r0, r3
 8005f78:	f005 ff1c 	bl	800bdb4 <osTimerStart>
	  }

    osDelay(10);
 8005f7c:	200a      	movs	r0, #10
 8005f7e:	f005 fe6c 	bl	800bc5a <osDelay>
	  remoteSepFlags = osEventFlagsWait(systemEventsHandle, EVENT_FLAG_SEPERATION_STARTED, osFlagsNoClear | osFlagsWaitAny, osWaitForever);
 8005f82:	e7c9      	b.n	8005f18 <ServoTaskCallback+0x10>
 8005f84:	200006b4 	.word	0x200006b4
 8005f88:	200006a8 	.word	0x200006a8

08005f8c <TelecommandTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TelecommandTask */
void TelecommandTask(void *argument)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b084      	sub	sp, #16
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
	uint32_t flags;
	static char tlc_com[6];
  /* Infinite loop */
  while(1)
  {
	  flags = osEventFlagsWait(systemEventsHandle, EVENT_FLAG_TELECOMMAND_READY, osFlagsNoClear| osFlagsWaitAny, osWaitForever);
 8005f94:	4b12      	ldr	r3, [pc, #72]	@ (8005fe0 <TelecommandTask+0x54>)
 8005f96:	6818      	ldr	r0, [r3, #0]
 8005f98:	f04f 33ff 	mov.w	r3, #4294967295
 8005f9c:	2202      	movs	r2, #2
 8005f9e:	2108      	movs	r1, #8
 8005fa0:	f005 ffe9 	bl	800bf76 <osEventFlagsWait>
 8005fa4:	60f8      	str	r0, [r7, #12]
	  if(flags & EVENT_FLAG_TELECOMMAND_READY)
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	f003 0308 	and.w	r3, r3, #8
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d012      	beq.n	8005fd6 <TelecommandTask+0x4a>
	  {
		  osEventFlagsClear(systemEventsHandle, EVENT_FLAG_TELECOMMAND_READY);
 8005fb0:	4b0b      	ldr	r3, [pc, #44]	@ (8005fe0 <TelecommandTask+0x54>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	2108      	movs	r1, #8
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	f005 ffac 	bl	800bf14 <osEventFlagsClear>
		  if(osMessageQueueGet(telecommandqueueHandle, tlc_com, NULL, 0) == osOK)
 8005fbc:	4b09      	ldr	r3, [pc, #36]	@ (8005fe4 <TelecommandTask+0x58>)
 8005fbe:	6818      	ldr	r0, [r3, #0]
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	4908      	ldr	r1, [pc, #32]	@ (8005fe8 <TelecommandTask+0x5c>)
 8005fc6:	f006 fa1d 	bl	800c404 <osMessageQueueGet>
 8005fca:	4603      	mov	r3, r0
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d102      	bne.n	8005fd6 <TelecommandTask+0x4a>
		  {
			  Telecommand_Execute((char*)tlc_com);
 8005fd0:	4805      	ldr	r0, [pc, #20]	@ (8005fe8 <TelecommandTask+0x5c>)
 8005fd2:	f7fe fd93 	bl	8004afc <Telecommand_Execute>
		  }
	  }
    osDelay(1);
 8005fd6:	2001      	movs	r0, #1
 8005fd8:	f005 fe3f 	bl	800bc5a <osDelay>
	  flags = osEventFlagsWait(systemEventsHandle, EVENT_FLAG_TELECOMMAND_READY, osFlagsNoClear| osFlagsWaitAny, osWaitForever);
 8005fdc:	e7da      	b.n	8005f94 <TelecommandTask+0x8>
 8005fde:	bf00      	nop
 8005fe0:	200006b4 	.word	0x200006b4
 8005fe4:	20000690 	.word	0x20000690
 8005fe8:	20000ab8 	.word	0x20000ab8

08005fec <LoraTaskCallback>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_LoraTaskCallback */
void LoraTaskCallback(void *argument)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b084      	sub	sp, #16
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN LoraTaskCallback */

	GeneralControl_TypeDefInit *controlStruct = (GeneralControl_TypeDefInit *)argument;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	60fb      	str	r3, [r7, #12]

  /* Infinite loop */
  while(1)
  {
	LoraWriteProcess(controlStruct);
 8005ff8:	68f8      	ldr	r0, [r7, #12]
 8005ffa:	f7fe ff8b 	bl	8004f14 <LoraWriteProcess>
    osDelay(10);
 8005ffe:	200a      	movs	r0, #10
 8006000:	f005 fe2b 	bl	800bc5a <osDelay>
	LoraWriteProcess(controlStruct);
 8006004:	bf00      	nop
 8006006:	e7f7      	b.n	8005ff8 <LoraTaskCallback+0xc>

08006008 <GPSProcessCallback>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_GPSProcessCallback */
void GPSProcessCallback(void *argument)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b0a4      	sub	sp, #144	@ 0x90
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GPSProcessCallback */

	GeneralControl_TypeDefInit *controlStruct = (GeneralControl_TypeDefInit *)argument;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	static uint32_t flags = 0;
	char gps_buffer[128];
  /* Infinite loop */
	while(1)
	{
		flags = osEventFlagsWait(systemEventsHandle, EVENT_FLAG_GPS_DATA_PROCECSS_READY, osFlagsWaitAny | osFlagsNoClear, osWaitForever);
 8006016:	4b19      	ldr	r3, [pc, #100]	@ (800607c <GPSProcessCallback+0x74>)
 8006018:	6818      	ldr	r0, [r3, #0]
 800601a:	f04f 33ff 	mov.w	r3, #4294967295
 800601e:	2202      	movs	r2, #2
 8006020:	2104      	movs	r1, #4
 8006022:	f005 ffa8 	bl	800bf76 <osEventFlagsWait>
 8006026:	4603      	mov	r3, r0
 8006028:	4a15      	ldr	r2, [pc, #84]	@ (8006080 <GPSProcessCallback+0x78>)
 800602a:	6013      	str	r3, [r2, #0]

		if(flags & EVENT_FLAG_GPS_DATA_PROCECSS_READY) // bit kontrol
 800602c:	4b14      	ldr	r3, [pc, #80]	@ (8006080 <GPSProcessCallback+0x78>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f003 0304 	and.w	r3, r3, #4
 8006034:	2b00      	cmp	r3, #0
 8006036:	d01d      	beq.n	8006074 <GPSProcessCallback+0x6c>
		{
			osEventFlagsClear(systemEventsHandle, EVENT_FLAG_GPS_DATA_PROCECSS_READY);
 8006038:	4b10      	ldr	r3, [pc, #64]	@ (800607c <GPSProcessCallback+0x74>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	2104      	movs	r1, #4
 800603e:	4618      	mov	r0, r3
 8006040:	f005 ff68 	bl	800bf14 <osEventFlagsClear>

			if(osMessageQueueGet(gpsBufferQueueHandle, gps_buffer, NULL, 0) == osOK)
 8006044:	4b0f      	ldr	r3, [pc, #60]	@ (8006084 <GPSProcessCallback+0x7c>)
 8006046:	6818      	ldr	r0, [r3, #0]
 8006048:	f107 010c 	add.w	r1, r7, #12
 800604c:	2300      	movs	r3, #0
 800604e:	2200      	movs	r2, #0
 8006050:	f006 f9d8 	bl	800c404 <osMessageQueueGet>
 8006054:	4603      	mov	r3, r0
 8006056:	2b00      	cmp	r3, #0
 8006058:	d10c      	bne.n	8006074 <GPSProcessCallback+0x6c>
			{
				GPSProcess(controlStruct, gps_buffer,strlen(gps_buffer));
 800605a:	f107 030c 	add.w	r3, r7, #12
 800605e:	4618      	mov	r0, r3
 8006060:	f7fa f936 	bl	80002d0 <strlen>
 8006064:	4602      	mov	r2, r0
 8006066:	f107 030c 	add.w	r3, r7, #12
 800606a:	4619      	mov	r1, r3
 800606c:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8006070:	f7fe fec2 	bl	8004df8 <GPSProcess>
			}

		}

		osDelay(5);
 8006074:	2005      	movs	r0, #5
 8006076:	f005 fdf0 	bl	800bc5a <osDelay>
		flags = osEventFlagsWait(systemEventsHandle, EVENT_FLAG_GPS_DATA_PROCECSS_READY, osFlagsWaitAny | osFlagsNoClear, osWaitForever);
 800607a:	e7cc      	b.n	8006016 <GPSProcessCallback+0xe>
 800607c:	200006b4 	.word	0x200006b4
 8006080:	20000ac0 	.word	0x20000ac0
 8006084:	2000069c 	.word	0x2000069c

08006088 <LoraParseCallback>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_LoraParseCallback */
void LoraParseCallback(void *argument)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b09c      	sub	sp, #112	@ 0x70
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
  while(1)
  {

	  flags = osEventFlagsWait(systemEventsHandle, EVENT_FLAG_LORA_READ_READY, osFlagsNoClear | osFlagsWaitAny, osWaitForever);
 8006090:	4b15      	ldr	r3, [pc, #84]	@ (80060e8 <LoraParseCallback+0x60>)
 8006092:	6818      	ldr	r0, [r3, #0]
 8006094:	f04f 33ff 	mov.w	r3, #4294967295
 8006098:	2202      	movs	r2, #2
 800609a:	2102      	movs	r1, #2
 800609c:	f005 ff6b 	bl	800bf76 <osEventFlagsWait>
 80060a0:	4603      	mov	r3, r0
 80060a2:	4a12      	ldr	r2, [pc, #72]	@ (80060ec <LoraParseCallback+0x64>)
 80060a4:	6013      	str	r3, [r2, #0]

	  if(flags & EVENT_FLAG_LORA_READ_READY)
 80060a6:	4b11      	ldr	r3, [pc, #68]	@ (80060ec <LoraParseCallback+0x64>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f003 0302 	and.w	r3, r3, #2
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d016      	beq.n	80060e0 <LoraParseCallback+0x58>
	  	{
		  osEventFlagsClear(systemEventsHandle, EVENT_FLAG_LORA_READ_READY);
 80060b2:	4b0d      	ldr	r3, [pc, #52]	@ (80060e8 <LoraParseCallback+0x60>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	2102      	movs	r1, #2
 80060b8:	4618      	mov	r0, r3
 80060ba:	f005 ff2b 	bl	800bf14 <osEventFlagsClear>
	  		if(osMessageQueueGet(uart2incomingbufferHandle, rx_buffer, NULL, 0) == osOK)
 80060be:	4b0c      	ldr	r3, [pc, #48]	@ (80060f0 <LoraParseCallback+0x68>)
 80060c0:	6818      	ldr	r0, [r3, #0]
 80060c2:	f107 010c 	add.w	r1, r7, #12
 80060c6:	2300      	movs	r3, #0
 80060c8:	2200      	movs	r2, #0
 80060ca:	f006 f99b 	bl	800c404 <osMessageQueueGet>
 80060ce:	4603      	mov	r3, r0
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d105      	bne.n	80060e0 <LoraParseCallback+0x58>
	  		{
	  			LoraReadProcess(rx_buffer, sizeof(rx_buffer));
 80060d4:	f107 030c 	add.w	r3, r7, #12
 80060d8:	2164      	movs	r1, #100	@ 0x64
 80060da:	4618      	mov	r0, r3
 80060dc:	f7ff f90c 	bl	80052f8 <LoraReadProcess>
	  		}
	  	}
    osThreadYield();
 80060e0:	f005 fd94 	bl	800bc0c <osThreadYield>
	  flags = osEventFlagsWait(systemEventsHandle, EVENT_FLAG_LORA_READ_READY, osFlagsNoClear | osFlagsWaitAny, osWaitForever);
 80060e4:	e7d4      	b.n	8006090 <LoraParseCallback+0x8>
 80060e6:	bf00      	nop
 80060e8:	200006b4 	.word	0x200006b4
 80060ec:	20000ac4 	.word	0x20000ac4
 80060f0:	20000694 	.word	0x20000694

080060f4 <SeperationStateCallback>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_SeperationStateCallback */
void SeperationStateCallback(void *argument)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SeperationStateCallback */

	GeneralControl_TypeDefInit *constrolStruct  = (GeneralControl_TypeDefInit *) argument;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	60fb      	str	r3, [r7, #12]

  /* Infinite loop */
  while(1)
  {

	if(constrolStruct->bmp.Altitude > maxAlt)
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	ed93 7a00 	vldr	s14, [r3]
 8006106:	4b21      	ldr	r3, [pc, #132]	@ (800618c <SeperationStateCallback+0x98>)
 8006108:	edd3 7a00 	vldr	s15, [r3]
 800610c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006110:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006114:	dd04      	ble.n	8006120 <SeperationStateCallback+0x2c>
		maxAlt = constrolStruct->bmp.Altitude;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a1c      	ldr	r2, [pc, #112]	@ (800618c <SeperationStateCallback+0x98>)
 800611c:	6013      	str	r3, [r2, #0]
 800611e:	e00d      	b.n	800613c <SeperationStateCallback+0x48>
	else if(constrolStruct->bmp.Altitude < maxAlt)
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	ed93 7a00 	vldr	s14, [r3]
 8006126:	4b19      	ldr	r3, [pc, #100]	@ (800618c <SeperationStateCallback+0x98>)
 8006128:	edd3 7a00 	vldr	s15, [r3]
 800612c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006134:	d502      	bpl.n	800613c <SeperationStateCallback+0x48>
		maxAltFlag = 1;
 8006136:	4b16      	ldr	r3, [pc, #88]	@ (8006190 <SeperationStateCallback+0x9c>)
 8006138:	2201      	movs	r2, #1
 800613a:	801a      	strh	r2, [r3, #0]

	if((constrolStruct->bmp.Altitude < 700.0f || constrolStruct->mpu.AccZ < 10.0f) && maxAltFlag)
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	edd3 7a00 	vldr	s15, [r3]
 8006142:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8006194 <SeperationStateCallback+0xa0>
 8006146:	eef4 7ac7 	vcmpe.f32	s15, s14
 800614a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800614e:	d409      	bmi.n	8006164 <SeperationStateCallback+0x70>
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8006156:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800615a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800615e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006162:	d50f      	bpl.n	8006184 <SeperationStateCallback+0x90>
 8006164:	4b0a      	ldr	r3, [pc, #40]	@ (8006190 <SeperationStateCallback+0x9c>)
 8006166:	881b      	ldrh	r3, [r3, #0]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d00b      	beq.n	8006184 <SeperationStateCallback+0x90>
	{
		osEventFlagsSet(systemEventsHandle, EVENT_FLAG_FIRST_SEPERATION);
 800616c:	4b0a      	ldr	r3, [pc, #40]	@ (8006198 <SeperationStateCallback+0xa4>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006174:	4618      	mov	r0, r3
 8006176:	f005 fe8b 	bl	800be90 <osEventFlagsSet>
		maxAltFlag = 0;
 800617a:	4b05      	ldr	r3, [pc, #20]	@ (8006190 <SeperationStateCallback+0x9c>)
 800617c:	2200      	movs	r2, #0
 800617e:	801a      	strh	r2, [r3, #0]
		osThreadExit();
 8006180:	f005 fd64 	bl	800bc4c <osThreadExit>
	}

	osDelay(1);
 8006184:	2001      	movs	r0, #1
 8006186:	f005 fd68 	bl	800bc5a <osDelay>
	if(constrolStruct->bmp.Altitude > maxAlt)
 800618a:	e7b9      	b.n	8006100 <SeperationStateCallback+0xc>
 800618c:	20000ac8 	.word	0x20000ac8
 8006190:	20000acc 	.word	0x20000acc
 8006194:	442f0000 	.word	0x442f0000
 8006198:	200006b4 	.word	0x200006b4

0800619c <LoraWriteTimerCallBack>:
  /* USER CODE END SeperationStateCallback */
}

/* LoraWriteTimerCallBack function */
void LoraWriteTimerCallBack(void *argument)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b084      	sub	sp, #16
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN LoraWriteTimerCallBack */
	GeneralControl_TypeDefInit *controlStruct = (GeneralControl_TypeDefInit *)argument;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	60fb      	str	r3, [r7, #12]
	static BinaryTelemetryPacket_t binary_telemetry;

	if(osMessageQueueGet(uart2outcomequeueHandle,&binary_telemetry, NULL, 0) == osOK)
 80061a8:	4b10      	ldr	r3, [pc, #64]	@ (80061ec <LoraWriteTimerCallBack+0x50>)
 80061aa:	6818      	ldr	r0, [r3, #0]
 80061ac:	2300      	movs	r3, #0
 80061ae:	2200      	movs	r2, #0
 80061b0:	490f      	ldr	r1, [pc, #60]	@ (80061f0 <LoraWriteTimerCallBack+0x54>)
 80061b2:	f006 f927 	bl	800c404 <osMessageQueueGet>
 80061b6:	4603      	mov	r3, r0
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d113      	bne.n	80061e4 <LoraWriteTimerCallBack+0x48>
	{
		osMutexAcquire(loraCommunicationMutexHandle, osWaitForever);
 80061bc:	4b0d      	ldr	r3, [pc, #52]	@ (80061f4 <LoraWriteTimerCallBack+0x58>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f04f 31ff 	mov.w	r1, #4294967295
 80061c4:	4618      	mov	r0, r3
 80061c6:	f005 ffc1 	bl	800c14c <osMutexAcquire>
		Lora_Transmiter(&controlStruct->loraAdress, (uint8_t *)&binary_telemetry, sizeof(binary_telemetry));
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80061d0:	223a      	movs	r2, #58	@ 0x3a
 80061d2:	4907      	ldr	r1, [pc, #28]	@ (80061f0 <LoraWriteTimerCallBack+0x54>)
 80061d4:	4618      	mov	r0, r3
 80061d6:	f7fb ff37 	bl	8002048 <Lora_Transmiter>
		osMutexRelease(loraCommunicationMutexHandle);
 80061da:	4b06      	ldr	r3, [pc, #24]	@ (80061f4 <LoraWriteTimerCallBack+0x58>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4618      	mov	r0, r3
 80061e0:	f005 ffff 	bl	800c1e2 <osMutexRelease>
	}

  /* USER CODE END LoraWriteTimerCallBack */
}
 80061e4:	bf00      	nop
 80061e6:	3710      	adds	r7, #16
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}
 80061ec:	20000698 	.word	0x20000698
 80061f0:	20000ad0 	.word	0x20000ad0
 80061f4:	200006b0 	.word	0x200006b0

080061f8 <VelocityCalculateTimerCallback>:

/* VelocityCalculateTimerCallback function */
void VelocityCalculateTimerCallback(void *argument)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b084      	sub	sp, #16
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN VelocityCalculateTimerCallback */
	GeneralControl_TypeDefInit *controlStruct = (GeneralControl_TypeDefInit *)argument;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	60fb      	str	r3, [r7, #12]
	CalculateVelocityCallback(controlStruct);
 8006204:	68f8      	ldr	r0, [r7, #12]
 8006206:	f7fe fe30 	bl	8004e6a <CalculateVelocityCallback>
  /* USER CODE END VelocityCalculateTimerCallback */
}
 800620a:	bf00      	nop
 800620c:	3710      	adds	r7, #16
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}
	...

08006214 <SeparationTimerCallback>:

/* SeperationTimerCallback function */
void SeparationTimerCallback(void *argument)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b082      	sub	sp, #8
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SeperationTimerCallback */
	Servo1SetAngle(0);
 800621c:	2000      	movs	r0, #0
 800621e:	f7fe fa57 	bl	80046d0 <Servo1SetAngle>
	Servo2SetAngle(0);
 8006222:	2000      	movs	r0, #0
 8006224:	f7fe fa66 	bl	80046f4 <Servo2SetAngle>
	osEventFlagsSet(systemEventsHandle,EVENT_FLAG_SEPERATION_COMPLETED);
 8006228:	4b05      	ldr	r3, [pc, #20]	@ (8006240 <SeparationTimerCallback+0x2c>)
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006230:	4618      	mov	r0, r3
 8006232:	f005 fe2d 	bl	800be90 <osEventFlagsSet>
  /* USER CODE END SeperationTimerCallback */
}
 8006236:	bf00      	nop
 8006238:	3708      	adds	r7, #8
 800623a:	46bd      	mov	sp, r7
 800623c:	bd80      	pop	{r7, pc}
 800623e:	bf00      	nop
 8006240:	200006b4 	.word	0x200006b4

08006244 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b082      	sub	sp, #8
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a04      	ldr	r2, [pc, #16]	@ (8006264 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d101      	bne.n	800625a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8006256:	f000 fc85 	bl	8006b64 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800625a:	bf00      	nop
 800625c:	3708      	adds	r7, #8
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}
 8006262:	bf00      	nop
 8006264:	40010000 	.word	0x40010000

08006268 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006268:	b480      	push	{r7}
 800626a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800626c:	b672      	cpsid	i
}
 800626e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006270:	bf00      	nop
 8006272:	e7fd      	b.n	8006270 <Error_Handler+0x8>

08006274 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b082      	sub	sp, #8
 8006278:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800627a:	2300      	movs	r3, #0
 800627c:	607b      	str	r3, [r7, #4]
 800627e:	4b12      	ldr	r3, [pc, #72]	@ (80062c8 <HAL_MspInit+0x54>)
 8006280:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006282:	4a11      	ldr	r2, [pc, #68]	@ (80062c8 <HAL_MspInit+0x54>)
 8006284:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006288:	6453      	str	r3, [r2, #68]	@ 0x44
 800628a:	4b0f      	ldr	r3, [pc, #60]	@ (80062c8 <HAL_MspInit+0x54>)
 800628c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800628e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006292:	607b      	str	r3, [r7, #4]
 8006294:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006296:	2300      	movs	r3, #0
 8006298:	603b      	str	r3, [r7, #0]
 800629a:	4b0b      	ldr	r3, [pc, #44]	@ (80062c8 <HAL_MspInit+0x54>)
 800629c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800629e:	4a0a      	ldr	r2, [pc, #40]	@ (80062c8 <HAL_MspInit+0x54>)
 80062a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80062a6:	4b08      	ldr	r3, [pc, #32]	@ (80062c8 <HAL_MspInit+0x54>)
 80062a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062ae:	603b      	str	r3, [r7, #0]
 80062b0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80062b2:	2200      	movs	r2, #0
 80062b4:	210f      	movs	r1, #15
 80062b6:	f06f 0001 	mvn.w	r0, #1
 80062ba:	f001 f95f 	bl	800757c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80062be:	bf00      	nop
 80062c0:	3708      	adds	r7, #8
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}
 80062c6:	bf00      	nop
 80062c8:	40023800 	.word	0x40023800

080062cc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b08a      	sub	sp, #40	@ 0x28
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80062d4:	f107 0314 	add.w	r3, r7, #20
 80062d8:	2200      	movs	r2, #0
 80062da:	601a      	str	r2, [r3, #0]
 80062dc:	605a      	str	r2, [r3, #4]
 80062de:	609a      	str	r2, [r3, #8]
 80062e0:	60da      	str	r2, [r3, #12]
 80062e2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4a17      	ldr	r2, [pc, #92]	@ (8006348 <HAL_ADC_MspInit+0x7c>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d127      	bne.n	800633e <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80062ee:	2300      	movs	r3, #0
 80062f0:	613b      	str	r3, [r7, #16]
 80062f2:	4b16      	ldr	r3, [pc, #88]	@ (800634c <HAL_ADC_MspInit+0x80>)
 80062f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062f6:	4a15      	ldr	r2, [pc, #84]	@ (800634c <HAL_ADC_MspInit+0x80>)
 80062f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80062fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80062fe:	4b13      	ldr	r3, [pc, #76]	@ (800634c <HAL_ADC_MspInit+0x80>)
 8006300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006302:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006306:	613b      	str	r3, [r7, #16]
 8006308:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800630a:	2300      	movs	r3, #0
 800630c:	60fb      	str	r3, [r7, #12]
 800630e:	4b0f      	ldr	r3, [pc, #60]	@ (800634c <HAL_ADC_MspInit+0x80>)
 8006310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006312:	4a0e      	ldr	r2, [pc, #56]	@ (800634c <HAL_ADC_MspInit+0x80>)
 8006314:	f043 0301 	orr.w	r3, r3, #1
 8006318:	6313      	str	r3, [r2, #48]	@ 0x30
 800631a:	4b0c      	ldr	r3, [pc, #48]	@ (800634c <HAL_ADC_MspInit+0x80>)
 800631c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800631e:	f003 0301 	and.w	r3, r3, #1
 8006322:	60fb      	str	r3, [r7, #12]
 8006324:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = VOLTAGE_READ_Pin;
 8006326:	2301      	movs	r3, #1
 8006328:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800632a:	2303      	movs	r3, #3
 800632c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800632e:	2300      	movs	r3, #0
 8006330:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VOLTAGE_READ_GPIO_Port, &GPIO_InitStruct);
 8006332:	f107 0314 	add.w	r3, r7, #20
 8006336:	4619      	mov	r1, r3
 8006338:	4805      	ldr	r0, [pc, #20]	@ (8006350 <HAL_ADC_MspInit+0x84>)
 800633a:	f001 f9db 	bl	80076f4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800633e:	bf00      	nop
 8006340:	3728      	adds	r7, #40	@ 0x28
 8006342:	46bd      	mov	sp, r7
 8006344:	bd80      	pop	{r7, pc}
 8006346:	bf00      	nop
 8006348:	40012000 	.word	0x40012000
 800634c:	40023800 	.word	0x40023800
 8006350:	40020000 	.word	0x40020000

08006354 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b08c      	sub	sp, #48	@ 0x30
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800635c:	f107 031c 	add.w	r3, r7, #28
 8006360:	2200      	movs	r2, #0
 8006362:	601a      	str	r2, [r3, #0]
 8006364:	605a      	str	r2, [r3, #4]
 8006366:	609a      	str	r2, [r3, #8]
 8006368:	60da      	str	r2, [r3, #12]
 800636a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	4a42      	ldr	r2, [pc, #264]	@ (800647c <HAL_I2C_MspInit+0x128>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d12c      	bne.n	80063d0 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006376:	2300      	movs	r3, #0
 8006378:	61bb      	str	r3, [r7, #24]
 800637a:	4b41      	ldr	r3, [pc, #260]	@ (8006480 <HAL_I2C_MspInit+0x12c>)
 800637c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800637e:	4a40      	ldr	r2, [pc, #256]	@ (8006480 <HAL_I2C_MspInit+0x12c>)
 8006380:	f043 0302 	orr.w	r3, r3, #2
 8006384:	6313      	str	r3, [r2, #48]	@ 0x30
 8006386:	4b3e      	ldr	r3, [pc, #248]	@ (8006480 <HAL_I2C_MspInit+0x12c>)
 8006388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800638a:	f003 0302 	and.w	r3, r3, #2
 800638e:	61bb      	str	r3, [r7, #24]
 8006390:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006392:	23c0      	movs	r3, #192	@ 0xc0
 8006394:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006396:	2312      	movs	r3, #18
 8006398:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800639a:	2300      	movs	r3, #0
 800639c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800639e:	2303      	movs	r3, #3
 80063a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80063a2:	2304      	movs	r3, #4
 80063a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80063a6:	f107 031c 	add.w	r3, r7, #28
 80063aa:	4619      	mov	r1, r3
 80063ac:	4835      	ldr	r0, [pc, #212]	@ (8006484 <HAL_I2C_MspInit+0x130>)
 80063ae:	f001 f9a1 	bl	80076f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80063b2:	2300      	movs	r3, #0
 80063b4:	617b      	str	r3, [r7, #20]
 80063b6:	4b32      	ldr	r3, [pc, #200]	@ (8006480 <HAL_I2C_MspInit+0x12c>)
 80063b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063ba:	4a31      	ldr	r2, [pc, #196]	@ (8006480 <HAL_I2C_MspInit+0x12c>)
 80063bc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80063c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80063c2:	4b2f      	ldr	r3, [pc, #188]	@ (8006480 <HAL_I2C_MspInit+0x12c>)
 80063c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063c6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80063ca:	617b      	str	r3, [r7, #20]
 80063cc:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 80063ce:	e050      	b.n	8006472 <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C3)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4a2c      	ldr	r2, [pc, #176]	@ (8006488 <HAL_I2C_MspInit+0x134>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d14b      	bne.n	8006472 <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80063da:	2300      	movs	r3, #0
 80063dc:	613b      	str	r3, [r7, #16]
 80063de:	4b28      	ldr	r3, [pc, #160]	@ (8006480 <HAL_I2C_MspInit+0x12c>)
 80063e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063e2:	4a27      	ldr	r2, [pc, #156]	@ (8006480 <HAL_I2C_MspInit+0x12c>)
 80063e4:	f043 0304 	orr.w	r3, r3, #4
 80063e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80063ea:	4b25      	ldr	r3, [pc, #148]	@ (8006480 <HAL_I2C_MspInit+0x12c>)
 80063ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063ee:	f003 0304 	and.w	r3, r3, #4
 80063f2:	613b      	str	r3, [r7, #16]
 80063f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80063f6:	2300      	movs	r3, #0
 80063f8:	60fb      	str	r3, [r7, #12]
 80063fa:	4b21      	ldr	r3, [pc, #132]	@ (8006480 <HAL_I2C_MspInit+0x12c>)
 80063fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063fe:	4a20      	ldr	r2, [pc, #128]	@ (8006480 <HAL_I2C_MspInit+0x12c>)
 8006400:	f043 0301 	orr.w	r3, r3, #1
 8006404:	6313      	str	r3, [r2, #48]	@ 0x30
 8006406:	4b1e      	ldr	r3, [pc, #120]	@ (8006480 <HAL_I2C_MspInit+0x12c>)
 8006408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800640a:	f003 0301 	and.w	r3, r3, #1
 800640e:	60fb      	str	r3, [r7, #12]
 8006410:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006412:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006416:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006418:	2312      	movs	r3, #18
 800641a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800641c:	2300      	movs	r3, #0
 800641e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006420:	2303      	movs	r3, #3
 8006422:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8006424:	2304      	movs	r3, #4
 8006426:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006428:	f107 031c 	add.w	r3, r7, #28
 800642c:	4619      	mov	r1, r3
 800642e:	4817      	ldr	r0, [pc, #92]	@ (800648c <HAL_I2C_MspInit+0x138>)
 8006430:	f001 f960 	bl	80076f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006434:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006438:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800643a:	2312      	movs	r3, #18
 800643c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800643e:	2300      	movs	r3, #0
 8006440:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006442:	2303      	movs	r3, #3
 8006444:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8006446:	2304      	movs	r3, #4
 8006448:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800644a:	f107 031c 	add.w	r3, r7, #28
 800644e:	4619      	mov	r1, r3
 8006450:	480f      	ldr	r0, [pc, #60]	@ (8006490 <HAL_I2C_MspInit+0x13c>)
 8006452:	f001 f94f 	bl	80076f4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8006456:	2300      	movs	r3, #0
 8006458:	60bb      	str	r3, [r7, #8]
 800645a:	4b09      	ldr	r3, [pc, #36]	@ (8006480 <HAL_I2C_MspInit+0x12c>)
 800645c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800645e:	4a08      	ldr	r2, [pc, #32]	@ (8006480 <HAL_I2C_MspInit+0x12c>)
 8006460:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006464:	6413      	str	r3, [r2, #64]	@ 0x40
 8006466:	4b06      	ldr	r3, [pc, #24]	@ (8006480 <HAL_I2C_MspInit+0x12c>)
 8006468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800646a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800646e:	60bb      	str	r3, [r7, #8]
 8006470:	68bb      	ldr	r3, [r7, #8]
}
 8006472:	bf00      	nop
 8006474:	3730      	adds	r7, #48	@ 0x30
 8006476:	46bd      	mov	sp, r7
 8006478:	bd80      	pop	{r7, pc}
 800647a:	bf00      	nop
 800647c:	40005400 	.word	0x40005400
 8006480:	40023800 	.word	0x40023800
 8006484:	40020400 	.word	0x40020400
 8006488:	40005c00 	.word	0x40005c00
 800648c:	40020800 	.word	0x40020800
 8006490:	40020000 	.word	0x40020000

08006494 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b08a      	sub	sp, #40	@ 0x28
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800649c:	f107 0314 	add.w	r3, r7, #20
 80064a0:	2200      	movs	r2, #0
 80064a2:	601a      	str	r2, [r3, #0]
 80064a4:	605a      	str	r2, [r3, #4]
 80064a6:	609a      	str	r2, [r3, #8]
 80064a8:	60da      	str	r2, [r3, #12]
 80064aa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a19      	ldr	r2, [pc, #100]	@ (8006518 <HAL_SPI_MspInit+0x84>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d12b      	bne.n	800650e <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80064b6:	2300      	movs	r3, #0
 80064b8:	613b      	str	r3, [r7, #16]
 80064ba:	4b18      	ldr	r3, [pc, #96]	@ (800651c <HAL_SPI_MspInit+0x88>)
 80064bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064be:	4a17      	ldr	r2, [pc, #92]	@ (800651c <HAL_SPI_MspInit+0x88>)
 80064c0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80064c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80064c6:	4b15      	ldr	r3, [pc, #84]	@ (800651c <HAL_SPI_MspInit+0x88>)
 80064c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80064ce:	613b      	str	r3, [r7, #16]
 80064d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80064d2:	2300      	movs	r3, #0
 80064d4:	60fb      	str	r3, [r7, #12]
 80064d6:	4b11      	ldr	r3, [pc, #68]	@ (800651c <HAL_SPI_MspInit+0x88>)
 80064d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064da:	4a10      	ldr	r2, [pc, #64]	@ (800651c <HAL_SPI_MspInit+0x88>)
 80064dc:	f043 0301 	orr.w	r3, r3, #1
 80064e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80064e2:	4b0e      	ldr	r3, [pc, #56]	@ (800651c <HAL_SPI_MspInit+0x88>)
 80064e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064e6:	f003 0301 	and.w	r3, r3, #1
 80064ea:	60fb      	str	r3, [r7, #12]
 80064ec:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80064ee:	23f0      	movs	r3, #240	@ 0xf0
 80064f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80064f2:	2302      	movs	r3, #2
 80064f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064f6:	2300      	movs	r3, #0
 80064f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80064fa:	2303      	movs	r3, #3
 80064fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80064fe:	2305      	movs	r3, #5
 8006500:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006502:	f107 0314 	add.w	r3, r7, #20
 8006506:	4619      	mov	r1, r3
 8006508:	4805      	ldr	r0, [pc, #20]	@ (8006520 <HAL_SPI_MspInit+0x8c>)
 800650a:	f001 f8f3 	bl	80076f4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800650e:	bf00      	nop
 8006510:	3728      	adds	r7, #40	@ 0x28
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}
 8006516:	bf00      	nop
 8006518:	40013000 	.word	0x40013000
 800651c:	40023800 	.word	0x40023800
 8006520:	40020000 	.word	0x40020000

08006524 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b086      	sub	sp, #24
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006534:	d10e      	bne.n	8006554 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006536:	2300      	movs	r3, #0
 8006538:	617b      	str	r3, [r7, #20]
 800653a:	4b2a      	ldr	r3, [pc, #168]	@ (80065e4 <HAL_TIM_Base_MspInit+0xc0>)
 800653c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800653e:	4a29      	ldr	r2, [pc, #164]	@ (80065e4 <HAL_TIM_Base_MspInit+0xc0>)
 8006540:	f043 0301 	orr.w	r3, r3, #1
 8006544:	6413      	str	r3, [r2, #64]	@ 0x40
 8006546:	4b27      	ldr	r3, [pc, #156]	@ (80065e4 <HAL_TIM_Base_MspInit+0xc0>)
 8006548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800654a:	f003 0301 	and.w	r3, r3, #1
 800654e:	617b      	str	r3, [r7, #20]
 8006550:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM7_MspInit 1 */

    /* USER CODE END TIM7_MspInit 1 */
  }

}
 8006552:	e042      	b.n	80065da <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM3)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a23      	ldr	r2, [pc, #140]	@ (80065e8 <HAL_TIM_Base_MspInit+0xc4>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d10e      	bne.n	800657c <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800655e:	2300      	movs	r3, #0
 8006560:	613b      	str	r3, [r7, #16]
 8006562:	4b20      	ldr	r3, [pc, #128]	@ (80065e4 <HAL_TIM_Base_MspInit+0xc0>)
 8006564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006566:	4a1f      	ldr	r2, [pc, #124]	@ (80065e4 <HAL_TIM_Base_MspInit+0xc0>)
 8006568:	f043 0302 	orr.w	r3, r3, #2
 800656c:	6413      	str	r3, [r2, #64]	@ 0x40
 800656e:	4b1d      	ldr	r3, [pc, #116]	@ (80065e4 <HAL_TIM_Base_MspInit+0xc0>)
 8006570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006572:	f003 0302 	and.w	r3, r3, #2
 8006576:	613b      	str	r3, [r7, #16]
 8006578:	693b      	ldr	r3, [r7, #16]
}
 800657a:	e02e      	b.n	80065da <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM6)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a1a      	ldr	r2, [pc, #104]	@ (80065ec <HAL_TIM_Base_MspInit+0xc8>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d10e      	bne.n	80065a4 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8006586:	2300      	movs	r3, #0
 8006588:	60fb      	str	r3, [r7, #12]
 800658a:	4b16      	ldr	r3, [pc, #88]	@ (80065e4 <HAL_TIM_Base_MspInit+0xc0>)
 800658c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800658e:	4a15      	ldr	r2, [pc, #84]	@ (80065e4 <HAL_TIM_Base_MspInit+0xc0>)
 8006590:	f043 0310 	orr.w	r3, r3, #16
 8006594:	6413      	str	r3, [r2, #64]	@ 0x40
 8006596:	4b13      	ldr	r3, [pc, #76]	@ (80065e4 <HAL_TIM_Base_MspInit+0xc0>)
 8006598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800659a:	f003 0310 	and.w	r3, r3, #16
 800659e:	60fb      	str	r3, [r7, #12]
 80065a0:	68fb      	ldr	r3, [r7, #12]
}
 80065a2:	e01a      	b.n	80065da <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM7)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4a11      	ldr	r2, [pc, #68]	@ (80065f0 <HAL_TIM_Base_MspInit+0xcc>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d115      	bne.n	80065da <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80065ae:	2300      	movs	r3, #0
 80065b0:	60bb      	str	r3, [r7, #8]
 80065b2:	4b0c      	ldr	r3, [pc, #48]	@ (80065e4 <HAL_TIM_Base_MspInit+0xc0>)
 80065b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065b6:	4a0b      	ldr	r2, [pc, #44]	@ (80065e4 <HAL_TIM_Base_MspInit+0xc0>)
 80065b8:	f043 0320 	orr.w	r3, r3, #32
 80065bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80065be:	4b09      	ldr	r3, [pc, #36]	@ (80065e4 <HAL_TIM_Base_MspInit+0xc0>)
 80065c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065c2:	f003 0320 	and.w	r3, r3, #32
 80065c6:	60bb      	str	r3, [r7, #8]
 80065c8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 80065ca:	2200      	movs	r2, #0
 80065cc:	2105      	movs	r1, #5
 80065ce:	2037      	movs	r0, #55	@ 0x37
 80065d0:	f000 ffd4 	bl	800757c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80065d4:	2037      	movs	r0, #55	@ 0x37
 80065d6:	f000 ffed 	bl	80075b4 <HAL_NVIC_EnableIRQ>
}
 80065da:	bf00      	nop
 80065dc:	3718      	adds	r7, #24
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}
 80065e2:	bf00      	nop
 80065e4:	40023800 	.word	0x40023800
 80065e8:	40000400 	.word	0x40000400
 80065ec:	40001000 	.word	0x40001000
 80065f0:	40001400 	.word	0x40001400

080065f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b08a      	sub	sp, #40	@ 0x28
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80065fc:	f107 0314 	add.w	r3, r7, #20
 8006600:	2200      	movs	r2, #0
 8006602:	601a      	str	r2, [r3, #0]
 8006604:	605a      	str	r2, [r3, #4]
 8006606:	609a      	str	r2, [r3, #8]
 8006608:	60da      	str	r2, [r3, #12]
 800660a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006614:	d11e      	bne.n	8006654 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006616:	2300      	movs	r3, #0
 8006618:	613b      	str	r3, [r7, #16]
 800661a:	4b22      	ldr	r3, [pc, #136]	@ (80066a4 <HAL_TIM_MspPostInit+0xb0>)
 800661c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800661e:	4a21      	ldr	r2, [pc, #132]	@ (80066a4 <HAL_TIM_MspPostInit+0xb0>)
 8006620:	f043 0301 	orr.w	r3, r3, #1
 8006624:	6313      	str	r3, [r2, #48]	@ 0x30
 8006626:	4b1f      	ldr	r3, [pc, #124]	@ (80066a4 <HAL_TIM_MspPostInit+0xb0>)
 8006628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800662a:	f003 0301 	and.w	r3, r3, #1
 800662e:	613b      	str	r3, [r7, #16]
 8006630:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = SERVO_1_Pin;
 8006632:	2302      	movs	r3, #2
 8006634:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006636:	2302      	movs	r3, #2
 8006638:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800663a:	2302      	movs	r3, #2
 800663c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800663e:	2300      	movs	r3, #0
 8006640:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006642:	2301      	movs	r3, #1
 8006644:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SERVO_1_GPIO_Port, &GPIO_InitStruct);
 8006646:	f107 0314 	add.w	r3, r7, #20
 800664a:	4619      	mov	r1, r3
 800664c:	4816      	ldr	r0, [pc, #88]	@ (80066a8 <HAL_TIM_MspPostInit+0xb4>)
 800664e:	f001 f851 	bl	80076f4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8006652:	e022      	b.n	800669a <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM3)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a14      	ldr	r2, [pc, #80]	@ (80066ac <HAL_TIM_MspPostInit+0xb8>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d11d      	bne.n	800669a <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800665e:	2300      	movs	r3, #0
 8006660:	60fb      	str	r3, [r7, #12]
 8006662:	4b10      	ldr	r3, [pc, #64]	@ (80066a4 <HAL_TIM_MspPostInit+0xb0>)
 8006664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006666:	4a0f      	ldr	r2, [pc, #60]	@ (80066a4 <HAL_TIM_MspPostInit+0xb0>)
 8006668:	f043 0302 	orr.w	r3, r3, #2
 800666c:	6313      	str	r3, [r2, #48]	@ 0x30
 800666e:	4b0d      	ldr	r3, [pc, #52]	@ (80066a4 <HAL_TIM_MspPostInit+0xb0>)
 8006670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006672:	f003 0302 	and.w	r3, r3, #2
 8006676:	60fb      	str	r3, [r7, #12]
 8006678:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SERVO_2_Pin;
 800667a:	2301      	movs	r3, #1
 800667c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800667e:	2302      	movs	r3, #2
 8006680:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8006682:	2302      	movs	r3, #2
 8006684:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006686:	2300      	movs	r3, #0
 8006688:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800668a:	2302      	movs	r3, #2
 800668c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SERVO_2_GPIO_Port, &GPIO_InitStruct);
 800668e:	f107 0314 	add.w	r3, r7, #20
 8006692:	4619      	mov	r1, r3
 8006694:	4806      	ldr	r0, [pc, #24]	@ (80066b0 <HAL_TIM_MspPostInit+0xbc>)
 8006696:	f001 f82d 	bl	80076f4 <HAL_GPIO_Init>
}
 800669a:	bf00      	nop
 800669c:	3728      	adds	r7, #40	@ 0x28
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd80      	pop	{r7, pc}
 80066a2:	bf00      	nop
 80066a4:	40023800 	.word	0x40023800
 80066a8:	40020000 	.word	0x40020000
 80066ac:	40000400 	.word	0x40000400
 80066b0:	40020400 	.word	0x40020400

080066b4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b08c      	sub	sp, #48	@ 0x30
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80066bc:	f107 031c 	add.w	r3, r7, #28
 80066c0:	2200      	movs	r2, #0
 80066c2:	601a      	str	r2, [r3, #0]
 80066c4:	605a      	str	r2, [r3, #4]
 80066c6:	609a      	str	r2, [r3, #8]
 80066c8:	60da      	str	r2, [r3, #12]
 80066ca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	4a36      	ldr	r2, [pc, #216]	@ (80067ac <HAL_UART_MspInit+0xf8>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d134      	bne.n	8006740 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80066d6:	2300      	movs	r3, #0
 80066d8:	61bb      	str	r3, [r7, #24]
 80066da:	4b35      	ldr	r3, [pc, #212]	@ (80067b0 <HAL_UART_MspInit+0xfc>)
 80066dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066de:	4a34      	ldr	r2, [pc, #208]	@ (80067b0 <HAL_UART_MspInit+0xfc>)
 80066e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80066e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80066e6:	4b32      	ldr	r3, [pc, #200]	@ (80067b0 <HAL_UART_MspInit+0xfc>)
 80066e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066ee:	61bb      	str	r3, [r7, #24]
 80066f0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80066f2:	2300      	movs	r3, #0
 80066f4:	617b      	str	r3, [r7, #20]
 80066f6:	4b2e      	ldr	r3, [pc, #184]	@ (80067b0 <HAL_UART_MspInit+0xfc>)
 80066f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066fa:	4a2d      	ldr	r2, [pc, #180]	@ (80067b0 <HAL_UART_MspInit+0xfc>)
 80066fc:	f043 0301 	orr.w	r3, r3, #1
 8006700:	6313      	str	r3, [r2, #48]	@ 0x30
 8006702:	4b2b      	ldr	r3, [pc, #172]	@ (80067b0 <HAL_UART_MspInit+0xfc>)
 8006704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006706:	f003 0301 	and.w	r3, r3, #1
 800670a:	617b      	str	r3, [r7, #20]
 800670c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800670e:	230c      	movs	r3, #12
 8006710:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006712:	2302      	movs	r3, #2
 8006714:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006716:	2300      	movs	r3, #0
 8006718:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800671a:	2303      	movs	r3, #3
 800671c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800671e:	2307      	movs	r3, #7
 8006720:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006722:	f107 031c 	add.w	r3, r7, #28
 8006726:	4619      	mov	r1, r3
 8006728:	4822      	ldr	r0, [pc, #136]	@ (80067b4 <HAL_UART_MspInit+0x100>)
 800672a:	f000 ffe3 	bl	80076f4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800672e:	2200      	movs	r2, #0
 8006730:	2105      	movs	r1, #5
 8006732:	2026      	movs	r0, #38	@ 0x26
 8006734:	f000 ff22 	bl	800757c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006738:	2026      	movs	r0, #38	@ 0x26
 800673a:	f000 ff3b 	bl	80075b4 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 800673e:	e030      	b.n	80067a2 <HAL_UART_MspInit+0xee>
  else if(huart->Instance==USART6)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4a1c      	ldr	r2, [pc, #112]	@ (80067b8 <HAL_UART_MspInit+0x104>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d12b      	bne.n	80067a2 <HAL_UART_MspInit+0xee>
    __HAL_RCC_USART6_CLK_ENABLE();
 800674a:	2300      	movs	r3, #0
 800674c:	613b      	str	r3, [r7, #16]
 800674e:	4b18      	ldr	r3, [pc, #96]	@ (80067b0 <HAL_UART_MspInit+0xfc>)
 8006750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006752:	4a17      	ldr	r2, [pc, #92]	@ (80067b0 <HAL_UART_MspInit+0xfc>)
 8006754:	f043 0320 	orr.w	r3, r3, #32
 8006758:	6453      	str	r3, [r2, #68]	@ 0x44
 800675a:	4b15      	ldr	r3, [pc, #84]	@ (80067b0 <HAL_UART_MspInit+0xfc>)
 800675c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800675e:	f003 0320 	and.w	r3, r3, #32
 8006762:	613b      	str	r3, [r7, #16]
 8006764:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006766:	2300      	movs	r3, #0
 8006768:	60fb      	str	r3, [r7, #12]
 800676a:	4b11      	ldr	r3, [pc, #68]	@ (80067b0 <HAL_UART_MspInit+0xfc>)
 800676c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800676e:	4a10      	ldr	r2, [pc, #64]	@ (80067b0 <HAL_UART_MspInit+0xfc>)
 8006770:	f043 0304 	orr.w	r3, r3, #4
 8006774:	6313      	str	r3, [r2, #48]	@ 0x30
 8006776:	4b0e      	ldr	r3, [pc, #56]	@ (80067b0 <HAL_UART_MspInit+0xfc>)
 8006778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800677a:	f003 0304 	and.w	r3, r3, #4
 800677e:	60fb      	str	r3, [r7, #12]
 8006780:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006782:	23c0      	movs	r3, #192	@ 0xc0
 8006784:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006786:	2302      	movs	r3, #2
 8006788:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800678a:	2300      	movs	r3, #0
 800678c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800678e:	2303      	movs	r3, #3
 8006790:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8006792:	2308      	movs	r3, #8
 8006794:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006796:	f107 031c 	add.w	r3, r7, #28
 800679a:	4619      	mov	r1, r3
 800679c:	4807      	ldr	r0, [pc, #28]	@ (80067bc <HAL_UART_MspInit+0x108>)
 800679e:	f000 ffa9 	bl	80076f4 <HAL_GPIO_Init>
}
 80067a2:	bf00      	nop
 80067a4:	3730      	adds	r7, #48	@ 0x30
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}
 80067aa:	bf00      	nop
 80067ac:	40004400 	.word	0x40004400
 80067b0:	40023800 	.word	0x40023800
 80067b4:	40020000 	.word	0x40020000
 80067b8:	40011400 	.word	0x40011400
 80067bc:	40020800 	.word	0x40020800

080067c0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b08c      	sub	sp, #48	@ 0x30
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80067c8:	2300      	movs	r3, #0
 80067ca:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80067cc:	2300      	movs	r3, #0
 80067ce:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80067d0:	2300      	movs	r3, #0
 80067d2:	60bb      	str	r3, [r7, #8]
 80067d4:	4b2f      	ldr	r3, [pc, #188]	@ (8006894 <HAL_InitTick+0xd4>)
 80067d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067d8:	4a2e      	ldr	r2, [pc, #184]	@ (8006894 <HAL_InitTick+0xd4>)
 80067da:	f043 0301 	orr.w	r3, r3, #1
 80067de:	6453      	str	r3, [r2, #68]	@ 0x44
 80067e0:	4b2c      	ldr	r3, [pc, #176]	@ (8006894 <HAL_InitTick+0xd4>)
 80067e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067e4:	f003 0301 	and.w	r3, r3, #1
 80067e8:	60bb      	str	r3, [r7, #8]
 80067ea:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80067ec:	f107 020c 	add.w	r2, r7, #12
 80067f0:	f107 0310 	add.w	r3, r7, #16
 80067f4:	4611      	mov	r1, r2
 80067f6:	4618      	mov	r0, r3
 80067f8:	f002 fab8 	bl	8008d6c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80067fc:	f002 faa2 	bl	8008d44 <HAL_RCC_GetPCLK2Freq>
 8006800:	4603      	mov	r3, r0
 8006802:	005b      	lsls	r3, r3, #1
 8006804:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8006806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006808:	4a23      	ldr	r2, [pc, #140]	@ (8006898 <HAL_InitTick+0xd8>)
 800680a:	fba2 2303 	umull	r2, r3, r2, r3
 800680e:	0c9b      	lsrs	r3, r3, #18
 8006810:	3b01      	subs	r3, #1
 8006812:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8006814:	4b21      	ldr	r3, [pc, #132]	@ (800689c <HAL_InitTick+0xdc>)
 8006816:	4a22      	ldr	r2, [pc, #136]	@ (80068a0 <HAL_InitTick+0xe0>)
 8006818:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800681a:	4b20      	ldr	r3, [pc, #128]	@ (800689c <HAL_InitTick+0xdc>)
 800681c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8006820:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8006822:	4a1e      	ldr	r2, [pc, #120]	@ (800689c <HAL_InitTick+0xdc>)
 8006824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006826:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8006828:	4b1c      	ldr	r3, [pc, #112]	@ (800689c <HAL_InitTick+0xdc>)
 800682a:	2200      	movs	r2, #0
 800682c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800682e:	4b1b      	ldr	r3, [pc, #108]	@ (800689c <HAL_InitTick+0xdc>)
 8006830:	2200      	movs	r2, #0
 8006832:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006834:	4b19      	ldr	r3, [pc, #100]	@ (800689c <HAL_InitTick+0xdc>)
 8006836:	2200      	movs	r2, #0
 8006838:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800683a:	4818      	ldr	r0, [pc, #96]	@ (800689c <HAL_InitTick+0xdc>)
 800683c:	f002 ff99 	bl	8009772 <HAL_TIM_Base_Init>
 8006840:	4603      	mov	r3, r0
 8006842:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8006846:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800684a:	2b00      	cmp	r3, #0
 800684c:	d11b      	bne.n	8006886 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800684e:	4813      	ldr	r0, [pc, #76]	@ (800689c <HAL_InitTick+0xdc>)
 8006850:	f002 ffde 	bl	8009810 <HAL_TIM_Base_Start_IT>
 8006854:	4603      	mov	r3, r0
 8006856:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800685a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800685e:	2b00      	cmp	r3, #0
 8006860:	d111      	bne.n	8006886 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8006862:	2019      	movs	r0, #25
 8006864:	f000 fea6 	bl	80075b4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2b0f      	cmp	r3, #15
 800686c:	d808      	bhi.n	8006880 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 800686e:	2200      	movs	r2, #0
 8006870:	6879      	ldr	r1, [r7, #4]
 8006872:	2019      	movs	r0, #25
 8006874:	f000 fe82 	bl	800757c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006878:	4a0a      	ldr	r2, [pc, #40]	@ (80068a4 <HAL_InitTick+0xe4>)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6013      	str	r3, [r2, #0]
 800687e:	e002      	b.n	8006886 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8006880:	2301      	movs	r3, #1
 8006882:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8006886:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800688a:	4618      	mov	r0, r3
 800688c:	3730      	adds	r7, #48	@ 0x30
 800688e:	46bd      	mov	sp, r7
 8006890:	bd80      	pop	{r7, pc}
 8006892:	bf00      	nop
 8006894:	40023800 	.word	0x40023800
 8006898:	431bde83 	.word	0x431bde83
 800689c:	20000b0c 	.word	0x20000b0c
 80068a0:	40010000 	.word	0x40010000
 80068a4:	2000006c 	.word	0x2000006c

080068a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80068a8:	b480      	push	{r7}
 80068aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80068ac:	bf00      	nop
 80068ae:	e7fd      	b.n	80068ac <NMI_Handler+0x4>

080068b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80068b0:	b480      	push	{r7}
 80068b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80068b4:	bf00      	nop
 80068b6:	e7fd      	b.n	80068b4 <HardFault_Handler+0x4>

080068b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80068b8:	b480      	push	{r7}
 80068ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80068bc:	bf00      	nop
 80068be:	e7fd      	b.n	80068bc <MemManage_Handler+0x4>

080068c0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80068c0:	b480      	push	{r7}
 80068c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80068c4:	bf00      	nop
 80068c6:	e7fd      	b.n	80068c4 <BusFault_Handler+0x4>

080068c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80068c8:	b480      	push	{r7}
 80068ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80068cc:	bf00      	nop
 80068ce:	e7fd      	b.n	80068cc <UsageFault_Handler+0x4>

080068d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80068d0:	b480      	push	{r7}
 80068d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80068d4:	bf00      	nop
 80068d6:	46bd      	mov	sp, r7
 80068d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068dc:	4770      	bx	lr
	...

080068e0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80068e4:	4802      	ldr	r0, [pc, #8]	@ (80068f0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80068e6:	f003 f925 	bl	8009b34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80068ea:	bf00      	nop
 80068ec:	bd80      	pop	{r7, pc}
 80068ee:	bf00      	nop
 80068f0:	20000b0c 	.word	0x20000b0c

080068f4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80068f8:	4802      	ldr	r0, [pc, #8]	@ (8006904 <USART2_IRQHandler+0x10>)
 80068fa:	f004 f8fb 	bl	800aaf4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80068fe:	bf00      	nop
 8006900:	bd80      	pop	{r7, pc}
 8006902:	bf00      	nop
 8006904:	200005d8 	.word	0x200005d8

08006908 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800690c:	4802      	ldr	r0, [pc, #8]	@ (8006918 <TIM7_IRQHandler+0x10>)
 800690e:	f003 f911 	bl	8009b34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8006912:	bf00      	nop
 8006914:	bd80      	pop	{r7, pc}
 8006916:	bf00      	nop
 8006918:	20000590 	.word	0x20000590

0800691c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800691c:	b480      	push	{r7}
 800691e:	af00      	add	r7, sp, #0
  return 1;
 8006920:	2301      	movs	r3, #1
}
 8006922:	4618      	mov	r0, r3
 8006924:	46bd      	mov	sp, r7
 8006926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692a:	4770      	bx	lr

0800692c <_kill>:

int _kill(int pid, int sig)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b082      	sub	sp, #8
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
 8006934:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8006936:	f00b f8d9 	bl	8011aec <__errno>
 800693a:	4603      	mov	r3, r0
 800693c:	2216      	movs	r2, #22
 800693e:	601a      	str	r2, [r3, #0]
  return -1;
 8006940:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006944:	4618      	mov	r0, r3
 8006946:	3708      	adds	r7, #8
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}

0800694c <_exit>:

void _exit (int status)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b082      	sub	sp, #8
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8006954:	f04f 31ff 	mov.w	r1, #4294967295
 8006958:	6878      	ldr	r0, [r7, #4]
 800695a:	f7ff ffe7 	bl	800692c <_kill>
  while (1) {}    /* Make sure we hang here */
 800695e:	bf00      	nop
 8006960:	e7fd      	b.n	800695e <_exit+0x12>

08006962 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006962:	b580      	push	{r7, lr}
 8006964:	b086      	sub	sp, #24
 8006966:	af00      	add	r7, sp, #0
 8006968:	60f8      	str	r0, [r7, #12]
 800696a:	60b9      	str	r1, [r7, #8]
 800696c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800696e:	2300      	movs	r3, #0
 8006970:	617b      	str	r3, [r7, #20]
 8006972:	e00a      	b.n	800698a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8006974:	f3af 8000 	nop.w
 8006978:	4601      	mov	r1, r0
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	1c5a      	adds	r2, r3, #1
 800697e:	60ba      	str	r2, [r7, #8]
 8006980:	b2ca      	uxtb	r2, r1
 8006982:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006984:	697b      	ldr	r3, [r7, #20]
 8006986:	3301      	adds	r3, #1
 8006988:	617b      	str	r3, [r7, #20]
 800698a:	697a      	ldr	r2, [r7, #20]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	429a      	cmp	r2, r3
 8006990:	dbf0      	blt.n	8006974 <_read+0x12>
  }

  return len;
 8006992:	687b      	ldr	r3, [r7, #4]
}
 8006994:	4618      	mov	r0, r3
 8006996:	3718      	adds	r7, #24
 8006998:	46bd      	mov	sp, r7
 800699a:	bd80      	pop	{r7, pc}

0800699c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b086      	sub	sp, #24
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	60f8      	str	r0, [r7, #12]
 80069a4:	60b9      	str	r1, [r7, #8]
 80069a6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80069a8:	2300      	movs	r3, #0
 80069aa:	617b      	str	r3, [r7, #20]
 80069ac:	e009      	b.n	80069c2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	1c5a      	adds	r2, r3, #1
 80069b2:	60ba      	str	r2, [r7, #8]
 80069b4:	781b      	ldrb	r3, [r3, #0]
 80069b6:	4618      	mov	r0, r3
 80069b8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	3301      	adds	r3, #1
 80069c0:	617b      	str	r3, [r7, #20]
 80069c2:	697a      	ldr	r2, [r7, #20]
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	429a      	cmp	r2, r3
 80069c8:	dbf1      	blt.n	80069ae <_write+0x12>
  }
  return len;
 80069ca:	687b      	ldr	r3, [r7, #4]
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	3718      	adds	r7, #24
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bd80      	pop	{r7, pc}

080069d4 <_close>:

int _close(int file)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b083      	sub	sp, #12
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80069dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	370c      	adds	r7, #12
 80069e4:	46bd      	mov	sp, r7
 80069e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ea:	4770      	bx	lr

080069ec <_fstat>:


int _fstat(int file, struct stat *st)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b083      	sub	sp, #12
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
 80069f4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80069fc:	605a      	str	r2, [r3, #4]
  return 0;
 80069fe:	2300      	movs	r3, #0
}
 8006a00:	4618      	mov	r0, r3
 8006a02:	370c      	adds	r7, #12
 8006a04:	46bd      	mov	sp, r7
 8006a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0a:	4770      	bx	lr

08006a0c <_isatty>:

int _isatty(int file)
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	b083      	sub	sp, #12
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8006a14:	2301      	movs	r3, #1
}
 8006a16:	4618      	mov	r0, r3
 8006a18:	370c      	adds	r7, #12
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a20:	4770      	bx	lr

08006a22 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006a22:	b480      	push	{r7}
 8006a24:	b085      	sub	sp, #20
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	60f8      	str	r0, [r7, #12]
 8006a2a:	60b9      	str	r1, [r7, #8]
 8006a2c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8006a2e:	2300      	movs	r3, #0
}
 8006a30:	4618      	mov	r0, r3
 8006a32:	3714      	adds	r7, #20
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr

08006a3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b086      	sub	sp, #24
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006a44:	4a14      	ldr	r2, [pc, #80]	@ (8006a98 <_sbrk+0x5c>)
 8006a46:	4b15      	ldr	r3, [pc, #84]	@ (8006a9c <_sbrk+0x60>)
 8006a48:	1ad3      	subs	r3, r2, r3
 8006a4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006a50:	4b13      	ldr	r3, [pc, #76]	@ (8006aa0 <_sbrk+0x64>)
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d102      	bne.n	8006a5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006a58:	4b11      	ldr	r3, [pc, #68]	@ (8006aa0 <_sbrk+0x64>)
 8006a5a:	4a12      	ldr	r2, [pc, #72]	@ (8006aa4 <_sbrk+0x68>)
 8006a5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006a5e:	4b10      	ldr	r3, [pc, #64]	@ (8006aa0 <_sbrk+0x64>)
 8006a60:	681a      	ldr	r2, [r3, #0]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	4413      	add	r3, r2
 8006a66:	693a      	ldr	r2, [r7, #16]
 8006a68:	429a      	cmp	r2, r3
 8006a6a:	d207      	bcs.n	8006a7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006a6c:	f00b f83e 	bl	8011aec <__errno>
 8006a70:	4603      	mov	r3, r0
 8006a72:	220c      	movs	r2, #12
 8006a74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006a76:	f04f 33ff 	mov.w	r3, #4294967295
 8006a7a:	e009      	b.n	8006a90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006a7c:	4b08      	ldr	r3, [pc, #32]	@ (8006aa0 <_sbrk+0x64>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006a82:	4b07      	ldr	r3, [pc, #28]	@ (8006aa0 <_sbrk+0x64>)
 8006a84:	681a      	ldr	r2, [r3, #0]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	4413      	add	r3, r2
 8006a8a:	4a05      	ldr	r2, [pc, #20]	@ (8006aa0 <_sbrk+0x64>)
 8006a8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
}
 8006a90:	4618      	mov	r0, r3
 8006a92:	3718      	adds	r7, #24
 8006a94:	46bd      	mov	sp, r7
 8006a96:	bd80      	pop	{r7, pc}
 8006a98:	20020000 	.word	0x20020000
 8006a9c:	00000400 	.word	0x00000400
 8006aa0:	20000b54 	.word	0x20000b54
 8006aa4:	200055f8 	.word	0x200055f8

08006aa8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006aac:	4b06      	ldr	r3, [pc, #24]	@ (8006ac8 <SystemInit+0x20>)
 8006aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ab2:	4a05      	ldr	r2, [pc, #20]	@ (8006ac8 <SystemInit+0x20>)
 8006ab4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006ab8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006abc:	bf00      	nop
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac4:	4770      	bx	lr
 8006ac6:	bf00      	nop
 8006ac8:	e000ed00 	.word	0xe000ed00

08006acc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006acc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8006b04 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8006ad0:	f7ff ffea 	bl	8006aa8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006ad4:	480c      	ldr	r0, [pc, #48]	@ (8006b08 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8006ad6:	490d      	ldr	r1, [pc, #52]	@ (8006b0c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8006ad8:	4a0d      	ldr	r2, [pc, #52]	@ (8006b10 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8006ada:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006adc:	e002      	b.n	8006ae4 <LoopCopyDataInit>

08006ade <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006ade:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006ae0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006ae2:	3304      	adds	r3, #4

08006ae4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006ae4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006ae6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006ae8:	d3f9      	bcc.n	8006ade <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006aea:	4a0a      	ldr	r2, [pc, #40]	@ (8006b14 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8006aec:	4c0a      	ldr	r4, [pc, #40]	@ (8006b18 <LoopFillZerobss+0x22>)
  movs r3, #0
 8006aee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006af0:	e001      	b.n	8006af6 <LoopFillZerobss>

08006af2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006af2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006af4:	3204      	adds	r2, #4

08006af6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006af6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006af8:	d3fb      	bcc.n	8006af2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8006afa:	f00a fffd 	bl	8011af8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006afe:	f7fe fca1 	bl	8005444 <main>
  bx  lr    
 8006b02:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006b04:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006b08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006b0c:	20000240 	.word	0x20000240
  ldr r2, =_sidata
 8006b10:	08016368 	.word	0x08016368
  ldr r2, =_sbss
 8006b14:	20000240 	.word	0x20000240
  ldr r4, =_ebss
 8006b18:	200055f8 	.word	0x200055f8

08006b1c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006b1c:	e7fe      	b.n	8006b1c <ADC_IRQHandler>
	...

08006b20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006b24:	4b0e      	ldr	r3, [pc, #56]	@ (8006b60 <HAL_Init+0x40>)
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	4a0d      	ldr	r2, [pc, #52]	@ (8006b60 <HAL_Init+0x40>)
 8006b2a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006b2e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006b30:	4b0b      	ldr	r3, [pc, #44]	@ (8006b60 <HAL_Init+0x40>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4a0a      	ldr	r2, [pc, #40]	@ (8006b60 <HAL_Init+0x40>)
 8006b36:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006b3a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006b3c:	4b08      	ldr	r3, [pc, #32]	@ (8006b60 <HAL_Init+0x40>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4a07      	ldr	r2, [pc, #28]	@ (8006b60 <HAL_Init+0x40>)
 8006b42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b46:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006b48:	2003      	movs	r0, #3
 8006b4a:	f000 fd0c 	bl	8007566 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006b4e:	200f      	movs	r0, #15
 8006b50:	f7ff fe36 	bl	80067c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006b54:	f7ff fb8e 	bl	8006274 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006b58:	2300      	movs	r3, #0
}
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	bd80      	pop	{r7, pc}
 8006b5e:	bf00      	nop
 8006b60:	40023c00 	.word	0x40023c00

08006b64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006b64:	b480      	push	{r7}
 8006b66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006b68:	4b06      	ldr	r3, [pc, #24]	@ (8006b84 <HAL_IncTick+0x20>)
 8006b6a:	781b      	ldrb	r3, [r3, #0]
 8006b6c:	461a      	mov	r2, r3
 8006b6e:	4b06      	ldr	r3, [pc, #24]	@ (8006b88 <HAL_IncTick+0x24>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4413      	add	r3, r2
 8006b74:	4a04      	ldr	r2, [pc, #16]	@ (8006b88 <HAL_IncTick+0x24>)
 8006b76:	6013      	str	r3, [r2, #0]
}
 8006b78:	bf00      	nop
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b80:	4770      	bx	lr
 8006b82:	bf00      	nop
 8006b84:	20000070 	.word	0x20000070
 8006b88:	20000b58 	.word	0x20000b58

08006b8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	af00      	add	r7, sp, #0
  return uwTick;
 8006b90:	4b03      	ldr	r3, [pc, #12]	@ (8006ba0 <HAL_GetTick+0x14>)
 8006b92:	681b      	ldr	r3, [r3, #0]
}
 8006b94:	4618      	mov	r0, r3
 8006b96:	46bd      	mov	sp, r7
 8006b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9c:	4770      	bx	lr
 8006b9e:	bf00      	nop
 8006ba0:	20000b58 	.word	0x20000b58

08006ba4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b084      	sub	sp, #16
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006bac:	f7ff ffee 	bl	8006b8c <HAL_GetTick>
 8006bb0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bbc:	d005      	beq.n	8006bca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006bbe:	4b0a      	ldr	r3, [pc, #40]	@ (8006be8 <HAL_Delay+0x44>)
 8006bc0:	781b      	ldrb	r3, [r3, #0]
 8006bc2:	461a      	mov	r2, r3
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	4413      	add	r3, r2
 8006bc8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006bca:	bf00      	nop
 8006bcc:	f7ff ffde 	bl	8006b8c <HAL_GetTick>
 8006bd0:	4602      	mov	r2, r0
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	1ad3      	subs	r3, r2, r3
 8006bd6:	68fa      	ldr	r2, [r7, #12]
 8006bd8:	429a      	cmp	r2, r3
 8006bda:	d8f7      	bhi.n	8006bcc <HAL_Delay+0x28>
  {
  }
}
 8006bdc:	bf00      	nop
 8006bde:	bf00      	nop
 8006be0:	3710      	adds	r7, #16
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bd80      	pop	{r7, pc}
 8006be6:	bf00      	nop
 8006be8:	20000070 	.word	0x20000070

08006bec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b084      	sub	sp, #16
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d101      	bne.n	8006c02 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e033      	b.n	8006c6a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d109      	bne.n	8006c1e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f7ff fb5e 	bl	80062cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2200      	movs	r2, #0
 8006c14:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c22:	f003 0310 	and.w	r3, r3, #16
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d118      	bne.n	8006c5c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c2e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006c32:	f023 0302 	bic.w	r3, r3, #2
 8006c36:	f043 0202 	orr.w	r2, r3, #2
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	f000 fae8 	bl	8007214 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2200      	movs	r2, #0
 8006c48:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c4e:	f023 0303 	bic.w	r3, r3, #3
 8006c52:	f043 0201 	orr.w	r2, r3, #1
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	641a      	str	r2, [r3, #64]	@ 0x40
 8006c5a:	e001      	b.n	8006c60 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2200      	movs	r2, #0
 8006c64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006c68:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	3710      	adds	r7, #16
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	bd80      	pop	{r7, pc}
	...

08006c74 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8006c74:	b480      	push	{r7}
 8006c76:	b085      	sub	sp, #20
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c86:	2b01      	cmp	r3, #1
 8006c88:	d101      	bne.n	8006c8e <HAL_ADC_Start+0x1a>
 8006c8a:	2302      	movs	r3, #2
 8006c8c:	e0b2      	b.n	8006df4 <HAL_ADC_Start+0x180>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2201      	movs	r2, #1
 8006c92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	689b      	ldr	r3, [r3, #8]
 8006c9c:	f003 0301 	and.w	r3, r3, #1
 8006ca0:	2b01      	cmp	r3, #1
 8006ca2:	d018      	beq.n	8006cd6 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	689a      	ldr	r2, [r3, #8]
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f042 0201 	orr.w	r2, r2, #1
 8006cb2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006cb4:	4b52      	ldr	r3, [pc, #328]	@ (8006e00 <HAL_ADC_Start+0x18c>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4a52      	ldr	r2, [pc, #328]	@ (8006e04 <HAL_ADC_Start+0x190>)
 8006cba:	fba2 2303 	umull	r2, r3, r2, r3
 8006cbe:	0c9a      	lsrs	r2, r3, #18
 8006cc0:	4613      	mov	r3, r2
 8006cc2:	005b      	lsls	r3, r3, #1
 8006cc4:	4413      	add	r3, r2
 8006cc6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8006cc8:	e002      	b.n	8006cd0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	3b01      	subs	r3, #1
 8006cce:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d1f9      	bne.n	8006cca <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	689b      	ldr	r3, [r3, #8]
 8006cdc:	f003 0301 	and.w	r3, r3, #1
 8006ce0:	2b01      	cmp	r3, #1
 8006ce2:	d17a      	bne.n	8006dda <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ce8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8006cec:	f023 0301 	bic.w	r3, r3, #1
 8006cf0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d007      	beq.n	8006d16 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d0a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006d0e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d1a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006d1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d22:	d106      	bne.n	8006d32 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d28:	f023 0206 	bic.w	r2, r3, #6
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	645a      	str	r2, [r3, #68]	@ 0x44
 8006d30:	e002      	b.n	8006d38 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2200      	movs	r2, #0
 8006d36:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006d40:	4b31      	ldr	r3, [pc, #196]	@ (8006e08 <HAL_ADC_Start+0x194>)
 8006d42:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8006d4c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	f003 031f 	and.w	r3, r3, #31
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d12a      	bne.n	8006db0 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4a2b      	ldr	r2, [pc, #172]	@ (8006e0c <HAL_ADC_Start+0x198>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d015      	beq.n	8006d90 <HAL_ADC_Start+0x11c>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a29      	ldr	r2, [pc, #164]	@ (8006e10 <HAL_ADC_Start+0x19c>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d105      	bne.n	8006d7a <HAL_ADC_Start+0x106>
 8006d6e:	4b26      	ldr	r3, [pc, #152]	@ (8006e08 <HAL_ADC_Start+0x194>)
 8006d70:	685b      	ldr	r3, [r3, #4]
 8006d72:	f003 031f 	and.w	r3, r3, #31
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d00a      	beq.n	8006d90 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4a25      	ldr	r2, [pc, #148]	@ (8006e14 <HAL_ADC_Start+0x1a0>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d136      	bne.n	8006df2 <HAL_ADC_Start+0x17e>
 8006d84:	4b20      	ldr	r3, [pc, #128]	@ (8006e08 <HAL_ADC_Start+0x194>)
 8006d86:	685b      	ldr	r3, [r3, #4]
 8006d88:	f003 0310 	and.w	r3, r3, #16
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d130      	bne.n	8006df2 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	689b      	ldr	r3, [r3, #8]
 8006d96:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d129      	bne.n	8006df2 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	689a      	ldr	r2, [r3, #8]
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8006dac:	609a      	str	r2, [r3, #8]
 8006dae:	e020      	b.n	8006df2 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a15      	ldr	r2, [pc, #84]	@ (8006e0c <HAL_ADC_Start+0x198>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d11b      	bne.n	8006df2 <HAL_ADC_Start+0x17e>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	689b      	ldr	r3, [r3, #8]
 8006dc0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d114      	bne.n	8006df2 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	689a      	ldr	r2, [r3, #8]
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8006dd6:	609a      	str	r2, [r3, #8]
 8006dd8:	e00b      	b.n	8006df2 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dde:	f043 0210 	orr.w	r2, r3, #16
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dea:	f043 0201 	orr.w	r2, r3, #1
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8006df2:	2300      	movs	r3, #0
}
 8006df4:	4618      	mov	r0, r3
 8006df6:	3714      	adds	r7, #20
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfe:	4770      	bx	lr
 8006e00:	20000068 	.word	0x20000068
 8006e04:	431bde83 	.word	0x431bde83
 8006e08:	40012300 	.word	0x40012300
 8006e0c:	40012000 	.word	0x40012000
 8006e10:	40012100 	.word	0x40012100
 8006e14:	40012200 	.word	0x40012200

08006e18 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b083      	sub	sp, #12
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e26:	2b01      	cmp	r3, #1
 8006e28:	d101      	bne.n	8006e2e <HAL_ADC_Stop+0x16>
 8006e2a:	2302      	movs	r3, #2
 8006e2c:	e021      	b.n	8006e72 <HAL_ADC_Stop+0x5a>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2201      	movs	r2, #1
 8006e32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	689a      	ldr	r2, [r3, #8]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f022 0201 	bic.w	r2, r2, #1
 8006e44:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	689b      	ldr	r3, [r3, #8]
 8006e4c:	f003 0301 	and.w	r3, r3, #1
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d109      	bne.n	8006e68 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e58:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006e5c:	f023 0301 	bic.w	r3, r3, #1
 8006e60:	f043 0201 	orr.w	r2, r3, #1
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8006e70:	2300      	movs	r3, #0
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	370c      	adds	r7, #12
 8006e76:	46bd      	mov	sp, r7
 8006e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7c:	4770      	bx	lr

08006e7e <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8006e7e:	b580      	push	{r7, lr}
 8006e80:	b084      	sub	sp, #16
 8006e82:	af00      	add	r7, sp, #0
 8006e84:	6078      	str	r0, [r7, #4]
 8006e86:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8006e88:	2300      	movs	r3, #0
 8006e8a:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	689b      	ldr	r3, [r3, #8]
 8006e92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e9a:	d113      	bne.n	8006ec4 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	689b      	ldr	r3, [r3, #8]
 8006ea2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8006ea6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006eaa:	d10b      	bne.n	8006ec4 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eb0:	f043 0220 	orr.w	r2, r3, #32
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2200      	movs	r2, #0
 8006ebc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	e063      	b.n	8006f8c <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8006ec4:	f7ff fe62 	bl	8006b8c <HAL_GetTick>
 8006ec8:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8006eca:	e021      	b.n	8006f10 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ed2:	d01d      	beq.n	8006f10 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d007      	beq.n	8006eea <HAL_ADC_PollForConversion+0x6c>
 8006eda:	f7ff fe57 	bl	8006b8c <HAL_GetTick>
 8006ede:	4602      	mov	r2, r0
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	1ad3      	subs	r3, r2, r3
 8006ee4:	683a      	ldr	r2, [r7, #0]
 8006ee6:	429a      	cmp	r2, r3
 8006ee8:	d212      	bcs.n	8006f10 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f003 0302 	and.w	r3, r3, #2
 8006ef4:	2b02      	cmp	r3, #2
 8006ef6:	d00b      	beq.n	8006f10 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006efc:	f043 0204 	orr.w	r2, r3, #4
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2200      	movs	r2, #0
 8006f08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8006f0c:	2303      	movs	r3, #3
 8006f0e:	e03d      	b.n	8006f8c <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f003 0302 	and.w	r3, r3, #2
 8006f1a:	2b02      	cmp	r3, #2
 8006f1c:	d1d6      	bne.n	8006ecc <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f06f 0212 	mvn.w	r2, #18
 8006f26:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f2c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	689b      	ldr	r3, [r3, #8]
 8006f3a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d123      	bne.n	8006f8a <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d11f      	bne.n	8006f8a <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f50:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d006      	beq.n	8006f66 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	689b      	ldr	r3, [r3, #8]
 8006f5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d111      	bne.n	8006f8a <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f6a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f76:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d105      	bne.n	8006f8a <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f82:	f043 0201 	orr.w	r2, r3, #1
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8006f8a:	2300      	movs	r3, #0
}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	3710      	adds	r7, #16
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bd80      	pop	{r7, pc}

08006f94 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8006f94:	b480      	push	{r7}
 8006f96:	b083      	sub	sp, #12
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	370c      	adds	r7, #12
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fac:	4770      	bx	lr
	...

08006fb0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006fb0:	b480      	push	{r7}
 8006fb2:	b085      	sub	sp, #20
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
 8006fb8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8006fba:	2300      	movs	r3, #0
 8006fbc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006fc4:	2b01      	cmp	r3, #1
 8006fc6:	d101      	bne.n	8006fcc <HAL_ADC_ConfigChannel+0x1c>
 8006fc8:	2302      	movs	r3, #2
 8006fca:	e113      	b.n	80071f4 <HAL_ADC_ConfigChannel+0x244>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2201      	movs	r2, #1
 8006fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	2b09      	cmp	r3, #9
 8006fda:	d925      	bls.n	8007028 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	68d9      	ldr	r1, [r3, #12]
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	b29b      	uxth	r3, r3
 8006fe8:	461a      	mov	r2, r3
 8006fea:	4613      	mov	r3, r2
 8006fec:	005b      	lsls	r3, r3, #1
 8006fee:	4413      	add	r3, r2
 8006ff0:	3b1e      	subs	r3, #30
 8006ff2:	2207      	movs	r2, #7
 8006ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ff8:	43da      	mvns	r2, r3
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	400a      	ands	r2, r1
 8007000:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	68d9      	ldr	r1, [r3, #12]
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	689a      	ldr	r2, [r3, #8]
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	b29b      	uxth	r3, r3
 8007012:	4618      	mov	r0, r3
 8007014:	4603      	mov	r3, r0
 8007016:	005b      	lsls	r3, r3, #1
 8007018:	4403      	add	r3, r0
 800701a:	3b1e      	subs	r3, #30
 800701c:	409a      	lsls	r2, r3
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	430a      	orrs	r2, r1
 8007024:	60da      	str	r2, [r3, #12]
 8007026:	e022      	b.n	800706e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	6919      	ldr	r1, [r3, #16]
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	b29b      	uxth	r3, r3
 8007034:	461a      	mov	r2, r3
 8007036:	4613      	mov	r3, r2
 8007038:	005b      	lsls	r3, r3, #1
 800703a:	4413      	add	r3, r2
 800703c:	2207      	movs	r2, #7
 800703e:	fa02 f303 	lsl.w	r3, r2, r3
 8007042:	43da      	mvns	r2, r3
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	400a      	ands	r2, r1
 800704a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	6919      	ldr	r1, [r3, #16]
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	689a      	ldr	r2, [r3, #8]
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	b29b      	uxth	r3, r3
 800705c:	4618      	mov	r0, r3
 800705e:	4603      	mov	r3, r0
 8007060:	005b      	lsls	r3, r3, #1
 8007062:	4403      	add	r3, r0
 8007064:	409a      	lsls	r2, r3
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	430a      	orrs	r2, r1
 800706c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	2b06      	cmp	r3, #6
 8007074:	d824      	bhi.n	80070c0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	685a      	ldr	r2, [r3, #4]
 8007080:	4613      	mov	r3, r2
 8007082:	009b      	lsls	r3, r3, #2
 8007084:	4413      	add	r3, r2
 8007086:	3b05      	subs	r3, #5
 8007088:	221f      	movs	r2, #31
 800708a:	fa02 f303 	lsl.w	r3, r2, r3
 800708e:	43da      	mvns	r2, r3
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	400a      	ands	r2, r1
 8007096:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	b29b      	uxth	r3, r3
 80070a4:	4618      	mov	r0, r3
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	685a      	ldr	r2, [r3, #4]
 80070aa:	4613      	mov	r3, r2
 80070ac:	009b      	lsls	r3, r3, #2
 80070ae:	4413      	add	r3, r2
 80070b0:	3b05      	subs	r3, #5
 80070b2:	fa00 f203 	lsl.w	r2, r0, r3
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	430a      	orrs	r2, r1
 80070bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80070be:	e04c      	b.n	800715a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	685b      	ldr	r3, [r3, #4]
 80070c4:	2b0c      	cmp	r3, #12
 80070c6:	d824      	bhi.n	8007112 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	685a      	ldr	r2, [r3, #4]
 80070d2:	4613      	mov	r3, r2
 80070d4:	009b      	lsls	r3, r3, #2
 80070d6:	4413      	add	r3, r2
 80070d8:	3b23      	subs	r3, #35	@ 0x23
 80070da:	221f      	movs	r2, #31
 80070dc:	fa02 f303 	lsl.w	r3, r2, r3
 80070e0:	43da      	mvns	r2, r3
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	400a      	ands	r2, r1
 80070e8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	b29b      	uxth	r3, r3
 80070f6:	4618      	mov	r0, r3
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	685a      	ldr	r2, [r3, #4]
 80070fc:	4613      	mov	r3, r2
 80070fe:	009b      	lsls	r3, r3, #2
 8007100:	4413      	add	r3, r2
 8007102:	3b23      	subs	r3, #35	@ 0x23
 8007104:	fa00 f203 	lsl.w	r2, r0, r3
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	430a      	orrs	r2, r1
 800710e:	631a      	str	r2, [r3, #48]	@ 0x30
 8007110:	e023      	b.n	800715a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	685a      	ldr	r2, [r3, #4]
 800711c:	4613      	mov	r3, r2
 800711e:	009b      	lsls	r3, r3, #2
 8007120:	4413      	add	r3, r2
 8007122:	3b41      	subs	r3, #65	@ 0x41
 8007124:	221f      	movs	r2, #31
 8007126:	fa02 f303 	lsl.w	r3, r2, r3
 800712a:	43da      	mvns	r2, r3
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	400a      	ands	r2, r1
 8007132:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	b29b      	uxth	r3, r3
 8007140:	4618      	mov	r0, r3
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	685a      	ldr	r2, [r3, #4]
 8007146:	4613      	mov	r3, r2
 8007148:	009b      	lsls	r3, r3, #2
 800714a:	4413      	add	r3, r2
 800714c:	3b41      	subs	r3, #65	@ 0x41
 800714e:	fa00 f203 	lsl.w	r2, r0, r3
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	430a      	orrs	r2, r1
 8007158:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800715a:	4b29      	ldr	r3, [pc, #164]	@ (8007200 <HAL_ADC_ConfigChannel+0x250>)
 800715c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4a28      	ldr	r2, [pc, #160]	@ (8007204 <HAL_ADC_ConfigChannel+0x254>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d10f      	bne.n	8007188 <HAL_ADC_ConfigChannel+0x1d8>
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	2b12      	cmp	r3, #18
 800716e:	d10b      	bne.n	8007188 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	685b      	ldr	r3, [r3, #4]
 8007174:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	685b      	ldr	r3, [r3, #4]
 8007180:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4a1d      	ldr	r2, [pc, #116]	@ (8007204 <HAL_ADC_ConfigChannel+0x254>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d12b      	bne.n	80071ea <HAL_ADC_ConfigChannel+0x23a>
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4a1c      	ldr	r2, [pc, #112]	@ (8007208 <HAL_ADC_ConfigChannel+0x258>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d003      	beq.n	80071a4 <HAL_ADC_ConfigChannel+0x1f4>
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	2b11      	cmp	r3, #17
 80071a2:	d122      	bne.n	80071ea <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	4a11      	ldr	r2, [pc, #68]	@ (8007208 <HAL_ADC_ConfigChannel+0x258>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d111      	bne.n	80071ea <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80071c6:	4b11      	ldr	r3, [pc, #68]	@ (800720c <HAL_ADC_ConfigChannel+0x25c>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	4a11      	ldr	r2, [pc, #68]	@ (8007210 <HAL_ADC_ConfigChannel+0x260>)
 80071cc:	fba2 2303 	umull	r2, r3, r2, r3
 80071d0:	0c9a      	lsrs	r2, r3, #18
 80071d2:	4613      	mov	r3, r2
 80071d4:	009b      	lsls	r3, r3, #2
 80071d6:	4413      	add	r3, r2
 80071d8:	005b      	lsls	r3, r3, #1
 80071da:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80071dc:	e002      	b.n	80071e4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	3b01      	subs	r3, #1
 80071e2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d1f9      	bne.n	80071de <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2200      	movs	r2, #0
 80071ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80071f2:	2300      	movs	r3, #0
}
 80071f4:	4618      	mov	r0, r3
 80071f6:	3714      	adds	r7, #20
 80071f8:	46bd      	mov	sp, r7
 80071fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fe:	4770      	bx	lr
 8007200:	40012300 	.word	0x40012300
 8007204:	40012000 	.word	0x40012000
 8007208:	10000012 	.word	0x10000012
 800720c:	20000068 	.word	0x20000068
 8007210:	431bde83 	.word	0x431bde83

08007214 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007214:	b480      	push	{r7}
 8007216:	b085      	sub	sp, #20
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800721c:	4b79      	ldr	r3, [pc, #484]	@ (8007404 <ADC_Init+0x1f0>)
 800721e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	685a      	ldr	r2, [r3, #4]
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	685b      	ldr	r3, [r3, #4]
 8007234:	431a      	orrs	r2, r3
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	685a      	ldr	r2, [r3, #4]
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007248:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	6859      	ldr	r1, [r3, #4]
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	691b      	ldr	r3, [r3, #16]
 8007254:	021a      	lsls	r2, r3, #8
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	430a      	orrs	r2, r1
 800725c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	685a      	ldr	r2, [r3, #4]
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800726c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	6859      	ldr	r1, [r3, #4]
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	689a      	ldr	r2, [r3, #8]
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	430a      	orrs	r2, r1
 800727e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	689a      	ldr	r2, [r3, #8]
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800728e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	6899      	ldr	r1, [r3, #8]
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	68da      	ldr	r2, [r3, #12]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	430a      	orrs	r2, r1
 80072a0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072a6:	4a58      	ldr	r2, [pc, #352]	@ (8007408 <ADC_Init+0x1f4>)
 80072a8:	4293      	cmp	r3, r2
 80072aa:	d022      	beq.n	80072f2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	689a      	ldr	r2, [r3, #8]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80072ba:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	6899      	ldr	r1, [r3, #8]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	430a      	orrs	r2, r1
 80072cc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	689a      	ldr	r2, [r3, #8]
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80072dc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	6899      	ldr	r1, [r3, #8]
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	430a      	orrs	r2, r1
 80072ee:	609a      	str	r2, [r3, #8]
 80072f0:	e00f      	b.n	8007312 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	689a      	ldr	r2, [r3, #8]
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007300:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	689a      	ldr	r2, [r3, #8]
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8007310:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	689a      	ldr	r2, [r3, #8]
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f022 0202 	bic.w	r2, r2, #2
 8007320:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	6899      	ldr	r1, [r3, #8]
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	7e1b      	ldrb	r3, [r3, #24]
 800732c:	005a      	lsls	r2, r3, #1
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	430a      	orrs	r2, r1
 8007334:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f893 3020 	ldrb.w	r3, [r3, #32]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d01b      	beq.n	8007378 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	685a      	ldr	r2, [r3, #4]
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800734e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	685a      	ldr	r2, [r3, #4]
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800735e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	6859      	ldr	r1, [r3, #4]
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800736a:	3b01      	subs	r3, #1
 800736c:	035a      	lsls	r2, r3, #13
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	430a      	orrs	r2, r1
 8007374:	605a      	str	r2, [r3, #4]
 8007376:	e007      	b.n	8007388 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	685a      	ldr	r2, [r3, #4]
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007386:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8007396:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	69db      	ldr	r3, [r3, #28]
 80073a2:	3b01      	subs	r3, #1
 80073a4:	051a      	lsls	r2, r3, #20
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	430a      	orrs	r2, r1
 80073ac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	689a      	ldr	r2, [r3, #8]
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80073bc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	6899      	ldr	r1, [r3, #8]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80073ca:	025a      	lsls	r2, r3, #9
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	430a      	orrs	r2, r1
 80073d2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	689a      	ldr	r2, [r3, #8]
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80073e2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	6899      	ldr	r1, [r3, #8]
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	695b      	ldr	r3, [r3, #20]
 80073ee:	029a      	lsls	r2, r3, #10
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	430a      	orrs	r2, r1
 80073f6:	609a      	str	r2, [r3, #8]
}
 80073f8:	bf00      	nop
 80073fa:	3714      	adds	r7, #20
 80073fc:	46bd      	mov	sp, r7
 80073fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007402:	4770      	bx	lr
 8007404:	40012300 	.word	0x40012300
 8007408:	0f000001 	.word	0x0f000001

0800740c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800740c:	b480      	push	{r7}
 800740e:	b085      	sub	sp, #20
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	f003 0307 	and.w	r3, r3, #7
 800741a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800741c:	4b0c      	ldr	r3, [pc, #48]	@ (8007450 <__NVIC_SetPriorityGrouping+0x44>)
 800741e:	68db      	ldr	r3, [r3, #12]
 8007420:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007422:	68ba      	ldr	r2, [r7, #8]
 8007424:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007428:	4013      	ands	r3, r2
 800742a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007430:	68bb      	ldr	r3, [r7, #8]
 8007432:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007434:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007438:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800743c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800743e:	4a04      	ldr	r2, [pc, #16]	@ (8007450 <__NVIC_SetPriorityGrouping+0x44>)
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	60d3      	str	r3, [r2, #12]
}
 8007444:	bf00      	nop
 8007446:	3714      	adds	r7, #20
 8007448:	46bd      	mov	sp, r7
 800744a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744e:	4770      	bx	lr
 8007450:	e000ed00 	.word	0xe000ed00

08007454 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007454:	b480      	push	{r7}
 8007456:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007458:	4b04      	ldr	r3, [pc, #16]	@ (800746c <__NVIC_GetPriorityGrouping+0x18>)
 800745a:	68db      	ldr	r3, [r3, #12]
 800745c:	0a1b      	lsrs	r3, r3, #8
 800745e:	f003 0307 	and.w	r3, r3, #7
}
 8007462:	4618      	mov	r0, r3
 8007464:	46bd      	mov	sp, r7
 8007466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746a:	4770      	bx	lr
 800746c:	e000ed00 	.word	0xe000ed00

08007470 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007470:	b480      	push	{r7}
 8007472:	b083      	sub	sp, #12
 8007474:	af00      	add	r7, sp, #0
 8007476:	4603      	mov	r3, r0
 8007478:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800747a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800747e:	2b00      	cmp	r3, #0
 8007480:	db0b      	blt.n	800749a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007482:	79fb      	ldrb	r3, [r7, #7]
 8007484:	f003 021f 	and.w	r2, r3, #31
 8007488:	4907      	ldr	r1, [pc, #28]	@ (80074a8 <__NVIC_EnableIRQ+0x38>)
 800748a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800748e:	095b      	lsrs	r3, r3, #5
 8007490:	2001      	movs	r0, #1
 8007492:	fa00 f202 	lsl.w	r2, r0, r2
 8007496:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800749a:	bf00      	nop
 800749c:	370c      	adds	r7, #12
 800749e:	46bd      	mov	sp, r7
 80074a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a4:	4770      	bx	lr
 80074a6:	bf00      	nop
 80074a8:	e000e100 	.word	0xe000e100

080074ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b083      	sub	sp, #12
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	4603      	mov	r3, r0
 80074b4:	6039      	str	r1, [r7, #0]
 80074b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80074b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	db0a      	blt.n	80074d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	b2da      	uxtb	r2, r3
 80074c4:	490c      	ldr	r1, [pc, #48]	@ (80074f8 <__NVIC_SetPriority+0x4c>)
 80074c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80074ca:	0112      	lsls	r2, r2, #4
 80074cc:	b2d2      	uxtb	r2, r2
 80074ce:	440b      	add	r3, r1
 80074d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80074d4:	e00a      	b.n	80074ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	b2da      	uxtb	r2, r3
 80074da:	4908      	ldr	r1, [pc, #32]	@ (80074fc <__NVIC_SetPriority+0x50>)
 80074dc:	79fb      	ldrb	r3, [r7, #7]
 80074de:	f003 030f 	and.w	r3, r3, #15
 80074e2:	3b04      	subs	r3, #4
 80074e4:	0112      	lsls	r2, r2, #4
 80074e6:	b2d2      	uxtb	r2, r2
 80074e8:	440b      	add	r3, r1
 80074ea:	761a      	strb	r2, [r3, #24]
}
 80074ec:	bf00      	nop
 80074ee:	370c      	adds	r7, #12
 80074f0:	46bd      	mov	sp, r7
 80074f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f6:	4770      	bx	lr
 80074f8:	e000e100 	.word	0xe000e100
 80074fc:	e000ed00 	.word	0xe000ed00

08007500 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007500:	b480      	push	{r7}
 8007502:	b089      	sub	sp, #36	@ 0x24
 8007504:	af00      	add	r7, sp, #0
 8007506:	60f8      	str	r0, [r7, #12]
 8007508:	60b9      	str	r1, [r7, #8]
 800750a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f003 0307 	and.w	r3, r3, #7
 8007512:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007514:	69fb      	ldr	r3, [r7, #28]
 8007516:	f1c3 0307 	rsb	r3, r3, #7
 800751a:	2b04      	cmp	r3, #4
 800751c:	bf28      	it	cs
 800751e:	2304      	movcs	r3, #4
 8007520:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007522:	69fb      	ldr	r3, [r7, #28]
 8007524:	3304      	adds	r3, #4
 8007526:	2b06      	cmp	r3, #6
 8007528:	d902      	bls.n	8007530 <NVIC_EncodePriority+0x30>
 800752a:	69fb      	ldr	r3, [r7, #28]
 800752c:	3b03      	subs	r3, #3
 800752e:	e000      	b.n	8007532 <NVIC_EncodePriority+0x32>
 8007530:	2300      	movs	r3, #0
 8007532:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007534:	f04f 32ff 	mov.w	r2, #4294967295
 8007538:	69bb      	ldr	r3, [r7, #24]
 800753a:	fa02 f303 	lsl.w	r3, r2, r3
 800753e:	43da      	mvns	r2, r3
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	401a      	ands	r2, r3
 8007544:	697b      	ldr	r3, [r7, #20]
 8007546:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007548:	f04f 31ff 	mov.w	r1, #4294967295
 800754c:	697b      	ldr	r3, [r7, #20]
 800754e:	fa01 f303 	lsl.w	r3, r1, r3
 8007552:	43d9      	mvns	r1, r3
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007558:	4313      	orrs	r3, r2
         );
}
 800755a:	4618      	mov	r0, r3
 800755c:	3724      	adds	r7, #36	@ 0x24
 800755e:	46bd      	mov	sp, r7
 8007560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007564:	4770      	bx	lr

08007566 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007566:	b580      	push	{r7, lr}
 8007568:	b082      	sub	sp, #8
 800756a:	af00      	add	r7, sp, #0
 800756c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f7ff ff4c 	bl	800740c <__NVIC_SetPriorityGrouping>
}
 8007574:	bf00      	nop
 8007576:	3708      	adds	r7, #8
 8007578:	46bd      	mov	sp, r7
 800757a:	bd80      	pop	{r7, pc}

0800757c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800757c:	b580      	push	{r7, lr}
 800757e:	b086      	sub	sp, #24
 8007580:	af00      	add	r7, sp, #0
 8007582:	4603      	mov	r3, r0
 8007584:	60b9      	str	r1, [r7, #8]
 8007586:	607a      	str	r2, [r7, #4]
 8007588:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800758a:	2300      	movs	r3, #0
 800758c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800758e:	f7ff ff61 	bl	8007454 <__NVIC_GetPriorityGrouping>
 8007592:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007594:	687a      	ldr	r2, [r7, #4]
 8007596:	68b9      	ldr	r1, [r7, #8]
 8007598:	6978      	ldr	r0, [r7, #20]
 800759a:	f7ff ffb1 	bl	8007500 <NVIC_EncodePriority>
 800759e:	4602      	mov	r2, r0
 80075a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80075a4:	4611      	mov	r1, r2
 80075a6:	4618      	mov	r0, r3
 80075a8:	f7ff ff80 	bl	80074ac <__NVIC_SetPriority>
}
 80075ac:	bf00      	nop
 80075ae:	3718      	adds	r7, #24
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bd80      	pop	{r7, pc}

080075b4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b082      	sub	sp, #8
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	4603      	mov	r3, r0
 80075bc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80075be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075c2:	4618      	mov	r0, r3
 80075c4:	f7ff ff54 	bl	8007470 <__NVIC_EnableIRQ>
}
 80075c8:	bf00      	nop
 80075ca:	3708      	adds	r7, #8
 80075cc:	46bd      	mov	sp, r7
 80075ce:	bd80      	pop	{r7, pc}

080075d0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b084      	sub	sp, #16
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075dc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80075de:	f7ff fad5 	bl	8006b8c <HAL_GetTick>
 80075e2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80075ea:	b2db      	uxtb	r3, r3
 80075ec:	2b02      	cmp	r3, #2
 80075ee:	d008      	beq.n	8007602 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2280      	movs	r2, #128	@ 0x80
 80075f4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2200      	movs	r2, #0
 80075fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80075fe:	2301      	movs	r3, #1
 8007600:	e052      	b.n	80076a8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	681a      	ldr	r2, [r3, #0]
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f022 0216 	bic.w	r2, r2, #22
 8007610:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	695a      	ldr	r2, [r3, #20]
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007620:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007626:	2b00      	cmp	r3, #0
 8007628:	d103      	bne.n	8007632 <HAL_DMA_Abort+0x62>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800762e:	2b00      	cmp	r3, #0
 8007630:	d007      	beq.n	8007642 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	681a      	ldr	r2, [r3, #0]
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f022 0208 	bic.w	r2, r2, #8
 8007640:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	681a      	ldr	r2, [r3, #0]
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f022 0201 	bic.w	r2, r2, #1
 8007650:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007652:	e013      	b.n	800767c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007654:	f7ff fa9a 	bl	8006b8c <HAL_GetTick>
 8007658:	4602      	mov	r2, r0
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	1ad3      	subs	r3, r2, r3
 800765e:	2b05      	cmp	r3, #5
 8007660:	d90c      	bls.n	800767c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2220      	movs	r2, #32
 8007666:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2203      	movs	r2, #3
 800766c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2200      	movs	r2, #0
 8007674:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8007678:	2303      	movs	r3, #3
 800767a:	e015      	b.n	80076a8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f003 0301 	and.w	r3, r3, #1
 8007686:	2b00      	cmp	r3, #0
 8007688:	d1e4      	bne.n	8007654 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800768e:	223f      	movs	r2, #63	@ 0x3f
 8007690:	409a      	lsls	r2, r3
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2201      	movs	r2, #1
 800769a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2200      	movs	r2, #0
 80076a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80076a6:	2300      	movs	r3, #0
}
 80076a8:	4618      	mov	r0, r3
 80076aa:	3710      	adds	r7, #16
 80076ac:	46bd      	mov	sp, r7
 80076ae:	bd80      	pop	{r7, pc}

080076b0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80076b0:	b480      	push	{r7}
 80076b2:	b083      	sub	sp, #12
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80076be:	b2db      	uxtb	r3, r3
 80076c0:	2b02      	cmp	r3, #2
 80076c2:	d004      	beq.n	80076ce <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2280      	movs	r2, #128	@ 0x80
 80076c8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80076ca:	2301      	movs	r3, #1
 80076cc:	e00c      	b.n	80076e8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2205      	movs	r2, #5
 80076d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	681a      	ldr	r2, [r3, #0]
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f022 0201 	bic.w	r2, r2, #1
 80076e4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80076e6:	2300      	movs	r3, #0
}
 80076e8:	4618      	mov	r0, r3
 80076ea:	370c      	adds	r7, #12
 80076ec:	46bd      	mov	sp, r7
 80076ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f2:	4770      	bx	lr

080076f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80076f4:	b480      	push	{r7}
 80076f6:	b089      	sub	sp, #36	@ 0x24
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
 80076fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80076fe:	2300      	movs	r3, #0
 8007700:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007702:	2300      	movs	r3, #0
 8007704:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007706:	2300      	movs	r3, #0
 8007708:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800770a:	2300      	movs	r3, #0
 800770c:	61fb      	str	r3, [r7, #28]
 800770e:	e165      	b.n	80079dc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007710:	2201      	movs	r2, #1
 8007712:	69fb      	ldr	r3, [r7, #28]
 8007714:	fa02 f303 	lsl.w	r3, r2, r3
 8007718:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	697a      	ldr	r2, [r7, #20]
 8007720:	4013      	ands	r3, r2
 8007722:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007724:	693a      	ldr	r2, [r7, #16]
 8007726:	697b      	ldr	r3, [r7, #20]
 8007728:	429a      	cmp	r2, r3
 800772a:	f040 8154 	bne.w	80079d6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	685b      	ldr	r3, [r3, #4]
 8007732:	f003 0303 	and.w	r3, r3, #3
 8007736:	2b01      	cmp	r3, #1
 8007738:	d005      	beq.n	8007746 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	685b      	ldr	r3, [r3, #4]
 800773e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007742:	2b02      	cmp	r3, #2
 8007744:	d130      	bne.n	80077a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	689b      	ldr	r3, [r3, #8]
 800774a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800774c:	69fb      	ldr	r3, [r7, #28]
 800774e:	005b      	lsls	r3, r3, #1
 8007750:	2203      	movs	r2, #3
 8007752:	fa02 f303 	lsl.w	r3, r2, r3
 8007756:	43db      	mvns	r3, r3
 8007758:	69ba      	ldr	r2, [r7, #24]
 800775a:	4013      	ands	r3, r2
 800775c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	68da      	ldr	r2, [r3, #12]
 8007762:	69fb      	ldr	r3, [r7, #28]
 8007764:	005b      	lsls	r3, r3, #1
 8007766:	fa02 f303 	lsl.w	r3, r2, r3
 800776a:	69ba      	ldr	r2, [r7, #24]
 800776c:	4313      	orrs	r3, r2
 800776e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	69ba      	ldr	r2, [r7, #24]
 8007774:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	685b      	ldr	r3, [r3, #4]
 800777a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800777c:	2201      	movs	r2, #1
 800777e:	69fb      	ldr	r3, [r7, #28]
 8007780:	fa02 f303 	lsl.w	r3, r2, r3
 8007784:	43db      	mvns	r3, r3
 8007786:	69ba      	ldr	r2, [r7, #24]
 8007788:	4013      	ands	r3, r2
 800778a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	685b      	ldr	r3, [r3, #4]
 8007790:	091b      	lsrs	r3, r3, #4
 8007792:	f003 0201 	and.w	r2, r3, #1
 8007796:	69fb      	ldr	r3, [r7, #28]
 8007798:	fa02 f303 	lsl.w	r3, r2, r3
 800779c:	69ba      	ldr	r2, [r7, #24]
 800779e:	4313      	orrs	r3, r2
 80077a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	69ba      	ldr	r2, [r7, #24]
 80077a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	685b      	ldr	r3, [r3, #4]
 80077ac:	f003 0303 	and.w	r3, r3, #3
 80077b0:	2b03      	cmp	r3, #3
 80077b2:	d017      	beq.n	80077e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	68db      	ldr	r3, [r3, #12]
 80077b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80077ba:	69fb      	ldr	r3, [r7, #28]
 80077bc:	005b      	lsls	r3, r3, #1
 80077be:	2203      	movs	r2, #3
 80077c0:	fa02 f303 	lsl.w	r3, r2, r3
 80077c4:	43db      	mvns	r3, r3
 80077c6:	69ba      	ldr	r2, [r7, #24]
 80077c8:	4013      	ands	r3, r2
 80077ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	689a      	ldr	r2, [r3, #8]
 80077d0:	69fb      	ldr	r3, [r7, #28]
 80077d2:	005b      	lsls	r3, r3, #1
 80077d4:	fa02 f303 	lsl.w	r3, r2, r3
 80077d8:	69ba      	ldr	r2, [r7, #24]
 80077da:	4313      	orrs	r3, r2
 80077dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	69ba      	ldr	r2, [r7, #24]
 80077e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	685b      	ldr	r3, [r3, #4]
 80077e8:	f003 0303 	and.w	r3, r3, #3
 80077ec:	2b02      	cmp	r3, #2
 80077ee:	d123      	bne.n	8007838 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80077f0:	69fb      	ldr	r3, [r7, #28]
 80077f2:	08da      	lsrs	r2, r3, #3
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	3208      	adds	r2, #8
 80077f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80077fe:	69fb      	ldr	r3, [r7, #28]
 8007800:	f003 0307 	and.w	r3, r3, #7
 8007804:	009b      	lsls	r3, r3, #2
 8007806:	220f      	movs	r2, #15
 8007808:	fa02 f303 	lsl.w	r3, r2, r3
 800780c:	43db      	mvns	r3, r3
 800780e:	69ba      	ldr	r2, [r7, #24]
 8007810:	4013      	ands	r3, r2
 8007812:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	691a      	ldr	r2, [r3, #16]
 8007818:	69fb      	ldr	r3, [r7, #28]
 800781a:	f003 0307 	and.w	r3, r3, #7
 800781e:	009b      	lsls	r3, r3, #2
 8007820:	fa02 f303 	lsl.w	r3, r2, r3
 8007824:	69ba      	ldr	r2, [r7, #24]
 8007826:	4313      	orrs	r3, r2
 8007828:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800782a:	69fb      	ldr	r3, [r7, #28]
 800782c:	08da      	lsrs	r2, r3, #3
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	3208      	adds	r2, #8
 8007832:	69b9      	ldr	r1, [r7, #24]
 8007834:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800783e:	69fb      	ldr	r3, [r7, #28]
 8007840:	005b      	lsls	r3, r3, #1
 8007842:	2203      	movs	r2, #3
 8007844:	fa02 f303 	lsl.w	r3, r2, r3
 8007848:	43db      	mvns	r3, r3
 800784a:	69ba      	ldr	r2, [r7, #24]
 800784c:	4013      	ands	r3, r2
 800784e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	685b      	ldr	r3, [r3, #4]
 8007854:	f003 0203 	and.w	r2, r3, #3
 8007858:	69fb      	ldr	r3, [r7, #28]
 800785a:	005b      	lsls	r3, r3, #1
 800785c:	fa02 f303 	lsl.w	r3, r2, r3
 8007860:	69ba      	ldr	r2, [r7, #24]
 8007862:	4313      	orrs	r3, r2
 8007864:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	69ba      	ldr	r2, [r7, #24]
 800786a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	685b      	ldr	r3, [r3, #4]
 8007870:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007874:	2b00      	cmp	r3, #0
 8007876:	f000 80ae 	beq.w	80079d6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800787a:	2300      	movs	r3, #0
 800787c:	60fb      	str	r3, [r7, #12]
 800787e:	4b5d      	ldr	r3, [pc, #372]	@ (80079f4 <HAL_GPIO_Init+0x300>)
 8007880:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007882:	4a5c      	ldr	r2, [pc, #368]	@ (80079f4 <HAL_GPIO_Init+0x300>)
 8007884:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007888:	6453      	str	r3, [r2, #68]	@ 0x44
 800788a:	4b5a      	ldr	r3, [pc, #360]	@ (80079f4 <HAL_GPIO_Init+0x300>)
 800788c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800788e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007892:	60fb      	str	r3, [r7, #12]
 8007894:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007896:	4a58      	ldr	r2, [pc, #352]	@ (80079f8 <HAL_GPIO_Init+0x304>)
 8007898:	69fb      	ldr	r3, [r7, #28]
 800789a:	089b      	lsrs	r3, r3, #2
 800789c:	3302      	adds	r3, #2
 800789e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80078a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80078a4:	69fb      	ldr	r3, [r7, #28]
 80078a6:	f003 0303 	and.w	r3, r3, #3
 80078aa:	009b      	lsls	r3, r3, #2
 80078ac:	220f      	movs	r2, #15
 80078ae:	fa02 f303 	lsl.w	r3, r2, r3
 80078b2:	43db      	mvns	r3, r3
 80078b4:	69ba      	ldr	r2, [r7, #24]
 80078b6:	4013      	ands	r3, r2
 80078b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	4a4f      	ldr	r2, [pc, #316]	@ (80079fc <HAL_GPIO_Init+0x308>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	d025      	beq.n	800790e <HAL_GPIO_Init+0x21a>
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	4a4e      	ldr	r2, [pc, #312]	@ (8007a00 <HAL_GPIO_Init+0x30c>)
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d01f      	beq.n	800790a <HAL_GPIO_Init+0x216>
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	4a4d      	ldr	r2, [pc, #308]	@ (8007a04 <HAL_GPIO_Init+0x310>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d019      	beq.n	8007906 <HAL_GPIO_Init+0x212>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	4a4c      	ldr	r2, [pc, #304]	@ (8007a08 <HAL_GPIO_Init+0x314>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d013      	beq.n	8007902 <HAL_GPIO_Init+0x20e>
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	4a4b      	ldr	r2, [pc, #300]	@ (8007a0c <HAL_GPIO_Init+0x318>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d00d      	beq.n	80078fe <HAL_GPIO_Init+0x20a>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	4a4a      	ldr	r2, [pc, #296]	@ (8007a10 <HAL_GPIO_Init+0x31c>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d007      	beq.n	80078fa <HAL_GPIO_Init+0x206>
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	4a49      	ldr	r2, [pc, #292]	@ (8007a14 <HAL_GPIO_Init+0x320>)
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d101      	bne.n	80078f6 <HAL_GPIO_Init+0x202>
 80078f2:	2306      	movs	r3, #6
 80078f4:	e00c      	b.n	8007910 <HAL_GPIO_Init+0x21c>
 80078f6:	2307      	movs	r3, #7
 80078f8:	e00a      	b.n	8007910 <HAL_GPIO_Init+0x21c>
 80078fa:	2305      	movs	r3, #5
 80078fc:	e008      	b.n	8007910 <HAL_GPIO_Init+0x21c>
 80078fe:	2304      	movs	r3, #4
 8007900:	e006      	b.n	8007910 <HAL_GPIO_Init+0x21c>
 8007902:	2303      	movs	r3, #3
 8007904:	e004      	b.n	8007910 <HAL_GPIO_Init+0x21c>
 8007906:	2302      	movs	r3, #2
 8007908:	e002      	b.n	8007910 <HAL_GPIO_Init+0x21c>
 800790a:	2301      	movs	r3, #1
 800790c:	e000      	b.n	8007910 <HAL_GPIO_Init+0x21c>
 800790e:	2300      	movs	r3, #0
 8007910:	69fa      	ldr	r2, [r7, #28]
 8007912:	f002 0203 	and.w	r2, r2, #3
 8007916:	0092      	lsls	r2, r2, #2
 8007918:	4093      	lsls	r3, r2
 800791a:	69ba      	ldr	r2, [r7, #24]
 800791c:	4313      	orrs	r3, r2
 800791e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007920:	4935      	ldr	r1, [pc, #212]	@ (80079f8 <HAL_GPIO_Init+0x304>)
 8007922:	69fb      	ldr	r3, [r7, #28]
 8007924:	089b      	lsrs	r3, r3, #2
 8007926:	3302      	adds	r3, #2
 8007928:	69ba      	ldr	r2, [r7, #24]
 800792a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800792e:	4b3a      	ldr	r3, [pc, #232]	@ (8007a18 <HAL_GPIO_Init+0x324>)
 8007930:	689b      	ldr	r3, [r3, #8]
 8007932:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007934:	693b      	ldr	r3, [r7, #16]
 8007936:	43db      	mvns	r3, r3
 8007938:	69ba      	ldr	r2, [r7, #24]
 800793a:	4013      	ands	r3, r2
 800793c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	685b      	ldr	r3, [r3, #4]
 8007942:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007946:	2b00      	cmp	r3, #0
 8007948:	d003      	beq.n	8007952 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800794a:	69ba      	ldr	r2, [r7, #24]
 800794c:	693b      	ldr	r3, [r7, #16]
 800794e:	4313      	orrs	r3, r2
 8007950:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007952:	4a31      	ldr	r2, [pc, #196]	@ (8007a18 <HAL_GPIO_Init+0x324>)
 8007954:	69bb      	ldr	r3, [r7, #24]
 8007956:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007958:	4b2f      	ldr	r3, [pc, #188]	@ (8007a18 <HAL_GPIO_Init+0x324>)
 800795a:	68db      	ldr	r3, [r3, #12]
 800795c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800795e:	693b      	ldr	r3, [r7, #16]
 8007960:	43db      	mvns	r3, r3
 8007962:	69ba      	ldr	r2, [r7, #24]
 8007964:	4013      	ands	r3, r2
 8007966:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	685b      	ldr	r3, [r3, #4]
 800796c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007970:	2b00      	cmp	r3, #0
 8007972:	d003      	beq.n	800797c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8007974:	69ba      	ldr	r2, [r7, #24]
 8007976:	693b      	ldr	r3, [r7, #16]
 8007978:	4313      	orrs	r3, r2
 800797a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800797c:	4a26      	ldr	r2, [pc, #152]	@ (8007a18 <HAL_GPIO_Init+0x324>)
 800797e:	69bb      	ldr	r3, [r7, #24]
 8007980:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007982:	4b25      	ldr	r3, [pc, #148]	@ (8007a18 <HAL_GPIO_Init+0x324>)
 8007984:	685b      	ldr	r3, [r3, #4]
 8007986:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007988:	693b      	ldr	r3, [r7, #16]
 800798a:	43db      	mvns	r3, r3
 800798c:	69ba      	ldr	r2, [r7, #24]
 800798e:	4013      	ands	r3, r2
 8007990:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007992:	683b      	ldr	r3, [r7, #0]
 8007994:	685b      	ldr	r3, [r3, #4]
 8007996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800799a:	2b00      	cmp	r3, #0
 800799c:	d003      	beq.n	80079a6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800799e:	69ba      	ldr	r2, [r7, #24]
 80079a0:	693b      	ldr	r3, [r7, #16]
 80079a2:	4313      	orrs	r3, r2
 80079a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80079a6:	4a1c      	ldr	r2, [pc, #112]	@ (8007a18 <HAL_GPIO_Init+0x324>)
 80079a8:	69bb      	ldr	r3, [r7, #24]
 80079aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80079ac:	4b1a      	ldr	r3, [pc, #104]	@ (8007a18 <HAL_GPIO_Init+0x324>)
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80079b2:	693b      	ldr	r3, [r7, #16]
 80079b4:	43db      	mvns	r3, r3
 80079b6:	69ba      	ldr	r2, [r7, #24]
 80079b8:	4013      	ands	r3, r2
 80079ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	685b      	ldr	r3, [r3, #4]
 80079c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d003      	beq.n	80079d0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80079c8:	69ba      	ldr	r2, [r7, #24]
 80079ca:	693b      	ldr	r3, [r7, #16]
 80079cc:	4313      	orrs	r3, r2
 80079ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80079d0:	4a11      	ldr	r2, [pc, #68]	@ (8007a18 <HAL_GPIO_Init+0x324>)
 80079d2:	69bb      	ldr	r3, [r7, #24]
 80079d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80079d6:	69fb      	ldr	r3, [r7, #28]
 80079d8:	3301      	adds	r3, #1
 80079da:	61fb      	str	r3, [r7, #28]
 80079dc:	69fb      	ldr	r3, [r7, #28]
 80079de:	2b0f      	cmp	r3, #15
 80079e0:	f67f ae96 	bls.w	8007710 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80079e4:	bf00      	nop
 80079e6:	bf00      	nop
 80079e8:	3724      	adds	r7, #36	@ 0x24
 80079ea:	46bd      	mov	sp, r7
 80079ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f0:	4770      	bx	lr
 80079f2:	bf00      	nop
 80079f4:	40023800 	.word	0x40023800
 80079f8:	40013800 	.word	0x40013800
 80079fc:	40020000 	.word	0x40020000
 8007a00:	40020400 	.word	0x40020400
 8007a04:	40020800 	.word	0x40020800
 8007a08:	40020c00 	.word	0x40020c00
 8007a0c:	40021000 	.word	0x40021000
 8007a10:	40021400 	.word	0x40021400
 8007a14:	40021800 	.word	0x40021800
 8007a18:	40013c00 	.word	0x40013c00

08007a1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	b083      	sub	sp, #12
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
 8007a24:	460b      	mov	r3, r1
 8007a26:	807b      	strh	r3, [r7, #2]
 8007a28:	4613      	mov	r3, r2
 8007a2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007a2c:	787b      	ldrb	r3, [r7, #1]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d003      	beq.n	8007a3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007a32:	887a      	ldrh	r2, [r7, #2]
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007a38:	e003      	b.n	8007a42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007a3a:	887b      	ldrh	r3, [r7, #2]
 8007a3c:	041a      	lsls	r2, r3, #16
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	619a      	str	r2, [r3, #24]
}
 8007a42:	bf00      	nop
 8007a44:	370c      	adds	r7, #12
 8007a46:	46bd      	mov	sp, r7
 8007a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4c:	4770      	bx	lr
	...

08007a50 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007a50:	b580      	push	{r7, lr}
 8007a52:	b084      	sub	sp, #16
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d101      	bne.n	8007a62 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007a5e:	2301      	movs	r3, #1
 8007a60:	e12b      	b.n	8007cba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a68:	b2db      	uxtb	r3, r3
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d106      	bne.n	8007a7c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2200      	movs	r2, #0
 8007a72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	f7fe fc6c 	bl	8006354 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2224      	movs	r2, #36	@ 0x24
 8007a80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	681a      	ldr	r2, [r3, #0]
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f022 0201 	bic.w	r2, r2, #1
 8007a92:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	681a      	ldr	r2, [r3, #0]
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007aa2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	681a      	ldr	r2, [r3, #0]
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007ab2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007ab4:	f001 f932 	bl	8008d1c <HAL_RCC_GetPCLK1Freq>
 8007ab8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	685b      	ldr	r3, [r3, #4]
 8007abe:	4a81      	ldr	r2, [pc, #516]	@ (8007cc4 <HAL_I2C_Init+0x274>)
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d807      	bhi.n	8007ad4 <HAL_I2C_Init+0x84>
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	4a80      	ldr	r2, [pc, #512]	@ (8007cc8 <HAL_I2C_Init+0x278>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	bf94      	ite	ls
 8007acc:	2301      	movls	r3, #1
 8007ace:	2300      	movhi	r3, #0
 8007ad0:	b2db      	uxtb	r3, r3
 8007ad2:	e006      	b.n	8007ae2 <HAL_I2C_Init+0x92>
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	4a7d      	ldr	r2, [pc, #500]	@ (8007ccc <HAL_I2C_Init+0x27c>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	bf94      	ite	ls
 8007adc:	2301      	movls	r3, #1
 8007ade:	2300      	movhi	r3, #0
 8007ae0:	b2db      	uxtb	r3, r3
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d001      	beq.n	8007aea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	e0e7      	b.n	8007cba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	4a78      	ldr	r2, [pc, #480]	@ (8007cd0 <HAL_I2C_Init+0x280>)
 8007aee:	fba2 2303 	umull	r2, r3, r2, r3
 8007af2:	0c9b      	lsrs	r3, r3, #18
 8007af4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	685b      	ldr	r3, [r3, #4]
 8007afc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	68ba      	ldr	r2, [r7, #8]
 8007b06:	430a      	orrs	r2, r1
 8007b08:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	6a1b      	ldr	r3, [r3, #32]
 8007b10:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	685b      	ldr	r3, [r3, #4]
 8007b18:	4a6a      	ldr	r2, [pc, #424]	@ (8007cc4 <HAL_I2C_Init+0x274>)
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d802      	bhi.n	8007b24 <HAL_I2C_Init+0xd4>
 8007b1e:	68bb      	ldr	r3, [r7, #8]
 8007b20:	3301      	adds	r3, #1
 8007b22:	e009      	b.n	8007b38 <HAL_I2C_Init+0xe8>
 8007b24:	68bb      	ldr	r3, [r7, #8]
 8007b26:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8007b2a:	fb02 f303 	mul.w	r3, r2, r3
 8007b2e:	4a69      	ldr	r2, [pc, #420]	@ (8007cd4 <HAL_I2C_Init+0x284>)
 8007b30:	fba2 2303 	umull	r2, r3, r2, r3
 8007b34:	099b      	lsrs	r3, r3, #6
 8007b36:	3301      	adds	r3, #1
 8007b38:	687a      	ldr	r2, [r7, #4]
 8007b3a:	6812      	ldr	r2, [r2, #0]
 8007b3c:	430b      	orrs	r3, r1
 8007b3e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	69db      	ldr	r3, [r3, #28]
 8007b46:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8007b4a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	685b      	ldr	r3, [r3, #4]
 8007b52:	495c      	ldr	r1, [pc, #368]	@ (8007cc4 <HAL_I2C_Init+0x274>)
 8007b54:	428b      	cmp	r3, r1
 8007b56:	d819      	bhi.n	8007b8c <HAL_I2C_Init+0x13c>
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	1e59      	subs	r1, r3, #1
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	685b      	ldr	r3, [r3, #4]
 8007b60:	005b      	lsls	r3, r3, #1
 8007b62:	fbb1 f3f3 	udiv	r3, r1, r3
 8007b66:	1c59      	adds	r1, r3, #1
 8007b68:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007b6c:	400b      	ands	r3, r1
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d00a      	beq.n	8007b88 <HAL_I2C_Init+0x138>
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	1e59      	subs	r1, r3, #1
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	685b      	ldr	r3, [r3, #4]
 8007b7a:	005b      	lsls	r3, r3, #1
 8007b7c:	fbb1 f3f3 	udiv	r3, r1, r3
 8007b80:	3301      	adds	r3, #1
 8007b82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007b86:	e051      	b.n	8007c2c <HAL_I2C_Init+0x1dc>
 8007b88:	2304      	movs	r3, #4
 8007b8a:	e04f      	b.n	8007c2c <HAL_I2C_Init+0x1dc>
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	689b      	ldr	r3, [r3, #8]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d111      	bne.n	8007bb8 <HAL_I2C_Init+0x168>
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	1e58      	subs	r0, r3, #1
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	6859      	ldr	r1, [r3, #4]
 8007b9c:	460b      	mov	r3, r1
 8007b9e:	005b      	lsls	r3, r3, #1
 8007ba0:	440b      	add	r3, r1
 8007ba2:	fbb0 f3f3 	udiv	r3, r0, r3
 8007ba6:	3301      	adds	r3, #1
 8007ba8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	bf0c      	ite	eq
 8007bb0:	2301      	moveq	r3, #1
 8007bb2:	2300      	movne	r3, #0
 8007bb4:	b2db      	uxtb	r3, r3
 8007bb6:	e012      	b.n	8007bde <HAL_I2C_Init+0x18e>
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	1e58      	subs	r0, r3, #1
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	6859      	ldr	r1, [r3, #4]
 8007bc0:	460b      	mov	r3, r1
 8007bc2:	009b      	lsls	r3, r3, #2
 8007bc4:	440b      	add	r3, r1
 8007bc6:	0099      	lsls	r1, r3, #2
 8007bc8:	440b      	add	r3, r1
 8007bca:	fbb0 f3f3 	udiv	r3, r0, r3
 8007bce:	3301      	adds	r3, #1
 8007bd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	bf0c      	ite	eq
 8007bd8:	2301      	moveq	r3, #1
 8007bda:	2300      	movne	r3, #0
 8007bdc:	b2db      	uxtb	r3, r3
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d001      	beq.n	8007be6 <HAL_I2C_Init+0x196>
 8007be2:	2301      	movs	r3, #1
 8007be4:	e022      	b.n	8007c2c <HAL_I2C_Init+0x1dc>
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	689b      	ldr	r3, [r3, #8]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d10e      	bne.n	8007c0c <HAL_I2C_Init+0x1bc>
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	1e58      	subs	r0, r3, #1
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6859      	ldr	r1, [r3, #4]
 8007bf6:	460b      	mov	r3, r1
 8007bf8:	005b      	lsls	r3, r3, #1
 8007bfa:	440b      	add	r3, r1
 8007bfc:	fbb0 f3f3 	udiv	r3, r0, r3
 8007c00:	3301      	adds	r3, #1
 8007c02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007c06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c0a:	e00f      	b.n	8007c2c <HAL_I2C_Init+0x1dc>
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	1e58      	subs	r0, r3, #1
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6859      	ldr	r1, [r3, #4]
 8007c14:	460b      	mov	r3, r1
 8007c16:	009b      	lsls	r3, r3, #2
 8007c18:	440b      	add	r3, r1
 8007c1a:	0099      	lsls	r1, r3, #2
 8007c1c:	440b      	add	r3, r1
 8007c1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007c22:	3301      	adds	r3, #1
 8007c24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007c28:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007c2c:	6879      	ldr	r1, [r7, #4]
 8007c2e:	6809      	ldr	r1, [r1, #0]
 8007c30:	4313      	orrs	r3, r2
 8007c32:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	69da      	ldr	r2, [r3, #28]
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6a1b      	ldr	r3, [r3, #32]
 8007c46:	431a      	orrs	r2, r3
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	430a      	orrs	r2, r1
 8007c4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8007c5a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007c5e:	687a      	ldr	r2, [r7, #4]
 8007c60:	6911      	ldr	r1, [r2, #16]
 8007c62:	687a      	ldr	r2, [r7, #4]
 8007c64:	68d2      	ldr	r2, [r2, #12]
 8007c66:	4311      	orrs	r1, r2
 8007c68:	687a      	ldr	r2, [r7, #4]
 8007c6a:	6812      	ldr	r2, [r2, #0]
 8007c6c:	430b      	orrs	r3, r1
 8007c6e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	68db      	ldr	r3, [r3, #12]
 8007c76:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	695a      	ldr	r2, [r3, #20]
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	699b      	ldr	r3, [r3, #24]
 8007c82:	431a      	orrs	r2, r3
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	430a      	orrs	r2, r1
 8007c8a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	681a      	ldr	r2, [r3, #0]
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f042 0201 	orr.w	r2, r2, #1
 8007c9a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2220      	movs	r2, #32
 8007ca6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2200      	movs	r2, #0
 8007cae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007cb8:	2300      	movs	r3, #0
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	3710      	adds	r7, #16
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd80      	pop	{r7, pc}
 8007cc2:	bf00      	nop
 8007cc4:	000186a0 	.word	0x000186a0
 8007cc8:	001e847f 	.word	0x001e847f
 8007ccc:	003d08ff 	.word	0x003d08ff
 8007cd0:	431bde83 	.word	0x431bde83
 8007cd4:	10624dd3 	.word	0x10624dd3

08007cd8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b088      	sub	sp, #32
 8007cdc:	af02      	add	r7, sp, #8
 8007cde:	60f8      	str	r0, [r7, #12]
 8007ce0:	4608      	mov	r0, r1
 8007ce2:	4611      	mov	r1, r2
 8007ce4:	461a      	mov	r2, r3
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	817b      	strh	r3, [r7, #10]
 8007cea:	460b      	mov	r3, r1
 8007cec:	813b      	strh	r3, [r7, #8]
 8007cee:	4613      	mov	r3, r2
 8007cf0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007cf2:	f7fe ff4b 	bl	8006b8c <HAL_GetTick>
 8007cf6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007cfe:	b2db      	uxtb	r3, r3
 8007d00:	2b20      	cmp	r3, #32
 8007d02:	f040 80d9 	bne.w	8007eb8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007d06:	697b      	ldr	r3, [r7, #20]
 8007d08:	9300      	str	r3, [sp, #0]
 8007d0a:	2319      	movs	r3, #25
 8007d0c:	2201      	movs	r2, #1
 8007d0e:	496d      	ldr	r1, [pc, #436]	@ (8007ec4 <HAL_I2C_Mem_Write+0x1ec>)
 8007d10:	68f8      	ldr	r0, [r7, #12]
 8007d12:	f000 fc8b 	bl	800862c <I2C_WaitOnFlagUntilTimeout>
 8007d16:	4603      	mov	r3, r0
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d001      	beq.n	8007d20 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007d1c:	2302      	movs	r3, #2
 8007d1e:	e0cc      	b.n	8007eba <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d26:	2b01      	cmp	r3, #1
 8007d28:	d101      	bne.n	8007d2e <HAL_I2C_Mem_Write+0x56>
 8007d2a:	2302      	movs	r3, #2
 8007d2c:	e0c5      	b.n	8007eba <HAL_I2C_Mem_Write+0x1e2>
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2201      	movs	r2, #1
 8007d32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f003 0301 	and.w	r3, r3, #1
 8007d40:	2b01      	cmp	r3, #1
 8007d42:	d007      	beq.n	8007d54 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	681a      	ldr	r2, [r3, #0]
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f042 0201 	orr.w	r2, r2, #1
 8007d52:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	681a      	ldr	r2, [r3, #0]
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007d62:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2221      	movs	r2, #33	@ 0x21
 8007d68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	2240      	movs	r2, #64	@ 0x40
 8007d70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	2200      	movs	r2, #0
 8007d78:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	6a3a      	ldr	r2, [r7, #32]
 8007d7e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007d84:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d8a:	b29a      	uxth	r2, r3
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	4a4d      	ldr	r2, [pc, #308]	@ (8007ec8 <HAL_I2C_Mem_Write+0x1f0>)
 8007d94:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007d96:	88f8      	ldrh	r0, [r7, #6]
 8007d98:	893a      	ldrh	r2, [r7, #8]
 8007d9a:	8979      	ldrh	r1, [r7, #10]
 8007d9c:	697b      	ldr	r3, [r7, #20]
 8007d9e:	9301      	str	r3, [sp, #4]
 8007da0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007da2:	9300      	str	r3, [sp, #0]
 8007da4:	4603      	mov	r3, r0
 8007da6:	68f8      	ldr	r0, [r7, #12]
 8007da8:	f000 fac2 	bl	8008330 <I2C_RequestMemoryWrite>
 8007dac:	4603      	mov	r3, r0
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d052      	beq.n	8007e58 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007db2:	2301      	movs	r3, #1
 8007db4:	e081      	b.n	8007eba <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007db6:	697a      	ldr	r2, [r7, #20]
 8007db8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007dba:	68f8      	ldr	r0, [r7, #12]
 8007dbc:	f000 fd50 	bl	8008860 <I2C_WaitOnTXEFlagUntilTimeout>
 8007dc0:	4603      	mov	r3, r0
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d00d      	beq.n	8007de2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dca:	2b04      	cmp	r3, #4
 8007dcc:	d107      	bne.n	8007dde <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	681a      	ldr	r2, [r3, #0]
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007ddc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007dde:	2301      	movs	r3, #1
 8007de0:	e06b      	b.n	8007eba <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007de6:	781a      	ldrb	r2, [r3, #0]
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007df2:	1c5a      	adds	r2, r3, #1
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007dfc:	3b01      	subs	r3, #1
 8007dfe:	b29a      	uxth	r2, r3
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e08:	b29b      	uxth	r3, r3
 8007e0a:	3b01      	subs	r3, #1
 8007e0c:	b29a      	uxth	r2, r3
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	695b      	ldr	r3, [r3, #20]
 8007e18:	f003 0304 	and.w	r3, r3, #4
 8007e1c:	2b04      	cmp	r3, #4
 8007e1e:	d11b      	bne.n	8007e58 <HAL_I2C_Mem_Write+0x180>
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d017      	beq.n	8007e58 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e2c:	781a      	ldrb	r2, [r3, #0]
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e38:	1c5a      	adds	r2, r3, #1
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e42:	3b01      	subs	r3, #1
 8007e44:	b29a      	uxth	r2, r3
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e4e:	b29b      	uxth	r3, r3
 8007e50:	3b01      	subs	r3, #1
 8007e52:	b29a      	uxth	r2, r3
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d1aa      	bne.n	8007db6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007e60:	697a      	ldr	r2, [r7, #20]
 8007e62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007e64:	68f8      	ldr	r0, [r7, #12]
 8007e66:	f000 fd43 	bl	80088f0 <I2C_WaitOnBTFFlagUntilTimeout>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d00d      	beq.n	8007e8c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e74:	2b04      	cmp	r3, #4
 8007e76:	d107      	bne.n	8007e88 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	681a      	ldr	r2, [r3, #0]
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007e86:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007e88:	2301      	movs	r3, #1
 8007e8a:	e016      	b.n	8007eba <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	681a      	ldr	r2, [r3, #0]
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007e9a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	2220      	movs	r2, #32
 8007ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	e000      	b.n	8007eba <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007eb8:	2302      	movs	r3, #2
  }
}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	3718      	adds	r7, #24
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}
 8007ec2:	bf00      	nop
 8007ec4:	00100002 	.word	0x00100002
 8007ec8:	ffff0000 	.word	0xffff0000

08007ecc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b08c      	sub	sp, #48	@ 0x30
 8007ed0:	af02      	add	r7, sp, #8
 8007ed2:	60f8      	str	r0, [r7, #12]
 8007ed4:	4608      	mov	r0, r1
 8007ed6:	4611      	mov	r1, r2
 8007ed8:	461a      	mov	r2, r3
 8007eda:	4603      	mov	r3, r0
 8007edc:	817b      	strh	r3, [r7, #10]
 8007ede:	460b      	mov	r3, r1
 8007ee0:	813b      	strh	r3, [r7, #8]
 8007ee2:	4613      	mov	r3, r2
 8007ee4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007ee6:	f7fe fe51 	bl	8006b8c <HAL_GetTick>
 8007eea:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ef2:	b2db      	uxtb	r3, r3
 8007ef4:	2b20      	cmp	r3, #32
 8007ef6:	f040 8214 	bne.w	8008322 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007efc:	9300      	str	r3, [sp, #0]
 8007efe:	2319      	movs	r3, #25
 8007f00:	2201      	movs	r2, #1
 8007f02:	497b      	ldr	r1, [pc, #492]	@ (80080f0 <HAL_I2C_Mem_Read+0x224>)
 8007f04:	68f8      	ldr	r0, [r7, #12]
 8007f06:	f000 fb91 	bl	800862c <I2C_WaitOnFlagUntilTimeout>
 8007f0a:	4603      	mov	r3, r0
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d001      	beq.n	8007f14 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8007f10:	2302      	movs	r3, #2
 8007f12:	e207      	b.n	8008324 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f1a:	2b01      	cmp	r3, #1
 8007f1c:	d101      	bne.n	8007f22 <HAL_I2C_Mem_Read+0x56>
 8007f1e:	2302      	movs	r3, #2
 8007f20:	e200      	b.n	8008324 <HAL_I2C_Mem_Read+0x458>
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	2201      	movs	r2, #1
 8007f26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f003 0301 	and.w	r3, r3, #1
 8007f34:	2b01      	cmp	r3, #1
 8007f36:	d007      	beq.n	8007f48 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	681a      	ldr	r2, [r3, #0]
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f042 0201 	orr.w	r2, r2, #1
 8007f46:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	681a      	ldr	r2, [r3, #0]
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007f56:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	2222      	movs	r2, #34	@ 0x22
 8007f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	2240      	movs	r2, #64	@ 0x40
 8007f64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f72:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8007f78:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f7e:	b29a      	uxth	r2, r3
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	4a5b      	ldr	r2, [pc, #364]	@ (80080f4 <HAL_I2C_Mem_Read+0x228>)
 8007f88:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007f8a:	88f8      	ldrh	r0, [r7, #6]
 8007f8c:	893a      	ldrh	r2, [r7, #8]
 8007f8e:	8979      	ldrh	r1, [r7, #10]
 8007f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f92:	9301      	str	r3, [sp, #4]
 8007f94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f96:	9300      	str	r3, [sp, #0]
 8007f98:	4603      	mov	r3, r0
 8007f9a:	68f8      	ldr	r0, [r7, #12]
 8007f9c:	f000 fa5e 	bl	800845c <I2C_RequestMemoryRead>
 8007fa0:	4603      	mov	r3, r0
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d001      	beq.n	8007faa <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8007fa6:	2301      	movs	r3, #1
 8007fa8:	e1bc      	b.n	8008324 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d113      	bne.n	8007fda <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	623b      	str	r3, [r7, #32]
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	695b      	ldr	r3, [r3, #20]
 8007fbc:	623b      	str	r3, [r7, #32]
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	699b      	ldr	r3, [r3, #24]
 8007fc4:	623b      	str	r3, [r7, #32]
 8007fc6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	681a      	ldr	r2, [r3, #0]
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007fd6:	601a      	str	r2, [r3, #0]
 8007fd8:	e190      	b.n	80082fc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fde:	2b01      	cmp	r3, #1
 8007fe0:	d11b      	bne.n	800801a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	681a      	ldr	r2, [r3, #0]
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ff0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	61fb      	str	r3, [r7, #28]
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	695b      	ldr	r3, [r3, #20]
 8007ffc:	61fb      	str	r3, [r7, #28]
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	699b      	ldr	r3, [r3, #24]
 8008004:	61fb      	str	r3, [r7, #28]
 8008006:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	681a      	ldr	r2, [r3, #0]
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008016:	601a      	str	r2, [r3, #0]
 8008018:	e170      	b.n	80082fc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800801e:	2b02      	cmp	r3, #2
 8008020:	d11b      	bne.n	800805a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	681a      	ldr	r2, [r3, #0]
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008030:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	681a      	ldr	r2, [r3, #0]
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008040:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008042:	2300      	movs	r3, #0
 8008044:	61bb      	str	r3, [r7, #24]
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	695b      	ldr	r3, [r3, #20]
 800804c:	61bb      	str	r3, [r7, #24]
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	699b      	ldr	r3, [r3, #24]
 8008054:	61bb      	str	r3, [r7, #24]
 8008056:	69bb      	ldr	r3, [r7, #24]
 8008058:	e150      	b.n	80082fc <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800805a:	2300      	movs	r3, #0
 800805c:	617b      	str	r3, [r7, #20]
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	695b      	ldr	r3, [r3, #20]
 8008064:	617b      	str	r3, [r7, #20]
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	699b      	ldr	r3, [r3, #24]
 800806c:	617b      	str	r3, [r7, #20]
 800806e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8008070:	e144      	b.n	80082fc <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008076:	2b03      	cmp	r3, #3
 8008078:	f200 80f1 	bhi.w	800825e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008080:	2b01      	cmp	r3, #1
 8008082:	d123      	bne.n	80080cc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008084:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008086:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008088:	68f8      	ldr	r0, [r7, #12]
 800808a:	f000 fc79 	bl	8008980 <I2C_WaitOnRXNEFlagUntilTimeout>
 800808e:	4603      	mov	r3, r0
 8008090:	2b00      	cmp	r3, #0
 8008092:	d001      	beq.n	8008098 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8008094:	2301      	movs	r3, #1
 8008096:	e145      	b.n	8008324 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	691a      	ldr	r2, [r3, #16]
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080a2:	b2d2      	uxtb	r2, r2
 80080a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080aa:	1c5a      	adds	r2, r3, #1
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80080b4:	3b01      	subs	r3, #1
 80080b6:	b29a      	uxth	r2, r3
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80080c0:	b29b      	uxth	r3, r3
 80080c2:	3b01      	subs	r3, #1
 80080c4:	b29a      	uxth	r2, r3
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80080ca:	e117      	b.n	80082fc <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80080d0:	2b02      	cmp	r3, #2
 80080d2:	d14e      	bne.n	8008172 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80080d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080d6:	9300      	str	r3, [sp, #0]
 80080d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080da:	2200      	movs	r2, #0
 80080dc:	4906      	ldr	r1, [pc, #24]	@ (80080f8 <HAL_I2C_Mem_Read+0x22c>)
 80080de:	68f8      	ldr	r0, [r7, #12]
 80080e0:	f000 faa4 	bl	800862c <I2C_WaitOnFlagUntilTimeout>
 80080e4:	4603      	mov	r3, r0
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d008      	beq.n	80080fc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80080ea:	2301      	movs	r3, #1
 80080ec:	e11a      	b.n	8008324 <HAL_I2C_Mem_Read+0x458>
 80080ee:	bf00      	nop
 80080f0:	00100002 	.word	0x00100002
 80080f4:	ffff0000 	.word	0xffff0000
 80080f8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	681a      	ldr	r2, [r3, #0]
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800810a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	691a      	ldr	r2, [r3, #16]
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008116:	b2d2      	uxtb	r2, r2
 8008118:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800811e:	1c5a      	adds	r2, r3, #1
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008128:	3b01      	subs	r3, #1
 800812a:	b29a      	uxth	r2, r3
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008134:	b29b      	uxth	r3, r3
 8008136:	3b01      	subs	r3, #1
 8008138:	b29a      	uxth	r2, r3
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	691a      	ldr	r2, [r3, #16]
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008148:	b2d2      	uxtb	r2, r2
 800814a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008150:	1c5a      	adds	r2, r3, #1
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800815a:	3b01      	subs	r3, #1
 800815c:	b29a      	uxth	r2, r3
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008166:	b29b      	uxth	r3, r3
 8008168:	3b01      	subs	r3, #1
 800816a:	b29a      	uxth	r2, r3
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008170:	e0c4      	b.n	80082fc <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008174:	9300      	str	r3, [sp, #0]
 8008176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008178:	2200      	movs	r2, #0
 800817a:	496c      	ldr	r1, [pc, #432]	@ (800832c <HAL_I2C_Mem_Read+0x460>)
 800817c:	68f8      	ldr	r0, [r7, #12]
 800817e:	f000 fa55 	bl	800862c <I2C_WaitOnFlagUntilTimeout>
 8008182:	4603      	mov	r3, r0
 8008184:	2b00      	cmp	r3, #0
 8008186:	d001      	beq.n	800818c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8008188:	2301      	movs	r3, #1
 800818a:	e0cb      	b.n	8008324 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	681a      	ldr	r2, [r3, #0]
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800819a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	691a      	ldr	r2, [r3, #16]
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081a6:	b2d2      	uxtb	r2, r2
 80081a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081ae:	1c5a      	adds	r2, r3, #1
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081b8:	3b01      	subs	r3, #1
 80081ba:	b29a      	uxth	r2, r3
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081c4:	b29b      	uxth	r3, r3
 80081c6:	3b01      	subs	r3, #1
 80081c8:	b29a      	uxth	r2, r3
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80081ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081d0:	9300      	str	r3, [sp, #0]
 80081d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081d4:	2200      	movs	r2, #0
 80081d6:	4955      	ldr	r1, [pc, #340]	@ (800832c <HAL_I2C_Mem_Read+0x460>)
 80081d8:	68f8      	ldr	r0, [r7, #12]
 80081da:	f000 fa27 	bl	800862c <I2C_WaitOnFlagUntilTimeout>
 80081de:	4603      	mov	r3, r0
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d001      	beq.n	80081e8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80081e4:	2301      	movs	r3, #1
 80081e6:	e09d      	b.n	8008324 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	681a      	ldr	r2, [r3, #0]
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80081f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	691a      	ldr	r2, [r3, #16]
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008202:	b2d2      	uxtb	r2, r2
 8008204:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800820a:	1c5a      	adds	r2, r3, #1
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008214:	3b01      	subs	r3, #1
 8008216:	b29a      	uxth	r2, r3
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008220:	b29b      	uxth	r3, r3
 8008222:	3b01      	subs	r3, #1
 8008224:	b29a      	uxth	r2, r3
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	691a      	ldr	r2, [r3, #16]
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008234:	b2d2      	uxtb	r2, r2
 8008236:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800823c:	1c5a      	adds	r2, r3, #1
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008246:	3b01      	subs	r3, #1
 8008248:	b29a      	uxth	r2, r3
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008252:	b29b      	uxth	r3, r3
 8008254:	3b01      	subs	r3, #1
 8008256:	b29a      	uxth	r2, r3
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800825c:	e04e      	b.n	80082fc <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800825e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008260:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008262:	68f8      	ldr	r0, [r7, #12]
 8008264:	f000 fb8c 	bl	8008980 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008268:	4603      	mov	r3, r0
 800826a:	2b00      	cmp	r3, #0
 800826c:	d001      	beq.n	8008272 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800826e:	2301      	movs	r3, #1
 8008270:	e058      	b.n	8008324 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	691a      	ldr	r2, [r3, #16]
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800827c:	b2d2      	uxtb	r2, r2
 800827e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008284:	1c5a      	adds	r2, r3, #1
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800828e:	3b01      	subs	r3, #1
 8008290:	b29a      	uxth	r2, r3
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800829a:	b29b      	uxth	r3, r3
 800829c:	3b01      	subs	r3, #1
 800829e:	b29a      	uxth	r2, r3
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	695b      	ldr	r3, [r3, #20]
 80082aa:	f003 0304 	and.w	r3, r3, #4
 80082ae:	2b04      	cmp	r3, #4
 80082b0:	d124      	bne.n	80082fc <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082b6:	2b03      	cmp	r3, #3
 80082b8:	d107      	bne.n	80082ca <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	681a      	ldr	r2, [r3, #0]
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80082c8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	691a      	ldr	r2, [r3, #16]
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082d4:	b2d2      	uxtb	r2, r2
 80082d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082dc:	1c5a      	adds	r2, r3, #1
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082e6:	3b01      	subs	r3, #1
 80082e8:	b29a      	uxth	r2, r3
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082f2:	b29b      	uxth	r3, r3
 80082f4:	3b01      	subs	r3, #1
 80082f6:	b29a      	uxth	r2, r3
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008300:	2b00      	cmp	r3, #0
 8008302:	f47f aeb6 	bne.w	8008072 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	2220      	movs	r2, #32
 800830a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	2200      	movs	r2, #0
 8008312:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	2200      	movs	r2, #0
 800831a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800831e:	2300      	movs	r3, #0
 8008320:	e000      	b.n	8008324 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8008322:	2302      	movs	r3, #2
  }
}
 8008324:	4618      	mov	r0, r3
 8008326:	3728      	adds	r7, #40	@ 0x28
 8008328:	46bd      	mov	sp, r7
 800832a:	bd80      	pop	{r7, pc}
 800832c:	00010004 	.word	0x00010004

08008330 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008330:	b580      	push	{r7, lr}
 8008332:	b088      	sub	sp, #32
 8008334:	af02      	add	r7, sp, #8
 8008336:	60f8      	str	r0, [r7, #12]
 8008338:	4608      	mov	r0, r1
 800833a:	4611      	mov	r1, r2
 800833c:	461a      	mov	r2, r3
 800833e:	4603      	mov	r3, r0
 8008340:	817b      	strh	r3, [r7, #10]
 8008342:	460b      	mov	r3, r1
 8008344:	813b      	strh	r3, [r7, #8]
 8008346:	4613      	mov	r3, r2
 8008348:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	681a      	ldr	r2, [r3, #0]
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008358:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800835a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800835c:	9300      	str	r3, [sp, #0]
 800835e:	6a3b      	ldr	r3, [r7, #32]
 8008360:	2200      	movs	r2, #0
 8008362:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008366:	68f8      	ldr	r0, [r7, #12]
 8008368:	f000 f960 	bl	800862c <I2C_WaitOnFlagUntilTimeout>
 800836c:	4603      	mov	r3, r0
 800836e:	2b00      	cmp	r3, #0
 8008370:	d00d      	beq.n	800838e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800837c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008380:	d103      	bne.n	800838a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008388:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800838a:	2303      	movs	r3, #3
 800838c:	e05f      	b.n	800844e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800838e:	897b      	ldrh	r3, [r7, #10]
 8008390:	b2db      	uxtb	r3, r3
 8008392:	461a      	mov	r2, r3
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800839c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800839e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083a0:	6a3a      	ldr	r2, [r7, #32]
 80083a2:	492d      	ldr	r1, [pc, #180]	@ (8008458 <I2C_RequestMemoryWrite+0x128>)
 80083a4:	68f8      	ldr	r0, [r7, #12]
 80083a6:	f000 f9bb 	bl	8008720 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80083aa:	4603      	mov	r3, r0
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d001      	beq.n	80083b4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80083b0:	2301      	movs	r3, #1
 80083b2:	e04c      	b.n	800844e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80083b4:	2300      	movs	r3, #0
 80083b6:	617b      	str	r3, [r7, #20]
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	695b      	ldr	r3, [r3, #20]
 80083be:	617b      	str	r3, [r7, #20]
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	699b      	ldr	r3, [r3, #24]
 80083c6:	617b      	str	r3, [r7, #20]
 80083c8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80083ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083cc:	6a39      	ldr	r1, [r7, #32]
 80083ce:	68f8      	ldr	r0, [r7, #12]
 80083d0:	f000 fa46 	bl	8008860 <I2C_WaitOnTXEFlagUntilTimeout>
 80083d4:	4603      	mov	r3, r0
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d00d      	beq.n	80083f6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083de:	2b04      	cmp	r3, #4
 80083e0:	d107      	bne.n	80083f2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	681a      	ldr	r2, [r3, #0]
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80083f0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80083f2:	2301      	movs	r3, #1
 80083f4:	e02b      	b.n	800844e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80083f6:	88fb      	ldrh	r3, [r7, #6]
 80083f8:	2b01      	cmp	r3, #1
 80083fa:	d105      	bne.n	8008408 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80083fc:	893b      	ldrh	r3, [r7, #8]
 80083fe:	b2da      	uxtb	r2, r3
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	611a      	str	r2, [r3, #16]
 8008406:	e021      	b.n	800844c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008408:	893b      	ldrh	r3, [r7, #8]
 800840a:	0a1b      	lsrs	r3, r3, #8
 800840c:	b29b      	uxth	r3, r3
 800840e:	b2da      	uxtb	r2, r3
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008416:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008418:	6a39      	ldr	r1, [r7, #32]
 800841a:	68f8      	ldr	r0, [r7, #12]
 800841c:	f000 fa20 	bl	8008860 <I2C_WaitOnTXEFlagUntilTimeout>
 8008420:	4603      	mov	r3, r0
 8008422:	2b00      	cmp	r3, #0
 8008424:	d00d      	beq.n	8008442 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800842a:	2b04      	cmp	r3, #4
 800842c:	d107      	bne.n	800843e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	681a      	ldr	r2, [r3, #0]
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800843c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800843e:	2301      	movs	r3, #1
 8008440:	e005      	b.n	800844e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008442:	893b      	ldrh	r3, [r7, #8]
 8008444:	b2da      	uxtb	r2, r3
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800844c:	2300      	movs	r3, #0
}
 800844e:	4618      	mov	r0, r3
 8008450:	3718      	adds	r7, #24
 8008452:	46bd      	mov	sp, r7
 8008454:	bd80      	pop	{r7, pc}
 8008456:	bf00      	nop
 8008458:	00010002 	.word	0x00010002

0800845c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b088      	sub	sp, #32
 8008460:	af02      	add	r7, sp, #8
 8008462:	60f8      	str	r0, [r7, #12]
 8008464:	4608      	mov	r0, r1
 8008466:	4611      	mov	r1, r2
 8008468:	461a      	mov	r2, r3
 800846a:	4603      	mov	r3, r0
 800846c:	817b      	strh	r3, [r7, #10]
 800846e:	460b      	mov	r3, r1
 8008470:	813b      	strh	r3, [r7, #8]
 8008472:	4613      	mov	r3, r2
 8008474:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	681a      	ldr	r2, [r3, #0]
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008484:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	681a      	ldr	r2, [r3, #0]
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008494:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008498:	9300      	str	r3, [sp, #0]
 800849a:	6a3b      	ldr	r3, [r7, #32]
 800849c:	2200      	movs	r2, #0
 800849e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80084a2:	68f8      	ldr	r0, [r7, #12]
 80084a4:	f000 f8c2 	bl	800862c <I2C_WaitOnFlagUntilTimeout>
 80084a8:	4603      	mov	r3, r0
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d00d      	beq.n	80084ca <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80084bc:	d103      	bne.n	80084c6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80084c4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80084c6:	2303      	movs	r3, #3
 80084c8:	e0aa      	b.n	8008620 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80084ca:	897b      	ldrh	r3, [r7, #10]
 80084cc:	b2db      	uxtb	r3, r3
 80084ce:	461a      	mov	r2, r3
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80084d8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80084da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084dc:	6a3a      	ldr	r2, [r7, #32]
 80084de:	4952      	ldr	r1, [pc, #328]	@ (8008628 <I2C_RequestMemoryRead+0x1cc>)
 80084e0:	68f8      	ldr	r0, [r7, #12]
 80084e2:	f000 f91d 	bl	8008720 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80084e6:	4603      	mov	r3, r0
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d001      	beq.n	80084f0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80084ec:	2301      	movs	r3, #1
 80084ee:	e097      	b.n	8008620 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80084f0:	2300      	movs	r3, #0
 80084f2:	617b      	str	r3, [r7, #20]
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	695b      	ldr	r3, [r3, #20]
 80084fa:	617b      	str	r3, [r7, #20]
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	699b      	ldr	r3, [r3, #24]
 8008502:	617b      	str	r3, [r7, #20]
 8008504:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008506:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008508:	6a39      	ldr	r1, [r7, #32]
 800850a:	68f8      	ldr	r0, [r7, #12]
 800850c:	f000 f9a8 	bl	8008860 <I2C_WaitOnTXEFlagUntilTimeout>
 8008510:	4603      	mov	r3, r0
 8008512:	2b00      	cmp	r3, #0
 8008514:	d00d      	beq.n	8008532 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800851a:	2b04      	cmp	r3, #4
 800851c:	d107      	bne.n	800852e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	681a      	ldr	r2, [r3, #0]
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800852c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800852e:	2301      	movs	r3, #1
 8008530:	e076      	b.n	8008620 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008532:	88fb      	ldrh	r3, [r7, #6]
 8008534:	2b01      	cmp	r3, #1
 8008536:	d105      	bne.n	8008544 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008538:	893b      	ldrh	r3, [r7, #8]
 800853a:	b2da      	uxtb	r2, r3
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	611a      	str	r2, [r3, #16]
 8008542:	e021      	b.n	8008588 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008544:	893b      	ldrh	r3, [r7, #8]
 8008546:	0a1b      	lsrs	r3, r3, #8
 8008548:	b29b      	uxth	r3, r3
 800854a:	b2da      	uxtb	r2, r3
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008552:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008554:	6a39      	ldr	r1, [r7, #32]
 8008556:	68f8      	ldr	r0, [r7, #12]
 8008558:	f000 f982 	bl	8008860 <I2C_WaitOnTXEFlagUntilTimeout>
 800855c:	4603      	mov	r3, r0
 800855e:	2b00      	cmp	r3, #0
 8008560:	d00d      	beq.n	800857e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008566:	2b04      	cmp	r3, #4
 8008568:	d107      	bne.n	800857a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	681a      	ldr	r2, [r3, #0]
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008578:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800857a:	2301      	movs	r3, #1
 800857c:	e050      	b.n	8008620 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800857e:	893b      	ldrh	r3, [r7, #8]
 8008580:	b2da      	uxtb	r2, r3
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008588:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800858a:	6a39      	ldr	r1, [r7, #32]
 800858c:	68f8      	ldr	r0, [r7, #12]
 800858e:	f000 f967 	bl	8008860 <I2C_WaitOnTXEFlagUntilTimeout>
 8008592:	4603      	mov	r3, r0
 8008594:	2b00      	cmp	r3, #0
 8008596:	d00d      	beq.n	80085b4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800859c:	2b04      	cmp	r3, #4
 800859e:	d107      	bne.n	80085b0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	681a      	ldr	r2, [r3, #0]
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80085ae:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80085b0:	2301      	movs	r3, #1
 80085b2:	e035      	b.n	8008620 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	681a      	ldr	r2, [r3, #0]
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80085c2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80085c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085c6:	9300      	str	r3, [sp, #0]
 80085c8:	6a3b      	ldr	r3, [r7, #32]
 80085ca:	2200      	movs	r2, #0
 80085cc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80085d0:	68f8      	ldr	r0, [r7, #12]
 80085d2:	f000 f82b 	bl	800862c <I2C_WaitOnFlagUntilTimeout>
 80085d6:	4603      	mov	r3, r0
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d00d      	beq.n	80085f8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80085ea:	d103      	bne.n	80085f4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80085f2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80085f4:	2303      	movs	r3, #3
 80085f6:	e013      	b.n	8008620 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80085f8:	897b      	ldrh	r3, [r7, #10]
 80085fa:	b2db      	uxtb	r3, r3
 80085fc:	f043 0301 	orr.w	r3, r3, #1
 8008600:	b2da      	uxtb	r2, r3
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800860a:	6a3a      	ldr	r2, [r7, #32]
 800860c:	4906      	ldr	r1, [pc, #24]	@ (8008628 <I2C_RequestMemoryRead+0x1cc>)
 800860e:	68f8      	ldr	r0, [r7, #12]
 8008610:	f000 f886 	bl	8008720 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008614:	4603      	mov	r3, r0
 8008616:	2b00      	cmp	r3, #0
 8008618:	d001      	beq.n	800861e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800861a:	2301      	movs	r3, #1
 800861c:	e000      	b.n	8008620 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800861e:	2300      	movs	r3, #0
}
 8008620:	4618      	mov	r0, r3
 8008622:	3718      	adds	r7, #24
 8008624:	46bd      	mov	sp, r7
 8008626:	bd80      	pop	{r7, pc}
 8008628:	00010002 	.word	0x00010002

0800862c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b084      	sub	sp, #16
 8008630:	af00      	add	r7, sp, #0
 8008632:	60f8      	str	r0, [r7, #12]
 8008634:	60b9      	str	r1, [r7, #8]
 8008636:	603b      	str	r3, [r7, #0]
 8008638:	4613      	mov	r3, r2
 800863a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800863c:	e048      	b.n	80086d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008644:	d044      	beq.n	80086d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008646:	f7fe faa1 	bl	8006b8c <HAL_GetTick>
 800864a:	4602      	mov	r2, r0
 800864c:	69bb      	ldr	r3, [r7, #24]
 800864e:	1ad3      	subs	r3, r2, r3
 8008650:	683a      	ldr	r2, [r7, #0]
 8008652:	429a      	cmp	r2, r3
 8008654:	d302      	bcc.n	800865c <I2C_WaitOnFlagUntilTimeout+0x30>
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d139      	bne.n	80086d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	0c1b      	lsrs	r3, r3, #16
 8008660:	b2db      	uxtb	r3, r3
 8008662:	2b01      	cmp	r3, #1
 8008664:	d10d      	bne.n	8008682 <I2C_WaitOnFlagUntilTimeout+0x56>
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	695b      	ldr	r3, [r3, #20]
 800866c:	43da      	mvns	r2, r3
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	4013      	ands	r3, r2
 8008672:	b29b      	uxth	r3, r3
 8008674:	2b00      	cmp	r3, #0
 8008676:	bf0c      	ite	eq
 8008678:	2301      	moveq	r3, #1
 800867a:	2300      	movne	r3, #0
 800867c:	b2db      	uxtb	r3, r3
 800867e:	461a      	mov	r2, r3
 8008680:	e00c      	b.n	800869c <I2C_WaitOnFlagUntilTimeout+0x70>
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	699b      	ldr	r3, [r3, #24]
 8008688:	43da      	mvns	r2, r3
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	4013      	ands	r3, r2
 800868e:	b29b      	uxth	r3, r3
 8008690:	2b00      	cmp	r3, #0
 8008692:	bf0c      	ite	eq
 8008694:	2301      	moveq	r3, #1
 8008696:	2300      	movne	r3, #0
 8008698:	b2db      	uxtb	r3, r3
 800869a:	461a      	mov	r2, r3
 800869c:	79fb      	ldrb	r3, [r7, #7]
 800869e:	429a      	cmp	r2, r3
 80086a0:	d116      	bne.n	80086d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	2200      	movs	r2, #0
 80086a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	2220      	movs	r2, #32
 80086ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	2200      	movs	r2, #0
 80086b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086bc:	f043 0220 	orr.w	r2, r3, #32
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	2200      	movs	r2, #0
 80086c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80086cc:	2301      	movs	r3, #1
 80086ce:	e023      	b.n	8008718 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80086d0:	68bb      	ldr	r3, [r7, #8]
 80086d2:	0c1b      	lsrs	r3, r3, #16
 80086d4:	b2db      	uxtb	r3, r3
 80086d6:	2b01      	cmp	r3, #1
 80086d8:	d10d      	bne.n	80086f6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	695b      	ldr	r3, [r3, #20]
 80086e0:	43da      	mvns	r2, r3
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	4013      	ands	r3, r2
 80086e6:	b29b      	uxth	r3, r3
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	bf0c      	ite	eq
 80086ec:	2301      	moveq	r3, #1
 80086ee:	2300      	movne	r3, #0
 80086f0:	b2db      	uxtb	r3, r3
 80086f2:	461a      	mov	r2, r3
 80086f4:	e00c      	b.n	8008710 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	699b      	ldr	r3, [r3, #24]
 80086fc:	43da      	mvns	r2, r3
 80086fe:	68bb      	ldr	r3, [r7, #8]
 8008700:	4013      	ands	r3, r2
 8008702:	b29b      	uxth	r3, r3
 8008704:	2b00      	cmp	r3, #0
 8008706:	bf0c      	ite	eq
 8008708:	2301      	moveq	r3, #1
 800870a:	2300      	movne	r3, #0
 800870c:	b2db      	uxtb	r3, r3
 800870e:	461a      	mov	r2, r3
 8008710:	79fb      	ldrb	r3, [r7, #7]
 8008712:	429a      	cmp	r2, r3
 8008714:	d093      	beq.n	800863e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008716:	2300      	movs	r3, #0
}
 8008718:	4618      	mov	r0, r3
 800871a:	3710      	adds	r7, #16
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}

08008720 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b084      	sub	sp, #16
 8008724:	af00      	add	r7, sp, #0
 8008726:	60f8      	str	r0, [r7, #12]
 8008728:	60b9      	str	r1, [r7, #8]
 800872a:	607a      	str	r2, [r7, #4]
 800872c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800872e:	e071      	b.n	8008814 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	695b      	ldr	r3, [r3, #20]
 8008736:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800873a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800873e:	d123      	bne.n	8008788 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	681a      	ldr	r2, [r3, #0]
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800874e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008758:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	2200      	movs	r2, #0
 800875e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	2220      	movs	r2, #32
 8008764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	2200      	movs	r2, #0
 800876c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008774:	f043 0204 	orr.w	r2, r3, #4
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	2200      	movs	r2, #0
 8008780:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008784:	2301      	movs	r3, #1
 8008786:	e067      	b.n	8008858 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800878e:	d041      	beq.n	8008814 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008790:	f7fe f9fc 	bl	8006b8c <HAL_GetTick>
 8008794:	4602      	mov	r2, r0
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	1ad3      	subs	r3, r2, r3
 800879a:	687a      	ldr	r2, [r7, #4]
 800879c:	429a      	cmp	r2, r3
 800879e:	d302      	bcc.n	80087a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d136      	bne.n	8008814 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80087a6:	68bb      	ldr	r3, [r7, #8]
 80087a8:	0c1b      	lsrs	r3, r3, #16
 80087aa:	b2db      	uxtb	r3, r3
 80087ac:	2b01      	cmp	r3, #1
 80087ae:	d10c      	bne.n	80087ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	695b      	ldr	r3, [r3, #20]
 80087b6:	43da      	mvns	r2, r3
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	4013      	ands	r3, r2
 80087bc:	b29b      	uxth	r3, r3
 80087be:	2b00      	cmp	r3, #0
 80087c0:	bf14      	ite	ne
 80087c2:	2301      	movne	r3, #1
 80087c4:	2300      	moveq	r3, #0
 80087c6:	b2db      	uxtb	r3, r3
 80087c8:	e00b      	b.n	80087e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	699b      	ldr	r3, [r3, #24]
 80087d0:	43da      	mvns	r2, r3
 80087d2:	68bb      	ldr	r3, [r7, #8]
 80087d4:	4013      	ands	r3, r2
 80087d6:	b29b      	uxth	r3, r3
 80087d8:	2b00      	cmp	r3, #0
 80087da:	bf14      	ite	ne
 80087dc:	2301      	movne	r3, #1
 80087de:	2300      	moveq	r3, #0
 80087e0:	b2db      	uxtb	r3, r3
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d016      	beq.n	8008814 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	2200      	movs	r2, #0
 80087ea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	2220      	movs	r2, #32
 80087f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	2200      	movs	r2, #0
 80087f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008800:	f043 0220 	orr.w	r2, r3, #32
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	2200      	movs	r2, #0
 800880c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008810:	2301      	movs	r3, #1
 8008812:	e021      	b.n	8008858 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008814:	68bb      	ldr	r3, [r7, #8]
 8008816:	0c1b      	lsrs	r3, r3, #16
 8008818:	b2db      	uxtb	r3, r3
 800881a:	2b01      	cmp	r3, #1
 800881c:	d10c      	bne.n	8008838 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	695b      	ldr	r3, [r3, #20]
 8008824:	43da      	mvns	r2, r3
 8008826:	68bb      	ldr	r3, [r7, #8]
 8008828:	4013      	ands	r3, r2
 800882a:	b29b      	uxth	r3, r3
 800882c:	2b00      	cmp	r3, #0
 800882e:	bf14      	ite	ne
 8008830:	2301      	movne	r3, #1
 8008832:	2300      	moveq	r3, #0
 8008834:	b2db      	uxtb	r3, r3
 8008836:	e00b      	b.n	8008850 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	699b      	ldr	r3, [r3, #24]
 800883e:	43da      	mvns	r2, r3
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	4013      	ands	r3, r2
 8008844:	b29b      	uxth	r3, r3
 8008846:	2b00      	cmp	r3, #0
 8008848:	bf14      	ite	ne
 800884a:	2301      	movne	r3, #1
 800884c:	2300      	moveq	r3, #0
 800884e:	b2db      	uxtb	r3, r3
 8008850:	2b00      	cmp	r3, #0
 8008852:	f47f af6d 	bne.w	8008730 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8008856:	2300      	movs	r3, #0
}
 8008858:	4618      	mov	r0, r3
 800885a:	3710      	adds	r7, #16
 800885c:	46bd      	mov	sp, r7
 800885e:	bd80      	pop	{r7, pc}

08008860 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b084      	sub	sp, #16
 8008864:	af00      	add	r7, sp, #0
 8008866:	60f8      	str	r0, [r7, #12]
 8008868:	60b9      	str	r1, [r7, #8]
 800886a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800886c:	e034      	b.n	80088d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800886e:	68f8      	ldr	r0, [r7, #12]
 8008870:	f000 f8e3 	bl	8008a3a <I2C_IsAcknowledgeFailed>
 8008874:	4603      	mov	r3, r0
 8008876:	2b00      	cmp	r3, #0
 8008878:	d001      	beq.n	800887e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800887a:	2301      	movs	r3, #1
 800887c:	e034      	b.n	80088e8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008884:	d028      	beq.n	80088d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008886:	f7fe f981 	bl	8006b8c <HAL_GetTick>
 800888a:	4602      	mov	r2, r0
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	1ad3      	subs	r3, r2, r3
 8008890:	68ba      	ldr	r2, [r7, #8]
 8008892:	429a      	cmp	r2, r3
 8008894:	d302      	bcc.n	800889c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d11d      	bne.n	80088d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	695b      	ldr	r3, [r3, #20]
 80088a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80088a6:	2b80      	cmp	r3, #128	@ 0x80
 80088a8:	d016      	beq.n	80088d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	2200      	movs	r2, #0
 80088ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	2220      	movs	r2, #32
 80088b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	2200      	movs	r2, #0
 80088bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088c4:	f043 0220 	orr.w	r2, r3, #32
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	2200      	movs	r2, #0
 80088d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80088d4:	2301      	movs	r3, #1
 80088d6:	e007      	b.n	80088e8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	695b      	ldr	r3, [r3, #20]
 80088de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80088e2:	2b80      	cmp	r3, #128	@ 0x80
 80088e4:	d1c3      	bne.n	800886e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80088e6:	2300      	movs	r3, #0
}
 80088e8:	4618      	mov	r0, r3
 80088ea:	3710      	adds	r7, #16
 80088ec:	46bd      	mov	sp, r7
 80088ee:	bd80      	pop	{r7, pc}

080088f0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80088f0:	b580      	push	{r7, lr}
 80088f2:	b084      	sub	sp, #16
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	60f8      	str	r0, [r7, #12]
 80088f8:	60b9      	str	r1, [r7, #8]
 80088fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80088fc:	e034      	b.n	8008968 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80088fe:	68f8      	ldr	r0, [r7, #12]
 8008900:	f000 f89b 	bl	8008a3a <I2C_IsAcknowledgeFailed>
 8008904:	4603      	mov	r3, r0
 8008906:	2b00      	cmp	r3, #0
 8008908:	d001      	beq.n	800890e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800890a:	2301      	movs	r3, #1
 800890c:	e034      	b.n	8008978 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800890e:	68bb      	ldr	r3, [r7, #8]
 8008910:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008914:	d028      	beq.n	8008968 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008916:	f7fe f939 	bl	8006b8c <HAL_GetTick>
 800891a:	4602      	mov	r2, r0
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	1ad3      	subs	r3, r2, r3
 8008920:	68ba      	ldr	r2, [r7, #8]
 8008922:	429a      	cmp	r2, r3
 8008924:	d302      	bcc.n	800892c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008926:	68bb      	ldr	r3, [r7, #8]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d11d      	bne.n	8008968 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	695b      	ldr	r3, [r3, #20]
 8008932:	f003 0304 	and.w	r3, r3, #4
 8008936:	2b04      	cmp	r3, #4
 8008938:	d016      	beq.n	8008968 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	2200      	movs	r2, #0
 800893e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	2220      	movs	r2, #32
 8008944:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2200      	movs	r2, #0
 800894c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008954:	f043 0220 	orr.w	r2, r3, #32
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	2200      	movs	r2, #0
 8008960:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008964:	2301      	movs	r3, #1
 8008966:	e007      	b.n	8008978 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	695b      	ldr	r3, [r3, #20]
 800896e:	f003 0304 	and.w	r3, r3, #4
 8008972:	2b04      	cmp	r3, #4
 8008974:	d1c3      	bne.n	80088fe <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008976:	2300      	movs	r3, #0
}
 8008978:	4618      	mov	r0, r3
 800897a:	3710      	adds	r7, #16
 800897c:	46bd      	mov	sp, r7
 800897e:	bd80      	pop	{r7, pc}

08008980 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b084      	sub	sp, #16
 8008984:	af00      	add	r7, sp, #0
 8008986:	60f8      	str	r0, [r7, #12]
 8008988:	60b9      	str	r1, [r7, #8]
 800898a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800898c:	e049      	b.n	8008a22 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	695b      	ldr	r3, [r3, #20]
 8008994:	f003 0310 	and.w	r3, r3, #16
 8008998:	2b10      	cmp	r3, #16
 800899a:	d119      	bne.n	80089d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f06f 0210 	mvn.w	r2, #16
 80089a4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	2200      	movs	r2, #0
 80089aa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	2220      	movs	r2, #32
 80089b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	2200      	movs	r2, #0
 80089b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	2200      	movs	r2, #0
 80089c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80089cc:	2301      	movs	r3, #1
 80089ce:	e030      	b.n	8008a32 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80089d0:	f7fe f8dc 	bl	8006b8c <HAL_GetTick>
 80089d4:	4602      	mov	r2, r0
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	1ad3      	subs	r3, r2, r3
 80089da:	68ba      	ldr	r2, [r7, #8]
 80089dc:	429a      	cmp	r2, r3
 80089de:	d302      	bcc.n	80089e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d11d      	bne.n	8008a22 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	695b      	ldr	r3, [r3, #20]
 80089ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089f0:	2b40      	cmp	r3, #64	@ 0x40
 80089f2:	d016      	beq.n	8008a22 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	2200      	movs	r2, #0
 80089f8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	2220      	movs	r2, #32
 80089fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	2200      	movs	r2, #0
 8008a06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a0e:	f043 0220 	orr.w	r2, r3, #32
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	2200      	movs	r2, #0
 8008a1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8008a1e:	2301      	movs	r3, #1
 8008a20:	e007      	b.n	8008a32 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	695b      	ldr	r3, [r3, #20]
 8008a28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a2c:	2b40      	cmp	r3, #64	@ 0x40
 8008a2e:	d1ae      	bne.n	800898e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008a30:	2300      	movs	r3, #0
}
 8008a32:	4618      	mov	r0, r3
 8008a34:	3710      	adds	r7, #16
 8008a36:	46bd      	mov	sp, r7
 8008a38:	bd80      	pop	{r7, pc}

08008a3a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008a3a:	b480      	push	{r7}
 8008a3c:	b083      	sub	sp, #12
 8008a3e:	af00      	add	r7, sp, #0
 8008a40:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	695b      	ldr	r3, [r3, #20]
 8008a48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a50:	d11b      	bne.n	8008a8a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008a5a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	2200      	movs	r2, #0
 8008a60:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	2220      	movs	r2, #32
 8008a66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a76:	f043 0204 	orr.w	r2, r3, #4
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	2200      	movs	r2, #0
 8008a82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8008a86:	2301      	movs	r3, #1
 8008a88:	e000      	b.n	8008a8c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008a8a:	2300      	movs	r3, #0
}
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	370c      	adds	r7, #12
 8008a90:	46bd      	mov	sp, r7
 8008a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a96:	4770      	bx	lr

08008a98 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b082      	sub	sp, #8
 8008a9c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	603b      	str	r3, [r7, #0]
 8008aa6:	4b20      	ldr	r3, [pc, #128]	@ (8008b28 <HAL_PWREx_EnableOverDrive+0x90>)
 8008aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008aaa:	4a1f      	ldr	r2, [pc, #124]	@ (8008b28 <HAL_PWREx_EnableOverDrive+0x90>)
 8008aac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008ab0:	6413      	str	r3, [r2, #64]	@ 0x40
 8008ab2:	4b1d      	ldr	r3, [pc, #116]	@ (8008b28 <HAL_PWREx_EnableOverDrive+0x90>)
 8008ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ab6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008aba:	603b      	str	r3, [r7, #0]
 8008abc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8008abe:	4b1b      	ldr	r3, [pc, #108]	@ (8008b2c <HAL_PWREx_EnableOverDrive+0x94>)
 8008ac0:	2201      	movs	r2, #1
 8008ac2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008ac4:	f7fe f862 	bl	8006b8c <HAL_GetTick>
 8008ac8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008aca:	e009      	b.n	8008ae0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008acc:	f7fe f85e 	bl	8006b8c <HAL_GetTick>
 8008ad0:	4602      	mov	r2, r0
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	1ad3      	subs	r3, r2, r3
 8008ad6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008ada:	d901      	bls.n	8008ae0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8008adc:	2303      	movs	r3, #3
 8008ade:	e01f      	b.n	8008b20 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008ae0:	4b13      	ldr	r3, [pc, #76]	@ (8008b30 <HAL_PWREx_EnableOverDrive+0x98>)
 8008ae2:	685b      	ldr	r3, [r3, #4]
 8008ae4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008ae8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008aec:	d1ee      	bne.n	8008acc <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8008aee:	4b11      	ldr	r3, [pc, #68]	@ (8008b34 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008af0:	2201      	movs	r2, #1
 8008af2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008af4:	f7fe f84a 	bl	8006b8c <HAL_GetTick>
 8008af8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008afa:	e009      	b.n	8008b10 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008afc:	f7fe f846 	bl	8006b8c <HAL_GetTick>
 8008b00:	4602      	mov	r2, r0
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	1ad3      	subs	r3, r2, r3
 8008b06:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008b0a:	d901      	bls.n	8008b10 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8008b0c:	2303      	movs	r3, #3
 8008b0e:	e007      	b.n	8008b20 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008b10:	4b07      	ldr	r3, [pc, #28]	@ (8008b30 <HAL_PWREx_EnableOverDrive+0x98>)
 8008b12:	685b      	ldr	r3, [r3, #4]
 8008b14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b18:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b1c:	d1ee      	bne.n	8008afc <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8008b1e:	2300      	movs	r3, #0
}
 8008b20:	4618      	mov	r0, r3
 8008b22:	3708      	adds	r7, #8
 8008b24:	46bd      	mov	sp, r7
 8008b26:	bd80      	pop	{r7, pc}
 8008b28:	40023800 	.word	0x40023800
 8008b2c:	420e0040 	.word	0x420e0040
 8008b30:	40007000 	.word	0x40007000
 8008b34:	420e0044 	.word	0x420e0044

08008b38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b084      	sub	sp, #16
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]
 8008b40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d101      	bne.n	8008b4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008b48:	2301      	movs	r3, #1
 8008b4a:	e0cc      	b.n	8008ce6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008b4c:	4b68      	ldr	r3, [pc, #416]	@ (8008cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f003 030f 	and.w	r3, r3, #15
 8008b54:	683a      	ldr	r2, [r7, #0]
 8008b56:	429a      	cmp	r2, r3
 8008b58:	d90c      	bls.n	8008b74 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008b5a:	4b65      	ldr	r3, [pc, #404]	@ (8008cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8008b5c:	683a      	ldr	r2, [r7, #0]
 8008b5e:	b2d2      	uxtb	r2, r2
 8008b60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008b62:	4b63      	ldr	r3, [pc, #396]	@ (8008cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	f003 030f 	and.w	r3, r3, #15
 8008b6a:	683a      	ldr	r2, [r7, #0]
 8008b6c:	429a      	cmp	r2, r3
 8008b6e:	d001      	beq.n	8008b74 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008b70:	2301      	movs	r3, #1
 8008b72:	e0b8      	b.n	8008ce6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	f003 0302 	and.w	r3, r3, #2
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d020      	beq.n	8008bc2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f003 0304 	and.w	r3, r3, #4
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d005      	beq.n	8008b98 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008b8c:	4b59      	ldr	r3, [pc, #356]	@ (8008cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8008b8e:	689b      	ldr	r3, [r3, #8]
 8008b90:	4a58      	ldr	r2, [pc, #352]	@ (8008cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8008b92:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8008b96:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	f003 0308 	and.w	r3, r3, #8
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d005      	beq.n	8008bb0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008ba4:	4b53      	ldr	r3, [pc, #332]	@ (8008cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8008ba6:	689b      	ldr	r3, [r3, #8]
 8008ba8:	4a52      	ldr	r2, [pc, #328]	@ (8008cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8008baa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8008bae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008bb0:	4b50      	ldr	r3, [pc, #320]	@ (8008cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8008bb2:	689b      	ldr	r3, [r3, #8]
 8008bb4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	689b      	ldr	r3, [r3, #8]
 8008bbc:	494d      	ldr	r1, [pc, #308]	@ (8008cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8008bbe:	4313      	orrs	r3, r2
 8008bc0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	f003 0301 	and.w	r3, r3, #1
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d044      	beq.n	8008c58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	685b      	ldr	r3, [r3, #4]
 8008bd2:	2b01      	cmp	r3, #1
 8008bd4:	d107      	bne.n	8008be6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008bd6:	4b47      	ldr	r3, [pc, #284]	@ (8008cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d119      	bne.n	8008c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008be2:	2301      	movs	r3, #1
 8008be4:	e07f      	b.n	8008ce6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	685b      	ldr	r3, [r3, #4]
 8008bea:	2b02      	cmp	r3, #2
 8008bec:	d003      	beq.n	8008bf6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008bf2:	2b03      	cmp	r3, #3
 8008bf4:	d107      	bne.n	8008c06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008bf6:	4b3f      	ldr	r3, [pc, #252]	@ (8008cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d109      	bne.n	8008c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008c02:	2301      	movs	r3, #1
 8008c04:	e06f      	b.n	8008ce6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008c06:	4b3b      	ldr	r3, [pc, #236]	@ (8008cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	f003 0302 	and.w	r3, r3, #2
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d101      	bne.n	8008c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008c12:	2301      	movs	r3, #1
 8008c14:	e067      	b.n	8008ce6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008c16:	4b37      	ldr	r3, [pc, #220]	@ (8008cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8008c18:	689b      	ldr	r3, [r3, #8]
 8008c1a:	f023 0203 	bic.w	r2, r3, #3
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	685b      	ldr	r3, [r3, #4]
 8008c22:	4934      	ldr	r1, [pc, #208]	@ (8008cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8008c24:	4313      	orrs	r3, r2
 8008c26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008c28:	f7fd ffb0 	bl	8006b8c <HAL_GetTick>
 8008c2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008c2e:	e00a      	b.n	8008c46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008c30:	f7fd ffac 	bl	8006b8c <HAL_GetTick>
 8008c34:	4602      	mov	r2, r0
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	1ad3      	subs	r3, r2, r3
 8008c3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	d901      	bls.n	8008c46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008c42:	2303      	movs	r3, #3
 8008c44:	e04f      	b.n	8008ce6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008c46:	4b2b      	ldr	r3, [pc, #172]	@ (8008cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8008c48:	689b      	ldr	r3, [r3, #8]
 8008c4a:	f003 020c 	and.w	r2, r3, #12
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	685b      	ldr	r3, [r3, #4]
 8008c52:	009b      	lsls	r3, r3, #2
 8008c54:	429a      	cmp	r2, r3
 8008c56:	d1eb      	bne.n	8008c30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008c58:	4b25      	ldr	r3, [pc, #148]	@ (8008cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	f003 030f 	and.w	r3, r3, #15
 8008c60:	683a      	ldr	r2, [r7, #0]
 8008c62:	429a      	cmp	r2, r3
 8008c64:	d20c      	bcs.n	8008c80 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008c66:	4b22      	ldr	r3, [pc, #136]	@ (8008cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8008c68:	683a      	ldr	r2, [r7, #0]
 8008c6a:	b2d2      	uxtb	r2, r2
 8008c6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008c6e:	4b20      	ldr	r3, [pc, #128]	@ (8008cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	f003 030f 	and.w	r3, r3, #15
 8008c76:	683a      	ldr	r2, [r7, #0]
 8008c78:	429a      	cmp	r2, r3
 8008c7a:	d001      	beq.n	8008c80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	e032      	b.n	8008ce6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	f003 0304 	and.w	r3, r3, #4
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d008      	beq.n	8008c9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008c8c:	4b19      	ldr	r3, [pc, #100]	@ (8008cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8008c8e:	689b      	ldr	r3, [r3, #8]
 8008c90:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	68db      	ldr	r3, [r3, #12]
 8008c98:	4916      	ldr	r1, [pc, #88]	@ (8008cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8008c9a:	4313      	orrs	r3, r2
 8008c9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	f003 0308 	and.w	r3, r3, #8
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d009      	beq.n	8008cbe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008caa:	4b12      	ldr	r3, [pc, #72]	@ (8008cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8008cac:	689b      	ldr	r3, [r3, #8]
 8008cae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	691b      	ldr	r3, [r3, #16]
 8008cb6:	00db      	lsls	r3, r3, #3
 8008cb8:	490e      	ldr	r1, [pc, #56]	@ (8008cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8008cba:	4313      	orrs	r3, r2
 8008cbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008cbe:	f000 f887 	bl	8008dd0 <HAL_RCC_GetSysClockFreq>
 8008cc2:	4602      	mov	r2, r0
 8008cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8008cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8008cc6:	689b      	ldr	r3, [r3, #8]
 8008cc8:	091b      	lsrs	r3, r3, #4
 8008cca:	f003 030f 	and.w	r3, r3, #15
 8008cce:	490a      	ldr	r1, [pc, #40]	@ (8008cf8 <HAL_RCC_ClockConfig+0x1c0>)
 8008cd0:	5ccb      	ldrb	r3, [r1, r3]
 8008cd2:	fa22 f303 	lsr.w	r3, r2, r3
 8008cd6:	4a09      	ldr	r2, [pc, #36]	@ (8008cfc <HAL_RCC_ClockConfig+0x1c4>)
 8008cd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8008cda:	4b09      	ldr	r3, [pc, #36]	@ (8008d00 <HAL_RCC_ClockConfig+0x1c8>)
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f7fd fd6e 	bl	80067c0 <HAL_InitTick>

  return HAL_OK;
 8008ce4:	2300      	movs	r3, #0
}
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	3710      	adds	r7, #16
 8008cea:	46bd      	mov	sp, r7
 8008cec:	bd80      	pop	{r7, pc}
 8008cee:	bf00      	nop
 8008cf0:	40023c00 	.word	0x40023c00
 8008cf4:	40023800 	.word	0x40023800
 8008cf8:	08015e68 	.word	0x08015e68
 8008cfc:	20000068 	.word	0x20000068
 8008d00:	2000006c 	.word	0x2000006c

08008d04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008d04:	b480      	push	{r7}
 8008d06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008d08:	4b03      	ldr	r3, [pc, #12]	@ (8008d18 <HAL_RCC_GetHCLKFreq+0x14>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
}
 8008d0c:	4618      	mov	r0, r3
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d14:	4770      	bx	lr
 8008d16:	bf00      	nop
 8008d18:	20000068 	.word	0x20000068

08008d1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008d20:	f7ff fff0 	bl	8008d04 <HAL_RCC_GetHCLKFreq>
 8008d24:	4602      	mov	r2, r0
 8008d26:	4b05      	ldr	r3, [pc, #20]	@ (8008d3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8008d28:	689b      	ldr	r3, [r3, #8]
 8008d2a:	0a9b      	lsrs	r3, r3, #10
 8008d2c:	f003 0307 	and.w	r3, r3, #7
 8008d30:	4903      	ldr	r1, [pc, #12]	@ (8008d40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008d32:	5ccb      	ldrb	r3, [r1, r3]
 8008d34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008d38:	4618      	mov	r0, r3
 8008d3a:	bd80      	pop	{r7, pc}
 8008d3c:	40023800 	.word	0x40023800
 8008d40:	08015e78 	.word	0x08015e78

08008d44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008d48:	f7ff ffdc 	bl	8008d04 <HAL_RCC_GetHCLKFreq>
 8008d4c:	4602      	mov	r2, r0
 8008d4e:	4b05      	ldr	r3, [pc, #20]	@ (8008d64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008d50:	689b      	ldr	r3, [r3, #8]
 8008d52:	0b5b      	lsrs	r3, r3, #13
 8008d54:	f003 0307 	and.w	r3, r3, #7
 8008d58:	4903      	ldr	r1, [pc, #12]	@ (8008d68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008d5a:	5ccb      	ldrb	r3, [r1, r3]
 8008d5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008d60:	4618      	mov	r0, r3
 8008d62:	bd80      	pop	{r7, pc}
 8008d64:	40023800 	.word	0x40023800
 8008d68:	08015e78 	.word	0x08015e78

08008d6c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008d6c:	b480      	push	{r7}
 8008d6e:	b083      	sub	sp, #12
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
 8008d74:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	220f      	movs	r2, #15
 8008d7a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008d7c:	4b12      	ldr	r3, [pc, #72]	@ (8008dc8 <HAL_RCC_GetClockConfig+0x5c>)
 8008d7e:	689b      	ldr	r3, [r3, #8]
 8008d80:	f003 0203 	and.w	r2, r3, #3
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008d88:	4b0f      	ldr	r3, [pc, #60]	@ (8008dc8 <HAL_RCC_GetClockConfig+0x5c>)
 8008d8a:	689b      	ldr	r3, [r3, #8]
 8008d8c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008d94:	4b0c      	ldr	r3, [pc, #48]	@ (8008dc8 <HAL_RCC_GetClockConfig+0x5c>)
 8008d96:	689b      	ldr	r3, [r3, #8]
 8008d98:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8008da0:	4b09      	ldr	r3, [pc, #36]	@ (8008dc8 <HAL_RCC_GetClockConfig+0x5c>)
 8008da2:	689b      	ldr	r3, [r3, #8]
 8008da4:	08db      	lsrs	r3, r3, #3
 8008da6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008dae:	4b07      	ldr	r3, [pc, #28]	@ (8008dcc <HAL_RCC_GetClockConfig+0x60>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f003 020f 	and.w	r2, r3, #15
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	601a      	str	r2, [r3, #0]
}
 8008dba:	bf00      	nop
 8008dbc:	370c      	adds	r7, #12
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc4:	4770      	bx	lr
 8008dc6:	bf00      	nop
 8008dc8:	40023800 	.word	0x40023800
 8008dcc:	40023c00 	.word	0x40023c00

08008dd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008dd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008dd4:	b0a6      	sub	sp, #152	@ 0x98
 8008dd6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008dd8:	2300      	movs	r3, #0
 8008dda:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8008dde:	2300      	movs	r3, #0
 8008de0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8008de4:	2300      	movs	r3, #0
 8008de6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8008dea:	2300      	movs	r3, #0
 8008dec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8008df0:	2300      	movs	r3, #0
 8008df2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008df6:	4bc8      	ldr	r3, [pc, #800]	@ (8009118 <HAL_RCC_GetSysClockFreq+0x348>)
 8008df8:	689b      	ldr	r3, [r3, #8]
 8008dfa:	f003 030c 	and.w	r3, r3, #12
 8008dfe:	2b0c      	cmp	r3, #12
 8008e00:	f200 817e 	bhi.w	8009100 <HAL_RCC_GetSysClockFreq+0x330>
 8008e04:	a201      	add	r2, pc, #4	@ (adr r2, 8008e0c <HAL_RCC_GetSysClockFreq+0x3c>)
 8008e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e0a:	bf00      	nop
 8008e0c:	08008e41 	.word	0x08008e41
 8008e10:	08009101 	.word	0x08009101
 8008e14:	08009101 	.word	0x08009101
 8008e18:	08009101 	.word	0x08009101
 8008e1c:	08008e49 	.word	0x08008e49
 8008e20:	08009101 	.word	0x08009101
 8008e24:	08009101 	.word	0x08009101
 8008e28:	08009101 	.word	0x08009101
 8008e2c:	08008e51 	.word	0x08008e51
 8008e30:	08009101 	.word	0x08009101
 8008e34:	08009101 	.word	0x08009101
 8008e38:	08009101 	.word	0x08009101
 8008e3c:	08008fbb 	.word	0x08008fbb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008e40:	4bb6      	ldr	r3, [pc, #728]	@ (800911c <HAL_RCC_GetSysClockFreq+0x34c>)
 8008e42:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8008e46:	e15f      	b.n	8009108 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008e48:	4bb5      	ldr	r3, [pc, #724]	@ (8009120 <HAL_RCC_GetSysClockFreq+0x350>)
 8008e4a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8008e4e:	e15b      	b.n	8009108 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008e50:	4bb1      	ldr	r3, [pc, #708]	@ (8009118 <HAL_RCC_GetSysClockFreq+0x348>)
 8008e52:	685b      	ldr	r3, [r3, #4]
 8008e54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008e58:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008e5c:	4bae      	ldr	r3, [pc, #696]	@ (8009118 <HAL_RCC_GetSysClockFreq+0x348>)
 8008e5e:	685b      	ldr	r3, [r3, #4]
 8008e60:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d031      	beq.n	8008ecc <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008e68:	4bab      	ldr	r3, [pc, #684]	@ (8009118 <HAL_RCC_GetSysClockFreq+0x348>)
 8008e6a:	685b      	ldr	r3, [r3, #4]
 8008e6c:	099b      	lsrs	r3, r3, #6
 8008e6e:	2200      	movs	r2, #0
 8008e70:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008e72:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008e74:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008e76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e7a:	663b      	str	r3, [r7, #96]	@ 0x60
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	667b      	str	r3, [r7, #100]	@ 0x64
 8008e80:	4ba7      	ldr	r3, [pc, #668]	@ (8009120 <HAL_RCC_GetSysClockFreq+0x350>)
 8008e82:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8008e86:	462a      	mov	r2, r5
 8008e88:	fb03 f202 	mul.w	r2, r3, r2
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	4621      	mov	r1, r4
 8008e90:	fb01 f303 	mul.w	r3, r1, r3
 8008e94:	4413      	add	r3, r2
 8008e96:	4aa2      	ldr	r2, [pc, #648]	@ (8009120 <HAL_RCC_GetSysClockFreq+0x350>)
 8008e98:	4621      	mov	r1, r4
 8008e9a:	fba1 1202 	umull	r1, r2, r1, r2
 8008e9e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008ea0:	460a      	mov	r2, r1
 8008ea2:	67ba      	str	r2, [r7, #120]	@ 0x78
 8008ea4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008ea6:	4413      	add	r3, r2
 8008ea8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008eaa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008eae:	2200      	movs	r2, #0
 8008eb0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008eb2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8008eb4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008eb8:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8008ebc:	f7f7 ff64 	bl	8000d88 <__aeabi_uldivmod>
 8008ec0:	4602      	mov	r2, r0
 8008ec2:	460b      	mov	r3, r1
 8008ec4:	4613      	mov	r3, r2
 8008ec6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008eca:	e064      	b.n	8008f96 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008ecc:	4b92      	ldr	r3, [pc, #584]	@ (8009118 <HAL_RCC_GetSysClockFreq+0x348>)
 8008ece:	685b      	ldr	r3, [r3, #4]
 8008ed0:	099b      	lsrs	r3, r3, #6
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	653b      	str	r3, [r7, #80]	@ 0x50
 8008ed6:	657a      	str	r2, [r7, #84]	@ 0x54
 8008ed8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008eda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ede:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008ee4:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8008ee8:	4622      	mov	r2, r4
 8008eea:	462b      	mov	r3, r5
 8008eec:	f04f 0000 	mov.w	r0, #0
 8008ef0:	f04f 0100 	mov.w	r1, #0
 8008ef4:	0159      	lsls	r1, r3, #5
 8008ef6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008efa:	0150      	lsls	r0, r2, #5
 8008efc:	4602      	mov	r2, r0
 8008efe:	460b      	mov	r3, r1
 8008f00:	4621      	mov	r1, r4
 8008f02:	1a51      	subs	r1, r2, r1
 8008f04:	6139      	str	r1, [r7, #16]
 8008f06:	4629      	mov	r1, r5
 8008f08:	eb63 0301 	sbc.w	r3, r3, r1
 8008f0c:	617b      	str	r3, [r7, #20]
 8008f0e:	f04f 0200 	mov.w	r2, #0
 8008f12:	f04f 0300 	mov.w	r3, #0
 8008f16:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008f1a:	4659      	mov	r1, fp
 8008f1c:	018b      	lsls	r3, r1, #6
 8008f1e:	4651      	mov	r1, sl
 8008f20:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008f24:	4651      	mov	r1, sl
 8008f26:	018a      	lsls	r2, r1, #6
 8008f28:	4651      	mov	r1, sl
 8008f2a:	ebb2 0801 	subs.w	r8, r2, r1
 8008f2e:	4659      	mov	r1, fp
 8008f30:	eb63 0901 	sbc.w	r9, r3, r1
 8008f34:	f04f 0200 	mov.w	r2, #0
 8008f38:	f04f 0300 	mov.w	r3, #0
 8008f3c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008f40:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008f44:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008f48:	4690      	mov	r8, r2
 8008f4a:	4699      	mov	r9, r3
 8008f4c:	4623      	mov	r3, r4
 8008f4e:	eb18 0303 	adds.w	r3, r8, r3
 8008f52:	60bb      	str	r3, [r7, #8]
 8008f54:	462b      	mov	r3, r5
 8008f56:	eb49 0303 	adc.w	r3, r9, r3
 8008f5a:	60fb      	str	r3, [r7, #12]
 8008f5c:	f04f 0200 	mov.w	r2, #0
 8008f60:	f04f 0300 	mov.w	r3, #0
 8008f64:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008f68:	4629      	mov	r1, r5
 8008f6a:	028b      	lsls	r3, r1, #10
 8008f6c:	4621      	mov	r1, r4
 8008f6e:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008f72:	4621      	mov	r1, r4
 8008f74:	028a      	lsls	r2, r1, #10
 8008f76:	4610      	mov	r0, r2
 8008f78:	4619      	mov	r1, r3
 8008f7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008f7e:	2200      	movs	r2, #0
 8008f80:	643b      	str	r3, [r7, #64]	@ 0x40
 8008f82:	647a      	str	r2, [r7, #68]	@ 0x44
 8008f84:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008f88:	f7f7 fefe 	bl	8000d88 <__aeabi_uldivmod>
 8008f8c:	4602      	mov	r2, r0
 8008f8e:	460b      	mov	r3, r1
 8008f90:	4613      	mov	r3, r2
 8008f92:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8008f96:	4b60      	ldr	r3, [pc, #384]	@ (8009118 <HAL_RCC_GetSysClockFreq+0x348>)
 8008f98:	685b      	ldr	r3, [r3, #4]
 8008f9a:	0c1b      	lsrs	r3, r3, #16
 8008f9c:	f003 0303 	and.w	r3, r3, #3
 8008fa0:	3301      	adds	r3, #1
 8008fa2:	005b      	lsls	r3, r3, #1
 8008fa4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8008fa8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008fac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008fb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fb4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8008fb8:	e0a6      	b.n	8009108 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008fba:	4b57      	ldr	r3, [pc, #348]	@ (8009118 <HAL_RCC_GetSysClockFreq+0x348>)
 8008fbc:	685b      	ldr	r3, [r3, #4]
 8008fbe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008fc2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008fc6:	4b54      	ldr	r3, [pc, #336]	@ (8009118 <HAL_RCC_GetSysClockFreq+0x348>)
 8008fc8:	685b      	ldr	r3, [r3, #4]
 8008fca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d02a      	beq.n	8009028 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008fd2:	4b51      	ldr	r3, [pc, #324]	@ (8009118 <HAL_RCC_GetSysClockFreq+0x348>)
 8008fd4:	685b      	ldr	r3, [r3, #4]
 8008fd6:	099b      	lsrs	r3, r3, #6
 8008fd8:	2200      	movs	r2, #0
 8008fda:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008fdc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8008fde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fe0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8008fe4:	2100      	movs	r1, #0
 8008fe6:	4b4e      	ldr	r3, [pc, #312]	@ (8009120 <HAL_RCC_GetSysClockFreq+0x350>)
 8008fe8:	fb03 f201 	mul.w	r2, r3, r1
 8008fec:	2300      	movs	r3, #0
 8008fee:	fb00 f303 	mul.w	r3, r0, r3
 8008ff2:	4413      	add	r3, r2
 8008ff4:	4a4a      	ldr	r2, [pc, #296]	@ (8009120 <HAL_RCC_GetSysClockFreq+0x350>)
 8008ff6:	fba0 1202 	umull	r1, r2, r0, r2
 8008ffa:	677a      	str	r2, [r7, #116]	@ 0x74
 8008ffc:	460a      	mov	r2, r1
 8008ffe:	673a      	str	r2, [r7, #112]	@ 0x70
 8009000:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8009002:	4413      	add	r3, r2
 8009004:	677b      	str	r3, [r7, #116]	@ 0x74
 8009006:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800900a:	2200      	movs	r2, #0
 800900c:	633b      	str	r3, [r7, #48]	@ 0x30
 800900e:	637a      	str	r2, [r7, #52]	@ 0x34
 8009010:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8009014:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8009018:	f7f7 feb6 	bl	8000d88 <__aeabi_uldivmod>
 800901c:	4602      	mov	r2, r0
 800901e:	460b      	mov	r3, r1
 8009020:	4613      	mov	r3, r2
 8009022:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009026:	e05b      	b.n	80090e0 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009028:	4b3b      	ldr	r3, [pc, #236]	@ (8009118 <HAL_RCC_GetSysClockFreq+0x348>)
 800902a:	685b      	ldr	r3, [r3, #4]
 800902c:	099b      	lsrs	r3, r3, #6
 800902e:	2200      	movs	r2, #0
 8009030:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009032:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009036:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800903a:	623b      	str	r3, [r7, #32]
 800903c:	2300      	movs	r3, #0
 800903e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009040:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8009044:	4642      	mov	r2, r8
 8009046:	464b      	mov	r3, r9
 8009048:	f04f 0000 	mov.w	r0, #0
 800904c:	f04f 0100 	mov.w	r1, #0
 8009050:	0159      	lsls	r1, r3, #5
 8009052:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009056:	0150      	lsls	r0, r2, #5
 8009058:	4602      	mov	r2, r0
 800905a:	460b      	mov	r3, r1
 800905c:	4641      	mov	r1, r8
 800905e:	ebb2 0a01 	subs.w	sl, r2, r1
 8009062:	4649      	mov	r1, r9
 8009064:	eb63 0b01 	sbc.w	fp, r3, r1
 8009068:	f04f 0200 	mov.w	r2, #0
 800906c:	f04f 0300 	mov.w	r3, #0
 8009070:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8009074:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8009078:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800907c:	ebb2 040a 	subs.w	r4, r2, sl
 8009080:	eb63 050b 	sbc.w	r5, r3, fp
 8009084:	f04f 0200 	mov.w	r2, #0
 8009088:	f04f 0300 	mov.w	r3, #0
 800908c:	00eb      	lsls	r3, r5, #3
 800908e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009092:	00e2      	lsls	r2, r4, #3
 8009094:	4614      	mov	r4, r2
 8009096:	461d      	mov	r5, r3
 8009098:	4643      	mov	r3, r8
 800909a:	18e3      	adds	r3, r4, r3
 800909c:	603b      	str	r3, [r7, #0]
 800909e:	464b      	mov	r3, r9
 80090a0:	eb45 0303 	adc.w	r3, r5, r3
 80090a4:	607b      	str	r3, [r7, #4]
 80090a6:	f04f 0200 	mov.w	r2, #0
 80090aa:	f04f 0300 	mov.w	r3, #0
 80090ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80090b2:	4629      	mov	r1, r5
 80090b4:	028b      	lsls	r3, r1, #10
 80090b6:	4621      	mov	r1, r4
 80090b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80090bc:	4621      	mov	r1, r4
 80090be:	028a      	lsls	r2, r1, #10
 80090c0:	4610      	mov	r0, r2
 80090c2:	4619      	mov	r1, r3
 80090c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80090c8:	2200      	movs	r2, #0
 80090ca:	61bb      	str	r3, [r7, #24]
 80090cc:	61fa      	str	r2, [r7, #28]
 80090ce:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80090d2:	f7f7 fe59 	bl	8000d88 <__aeabi_uldivmod>
 80090d6:	4602      	mov	r2, r0
 80090d8:	460b      	mov	r3, r1
 80090da:	4613      	mov	r3, r2
 80090dc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80090e0:	4b0d      	ldr	r3, [pc, #52]	@ (8009118 <HAL_RCC_GetSysClockFreq+0x348>)
 80090e2:	685b      	ldr	r3, [r3, #4]
 80090e4:	0f1b      	lsrs	r3, r3, #28
 80090e6:	f003 0307 	and.w	r3, r3, #7
 80090ea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 80090ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80090f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80090f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80090fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80090fe:	e003      	b.n	8009108 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009100:	4b06      	ldr	r3, [pc, #24]	@ (800911c <HAL_RCC_GetSysClockFreq+0x34c>)
 8009102:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8009106:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009108:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 800910c:	4618      	mov	r0, r3
 800910e:	3798      	adds	r7, #152	@ 0x98
 8009110:	46bd      	mov	sp, r7
 8009112:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009116:	bf00      	nop
 8009118:	40023800 	.word	0x40023800
 800911c:	00f42400 	.word	0x00f42400
 8009120:	017d7840 	.word	0x017d7840

08009124 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009124:	b580      	push	{r7, lr}
 8009126:	b086      	sub	sp, #24
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d101      	bne.n	8009136 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009132:	2301      	movs	r3, #1
 8009134:	e28d      	b.n	8009652 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	f003 0301 	and.w	r3, r3, #1
 800913e:	2b00      	cmp	r3, #0
 8009140:	f000 8083 	beq.w	800924a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009144:	4b94      	ldr	r3, [pc, #592]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 8009146:	689b      	ldr	r3, [r3, #8]
 8009148:	f003 030c 	and.w	r3, r3, #12
 800914c:	2b04      	cmp	r3, #4
 800914e:	d019      	beq.n	8009184 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8009150:	4b91      	ldr	r3, [pc, #580]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 8009152:	689b      	ldr	r3, [r3, #8]
 8009154:	f003 030c 	and.w	r3, r3, #12
        || \
 8009158:	2b08      	cmp	r3, #8
 800915a:	d106      	bne.n	800916a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800915c:	4b8e      	ldr	r3, [pc, #568]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 800915e:	685b      	ldr	r3, [r3, #4]
 8009160:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009164:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009168:	d00c      	beq.n	8009184 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800916a:	4b8b      	ldr	r3, [pc, #556]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 800916c:	689b      	ldr	r3, [r3, #8]
 800916e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8009172:	2b0c      	cmp	r3, #12
 8009174:	d112      	bne.n	800919c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009176:	4b88      	ldr	r3, [pc, #544]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 8009178:	685b      	ldr	r3, [r3, #4]
 800917a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800917e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009182:	d10b      	bne.n	800919c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009184:	4b84      	ldr	r3, [pc, #528]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800918c:	2b00      	cmp	r3, #0
 800918e:	d05b      	beq.n	8009248 <HAL_RCC_OscConfig+0x124>
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	685b      	ldr	r3, [r3, #4]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d157      	bne.n	8009248 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8009198:	2301      	movs	r3, #1
 800919a:	e25a      	b.n	8009652 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	685b      	ldr	r3, [r3, #4]
 80091a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80091a4:	d106      	bne.n	80091b4 <HAL_RCC_OscConfig+0x90>
 80091a6:	4b7c      	ldr	r3, [pc, #496]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	4a7b      	ldr	r2, [pc, #492]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 80091ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80091b0:	6013      	str	r3, [r2, #0]
 80091b2:	e01d      	b.n	80091f0 <HAL_RCC_OscConfig+0xcc>
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	685b      	ldr	r3, [r3, #4]
 80091b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80091bc:	d10c      	bne.n	80091d8 <HAL_RCC_OscConfig+0xb4>
 80091be:	4b76      	ldr	r3, [pc, #472]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	4a75      	ldr	r2, [pc, #468]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 80091c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80091c8:	6013      	str	r3, [r2, #0]
 80091ca:	4b73      	ldr	r3, [pc, #460]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	4a72      	ldr	r2, [pc, #456]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 80091d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80091d4:	6013      	str	r3, [r2, #0]
 80091d6:	e00b      	b.n	80091f0 <HAL_RCC_OscConfig+0xcc>
 80091d8:	4b6f      	ldr	r3, [pc, #444]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	4a6e      	ldr	r2, [pc, #440]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 80091de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80091e2:	6013      	str	r3, [r2, #0]
 80091e4:	4b6c      	ldr	r3, [pc, #432]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	4a6b      	ldr	r2, [pc, #428]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 80091ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80091ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	685b      	ldr	r3, [r3, #4]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d013      	beq.n	8009220 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091f8:	f7fd fcc8 	bl	8006b8c <HAL_GetTick>
 80091fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80091fe:	e008      	b.n	8009212 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009200:	f7fd fcc4 	bl	8006b8c <HAL_GetTick>
 8009204:	4602      	mov	r2, r0
 8009206:	693b      	ldr	r3, [r7, #16]
 8009208:	1ad3      	subs	r3, r2, r3
 800920a:	2b64      	cmp	r3, #100	@ 0x64
 800920c:	d901      	bls.n	8009212 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800920e:	2303      	movs	r3, #3
 8009210:	e21f      	b.n	8009652 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009212:	4b61      	ldr	r3, [pc, #388]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800921a:	2b00      	cmp	r3, #0
 800921c:	d0f0      	beq.n	8009200 <HAL_RCC_OscConfig+0xdc>
 800921e:	e014      	b.n	800924a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009220:	f7fd fcb4 	bl	8006b8c <HAL_GetTick>
 8009224:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009226:	e008      	b.n	800923a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009228:	f7fd fcb0 	bl	8006b8c <HAL_GetTick>
 800922c:	4602      	mov	r2, r0
 800922e:	693b      	ldr	r3, [r7, #16]
 8009230:	1ad3      	subs	r3, r2, r3
 8009232:	2b64      	cmp	r3, #100	@ 0x64
 8009234:	d901      	bls.n	800923a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8009236:	2303      	movs	r3, #3
 8009238:	e20b      	b.n	8009652 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800923a:	4b57      	ldr	r3, [pc, #348]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009242:	2b00      	cmp	r3, #0
 8009244:	d1f0      	bne.n	8009228 <HAL_RCC_OscConfig+0x104>
 8009246:	e000      	b.n	800924a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009248:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	f003 0302 	and.w	r3, r3, #2
 8009252:	2b00      	cmp	r3, #0
 8009254:	d06f      	beq.n	8009336 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009256:	4b50      	ldr	r3, [pc, #320]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 8009258:	689b      	ldr	r3, [r3, #8]
 800925a:	f003 030c 	and.w	r3, r3, #12
 800925e:	2b00      	cmp	r3, #0
 8009260:	d017      	beq.n	8009292 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8009262:	4b4d      	ldr	r3, [pc, #308]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 8009264:	689b      	ldr	r3, [r3, #8]
 8009266:	f003 030c 	and.w	r3, r3, #12
        || \
 800926a:	2b08      	cmp	r3, #8
 800926c:	d105      	bne.n	800927a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800926e:	4b4a      	ldr	r3, [pc, #296]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 8009270:	685b      	ldr	r3, [r3, #4]
 8009272:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009276:	2b00      	cmp	r3, #0
 8009278:	d00b      	beq.n	8009292 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800927a:	4b47      	ldr	r3, [pc, #284]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 800927c:	689b      	ldr	r3, [r3, #8]
 800927e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8009282:	2b0c      	cmp	r3, #12
 8009284:	d11c      	bne.n	80092c0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009286:	4b44      	ldr	r3, [pc, #272]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 8009288:	685b      	ldr	r3, [r3, #4]
 800928a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800928e:	2b00      	cmp	r3, #0
 8009290:	d116      	bne.n	80092c0 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009292:	4b41      	ldr	r3, [pc, #260]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	f003 0302 	and.w	r3, r3, #2
 800929a:	2b00      	cmp	r3, #0
 800929c:	d005      	beq.n	80092aa <HAL_RCC_OscConfig+0x186>
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	68db      	ldr	r3, [r3, #12]
 80092a2:	2b01      	cmp	r3, #1
 80092a4:	d001      	beq.n	80092aa <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80092a6:	2301      	movs	r3, #1
 80092a8:	e1d3      	b.n	8009652 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80092aa:	4b3b      	ldr	r3, [pc, #236]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	691b      	ldr	r3, [r3, #16]
 80092b6:	00db      	lsls	r3, r3, #3
 80092b8:	4937      	ldr	r1, [pc, #220]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 80092ba:	4313      	orrs	r3, r2
 80092bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80092be:	e03a      	b.n	8009336 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	68db      	ldr	r3, [r3, #12]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d020      	beq.n	800930a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80092c8:	4b34      	ldr	r3, [pc, #208]	@ (800939c <HAL_RCC_OscConfig+0x278>)
 80092ca:	2201      	movs	r2, #1
 80092cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80092ce:	f7fd fc5d 	bl	8006b8c <HAL_GetTick>
 80092d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80092d4:	e008      	b.n	80092e8 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80092d6:	f7fd fc59 	bl	8006b8c <HAL_GetTick>
 80092da:	4602      	mov	r2, r0
 80092dc:	693b      	ldr	r3, [r7, #16]
 80092de:	1ad3      	subs	r3, r2, r3
 80092e0:	2b02      	cmp	r3, #2
 80092e2:	d901      	bls.n	80092e8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80092e4:	2303      	movs	r3, #3
 80092e6:	e1b4      	b.n	8009652 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80092e8:	4b2b      	ldr	r3, [pc, #172]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	f003 0302 	and.w	r3, r3, #2
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d0f0      	beq.n	80092d6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80092f4:	4b28      	ldr	r3, [pc, #160]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	691b      	ldr	r3, [r3, #16]
 8009300:	00db      	lsls	r3, r3, #3
 8009302:	4925      	ldr	r1, [pc, #148]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 8009304:	4313      	orrs	r3, r2
 8009306:	600b      	str	r3, [r1, #0]
 8009308:	e015      	b.n	8009336 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800930a:	4b24      	ldr	r3, [pc, #144]	@ (800939c <HAL_RCC_OscConfig+0x278>)
 800930c:	2200      	movs	r2, #0
 800930e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009310:	f7fd fc3c 	bl	8006b8c <HAL_GetTick>
 8009314:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009316:	e008      	b.n	800932a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009318:	f7fd fc38 	bl	8006b8c <HAL_GetTick>
 800931c:	4602      	mov	r2, r0
 800931e:	693b      	ldr	r3, [r7, #16]
 8009320:	1ad3      	subs	r3, r2, r3
 8009322:	2b02      	cmp	r3, #2
 8009324:	d901      	bls.n	800932a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8009326:	2303      	movs	r3, #3
 8009328:	e193      	b.n	8009652 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800932a:	4b1b      	ldr	r3, [pc, #108]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f003 0302 	and.w	r3, r3, #2
 8009332:	2b00      	cmp	r3, #0
 8009334:	d1f0      	bne.n	8009318 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	f003 0308 	and.w	r3, r3, #8
 800933e:	2b00      	cmp	r3, #0
 8009340:	d036      	beq.n	80093b0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	695b      	ldr	r3, [r3, #20]
 8009346:	2b00      	cmp	r3, #0
 8009348:	d016      	beq.n	8009378 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800934a:	4b15      	ldr	r3, [pc, #84]	@ (80093a0 <HAL_RCC_OscConfig+0x27c>)
 800934c:	2201      	movs	r2, #1
 800934e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009350:	f7fd fc1c 	bl	8006b8c <HAL_GetTick>
 8009354:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009356:	e008      	b.n	800936a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009358:	f7fd fc18 	bl	8006b8c <HAL_GetTick>
 800935c:	4602      	mov	r2, r0
 800935e:	693b      	ldr	r3, [r7, #16]
 8009360:	1ad3      	subs	r3, r2, r3
 8009362:	2b02      	cmp	r3, #2
 8009364:	d901      	bls.n	800936a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8009366:	2303      	movs	r3, #3
 8009368:	e173      	b.n	8009652 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800936a:	4b0b      	ldr	r3, [pc, #44]	@ (8009398 <HAL_RCC_OscConfig+0x274>)
 800936c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800936e:	f003 0302 	and.w	r3, r3, #2
 8009372:	2b00      	cmp	r3, #0
 8009374:	d0f0      	beq.n	8009358 <HAL_RCC_OscConfig+0x234>
 8009376:	e01b      	b.n	80093b0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009378:	4b09      	ldr	r3, [pc, #36]	@ (80093a0 <HAL_RCC_OscConfig+0x27c>)
 800937a:	2200      	movs	r2, #0
 800937c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800937e:	f7fd fc05 	bl	8006b8c <HAL_GetTick>
 8009382:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009384:	e00e      	b.n	80093a4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009386:	f7fd fc01 	bl	8006b8c <HAL_GetTick>
 800938a:	4602      	mov	r2, r0
 800938c:	693b      	ldr	r3, [r7, #16]
 800938e:	1ad3      	subs	r3, r2, r3
 8009390:	2b02      	cmp	r3, #2
 8009392:	d907      	bls.n	80093a4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8009394:	2303      	movs	r3, #3
 8009396:	e15c      	b.n	8009652 <HAL_RCC_OscConfig+0x52e>
 8009398:	40023800 	.word	0x40023800
 800939c:	42470000 	.word	0x42470000
 80093a0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80093a4:	4b8a      	ldr	r3, [pc, #552]	@ (80095d0 <HAL_RCC_OscConfig+0x4ac>)
 80093a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80093a8:	f003 0302 	and.w	r3, r3, #2
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d1ea      	bne.n	8009386 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	f003 0304 	and.w	r3, r3, #4
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	f000 8097 	beq.w	80094ec <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80093be:	2300      	movs	r3, #0
 80093c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80093c2:	4b83      	ldr	r3, [pc, #524]	@ (80095d0 <HAL_RCC_OscConfig+0x4ac>)
 80093c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d10f      	bne.n	80093ee <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80093ce:	2300      	movs	r3, #0
 80093d0:	60bb      	str	r3, [r7, #8]
 80093d2:	4b7f      	ldr	r3, [pc, #508]	@ (80095d0 <HAL_RCC_OscConfig+0x4ac>)
 80093d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093d6:	4a7e      	ldr	r2, [pc, #504]	@ (80095d0 <HAL_RCC_OscConfig+0x4ac>)
 80093d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80093dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80093de:	4b7c      	ldr	r3, [pc, #496]	@ (80095d0 <HAL_RCC_OscConfig+0x4ac>)
 80093e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80093e6:	60bb      	str	r3, [r7, #8]
 80093e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80093ea:	2301      	movs	r3, #1
 80093ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80093ee:	4b79      	ldr	r3, [pc, #484]	@ (80095d4 <HAL_RCC_OscConfig+0x4b0>)
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d118      	bne.n	800942c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80093fa:	4b76      	ldr	r3, [pc, #472]	@ (80095d4 <HAL_RCC_OscConfig+0x4b0>)
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	4a75      	ldr	r2, [pc, #468]	@ (80095d4 <HAL_RCC_OscConfig+0x4b0>)
 8009400:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009404:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009406:	f7fd fbc1 	bl	8006b8c <HAL_GetTick>
 800940a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800940c:	e008      	b.n	8009420 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800940e:	f7fd fbbd 	bl	8006b8c <HAL_GetTick>
 8009412:	4602      	mov	r2, r0
 8009414:	693b      	ldr	r3, [r7, #16]
 8009416:	1ad3      	subs	r3, r2, r3
 8009418:	2b02      	cmp	r3, #2
 800941a:	d901      	bls.n	8009420 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800941c:	2303      	movs	r3, #3
 800941e:	e118      	b.n	8009652 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009420:	4b6c      	ldr	r3, [pc, #432]	@ (80095d4 <HAL_RCC_OscConfig+0x4b0>)
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009428:	2b00      	cmp	r3, #0
 800942a:	d0f0      	beq.n	800940e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	689b      	ldr	r3, [r3, #8]
 8009430:	2b01      	cmp	r3, #1
 8009432:	d106      	bne.n	8009442 <HAL_RCC_OscConfig+0x31e>
 8009434:	4b66      	ldr	r3, [pc, #408]	@ (80095d0 <HAL_RCC_OscConfig+0x4ac>)
 8009436:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009438:	4a65      	ldr	r2, [pc, #404]	@ (80095d0 <HAL_RCC_OscConfig+0x4ac>)
 800943a:	f043 0301 	orr.w	r3, r3, #1
 800943e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009440:	e01c      	b.n	800947c <HAL_RCC_OscConfig+0x358>
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	689b      	ldr	r3, [r3, #8]
 8009446:	2b05      	cmp	r3, #5
 8009448:	d10c      	bne.n	8009464 <HAL_RCC_OscConfig+0x340>
 800944a:	4b61      	ldr	r3, [pc, #388]	@ (80095d0 <HAL_RCC_OscConfig+0x4ac>)
 800944c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800944e:	4a60      	ldr	r2, [pc, #384]	@ (80095d0 <HAL_RCC_OscConfig+0x4ac>)
 8009450:	f043 0304 	orr.w	r3, r3, #4
 8009454:	6713      	str	r3, [r2, #112]	@ 0x70
 8009456:	4b5e      	ldr	r3, [pc, #376]	@ (80095d0 <HAL_RCC_OscConfig+0x4ac>)
 8009458:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800945a:	4a5d      	ldr	r2, [pc, #372]	@ (80095d0 <HAL_RCC_OscConfig+0x4ac>)
 800945c:	f043 0301 	orr.w	r3, r3, #1
 8009460:	6713      	str	r3, [r2, #112]	@ 0x70
 8009462:	e00b      	b.n	800947c <HAL_RCC_OscConfig+0x358>
 8009464:	4b5a      	ldr	r3, [pc, #360]	@ (80095d0 <HAL_RCC_OscConfig+0x4ac>)
 8009466:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009468:	4a59      	ldr	r2, [pc, #356]	@ (80095d0 <HAL_RCC_OscConfig+0x4ac>)
 800946a:	f023 0301 	bic.w	r3, r3, #1
 800946e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009470:	4b57      	ldr	r3, [pc, #348]	@ (80095d0 <HAL_RCC_OscConfig+0x4ac>)
 8009472:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009474:	4a56      	ldr	r2, [pc, #344]	@ (80095d0 <HAL_RCC_OscConfig+0x4ac>)
 8009476:	f023 0304 	bic.w	r3, r3, #4
 800947a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	689b      	ldr	r3, [r3, #8]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d015      	beq.n	80094b0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009484:	f7fd fb82 	bl	8006b8c <HAL_GetTick>
 8009488:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800948a:	e00a      	b.n	80094a2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800948c:	f7fd fb7e 	bl	8006b8c <HAL_GetTick>
 8009490:	4602      	mov	r2, r0
 8009492:	693b      	ldr	r3, [r7, #16]
 8009494:	1ad3      	subs	r3, r2, r3
 8009496:	f241 3288 	movw	r2, #5000	@ 0x1388
 800949a:	4293      	cmp	r3, r2
 800949c:	d901      	bls.n	80094a2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800949e:	2303      	movs	r3, #3
 80094a0:	e0d7      	b.n	8009652 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80094a2:	4b4b      	ldr	r3, [pc, #300]	@ (80095d0 <HAL_RCC_OscConfig+0x4ac>)
 80094a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094a6:	f003 0302 	and.w	r3, r3, #2
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d0ee      	beq.n	800948c <HAL_RCC_OscConfig+0x368>
 80094ae:	e014      	b.n	80094da <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80094b0:	f7fd fb6c 	bl	8006b8c <HAL_GetTick>
 80094b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80094b6:	e00a      	b.n	80094ce <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80094b8:	f7fd fb68 	bl	8006b8c <HAL_GetTick>
 80094bc:	4602      	mov	r2, r0
 80094be:	693b      	ldr	r3, [r7, #16]
 80094c0:	1ad3      	subs	r3, r2, r3
 80094c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80094c6:	4293      	cmp	r3, r2
 80094c8:	d901      	bls.n	80094ce <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80094ca:	2303      	movs	r3, #3
 80094cc:	e0c1      	b.n	8009652 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80094ce:	4b40      	ldr	r3, [pc, #256]	@ (80095d0 <HAL_RCC_OscConfig+0x4ac>)
 80094d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094d2:	f003 0302 	and.w	r3, r3, #2
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d1ee      	bne.n	80094b8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80094da:	7dfb      	ldrb	r3, [r7, #23]
 80094dc:	2b01      	cmp	r3, #1
 80094de:	d105      	bne.n	80094ec <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80094e0:	4b3b      	ldr	r3, [pc, #236]	@ (80095d0 <HAL_RCC_OscConfig+0x4ac>)
 80094e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094e4:	4a3a      	ldr	r2, [pc, #232]	@ (80095d0 <HAL_RCC_OscConfig+0x4ac>)
 80094e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80094ea:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	699b      	ldr	r3, [r3, #24]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	f000 80ad 	beq.w	8009650 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80094f6:	4b36      	ldr	r3, [pc, #216]	@ (80095d0 <HAL_RCC_OscConfig+0x4ac>)
 80094f8:	689b      	ldr	r3, [r3, #8]
 80094fa:	f003 030c 	and.w	r3, r3, #12
 80094fe:	2b08      	cmp	r3, #8
 8009500:	d060      	beq.n	80095c4 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	699b      	ldr	r3, [r3, #24]
 8009506:	2b02      	cmp	r3, #2
 8009508:	d145      	bne.n	8009596 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800950a:	4b33      	ldr	r3, [pc, #204]	@ (80095d8 <HAL_RCC_OscConfig+0x4b4>)
 800950c:	2200      	movs	r2, #0
 800950e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009510:	f7fd fb3c 	bl	8006b8c <HAL_GetTick>
 8009514:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009516:	e008      	b.n	800952a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009518:	f7fd fb38 	bl	8006b8c <HAL_GetTick>
 800951c:	4602      	mov	r2, r0
 800951e:	693b      	ldr	r3, [r7, #16]
 8009520:	1ad3      	subs	r3, r2, r3
 8009522:	2b02      	cmp	r3, #2
 8009524:	d901      	bls.n	800952a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8009526:	2303      	movs	r3, #3
 8009528:	e093      	b.n	8009652 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800952a:	4b29      	ldr	r3, [pc, #164]	@ (80095d0 <HAL_RCC_OscConfig+0x4ac>)
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009532:	2b00      	cmp	r3, #0
 8009534:	d1f0      	bne.n	8009518 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	69da      	ldr	r2, [r3, #28]
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	6a1b      	ldr	r3, [r3, #32]
 800953e:	431a      	orrs	r2, r3
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009544:	019b      	lsls	r3, r3, #6
 8009546:	431a      	orrs	r2, r3
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800954c:	085b      	lsrs	r3, r3, #1
 800954e:	3b01      	subs	r3, #1
 8009550:	041b      	lsls	r3, r3, #16
 8009552:	431a      	orrs	r2, r3
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009558:	061b      	lsls	r3, r3, #24
 800955a:	431a      	orrs	r2, r3
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009560:	071b      	lsls	r3, r3, #28
 8009562:	491b      	ldr	r1, [pc, #108]	@ (80095d0 <HAL_RCC_OscConfig+0x4ac>)
 8009564:	4313      	orrs	r3, r2
 8009566:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009568:	4b1b      	ldr	r3, [pc, #108]	@ (80095d8 <HAL_RCC_OscConfig+0x4b4>)
 800956a:	2201      	movs	r2, #1
 800956c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800956e:	f7fd fb0d 	bl	8006b8c <HAL_GetTick>
 8009572:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009574:	e008      	b.n	8009588 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009576:	f7fd fb09 	bl	8006b8c <HAL_GetTick>
 800957a:	4602      	mov	r2, r0
 800957c:	693b      	ldr	r3, [r7, #16]
 800957e:	1ad3      	subs	r3, r2, r3
 8009580:	2b02      	cmp	r3, #2
 8009582:	d901      	bls.n	8009588 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8009584:	2303      	movs	r3, #3
 8009586:	e064      	b.n	8009652 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009588:	4b11      	ldr	r3, [pc, #68]	@ (80095d0 <HAL_RCC_OscConfig+0x4ac>)
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009590:	2b00      	cmp	r3, #0
 8009592:	d0f0      	beq.n	8009576 <HAL_RCC_OscConfig+0x452>
 8009594:	e05c      	b.n	8009650 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009596:	4b10      	ldr	r3, [pc, #64]	@ (80095d8 <HAL_RCC_OscConfig+0x4b4>)
 8009598:	2200      	movs	r2, #0
 800959a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800959c:	f7fd faf6 	bl	8006b8c <HAL_GetTick>
 80095a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80095a2:	e008      	b.n	80095b6 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80095a4:	f7fd faf2 	bl	8006b8c <HAL_GetTick>
 80095a8:	4602      	mov	r2, r0
 80095aa:	693b      	ldr	r3, [r7, #16]
 80095ac:	1ad3      	subs	r3, r2, r3
 80095ae:	2b02      	cmp	r3, #2
 80095b0:	d901      	bls.n	80095b6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80095b2:	2303      	movs	r3, #3
 80095b4:	e04d      	b.n	8009652 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80095b6:	4b06      	ldr	r3, [pc, #24]	@ (80095d0 <HAL_RCC_OscConfig+0x4ac>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d1f0      	bne.n	80095a4 <HAL_RCC_OscConfig+0x480>
 80095c2:	e045      	b.n	8009650 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	699b      	ldr	r3, [r3, #24]
 80095c8:	2b01      	cmp	r3, #1
 80095ca:	d107      	bne.n	80095dc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80095cc:	2301      	movs	r3, #1
 80095ce:	e040      	b.n	8009652 <HAL_RCC_OscConfig+0x52e>
 80095d0:	40023800 	.word	0x40023800
 80095d4:	40007000 	.word	0x40007000
 80095d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80095dc:	4b1f      	ldr	r3, [pc, #124]	@ (800965c <HAL_RCC_OscConfig+0x538>)
 80095de:	685b      	ldr	r3, [r3, #4]
 80095e0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	699b      	ldr	r3, [r3, #24]
 80095e6:	2b01      	cmp	r3, #1
 80095e8:	d030      	beq.n	800964c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80095f4:	429a      	cmp	r2, r3
 80095f6:	d129      	bne.n	800964c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009602:	429a      	cmp	r2, r3
 8009604:	d122      	bne.n	800964c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009606:	68fa      	ldr	r2, [r7, #12]
 8009608:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800960c:	4013      	ands	r3, r2
 800960e:	687a      	ldr	r2, [r7, #4]
 8009610:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009612:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009614:	4293      	cmp	r3, r2
 8009616:	d119      	bne.n	800964c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009622:	085b      	lsrs	r3, r3, #1
 8009624:	3b01      	subs	r3, #1
 8009626:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009628:	429a      	cmp	r2, r3
 800962a:	d10f      	bne.n	800964c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009636:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009638:	429a      	cmp	r2, r3
 800963a:	d107      	bne.n	800964c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009646:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009648:	429a      	cmp	r2, r3
 800964a:	d001      	beq.n	8009650 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800964c:	2301      	movs	r3, #1
 800964e:	e000      	b.n	8009652 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8009650:	2300      	movs	r3, #0
}
 8009652:	4618      	mov	r0, r3
 8009654:	3718      	adds	r7, #24
 8009656:	46bd      	mov	sp, r7
 8009658:	bd80      	pop	{r7, pc}
 800965a:	bf00      	nop
 800965c:	40023800 	.word	0x40023800

08009660 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009660:	b580      	push	{r7, lr}
 8009662:	b082      	sub	sp, #8
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d101      	bne.n	8009672 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800966e:	2301      	movs	r3, #1
 8009670:	e07b      	b.n	800976a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009676:	2b00      	cmp	r3, #0
 8009678:	d108      	bne.n	800968c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	685b      	ldr	r3, [r3, #4]
 800967e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009682:	d009      	beq.n	8009698 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	2200      	movs	r2, #0
 8009688:	61da      	str	r2, [r3, #28]
 800968a:	e005      	b.n	8009698 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	2200      	movs	r2, #0
 8009690:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	2200      	movs	r2, #0
 8009696:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2200      	movs	r2, #0
 800969c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80096a4:	b2db      	uxtb	r3, r3
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d106      	bne.n	80096b8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2200      	movs	r2, #0
 80096ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80096b2:	6878      	ldr	r0, [r7, #4]
 80096b4:	f7fc feee 	bl	8006494 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	2202      	movs	r2, #2
 80096bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	681a      	ldr	r2, [r3, #0]
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80096ce:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	685b      	ldr	r3, [r3, #4]
 80096d4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	689b      	ldr	r3, [r3, #8]
 80096dc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80096e0:	431a      	orrs	r2, r3
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	68db      	ldr	r3, [r3, #12]
 80096e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80096ea:	431a      	orrs	r2, r3
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	691b      	ldr	r3, [r3, #16]
 80096f0:	f003 0302 	and.w	r3, r3, #2
 80096f4:	431a      	orrs	r2, r3
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	695b      	ldr	r3, [r3, #20]
 80096fa:	f003 0301 	and.w	r3, r3, #1
 80096fe:	431a      	orrs	r2, r3
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	699b      	ldr	r3, [r3, #24]
 8009704:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009708:	431a      	orrs	r2, r3
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	69db      	ldr	r3, [r3, #28]
 800970e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009712:	431a      	orrs	r2, r3
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	6a1b      	ldr	r3, [r3, #32]
 8009718:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800971c:	ea42 0103 	orr.w	r1, r2, r3
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009724:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	430a      	orrs	r2, r1
 800972e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	699b      	ldr	r3, [r3, #24]
 8009734:	0c1b      	lsrs	r3, r3, #16
 8009736:	f003 0104 	and.w	r1, r3, #4
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800973e:	f003 0210 	and.w	r2, r3, #16
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	430a      	orrs	r2, r1
 8009748:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	69da      	ldr	r2, [r3, #28]
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009758:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2200      	movs	r2, #0
 800975e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2201      	movs	r2, #1
 8009764:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8009768:	2300      	movs	r3, #0
}
 800976a:	4618      	mov	r0, r3
 800976c:	3708      	adds	r7, #8
 800976e:	46bd      	mov	sp, r7
 8009770:	bd80      	pop	{r7, pc}

08009772 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009772:	b580      	push	{r7, lr}
 8009774:	b082      	sub	sp, #8
 8009776:	af00      	add	r7, sp, #0
 8009778:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	2b00      	cmp	r3, #0
 800977e:	d101      	bne.n	8009784 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009780:	2301      	movs	r3, #1
 8009782:	e041      	b.n	8009808 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800978a:	b2db      	uxtb	r3, r3
 800978c:	2b00      	cmp	r3, #0
 800978e:	d106      	bne.n	800979e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2200      	movs	r2, #0
 8009794:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009798:	6878      	ldr	r0, [r7, #4]
 800979a:	f7fc fec3 	bl	8006524 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	2202      	movs	r2, #2
 80097a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681a      	ldr	r2, [r3, #0]
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	3304      	adds	r3, #4
 80097ae:	4619      	mov	r1, r3
 80097b0:	4610      	mov	r0, r2
 80097b2:	f000 fc61 	bl	800a078 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2201      	movs	r2, #1
 80097ba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2201      	movs	r2, #1
 80097c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	2201      	movs	r2, #1
 80097ca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	2201      	movs	r2, #1
 80097d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	2201      	movs	r2, #1
 80097da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	2201      	movs	r2, #1
 80097e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	2201      	movs	r2, #1
 80097ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	2201      	movs	r2, #1
 80097f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	2201      	movs	r2, #1
 80097fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	2201      	movs	r2, #1
 8009802:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009806:	2300      	movs	r3, #0
}
 8009808:	4618      	mov	r0, r3
 800980a:	3708      	adds	r7, #8
 800980c:	46bd      	mov	sp, r7
 800980e:	bd80      	pop	{r7, pc}

08009810 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009810:	b480      	push	{r7}
 8009812:	b085      	sub	sp, #20
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800981e:	b2db      	uxtb	r3, r3
 8009820:	2b01      	cmp	r3, #1
 8009822:	d001      	beq.n	8009828 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009824:	2301      	movs	r3, #1
 8009826:	e04e      	b.n	80098c6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	2202      	movs	r2, #2
 800982c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	68da      	ldr	r2, [r3, #12]
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	f042 0201 	orr.w	r2, r2, #1
 800983e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	4a23      	ldr	r2, [pc, #140]	@ (80098d4 <HAL_TIM_Base_Start_IT+0xc4>)
 8009846:	4293      	cmp	r3, r2
 8009848:	d022      	beq.n	8009890 <HAL_TIM_Base_Start_IT+0x80>
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009852:	d01d      	beq.n	8009890 <HAL_TIM_Base_Start_IT+0x80>
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	4a1f      	ldr	r2, [pc, #124]	@ (80098d8 <HAL_TIM_Base_Start_IT+0xc8>)
 800985a:	4293      	cmp	r3, r2
 800985c:	d018      	beq.n	8009890 <HAL_TIM_Base_Start_IT+0x80>
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	4a1e      	ldr	r2, [pc, #120]	@ (80098dc <HAL_TIM_Base_Start_IT+0xcc>)
 8009864:	4293      	cmp	r3, r2
 8009866:	d013      	beq.n	8009890 <HAL_TIM_Base_Start_IT+0x80>
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	4a1c      	ldr	r2, [pc, #112]	@ (80098e0 <HAL_TIM_Base_Start_IT+0xd0>)
 800986e:	4293      	cmp	r3, r2
 8009870:	d00e      	beq.n	8009890 <HAL_TIM_Base_Start_IT+0x80>
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	4a1b      	ldr	r2, [pc, #108]	@ (80098e4 <HAL_TIM_Base_Start_IT+0xd4>)
 8009878:	4293      	cmp	r3, r2
 800987a:	d009      	beq.n	8009890 <HAL_TIM_Base_Start_IT+0x80>
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	4a19      	ldr	r2, [pc, #100]	@ (80098e8 <HAL_TIM_Base_Start_IT+0xd8>)
 8009882:	4293      	cmp	r3, r2
 8009884:	d004      	beq.n	8009890 <HAL_TIM_Base_Start_IT+0x80>
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	4a18      	ldr	r2, [pc, #96]	@ (80098ec <HAL_TIM_Base_Start_IT+0xdc>)
 800988c:	4293      	cmp	r3, r2
 800988e:	d111      	bne.n	80098b4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	689b      	ldr	r3, [r3, #8]
 8009896:	f003 0307 	and.w	r3, r3, #7
 800989a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	2b06      	cmp	r3, #6
 80098a0:	d010      	beq.n	80098c4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	681a      	ldr	r2, [r3, #0]
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	f042 0201 	orr.w	r2, r2, #1
 80098b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098b2:	e007      	b.n	80098c4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	681a      	ldr	r2, [r3, #0]
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	f042 0201 	orr.w	r2, r2, #1
 80098c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80098c4:	2300      	movs	r3, #0
}
 80098c6:	4618      	mov	r0, r3
 80098c8:	3714      	adds	r7, #20
 80098ca:	46bd      	mov	sp, r7
 80098cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d0:	4770      	bx	lr
 80098d2:	bf00      	nop
 80098d4:	40010000 	.word	0x40010000
 80098d8:	40000400 	.word	0x40000400
 80098dc:	40000800 	.word	0x40000800
 80098e0:	40000c00 	.word	0x40000c00
 80098e4:	40010400 	.word	0x40010400
 80098e8:	40014000 	.word	0x40014000
 80098ec:	40001800 	.word	0x40001800

080098f0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b082      	sub	sp, #8
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d101      	bne.n	8009902 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80098fe:	2301      	movs	r3, #1
 8009900:	e041      	b.n	8009986 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009908:	b2db      	uxtb	r3, r3
 800990a:	2b00      	cmp	r3, #0
 800990c:	d106      	bne.n	800991c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	2200      	movs	r2, #0
 8009912:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009916:	6878      	ldr	r0, [r7, #4]
 8009918:	f000 f839 	bl	800998e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2202      	movs	r2, #2
 8009920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681a      	ldr	r2, [r3, #0]
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	3304      	adds	r3, #4
 800992c:	4619      	mov	r1, r3
 800992e:	4610      	mov	r0, r2
 8009930:	f000 fba2 	bl	800a078 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2201      	movs	r2, #1
 8009938:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2201      	movs	r2, #1
 8009940:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2201      	movs	r2, #1
 8009948:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2201      	movs	r2, #1
 8009950:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2201      	movs	r2, #1
 8009958:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2201      	movs	r2, #1
 8009960:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2201      	movs	r2, #1
 8009968:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	2201      	movs	r2, #1
 8009970:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2201      	movs	r2, #1
 8009978:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2201      	movs	r2, #1
 8009980:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009984:	2300      	movs	r3, #0
}
 8009986:	4618      	mov	r0, r3
 8009988:	3708      	adds	r7, #8
 800998a:	46bd      	mov	sp, r7
 800998c:	bd80      	pop	{r7, pc}

0800998e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800998e:	b480      	push	{r7}
 8009990:	b083      	sub	sp, #12
 8009992:	af00      	add	r7, sp, #0
 8009994:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009996:	bf00      	nop
 8009998:	370c      	adds	r7, #12
 800999a:	46bd      	mov	sp, r7
 800999c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a0:	4770      	bx	lr
	...

080099a4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b084      	sub	sp, #16
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
 80099ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80099ae:	683b      	ldr	r3, [r7, #0]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d109      	bne.n	80099c8 <HAL_TIM_PWM_Start+0x24>
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80099ba:	b2db      	uxtb	r3, r3
 80099bc:	2b01      	cmp	r3, #1
 80099be:	bf14      	ite	ne
 80099c0:	2301      	movne	r3, #1
 80099c2:	2300      	moveq	r3, #0
 80099c4:	b2db      	uxtb	r3, r3
 80099c6:	e022      	b.n	8009a0e <HAL_TIM_PWM_Start+0x6a>
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	2b04      	cmp	r3, #4
 80099cc:	d109      	bne.n	80099e2 <HAL_TIM_PWM_Start+0x3e>
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80099d4:	b2db      	uxtb	r3, r3
 80099d6:	2b01      	cmp	r3, #1
 80099d8:	bf14      	ite	ne
 80099da:	2301      	movne	r3, #1
 80099dc:	2300      	moveq	r3, #0
 80099de:	b2db      	uxtb	r3, r3
 80099e0:	e015      	b.n	8009a0e <HAL_TIM_PWM_Start+0x6a>
 80099e2:	683b      	ldr	r3, [r7, #0]
 80099e4:	2b08      	cmp	r3, #8
 80099e6:	d109      	bne.n	80099fc <HAL_TIM_PWM_Start+0x58>
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80099ee:	b2db      	uxtb	r3, r3
 80099f0:	2b01      	cmp	r3, #1
 80099f2:	bf14      	ite	ne
 80099f4:	2301      	movne	r3, #1
 80099f6:	2300      	moveq	r3, #0
 80099f8:	b2db      	uxtb	r3, r3
 80099fa:	e008      	b.n	8009a0e <HAL_TIM_PWM_Start+0x6a>
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009a02:	b2db      	uxtb	r3, r3
 8009a04:	2b01      	cmp	r3, #1
 8009a06:	bf14      	ite	ne
 8009a08:	2301      	movne	r3, #1
 8009a0a:	2300      	moveq	r3, #0
 8009a0c:	b2db      	uxtb	r3, r3
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d001      	beq.n	8009a16 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8009a12:	2301      	movs	r3, #1
 8009a14:	e07c      	b.n	8009b10 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009a16:	683b      	ldr	r3, [r7, #0]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d104      	bne.n	8009a26 <HAL_TIM_PWM_Start+0x82>
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2202      	movs	r2, #2
 8009a20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009a24:	e013      	b.n	8009a4e <HAL_TIM_PWM_Start+0xaa>
 8009a26:	683b      	ldr	r3, [r7, #0]
 8009a28:	2b04      	cmp	r3, #4
 8009a2a:	d104      	bne.n	8009a36 <HAL_TIM_PWM_Start+0x92>
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	2202      	movs	r2, #2
 8009a30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009a34:	e00b      	b.n	8009a4e <HAL_TIM_PWM_Start+0xaa>
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	2b08      	cmp	r3, #8
 8009a3a:	d104      	bne.n	8009a46 <HAL_TIM_PWM_Start+0xa2>
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2202      	movs	r2, #2
 8009a40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009a44:	e003      	b.n	8009a4e <HAL_TIM_PWM_Start+0xaa>
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	2202      	movs	r2, #2
 8009a4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	2201      	movs	r2, #1
 8009a54:	6839      	ldr	r1, [r7, #0]
 8009a56:	4618      	mov	r0, r3
 8009a58:	f000 fdfe 	bl	800a658 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	4a2d      	ldr	r2, [pc, #180]	@ (8009b18 <HAL_TIM_PWM_Start+0x174>)
 8009a62:	4293      	cmp	r3, r2
 8009a64:	d004      	beq.n	8009a70 <HAL_TIM_PWM_Start+0xcc>
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	4a2c      	ldr	r2, [pc, #176]	@ (8009b1c <HAL_TIM_PWM_Start+0x178>)
 8009a6c:	4293      	cmp	r3, r2
 8009a6e:	d101      	bne.n	8009a74 <HAL_TIM_PWM_Start+0xd0>
 8009a70:	2301      	movs	r3, #1
 8009a72:	e000      	b.n	8009a76 <HAL_TIM_PWM_Start+0xd2>
 8009a74:	2300      	movs	r3, #0
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d007      	beq.n	8009a8a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009a88:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	4a22      	ldr	r2, [pc, #136]	@ (8009b18 <HAL_TIM_PWM_Start+0x174>)
 8009a90:	4293      	cmp	r3, r2
 8009a92:	d022      	beq.n	8009ada <HAL_TIM_PWM_Start+0x136>
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a9c:	d01d      	beq.n	8009ada <HAL_TIM_PWM_Start+0x136>
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	4a1f      	ldr	r2, [pc, #124]	@ (8009b20 <HAL_TIM_PWM_Start+0x17c>)
 8009aa4:	4293      	cmp	r3, r2
 8009aa6:	d018      	beq.n	8009ada <HAL_TIM_PWM_Start+0x136>
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	4a1d      	ldr	r2, [pc, #116]	@ (8009b24 <HAL_TIM_PWM_Start+0x180>)
 8009aae:	4293      	cmp	r3, r2
 8009ab0:	d013      	beq.n	8009ada <HAL_TIM_PWM_Start+0x136>
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	4a1c      	ldr	r2, [pc, #112]	@ (8009b28 <HAL_TIM_PWM_Start+0x184>)
 8009ab8:	4293      	cmp	r3, r2
 8009aba:	d00e      	beq.n	8009ada <HAL_TIM_PWM_Start+0x136>
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	4a16      	ldr	r2, [pc, #88]	@ (8009b1c <HAL_TIM_PWM_Start+0x178>)
 8009ac2:	4293      	cmp	r3, r2
 8009ac4:	d009      	beq.n	8009ada <HAL_TIM_PWM_Start+0x136>
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	4a18      	ldr	r2, [pc, #96]	@ (8009b2c <HAL_TIM_PWM_Start+0x188>)
 8009acc:	4293      	cmp	r3, r2
 8009ace:	d004      	beq.n	8009ada <HAL_TIM_PWM_Start+0x136>
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	4a16      	ldr	r2, [pc, #88]	@ (8009b30 <HAL_TIM_PWM_Start+0x18c>)
 8009ad6:	4293      	cmp	r3, r2
 8009ad8:	d111      	bne.n	8009afe <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	689b      	ldr	r3, [r3, #8]
 8009ae0:	f003 0307 	and.w	r3, r3, #7
 8009ae4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	2b06      	cmp	r3, #6
 8009aea:	d010      	beq.n	8009b0e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	681a      	ldr	r2, [r3, #0]
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	f042 0201 	orr.w	r2, r2, #1
 8009afa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009afc:	e007      	b.n	8009b0e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	681a      	ldr	r2, [r3, #0]
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	f042 0201 	orr.w	r2, r2, #1
 8009b0c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009b0e:	2300      	movs	r3, #0
}
 8009b10:	4618      	mov	r0, r3
 8009b12:	3710      	adds	r7, #16
 8009b14:	46bd      	mov	sp, r7
 8009b16:	bd80      	pop	{r7, pc}
 8009b18:	40010000 	.word	0x40010000
 8009b1c:	40010400 	.word	0x40010400
 8009b20:	40000400 	.word	0x40000400
 8009b24:	40000800 	.word	0x40000800
 8009b28:	40000c00 	.word	0x40000c00
 8009b2c:	40014000 	.word	0x40014000
 8009b30:	40001800 	.word	0x40001800

08009b34 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b084      	sub	sp, #16
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	68db      	ldr	r3, [r3, #12]
 8009b42:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	691b      	ldr	r3, [r3, #16]
 8009b4a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009b4c:	68bb      	ldr	r3, [r7, #8]
 8009b4e:	f003 0302 	and.w	r3, r3, #2
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d020      	beq.n	8009b98 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	f003 0302 	and.w	r3, r3, #2
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d01b      	beq.n	8009b98 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	f06f 0202 	mvn.w	r2, #2
 8009b68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	2201      	movs	r2, #1
 8009b6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	699b      	ldr	r3, [r3, #24]
 8009b76:	f003 0303 	and.w	r3, r3, #3
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d003      	beq.n	8009b86 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009b7e:	6878      	ldr	r0, [r7, #4]
 8009b80:	f000 fa5b 	bl	800a03a <HAL_TIM_IC_CaptureCallback>
 8009b84:	e005      	b.n	8009b92 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009b86:	6878      	ldr	r0, [r7, #4]
 8009b88:	f000 fa4d 	bl	800a026 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009b8c:	6878      	ldr	r0, [r7, #4]
 8009b8e:	f000 fa5e 	bl	800a04e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	2200      	movs	r2, #0
 8009b96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009b98:	68bb      	ldr	r3, [r7, #8]
 8009b9a:	f003 0304 	and.w	r3, r3, #4
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d020      	beq.n	8009be4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	f003 0304 	and.w	r3, r3, #4
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d01b      	beq.n	8009be4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	f06f 0204 	mvn.w	r2, #4
 8009bb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	2202      	movs	r2, #2
 8009bba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	699b      	ldr	r3, [r3, #24]
 8009bc2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d003      	beq.n	8009bd2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009bca:	6878      	ldr	r0, [r7, #4]
 8009bcc:	f000 fa35 	bl	800a03a <HAL_TIM_IC_CaptureCallback>
 8009bd0:	e005      	b.n	8009bde <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009bd2:	6878      	ldr	r0, [r7, #4]
 8009bd4:	f000 fa27 	bl	800a026 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009bd8:	6878      	ldr	r0, [r7, #4]
 8009bda:	f000 fa38 	bl	800a04e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	2200      	movs	r2, #0
 8009be2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009be4:	68bb      	ldr	r3, [r7, #8]
 8009be6:	f003 0308 	and.w	r3, r3, #8
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d020      	beq.n	8009c30 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	f003 0308 	and.w	r3, r3, #8
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d01b      	beq.n	8009c30 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	f06f 0208 	mvn.w	r2, #8
 8009c00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	2204      	movs	r2, #4
 8009c06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	69db      	ldr	r3, [r3, #28]
 8009c0e:	f003 0303 	and.w	r3, r3, #3
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d003      	beq.n	8009c1e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c16:	6878      	ldr	r0, [r7, #4]
 8009c18:	f000 fa0f 	bl	800a03a <HAL_TIM_IC_CaptureCallback>
 8009c1c:	e005      	b.n	8009c2a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c1e:	6878      	ldr	r0, [r7, #4]
 8009c20:	f000 fa01 	bl	800a026 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c24:	6878      	ldr	r0, [r7, #4]
 8009c26:	f000 fa12 	bl	800a04e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	2200      	movs	r2, #0
 8009c2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009c30:	68bb      	ldr	r3, [r7, #8]
 8009c32:	f003 0310 	and.w	r3, r3, #16
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d020      	beq.n	8009c7c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	f003 0310 	and.w	r3, r3, #16
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d01b      	beq.n	8009c7c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	f06f 0210 	mvn.w	r2, #16
 8009c4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	2208      	movs	r2, #8
 8009c52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	69db      	ldr	r3, [r3, #28]
 8009c5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d003      	beq.n	8009c6a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c62:	6878      	ldr	r0, [r7, #4]
 8009c64:	f000 f9e9 	bl	800a03a <HAL_TIM_IC_CaptureCallback>
 8009c68:	e005      	b.n	8009c76 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c6a:	6878      	ldr	r0, [r7, #4]
 8009c6c:	f000 f9db 	bl	800a026 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c70:	6878      	ldr	r0, [r7, #4]
 8009c72:	f000 f9ec 	bl	800a04e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	2200      	movs	r2, #0
 8009c7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009c7c:	68bb      	ldr	r3, [r7, #8]
 8009c7e:	f003 0301 	and.w	r3, r3, #1
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d00c      	beq.n	8009ca0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	f003 0301 	and.w	r3, r3, #1
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d007      	beq.n	8009ca0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	f06f 0201 	mvn.w	r2, #1
 8009c98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009c9a:	6878      	ldr	r0, [r7, #4]
 8009c9c:	f7fc fad2 	bl	8006244 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8009ca0:	68bb      	ldr	r3, [r7, #8]
 8009ca2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d00c      	beq.n	8009cc4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d007      	beq.n	8009cc4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8009cbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009cbe:	6878      	ldr	r0, [r7, #4]
 8009cc0:	f000 fd76 	bl	800a7b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009cc4:	68bb      	ldr	r3, [r7, #8]
 8009cc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d00c      	beq.n	8009ce8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d007      	beq.n	8009ce8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009ce0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009ce2:	6878      	ldr	r0, [r7, #4]
 8009ce4:	f000 f9bd 	bl	800a062 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009ce8:	68bb      	ldr	r3, [r7, #8]
 8009cea:	f003 0320 	and.w	r3, r3, #32
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d00c      	beq.n	8009d0c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	f003 0320 	and.w	r3, r3, #32
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d007      	beq.n	8009d0c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	f06f 0220 	mvn.w	r2, #32
 8009d04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009d06:	6878      	ldr	r0, [r7, #4]
 8009d08:	f000 fd48 	bl	800a79c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009d0c:	bf00      	nop
 8009d0e:	3710      	adds	r7, #16
 8009d10:	46bd      	mov	sp, r7
 8009d12:	bd80      	pop	{r7, pc}

08009d14 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009d14:	b580      	push	{r7, lr}
 8009d16:	b086      	sub	sp, #24
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	60f8      	str	r0, [r7, #12]
 8009d1c:	60b9      	str	r1, [r7, #8]
 8009d1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009d20:	2300      	movs	r3, #0
 8009d22:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009d2a:	2b01      	cmp	r3, #1
 8009d2c:	d101      	bne.n	8009d32 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009d2e:	2302      	movs	r3, #2
 8009d30:	e0ae      	b.n	8009e90 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	2201      	movs	r2, #1
 8009d36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	2b0c      	cmp	r3, #12
 8009d3e:	f200 809f 	bhi.w	8009e80 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8009d42:	a201      	add	r2, pc, #4	@ (adr r2, 8009d48 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d48:	08009d7d 	.word	0x08009d7d
 8009d4c:	08009e81 	.word	0x08009e81
 8009d50:	08009e81 	.word	0x08009e81
 8009d54:	08009e81 	.word	0x08009e81
 8009d58:	08009dbd 	.word	0x08009dbd
 8009d5c:	08009e81 	.word	0x08009e81
 8009d60:	08009e81 	.word	0x08009e81
 8009d64:	08009e81 	.word	0x08009e81
 8009d68:	08009dff 	.word	0x08009dff
 8009d6c:	08009e81 	.word	0x08009e81
 8009d70:	08009e81 	.word	0x08009e81
 8009d74:	08009e81 	.word	0x08009e81
 8009d78:	08009e3f 	.word	0x08009e3f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	68b9      	ldr	r1, [r7, #8]
 8009d82:	4618      	mov	r0, r3
 8009d84:	f000 fa1e 	bl	800a1c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	699a      	ldr	r2, [r3, #24]
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	f042 0208 	orr.w	r2, r2, #8
 8009d96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	699a      	ldr	r2, [r3, #24]
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	f022 0204 	bic.w	r2, r2, #4
 8009da6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	6999      	ldr	r1, [r3, #24]
 8009dae:	68bb      	ldr	r3, [r7, #8]
 8009db0:	691a      	ldr	r2, [r3, #16]
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	430a      	orrs	r2, r1
 8009db8:	619a      	str	r2, [r3, #24]
      break;
 8009dba:	e064      	b.n	8009e86 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	68b9      	ldr	r1, [r7, #8]
 8009dc2:	4618      	mov	r0, r3
 8009dc4:	f000 fa6e 	bl	800a2a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	699a      	ldr	r2, [r3, #24]
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009dd6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	699a      	ldr	r2, [r3, #24]
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009de6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	6999      	ldr	r1, [r3, #24]
 8009dee:	68bb      	ldr	r3, [r7, #8]
 8009df0:	691b      	ldr	r3, [r3, #16]
 8009df2:	021a      	lsls	r2, r3, #8
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	430a      	orrs	r2, r1
 8009dfa:	619a      	str	r2, [r3, #24]
      break;
 8009dfc:	e043      	b.n	8009e86 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	68b9      	ldr	r1, [r7, #8]
 8009e04:	4618      	mov	r0, r3
 8009e06:	f000 fac3 	bl	800a390 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	69da      	ldr	r2, [r3, #28]
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	f042 0208 	orr.w	r2, r2, #8
 8009e18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	69da      	ldr	r2, [r3, #28]
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	f022 0204 	bic.w	r2, r2, #4
 8009e28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	69d9      	ldr	r1, [r3, #28]
 8009e30:	68bb      	ldr	r3, [r7, #8]
 8009e32:	691a      	ldr	r2, [r3, #16]
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	430a      	orrs	r2, r1
 8009e3a:	61da      	str	r2, [r3, #28]
      break;
 8009e3c:	e023      	b.n	8009e86 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	68b9      	ldr	r1, [r7, #8]
 8009e44:	4618      	mov	r0, r3
 8009e46:	f000 fb17 	bl	800a478 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	69da      	ldr	r2, [r3, #28]
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009e58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	69da      	ldr	r2, [r3, #28]
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009e68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	69d9      	ldr	r1, [r3, #28]
 8009e70:	68bb      	ldr	r3, [r7, #8]
 8009e72:	691b      	ldr	r3, [r3, #16]
 8009e74:	021a      	lsls	r2, r3, #8
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	430a      	orrs	r2, r1
 8009e7c:	61da      	str	r2, [r3, #28]
      break;
 8009e7e:	e002      	b.n	8009e86 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009e80:	2301      	movs	r3, #1
 8009e82:	75fb      	strb	r3, [r7, #23]
      break;
 8009e84:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	2200      	movs	r2, #0
 8009e8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009e8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e90:	4618      	mov	r0, r3
 8009e92:	3718      	adds	r7, #24
 8009e94:	46bd      	mov	sp, r7
 8009e96:	bd80      	pop	{r7, pc}

08009e98 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b084      	sub	sp, #16
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	6078      	str	r0, [r7, #4]
 8009ea0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009eac:	2b01      	cmp	r3, #1
 8009eae:	d101      	bne.n	8009eb4 <HAL_TIM_ConfigClockSource+0x1c>
 8009eb0:	2302      	movs	r3, #2
 8009eb2:	e0b4      	b.n	800a01e <HAL_TIM_ConfigClockSource+0x186>
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	2201      	movs	r2, #1
 8009eb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	2202      	movs	r2, #2
 8009ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	689b      	ldr	r3, [r3, #8]
 8009eca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009ecc:	68bb      	ldr	r3, [r7, #8]
 8009ece:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8009ed2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009ed4:	68bb      	ldr	r3, [r7, #8]
 8009ed6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009eda:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	68ba      	ldr	r2, [r7, #8]
 8009ee2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009ee4:	683b      	ldr	r3, [r7, #0]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009eec:	d03e      	beq.n	8009f6c <HAL_TIM_ConfigClockSource+0xd4>
 8009eee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009ef2:	f200 8087 	bhi.w	800a004 <HAL_TIM_ConfigClockSource+0x16c>
 8009ef6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009efa:	f000 8086 	beq.w	800a00a <HAL_TIM_ConfigClockSource+0x172>
 8009efe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009f02:	d87f      	bhi.n	800a004 <HAL_TIM_ConfigClockSource+0x16c>
 8009f04:	2b70      	cmp	r3, #112	@ 0x70
 8009f06:	d01a      	beq.n	8009f3e <HAL_TIM_ConfigClockSource+0xa6>
 8009f08:	2b70      	cmp	r3, #112	@ 0x70
 8009f0a:	d87b      	bhi.n	800a004 <HAL_TIM_ConfigClockSource+0x16c>
 8009f0c:	2b60      	cmp	r3, #96	@ 0x60
 8009f0e:	d050      	beq.n	8009fb2 <HAL_TIM_ConfigClockSource+0x11a>
 8009f10:	2b60      	cmp	r3, #96	@ 0x60
 8009f12:	d877      	bhi.n	800a004 <HAL_TIM_ConfigClockSource+0x16c>
 8009f14:	2b50      	cmp	r3, #80	@ 0x50
 8009f16:	d03c      	beq.n	8009f92 <HAL_TIM_ConfigClockSource+0xfa>
 8009f18:	2b50      	cmp	r3, #80	@ 0x50
 8009f1a:	d873      	bhi.n	800a004 <HAL_TIM_ConfigClockSource+0x16c>
 8009f1c:	2b40      	cmp	r3, #64	@ 0x40
 8009f1e:	d058      	beq.n	8009fd2 <HAL_TIM_ConfigClockSource+0x13a>
 8009f20:	2b40      	cmp	r3, #64	@ 0x40
 8009f22:	d86f      	bhi.n	800a004 <HAL_TIM_ConfigClockSource+0x16c>
 8009f24:	2b30      	cmp	r3, #48	@ 0x30
 8009f26:	d064      	beq.n	8009ff2 <HAL_TIM_ConfigClockSource+0x15a>
 8009f28:	2b30      	cmp	r3, #48	@ 0x30
 8009f2a:	d86b      	bhi.n	800a004 <HAL_TIM_ConfigClockSource+0x16c>
 8009f2c:	2b20      	cmp	r3, #32
 8009f2e:	d060      	beq.n	8009ff2 <HAL_TIM_ConfigClockSource+0x15a>
 8009f30:	2b20      	cmp	r3, #32
 8009f32:	d867      	bhi.n	800a004 <HAL_TIM_ConfigClockSource+0x16c>
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d05c      	beq.n	8009ff2 <HAL_TIM_ConfigClockSource+0x15a>
 8009f38:	2b10      	cmp	r3, #16
 8009f3a:	d05a      	beq.n	8009ff2 <HAL_TIM_ConfigClockSource+0x15a>
 8009f3c:	e062      	b.n	800a004 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009f42:	683b      	ldr	r3, [r7, #0]
 8009f44:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009f46:	683b      	ldr	r3, [r7, #0]
 8009f48:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009f4a:	683b      	ldr	r3, [r7, #0]
 8009f4c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009f4e:	f000 fb63 	bl	800a618 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	689b      	ldr	r3, [r3, #8]
 8009f58:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009f5a:	68bb      	ldr	r3, [r7, #8]
 8009f5c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009f60:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	68ba      	ldr	r2, [r7, #8]
 8009f68:	609a      	str	r2, [r3, #8]
      break;
 8009f6a:	e04f      	b.n	800a00c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009f70:	683b      	ldr	r3, [r7, #0]
 8009f72:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009f74:	683b      	ldr	r3, [r7, #0]
 8009f76:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009f78:	683b      	ldr	r3, [r7, #0]
 8009f7a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009f7c:	f000 fb4c 	bl	800a618 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	689a      	ldr	r2, [r3, #8]
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009f8e:	609a      	str	r2, [r3, #8]
      break;
 8009f90:	e03c      	b.n	800a00c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009f96:	683b      	ldr	r3, [r7, #0]
 8009f98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009f9a:	683b      	ldr	r3, [r7, #0]
 8009f9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009f9e:	461a      	mov	r2, r3
 8009fa0:	f000 fac0 	bl	800a524 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	2150      	movs	r1, #80	@ 0x50
 8009faa:	4618      	mov	r0, r3
 8009fac:	f000 fb19 	bl	800a5e2 <TIM_ITRx_SetConfig>
      break;
 8009fb0:	e02c      	b.n	800a00c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009fb6:	683b      	ldr	r3, [r7, #0]
 8009fb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009fbe:	461a      	mov	r2, r3
 8009fc0:	f000 fadf 	bl	800a582 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	2160      	movs	r1, #96	@ 0x60
 8009fca:	4618      	mov	r0, r3
 8009fcc:	f000 fb09 	bl	800a5e2 <TIM_ITRx_SetConfig>
      break;
 8009fd0:	e01c      	b.n	800a00c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009fd6:	683b      	ldr	r3, [r7, #0]
 8009fd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009fda:	683b      	ldr	r3, [r7, #0]
 8009fdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009fde:	461a      	mov	r2, r3
 8009fe0:	f000 faa0 	bl	800a524 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	2140      	movs	r1, #64	@ 0x40
 8009fea:	4618      	mov	r0, r3
 8009fec:	f000 faf9 	bl	800a5e2 <TIM_ITRx_SetConfig>
      break;
 8009ff0:	e00c      	b.n	800a00c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681a      	ldr	r2, [r3, #0]
 8009ff6:	683b      	ldr	r3, [r7, #0]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	4619      	mov	r1, r3
 8009ffc:	4610      	mov	r0, r2
 8009ffe:	f000 faf0 	bl	800a5e2 <TIM_ITRx_SetConfig>
      break;
 800a002:	e003      	b.n	800a00c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a004:	2301      	movs	r3, #1
 800a006:	73fb      	strb	r3, [r7, #15]
      break;
 800a008:	e000      	b.n	800a00c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a00a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	2201      	movs	r2, #1
 800a010:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	2200      	movs	r2, #0
 800a018:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a01c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a01e:	4618      	mov	r0, r3
 800a020:	3710      	adds	r7, #16
 800a022:	46bd      	mov	sp, r7
 800a024:	bd80      	pop	{r7, pc}

0800a026 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a026:	b480      	push	{r7}
 800a028:	b083      	sub	sp, #12
 800a02a:	af00      	add	r7, sp, #0
 800a02c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a02e:	bf00      	nop
 800a030:	370c      	adds	r7, #12
 800a032:	46bd      	mov	sp, r7
 800a034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a038:	4770      	bx	lr

0800a03a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a03a:	b480      	push	{r7}
 800a03c:	b083      	sub	sp, #12
 800a03e:	af00      	add	r7, sp, #0
 800a040:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a042:	bf00      	nop
 800a044:	370c      	adds	r7, #12
 800a046:	46bd      	mov	sp, r7
 800a048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a04c:	4770      	bx	lr

0800a04e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a04e:	b480      	push	{r7}
 800a050:	b083      	sub	sp, #12
 800a052:	af00      	add	r7, sp, #0
 800a054:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a056:	bf00      	nop
 800a058:	370c      	adds	r7, #12
 800a05a:	46bd      	mov	sp, r7
 800a05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a060:	4770      	bx	lr

0800a062 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a062:	b480      	push	{r7}
 800a064:	b083      	sub	sp, #12
 800a066:	af00      	add	r7, sp, #0
 800a068:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a06a:	bf00      	nop
 800a06c:	370c      	adds	r7, #12
 800a06e:	46bd      	mov	sp, r7
 800a070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a074:	4770      	bx	lr
	...

0800a078 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a078:	b480      	push	{r7}
 800a07a:	b085      	sub	sp, #20
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]
 800a080:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	4a43      	ldr	r2, [pc, #268]	@ (800a198 <TIM_Base_SetConfig+0x120>)
 800a08c:	4293      	cmp	r3, r2
 800a08e:	d013      	beq.n	800a0b8 <TIM_Base_SetConfig+0x40>
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a096:	d00f      	beq.n	800a0b8 <TIM_Base_SetConfig+0x40>
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	4a40      	ldr	r2, [pc, #256]	@ (800a19c <TIM_Base_SetConfig+0x124>)
 800a09c:	4293      	cmp	r3, r2
 800a09e:	d00b      	beq.n	800a0b8 <TIM_Base_SetConfig+0x40>
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	4a3f      	ldr	r2, [pc, #252]	@ (800a1a0 <TIM_Base_SetConfig+0x128>)
 800a0a4:	4293      	cmp	r3, r2
 800a0a6:	d007      	beq.n	800a0b8 <TIM_Base_SetConfig+0x40>
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	4a3e      	ldr	r2, [pc, #248]	@ (800a1a4 <TIM_Base_SetConfig+0x12c>)
 800a0ac:	4293      	cmp	r3, r2
 800a0ae:	d003      	beq.n	800a0b8 <TIM_Base_SetConfig+0x40>
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	4a3d      	ldr	r2, [pc, #244]	@ (800a1a8 <TIM_Base_SetConfig+0x130>)
 800a0b4:	4293      	cmp	r3, r2
 800a0b6:	d108      	bne.n	800a0ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a0be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	685b      	ldr	r3, [r3, #4]
 800a0c4:	68fa      	ldr	r2, [r7, #12]
 800a0c6:	4313      	orrs	r3, r2
 800a0c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	4a32      	ldr	r2, [pc, #200]	@ (800a198 <TIM_Base_SetConfig+0x120>)
 800a0ce:	4293      	cmp	r3, r2
 800a0d0:	d02b      	beq.n	800a12a <TIM_Base_SetConfig+0xb2>
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a0d8:	d027      	beq.n	800a12a <TIM_Base_SetConfig+0xb2>
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	4a2f      	ldr	r2, [pc, #188]	@ (800a19c <TIM_Base_SetConfig+0x124>)
 800a0de:	4293      	cmp	r3, r2
 800a0e0:	d023      	beq.n	800a12a <TIM_Base_SetConfig+0xb2>
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	4a2e      	ldr	r2, [pc, #184]	@ (800a1a0 <TIM_Base_SetConfig+0x128>)
 800a0e6:	4293      	cmp	r3, r2
 800a0e8:	d01f      	beq.n	800a12a <TIM_Base_SetConfig+0xb2>
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	4a2d      	ldr	r2, [pc, #180]	@ (800a1a4 <TIM_Base_SetConfig+0x12c>)
 800a0ee:	4293      	cmp	r3, r2
 800a0f0:	d01b      	beq.n	800a12a <TIM_Base_SetConfig+0xb2>
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	4a2c      	ldr	r2, [pc, #176]	@ (800a1a8 <TIM_Base_SetConfig+0x130>)
 800a0f6:	4293      	cmp	r3, r2
 800a0f8:	d017      	beq.n	800a12a <TIM_Base_SetConfig+0xb2>
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	4a2b      	ldr	r2, [pc, #172]	@ (800a1ac <TIM_Base_SetConfig+0x134>)
 800a0fe:	4293      	cmp	r3, r2
 800a100:	d013      	beq.n	800a12a <TIM_Base_SetConfig+0xb2>
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	4a2a      	ldr	r2, [pc, #168]	@ (800a1b0 <TIM_Base_SetConfig+0x138>)
 800a106:	4293      	cmp	r3, r2
 800a108:	d00f      	beq.n	800a12a <TIM_Base_SetConfig+0xb2>
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	4a29      	ldr	r2, [pc, #164]	@ (800a1b4 <TIM_Base_SetConfig+0x13c>)
 800a10e:	4293      	cmp	r3, r2
 800a110:	d00b      	beq.n	800a12a <TIM_Base_SetConfig+0xb2>
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	4a28      	ldr	r2, [pc, #160]	@ (800a1b8 <TIM_Base_SetConfig+0x140>)
 800a116:	4293      	cmp	r3, r2
 800a118:	d007      	beq.n	800a12a <TIM_Base_SetConfig+0xb2>
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	4a27      	ldr	r2, [pc, #156]	@ (800a1bc <TIM_Base_SetConfig+0x144>)
 800a11e:	4293      	cmp	r3, r2
 800a120:	d003      	beq.n	800a12a <TIM_Base_SetConfig+0xb2>
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	4a26      	ldr	r2, [pc, #152]	@ (800a1c0 <TIM_Base_SetConfig+0x148>)
 800a126:	4293      	cmp	r3, r2
 800a128:	d108      	bne.n	800a13c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a130:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a132:	683b      	ldr	r3, [r7, #0]
 800a134:	68db      	ldr	r3, [r3, #12]
 800a136:	68fa      	ldr	r2, [r7, #12]
 800a138:	4313      	orrs	r3, r2
 800a13a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a142:	683b      	ldr	r3, [r7, #0]
 800a144:	695b      	ldr	r3, [r3, #20]
 800a146:	4313      	orrs	r3, r2
 800a148:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a14a:	683b      	ldr	r3, [r7, #0]
 800a14c:	689a      	ldr	r2, [r3, #8]
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a152:	683b      	ldr	r3, [r7, #0]
 800a154:	681a      	ldr	r2, [r3, #0]
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	4a0e      	ldr	r2, [pc, #56]	@ (800a198 <TIM_Base_SetConfig+0x120>)
 800a15e:	4293      	cmp	r3, r2
 800a160:	d003      	beq.n	800a16a <TIM_Base_SetConfig+0xf2>
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	4a10      	ldr	r2, [pc, #64]	@ (800a1a8 <TIM_Base_SetConfig+0x130>)
 800a166:	4293      	cmp	r3, r2
 800a168:	d103      	bne.n	800a172 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a16a:	683b      	ldr	r3, [r7, #0]
 800a16c:	691a      	ldr	r2, [r3, #16]
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	f043 0204 	orr.w	r2, r3, #4
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	2201      	movs	r2, #1
 800a182:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	68fa      	ldr	r2, [r7, #12]
 800a188:	601a      	str	r2, [r3, #0]
}
 800a18a:	bf00      	nop
 800a18c:	3714      	adds	r7, #20
 800a18e:	46bd      	mov	sp, r7
 800a190:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a194:	4770      	bx	lr
 800a196:	bf00      	nop
 800a198:	40010000 	.word	0x40010000
 800a19c:	40000400 	.word	0x40000400
 800a1a0:	40000800 	.word	0x40000800
 800a1a4:	40000c00 	.word	0x40000c00
 800a1a8:	40010400 	.word	0x40010400
 800a1ac:	40014000 	.word	0x40014000
 800a1b0:	40014400 	.word	0x40014400
 800a1b4:	40014800 	.word	0x40014800
 800a1b8:	40001800 	.word	0x40001800
 800a1bc:	40001c00 	.word	0x40001c00
 800a1c0:	40002000 	.word	0x40002000

0800a1c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a1c4:	b480      	push	{r7}
 800a1c6:	b087      	sub	sp, #28
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	6078      	str	r0, [r7, #4]
 800a1cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	6a1b      	ldr	r3, [r3, #32]
 800a1d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	6a1b      	ldr	r3, [r3, #32]
 800a1d8:	f023 0201 	bic.w	r2, r3, #1
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	685b      	ldr	r3, [r3, #4]
 800a1e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	699b      	ldr	r3, [r3, #24]
 800a1ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a1f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	f023 0303 	bic.w	r3, r3, #3
 800a1fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a1fc:	683b      	ldr	r3, [r7, #0]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	68fa      	ldr	r2, [r7, #12]
 800a202:	4313      	orrs	r3, r2
 800a204:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a206:	697b      	ldr	r3, [r7, #20]
 800a208:	f023 0302 	bic.w	r3, r3, #2
 800a20c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a20e:	683b      	ldr	r3, [r7, #0]
 800a210:	689b      	ldr	r3, [r3, #8]
 800a212:	697a      	ldr	r2, [r7, #20]
 800a214:	4313      	orrs	r3, r2
 800a216:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	4a20      	ldr	r2, [pc, #128]	@ (800a29c <TIM_OC1_SetConfig+0xd8>)
 800a21c:	4293      	cmp	r3, r2
 800a21e:	d003      	beq.n	800a228 <TIM_OC1_SetConfig+0x64>
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	4a1f      	ldr	r2, [pc, #124]	@ (800a2a0 <TIM_OC1_SetConfig+0xdc>)
 800a224:	4293      	cmp	r3, r2
 800a226:	d10c      	bne.n	800a242 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a228:	697b      	ldr	r3, [r7, #20]
 800a22a:	f023 0308 	bic.w	r3, r3, #8
 800a22e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a230:	683b      	ldr	r3, [r7, #0]
 800a232:	68db      	ldr	r3, [r3, #12]
 800a234:	697a      	ldr	r2, [r7, #20]
 800a236:	4313      	orrs	r3, r2
 800a238:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a23a:	697b      	ldr	r3, [r7, #20]
 800a23c:	f023 0304 	bic.w	r3, r3, #4
 800a240:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	4a15      	ldr	r2, [pc, #84]	@ (800a29c <TIM_OC1_SetConfig+0xd8>)
 800a246:	4293      	cmp	r3, r2
 800a248:	d003      	beq.n	800a252 <TIM_OC1_SetConfig+0x8e>
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	4a14      	ldr	r2, [pc, #80]	@ (800a2a0 <TIM_OC1_SetConfig+0xdc>)
 800a24e:	4293      	cmp	r3, r2
 800a250:	d111      	bne.n	800a276 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a252:	693b      	ldr	r3, [r7, #16]
 800a254:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a258:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a25a:	693b      	ldr	r3, [r7, #16]
 800a25c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a260:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a262:	683b      	ldr	r3, [r7, #0]
 800a264:	695b      	ldr	r3, [r3, #20]
 800a266:	693a      	ldr	r2, [r7, #16]
 800a268:	4313      	orrs	r3, r2
 800a26a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	699b      	ldr	r3, [r3, #24]
 800a270:	693a      	ldr	r2, [r7, #16]
 800a272:	4313      	orrs	r3, r2
 800a274:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	693a      	ldr	r2, [r7, #16]
 800a27a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	68fa      	ldr	r2, [r7, #12]
 800a280:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a282:	683b      	ldr	r3, [r7, #0]
 800a284:	685a      	ldr	r2, [r3, #4]
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	697a      	ldr	r2, [r7, #20]
 800a28e:	621a      	str	r2, [r3, #32]
}
 800a290:	bf00      	nop
 800a292:	371c      	adds	r7, #28
 800a294:	46bd      	mov	sp, r7
 800a296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29a:	4770      	bx	lr
 800a29c:	40010000 	.word	0x40010000
 800a2a0:	40010400 	.word	0x40010400

0800a2a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a2a4:	b480      	push	{r7}
 800a2a6:	b087      	sub	sp, #28
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]
 800a2ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	6a1b      	ldr	r3, [r3, #32]
 800a2b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	6a1b      	ldr	r3, [r3, #32]
 800a2b8:	f023 0210 	bic.w	r2, r3, #16
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	685b      	ldr	r3, [r3, #4]
 800a2c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	699b      	ldr	r3, [r3, #24]
 800a2ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a2d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a2da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a2dc:	683b      	ldr	r3, [r7, #0]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	021b      	lsls	r3, r3, #8
 800a2e2:	68fa      	ldr	r2, [r7, #12]
 800a2e4:	4313      	orrs	r3, r2
 800a2e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a2e8:	697b      	ldr	r3, [r7, #20]
 800a2ea:	f023 0320 	bic.w	r3, r3, #32
 800a2ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a2f0:	683b      	ldr	r3, [r7, #0]
 800a2f2:	689b      	ldr	r3, [r3, #8]
 800a2f4:	011b      	lsls	r3, r3, #4
 800a2f6:	697a      	ldr	r2, [r7, #20]
 800a2f8:	4313      	orrs	r3, r2
 800a2fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	4a22      	ldr	r2, [pc, #136]	@ (800a388 <TIM_OC2_SetConfig+0xe4>)
 800a300:	4293      	cmp	r3, r2
 800a302:	d003      	beq.n	800a30c <TIM_OC2_SetConfig+0x68>
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	4a21      	ldr	r2, [pc, #132]	@ (800a38c <TIM_OC2_SetConfig+0xe8>)
 800a308:	4293      	cmp	r3, r2
 800a30a:	d10d      	bne.n	800a328 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a30c:	697b      	ldr	r3, [r7, #20]
 800a30e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a312:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a314:	683b      	ldr	r3, [r7, #0]
 800a316:	68db      	ldr	r3, [r3, #12]
 800a318:	011b      	lsls	r3, r3, #4
 800a31a:	697a      	ldr	r2, [r7, #20]
 800a31c:	4313      	orrs	r3, r2
 800a31e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a320:	697b      	ldr	r3, [r7, #20]
 800a322:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a326:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	4a17      	ldr	r2, [pc, #92]	@ (800a388 <TIM_OC2_SetConfig+0xe4>)
 800a32c:	4293      	cmp	r3, r2
 800a32e:	d003      	beq.n	800a338 <TIM_OC2_SetConfig+0x94>
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	4a16      	ldr	r2, [pc, #88]	@ (800a38c <TIM_OC2_SetConfig+0xe8>)
 800a334:	4293      	cmp	r3, r2
 800a336:	d113      	bne.n	800a360 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a338:	693b      	ldr	r3, [r7, #16]
 800a33a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a33e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a340:	693b      	ldr	r3, [r7, #16]
 800a342:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a346:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a348:	683b      	ldr	r3, [r7, #0]
 800a34a:	695b      	ldr	r3, [r3, #20]
 800a34c:	009b      	lsls	r3, r3, #2
 800a34e:	693a      	ldr	r2, [r7, #16]
 800a350:	4313      	orrs	r3, r2
 800a352:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a354:	683b      	ldr	r3, [r7, #0]
 800a356:	699b      	ldr	r3, [r3, #24]
 800a358:	009b      	lsls	r3, r3, #2
 800a35a:	693a      	ldr	r2, [r7, #16]
 800a35c:	4313      	orrs	r3, r2
 800a35e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	693a      	ldr	r2, [r7, #16]
 800a364:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	68fa      	ldr	r2, [r7, #12]
 800a36a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a36c:	683b      	ldr	r3, [r7, #0]
 800a36e:	685a      	ldr	r2, [r3, #4]
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	697a      	ldr	r2, [r7, #20]
 800a378:	621a      	str	r2, [r3, #32]
}
 800a37a:	bf00      	nop
 800a37c:	371c      	adds	r7, #28
 800a37e:	46bd      	mov	sp, r7
 800a380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a384:	4770      	bx	lr
 800a386:	bf00      	nop
 800a388:	40010000 	.word	0x40010000
 800a38c:	40010400 	.word	0x40010400

0800a390 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a390:	b480      	push	{r7}
 800a392:	b087      	sub	sp, #28
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
 800a398:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	6a1b      	ldr	r3, [r3, #32]
 800a39e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	6a1b      	ldr	r3, [r3, #32]
 800a3a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	685b      	ldr	r3, [r3, #4]
 800a3b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	69db      	ldr	r3, [r3, #28]
 800a3b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a3be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	f023 0303 	bic.w	r3, r3, #3
 800a3c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a3c8:	683b      	ldr	r3, [r7, #0]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	68fa      	ldr	r2, [r7, #12]
 800a3ce:	4313      	orrs	r3, r2
 800a3d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a3d2:	697b      	ldr	r3, [r7, #20]
 800a3d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a3d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a3da:	683b      	ldr	r3, [r7, #0]
 800a3dc:	689b      	ldr	r3, [r3, #8]
 800a3de:	021b      	lsls	r3, r3, #8
 800a3e0:	697a      	ldr	r2, [r7, #20]
 800a3e2:	4313      	orrs	r3, r2
 800a3e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	4a21      	ldr	r2, [pc, #132]	@ (800a470 <TIM_OC3_SetConfig+0xe0>)
 800a3ea:	4293      	cmp	r3, r2
 800a3ec:	d003      	beq.n	800a3f6 <TIM_OC3_SetConfig+0x66>
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	4a20      	ldr	r2, [pc, #128]	@ (800a474 <TIM_OC3_SetConfig+0xe4>)
 800a3f2:	4293      	cmp	r3, r2
 800a3f4:	d10d      	bne.n	800a412 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a3f6:	697b      	ldr	r3, [r7, #20]
 800a3f8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a3fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a3fe:	683b      	ldr	r3, [r7, #0]
 800a400:	68db      	ldr	r3, [r3, #12]
 800a402:	021b      	lsls	r3, r3, #8
 800a404:	697a      	ldr	r2, [r7, #20]
 800a406:	4313      	orrs	r3, r2
 800a408:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a40a:	697b      	ldr	r3, [r7, #20]
 800a40c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a410:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	4a16      	ldr	r2, [pc, #88]	@ (800a470 <TIM_OC3_SetConfig+0xe0>)
 800a416:	4293      	cmp	r3, r2
 800a418:	d003      	beq.n	800a422 <TIM_OC3_SetConfig+0x92>
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	4a15      	ldr	r2, [pc, #84]	@ (800a474 <TIM_OC3_SetConfig+0xe4>)
 800a41e:	4293      	cmp	r3, r2
 800a420:	d113      	bne.n	800a44a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a422:	693b      	ldr	r3, [r7, #16]
 800a424:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a428:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a42a:	693b      	ldr	r3, [r7, #16]
 800a42c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a430:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a432:	683b      	ldr	r3, [r7, #0]
 800a434:	695b      	ldr	r3, [r3, #20]
 800a436:	011b      	lsls	r3, r3, #4
 800a438:	693a      	ldr	r2, [r7, #16]
 800a43a:	4313      	orrs	r3, r2
 800a43c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a43e:	683b      	ldr	r3, [r7, #0]
 800a440:	699b      	ldr	r3, [r3, #24]
 800a442:	011b      	lsls	r3, r3, #4
 800a444:	693a      	ldr	r2, [r7, #16]
 800a446:	4313      	orrs	r3, r2
 800a448:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	693a      	ldr	r2, [r7, #16]
 800a44e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	68fa      	ldr	r2, [r7, #12]
 800a454:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a456:	683b      	ldr	r3, [r7, #0]
 800a458:	685a      	ldr	r2, [r3, #4]
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	697a      	ldr	r2, [r7, #20]
 800a462:	621a      	str	r2, [r3, #32]
}
 800a464:	bf00      	nop
 800a466:	371c      	adds	r7, #28
 800a468:	46bd      	mov	sp, r7
 800a46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46e:	4770      	bx	lr
 800a470:	40010000 	.word	0x40010000
 800a474:	40010400 	.word	0x40010400

0800a478 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a478:	b480      	push	{r7}
 800a47a:	b087      	sub	sp, #28
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	6078      	str	r0, [r7, #4]
 800a480:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	6a1b      	ldr	r3, [r3, #32]
 800a486:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	6a1b      	ldr	r3, [r3, #32]
 800a48c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	685b      	ldr	r3, [r3, #4]
 800a498:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	69db      	ldr	r3, [r3, #28]
 800a49e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a4a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a4ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a4b0:	683b      	ldr	r3, [r7, #0]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	021b      	lsls	r3, r3, #8
 800a4b6:	68fa      	ldr	r2, [r7, #12]
 800a4b8:	4313      	orrs	r3, r2
 800a4ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a4bc:	693b      	ldr	r3, [r7, #16]
 800a4be:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a4c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	689b      	ldr	r3, [r3, #8]
 800a4c8:	031b      	lsls	r3, r3, #12
 800a4ca:	693a      	ldr	r2, [r7, #16]
 800a4cc:	4313      	orrs	r3, r2
 800a4ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	4a12      	ldr	r2, [pc, #72]	@ (800a51c <TIM_OC4_SetConfig+0xa4>)
 800a4d4:	4293      	cmp	r3, r2
 800a4d6:	d003      	beq.n	800a4e0 <TIM_OC4_SetConfig+0x68>
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	4a11      	ldr	r2, [pc, #68]	@ (800a520 <TIM_OC4_SetConfig+0xa8>)
 800a4dc:	4293      	cmp	r3, r2
 800a4de:	d109      	bne.n	800a4f4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a4e0:	697b      	ldr	r3, [r7, #20]
 800a4e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a4e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a4e8:	683b      	ldr	r3, [r7, #0]
 800a4ea:	695b      	ldr	r3, [r3, #20]
 800a4ec:	019b      	lsls	r3, r3, #6
 800a4ee:	697a      	ldr	r2, [r7, #20]
 800a4f0:	4313      	orrs	r3, r2
 800a4f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	697a      	ldr	r2, [r7, #20]
 800a4f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	68fa      	ldr	r2, [r7, #12]
 800a4fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a500:	683b      	ldr	r3, [r7, #0]
 800a502:	685a      	ldr	r2, [r3, #4]
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	693a      	ldr	r2, [r7, #16]
 800a50c:	621a      	str	r2, [r3, #32]
}
 800a50e:	bf00      	nop
 800a510:	371c      	adds	r7, #28
 800a512:	46bd      	mov	sp, r7
 800a514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a518:	4770      	bx	lr
 800a51a:	bf00      	nop
 800a51c:	40010000 	.word	0x40010000
 800a520:	40010400 	.word	0x40010400

0800a524 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a524:	b480      	push	{r7}
 800a526:	b087      	sub	sp, #28
 800a528:	af00      	add	r7, sp, #0
 800a52a:	60f8      	str	r0, [r7, #12]
 800a52c:	60b9      	str	r1, [r7, #8]
 800a52e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	6a1b      	ldr	r3, [r3, #32]
 800a534:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	6a1b      	ldr	r3, [r3, #32]
 800a53a:	f023 0201 	bic.w	r2, r3, #1
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	699b      	ldr	r3, [r3, #24]
 800a546:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a548:	693b      	ldr	r3, [r7, #16]
 800a54a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a54e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	011b      	lsls	r3, r3, #4
 800a554:	693a      	ldr	r2, [r7, #16]
 800a556:	4313      	orrs	r3, r2
 800a558:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a55a:	697b      	ldr	r3, [r7, #20]
 800a55c:	f023 030a 	bic.w	r3, r3, #10
 800a560:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a562:	697a      	ldr	r2, [r7, #20]
 800a564:	68bb      	ldr	r3, [r7, #8]
 800a566:	4313      	orrs	r3, r2
 800a568:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	693a      	ldr	r2, [r7, #16]
 800a56e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	697a      	ldr	r2, [r7, #20]
 800a574:	621a      	str	r2, [r3, #32]
}
 800a576:	bf00      	nop
 800a578:	371c      	adds	r7, #28
 800a57a:	46bd      	mov	sp, r7
 800a57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a580:	4770      	bx	lr

0800a582 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a582:	b480      	push	{r7}
 800a584:	b087      	sub	sp, #28
 800a586:	af00      	add	r7, sp, #0
 800a588:	60f8      	str	r0, [r7, #12]
 800a58a:	60b9      	str	r1, [r7, #8]
 800a58c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	6a1b      	ldr	r3, [r3, #32]
 800a592:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	6a1b      	ldr	r3, [r3, #32]
 800a598:	f023 0210 	bic.w	r2, r3, #16
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	699b      	ldr	r3, [r3, #24]
 800a5a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a5a6:	693b      	ldr	r3, [r7, #16]
 800a5a8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a5ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	031b      	lsls	r3, r3, #12
 800a5b2:	693a      	ldr	r2, [r7, #16]
 800a5b4:	4313      	orrs	r3, r2
 800a5b6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a5b8:	697b      	ldr	r3, [r7, #20]
 800a5ba:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a5be:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a5c0:	68bb      	ldr	r3, [r7, #8]
 800a5c2:	011b      	lsls	r3, r3, #4
 800a5c4:	697a      	ldr	r2, [r7, #20]
 800a5c6:	4313      	orrs	r3, r2
 800a5c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	693a      	ldr	r2, [r7, #16]
 800a5ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	697a      	ldr	r2, [r7, #20]
 800a5d4:	621a      	str	r2, [r3, #32]
}
 800a5d6:	bf00      	nop
 800a5d8:	371c      	adds	r7, #28
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e0:	4770      	bx	lr

0800a5e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a5e2:	b480      	push	{r7}
 800a5e4:	b085      	sub	sp, #20
 800a5e6:	af00      	add	r7, sp, #0
 800a5e8:	6078      	str	r0, [r7, #4]
 800a5ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	689b      	ldr	r3, [r3, #8]
 800a5f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a5f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a5fa:	683a      	ldr	r2, [r7, #0]
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	4313      	orrs	r3, r2
 800a600:	f043 0307 	orr.w	r3, r3, #7
 800a604:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	68fa      	ldr	r2, [r7, #12]
 800a60a:	609a      	str	r2, [r3, #8]
}
 800a60c:	bf00      	nop
 800a60e:	3714      	adds	r7, #20
 800a610:	46bd      	mov	sp, r7
 800a612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a616:	4770      	bx	lr

0800a618 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a618:	b480      	push	{r7}
 800a61a:	b087      	sub	sp, #28
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	60f8      	str	r0, [r7, #12]
 800a620:	60b9      	str	r1, [r7, #8]
 800a622:	607a      	str	r2, [r7, #4]
 800a624:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	689b      	ldr	r3, [r3, #8]
 800a62a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a62c:	697b      	ldr	r3, [r7, #20]
 800a62e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a632:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a634:	683b      	ldr	r3, [r7, #0]
 800a636:	021a      	lsls	r2, r3, #8
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	431a      	orrs	r2, r3
 800a63c:	68bb      	ldr	r3, [r7, #8]
 800a63e:	4313      	orrs	r3, r2
 800a640:	697a      	ldr	r2, [r7, #20]
 800a642:	4313      	orrs	r3, r2
 800a644:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	697a      	ldr	r2, [r7, #20]
 800a64a:	609a      	str	r2, [r3, #8]
}
 800a64c:	bf00      	nop
 800a64e:	371c      	adds	r7, #28
 800a650:	46bd      	mov	sp, r7
 800a652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a656:	4770      	bx	lr

0800a658 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a658:	b480      	push	{r7}
 800a65a:	b087      	sub	sp, #28
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	60f8      	str	r0, [r7, #12]
 800a660:	60b9      	str	r1, [r7, #8]
 800a662:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a664:	68bb      	ldr	r3, [r7, #8]
 800a666:	f003 031f 	and.w	r3, r3, #31
 800a66a:	2201      	movs	r2, #1
 800a66c:	fa02 f303 	lsl.w	r3, r2, r3
 800a670:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	6a1a      	ldr	r2, [r3, #32]
 800a676:	697b      	ldr	r3, [r7, #20]
 800a678:	43db      	mvns	r3, r3
 800a67a:	401a      	ands	r2, r3
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	6a1a      	ldr	r2, [r3, #32]
 800a684:	68bb      	ldr	r3, [r7, #8]
 800a686:	f003 031f 	and.w	r3, r3, #31
 800a68a:	6879      	ldr	r1, [r7, #4]
 800a68c:	fa01 f303 	lsl.w	r3, r1, r3
 800a690:	431a      	orrs	r2, r3
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	621a      	str	r2, [r3, #32]
}
 800a696:	bf00      	nop
 800a698:	371c      	adds	r7, #28
 800a69a:	46bd      	mov	sp, r7
 800a69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a0:	4770      	bx	lr
	...

0800a6a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a6a4:	b480      	push	{r7}
 800a6a6:	b085      	sub	sp, #20
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	6078      	str	r0, [r7, #4]
 800a6ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a6b4:	2b01      	cmp	r3, #1
 800a6b6:	d101      	bne.n	800a6bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a6b8:	2302      	movs	r3, #2
 800a6ba:	e05a      	b.n	800a772 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2201      	movs	r2, #1
 800a6c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	2202      	movs	r2, #2
 800a6c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	685b      	ldr	r3, [r3, #4]
 800a6d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	689b      	ldr	r3, [r3, #8]
 800a6da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a6e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a6e4:	683b      	ldr	r3, [r7, #0]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	68fa      	ldr	r2, [r7, #12]
 800a6ea:	4313      	orrs	r3, r2
 800a6ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	68fa      	ldr	r2, [r7, #12]
 800a6f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	4a21      	ldr	r2, [pc, #132]	@ (800a780 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a6fc:	4293      	cmp	r3, r2
 800a6fe:	d022      	beq.n	800a746 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a708:	d01d      	beq.n	800a746 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	4a1d      	ldr	r2, [pc, #116]	@ (800a784 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a710:	4293      	cmp	r3, r2
 800a712:	d018      	beq.n	800a746 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	4a1b      	ldr	r2, [pc, #108]	@ (800a788 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a71a:	4293      	cmp	r3, r2
 800a71c:	d013      	beq.n	800a746 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	4a1a      	ldr	r2, [pc, #104]	@ (800a78c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a724:	4293      	cmp	r3, r2
 800a726:	d00e      	beq.n	800a746 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	4a18      	ldr	r2, [pc, #96]	@ (800a790 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a72e:	4293      	cmp	r3, r2
 800a730:	d009      	beq.n	800a746 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	4a17      	ldr	r2, [pc, #92]	@ (800a794 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a738:	4293      	cmp	r3, r2
 800a73a:	d004      	beq.n	800a746 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	4a15      	ldr	r2, [pc, #84]	@ (800a798 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a742:	4293      	cmp	r3, r2
 800a744:	d10c      	bne.n	800a760 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a746:	68bb      	ldr	r3, [r7, #8]
 800a748:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a74c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a74e:	683b      	ldr	r3, [r7, #0]
 800a750:	685b      	ldr	r3, [r3, #4]
 800a752:	68ba      	ldr	r2, [r7, #8]
 800a754:	4313      	orrs	r3, r2
 800a756:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	68ba      	ldr	r2, [r7, #8]
 800a75e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	2201      	movs	r2, #1
 800a764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	2200      	movs	r2, #0
 800a76c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a770:	2300      	movs	r3, #0
}
 800a772:	4618      	mov	r0, r3
 800a774:	3714      	adds	r7, #20
 800a776:	46bd      	mov	sp, r7
 800a778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77c:	4770      	bx	lr
 800a77e:	bf00      	nop
 800a780:	40010000 	.word	0x40010000
 800a784:	40000400 	.word	0x40000400
 800a788:	40000800 	.word	0x40000800
 800a78c:	40000c00 	.word	0x40000c00
 800a790:	40010400 	.word	0x40010400
 800a794:	40014000 	.word	0x40014000
 800a798:	40001800 	.word	0x40001800

0800a79c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a79c:	b480      	push	{r7}
 800a79e:	b083      	sub	sp, #12
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a7a4:	bf00      	nop
 800a7a6:	370c      	adds	r7, #12
 800a7a8:	46bd      	mov	sp, r7
 800a7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ae:	4770      	bx	lr

0800a7b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a7b0:	b480      	push	{r7}
 800a7b2:	b083      	sub	sp, #12
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a7b8:	bf00      	nop
 800a7ba:	370c      	adds	r7, #12
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c2:	4770      	bx	lr

0800a7c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a7c4:	b580      	push	{r7, lr}
 800a7c6:	b082      	sub	sp, #8
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d101      	bne.n	800a7d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a7d2:	2301      	movs	r3, #1
 800a7d4:	e042      	b.n	800a85c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a7dc:	b2db      	uxtb	r3, r3
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d106      	bne.n	800a7f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a7ea:	6878      	ldr	r0, [r7, #4]
 800a7ec:	f7fb ff62 	bl	80066b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	2224      	movs	r2, #36	@ 0x24
 800a7f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	68da      	ldr	r2, [r3, #12]
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a806:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a808:	6878      	ldr	r0, [r7, #4]
 800a80a:	f000 fe6b 	bl	800b4e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	691a      	ldr	r2, [r3, #16]
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a81c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	695a      	ldr	r2, [r3, #20]
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a82c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	68da      	ldr	r2, [r3, #12]
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a83c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	2200      	movs	r2, #0
 800a842:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	2220      	movs	r2, #32
 800a848:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	2220      	movs	r2, #32
 800a850:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	2200      	movs	r2, #0
 800a858:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800a85a:	2300      	movs	r3, #0
}
 800a85c:	4618      	mov	r0, r3
 800a85e:	3708      	adds	r7, #8
 800a860:	46bd      	mov	sp, r7
 800a862:	bd80      	pop	{r7, pc}

0800a864 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a864:	b580      	push	{r7, lr}
 800a866:	b08a      	sub	sp, #40	@ 0x28
 800a868:	af02      	add	r7, sp, #8
 800a86a:	60f8      	str	r0, [r7, #12]
 800a86c:	60b9      	str	r1, [r7, #8]
 800a86e:	603b      	str	r3, [r7, #0]
 800a870:	4613      	mov	r3, r2
 800a872:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a874:	2300      	movs	r3, #0
 800a876:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a87e:	b2db      	uxtb	r3, r3
 800a880:	2b20      	cmp	r3, #32
 800a882:	d175      	bne.n	800a970 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800a884:	68bb      	ldr	r3, [r7, #8]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d002      	beq.n	800a890 <HAL_UART_Transmit+0x2c>
 800a88a:	88fb      	ldrh	r3, [r7, #6]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d101      	bne.n	800a894 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a890:	2301      	movs	r3, #1
 800a892:	e06e      	b.n	800a972 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	2200      	movs	r2, #0
 800a898:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	2221      	movs	r2, #33	@ 0x21
 800a89e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a8a2:	f7fc f973 	bl	8006b8c <HAL_GetTick>
 800a8a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	88fa      	ldrh	r2, [r7, #6]
 800a8ac:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	88fa      	ldrh	r2, [r7, #6]
 800a8b2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	689b      	ldr	r3, [r3, #8]
 800a8b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a8bc:	d108      	bne.n	800a8d0 <HAL_UART_Transmit+0x6c>
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	691b      	ldr	r3, [r3, #16]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d104      	bne.n	800a8d0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a8ca:	68bb      	ldr	r3, [r7, #8]
 800a8cc:	61bb      	str	r3, [r7, #24]
 800a8ce:	e003      	b.n	800a8d8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a8d0:	68bb      	ldr	r3, [r7, #8]
 800a8d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a8d8:	e02e      	b.n	800a938 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a8da:	683b      	ldr	r3, [r7, #0]
 800a8dc:	9300      	str	r3, [sp, #0]
 800a8de:	697b      	ldr	r3, [r7, #20]
 800a8e0:	2200      	movs	r2, #0
 800a8e2:	2180      	movs	r1, #128	@ 0x80
 800a8e4:	68f8      	ldr	r0, [r7, #12]
 800a8e6:	f000 fbcf 	bl	800b088 <UART_WaitOnFlagUntilTimeout>
 800a8ea:	4603      	mov	r3, r0
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d005      	beq.n	800a8fc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	2220      	movs	r2, #32
 800a8f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800a8f8:	2303      	movs	r3, #3
 800a8fa:	e03a      	b.n	800a972 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800a8fc:	69fb      	ldr	r3, [r7, #28]
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d10b      	bne.n	800a91a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a902:	69bb      	ldr	r3, [r7, #24]
 800a904:	881b      	ldrh	r3, [r3, #0]
 800a906:	461a      	mov	r2, r3
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a910:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a912:	69bb      	ldr	r3, [r7, #24]
 800a914:	3302      	adds	r3, #2
 800a916:	61bb      	str	r3, [r7, #24]
 800a918:	e007      	b.n	800a92a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a91a:	69fb      	ldr	r3, [r7, #28]
 800a91c:	781a      	ldrb	r2, [r3, #0]
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a924:	69fb      	ldr	r3, [r7, #28]
 800a926:	3301      	adds	r3, #1
 800a928:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a92e:	b29b      	uxth	r3, r3
 800a930:	3b01      	subs	r3, #1
 800a932:	b29a      	uxth	r2, r3
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a93c:	b29b      	uxth	r3, r3
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d1cb      	bne.n	800a8da <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a942:	683b      	ldr	r3, [r7, #0]
 800a944:	9300      	str	r3, [sp, #0]
 800a946:	697b      	ldr	r3, [r7, #20]
 800a948:	2200      	movs	r2, #0
 800a94a:	2140      	movs	r1, #64	@ 0x40
 800a94c:	68f8      	ldr	r0, [r7, #12]
 800a94e:	f000 fb9b 	bl	800b088 <UART_WaitOnFlagUntilTimeout>
 800a952:	4603      	mov	r3, r0
 800a954:	2b00      	cmp	r3, #0
 800a956:	d005      	beq.n	800a964 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	2220      	movs	r2, #32
 800a95c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800a960:	2303      	movs	r3, #3
 800a962:	e006      	b.n	800a972 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	2220      	movs	r2, #32
 800a968:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800a96c:	2300      	movs	r3, #0
 800a96e:	e000      	b.n	800a972 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800a970:	2302      	movs	r3, #2
  }
}
 800a972:	4618      	mov	r0, r3
 800a974:	3720      	adds	r7, #32
 800a976:	46bd      	mov	sp, r7
 800a978:	bd80      	pop	{r7, pc}

0800a97a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a97a:	b580      	push	{r7, lr}
 800a97c:	b08a      	sub	sp, #40	@ 0x28
 800a97e:	af02      	add	r7, sp, #8
 800a980:	60f8      	str	r0, [r7, #12]
 800a982:	60b9      	str	r1, [r7, #8]
 800a984:	603b      	str	r3, [r7, #0]
 800a986:	4613      	mov	r3, r2
 800a988:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a98a:	2300      	movs	r3, #0
 800a98c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a994:	b2db      	uxtb	r3, r3
 800a996:	2b20      	cmp	r3, #32
 800a998:	f040 8081 	bne.w	800aa9e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800a99c:	68bb      	ldr	r3, [r7, #8]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d002      	beq.n	800a9a8 <HAL_UART_Receive+0x2e>
 800a9a2:	88fb      	ldrh	r3, [r7, #6]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d101      	bne.n	800a9ac <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800a9a8:	2301      	movs	r3, #1
 800a9aa:	e079      	b.n	800aaa0 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	2200      	movs	r2, #0
 800a9b0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	2222      	movs	r2, #34	@ 0x22
 800a9b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	2200      	movs	r2, #0
 800a9be:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a9c0:	f7fc f8e4 	bl	8006b8c <HAL_GetTick>
 800a9c4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	88fa      	ldrh	r2, [r7, #6]
 800a9ca:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	88fa      	ldrh	r2, [r7, #6]
 800a9d0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	689b      	ldr	r3, [r3, #8]
 800a9d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a9da:	d108      	bne.n	800a9ee <HAL_UART_Receive+0x74>
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	691b      	ldr	r3, [r3, #16]
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d104      	bne.n	800a9ee <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a9e8:	68bb      	ldr	r3, [r7, #8]
 800a9ea:	61bb      	str	r3, [r7, #24]
 800a9ec:	e003      	b.n	800a9f6 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800a9ee:	68bb      	ldr	r3, [r7, #8]
 800a9f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800a9f6:	e047      	b.n	800aa88 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800a9f8:	683b      	ldr	r3, [r7, #0]
 800a9fa:	9300      	str	r3, [sp, #0]
 800a9fc:	697b      	ldr	r3, [r7, #20]
 800a9fe:	2200      	movs	r2, #0
 800aa00:	2120      	movs	r1, #32
 800aa02:	68f8      	ldr	r0, [r7, #12]
 800aa04:	f000 fb40 	bl	800b088 <UART_WaitOnFlagUntilTimeout>
 800aa08:	4603      	mov	r3, r0
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d005      	beq.n	800aa1a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	2220      	movs	r2, #32
 800aa12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800aa16:	2303      	movs	r3, #3
 800aa18:	e042      	b.n	800aaa0 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800aa1a:	69fb      	ldr	r3, [r7, #28]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d10c      	bne.n	800aa3a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	685b      	ldr	r3, [r3, #4]
 800aa26:	b29b      	uxth	r3, r3
 800aa28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa2c:	b29a      	uxth	r2, r3
 800aa2e:	69bb      	ldr	r3, [r7, #24]
 800aa30:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800aa32:	69bb      	ldr	r3, [r7, #24]
 800aa34:	3302      	adds	r3, #2
 800aa36:	61bb      	str	r3, [r7, #24]
 800aa38:	e01f      	b.n	800aa7a <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	689b      	ldr	r3, [r3, #8]
 800aa3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aa42:	d007      	beq.n	800aa54 <HAL_UART_Receive+0xda>
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	689b      	ldr	r3, [r3, #8]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d10a      	bne.n	800aa62 <HAL_UART_Receive+0xe8>
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	691b      	ldr	r3, [r3, #16]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d106      	bne.n	800aa62 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	685b      	ldr	r3, [r3, #4]
 800aa5a:	b2da      	uxtb	r2, r3
 800aa5c:	69fb      	ldr	r3, [r7, #28]
 800aa5e:	701a      	strb	r2, [r3, #0]
 800aa60:	e008      	b.n	800aa74 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	685b      	ldr	r3, [r3, #4]
 800aa68:	b2db      	uxtb	r3, r3
 800aa6a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aa6e:	b2da      	uxtb	r2, r3
 800aa70:	69fb      	ldr	r3, [r7, #28]
 800aa72:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800aa74:	69fb      	ldr	r3, [r7, #28]
 800aa76:	3301      	adds	r3, #1
 800aa78:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800aa7e:	b29b      	uxth	r3, r3
 800aa80:	3b01      	subs	r3, #1
 800aa82:	b29a      	uxth	r2, r3
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800aa8c:	b29b      	uxth	r3, r3
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d1b2      	bne.n	800a9f8 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	2220      	movs	r2, #32
 800aa96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	e000      	b.n	800aaa0 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800aa9e:	2302      	movs	r3, #2
  }
}
 800aaa0:	4618      	mov	r0, r3
 800aaa2:	3720      	adds	r7, #32
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	bd80      	pop	{r7, pc}

0800aaa8 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b084      	sub	sp, #16
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	60f8      	str	r0, [r7, #12]
 800aab0:	60b9      	str	r1, [r7, #8]
 800aab2:	4613      	mov	r3, r2
 800aab4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800aabc:	b2db      	uxtb	r3, r3
 800aabe:	2b20      	cmp	r3, #32
 800aac0:	d112      	bne.n	800aae8 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800aac2:	68bb      	ldr	r3, [r7, #8]
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d002      	beq.n	800aace <HAL_UART_Receive_IT+0x26>
 800aac8:	88fb      	ldrh	r3, [r7, #6]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d101      	bne.n	800aad2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800aace:	2301      	movs	r3, #1
 800aad0:	e00b      	b.n	800aaea <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	2200      	movs	r2, #0
 800aad6:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800aad8:	88fb      	ldrh	r3, [r7, #6]
 800aada:	461a      	mov	r2, r3
 800aadc:	68b9      	ldr	r1, [r7, #8]
 800aade:	68f8      	ldr	r0, [r7, #12]
 800aae0:	f000 fb2b 	bl	800b13a <UART_Start_Receive_IT>
 800aae4:	4603      	mov	r3, r0
 800aae6:	e000      	b.n	800aaea <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800aae8:	2302      	movs	r3, #2
  }
}
 800aaea:	4618      	mov	r0, r3
 800aaec:	3710      	adds	r7, #16
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	bd80      	pop	{r7, pc}
	...

0800aaf4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800aaf4:	b580      	push	{r7, lr}
 800aaf6:	b0ba      	sub	sp, #232	@ 0xe8
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	68db      	ldr	r3, [r3, #12]
 800ab0c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	695b      	ldr	r3, [r3, #20]
 800ab16:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800ab1a:	2300      	movs	r3, #0
 800ab1c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800ab20:	2300      	movs	r3, #0
 800ab22:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800ab26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab2a:	f003 030f 	and.w	r3, r3, #15
 800ab2e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800ab32:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d10f      	bne.n	800ab5a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ab3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab3e:	f003 0320 	and.w	r3, r3, #32
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d009      	beq.n	800ab5a <HAL_UART_IRQHandler+0x66>
 800ab46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ab4a:	f003 0320 	and.w	r3, r3, #32
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d003      	beq.n	800ab5a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800ab52:	6878      	ldr	r0, [r7, #4]
 800ab54:	f000 fc07 	bl	800b366 <UART_Receive_IT>
      return;
 800ab58:	e273      	b.n	800b042 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800ab5a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	f000 80de 	beq.w	800ad20 <HAL_UART_IRQHandler+0x22c>
 800ab64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ab68:	f003 0301 	and.w	r3, r3, #1
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d106      	bne.n	800ab7e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800ab70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ab74:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	f000 80d1 	beq.w	800ad20 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800ab7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab82:	f003 0301 	and.w	r3, r3, #1
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d00b      	beq.n	800aba2 <HAL_UART_IRQHandler+0xae>
 800ab8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ab8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d005      	beq.n	800aba2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab9a:	f043 0201 	orr.w	r2, r3, #1
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800aba2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aba6:	f003 0304 	and.w	r3, r3, #4
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d00b      	beq.n	800abc6 <HAL_UART_IRQHandler+0xd2>
 800abae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800abb2:	f003 0301 	and.w	r3, r3, #1
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d005      	beq.n	800abc6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abbe:	f043 0202 	orr.w	r2, r3, #2
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800abc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800abca:	f003 0302 	and.w	r3, r3, #2
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d00b      	beq.n	800abea <HAL_UART_IRQHandler+0xf6>
 800abd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800abd6:	f003 0301 	and.w	r3, r3, #1
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d005      	beq.n	800abea <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abe2:	f043 0204 	orr.w	r2, r3, #4
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800abea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800abee:	f003 0308 	and.w	r3, r3, #8
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d011      	beq.n	800ac1a <HAL_UART_IRQHandler+0x126>
 800abf6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800abfa:	f003 0320 	and.w	r3, r3, #32
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d105      	bne.n	800ac0e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800ac02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ac06:	f003 0301 	and.w	r3, r3, #1
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d005      	beq.n	800ac1a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac12:	f043 0208 	orr.w	r2, r3, #8
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	f000 820a 	beq.w	800b038 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ac24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac28:	f003 0320 	and.w	r3, r3, #32
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d008      	beq.n	800ac42 <HAL_UART_IRQHandler+0x14e>
 800ac30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac34:	f003 0320 	and.w	r3, r3, #32
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d002      	beq.n	800ac42 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800ac3c:	6878      	ldr	r0, [r7, #4]
 800ac3e:	f000 fb92 	bl	800b366 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	695b      	ldr	r3, [r3, #20]
 800ac48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac4c:	2b40      	cmp	r3, #64	@ 0x40
 800ac4e:	bf0c      	ite	eq
 800ac50:	2301      	moveq	r3, #1
 800ac52:	2300      	movne	r3, #0
 800ac54:	b2db      	uxtb	r3, r3
 800ac56:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac5e:	f003 0308 	and.w	r3, r3, #8
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d103      	bne.n	800ac6e <HAL_UART_IRQHandler+0x17a>
 800ac66:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d04f      	beq.n	800ad0e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ac6e:	6878      	ldr	r0, [r7, #4]
 800ac70:	f000 fa9d 	bl	800b1ae <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	695b      	ldr	r3, [r3, #20]
 800ac7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac7e:	2b40      	cmp	r3, #64	@ 0x40
 800ac80:	d141      	bne.n	800ad06 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	3314      	adds	r3, #20
 800ac88:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ac90:	e853 3f00 	ldrex	r3, [r3]
 800ac94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800ac98:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ac9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aca0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	3314      	adds	r3, #20
 800acaa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800acae:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800acb2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acb6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800acba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800acbe:	e841 2300 	strex	r3, r2, [r1]
 800acc2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800acc6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800acca:	2b00      	cmp	r3, #0
 800accc:	d1d9      	bne.n	800ac82 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d013      	beq.n	800acfe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800acda:	4a8a      	ldr	r2, [pc, #552]	@ (800af04 <HAL_UART_IRQHandler+0x410>)
 800acdc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ace2:	4618      	mov	r0, r3
 800ace4:	f7fc fce4 	bl	80076b0 <HAL_DMA_Abort_IT>
 800ace8:	4603      	mov	r3, r0
 800acea:	2b00      	cmp	r3, #0
 800acec:	d016      	beq.n	800ad1c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800acf2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800acf4:	687a      	ldr	r2, [r7, #4]
 800acf6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800acf8:	4610      	mov	r0, r2
 800acfa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800acfc:	e00e      	b.n	800ad1c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800acfe:	6878      	ldr	r0, [r7, #4]
 800ad00:	f000 f9ac 	bl	800b05c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad04:	e00a      	b.n	800ad1c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ad06:	6878      	ldr	r0, [r7, #4]
 800ad08:	f000 f9a8 	bl	800b05c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad0c:	e006      	b.n	800ad1c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ad0e:	6878      	ldr	r0, [r7, #4]
 800ad10:	f000 f9a4 	bl	800b05c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	2200      	movs	r2, #0
 800ad18:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800ad1a:	e18d      	b.n	800b038 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad1c:	bf00      	nop
    return;
 800ad1e:	e18b      	b.n	800b038 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad24:	2b01      	cmp	r3, #1
 800ad26:	f040 8167 	bne.w	800aff8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800ad2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad2e:	f003 0310 	and.w	r3, r3, #16
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	f000 8160 	beq.w	800aff8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800ad38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad3c:	f003 0310 	and.w	r3, r3, #16
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	f000 8159 	beq.w	800aff8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ad46:	2300      	movs	r3, #0
 800ad48:	60bb      	str	r3, [r7, #8]
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	60bb      	str	r3, [r7, #8]
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	685b      	ldr	r3, [r3, #4]
 800ad58:	60bb      	str	r3, [r7, #8]
 800ad5a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	695b      	ldr	r3, [r3, #20]
 800ad62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ad66:	2b40      	cmp	r3, #64	@ 0x40
 800ad68:	f040 80ce 	bne.w	800af08 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	685b      	ldr	r3, [r3, #4]
 800ad74:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ad78:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	f000 80a9 	beq.w	800aed4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ad86:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ad8a:	429a      	cmp	r2, r3
 800ad8c:	f080 80a2 	bcs.w	800aed4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ad96:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad9c:	69db      	ldr	r3, [r3, #28]
 800ad9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ada2:	f000 8088 	beq.w	800aeb6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	330c      	adds	r3, #12
 800adac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adb0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800adb4:	e853 3f00 	ldrex	r3, [r3]
 800adb8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800adbc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800adc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800adc4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	330c      	adds	r3, #12
 800adce:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800add2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800add6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adda:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800adde:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ade2:	e841 2300 	strex	r3, r2, [r1]
 800ade6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800adea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d1d9      	bne.n	800ada6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	3314      	adds	r3, #20
 800adf8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adfa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800adfc:	e853 3f00 	ldrex	r3, [r3]
 800ae00:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ae02:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ae04:	f023 0301 	bic.w	r3, r3, #1
 800ae08:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	3314      	adds	r3, #20
 800ae12:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ae16:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ae1a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae1c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ae1e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ae22:	e841 2300 	strex	r3, r2, [r1]
 800ae26:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ae28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d1e1      	bne.n	800adf2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	3314      	adds	r3, #20
 800ae34:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae36:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ae38:	e853 3f00 	ldrex	r3, [r3]
 800ae3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ae3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ae40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ae44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	3314      	adds	r3, #20
 800ae4e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ae52:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ae54:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae56:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ae58:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ae5a:	e841 2300 	strex	r3, r2, [r1]
 800ae5e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ae60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d1e3      	bne.n	800ae2e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	2220      	movs	r2, #32
 800ae6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	2200      	movs	r2, #0
 800ae72:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	330c      	adds	r3, #12
 800ae7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ae7e:	e853 3f00 	ldrex	r3, [r3]
 800ae82:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ae84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ae86:	f023 0310 	bic.w	r3, r3, #16
 800ae8a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	330c      	adds	r3, #12
 800ae94:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800ae98:	65ba      	str	r2, [r7, #88]	@ 0x58
 800ae9a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae9c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ae9e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800aea0:	e841 2300 	strex	r3, r2, [r1]
 800aea4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800aea6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d1e3      	bne.n	800ae74 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aeb0:	4618      	mov	r0, r3
 800aeb2:	f7fc fb8d 	bl	80075d0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	2202      	movs	r2, #2
 800aeba:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800aec4:	b29b      	uxth	r3, r3
 800aec6:	1ad3      	subs	r3, r2, r3
 800aec8:	b29b      	uxth	r3, r3
 800aeca:	4619      	mov	r1, r3
 800aecc:	6878      	ldr	r0, [r7, #4]
 800aece:	f000 f8cf 	bl	800b070 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800aed2:	e0b3      	b.n	800b03c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800aed8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800aedc:	429a      	cmp	r2, r3
 800aede:	f040 80ad 	bne.w	800b03c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aee6:	69db      	ldr	r3, [r3, #28]
 800aee8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aeec:	f040 80a6 	bne.w	800b03c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	2202      	movs	r2, #2
 800aef4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800aefa:	4619      	mov	r1, r3
 800aefc:	6878      	ldr	r0, [r7, #4]
 800aefe:	f000 f8b7 	bl	800b070 <HAL_UARTEx_RxEventCallback>
      return;
 800af02:	e09b      	b.n	800b03c <HAL_UART_IRQHandler+0x548>
 800af04:	0800b275 	.word	0x0800b275
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800af10:	b29b      	uxth	r3, r3
 800af12:	1ad3      	subs	r3, r2, r3
 800af14:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800af1c:	b29b      	uxth	r3, r3
 800af1e:	2b00      	cmp	r3, #0
 800af20:	f000 808e 	beq.w	800b040 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800af24:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800af28:	2b00      	cmp	r3, #0
 800af2a:	f000 8089 	beq.w	800b040 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	330c      	adds	r3, #12
 800af34:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af38:	e853 3f00 	ldrex	r3, [r3]
 800af3c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800af3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af40:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800af44:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	330c      	adds	r3, #12
 800af4e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800af52:	647a      	str	r2, [r7, #68]	@ 0x44
 800af54:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af56:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800af58:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800af5a:	e841 2300 	strex	r3, r2, [r1]
 800af5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800af60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af62:	2b00      	cmp	r3, #0
 800af64:	d1e3      	bne.n	800af2e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	3314      	adds	r3, #20
 800af6c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af70:	e853 3f00 	ldrex	r3, [r3]
 800af74:	623b      	str	r3, [r7, #32]
   return(result);
 800af76:	6a3b      	ldr	r3, [r7, #32]
 800af78:	f023 0301 	bic.w	r3, r3, #1
 800af7c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	3314      	adds	r3, #20
 800af86:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800af8a:	633a      	str	r2, [r7, #48]	@ 0x30
 800af8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af8e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800af90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af92:	e841 2300 	strex	r3, r2, [r1]
 800af96:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800af98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d1e3      	bne.n	800af66 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	2220      	movs	r2, #32
 800afa2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	2200      	movs	r2, #0
 800afaa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	330c      	adds	r3, #12
 800afb2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afb4:	693b      	ldr	r3, [r7, #16]
 800afb6:	e853 3f00 	ldrex	r3, [r3]
 800afba:	60fb      	str	r3, [r7, #12]
   return(result);
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	f023 0310 	bic.w	r3, r3, #16
 800afc2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	330c      	adds	r3, #12
 800afcc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800afd0:	61fa      	str	r2, [r7, #28]
 800afd2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afd4:	69b9      	ldr	r1, [r7, #24]
 800afd6:	69fa      	ldr	r2, [r7, #28]
 800afd8:	e841 2300 	strex	r3, r2, [r1]
 800afdc:	617b      	str	r3, [r7, #20]
   return(result);
 800afde:	697b      	ldr	r3, [r7, #20]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d1e3      	bne.n	800afac <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	2202      	movs	r2, #2
 800afe8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800afea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800afee:	4619      	mov	r1, r3
 800aff0:	6878      	ldr	r0, [r7, #4]
 800aff2:	f000 f83d 	bl	800b070 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800aff6:	e023      	b.n	800b040 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800aff8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800affc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b000:	2b00      	cmp	r3, #0
 800b002:	d009      	beq.n	800b018 <HAL_UART_IRQHandler+0x524>
 800b004:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b008:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d003      	beq.n	800b018 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800b010:	6878      	ldr	r0, [r7, #4]
 800b012:	f000 f940 	bl	800b296 <UART_Transmit_IT>
    return;
 800b016:	e014      	b.n	800b042 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b018:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b01c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b020:	2b00      	cmp	r3, #0
 800b022:	d00e      	beq.n	800b042 <HAL_UART_IRQHandler+0x54e>
 800b024:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b028:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d008      	beq.n	800b042 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800b030:	6878      	ldr	r0, [r7, #4]
 800b032:	f000 f980 	bl	800b336 <UART_EndTransmit_IT>
    return;
 800b036:	e004      	b.n	800b042 <HAL_UART_IRQHandler+0x54e>
    return;
 800b038:	bf00      	nop
 800b03a:	e002      	b.n	800b042 <HAL_UART_IRQHandler+0x54e>
      return;
 800b03c:	bf00      	nop
 800b03e:	e000      	b.n	800b042 <HAL_UART_IRQHandler+0x54e>
      return;
 800b040:	bf00      	nop
  }
}
 800b042:	37e8      	adds	r7, #232	@ 0xe8
 800b044:	46bd      	mov	sp, r7
 800b046:	bd80      	pop	{r7, pc}

0800b048 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b048:	b480      	push	{r7}
 800b04a:	b083      	sub	sp, #12
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b050:	bf00      	nop
 800b052:	370c      	adds	r7, #12
 800b054:	46bd      	mov	sp, r7
 800b056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05a:	4770      	bx	lr

0800b05c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b05c:	b480      	push	{r7}
 800b05e:	b083      	sub	sp, #12
 800b060:	af00      	add	r7, sp, #0
 800b062:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b064:	bf00      	nop
 800b066:	370c      	adds	r7, #12
 800b068:	46bd      	mov	sp, r7
 800b06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b06e:	4770      	bx	lr

0800b070 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b070:	b480      	push	{r7}
 800b072:	b083      	sub	sp, #12
 800b074:	af00      	add	r7, sp, #0
 800b076:	6078      	str	r0, [r7, #4]
 800b078:	460b      	mov	r3, r1
 800b07a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b07c:	bf00      	nop
 800b07e:	370c      	adds	r7, #12
 800b080:	46bd      	mov	sp, r7
 800b082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b086:	4770      	bx	lr

0800b088 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800b088:	b580      	push	{r7, lr}
 800b08a:	b086      	sub	sp, #24
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	60f8      	str	r0, [r7, #12]
 800b090:	60b9      	str	r1, [r7, #8]
 800b092:	603b      	str	r3, [r7, #0]
 800b094:	4613      	mov	r3, r2
 800b096:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b098:	e03b      	b.n	800b112 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b09a:	6a3b      	ldr	r3, [r7, #32]
 800b09c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0a0:	d037      	beq.n	800b112 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b0a2:	f7fb fd73 	bl	8006b8c <HAL_GetTick>
 800b0a6:	4602      	mov	r2, r0
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	1ad3      	subs	r3, r2, r3
 800b0ac:	6a3a      	ldr	r2, [r7, #32]
 800b0ae:	429a      	cmp	r2, r3
 800b0b0:	d302      	bcc.n	800b0b8 <UART_WaitOnFlagUntilTimeout+0x30>
 800b0b2:	6a3b      	ldr	r3, [r7, #32]
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d101      	bne.n	800b0bc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b0b8:	2303      	movs	r3, #3
 800b0ba:	e03a      	b.n	800b132 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	68db      	ldr	r3, [r3, #12]
 800b0c2:	f003 0304 	and.w	r3, r3, #4
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d023      	beq.n	800b112 <UART_WaitOnFlagUntilTimeout+0x8a>
 800b0ca:	68bb      	ldr	r3, [r7, #8]
 800b0cc:	2b80      	cmp	r3, #128	@ 0x80
 800b0ce:	d020      	beq.n	800b112 <UART_WaitOnFlagUntilTimeout+0x8a>
 800b0d0:	68bb      	ldr	r3, [r7, #8]
 800b0d2:	2b40      	cmp	r3, #64	@ 0x40
 800b0d4:	d01d      	beq.n	800b112 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	f003 0308 	and.w	r3, r3, #8
 800b0e0:	2b08      	cmp	r3, #8
 800b0e2:	d116      	bne.n	800b112 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800b0e4:	2300      	movs	r3, #0
 800b0e6:	617b      	str	r3, [r7, #20]
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	617b      	str	r3, [r7, #20]
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	685b      	ldr	r3, [r3, #4]
 800b0f6:	617b      	str	r3, [r7, #20]
 800b0f8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b0fa:	68f8      	ldr	r0, [r7, #12]
 800b0fc:	f000 f857 	bl	800b1ae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	2208      	movs	r2, #8
 800b104:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	2200      	movs	r2, #0
 800b10a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800b10e:	2301      	movs	r3, #1
 800b110:	e00f      	b.n	800b132 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	681a      	ldr	r2, [r3, #0]
 800b118:	68bb      	ldr	r3, [r7, #8]
 800b11a:	4013      	ands	r3, r2
 800b11c:	68ba      	ldr	r2, [r7, #8]
 800b11e:	429a      	cmp	r2, r3
 800b120:	bf0c      	ite	eq
 800b122:	2301      	moveq	r3, #1
 800b124:	2300      	movne	r3, #0
 800b126:	b2db      	uxtb	r3, r3
 800b128:	461a      	mov	r2, r3
 800b12a:	79fb      	ldrb	r3, [r7, #7]
 800b12c:	429a      	cmp	r2, r3
 800b12e:	d0b4      	beq.n	800b09a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b130:	2300      	movs	r3, #0
}
 800b132:	4618      	mov	r0, r3
 800b134:	3718      	adds	r7, #24
 800b136:	46bd      	mov	sp, r7
 800b138:	bd80      	pop	{r7, pc}

0800b13a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b13a:	b480      	push	{r7}
 800b13c:	b085      	sub	sp, #20
 800b13e:	af00      	add	r7, sp, #0
 800b140:	60f8      	str	r0, [r7, #12]
 800b142:	60b9      	str	r1, [r7, #8]
 800b144:	4613      	mov	r3, r2
 800b146:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	68ba      	ldr	r2, [r7, #8]
 800b14c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	88fa      	ldrh	r2, [r7, #6]
 800b152:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	88fa      	ldrh	r2, [r7, #6]
 800b158:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	2200      	movs	r2, #0
 800b15e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	2222      	movs	r2, #34	@ 0x22
 800b164:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	691b      	ldr	r3, [r3, #16]
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d007      	beq.n	800b180 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	68da      	ldr	r2, [r3, #12]
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b17e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	695a      	ldr	r2, [r3, #20]
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	f042 0201 	orr.w	r2, r2, #1
 800b18e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	68da      	ldr	r2, [r3, #12]
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	f042 0220 	orr.w	r2, r2, #32
 800b19e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b1a0:	2300      	movs	r3, #0
}
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	3714      	adds	r7, #20
 800b1a6:	46bd      	mov	sp, r7
 800b1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ac:	4770      	bx	lr

0800b1ae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b1ae:	b480      	push	{r7}
 800b1b0:	b095      	sub	sp, #84	@ 0x54
 800b1b2:	af00      	add	r7, sp, #0
 800b1b4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	330c      	adds	r3, #12
 800b1bc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1c0:	e853 3f00 	ldrex	r3, [r3]
 800b1c4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b1c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b1cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	330c      	adds	r3, #12
 800b1d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b1d6:	643a      	str	r2, [r7, #64]	@ 0x40
 800b1d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1da:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b1dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b1de:	e841 2300 	strex	r3, r2, [r1]
 800b1e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b1e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d1e5      	bne.n	800b1b6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	3314      	adds	r3, #20
 800b1f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1f2:	6a3b      	ldr	r3, [r7, #32]
 800b1f4:	e853 3f00 	ldrex	r3, [r3]
 800b1f8:	61fb      	str	r3, [r7, #28]
   return(result);
 800b1fa:	69fb      	ldr	r3, [r7, #28]
 800b1fc:	f023 0301 	bic.w	r3, r3, #1
 800b200:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	3314      	adds	r3, #20
 800b208:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b20a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b20c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b20e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b210:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b212:	e841 2300 	strex	r3, r2, [r1]
 800b216:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d1e5      	bne.n	800b1ea <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b222:	2b01      	cmp	r3, #1
 800b224:	d119      	bne.n	800b25a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	330c      	adds	r3, #12
 800b22c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	e853 3f00 	ldrex	r3, [r3]
 800b234:	60bb      	str	r3, [r7, #8]
   return(result);
 800b236:	68bb      	ldr	r3, [r7, #8]
 800b238:	f023 0310 	bic.w	r3, r3, #16
 800b23c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	330c      	adds	r3, #12
 800b244:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b246:	61ba      	str	r2, [r7, #24]
 800b248:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b24a:	6979      	ldr	r1, [r7, #20]
 800b24c:	69ba      	ldr	r2, [r7, #24]
 800b24e:	e841 2300 	strex	r3, r2, [r1]
 800b252:	613b      	str	r3, [r7, #16]
   return(result);
 800b254:	693b      	ldr	r3, [r7, #16]
 800b256:	2b00      	cmp	r3, #0
 800b258:	d1e5      	bne.n	800b226 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	2220      	movs	r2, #32
 800b25e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	2200      	movs	r2, #0
 800b266:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800b268:	bf00      	nop
 800b26a:	3754      	adds	r7, #84	@ 0x54
 800b26c:	46bd      	mov	sp, r7
 800b26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b272:	4770      	bx	lr

0800b274 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b274:	b580      	push	{r7, lr}
 800b276:	b084      	sub	sp, #16
 800b278:	af00      	add	r7, sp, #0
 800b27a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b280:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	2200      	movs	r2, #0
 800b286:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b288:	68f8      	ldr	r0, [r7, #12]
 800b28a:	f7ff fee7 	bl	800b05c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b28e:	bf00      	nop
 800b290:	3710      	adds	r7, #16
 800b292:	46bd      	mov	sp, r7
 800b294:	bd80      	pop	{r7, pc}

0800b296 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b296:	b480      	push	{r7}
 800b298:	b085      	sub	sp, #20
 800b29a:	af00      	add	r7, sp, #0
 800b29c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b2a4:	b2db      	uxtb	r3, r3
 800b2a6:	2b21      	cmp	r3, #33	@ 0x21
 800b2a8:	d13e      	bne.n	800b328 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	689b      	ldr	r3, [r3, #8]
 800b2ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b2b2:	d114      	bne.n	800b2de <UART_Transmit_IT+0x48>
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	691b      	ldr	r3, [r3, #16]
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d110      	bne.n	800b2de <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	6a1b      	ldr	r3, [r3, #32]
 800b2c0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	881b      	ldrh	r3, [r3, #0]
 800b2c6:	461a      	mov	r2, r3
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b2d0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	6a1b      	ldr	r3, [r3, #32]
 800b2d6:	1c9a      	adds	r2, r3, #2
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	621a      	str	r2, [r3, #32]
 800b2dc:	e008      	b.n	800b2f0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	6a1b      	ldr	r3, [r3, #32]
 800b2e2:	1c59      	adds	r1, r3, #1
 800b2e4:	687a      	ldr	r2, [r7, #4]
 800b2e6:	6211      	str	r1, [r2, #32]
 800b2e8:	781a      	ldrb	r2, [r3, #0]
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b2f4:	b29b      	uxth	r3, r3
 800b2f6:	3b01      	subs	r3, #1
 800b2f8:	b29b      	uxth	r3, r3
 800b2fa:	687a      	ldr	r2, [r7, #4]
 800b2fc:	4619      	mov	r1, r3
 800b2fe:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800b300:	2b00      	cmp	r3, #0
 800b302:	d10f      	bne.n	800b324 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	68da      	ldr	r2, [r3, #12]
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b312:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	68da      	ldr	r2, [r3, #12]
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b322:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b324:	2300      	movs	r3, #0
 800b326:	e000      	b.n	800b32a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b328:	2302      	movs	r3, #2
  }
}
 800b32a:	4618      	mov	r0, r3
 800b32c:	3714      	adds	r7, #20
 800b32e:	46bd      	mov	sp, r7
 800b330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b334:	4770      	bx	lr

0800b336 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b336:	b580      	push	{r7, lr}
 800b338:	b082      	sub	sp, #8
 800b33a:	af00      	add	r7, sp, #0
 800b33c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	68da      	ldr	r2, [r3, #12]
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b34c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	2220      	movs	r2, #32
 800b352:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b356:	6878      	ldr	r0, [r7, #4]
 800b358:	f7ff fe76 	bl	800b048 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b35c:	2300      	movs	r3, #0
}
 800b35e:	4618      	mov	r0, r3
 800b360:	3708      	adds	r7, #8
 800b362:	46bd      	mov	sp, r7
 800b364:	bd80      	pop	{r7, pc}

0800b366 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b366:	b580      	push	{r7, lr}
 800b368:	b08c      	sub	sp, #48	@ 0x30
 800b36a:	af00      	add	r7, sp, #0
 800b36c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800b36e:	2300      	movs	r3, #0
 800b370:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800b372:	2300      	movs	r3, #0
 800b374:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b37c:	b2db      	uxtb	r3, r3
 800b37e:	2b22      	cmp	r3, #34	@ 0x22
 800b380:	f040 80aa 	bne.w	800b4d8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	689b      	ldr	r3, [r3, #8]
 800b388:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b38c:	d115      	bne.n	800b3ba <UART_Receive_IT+0x54>
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	691b      	ldr	r3, [r3, #16]
 800b392:	2b00      	cmp	r3, #0
 800b394:	d111      	bne.n	800b3ba <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b39a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	685b      	ldr	r3, [r3, #4]
 800b3a2:	b29b      	uxth	r3, r3
 800b3a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b3a8:	b29a      	uxth	r2, r3
 800b3aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3ac:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3b2:	1c9a      	adds	r2, r3, #2
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	629a      	str	r2, [r3, #40]	@ 0x28
 800b3b8:	e024      	b.n	800b404 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3be:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	689b      	ldr	r3, [r3, #8]
 800b3c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b3c8:	d007      	beq.n	800b3da <UART_Receive_IT+0x74>
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	689b      	ldr	r3, [r3, #8]
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d10a      	bne.n	800b3e8 <UART_Receive_IT+0x82>
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	691b      	ldr	r3, [r3, #16]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d106      	bne.n	800b3e8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	685b      	ldr	r3, [r3, #4]
 800b3e0:	b2da      	uxtb	r2, r3
 800b3e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3e4:	701a      	strb	r2, [r3, #0]
 800b3e6:	e008      	b.n	800b3fa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	685b      	ldr	r3, [r3, #4]
 800b3ee:	b2db      	uxtb	r3, r3
 800b3f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b3f4:	b2da      	uxtb	r2, r3
 800b3f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3f8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3fe:	1c5a      	adds	r2, r3, #1
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b408:	b29b      	uxth	r3, r3
 800b40a:	3b01      	subs	r3, #1
 800b40c:	b29b      	uxth	r3, r3
 800b40e:	687a      	ldr	r2, [r7, #4]
 800b410:	4619      	mov	r1, r3
 800b412:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800b414:	2b00      	cmp	r3, #0
 800b416:	d15d      	bne.n	800b4d4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	68da      	ldr	r2, [r3, #12]
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	f022 0220 	bic.w	r2, r2, #32
 800b426:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	68da      	ldr	r2, [r3, #12]
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b436:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	695a      	ldr	r2, [r3, #20]
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	f022 0201 	bic.w	r2, r2, #1
 800b446:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	2220      	movs	r2, #32
 800b44c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	2200      	movs	r2, #0
 800b454:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b45a:	2b01      	cmp	r3, #1
 800b45c:	d135      	bne.n	800b4ca <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	2200      	movs	r2, #0
 800b462:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	330c      	adds	r3, #12
 800b46a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b46c:	697b      	ldr	r3, [r7, #20]
 800b46e:	e853 3f00 	ldrex	r3, [r3]
 800b472:	613b      	str	r3, [r7, #16]
   return(result);
 800b474:	693b      	ldr	r3, [r7, #16]
 800b476:	f023 0310 	bic.w	r3, r3, #16
 800b47a:	627b      	str	r3, [r7, #36]	@ 0x24
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	330c      	adds	r3, #12
 800b482:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b484:	623a      	str	r2, [r7, #32]
 800b486:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b488:	69f9      	ldr	r1, [r7, #28]
 800b48a:	6a3a      	ldr	r2, [r7, #32]
 800b48c:	e841 2300 	strex	r3, r2, [r1]
 800b490:	61bb      	str	r3, [r7, #24]
   return(result);
 800b492:	69bb      	ldr	r3, [r7, #24]
 800b494:	2b00      	cmp	r3, #0
 800b496:	d1e5      	bne.n	800b464 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	f003 0310 	and.w	r3, r3, #16
 800b4a2:	2b10      	cmp	r3, #16
 800b4a4:	d10a      	bne.n	800b4bc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b4a6:	2300      	movs	r3, #0
 800b4a8:	60fb      	str	r3, [r7, #12]
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	60fb      	str	r3, [r7, #12]
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	685b      	ldr	r3, [r3, #4]
 800b4b8:	60fb      	str	r3, [r7, #12]
 800b4ba:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b4c0:	4619      	mov	r1, r3
 800b4c2:	6878      	ldr	r0, [r7, #4]
 800b4c4:	f7ff fdd4 	bl	800b070 <HAL_UARTEx_RxEventCallback>
 800b4c8:	e002      	b.n	800b4d0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b4ca:	6878      	ldr	r0, [r7, #4]
 800b4cc:	f7f9 fb6c 	bl	8004ba8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	e002      	b.n	800b4da <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800b4d4:	2300      	movs	r3, #0
 800b4d6:	e000      	b.n	800b4da <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800b4d8:	2302      	movs	r3, #2
  }
}
 800b4da:	4618      	mov	r0, r3
 800b4dc:	3730      	adds	r7, #48	@ 0x30
 800b4de:	46bd      	mov	sp, r7
 800b4e0:	bd80      	pop	{r7, pc}
	...

0800b4e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b4e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b4e8:	b0c0      	sub	sp, #256	@ 0x100
 800b4ea:	af00      	add	r7, sp, #0
 800b4ec:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b4f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	691b      	ldr	r3, [r3, #16]
 800b4f8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800b4fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b500:	68d9      	ldr	r1, [r3, #12]
 800b502:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b506:	681a      	ldr	r2, [r3, #0]
 800b508:	ea40 0301 	orr.w	r3, r0, r1
 800b50c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b50e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b512:	689a      	ldr	r2, [r3, #8]
 800b514:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b518:	691b      	ldr	r3, [r3, #16]
 800b51a:	431a      	orrs	r2, r3
 800b51c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b520:	695b      	ldr	r3, [r3, #20]
 800b522:	431a      	orrs	r2, r3
 800b524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b528:	69db      	ldr	r3, [r3, #28]
 800b52a:	4313      	orrs	r3, r2
 800b52c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	68db      	ldr	r3, [r3, #12]
 800b538:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800b53c:	f021 010c 	bic.w	r1, r1, #12
 800b540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b544:	681a      	ldr	r2, [r3, #0]
 800b546:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800b54a:	430b      	orrs	r3, r1
 800b54c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b54e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	695b      	ldr	r3, [r3, #20]
 800b556:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800b55a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b55e:	6999      	ldr	r1, [r3, #24]
 800b560:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b564:	681a      	ldr	r2, [r3, #0]
 800b566:	ea40 0301 	orr.w	r3, r0, r1
 800b56a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b56c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b570:	681a      	ldr	r2, [r3, #0]
 800b572:	4b8f      	ldr	r3, [pc, #572]	@ (800b7b0 <UART_SetConfig+0x2cc>)
 800b574:	429a      	cmp	r2, r3
 800b576:	d005      	beq.n	800b584 <UART_SetConfig+0xa0>
 800b578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b57c:	681a      	ldr	r2, [r3, #0]
 800b57e:	4b8d      	ldr	r3, [pc, #564]	@ (800b7b4 <UART_SetConfig+0x2d0>)
 800b580:	429a      	cmp	r2, r3
 800b582:	d104      	bne.n	800b58e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b584:	f7fd fbde 	bl	8008d44 <HAL_RCC_GetPCLK2Freq>
 800b588:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800b58c:	e003      	b.n	800b596 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b58e:	f7fd fbc5 	bl	8008d1c <HAL_RCC_GetPCLK1Freq>
 800b592:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b596:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b59a:	69db      	ldr	r3, [r3, #28]
 800b59c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b5a0:	f040 810c 	bne.w	800b7bc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b5a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b5a8:	2200      	movs	r2, #0
 800b5aa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800b5ae:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800b5b2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800b5b6:	4622      	mov	r2, r4
 800b5b8:	462b      	mov	r3, r5
 800b5ba:	1891      	adds	r1, r2, r2
 800b5bc:	65b9      	str	r1, [r7, #88]	@ 0x58
 800b5be:	415b      	adcs	r3, r3
 800b5c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b5c2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800b5c6:	4621      	mov	r1, r4
 800b5c8:	eb12 0801 	adds.w	r8, r2, r1
 800b5cc:	4629      	mov	r1, r5
 800b5ce:	eb43 0901 	adc.w	r9, r3, r1
 800b5d2:	f04f 0200 	mov.w	r2, #0
 800b5d6:	f04f 0300 	mov.w	r3, #0
 800b5da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b5de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b5e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b5e6:	4690      	mov	r8, r2
 800b5e8:	4699      	mov	r9, r3
 800b5ea:	4623      	mov	r3, r4
 800b5ec:	eb18 0303 	adds.w	r3, r8, r3
 800b5f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800b5f4:	462b      	mov	r3, r5
 800b5f6:	eb49 0303 	adc.w	r3, r9, r3
 800b5fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b5fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b602:	685b      	ldr	r3, [r3, #4]
 800b604:	2200      	movs	r2, #0
 800b606:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800b60a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800b60e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800b612:	460b      	mov	r3, r1
 800b614:	18db      	adds	r3, r3, r3
 800b616:	653b      	str	r3, [r7, #80]	@ 0x50
 800b618:	4613      	mov	r3, r2
 800b61a:	eb42 0303 	adc.w	r3, r2, r3
 800b61e:	657b      	str	r3, [r7, #84]	@ 0x54
 800b620:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800b624:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800b628:	f7f5 fbae 	bl	8000d88 <__aeabi_uldivmod>
 800b62c:	4602      	mov	r2, r0
 800b62e:	460b      	mov	r3, r1
 800b630:	4b61      	ldr	r3, [pc, #388]	@ (800b7b8 <UART_SetConfig+0x2d4>)
 800b632:	fba3 2302 	umull	r2, r3, r3, r2
 800b636:	095b      	lsrs	r3, r3, #5
 800b638:	011c      	lsls	r4, r3, #4
 800b63a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b63e:	2200      	movs	r2, #0
 800b640:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b644:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800b648:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800b64c:	4642      	mov	r2, r8
 800b64e:	464b      	mov	r3, r9
 800b650:	1891      	adds	r1, r2, r2
 800b652:	64b9      	str	r1, [r7, #72]	@ 0x48
 800b654:	415b      	adcs	r3, r3
 800b656:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b658:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800b65c:	4641      	mov	r1, r8
 800b65e:	eb12 0a01 	adds.w	sl, r2, r1
 800b662:	4649      	mov	r1, r9
 800b664:	eb43 0b01 	adc.w	fp, r3, r1
 800b668:	f04f 0200 	mov.w	r2, #0
 800b66c:	f04f 0300 	mov.w	r3, #0
 800b670:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b674:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b678:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b67c:	4692      	mov	sl, r2
 800b67e:	469b      	mov	fp, r3
 800b680:	4643      	mov	r3, r8
 800b682:	eb1a 0303 	adds.w	r3, sl, r3
 800b686:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b68a:	464b      	mov	r3, r9
 800b68c:	eb4b 0303 	adc.w	r3, fp, r3
 800b690:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800b694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b698:	685b      	ldr	r3, [r3, #4]
 800b69a:	2200      	movs	r2, #0
 800b69c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b6a0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800b6a4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800b6a8:	460b      	mov	r3, r1
 800b6aa:	18db      	adds	r3, r3, r3
 800b6ac:	643b      	str	r3, [r7, #64]	@ 0x40
 800b6ae:	4613      	mov	r3, r2
 800b6b0:	eb42 0303 	adc.w	r3, r2, r3
 800b6b4:	647b      	str	r3, [r7, #68]	@ 0x44
 800b6b6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800b6ba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800b6be:	f7f5 fb63 	bl	8000d88 <__aeabi_uldivmod>
 800b6c2:	4602      	mov	r2, r0
 800b6c4:	460b      	mov	r3, r1
 800b6c6:	4611      	mov	r1, r2
 800b6c8:	4b3b      	ldr	r3, [pc, #236]	@ (800b7b8 <UART_SetConfig+0x2d4>)
 800b6ca:	fba3 2301 	umull	r2, r3, r3, r1
 800b6ce:	095b      	lsrs	r3, r3, #5
 800b6d0:	2264      	movs	r2, #100	@ 0x64
 800b6d2:	fb02 f303 	mul.w	r3, r2, r3
 800b6d6:	1acb      	subs	r3, r1, r3
 800b6d8:	00db      	lsls	r3, r3, #3
 800b6da:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800b6de:	4b36      	ldr	r3, [pc, #216]	@ (800b7b8 <UART_SetConfig+0x2d4>)
 800b6e0:	fba3 2302 	umull	r2, r3, r3, r2
 800b6e4:	095b      	lsrs	r3, r3, #5
 800b6e6:	005b      	lsls	r3, r3, #1
 800b6e8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800b6ec:	441c      	add	r4, r3
 800b6ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b6f2:	2200      	movs	r2, #0
 800b6f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b6f8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800b6fc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800b700:	4642      	mov	r2, r8
 800b702:	464b      	mov	r3, r9
 800b704:	1891      	adds	r1, r2, r2
 800b706:	63b9      	str	r1, [r7, #56]	@ 0x38
 800b708:	415b      	adcs	r3, r3
 800b70a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b70c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800b710:	4641      	mov	r1, r8
 800b712:	1851      	adds	r1, r2, r1
 800b714:	6339      	str	r1, [r7, #48]	@ 0x30
 800b716:	4649      	mov	r1, r9
 800b718:	414b      	adcs	r3, r1
 800b71a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b71c:	f04f 0200 	mov.w	r2, #0
 800b720:	f04f 0300 	mov.w	r3, #0
 800b724:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800b728:	4659      	mov	r1, fp
 800b72a:	00cb      	lsls	r3, r1, #3
 800b72c:	4651      	mov	r1, sl
 800b72e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b732:	4651      	mov	r1, sl
 800b734:	00ca      	lsls	r2, r1, #3
 800b736:	4610      	mov	r0, r2
 800b738:	4619      	mov	r1, r3
 800b73a:	4603      	mov	r3, r0
 800b73c:	4642      	mov	r2, r8
 800b73e:	189b      	adds	r3, r3, r2
 800b740:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b744:	464b      	mov	r3, r9
 800b746:	460a      	mov	r2, r1
 800b748:	eb42 0303 	adc.w	r3, r2, r3
 800b74c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b754:	685b      	ldr	r3, [r3, #4]
 800b756:	2200      	movs	r2, #0
 800b758:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b75c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800b760:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800b764:	460b      	mov	r3, r1
 800b766:	18db      	adds	r3, r3, r3
 800b768:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b76a:	4613      	mov	r3, r2
 800b76c:	eb42 0303 	adc.w	r3, r2, r3
 800b770:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b772:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800b776:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800b77a:	f7f5 fb05 	bl	8000d88 <__aeabi_uldivmod>
 800b77e:	4602      	mov	r2, r0
 800b780:	460b      	mov	r3, r1
 800b782:	4b0d      	ldr	r3, [pc, #52]	@ (800b7b8 <UART_SetConfig+0x2d4>)
 800b784:	fba3 1302 	umull	r1, r3, r3, r2
 800b788:	095b      	lsrs	r3, r3, #5
 800b78a:	2164      	movs	r1, #100	@ 0x64
 800b78c:	fb01 f303 	mul.w	r3, r1, r3
 800b790:	1ad3      	subs	r3, r2, r3
 800b792:	00db      	lsls	r3, r3, #3
 800b794:	3332      	adds	r3, #50	@ 0x32
 800b796:	4a08      	ldr	r2, [pc, #32]	@ (800b7b8 <UART_SetConfig+0x2d4>)
 800b798:	fba2 2303 	umull	r2, r3, r2, r3
 800b79c:	095b      	lsrs	r3, r3, #5
 800b79e:	f003 0207 	and.w	r2, r3, #7
 800b7a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	4422      	add	r2, r4
 800b7aa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b7ac:	e106      	b.n	800b9bc <UART_SetConfig+0x4d8>
 800b7ae:	bf00      	nop
 800b7b0:	40011000 	.word	0x40011000
 800b7b4:	40011400 	.word	0x40011400
 800b7b8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b7bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b7c0:	2200      	movs	r2, #0
 800b7c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b7c6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800b7ca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800b7ce:	4642      	mov	r2, r8
 800b7d0:	464b      	mov	r3, r9
 800b7d2:	1891      	adds	r1, r2, r2
 800b7d4:	6239      	str	r1, [r7, #32]
 800b7d6:	415b      	adcs	r3, r3
 800b7d8:	627b      	str	r3, [r7, #36]	@ 0x24
 800b7da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b7de:	4641      	mov	r1, r8
 800b7e0:	1854      	adds	r4, r2, r1
 800b7e2:	4649      	mov	r1, r9
 800b7e4:	eb43 0501 	adc.w	r5, r3, r1
 800b7e8:	f04f 0200 	mov.w	r2, #0
 800b7ec:	f04f 0300 	mov.w	r3, #0
 800b7f0:	00eb      	lsls	r3, r5, #3
 800b7f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b7f6:	00e2      	lsls	r2, r4, #3
 800b7f8:	4614      	mov	r4, r2
 800b7fa:	461d      	mov	r5, r3
 800b7fc:	4643      	mov	r3, r8
 800b7fe:	18e3      	adds	r3, r4, r3
 800b800:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b804:	464b      	mov	r3, r9
 800b806:	eb45 0303 	adc.w	r3, r5, r3
 800b80a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b80e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b812:	685b      	ldr	r3, [r3, #4]
 800b814:	2200      	movs	r2, #0
 800b816:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b81a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800b81e:	f04f 0200 	mov.w	r2, #0
 800b822:	f04f 0300 	mov.w	r3, #0
 800b826:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800b82a:	4629      	mov	r1, r5
 800b82c:	008b      	lsls	r3, r1, #2
 800b82e:	4621      	mov	r1, r4
 800b830:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b834:	4621      	mov	r1, r4
 800b836:	008a      	lsls	r2, r1, #2
 800b838:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800b83c:	f7f5 faa4 	bl	8000d88 <__aeabi_uldivmod>
 800b840:	4602      	mov	r2, r0
 800b842:	460b      	mov	r3, r1
 800b844:	4b60      	ldr	r3, [pc, #384]	@ (800b9c8 <UART_SetConfig+0x4e4>)
 800b846:	fba3 2302 	umull	r2, r3, r3, r2
 800b84a:	095b      	lsrs	r3, r3, #5
 800b84c:	011c      	lsls	r4, r3, #4
 800b84e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b852:	2200      	movs	r2, #0
 800b854:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b858:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800b85c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800b860:	4642      	mov	r2, r8
 800b862:	464b      	mov	r3, r9
 800b864:	1891      	adds	r1, r2, r2
 800b866:	61b9      	str	r1, [r7, #24]
 800b868:	415b      	adcs	r3, r3
 800b86a:	61fb      	str	r3, [r7, #28]
 800b86c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b870:	4641      	mov	r1, r8
 800b872:	1851      	adds	r1, r2, r1
 800b874:	6139      	str	r1, [r7, #16]
 800b876:	4649      	mov	r1, r9
 800b878:	414b      	adcs	r3, r1
 800b87a:	617b      	str	r3, [r7, #20]
 800b87c:	f04f 0200 	mov.w	r2, #0
 800b880:	f04f 0300 	mov.w	r3, #0
 800b884:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b888:	4659      	mov	r1, fp
 800b88a:	00cb      	lsls	r3, r1, #3
 800b88c:	4651      	mov	r1, sl
 800b88e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b892:	4651      	mov	r1, sl
 800b894:	00ca      	lsls	r2, r1, #3
 800b896:	4610      	mov	r0, r2
 800b898:	4619      	mov	r1, r3
 800b89a:	4603      	mov	r3, r0
 800b89c:	4642      	mov	r2, r8
 800b89e:	189b      	adds	r3, r3, r2
 800b8a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b8a4:	464b      	mov	r3, r9
 800b8a6:	460a      	mov	r2, r1
 800b8a8:	eb42 0303 	adc.w	r3, r2, r3
 800b8ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b8b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b8b4:	685b      	ldr	r3, [r3, #4]
 800b8b6:	2200      	movs	r2, #0
 800b8b8:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b8ba:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800b8bc:	f04f 0200 	mov.w	r2, #0
 800b8c0:	f04f 0300 	mov.w	r3, #0
 800b8c4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800b8c8:	4649      	mov	r1, r9
 800b8ca:	008b      	lsls	r3, r1, #2
 800b8cc:	4641      	mov	r1, r8
 800b8ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b8d2:	4641      	mov	r1, r8
 800b8d4:	008a      	lsls	r2, r1, #2
 800b8d6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800b8da:	f7f5 fa55 	bl	8000d88 <__aeabi_uldivmod>
 800b8de:	4602      	mov	r2, r0
 800b8e0:	460b      	mov	r3, r1
 800b8e2:	4611      	mov	r1, r2
 800b8e4:	4b38      	ldr	r3, [pc, #224]	@ (800b9c8 <UART_SetConfig+0x4e4>)
 800b8e6:	fba3 2301 	umull	r2, r3, r3, r1
 800b8ea:	095b      	lsrs	r3, r3, #5
 800b8ec:	2264      	movs	r2, #100	@ 0x64
 800b8ee:	fb02 f303 	mul.w	r3, r2, r3
 800b8f2:	1acb      	subs	r3, r1, r3
 800b8f4:	011b      	lsls	r3, r3, #4
 800b8f6:	3332      	adds	r3, #50	@ 0x32
 800b8f8:	4a33      	ldr	r2, [pc, #204]	@ (800b9c8 <UART_SetConfig+0x4e4>)
 800b8fa:	fba2 2303 	umull	r2, r3, r2, r3
 800b8fe:	095b      	lsrs	r3, r3, #5
 800b900:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b904:	441c      	add	r4, r3
 800b906:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b90a:	2200      	movs	r2, #0
 800b90c:	673b      	str	r3, [r7, #112]	@ 0x70
 800b90e:	677a      	str	r2, [r7, #116]	@ 0x74
 800b910:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800b914:	4642      	mov	r2, r8
 800b916:	464b      	mov	r3, r9
 800b918:	1891      	adds	r1, r2, r2
 800b91a:	60b9      	str	r1, [r7, #8]
 800b91c:	415b      	adcs	r3, r3
 800b91e:	60fb      	str	r3, [r7, #12]
 800b920:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b924:	4641      	mov	r1, r8
 800b926:	1851      	adds	r1, r2, r1
 800b928:	6039      	str	r1, [r7, #0]
 800b92a:	4649      	mov	r1, r9
 800b92c:	414b      	adcs	r3, r1
 800b92e:	607b      	str	r3, [r7, #4]
 800b930:	f04f 0200 	mov.w	r2, #0
 800b934:	f04f 0300 	mov.w	r3, #0
 800b938:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b93c:	4659      	mov	r1, fp
 800b93e:	00cb      	lsls	r3, r1, #3
 800b940:	4651      	mov	r1, sl
 800b942:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b946:	4651      	mov	r1, sl
 800b948:	00ca      	lsls	r2, r1, #3
 800b94a:	4610      	mov	r0, r2
 800b94c:	4619      	mov	r1, r3
 800b94e:	4603      	mov	r3, r0
 800b950:	4642      	mov	r2, r8
 800b952:	189b      	adds	r3, r3, r2
 800b954:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b956:	464b      	mov	r3, r9
 800b958:	460a      	mov	r2, r1
 800b95a:	eb42 0303 	adc.w	r3, r2, r3
 800b95e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b964:	685b      	ldr	r3, [r3, #4]
 800b966:	2200      	movs	r2, #0
 800b968:	663b      	str	r3, [r7, #96]	@ 0x60
 800b96a:	667a      	str	r2, [r7, #100]	@ 0x64
 800b96c:	f04f 0200 	mov.w	r2, #0
 800b970:	f04f 0300 	mov.w	r3, #0
 800b974:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800b978:	4649      	mov	r1, r9
 800b97a:	008b      	lsls	r3, r1, #2
 800b97c:	4641      	mov	r1, r8
 800b97e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b982:	4641      	mov	r1, r8
 800b984:	008a      	lsls	r2, r1, #2
 800b986:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800b98a:	f7f5 f9fd 	bl	8000d88 <__aeabi_uldivmod>
 800b98e:	4602      	mov	r2, r0
 800b990:	460b      	mov	r3, r1
 800b992:	4b0d      	ldr	r3, [pc, #52]	@ (800b9c8 <UART_SetConfig+0x4e4>)
 800b994:	fba3 1302 	umull	r1, r3, r3, r2
 800b998:	095b      	lsrs	r3, r3, #5
 800b99a:	2164      	movs	r1, #100	@ 0x64
 800b99c:	fb01 f303 	mul.w	r3, r1, r3
 800b9a0:	1ad3      	subs	r3, r2, r3
 800b9a2:	011b      	lsls	r3, r3, #4
 800b9a4:	3332      	adds	r3, #50	@ 0x32
 800b9a6:	4a08      	ldr	r2, [pc, #32]	@ (800b9c8 <UART_SetConfig+0x4e4>)
 800b9a8:	fba2 2303 	umull	r2, r3, r2, r3
 800b9ac:	095b      	lsrs	r3, r3, #5
 800b9ae:	f003 020f 	and.w	r2, r3, #15
 800b9b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	4422      	add	r2, r4
 800b9ba:	609a      	str	r2, [r3, #8]
}
 800b9bc:	bf00      	nop
 800b9be:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800b9c2:	46bd      	mov	sp, r7
 800b9c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b9c8:	51eb851f 	.word	0x51eb851f

0800b9cc <__NVIC_SetPriority>:
{
 800b9cc:	b480      	push	{r7}
 800b9ce:	b083      	sub	sp, #12
 800b9d0:	af00      	add	r7, sp, #0
 800b9d2:	4603      	mov	r3, r0
 800b9d4:	6039      	str	r1, [r7, #0]
 800b9d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b9d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	db0a      	blt.n	800b9f6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b9e0:	683b      	ldr	r3, [r7, #0]
 800b9e2:	b2da      	uxtb	r2, r3
 800b9e4:	490c      	ldr	r1, [pc, #48]	@ (800ba18 <__NVIC_SetPriority+0x4c>)
 800b9e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b9ea:	0112      	lsls	r2, r2, #4
 800b9ec:	b2d2      	uxtb	r2, r2
 800b9ee:	440b      	add	r3, r1
 800b9f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800b9f4:	e00a      	b.n	800ba0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b9f6:	683b      	ldr	r3, [r7, #0]
 800b9f8:	b2da      	uxtb	r2, r3
 800b9fa:	4908      	ldr	r1, [pc, #32]	@ (800ba1c <__NVIC_SetPriority+0x50>)
 800b9fc:	79fb      	ldrb	r3, [r7, #7]
 800b9fe:	f003 030f 	and.w	r3, r3, #15
 800ba02:	3b04      	subs	r3, #4
 800ba04:	0112      	lsls	r2, r2, #4
 800ba06:	b2d2      	uxtb	r2, r2
 800ba08:	440b      	add	r3, r1
 800ba0a:	761a      	strb	r2, [r3, #24]
}
 800ba0c:	bf00      	nop
 800ba0e:	370c      	adds	r7, #12
 800ba10:	46bd      	mov	sp, r7
 800ba12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba16:	4770      	bx	lr
 800ba18:	e000e100 	.word	0xe000e100
 800ba1c:	e000ed00 	.word	0xe000ed00

0800ba20 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ba20:	b580      	push	{r7, lr}
 800ba22:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ba24:	4b05      	ldr	r3, [pc, #20]	@ (800ba3c <SysTick_Handler+0x1c>)
 800ba26:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ba28:	f002 ff8e 	bl	800e948 <xTaskGetSchedulerState>
 800ba2c:	4603      	mov	r3, r0
 800ba2e:	2b01      	cmp	r3, #1
 800ba30:	d001      	beq.n	800ba36 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800ba32:	f003 ff81 	bl	800f938 <xPortSysTickHandler>
  }
}
 800ba36:	bf00      	nop
 800ba38:	bd80      	pop	{r7, pc}
 800ba3a:	bf00      	nop
 800ba3c:	e000e010 	.word	0xe000e010

0800ba40 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ba40:	b580      	push	{r7, lr}
 800ba42:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ba44:	2100      	movs	r1, #0
 800ba46:	f06f 0004 	mvn.w	r0, #4
 800ba4a:	f7ff ffbf 	bl	800b9cc <__NVIC_SetPriority>
#endif
}
 800ba4e:	bf00      	nop
 800ba50:	bd80      	pop	{r7, pc}
	...

0800ba54 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800ba54:	b480      	push	{r7}
 800ba56:	b083      	sub	sp, #12
 800ba58:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ba5a:	f3ef 8305 	mrs	r3, IPSR
 800ba5e:	603b      	str	r3, [r7, #0]
  return(result);
 800ba60:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d003      	beq.n	800ba6e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800ba66:	f06f 0305 	mvn.w	r3, #5
 800ba6a:	607b      	str	r3, [r7, #4]
 800ba6c:	e00c      	b.n	800ba88 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ba6e:	4b0a      	ldr	r3, [pc, #40]	@ (800ba98 <osKernelInitialize+0x44>)
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d105      	bne.n	800ba82 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800ba76:	4b08      	ldr	r3, [pc, #32]	@ (800ba98 <osKernelInitialize+0x44>)
 800ba78:	2201      	movs	r2, #1
 800ba7a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	607b      	str	r3, [r7, #4]
 800ba80:	e002      	b.n	800ba88 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800ba82:	f04f 33ff 	mov.w	r3, #4294967295
 800ba86:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ba88:	687b      	ldr	r3, [r7, #4]
}
 800ba8a:	4618      	mov	r0, r3
 800ba8c:	370c      	adds	r7, #12
 800ba8e:	46bd      	mov	sp, r7
 800ba90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba94:	4770      	bx	lr
 800ba96:	bf00      	nop
 800ba98:	20000b5c 	.word	0x20000b5c

0800ba9c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800ba9c:	b580      	push	{r7, lr}
 800ba9e:	b082      	sub	sp, #8
 800baa0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800baa2:	f3ef 8305 	mrs	r3, IPSR
 800baa6:	603b      	str	r3, [r7, #0]
  return(result);
 800baa8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d003      	beq.n	800bab6 <osKernelStart+0x1a>
    stat = osErrorISR;
 800baae:	f06f 0305 	mvn.w	r3, #5
 800bab2:	607b      	str	r3, [r7, #4]
 800bab4:	e010      	b.n	800bad8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800bab6:	4b0b      	ldr	r3, [pc, #44]	@ (800bae4 <osKernelStart+0x48>)
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	2b01      	cmp	r3, #1
 800babc:	d109      	bne.n	800bad2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800babe:	f7ff ffbf 	bl	800ba40 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800bac2:	4b08      	ldr	r3, [pc, #32]	@ (800bae4 <osKernelStart+0x48>)
 800bac4:	2202      	movs	r2, #2
 800bac6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800bac8:	f002 fa3e 	bl	800df48 <vTaskStartScheduler>
      stat = osOK;
 800bacc:	2300      	movs	r3, #0
 800bace:	607b      	str	r3, [r7, #4]
 800bad0:	e002      	b.n	800bad8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800bad2:	f04f 33ff 	mov.w	r3, #4294967295
 800bad6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800bad8:	687b      	ldr	r3, [r7, #4]
}
 800bada:	4618      	mov	r0, r3
 800badc:	3708      	adds	r7, #8
 800bade:	46bd      	mov	sp, r7
 800bae0:	bd80      	pop	{r7, pc}
 800bae2:	bf00      	nop
 800bae4:	20000b5c 	.word	0x20000b5c

0800bae8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800bae8:	b580      	push	{r7, lr}
 800baea:	b08e      	sub	sp, #56	@ 0x38
 800baec:	af04      	add	r7, sp, #16
 800baee:	60f8      	str	r0, [r7, #12]
 800baf0:	60b9      	str	r1, [r7, #8]
 800baf2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800baf4:	2300      	movs	r3, #0
 800baf6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800baf8:	f3ef 8305 	mrs	r3, IPSR
 800bafc:	617b      	str	r3, [r7, #20]
  return(result);
 800bafe:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d17e      	bne.n	800bc02 <osThreadNew+0x11a>
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d07b      	beq.n	800bc02 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800bb0a:	2380      	movs	r3, #128	@ 0x80
 800bb0c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800bb0e:	2318      	movs	r3, #24
 800bb10:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800bb12:	2300      	movs	r3, #0
 800bb14:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800bb16:	f04f 33ff 	mov.w	r3, #4294967295
 800bb1a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d045      	beq.n	800bbae <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d002      	beq.n	800bb30 <osThreadNew+0x48>
        name = attr->name;
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	699b      	ldr	r3, [r3, #24]
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d002      	beq.n	800bb3e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	699b      	ldr	r3, [r3, #24]
 800bb3c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800bb3e:	69fb      	ldr	r3, [r7, #28]
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d008      	beq.n	800bb56 <osThreadNew+0x6e>
 800bb44:	69fb      	ldr	r3, [r7, #28]
 800bb46:	2b38      	cmp	r3, #56	@ 0x38
 800bb48:	d805      	bhi.n	800bb56 <osThreadNew+0x6e>
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	685b      	ldr	r3, [r3, #4]
 800bb4e:	f003 0301 	and.w	r3, r3, #1
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d001      	beq.n	800bb5a <osThreadNew+0x72>
        return (NULL);
 800bb56:	2300      	movs	r3, #0
 800bb58:	e054      	b.n	800bc04 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	695b      	ldr	r3, [r3, #20]
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d003      	beq.n	800bb6a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	695b      	ldr	r3, [r3, #20]
 800bb66:	089b      	lsrs	r3, r3, #2
 800bb68:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	689b      	ldr	r3, [r3, #8]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d00e      	beq.n	800bb90 <osThreadNew+0xa8>
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	68db      	ldr	r3, [r3, #12]
 800bb76:	2b5b      	cmp	r3, #91	@ 0x5b
 800bb78:	d90a      	bls.n	800bb90 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d006      	beq.n	800bb90 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	695b      	ldr	r3, [r3, #20]
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d002      	beq.n	800bb90 <osThreadNew+0xa8>
        mem = 1;
 800bb8a:	2301      	movs	r3, #1
 800bb8c:	61bb      	str	r3, [r7, #24]
 800bb8e:	e010      	b.n	800bbb2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	689b      	ldr	r3, [r3, #8]
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d10c      	bne.n	800bbb2 <osThreadNew+0xca>
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	68db      	ldr	r3, [r3, #12]
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d108      	bne.n	800bbb2 <osThreadNew+0xca>
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	691b      	ldr	r3, [r3, #16]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d104      	bne.n	800bbb2 <osThreadNew+0xca>
          mem = 0;
 800bba8:	2300      	movs	r3, #0
 800bbaa:	61bb      	str	r3, [r7, #24]
 800bbac:	e001      	b.n	800bbb2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800bbae:	2300      	movs	r3, #0
 800bbb0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800bbb2:	69bb      	ldr	r3, [r7, #24]
 800bbb4:	2b01      	cmp	r3, #1
 800bbb6:	d110      	bne.n	800bbda <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800bbbc:	687a      	ldr	r2, [r7, #4]
 800bbbe:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800bbc0:	9202      	str	r2, [sp, #8]
 800bbc2:	9301      	str	r3, [sp, #4]
 800bbc4:	69fb      	ldr	r3, [r7, #28]
 800bbc6:	9300      	str	r3, [sp, #0]
 800bbc8:	68bb      	ldr	r3, [r7, #8]
 800bbca:	6a3a      	ldr	r2, [r7, #32]
 800bbcc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bbce:	68f8      	ldr	r0, [r7, #12]
 800bbd0:	f001 ff6a 	bl	800daa8 <xTaskCreateStatic>
 800bbd4:	4603      	mov	r3, r0
 800bbd6:	613b      	str	r3, [r7, #16]
 800bbd8:	e013      	b.n	800bc02 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800bbda:	69bb      	ldr	r3, [r7, #24]
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d110      	bne.n	800bc02 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800bbe0:	6a3b      	ldr	r3, [r7, #32]
 800bbe2:	b29a      	uxth	r2, r3
 800bbe4:	f107 0310 	add.w	r3, r7, #16
 800bbe8:	9301      	str	r3, [sp, #4]
 800bbea:	69fb      	ldr	r3, [r7, #28]
 800bbec:	9300      	str	r3, [sp, #0]
 800bbee:	68bb      	ldr	r3, [r7, #8]
 800bbf0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bbf2:	68f8      	ldr	r0, [r7, #12]
 800bbf4:	f001 ffb8 	bl	800db68 <xTaskCreate>
 800bbf8:	4603      	mov	r3, r0
 800bbfa:	2b01      	cmp	r3, #1
 800bbfc:	d001      	beq.n	800bc02 <osThreadNew+0x11a>
            hTask = NULL;
 800bbfe:	2300      	movs	r3, #0
 800bc00:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800bc02:	693b      	ldr	r3, [r7, #16]
}
 800bc04:	4618      	mov	r0, r3
 800bc06:	3728      	adds	r7, #40	@ 0x28
 800bc08:	46bd      	mov	sp, r7
 800bc0a:	bd80      	pop	{r7, pc}

0800bc0c <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 800bc0c:	b480      	push	{r7}
 800bc0e:	b083      	sub	sp, #12
 800bc10:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bc12:	f3ef 8305 	mrs	r3, IPSR
 800bc16:	603b      	str	r3, [r7, #0]
  return(result);
 800bc18:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d003      	beq.n	800bc26 <osThreadYield+0x1a>
    stat = osErrorISR;
 800bc1e:	f06f 0305 	mvn.w	r3, #5
 800bc22:	607b      	str	r3, [r7, #4]
 800bc24:	e009      	b.n	800bc3a <osThreadYield+0x2e>
  } else {
    stat = osOK;
 800bc26:	2300      	movs	r3, #0
 800bc28:	607b      	str	r3, [r7, #4]
    taskYIELD();
 800bc2a:	4b07      	ldr	r3, [pc, #28]	@ (800bc48 <osThreadYield+0x3c>)
 800bc2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bc30:	601a      	str	r2, [r3, #0]
 800bc32:	f3bf 8f4f 	dsb	sy
 800bc36:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 800bc3a:	687b      	ldr	r3, [r7, #4]
}
 800bc3c:	4618      	mov	r0, r3
 800bc3e:	370c      	adds	r7, #12
 800bc40:	46bd      	mov	sp, r7
 800bc42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc46:	4770      	bx	lr
 800bc48:	e000ed04 	.word	0xe000ed04

0800bc4c <osThreadExit>:

  return (stat);
}
#endif /* (configUSE_OS2_THREAD_SUSPEND_RESUME == 1) */

__NO_RETURN void osThreadExit (void) {
 800bc4c:	b580      	push	{r7, lr}
 800bc4e:	af00      	add	r7, sp, #0
#ifndef USE_FreeRTOS_HEAP_1
  vTaskDelete (NULL);
 800bc50:	2000      	movs	r0, #0
 800bc52:	f002 f8cf 	bl	800ddf4 <vTaskDelete>
#endif
  for (;;);
 800bc56:	bf00      	nop
 800bc58:	e7fd      	b.n	800bc56 <osThreadExit+0xa>

0800bc5a <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800bc5a:	b580      	push	{r7, lr}
 800bc5c:	b084      	sub	sp, #16
 800bc5e:	af00      	add	r7, sp, #0
 800bc60:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bc62:	f3ef 8305 	mrs	r3, IPSR
 800bc66:	60bb      	str	r3, [r7, #8]
  return(result);
 800bc68:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d003      	beq.n	800bc76 <osDelay+0x1c>
    stat = osErrorISR;
 800bc6e:	f06f 0305 	mvn.w	r3, #5
 800bc72:	60fb      	str	r3, [r7, #12]
 800bc74:	e007      	b.n	800bc86 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800bc76:	2300      	movs	r3, #0
 800bc78:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d002      	beq.n	800bc86 <osDelay+0x2c>
      vTaskDelay(ticks);
 800bc80:	6878      	ldr	r0, [r7, #4]
 800bc82:	f002 f92b 	bl	800dedc <vTaskDelay>
    }
  }

  return (stat);
 800bc86:	68fb      	ldr	r3, [r7, #12]
}
 800bc88:	4618      	mov	r0, r3
 800bc8a:	3710      	adds	r7, #16
 800bc8c:	46bd      	mov	sp, r7
 800bc8e:	bd80      	pop	{r7, pc}

0800bc90 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 800bc90:	b580      	push	{r7, lr}
 800bc92:	b084      	sub	sp, #16
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800bc98:	6878      	ldr	r0, [r7, #4]
 800bc9a:	f003 fc47 	bl	800f52c <pvTimerGetTimerID>
 800bc9e:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d005      	beq.n	800bcb2 <TimerCallback+0x22>
    callb->func (callb->arg);
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	68fa      	ldr	r2, [r7, #12]
 800bcac:	6852      	ldr	r2, [r2, #4]
 800bcae:	4610      	mov	r0, r2
 800bcb0:	4798      	blx	r3
  }
}
 800bcb2:	bf00      	nop
 800bcb4:	3710      	adds	r7, #16
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	bd80      	pop	{r7, pc}
	...

0800bcbc <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 800bcbc:	b580      	push	{r7, lr}
 800bcbe:	b08c      	sub	sp, #48	@ 0x30
 800bcc0:	af02      	add	r7, sp, #8
 800bcc2:	60f8      	str	r0, [r7, #12]
 800bcc4:	607a      	str	r2, [r7, #4]
 800bcc6:	603b      	str	r3, [r7, #0]
 800bcc8:	460b      	mov	r3, r1
 800bcca:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 800bccc:	2300      	movs	r3, #0
 800bcce:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bcd0:	f3ef 8305 	mrs	r3, IPSR
 800bcd4:	613b      	str	r3, [r7, #16]
  return(result);
 800bcd6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d163      	bne.n	800bda4 <osTimerNew+0xe8>
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d060      	beq.n	800bda4 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800bce2:	2008      	movs	r0, #8
 800bce4:	f003 feba 	bl	800fa5c <pvPortMalloc>
 800bce8:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 800bcea:	697b      	ldr	r3, [r7, #20]
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d059      	beq.n	800bda4 <osTimerNew+0xe8>
      callb->func = func;
 800bcf0:	697b      	ldr	r3, [r7, #20]
 800bcf2:	68fa      	ldr	r2, [r7, #12]
 800bcf4:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800bcf6:	697b      	ldr	r3, [r7, #20]
 800bcf8:	687a      	ldr	r2, [r7, #4]
 800bcfa:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 800bcfc:	7afb      	ldrb	r3, [r7, #11]
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d102      	bne.n	800bd08 <osTimerNew+0x4c>
        reload = pdFALSE;
 800bd02:	2300      	movs	r3, #0
 800bd04:	61fb      	str	r3, [r7, #28]
 800bd06:	e001      	b.n	800bd0c <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 800bd08:	2301      	movs	r3, #1
 800bd0a:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 800bd0c:	f04f 33ff 	mov.w	r3, #4294967295
 800bd10:	61bb      	str	r3, [r7, #24]
      name = NULL;
 800bd12:	2300      	movs	r3, #0
 800bd14:	627b      	str	r3, [r7, #36]	@ 0x24

      if (attr != NULL) {
 800bd16:	683b      	ldr	r3, [r7, #0]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d01c      	beq.n	800bd56 <osTimerNew+0x9a>
        if (attr->name != NULL) {
 800bd1c:	683b      	ldr	r3, [r7, #0]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d002      	beq.n	800bd2a <osTimerNew+0x6e>
          name = attr->name;
 800bd24:	683b      	ldr	r3, [r7, #0]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800bd2a:	683b      	ldr	r3, [r7, #0]
 800bd2c:	689b      	ldr	r3, [r3, #8]
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d006      	beq.n	800bd40 <osTimerNew+0x84>
 800bd32:	683b      	ldr	r3, [r7, #0]
 800bd34:	68db      	ldr	r3, [r3, #12]
 800bd36:	2b2b      	cmp	r3, #43	@ 0x2b
 800bd38:	d902      	bls.n	800bd40 <osTimerNew+0x84>
          mem = 1;
 800bd3a:	2301      	movs	r3, #1
 800bd3c:	61bb      	str	r3, [r7, #24]
 800bd3e:	e00c      	b.n	800bd5a <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800bd40:	683b      	ldr	r3, [r7, #0]
 800bd42:	689b      	ldr	r3, [r3, #8]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d108      	bne.n	800bd5a <osTimerNew+0x9e>
 800bd48:	683b      	ldr	r3, [r7, #0]
 800bd4a:	68db      	ldr	r3, [r3, #12]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d104      	bne.n	800bd5a <osTimerNew+0x9e>
            mem = 0;
 800bd50:	2300      	movs	r3, #0
 800bd52:	61bb      	str	r3, [r7, #24]
 800bd54:	e001      	b.n	800bd5a <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 800bd56:	2300      	movs	r3, #0
 800bd58:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800bd5a:	69bb      	ldr	r3, [r7, #24]
 800bd5c:	2b01      	cmp	r3, #1
 800bd5e:	d10c      	bne.n	800bd7a <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 800bd60:	683b      	ldr	r3, [r7, #0]
 800bd62:	689b      	ldr	r3, [r3, #8]
 800bd64:	9301      	str	r3, [sp, #4]
 800bd66:	4b12      	ldr	r3, [pc, #72]	@ (800bdb0 <osTimerNew+0xf4>)
 800bd68:	9300      	str	r3, [sp, #0]
 800bd6a:	697b      	ldr	r3, [r7, #20]
 800bd6c:	69fa      	ldr	r2, [r7, #28]
 800bd6e:	2101      	movs	r1, #1
 800bd70:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bd72:	f003 f84e 	bl	800ee12 <xTimerCreateStatic>
 800bd76:	6238      	str	r0, [r7, #32]
 800bd78:	e00b      	b.n	800bd92 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 800bd7a:	69bb      	ldr	r3, [r7, #24]
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d108      	bne.n	800bd92 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 800bd80:	4b0b      	ldr	r3, [pc, #44]	@ (800bdb0 <osTimerNew+0xf4>)
 800bd82:	9300      	str	r3, [sp, #0]
 800bd84:	697b      	ldr	r3, [r7, #20]
 800bd86:	69fa      	ldr	r2, [r7, #28]
 800bd88:	2101      	movs	r1, #1
 800bd8a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bd8c:	f003 f820 	bl	800edd0 <xTimerCreate>
 800bd90:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 800bd92:	6a3b      	ldr	r3, [r7, #32]
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d105      	bne.n	800bda4 <osTimerNew+0xe8>
 800bd98:	697b      	ldr	r3, [r7, #20]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d002      	beq.n	800bda4 <osTimerNew+0xe8>
        vPortFree (callb);
 800bd9e:	6978      	ldr	r0, [r7, #20]
 800bda0:	f003 ff2a 	bl	800fbf8 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 800bda4:	6a3b      	ldr	r3, [r7, #32]
}
 800bda6:	4618      	mov	r0, r3
 800bda8:	3728      	adds	r7, #40	@ 0x28
 800bdaa:	46bd      	mov	sp, r7
 800bdac:	bd80      	pop	{r7, pc}
 800bdae:	bf00      	nop
 800bdb0:	0800bc91 	.word	0x0800bc91

0800bdb4 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 800bdb4:	b580      	push	{r7, lr}
 800bdb6:	b088      	sub	sp, #32
 800bdb8:	af02      	add	r7, sp, #8
 800bdba:	6078      	str	r0, [r7, #4]
 800bdbc:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bdc2:	f3ef 8305 	mrs	r3, IPSR
 800bdc6:	60fb      	str	r3, [r7, #12]
  return(result);
 800bdc8:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d003      	beq.n	800bdd6 <osTimerStart+0x22>
    stat = osErrorISR;
 800bdce:	f06f 0305 	mvn.w	r3, #5
 800bdd2:	617b      	str	r3, [r7, #20]
 800bdd4:	e017      	b.n	800be06 <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 800bdd6:	693b      	ldr	r3, [r7, #16]
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d103      	bne.n	800bde4 <osTimerStart+0x30>
    stat = osErrorParameter;
 800bddc:	f06f 0303 	mvn.w	r3, #3
 800bde0:	617b      	str	r3, [r7, #20]
 800bde2:	e010      	b.n	800be06 <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 800bde4:	2300      	movs	r3, #0
 800bde6:	9300      	str	r3, [sp, #0]
 800bde8:	2300      	movs	r3, #0
 800bdea:	683a      	ldr	r2, [r7, #0]
 800bdec:	2104      	movs	r1, #4
 800bdee:	6938      	ldr	r0, [r7, #16]
 800bdf0:	f003 f88c 	bl	800ef0c <xTimerGenericCommand>
 800bdf4:	4603      	mov	r3, r0
 800bdf6:	2b01      	cmp	r3, #1
 800bdf8:	d102      	bne.n	800be00 <osTimerStart+0x4c>
      stat = osOK;
 800bdfa:	2300      	movs	r3, #0
 800bdfc:	617b      	str	r3, [r7, #20]
 800bdfe:	e002      	b.n	800be06 <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 800be00:	f06f 0302 	mvn.w	r3, #2
 800be04:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800be06:	697b      	ldr	r3, [r7, #20]
}
 800be08:	4618      	mov	r0, r3
 800be0a:	3718      	adds	r7, #24
 800be0c:	46bd      	mov	sp, r7
 800be0e:	bd80      	pop	{r7, pc}

0800be10 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 800be10:	b580      	push	{r7, lr}
 800be12:	b086      	sub	sp, #24
 800be14:	af00      	add	r7, sp, #0
 800be16:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 800be18:	2300      	movs	r3, #0
 800be1a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800be1c:	f3ef 8305 	mrs	r3, IPSR
 800be20:	60fb      	str	r3, [r7, #12]
  return(result);
 800be22:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 800be24:	2b00      	cmp	r3, #0
 800be26:	d12d      	bne.n	800be84 <osEventFlagsNew+0x74>
    mem = -1;
 800be28:	f04f 33ff 	mov.w	r3, #4294967295
 800be2c:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d015      	beq.n	800be60 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	689b      	ldr	r3, [r3, #8]
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d006      	beq.n	800be4a <osEventFlagsNew+0x3a>
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	68db      	ldr	r3, [r3, #12]
 800be40:	2b1f      	cmp	r3, #31
 800be42:	d902      	bls.n	800be4a <osEventFlagsNew+0x3a>
        mem = 1;
 800be44:	2301      	movs	r3, #1
 800be46:	613b      	str	r3, [r7, #16]
 800be48:	e00c      	b.n	800be64 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	689b      	ldr	r3, [r3, #8]
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d108      	bne.n	800be64 <osEventFlagsNew+0x54>
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	68db      	ldr	r3, [r3, #12]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d104      	bne.n	800be64 <osEventFlagsNew+0x54>
          mem = 0;
 800be5a:	2300      	movs	r3, #0
 800be5c:	613b      	str	r3, [r7, #16]
 800be5e:	e001      	b.n	800be64 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 800be60:	2300      	movs	r3, #0
 800be62:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 800be64:	693b      	ldr	r3, [r7, #16]
 800be66:	2b01      	cmp	r3, #1
 800be68:	d106      	bne.n	800be78 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	689b      	ldr	r3, [r3, #8]
 800be6e:	4618      	mov	r0, r3
 800be70:	f000 fb5a 	bl	800c528 <xEventGroupCreateStatic>
 800be74:	6178      	str	r0, [r7, #20]
 800be76:	e005      	b.n	800be84 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 800be78:	693b      	ldr	r3, [r7, #16]
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d102      	bne.n	800be84 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 800be7e:	f000 fb8c 	bl	800c59a <xEventGroupCreate>
 800be82:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 800be84:	697b      	ldr	r3, [r7, #20]
}
 800be86:	4618      	mov	r0, r3
 800be88:	3718      	adds	r7, #24
 800be8a:	46bd      	mov	sp, r7
 800be8c:	bd80      	pop	{r7, pc}
	...

0800be90 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 800be90:	b580      	push	{r7, lr}
 800be92:	b086      	sub	sp, #24
 800be94:	af00      	add	r7, sp, #0
 800be96:	6078      	str	r0, [r7, #4]
 800be98:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800be9e:	693b      	ldr	r3, [r7, #16]
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d003      	beq.n	800beac <osEventFlagsSet+0x1c>
 800bea4:	683b      	ldr	r3, [r7, #0]
 800bea6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800beaa:	d303      	bcc.n	800beb4 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 800beac:	f06f 0303 	mvn.w	r3, #3
 800beb0:	617b      	str	r3, [r7, #20]
 800beb2:	e028      	b.n	800bf06 <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800beb4:	f3ef 8305 	mrs	r3, IPSR
 800beb8:	60fb      	str	r3, [r7, #12]
  return(result);
 800beba:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d01d      	beq.n	800befc <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 800bec0:	2300      	movs	r3, #0
 800bec2:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 800bec4:	f107 0308 	add.w	r3, r7, #8
 800bec8:	461a      	mov	r2, r3
 800beca:	6839      	ldr	r1, [r7, #0]
 800becc:	6938      	ldr	r0, [r7, #16]
 800bece:	f000 fd8b 	bl	800c9e8 <xEventGroupSetBitsFromISR>
 800bed2:	4603      	mov	r3, r0
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d103      	bne.n	800bee0 <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 800bed8:	f06f 0302 	mvn.w	r3, #2
 800bedc:	617b      	str	r3, [r7, #20]
 800bede:	e012      	b.n	800bf06 <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 800bee0:	683b      	ldr	r3, [r7, #0]
 800bee2:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 800bee4:	68bb      	ldr	r3, [r7, #8]
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d00d      	beq.n	800bf06 <osEventFlagsSet+0x76>
 800beea:	4b09      	ldr	r3, [pc, #36]	@ (800bf10 <osEventFlagsSet+0x80>)
 800beec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bef0:	601a      	str	r2, [r3, #0]
 800bef2:	f3bf 8f4f 	dsb	sy
 800bef6:	f3bf 8f6f 	isb	sy
 800befa:	e004      	b.n	800bf06 <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 800befc:	6839      	ldr	r1, [r7, #0]
 800befe:	6938      	ldr	r0, [r7, #16]
 800bf00:	f000 fcaa 	bl	800c858 <xEventGroupSetBits>
 800bf04:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800bf06:	697b      	ldr	r3, [r7, #20]
}
 800bf08:	4618      	mov	r0, r3
 800bf0a:	3718      	adds	r7, #24
 800bf0c:	46bd      	mov	sp, r7
 800bf0e:	bd80      	pop	{r7, pc}
 800bf10:	e000ed04 	.word	0xe000ed04

0800bf14 <osEventFlagsClear>:

uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags) {
 800bf14:	b580      	push	{r7, lr}
 800bf16:	b086      	sub	sp, #24
 800bf18:	af00      	add	r7, sp, #0
 800bf1a:	6078      	str	r0, [r7, #4]
 800bf1c:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800bf22:	693b      	ldr	r3, [r7, #16]
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d003      	beq.n	800bf30 <osEventFlagsClear+0x1c>
 800bf28:	683b      	ldr	r3, [r7, #0]
 800bf2a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bf2e:	d303      	bcc.n	800bf38 <osEventFlagsClear+0x24>
    rflags = (uint32_t)osErrorParameter;
 800bf30:	f06f 0303 	mvn.w	r3, #3
 800bf34:	617b      	str	r3, [r7, #20]
 800bf36:	e019      	b.n	800bf6c <osEventFlagsClear+0x58>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bf38:	f3ef 8305 	mrs	r3, IPSR
 800bf3c:	60fb      	str	r3, [r7, #12]
  return(result);
 800bf3e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d00e      	beq.n	800bf62 <osEventFlagsClear+0x4e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 800bf44:	6938      	ldr	r0, [r7, #16]
 800bf46:	f000 fc63 	bl	800c810 <xEventGroupGetBitsFromISR>
 800bf4a:	6178      	str	r0, [r7, #20]

    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 800bf4c:	6839      	ldr	r1, [r7, #0]
 800bf4e:	6938      	ldr	r0, [r7, #16]
 800bf50:	f000 fc4a 	bl	800c7e8 <xEventGroupClearBitsFromISR>
 800bf54:	4603      	mov	r3, r0
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d108      	bne.n	800bf6c <osEventFlagsClear+0x58>
      rflags = (uint32_t)osErrorResource;
 800bf5a:	f06f 0302 	mvn.w	r3, #2
 800bf5e:	617b      	str	r3, [r7, #20]
 800bf60:	e004      	b.n	800bf6c <osEventFlagsClear+0x58>
    }
  #endif
  }
  else {
    rflags = xEventGroupClearBits (hEventGroup, (EventBits_t)flags);
 800bf62:	6839      	ldr	r1, [r7, #0]
 800bf64:	6938      	ldr	r0, [r7, #16]
 800bf66:	f000 fc05 	bl	800c774 <xEventGroupClearBits>
 800bf6a:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800bf6c:	697b      	ldr	r3, [r7, #20]
}
 800bf6e:	4618      	mov	r0, r3
 800bf70:	3718      	adds	r7, #24
 800bf72:	46bd      	mov	sp, r7
 800bf74:	bd80      	pop	{r7, pc}

0800bf76 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 800bf76:	b580      	push	{r7, lr}
 800bf78:	b08c      	sub	sp, #48	@ 0x30
 800bf7a:	af02      	add	r7, sp, #8
 800bf7c:	60f8      	str	r0, [r7, #12]
 800bf7e:	60b9      	str	r1, [r7, #8]
 800bf80:	607a      	str	r2, [r7, #4]
 800bf82:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800bf88:	69bb      	ldr	r3, [r7, #24]
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d003      	beq.n	800bf96 <osEventFlagsWait+0x20>
 800bf8e:	68bb      	ldr	r3, [r7, #8]
 800bf90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bf94:	d303      	bcc.n	800bf9e <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 800bf96:	f06f 0303 	mvn.w	r3, #3
 800bf9a:	61fb      	str	r3, [r7, #28]
 800bf9c:	e04b      	b.n	800c036 <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bf9e:	f3ef 8305 	mrs	r3, IPSR
 800bfa2:	617b      	str	r3, [r7, #20]
  return(result);
 800bfa4:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d003      	beq.n	800bfb2 <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 800bfaa:	f06f 0305 	mvn.w	r3, #5
 800bfae:	61fb      	str	r3, [r7, #28]
 800bfb0:	e041      	b.n	800c036 <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	f003 0301 	and.w	r3, r3, #1
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d002      	beq.n	800bfc2 <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 800bfbc:	2301      	movs	r3, #1
 800bfbe:	627b      	str	r3, [r7, #36]	@ 0x24
 800bfc0:	e001      	b.n	800bfc6 <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 800bfc2:	2300      	movs	r3, #0
 800bfc4:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	f003 0302 	and.w	r3, r3, #2
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d002      	beq.n	800bfd6 <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 800bfd0:	2300      	movs	r3, #0
 800bfd2:	623b      	str	r3, [r7, #32]
 800bfd4:	e001      	b.n	800bfda <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 800bfd6:	2301      	movs	r3, #1
 800bfd8:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 800bfda:	683b      	ldr	r3, [r7, #0]
 800bfdc:	9300      	str	r3, [sp, #0]
 800bfde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfe0:	6a3a      	ldr	r2, [r7, #32]
 800bfe2:	68b9      	ldr	r1, [r7, #8]
 800bfe4:	69b8      	ldr	r0, [r7, #24]
 800bfe6:	f000 faf3 	bl	800c5d0 <xEventGroupWaitBits>
 800bfea:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	f003 0301 	and.w	r3, r3, #1
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d010      	beq.n	800c018 <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 800bff6:	68ba      	ldr	r2, [r7, #8]
 800bff8:	69fb      	ldr	r3, [r7, #28]
 800bffa:	4013      	ands	r3, r2
 800bffc:	68ba      	ldr	r2, [r7, #8]
 800bffe:	429a      	cmp	r2, r3
 800c000:	d019      	beq.n	800c036 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 800c002:	683b      	ldr	r3, [r7, #0]
 800c004:	2b00      	cmp	r3, #0
 800c006:	d003      	beq.n	800c010 <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 800c008:	f06f 0301 	mvn.w	r3, #1
 800c00c:	61fb      	str	r3, [r7, #28]
 800c00e:	e012      	b.n	800c036 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 800c010:	f06f 0302 	mvn.w	r3, #2
 800c014:	61fb      	str	r3, [r7, #28]
 800c016:	e00e      	b.n	800c036 <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 800c018:	68ba      	ldr	r2, [r7, #8]
 800c01a:	69fb      	ldr	r3, [r7, #28]
 800c01c:	4013      	ands	r3, r2
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d109      	bne.n	800c036 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 800c022:	683b      	ldr	r3, [r7, #0]
 800c024:	2b00      	cmp	r3, #0
 800c026:	d003      	beq.n	800c030 <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 800c028:	f06f 0301 	mvn.w	r3, #1
 800c02c:	61fb      	str	r3, [r7, #28]
 800c02e:	e002      	b.n	800c036 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 800c030:	f06f 0302 	mvn.w	r3, #2
 800c034:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 800c036:	69fb      	ldr	r3, [r7, #28]
}
 800c038:	4618      	mov	r0, r3
 800c03a:	3728      	adds	r7, #40	@ 0x28
 800c03c:	46bd      	mov	sp, r7
 800c03e:	bd80      	pop	{r7, pc}

0800c040 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800c040:	b580      	push	{r7, lr}
 800c042:	b088      	sub	sp, #32
 800c044:	af00      	add	r7, sp, #0
 800c046:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800c048:	2300      	movs	r3, #0
 800c04a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c04c:	f3ef 8305 	mrs	r3, IPSR
 800c050:	60bb      	str	r3, [r7, #8]
  return(result);
 800c052:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800c054:	2b00      	cmp	r3, #0
 800c056:	d174      	bne.n	800c142 <osMutexNew+0x102>
    if (attr != NULL) {
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d003      	beq.n	800c066 <osMutexNew+0x26>
      type = attr->attr_bits;
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	685b      	ldr	r3, [r3, #4]
 800c062:	61bb      	str	r3, [r7, #24]
 800c064:	e001      	b.n	800c06a <osMutexNew+0x2a>
    } else {
      type = 0U;
 800c066:	2300      	movs	r3, #0
 800c068:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800c06a:	69bb      	ldr	r3, [r7, #24]
 800c06c:	f003 0301 	and.w	r3, r3, #1
 800c070:	2b00      	cmp	r3, #0
 800c072:	d002      	beq.n	800c07a <osMutexNew+0x3a>
      rmtx = 1U;
 800c074:	2301      	movs	r3, #1
 800c076:	617b      	str	r3, [r7, #20]
 800c078:	e001      	b.n	800c07e <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800c07a:	2300      	movs	r3, #0
 800c07c:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800c07e:	69bb      	ldr	r3, [r7, #24]
 800c080:	f003 0308 	and.w	r3, r3, #8
 800c084:	2b00      	cmp	r3, #0
 800c086:	d15c      	bne.n	800c142 <osMutexNew+0x102>
      mem = -1;
 800c088:	f04f 33ff 	mov.w	r3, #4294967295
 800c08c:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	2b00      	cmp	r3, #0
 800c092:	d015      	beq.n	800c0c0 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	689b      	ldr	r3, [r3, #8]
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d006      	beq.n	800c0aa <osMutexNew+0x6a>
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	68db      	ldr	r3, [r3, #12]
 800c0a0:	2b4f      	cmp	r3, #79	@ 0x4f
 800c0a2:	d902      	bls.n	800c0aa <osMutexNew+0x6a>
          mem = 1;
 800c0a4:	2301      	movs	r3, #1
 800c0a6:	613b      	str	r3, [r7, #16]
 800c0a8:	e00c      	b.n	800c0c4 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	689b      	ldr	r3, [r3, #8]
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d108      	bne.n	800c0c4 <osMutexNew+0x84>
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	68db      	ldr	r3, [r3, #12]
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d104      	bne.n	800c0c4 <osMutexNew+0x84>
            mem = 0;
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	613b      	str	r3, [r7, #16]
 800c0be:	e001      	b.n	800c0c4 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800c0c0:	2300      	movs	r3, #0
 800c0c2:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800c0c4:	693b      	ldr	r3, [r7, #16]
 800c0c6:	2b01      	cmp	r3, #1
 800c0c8:	d112      	bne.n	800c0f0 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800c0ca:	697b      	ldr	r3, [r7, #20]
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d007      	beq.n	800c0e0 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	689b      	ldr	r3, [r3, #8]
 800c0d4:	4619      	mov	r1, r3
 800c0d6:	2004      	movs	r0, #4
 800c0d8:	f000 fec5 	bl	800ce66 <xQueueCreateMutexStatic>
 800c0dc:	61f8      	str	r0, [r7, #28]
 800c0de:	e016      	b.n	800c10e <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	689b      	ldr	r3, [r3, #8]
 800c0e4:	4619      	mov	r1, r3
 800c0e6:	2001      	movs	r0, #1
 800c0e8:	f000 febd 	bl	800ce66 <xQueueCreateMutexStatic>
 800c0ec:	61f8      	str	r0, [r7, #28]
 800c0ee:	e00e      	b.n	800c10e <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800c0f0:	693b      	ldr	r3, [r7, #16]
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d10b      	bne.n	800c10e <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800c0f6:	697b      	ldr	r3, [r7, #20]
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d004      	beq.n	800c106 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800c0fc:	2004      	movs	r0, #4
 800c0fe:	f000 fe9a 	bl	800ce36 <xQueueCreateMutex>
 800c102:	61f8      	str	r0, [r7, #28]
 800c104:	e003      	b.n	800c10e <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800c106:	2001      	movs	r0, #1
 800c108:	f000 fe95 	bl	800ce36 <xQueueCreateMutex>
 800c10c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800c10e:	69fb      	ldr	r3, [r7, #28]
 800c110:	2b00      	cmp	r3, #0
 800c112:	d00c      	beq.n	800c12e <osMutexNew+0xee>
        if (attr != NULL) {
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	2b00      	cmp	r3, #0
 800c118:	d003      	beq.n	800c122 <osMutexNew+0xe2>
          name = attr->name;
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	60fb      	str	r3, [r7, #12]
 800c120:	e001      	b.n	800c126 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800c122:	2300      	movs	r3, #0
 800c124:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800c126:	68f9      	ldr	r1, [r7, #12]
 800c128:	69f8      	ldr	r0, [r7, #28]
 800c12a:	f001 fc5f 	bl	800d9ec <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800c12e:	69fb      	ldr	r3, [r7, #28]
 800c130:	2b00      	cmp	r3, #0
 800c132:	d006      	beq.n	800c142 <osMutexNew+0x102>
 800c134:	697b      	ldr	r3, [r7, #20]
 800c136:	2b00      	cmp	r3, #0
 800c138:	d003      	beq.n	800c142 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800c13a:	69fb      	ldr	r3, [r7, #28]
 800c13c:	f043 0301 	orr.w	r3, r3, #1
 800c140:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800c142:	69fb      	ldr	r3, [r7, #28]
}
 800c144:	4618      	mov	r0, r3
 800c146:	3720      	adds	r7, #32
 800c148:	46bd      	mov	sp, r7
 800c14a:	bd80      	pop	{r7, pc}

0800c14c <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800c14c:	b580      	push	{r7, lr}
 800c14e:	b086      	sub	sp, #24
 800c150:	af00      	add	r7, sp, #0
 800c152:	6078      	str	r0, [r7, #4]
 800c154:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	f023 0301 	bic.w	r3, r3, #1
 800c15c:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	f003 0301 	and.w	r3, r3, #1
 800c164:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800c166:	2300      	movs	r3, #0
 800c168:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c16a:	f3ef 8305 	mrs	r3, IPSR
 800c16e:	60bb      	str	r3, [r7, #8]
  return(result);
 800c170:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800c172:	2b00      	cmp	r3, #0
 800c174:	d003      	beq.n	800c17e <osMutexAcquire+0x32>
    stat = osErrorISR;
 800c176:	f06f 0305 	mvn.w	r3, #5
 800c17a:	617b      	str	r3, [r7, #20]
 800c17c:	e02c      	b.n	800c1d8 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800c17e:	693b      	ldr	r3, [r7, #16]
 800c180:	2b00      	cmp	r3, #0
 800c182:	d103      	bne.n	800c18c <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800c184:	f06f 0303 	mvn.w	r3, #3
 800c188:	617b      	str	r3, [r7, #20]
 800c18a:	e025      	b.n	800c1d8 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d011      	beq.n	800c1b6 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800c192:	6839      	ldr	r1, [r7, #0]
 800c194:	6938      	ldr	r0, [r7, #16]
 800c196:	f000 feb6 	bl	800cf06 <xQueueTakeMutexRecursive>
 800c19a:	4603      	mov	r3, r0
 800c19c:	2b01      	cmp	r3, #1
 800c19e:	d01b      	beq.n	800c1d8 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800c1a0:	683b      	ldr	r3, [r7, #0]
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d003      	beq.n	800c1ae <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800c1a6:	f06f 0301 	mvn.w	r3, #1
 800c1aa:	617b      	str	r3, [r7, #20]
 800c1ac:	e014      	b.n	800c1d8 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800c1ae:	f06f 0302 	mvn.w	r3, #2
 800c1b2:	617b      	str	r3, [r7, #20]
 800c1b4:	e010      	b.n	800c1d8 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800c1b6:	6839      	ldr	r1, [r7, #0]
 800c1b8:	6938      	ldr	r0, [r7, #16]
 800c1ba:	f001 f95d 	bl	800d478 <xQueueSemaphoreTake>
 800c1be:	4603      	mov	r3, r0
 800c1c0:	2b01      	cmp	r3, #1
 800c1c2:	d009      	beq.n	800c1d8 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800c1c4:	683b      	ldr	r3, [r7, #0]
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d003      	beq.n	800c1d2 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800c1ca:	f06f 0301 	mvn.w	r3, #1
 800c1ce:	617b      	str	r3, [r7, #20]
 800c1d0:	e002      	b.n	800c1d8 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800c1d2:	f06f 0302 	mvn.w	r3, #2
 800c1d6:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800c1d8:	697b      	ldr	r3, [r7, #20]
}
 800c1da:	4618      	mov	r0, r3
 800c1dc:	3718      	adds	r7, #24
 800c1de:	46bd      	mov	sp, r7
 800c1e0:	bd80      	pop	{r7, pc}

0800c1e2 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800c1e2:	b580      	push	{r7, lr}
 800c1e4:	b086      	sub	sp, #24
 800c1e6:	af00      	add	r7, sp, #0
 800c1e8:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	f023 0301 	bic.w	r3, r3, #1
 800c1f0:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	f003 0301 	and.w	r3, r3, #1
 800c1f8:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c1fe:	f3ef 8305 	mrs	r3, IPSR
 800c202:	60bb      	str	r3, [r7, #8]
  return(result);
 800c204:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800c206:	2b00      	cmp	r3, #0
 800c208:	d003      	beq.n	800c212 <osMutexRelease+0x30>
    stat = osErrorISR;
 800c20a:	f06f 0305 	mvn.w	r3, #5
 800c20e:	617b      	str	r3, [r7, #20]
 800c210:	e01f      	b.n	800c252 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800c212:	693b      	ldr	r3, [r7, #16]
 800c214:	2b00      	cmp	r3, #0
 800c216:	d103      	bne.n	800c220 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800c218:	f06f 0303 	mvn.w	r3, #3
 800c21c:	617b      	str	r3, [r7, #20]
 800c21e:	e018      	b.n	800c252 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	2b00      	cmp	r3, #0
 800c224:	d009      	beq.n	800c23a <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800c226:	6938      	ldr	r0, [r7, #16]
 800c228:	f000 fe38 	bl	800ce9c <xQueueGiveMutexRecursive>
 800c22c:	4603      	mov	r3, r0
 800c22e:	2b01      	cmp	r3, #1
 800c230:	d00f      	beq.n	800c252 <osMutexRelease+0x70>
        stat = osErrorResource;
 800c232:	f06f 0302 	mvn.w	r3, #2
 800c236:	617b      	str	r3, [r7, #20]
 800c238:	e00b      	b.n	800c252 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800c23a:	2300      	movs	r3, #0
 800c23c:	2200      	movs	r2, #0
 800c23e:	2100      	movs	r1, #0
 800c240:	6938      	ldr	r0, [r7, #16]
 800c242:	f000 fe97 	bl	800cf74 <xQueueGenericSend>
 800c246:	4603      	mov	r3, r0
 800c248:	2b01      	cmp	r3, #1
 800c24a:	d002      	beq.n	800c252 <osMutexRelease+0x70>
        stat = osErrorResource;
 800c24c:	f06f 0302 	mvn.w	r3, #2
 800c250:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800c252:	697b      	ldr	r3, [r7, #20]
}
 800c254:	4618      	mov	r0, r3
 800c256:	3718      	adds	r7, #24
 800c258:	46bd      	mov	sp, r7
 800c25a:	bd80      	pop	{r7, pc}

0800c25c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800c25c:	b580      	push	{r7, lr}
 800c25e:	b08a      	sub	sp, #40	@ 0x28
 800c260:	af02      	add	r7, sp, #8
 800c262:	60f8      	str	r0, [r7, #12]
 800c264:	60b9      	str	r1, [r7, #8]
 800c266:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800c268:	2300      	movs	r3, #0
 800c26a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c26c:	f3ef 8305 	mrs	r3, IPSR
 800c270:	613b      	str	r3, [r7, #16]
  return(result);
 800c272:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800c274:	2b00      	cmp	r3, #0
 800c276:	d15f      	bne.n	800c338 <osMessageQueueNew+0xdc>
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d05c      	beq.n	800c338 <osMessageQueueNew+0xdc>
 800c27e:	68bb      	ldr	r3, [r7, #8]
 800c280:	2b00      	cmp	r3, #0
 800c282:	d059      	beq.n	800c338 <osMessageQueueNew+0xdc>
    mem = -1;
 800c284:	f04f 33ff 	mov.w	r3, #4294967295
 800c288:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d029      	beq.n	800c2e4 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	689b      	ldr	r3, [r3, #8]
 800c294:	2b00      	cmp	r3, #0
 800c296:	d012      	beq.n	800c2be <osMessageQueueNew+0x62>
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	68db      	ldr	r3, [r3, #12]
 800c29c:	2b4f      	cmp	r3, #79	@ 0x4f
 800c29e:	d90e      	bls.n	800c2be <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d00a      	beq.n	800c2be <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	695a      	ldr	r2, [r3, #20]
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	68b9      	ldr	r1, [r7, #8]
 800c2b0:	fb01 f303 	mul.w	r3, r1, r3
 800c2b4:	429a      	cmp	r2, r3
 800c2b6:	d302      	bcc.n	800c2be <osMessageQueueNew+0x62>
        mem = 1;
 800c2b8:	2301      	movs	r3, #1
 800c2ba:	61bb      	str	r3, [r7, #24]
 800c2bc:	e014      	b.n	800c2e8 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	689b      	ldr	r3, [r3, #8]
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d110      	bne.n	800c2e8 <osMessageQueueNew+0x8c>
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	68db      	ldr	r3, [r3, #12]
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d10c      	bne.n	800c2e8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d108      	bne.n	800c2e8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	695b      	ldr	r3, [r3, #20]
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d104      	bne.n	800c2e8 <osMessageQueueNew+0x8c>
          mem = 0;
 800c2de:	2300      	movs	r3, #0
 800c2e0:	61bb      	str	r3, [r7, #24]
 800c2e2:	e001      	b.n	800c2e8 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800c2e4:	2300      	movs	r3, #0
 800c2e6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c2e8:	69bb      	ldr	r3, [r7, #24]
 800c2ea:	2b01      	cmp	r3, #1
 800c2ec:	d10b      	bne.n	800c306 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	691a      	ldr	r2, [r3, #16]
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	689b      	ldr	r3, [r3, #8]
 800c2f6:	2100      	movs	r1, #0
 800c2f8:	9100      	str	r1, [sp, #0]
 800c2fa:	68b9      	ldr	r1, [r7, #8]
 800c2fc:	68f8      	ldr	r0, [r7, #12]
 800c2fe:	f000 fca5 	bl	800cc4c <xQueueGenericCreateStatic>
 800c302:	61f8      	str	r0, [r7, #28]
 800c304:	e008      	b.n	800c318 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800c306:	69bb      	ldr	r3, [r7, #24]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d105      	bne.n	800c318 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800c30c:	2200      	movs	r2, #0
 800c30e:	68b9      	ldr	r1, [r7, #8]
 800c310:	68f8      	ldr	r0, [r7, #12]
 800c312:	f000 fd18 	bl	800cd46 <xQueueGenericCreate>
 800c316:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800c318:	69fb      	ldr	r3, [r7, #28]
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d00c      	beq.n	800c338 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	2b00      	cmp	r3, #0
 800c322:	d003      	beq.n	800c32c <osMessageQueueNew+0xd0>
        name = attr->name;
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	617b      	str	r3, [r7, #20]
 800c32a:	e001      	b.n	800c330 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800c32c:	2300      	movs	r3, #0
 800c32e:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800c330:	6979      	ldr	r1, [r7, #20]
 800c332:	69f8      	ldr	r0, [r7, #28]
 800c334:	f001 fb5a 	bl	800d9ec <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800c338:	69fb      	ldr	r3, [r7, #28]
}
 800c33a:	4618      	mov	r0, r3
 800c33c:	3720      	adds	r7, #32
 800c33e:	46bd      	mov	sp, r7
 800c340:	bd80      	pop	{r7, pc}
	...

0800c344 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800c344:	b580      	push	{r7, lr}
 800c346:	b088      	sub	sp, #32
 800c348:	af00      	add	r7, sp, #0
 800c34a:	60f8      	str	r0, [r7, #12]
 800c34c:	60b9      	str	r1, [r7, #8]
 800c34e:	603b      	str	r3, [r7, #0]
 800c350:	4613      	mov	r3, r2
 800c352:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800c358:	2300      	movs	r3, #0
 800c35a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c35c:	f3ef 8305 	mrs	r3, IPSR
 800c360:	617b      	str	r3, [r7, #20]
  return(result);
 800c362:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800c364:	2b00      	cmp	r3, #0
 800c366:	d028      	beq.n	800c3ba <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800c368:	69bb      	ldr	r3, [r7, #24]
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d005      	beq.n	800c37a <osMessageQueuePut+0x36>
 800c36e:	68bb      	ldr	r3, [r7, #8]
 800c370:	2b00      	cmp	r3, #0
 800c372:	d002      	beq.n	800c37a <osMessageQueuePut+0x36>
 800c374:	683b      	ldr	r3, [r7, #0]
 800c376:	2b00      	cmp	r3, #0
 800c378:	d003      	beq.n	800c382 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800c37a:	f06f 0303 	mvn.w	r3, #3
 800c37e:	61fb      	str	r3, [r7, #28]
 800c380:	e038      	b.n	800c3f4 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800c382:	2300      	movs	r3, #0
 800c384:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800c386:	f107 0210 	add.w	r2, r7, #16
 800c38a:	2300      	movs	r3, #0
 800c38c:	68b9      	ldr	r1, [r7, #8]
 800c38e:	69b8      	ldr	r0, [r7, #24]
 800c390:	f000 fef2 	bl	800d178 <xQueueGenericSendFromISR>
 800c394:	4603      	mov	r3, r0
 800c396:	2b01      	cmp	r3, #1
 800c398:	d003      	beq.n	800c3a2 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800c39a:	f06f 0302 	mvn.w	r3, #2
 800c39e:	61fb      	str	r3, [r7, #28]
 800c3a0:	e028      	b.n	800c3f4 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800c3a2:	693b      	ldr	r3, [r7, #16]
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	d025      	beq.n	800c3f4 <osMessageQueuePut+0xb0>
 800c3a8:	4b15      	ldr	r3, [pc, #84]	@ (800c400 <osMessageQueuePut+0xbc>)
 800c3aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c3ae:	601a      	str	r2, [r3, #0]
 800c3b0:	f3bf 8f4f 	dsb	sy
 800c3b4:	f3bf 8f6f 	isb	sy
 800c3b8:	e01c      	b.n	800c3f4 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800c3ba:	69bb      	ldr	r3, [r7, #24]
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d002      	beq.n	800c3c6 <osMessageQueuePut+0x82>
 800c3c0:	68bb      	ldr	r3, [r7, #8]
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d103      	bne.n	800c3ce <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800c3c6:	f06f 0303 	mvn.w	r3, #3
 800c3ca:	61fb      	str	r3, [r7, #28]
 800c3cc:	e012      	b.n	800c3f4 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800c3ce:	2300      	movs	r3, #0
 800c3d0:	683a      	ldr	r2, [r7, #0]
 800c3d2:	68b9      	ldr	r1, [r7, #8]
 800c3d4:	69b8      	ldr	r0, [r7, #24]
 800c3d6:	f000 fdcd 	bl	800cf74 <xQueueGenericSend>
 800c3da:	4603      	mov	r3, r0
 800c3dc:	2b01      	cmp	r3, #1
 800c3de:	d009      	beq.n	800c3f4 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800c3e0:	683b      	ldr	r3, [r7, #0]
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d003      	beq.n	800c3ee <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800c3e6:	f06f 0301 	mvn.w	r3, #1
 800c3ea:	61fb      	str	r3, [r7, #28]
 800c3ec:	e002      	b.n	800c3f4 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800c3ee:	f06f 0302 	mvn.w	r3, #2
 800c3f2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800c3f4:	69fb      	ldr	r3, [r7, #28]
}
 800c3f6:	4618      	mov	r0, r3
 800c3f8:	3720      	adds	r7, #32
 800c3fa:	46bd      	mov	sp, r7
 800c3fc:	bd80      	pop	{r7, pc}
 800c3fe:	bf00      	nop
 800c400:	e000ed04 	.word	0xe000ed04

0800c404 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800c404:	b580      	push	{r7, lr}
 800c406:	b088      	sub	sp, #32
 800c408:	af00      	add	r7, sp, #0
 800c40a:	60f8      	str	r0, [r7, #12]
 800c40c:	60b9      	str	r1, [r7, #8]
 800c40e:	607a      	str	r2, [r7, #4]
 800c410:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800c416:	2300      	movs	r3, #0
 800c418:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c41a:	f3ef 8305 	mrs	r3, IPSR
 800c41e:	617b      	str	r3, [r7, #20]
  return(result);
 800c420:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800c422:	2b00      	cmp	r3, #0
 800c424:	d028      	beq.n	800c478 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800c426:	69bb      	ldr	r3, [r7, #24]
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d005      	beq.n	800c438 <osMessageQueueGet+0x34>
 800c42c:	68bb      	ldr	r3, [r7, #8]
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d002      	beq.n	800c438 <osMessageQueueGet+0x34>
 800c432:	683b      	ldr	r3, [r7, #0]
 800c434:	2b00      	cmp	r3, #0
 800c436:	d003      	beq.n	800c440 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800c438:	f06f 0303 	mvn.w	r3, #3
 800c43c:	61fb      	str	r3, [r7, #28]
 800c43e:	e037      	b.n	800c4b0 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800c440:	2300      	movs	r3, #0
 800c442:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800c444:	f107 0310 	add.w	r3, r7, #16
 800c448:	461a      	mov	r2, r3
 800c44a:	68b9      	ldr	r1, [r7, #8]
 800c44c:	69b8      	ldr	r0, [r7, #24]
 800c44e:	f001 f923 	bl	800d698 <xQueueReceiveFromISR>
 800c452:	4603      	mov	r3, r0
 800c454:	2b01      	cmp	r3, #1
 800c456:	d003      	beq.n	800c460 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800c458:	f06f 0302 	mvn.w	r3, #2
 800c45c:	61fb      	str	r3, [r7, #28]
 800c45e:	e027      	b.n	800c4b0 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800c460:	693b      	ldr	r3, [r7, #16]
 800c462:	2b00      	cmp	r3, #0
 800c464:	d024      	beq.n	800c4b0 <osMessageQueueGet+0xac>
 800c466:	4b15      	ldr	r3, [pc, #84]	@ (800c4bc <osMessageQueueGet+0xb8>)
 800c468:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c46c:	601a      	str	r2, [r3, #0]
 800c46e:	f3bf 8f4f 	dsb	sy
 800c472:	f3bf 8f6f 	isb	sy
 800c476:	e01b      	b.n	800c4b0 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800c478:	69bb      	ldr	r3, [r7, #24]
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d002      	beq.n	800c484 <osMessageQueueGet+0x80>
 800c47e:	68bb      	ldr	r3, [r7, #8]
 800c480:	2b00      	cmp	r3, #0
 800c482:	d103      	bne.n	800c48c <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800c484:	f06f 0303 	mvn.w	r3, #3
 800c488:	61fb      	str	r3, [r7, #28]
 800c48a:	e011      	b.n	800c4b0 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800c48c:	683a      	ldr	r2, [r7, #0]
 800c48e:	68b9      	ldr	r1, [r7, #8]
 800c490:	69b8      	ldr	r0, [r7, #24]
 800c492:	f000 ff0f 	bl	800d2b4 <xQueueReceive>
 800c496:	4603      	mov	r3, r0
 800c498:	2b01      	cmp	r3, #1
 800c49a:	d009      	beq.n	800c4b0 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800c49c:	683b      	ldr	r3, [r7, #0]
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d003      	beq.n	800c4aa <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800c4a2:	f06f 0301 	mvn.w	r3, #1
 800c4a6:	61fb      	str	r3, [r7, #28]
 800c4a8:	e002      	b.n	800c4b0 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800c4aa:	f06f 0302 	mvn.w	r3, #2
 800c4ae:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800c4b0:	69fb      	ldr	r3, [r7, #28]
}
 800c4b2:	4618      	mov	r0, r3
 800c4b4:	3720      	adds	r7, #32
 800c4b6:	46bd      	mov	sp, r7
 800c4b8:	bd80      	pop	{r7, pc}
 800c4ba:	bf00      	nop
 800c4bc:	e000ed04 	.word	0xe000ed04

0800c4c0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800c4c0:	b480      	push	{r7}
 800c4c2:	b085      	sub	sp, #20
 800c4c4:	af00      	add	r7, sp, #0
 800c4c6:	60f8      	str	r0, [r7, #12]
 800c4c8:	60b9      	str	r1, [r7, #8]
 800c4ca:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	4a07      	ldr	r2, [pc, #28]	@ (800c4ec <vApplicationGetIdleTaskMemory+0x2c>)
 800c4d0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800c4d2:	68bb      	ldr	r3, [r7, #8]
 800c4d4:	4a06      	ldr	r2, [pc, #24]	@ (800c4f0 <vApplicationGetIdleTaskMemory+0x30>)
 800c4d6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	2280      	movs	r2, #128	@ 0x80
 800c4dc:	601a      	str	r2, [r3, #0]
}
 800c4de:	bf00      	nop
 800c4e0:	3714      	adds	r7, #20
 800c4e2:	46bd      	mov	sp, r7
 800c4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4e8:	4770      	bx	lr
 800c4ea:	bf00      	nop
 800c4ec:	20000b60 	.word	0x20000b60
 800c4f0:	20000bbc 	.word	0x20000bbc

0800c4f4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800c4f4:	b480      	push	{r7}
 800c4f6:	b085      	sub	sp, #20
 800c4f8:	af00      	add	r7, sp, #0
 800c4fa:	60f8      	str	r0, [r7, #12]
 800c4fc:	60b9      	str	r1, [r7, #8]
 800c4fe:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	4a07      	ldr	r2, [pc, #28]	@ (800c520 <vApplicationGetTimerTaskMemory+0x2c>)
 800c504:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800c506:	68bb      	ldr	r3, [r7, #8]
 800c508:	4a06      	ldr	r2, [pc, #24]	@ (800c524 <vApplicationGetTimerTaskMemory+0x30>)
 800c50a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c512:	601a      	str	r2, [r3, #0]
}
 800c514:	bf00      	nop
 800c516:	3714      	adds	r7, #20
 800c518:	46bd      	mov	sp, r7
 800c51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c51e:	4770      	bx	lr
 800c520:	20000dbc 	.word	0x20000dbc
 800c524:	20000e18 	.word	0x20000e18

0800c528 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 800c528:	b580      	push	{r7, lr}
 800c52a:	b086      	sub	sp, #24
 800c52c:	af00      	add	r7, sp, #0
 800c52e:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	2b00      	cmp	r3, #0
 800c534:	d10b      	bne.n	800c54e <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c53a:	f383 8811 	msr	BASEPRI, r3
 800c53e:	f3bf 8f6f 	isb	sy
 800c542:	f3bf 8f4f 	dsb	sy
 800c546:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800c548:	bf00      	nop
 800c54a:	bf00      	nop
 800c54c:	e7fd      	b.n	800c54a <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 800c54e:	2320      	movs	r3, #32
 800c550:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 800c552:	68bb      	ldr	r3, [r7, #8]
 800c554:	2b20      	cmp	r3, #32
 800c556:	d00b      	beq.n	800c570 <xEventGroupCreateStatic+0x48>
	__asm volatile
 800c558:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c55c:	f383 8811 	msr	BASEPRI, r3
 800c560:	f3bf 8f6f 	isb	sy
 800c564:	f3bf 8f4f 	dsb	sy
 800c568:	60fb      	str	r3, [r7, #12]
}
 800c56a:	bf00      	nop
 800c56c:	bf00      	nop
 800c56e:	e7fd      	b.n	800c56c <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 800c574:	697b      	ldr	r3, [r7, #20]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d00a      	beq.n	800c590 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 800c57a:	697b      	ldr	r3, [r7, #20]
 800c57c:	2200      	movs	r2, #0
 800c57e:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800c580:	697b      	ldr	r3, [r7, #20]
 800c582:	3304      	adds	r3, #4
 800c584:	4618      	mov	r0, r3
 800c586:	f000 fa43 	bl	800ca10 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 800c58a:	697b      	ldr	r3, [r7, #20]
 800c58c:	2201      	movs	r2, #1
 800c58e:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 800c590:	697b      	ldr	r3, [r7, #20]
	}
 800c592:	4618      	mov	r0, r3
 800c594:	3718      	adds	r7, #24
 800c596:	46bd      	mov	sp, r7
 800c598:	bd80      	pop	{r7, pc}

0800c59a <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800c59a:	b580      	push	{r7, lr}
 800c59c:	b082      	sub	sp, #8
 800c59e:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 800c5a0:	2020      	movs	r0, #32
 800c5a2:	f003 fa5b 	bl	800fa5c <pvPortMalloc>
 800c5a6:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d00a      	beq.n	800c5c4 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	2200      	movs	r2, #0
 800c5b2:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	3304      	adds	r3, #4
 800c5b8:	4618      	mov	r0, r3
 800c5ba:	f000 fa29 	bl	800ca10 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	2200      	movs	r2, #0
 800c5c2:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 800c5c4:	687b      	ldr	r3, [r7, #4]
	}
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	3708      	adds	r7, #8
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	bd80      	pop	{r7, pc}
	...

0800c5d0 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 800c5d0:	b580      	push	{r7, lr}
 800c5d2:	b090      	sub	sp, #64	@ 0x40
 800c5d4:	af00      	add	r7, sp, #0
 800c5d6:	60f8      	str	r0, [r7, #12]
 800c5d8:	60b9      	str	r1, [r7, #8]
 800c5da:	607a      	str	r2, [r7, #4]
 800c5dc:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 800c5e2:	2300      	movs	r3, #0
 800c5e4:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 800c5e6:	2300      	movs	r3, #0
 800c5e8:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d10b      	bne.n	800c608 <xEventGroupWaitBits+0x38>
	__asm volatile
 800c5f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5f4:	f383 8811 	msr	BASEPRI, r3
 800c5f8:	f3bf 8f6f 	isb	sy
 800c5fc:	f3bf 8f4f 	dsb	sy
 800c600:	623b      	str	r3, [r7, #32]
}
 800c602:	bf00      	nop
 800c604:	bf00      	nop
 800c606:	e7fd      	b.n	800c604 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800c608:	68bb      	ldr	r3, [r7, #8]
 800c60a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c60e:	d30b      	bcc.n	800c628 <xEventGroupWaitBits+0x58>
	__asm volatile
 800c610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c614:	f383 8811 	msr	BASEPRI, r3
 800c618:	f3bf 8f6f 	isb	sy
 800c61c:	f3bf 8f4f 	dsb	sy
 800c620:	61fb      	str	r3, [r7, #28]
}
 800c622:	bf00      	nop
 800c624:	bf00      	nop
 800c626:	e7fd      	b.n	800c624 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 800c628:	68bb      	ldr	r3, [r7, #8]
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d10b      	bne.n	800c646 <xEventGroupWaitBits+0x76>
	__asm volatile
 800c62e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c632:	f383 8811 	msr	BASEPRI, r3
 800c636:	f3bf 8f6f 	isb	sy
 800c63a:	f3bf 8f4f 	dsb	sy
 800c63e:	61bb      	str	r3, [r7, #24]
}
 800c640:	bf00      	nop
 800c642:	bf00      	nop
 800c644:	e7fd      	b.n	800c642 <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c646:	f002 f97f 	bl	800e948 <xTaskGetSchedulerState>
 800c64a:	4603      	mov	r3, r0
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d102      	bne.n	800c656 <xEventGroupWaitBits+0x86>
 800c650:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c652:	2b00      	cmp	r3, #0
 800c654:	d101      	bne.n	800c65a <xEventGroupWaitBits+0x8a>
 800c656:	2301      	movs	r3, #1
 800c658:	e000      	b.n	800c65c <xEventGroupWaitBits+0x8c>
 800c65a:	2300      	movs	r3, #0
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d10b      	bne.n	800c678 <xEventGroupWaitBits+0xa8>
	__asm volatile
 800c660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c664:	f383 8811 	msr	BASEPRI, r3
 800c668:	f3bf 8f6f 	isb	sy
 800c66c:	f3bf 8f4f 	dsb	sy
 800c670:	617b      	str	r3, [r7, #20]
}
 800c672:	bf00      	nop
 800c674:	bf00      	nop
 800c676:	e7fd      	b.n	800c674 <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 800c678:	f001 fcce 	bl	800e018 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 800c67c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 800c682:	683a      	ldr	r2, [r7, #0]
 800c684:	68b9      	ldr	r1, [r7, #8]
 800c686:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c688:	f000 f98c 	bl	800c9a4 <prvTestWaitCondition>
 800c68c:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 800c68e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c690:	2b00      	cmp	r3, #0
 800c692:	d00e      	beq.n	800c6b2 <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 800c694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c696:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 800c698:	2300      	movs	r3, #0
 800c69a:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d028      	beq.n	800c6f4 <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800c6a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c6a4:	681a      	ldr	r2, [r3, #0]
 800c6a6:	68bb      	ldr	r3, [r7, #8]
 800c6a8:	43db      	mvns	r3, r3
 800c6aa:	401a      	ands	r2, r3
 800c6ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c6ae:	601a      	str	r2, [r3, #0]
 800c6b0:	e020      	b.n	800c6f4 <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 800c6b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d104      	bne.n	800c6c2 <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 800c6b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 800c6bc:	2301      	movs	r3, #1
 800c6be:	633b      	str	r3, [r7, #48]	@ 0x30
 800c6c0:	e018      	b.n	800c6f4 <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d003      	beq.n	800c6d0 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 800c6c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c6ce:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800c6d0:	683b      	ldr	r3, [r7, #0]
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d003      	beq.n	800c6de <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 800c6d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6d8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c6dc:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 800c6de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c6e0:	1d18      	adds	r0, r3, #4
 800c6e2:	68ba      	ldr	r2, [r7, #8]
 800c6e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6e6:	4313      	orrs	r3, r2
 800c6e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c6ea:	4619      	mov	r1, r3
 800c6ec:	f001 fe8e 	bl	800e40c <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 800c6f0:	2300      	movs	r3, #0
 800c6f2:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 800c6f4:	f001 fc9e 	bl	800e034 <xTaskResumeAll>
 800c6f8:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 800c6fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d031      	beq.n	800c764 <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 800c700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c702:	2b00      	cmp	r3, #0
 800c704:	d107      	bne.n	800c716 <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 800c706:	4b1a      	ldr	r3, [pc, #104]	@ (800c770 <xEventGroupWaitBits+0x1a0>)
 800c708:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c70c:	601a      	str	r2, [r3, #0]
 800c70e:	f3bf 8f4f 	dsb	sy
 800c712:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 800c716:	f002 fa91 	bl	800ec3c <uxTaskResetEventItemValue>
 800c71a:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 800c71c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c71e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c722:	2b00      	cmp	r3, #0
 800c724:	d11a      	bne.n	800c75c <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 800c726:	f003 f877 	bl	800f818 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 800c72a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 800c730:	683a      	ldr	r2, [r7, #0]
 800c732:	68b9      	ldr	r1, [r7, #8]
 800c734:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800c736:	f000 f935 	bl	800c9a4 <prvTestWaitCondition>
 800c73a:	4603      	mov	r3, r0
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d009      	beq.n	800c754 <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	2b00      	cmp	r3, #0
 800c744:	d006      	beq.n	800c754 <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800c746:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c748:	681a      	ldr	r2, [r3, #0]
 800c74a:	68bb      	ldr	r3, [r7, #8]
 800c74c:	43db      	mvns	r3, r3
 800c74e:	401a      	ands	r2, r3
 800c750:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c752:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 800c754:	2301      	movs	r3, #1
 800c756:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 800c758:	f003 f890 	bl	800f87c <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 800c75c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c75e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800c762:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800c764:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800c766:	4618      	mov	r0, r3
 800c768:	3740      	adds	r7, #64	@ 0x40
 800c76a:	46bd      	mov	sp, r7
 800c76c:	bd80      	pop	{r7, pc}
 800c76e:	bf00      	nop
 800c770:	e000ed04 	.word	0xe000ed04

0800c774 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 800c774:	b580      	push	{r7, lr}
 800c776:	b086      	sub	sp, #24
 800c778:	af00      	add	r7, sp, #0
 800c77a:	6078      	str	r0, [r7, #4]
 800c77c:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	2b00      	cmp	r3, #0
 800c786:	d10b      	bne.n	800c7a0 <xEventGroupClearBits+0x2c>
	__asm volatile
 800c788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c78c:	f383 8811 	msr	BASEPRI, r3
 800c790:	f3bf 8f6f 	isb	sy
 800c794:	f3bf 8f4f 	dsb	sy
 800c798:	60fb      	str	r3, [r7, #12]
}
 800c79a:	bf00      	nop
 800c79c:	bf00      	nop
 800c79e:	e7fd      	b.n	800c79c <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800c7a0:	683b      	ldr	r3, [r7, #0]
 800c7a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c7a6:	d30b      	bcc.n	800c7c0 <xEventGroupClearBits+0x4c>
	__asm volatile
 800c7a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7ac:	f383 8811 	msr	BASEPRI, r3
 800c7b0:	f3bf 8f6f 	isb	sy
 800c7b4:	f3bf 8f4f 	dsb	sy
 800c7b8:	60bb      	str	r3, [r7, #8]
}
 800c7ba:	bf00      	nop
 800c7bc:	bf00      	nop
 800c7be:	e7fd      	b.n	800c7bc <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 800c7c0:	f003 f82a 	bl	800f818 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 800c7c4:	697b      	ldr	r3, [r7, #20]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800c7ca:	697b      	ldr	r3, [r7, #20]
 800c7cc:	681a      	ldr	r2, [r3, #0]
 800c7ce:	683b      	ldr	r3, [r7, #0]
 800c7d0:	43db      	mvns	r3, r3
 800c7d2:	401a      	ands	r2, r3
 800c7d4:	697b      	ldr	r3, [r7, #20]
 800c7d6:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 800c7d8:	f003 f850 	bl	800f87c <vPortExitCritical>

	return uxReturn;
 800c7dc:	693b      	ldr	r3, [r7, #16]
}
 800c7de:	4618      	mov	r0, r3
 800c7e0:	3718      	adds	r7, #24
 800c7e2:	46bd      	mov	sp, r7
 800c7e4:	bd80      	pop	{r7, pc}
	...

0800c7e8 <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 800c7e8:	b580      	push	{r7, lr}
 800c7ea:	b084      	sub	sp, #16
 800c7ec:	af00      	add	r7, sp, #0
 800c7ee:	6078      	str	r0, [r7, #4]
 800c7f0:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 800c7f2:	2300      	movs	r3, #0
 800c7f4:	683a      	ldr	r2, [r7, #0]
 800c7f6:	6879      	ldr	r1, [r7, #4]
 800c7f8:	4804      	ldr	r0, [pc, #16]	@ (800c80c <xEventGroupClearBitsFromISR+0x24>)
 800c7fa:	f002 feb9 	bl	800f570 <xTimerPendFunctionCallFromISR>
 800c7fe:	60f8      	str	r0, [r7, #12]

		return xReturn;
 800c800:	68fb      	ldr	r3, [r7, #12]
	}
 800c802:	4618      	mov	r0, r3
 800c804:	3710      	adds	r7, #16
 800c806:	46bd      	mov	sp, r7
 800c808:	bd80      	pop	{r7, pc}
 800c80a:	bf00      	nop
 800c80c:	0800c98b 	.word	0x0800c98b

0800c810 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 800c810:	b480      	push	{r7}
 800c812:	b089      	sub	sp, #36	@ 0x24
 800c814:	af00      	add	r7, sp, #0
 800c816:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c81c:	f3ef 8211 	mrs	r2, BASEPRI
 800c820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c824:	f383 8811 	msr	BASEPRI, r3
 800c828:	f3bf 8f6f 	isb	sy
 800c82c:	f3bf 8f4f 	dsb	sy
 800c830:	60fa      	str	r2, [r7, #12]
 800c832:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800c834:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c836:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 800c838:	69fb      	ldr	r3, [r7, #28]
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	617b      	str	r3, [r7, #20]
 800c83e:	69bb      	ldr	r3, [r7, #24]
 800c840:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c842:	693b      	ldr	r3, [r7, #16]
 800c844:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800c848:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 800c84a:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 800c84c:	4618      	mov	r0, r3
 800c84e:	3724      	adds	r7, #36	@ 0x24
 800c850:	46bd      	mov	sp, r7
 800c852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c856:	4770      	bx	lr

0800c858 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800c858:	b580      	push	{r7, lr}
 800c85a:	b08e      	sub	sp, #56	@ 0x38
 800c85c:	af00      	add	r7, sp, #0
 800c85e:	6078      	str	r0, [r7, #4]
 800c860:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800c862:	2300      	movs	r3, #0
 800c864:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 800c86a:	2300      	movs	r3, #0
 800c86c:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	2b00      	cmp	r3, #0
 800c872:	d10b      	bne.n	800c88c <xEventGroupSetBits+0x34>
	__asm volatile
 800c874:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c878:	f383 8811 	msr	BASEPRI, r3
 800c87c:	f3bf 8f6f 	isb	sy
 800c880:	f3bf 8f4f 	dsb	sy
 800c884:	613b      	str	r3, [r7, #16]
}
 800c886:	bf00      	nop
 800c888:	bf00      	nop
 800c88a:	e7fd      	b.n	800c888 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800c88c:	683b      	ldr	r3, [r7, #0]
 800c88e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c892:	d30b      	bcc.n	800c8ac <xEventGroupSetBits+0x54>
	__asm volatile
 800c894:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c898:	f383 8811 	msr	BASEPRI, r3
 800c89c:	f3bf 8f6f 	isb	sy
 800c8a0:	f3bf 8f4f 	dsb	sy
 800c8a4:	60fb      	str	r3, [r7, #12]
}
 800c8a6:	bf00      	nop
 800c8a8:	bf00      	nop
 800c8aa:	e7fd      	b.n	800c8a8 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 800c8ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8ae:	3304      	adds	r3, #4
 800c8b0:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c8b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8b4:	3308      	adds	r3, #8
 800c8b6:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800c8b8:	f001 fbae 	bl	800e018 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 800c8bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8be:	68db      	ldr	r3, [r3, #12]
 800c8c0:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 800c8c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8c4:	681a      	ldr	r2, [r3, #0]
 800c8c6:	683b      	ldr	r3, [r7, #0]
 800c8c8:	431a      	orrs	r2, r3
 800c8ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8cc:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 800c8ce:	e03c      	b.n	800c94a <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 800c8d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8d2:	685b      	ldr	r3, [r3, #4]
 800c8d4:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 800c8d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 800c8dc:	2300      	movs	r3, #0
 800c8de:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 800c8e0:	69bb      	ldr	r3, [r7, #24]
 800c8e2:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800c8e6:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800c8e8:	69bb      	ldr	r3, [r7, #24]
 800c8ea:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800c8ee:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 800c8f0:	697b      	ldr	r3, [r7, #20]
 800c8f2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d108      	bne.n	800c90c <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 800c8fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8fc:	681a      	ldr	r2, [r3, #0]
 800c8fe:	69bb      	ldr	r3, [r7, #24]
 800c900:	4013      	ands	r3, r2
 800c902:	2b00      	cmp	r3, #0
 800c904:	d00b      	beq.n	800c91e <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 800c906:	2301      	movs	r3, #1
 800c908:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c90a:	e008      	b.n	800c91e <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800c90c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c90e:	681a      	ldr	r2, [r3, #0]
 800c910:	69bb      	ldr	r3, [r7, #24]
 800c912:	4013      	ands	r3, r2
 800c914:	69ba      	ldr	r2, [r7, #24]
 800c916:	429a      	cmp	r2, r3
 800c918:	d101      	bne.n	800c91e <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800c91a:	2301      	movs	r3, #1
 800c91c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 800c91e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c920:	2b00      	cmp	r3, #0
 800c922:	d010      	beq.n	800c946 <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800c924:	697b      	ldr	r3, [r7, #20]
 800c926:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d003      	beq.n	800c936 <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 800c92e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c930:	69bb      	ldr	r3, [r7, #24]
 800c932:	4313      	orrs	r3, r2
 800c934:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800c936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800c93e:	4619      	mov	r1, r3
 800c940:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800c942:	f001 fe31 	bl	800e5a8 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 800c946:	69fb      	ldr	r3, [r7, #28]
 800c948:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 800c94a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c94c:	6a3b      	ldr	r3, [r7, #32]
 800c94e:	429a      	cmp	r2, r3
 800c950:	d1be      	bne.n	800c8d0 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800c952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c954:	681a      	ldr	r2, [r3, #0]
 800c956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c958:	43db      	mvns	r3, r3
 800c95a:	401a      	ands	r2, r3
 800c95c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c95e:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800c960:	f001 fb68 	bl	800e034 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800c964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c966:	681b      	ldr	r3, [r3, #0]
}
 800c968:	4618      	mov	r0, r3
 800c96a:	3738      	adds	r7, #56	@ 0x38
 800c96c:	46bd      	mov	sp, r7
 800c96e:	bd80      	pop	{r7, pc}

0800c970 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 800c970:	b580      	push	{r7, lr}
 800c972:	b082      	sub	sp, #8
 800c974:	af00      	add	r7, sp, #0
 800c976:	6078      	str	r0, [r7, #4]
 800c978:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800c97a:	6839      	ldr	r1, [r7, #0]
 800c97c:	6878      	ldr	r0, [r7, #4]
 800c97e:	f7ff ff6b 	bl	800c858 <xEventGroupSetBits>
}
 800c982:	bf00      	nop
 800c984:	3708      	adds	r7, #8
 800c986:	46bd      	mov	sp, r7
 800c988:	bd80      	pop	{r7, pc}

0800c98a <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 800c98a:	b580      	push	{r7, lr}
 800c98c:	b082      	sub	sp, #8
 800c98e:	af00      	add	r7, sp, #0
 800c990:	6078      	str	r0, [r7, #4]
 800c992:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800c994:	6839      	ldr	r1, [r7, #0]
 800c996:	6878      	ldr	r0, [r7, #4]
 800c998:	f7ff feec 	bl	800c774 <xEventGroupClearBits>
}
 800c99c:	bf00      	nop
 800c99e:	3708      	adds	r7, #8
 800c9a0:	46bd      	mov	sp, r7
 800c9a2:	bd80      	pop	{r7, pc}

0800c9a4 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800c9a4:	b480      	push	{r7}
 800c9a6:	b087      	sub	sp, #28
 800c9a8:	af00      	add	r7, sp, #0
 800c9aa:	60f8      	str	r0, [r7, #12]
 800c9ac:	60b9      	str	r1, [r7, #8]
 800c9ae:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 800c9b0:	2300      	movs	r3, #0
 800c9b2:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d107      	bne.n	800c9ca <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800c9ba:	68fa      	ldr	r2, [r7, #12]
 800c9bc:	68bb      	ldr	r3, [r7, #8]
 800c9be:	4013      	ands	r3, r2
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d00a      	beq.n	800c9da <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800c9c4:	2301      	movs	r3, #1
 800c9c6:	617b      	str	r3, [r7, #20]
 800c9c8:	e007      	b.n	800c9da <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800c9ca:	68fa      	ldr	r2, [r7, #12]
 800c9cc:	68bb      	ldr	r3, [r7, #8]
 800c9ce:	4013      	ands	r3, r2
 800c9d0:	68ba      	ldr	r2, [r7, #8]
 800c9d2:	429a      	cmp	r2, r3
 800c9d4:	d101      	bne.n	800c9da <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800c9d6:	2301      	movs	r3, #1
 800c9d8:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 800c9da:	697b      	ldr	r3, [r7, #20]
}
 800c9dc:	4618      	mov	r0, r3
 800c9de:	371c      	adds	r7, #28
 800c9e0:	46bd      	mov	sp, r7
 800c9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9e6:	4770      	bx	lr

0800c9e8 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800c9e8:	b580      	push	{r7, lr}
 800c9ea:	b086      	sub	sp, #24
 800c9ec:	af00      	add	r7, sp, #0
 800c9ee:	60f8      	str	r0, [r7, #12]
 800c9f0:	60b9      	str	r1, [r7, #8]
 800c9f2:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	68ba      	ldr	r2, [r7, #8]
 800c9f8:	68f9      	ldr	r1, [r7, #12]
 800c9fa:	4804      	ldr	r0, [pc, #16]	@ (800ca0c <xEventGroupSetBitsFromISR+0x24>)
 800c9fc:	f002 fdb8 	bl	800f570 <xTimerPendFunctionCallFromISR>
 800ca00:	6178      	str	r0, [r7, #20]

		return xReturn;
 800ca02:	697b      	ldr	r3, [r7, #20]
	}
 800ca04:	4618      	mov	r0, r3
 800ca06:	3718      	adds	r7, #24
 800ca08:	46bd      	mov	sp, r7
 800ca0a:	bd80      	pop	{r7, pc}
 800ca0c:	0800c971 	.word	0x0800c971

0800ca10 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ca10:	b480      	push	{r7}
 800ca12:	b083      	sub	sp, #12
 800ca14:	af00      	add	r7, sp, #0
 800ca16:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	f103 0208 	add.w	r2, r3, #8
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	f04f 32ff 	mov.w	r2, #4294967295
 800ca28:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	f103 0208 	add.w	r2, r3, #8
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	f103 0208 	add.w	r2, r3, #8
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	2200      	movs	r2, #0
 800ca42:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ca44:	bf00      	nop
 800ca46:	370c      	adds	r7, #12
 800ca48:	46bd      	mov	sp, r7
 800ca4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca4e:	4770      	bx	lr

0800ca50 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ca50:	b480      	push	{r7}
 800ca52:	b083      	sub	sp, #12
 800ca54:	af00      	add	r7, sp, #0
 800ca56:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	2200      	movs	r2, #0
 800ca5c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ca5e:	bf00      	nop
 800ca60:	370c      	adds	r7, #12
 800ca62:	46bd      	mov	sp, r7
 800ca64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca68:	4770      	bx	lr

0800ca6a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ca6a:	b480      	push	{r7}
 800ca6c:	b085      	sub	sp, #20
 800ca6e:	af00      	add	r7, sp, #0
 800ca70:	6078      	str	r0, [r7, #4]
 800ca72:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	685b      	ldr	r3, [r3, #4]
 800ca78:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ca7a:	683b      	ldr	r3, [r7, #0]
 800ca7c:	68fa      	ldr	r2, [r7, #12]
 800ca7e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	689a      	ldr	r2, [r3, #8]
 800ca84:	683b      	ldr	r3, [r7, #0]
 800ca86:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	689b      	ldr	r3, [r3, #8]
 800ca8c:	683a      	ldr	r2, [r7, #0]
 800ca8e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	683a      	ldr	r2, [r7, #0]
 800ca94:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ca96:	683b      	ldr	r3, [r7, #0]
 800ca98:	687a      	ldr	r2, [r7, #4]
 800ca9a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	1c5a      	adds	r2, r3, #1
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	601a      	str	r2, [r3, #0]
}
 800caa6:	bf00      	nop
 800caa8:	3714      	adds	r7, #20
 800caaa:	46bd      	mov	sp, r7
 800caac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cab0:	4770      	bx	lr

0800cab2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cab2:	b480      	push	{r7}
 800cab4:	b085      	sub	sp, #20
 800cab6:	af00      	add	r7, sp, #0
 800cab8:	6078      	str	r0, [r7, #4]
 800caba:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800cabc:	683b      	ldr	r3, [r7, #0]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800cac2:	68bb      	ldr	r3, [r7, #8]
 800cac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cac8:	d103      	bne.n	800cad2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	691b      	ldr	r3, [r3, #16]
 800cace:	60fb      	str	r3, [r7, #12]
 800cad0:	e00c      	b.n	800caec <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	3308      	adds	r3, #8
 800cad6:	60fb      	str	r3, [r7, #12]
 800cad8:	e002      	b.n	800cae0 <vListInsert+0x2e>
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	685b      	ldr	r3, [r3, #4]
 800cade:	60fb      	str	r3, [r7, #12]
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	685b      	ldr	r3, [r3, #4]
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	68ba      	ldr	r2, [r7, #8]
 800cae8:	429a      	cmp	r2, r3
 800caea:	d2f6      	bcs.n	800cada <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	685a      	ldr	r2, [r3, #4]
 800caf0:	683b      	ldr	r3, [r7, #0]
 800caf2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800caf4:	683b      	ldr	r3, [r7, #0]
 800caf6:	685b      	ldr	r3, [r3, #4]
 800caf8:	683a      	ldr	r2, [r7, #0]
 800cafa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800cafc:	683b      	ldr	r3, [r7, #0]
 800cafe:	68fa      	ldr	r2, [r7, #12]
 800cb00:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	683a      	ldr	r2, [r7, #0]
 800cb06:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800cb08:	683b      	ldr	r3, [r7, #0]
 800cb0a:	687a      	ldr	r2, [r7, #4]
 800cb0c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	1c5a      	adds	r2, r3, #1
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	601a      	str	r2, [r3, #0]
}
 800cb18:	bf00      	nop
 800cb1a:	3714      	adds	r7, #20
 800cb1c:	46bd      	mov	sp, r7
 800cb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb22:	4770      	bx	lr

0800cb24 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800cb24:	b480      	push	{r7}
 800cb26:	b085      	sub	sp, #20
 800cb28:	af00      	add	r7, sp, #0
 800cb2a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	691b      	ldr	r3, [r3, #16]
 800cb30:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	685b      	ldr	r3, [r3, #4]
 800cb36:	687a      	ldr	r2, [r7, #4]
 800cb38:	6892      	ldr	r2, [r2, #8]
 800cb3a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	689b      	ldr	r3, [r3, #8]
 800cb40:	687a      	ldr	r2, [r7, #4]
 800cb42:	6852      	ldr	r2, [r2, #4]
 800cb44:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	685b      	ldr	r3, [r3, #4]
 800cb4a:	687a      	ldr	r2, [r7, #4]
 800cb4c:	429a      	cmp	r2, r3
 800cb4e:	d103      	bne.n	800cb58 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	689a      	ldr	r2, [r3, #8]
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	2200      	movs	r2, #0
 800cb5c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	1e5a      	subs	r2, r3, #1
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	681b      	ldr	r3, [r3, #0]
}
 800cb6c:	4618      	mov	r0, r3
 800cb6e:	3714      	adds	r7, #20
 800cb70:	46bd      	mov	sp, r7
 800cb72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb76:	4770      	bx	lr

0800cb78 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800cb78:	b580      	push	{r7, lr}
 800cb7a:	b084      	sub	sp, #16
 800cb7c:	af00      	add	r7, sp, #0
 800cb7e:	6078      	str	r0, [r7, #4]
 800cb80:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d10b      	bne.n	800cba4 <xQueueGenericReset+0x2c>
	__asm volatile
 800cb8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb90:	f383 8811 	msr	BASEPRI, r3
 800cb94:	f3bf 8f6f 	isb	sy
 800cb98:	f3bf 8f4f 	dsb	sy
 800cb9c:	60bb      	str	r3, [r7, #8]
}
 800cb9e:	bf00      	nop
 800cba0:	bf00      	nop
 800cba2:	e7fd      	b.n	800cba0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800cba4:	f002 fe38 	bl	800f818 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	681a      	ldr	r2, [r3, #0]
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cbb0:	68f9      	ldr	r1, [r7, #12]
 800cbb2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800cbb4:	fb01 f303 	mul.w	r3, r1, r3
 800cbb8:	441a      	add	r2, r3
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	2200      	movs	r2, #0
 800cbc2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	681a      	ldr	r2, [r3, #0]
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	681a      	ldr	r2, [r3, #0]
 800cbd0:	68fb      	ldr	r3, [r7, #12]
 800cbd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cbd4:	3b01      	subs	r3, #1
 800cbd6:	68f9      	ldr	r1, [r7, #12]
 800cbd8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800cbda:	fb01 f303 	mul.w	r3, r1, r3
 800cbde:	441a      	add	r2, r3
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	22ff      	movs	r2, #255	@ 0xff
 800cbe8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	22ff      	movs	r2, #255	@ 0xff
 800cbf0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800cbf4:	683b      	ldr	r3, [r7, #0]
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d114      	bne.n	800cc24 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	691b      	ldr	r3, [r3, #16]
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d01a      	beq.n	800cc38 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	3310      	adds	r3, #16
 800cc06:	4618      	mov	r0, r3
 800cc08:	f001 fc6a 	bl	800e4e0 <xTaskRemoveFromEventList>
 800cc0c:	4603      	mov	r3, r0
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d012      	beq.n	800cc38 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800cc12:	4b0d      	ldr	r3, [pc, #52]	@ (800cc48 <xQueueGenericReset+0xd0>)
 800cc14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cc18:	601a      	str	r2, [r3, #0]
 800cc1a:	f3bf 8f4f 	dsb	sy
 800cc1e:	f3bf 8f6f 	isb	sy
 800cc22:	e009      	b.n	800cc38 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	3310      	adds	r3, #16
 800cc28:	4618      	mov	r0, r3
 800cc2a:	f7ff fef1 	bl	800ca10 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	3324      	adds	r3, #36	@ 0x24
 800cc32:	4618      	mov	r0, r3
 800cc34:	f7ff feec 	bl	800ca10 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800cc38:	f002 fe20 	bl	800f87c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800cc3c:	2301      	movs	r3, #1
}
 800cc3e:	4618      	mov	r0, r3
 800cc40:	3710      	adds	r7, #16
 800cc42:	46bd      	mov	sp, r7
 800cc44:	bd80      	pop	{r7, pc}
 800cc46:	bf00      	nop
 800cc48:	e000ed04 	.word	0xe000ed04

0800cc4c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800cc4c:	b580      	push	{r7, lr}
 800cc4e:	b08e      	sub	sp, #56	@ 0x38
 800cc50:	af02      	add	r7, sp, #8
 800cc52:	60f8      	str	r0, [r7, #12]
 800cc54:	60b9      	str	r1, [r7, #8]
 800cc56:	607a      	str	r2, [r7, #4]
 800cc58:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d10b      	bne.n	800cc78 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800cc60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc64:	f383 8811 	msr	BASEPRI, r3
 800cc68:	f3bf 8f6f 	isb	sy
 800cc6c:	f3bf 8f4f 	dsb	sy
 800cc70:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800cc72:	bf00      	nop
 800cc74:	bf00      	nop
 800cc76:	e7fd      	b.n	800cc74 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800cc78:	683b      	ldr	r3, [r7, #0]
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d10b      	bne.n	800cc96 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800cc7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc82:	f383 8811 	msr	BASEPRI, r3
 800cc86:	f3bf 8f6f 	isb	sy
 800cc8a:	f3bf 8f4f 	dsb	sy
 800cc8e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800cc90:	bf00      	nop
 800cc92:	bf00      	nop
 800cc94:	e7fd      	b.n	800cc92 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d002      	beq.n	800cca2 <xQueueGenericCreateStatic+0x56>
 800cc9c:	68bb      	ldr	r3, [r7, #8]
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	d001      	beq.n	800cca6 <xQueueGenericCreateStatic+0x5a>
 800cca2:	2301      	movs	r3, #1
 800cca4:	e000      	b.n	800cca8 <xQueueGenericCreateStatic+0x5c>
 800cca6:	2300      	movs	r3, #0
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d10b      	bne.n	800ccc4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800ccac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ccb0:	f383 8811 	msr	BASEPRI, r3
 800ccb4:	f3bf 8f6f 	isb	sy
 800ccb8:	f3bf 8f4f 	dsb	sy
 800ccbc:	623b      	str	r3, [r7, #32]
}
 800ccbe:	bf00      	nop
 800ccc0:	bf00      	nop
 800ccc2:	e7fd      	b.n	800ccc0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d102      	bne.n	800ccd0 <xQueueGenericCreateStatic+0x84>
 800ccca:	68bb      	ldr	r3, [r7, #8]
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d101      	bne.n	800ccd4 <xQueueGenericCreateStatic+0x88>
 800ccd0:	2301      	movs	r3, #1
 800ccd2:	e000      	b.n	800ccd6 <xQueueGenericCreateStatic+0x8a>
 800ccd4:	2300      	movs	r3, #0
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d10b      	bne.n	800ccf2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800ccda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ccde:	f383 8811 	msr	BASEPRI, r3
 800cce2:	f3bf 8f6f 	isb	sy
 800cce6:	f3bf 8f4f 	dsb	sy
 800ccea:	61fb      	str	r3, [r7, #28]
}
 800ccec:	bf00      	nop
 800ccee:	bf00      	nop
 800ccf0:	e7fd      	b.n	800ccee <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ccf2:	2350      	movs	r3, #80	@ 0x50
 800ccf4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ccf6:	697b      	ldr	r3, [r7, #20]
 800ccf8:	2b50      	cmp	r3, #80	@ 0x50
 800ccfa:	d00b      	beq.n	800cd14 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800ccfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd00:	f383 8811 	msr	BASEPRI, r3
 800cd04:	f3bf 8f6f 	isb	sy
 800cd08:	f3bf 8f4f 	dsb	sy
 800cd0c:	61bb      	str	r3, [r7, #24]
}
 800cd0e:	bf00      	nop
 800cd10:	bf00      	nop
 800cd12:	e7fd      	b.n	800cd10 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800cd14:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800cd16:	683b      	ldr	r3, [r7, #0]
 800cd18:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800cd1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d00d      	beq.n	800cd3c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800cd20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd22:	2201      	movs	r2, #1
 800cd24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800cd28:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800cd2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd2e:	9300      	str	r3, [sp, #0]
 800cd30:	4613      	mov	r3, r2
 800cd32:	687a      	ldr	r2, [r7, #4]
 800cd34:	68b9      	ldr	r1, [r7, #8]
 800cd36:	68f8      	ldr	r0, [r7, #12]
 800cd38:	f000 f840 	bl	800cdbc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800cd3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800cd3e:	4618      	mov	r0, r3
 800cd40:	3730      	adds	r7, #48	@ 0x30
 800cd42:	46bd      	mov	sp, r7
 800cd44:	bd80      	pop	{r7, pc}

0800cd46 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800cd46:	b580      	push	{r7, lr}
 800cd48:	b08a      	sub	sp, #40	@ 0x28
 800cd4a:	af02      	add	r7, sp, #8
 800cd4c:	60f8      	str	r0, [r7, #12]
 800cd4e:	60b9      	str	r1, [r7, #8]
 800cd50:	4613      	mov	r3, r2
 800cd52:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d10b      	bne.n	800cd72 <xQueueGenericCreate+0x2c>
	__asm volatile
 800cd5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd5e:	f383 8811 	msr	BASEPRI, r3
 800cd62:	f3bf 8f6f 	isb	sy
 800cd66:	f3bf 8f4f 	dsb	sy
 800cd6a:	613b      	str	r3, [r7, #16]
}
 800cd6c:	bf00      	nop
 800cd6e:	bf00      	nop
 800cd70:	e7fd      	b.n	800cd6e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	68ba      	ldr	r2, [r7, #8]
 800cd76:	fb02 f303 	mul.w	r3, r2, r3
 800cd7a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800cd7c:	69fb      	ldr	r3, [r7, #28]
 800cd7e:	3350      	adds	r3, #80	@ 0x50
 800cd80:	4618      	mov	r0, r3
 800cd82:	f002 fe6b 	bl	800fa5c <pvPortMalloc>
 800cd86:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800cd88:	69bb      	ldr	r3, [r7, #24]
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	d011      	beq.n	800cdb2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800cd8e:	69bb      	ldr	r3, [r7, #24]
 800cd90:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cd92:	697b      	ldr	r3, [r7, #20]
 800cd94:	3350      	adds	r3, #80	@ 0x50
 800cd96:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800cd98:	69bb      	ldr	r3, [r7, #24]
 800cd9a:	2200      	movs	r2, #0
 800cd9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800cda0:	79fa      	ldrb	r2, [r7, #7]
 800cda2:	69bb      	ldr	r3, [r7, #24]
 800cda4:	9300      	str	r3, [sp, #0]
 800cda6:	4613      	mov	r3, r2
 800cda8:	697a      	ldr	r2, [r7, #20]
 800cdaa:	68b9      	ldr	r1, [r7, #8]
 800cdac:	68f8      	ldr	r0, [r7, #12]
 800cdae:	f000 f805 	bl	800cdbc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800cdb2:	69bb      	ldr	r3, [r7, #24]
	}
 800cdb4:	4618      	mov	r0, r3
 800cdb6:	3720      	adds	r7, #32
 800cdb8:	46bd      	mov	sp, r7
 800cdba:	bd80      	pop	{r7, pc}

0800cdbc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800cdbc:	b580      	push	{r7, lr}
 800cdbe:	b084      	sub	sp, #16
 800cdc0:	af00      	add	r7, sp, #0
 800cdc2:	60f8      	str	r0, [r7, #12]
 800cdc4:	60b9      	str	r1, [r7, #8]
 800cdc6:	607a      	str	r2, [r7, #4]
 800cdc8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800cdca:	68bb      	ldr	r3, [r7, #8]
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d103      	bne.n	800cdd8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800cdd0:	69bb      	ldr	r3, [r7, #24]
 800cdd2:	69ba      	ldr	r2, [r7, #24]
 800cdd4:	601a      	str	r2, [r3, #0]
 800cdd6:	e002      	b.n	800cdde <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800cdd8:	69bb      	ldr	r3, [r7, #24]
 800cdda:	687a      	ldr	r2, [r7, #4]
 800cddc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800cdde:	69bb      	ldr	r3, [r7, #24]
 800cde0:	68fa      	ldr	r2, [r7, #12]
 800cde2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800cde4:	69bb      	ldr	r3, [r7, #24]
 800cde6:	68ba      	ldr	r2, [r7, #8]
 800cde8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800cdea:	2101      	movs	r1, #1
 800cdec:	69b8      	ldr	r0, [r7, #24]
 800cdee:	f7ff fec3 	bl	800cb78 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800cdf2:	69bb      	ldr	r3, [r7, #24]
 800cdf4:	78fa      	ldrb	r2, [r7, #3]
 800cdf6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800cdfa:	bf00      	nop
 800cdfc:	3710      	adds	r7, #16
 800cdfe:	46bd      	mov	sp, r7
 800ce00:	bd80      	pop	{r7, pc}

0800ce02 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800ce02:	b580      	push	{r7, lr}
 800ce04:	b082      	sub	sp, #8
 800ce06:	af00      	add	r7, sp, #0
 800ce08:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d00e      	beq.n	800ce2e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	2200      	movs	r2, #0
 800ce14:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	2200      	movs	r2, #0
 800ce1a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	2200      	movs	r2, #0
 800ce20:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800ce22:	2300      	movs	r3, #0
 800ce24:	2200      	movs	r2, #0
 800ce26:	2100      	movs	r1, #0
 800ce28:	6878      	ldr	r0, [r7, #4]
 800ce2a:	f000 f8a3 	bl	800cf74 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800ce2e:	bf00      	nop
 800ce30:	3708      	adds	r7, #8
 800ce32:	46bd      	mov	sp, r7
 800ce34:	bd80      	pop	{r7, pc}

0800ce36 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800ce36:	b580      	push	{r7, lr}
 800ce38:	b086      	sub	sp, #24
 800ce3a:	af00      	add	r7, sp, #0
 800ce3c:	4603      	mov	r3, r0
 800ce3e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800ce40:	2301      	movs	r3, #1
 800ce42:	617b      	str	r3, [r7, #20]
 800ce44:	2300      	movs	r3, #0
 800ce46:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800ce48:	79fb      	ldrb	r3, [r7, #7]
 800ce4a:	461a      	mov	r2, r3
 800ce4c:	6939      	ldr	r1, [r7, #16]
 800ce4e:	6978      	ldr	r0, [r7, #20]
 800ce50:	f7ff ff79 	bl	800cd46 <xQueueGenericCreate>
 800ce54:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800ce56:	68f8      	ldr	r0, [r7, #12]
 800ce58:	f7ff ffd3 	bl	800ce02 <prvInitialiseMutex>

		return xNewQueue;
 800ce5c:	68fb      	ldr	r3, [r7, #12]
	}
 800ce5e:	4618      	mov	r0, r3
 800ce60:	3718      	adds	r7, #24
 800ce62:	46bd      	mov	sp, r7
 800ce64:	bd80      	pop	{r7, pc}

0800ce66 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800ce66:	b580      	push	{r7, lr}
 800ce68:	b088      	sub	sp, #32
 800ce6a:	af02      	add	r7, sp, #8
 800ce6c:	4603      	mov	r3, r0
 800ce6e:	6039      	str	r1, [r7, #0]
 800ce70:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800ce72:	2301      	movs	r3, #1
 800ce74:	617b      	str	r3, [r7, #20]
 800ce76:	2300      	movs	r3, #0
 800ce78:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800ce7a:	79fb      	ldrb	r3, [r7, #7]
 800ce7c:	9300      	str	r3, [sp, #0]
 800ce7e:	683b      	ldr	r3, [r7, #0]
 800ce80:	2200      	movs	r2, #0
 800ce82:	6939      	ldr	r1, [r7, #16]
 800ce84:	6978      	ldr	r0, [r7, #20]
 800ce86:	f7ff fee1 	bl	800cc4c <xQueueGenericCreateStatic>
 800ce8a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800ce8c:	68f8      	ldr	r0, [r7, #12]
 800ce8e:	f7ff ffb8 	bl	800ce02 <prvInitialiseMutex>

		return xNewQueue;
 800ce92:	68fb      	ldr	r3, [r7, #12]
	}
 800ce94:	4618      	mov	r0, r3
 800ce96:	3718      	adds	r7, #24
 800ce98:	46bd      	mov	sp, r7
 800ce9a:	bd80      	pop	{r7, pc}

0800ce9c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800ce9c:	b590      	push	{r4, r7, lr}
 800ce9e:	b087      	sub	sp, #28
 800cea0:	af00      	add	r7, sp, #0
 800cea2:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800cea8:	693b      	ldr	r3, [r7, #16]
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d10b      	bne.n	800cec6 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 800ceae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ceb2:	f383 8811 	msr	BASEPRI, r3
 800ceb6:	f3bf 8f6f 	isb	sy
 800ceba:	f3bf 8f4f 	dsb	sy
 800cebe:	60fb      	str	r3, [r7, #12]
}
 800cec0:	bf00      	nop
 800cec2:	bf00      	nop
 800cec4:	e7fd      	b.n	800cec2 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800cec6:	693b      	ldr	r3, [r7, #16]
 800cec8:	689c      	ldr	r4, [r3, #8]
 800ceca:	f001 fd2d 	bl	800e928 <xTaskGetCurrentTaskHandle>
 800cece:	4603      	mov	r3, r0
 800ced0:	429c      	cmp	r4, r3
 800ced2:	d111      	bne.n	800cef8 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800ced4:	693b      	ldr	r3, [r7, #16]
 800ced6:	68db      	ldr	r3, [r3, #12]
 800ced8:	1e5a      	subs	r2, r3, #1
 800ceda:	693b      	ldr	r3, [r7, #16]
 800cedc:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800cede:	693b      	ldr	r3, [r7, #16]
 800cee0:	68db      	ldr	r3, [r3, #12]
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d105      	bne.n	800cef2 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800cee6:	2300      	movs	r3, #0
 800cee8:	2200      	movs	r2, #0
 800ceea:	2100      	movs	r1, #0
 800ceec:	6938      	ldr	r0, [r7, #16]
 800ceee:	f000 f841 	bl	800cf74 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800cef2:	2301      	movs	r3, #1
 800cef4:	617b      	str	r3, [r7, #20]
 800cef6:	e001      	b.n	800cefc <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800cef8:	2300      	movs	r3, #0
 800cefa:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800cefc:	697b      	ldr	r3, [r7, #20]
	}
 800cefe:	4618      	mov	r0, r3
 800cf00:	371c      	adds	r7, #28
 800cf02:	46bd      	mov	sp, r7
 800cf04:	bd90      	pop	{r4, r7, pc}

0800cf06 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800cf06:	b590      	push	{r4, r7, lr}
 800cf08:	b087      	sub	sp, #28
 800cf0a:	af00      	add	r7, sp, #0
 800cf0c:	6078      	str	r0, [r7, #4]
 800cf0e:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800cf14:	693b      	ldr	r3, [r7, #16]
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d10b      	bne.n	800cf32 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800cf1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf1e:	f383 8811 	msr	BASEPRI, r3
 800cf22:	f3bf 8f6f 	isb	sy
 800cf26:	f3bf 8f4f 	dsb	sy
 800cf2a:	60fb      	str	r3, [r7, #12]
}
 800cf2c:	bf00      	nop
 800cf2e:	bf00      	nop
 800cf30:	e7fd      	b.n	800cf2e <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800cf32:	693b      	ldr	r3, [r7, #16]
 800cf34:	689c      	ldr	r4, [r3, #8]
 800cf36:	f001 fcf7 	bl	800e928 <xTaskGetCurrentTaskHandle>
 800cf3a:	4603      	mov	r3, r0
 800cf3c:	429c      	cmp	r4, r3
 800cf3e:	d107      	bne.n	800cf50 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800cf40:	693b      	ldr	r3, [r7, #16]
 800cf42:	68db      	ldr	r3, [r3, #12]
 800cf44:	1c5a      	adds	r2, r3, #1
 800cf46:	693b      	ldr	r3, [r7, #16]
 800cf48:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800cf4a:	2301      	movs	r3, #1
 800cf4c:	617b      	str	r3, [r7, #20]
 800cf4e:	e00c      	b.n	800cf6a <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800cf50:	6839      	ldr	r1, [r7, #0]
 800cf52:	6938      	ldr	r0, [r7, #16]
 800cf54:	f000 fa90 	bl	800d478 <xQueueSemaphoreTake>
 800cf58:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800cf5a:	697b      	ldr	r3, [r7, #20]
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d004      	beq.n	800cf6a <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800cf60:	693b      	ldr	r3, [r7, #16]
 800cf62:	68db      	ldr	r3, [r3, #12]
 800cf64:	1c5a      	adds	r2, r3, #1
 800cf66:	693b      	ldr	r3, [r7, #16]
 800cf68:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800cf6a:	697b      	ldr	r3, [r7, #20]
	}
 800cf6c:	4618      	mov	r0, r3
 800cf6e:	371c      	adds	r7, #28
 800cf70:	46bd      	mov	sp, r7
 800cf72:	bd90      	pop	{r4, r7, pc}

0800cf74 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800cf74:	b580      	push	{r7, lr}
 800cf76:	b08e      	sub	sp, #56	@ 0x38
 800cf78:	af00      	add	r7, sp, #0
 800cf7a:	60f8      	str	r0, [r7, #12]
 800cf7c:	60b9      	str	r1, [r7, #8]
 800cf7e:	607a      	str	r2, [r7, #4]
 800cf80:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800cf82:	2300      	movs	r3, #0
 800cf84:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800cf8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d10b      	bne.n	800cfa8 <xQueueGenericSend+0x34>
	__asm volatile
 800cf90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf94:	f383 8811 	msr	BASEPRI, r3
 800cf98:	f3bf 8f6f 	isb	sy
 800cf9c:	f3bf 8f4f 	dsb	sy
 800cfa0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800cfa2:	bf00      	nop
 800cfa4:	bf00      	nop
 800cfa6:	e7fd      	b.n	800cfa4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cfa8:	68bb      	ldr	r3, [r7, #8]
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d103      	bne.n	800cfb6 <xQueueGenericSend+0x42>
 800cfae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d101      	bne.n	800cfba <xQueueGenericSend+0x46>
 800cfb6:	2301      	movs	r3, #1
 800cfb8:	e000      	b.n	800cfbc <xQueueGenericSend+0x48>
 800cfba:	2300      	movs	r3, #0
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d10b      	bne.n	800cfd8 <xQueueGenericSend+0x64>
	__asm volatile
 800cfc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfc4:	f383 8811 	msr	BASEPRI, r3
 800cfc8:	f3bf 8f6f 	isb	sy
 800cfcc:	f3bf 8f4f 	dsb	sy
 800cfd0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800cfd2:	bf00      	nop
 800cfd4:	bf00      	nop
 800cfd6:	e7fd      	b.n	800cfd4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800cfd8:	683b      	ldr	r3, [r7, #0]
 800cfda:	2b02      	cmp	r3, #2
 800cfdc:	d103      	bne.n	800cfe6 <xQueueGenericSend+0x72>
 800cfde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfe0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cfe2:	2b01      	cmp	r3, #1
 800cfe4:	d101      	bne.n	800cfea <xQueueGenericSend+0x76>
 800cfe6:	2301      	movs	r3, #1
 800cfe8:	e000      	b.n	800cfec <xQueueGenericSend+0x78>
 800cfea:	2300      	movs	r3, #0
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d10b      	bne.n	800d008 <xQueueGenericSend+0x94>
	__asm volatile
 800cff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cff4:	f383 8811 	msr	BASEPRI, r3
 800cff8:	f3bf 8f6f 	isb	sy
 800cffc:	f3bf 8f4f 	dsb	sy
 800d000:	623b      	str	r3, [r7, #32]
}
 800d002:	bf00      	nop
 800d004:	bf00      	nop
 800d006:	e7fd      	b.n	800d004 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d008:	f001 fc9e 	bl	800e948 <xTaskGetSchedulerState>
 800d00c:	4603      	mov	r3, r0
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d102      	bne.n	800d018 <xQueueGenericSend+0xa4>
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	2b00      	cmp	r3, #0
 800d016:	d101      	bne.n	800d01c <xQueueGenericSend+0xa8>
 800d018:	2301      	movs	r3, #1
 800d01a:	e000      	b.n	800d01e <xQueueGenericSend+0xaa>
 800d01c:	2300      	movs	r3, #0
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d10b      	bne.n	800d03a <xQueueGenericSend+0xc6>
	__asm volatile
 800d022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d026:	f383 8811 	msr	BASEPRI, r3
 800d02a:	f3bf 8f6f 	isb	sy
 800d02e:	f3bf 8f4f 	dsb	sy
 800d032:	61fb      	str	r3, [r7, #28]
}
 800d034:	bf00      	nop
 800d036:	bf00      	nop
 800d038:	e7fd      	b.n	800d036 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d03a:	f002 fbed 	bl	800f818 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d03e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d040:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d044:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d046:	429a      	cmp	r2, r3
 800d048:	d302      	bcc.n	800d050 <xQueueGenericSend+0xdc>
 800d04a:	683b      	ldr	r3, [r7, #0]
 800d04c:	2b02      	cmp	r3, #2
 800d04e:	d129      	bne.n	800d0a4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d050:	683a      	ldr	r2, [r7, #0]
 800d052:	68b9      	ldr	r1, [r7, #8]
 800d054:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d056:	f000 fbb9 	bl	800d7cc <prvCopyDataToQueue>
 800d05a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d05c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d05e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d060:	2b00      	cmp	r3, #0
 800d062:	d010      	beq.n	800d086 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d066:	3324      	adds	r3, #36	@ 0x24
 800d068:	4618      	mov	r0, r3
 800d06a:	f001 fa39 	bl	800e4e0 <xTaskRemoveFromEventList>
 800d06e:	4603      	mov	r3, r0
 800d070:	2b00      	cmp	r3, #0
 800d072:	d013      	beq.n	800d09c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d074:	4b3f      	ldr	r3, [pc, #252]	@ (800d174 <xQueueGenericSend+0x200>)
 800d076:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d07a:	601a      	str	r2, [r3, #0]
 800d07c:	f3bf 8f4f 	dsb	sy
 800d080:	f3bf 8f6f 	isb	sy
 800d084:	e00a      	b.n	800d09c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d007      	beq.n	800d09c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d08c:	4b39      	ldr	r3, [pc, #228]	@ (800d174 <xQueueGenericSend+0x200>)
 800d08e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d092:	601a      	str	r2, [r3, #0]
 800d094:	f3bf 8f4f 	dsb	sy
 800d098:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d09c:	f002 fbee 	bl	800f87c <vPortExitCritical>
				return pdPASS;
 800d0a0:	2301      	movs	r3, #1
 800d0a2:	e063      	b.n	800d16c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d103      	bne.n	800d0b2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d0aa:	f002 fbe7 	bl	800f87c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d0ae:	2300      	movs	r3, #0
 800d0b0:	e05c      	b.n	800d16c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d0b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d106      	bne.n	800d0c6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d0b8:	f107 0314 	add.w	r3, r7, #20
 800d0bc:	4618      	mov	r0, r3
 800d0be:	f001 fad7 	bl	800e670 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d0c2:	2301      	movs	r3, #1
 800d0c4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d0c6:	f002 fbd9 	bl	800f87c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d0ca:	f000 ffa5 	bl	800e018 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d0ce:	f002 fba3 	bl	800f818 <vPortEnterCritical>
 800d0d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d0d8:	b25b      	sxtb	r3, r3
 800d0da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0de:	d103      	bne.n	800d0e8 <xQueueGenericSend+0x174>
 800d0e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0e2:	2200      	movs	r2, #0
 800d0e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d0e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d0ee:	b25b      	sxtb	r3, r3
 800d0f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0f4:	d103      	bne.n	800d0fe <xQueueGenericSend+0x18a>
 800d0f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0f8:	2200      	movs	r2, #0
 800d0fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d0fe:	f002 fbbd 	bl	800f87c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d102:	1d3a      	adds	r2, r7, #4
 800d104:	f107 0314 	add.w	r3, r7, #20
 800d108:	4611      	mov	r1, r2
 800d10a:	4618      	mov	r0, r3
 800d10c:	f001 fac6 	bl	800e69c <xTaskCheckForTimeOut>
 800d110:	4603      	mov	r3, r0
 800d112:	2b00      	cmp	r3, #0
 800d114:	d124      	bne.n	800d160 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d116:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d118:	f000 fc50 	bl	800d9bc <prvIsQueueFull>
 800d11c:	4603      	mov	r3, r0
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d018      	beq.n	800d154 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d124:	3310      	adds	r3, #16
 800d126:	687a      	ldr	r2, [r7, #4]
 800d128:	4611      	mov	r1, r2
 800d12a:	4618      	mov	r0, r3
 800d12c:	f001 f948 	bl	800e3c0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d130:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d132:	f000 fbdb 	bl	800d8ec <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d136:	f000 ff7d 	bl	800e034 <xTaskResumeAll>
 800d13a:	4603      	mov	r3, r0
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	f47f af7c 	bne.w	800d03a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800d142:	4b0c      	ldr	r3, [pc, #48]	@ (800d174 <xQueueGenericSend+0x200>)
 800d144:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d148:	601a      	str	r2, [r3, #0]
 800d14a:	f3bf 8f4f 	dsb	sy
 800d14e:	f3bf 8f6f 	isb	sy
 800d152:	e772      	b.n	800d03a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d154:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d156:	f000 fbc9 	bl	800d8ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d15a:	f000 ff6b 	bl	800e034 <xTaskResumeAll>
 800d15e:	e76c      	b.n	800d03a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d160:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d162:	f000 fbc3 	bl	800d8ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d166:	f000 ff65 	bl	800e034 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d16a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d16c:	4618      	mov	r0, r3
 800d16e:	3738      	adds	r7, #56	@ 0x38
 800d170:	46bd      	mov	sp, r7
 800d172:	bd80      	pop	{r7, pc}
 800d174:	e000ed04 	.word	0xe000ed04

0800d178 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d178:	b580      	push	{r7, lr}
 800d17a:	b090      	sub	sp, #64	@ 0x40
 800d17c:	af00      	add	r7, sp, #0
 800d17e:	60f8      	str	r0, [r7, #12]
 800d180:	60b9      	str	r1, [r7, #8]
 800d182:	607a      	str	r2, [r7, #4]
 800d184:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d186:	68fb      	ldr	r3, [r7, #12]
 800d188:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800d18a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d10b      	bne.n	800d1a8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800d190:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d194:	f383 8811 	msr	BASEPRI, r3
 800d198:	f3bf 8f6f 	isb	sy
 800d19c:	f3bf 8f4f 	dsb	sy
 800d1a0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d1a2:	bf00      	nop
 800d1a4:	bf00      	nop
 800d1a6:	e7fd      	b.n	800d1a4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d1a8:	68bb      	ldr	r3, [r7, #8]
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d103      	bne.n	800d1b6 <xQueueGenericSendFromISR+0x3e>
 800d1ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d101      	bne.n	800d1ba <xQueueGenericSendFromISR+0x42>
 800d1b6:	2301      	movs	r3, #1
 800d1b8:	e000      	b.n	800d1bc <xQueueGenericSendFromISR+0x44>
 800d1ba:	2300      	movs	r3, #0
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d10b      	bne.n	800d1d8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800d1c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1c4:	f383 8811 	msr	BASEPRI, r3
 800d1c8:	f3bf 8f6f 	isb	sy
 800d1cc:	f3bf 8f4f 	dsb	sy
 800d1d0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d1d2:	bf00      	nop
 800d1d4:	bf00      	nop
 800d1d6:	e7fd      	b.n	800d1d4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d1d8:	683b      	ldr	r3, [r7, #0]
 800d1da:	2b02      	cmp	r3, #2
 800d1dc:	d103      	bne.n	800d1e6 <xQueueGenericSendFromISR+0x6e>
 800d1de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d1e2:	2b01      	cmp	r3, #1
 800d1e4:	d101      	bne.n	800d1ea <xQueueGenericSendFromISR+0x72>
 800d1e6:	2301      	movs	r3, #1
 800d1e8:	e000      	b.n	800d1ec <xQueueGenericSendFromISR+0x74>
 800d1ea:	2300      	movs	r3, #0
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d10b      	bne.n	800d208 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800d1f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1f4:	f383 8811 	msr	BASEPRI, r3
 800d1f8:	f3bf 8f6f 	isb	sy
 800d1fc:	f3bf 8f4f 	dsb	sy
 800d200:	623b      	str	r3, [r7, #32]
}
 800d202:	bf00      	nop
 800d204:	bf00      	nop
 800d206:	e7fd      	b.n	800d204 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d208:	f002 fbe6 	bl	800f9d8 <vPortValidateInterruptPriority>
	__asm volatile
 800d20c:	f3ef 8211 	mrs	r2, BASEPRI
 800d210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d214:	f383 8811 	msr	BASEPRI, r3
 800d218:	f3bf 8f6f 	isb	sy
 800d21c:	f3bf 8f4f 	dsb	sy
 800d220:	61fa      	str	r2, [r7, #28]
 800d222:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800d224:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d226:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d22a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d22c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d22e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d230:	429a      	cmp	r2, r3
 800d232:	d302      	bcc.n	800d23a <xQueueGenericSendFromISR+0xc2>
 800d234:	683b      	ldr	r3, [r7, #0]
 800d236:	2b02      	cmp	r3, #2
 800d238:	d12f      	bne.n	800d29a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d23a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d23c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d240:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d248:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d24a:	683a      	ldr	r2, [r7, #0]
 800d24c:	68b9      	ldr	r1, [r7, #8]
 800d24e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d250:	f000 fabc 	bl	800d7cc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d254:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800d258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d25c:	d112      	bne.n	800d284 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d25e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d262:	2b00      	cmp	r3, #0
 800d264:	d016      	beq.n	800d294 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d268:	3324      	adds	r3, #36	@ 0x24
 800d26a:	4618      	mov	r0, r3
 800d26c:	f001 f938 	bl	800e4e0 <xTaskRemoveFromEventList>
 800d270:	4603      	mov	r3, r0
 800d272:	2b00      	cmp	r3, #0
 800d274:	d00e      	beq.n	800d294 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d00b      	beq.n	800d294 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	2201      	movs	r2, #1
 800d280:	601a      	str	r2, [r3, #0]
 800d282:	e007      	b.n	800d294 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d284:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d288:	3301      	adds	r3, #1
 800d28a:	b2db      	uxtb	r3, r3
 800d28c:	b25a      	sxtb	r2, r3
 800d28e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d290:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800d294:	2301      	movs	r3, #1
 800d296:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800d298:	e001      	b.n	800d29e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d29a:	2300      	movs	r3, #0
 800d29c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d29e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2a0:	617b      	str	r3, [r7, #20]
	__asm volatile
 800d2a2:	697b      	ldr	r3, [r7, #20]
 800d2a4:	f383 8811 	msr	BASEPRI, r3
}
 800d2a8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d2aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800d2ac:	4618      	mov	r0, r3
 800d2ae:	3740      	adds	r7, #64	@ 0x40
 800d2b0:	46bd      	mov	sp, r7
 800d2b2:	bd80      	pop	{r7, pc}

0800d2b4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d2b4:	b580      	push	{r7, lr}
 800d2b6:	b08c      	sub	sp, #48	@ 0x30
 800d2b8:	af00      	add	r7, sp, #0
 800d2ba:	60f8      	str	r0, [r7, #12]
 800d2bc:	60b9      	str	r1, [r7, #8]
 800d2be:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d2c0:	2300      	movs	r3, #0
 800d2c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d2c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d10b      	bne.n	800d2e6 <xQueueReceive+0x32>
	__asm volatile
 800d2ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2d2:	f383 8811 	msr	BASEPRI, r3
 800d2d6:	f3bf 8f6f 	isb	sy
 800d2da:	f3bf 8f4f 	dsb	sy
 800d2de:	623b      	str	r3, [r7, #32]
}
 800d2e0:	bf00      	nop
 800d2e2:	bf00      	nop
 800d2e4:	e7fd      	b.n	800d2e2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d2e6:	68bb      	ldr	r3, [r7, #8]
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d103      	bne.n	800d2f4 <xQueueReceive+0x40>
 800d2ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d101      	bne.n	800d2f8 <xQueueReceive+0x44>
 800d2f4:	2301      	movs	r3, #1
 800d2f6:	e000      	b.n	800d2fa <xQueueReceive+0x46>
 800d2f8:	2300      	movs	r3, #0
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	d10b      	bne.n	800d316 <xQueueReceive+0x62>
	__asm volatile
 800d2fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d302:	f383 8811 	msr	BASEPRI, r3
 800d306:	f3bf 8f6f 	isb	sy
 800d30a:	f3bf 8f4f 	dsb	sy
 800d30e:	61fb      	str	r3, [r7, #28]
}
 800d310:	bf00      	nop
 800d312:	bf00      	nop
 800d314:	e7fd      	b.n	800d312 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d316:	f001 fb17 	bl	800e948 <xTaskGetSchedulerState>
 800d31a:	4603      	mov	r3, r0
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d102      	bne.n	800d326 <xQueueReceive+0x72>
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	2b00      	cmp	r3, #0
 800d324:	d101      	bne.n	800d32a <xQueueReceive+0x76>
 800d326:	2301      	movs	r3, #1
 800d328:	e000      	b.n	800d32c <xQueueReceive+0x78>
 800d32a:	2300      	movs	r3, #0
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d10b      	bne.n	800d348 <xQueueReceive+0x94>
	__asm volatile
 800d330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d334:	f383 8811 	msr	BASEPRI, r3
 800d338:	f3bf 8f6f 	isb	sy
 800d33c:	f3bf 8f4f 	dsb	sy
 800d340:	61bb      	str	r3, [r7, #24]
}
 800d342:	bf00      	nop
 800d344:	bf00      	nop
 800d346:	e7fd      	b.n	800d344 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d348:	f002 fa66 	bl	800f818 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d34c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d34e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d350:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d354:	2b00      	cmp	r3, #0
 800d356:	d01f      	beq.n	800d398 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d358:	68b9      	ldr	r1, [r7, #8]
 800d35a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d35c:	f000 faa0 	bl	800d8a0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d362:	1e5a      	subs	r2, r3, #1
 800d364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d366:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d36a:	691b      	ldr	r3, [r3, #16]
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d00f      	beq.n	800d390 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d372:	3310      	adds	r3, #16
 800d374:	4618      	mov	r0, r3
 800d376:	f001 f8b3 	bl	800e4e0 <xTaskRemoveFromEventList>
 800d37a:	4603      	mov	r3, r0
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d007      	beq.n	800d390 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d380:	4b3c      	ldr	r3, [pc, #240]	@ (800d474 <xQueueReceive+0x1c0>)
 800d382:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d386:	601a      	str	r2, [r3, #0]
 800d388:	f3bf 8f4f 	dsb	sy
 800d38c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d390:	f002 fa74 	bl	800f87c <vPortExitCritical>
				return pdPASS;
 800d394:	2301      	movs	r3, #1
 800d396:	e069      	b.n	800d46c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d103      	bne.n	800d3a6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d39e:	f002 fa6d 	bl	800f87c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d3a2:	2300      	movs	r3, #0
 800d3a4:	e062      	b.n	800d46c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d3a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d106      	bne.n	800d3ba <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d3ac:	f107 0310 	add.w	r3, r7, #16
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	f001 f95d 	bl	800e670 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d3b6:	2301      	movs	r3, #1
 800d3b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d3ba:	f002 fa5f 	bl	800f87c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d3be:	f000 fe2b 	bl	800e018 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d3c2:	f002 fa29 	bl	800f818 <vPortEnterCritical>
 800d3c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3c8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d3cc:	b25b      	sxtb	r3, r3
 800d3ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d3d2:	d103      	bne.n	800d3dc <xQueueReceive+0x128>
 800d3d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3d6:	2200      	movs	r2, #0
 800d3d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d3dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3de:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d3e2:	b25b      	sxtb	r3, r3
 800d3e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d3e8:	d103      	bne.n	800d3f2 <xQueueReceive+0x13e>
 800d3ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3ec:	2200      	movs	r2, #0
 800d3ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d3f2:	f002 fa43 	bl	800f87c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d3f6:	1d3a      	adds	r2, r7, #4
 800d3f8:	f107 0310 	add.w	r3, r7, #16
 800d3fc:	4611      	mov	r1, r2
 800d3fe:	4618      	mov	r0, r3
 800d400:	f001 f94c 	bl	800e69c <xTaskCheckForTimeOut>
 800d404:	4603      	mov	r3, r0
 800d406:	2b00      	cmp	r3, #0
 800d408:	d123      	bne.n	800d452 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d40a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d40c:	f000 fac0 	bl	800d990 <prvIsQueueEmpty>
 800d410:	4603      	mov	r3, r0
 800d412:	2b00      	cmp	r3, #0
 800d414:	d017      	beq.n	800d446 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d418:	3324      	adds	r3, #36	@ 0x24
 800d41a:	687a      	ldr	r2, [r7, #4]
 800d41c:	4611      	mov	r1, r2
 800d41e:	4618      	mov	r0, r3
 800d420:	f000 ffce 	bl	800e3c0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d424:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d426:	f000 fa61 	bl	800d8ec <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d42a:	f000 fe03 	bl	800e034 <xTaskResumeAll>
 800d42e:	4603      	mov	r3, r0
 800d430:	2b00      	cmp	r3, #0
 800d432:	d189      	bne.n	800d348 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800d434:	4b0f      	ldr	r3, [pc, #60]	@ (800d474 <xQueueReceive+0x1c0>)
 800d436:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d43a:	601a      	str	r2, [r3, #0]
 800d43c:	f3bf 8f4f 	dsb	sy
 800d440:	f3bf 8f6f 	isb	sy
 800d444:	e780      	b.n	800d348 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d446:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d448:	f000 fa50 	bl	800d8ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d44c:	f000 fdf2 	bl	800e034 <xTaskResumeAll>
 800d450:	e77a      	b.n	800d348 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d452:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d454:	f000 fa4a 	bl	800d8ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d458:	f000 fdec 	bl	800e034 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d45c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d45e:	f000 fa97 	bl	800d990 <prvIsQueueEmpty>
 800d462:	4603      	mov	r3, r0
 800d464:	2b00      	cmp	r3, #0
 800d466:	f43f af6f 	beq.w	800d348 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d46a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d46c:	4618      	mov	r0, r3
 800d46e:	3730      	adds	r7, #48	@ 0x30
 800d470:	46bd      	mov	sp, r7
 800d472:	bd80      	pop	{r7, pc}
 800d474:	e000ed04 	.word	0xe000ed04

0800d478 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800d478:	b580      	push	{r7, lr}
 800d47a:	b08e      	sub	sp, #56	@ 0x38
 800d47c:	af00      	add	r7, sp, #0
 800d47e:	6078      	str	r0, [r7, #4]
 800d480:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800d482:	2300      	movs	r3, #0
 800d484:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800d48a:	2300      	movs	r3, #0
 800d48c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d48e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d490:	2b00      	cmp	r3, #0
 800d492:	d10b      	bne.n	800d4ac <xQueueSemaphoreTake+0x34>
	__asm volatile
 800d494:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d498:	f383 8811 	msr	BASEPRI, r3
 800d49c:	f3bf 8f6f 	isb	sy
 800d4a0:	f3bf 8f4f 	dsb	sy
 800d4a4:	623b      	str	r3, [r7, #32]
}
 800d4a6:	bf00      	nop
 800d4a8:	bf00      	nop
 800d4aa:	e7fd      	b.n	800d4a8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800d4ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	d00b      	beq.n	800d4cc <xQueueSemaphoreTake+0x54>
	__asm volatile
 800d4b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4b8:	f383 8811 	msr	BASEPRI, r3
 800d4bc:	f3bf 8f6f 	isb	sy
 800d4c0:	f3bf 8f4f 	dsb	sy
 800d4c4:	61fb      	str	r3, [r7, #28]
}
 800d4c6:	bf00      	nop
 800d4c8:	bf00      	nop
 800d4ca:	e7fd      	b.n	800d4c8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d4cc:	f001 fa3c 	bl	800e948 <xTaskGetSchedulerState>
 800d4d0:	4603      	mov	r3, r0
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d102      	bne.n	800d4dc <xQueueSemaphoreTake+0x64>
 800d4d6:	683b      	ldr	r3, [r7, #0]
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d101      	bne.n	800d4e0 <xQueueSemaphoreTake+0x68>
 800d4dc:	2301      	movs	r3, #1
 800d4de:	e000      	b.n	800d4e2 <xQueueSemaphoreTake+0x6a>
 800d4e0:	2300      	movs	r3, #0
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	d10b      	bne.n	800d4fe <xQueueSemaphoreTake+0x86>
	__asm volatile
 800d4e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4ea:	f383 8811 	msr	BASEPRI, r3
 800d4ee:	f3bf 8f6f 	isb	sy
 800d4f2:	f3bf 8f4f 	dsb	sy
 800d4f6:	61bb      	str	r3, [r7, #24]
}
 800d4f8:	bf00      	nop
 800d4fa:	bf00      	nop
 800d4fc:	e7fd      	b.n	800d4fa <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d4fe:	f002 f98b 	bl	800f818 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800d502:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d504:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d506:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800d508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d024      	beq.n	800d558 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800d50e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d510:	1e5a      	subs	r2, r3, #1
 800d512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d514:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d104      	bne.n	800d528 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800d51e:	f001 fba5 	bl	800ec6c <pvTaskIncrementMutexHeldCount>
 800d522:	4602      	mov	r2, r0
 800d524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d526:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d52a:	691b      	ldr	r3, [r3, #16]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d00f      	beq.n	800d550 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d532:	3310      	adds	r3, #16
 800d534:	4618      	mov	r0, r3
 800d536:	f000 ffd3 	bl	800e4e0 <xTaskRemoveFromEventList>
 800d53a:	4603      	mov	r3, r0
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d007      	beq.n	800d550 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d540:	4b54      	ldr	r3, [pc, #336]	@ (800d694 <xQueueSemaphoreTake+0x21c>)
 800d542:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d546:	601a      	str	r2, [r3, #0]
 800d548:	f3bf 8f4f 	dsb	sy
 800d54c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d550:	f002 f994 	bl	800f87c <vPortExitCritical>
				return pdPASS;
 800d554:	2301      	movs	r3, #1
 800d556:	e098      	b.n	800d68a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d558:	683b      	ldr	r3, [r7, #0]
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d112      	bne.n	800d584 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800d55e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d560:	2b00      	cmp	r3, #0
 800d562:	d00b      	beq.n	800d57c <xQueueSemaphoreTake+0x104>
	__asm volatile
 800d564:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d568:	f383 8811 	msr	BASEPRI, r3
 800d56c:	f3bf 8f6f 	isb	sy
 800d570:	f3bf 8f4f 	dsb	sy
 800d574:	617b      	str	r3, [r7, #20]
}
 800d576:	bf00      	nop
 800d578:	bf00      	nop
 800d57a:	e7fd      	b.n	800d578 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800d57c:	f002 f97e 	bl	800f87c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d580:	2300      	movs	r3, #0
 800d582:	e082      	b.n	800d68a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d584:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d586:	2b00      	cmp	r3, #0
 800d588:	d106      	bne.n	800d598 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d58a:	f107 030c 	add.w	r3, r7, #12
 800d58e:	4618      	mov	r0, r3
 800d590:	f001 f86e 	bl	800e670 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d594:	2301      	movs	r3, #1
 800d596:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d598:	f002 f970 	bl	800f87c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d59c:	f000 fd3c 	bl	800e018 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d5a0:	f002 f93a 	bl	800f818 <vPortEnterCritical>
 800d5a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5a6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d5aa:	b25b      	sxtb	r3, r3
 800d5ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5b0:	d103      	bne.n	800d5ba <xQueueSemaphoreTake+0x142>
 800d5b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5b4:	2200      	movs	r2, #0
 800d5b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d5ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5bc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d5c0:	b25b      	sxtb	r3, r3
 800d5c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5c6:	d103      	bne.n	800d5d0 <xQueueSemaphoreTake+0x158>
 800d5c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5ca:	2200      	movs	r2, #0
 800d5cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d5d0:	f002 f954 	bl	800f87c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d5d4:	463a      	mov	r2, r7
 800d5d6:	f107 030c 	add.w	r3, r7, #12
 800d5da:	4611      	mov	r1, r2
 800d5dc:	4618      	mov	r0, r3
 800d5de:	f001 f85d 	bl	800e69c <xTaskCheckForTimeOut>
 800d5e2:	4603      	mov	r3, r0
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d132      	bne.n	800d64e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d5e8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d5ea:	f000 f9d1 	bl	800d990 <prvIsQueueEmpty>
 800d5ee:	4603      	mov	r3, r0
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d026      	beq.n	800d642 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d5f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5f6:	681b      	ldr	r3, [r3, #0]
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d109      	bne.n	800d610 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800d5fc:	f002 f90c 	bl	800f818 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d602:	689b      	ldr	r3, [r3, #8]
 800d604:	4618      	mov	r0, r3
 800d606:	f001 f9bd 	bl	800e984 <xTaskPriorityInherit>
 800d60a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800d60c:	f002 f936 	bl	800f87c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d612:	3324      	adds	r3, #36	@ 0x24
 800d614:	683a      	ldr	r2, [r7, #0]
 800d616:	4611      	mov	r1, r2
 800d618:	4618      	mov	r0, r3
 800d61a:	f000 fed1 	bl	800e3c0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d61e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d620:	f000 f964 	bl	800d8ec <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d624:	f000 fd06 	bl	800e034 <xTaskResumeAll>
 800d628:	4603      	mov	r3, r0
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	f47f af67 	bne.w	800d4fe <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800d630:	4b18      	ldr	r3, [pc, #96]	@ (800d694 <xQueueSemaphoreTake+0x21c>)
 800d632:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d636:	601a      	str	r2, [r3, #0]
 800d638:	f3bf 8f4f 	dsb	sy
 800d63c:	f3bf 8f6f 	isb	sy
 800d640:	e75d      	b.n	800d4fe <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800d642:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d644:	f000 f952 	bl	800d8ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d648:	f000 fcf4 	bl	800e034 <xTaskResumeAll>
 800d64c:	e757      	b.n	800d4fe <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800d64e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d650:	f000 f94c 	bl	800d8ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d654:	f000 fcee 	bl	800e034 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d658:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d65a:	f000 f999 	bl	800d990 <prvIsQueueEmpty>
 800d65e:	4603      	mov	r3, r0
 800d660:	2b00      	cmp	r3, #0
 800d662:	f43f af4c 	beq.w	800d4fe <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800d666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d00d      	beq.n	800d688 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800d66c:	f002 f8d4 	bl	800f818 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800d670:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d672:	f000 f893 	bl	800d79c <prvGetDisinheritPriorityAfterTimeout>
 800d676:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800d678:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d67a:	689b      	ldr	r3, [r3, #8]
 800d67c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d67e:	4618      	mov	r0, r3
 800d680:	f001 fa58 	bl	800eb34 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800d684:	f002 f8fa 	bl	800f87c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d688:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d68a:	4618      	mov	r0, r3
 800d68c:	3738      	adds	r7, #56	@ 0x38
 800d68e:	46bd      	mov	sp, r7
 800d690:	bd80      	pop	{r7, pc}
 800d692:	bf00      	nop
 800d694:	e000ed04 	.word	0xe000ed04

0800d698 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800d698:	b580      	push	{r7, lr}
 800d69a:	b08e      	sub	sp, #56	@ 0x38
 800d69c:	af00      	add	r7, sp, #0
 800d69e:	60f8      	str	r0, [r7, #12]
 800d6a0:	60b9      	str	r1, [r7, #8]
 800d6a2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800d6a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d10b      	bne.n	800d6c6 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800d6ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6b2:	f383 8811 	msr	BASEPRI, r3
 800d6b6:	f3bf 8f6f 	isb	sy
 800d6ba:	f3bf 8f4f 	dsb	sy
 800d6be:	623b      	str	r3, [r7, #32]
}
 800d6c0:	bf00      	nop
 800d6c2:	bf00      	nop
 800d6c4:	e7fd      	b.n	800d6c2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d6c6:	68bb      	ldr	r3, [r7, #8]
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d103      	bne.n	800d6d4 <xQueueReceiveFromISR+0x3c>
 800d6cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d101      	bne.n	800d6d8 <xQueueReceiveFromISR+0x40>
 800d6d4:	2301      	movs	r3, #1
 800d6d6:	e000      	b.n	800d6da <xQueueReceiveFromISR+0x42>
 800d6d8:	2300      	movs	r3, #0
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d10b      	bne.n	800d6f6 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800d6de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6e2:	f383 8811 	msr	BASEPRI, r3
 800d6e6:	f3bf 8f6f 	isb	sy
 800d6ea:	f3bf 8f4f 	dsb	sy
 800d6ee:	61fb      	str	r3, [r7, #28]
}
 800d6f0:	bf00      	nop
 800d6f2:	bf00      	nop
 800d6f4:	e7fd      	b.n	800d6f2 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d6f6:	f002 f96f 	bl	800f9d8 <vPortValidateInterruptPriority>
	__asm volatile
 800d6fa:	f3ef 8211 	mrs	r2, BASEPRI
 800d6fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d702:	f383 8811 	msr	BASEPRI, r3
 800d706:	f3bf 8f6f 	isb	sy
 800d70a:	f3bf 8f4f 	dsb	sy
 800d70e:	61ba      	str	r2, [r7, #24]
 800d710:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800d712:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d714:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d71a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d71c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d02f      	beq.n	800d782 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800d722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d724:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d728:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d72c:	68b9      	ldr	r1, [r7, #8]
 800d72e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d730:	f000 f8b6 	bl	800d8a0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d736:	1e5a      	subs	r2, r3, #1
 800d738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d73a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800d73c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d740:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d744:	d112      	bne.n	800d76c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d748:	691b      	ldr	r3, [r3, #16]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d016      	beq.n	800d77c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d74e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d750:	3310      	adds	r3, #16
 800d752:	4618      	mov	r0, r3
 800d754:	f000 fec4 	bl	800e4e0 <xTaskRemoveFromEventList>
 800d758:	4603      	mov	r3, r0
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d00e      	beq.n	800d77c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	2b00      	cmp	r3, #0
 800d762:	d00b      	beq.n	800d77c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	2201      	movs	r2, #1
 800d768:	601a      	str	r2, [r3, #0]
 800d76a:	e007      	b.n	800d77c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800d76c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d770:	3301      	adds	r3, #1
 800d772:	b2db      	uxtb	r3, r3
 800d774:	b25a      	sxtb	r2, r3
 800d776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d778:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800d77c:	2301      	movs	r3, #1
 800d77e:	637b      	str	r3, [r7, #52]	@ 0x34
 800d780:	e001      	b.n	800d786 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800d782:	2300      	movs	r3, #0
 800d784:	637b      	str	r3, [r7, #52]	@ 0x34
 800d786:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d788:	613b      	str	r3, [r7, #16]
	__asm volatile
 800d78a:	693b      	ldr	r3, [r7, #16]
 800d78c:	f383 8811 	msr	BASEPRI, r3
}
 800d790:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d792:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800d794:	4618      	mov	r0, r3
 800d796:	3738      	adds	r7, #56	@ 0x38
 800d798:	46bd      	mov	sp, r7
 800d79a:	bd80      	pop	{r7, pc}

0800d79c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800d79c:	b480      	push	{r7}
 800d79e:	b085      	sub	sp, #20
 800d7a0:	af00      	add	r7, sp, #0
 800d7a2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d006      	beq.n	800d7ba <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d7b0:	681b      	ldr	r3, [r3, #0]
 800d7b2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800d7b6:	60fb      	str	r3, [r7, #12]
 800d7b8:	e001      	b.n	800d7be <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800d7ba:	2300      	movs	r3, #0
 800d7bc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800d7be:	68fb      	ldr	r3, [r7, #12]
	}
 800d7c0:	4618      	mov	r0, r3
 800d7c2:	3714      	adds	r7, #20
 800d7c4:	46bd      	mov	sp, r7
 800d7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ca:	4770      	bx	lr

0800d7cc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d7cc:	b580      	push	{r7, lr}
 800d7ce:	b086      	sub	sp, #24
 800d7d0:	af00      	add	r7, sp, #0
 800d7d2:	60f8      	str	r0, [r7, #12]
 800d7d4:	60b9      	str	r1, [r7, #8]
 800d7d6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d7d8:	2300      	movs	r3, #0
 800d7da:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d7dc:	68fb      	ldr	r3, [r7, #12]
 800d7de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7e0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d10d      	bne.n	800d806 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d7ea:	68fb      	ldr	r3, [r7, #12]
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d14d      	bne.n	800d88e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d7f2:	68fb      	ldr	r3, [r7, #12]
 800d7f4:	689b      	ldr	r3, [r3, #8]
 800d7f6:	4618      	mov	r0, r3
 800d7f8:	f001 f92c 	bl	800ea54 <xTaskPriorityDisinherit>
 800d7fc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	2200      	movs	r2, #0
 800d802:	609a      	str	r2, [r3, #8]
 800d804:	e043      	b.n	800d88e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d119      	bne.n	800d840 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d80c:	68fb      	ldr	r3, [r7, #12]
 800d80e:	6858      	ldr	r0, [r3, #4]
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d814:	461a      	mov	r2, r3
 800d816:	68b9      	ldr	r1, [r7, #8]
 800d818:	f004 f995 	bl	8011b46 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d81c:	68fb      	ldr	r3, [r7, #12]
 800d81e:	685a      	ldr	r2, [r3, #4]
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d824:	441a      	add	r2, r3
 800d826:	68fb      	ldr	r3, [r7, #12]
 800d828:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d82a:	68fb      	ldr	r3, [r7, #12]
 800d82c:	685a      	ldr	r2, [r3, #4]
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	689b      	ldr	r3, [r3, #8]
 800d832:	429a      	cmp	r2, r3
 800d834:	d32b      	bcc.n	800d88e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	681a      	ldr	r2, [r3, #0]
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	605a      	str	r2, [r3, #4]
 800d83e:	e026      	b.n	800d88e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	68d8      	ldr	r0, [r3, #12]
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d848:	461a      	mov	r2, r3
 800d84a:	68b9      	ldr	r1, [r7, #8]
 800d84c:	f004 f97b 	bl	8011b46 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	68da      	ldr	r2, [r3, #12]
 800d854:	68fb      	ldr	r3, [r7, #12]
 800d856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d858:	425b      	negs	r3, r3
 800d85a:	441a      	add	r2, r3
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	68da      	ldr	r2, [r3, #12]
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	429a      	cmp	r2, r3
 800d86a:	d207      	bcs.n	800d87c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	689a      	ldr	r2, [r3, #8]
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d874:	425b      	negs	r3, r3
 800d876:	441a      	add	r2, r3
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	2b02      	cmp	r3, #2
 800d880:	d105      	bne.n	800d88e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d882:	693b      	ldr	r3, [r7, #16]
 800d884:	2b00      	cmp	r3, #0
 800d886:	d002      	beq.n	800d88e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d888:	693b      	ldr	r3, [r7, #16]
 800d88a:	3b01      	subs	r3, #1
 800d88c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d88e:	693b      	ldr	r3, [r7, #16]
 800d890:	1c5a      	adds	r2, r3, #1
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800d896:	697b      	ldr	r3, [r7, #20]
}
 800d898:	4618      	mov	r0, r3
 800d89a:	3718      	adds	r7, #24
 800d89c:	46bd      	mov	sp, r7
 800d89e:	bd80      	pop	{r7, pc}

0800d8a0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d8a0:	b580      	push	{r7, lr}
 800d8a2:	b082      	sub	sp, #8
 800d8a4:	af00      	add	r7, sp, #0
 800d8a6:	6078      	str	r0, [r7, #4]
 800d8a8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8ae:	2b00      	cmp	r3, #0
 800d8b0:	d018      	beq.n	800d8e4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	68da      	ldr	r2, [r3, #12]
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8ba:	441a      	add	r2, r3
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	68da      	ldr	r2, [r3, #12]
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	689b      	ldr	r3, [r3, #8]
 800d8c8:	429a      	cmp	r2, r3
 800d8ca:	d303      	bcc.n	800d8d4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	681a      	ldr	r2, [r3, #0]
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	68d9      	ldr	r1, [r3, #12]
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8dc:	461a      	mov	r2, r3
 800d8de:	6838      	ldr	r0, [r7, #0]
 800d8e0:	f004 f931 	bl	8011b46 <memcpy>
	}
}
 800d8e4:	bf00      	nop
 800d8e6:	3708      	adds	r7, #8
 800d8e8:	46bd      	mov	sp, r7
 800d8ea:	bd80      	pop	{r7, pc}

0800d8ec <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d8ec:	b580      	push	{r7, lr}
 800d8ee:	b084      	sub	sp, #16
 800d8f0:	af00      	add	r7, sp, #0
 800d8f2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d8f4:	f001 ff90 	bl	800f818 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d8fe:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d900:	e011      	b.n	800d926 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d906:	2b00      	cmp	r3, #0
 800d908:	d012      	beq.n	800d930 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	3324      	adds	r3, #36	@ 0x24
 800d90e:	4618      	mov	r0, r3
 800d910:	f000 fde6 	bl	800e4e0 <xTaskRemoveFromEventList>
 800d914:	4603      	mov	r3, r0
 800d916:	2b00      	cmp	r3, #0
 800d918:	d001      	beq.n	800d91e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d91a:	f000 ff23 	bl	800e764 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d91e:	7bfb      	ldrb	r3, [r7, #15]
 800d920:	3b01      	subs	r3, #1
 800d922:	b2db      	uxtb	r3, r3
 800d924:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d926:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	dce9      	bgt.n	800d902 <prvUnlockQueue+0x16>
 800d92e:	e000      	b.n	800d932 <prvUnlockQueue+0x46>
					break;
 800d930:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	22ff      	movs	r2, #255	@ 0xff
 800d936:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800d93a:	f001 ff9f 	bl	800f87c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d93e:	f001 ff6b 	bl	800f818 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d948:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d94a:	e011      	b.n	800d970 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	691b      	ldr	r3, [r3, #16]
 800d950:	2b00      	cmp	r3, #0
 800d952:	d012      	beq.n	800d97a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	3310      	adds	r3, #16
 800d958:	4618      	mov	r0, r3
 800d95a:	f000 fdc1 	bl	800e4e0 <xTaskRemoveFromEventList>
 800d95e:	4603      	mov	r3, r0
 800d960:	2b00      	cmp	r3, #0
 800d962:	d001      	beq.n	800d968 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d964:	f000 fefe 	bl	800e764 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d968:	7bbb      	ldrb	r3, [r7, #14]
 800d96a:	3b01      	subs	r3, #1
 800d96c:	b2db      	uxtb	r3, r3
 800d96e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d970:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d974:	2b00      	cmp	r3, #0
 800d976:	dce9      	bgt.n	800d94c <prvUnlockQueue+0x60>
 800d978:	e000      	b.n	800d97c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d97a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	22ff      	movs	r2, #255	@ 0xff
 800d980:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800d984:	f001 ff7a 	bl	800f87c <vPortExitCritical>
}
 800d988:	bf00      	nop
 800d98a:	3710      	adds	r7, #16
 800d98c:	46bd      	mov	sp, r7
 800d98e:	bd80      	pop	{r7, pc}

0800d990 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d990:	b580      	push	{r7, lr}
 800d992:	b084      	sub	sp, #16
 800d994:	af00      	add	r7, sp, #0
 800d996:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d998:	f001 ff3e 	bl	800f818 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d102      	bne.n	800d9aa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d9a4:	2301      	movs	r3, #1
 800d9a6:	60fb      	str	r3, [r7, #12]
 800d9a8:	e001      	b.n	800d9ae <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d9aa:	2300      	movs	r3, #0
 800d9ac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d9ae:	f001 ff65 	bl	800f87c <vPortExitCritical>

	return xReturn;
 800d9b2:	68fb      	ldr	r3, [r7, #12]
}
 800d9b4:	4618      	mov	r0, r3
 800d9b6:	3710      	adds	r7, #16
 800d9b8:	46bd      	mov	sp, r7
 800d9ba:	bd80      	pop	{r7, pc}

0800d9bc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d9bc:	b580      	push	{r7, lr}
 800d9be:	b084      	sub	sp, #16
 800d9c0:	af00      	add	r7, sp, #0
 800d9c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d9c4:	f001 ff28 	bl	800f818 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d9d0:	429a      	cmp	r2, r3
 800d9d2:	d102      	bne.n	800d9da <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d9d4:	2301      	movs	r3, #1
 800d9d6:	60fb      	str	r3, [r7, #12]
 800d9d8:	e001      	b.n	800d9de <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d9da:	2300      	movs	r3, #0
 800d9dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d9de:	f001 ff4d 	bl	800f87c <vPortExitCritical>

	return xReturn;
 800d9e2:	68fb      	ldr	r3, [r7, #12]
}
 800d9e4:	4618      	mov	r0, r3
 800d9e6:	3710      	adds	r7, #16
 800d9e8:	46bd      	mov	sp, r7
 800d9ea:	bd80      	pop	{r7, pc}

0800d9ec <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800d9ec:	b480      	push	{r7}
 800d9ee:	b085      	sub	sp, #20
 800d9f0:	af00      	add	r7, sp, #0
 800d9f2:	6078      	str	r0, [r7, #4]
 800d9f4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d9f6:	2300      	movs	r3, #0
 800d9f8:	60fb      	str	r3, [r7, #12]
 800d9fa:	e014      	b.n	800da26 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800d9fc:	4a0f      	ldr	r2, [pc, #60]	@ (800da3c <vQueueAddToRegistry+0x50>)
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800da04:	2b00      	cmp	r3, #0
 800da06:	d10b      	bne.n	800da20 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800da08:	490c      	ldr	r1, [pc, #48]	@ (800da3c <vQueueAddToRegistry+0x50>)
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	683a      	ldr	r2, [r7, #0]
 800da0e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800da12:	4a0a      	ldr	r2, [pc, #40]	@ (800da3c <vQueueAddToRegistry+0x50>)
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	00db      	lsls	r3, r3, #3
 800da18:	4413      	add	r3, r2
 800da1a:	687a      	ldr	r2, [r7, #4]
 800da1c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800da1e:	e006      	b.n	800da2e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	3301      	adds	r3, #1
 800da24:	60fb      	str	r3, [r7, #12]
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	2b07      	cmp	r3, #7
 800da2a:	d9e7      	bls.n	800d9fc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800da2c:	bf00      	nop
 800da2e:	bf00      	nop
 800da30:	3714      	adds	r7, #20
 800da32:	46bd      	mov	sp, r7
 800da34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da38:	4770      	bx	lr
 800da3a:	bf00      	nop
 800da3c:	20001218 	.word	0x20001218

0800da40 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800da40:	b580      	push	{r7, lr}
 800da42:	b086      	sub	sp, #24
 800da44:	af00      	add	r7, sp, #0
 800da46:	60f8      	str	r0, [r7, #12]
 800da48:	60b9      	str	r1, [r7, #8]
 800da4a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800da4c:	68fb      	ldr	r3, [r7, #12]
 800da4e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800da50:	f001 fee2 	bl	800f818 <vPortEnterCritical>
 800da54:	697b      	ldr	r3, [r7, #20]
 800da56:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800da5a:	b25b      	sxtb	r3, r3
 800da5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da60:	d103      	bne.n	800da6a <vQueueWaitForMessageRestricted+0x2a>
 800da62:	697b      	ldr	r3, [r7, #20]
 800da64:	2200      	movs	r2, #0
 800da66:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800da6a:	697b      	ldr	r3, [r7, #20]
 800da6c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800da70:	b25b      	sxtb	r3, r3
 800da72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da76:	d103      	bne.n	800da80 <vQueueWaitForMessageRestricted+0x40>
 800da78:	697b      	ldr	r3, [r7, #20]
 800da7a:	2200      	movs	r2, #0
 800da7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800da80:	f001 fefc 	bl	800f87c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800da84:	697b      	ldr	r3, [r7, #20]
 800da86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d106      	bne.n	800da9a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800da8c:	697b      	ldr	r3, [r7, #20]
 800da8e:	3324      	adds	r3, #36	@ 0x24
 800da90:	687a      	ldr	r2, [r7, #4]
 800da92:	68b9      	ldr	r1, [r7, #8]
 800da94:	4618      	mov	r0, r3
 800da96:	f000 fcf7 	bl	800e488 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800da9a:	6978      	ldr	r0, [r7, #20]
 800da9c:	f7ff ff26 	bl	800d8ec <prvUnlockQueue>
	}
 800daa0:	bf00      	nop
 800daa2:	3718      	adds	r7, #24
 800daa4:	46bd      	mov	sp, r7
 800daa6:	bd80      	pop	{r7, pc}

0800daa8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800daa8:	b580      	push	{r7, lr}
 800daaa:	b08e      	sub	sp, #56	@ 0x38
 800daac:	af04      	add	r7, sp, #16
 800daae:	60f8      	str	r0, [r7, #12]
 800dab0:	60b9      	str	r1, [r7, #8]
 800dab2:	607a      	str	r2, [r7, #4]
 800dab4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800dab6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d10b      	bne.n	800dad4 <xTaskCreateStatic+0x2c>
	__asm volatile
 800dabc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dac0:	f383 8811 	msr	BASEPRI, r3
 800dac4:	f3bf 8f6f 	isb	sy
 800dac8:	f3bf 8f4f 	dsb	sy
 800dacc:	623b      	str	r3, [r7, #32]
}
 800dace:	bf00      	nop
 800dad0:	bf00      	nop
 800dad2:	e7fd      	b.n	800dad0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800dad4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d10b      	bne.n	800daf2 <xTaskCreateStatic+0x4a>
	__asm volatile
 800dada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dade:	f383 8811 	msr	BASEPRI, r3
 800dae2:	f3bf 8f6f 	isb	sy
 800dae6:	f3bf 8f4f 	dsb	sy
 800daea:	61fb      	str	r3, [r7, #28]
}
 800daec:	bf00      	nop
 800daee:	bf00      	nop
 800daf0:	e7fd      	b.n	800daee <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800daf2:	235c      	movs	r3, #92	@ 0x5c
 800daf4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800daf6:	693b      	ldr	r3, [r7, #16]
 800daf8:	2b5c      	cmp	r3, #92	@ 0x5c
 800dafa:	d00b      	beq.n	800db14 <xTaskCreateStatic+0x6c>
	__asm volatile
 800dafc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db00:	f383 8811 	msr	BASEPRI, r3
 800db04:	f3bf 8f6f 	isb	sy
 800db08:	f3bf 8f4f 	dsb	sy
 800db0c:	61bb      	str	r3, [r7, #24]
}
 800db0e:	bf00      	nop
 800db10:	bf00      	nop
 800db12:	e7fd      	b.n	800db10 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800db14:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800db16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d01e      	beq.n	800db5a <xTaskCreateStatic+0xb2>
 800db1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d01b      	beq.n	800db5a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800db22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db24:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800db26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db28:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800db2a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800db2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db2e:	2202      	movs	r2, #2
 800db30:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800db34:	2300      	movs	r3, #0
 800db36:	9303      	str	r3, [sp, #12]
 800db38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db3a:	9302      	str	r3, [sp, #8]
 800db3c:	f107 0314 	add.w	r3, r7, #20
 800db40:	9301      	str	r3, [sp, #4]
 800db42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db44:	9300      	str	r3, [sp, #0]
 800db46:	683b      	ldr	r3, [r7, #0]
 800db48:	687a      	ldr	r2, [r7, #4]
 800db4a:	68b9      	ldr	r1, [r7, #8]
 800db4c:	68f8      	ldr	r0, [r7, #12]
 800db4e:	f000 f850 	bl	800dbf2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800db52:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800db54:	f000 f8de 	bl	800dd14 <prvAddNewTaskToReadyList>
 800db58:	e001      	b.n	800db5e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800db5a:	2300      	movs	r3, #0
 800db5c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800db5e:	697b      	ldr	r3, [r7, #20]
	}
 800db60:	4618      	mov	r0, r3
 800db62:	3728      	adds	r7, #40	@ 0x28
 800db64:	46bd      	mov	sp, r7
 800db66:	bd80      	pop	{r7, pc}

0800db68 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800db68:	b580      	push	{r7, lr}
 800db6a:	b08c      	sub	sp, #48	@ 0x30
 800db6c:	af04      	add	r7, sp, #16
 800db6e:	60f8      	str	r0, [r7, #12]
 800db70:	60b9      	str	r1, [r7, #8]
 800db72:	603b      	str	r3, [r7, #0]
 800db74:	4613      	mov	r3, r2
 800db76:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800db78:	88fb      	ldrh	r3, [r7, #6]
 800db7a:	009b      	lsls	r3, r3, #2
 800db7c:	4618      	mov	r0, r3
 800db7e:	f001 ff6d 	bl	800fa5c <pvPortMalloc>
 800db82:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800db84:	697b      	ldr	r3, [r7, #20]
 800db86:	2b00      	cmp	r3, #0
 800db88:	d00e      	beq.n	800dba8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800db8a:	205c      	movs	r0, #92	@ 0x5c
 800db8c:	f001 ff66 	bl	800fa5c <pvPortMalloc>
 800db90:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800db92:	69fb      	ldr	r3, [r7, #28]
 800db94:	2b00      	cmp	r3, #0
 800db96:	d003      	beq.n	800dba0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800db98:	69fb      	ldr	r3, [r7, #28]
 800db9a:	697a      	ldr	r2, [r7, #20]
 800db9c:	631a      	str	r2, [r3, #48]	@ 0x30
 800db9e:	e005      	b.n	800dbac <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800dba0:	6978      	ldr	r0, [r7, #20]
 800dba2:	f002 f829 	bl	800fbf8 <vPortFree>
 800dba6:	e001      	b.n	800dbac <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800dba8:	2300      	movs	r3, #0
 800dbaa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800dbac:	69fb      	ldr	r3, [r7, #28]
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	d017      	beq.n	800dbe2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800dbb2:	69fb      	ldr	r3, [r7, #28]
 800dbb4:	2200      	movs	r2, #0
 800dbb6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800dbba:	88fa      	ldrh	r2, [r7, #6]
 800dbbc:	2300      	movs	r3, #0
 800dbbe:	9303      	str	r3, [sp, #12]
 800dbc0:	69fb      	ldr	r3, [r7, #28]
 800dbc2:	9302      	str	r3, [sp, #8]
 800dbc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbc6:	9301      	str	r3, [sp, #4]
 800dbc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbca:	9300      	str	r3, [sp, #0]
 800dbcc:	683b      	ldr	r3, [r7, #0]
 800dbce:	68b9      	ldr	r1, [r7, #8]
 800dbd0:	68f8      	ldr	r0, [r7, #12]
 800dbd2:	f000 f80e 	bl	800dbf2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800dbd6:	69f8      	ldr	r0, [r7, #28]
 800dbd8:	f000 f89c 	bl	800dd14 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800dbdc:	2301      	movs	r3, #1
 800dbde:	61bb      	str	r3, [r7, #24]
 800dbe0:	e002      	b.n	800dbe8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800dbe2:	f04f 33ff 	mov.w	r3, #4294967295
 800dbe6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800dbe8:	69bb      	ldr	r3, [r7, #24]
	}
 800dbea:	4618      	mov	r0, r3
 800dbec:	3720      	adds	r7, #32
 800dbee:	46bd      	mov	sp, r7
 800dbf0:	bd80      	pop	{r7, pc}

0800dbf2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800dbf2:	b580      	push	{r7, lr}
 800dbf4:	b088      	sub	sp, #32
 800dbf6:	af00      	add	r7, sp, #0
 800dbf8:	60f8      	str	r0, [r7, #12]
 800dbfa:	60b9      	str	r1, [r7, #8]
 800dbfc:	607a      	str	r2, [r7, #4]
 800dbfe:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800dc00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc02:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	009b      	lsls	r3, r3, #2
 800dc08:	461a      	mov	r2, r3
 800dc0a:	21a5      	movs	r1, #165	@ 0xa5
 800dc0c:	f003 feeb 	bl	80119e6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800dc10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc12:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800dc1a:	3b01      	subs	r3, #1
 800dc1c:	009b      	lsls	r3, r3, #2
 800dc1e:	4413      	add	r3, r2
 800dc20:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800dc22:	69bb      	ldr	r3, [r7, #24]
 800dc24:	f023 0307 	bic.w	r3, r3, #7
 800dc28:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800dc2a:	69bb      	ldr	r3, [r7, #24]
 800dc2c:	f003 0307 	and.w	r3, r3, #7
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d00b      	beq.n	800dc4c <prvInitialiseNewTask+0x5a>
	__asm volatile
 800dc34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc38:	f383 8811 	msr	BASEPRI, r3
 800dc3c:	f3bf 8f6f 	isb	sy
 800dc40:	f3bf 8f4f 	dsb	sy
 800dc44:	617b      	str	r3, [r7, #20]
}
 800dc46:	bf00      	nop
 800dc48:	bf00      	nop
 800dc4a:	e7fd      	b.n	800dc48 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800dc4c:	68bb      	ldr	r3, [r7, #8]
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d01f      	beq.n	800dc92 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800dc52:	2300      	movs	r3, #0
 800dc54:	61fb      	str	r3, [r7, #28]
 800dc56:	e012      	b.n	800dc7e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800dc58:	68ba      	ldr	r2, [r7, #8]
 800dc5a:	69fb      	ldr	r3, [r7, #28]
 800dc5c:	4413      	add	r3, r2
 800dc5e:	7819      	ldrb	r1, [r3, #0]
 800dc60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dc62:	69fb      	ldr	r3, [r7, #28]
 800dc64:	4413      	add	r3, r2
 800dc66:	3334      	adds	r3, #52	@ 0x34
 800dc68:	460a      	mov	r2, r1
 800dc6a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800dc6c:	68ba      	ldr	r2, [r7, #8]
 800dc6e:	69fb      	ldr	r3, [r7, #28]
 800dc70:	4413      	add	r3, r2
 800dc72:	781b      	ldrb	r3, [r3, #0]
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d006      	beq.n	800dc86 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800dc78:	69fb      	ldr	r3, [r7, #28]
 800dc7a:	3301      	adds	r3, #1
 800dc7c:	61fb      	str	r3, [r7, #28]
 800dc7e:	69fb      	ldr	r3, [r7, #28]
 800dc80:	2b0f      	cmp	r3, #15
 800dc82:	d9e9      	bls.n	800dc58 <prvInitialiseNewTask+0x66>
 800dc84:	e000      	b.n	800dc88 <prvInitialiseNewTask+0x96>
			{
				break;
 800dc86:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800dc88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc8a:	2200      	movs	r2, #0
 800dc8c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800dc90:	e003      	b.n	800dc9a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800dc92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc94:	2200      	movs	r2, #0
 800dc96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800dc9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc9c:	2b37      	cmp	r3, #55	@ 0x37
 800dc9e:	d901      	bls.n	800dca4 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800dca0:	2337      	movs	r3, #55	@ 0x37
 800dca2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800dca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dca6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dca8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800dcaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dcae:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800dcb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcb2:	2200      	movs	r2, #0
 800dcb4:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800dcb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcb8:	3304      	adds	r3, #4
 800dcba:	4618      	mov	r0, r3
 800dcbc:	f7fe fec8 	bl	800ca50 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800dcc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcc2:	3318      	adds	r3, #24
 800dcc4:	4618      	mov	r0, r3
 800dcc6:	f7fe fec3 	bl	800ca50 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800dcca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dccc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dcce:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dcd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcd2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800dcd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcd8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800dcda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcdc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dcde:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800dce0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dce2:	2200      	movs	r2, #0
 800dce4:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800dce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dce8:	2200      	movs	r2, #0
 800dcea:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800dcee:	683a      	ldr	r2, [r7, #0]
 800dcf0:	68f9      	ldr	r1, [r7, #12]
 800dcf2:	69b8      	ldr	r0, [r7, #24]
 800dcf4:	f001 fc5c 	bl	800f5b0 <pxPortInitialiseStack>
 800dcf8:	4602      	mov	r2, r0
 800dcfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcfc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800dcfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d002      	beq.n	800dd0a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800dd04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dd08:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800dd0a:	bf00      	nop
 800dd0c:	3720      	adds	r7, #32
 800dd0e:	46bd      	mov	sp, r7
 800dd10:	bd80      	pop	{r7, pc}
	...

0800dd14 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800dd14:	b580      	push	{r7, lr}
 800dd16:	b082      	sub	sp, #8
 800dd18:	af00      	add	r7, sp, #0
 800dd1a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800dd1c:	f001 fd7c 	bl	800f818 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800dd20:	4b2d      	ldr	r3, [pc, #180]	@ (800ddd8 <prvAddNewTaskToReadyList+0xc4>)
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	3301      	adds	r3, #1
 800dd26:	4a2c      	ldr	r2, [pc, #176]	@ (800ddd8 <prvAddNewTaskToReadyList+0xc4>)
 800dd28:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800dd2a:	4b2c      	ldr	r3, [pc, #176]	@ (800dddc <prvAddNewTaskToReadyList+0xc8>)
 800dd2c:	681b      	ldr	r3, [r3, #0]
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d109      	bne.n	800dd46 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800dd32:	4a2a      	ldr	r2, [pc, #168]	@ (800dddc <prvAddNewTaskToReadyList+0xc8>)
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800dd38:	4b27      	ldr	r3, [pc, #156]	@ (800ddd8 <prvAddNewTaskToReadyList+0xc4>)
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	2b01      	cmp	r3, #1
 800dd3e:	d110      	bne.n	800dd62 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800dd40:	f000 fd34 	bl	800e7ac <prvInitialiseTaskLists>
 800dd44:	e00d      	b.n	800dd62 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800dd46:	4b26      	ldr	r3, [pc, #152]	@ (800dde0 <prvAddNewTaskToReadyList+0xcc>)
 800dd48:	681b      	ldr	r3, [r3, #0]
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d109      	bne.n	800dd62 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800dd4e:	4b23      	ldr	r3, [pc, #140]	@ (800dddc <prvAddNewTaskToReadyList+0xc8>)
 800dd50:	681b      	ldr	r3, [r3, #0]
 800dd52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd58:	429a      	cmp	r2, r3
 800dd5a:	d802      	bhi.n	800dd62 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800dd5c:	4a1f      	ldr	r2, [pc, #124]	@ (800dddc <prvAddNewTaskToReadyList+0xc8>)
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800dd62:	4b20      	ldr	r3, [pc, #128]	@ (800dde4 <prvAddNewTaskToReadyList+0xd0>)
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	3301      	adds	r3, #1
 800dd68:	4a1e      	ldr	r2, [pc, #120]	@ (800dde4 <prvAddNewTaskToReadyList+0xd0>)
 800dd6a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800dd6c:	4b1d      	ldr	r3, [pc, #116]	@ (800dde4 <prvAddNewTaskToReadyList+0xd0>)
 800dd6e:	681a      	ldr	r2, [r3, #0]
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dd78:	4b1b      	ldr	r3, [pc, #108]	@ (800dde8 <prvAddNewTaskToReadyList+0xd4>)
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	429a      	cmp	r2, r3
 800dd7e:	d903      	bls.n	800dd88 <prvAddNewTaskToReadyList+0x74>
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd84:	4a18      	ldr	r2, [pc, #96]	@ (800dde8 <prvAddNewTaskToReadyList+0xd4>)
 800dd86:	6013      	str	r3, [r2, #0]
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dd8c:	4613      	mov	r3, r2
 800dd8e:	009b      	lsls	r3, r3, #2
 800dd90:	4413      	add	r3, r2
 800dd92:	009b      	lsls	r3, r3, #2
 800dd94:	4a15      	ldr	r2, [pc, #84]	@ (800ddec <prvAddNewTaskToReadyList+0xd8>)
 800dd96:	441a      	add	r2, r3
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	3304      	adds	r3, #4
 800dd9c:	4619      	mov	r1, r3
 800dd9e:	4610      	mov	r0, r2
 800dda0:	f7fe fe63 	bl	800ca6a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800dda4:	f001 fd6a 	bl	800f87c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800dda8:	4b0d      	ldr	r3, [pc, #52]	@ (800dde0 <prvAddNewTaskToReadyList+0xcc>)
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d00e      	beq.n	800ddce <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ddb0:	4b0a      	ldr	r3, [pc, #40]	@ (800dddc <prvAddNewTaskToReadyList+0xc8>)
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddba:	429a      	cmp	r2, r3
 800ddbc:	d207      	bcs.n	800ddce <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ddbe:	4b0c      	ldr	r3, [pc, #48]	@ (800ddf0 <prvAddNewTaskToReadyList+0xdc>)
 800ddc0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ddc4:	601a      	str	r2, [r3, #0]
 800ddc6:	f3bf 8f4f 	dsb	sy
 800ddca:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ddce:	bf00      	nop
 800ddd0:	3708      	adds	r7, #8
 800ddd2:	46bd      	mov	sp, r7
 800ddd4:	bd80      	pop	{r7, pc}
 800ddd6:	bf00      	nop
 800ddd8:	2000172c 	.word	0x2000172c
 800dddc:	20001258 	.word	0x20001258
 800dde0:	20001738 	.word	0x20001738
 800dde4:	20001748 	.word	0x20001748
 800dde8:	20001734 	.word	0x20001734
 800ddec:	2000125c 	.word	0x2000125c
 800ddf0:	e000ed04 	.word	0xe000ed04

0800ddf4 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800ddf4:	b580      	push	{r7, lr}
 800ddf6:	b084      	sub	sp, #16
 800ddf8:	af00      	add	r7, sp, #0
 800ddfa:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800ddfc:	f001 fd0c 	bl	800f818 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	2b00      	cmp	r3, #0
 800de04:	d102      	bne.n	800de0c <vTaskDelete+0x18>
 800de06:	4b2d      	ldr	r3, [pc, #180]	@ (800debc <vTaskDelete+0xc8>)
 800de08:	681b      	ldr	r3, [r3, #0]
 800de0a:	e000      	b.n	800de0e <vTaskDelete+0x1a>
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	3304      	adds	r3, #4
 800de14:	4618      	mov	r0, r3
 800de16:	f7fe fe85 	bl	800cb24 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800de1a:	68fb      	ldr	r3, [r7, #12]
 800de1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d004      	beq.n	800de2c <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	3318      	adds	r3, #24
 800de26:	4618      	mov	r0, r3
 800de28:	f7fe fe7c 	bl	800cb24 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800de2c:	4b24      	ldr	r3, [pc, #144]	@ (800dec0 <vTaskDelete+0xcc>)
 800de2e:	681b      	ldr	r3, [r3, #0]
 800de30:	3301      	adds	r3, #1
 800de32:	4a23      	ldr	r2, [pc, #140]	@ (800dec0 <vTaskDelete+0xcc>)
 800de34:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800de36:	4b21      	ldr	r3, [pc, #132]	@ (800debc <vTaskDelete+0xc8>)
 800de38:	681b      	ldr	r3, [r3, #0]
 800de3a:	68fa      	ldr	r2, [r7, #12]
 800de3c:	429a      	cmp	r2, r3
 800de3e:	d10b      	bne.n	800de58 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	3304      	adds	r3, #4
 800de44:	4619      	mov	r1, r3
 800de46:	481f      	ldr	r0, [pc, #124]	@ (800dec4 <vTaskDelete+0xd0>)
 800de48:	f7fe fe0f 	bl	800ca6a <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800de4c:	4b1e      	ldr	r3, [pc, #120]	@ (800dec8 <vTaskDelete+0xd4>)
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	3301      	adds	r3, #1
 800de52:	4a1d      	ldr	r2, [pc, #116]	@ (800dec8 <vTaskDelete+0xd4>)
 800de54:	6013      	str	r3, [r2, #0]
 800de56:	e009      	b.n	800de6c <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800de58:	4b1c      	ldr	r3, [pc, #112]	@ (800decc <vTaskDelete+0xd8>)
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	3b01      	subs	r3, #1
 800de5e:	4a1b      	ldr	r2, [pc, #108]	@ (800decc <vTaskDelete+0xd8>)
 800de60:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 800de62:	68f8      	ldr	r0, [r7, #12]
 800de64:	f000 fd10 	bl	800e888 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800de68:	f000 fd3e 	bl	800e8e8 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800de6c:	f001 fd06 	bl	800f87c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800de70:	4b17      	ldr	r3, [pc, #92]	@ (800ded0 <vTaskDelete+0xdc>)
 800de72:	681b      	ldr	r3, [r3, #0]
 800de74:	2b00      	cmp	r3, #0
 800de76:	d01c      	beq.n	800deb2 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 800de78:	4b10      	ldr	r3, [pc, #64]	@ (800debc <vTaskDelete+0xc8>)
 800de7a:	681b      	ldr	r3, [r3, #0]
 800de7c:	68fa      	ldr	r2, [r7, #12]
 800de7e:	429a      	cmp	r2, r3
 800de80:	d117      	bne.n	800deb2 <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800de82:	4b14      	ldr	r3, [pc, #80]	@ (800ded4 <vTaskDelete+0xe0>)
 800de84:	681b      	ldr	r3, [r3, #0]
 800de86:	2b00      	cmp	r3, #0
 800de88:	d00b      	beq.n	800dea2 <vTaskDelete+0xae>
	__asm volatile
 800de8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de8e:	f383 8811 	msr	BASEPRI, r3
 800de92:	f3bf 8f6f 	isb	sy
 800de96:	f3bf 8f4f 	dsb	sy
 800de9a:	60bb      	str	r3, [r7, #8]
}
 800de9c:	bf00      	nop
 800de9e:	bf00      	nop
 800dea0:	e7fd      	b.n	800de9e <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 800dea2:	4b0d      	ldr	r3, [pc, #52]	@ (800ded8 <vTaskDelete+0xe4>)
 800dea4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dea8:	601a      	str	r2, [r3, #0]
 800deaa:	f3bf 8f4f 	dsb	sy
 800deae:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800deb2:	bf00      	nop
 800deb4:	3710      	adds	r7, #16
 800deb6:	46bd      	mov	sp, r7
 800deb8:	bd80      	pop	{r7, pc}
 800deba:	bf00      	nop
 800debc:	20001258 	.word	0x20001258
 800dec0:	20001748 	.word	0x20001748
 800dec4:	20001700 	.word	0x20001700
 800dec8:	20001714 	.word	0x20001714
 800decc:	2000172c 	.word	0x2000172c
 800ded0:	20001738 	.word	0x20001738
 800ded4:	20001754 	.word	0x20001754
 800ded8:	e000ed04 	.word	0xe000ed04

0800dedc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800dedc:	b580      	push	{r7, lr}
 800dede:	b084      	sub	sp, #16
 800dee0:	af00      	add	r7, sp, #0
 800dee2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800dee4:	2300      	movs	r3, #0
 800dee6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	2b00      	cmp	r3, #0
 800deec:	d018      	beq.n	800df20 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800deee:	4b14      	ldr	r3, [pc, #80]	@ (800df40 <vTaskDelay+0x64>)
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	2b00      	cmp	r3, #0
 800def4:	d00b      	beq.n	800df0e <vTaskDelay+0x32>
	__asm volatile
 800def6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800defa:	f383 8811 	msr	BASEPRI, r3
 800defe:	f3bf 8f6f 	isb	sy
 800df02:	f3bf 8f4f 	dsb	sy
 800df06:	60bb      	str	r3, [r7, #8]
}
 800df08:	bf00      	nop
 800df0a:	bf00      	nop
 800df0c:	e7fd      	b.n	800df0a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800df0e:	f000 f883 	bl	800e018 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800df12:	2100      	movs	r1, #0
 800df14:	6878      	ldr	r0, [r7, #4]
 800df16:	f000 febd 	bl	800ec94 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800df1a:	f000 f88b 	bl	800e034 <xTaskResumeAll>
 800df1e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	2b00      	cmp	r3, #0
 800df24:	d107      	bne.n	800df36 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800df26:	4b07      	ldr	r3, [pc, #28]	@ (800df44 <vTaskDelay+0x68>)
 800df28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800df2c:	601a      	str	r2, [r3, #0]
 800df2e:	f3bf 8f4f 	dsb	sy
 800df32:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800df36:	bf00      	nop
 800df38:	3710      	adds	r7, #16
 800df3a:	46bd      	mov	sp, r7
 800df3c:	bd80      	pop	{r7, pc}
 800df3e:	bf00      	nop
 800df40:	20001754 	.word	0x20001754
 800df44:	e000ed04 	.word	0xe000ed04

0800df48 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800df48:	b580      	push	{r7, lr}
 800df4a:	b08a      	sub	sp, #40	@ 0x28
 800df4c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800df4e:	2300      	movs	r3, #0
 800df50:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800df52:	2300      	movs	r3, #0
 800df54:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800df56:	463a      	mov	r2, r7
 800df58:	1d39      	adds	r1, r7, #4
 800df5a:	f107 0308 	add.w	r3, r7, #8
 800df5e:	4618      	mov	r0, r3
 800df60:	f7fe faae 	bl	800c4c0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800df64:	6839      	ldr	r1, [r7, #0]
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	68ba      	ldr	r2, [r7, #8]
 800df6a:	9202      	str	r2, [sp, #8]
 800df6c:	9301      	str	r3, [sp, #4]
 800df6e:	2300      	movs	r3, #0
 800df70:	9300      	str	r3, [sp, #0]
 800df72:	2300      	movs	r3, #0
 800df74:	460a      	mov	r2, r1
 800df76:	4922      	ldr	r1, [pc, #136]	@ (800e000 <vTaskStartScheduler+0xb8>)
 800df78:	4822      	ldr	r0, [pc, #136]	@ (800e004 <vTaskStartScheduler+0xbc>)
 800df7a:	f7ff fd95 	bl	800daa8 <xTaskCreateStatic>
 800df7e:	4603      	mov	r3, r0
 800df80:	4a21      	ldr	r2, [pc, #132]	@ (800e008 <vTaskStartScheduler+0xc0>)
 800df82:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800df84:	4b20      	ldr	r3, [pc, #128]	@ (800e008 <vTaskStartScheduler+0xc0>)
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	2b00      	cmp	r3, #0
 800df8a:	d002      	beq.n	800df92 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800df8c:	2301      	movs	r3, #1
 800df8e:	617b      	str	r3, [r7, #20]
 800df90:	e001      	b.n	800df96 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800df92:	2300      	movs	r3, #0
 800df94:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800df96:	697b      	ldr	r3, [r7, #20]
 800df98:	2b01      	cmp	r3, #1
 800df9a:	d102      	bne.n	800dfa2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800df9c:	f000 fece 	bl	800ed3c <xTimerCreateTimerTask>
 800dfa0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800dfa2:	697b      	ldr	r3, [r7, #20]
 800dfa4:	2b01      	cmp	r3, #1
 800dfa6:	d116      	bne.n	800dfd6 <vTaskStartScheduler+0x8e>
	__asm volatile
 800dfa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dfac:	f383 8811 	msr	BASEPRI, r3
 800dfb0:	f3bf 8f6f 	isb	sy
 800dfb4:	f3bf 8f4f 	dsb	sy
 800dfb8:	613b      	str	r3, [r7, #16]
}
 800dfba:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800dfbc:	4b13      	ldr	r3, [pc, #76]	@ (800e00c <vTaskStartScheduler+0xc4>)
 800dfbe:	f04f 32ff 	mov.w	r2, #4294967295
 800dfc2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800dfc4:	4b12      	ldr	r3, [pc, #72]	@ (800e010 <vTaskStartScheduler+0xc8>)
 800dfc6:	2201      	movs	r2, #1
 800dfc8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800dfca:	4b12      	ldr	r3, [pc, #72]	@ (800e014 <vTaskStartScheduler+0xcc>)
 800dfcc:	2200      	movs	r2, #0
 800dfce:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800dfd0:	f001 fb7e 	bl	800f6d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800dfd4:	e00f      	b.n	800dff6 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800dfd6:	697b      	ldr	r3, [r7, #20]
 800dfd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dfdc:	d10b      	bne.n	800dff6 <vTaskStartScheduler+0xae>
	__asm volatile
 800dfde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dfe2:	f383 8811 	msr	BASEPRI, r3
 800dfe6:	f3bf 8f6f 	isb	sy
 800dfea:	f3bf 8f4f 	dsb	sy
 800dfee:	60fb      	str	r3, [r7, #12]
}
 800dff0:	bf00      	nop
 800dff2:	bf00      	nop
 800dff4:	e7fd      	b.n	800dff2 <vTaskStartScheduler+0xaa>
}
 800dff6:	bf00      	nop
 800dff8:	3718      	adds	r7, #24
 800dffa:	46bd      	mov	sp, r7
 800dffc:	bd80      	pop	{r7, pc}
 800dffe:	bf00      	nop
 800e000:	08015bd8 	.word	0x08015bd8
 800e004:	0800e77d 	.word	0x0800e77d
 800e008:	20001750 	.word	0x20001750
 800e00c:	2000174c 	.word	0x2000174c
 800e010:	20001738 	.word	0x20001738
 800e014:	20001730 	.word	0x20001730

0800e018 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e018:	b480      	push	{r7}
 800e01a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800e01c:	4b04      	ldr	r3, [pc, #16]	@ (800e030 <vTaskSuspendAll+0x18>)
 800e01e:	681b      	ldr	r3, [r3, #0]
 800e020:	3301      	adds	r3, #1
 800e022:	4a03      	ldr	r2, [pc, #12]	@ (800e030 <vTaskSuspendAll+0x18>)
 800e024:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800e026:	bf00      	nop
 800e028:	46bd      	mov	sp, r7
 800e02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e02e:	4770      	bx	lr
 800e030:	20001754 	.word	0x20001754

0800e034 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e034:	b580      	push	{r7, lr}
 800e036:	b084      	sub	sp, #16
 800e038:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e03a:	2300      	movs	r3, #0
 800e03c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e03e:	2300      	movs	r3, #0
 800e040:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e042:	4b42      	ldr	r3, [pc, #264]	@ (800e14c <xTaskResumeAll+0x118>)
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	2b00      	cmp	r3, #0
 800e048:	d10b      	bne.n	800e062 <xTaskResumeAll+0x2e>
	__asm volatile
 800e04a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e04e:	f383 8811 	msr	BASEPRI, r3
 800e052:	f3bf 8f6f 	isb	sy
 800e056:	f3bf 8f4f 	dsb	sy
 800e05a:	603b      	str	r3, [r7, #0]
}
 800e05c:	bf00      	nop
 800e05e:	bf00      	nop
 800e060:	e7fd      	b.n	800e05e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e062:	f001 fbd9 	bl	800f818 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e066:	4b39      	ldr	r3, [pc, #228]	@ (800e14c <xTaskResumeAll+0x118>)
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	3b01      	subs	r3, #1
 800e06c:	4a37      	ldr	r2, [pc, #220]	@ (800e14c <xTaskResumeAll+0x118>)
 800e06e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e070:	4b36      	ldr	r3, [pc, #216]	@ (800e14c <xTaskResumeAll+0x118>)
 800e072:	681b      	ldr	r3, [r3, #0]
 800e074:	2b00      	cmp	r3, #0
 800e076:	d162      	bne.n	800e13e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e078:	4b35      	ldr	r3, [pc, #212]	@ (800e150 <xTaskResumeAll+0x11c>)
 800e07a:	681b      	ldr	r3, [r3, #0]
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d05e      	beq.n	800e13e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e080:	e02f      	b.n	800e0e2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e082:	4b34      	ldr	r3, [pc, #208]	@ (800e154 <xTaskResumeAll+0x120>)
 800e084:	68db      	ldr	r3, [r3, #12]
 800e086:	68db      	ldr	r3, [r3, #12]
 800e088:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e08a:	68fb      	ldr	r3, [r7, #12]
 800e08c:	3318      	adds	r3, #24
 800e08e:	4618      	mov	r0, r3
 800e090:	f7fe fd48 	bl	800cb24 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	3304      	adds	r3, #4
 800e098:	4618      	mov	r0, r3
 800e09a:	f7fe fd43 	bl	800cb24 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e0a2:	4b2d      	ldr	r3, [pc, #180]	@ (800e158 <xTaskResumeAll+0x124>)
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	429a      	cmp	r2, r3
 800e0a8:	d903      	bls.n	800e0b2 <xTaskResumeAll+0x7e>
 800e0aa:	68fb      	ldr	r3, [r7, #12]
 800e0ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0ae:	4a2a      	ldr	r2, [pc, #168]	@ (800e158 <xTaskResumeAll+0x124>)
 800e0b0:	6013      	str	r3, [r2, #0]
 800e0b2:	68fb      	ldr	r3, [r7, #12]
 800e0b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e0b6:	4613      	mov	r3, r2
 800e0b8:	009b      	lsls	r3, r3, #2
 800e0ba:	4413      	add	r3, r2
 800e0bc:	009b      	lsls	r3, r3, #2
 800e0be:	4a27      	ldr	r2, [pc, #156]	@ (800e15c <xTaskResumeAll+0x128>)
 800e0c0:	441a      	add	r2, r3
 800e0c2:	68fb      	ldr	r3, [r7, #12]
 800e0c4:	3304      	adds	r3, #4
 800e0c6:	4619      	mov	r1, r3
 800e0c8:	4610      	mov	r0, r2
 800e0ca:	f7fe fcce 	bl	800ca6a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e0d2:	4b23      	ldr	r3, [pc, #140]	@ (800e160 <xTaskResumeAll+0x12c>)
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0d8:	429a      	cmp	r2, r3
 800e0da:	d302      	bcc.n	800e0e2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800e0dc:	4b21      	ldr	r3, [pc, #132]	@ (800e164 <xTaskResumeAll+0x130>)
 800e0de:	2201      	movs	r2, #1
 800e0e0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e0e2:	4b1c      	ldr	r3, [pc, #112]	@ (800e154 <xTaskResumeAll+0x120>)
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d1cb      	bne.n	800e082 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e0ea:	68fb      	ldr	r3, [r7, #12]
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d001      	beq.n	800e0f4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e0f0:	f000 fbfa 	bl	800e8e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e0f4:	4b1c      	ldr	r3, [pc, #112]	@ (800e168 <xTaskResumeAll+0x134>)
 800e0f6:	681b      	ldr	r3, [r3, #0]
 800e0f8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d010      	beq.n	800e122 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e100:	f000 f846 	bl	800e190 <xTaskIncrementTick>
 800e104:	4603      	mov	r3, r0
 800e106:	2b00      	cmp	r3, #0
 800e108:	d002      	beq.n	800e110 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800e10a:	4b16      	ldr	r3, [pc, #88]	@ (800e164 <xTaskResumeAll+0x130>)
 800e10c:	2201      	movs	r2, #1
 800e10e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	3b01      	subs	r3, #1
 800e114:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	2b00      	cmp	r3, #0
 800e11a:	d1f1      	bne.n	800e100 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800e11c:	4b12      	ldr	r3, [pc, #72]	@ (800e168 <xTaskResumeAll+0x134>)
 800e11e:	2200      	movs	r2, #0
 800e120:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e122:	4b10      	ldr	r3, [pc, #64]	@ (800e164 <xTaskResumeAll+0x130>)
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	2b00      	cmp	r3, #0
 800e128:	d009      	beq.n	800e13e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e12a:	2301      	movs	r3, #1
 800e12c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e12e:	4b0f      	ldr	r3, [pc, #60]	@ (800e16c <xTaskResumeAll+0x138>)
 800e130:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e134:	601a      	str	r2, [r3, #0]
 800e136:	f3bf 8f4f 	dsb	sy
 800e13a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e13e:	f001 fb9d 	bl	800f87c <vPortExitCritical>

	return xAlreadyYielded;
 800e142:	68bb      	ldr	r3, [r7, #8]
}
 800e144:	4618      	mov	r0, r3
 800e146:	3710      	adds	r7, #16
 800e148:	46bd      	mov	sp, r7
 800e14a:	bd80      	pop	{r7, pc}
 800e14c:	20001754 	.word	0x20001754
 800e150:	2000172c 	.word	0x2000172c
 800e154:	200016ec 	.word	0x200016ec
 800e158:	20001734 	.word	0x20001734
 800e15c:	2000125c 	.word	0x2000125c
 800e160:	20001258 	.word	0x20001258
 800e164:	20001740 	.word	0x20001740
 800e168:	2000173c 	.word	0x2000173c
 800e16c:	e000ed04 	.word	0xe000ed04

0800e170 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e170:	b480      	push	{r7}
 800e172:	b083      	sub	sp, #12
 800e174:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e176:	4b05      	ldr	r3, [pc, #20]	@ (800e18c <xTaskGetTickCount+0x1c>)
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e17c:	687b      	ldr	r3, [r7, #4]
}
 800e17e:	4618      	mov	r0, r3
 800e180:	370c      	adds	r7, #12
 800e182:	46bd      	mov	sp, r7
 800e184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e188:	4770      	bx	lr
 800e18a:	bf00      	nop
 800e18c:	20001730 	.word	0x20001730

0800e190 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e190:	b580      	push	{r7, lr}
 800e192:	b086      	sub	sp, #24
 800e194:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e196:	2300      	movs	r3, #0
 800e198:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e19a:	4b4f      	ldr	r3, [pc, #316]	@ (800e2d8 <xTaskIncrementTick+0x148>)
 800e19c:	681b      	ldr	r3, [r3, #0]
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	f040 8090 	bne.w	800e2c4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e1a4:	4b4d      	ldr	r3, [pc, #308]	@ (800e2dc <xTaskIncrementTick+0x14c>)
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	3301      	adds	r3, #1
 800e1aa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e1ac:	4a4b      	ldr	r2, [pc, #300]	@ (800e2dc <xTaskIncrementTick+0x14c>)
 800e1ae:	693b      	ldr	r3, [r7, #16]
 800e1b0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e1b2:	693b      	ldr	r3, [r7, #16]
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	d121      	bne.n	800e1fc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800e1b8:	4b49      	ldr	r3, [pc, #292]	@ (800e2e0 <xTaskIncrementTick+0x150>)
 800e1ba:	681b      	ldr	r3, [r3, #0]
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d00b      	beq.n	800e1da <xTaskIncrementTick+0x4a>
	__asm volatile
 800e1c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1c6:	f383 8811 	msr	BASEPRI, r3
 800e1ca:	f3bf 8f6f 	isb	sy
 800e1ce:	f3bf 8f4f 	dsb	sy
 800e1d2:	603b      	str	r3, [r7, #0]
}
 800e1d4:	bf00      	nop
 800e1d6:	bf00      	nop
 800e1d8:	e7fd      	b.n	800e1d6 <xTaskIncrementTick+0x46>
 800e1da:	4b41      	ldr	r3, [pc, #260]	@ (800e2e0 <xTaskIncrementTick+0x150>)
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	60fb      	str	r3, [r7, #12]
 800e1e0:	4b40      	ldr	r3, [pc, #256]	@ (800e2e4 <xTaskIncrementTick+0x154>)
 800e1e2:	681b      	ldr	r3, [r3, #0]
 800e1e4:	4a3e      	ldr	r2, [pc, #248]	@ (800e2e0 <xTaskIncrementTick+0x150>)
 800e1e6:	6013      	str	r3, [r2, #0]
 800e1e8:	4a3e      	ldr	r2, [pc, #248]	@ (800e2e4 <xTaskIncrementTick+0x154>)
 800e1ea:	68fb      	ldr	r3, [r7, #12]
 800e1ec:	6013      	str	r3, [r2, #0]
 800e1ee:	4b3e      	ldr	r3, [pc, #248]	@ (800e2e8 <xTaskIncrementTick+0x158>)
 800e1f0:	681b      	ldr	r3, [r3, #0]
 800e1f2:	3301      	adds	r3, #1
 800e1f4:	4a3c      	ldr	r2, [pc, #240]	@ (800e2e8 <xTaskIncrementTick+0x158>)
 800e1f6:	6013      	str	r3, [r2, #0]
 800e1f8:	f000 fb76 	bl	800e8e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e1fc:	4b3b      	ldr	r3, [pc, #236]	@ (800e2ec <xTaskIncrementTick+0x15c>)
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	693a      	ldr	r2, [r7, #16]
 800e202:	429a      	cmp	r2, r3
 800e204:	d349      	bcc.n	800e29a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e206:	4b36      	ldr	r3, [pc, #216]	@ (800e2e0 <xTaskIncrementTick+0x150>)
 800e208:	681b      	ldr	r3, [r3, #0]
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d104      	bne.n	800e21a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e210:	4b36      	ldr	r3, [pc, #216]	@ (800e2ec <xTaskIncrementTick+0x15c>)
 800e212:	f04f 32ff 	mov.w	r2, #4294967295
 800e216:	601a      	str	r2, [r3, #0]
					break;
 800e218:	e03f      	b.n	800e29a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e21a:	4b31      	ldr	r3, [pc, #196]	@ (800e2e0 <xTaskIncrementTick+0x150>)
 800e21c:	681b      	ldr	r3, [r3, #0]
 800e21e:	68db      	ldr	r3, [r3, #12]
 800e220:	68db      	ldr	r3, [r3, #12]
 800e222:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e224:	68bb      	ldr	r3, [r7, #8]
 800e226:	685b      	ldr	r3, [r3, #4]
 800e228:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e22a:	693a      	ldr	r2, [r7, #16]
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	429a      	cmp	r2, r3
 800e230:	d203      	bcs.n	800e23a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e232:	4a2e      	ldr	r2, [pc, #184]	@ (800e2ec <xTaskIncrementTick+0x15c>)
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e238:	e02f      	b.n	800e29a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e23a:	68bb      	ldr	r3, [r7, #8]
 800e23c:	3304      	adds	r3, #4
 800e23e:	4618      	mov	r0, r3
 800e240:	f7fe fc70 	bl	800cb24 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e244:	68bb      	ldr	r3, [r7, #8]
 800e246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d004      	beq.n	800e256 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e24c:	68bb      	ldr	r3, [r7, #8]
 800e24e:	3318      	adds	r3, #24
 800e250:	4618      	mov	r0, r3
 800e252:	f7fe fc67 	bl	800cb24 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e256:	68bb      	ldr	r3, [r7, #8]
 800e258:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e25a:	4b25      	ldr	r3, [pc, #148]	@ (800e2f0 <xTaskIncrementTick+0x160>)
 800e25c:	681b      	ldr	r3, [r3, #0]
 800e25e:	429a      	cmp	r2, r3
 800e260:	d903      	bls.n	800e26a <xTaskIncrementTick+0xda>
 800e262:	68bb      	ldr	r3, [r7, #8]
 800e264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e266:	4a22      	ldr	r2, [pc, #136]	@ (800e2f0 <xTaskIncrementTick+0x160>)
 800e268:	6013      	str	r3, [r2, #0]
 800e26a:	68bb      	ldr	r3, [r7, #8]
 800e26c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e26e:	4613      	mov	r3, r2
 800e270:	009b      	lsls	r3, r3, #2
 800e272:	4413      	add	r3, r2
 800e274:	009b      	lsls	r3, r3, #2
 800e276:	4a1f      	ldr	r2, [pc, #124]	@ (800e2f4 <xTaskIncrementTick+0x164>)
 800e278:	441a      	add	r2, r3
 800e27a:	68bb      	ldr	r3, [r7, #8]
 800e27c:	3304      	adds	r3, #4
 800e27e:	4619      	mov	r1, r3
 800e280:	4610      	mov	r0, r2
 800e282:	f7fe fbf2 	bl	800ca6a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e286:	68bb      	ldr	r3, [r7, #8]
 800e288:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e28a:	4b1b      	ldr	r3, [pc, #108]	@ (800e2f8 <xTaskIncrementTick+0x168>)
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e290:	429a      	cmp	r2, r3
 800e292:	d3b8      	bcc.n	800e206 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800e294:	2301      	movs	r3, #1
 800e296:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e298:	e7b5      	b.n	800e206 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e29a:	4b17      	ldr	r3, [pc, #92]	@ (800e2f8 <xTaskIncrementTick+0x168>)
 800e29c:	681b      	ldr	r3, [r3, #0]
 800e29e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e2a0:	4914      	ldr	r1, [pc, #80]	@ (800e2f4 <xTaskIncrementTick+0x164>)
 800e2a2:	4613      	mov	r3, r2
 800e2a4:	009b      	lsls	r3, r3, #2
 800e2a6:	4413      	add	r3, r2
 800e2a8:	009b      	lsls	r3, r3, #2
 800e2aa:	440b      	add	r3, r1
 800e2ac:	681b      	ldr	r3, [r3, #0]
 800e2ae:	2b01      	cmp	r3, #1
 800e2b0:	d901      	bls.n	800e2b6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800e2b2:	2301      	movs	r3, #1
 800e2b4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800e2b6:	4b11      	ldr	r3, [pc, #68]	@ (800e2fc <xTaskIncrementTick+0x16c>)
 800e2b8:	681b      	ldr	r3, [r3, #0]
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d007      	beq.n	800e2ce <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800e2be:	2301      	movs	r3, #1
 800e2c0:	617b      	str	r3, [r7, #20]
 800e2c2:	e004      	b.n	800e2ce <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800e2c4:	4b0e      	ldr	r3, [pc, #56]	@ (800e300 <xTaskIncrementTick+0x170>)
 800e2c6:	681b      	ldr	r3, [r3, #0]
 800e2c8:	3301      	adds	r3, #1
 800e2ca:	4a0d      	ldr	r2, [pc, #52]	@ (800e300 <xTaskIncrementTick+0x170>)
 800e2cc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800e2ce:	697b      	ldr	r3, [r7, #20]
}
 800e2d0:	4618      	mov	r0, r3
 800e2d2:	3718      	adds	r7, #24
 800e2d4:	46bd      	mov	sp, r7
 800e2d6:	bd80      	pop	{r7, pc}
 800e2d8:	20001754 	.word	0x20001754
 800e2dc:	20001730 	.word	0x20001730
 800e2e0:	200016e4 	.word	0x200016e4
 800e2e4:	200016e8 	.word	0x200016e8
 800e2e8:	20001744 	.word	0x20001744
 800e2ec:	2000174c 	.word	0x2000174c
 800e2f0:	20001734 	.word	0x20001734
 800e2f4:	2000125c 	.word	0x2000125c
 800e2f8:	20001258 	.word	0x20001258
 800e2fc:	20001740 	.word	0x20001740
 800e300:	2000173c 	.word	0x2000173c

0800e304 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e304:	b480      	push	{r7}
 800e306:	b085      	sub	sp, #20
 800e308:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e30a:	4b28      	ldr	r3, [pc, #160]	@ (800e3ac <vTaskSwitchContext+0xa8>)
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	2b00      	cmp	r3, #0
 800e310:	d003      	beq.n	800e31a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e312:	4b27      	ldr	r3, [pc, #156]	@ (800e3b0 <vTaskSwitchContext+0xac>)
 800e314:	2201      	movs	r2, #1
 800e316:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e318:	e042      	b.n	800e3a0 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800e31a:	4b25      	ldr	r3, [pc, #148]	@ (800e3b0 <vTaskSwitchContext+0xac>)
 800e31c:	2200      	movs	r2, #0
 800e31e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e320:	4b24      	ldr	r3, [pc, #144]	@ (800e3b4 <vTaskSwitchContext+0xb0>)
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	60fb      	str	r3, [r7, #12]
 800e326:	e011      	b.n	800e34c <vTaskSwitchContext+0x48>
 800e328:	68fb      	ldr	r3, [r7, #12]
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	d10b      	bne.n	800e346 <vTaskSwitchContext+0x42>
	__asm volatile
 800e32e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e332:	f383 8811 	msr	BASEPRI, r3
 800e336:	f3bf 8f6f 	isb	sy
 800e33a:	f3bf 8f4f 	dsb	sy
 800e33e:	607b      	str	r3, [r7, #4]
}
 800e340:	bf00      	nop
 800e342:	bf00      	nop
 800e344:	e7fd      	b.n	800e342 <vTaskSwitchContext+0x3e>
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	3b01      	subs	r3, #1
 800e34a:	60fb      	str	r3, [r7, #12]
 800e34c:	491a      	ldr	r1, [pc, #104]	@ (800e3b8 <vTaskSwitchContext+0xb4>)
 800e34e:	68fa      	ldr	r2, [r7, #12]
 800e350:	4613      	mov	r3, r2
 800e352:	009b      	lsls	r3, r3, #2
 800e354:	4413      	add	r3, r2
 800e356:	009b      	lsls	r3, r3, #2
 800e358:	440b      	add	r3, r1
 800e35a:	681b      	ldr	r3, [r3, #0]
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d0e3      	beq.n	800e328 <vTaskSwitchContext+0x24>
 800e360:	68fa      	ldr	r2, [r7, #12]
 800e362:	4613      	mov	r3, r2
 800e364:	009b      	lsls	r3, r3, #2
 800e366:	4413      	add	r3, r2
 800e368:	009b      	lsls	r3, r3, #2
 800e36a:	4a13      	ldr	r2, [pc, #76]	@ (800e3b8 <vTaskSwitchContext+0xb4>)
 800e36c:	4413      	add	r3, r2
 800e36e:	60bb      	str	r3, [r7, #8]
 800e370:	68bb      	ldr	r3, [r7, #8]
 800e372:	685b      	ldr	r3, [r3, #4]
 800e374:	685a      	ldr	r2, [r3, #4]
 800e376:	68bb      	ldr	r3, [r7, #8]
 800e378:	605a      	str	r2, [r3, #4]
 800e37a:	68bb      	ldr	r3, [r7, #8]
 800e37c:	685a      	ldr	r2, [r3, #4]
 800e37e:	68bb      	ldr	r3, [r7, #8]
 800e380:	3308      	adds	r3, #8
 800e382:	429a      	cmp	r2, r3
 800e384:	d104      	bne.n	800e390 <vTaskSwitchContext+0x8c>
 800e386:	68bb      	ldr	r3, [r7, #8]
 800e388:	685b      	ldr	r3, [r3, #4]
 800e38a:	685a      	ldr	r2, [r3, #4]
 800e38c:	68bb      	ldr	r3, [r7, #8]
 800e38e:	605a      	str	r2, [r3, #4]
 800e390:	68bb      	ldr	r3, [r7, #8]
 800e392:	685b      	ldr	r3, [r3, #4]
 800e394:	68db      	ldr	r3, [r3, #12]
 800e396:	4a09      	ldr	r2, [pc, #36]	@ (800e3bc <vTaskSwitchContext+0xb8>)
 800e398:	6013      	str	r3, [r2, #0]
 800e39a:	4a06      	ldr	r2, [pc, #24]	@ (800e3b4 <vTaskSwitchContext+0xb0>)
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	6013      	str	r3, [r2, #0]
}
 800e3a0:	bf00      	nop
 800e3a2:	3714      	adds	r7, #20
 800e3a4:	46bd      	mov	sp, r7
 800e3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3aa:	4770      	bx	lr
 800e3ac:	20001754 	.word	0x20001754
 800e3b0:	20001740 	.word	0x20001740
 800e3b4:	20001734 	.word	0x20001734
 800e3b8:	2000125c 	.word	0x2000125c
 800e3bc:	20001258 	.word	0x20001258

0800e3c0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e3c0:	b580      	push	{r7, lr}
 800e3c2:	b084      	sub	sp, #16
 800e3c4:	af00      	add	r7, sp, #0
 800e3c6:	6078      	str	r0, [r7, #4]
 800e3c8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e3ca:	687b      	ldr	r3, [r7, #4]
 800e3cc:	2b00      	cmp	r3, #0
 800e3ce:	d10b      	bne.n	800e3e8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800e3d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e3d4:	f383 8811 	msr	BASEPRI, r3
 800e3d8:	f3bf 8f6f 	isb	sy
 800e3dc:	f3bf 8f4f 	dsb	sy
 800e3e0:	60fb      	str	r3, [r7, #12]
}
 800e3e2:	bf00      	nop
 800e3e4:	bf00      	nop
 800e3e6:	e7fd      	b.n	800e3e4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e3e8:	4b07      	ldr	r3, [pc, #28]	@ (800e408 <vTaskPlaceOnEventList+0x48>)
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	3318      	adds	r3, #24
 800e3ee:	4619      	mov	r1, r3
 800e3f0:	6878      	ldr	r0, [r7, #4]
 800e3f2:	f7fe fb5e 	bl	800cab2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e3f6:	2101      	movs	r1, #1
 800e3f8:	6838      	ldr	r0, [r7, #0]
 800e3fa:	f000 fc4b 	bl	800ec94 <prvAddCurrentTaskToDelayedList>
}
 800e3fe:	bf00      	nop
 800e400:	3710      	adds	r7, #16
 800e402:	46bd      	mov	sp, r7
 800e404:	bd80      	pop	{r7, pc}
 800e406:	bf00      	nop
 800e408:	20001258 	.word	0x20001258

0800e40c <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 800e40c:	b580      	push	{r7, lr}
 800e40e:	b086      	sub	sp, #24
 800e410:	af00      	add	r7, sp, #0
 800e412:	60f8      	str	r0, [r7, #12]
 800e414:	60b9      	str	r1, [r7, #8]
 800e416:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d10b      	bne.n	800e436 <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 800e41e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e422:	f383 8811 	msr	BASEPRI, r3
 800e426:	f3bf 8f6f 	isb	sy
 800e42a:	f3bf 8f4f 	dsb	sy
 800e42e:	617b      	str	r3, [r7, #20]
}
 800e430:	bf00      	nop
 800e432:	bf00      	nop
 800e434:	e7fd      	b.n	800e432 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 800e436:	4b12      	ldr	r3, [pc, #72]	@ (800e480 <vTaskPlaceOnUnorderedEventList+0x74>)
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d10b      	bne.n	800e456 <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 800e43e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e442:	f383 8811 	msr	BASEPRI, r3
 800e446:	f3bf 8f6f 	isb	sy
 800e44a:	f3bf 8f4f 	dsb	sy
 800e44e:	613b      	str	r3, [r7, #16]
}
 800e450:	bf00      	nop
 800e452:	bf00      	nop
 800e454:	e7fd      	b.n	800e452 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800e456:	4b0b      	ldr	r3, [pc, #44]	@ (800e484 <vTaskPlaceOnUnorderedEventList+0x78>)
 800e458:	681b      	ldr	r3, [r3, #0]
 800e45a:	68ba      	ldr	r2, [r7, #8]
 800e45c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800e460:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e462:	4b08      	ldr	r3, [pc, #32]	@ (800e484 <vTaskPlaceOnUnorderedEventList+0x78>)
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	3318      	adds	r3, #24
 800e468:	4619      	mov	r1, r3
 800e46a:	68f8      	ldr	r0, [r7, #12]
 800e46c:	f7fe fafd 	bl	800ca6a <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e470:	2101      	movs	r1, #1
 800e472:	6878      	ldr	r0, [r7, #4]
 800e474:	f000 fc0e 	bl	800ec94 <prvAddCurrentTaskToDelayedList>
}
 800e478:	bf00      	nop
 800e47a:	3718      	adds	r7, #24
 800e47c:	46bd      	mov	sp, r7
 800e47e:	bd80      	pop	{r7, pc}
 800e480:	20001754 	.word	0x20001754
 800e484:	20001258 	.word	0x20001258

0800e488 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e488:	b580      	push	{r7, lr}
 800e48a:	b086      	sub	sp, #24
 800e48c:	af00      	add	r7, sp, #0
 800e48e:	60f8      	str	r0, [r7, #12]
 800e490:	60b9      	str	r1, [r7, #8]
 800e492:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e494:	68fb      	ldr	r3, [r7, #12]
 800e496:	2b00      	cmp	r3, #0
 800e498:	d10b      	bne.n	800e4b2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800e49a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e49e:	f383 8811 	msr	BASEPRI, r3
 800e4a2:	f3bf 8f6f 	isb	sy
 800e4a6:	f3bf 8f4f 	dsb	sy
 800e4aa:	617b      	str	r3, [r7, #20]
}
 800e4ac:	bf00      	nop
 800e4ae:	bf00      	nop
 800e4b0:	e7fd      	b.n	800e4ae <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e4b2:	4b0a      	ldr	r3, [pc, #40]	@ (800e4dc <vTaskPlaceOnEventListRestricted+0x54>)
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	3318      	adds	r3, #24
 800e4b8:	4619      	mov	r1, r3
 800e4ba:	68f8      	ldr	r0, [r7, #12]
 800e4bc:	f7fe fad5 	bl	800ca6a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d002      	beq.n	800e4cc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800e4c6:	f04f 33ff 	mov.w	r3, #4294967295
 800e4ca:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e4cc:	6879      	ldr	r1, [r7, #4]
 800e4ce:	68b8      	ldr	r0, [r7, #8]
 800e4d0:	f000 fbe0 	bl	800ec94 <prvAddCurrentTaskToDelayedList>
	}
 800e4d4:	bf00      	nop
 800e4d6:	3718      	adds	r7, #24
 800e4d8:	46bd      	mov	sp, r7
 800e4da:	bd80      	pop	{r7, pc}
 800e4dc:	20001258 	.word	0x20001258

0800e4e0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e4e0:	b580      	push	{r7, lr}
 800e4e2:	b086      	sub	sp, #24
 800e4e4:	af00      	add	r7, sp, #0
 800e4e6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	68db      	ldr	r3, [r3, #12]
 800e4ec:	68db      	ldr	r3, [r3, #12]
 800e4ee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e4f0:	693b      	ldr	r3, [r7, #16]
 800e4f2:	2b00      	cmp	r3, #0
 800e4f4:	d10b      	bne.n	800e50e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800e4f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e4fa:	f383 8811 	msr	BASEPRI, r3
 800e4fe:	f3bf 8f6f 	isb	sy
 800e502:	f3bf 8f4f 	dsb	sy
 800e506:	60fb      	str	r3, [r7, #12]
}
 800e508:	bf00      	nop
 800e50a:	bf00      	nop
 800e50c:	e7fd      	b.n	800e50a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e50e:	693b      	ldr	r3, [r7, #16]
 800e510:	3318      	adds	r3, #24
 800e512:	4618      	mov	r0, r3
 800e514:	f7fe fb06 	bl	800cb24 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e518:	4b1d      	ldr	r3, [pc, #116]	@ (800e590 <xTaskRemoveFromEventList+0xb0>)
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d11d      	bne.n	800e55c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e520:	693b      	ldr	r3, [r7, #16]
 800e522:	3304      	adds	r3, #4
 800e524:	4618      	mov	r0, r3
 800e526:	f7fe fafd 	bl	800cb24 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e52a:	693b      	ldr	r3, [r7, #16]
 800e52c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e52e:	4b19      	ldr	r3, [pc, #100]	@ (800e594 <xTaskRemoveFromEventList+0xb4>)
 800e530:	681b      	ldr	r3, [r3, #0]
 800e532:	429a      	cmp	r2, r3
 800e534:	d903      	bls.n	800e53e <xTaskRemoveFromEventList+0x5e>
 800e536:	693b      	ldr	r3, [r7, #16]
 800e538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e53a:	4a16      	ldr	r2, [pc, #88]	@ (800e594 <xTaskRemoveFromEventList+0xb4>)
 800e53c:	6013      	str	r3, [r2, #0]
 800e53e:	693b      	ldr	r3, [r7, #16]
 800e540:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e542:	4613      	mov	r3, r2
 800e544:	009b      	lsls	r3, r3, #2
 800e546:	4413      	add	r3, r2
 800e548:	009b      	lsls	r3, r3, #2
 800e54a:	4a13      	ldr	r2, [pc, #76]	@ (800e598 <xTaskRemoveFromEventList+0xb8>)
 800e54c:	441a      	add	r2, r3
 800e54e:	693b      	ldr	r3, [r7, #16]
 800e550:	3304      	adds	r3, #4
 800e552:	4619      	mov	r1, r3
 800e554:	4610      	mov	r0, r2
 800e556:	f7fe fa88 	bl	800ca6a <vListInsertEnd>
 800e55a:	e005      	b.n	800e568 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e55c:	693b      	ldr	r3, [r7, #16]
 800e55e:	3318      	adds	r3, #24
 800e560:	4619      	mov	r1, r3
 800e562:	480e      	ldr	r0, [pc, #56]	@ (800e59c <xTaskRemoveFromEventList+0xbc>)
 800e564:	f7fe fa81 	bl	800ca6a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e568:	693b      	ldr	r3, [r7, #16]
 800e56a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e56c:	4b0c      	ldr	r3, [pc, #48]	@ (800e5a0 <xTaskRemoveFromEventList+0xc0>)
 800e56e:	681b      	ldr	r3, [r3, #0]
 800e570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e572:	429a      	cmp	r2, r3
 800e574:	d905      	bls.n	800e582 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e576:	2301      	movs	r3, #1
 800e578:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e57a:	4b0a      	ldr	r3, [pc, #40]	@ (800e5a4 <xTaskRemoveFromEventList+0xc4>)
 800e57c:	2201      	movs	r2, #1
 800e57e:	601a      	str	r2, [r3, #0]
 800e580:	e001      	b.n	800e586 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800e582:	2300      	movs	r3, #0
 800e584:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e586:	697b      	ldr	r3, [r7, #20]
}
 800e588:	4618      	mov	r0, r3
 800e58a:	3718      	adds	r7, #24
 800e58c:	46bd      	mov	sp, r7
 800e58e:	bd80      	pop	{r7, pc}
 800e590:	20001754 	.word	0x20001754
 800e594:	20001734 	.word	0x20001734
 800e598:	2000125c 	.word	0x2000125c
 800e59c:	200016ec 	.word	0x200016ec
 800e5a0:	20001258 	.word	0x20001258
 800e5a4:	20001740 	.word	0x20001740

0800e5a8 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 800e5a8:	b580      	push	{r7, lr}
 800e5aa:	b086      	sub	sp, #24
 800e5ac:	af00      	add	r7, sp, #0
 800e5ae:	6078      	str	r0, [r7, #4]
 800e5b0:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 800e5b2:	4b2a      	ldr	r3, [pc, #168]	@ (800e65c <vTaskRemoveFromUnorderedEventList+0xb4>)
 800e5b4:	681b      	ldr	r3, [r3, #0]
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	d10b      	bne.n	800e5d2 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 800e5ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5be:	f383 8811 	msr	BASEPRI, r3
 800e5c2:	f3bf 8f6f 	isb	sy
 800e5c6:	f3bf 8f4f 	dsb	sy
 800e5ca:	613b      	str	r3, [r7, #16]
}
 800e5cc:	bf00      	nop
 800e5ce:	bf00      	nop
 800e5d0:	e7fd      	b.n	800e5ce <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800e5d2:	683b      	ldr	r3, [r7, #0]
 800e5d4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	68db      	ldr	r3, [r3, #12]
 800e5e0:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 800e5e2:	697b      	ldr	r3, [r7, #20]
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d10b      	bne.n	800e600 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 800e5e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5ec:	f383 8811 	msr	BASEPRI, r3
 800e5f0:	f3bf 8f6f 	isb	sy
 800e5f4:	f3bf 8f4f 	dsb	sy
 800e5f8:	60fb      	str	r3, [r7, #12]
}
 800e5fa:	bf00      	nop
 800e5fc:	bf00      	nop
 800e5fe:	e7fd      	b.n	800e5fc <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 800e600:	6878      	ldr	r0, [r7, #4]
 800e602:	f7fe fa8f 	bl	800cb24 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e606:	697b      	ldr	r3, [r7, #20]
 800e608:	3304      	adds	r3, #4
 800e60a:	4618      	mov	r0, r3
 800e60c:	f7fe fa8a 	bl	800cb24 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 800e610:	697b      	ldr	r3, [r7, #20]
 800e612:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e614:	4b12      	ldr	r3, [pc, #72]	@ (800e660 <vTaskRemoveFromUnorderedEventList+0xb8>)
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	429a      	cmp	r2, r3
 800e61a:	d903      	bls.n	800e624 <vTaskRemoveFromUnorderedEventList+0x7c>
 800e61c:	697b      	ldr	r3, [r7, #20]
 800e61e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e620:	4a0f      	ldr	r2, [pc, #60]	@ (800e660 <vTaskRemoveFromUnorderedEventList+0xb8>)
 800e622:	6013      	str	r3, [r2, #0]
 800e624:	697b      	ldr	r3, [r7, #20]
 800e626:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e628:	4613      	mov	r3, r2
 800e62a:	009b      	lsls	r3, r3, #2
 800e62c:	4413      	add	r3, r2
 800e62e:	009b      	lsls	r3, r3, #2
 800e630:	4a0c      	ldr	r2, [pc, #48]	@ (800e664 <vTaskRemoveFromUnorderedEventList+0xbc>)
 800e632:	441a      	add	r2, r3
 800e634:	697b      	ldr	r3, [r7, #20]
 800e636:	3304      	adds	r3, #4
 800e638:	4619      	mov	r1, r3
 800e63a:	4610      	mov	r0, r2
 800e63c:	f7fe fa15 	bl	800ca6a <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e640:	697b      	ldr	r3, [r7, #20]
 800e642:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e644:	4b08      	ldr	r3, [pc, #32]	@ (800e668 <vTaskRemoveFromUnorderedEventList+0xc0>)
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e64a:	429a      	cmp	r2, r3
 800e64c:	d902      	bls.n	800e654 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800e64e:	4b07      	ldr	r3, [pc, #28]	@ (800e66c <vTaskRemoveFromUnorderedEventList+0xc4>)
 800e650:	2201      	movs	r2, #1
 800e652:	601a      	str	r2, [r3, #0]
	}
}
 800e654:	bf00      	nop
 800e656:	3718      	adds	r7, #24
 800e658:	46bd      	mov	sp, r7
 800e65a:	bd80      	pop	{r7, pc}
 800e65c:	20001754 	.word	0x20001754
 800e660:	20001734 	.word	0x20001734
 800e664:	2000125c 	.word	0x2000125c
 800e668:	20001258 	.word	0x20001258
 800e66c:	20001740 	.word	0x20001740

0800e670 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e670:	b480      	push	{r7}
 800e672:	b083      	sub	sp, #12
 800e674:	af00      	add	r7, sp, #0
 800e676:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e678:	4b06      	ldr	r3, [pc, #24]	@ (800e694 <vTaskInternalSetTimeOutState+0x24>)
 800e67a:	681a      	ldr	r2, [r3, #0]
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e680:	4b05      	ldr	r3, [pc, #20]	@ (800e698 <vTaskInternalSetTimeOutState+0x28>)
 800e682:	681a      	ldr	r2, [r3, #0]
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	605a      	str	r2, [r3, #4]
}
 800e688:	bf00      	nop
 800e68a:	370c      	adds	r7, #12
 800e68c:	46bd      	mov	sp, r7
 800e68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e692:	4770      	bx	lr
 800e694:	20001744 	.word	0x20001744
 800e698:	20001730 	.word	0x20001730

0800e69c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e69c:	b580      	push	{r7, lr}
 800e69e:	b088      	sub	sp, #32
 800e6a0:	af00      	add	r7, sp, #0
 800e6a2:	6078      	str	r0, [r7, #4]
 800e6a4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d10b      	bne.n	800e6c4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800e6ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6b0:	f383 8811 	msr	BASEPRI, r3
 800e6b4:	f3bf 8f6f 	isb	sy
 800e6b8:	f3bf 8f4f 	dsb	sy
 800e6bc:	613b      	str	r3, [r7, #16]
}
 800e6be:	bf00      	nop
 800e6c0:	bf00      	nop
 800e6c2:	e7fd      	b.n	800e6c0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800e6c4:	683b      	ldr	r3, [r7, #0]
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	d10b      	bne.n	800e6e2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800e6ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6ce:	f383 8811 	msr	BASEPRI, r3
 800e6d2:	f3bf 8f6f 	isb	sy
 800e6d6:	f3bf 8f4f 	dsb	sy
 800e6da:	60fb      	str	r3, [r7, #12]
}
 800e6dc:	bf00      	nop
 800e6de:	bf00      	nop
 800e6e0:	e7fd      	b.n	800e6de <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800e6e2:	f001 f899 	bl	800f818 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e6e6:	4b1d      	ldr	r3, [pc, #116]	@ (800e75c <xTaskCheckForTimeOut+0xc0>)
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	685b      	ldr	r3, [r3, #4]
 800e6f0:	69ba      	ldr	r2, [r7, #24]
 800e6f2:	1ad3      	subs	r3, r2, r3
 800e6f4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e6f6:	683b      	ldr	r3, [r7, #0]
 800e6f8:	681b      	ldr	r3, [r3, #0]
 800e6fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e6fe:	d102      	bne.n	800e706 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e700:	2300      	movs	r3, #0
 800e702:	61fb      	str	r3, [r7, #28]
 800e704:	e023      	b.n	800e74e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	681a      	ldr	r2, [r3, #0]
 800e70a:	4b15      	ldr	r3, [pc, #84]	@ (800e760 <xTaskCheckForTimeOut+0xc4>)
 800e70c:	681b      	ldr	r3, [r3, #0]
 800e70e:	429a      	cmp	r2, r3
 800e710:	d007      	beq.n	800e722 <xTaskCheckForTimeOut+0x86>
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	685b      	ldr	r3, [r3, #4]
 800e716:	69ba      	ldr	r2, [r7, #24]
 800e718:	429a      	cmp	r2, r3
 800e71a:	d302      	bcc.n	800e722 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e71c:	2301      	movs	r3, #1
 800e71e:	61fb      	str	r3, [r7, #28]
 800e720:	e015      	b.n	800e74e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e722:	683b      	ldr	r3, [r7, #0]
 800e724:	681b      	ldr	r3, [r3, #0]
 800e726:	697a      	ldr	r2, [r7, #20]
 800e728:	429a      	cmp	r2, r3
 800e72a:	d20b      	bcs.n	800e744 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e72c:	683b      	ldr	r3, [r7, #0]
 800e72e:	681a      	ldr	r2, [r3, #0]
 800e730:	697b      	ldr	r3, [r7, #20]
 800e732:	1ad2      	subs	r2, r2, r3
 800e734:	683b      	ldr	r3, [r7, #0]
 800e736:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e738:	6878      	ldr	r0, [r7, #4]
 800e73a:	f7ff ff99 	bl	800e670 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e73e:	2300      	movs	r3, #0
 800e740:	61fb      	str	r3, [r7, #28]
 800e742:	e004      	b.n	800e74e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800e744:	683b      	ldr	r3, [r7, #0]
 800e746:	2200      	movs	r2, #0
 800e748:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e74a:	2301      	movs	r3, #1
 800e74c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e74e:	f001 f895 	bl	800f87c <vPortExitCritical>

	return xReturn;
 800e752:	69fb      	ldr	r3, [r7, #28]
}
 800e754:	4618      	mov	r0, r3
 800e756:	3720      	adds	r7, #32
 800e758:	46bd      	mov	sp, r7
 800e75a:	bd80      	pop	{r7, pc}
 800e75c:	20001730 	.word	0x20001730
 800e760:	20001744 	.word	0x20001744

0800e764 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e764:	b480      	push	{r7}
 800e766:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e768:	4b03      	ldr	r3, [pc, #12]	@ (800e778 <vTaskMissedYield+0x14>)
 800e76a:	2201      	movs	r2, #1
 800e76c:	601a      	str	r2, [r3, #0]
}
 800e76e:	bf00      	nop
 800e770:	46bd      	mov	sp, r7
 800e772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e776:	4770      	bx	lr
 800e778:	20001740 	.word	0x20001740

0800e77c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e77c:	b580      	push	{r7, lr}
 800e77e:	b082      	sub	sp, #8
 800e780:	af00      	add	r7, sp, #0
 800e782:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e784:	f000 f852 	bl	800e82c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e788:	4b06      	ldr	r3, [pc, #24]	@ (800e7a4 <prvIdleTask+0x28>)
 800e78a:	681b      	ldr	r3, [r3, #0]
 800e78c:	2b01      	cmp	r3, #1
 800e78e:	d9f9      	bls.n	800e784 <prvIdleTask+0x8>
			{
				taskYIELD();
 800e790:	4b05      	ldr	r3, [pc, #20]	@ (800e7a8 <prvIdleTask+0x2c>)
 800e792:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e796:	601a      	str	r2, [r3, #0]
 800e798:	f3bf 8f4f 	dsb	sy
 800e79c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800e7a0:	e7f0      	b.n	800e784 <prvIdleTask+0x8>
 800e7a2:	bf00      	nop
 800e7a4:	2000125c 	.word	0x2000125c
 800e7a8:	e000ed04 	.word	0xe000ed04

0800e7ac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e7ac:	b580      	push	{r7, lr}
 800e7ae:	b082      	sub	sp, #8
 800e7b0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e7b2:	2300      	movs	r3, #0
 800e7b4:	607b      	str	r3, [r7, #4]
 800e7b6:	e00c      	b.n	800e7d2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e7b8:	687a      	ldr	r2, [r7, #4]
 800e7ba:	4613      	mov	r3, r2
 800e7bc:	009b      	lsls	r3, r3, #2
 800e7be:	4413      	add	r3, r2
 800e7c0:	009b      	lsls	r3, r3, #2
 800e7c2:	4a12      	ldr	r2, [pc, #72]	@ (800e80c <prvInitialiseTaskLists+0x60>)
 800e7c4:	4413      	add	r3, r2
 800e7c6:	4618      	mov	r0, r3
 800e7c8:	f7fe f922 	bl	800ca10 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	3301      	adds	r3, #1
 800e7d0:	607b      	str	r3, [r7, #4]
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	2b37      	cmp	r3, #55	@ 0x37
 800e7d6:	d9ef      	bls.n	800e7b8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e7d8:	480d      	ldr	r0, [pc, #52]	@ (800e810 <prvInitialiseTaskLists+0x64>)
 800e7da:	f7fe f919 	bl	800ca10 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e7de:	480d      	ldr	r0, [pc, #52]	@ (800e814 <prvInitialiseTaskLists+0x68>)
 800e7e0:	f7fe f916 	bl	800ca10 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e7e4:	480c      	ldr	r0, [pc, #48]	@ (800e818 <prvInitialiseTaskLists+0x6c>)
 800e7e6:	f7fe f913 	bl	800ca10 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e7ea:	480c      	ldr	r0, [pc, #48]	@ (800e81c <prvInitialiseTaskLists+0x70>)
 800e7ec:	f7fe f910 	bl	800ca10 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e7f0:	480b      	ldr	r0, [pc, #44]	@ (800e820 <prvInitialiseTaskLists+0x74>)
 800e7f2:	f7fe f90d 	bl	800ca10 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e7f6:	4b0b      	ldr	r3, [pc, #44]	@ (800e824 <prvInitialiseTaskLists+0x78>)
 800e7f8:	4a05      	ldr	r2, [pc, #20]	@ (800e810 <prvInitialiseTaskLists+0x64>)
 800e7fa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e7fc:	4b0a      	ldr	r3, [pc, #40]	@ (800e828 <prvInitialiseTaskLists+0x7c>)
 800e7fe:	4a05      	ldr	r2, [pc, #20]	@ (800e814 <prvInitialiseTaskLists+0x68>)
 800e800:	601a      	str	r2, [r3, #0]
}
 800e802:	bf00      	nop
 800e804:	3708      	adds	r7, #8
 800e806:	46bd      	mov	sp, r7
 800e808:	bd80      	pop	{r7, pc}
 800e80a:	bf00      	nop
 800e80c:	2000125c 	.word	0x2000125c
 800e810:	200016bc 	.word	0x200016bc
 800e814:	200016d0 	.word	0x200016d0
 800e818:	200016ec 	.word	0x200016ec
 800e81c:	20001700 	.word	0x20001700
 800e820:	20001718 	.word	0x20001718
 800e824:	200016e4 	.word	0x200016e4
 800e828:	200016e8 	.word	0x200016e8

0800e82c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e82c:	b580      	push	{r7, lr}
 800e82e:	b082      	sub	sp, #8
 800e830:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e832:	e019      	b.n	800e868 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e834:	f000 fff0 	bl	800f818 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e838:	4b10      	ldr	r3, [pc, #64]	@ (800e87c <prvCheckTasksWaitingTermination+0x50>)
 800e83a:	68db      	ldr	r3, [r3, #12]
 800e83c:	68db      	ldr	r3, [r3, #12]
 800e83e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	3304      	adds	r3, #4
 800e844:	4618      	mov	r0, r3
 800e846:	f7fe f96d 	bl	800cb24 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e84a:	4b0d      	ldr	r3, [pc, #52]	@ (800e880 <prvCheckTasksWaitingTermination+0x54>)
 800e84c:	681b      	ldr	r3, [r3, #0]
 800e84e:	3b01      	subs	r3, #1
 800e850:	4a0b      	ldr	r2, [pc, #44]	@ (800e880 <prvCheckTasksWaitingTermination+0x54>)
 800e852:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e854:	4b0b      	ldr	r3, [pc, #44]	@ (800e884 <prvCheckTasksWaitingTermination+0x58>)
 800e856:	681b      	ldr	r3, [r3, #0]
 800e858:	3b01      	subs	r3, #1
 800e85a:	4a0a      	ldr	r2, [pc, #40]	@ (800e884 <prvCheckTasksWaitingTermination+0x58>)
 800e85c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e85e:	f001 f80d 	bl	800f87c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e862:	6878      	ldr	r0, [r7, #4]
 800e864:	f000 f810 	bl	800e888 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e868:	4b06      	ldr	r3, [pc, #24]	@ (800e884 <prvCheckTasksWaitingTermination+0x58>)
 800e86a:	681b      	ldr	r3, [r3, #0]
 800e86c:	2b00      	cmp	r3, #0
 800e86e:	d1e1      	bne.n	800e834 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e870:	bf00      	nop
 800e872:	bf00      	nop
 800e874:	3708      	adds	r7, #8
 800e876:	46bd      	mov	sp, r7
 800e878:	bd80      	pop	{r7, pc}
 800e87a:	bf00      	nop
 800e87c:	20001700 	.word	0x20001700
 800e880:	2000172c 	.word	0x2000172c
 800e884:	20001714 	.word	0x20001714

0800e888 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e888:	b580      	push	{r7, lr}
 800e88a:	b084      	sub	sp, #16
 800e88c:	af00      	add	r7, sp, #0
 800e88e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800e896:	2b00      	cmp	r3, #0
 800e898:	d108      	bne.n	800e8ac <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e89e:	4618      	mov	r0, r3
 800e8a0:	f001 f9aa 	bl	800fbf8 <vPortFree>
				vPortFree( pxTCB );
 800e8a4:	6878      	ldr	r0, [r7, #4]
 800e8a6:	f001 f9a7 	bl	800fbf8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e8aa:	e019      	b.n	800e8e0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800e8b2:	2b01      	cmp	r3, #1
 800e8b4:	d103      	bne.n	800e8be <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800e8b6:	6878      	ldr	r0, [r7, #4]
 800e8b8:	f001 f99e 	bl	800fbf8 <vPortFree>
	}
 800e8bc:	e010      	b.n	800e8e0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800e8c4:	2b02      	cmp	r3, #2
 800e8c6:	d00b      	beq.n	800e8e0 <prvDeleteTCB+0x58>
	__asm volatile
 800e8c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8cc:	f383 8811 	msr	BASEPRI, r3
 800e8d0:	f3bf 8f6f 	isb	sy
 800e8d4:	f3bf 8f4f 	dsb	sy
 800e8d8:	60fb      	str	r3, [r7, #12]
}
 800e8da:	bf00      	nop
 800e8dc:	bf00      	nop
 800e8de:	e7fd      	b.n	800e8dc <prvDeleteTCB+0x54>
	}
 800e8e0:	bf00      	nop
 800e8e2:	3710      	adds	r7, #16
 800e8e4:	46bd      	mov	sp, r7
 800e8e6:	bd80      	pop	{r7, pc}

0800e8e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e8e8:	b480      	push	{r7}
 800e8ea:	b083      	sub	sp, #12
 800e8ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e8ee:	4b0c      	ldr	r3, [pc, #48]	@ (800e920 <prvResetNextTaskUnblockTime+0x38>)
 800e8f0:	681b      	ldr	r3, [r3, #0]
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d104      	bne.n	800e902 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e8f8:	4b0a      	ldr	r3, [pc, #40]	@ (800e924 <prvResetNextTaskUnblockTime+0x3c>)
 800e8fa:	f04f 32ff 	mov.w	r2, #4294967295
 800e8fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e900:	e008      	b.n	800e914 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e902:	4b07      	ldr	r3, [pc, #28]	@ (800e920 <prvResetNextTaskUnblockTime+0x38>)
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	68db      	ldr	r3, [r3, #12]
 800e908:	68db      	ldr	r3, [r3, #12]
 800e90a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	685b      	ldr	r3, [r3, #4]
 800e910:	4a04      	ldr	r2, [pc, #16]	@ (800e924 <prvResetNextTaskUnblockTime+0x3c>)
 800e912:	6013      	str	r3, [r2, #0]
}
 800e914:	bf00      	nop
 800e916:	370c      	adds	r7, #12
 800e918:	46bd      	mov	sp, r7
 800e91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e91e:	4770      	bx	lr
 800e920:	200016e4 	.word	0x200016e4
 800e924:	2000174c 	.word	0x2000174c

0800e928 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800e928:	b480      	push	{r7}
 800e92a:	b083      	sub	sp, #12
 800e92c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800e92e:	4b05      	ldr	r3, [pc, #20]	@ (800e944 <xTaskGetCurrentTaskHandle+0x1c>)
 800e930:	681b      	ldr	r3, [r3, #0]
 800e932:	607b      	str	r3, [r7, #4]

		return xReturn;
 800e934:	687b      	ldr	r3, [r7, #4]
	}
 800e936:	4618      	mov	r0, r3
 800e938:	370c      	adds	r7, #12
 800e93a:	46bd      	mov	sp, r7
 800e93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e940:	4770      	bx	lr
 800e942:	bf00      	nop
 800e944:	20001258 	.word	0x20001258

0800e948 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e948:	b480      	push	{r7}
 800e94a:	b083      	sub	sp, #12
 800e94c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e94e:	4b0b      	ldr	r3, [pc, #44]	@ (800e97c <xTaskGetSchedulerState+0x34>)
 800e950:	681b      	ldr	r3, [r3, #0]
 800e952:	2b00      	cmp	r3, #0
 800e954:	d102      	bne.n	800e95c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e956:	2301      	movs	r3, #1
 800e958:	607b      	str	r3, [r7, #4]
 800e95a:	e008      	b.n	800e96e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e95c:	4b08      	ldr	r3, [pc, #32]	@ (800e980 <xTaskGetSchedulerState+0x38>)
 800e95e:	681b      	ldr	r3, [r3, #0]
 800e960:	2b00      	cmp	r3, #0
 800e962:	d102      	bne.n	800e96a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e964:	2302      	movs	r3, #2
 800e966:	607b      	str	r3, [r7, #4]
 800e968:	e001      	b.n	800e96e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e96a:	2300      	movs	r3, #0
 800e96c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e96e:	687b      	ldr	r3, [r7, #4]
	}
 800e970:	4618      	mov	r0, r3
 800e972:	370c      	adds	r7, #12
 800e974:	46bd      	mov	sp, r7
 800e976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e97a:	4770      	bx	lr
 800e97c:	20001738 	.word	0x20001738
 800e980:	20001754 	.word	0x20001754

0800e984 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800e984:	b580      	push	{r7, lr}
 800e986:	b084      	sub	sp, #16
 800e988:	af00      	add	r7, sp, #0
 800e98a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800e990:	2300      	movs	r3, #0
 800e992:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	2b00      	cmp	r3, #0
 800e998:	d051      	beq.n	800ea3e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800e99a:	68bb      	ldr	r3, [r7, #8]
 800e99c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e99e:	4b2a      	ldr	r3, [pc, #168]	@ (800ea48 <xTaskPriorityInherit+0xc4>)
 800e9a0:	681b      	ldr	r3, [r3, #0]
 800e9a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e9a4:	429a      	cmp	r2, r3
 800e9a6:	d241      	bcs.n	800ea2c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e9a8:	68bb      	ldr	r3, [r7, #8]
 800e9aa:	699b      	ldr	r3, [r3, #24]
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	db06      	blt.n	800e9be <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e9b0:	4b25      	ldr	r3, [pc, #148]	@ (800ea48 <xTaskPriorityInherit+0xc4>)
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e9b6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e9ba:	68bb      	ldr	r3, [r7, #8]
 800e9bc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800e9be:	68bb      	ldr	r3, [r7, #8]
 800e9c0:	6959      	ldr	r1, [r3, #20]
 800e9c2:	68bb      	ldr	r3, [r7, #8]
 800e9c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e9c6:	4613      	mov	r3, r2
 800e9c8:	009b      	lsls	r3, r3, #2
 800e9ca:	4413      	add	r3, r2
 800e9cc:	009b      	lsls	r3, r3, #2
 800e9ce:	4a1f      	ldr	r2, [pc, #124]	@ (800ea4c <xTaskPriorityInherit+0xc8>)
 800e9d0:	4413      	add	r3, r2
 800e9d2:	4299      	cmp	r1, r3
 800e9d4:	d122      	bne.n	800ea1c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e9d6:	68bb      	ldr	r3, [r7, #8]
 800e9d8:	3304      	adds	r3, #4
 800e9da:	4618      	mov	r0, r3
 800e9dc:	f7fe f8a2 	bl	800cb24 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e9e0:	4b19      	ldr	r3, [pc, #100]	@ (800ea48 <xTaskPriorityInherit+0xc4>)
 800e9e2:	681b      	ldr	r3, [r3, #0]
 800e9e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e9e6:	68bb      	ldr	r3, [r7, #8]
 800e9e8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800e9ea:	68bb      	ldr	r3, [r7, #8]
 800e9ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e9ee:	4b18      	ldr	r3, [pc, #96]	@ (800ea50 <xTaskPriorityInherit+0xcc>)
 800e9f0:	681b      	ldr	r3, [r3, #0]
 800e9f2:	429a      	cmp	r2, r3
 800e9f4:	d903      	bls.n	800e9fe <xTaskPriorityInherit+0x7a>
 800e9f6:	68bb      	ldr	r3, [r7, #8]
 800e9f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e9fa:	4a15      	ldr	r2, [pc, #84]	@ (800ea50 <xTaskPriorityInherit+0xcc>)
 800e9fc:	6013      	str	r3, [r2, #0]
 800e9fe:	68bb      	ldr	r3, [r7, #8]
 800ea00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ea02:	4613      	mov	r3, r2
 800ea04:	009b      	lsls	r3, r3, #2
 800ea06:	4413      	add	r3, r2
 800ea08:	009b      	lsls	r3, r3, #2
 800ea0a:	4a10      	ldr	r2, [pc, #64]	@ (800ea4c <xTaskPriorityInherit+0xc8>)
 800ea0c:	441a      	add	r2, r3
 800ea0e:	68bb      	ldr	r3, [r7, #8]
 800ea10:	3304      	adds	r3, #4
 800ea12:	4619      	mov	r1, r3
 800ea14:	4610      	mov	r0, r2
 800ea16:	f7fe f828 	bl	800ca6a <vListInsertEnd>
 800ea1a:	e004      	b.n	800ea26 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ea1c:	4b0a      	ldr	r3, [pc, #40]	@ (800ea48 <xTaskPriorityInherit+0xc4>)
 800ea1e:	681b      	ldr	r3, [r3, #0]
 800ea20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ea22:	68bb      	ldr	r3, [r7, #8]
 800ea24:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800ea26:	2301      	movs	r3, #1
 800ea28:	60fb      	str	r3, [r7, #12]
 800ea2a:	e008      	b.n	800ea3e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800ea2c:	68bb      	ldr	r3, [r7, #8]
 800ea2e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ea30:	4b05      	ldr	r3, [pc, #20]	@ (800ea48 <xTaskPriorityInherit+0xc4>)
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ea36:	429a      	cmp	r2, r3
 800ea38:	d201      	bcs.n	800ea3e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800ea3a:	2301      	movs	r3, #1
 800ea3c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ea3e:	68fb      	ldr	r3, [r7, #12]
	}
 800ea40:	4618      	mov	r0, r3
 800ea42:	3710      	adds	r7, #16
 800ea44:	46bd      	mov	sp, r7
 800ea46:	bd80      	pop	{r7, pc}
 800ea48:	20001258 	.word	0x20001258
 800ea4c:	2000125c 	.word	0x2000125c
 800ea50:	20001734 	.word	0x20001734

0800ea54 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ea54:	b580      	push	{r7, lr}
 800ea56:	b086      	sub	sp, #24
 800ea58:	af00      	add	r7, sp, #0
 800ea5a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ea60:	2300      	movs	r3, #0
 800ea62:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d058      	beq.n	800eb1c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ea6a:	4b2f      	ldr	r3, [pc, #188]	@ (800eb28 <xTaskPriorityDisinherit+0xd4>)
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	693a      	ldr	r2, [r7, #16]
 800ea70:	429a      	cmp	r2, r3
 800ea72:	d00b      	beq.n	800ea8c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800ea74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea78:	f383 8811 	msr	BASEPRI, r3
 800ea7c:	f3bf 8f6f 	isb	sy
 800ea80:	f3bf 8f4f 	dsb	sy
 800ea84:	60fb      	str	r3, [r7, #12]
}
 800ea86:	bf00      	nop
 800ea88:	bf00      	nop
 800ea8a:	e7fd      	b.n	800ea88 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ea8c:	693b      	ldr	r3, [r7, #16]
 800ea8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ea90:	2b00      	cmp	r3, #0
 800ea92:	d10b      	bne.n	800eaac <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800ea94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea98:	f383 8811 	msr	BASEPRI, r3
 800ea9c:	f3bf 8f6f 	isb	sy
 800eaa0:	f3bf 8f4f 	dsb	sy
 800eaa4:	60bb      	str	r3, [r7, #8]
}
 800eaa6:	bf00      	nop
 800eaa8:	bf00      	nop
 800eaaa:	e7fd      	b.n	800eaa8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800eaac:	693b      	ldr	r3, [r7, #16]
 800eaae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eab0:	1e5a      	subs	r2, r3, #1
 800eab2:	693b      	ldr	r3, [r7, #16]
 800eab4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800eab6:	693b      	ldr	r3, [r7, #16]
 800eab8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eaba:	693b      	ldr	r3, [r7, #16]
 800eabc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eabe:	429a      	cmp	r2, r3
 800eac0:	d02c      	beq.n	800eb1c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800eac2:	693b      	ldr	r3, [r7, #16]
 800eac4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	d128      	bne.n	800eb1c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800eaca:	693b      	ldr	r3, [r7, #16]
 800eacc:	3304      	adds	r3, #4
 800eace:	4618      	mov	r0, r3
 800ead0:	f7fe f828 	bl	800cb24 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ead4:	693b      	ldr	r3, [r7, #16]
 800ead6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ead8:	693b      	ldr	r3, [r7, #16]
 800eada:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800eadc:	693b      	ldr	r3, [r7, #16]
 800eade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eae0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800eae4:	693b      	ldr	r3, [r7, #16]
 800eae6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800eae8:	693b      	ldr	r3, [r7, #16]
 800eaea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eaec:	4b0f      	ldr	r3, [pc, #60]	@ (800eb2c <xTaskPriorityDisinherit+0xd8>)
 800eaee:	681b      	ldr	r3, [r3, #0]
 800eaf0:	429a      	cmp	r2, r3
 800eaf2:	d903      	bls.n	800eafc <xTaskPriorityDisinherit+0xa8>
 800eaf4:	693b      	ldr	r3, [r7, #16]
 800eaf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eaf8:	4a0c      	ldr	r2, [pc, #48]	@ (800eb2c <xTaskPriorityDisinherit+0xd8>)
 800eafa:	6013      	str	r3, [r2, #0]
 800eafc:	693b      	ldr	r3, [r7, #16]
 800eafe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eb00:	4613      	mov	r3, r2
 800eb02:	009b      	lsls	r3, r3, #2
 800eb04:	4413      	add	r3, r2
 800eb06:	009b      	lsls	r3, r3, #2
 800eb08:	4a09      	ldr	r2, [pc, #36]	@ (800eb30 <xTaskPriorityDisinherit+0xdc>)
 800eb0a:	441a      	add	r2, r3
 800eb0c:	693b      	ldr	r3, [r7, #16]
 800eb0e:	3304      	adds	r3, #4
 800eb10:	4619      	mov	r1, r3
 800eb12:	4610      	mov	r0, r2
 800eb14:	f7fd ffa9 	bl	800ca6a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800eb18:	2301      	movs	r3, #1
 800eb1a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800eb1c:	697b      	ldr	r3, [r7, #20]
	}
 800eb1e:	4618      	mov	r0, r3
 800eb20:	3718      	adds	r7, #24
 800eb22:	46bd      	mov	sp, r7
 800eb24:	bd80      	pop	{r7, pc}
 800eb26:	bf00      	nop
 800eb28:	20001258 	.word	0x20001258
 800eb2c:	20001734 	.word	0x20001734
 800eb30:	2000125c 	.word	0x2000125c

0800eb34 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800eb34:	b580      	push	{r7, lr}
 800eb36:	b088      	sub	sp, #32
 800eb38:	af00      	add	r7, sp, #0
 800eb3a:	6078      	str	r0, [r7, #4]
 800eb3c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800eb42:	2301      	movs	r3, #1
 800eb44:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	d06c      	beq.n	800ec26 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800eb4c:	69bb      	ldr	r3, [r7, #24]
 800eb4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d10b      	bne.n	800eb6c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800eb54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb58:	f383 8811 	msr	BASEPRI, r3
 800eb5c:	f3bf 8f6f 	isb	sy
 800eb60:	f3bf 8f4f 	dsb	sy
 800eb64:	60fb      	str	r3, [r7, #12]
}
 800eb66:	bf00      	nop
 800eb68:	bf00      	nop
 800eb6a:	e7fd      	b.n	800eb68 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800eb6c:	69bb      	ldr	r3, [r7, #24]
 800eb6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eb70:	683a      	ldr	r2, [r7, #0]
 800eb72:	429a      	cmp	r2, r3
 800eb74:	d902      	bls.n	800eb7c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800eb76:	683b      	ldr	r3, [r7, #0]
 800eb78:	61fb      	str	r3, [r7, #28]
 800eb7a:	e002      	b.n	800eb82 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800eb7c:	69bb      	ldr	r3, [r7, #24]
 800eb7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eb80:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800eb82:	69bb      	ldr	r3, [r7, #24]
 800eb84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb86:	69fa      	ldr	r2, [r7, #28]
 800eb88:	429a      	cmp	r2, r3
 800eb8a:	d04c      	beq.n	800ec26 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800eb8c:	69bb      	ldr	r3, [r7, #24]
 800eb8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eb90:	697a      	ldr	r2, [r7, #20]
 800eb92:	429a      	cmp	r2, r3
 800eb94:	d147      	bne.n	800ec26 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800eb96:	4b26      	ldr	r3, [pc, #152]	@ (800ec30 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800eb98:	681b      	ldr	r3, [r3, #0]
 800eb9a:	69ba      	ldr	r2, [r7, #24]
 800eb9c:	429a      	cmp	r2, r3
 800eb9e:	d10b      	bne.n	800ebb8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800eba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eba4:	f383 8811 	msr	BASEPRI, r3
 800eba8:	f3bf 8f6f 	isb	sy
 800ebac:	f3bf 8f4f 	dsb	sy
 800ebb0:	60bb      	str	r3, [r7, #8]
}
 800ebb2:	bf00      	nop
 800ebb4:	bf00      	nop
 800ebb6:	e7fd      	b.n	800ebb4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800ebb8:	69bb      	ldr	r3, [r7, #24]
 800ebba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebbc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800ebbe:	69bb      	ldr	r3, [r7, #24]
 800ebc0:	69fa      	ldr	r2, [r7, #28]
 800ebc2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ebc4:	69bb      	ldr	r3, [r7, #24]
 800ebc6:	699b      	ldr	r3, [r3, #24]
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	db04      	blt.n	800ebd6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ebcc:	69fb      	ldr	r3, [r7, #28]
 800ebce:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ebd2:	69bb      	ldr	r3, [r7, #24]
 800ebd4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ebd6:	69bb      	ldr	r3, [r7, #24]
 800ebd8:	6959      	ldr	r1, [r3, #20]
 800ebda:	693a      	ldr	r2, [r7, #16]
 800ebdc:	4613      	mov	r3, r2
 800ebde:	009b      	lsls	r3, r3, #2
 800ebe0:	4413      	add	r3, r2
 800ebe2:	009b      	lsls	r3, r3, #2
 800ebe4:	4a13      	ldr	r2, [pc, #76]	@ (800ec34 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800ebe6:	4413      	add	r3, r2
 800ebe8:	4299      	cmp	r1, r3
 800ebea:	d11c      	bne.n	800ec26 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ebec:	69bb      	ldr	r3, [r7, #24]
 800ebee:	3304      	adds	r3, #4
 800ebf0:	4618      	mov	r0, r3
 800ebf2:	f7fd ff97 	bl	800cb24 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800ebf6:	69bb      	ldr	r3, [r7, #24]
 800ebf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ebfa:	4b0f      	ldr	r3, [pc, #60]	@ (800ec38 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800ebfc:	681b      	ldr	r3, [r3, #0]
 800ebfe:	429a      	cmp	r2, r3
 800ec00:	d903      	bls.n	800ec0a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800ec02:	69bb      	ldr	r3, [r7, #24]
 800ec04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec06:	4a0c      	ldr	r2, [pc, #48]	@ (800ec38 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800ec08:	6013      	str	r3, [r2, #0]
 800ec0a:	69bb      	ldr	r3, [r7, #24]
 800ec0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ec0e:	4613      	mov	r3, r2
 800ec10:	009b      	lsls	r3, r3, #2
 800ec12:	4413      	add	r3, r2
 800ec14:	009b      	lsls	r3, r3, #2
 800ec16:	4a07      	ldr	r2, [pc, #28]	@ (800ec34 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800ec18:	441a      	add	r2, r3
 800ec1a:	69bb      	ldr	r3, [r7, #24]
 800ec1c:	3304      	adds	r3, #4
 800ec1e:	4619      	mov	r1, r3
 800ec20:	4610      	mov	r0, r2
 800ec22:	f7fd ff22 	bl	800ca6a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ec26:	bf00      	nop
 800ec28:	3720      	adds	r7, #32
 800ec2a:	46bd      	mov	sp, r7
 800ec2c:	bd80      	pop	{r7, pc}
 800ec2e:	bf00      	nop
 800ec30:	20001258 	.word	0x20001258
 800ec34:	2000125c 	.word	0x2000125c
 800ec38:	20001734 	.word	0x20001734

0800ec3c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800ec3c:	b480      	push	{r7}
 800ec3e:	b083      	sub	sp, #12
 800ec40:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800ec42:	4b09      	ldr	r3, [pc, #36]	@ (800ec68 <uxTaskResetEventItemValue+0x2c>)
 800ec44:	681b      	ldr	r3, [r3, #0]
 800ec46:	699b      	ldr	r3, [r3, #24]
 800ec48:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ec4a:	4b07      	ldr	r3, [pc, #28]	@ (800ec68 <uxTaskResetEventItemValue+0x2c>)
 800ec4c:	681b      	ldr	r3, [r3, #0]
 800ec4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ec50:	4b05      	ldr	r3, [pc, #20]	@ (800ec68 <uxTaskResetEventItemValue+0x2c>)
 800ec52:	681b      	ldr	r3, [r3, #0]
 800ec54:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 800ec58:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800ec5a:	687b      	ldr	r3, [r7, #4]
}
 800ec5c:	4618      	mov	r0, r3
 800ec5e:	370c      	adds	r7, #12
 800ec60:	46bd      	mov	sp, r7
 800ec62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec66:	4770      	bx	lr
 800ec68:	20001258 	.word	0x20001258

0800ec6c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800ec6c:	b480      	push	{r7}
 800ec6e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800ec70:	4b07      	ldr	r3, [pc, #28]	@ (800ec90 <pvTaskIncrementMutexHeldCount+0x24>)
 800ec72:	681b      	ldr	r3, [r3, #0]
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d004      	beq.n	800ec82 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800ec78:	4b05      	ldr	r3, [pc, #20]	@ (800ec90 <pvTaskIncrementMutexHeldCount+0x24>)
 800ec7a:	681b      	ldr	r3, [r3, #0]
 800ec7c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ec7e:	3201      	adds	r2, #1
 800ec80:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800ec82:	4b03      	ldr	r3, [pc, #12]	@ (800ec90 <pvTaskIncrementMutexHeldCount+0x24>)
 800ec84:	681b      	ldr	r3, [r3, #0]
	}
 800ec86:	4618      	mov	r0, r3
 800ec88:	46bd      	mov	sp, r7
 800ec8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec8e:	4770      	bx	lr
 800ec90:	20001258 	.word	0x20001258

0800ec94 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ec94:	b580      	push	{r7, lr}
 800ec96:	b084      	sub	sp, #16
 800ec98:	af00      	add	r7, sp, #0
 800ec9a:	6078      	str	r0, [r7, #4]
 800ec9c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ec9e:	4b21      	ldr	r3, [pc, #132]	@ (800ed24 <prvAddCurrentTaskToDelayedList+0x90>)
 800eca0:	681b      	ldr	r3, [r3, #0]
 800eca2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800eca4:	4b20      	ldr	r3, [pc, #128]	@ (800ed28 <prvAddCurrentTaskToDelayedList+0x94>)
 800eca6:	681b      	ldr	r3, [r3, #0]
 800eca8:	3304      	adds	r3, #4
 800ecaa:	4618      	mov	r0, r3
 800ecac:	f7fd ff3a 	bl	800cb24 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ecb6:	d10a      	bne.n	800ecce <prvAddCurrentTaskToDelayedList+0x3a>
 800ecb8:	683b      	ldr	r3, [r7, #0]
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	d007      	beq.n	800ecce <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ecbe:	4b1a      	ldr	r3, [pc, #104]	@ (800ed28 <prvAddCurrentTaskToDelayedList+0x94>)
 800ecc0:	681b      	ldr	r3, [r3, #0]
 800ecc2:	3304      	adds	r3, #4
 800ecc4:	4619      	mov	r1, r3
 800ecc6:	4819      	ldr	r0, [pc, #100]	@ (800ed2c <prvAddCurrentTaskToDelayedList+0x98>)
 800ecc8:	f7fd fecf 	bl	800ca6a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800eccc:	e026      	b.n	800ed1c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ecce:	68fa      	ldr	r2, [r7, #12]
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	4413      	add	r3, r2
 800ecd4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ecd6:	4b14      	ldr	r3, [pc, #80]	@ (800ed28 <prvAddCurrentTaskToDelayedList+0x94>)
 800ecd8:	681b      	ldr	r3, [r3, #0]
 800ecda:	68ba      	ldr	r2, [r7, #8]
 800ecdc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ecde:	68ba      	ldr	r2, [r7, #8]
 800ece0:	68fb      	ldr	r3, [r7, #12]
 800ece2:	429a      	cmp	r2, r3
 800ece4:	d209      	bcs.n	800ecfa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ece6:	4b12      	ldr	r3, [pc, #72]	@ (800ed30 <prvAddCurrentTaskToDelayedList+0x9c>)
 800ece8:	681a      	ldr	r2, [r3, #0]
 800ecea:	4b0f      	ldr	r3, [pc, #60]	@ (800ed28 <prvAddCurrentTaskToDelayedList+0x94>)
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	3304      	adds	r3, #4
 800ecf0:	4619      	mov	r1, r3
 800ecf2:	4610      	mov	r0, r2
 800ecf4:	f7fd fedd 	bl	800cab2 <vListInsert>
}
 800ecf8:	e010      	b.n	800ed1c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ecfa:	4b0e      	ldr	r3, [pc, #56]	@ (800ed34 <prvAddCurrentTaskToDelayedList+0xa0>)
 800ecfc:	681a      	ldr	r2, [r3, #0]
 800ecfe:	4b0a      	ldr	r3, [pc, #40]	@ (800ed28 <prvAddCurrentTaskToDelayedList+0x94>)
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	3304      	adds	r3, #4
 800ed04:	4619      	mov	r1, r3
 800ed06:	4610      	mov	r0, r2
 800ed08:	f7fd fed3 	bl	800cab2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ed0c:	4b0a      	ldr	r3, [pc, #40]	@ (800ed38 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ed0e:	681b      	ldr	r3, [r3, #0]
 800ed10:	68ba      	ldr	r2, [r7, #8]
 800ed12:	429a      	cmp	r2, r3
 800ed14:	d202      	bcs.n	800ed1c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ed16:	4a08      	ldr	r2, [pc, #32]	@ (800ed38 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ed18:	68bb      	ldr	r3, [r7, #8]
 800ed1a:	6013      	str	r3, [r2, #0]
}
 800ed1c:	bf00      	nop
 800ed1e:	3710      	adds	r7, #16
 800ed20:	46bd      	mov	sp, r7
 800ed22:	bd80      	pop	{r7, pc}
 800ed24:	20001730 	.word	0x20001730
 800ed28:	20001258 	.word	0x20001258
 800ed2c:	20001718 	.word	0x20001718
 800ed30:	200016e8 	.word	0x200016e8
 800ed34:	200016e4 	.word	0x200016e4
 800ed38:	2000174c 	.word	0x2000174c

0800ed3c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ed3c:	b580      	push	{r7, lr}
 800ed3e:	b08a      	sub	sp, #40	@ 0x28
 800ed40:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ed42:	2300      	movs	r3, #0
 800ed44:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ed46:	f000 fbb1 	bl	800f4ac <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ed4a:	4b1d      	ldr	r3, [pc, #116]	@ (800edc0 <xTimerCreateTimerTask+0x84>)
 800ed4c:	681b      	ldr	r3, [r3, #0]
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d021      	beq.n	800ed96 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ed52:	2300      	movs	r3, #0
 800ed54:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ed56:	2300      	movs	r3, #0
 800ed58:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ed5a:	1d3a      	adds	r2, r7, #4
 800ed5c:	f107 0108 	add.w	r1, r7, #8
 800ed60:	f107 030c 	add.w	r3, r7, #12
 800ed64:	4618      	mov	r0, r3
 800ed66:	f7fd fbc5 	bl	800c4f4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ed6a:	6879      	ldr	r1, [r7, #4]
 800ed6c:	68bb      	ldr	r3, [r7, #8]
 800ed6e:	68fa      	ldr	r2, [r7, #12]
 800ed70:	9202      	str	r2, [sp, #8]
 800ed72:	9301      	str	r3, [sp, #4]
 800ed74:	2306      	movs	r3, #6
 800ed76:	9300      	str	r3, [sp, #0]
 800ed78:	2300      	movs	r3, #0
 800ed7a:	460a      	mov	r2, r1
 800ed7c:	4911      	ldr	r1, [pc, #68]	@ (800edc4 <xTimerCreateTimerTask+0x88>)
 800ed7e:	4812      	ldr	r0, [pc, #72]	@ (800edc8 <xTimerCreateTimerTask+0x8c>)
 800ed80:	f7fe fe92 	bl	800daa8 <xTaskCreateStatic>
 800ed84:	4603      	mov	r3, r0
 800ed86:	4a11      	ldr	r2, [pc, #68]	@ (800edcc <xTimerCreateTimerTask+0x90>)
 800ed88:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ed8a:	4b10      	ldr	r3, [pc, #64]	@ (800edcc <xTimerCreateTimerTask+0x90>)
 800ed8c:	681b      	ldr	r3, [r3, #0]
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	d001      	beq.n	800ed96 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ed92:	2301      	movs	r3, #1
 800ed94:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ed96:	697b      	ldr	r3, [r7, #20]
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	d10b      	bne.n	800edb4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800ed9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eda0:	f383 8811 	msr	BASEPRI, r3
 800eda4:	f3bf 8f6f 	isb	sy
 800eda8:	f3bf 8f4f 	dsb	sy
 800edac:	613b      	str	r3, [r7, #16]
}
 800edae:	bf00      	nop
 800edb0:	bf00      	nop
 800edb2:	e7fd      	b.n	800edb0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800edb4:	697b      	ldr	r3, [r7, #20]
}
 800edb6:	4618      	mov	r0, r3
 800edb8:	3718      	adds	r7, #24
 800edba:	46bd      	mov	sp, r7
 800edbc:	bd80      	pop	{r7, pc}
 800edbe:	bf00      	nop
 800edc0:	20001788 	.word	0x20001788
 800edc4:	08015be0 	.word	0x08015be0
 800edc8:	0800f045 	.word	0x0800f045
 800edcc:	2000178c 	.word	0x2000178c

0800edd0 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800edd0:	b580      	push	{r7, lr}
 800edd2:	b088      	sub	sp, #32
 800edd4:	af02      	add	r7, sp, #8
 800edd6:	60f8      	str	r0, [r7, #12]
 800edd8:	60b9      	str	r1, [r7, #8]
 800edda:	607a      	str	r2, [r7, #4]
 800eddc:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800edde:	202c      	movs	r0, #44	@ 0x2c
 800ede0:	f000 fe3c 	bl	800fa5c <pvPortMalloc>
 800ede4:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800ede6:	697b      	ldr	r3, [r7, #20]
 800ede8:	2b00      	cmp	r3, #0
 800edea:	d00d      	beq.n	800ee08 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800edec:	697b      	ldr	r3, [r7, #20]
 800edee:	2200      	movs	r2, #0
 800edf0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800edf4:	697b      	ldr	r3, [r7, #20]
 800edf6:	9301      	str	r3, [sp, #4]
 800edf8:	6a3b      	ldr	r3, [r7, #32]
 800edfa:	9300      	str	r3, [sp, #0]
 800edfc:	683b      	ldr	r3, [r7, #0]
 800edfe:	687a      	ldr	r2, [r7, #4]
 800ee00:	68b9      	ldr	r1, [r7, #8]
 800ee02:	68f8      	ldr	r0, [r7, #12]
 800ee04:	f000 f845 	bl	800ee92 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800ee08:	697b      	ldr	r3, [r7, #20]
	}
 800ee0a:	4618      	mov	r0, r3
 800ee0c:	3718      	adds	r7, #24
 800ee0e:	46bd      	mov	sp, r7
 800ee10:	bd80      	pop	{r7, pc}

0800ee12 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800ee12:	b580      	push	{r7, lr}
 800ee14:	b08a      	sub	sp, #40	@ 0x28
 800ee16:	af02      	add	r7, sp, #8
 800ee18:	60f8      	str	r0, [r7, #12]
 800ee1a:	60b9      	str	r1, [r7, #8]
 800ee1c:	607a      	str	r2, [r7, #4]
 800ee1e:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800ee20:	232c      	movs	r3, #44	@ 0x2c
 800ee22:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800ee24:	693b      	ldr	r3, [r7, #16]
 800ee26:	2b2c      	cmp	r3, #44	@ 0x2c
 800ee28:	d00b      	beq.n	800ee42 <xTimerCreateStatic+0x30>
	__asm volatile
 800ee2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee2e:	f383 8811 	msr	BASEPRI, r3
 800ee32:	f3bf 8f6f 	isb	sy
 800ee36:	f3bf 8f4f 	dsb	sy
 800ee3a:	61bb      	str	r3, [r7, #24]
}
 800ee3c:	bf00      	nop
 800ee3e:	bf00      	nop
 800ee40:	e7fd      	b.n	800ee3e <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ee42:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800ee44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	d10b      	bne.n	800ee62 <xTimerCreateStatic+0x50>
	__asm volatile
 800ee4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee4e:	f383 8811 	msr	BASEPRI, r3
 800ee52:	f3bf 8f6f 	isb	sy
 800ee56:	f3bf 8f4f 	dsb	sy
 800ee5a:	617b      	str	r3, [r7, #20]
}
 800ee5c:	bf00      	nop
 800ee5e:	bf00      	nop
 800ee60:	e7fd      	b.n	800ee5e <xTimerCreateStatic+0x4c>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800ee62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee64:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800ee66:	69fb      	ldr	r3, [r7, #28]
 800ee68:	2b00      	cmp	r3, #0
 800ee6a:	d00d      	beq.n	800ee88 <xTimerCreateStatic+0x76>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800ee6c:	69fb      	ldr	r3, [r7, #28]
 800ee6e:	2202      	movs	r2, #2
 800ee70:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800ee74:	69fb      	ldr	r3, [r7, #28]
 800ee76:	9301      	str	r3, [sp, #4]
 800ee78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee7a:	9300      	str	r3, [sp, #0]
 800ee7c:	683b      	ldr	r3, [r7, #0]
 800ee7e:	687a      	ldr	r2, [r7, #4]
 800ee80:	68b9      	ldr	r1, [r7, #8]
 800ee82:	68f8      	ldr	r0, [r7, #12]
 800ee84:	f000 f805 	bl	800ee92 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800ee88:	69fb      	ldr	r3, [r7, #28]
	}
 800ee8a:	4618      	mov	r0, r3
 800ee8c:	3720      	adds	r7, #32
 800ee8e:	46bd      	mov	sp, r7
 800ee90:	bd80      	pop	{r7, pc}

0800ee92 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800ee92:	b580      	push	{r7, lr}
 800ee94:	b086      	sub	sp, #24
 800ee96:	af00      	add	r7, sp, #0
 800ee98:	60f8      	str	r0, [r7, #12]
 800ee9a:	60b9      	str	r1, [r7, #8]
 800ee9c:	607a      	str	r2, [r7, #4]
 800ee9e:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800eea0:	68bb      	ldr	r3, [r7, #8]
 800eea2:	2b00      	cmp	r3, #0
 800eea4:	d10b      	bne.n	800eebe <prvInitialiseNewTimer+0x2c>
	__asm volatile
 800eea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eeaa:	f383 8811 	msr	BASEPRI, r3
 800eeae:	f3bf 8f6f 	isb	sy
 800eeb2:	f3bf 8f4f 	dsb	sy
 800eeb6:	617b      	str	r3, [r7, #20]
}
 800eeb8:	bf00      	nop
 800eeba:	bf00      	nop
 800eebc:	e7fd      	b.n	800eeba <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800eebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	d01e      	beq.n	800ef02 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800eec4:	f000 faf2 	bl	800f4ac <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800eec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eeca:	68fa      	ldr	r2, [r7, #12]
 800eecc:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800eece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eed0:	68ba      	ldr	r2, [r7, #8]
 800eed2:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800eed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eed6:	683a      	ldr	r2, [r7, #0]
 800eed8:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800eeda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eedc:	6a3a      	ldr	r2, [r7, #32]
 800eede:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800eee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eee2:	3304      	adds	r3, #4
 800eee4:	4618      	mov	r0, r3
 800eee6:	f7fd fdb3 	bl	800ca50 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d008      	beq.n	800ef02 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800eef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eef2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800eef6:	f043 0304 	orr.w	r3, r3, #4
 800eefa:	b2da      	uxtb	r2, r3
 800eefc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eefe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800ef02:	bf00      	nop
 800ef04:	3718      	adds	r7, #24
 800ef06:	46bd      	mov	sp, r7
 800ef08:	bd80      	pop	{r7, pc}
	...

0800ef0c <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ef0c:	b580      	push	{r7, lr}
 800ef0e:	b08a      	sub	sp, #40	@ 0x28
 800ef10:	af00      	add	r7, sp, #0
 800ef12:	60f8      	str	r0, [r7, #12]
 800ef14:	60b9      	str	r1, [r7, #8]
 800ef16:	607a      	str	r2, [r7, #4]
 800ef18:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ef1a:	2300      	movs	r3, #0
 800ef1c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800ef1e:	68fb      	ldr	r3, [r7, #12]
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	d10b      	bne.n	800ef3c <xTimerGenericCommand+0x30>
	__asm volatile
 800ef24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef28:	f383 8811 	msr	BASEPRI, r3
 800ef2c:	f3bf 8f6f 	isb	sy
 800ef30:	f3bf 8f4f 	dsb	sy
 800ef34:	623b      	str	r3, [r7, #32]
}
 800ef36:	bf00      	nop
 800ef38:	bf00      	nop
 800ef3a:	e7fd      	b.n	800ef38 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ef3c:	4b19      	ldr	r3, [pc, #100]	@ (800efa4 <xTimerGenericCommand+0x98>)
 800ef3e:	681b      	ldr	r3, [r3, #0]
 800ef40:	2b00      	cmp	r3, #0
 800ef42:	d02a      	beq.n	800ef9a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ef44:	68bb      	ldr	r3, [r7, #8]
 800ef46:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800ef50:	68bb      	ldr	r3, [r7, #8]
 800ef52:	2b05      	cmp	r3, #5
 800ef54:	dc18      	bgt.n	800ef88 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800ef56:	f7ff fcf7 	bl	800e948 <xTaskGetSchedulerState>
 800ef5a:	4603      	mov	r3, r0
 800ef5c:	2b02      	cmp	r3, #2
 800ef5e:	d109      	bne.n	800ef74 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800ef60:	4b10      	ldr	r3, [pc, #64]	@ (800efa4 <xTimerGenericCommand+0x98>)
 800ef62:	6818      	ldr	r0, [r3, #0]
 800ef64:	f107 0110 	add.w	r1, r7, #16
 800ef68:	2300      	movs	r3, #0
 800ef6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ef6c:	f7fe f802 	bl	800cf74 <xQueueGenericSend>
 800ef70:	6278      	str	r0, [r7, #36]	@ 0x24
 800ef72:	e012      	b.n	800ef9a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ef74:	4b0b      	ldr	r3, [pc, #44]	@ (800efa4 <xTimerGenericCommand+0x98>)
 800ef76:	6818      	ldr	r0, [r3, #0]
 800ef78:	f107 0110 	add.w	r1, r7, #16
 800ef7c:	2300      	movs	r3, #0
 800ef7e:	2200      	movs	r2, #0
 800ef80:	f7fd fff8 	bl	800cf74 <xQueueGenericSend>
 800ef84:	6278      	str	r0, [r7, #36]	@ 0x24
 800ef86:	e008      	b.n	800ef9a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ef88:	4b06      	ldr	r3, [pc, #24]	@ (800efa4 <xTimerGenericCommand+0x98>)
 800ef8a:	6818      	ldr	r0, [r3, #0]
 800ef8c:	f107 0110 	add.w	r1, r7, #16
 800ef90:	2300      	movs	r3, #0
 800ef92:	683a      	ldr	r2, [r7, #0]
 800ef94:	f7fe f8f0 	bl	800d178 <xQueueGenericSendFromISR>
 800ef98:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ef9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ef9c:	4618      	mov	r0, r3
 800ef9e:	3728      	adds	r7, #40	@ 0x28
 800efa0:	46bd      	mov	sp, r7
 800efa2:	bd80      	pop	{r7, pc}
 800efa4:	20001788 	.word	0x20001788

0800efa8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800efa8:	b580      	push	{r7, lr}
 800efaa:	b088      	sub	sp, #32
 800efac:	af02      	add	r7, sp, #8
 800efae:	6078      	str	r0, [r7, #4]
 800efb0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800efb2:	4b23      	ldr	r3, [pc, #140]	@ (800f040 <prvProcessExpiredTimer+0x98>)
 800efb4:	681b      	ldr	r3, [r3, #0]
 800efb6:	68db      	ldr	r3, [r3, #12]
 800efb8:	68db      	ldr	r3, [r3, #12]
 800efba:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800efbc:	697b      	ldr	r3, [r7, #20]
 800efbe:	3304      	adds	r3, #4
 800efc0:	4618      	mov	r0, r3
 800efc2:	f7fd fdaf 	bl	800cb24 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800efc6:	697b      	ldr	r3, [r7, #20]
 800efc8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800efcc:	f003 0304 	and.w	r3, r3, #4
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d023      	beq.n	800f01c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800efd4:	697b      	ldr	r3, [r7, #20]
 800efd6:	699a      	ldr	r2, [r3, #24]
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	18d1      	adds	r1, r2, r3
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	683a      	ldr	r2, [r7, #0]
 800efe0:	6978      	ldr	r0, [r7, #20]
 800efe2:	f000 f8d5 	bl	800f190 <prvInsertTimerInActiveList>
 800efe6:	4603      	mov	r3, r0
 800efe8:	2b00      	cmp	r3, #0
 800efea:	d020      	beq.n	800f02e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800efec:	2300      	movs	r3, #0
 800efee:	9300      	str	r3, [sp, #0]
 800eff0:	2300      	movs	r3, #0
 800eff2:	687a      	ldr	r2, [r7, #4]
 800eff4:	2100      	movs	r1, #0
 800eff6:	6978      	ldr	r0, [r7, #20]
 800eff8:	f7ff ff88 	bl	800ef0c <xTimerGenericCommand>
 800effc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800effe:	693b      	ldr	r3, [r7, #16]
 800f000:	2b00      	cmp	r3, #0
 800f002:	d114      	bne.n	800f02e <prvProcessExpiredTimer+0x86>
	__asm volatile
 800f004:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f008:	f383 8811 	msr	BASEPRI, r3
 800f00c:	f3bf 8f6f 	isb	sy
 800f010:	f3bf 8f4f 	dsb	sy
 800f014:	60fb      	str	r3, [r7, #12]
}
 800f016:	bf00      	nop
 800f018:	bf00      	nop
 800f01a:	e7fd      	b.n	800f018 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f01c:	697b      	ldr	r3, [r7, #20]
 800f01e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f022:	f023 0301 	bic.w	r3, r3, #1
 800f026:	b2da      	uxtb	r2, r3
 800f028:	697b      	ldr	r3, [r7, #20]
 800f02a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f02e:	697b      	ldr	r3, [r7, #20]
 800f030:	6a1b      	ldr	r3, [r3, #32]
 800f032:	6978      	ldr	r0, [r7, #20]
 800f034:	4798      	blx	r3
}
 800f036:	bf00      	nop
 800f038:	3718      	adds	r7, #24
 800f03a:	46bd      	mov	sp, r7
 800f03c:	bd80      	pop	{r7, pc}
 800f03e:	bf00      	nop
 800f040:	20001780 	.word	0x20001780

0800f044 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800f044:	b580      	push	{r7, lr}
 800f046:	b084      	sub	sp, #16
 800f048:	af00      	add	r7, sp, #0
 800f04a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f04c:	f107 0308 	add.w	r3, r7, #8
 800f050:	4618      	mov	r0, r3
 800f052:	f000 f859 	bl	800f108 <prvGetNextExpireTime>
 800f056:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800f058:	68bb      	ldr	r3, [r7, #8]
 800f05a:	4619      	mov	r1, r3
 800f05c:	68f8      	ldr	r0, [r7, #12]
 800f05e:	f000 f805 	bl	800f06c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800f062:	f000 f8d7 	bl	800f214 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f066:	bf00      	nop
 800f068:	e7f0      	b.n	800f04c <prvTimerTask+0x8>
	...

0800f06c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800f06c:	b580      	push	{r7, lr}
 800f06e:	b084      	sub	sp, #16
 800f070:	af00      	add	r7, sp, #0
 800f072:	6078      	str	r0, [r7, #4]
 800f074:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800f076:	f7fe ffcf 	bl	800e018 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f07a:	f107 0308 	add.w	r3, r7, #8
 800f07e:	4618      	mov	r0, r3
 800f080:	f000 f866 	bl	800f150 <prvSampleTimeNow>
 800f084:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800f086:	68bb      	ldr	r3, [r7, #8]
 800f088:	2b00      	cmp	r3, #0
 800f08a:	d130      	bne.n	800f0ee <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800f08c:	683b      	ldr	r3, [r7, #0]
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d10a      	bne.n	800f0a8 <prvProcessTimerOrBlockTask+0x3c>
 800f092:	687a      	ldr	r2, [r7, #4]
 800f094:	68fb      	ldr	r3, [r7, #12]
 800f096:	429a      	cmp	r2, r3
 800f098:	d806      	bhi.n	800f0a8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800f09a:	f7fe ffcb 	bl	800e034 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800f09e:	68f9      	ldr	r1, [r7, #12]
 800f0a0:	6878      	ldr	r0, [r7, #4]
 800f0a2:	f7ff ff81 	bl	800efa8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800f0a6:	e024      	b.n	800f0f2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800f0a8:	683b      	ldr	r3, [r7, #0]
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	d008      	beq.n	800f0c0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800f0ae:	4b13      	ldr	r3, [pc, #76]	@ (800f0fc <prvProcessTimerOrBlockTask+0x90>)
 800f0b0:	681b      	ldr	r3, [r3, #0]
 800f0b2:	681b      	ldr	r3, [r3, #0]
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d101      	bne.n	800f0bc <prvProcessTimerOrBlockTask+0x50>
 800f0b8:	2301      	movs	r3, #1
 800f0ba:	e000      	b.n	800f0be <prvProcessTimerOrBlockTask+0x52>
 800f0bc:	2300      	movs	r3, #0
 800f0be:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800f0c0:	4b0f      	ldr	r3, [pc, #60]	@ (800f100 <prvProcessTimerOrBlockTask+0x94>)
 800f0c2:	6818      	ldr	r0, [r3, #0]
 800f0c4:	687a      	ldr	r2, [r7, #4]
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	1ad3      	subs	r3, r2, r3
 800f0ca:	683a      	ldr	r2, [r7, #0]
 800f0cc:	4619      	mov	r1, r3
 800f0ce:	f7fe fcb7 	bl	800da40 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800f0d2:	f7fe ffaf 	bl	800e034 <xTaskResumeAll>
 800f0d6:	4603      	mov	r3, r0
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	d10a      	bne.n	800f0f2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800f0dc:	4b09      	ldr	r3, [pc, #36]	@ (800f104 <prvProcessTimerOrBlockTask+0x98>)
 800f0de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f0e2:	601a      	str	r2, [r3, #0]
 800f0e4:	f3bf 8f4f 	dsb	sy
 800f0e8:	f3bf 8f6f 	isb	sy
}
 800f0ec:	e001      	b.n	800f0f2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800f0ee:	f7fe ffa1 	bl	800e034 <xTaskResumeAll>
}
 800f0f2:	bf00      	nop
 800f0f4:	3710      	adds	r7, #16
 800f0f6:	46bd      	mov	sp, r7
 800f0f8:	bd80      	pop	{r7, pc}
 800f0fa:	bf00      	nop
 800f0fc:	20001784 	.word	0x20001784
 800f100:	20001788 	.word	0x20001788
 800f104:	e000ed04 	.word	0xe000ed04

0800f108 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800f108:	b480      	push	{r7}
 800f10a:	b085      	sub	sp, #20
 800f10c:	af00      	add	r7, sp, #0
 800f10e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800f110:	4b0e      	ldr	r3, [pc, #56]	@ (800f14c <prvGetNextExpireTime+0x44>)
 800f112:	681b      	ldr	r3, [r3, #0]
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	2b00      	cmp	r3, #0
 800f118:	d101      	bne.n	800f11e <prvGetNextExpireTime+0x16>
 800f11a:	2201      	movs	r2, #1
 800f11c:	e000      	b.n	800f120 <prvGetNextExpireTime+0x18>
 800f11e:	2200      	movs	r2, #0
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	2b00      	cmp	r3, #0
 800f12a:	d105      	bne.n	800f138 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f12c:	4b07      	ldr	r3, [pc, #28]	@ (800f14c <prvGetNextExpireTime+0x44>)
 800f12e:	681b      	ldr	r3, [r3, #0]
 800f130:	68db      	ldr	r3, [r3, #12]
 800f132:	681b      	ldr	r3, [r3, #0]
 800f134:	60fb      	str	r3, [r7, #12]
 800f136:	e001      	b.n	800f13c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800f138:	2300      	movs	r3, #0
 800f13a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800f13c:	68fb      	ldr	r3, [r7, #12]
}
 800f13e:	4618      	mov	r0, r3
 800f140:	3714      	adds	r7, #20
 800f142:	46bd      	mov	sp, r7
 800f144:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f148:	4770      	bx	lr
 800f14a:	bf00      	nop
 800f14c:	20001780 	.word	0x20001780

0800f150 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800f150:	b580      	push	{r7, lr}
 800f152:	b084      	sub	sp, #16
 800f154:	af00      	add	r7, sp, #0
 800f156:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800f158:	f7ff f80a 	bl	800e170 <xTaskGetTickCount>
 800f15c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800f15e:	4b0b      	ldr	r3, [pc, #44]	@ (800f18c <prvSampleTimeNow+0x3c>)
 800f160:	681b      	ldr	r3, [r3, #0]
 800f162:	68fa      	ldr	r2, [r7, #12]
 800f164:	429a      	cmp	r2, r3
 800f166:	d205      	bcs.n	800f174 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800f168:	f000 f93a 	bl	800f3e0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	2201      	movs	r2, #1
 800f170:	601a      	str	r2, [r3, #0]
 800f172:	e002      	b.n	800f17a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	2200      	movs	r2, #0
 800f178:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800f17a:	4a04      	ldr	r2, [pc, #16]	@ (800f18c <prvSampleTimeNow+0x3c>)
 800f17c:	68fb      	ldr	r3, [r7, #12]
 800f17e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800f180:	68fb      	ldr	r3, [r7, #12]
}
 800f182:	4618      	mov	r0, r3
 800f184:	3710      	adds	r7, #16
 800f186:	46bd      	mov	sp, r7
 800f188:	bd80      	pop	{r7, pc}
 800f18a:	bf00      	nop
 800f18c:	20001790 	.word	0x20001790

0800f190 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800f190:	b580      	push	{r7, lr}
 800f192:	b086      	sub	sp, #24
 800f194:	af00      	add	r7, sp, #0
 800f196:	60f8      	str	r0, [r7, #12]
 800f198:	60b9      	str	r1, [r7, #8]
 800f19a:	607a      	str	r2, [r7, #4]
 800f19c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800f19e:	2300      	movs	r3, #0
 800f1a0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800f1a2:	68fb      	ldr	r3, [r7, #12]
 800f1a4:	68ba      	ldr	r2, [r7, #8]
 800f1a6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f1a8:	68fb      	ldr	r3, [r7, #12]
 800f1aa:	68fa      	ldr	r2, [r7, #12]
 800f1ac:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800f1ae:	68ba      	ldr	r2, [r7, #8]
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	429a      	cmp	r2, r3
 800f1b4:	d812      	bhi.n	800f1dc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f1b6:	687a      	ldr	r2, [r7, #4]
 800f1b8:	683b      	ldr	r3, [r7, #0]
 800f1ba:	1ad2      	subs	r2, r2, r3
 800f1bc:	68fb      	ldr	r3, [r7, #12]
 800f1be:	699b      	ldr	r3, [r3, #24]
 800f1c0:	429a      	cmp	r2, r3
 800f1c2:	d302      	bcc.n	800f1ca <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800f1c4:	2301      	movs	r3, #1
 800f1c6:	617b      	str	r3, [r7, #20]
 800f1c8:	e01b      	b.n	800f202 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800f1ca:	4b10      	ldr	r3, [pc, #64]	@ (800f20c <prvInsertTimerInActiveList+0x7c>)
 800f1cc:	681a      	ldr	r2, [r3, #0]
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	3304      	adds	r3, #4
 800f1d2:	4619      	mov	r1, r3
 800f1d4:	4610      	mov	r0, r2
 800f1d6:	f7fd fc6c 	bl	800cab2 <vListInsert>
 800f1da:	e012      	b.n	800f202 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800f1dc:	687a      	ldr	r2, [r7, #4]
 800f1de:	683b      	ldr	r3, [r7, #0]
 800f1e0:	429a      	cmp	r2, r3
 800f1e2:	d206      	bcs.n	800f1f2 <prvInsertTimerInActiveList+0x62>
 800f1e4:	68ba      	ldr	r2, [r7, #8]
 800f1e6:	683b      	ldr	r3, [r7, #0]
 800f1e8:	429a      	cmp	r2, r3
 800f1ea:	d302      	bcc.n	800f1f2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800f1ec:	2301      	movs	r3, #1
 800f1ee:	617b      	str	r3, [r7, #20]
 800f1f0:	e007      	b.n	800f202 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f1f2:	4b07      	ldr	r3, [pc, #28]	@ (800f210 <prvInsertTimerInActiveList+0x80>)
 800f1f4:	681a      	ldr	r2, [r3, #0]
 800f1f6:	68fb      	ldr	r3, [r7, #12]
 800f1f8:	3304      	adds	r3, #4
 800f1fa:	4619      	mov	r1, r3
 800f1fc:	4610      	mov	r0, r2
 800f1fe:	f7fd fc58 	bl	800cab2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800f202:	697b      	ldr	r3, [r7, #20]
}
 800f204:	4618      	mov	r0, r3
 800f206:	3718      	adds	r7, #24
 800f208:	46bd      	mov	sp, r7
 800f20a:	bd80      	pop	{r7, pc}
 800f20c:	20001784 	.word	0x20001784
 800f210:	20001780 	.word	0x20001780

0800f214 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800f214:	b580      	push	{r7, lr}
 800f216:	b08e      	sub	sp, #56	@ 0x38
 800f218:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f21a:	e0ce      	b.n	800f3ba <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	2b00      	cmp	r3, #0
 800f220:	da19      	bge.n	800f256 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800f222:	1d3b      	adds	r3, r7, #4
 800f224:	3304      	adds	r3, #4
 800f226:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800f228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f22a:	2b00      	cmp	r3, #0
 800f22c:	d10b      	bne.n	800f246 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800f22e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f232:	f383 8811 	msr	BASEPRI, r3
 800f236:	f3bf 8f6f 	isb	sy
 800f23a:	f3bf 8f4f 	dsb	sy
 800f23e:	61fb      	str	r3, [r7, #28]
}
 800f240:	bf00      	nop
 800f242:	bf00      	nop
 800f244:	e7fd      	b.n	800f242 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800f246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f24c:	6850      	ldr	r0, [r2, #4]
 800f24e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f250:	6892      	ldr	r2, [r2, #8]
 800f252:	4611      	mov	r1, r2
 800f254:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	2b00      	cmp	r3, #0
 800f25a:	f2c0 80ae 	blt.w	800f3ba <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800f25e:	68fb      	ldr	r3, [r7, #12]
 800f260:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800f262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f264:	695b      	ldr	r3, [r3, #20]
 800f266:	2b00      	cmp	r3, #0
 800f268:	d004      	beq.n	800f274 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f26a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f26c:	3304      	adds	r3, #4
 800f26e:	4618      	mov	r0, r3
 800f270:	f7fd fc58 	bl	800cb24 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f274:	463b      	mov	r3, r7
 800f276:	4618      	mov	r0, r3
 800f278:	f7ff ff6a 	bl	800f150 <prvSampleTimeNow>
 800f27c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	2b09      	cmp	r3, #9
 800f282:	f200 8097 	bhi.w	800f3b4 <prvProcessReceivedCommands+0x1a0>
 800f286:	a201      	add	r2, pc, #4	@ (adr r2, 800f28c <prvProcessReceivedCommands+0x78>)
 800f288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f28c:	0800f2b5 	.word	0x0800f2b5
 800f290:	0800f2b5 	.word	0x0800f2b5
 800f294:	0800f2b5 	.word	0x0800f2b5
 800f298:	0800f32b 	.word	0x0800f32b
 800f29c:	0800f33f 	.word	0x0800f33f
 800f2a0:	0800f38b 	.word	0x0800f38b
 800f2a4:	0800f2b5 	.word	0x0800f2b5
 800f2a8:	0800f2b5 	.word	0x0800f2b5
 800f2ac:	0800f32b 	.word	0x0800f32b
 800f2b0:	0800f33f 	.word	0x0800f33f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f2b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f2ba:	f043 0301 	orr.w	r3, r3, #1
 800f2be:	b2da      	uxtb	r2, r3
 800f2c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2c2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f2c6:	68ba      	ldr	r2, [r7, #8]
 800f2c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2ca:	699b      	ldr	r3, [r3, #24]
 800f2cc:	18d1      	adds	r1, r2, r3
 800f2ce:	68bb      	ldr	r3, [r7, #8]
 800f2d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f2d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f2d4:	f7ff ff5c 	bl	800f190 <prvInsertTimerInActiveList>
 800f2d8:	4603      	mov	r3, r0
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	d06c      	beq.n	800f3b8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f2de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2e0:	6a1b      	ldr	r3, [r3, #32]
 800f2e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f2e4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f2e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f2ec:	f003 0304 	and.w	r3, r3, #4
 800f2f0:	2b00      	cmp	r3, #0
 800f2f2:	d061      	beq.n	800f3b8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800f2f4:	68ba      	ldr	r2, [r7, #8]
 800f2f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2f8:	699b      	ldr	r3, [r3, #24]
 800f2fa:	441a      	add	r2, r3
 800f2fc:	2300      	movs	r3, #0
 800f2fe:	9300      	str	r3, [sp, #0]
 800f300:	2300      	movs	r3, #0
 800f302:	2100      	movs	r1, #0
 800f304:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f306:	f7ff fe01 	bl	800ef0c <xTimerGenericCommand>
 800f30a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800f30c:	6a3b      	ldr	r3, [r7, #32]
 800f30e:	2b00      	cmp	r3, #0
 800f310:	d152      	bne.n	800f3b8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800f312:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f316:	f383 8811 	msr	BASEPRI, r3
 800f31a:	f3bf 8f6f 	isb	sy
 800f31e:	f3bf 8f4f 	dsb	sy
 800f322:	61bb      	str	r3, [r7, #24]
}
 800f324:	bf00      	nop
 800f326:	bf00      	nop
 800f328:	e7fd      	b.n	800f326 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f32a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f32c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f330:	f023 0301 	bic.w	r3, r3, #1
 800f334:	b2da      	uxtb	r2, r3
 800f336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f338:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800f33c:	e03d      	b.n	800f3ba <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f33e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f340:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f344:	f043 0301 	orr.w	r3, r3, #1
 800f348:	b2da      	uxtb	r2, r3
 800f34a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f34c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f350:	68ba      	ldr	r2, [r7, #8]
 800f352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f354:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f356:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f358:	699b      	ldr	r3, [r3, #24]
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d10b      	bne.n	800f376 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800f35e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f362:	f383 8811 	msr	BASEPRI, r3
 800f366:	f3bf 8f6f 	isb	sy
 800f36a:	f3bf 8f4f 	dsb	sy
 800f36e:	617b      	str	r3, [r7, #20]
}
 800f370:	bf00      	nop
 800f372:	bf00      	nop
 800f374:	e7fd      	b.n	800f372 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800f376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f378:	699a      	ldr	r2, [r3, #24]
 800f37a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f37c:	18d1      	adds	r1, r2, r3
 800f37e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f380:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f382:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f384:	f7ff ff04 	bl	800f190 <prvInsertTimerInActiveList>
					break;
 800f388:	e017      	b.n	800f3ba <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800f38a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f38c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f390:	f003 0302 	and.w	r3, r3, #2
 800f394:	2b00      	cmp	r3, #0
 800f396:	d103      	bne.n	800f3a0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800f398:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f39a:	f000 fc2d 	bl	800fbf8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800f39e:	e00c      	b.n	800f3ba <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f3a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3a2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f3a6:	f023 0301 	bic.w	r3, r3, #1
 800f3aa:	b2da      	uxtb	r2, r3
 800f3ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3ae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800f3b2:	e002      	b.n	800f3ba <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800f3b4:	bf00      	nop
 800f3b6:	e000      	b.n	800f3ba <prvProcessReceivedCommands+0x1a6>
					break;
 800f3b8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f3ba:	4b08      	ldr	r3, [pc, #32]	@ (800f3dc <prvProcessReceivedCommands+0x1c8>)
 800f3bc:	681b      	ldr	r3, [r3, #0]
 800f3be:	1d39      	adds	r1, r7, #4
 800f3c0:	2200      	movs	r2, #0
 800f3c2:	4618      	mov	r0, r3
 800f3c4:	f7fd ff76 	bl	800d2b4 <xQueueReceive>
 800f3c8:	4603      	mov	r3, r0
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	f47f af26 	bne.w	800f21c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800f3d0:	bf00      	nop
 800f3d2:	bf00      	nop
 800f3d4:	3730      	adds	r7, #48	@ 0x30
 800f3d6:	46bd      	mov	sp, r7
 800f3d8:	bd80      	pop	{r7, pc}
 800f3da:	bf00      	nop
 800f3dc:	20001788 	.word	0x20001788

0800f3e0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800f3e0:	b580      	push	{r7, lr}
 800f3e2:	b088      	sub	sp, #32
 800f3e4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f3e6:	e049      	b.n	800f47c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f3e8:	4b2e      	ldr	r3, [pc, #184]	@ (800f4a4 <prvSwitchTimerLists+0xc4>)
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	68db      	ldr	r3, [r3, #12]
 800f3ee:	681b      	ldr	r3, [r3, #0]
 800f3f0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f3f2:	4b2c      	ldr	r3, [pc, #176]	@ (800f4a4 <prvSwitchTimerLists+0xc4>)
 800f3f4:	681b      	ldr	r3, [r3, #0]
 800f3f6:	68db      	ldr	r3, [r3, #12]
 800f3f8:	68db      	ldr	r3, [r3, #12]
 800f3fa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f3fc:	68fb      	ldr	r3, [r7, #12]
 800f3fe:	3304      	adds	r3, #4
 800f400:	4618      	mov	r0, r3
 800f402:	f7fd fb8f 	bl	800cb24 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f406:	68fb      	ldr	r3, [r7, #12]
 800f408:	6a1b      	ldr	r3, [r3, #32]
 800f40a:	68f8      	ldr	r0, [r7, #12]
 800f40c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f40e:	68fb      	ldr	r3, [r7, #12]
 800f410:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f414:	f003 0304 	and.w	r3, r3, #4
 800f418:	2b00      	cmp	r3, #0
 800f41a:	d02f      	beq.n	800f47c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800f41c:	68fb      	ldr	r3, [r7, #12]
 800f41e:	699b      	ldr	r3, [r3, #24]
 800f420:	693a      	ldr	r2, [r7, #16]
 800f422:	4413      	add	r3, r2
 800f424:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800f426:	68ba      	ldr	r2, [r7, #8]
 800f428:	693b      	ldr	r3, [r7, #16]
 800f42a:	429a      	cmp	r2, r3
 800f42c:	d90e      	bls.n	800f44c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800f42e:	68fb      	ldr	r3, [r7, #12]
 800f430:	68ba      	ldr	r2, [r7, #8]
 800f432:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f434:	68fb      	ldr	r3, [r7, #12]
 800f436:	68fa      	ldr	r2, [r7, #12]
 800f438:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f43a:	4b1a      	ldr	r3, [pc, #104]	@ (800f4a4 <prvSwitchTimerLists+0xc4>)
 800f43c:	681a      	ldr	r2, [r3, #0]
 800f43e:	68fb      	ldr	r3, [r7, #12]
 800f440:	3304      	adds	r3, #4
 800f442:	4619      	mov	r1, r3
 800f444:	4610      	mov	r0, r2
 800f446:	f7fd fb34 	bl	800cab2 <vListInsert>
 800f44a:	e017      	b.n	800f47c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f44c:	2300      	movs	r3, #0
 800f44e:	9300      	str	r3, [sp, #0]
 800f450:	2300      	movs	r3, #0
 800f452:	693a      	ldr	r2, [r7, #16]
 800f454:	2100      	movs	r1, #0
 800f456:	68f8      	ldr	r0, [r7, #12]
 800f458:	f7ff fd58 	bl	800ef0c <xTimerGenericCommand>
 800f45c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	2b00      	cmp	r3, #0
 800f462:	d10b      	bne.n	800f47c <prvSwitchTimerLists+0x9c>
	__asm volatile
 800f464:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f468:	f383 8811 	msr	BASEPRI, r3
 800f46c:	f3bf 8f6f 	isb	sy
 800f470:	f3bf 8f4f 	dsb	sy
 800f474:	603b      	str	r3, [r7, #0]
}
 800f476:	bf00      	nop
 800f478:	bf00      	nop
 800f47a:	e7fd      	b.n	800f478 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f47c:	4b09      	ldr	r3, [pc, #36]	@ (800f4a4 <prvSwitchTimerLists+0xc4>)
 800f47e:	681b      	ldr	r3, [r3, #0]
 800f480:	681b      	ldr	r3, [r3, #0]
 800f482:	2b00      	cmp	r3, #0
 800f484:	d1b0      	bne.n	800f3e8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800f486:	4b07      	ldr	r3, [pc, #28]	@ (800f4a4 <prvSwitchTimerLists+0xc4>)
 800f488:	681b      	ldr	r3, [r3, #0]
 800f48a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800f48c:	4b06      	ldr	r3, [pc, #24]	@ (800f4a8 <prvSwitchTimerLists+0xc8>)
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	4a04      	ldr	r2, [pc, #16]	@ (800f4a4 <prvSwitchTimerLists+0xc4>)
 800f492:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800f494:	4a04      	ldr	r2, [pc, #16]	@ (800f4a8 <prvSwitchTimerLists+0xc8>)
 800f496:	697b      	ldr	r3, [r7, #20]
 800f498:	6013      	str	r3, [r2, #0]
}
 800f49a:	bf00      	nop
 800f49c:	3718      	adds	r7, #24
 800f49e:	46bd      	mov	sp, r7
 800f4a0:	bd80      	pop	{r7, pc}
 800f4a2:	bf00      	nop
 800f4a4:	20001780 	.word	0x20001780
 800f4a8:	20001784 	.word	0x20001784

0800f4ac <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800f4ac:	b580      	push	{r7, lr}
 800f4ae:	b082      	sub	sp, #8
 800f4b0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800f4b2:	f000 f9b1 	bl	800f818 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800f4b6:	4b15      	ldr	r3, [pc, #84]	@ (800f50c <prvCheckForValidListAndQueue+0x60>)
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d120      	bne.n	800f500 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800f4be:	4814      	ldr	r0, [pc, #80]	@ (800f510 <prvCheckForValidListAndQueue+0x64>)
 800f4c0:	f7fd faa6 	bl	800ca10 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800f4c4:	4813      	ldr	r0, [pc, #76]	@ (800f514 <prvCheckForValidListAndQueue+0x68>)
 800f4c6:	f7fd faa3 	bl	800ca10 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800f4ca:	4b13      	ldr	r3, [pc, #76]	@ (800f518 <prvCheckForValidListAndQueue+0x6c>)
 800f4cc:	4a10      	ldr	r2, [pc, #64]	@ (800f510 <prvCheckForValidListAndQueue+0x64>)
 800f4ce:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800f4d0:	4b12      	ldr	r3, [pc, #72]	@ (800f51c <prvCheckForValidListAndQueue+0x70>)
 800f4d2:	4a10      	ldr	r2, [pc, #64]	@ (800f514 <prvCheckForValidListAndQueue+0x68>)
 800f4d4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800f4d6:	2300      	movs	r3, #0
 800f4d8:	9300      	str	r3, [sp, #0]
 800f4da:	4b11      	ldr	r3, [pc, #68]	@ (800f520 <prvCheckForValidListAndQueue+0x74>)
 800f4dc:	4a11      	ldr	r2, [pc, #68]	@ (800f524 <prvCheckForValidListAndQueue+0x78>)
 800f4de:	2110      	movs	r1, #16
 800f4e0:	200a      	movs	r0, #10
 800f4e2:	f7fd fbb3 	bl	800cc4c <xQueueGenericCreateStatic>
 800f4e6:	4603      	mov	r3, r0
 800f4e8:	4a08      	ldr	r2, [pc, #32]	@ (800f50c <prvCheckForValidListAndQueue+0x60>)
 800f4ea:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800f4ec:	4b07      	ldr	r3, [pc, #28]	@ (800f50c <prvCheckForValidListAndQueue+0x60>)
 800f4ee:	681b      	ldr	r3, [r3, #0]
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	d005      	beq.n	800f500 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800f4f4:	4b05      	ldr	r3, [pc, #20]	@ (800f50c <prvCheckForValidListAndQueue+0x60>)
 800f4f6:	681b      	ldr	r3, [r3, #0]
 800f4f8:	490b      	ldr	r1, [pc, #44]	@ (800f528 <prvCheckForValidListAndQueue+0x7c>)
 800f4fa:	4618      	mov	r0, r3
 800f4fc:	f7fe fa76 	bl	800d9ec <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f500:	f000 f9bc 	bl	800f87c <vPortExitCritical>
}
 800f504:	bf00      	nop
 800f506:	46bd      	mov	sp, r7
 800f508:	bd80      	pop	{r7, pc}
 800f50a:	bf00      	nop
 800f50c:	20001788 	.word	0x20001788
 800f510:	20001758 	.word	0x20001758
 800f514:	2000176c 	.word	0x2000176c
 800f518:	20001780 	.word	0x20001780
 800f51c:	20001784 	.word	0x20001784
 800f520:	20001834 	.word	0x20001834
 800f524:	20001794 	.word	0x20001794
 800f528:	08015be8 	.word	0x08015be8

0800f52c <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800f52c:	b580      	push	{r7, lr}
 800f52e:	b086      	sub	sp, #24
 800f530:	af00      	add	r7, sp, #0
 800f532:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	2b00      	cmp	r3, #0
 800f53c:	d10b      	bne.n	800f556 <pvTimerGetTimerID+0x2a>
	__asm volatile
 800f53e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f542:	f383 8811 	msr	BASEPRI, r3
 800f546:	f3bf 8f6f 	isb	sy
 800f54a:	f3bf 8f4f 	dsb	sy
 800f54e:	60fb      	str	r3, [r7, #12]
}
 800f550:	bf00      	nop
 800f552:	bf00      	nop
 800f554:	e7fd      	b.n	800f552 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800f556:	f000 f95f 	bl	800f818 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800f55a:	697b      	ldr	r3, [r7, #20]
 800f55c:	69db      	ldr	r3, [r3, #28]
 800f55e:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800f560:	f000 f98c 	bl	800f87c <vPortExitCritical>

	return pvReturn;
 800f564:	693b      	ldr	r3, [r7, #16]
}
 800f566:	4618      	mov	r0, r3
 800f568:	3718      	adds	r7, #24
 800f56a:	46bd      	mov	sp, r7
 800f56c:	bd80      	pop	{r7, pc}
	...

0800f570 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800f570:	b580      	push	{r7, lr}
 800f572:	b08a      	sub	sp, #40	@ 0x28
 800f574:	af00      	add	r7, sp, #0
 800f576:	60f8      	str	r0, [r7, #12]
 800f578:	60b9      	str	r1, [r7, #8]
 800f57a:	607a      	str	r2, [r7, #4]
 800f57c:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800f57e:	f06f 0301 	mvn.w	r3, #1
 800f582:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800f584:	68fb      	ldr	r3, [r7, #12]
 800f586:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 800f588:	68bb      	ldr	r3, [r7, #8]
 800f58a:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800f590:	4b06      	ldr	r3, [pc, #24]	@ (800f5ac <xTimerPendFunctionCallFromISR+0x3c>)
 800f592:	6818      	ldr	r0, [r3, #0]
 800f594:	f107 0114 	add.w	r1, r7, #20
 800f598:	2300      	movs	r3, #0
 800f59a:	683a      	ldr	r2, [r7, #0]
 800f59c:	f7fd fdec 	bl	800d178 <xQueueGenericSendFromISR>
 800f5a0:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800f5a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800f5a4:	4618      	mov	r0, r3
 800f5a6:	3728      	adds	r7, #40	@ 0x28
 800f5a8:	46bd      	mov	sp, r7
 800f5aa:	bd80      	pop	{r7, pc}
 800f5ac:	20001788 	.word	0x20001788

0800f5b0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f5b0:	b480      	push	{r7}
 800f5b2:	b085      	sub	sp, #20
 800f5b4:	af00      	add	r7, sp, #0
 800f5b6:	60f8      	str	r0, [r7, #12]
 800f5b8:	60b9      	str	r1, [r7, #8]
 800f5ba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	3b04      	subs	r3, #4
 800f5c0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f5c2:	68fb      	ldr	r3, [r7, #12]
 800f5c4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800f5c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f5ca:	68fb      	ldr	r3, [r7, #12]
 800f5cc:	3b04      	subs	r3, #4
 800f5ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f5d0:	68bb      	ldr	r3, [r7, #8]
 800f5d2:	f023 0201 	bic.w	r2, r3, #1
 800f5d6:	68fb      	ldr	r3, [r7, #12]
 800f5d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f5da:	68fb      	ldr	r3, [r7, #12]
 800f5dc:	3b04      	subs	r3, #4
 800f5de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f5e0:	4a0c      	ldr	r2, [pc, #48]	@ (800f614 <pxPortInitialiseStack+0x64>)
 800f5e2:	68fb      	ldr	r3, [r7, #12]
 800f5e4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f5e6:	68fb      	ldr	r3, [r7, #12]
 800f5e8:	3b14      	subs	r3, #20
 800f5ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f5ec:	687a      	ldr	r2, [r7, #4]
 800f5ee:	68fb      	ldr	r3, [r7, #12]
 800f5f0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f5f2:	68fb      	ldr	r3, [r7, #12]
 800f5f4:	3b04      	subs	r3, #4
 800f5f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f5f8:	68fb      	ldr	r3, [r7, #12]
 800f5fa:	f06f 0202 	mvn.w	r2, #2
 800f5fe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f600:	68fb      	ldr	r3, [r7, #12]
 800f602:	3b20      	subs	r3, #32
 800f604:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f606:	68fb      	ldr	r3, [r7, #12]
}
 800f608:	4618      	mov	r0, r3
 800f60a:	3714      	adds	r7, #20
 800f60c:	46bd      	mov	sp, r7
 800f60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f612:	4770      	bx	lr
 800f614:	0800f619 	.word	0x0800f619

0800f618 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f618:	b480      	push	{r7}
 800f61a:	b085      	sub	sp, #20
 800f61c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f61e:	2300      	movs	r3, #0
 800f620:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f622:	4b13      	ldr	r3, [pc, #76]	@ (800f670 <prvTaskExitError+0x58>)
 800f624:	681b      	ldr	r3, [r3, #0]
 800f626:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f62a:	d00b      	beq.n	800f644 <prvTaskExitError+0x2c>
	__asm volatile
 800f62c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f630:	f383 8811 	msr	BASEPRI, r3
 800f634:	f3bf 8f6f 	isb	sy
 800f638:	f3bf 8f4f 	dsb	sy
 800f63c:	60fb      	str	r3, [r7, #12]
}
 800f63e:	bf00      	nop
 800f640:	bf00      	nop
 800f642:	e7fd      	b.n	800f640 <prvTaskExitError+0x28>
	__asm volatile
 800f644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f648:	f383 8811 	msr	BASEPRI, r3
 800f64c:	f3bf 8f6f 	isb	sy
 800f650:	f3bf 8f4f 	dsb	sy
 800f654:	60bb      	str	r3, [r7, #8]
}
 800f656:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f658:	bf00      	nop
 800f65a:	687b      	ldr	r3, [r7, #4]
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d0fc      	beq.n	800f65a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f660:	bf00      	nop
 800f662:	bf00      	nop
 800f664:	3714      	adds	r7, #20
 800f666:	46bd      	mov	sp, r7
 800f668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f66c:	4770      	bx	lr
 800f66e:	bf00      	nop
 800f670:	20000074 	.word	0x20000074
	...

0800f680 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f680:	4b07      	ldr	r3, [pc, #28]	@ (800f6a0 <pxCurrentTCBConst2>)
 800f682:	6819      	ldr	r1, [r3, #0]
 800f684:	6808      	ldr	r0, [r1, #0]
 800f686:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f68a:	f380 8809 	msr	PSP, r0
 800f68e:	f3bf 8f6f 	isb	sy
 800f692:	f04f 0000 	mov.w	r0, #0
 800f696:	f380 8811 	msr	BASEPRI, r0
 800f69a:	4770      	bx	lr
 800f69c:	f3af 8000 	nop.w

0800f6a0 <pxCurrentTCBConst2>:
 800f6a0:	20001258 	.word	0x20001258
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f6a4:	bf00      	nop
 800f6a6:	bf00      	nop

0800f6a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f6a8:	4808      	ldr	r0, [pc, #32]	@ (800f6cc <prvPortStartFirstTask+0x24>)
 800f6aa:	6800      	ldr	r0, [r0, #0]
 800f6ac:	6800      	ldr	r0, [r0, #0]
 800f6ae:	f380 8808 	msr	MSP, r0
 800f6b2:	f04f 0000 	mov.w	r0, #0
 800f6b6:	f380 8814 	msr	CONTROL, r0
 800f6ba:	b662      	cpsie	i
 800f6bc:	b661      	cpsie	f
 800f6be:	f3bf 8f4f 	dsb	sy
 800f6c2:	f3bf 8f6f 	isb	sy
 800f6c6:	df00      	svc	0
 800f6c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f6ca:	bf00      	nop
 800f6cc:	e000ed08 	.word	0xe000ed08

0800f6d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f6d0:	b580      	push	{r7, lr}
 800f6d2:	b086      	sub	sp, #24
 800f6d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f6d6:	4b47      	ldr	r3, [pc, #284]	@ (800f7f4 <xPortStartScheduler+0x124>)
 800f6d8:	681b      	ldr	r3, [r3, #0]
 800f6da:	4a47      	ldr	r2, [pc, #284]	@ (800f7f8 <xPortStartScheduler+0x128>)
 800f6dc:	4293      	cmp	r3, r2
 800f6de:	d10b      	bne.n	800f6f8 <xPortStartScheduler+0x28>
	__asm volatile
 800f6e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6e4:	f383 8811 	msr	BASEPRI, r3
 800f6e8:	f3bf 8f6f 	isb	sy
 800f6ec:	f3bf 8f4f 	dsb	sy
 800f6f0:	60fb      	str	r3, [r7, #12]
}
 800f6f2:	bf00      	nop
 800f6f4:	bf00      	nop
 800f6f6:	e7fd      	b.n	800f6f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f6f8:	4b3e      	ldr	r3, [pc, #248]	@ (800f7f4 <xPortStartScheduler+0x124>)
 800f6fa:	681b      	ldr	r3, [r3, #0]
 800f6fc:	4a3f      	ldr	r2, [pc, #252]	@ (800f7fc <xPortStartScheduler+0x12c>)
 800f6fe:	4293      	cmp	r3, r2
 800f700:	d10b      	bne.n	800f71a <xPortStartScheduler+0x4a>
	__asm volatile
 800f702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f706:	f383 8811 	msr	BASEPRI, r3
 800f70a:	f3bf 8f6f 	isb	sy
 800f70e:	f3bf 8f4f 	dsb	sy
 800f712:	613b      	str	r3, [r7, #16]
}
 800f714:	bf00      	nop
 800f716:	bf00      	nop
 800f718:	e7fd      	b.n	800f716 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f71a:	4b39      	ldr	r3, [pc, #228]	@ (800f800 <xPortStartScheduler+0x130>)
 800f71c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f71e:	697b      	ldr	r3, [r7, #20]
 800f720:	781b      	ldrb	r3, [r3, #0]
 800f722:	b2db      	uxtb	r3, r3
 800f724:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f726:	697b      	ldr	r3, [r7, #20]
 800f728:	22ff      	movs	r2, #255	@ 0xff
 800f72a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f72c:	697b      	ldr	r3, [r7, #20]
 800f72e:	781b      	ldrb	r3, [r3, #0]
 800f730:	b2db      	uxtb	r3, r3
 800f732:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f734:	78fb      	ldrb	r3, [r7, #3]
 800f736:	b2db      	uxtb	r3, r3
 800f738:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800f73c:	b2da      	uxtb	r2, r3
 800f73e:	4b31      	ldr	r3, [pc, #196]	@ (800f804 <xPortStartScheduler+0x134>)
 800f740:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f742:	4b31      	ldr	r3, [pc, #196]	@ (800f808 <xPortStartScheduler+0x138>)
 800f744:	2207      	movs	r2, #7
 800f746:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f748:	e009      	b.n	800f75e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800f74a:	4b2f      	ldr	r3, [pc, #188]	@ (800f808 <xPortStartScheduler+0x138>)
 800f74c:	681b      	ldr	r3, [r3, #0]
 800f74e:	3b01      	subs	r3, #1
 800f750:	4a2d      	ldr	r2, [pc, #180]	@ (800f808 <xPortStartScheduler+0x138>)
 800f752:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f754:	78fb      	ldrb	r3, [r7, #3]
 800f756:	b2db      	uxtb	r3, r3
 800f758:	005b      	lsls	r3, r3, #1
 800f75a:	b2db      	uxtb	r3, r3
 800f75c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f75e:	78fb      	ldrb	r3, [r7, #3]
 800f760:	b2db      	uxtb	r3, r3
 800f762:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f766:	2b80      	cmp	r3, #128	@ 0x80
 800f768:	d0ef      	beq.n	800f74a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f76a:	4b27      	ldr	r3, [pc, #156]	@ (800f808 <xPortStartScheduler+0x138>)
 800f76c:	681b      	ldr	r3, [r3, #0]
 800f76e:	f1c3 0307 	rsb	r3, r3, #7
 800f772:	2b04      	cmp	r3, #4
 800f774:	d00b      	beq.n	800f78e <xPortStartScheduler+0xbe>
	__asm volatile
 800f776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f77a:	f383 8811 	msr	BASEPRI, r3
 800f77e:	f3bf 8f6f 	isb	sy
 800f782:	f3bf 8f4f 	dsb	sy
 800f786:	60bb      	str	r3, [r7, #8]
}
 800f788:	bf00      	nop
 800f78a:	bf00      	nop
 800f78c:	e7fd      	b.n	800f78a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f78e:	4b1e      	ldr	r3, [pc, #120]	@ (800f808 <xPortStartScheduler+0x138>)
 800f790:	681b      	ldr	r3, [r3, #0]
 800f792:	021b      	lsls	r3, r3, #8
 800f794:	4a1c      	ldr	r2, [pc, #112]	@ (800f808 <xPortStartScheduler+0x138>)
 800f796:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f798:	4b1b      	ldr	r3, [pc, #108]	@ (800f808 <xPortStartScheduler+0x138>)
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800f7a0:	4a19      	ldr	r2, [pc, #100]	@ (800f808 <xPortStartScheduler+0x138>)
 800f7a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	b2da      	uxtb	r2, r3
 800f7a8:	697b      	ldr	r3, [r7, #20]
 800f7aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f7ac:	4b17      	ldr	r3, [pc, #92]	@ (800f80c <xPortStartScheduler+0x13c>)
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	4a16      	ldr	r2, [pc, #88]	@ (800f80c <xPortStartScheduler+0x13c>)
 800f7b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800f7b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f7b8:	4b14      	ldr	r3, [pc, #80]	@ (800f80c <xPortStartScheduler+0x13c>)
 800f7ba:	681b      	ldr	r3, [r3, #0]
 800f7bc:	4a13      	ldr	r2, [pc, #76]	@ (800f80c <xPortStartScheduler+0x13c>)
 800f7be:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800f7c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f7c4:	f000 f8da 	bl	800f97c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f7c8:	4b11      	ldr	r3, [pc, #68]	@ (800f810 <xPortStartScheduler+0x140>)
 800f7ca:	2200      	movs	r2, #0
 800f7cc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f7ce:	f000 f8f9 	bl	800f9c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f7d2:	4b10      	ldr	r3, [pc, #64]	@ (800f814 <xPortStartScheduler+0x144>)
 800f7d4:	681b      	ldr	r3, [r3, #0]
 800f7d6:	4a0f      	ldr	r2, [pc, #60]	@ (800f814 <xPortStartScheduler+0x144>)
 800f7d8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800f7dc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f7de:	f7ff ff63 	bl	800f6a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f7e2:	f7fe fd8f 	bl	800e304 <vTaskSwitchContext>
	prvTaskExitError();
 800f7e6:	f7ff ff17 	bl	800f618 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f7ea:	2300      	movs	r3, #0
}
 800f7ec:	4618      	mov	r0, r3
 800f7ee:	3718      	adds	r7, #24
 800f7f0:	46bd      	mov	sp, r7
 800f7f2:	bd80      	pop	{r7, pc}
 800f7f4:	e000ed00 	.word	0xe000ed00
 800f7f8:	410fc271 	.word	0x410fc271
 800f7fc:	410fc270 	.word	0x410fc270
 800f800:	e000e400 	.word	0xe000e400
 800f804:	20001884 	.word	0x20001884
 800f808:	20001888 	.word	0x20001888
 800f80c:	e000ed20 	.word	0xe000ed20
 800f810:	20000074 	.word	0x20000074
 800f814:	e000ef34 	.word	0xe000ef34

0800f818 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f818:	b480      	push	{r7}
 800f81a:	b083      	sub	sp, #12
 800f81c:	af00      	add	r7, sp, #0
	__asm volatile
 800f81e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f822:	f383 8811 	msr	BASEPRI, r3
 800f826:	f3bf 8f6f 	isb	sy
 800f82a:	f3bf 8f4f 	dsb	sy
 800f82e:	607b      	str	r3, [r7, #4]
}
 800f830:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f832:	4b10      	ldr	r3, [pc, #64]	@ (800f874 <vPortEnterCritical+0x5c>)
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	3301      	adds	r3, #1
 800f838:	4a0e      	ldr	r2, [pc, #56]	@ (800f874 <vPortEnterCritical+0x5c>)
 800f83a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f83c:	4b0d      	ldr	r3, [pc, #52]	@ (800f874 <vPortEnterCritical+0x5c>)
 800f83e:	681b      	ldr	r3, [r3, #0]
 800f840:	2b01      	cmp	r3, #1
 800f842:	d110      	bne.n	800f866 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f844:	4b0c      	ldr	r3, [pc, #48]	@ (800f878 <vPortEnterCritical+0x60>)
 800f846:	681b      	ldr	r3, [r3, #0]
 800f848:	b2db      	uxtb	r3, r3
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d00b      	beq.n	800f866 <vPortEnterCritical+0x4e>
	__asm volatile
 800f84e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f852:	f383 8811 	msr	BASEPRI, r3
 800f856:	f3bf 8f6f 	isb	sy
 800f85a:	f3bf 8f4f 	dsb	sy
 800f85e:	603b      	str	r3, [r7, #0]
}
 800f860:	bf00      	nop
 800f862:	bf00      	nop
 800f864:	e7fd      	b.n	800f862 <vPortEnterCritical+0x4a>
	}
}
 800f866:	bf00      	nop
 800f868:	370c      	adds	r7, #12
 800f86a:	46bd      	mov	sp, r7
 800f86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f870:	4770      	bx	lr
 800f872:	bf00      	nop
 800f874:	20000074 	.word	0x20000074
 800f878:	e000ed04 	.word	0xe000ed04

0800f87c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f87c:	b480      	push	{r7}
 800f87e:	b083      	sub	sp, #12
 800f880:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f882:	4b12      	ldr	r3, [pc, #72]	@ (800f8cc <vPortExitCritical+0x50>)
 800f884:	681b      	ldr	r3, [r3, #0]
 800f886:	2b00      	cmp	r3, #0
 800f888:	d10b      	bne.n	800f8a2 <vPortExitCritical+0x26>
	__asm volatile
 800f88a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f88e:	f383 8811 	msr	BASEPRI, r3
 800f892:	f3bf 8f6f 	isb	sy
 800f896:	f3bf 8f4f 	dsb	sy
 800f89a:	607b      	str	r3, [r7, #4]
}
 800f89c:	bf00      	nop
 800f89e:	bf00      	nop
 800f8a0:	e7fd      	b.n	800f89e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f8a2:	4b0a      	ldr	r3, [pc, #40]	@ (800f8cc <vPortExitCritical+0x50>)
 800f8a4:	681b      	ldr	r3, [r3, #0]
 800f8a6:	3b01      	subs	r3, #1
 800f8a8:	4a08      	ldr	r2, [pc, #32]	@ (800f8cc <vPortExitCritical+0x50>)
 800f8aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f8ac:	4b07      	ldr	r3, [pc, #28]	@ (800f8cc <vPortExitCritical+0x50>)
 800f8ae:	681b      	ldr	r3, [r3, #0]
 800f8b0:	2b00      	cmp	r3, #0
 800f8b2:	d105      	bne.n	800f8c0 <vPortExitCritical+0x44>
 800f8b4:	2300      	movs	r3, #0
 800f8b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f8b8:	683b      	ldr	r3, [r7, #0]
 800f8ba:	f383 8811 	msr	BASEPRI, r3
}
 800f8be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f8c0:	bf00      	nop
 800f8c2:	370c      	adds	r7, #12
 800f8c4:	46bd      	mov	sp, r7
 800f8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ca:	4770      	bx	lr
 800f8cc:	20000074 	.word	0x20000074

0800f8d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f8d0:	f3ef 8009 	mrs	r0, PSP
 800f8d4:	f3bf 8f6f 	isb	sy
 800f8d8:	4b15      	ldr	r3, [pc, #84]	@ (800f930 <pxCurrentTCBConst>)
 800f8da:	681a      	ldr	r2, [r3, #0]
 800f8dc:	f01e 0f10 	tst.w	lr, #16
 800f8e0:	bf08      	it	eq
 800f8e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f8e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8ea:	6010      	str	r0, [r2, #0]
 800f8ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f8f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800f8f4:	f380 8811 	msr	BASEPRI, r0
 800f8f8:	f3bf 8f4f 	dsb	sy
 800f8fc:	f3bf 8f6f 	isb	sy
 800f900:	f7fe fd00 	bl	800e304 <vTaskSwitchContext>
 800f904:	f04f 0000 	mov.w	r0, #0
 800f908:	f380 8811 	msr	BASEPRI, r0
 800f90c:	bc09      	pop	{r0, r3}
 800f90e:	6819      	ldr	r1, [r3, #0]
 800f910:	6808      	ldr	r0, [r1, #0]
 800f912:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f916:	f01e 0f10 	tst.w	lr, #16
 800f91a:	bf08      	it	eq
 800f91c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f920:	f380 8809 	msr	PSP, r0
 800f924:	f3bf 8f6f 	isb	sy
 800f928:	4770      	bx	lr
 800f92a:	bf00      	nop
 800f92c:	f3af 8000 	nop.w

0800f930 <pxCurrentTCBConst>:
 800f930:	20001258 	.word	0x20001258
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f934:	bf00      	nop
 800f936:	bf00      	nop

0800f938 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f938:	b580      	push	{r7, lr}
 800f93a:	b082      	sub	sp, #8
 800f93c:	af00      	add	r7, sp, #0
	__asm volatile
 800f93e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f942:	f383 8811 	msr	BASEPRI, r3
 800f946:	f3bf 8f6f 	isb	sy
 800f94a:	f3bf 8f4f 	dsb	sy
 800f94e:	607b      	str	r3, [r7, #4]
}
 800f950:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f952:	f7fe fc1d 	bl	800e190 <xTaskIncrementTick>
 800f956:	4603      	mov	r3, r0
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d003      	beq.n	800f964 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f95c:	4b06      	ldr	r3, [pc, #24]	@ (800f978 <xPortSysTickHandler+0x40>)
 800f95e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f962:	601a      	str	r2, [r3, #0]
 800f964:	2300      	movs	r3, #0
 800f966:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f968:	683b      	ldr	r3, [r7, #0]
 800f96a:	f383 8811 	msr	BASEPRI, r3
}
 800f96e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f970:	bf00      	nop
 800f972:	3708      	adds	r7, #8
 800f974:	46bd      	mov	sp, r7
 800f976:	bd80      	pop	{r7, pc}
 800f978:	e000ed04 	.word	0xe000ed04

0800f97c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f97c:	b480      	push	{r7}
 800f97e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f980:	4b0b      	ldr	r3, [pc, #44]	@ (800f9b0 <vPortSetupTimerInterrupt+0x34>)
 800f982:	2200      	movs	r2, #0
 800f984:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f986:	4b0b      	ldr	r3, [pc, #44]	@ (800f9b4 <vPortSetupTimerInterrupt+0x38>)
 800f988:	2200      	movs	r2, #0
 800f98a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f98c:	4b0a      	ldr	r3, [pc, #40]	@ (800f9b8 <vPortSetupTimerInterrupt+0x3c>)
 800f98e:	681b      	ldr	r3, [r3, #0]
 800f990:	4a0a      	ldr	r2, [pc, #40]	@ (800f9bc <vPortSetupTimerInterrupt+0x40>)
 800f992:	fba2 2303 	umull	r2, r3, r2, r3
 800f996:	099b      	lsrs	r3, r3, #6
 800f998:	4a09      	ldr	r2, [pc, #36]	@ (800f9c0 <vPortSetupTimerInterrupt+0x44>)
 800f99a:	3b01      	subs	r3, #1
 800f99c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f99e:	4b04      	ldr	r3, [pc, #16]	@ (800f9b0 <vPortSetupTimerInterrupt+0x34>)
 800f9a0:	2207      	movs	r2, #7
 800f9a2:	601a      	str	r2, [r3, #0]
}
 800f9a4:	bf00      	nop
 800f9a6:	46bd      	mov	sp, r7
 800f9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9ac:	4770      	bx	lr
 800f9ae:	bf00      	nop
 800f9b0:	e000e010 	.word	0xe000e010
 800f9b4:	e000e018 	.word	0xe000e018
 800f9b8:	20000068 	.word	0x20000068
 800f9bc:	10624dd3 	.word	0x10624dd3
 800f9c0:	e000e014 	.word	0xe000e014

0800f9c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f9c4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800f9d4 <vPortEnableVFP+0x10>
 800f9c8:	6801      	ldr	r1, [r0, #0]
 800f9ca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800f9ce:	6001      	str	r1, [r0, #0]
 800f9d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f9d2:	bf00      	nop
 800f9d4:	e000ed88 	.word	0xe000ed88

0800f9d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f9d8:	b480      	push	{r7}
 800f9da:	b085      	sub	sp, #20
 800f9dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f9de:	f3ef 8305 	mrs	r3, IPSR
 800f9e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f9e4:	68fb      	ldr	r3, [r7, #12]
 800f9e6:	2b0f      	cmp	r3, #15
 800f9e8:	d915      	bls.n	800fa16 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f9ea:	4a18      	ldr	r2, [pc, #96]	@ (800fa4c <vPortValidateInterruptPriority+0x74>)
 800f9ec:	68fb      	ldr	r3, [r7, #12]
 800f9ee:	4413      	add	r3, r2
 800f9f0:	781b      	ldrb	r3, [r3, #0]
 800f9f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f9f4:	4b16      	ldr	r3, [pc, #88]	@ (800fa50 <vPortValidateInterruptPriority+0x78>)
 800f9f6:	781b      	ldrb	r3, [r3, #0]
 800f9f8:	7afa      	ldrb	r2, [r7, #11]
 800f9fa:	429a      	cmp	r2, r3
 800f9fc:	d20b      	bcs.n	800fa16 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800f9fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa02:	f383 8811 	msr	BASEPRI, r3
 800fa06:	f3bf 8f6f 	isb	sy
 800fa0a:	f3bf 8f4f 	dsb	sy
 800fa0e:	607b      	str	r3, [r7, #4]
}
 800fa10:	bf00      	nop
 800fa12:	bf00      	nop
 800fa14:	e7fd      	b.n	800fa12 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800fa16:	4b0f      	ldr	r3, [pc, #60]	@ (800fa54 <vPortValidateInterruptPriority+0x7c>)
 800fa18:	681b      	ldr	r3, [r3, #0]
 800fa1a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800fa1e:	4b0e      	ldr	r3, [pc, #56]	@ (800fa58 <vPortValidateInterruptPriority+0x80>)
 800fa20:	681b      	ldr	r3, [r3, #0]
 800fa22:	429a      	cmp	r2, r3
 800fa24:	d90b      	bls.n	800fa3e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800fa26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa2a:	f383 8811 	msr	BASEPRI, r3
 800fa2e:	f3bf 8f6f 	isb	sy
 800fa32:	f3bf 8f4f 	dsb	sy
 800fa36:	603b      	str	r3, [r7, #0]
}
 800fa38:	bf00      	nop
 800fa3a:	bf00      	nop
 800fa3c:	e7fd      	b.n	800fa3a <vPortValidateInterruptPriority+0x62>
	}
 800fa3e:	bf00      	nop
 800fa40:	3714      	adds	r7, #20
 800fa42:	46bd      	mov	sp, r7
 800fa44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa48:	4770      	bx	lr
 800fa4a:	bf00      	nop
 800fa4c:	e000e3f0 	.word	0xe000e3f0
 800fa50:	20001884 	.word	0x20001884
 800fa54:	e000ed0c 	.word	0xe000ed0c
 800fa58:	20001888 	.word	0x20001888

0800fa5c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800fa5c:	b580      	push	{r7, lr}
 800fa5e:	b08a      	sub	sp, #40	@ 0x28
 800fa60:	af00      	add	r7, sp, #0
 800fa62:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800fa64:	2300      	movs	r3, #0
 800fa66:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800fa68:	f7fe fad6 	bl	800e018 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800fa6c:	4b5c      	ldr	r3, [pc, #368]	@ (800fbe0 <pvPortMalloc+0x184>)
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	2b00      	cmp	r3, #0
 800fa72:	d101      	bne.n	800fa78 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800fa74:	f000 f924 	bl	800fcc0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800fa78:	4b5a      	ldr	r3, [pc, #360]	@ (800fbe4 <pvPortMalloc+0x188>)
 800fa7a:	681a      	ldr	r2, [r3, #0]
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	4013      	ands	r3, r2
 800fa80:	2b00      	cmp	r3, #0
 800fa82:	f040 8095 	bne.w	800fbb0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	d01e      	beq.n	800faca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800fa8c:	2208      	movs	r2, #8
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	4413      	add	r3, r2
 800fa92:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	f003 0307 	and.w	r3, r3, #7
 800fa9a:	2b00      	cmp	r3, #0
 800fa9c:	d015      	beq.n	800faca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	f023 0307 	bic.w	r3, r3, #7
 800faa4:	3308      	adds	r3, #8
 800faa6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	f003 0307 	and.w	r3, r3, #7
 800faae:	2b00      	cmp	r3, #0
 800fab0:	d00b      	beq.n	800faca <pvPortMalloc+0x6e>
	__asm volatile
 800fab2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fab6:	f383 8811 	msr	BASEPRI, r3
 800faba:	f3bf 8f6f 	isb	sy
 800fabe:	f3bf 8f4f 	dsb	sy
 800fac2:	617b      	str	r3, [r7, #20]
}
 800fac4:	bf00      	nop
 800fac6:	bf00      	nop
 800fac8:	e7fd      	b.n	800fac6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	2b00      	cmp	r3, #0
 800face:	d06f      	beq.n	800fbb0 <pvPortMalloc+0x154>
 800fad0:	4b45      	ldr	r3, [pc, #276]	@ (800fbe8 <pvPortMalloc+0x18c>)
 800fad2:	681b      	ldr	r3, [r3, #0]
 800fad4:	687a      	ldr	r2, [r7, #4]
 800fad6:	429a      	cmp	r2, r3
 800fad8:	d86a      	bhi.n	800fbb0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800fada:	4b44      	ldr	r3, [pc, #272]	@ (800fbec <pvPortMalloc+0x190>)
 800fadc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800fade:	4b43      	ldr	r3, [pc, #268]	@ (800fbec <pvPortMalloc+0x190>)
 800fae0:	681b      	ldr	r3, [r3, #0]
 800fae2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fae4:	e004      	b.n	800faf0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800fae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fae8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800faea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800faec:	681b      	ldr	r3, [r3, #0]
 800faee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800faf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800faf2:	685b      	ldr	r3, [r3, #4]
 800faf4:	687a      	ldr	r2, [r7, #4]
 800faf6:	429a      	cmp	r2, r3
 800faf8:	d903      	bls.n	800fb02 <pvPortMalloc+0xa6>
 800fafa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fafc:	681b      	ldr	r3, [r3, #0]
 800fafe:	2b00      	cmp	r3, #0
 800fb00:	d1f1      	bne.n	800fae6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800fb02:	4b37      	ldr	r3, [pc, #220]	@ (800fbe0 <pvPortMalloc+0x184>)
 800fb04:	681b      	ldr	r3, [r3, #0]
 800fb06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fb08:	429a      	cmp	r2, r3
 800fb0a:	d051      	beq.n	800fbb0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800fb0c:	6a3b      	ldr	r3, [r7, #32]
 800fb0e:	681b      	ldr	r3, [r3, #0]
 800fb10:	2208      	movs	r2, #8
 800fb12:	4413      	add	r3, r2
 800fb14:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800fb16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb18:	681a      	ldr	r2, [r3, #0]
 800fb1a:	6a3b      	ldr	r3, [r7, #32]
 800fb1c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800fb1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb20:	685a      	ldr	r2, [r3, #4]
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	1ad2      	subs	r2, r2, r3
 800fb26:	2308      	movs	r3, #8
 800fb28:	005b      	lsls	r3, r3, #1
 800fb2a:	429a      	cmp	r2, r3
 800fb2c:	d920      	bls.n	800fb70 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800fb2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	4413      	add	r3, r2
 800fb34:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fb36:	69bb      	ldr	r3, [r7, #24]
 800fb38:	f003 0307 	and.w	r3, r3, #7
 800fb3c:	2b00      	cmp	r3, #0
 800fb3e:	d00b      	beq.n	800fb58 <pvPortMalloc+0xfc>
	__asm volatile
 800fb40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb44:	f383 8811 	msr	BASEPRI, r3
 800fb48:	f3bf 8f6f 	isb	sy
 800fb4c:	f3bf 8f4f 	dsb	sy
 800fb50:	613b      	str	r3, [r7, #16]
}
 800fb52:	bf00      	nop
 800fb54:	bf00      	nop
 800fb56:	e7fd      	b.n	800fb54 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800fb58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb5a:	685a      	ldr	r2, [r3, #4]
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	1ad2      	subs	r2, r2, r3
 800fb60:	69bb      	ldr	r3, [r7, #24]
 800fb62:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800fb64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb66:	687a      	ldr	r2, [r7, #4]
 800fb68:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800fb6a:	69b8      	ldr	r0, [r7, #24]
 800fb6c:	f000 f90a 	bl	800fd84 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800fb70:	4b1d      	ldr	r3, [pc, #116]	@ (800fbe8 <pvPortMalloc+0x18c>)
 800fb72:	681a      	ldr	r2, [r3, #0]
 800fb74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb76:	685b      	ldr	r3, [r3, #4]
 800fb78:	1ad3      	subs	r3, r2, r3
 800fb7a:	4a1b      	ldr	r2, [pc, #108]	@ (800fbe8 <pvPortMalloc+0x18c>)
 800fb7c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800fb7e:	4b1a      	ldr	r3, [pc, #104]	@ (800fbe8 <pvPortMalloc+0x18c>)
 800fb80:	681a      	ldr	r2, [r3, #0]
 800fb82:	4b1b      	ldr	r3, [pc, #108]	@ (800fbf0 <pvPortMalloc+0x194>)
 800fb84:	681b      	ldr	r3, [r3, #0]
 800fb86:	429a      	cmp	r2, r3
 800fb88:	d203      	bcs.n	800fb92 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800fb8a:	4b17      	ldr	r3, [pc, #92]	@ (800fbe8 <pvPortMalloc+0x18c>)
 800fb8c:	681b      	ldr	r3, [r3, #0]
 800fb8e:	4a18      	ldr	r2, [pc, #96]	@ (800fbf0 <pvPortMalloc+0x194>)
 800fb90:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800fb92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb94:	685a      	ldr	r2, [r3, #4]
 800fb96:	4b13      	ldr	r3, [pc, #76]	@ (800fbe4 <pvPortMalloc+0x188>)
 800fb98:	681b      	ldr	r3, [r3, #0]
 800fb9a:	431a      	orrs	r2, r3
 800fb9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb9e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800fba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fba2:	2200      	movs	r2, #0
 800fba4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800fba6:	4b13      	ldr	r3, [pc, #76]	@ (800fbf4 <pvPortMalloc+0x198>)
 800fba8:	681b      	ldr	r3, [r3, #0]
 800fbaa:	3301      	adds	r3, #1
 800fbac:	4a11      	ldr	r2, [pc, #68]	@ (800fbf4 <pvPortMalloc+0x198>)
 800fbae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800fbb0:	f7fe fa40 	bl	800e034 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800fbb4:	69fb      	ldr	r3, [r7, #28]
 800fbb6:	f003 0307 	and.w	r3, r3, #7
 800fbba:	2b00      	cmp	r3, #0
 800fbbc:	d00b      	beq.n	800fbd6 <pvPortMalloc+0x17a>
	__asm volatile
 800fbbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fbc2:	f383 8811 	msr	BASEPRI, r3
 800fbc6:	f3bf 8f6f 	isb	sy
 800fbca:	f3bf 8f4f 	dsb	sy
 800fbce:	60fb      	str	r3, [r7, #12]
}
 800fbd0:	bf00      	nop
 800fbd2:	bf00      	nop
 800fbd4:	e7fd      	b.n	800fbd2 <pvPortMalloc+0x176>
	return pvReturn;
 800fbd6:	69fb      	ldr	r3, [r7, #28]
}
 800fbd8:	4618      	mov	r0, r3
 800fbda:	3728      	adds	r7, #40	@ 0x28
 800fbdc:	46bd      	mov	sp, r7
 800fbde:	bd80      	pop	{r7, pc}
 800fbe0:	20005494 	.word	0x20005494
 800fbe4:	200054a8 	.word	0x200054a8
 800fbe8:	20005498 	.word	0x20005498
 800fbec:	2000548c 	.word	0x2000548c
 800fbf0:	2000549c 	.word	0x2000549c
 800fbf4:	200054a0 	.word	0x200054a0

0800fbf8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800fbf8:	b580      	push	{r7, lr}
 800fbfa:	b086      	sub	sp, #24
 800fbfc:	af00      	add	r7, sp, #0
 800fbfe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	2b00      	cmp	r3, #0
 800fc08:	d04f      	beq.n	800fcaa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800fc0a:	2308      	movs	r3, #8
 800fc0c:	425b      	negs	r3, r3
 800fc0e:	697a      	ldr	r2, [r7, #20]
 800fc10:	4413      	add	r3, r2
 800fc12:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800fc14:	697b      	ldr	r3, [r7, #20]
 800fc16:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800fc18:	693b      	ldr	r3, [r7, #16]
 800fc1a:	685a      	ldr	r2, [r3, #4]
 800fc1c:	4b25      	ldr	r3, [pc, #148]	@ (800fcb4 <vPortFree+0xbc>)
 800fc1e:	681b      	ldr	r3, [r3, #0]
 800fc20:	4013      	ands	r3, r2
 800fc22:	2b00      	cmp	r3, #0
 800fc24:	d10b      	bne.n	800fc3e <vPortFree+0x46>
	__asm volatile
 800fc26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc2a:	f383 8811 	msr	BASEPRI, r3
 800fc2e:	f3bf 8f6f 	isb	sy
 800fc32:	f3bf 8f4f 	dsb	sy
 800fc36:	60fb      	str	r3, [r7, #12]
}
 800fc38:	bf00      	nop
 800fc3a:	bf00      	nop
 800fc3c:	e7fd      	b.n	800fc3a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800fc3e:	693b      	ldr	r3, [r7, #16]
 800fc40:	681b      	ldr	r3, [r3, #0]
 800fc42:	2b00      	cmp	r3, #0
 800fc44:	d00b      	beq.n	800fc5e <vPortFree+0x66>
	__asm volatile
 800fc46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc4a:	f383 8811 	msr	BASEPRI, r3
 800fc4e:	f3bf 8f6f 	isb	sy
 800fc52:	f3bf 8f4f 	dsb	sy
 800fc56:	60bb      	str	r3, [r7, #8]
}
 800fc58:	bf00      	nop
 800fc5a:	bf00      	nop
 800fc5c:	e7fd      	b.n	800fc5a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800fc5e:	693b      	ldr	r3, [r7, #16]
 800fc60:	685a      	ldr	r2, [r3, #4]
 800fc62:	4b14      	ldr	r3, [pc, #80]	@ (800fcb4 <vPortFree+0xbc>)
 800fc64:	681b      	ldr	r3, [r3, #0]
 800fc66:	4013      	ands	r3, r2
 800fc68:	2b00      	cmp	r3, #0
 800fc6a:	d01e      	beq.n	800fcaa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800fc6c:	693b      	ldr	r3, [r7, #16]
 800fc6e:	681b      	ldr	r3, [r3, #0]
 800fc70:	2b00      	cmp	r3, #0
 800fc72:	d11a      	bne.n	800fcaa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800fc74:	693b      	ldr	r3, [r7, #16]
 800fc76:	685a      	ldr	r2, [r3, #4]
 800fc78:	4b0e      	ldr	r3, [pc, #56]	@ (800fcb4 <vPortFree+0xbc>)
 800fc7a:	681b      	ldr	r3, [r3, #0]
 800fc7c:	43db      	mvns	r3, r3
 800fc7e:	401a      	ands	r2, r3
 800fc80:	693b      	ldr	r3, [r7, #16]
 800fc82:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800fc84:	f7fe f9c8 	bl	800e018 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800fc88:	693b      	ldr	r3, [r7, #16]
 800fc8a:	685a      	ldr	r2, [r3, #4]
 800fc8c:	4b0a      	ldr	r3, [pc, #40]	@ (800fcb8 <vPortFree+0xc0>)
 800fc8e:	681b      	ldr	r3, [r3, #0]
 800fc90:	4413      	add	r3, r2
 800fc92:	4a09      	ldr	r2, [pc, #36]	@ (800fcb8 <vPortFree+0xc0>)
 800fc94:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800fc96:	6938      	ldr	r0, [r7, #16]
 800fc98:	f000 f874 	bl	800fd84 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800fc9c:	4b07      	ldr	r3, [pc, #28]	@ (800fcbc <vPortFree+0xc4>)
 800fc9e:	681b      	ldr	r3, [r3, #0]
 800fca0:	3301      	adds	r3, #1
 800fca2:	4a06      	ldr	r2, [pc, #24]	@ (800fcbc <vPortFree+0xc4>)
 800fca4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800fca6:	f7fe f9c5 	bl	800e034 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800fcaa:	bf00      	nop
 800fcac:	3718      	adds	r7, #24
 800fcae:	46bd      	mov	sp, r7
 800fcb0:	bd80      	pop	{r7, pc}
 800fcb2:	bf00      	nop
 800fcb4:	200054a8 	.word	0x200054a8
 800fcb8:	20005498 	.word	0x20005498
 800fcbc:	200054a4 	.word	0x200054a4

0800fcc0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800fcc0:	b480      	push	{r7}
 800fcc2:	b085      	sub	sp, #20
 800fcc4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800fcc6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800fcca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800fccc:	4b27      	ldr	r3, [pc, #156]	@ (800fd6c <prvHeapInit+0xac>)
 800fcce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800fcd0:	68fb      	ldr	r3, [r7, #12]
 800fcd2:	f003 0307 	and.w	r3, r3, #7
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d00c      	beq.n	800fcf4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800fcda:	68fb      	ldr	r3, [r7, #12]
 800fcdc:	3307      	adds	r3, #7
 800fcde:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fce0:	68fb      	ldr	r3, [r7, #12]
 800fce2:	f023 0307 	bic.w	r3, r3, #7
 800fce6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800fce8:	68ba      	ldr	r2, [r7, #8]
 800fcea:	68fb      	ldr	r3, [r7, #12]
 800fcec:	1ad3      	subs	r3, r2, r3
 800fcee:	4a1f      	ldr	r2, [pc, #124]	@ (800fd6c <prvHeapInit+0xac>)
 800fcf0:	4413      	add	r3, r2
 800fcf2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800fcf4:	68fb      	ldr	r3, [r7, #12]
 800fcf6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800fcf8:	4a1d      	ldr	r2, [pc, #116]	@ (800fd70 <prvHeapInit+0xb0>)
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800fcfe:	4b1c      	ldr	r3, [pc, #112]	@ (800fd70 <prvHeapInit+0xb0>)
 800fd00:	2200      	movs	r2, #0
 800fd02:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	68ba      	ldr	r2, [r7, #8]
 800fd08:	4413      	add	r3, r2
 800fd0a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800fd0c:	2208      	movs	r2, #8
 800fd0e:	68fb      	ldr	r3, [r7, #12]
 800fd10:	1a9b      	subs	r3, r3, r2
 800fd12:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fd14:	68fb      	ldr	r3, [r7, #12]
 800fd16:	f023 0307 	bic.w	r3, r3, #7
 800fd1a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800fd1c:	68fb      	ldr	r3, [r7, #12]
 800fd1e:	4a15      	ldr	r2, [pc, #84]	@ (800fd74 <prvHeapInit+0xb4>)
 800fd20:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800fd22:	4b14      	ldr	r3, [pc, #80]	@ (800fd74 <prvHeapInit+0xb4>)
 800fd24:	681b      	ldr	r3, [r3, #0]
 800fd26:	2200      	movs	r2, #0
 800fd28:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800fd2a:	4b12      	ldr	r3, [pc, #72]	@ (800fd74 <prvHeapInit+0xb4>)
 800fd2c:	681b      	ldr	r3, [r3, #0]
 800fd2e:	2200      	movs	r2, #0
 800fd30:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800fd36:	683b      	ldr	r3, [r7, #0]
 800fd38:	68fa      	ldr	r2, [r7, #12]
 800fd3a:	1ad2      	subs	r2, r2, r3
 800fd3c:	683b      	ldr	r3, [r7, #0]
 800fd3e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800fd40:	4b0c      	ldr	r3, [pc, #48]	@ (800fd74 <prvHeapInit+0xb4>)
 800fd42:	681a      	ldr	r2, [r3, #0]
 800fd44:	683b      	ldr	r3, [r7, #0]
 800fd46:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fd48:	683b      	ldr	r3, [r7, #0]
 800fd4a:	685b      	ldr	r3, [r3, #4]
 800fd4c:	4a0a      	ldr	r2, [pc, #40]	@ (800fd78 <prvHeapInit+0xb8>)
 800fd4e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fd50:	683b      	ldr	r3, [r7, #0]
 800fd52:	685b      	ldr	r3, [r3, #4]
 800fd54:	4a09      	ldr	r2, [pc, #36]	@ (800fd7c <prvHeapInit+0xbc>)
 800fd56:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800fd58:	4b09      	ldr	r3, [pc, #36]	@ (800fd80 <prvHeapInit+0xc0>)
 800fd5a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800fd5e:	601a      	str	r2, [r3, #0]
}
 800fd60:	bf00      	nop
 800fd62:	3714      	adds	r7, #20
 800fd64:	46bd      	mov	sp, r7
 800fd66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd6a:	4770      	bx	lr
 800fd6c:	2000188c 	.word	0x2000188c
 800fd70:	2000548c 	.word	0x2000548c
 800fd74:	20005494 	.word	0x20005494
 800fd78:	2000549c 	.word	0x2000549c
 800fd7c:	20005498 	.word	0x20005498
 800fd80:	200054a8 	.word	0x200054a8

0800fd84 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800fd84:	b480      	push	{r7}
 800fd86:	b085      	sub	sp, #20
 800fd88:	af00      	add	r7, sp, #0
 800fd8a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800fd8c:	4b28      	ldr	r3, [pc, #160]	@ (800fe30 <prvInsertBlockIntoFreeList+0xac>)
 800fd8e:	60fb      	str	r3, [r7, #12]
 800fd90:	e002      	b.n	800fd98 <prvInsertBlockIntoFreeList+0x14>
 800fd92:	68fb      	ldr	r3, [r7, #12]
 800fd94:	681b      	ldr	r3, [r3, #0]
 800fd96:	60fb      	str	r3, [r7, #12]
 800fd98:	68fb      	ldr	r3, [r7, #12]
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	687a      	ldr	r2, [r7, #4]
 800fd9e:	429a      	cmp	r2, r3
 800fda0:	d8f7      	bhi.n	800fd92 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800fda2:	68fb      	ldr	r3, [r7, #12]
 800fda4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800fda6:	68fb      	ldr	r3, [r7, #12]
 800fda8:	685b      	ldr	r3, [r3, #4]
 800fdaa:	68ba      	ldr	r2, [r7, #8]
 800fdac:	4413      	add	r3, r2
 800fdae:	687a      	ldr	r2, [r7, #4]
 800fdb0:	429a      	cmp	r2, r3
 800fdb2:	d108      	bne.n	800fdc6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800fdb4:	68fb      	ldr	r3, [r7, #12]
 800fdb6:	685a      	ldr	r2, [r3, #4]
 800fdb8:	687b      	ldr	r3, [r7, #4]
 800fdba:	685b      	ldr	r3, [r3, #4]
 800fdbc:	441a      	add	r2, r3
 800fdbe:	68fb      	ldr	r3, [r7, #12]
 800fdc0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800fdc2:	68fb      	ldr	r3, [r7, #12]
 800fdc4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	685b      	ldr	r3, [r3, #4]
 800fdce:	68ba      	ldr	r2, [r7, #8]
 800fdd0:	441a      	add	r2, r3
 800fdd2:	68fb      	ldr	r3, [r7, #12]
 800fdd4:	681b      	ldr	r3, [r3, #0]
 800fdd6:	429a      	cmp	r2, r3
 800fdd8:	d118      	bne.n	800fe0c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800fdda:	68fb      	ldr	r3, [r7, #12]
 800fddc:	681a      	ldr	r2, [r3, #0]
 800fdde:	4b15      	ldr	r3, [pc, #84]	@ (800fe34 <prvInsertBlockIntoFreeList+0xb0>)
 800fde0:	681b      	ldr	r3, [r3, #0]
 800fde2:	429a      	cmp	r2, r3
 800fde4:	d00d      	beq.n	800fe02 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800fde6:	687b      	ldr	r3, [r7, #4]
 800fde8:	685a      	ldr	r2, [r3, #4]
 800fdea:	68fb      	ldr	r3, [r7, #12]
 800fdec:	681b      	ldr	r3, [r3, #0]
 800fdee:	685b      	ldr	r3, [r3, #4]
 800fdf0:	441a      	add	r2, r3
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800fdf6:	68fb      	ldr	r3, [r7, #12]
 800fdf8:	681b      	ldr	r3, [r3, #0]
 800fdfa:	681a      	ldr	r2, [r3, #0]
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	601a      	str	r2, [r3, #0]
 800fe00:	e008      	b.n	800fe14 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800fe02:	4b0c      	ldr	r3, [pc, #48]	@ (800fe34 <prvInsertBlockIntoFreeList+0xb0>)
 800fe04:	681a      	ldr	r2, [r3, #0]
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	601a      	str	r2, [r3, #0]
 800fe0a:	e003      	b.n	800fe14 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800fe0c:	68fb      	ldr	r3, [r7, #12]
 800fe0e:	681a      	ldr	r2, [r3, #0]
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800fe14:	68fa      	ldr	r2, [r7, #12]
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	429a      	cmp	r2, r3
 800fe1a:	d002      	beq.n	800fe22 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800fe1c:	68fb      	ldr	r3, [r7, #12]
 800fe1e:	687a      	ldr	r2, [r7, #4]
 800fe20:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fe22:	bf00      	nop
 800fe24:	3714      	adds	r7, #20
 800fe26:	46bd      	mov	sp, r7
 800fe28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe2c:	4770      	bx	lr
 800fe2e:	bf00      	nop
 800fe30:	2000548c 	.word	0x2000548c
 800fe34:	20005494 	.word	0x20005494

0800fe38 <sulp>:
 800fe38:	b570      	push	{r4, r5, r6, lr}
 800fe3a:	4604      	mov	r4, r0
 800fe3c:	460d      	mov	r5, r1
 800fe3e:	ec45 4b10 	vmov	d0, r4, r5
 800fe42:	4616      	mov	r6, r2
 800fe44:	f003 fcb0 	bl	80137a8 <__ulp>
 800fe48:	ec51 0b10 	vmov	r0, r1, d0
 800fe4c:	b17e      	cbz	r6, 800fe6e <sulp+0x36>
 800fe4e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800fe52:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	dd09      	ble.n	800fe6e <sulp+0x36>
 800fe5a:	051b      	lsls	r3, r3, #20
 800fe5c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800fe60:	2400      	movs	r4, #0
 800fe62:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800fe66:	4622      	mov	r2, r4
 800fe68:	462b      	mov	r3, r5
 800fe6a:	f7f0 fbf5 	bl	8000658 <__aeabi_dmul>
 800fe6e:	ec41 0b10 	vmov	d0, r0, r1
 800fe72:	bd70      	pop	{r4, r5, r6, pc}
 800fe74:	0000      	movs	r0, r0
	...

0800fe78 <_strtod_l>:
 800fe78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe7c:	b09f      	sub	sp, #124	@ 0x7c
 800fe7e:	460c      	mov	r4, r1
 800fe80:	9217      	str	r2, [sp, #92]	@ 0x5c
 800fe82:	2200      	movs	r2, #0
 800fe84:	921a      	str	r2, [sp, #104]	@ 0x68
 800fe86:	9005      	str	r0, [sp, #20]
 800fe88:	f04f 0a00 	mov.w	sl, #0
 800fe8c:	f04f 0b00 	mov.w	fp, #0
 800fe90:	460a      	mov	r2, r1
 800fe92:	9219      	str	r2, [sp, #100]	@ 0x64
 800fe94:	7811      	ldrb	r1, [r2, #0]
 800fe96:	292b      	cmp	r1, #43	@ 0x2b
 800fe98:	d04a      	beq.n	800ff30 <_strtod_l+0xb8>
 800fe9a:	d838      	bhi.n	800ff0e <_strtod_l+0x96>
 800fe9c:	290d      	cmp	r1, #13
 800fe9e:	d832      	bhi.n	800ff06 <_strtod_l+0x8e>
 800fea0:	2908      	cmp	r1, #8
 800fea2:	d832      	bhi.n	800ff0a <_strtod_l+0x92>
 800fea4:	2900      	cmp	r1, #0
 800fea6:	d03b      	beq.n	800ff20 <_strtod_l+0xa8>
 800fea8:	2200      	movs	r2, #0
 800feaa:	920e      	str	r2, [sp, #56]	@ 0x38
 800feac:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800feae:	782a      	ldrb	r2, [r5, #0]
 800feb0:	2a30      	cmp	r2, #48	@ 0x30
 800feb2:	f040 80b2 	bne.w	801001a <_strtod_l+0x1a2>
 800feb6:	786a      	ldrb	r2, [r5, #1]
 800feb8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800febc:	2a58      	cmp	r2, #88	@ 0x58
 800febe:	d16e      	bne.n	800ff9e <_strtod_l+0x126>
 800fec0:	9302      	str	r3, [sp, #8]
 800fec2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fec4:	9301      	str	r3, [sp, #4]
 800fec6:	ab1a      	add	r3, sp, #104	@ 0x68
 800fec8:	9300      	str	r3, [sp, #0]
 800feca:	4a8f      	ldr	r2, [pc, #572]	@ (8010108 <_strtod_l+0x290>)
 800fecc:	9805      	ldr	r0, [sp, #20]
 800fece:	ab1b      	add	r3, sp, #108	@ 0x6c
 800fed0:	a919      	add	r1, sp, #100	@ 0x64
 800fed2:	f002 fd63 	bl	801299c <__gethex>
 800fed6:	f010 060f 	ands.w	r6, r0, #15
 800feda:	4604      	mov	r4, r0
 800fedc:	d005      	beq.n	800feea <_strtod_l+0x72>
 800fede:	2e06      	cmp	r6, #6
 800fee0:	d128      	bne.n	800ff34 <_strtod_l+0xbc>
 800fee2:	3501      	adds	r5, #1
 800fee4:	2300      	movs	r3, #0
 800fee6:	9519      	str	r5, [sp, #100]	@ 0x64
 800fee8:	930e      	str	r3, [sp, #56]	@ 0x38
 800feea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800feec:	2b00      	cmp	r3, #0
 800feee:	f040 858e 	bne.w	8010a0e <_strtod_l+0xb96>
 800fef2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fef4:	b1cb      	cbz	r3, 800ff2a <_strtod_l+0xb2>
 800fef6:	4652      	mov	r2, sl
 800fef8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800fefc:	ec43 2b10 	vmov	d0, r2, r3
 800ff00:	b01f      	add	sp, #124	@ 0x7c
 800ff02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff06:	2920      	cmp	r1, #32
 800ff08:	d1ce      	bne.n	800fea8 <_strtod_l+0x30>
 800ff0a:	3201      	adds	r2, #1
 800ff0c:	e7c1      	b.n	800fe92 <_strtod_l+0x1a>
 800ff0e:	292d      	cmp	r1, #45	@ 0x2d
 800ff10:	d1ca      	bne.n	800fea8 <_strtod_l+0x30>
 800ff12:	2101      	movs	r1, #1
 800ff14:	910e      	str	r1, [sp, #56]	@ 0x38
 800ff16:	1c51      	adds	r1, r2, #1
 800ff18:	9119      	str	r1, [sp, #100]	@ 0x64
 800ff1a:	7852      	ldrb	r2, [r2, #1]
 800ff1c:	2a00      	cmp	r2, #0
 800ff1e:	d1c5      	bne.n	800feac <_strtod_l+0x34>
 800ff20:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ff22:	9419      	str	r4, [sp, #100]	@ 0x64
 800ff24:	2b00      	cmp	r3, #0
 800ff26:	f040 8570 	bne.w	8010a0a <_strtod_l+0xb92>
 800ff2a:	4652      	mov	r2, sl
 800ff2c:	465b      	mov	r3, fp
 800ff2e:	e7e5      	b.n	800fefc <_strtod_l+0x84>
 800ff30:	2100      	movs	r1, #0
 800ff32:	e7ef      	b.n	800ff14 <_strtod_l+0x9c>
 800ff34:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ff36:	b13a      	cbz	r2, 800ff48 <_strtod_l+0xd0>
 800ff38:	2135      	movs	r1, #53	@ 0x35
 800ff3a:	a81c      	add	r0, sp, #112	@ 0x70
 800ff3c:	f003 fd2e 	bl	801399c <__copybits>
 800ff40:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ff42:	9805      	ldr	r0, [sp, #20]
 800ff44:	f003 f904 	bl	8013150 <_Bfree>
 800ff48:	3e01      	subs	r6, #1
 800ff4a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800ff4c:	2e04      	cmp	r6, #4
 800ff4e:	d806      	bhi.n	800ff5e <_strtod_l+0xe6>
 800ff50:	e8df f006 	tbb	[pc, r6]
 800ff54:	201d0314 	.word	0x201d0314
 800ff58:	14          	.byte	0x14
 800ff59:	00          	.byte	0x00
 800ff5a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800ff5e:	05e1      	lsls	r1, r4, #23
 800ff60:	bf48      	it	mi
 800ff62:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800ff66:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ff6a:	0d1b      	lsrs	r3, r3, #20
 800ff6c:	051b      	lsls	r3, r3, #20
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	d1bb      	bne.n	800feea <_strtod_l+0x72>
 800ff72:	f001 fdbb 	bl	8011aec <__errno>
 800ff76:	2322      	movs	r3, #34	@ 0x22
 800ff78:	6003      	str	r3, [r0, #0]
 800ff7a:	e7b6      	b.n	800feea <_strtod_l+0x72>
 800ff7c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800ff80:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ff84:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ff88:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ff8c:	e7e7      	b.n	800ff5e <_strtod_l+0xe6>
 800ff8e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8010110 <_strtod_l+0x298>
 800ff92:	e7e4      	b.n	800ff5e <_strtod_l+0xe6>
 800ff94:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ff98:	f04f 3aff 	mov.w	sl, #4294967295
 800ff9c:	e7df      	b.n	800ff5e <_strtod_l+0xe6>
 800ff9e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ffa0:	1c5a      	adds	r2, r3, #1
 800ffa2:	9219      	str	r2, [sp, #100]	@ 0x64
 800ffa4:	785b      	ldrb	r3, [r3, #1]
 800ffa6:	2b30      	cmp	r3, #48	@ 0x30
 800ffa8:	d0f9      	beq.n	800ff9e <_strtod_l+0x126>
 800ffaa:	2b00      	cmp	r3, #0
 800ffac:	d09d      	beq.n	800feea <_strtod_l+0x72>
 800ffae:	2301      	movs	r3, #1
 800ffb0:	2700      	movs	r7, #0
 800ffb2:	9308      	str	r3, [sp, #32]
 800ffb4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ffb6:	930c      	str	r3, [sp, #48]	@ 0x30
 800ffb8:	970b      	str	r7, [sp, #44]	@ 0x2c
 800ffba:	46b9      	mov	r9, r7
 800ffbc:	220a      	movs	r2, #10
 800ffbe:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800ffc0:	7805      	ldrb	r5, [r0, #0]
 800ffc2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800ffc6:	b2d9      	uxtb	r1, r3
 800ffc8:	2909      	cmp	r1, #9
 800ffca:	d928      	bls.n	801001e <_strtod_l+0x1a6>
 800ffcc:	494f      	ldr	r1, [pc, #316]	@ (801010c <_strtod_l+0x294>)
 800ffce:	2201      	movs	r2, #1
 800ffd0:	f001 fd11 	bl	80119f6 <strncmp>
 800ffd4:	2800      	cmp	r0, #0
 800ffd6:	d032      	beq.n	801003e <_strtod_l+0x1c6>
 800ffd8:	2000      	movs	r0, #0
 800ffda:	462a      	mov	r2, r5
 800ffdc:	900a      	str	r0, [sp, #40]	@ 0x28
 800ffde:	464d      	mov	r5, r9
 800ffe0:	4603      	mov	r3, r0
 800ffe2:	2a65      	cmp	r2, #101	@ 0x65
 800ffe4:	d001      	beq.n	800ffea <_strtod_l+0x172>
 800ffe6:	2a45      	cmp	r2, #69	@ 0x45
 800ffe8:	d114      	bne.n	8010014 <_strtod_l+0x19c>
 800ffea:	b91d      	cbnz	r5, 800fff4 <_strtod_l+0x17c>
 800ffec:	9a08      	ldr	r2, [sp, #32]
 800ffee:	4302      	orrs	r2, r0
 800fff0:	d096      	beq.n	800ff20 <_strtod_l+0xa8>
 800fff2:	2500      	movs	r5, #0
 800fff4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800fff6:	1c62      	adds	r2, r4, #1
 800fff8:	9219      	str	r2, [sp, #100]	@ 0x64
 800fffa:	7862      	ldrb	r2, [r4, #1]
 800fffc:	2a2b      	cmp	r2, #43	@ 0x2b
 800fffe:	d07a      	beq.n	80100f6 <_strtod_l+0x27e>
 8010000:	2a2d      	cmp	r2, #45	@ 0x2d
 8010002:	d07e      	beq.n	8010102 <_strtod_l+0x28a>
 8010004:	f04f 0c00 	mov.w	ip, #0
 8010008:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801000c:	2909      	cmp	r1, #9
 801000e:	f240 8085 	bls.w	801011c <_strtod_l+0x2a4>
 8010012:	9419      	str	r4, [sp, #100]	@ 0x64
 8010014:	f04f 0800 	mov.w	r8, #0
 8010018:	e0a5      	b.n	8010166 <_strtod_l+0x2ee>
 801001a:	2300      	movs	r3, #0
 801001c:	e7c8      	b.n	800ffb0 <_strtod_l+0x138>
 801001e:	f1b9 0f08 	cmp.w	r9, #8
 8010022:	bfd8      	it	le
 8010024:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8010026:	f100 0001 	add.w	r0, r0, #1
 801002a:	bfda      	itte	le
 801002c:	fb02 3301 	mlale	r3, r2, r1, r3
 8010030:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8010032:	fb02 3707 	mlagt	r7, r2, r7, r3
 8010036:	f109 0901 	add.w	r9, r9, #1
 801003a:	9019      	str	r0, [sp, #100]	@ 0x64
 801003c:	e7bf      	b.n	800ffbe <_strtod_l+0x146>
 801003e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010040:	1c5a      	adds	r2, r3, #1
 8010042:	9219      	str	r2, [sp, #100]	@ 0x64
 8010044:	785a      	ldrb	r2, [r3, #1]
 8010046:	f1b9 0f00 	cmp.w	r9, #0
 801004a:	d03b      	beq.n	80100c4 <_strtod_l+0x24c>
 801004c:	900a      	str	r0, [sp, #40]	@ 0x28
 801004e:	464d      	mov	r5, r9
 8010050:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8010054:	2b09      	cmp	r3, #9
 8010056:	d912      	bls.n	801007e <_strtod_l+0x206>
 8010058:	2301      	movs	r3, #1
 801005a:	e7c2      	b.n	800ffe2 <_strtod_l+0x16a>
 801005c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801005e:	1c5a      	adds	r2, r3, #1
 8010060:	9219      	str	r2, [sp, #100]	@ 0x64
 8010062:	785a      	ldrb	r2, [r3, #1]
 8010064:	3001      	adds	r0, #1
 8010066:	2a30      	cmp	r2, #48	@ 0x30
 8010068:	d0f8      	beq.n	801005c <_strtod_l+0x1e4>
 801006a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801006e:	2b08      	cmp	r3, #8
 8010070:	f200 84d2 	bhi.w	8010a18 <_strtod_l+0xba0>
 8010074:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010076:	900a      	str	r0, [sp, #40]	@ 0x28
 8010078:	2000      	movs	r0, #0
 801007a:	930c      	str	r3, [sp, #48]	@ 0x30
 801007c:	4605      	mov	r5, r0
 801007e:	3a30      	subs	r2, #48	@ 0x30
 8010080:	f100 0301 	add.w	r3, r0, #1
 8010084:	d018      	beq.n	80100b8 <_strtod_l+0x240>
 8010086:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010088:	4419      	add	r1, r3
 801008a:	910a      	str	r1, [sp, #40]	@ 0x28
 801008c:	462e      	mov	r6, r5
 801008e:	f04f 0e0a 	mov.w	lr, #10
 8010092:	1c71      	adds	r1, r6, #1
 8010094:	eba1 0c05 	sub.w	ip, r1, r5
 8010098:	4563      	cmp	r3, ip
 801009a:	dc15      	bgt.n	80100c8 <_strtod_l+0x250>
 801009c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80100a0:	182b      	adds	r3, r5, r0
 80100a2:	2b08      	cmp	r3, #8
 80100a4:	f105 0501 	add.w	r5, r5, #1
 80100a8:	4405      	add	r5, r0
 80100aa:	dc1a      	bgt.n	80100e2 <_strtod_l+0x26a>
 80100ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80100ae:	230a      	movs	r3, #10
 80100b0:	fb03 2301 	mla	r3, r3, r1, r2
 80100b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80100b6:	2300      	movs	r3, #0
 80100b8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80100ba:	1c51      	adds	r1, r2, #1
 80100bc:	9119      	str	r1, [sp, #100]	@ 0x64
 80100be:	7852      	ldrb	r2, [r2, #1]
 80100c0:	4618      	mov	r0, r3
 80100c2:	e7c5      	b.n	8010050 <_strtod_l+0x1d8>
 80100c4:	4648      	mov	r0, r9
 80100c6:	e7ce      	b.n	8010066 <_strtod_l+0x1ee>
 80100c8:	2e08      	cmp	r6, #8
 80100ca:	dc05      	bgt.n	80100d8 <_strtod_l+0x260>
 80100cc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80100ce:	fb0e f606 	mul.w	r6, lr, r6
 80100d2:	960b      	str	r6, [sp, #44]	@ 0x2c
 80100d4:	460e      	mov	r6, r1
 80100d6:	e7dc      	b.n	8010092 <_strtod_l+0x21a>
 80100d8:	2910      	cmp	r1, #16
 80100da:	bfd8      	it	le
 80100dc:	fb0e f707 	mulle.w	r7, lr, r7
 80100e0:	e7f8      	b.n	80100d4 <_strtod_l+0x25c>
 80100e2:	2b0f      	cmp	r3, #15
 80100e4:	bfdc      	itt	le
 80100e6:	230a      	movle	r3, #10
 80100e8:	fb03 2707 	mlale	r7, r3, r7, r2
 80100ec:	e7e3      	b.n	80100b6 <_strtod_l+0x23e>
 80100ee:	2300      	movs	r3, #0
 80100f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80100f2:	2301      	movs	r3, #1
 80100f4:	e77a      	b.n	800ffec <_strtod_l+0x174>
 80100f6:	f04f 0c00 	mov.w	ip, #0
 80100fa:	1ca2      	adds	r2, r4, #2
 80100fc:	9219      	str	r2, [sp, #100]	@ 0x64
 80100fe:	78a2      	ldrb	r2, [r4, #2]
 8010100:	e782      	b.n	8010008 <_strtod_l+0x190>
 8010102:	f04f 0c01 	mov.w	ip, #1
 8010106:	e7f8      	b.n	80100fa <_strtod_l+0x282>
 8010108:	0801606c 	.word	0x0801606c
 801010c:	08015e80 	.word	0x08015e80
 8010110:	7ff00000 	.word	0x7ff00000
 8010114:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010116:	1c51      	adds	r1, r2, #1
 8010118:	9119      	str	r1, [sp, #100]	@ 0x64
 801011a:	7852      	ldrb	r2, [r2, #1]
 801011c:	2a30      	cmp	r2, #48	@ 0x30
 801011e:	d0f9      	beq.n	8010114 <_strtod_l+0x29c>
 8010120:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8010124:	2908      	cmp	r1, #8
 8010126:	f63f af75 	bhi.w	8010014 <_strtod_l+0x19c>
 801012a:	3a30      	subs	r2, #48	@ 0x30
 801012c:	9209      	str	r2, [sp, #36]	@ 0x24
 801012e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010130:	920f      	str	r2, [sp, #60]	@ 0x3c
 8010132:	f04f 080a 	mov.w	r8, #10
 8010136:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010138:	1c56      	adds	r6, r2, #1
 801013a:	9619      	str	r6, [sp, #100]	@ 0x64
 801013c:	7852      	ldrb	r2, [r2, #1]
 801013e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8010142:	f1be 0f09 	cmp.w	lr, #9
 8010146:	d939      	bls.n	80101bc <_strtod_l+0x344>
 8010148:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801014a:	1a76      	subs	r6, r6, r1
 801014c:	2e08      	cmp	r6, #8
 801014e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8010152:	dc03      	bgt.n	801015c <_strtod_l+0x2e4>
 8010154:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010156:	4588      	cmp	r8, r1
 8010158:	bfa8      	it	ge
 801015a:	4688      	movge	r8, r1
 801015c:	f1bc 0f00 	cmp.w	ip, #0
 8010160:	d001      	beq.n	8010166 <_strtod_l+0x2ee>
 8010162:	f1c8 0800 	rsb	r8, r8, #0
 8010166:	2d00      	cmp	r5, #0
 8010168:	d14e      	bne.n	8010208 <_strtod_l+0x390>
 801016a:	9908      	ldr	r1, [sp, #32]
 801016c:	4308      	orrs	r0, r1
 801016e:	f47f aebc 	bne.w	800feea <_strtod_l+0x72>
 8010172:	2b00      	cmp	r3, #0
 8010174:	f47f aed4 	bne.w	800ff20 <_strtod_l+0xa8>
 8010178:	2a69      	cmp	r2, #105	@ 0x69
 801017a:	d028      	beq.n	80101ce <_strtod_l+0x356>
 801017c:	dc25      	bgt.n	80101ca <_strtod_l+0x352>
 801017e:	2a49      	cmp	r2, #73	@ 0x49
 8010180:	d025      	beq.n	80101ce <_strtod_l+0x356>
 8010182:	2a4e      	cmp	r2, #78	@ 0x4e
 8010184:	f47f aecc 	bne.w	800ff20 <_strtod_l+0xa8>
 8010188:	499a      	ldr	r1, [pc, #616]	@ (80103f4 <_strtod_l+0x57c>)
 801018a:	a819      	add	r0, sp, #100	@ 0x64
 801018c:	f002 fe28 	bl	8012de0 <__match>
 8010190:	2800      	cmp	r0, #0
 8010192:	f43f aec5 	beq.w	800ff20 <_strtod_l+0xa8>
 8010196:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010198:	781b      	ldrb	r3, [r3, #0]
 801019a:	2b28      	cmp	r3, #40	@ 0x28
 801019c:	d12e      	bne.n	80101fc <_strtod_l+0x384>
 801019e:	4996      	ldr	r1, [pc, #600]	@ (80103f8 <_strtod_l+0x580>)
 80101a0:	aa1c      	add	r2, sp, #112	@ 0x70
 80101a2:	a819      	add	r0, sp, #100	@ 0x64
 80101a4:	f002 fe30 	bl	8012e08 <__hexnan>
 80101a8:	2805      	cmp	r0, #5
 80101aa:	d127      	bne.n	80101fc <_strtod_l+0x384>
 80101ac:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80101ae:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80101b2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80101b6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80101ba:	e696      	b.n	800feea <_strtod_l+0x72>
 80101bc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80101be:	fb08 2101 	mla	r1, r8, r1, r2
 80101c2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80101c6:	9209      	str	r2, [sp, #36]	@ 0x24
 80101c8:	e7b5      	b.n	8010136 <_strtod_l+0x2be>
 80101ca:	2a6e      	cmp	r2, #110	@ 0x6e
 80101cc:	e7da      	b.n	8010184 <_strtod_l+0x30c>
 80101ce:	498b      	ldr	r1, [pc, #556]	@ (80103fc <_strtod_l+0x584>)
 80101d0:	a819      	add	r0, sp, #100	@ 0x64
 80101d2:	f002 fe05 	bl	8012de0 <__match>
 80101d6:	2800      	cmp	r0, #0
 80101d8:	f43f aea2 	beq.w	800ff20 <_strtod_l+0xa8>
 80101dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80101de:	4988      	ldr	r1, [pc, #544]	@ (8010400 <_strtod_l+0x588>)
 80101e0:	3b01      	subs	r3, #1
 80101e2:	a819      	add	r0, sp, #100	@ 0x64
 80101e4:	9319      	str	r3, [sp, #100]	@ 0x64
 80101e6:	f002 fdfb 	bl	8012de0 <__match>
 80101ea:	b910      	cbnz	r0, 80101f2 <_strtod_l+0x37a>
 80101ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80101ee:	3301      	adds	r3, #1
 80101f0:	9319      	str	r3, [sp, #100]	@ 0x64
 80101f2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8010410 <_strtod_l+0x598>
 80101f6:	f04f 0a00 	mov.w	sl, #0
 80101fa:	e676      	b.n	800feea <_strtod_l+0x72>
 80101fc:	4881      	ldr	r0, [pc, #516]	@ (8010404 <_strtod_l+0x58c>)
 80101fe:	f001 fcb3 	bl	8011b68 <nan>
 8010202:	ec5b ab10 	vmov	sl, fp, d0
 8010206:	e670      	b.n	800feea <_strtod_l+0x72>
 8010208:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801020a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801020c:	eba8 0303 	sub.w	r3, r8, r3
 8010210:	f1b9 0f00 	cmp.w	r9, #0
 8010214:	bf08      	it	eq
 8010216:	46a9      	moveq	r9, r5
 8010218:	2d10      	cmp	r5, #16
 801021a:	9309      	str	r3, [sp, #36]	@ 0x24
 801021c:	462c      	mov	r4, r5
 801021e:	bfa8      	it	ge
 8010220:	2410      	movge	r4, #16
 8010222:	f7f0 f99f 	bl	8000564 <__aeabi_ui2d>
 8010226:	2d09      	cmp	r5, #9
 8010228:	4682      	mov	sl, r0
 801022a:	468b      	mov	fp, r1
 801022c:	dc13      	bgt.n	8010256 <_strtod_l+0x3de>
 801022e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010230:	2b00      	cmp	r3, #0
 8010232:	f43f ae5a 	beq.w	800feea <_strtod_l+0x72>
 8010236:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010238:	dd78      	ble.n	801032c <_strtod_l+0x4b4>
 801023a:	2b16      	cmp	r3, #22
 801023c:	dc5f      	bgt.n	80102fe <_strtod_l+0x486>
 801023e:	4972      	ldr	r1, [pc, #456]	@ (8010408 <_strtod_l+0x590>)
 8010240:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8010244:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010248:	4652      	mov	r2, sl
 801024a:	465b      	mov	r3, fp
 801024c:	f7f0 fa04 	bl	8000658 <__aeabi_dmul>
 8010250:	4682      	mov	sl, r0
 8010252:	468b      	mov	fp, r1
 8010254:	e649      	b.n	800feea <_strtod_l+0x72>
 8010256:	4b6c      	ldr	r3, [pc, #432]	@ (8010408 <_strtod_l+0x590>)
 8010258:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801025c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8010260:	f7f0 f9fa 	bl	8000658 <__aeabi_dmul>
 8010264:	4682      	mov	sl, r0
 8010266:	4638      	mov	r0, r7
 8010268:	468b      	mov	fp, r1
 801026a:	f7f0 f97b 	bl	8000564 <__aeabi_ui2d>
 801026e:	4602      	mov	r2, r0
 8010270:	460b      	mov	r3, r1
 8010272:	4650      	mov	r0, sl
 8010274:	4659      	mov	r1, fp
 8010276:	f7f0 f839 	bl	80002ec <__adddf3>
 801027a:	2d0f      	cmp	r5, #15
 801027c:	4682      	mov	sl, r0
 801027e:	468b      	mov	fp, r1
 8010280:	ddd5      	ble.n	801022e <_strtod_l+0x3b6>
 8010282:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010284:	1b2c      	subs	r4, r5, r4
 8010286:	441c      	add	r4, r3
 8010288:	2c00      	cmp	r4, #0
 801028a:	f340 8093 	ble.w	80103b4 <_strtod_l+0x53c>
 801028e:	f014 030f 	ands.w	r3, r4, #15
 8010292:	d00a      	beq.n	80102aa <_strtod_l+0x432>
 8010294:	495c      	ldr	r1, [pc, #368]	@ (8010408 <_strtod_l+0x590>)
 8010296:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801029a:	4652      	mov	r2, sl
 801029c:	465b      	mov	r3, fp
 801029e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80102a2:	f7f0 f9d9 	bl	8000658 <__aeabi_dmul>
 80102a6:	4682      	mov	sl, r0
 80102a8:	468b      	mov	fp, r1
 80102aa:	f034 040f 	bics.w	r4, r4, #15
 80102ae:	d073      	beq.n	8010398 <_strtod_l+0x520>
 80102b0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80102b4:	dd49      	ble.n	801034a <_strtod_l+0x4d2>
 80102b6:	2400      	movs	r4, #0
 80102b8:	46a0      	mov	r8, r4
 80102ba:	940b      	str	r4, [sp, #44]	@ 0x2c
 80102bc:	46a1      	mov	r9, r4
 80102be:	9a05      	ldr	r2, [sp, #20]
 80102c0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8010410 <_strtod_l+0x598>
 80102c4:	2322      	movs	r3, #34	@ 0x22
 80102c6:	6013      	str	r3, [r2, #0]
 80102c8:	f04f 0a00 	mov.w	sl, #0
 80102cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80102ce:	2b00      	cmp	r3, #0
 80102d0:	f43f ae0b 	beq.w	800feea <_strtod_l+0x72>
 80102d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80102d6:	9805      	ldr	r0, [sp, #20]
 80102d8:	f002 ff3a 	bl	8013150 <_Bfree>
 80102dc:	9805      	ldr	r0, [sp, #20]
 80102de:	4649      	mov	r1, r9
 80102e0:	f002 ff36 	bl	8013150 <_Bfree>
 80102e4:	9805      	ldr	r0, [sp, #20]
 80102e6:	4641      	mov	r1, r8
 80102e8:	f002 ff32 	bl	8013150 <_Bfree>
 80102ec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80102ee:	9805      	ldr	r0, [sp, #20]
 80102f0:	f002 ff2e 	bl	8013150 <_Bfree>
 80102f4:	9805      	ldr	r0, [sp, #20]
 80102f6:	4621      	mov	r1, r4
 80102f8:	f002 ff2a 	bl	8013150 <_Bfree>
 80102fc:	e5f5      	b.n	800feea <_strtod_l+0x72>
 80102fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010300:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8010304:	4293      	cmp	r3, r2
 8010306:	dbbc      	blt.n	8010282 <_strtod_l+0x40a>
 8010308:	4c3f      	ldr	r4, [pc, #252]	@ (8010408 <_strtod_l+0x590>)
 801030a:	f1c5 050f 	rsb	r5, r5, #15
 801030e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8010312:	4652      	mov	r2, sl
 8010314:	465b      	mov	r3, fp
 8010316:	e9d1 0100 	ldrd	r0, r1, [r1]
 801031a:	f7f0 f99d 	bl	8000658 <__aeabi_dmul>
 801031e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010320:	1b5d      	subs	r5, r3, r5
 8010322:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8010326:	e9d4 2300 	ldrd	r2, r3, [r4]
 801032a:	e78f      	b.n	801024c <_strtod_l+0x3d4>
 801032c:	3316      	adds	r3, #22
 801032e:	dba8      	blt.n	8010282 <_strtod_l+0x40a>
 8010330:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010332:	eba3 0808 	sub.w	r8, r3, r8
 8010336:	4b34      	ldr	r3, [pc, #208]	@ (8010408 <_strtod_l+0x590>)
 8010338:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801033c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8010340:	4650      	mov	r0, sl
 8010342:	4659      	mov	r1, fp
 8010344:	f7f0 fab2 	bl	80008ac <__aeabi_ddiv>
 8010348:	e782      	b.n	8010250 <_strtod_l+0x3d8>
 801034a:	2300      	movs	r3, #0
 801034c:	4f2f      	ldr	r7, [pc, #188]	@ (801040c <_strtod_l+0x594>)
 801034e:	1124      	asrs	r4, r4, #4
 8010350:	4650      	mov	r0, sl
 8010352:	4659      	mov	r1, fp
 8010354:	461e      	mov	r6, r3
 8010356:	2c01      	cmp	r4, #1
 8010358:	dc21      	bgt.n	801039e <_strtod_l+0x526>
 801035a:	b10b      	cbz	r3, 8010360 <_strtod_l+0x4e8>
 801035c:	4682      	mov	sl, r0
 801035e:	468b      	mov	fp, r1
 8010360:	492a      	ldr	r1, [pc, #168]	@ (801040c <_strtod_l+0x594>)
 8010362:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8010366:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801036a:	4652      	mov	r2, sl
 801036c:	465b      	mov	r3, fp
 801036e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010372:	f7f0 f971 	bl	8000658 <__aeabi_dmul>
 8010376:	4b26      	ldr	r3, [pc, #152]	@ (8010410 <_strtod_l+0x598>)
 8010378:	460a      	mov	r2, r1
 801037a:	400b      	ands	r3, r1
 801037c:	4925      	ldr	r1, [pc, #148]	@ (8010414 <_strtod_l+0x59c>)
 801037e:	428b      	cmp	r3, r1
 8010380:	4682      	mov	sl, r0
 8010382:	d898      	bhi.n	80102b6 <_strtod_l+0x43e>
 8010384:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8010388:	428b      	cmp	r3, r1
 801038a:	bf86      	itte	hi
 801038c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8010418 <_strtod_l+0x5a0>
 8010390:	f04f 3aff 	movhi.w	sl, #4294967295
 8010394:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8010398:	2300      	movs	r3, #0
 801039a:	9308      	str	r3, [sp, #32]
 801039c:	e076      	b.n	801048c <_strtod_l+0x614>
 801039e:	07e2      	lsls	r2, r4, #31
 80103a0:	d504      	bpl.n	80103ac <_strtod_l+0x534>
 80103a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80103a6:	f7f0 f957 	bl	8000658 <__aeabi_dmul>
 80103aa:	2301      	movs	r3, #1
 80103ac:	3601      	adds	r6, #1
 80103ae:	1064      	asrs	r4, r4, #1
 80103b0:	3708      	adds	r7, #8
 80103b2:	e7d0      	b.n	8010356 <_strtod_l+0x4de>
 80103b4:	d0f0      	beq.n	8010398 <_strtod_l+0x520>
 80103b6:	4264      	negs	r4, r4
 80103b8:	f014 020f 	ands.w	r2, r4, #15
 80103bc:	d00a      	beq.n	80103d4 <_strtod_l+0x55c>
 80103be:	4b12      	ldr	r3, [pc, #72]	@ (8010408 <_strtod_l+0x590>)
 80103c0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80103c4:	4650      	mov	r0, sl
 80103c6:	4659      	mov	r1, fp
 80103c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103cc:	f7f0 fa6e 	bl	80008ac <__aeabi_ddiv>
 80103d0:	4682      	mov	sl, r0
 80103d2:	468b      	mov	fp, r1
 80103d4:	1124      	asrs	r4, r4, #4
 80103d6:	d0df      	beq.n	8010398 <_strtod_l+0x520>
 80103d8:	2c1f      	cmp	r4, #31
 80103da:	dd1f      	ble.n	801041c <_strtod_l+0x5a4>
 80103dc:	2400      	movs	r4, #0
 80103de:	46a0      	mov	r8, r4
 80103e0:	940b      	str	r4, [sp, #44]	@ 0x2c
 80103e2:	46a1      	mov	r9, r4
 80103e4:	9a05      	ldr	r2, [sp, #20]
 80103e6:	2322      	movs	r3, #34	@ 0x22
 80103e8:	f04f 0a00 	mov.w	sl, #0
 80103ec:	f04f 0b00 	mov.w	fp, #0
 80103f0:	6013      	str	r3, [r2, #0]
 80103f2:	e76b      	b.n	80102cc <_strtod_l+0x454>
 80103f4:	08015e8f 	.word	0x08015e8f
 80103f8:	08016058 	.word	0x08016058
 80103fc:	08015e87 	.word	0x08015e87
 8010400:	08015ec6 	.word	0x08015ec6
 8010404:	08016055 	.word	0x08016055
 8010408:	080161e0 	.word	0x080161e0
 801040c:	080161b8 	.word	0x080161b8
 8010410:	7ff00000 	.word	0x7ff00000
 8010414:	7ca00000 	.word	0x7ca00000
 8010418:	7fefffff 	.word	0x7fefffff
 801041c:	f014 0310 	ands.w	r3, r4, #16
 8010420:	bf18      	it	ne
 8010422:	236a      	movne	r3, #106	@ 0x6a
 8010424:	4ea9      	ldr	r6, [pc, #676]	@ (80106cc <_strtod_l+0x854>)
 8010426:	9308      	str	r3, [sp, #32]
 8010428:	4650      	mov	r0, sl
 801042a:	4659      	mov	r1, fp
 801042c:	2300      	movs	r3, #0
 801042e:	07e7      	lsls	r7, r4, #31
 8010430:	d504      	bpl.n	801043c <_strtod_l+0x5c4>
 8010432:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010436:	f7f0 f90f 	bl	8000658 <__aeabi_dmul>
 801043a:	2301      	movs	r3, #1
 801043c:	1064      	asrs	r4, r4, #1
 801043e:	f106 0608 	add.w	r6, r6, #8
 8010442:	d1f4      	bne.n	801042e <_strtod_l+0x5b6>
 8010444:	b10b      	cbz	r3, 801044a <_strtod_l+0x5d2>
 8010446:	4682      	mov	sl, r0
 8010448:	468b      	mov	fp, r1
 801044a:	9b08      	ldr	r3, [sp, #32]
 801044c:	b1b3      	cbz	r3, 801047c <_strtod_l+0x604>
 801044e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8010452:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8010456:	2b00      	cmp	r3, #0
 8010458:	4659      	mov	r1, fp
 801045a:	dd0f      	ble.n	801047c <_strtod_l+0x604>
 801045c:	2b1f      	cmp	r3, #31
 801045e:	dd56      	ble.n	801050e <_strtod_l+0x696>
 8010460:	2b34      	cmp	r3, #52	@ 0x34
 8010462:	bfde      	ittt	le
 8010464:	f04f 33ff 	movle.w	r3, #4294967295
 8010468:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 801046c:	4093      	lslle	r3, r2
 801046e:	f04f 0a00 	mov.w	sl, #0
 8010472:	bfcc      	ite	gt
 8010474:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8010478:	ea03 0b01 	andle.w	fp, r3, r1
 801047c:	2200      	movs	r2, #0
 801047e:	2300      	movs	r3, #0
 8010480:	4650      	mov	r0, sl
 8010482:	4659      	mov	r1, fp
 8010484:	f7f0 fb50 	bl	8000b28 <__aeabi_dcmpeq>
 8010488:	2800      	cmp	r0, #0
 801048a:	d1a7      	bne.n	80103dc <_strtod_l+0x564>
 801048c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801048e:	9300      	str	r3, [sp, #0]
 8010490:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8010492:	9805      	ldr	r0, [sp, #20]
 8010494:	462b      	mov	r3, r5
 8010496:	464a      	mov	r2, r9
 8010498:	f002 fec2 	bl	8013220 <__s2b>
 801049c:	900b      	str	r0, [sp, #44]	@ 0x2c
 801049e:	2800      	cmp	r0, #0
 80104a0:	f43f af09 	beq.w	80102b6 <_strtod_l+0x43e>
 80104a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80104a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80104a8:	2a00      	cmp	r2, #0
 80104aa:	eba3 0308 	sub.w	r3, r3, r8
 80104ae:	bfa8      	it	ge
 80104b0:	2300      	movge	r3, #0
 80104b2:	9312      	str	r3, [sp, #72]	@ 0x48
 80104b4:	2400      	movs	r4, #0
 80104b6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80104ba:	9316      	str	r3, [sp, #88]	@ 0x58
 80104bc:	46a0      	mov	r8, r4
 80104be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80104c0:	9805      	ldr	r0, [sp, #20]
 80104c2:	6859      	ldr	r1, [r3, #4]
 80104c4:	f002 fe04 	bl	80130d0 <_Balloc>
 80104c8:	4681      	mov	r9, r0
 80104ca:	2800      	cmp	r0, #0
 80104cc:	f43f aef7 	beq.w	80102be <_strtod_l+0x446>
 80104d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80104d2:	691a      	ldr	r2, [r3, #16]
 80104d4:	3202      	adds	r2, #2
 80104d6:	f103 010c 	add.w	r1, r3, #12
 80104da:	0092      	lsls	r2, r2, #2
 80104dc:	300c      	adds	r0, #12
 80104de:	f001 fb32 	bl	8011b46 <memcpy>
 80104e2:	ec4b ab10 	vmov	d0, sl, fp
 80104e6:	9805      	ldr	r0, [sp, #20]
 80104e8:	aa1c      	add	r2, sp, #112	@ 0x70
 80104ea:	a91b      	add	r1, sp, #108	@ 0x6c
 80104ec:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80104f0:	f003 f9ca 	bl	8013888 <__d2b>
 80104f4:	901a      	str	r0, [sp, #104]	@ 0x68
 80104f6:	2800      	cmp	r0, #0
 80104f8:	f43f aee1 	beq.w	80102be <_strtod_l+0x446>
 80104fc:	9805      	ldr	r0, [sp, #20]
 80104fe:	2101      	movs	r1, #1
 8010500:	f002 ff24 	bl	801334c <__i2b>
 8010504:	4680      	mov	r8, r0
 8010506:	b948      	cbnz	r0, 801051c <_strtod_l+0x6a4>
 8010508:	f04f 0800 	mov.w	r8, #0
 801050c:	e6d7      	b.n	80102be <_strtod_l+0x446>
 801050e:	f04f 32ff 	mov.w	r2, #4294967295
 8010512:	fa02 f303 	lsl.w	r3, r2, r3
 8010516:	ea03 0a0a 	and.w	sl, r3, sl
 801051a:	e7af      	b.n	801047c <_strtod_l+0x604>
 801051c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 801051e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8010520:	2d00      	cmp	r5, #0
 8010522:	bfab      	itete	ge
 8010524:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8010526:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8010528:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 801052a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 801052c:	bfac      	ite	ge
 801052e:	18ef      	addge	r7, r5, r3
 8010530:	1b5e      	sublt	r6, r3, r5
 8010532:	9b08      	ldr	r3, [sp, #32]
 8010534:	1aed      	subs	r5, r5, r3
 8010536:	4415      	add	r5, r2
 8010538:	4b65      	ldr	r3, [pc, #404]	@ (80106d0 <_strtod_l+0x858>)
 801053a:	3d01      	subs	r5, #1
 801053c:	429d      	cmp	r5, r3
 801053e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8010542:	da50      	bge.n	80105e6 <_strtod_l+0x76e>
 8010544:	1b5b      	subs	r3, r3, r5
 8010546:	2b1f      	cmp	r3, #31
 8010548:	eba2 0203 	sub.w	r2, r2, r3
 801054c:	f04f 0101 	mov.w	r1, #1
 8010550:	dc3d      	bgt.n	80105ce <_strtod_l+0x756>
 8010552:	fa01 f303 	lsl.w	r3, r1, r3
 8010556:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010558:	2300      	movs	r3, #0
 801055a:	9310      	str	r3, [sp, #64]	@ 0x40
 801055c:	18bd      	adds	r5, r7, r2
 801055e:	9b08      	ldr	r3, [sp, #32]
 8010560:	42af      	cmp	r7, r5
 8010562:	4416      	add	r6, r2
 8010564:	441e      	add	r6, r3
 8010566:	463b      	mov	r3, r7
 8010568:	bfa8      	it	ge
 801056a:	462b      	movge	r3, r5
 801056c:	42b3      	cmp	r3, r6
 801056e:	bfa8      	it	ge
 8010570:	4633      	movge	r3, r6
 8010572:	2b00      	cmp	r3, #0
 8010574:	bfc2      	ittt	gt
 8010576:	1aed      	subgt	r5, r5, r3
 8010578:	1af6      	subgt	r6, r6, r3
 801057a:	1aff      	subgt	r7, r7, r3
 801057c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801057e:	2b00      	cmp	r3, #0
 8010580:	dd16      	ble.n	80105b0 <_strtod_l+0x738>
 8010582:	4641      	mov	r1, r8
 8010584:	9805      	ldr	r0, [sp, #20]
 8010586:	461a      	mov	r2, r3
 8010588:	f002 ff98 	bl	80134bc <__pow5mult>
 801058c:	4680      	mov	r8, r0
 801058e:	2800      	cmp	r0, #0
 8010590:	d0ba      	beq.n	8010508 <_strtod_l+0x690>
 8010592:	4601      	mov	r1, r0
 8010594:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8010596:	9805      	ldr	r0, [sp, #20]
 8010598:	f002 feee 	bl	8013378 <__multiply>
 801059c:	900a      	str	r0, [sp, #40]	@ 0x28
 801059e:	2800      	cmp	r0, #0
 80105a0:	f43f ae8d 	beq.w	80102be <_strtod_l+0x446>
 80105a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80105a6:	9805      	ldr	r0, [sp, #20]
 80105a8:	f002 fdd2 	bl	8013150 <_Bfree>
 80105ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80105ae:	931a      	str	r3, [sp, #104]	@ 0x68
 80105b0:	2d00      	cmp	r5, #0
 80105b2:	dc1d      	bgt.n	80105f0 <_strtod_l+0x778>
 80105b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80105b6:	2b00      	cmp	r3, #0
 80105b8:	dd23      	ble.n	8010602 <_strtod_l+0x78a>
 80105ba:	4649      	mov	r1, r9
 80105bc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80105be:	9805      	ldr	r0, [sp, #20]
 80105c0:	f002 ff7c 	bl	80134bc <__pow5mult>
 80105c4:	4681      	mov	r9, r0
 80105c6:	b9e0      	cbnz	r0, 8010602 <_strtod_l+0x78a>
 80105c8:	f04f 0900 	mov.w	r9, #0
 80105cc:	e677      	b.n	80102be <_strtod_l+0x446>
 80105ce:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80105d2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80105d6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80105da:	35e2      	adds	r5, #226	@ 0xe2
 80105dc:	fa01 f305 	lsl.w	r3, r1, r5
 80105e0:	9310      	str	r3, [sp, #64]	@ 0x40
 80105e2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80105e4:	e7ba      	b.n	801055c <_strtod_l+0x6e4>
 80105e6:	2300      	movs	r3, #0
 80105e8:	9310      	str	r3, [sp, #64]	@ 0x40
 80105ea:	2301      	movs	r3, #1
 80105ec:	9313      	str	r3, [sp, #76]	@ 0x4c
 80105ee:	e7b5      	b.n	801055c <_strtod_l+0x6e4>
 80105f0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80105f2:	9805      	ldr	r0, [sp, #20]
 80105f4:	462a      	mov	r2, r5
 80105f6:	f002 ffbb 	bl	8013570 <__lshift>
 80105fa:	901a      	str	r0, [sp, #104]	@ 0x68
 80105fc:	2800      	cmp	r0, #0
 80105fe:	d1d9      	bne.n	80105b4 <_strtod_l+0x73c>
 8010600:	e65d      	b.n	80102be <_strtod_l+0x446>
 8010602:	2e00      	cmp	r6, #0
 8010604:	dd07      	ble.n	8010616 <_strtod_l+0x79e>
 8010606:	4649      	mov	r1, r9
 8010608:	9805      	ldr	r0, [sp, #20]
 801060a:	4632      	mov	r2, r6
 801060c:	f002 ffb0 	bl	8013570 <__lshift>
 8010610:	4681      	mov	r9, r0
 8010612:	2800      	cmp	r0, #0
 8010614:	d0d8      	beq.n	80105c8 <_strtod_l+0x750>
 8010616:	2f00      	cmp	r7, #0
 8010618:	dd08      	ble.n	801062c <_strtod_l+0x7b4>
 801061a:	4641      	mov	r1, r8
 801061c:	9805      	ldr	r0, [sp, #20]
 801061e:	463a      	mov	r2, r7
 8010620:	f002 ffa6 	bl	8013570 <__lshift>
 8010624:	4680      	mov	r8, r0
 8010626:	2800      	cmp	r0, #0
 8010628:	f43f ae49 	beq.w	80102be <_strtod_l+0x446>
 801062c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801062e:	9805      	ldr	r0, [sp, #20]
 8010630:	464a      	mov	r2, r9
 8010632:	f003 f825 	bl	8013680 <__mdiff>
 8010636:	4604      	mov	r4, r0
 8010638:	2800      	cmp	r0, #0
 801063a:	f43f ae40 	beq.w	80102be <_strtod_l+0x446>
 801063e:	68c3      	ldr	r3, [r0, #12]
 8010640:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010642:	2300      	movs	r3, #0
 8010644:	60c3      	str	r3, [r0, #12]
 8010646:	4641      	mov	r1, r8
 8010648:	f002 fffe 	bl	8013648 <__mcmp>
 801064c:	2800      	cmp	r0, #0
 801064e:	da45      	bge.n	80106dc <_strtod_l+0x864>
 8010650:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010652:	ea53 030a 	orrs.w	r3, r3, sl
 8010656:	d16b      	bne.n	8010730 <_strtod_l+0x8b8>
 8010658:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801065c:	2b00      	cmp	r3, #0
 801065e:	d167      	bne.n	8010730 <_strtod_l+0x8b8>
 8010660:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010664:	0d1b      	lsrs	r3, r3, #20
 8010666:	051b      	lsls	r3, r3, #20
 8010668:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801066c:	d960      	bls.n	8010730 <_strtod_l+0x8b8>
 801066e:	6963      	ldr	r3, [r4, #20]
 8010670:	b913      	cbnz	r3, 8010678 <_strtod_l+0x800>
 8010672:	6923      	ldr	r3, [r4, #16]
 8010674:	2b01      	cmp	r3, #1
 8010676:	dd5b      	ble.n	8010730 <_strtod_l+0x8b8>
 8010678:	4621      	mov	r1, r4
 801067a:	2201      	movs	r2, #1
 801067c:	9805      	ldr	r0, [sp, #20]
 801067e:	f002 ff77 	bl	8013570 <__lshift>
 8010682:	4641      	mov	r1, r8
 8010684:	4604      	mov	r4, r0
 8010686:	f002 ffdf 	bl	8013648 <__mcmp>
 801068a:	2800      	cmp	r0, #0
 801068c:	dd50      	ble.n	8010730 <_strtod_l+0x8b8>
 801068e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010692:	9a08      	ldr	r2, [sp, #32]
 8010694:	0d1b      	lsrs	r3, r3, #20
 8010696:	051b      	lsls	r3, r3, #20
 8010698:	2a00      	cmp	r2, #0
 801069a:	d06a      	beq.n	8010772 <_strtod_l+0x8fa>
 801069c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80106a0:	d867      	bhi.n	8010772 <_strtod_l+0x8fa>
 80106a2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80106a6:	f67f ae9d 	bls.w	80103e4 <_strtod_l+0x56c>
 80106aa:	4b0a      	ldr	r3, [pc, #40]	@ (80106d4 <_strtod_l+0x85c>)
 80106ac:	4650      	mov	r0, sl
 80106ae:	4659      	mov	r1, fp
 80106b0:	2200      	movs	r2, #0
 80106b2:	f7ef ffd1 	bl	8000658 <__aeabi_dmul>
 80106b6:	4b08      	ldr	r3, [pc, #32]	@ (80106d8 <_strtod_l+0x860>)
 80106b8:	400b      	ands	r3, r1
 80106ba:	4682      	mov	sl, r0
 80106bc:	468b      	mov	fp, r1
 80106be:	2b00      	cmp	r3, #0
 80106c0:	f47f ae08 	bne.w	80102d4 <_strtod_l+0x45c>
 80106c4:	9a05      	ldr	r2, [sp, #20]
 80106c6:	2322      	movs	r3, #34	@ 0x22
 80106c8:	6013      	str	r3, [r2, #0]
 80106ca:	e603      	b.n	80102d4 <_strtod_l+0x45c>
 80106cc:	08016080 	.word	0x08016080
 80106d0:	fffffc02 	.word	0xfffffc02
 80106d4:	39500000 	.word	0x39500000
 80106d8:	7ff00000 	.word	0x7ff00000
 80106dc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80106e0:	d165      	bne.n	80107ae <_strtod_l+0x936>
 80106e2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80106e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80106e8:	b35a      	cbz	r2, 8010742 <_strtod_l+0x8ca>
 80106ea:	4a9f      	ldr	r2, [pc, #636]	@ (8010968 <_strtod_l+0xaf0>)
 80106ec:	4293      	cmp	r3, r2
 80106ee:	d12b      	bne.n	8010748 <_strtod_l+0x8d0>
 80106f0:	9b08      	ldr	r3, [sp, #32]
 80106f2:	4651      	mov	r1, sl
 80106f4:	b303      	cbz	r3, 8010738 <_strtod_l+0x8c0>
 80106f6:	4b9d      	ldr	r3, [pc, #628]	@ (801096c <_strtod_l+0xaf4>)
 80106f8:	465a      	mov	r2, fp
 80106fa:	4013      	ands	r3, r2
 80106fc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8010700:	f04f 32ff 	mov.w	r2, #4294967295
 8010704:	d81b      	bhi.n	801073e <_strtod_l+0x8c6>
 8010706:	0d1b      	lsrs	r3, r3, #20
 8010708:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801070c:	fa02 f303 	lsl.w	r3, r2, r3
 8010710:	4299      	cmp	r1, r3
 8010712:	d119      	bne.n	8010748 <_strtod_l+0x8d0>
 8010714:	4b96      	ldr	r3, [pc, #600]	@ (8010970 <_strtod_l+0xaf8>)
 8010716:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010718:	429a      	cmp	r2, r3
 801071a:	d102      	bne.n	8010722 <_strtod_l+0x8aa>
 801071c:	3101      	adds	r1, #1
 801071e:	f43f adce 	beq.w	80102be <_strtod_l+0x446>
 8010722:	4b92      	ldr	r3, [pc, #584]	@ (801096c <_strtod_l+0xaf4>)
 8010724:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010726:	401a      	ands	r2, r3
 8010728:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 801072c:	f04f 0a00 	mov.w	sl, #0
 8010730:	9b08      	ldr	r3, [sp, #32]
 8010732:	2b00      	cmp	r3, #0
 8010734:	d1b9      	bne.n	80106aa <_strtod_l+0x832>
 8010736:	e5cd      	b.n	80102d4 <_strtod_l+0x45c>
 8010738:	f04f 33ff 	mov.w	r3, #4294967295
 801073c:	e7e8      	b.n	8010710 <_strtod_l+0x898>
 801073e:	4613      	mov	r3, r2
 8010740:	e7e6      	b.n	8010710 <_strtod_l+0x898>
 8010742:	ea53 030a 	orrs.w	r3, r3, sl
 8010746:	d0a2      	beq.n	801068e <_strtod_l+0x816>
 8010748:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801074a:	b1db      	cbz	r3, 8010784 <_strtod_l+0x90c>
 801074c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801074e:	4213      	tst	r3, r2
 8010750:	d0ee      	beq.n	8010730 <_strtod_l+0x8b8>
 8010752:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010754:	9a08      	ldr	r2, [sp, #32]
 8010756:	4650      	mov	r0, sl
 8010758:	4659      	mov	r1, fp
 801075a:	b1bb      	cbz	r3, 801078c <_strtod_l+0x914>
 801075c:	f7ff fb6c 	bl	800fe38 <sulp>
 8010760:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010764:	ec53 2b10 	vmov	r2, r3, d0
 8010768:	f7ef fdc0 	bl	80002ec <__adddf3>
 801076c:	4682      	mov	sl, r0
 801076e:	468b      	mov	fp, r1
 8010770:	e7de      	b.n	8010730 <_strtod_l+0x8b8>
 8010772:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8010776:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801077a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801077e:	f04f 3aff 	mov.w	sl, #4294967295
 8010782:	e7d5      	b.n	8010730 <_strtod_l+0x8b8>
 8010784:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010786:	ea13 0f0a 	tst.w	r3, sl
 801078a:	e7e1      	b.n	8010750 <_strtod_l+0x8d8>
 801078c:	f7ff fb54 	bl	800fe38 <sulp>
 8010790:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010794:	ec53 2b10 	vmov	r2, r3, d0
 8010798:	f7ef fda6 	bl	80002e8 <__aeabi_dsub>
 801079c:	2200      	movs	r2, #0
 801079e:	2300      	movs	r3, #0
 80107a0:	4682      	mov	sl, r0
 80107a2:	468b      	mov	fp, r1
 80107a4:	f7f0 f9c0 	bl	8000b28 <__aeabi_dcmpeq>
 80107a8:	2800      	cmp	r0, #0
 80107aa:	d0c1      	beq.n	8010730 <_strtod_l+0x8b8>
 80107ac:	e61a      	b.n	80103e4 <_strtod_l+0x56c>
 80107ae:	4641      	mov	r1, r8
 80107b0:	4620      	mov	r0, r4
 80107b2:	f003 f8c1 	bl	8013938 <__ratio>
 80107b6:	ec57 6b10 	vmov	r6, r7, d0
 80107ba:	2200      	movs	r2, #0
 80107bc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80107c0:	4630      	mov	r0, r6
 80107c2:	4639      	mov	r1, r7
 80107c4:	f7f0 f9c4 	bl	8000b50 <__aeabi_dcmple>
 80107c8:	2800      	cmp	r0, #0
 80107ca:	d06f      	beq.n	80108ac <_strtod_l+0xa34>
 80107cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80107ce:	2b00      	cmp	r3, #0
 80107d0:	d17a      	bne.n	80108c8 <_strtod_l+0xa50>
 80107d2:	f1ba 0f00 	cmp.w	sl, #0
 80107d6:	d158      	bne.n	801088a <_strtod_l+0xa12>
 80107d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80107da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80107de:	2b00      	cmp	r3, #0
 80107e0:	d15a      	bne.n	8010898 <_strtod_l+0xa20>
 80107e2:	4b64      	ldr	r3, [pc, #400]	@ (8010974 <_strtod_l+0xafc>)
 80107e4:	2200      	movs	r2, #0
 80107e6:	4630      	mov	r0, r6
 80107e8:	4639      	mov	r1, r7
 80107ea:	f7f0 f9a7 	bl	8000b3c <__aeabi_dcmplt>
 80107ee:	2800      	cmp	r0, #0
 80107f0:	d159      	bne.n	80108a6 <_strtod_l+0xa2e>
 80107f2:	4630      	mov	r0, r6
 80107f4:	4639      	mov	r1, r7
 80107f6:	4b60      	ldr	r3, [pc, #384]	@ (8010978 <_strtod_l+0xb00>)
 80107f8:	2200      	movs	r2, #0
 80107fa:	f7ef ff2d 	bl	8000658 <__aeabi_dmul>
 80107fe:	4606      	mov	r6, r0
 8010800:	460f      	mov	r7, r1
 8010802:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8010806:	9606      	str	r6, [sp, #24]
 8010808:	9307      	str	r3, [sp, #28]
 801080a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801080e:	4d57      	ldr	r5, [pc, #348]	@ (801096c <_strtod_l+0xaf4>)
 8010810:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8010814:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010816:	401d      	ands	r5, r3
 8010818:	4b58      	ldr	r3, [pc, #352]	@ (801097c <_strtod_l+0xb04>)
 801081a:	429d      	cmp	r5, r3
 801081c:	f040 80b2 	bne.w	8010984 <_strtod_l+0xb0c>
 8010820:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010822:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8010826:	ec4b ab10 	vmov	d0, sl, fp
 801082a:	f002 ffbd 	bl	80137a8 <__ulp>
 801082e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010832:	ec51 0b10 	vmov	r0, r1, d0
 8010836:	f7ef ff0f 	bl	8000658 <__aeabi_dmul>
 801083a:	4652      	mov	r2, sl
 801083c:	465b      	mov	r3, fp
 801083e:	f7ef fd55 	bl	80002ec <__adddf3>
 8010842:	460b      	mov	r3, r1
 8010844:	4949      	ldr	r1, [pc, #292]	@ (801096c <_strtod_l+0xaf4>)
 8010846:	4a4e      	ldr	r2, [pc, #312]	@ (8010980 <_strtod_l+0xb08>)
 8010848:	4019      	ands	r1, r3
 801084a:	4291      	cmp	r1, r2
 801084c:	4682      	mov	sl, r0
 801084e:	d942      	bls.n	80108d6 <_strtod_l+0xa5e>
 8010850:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010852:	4b47      	ldr	r3, [pc, #284]	@ (8010970 <_strtod_l+0xaf8>)
 8010854:	429a      	cmp	r2, r3
 8010856:	d103      	bne.n	8010860 <_strtod_l+0x9e8>
 8010858:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801085a:	3301      	adds	r3, #1
 801085c:	f43f ad2f 	beq.w	80102be <_strtod_l+0x446>
 8010860:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8010970 <_strtod_l+0xaf8>
 8010864:	f04f 3aff 	mov.w	sl, #4294967295
 8010868:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801086a:	9805      	ldr	r0, [sp, #20]
 801086c:	f002 fc70 	bl	8013150 <_Bfree>
 8010870:	9805      	ldr	r0, [sp, #20]
 8010872:	4649      	mov	r1, r9
 8010874:	f002 fc6c 	bl	8013150 <_Bfree>
 8010878:	9805      	ldr	r0, [sp, #20]
 801087a:	4641      	mov	r1, r8
 801087c:	f002 fc68 	bl	8013150 <_Bfree>
 8010880:	9805      	ldr	r0, [sp, #20]
 8010882:	4621      	mov	r1, r4
 8010884:	f002 fc64 	bl	8013150 <_Bfree>
 8010888:	e619      	b.n	80104be <_strtod_l+0x646>
 801088a:	f1ba 0f01 	cmp.w	sl, #1
 801088e:	d103      	bne.n	8010898 <_strtod_l+0xa20>
 8010890:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010892:	2b00      	cmp	r3, #0
 8010894:	f43f ada6 	beq.w	80103e4 <_strtod_l+0x56c>
 8010898:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8010948 <_strtod_l+0xad0>
 801089c:	4f35      	ldr	r7, [pc, #212]	@ (8010974 <_strtod_l+0xafc>)
 801089e:	ed8d 7b06 	vstr	d7, [sp, #24]
 80108a2:	2600      	movs	r6, #0
 80108a4:	e7b1      	b.n	801080a <_strtod_l+0x992>
 80108a6:	4f34      	ldr	r7, [pc, #208]	@ (8010978 <_strtod_l+0xb00>)
 80108a8:	2600      	movs	r6, #0
 80108aa:	e7aa      	b.n	8010802 <_strtod_l+0x98a>
 80108ac:	4b32      	ldr	r3, [pc, #200]	@ (8010978 <_strtod_l+0xb00>)
 80108ae:	4630      	mov	r0, r6
 80108b0:	4639      	mov	r1, r7
 80108b2:	2200      	movs	r2, #0
 80108b4:	f7ef fed0 	bl	8000658 <__aeabi_dmul>
 80108b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80108ba:	4606      	mov	r6, r0
 80108bc:	460f      	mov	r7, r1
 80108be:	2b00      	cmp	r3, #0
 80108c0:	d09f      	beq.n	8010802 <_strtod_l+0x98a>
 80108c2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80108c6:	e7a0      	b.n	801080a <_strtod_l+0x992>
 80108c8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8010950 <_strtod_l+0xad8>
 80108cc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80108d0:	ec57 6b17 	vmov	r6, r7, d7
 80108d4:	e799      	b.n	801080a <_strtod_l+0x992>
 80108d6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80108da:	9b08      	ldr	r3, [sp, #32]
 80108dc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	d1c1      	bne.n	8010868 <_strtod_l+0x9f0>
 80108e4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80108e8:	0d1b      	lsrs	r3, r3, #20
 80108ea:	051b      	lsls	r3, r3, #20
 80108ec:	429d      	cmp	r5, r3
 80108ee:	d1bb      	bne.n	8010868 <_strtod_l+0x9f0>
 80108f0:	4630      	mov	r0, r6
 80108f2:	4639      	mov	r1, r7
 80108f4:	f7f0 fa60 	bl	8000db8 <__aeabi_d2lz>
 80108f8:	f7ef fe80 	bl	80005fc <__aeabi_l2d>
 80108fc:	4602      	mov	r2, r0
 80108fe:	460b      	mov	r3, r1
 8010900:	4630      	mov	r0, r6
 8010902:	4639      	mov	r1, r7
 8010904:	f7ef fcf0 	bl	80002e8 <__aeabi_dsub>
 8010908:	460b      	mov	r3, r1
 801090a:	4602      	mov	r2, r0
 801090c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8010910:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8010914:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010916:	ea46 060a 	orr.w	r6, r6, sl
 801091a:	431e      	orrs	r6, r3
 801091c:	d06f      	beq.n	80109fe <_strtod_l+0xb86>
 801091e:	a30e      	add	r3, pc, #56	@ (adr r3, 8010958 <_strtod_l+0xae0>)
 8010920:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010924:	f7f0 f90a 	bl	8000b3c <__aeabi_dcmplt>
 8010928:	2800      	cmp	r0, #0
 801092a:	f47f acd3 	bne.w	80102d4 <_strtod_l+0x45c>
 801092e:	a30c      	add	r3, pc, #48	@ (adr r3, 8010960 <_strtod_l+0xae8>)
 8010930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010934:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010938:	f7f0 f91e 	bl	8000b78 <__aeabi_dcmpgt>
 801093c:	2800      	cmp	r0, #0
 801093e:	d093      	beq.n	8010868 <_strtod_l+0x9f0>
 8010940:	e4c8      	b.n	80102d4 <_strtod_l+0x45c>
 8010942:	bf00      	nop
 8010944:	f3af 8000 	nop.w
 8010948:	00000000 	.word	0x00000000
 801094c:	bff00000 	.word	0xbff00000
 8010950:	00000000 	.word	0x00000000
 8010954:	3ff00000 	.word	0x3ff00000
 8010958:	94a03595 	.word	0x94a03595
 801095c:	3fdfffff 	.word	0x3fdfffff
 8010960:	35afe535 	.word	0x35afe535
 8010964:	3fe00000 	.word	0x3fe00000
 8010968:	000fffff 	.word	0x000fffff
 801096c:	7ff00000 	.word	0x7ff00000
 8010970:	7fefffff 	.word	0x7fefffff
 8010974:	3ff00000 	.word	0x3ff00000
 8010978:	3fe00000 	.word	0x3fe00000
 801097c:	7fe00000 	.word	0x7fe00000
 8010980:	7c9fffff 	.word	0x7c9fffff
 8010984:	9b08      	ldr	r3, [sp, #32]
 8010986:	b323      	cbz	r3, 80109d2 <_strtod_l+0xb5a>
 8010988:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801098c:	d821      	bhi.n	80109d2 <_strtod_l+0xb5a>
 801098e:	a328      	add	r3, pc, #160	@ (adr r3, 8010a30 <_strtod_l+0xbb8>)
 8010990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010994:	4630      	mov	r0, r6
 8010996:	4639      	mov	r1, r7
 8010998:	f7f0 f8da 	bl	8000b50 <__aeabi_dcmple>
 801099c:	b1a0      	cbz	r0, 80109c8 <_strtod_l+0xb50>
 801099e:	4639      	mov	r1, r7
 80109a0:	4630      	mov	r0, r6
 80109a2:	f7f0 f931 	bl	8000c08 <__aeabi_d2uiz>
 80109a6:	2801      	cmp	r0, #1
 80109a8:	bf38      	it	cc
 80109aa:	2001      	movcc	r0, #1
 80109ac:	f7ef fdda 	bl	8000564 <__aeabi_ui2d>
 80109b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80109b2:	4606      	mov	r6, r0
 80109b4:	460f      	mov	r7, r1
 80109b6:	b9fb      	cbnz	r3, 80109f8 <_strtod_l+0xb80>
 80109b8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80109bc:	9014      	str	r0, [sp, #80]	@ 0x50
 80109be:	9315      	str	r3, [sp, #84]	@ 0x54
 80109c0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80109c4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80109c8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80109ca:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80109ce:	1b5b      	subs	r3, r3, r5
 80109d0:	9311      	str	r3, [sp, #68]	@ 0x44
 80109d2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80109d6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80109da:	f002 fee5 	bl	80137a8 <__ulp>
 80109de:	4650      	mov	r0, sl
 80109e0:	ec53 2b10 	vmov	r2, r3, d0
 80109e4:	4659      	mov	r1, fp
 80109e6:	f7ef fe37 	bl	8000658 <__aeabi_dmul>
 80109ea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80109ee:	f7ef fc7d 	bl	80002ec <__adddf3>
 80109f2:	4682      	mov	sl, r0
 80109f4:	468b      	mov	fp, r1
 80109f6:	e770      	b.n	80108da <_strtod_l+0xa62>
 80109f8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80109fc:	e7e0      	b.n	80109c0 <_strtod_l+0xb48>
 80109fe:	a30e      	add	r3, pc, #56	@ (adr r3, 8010a38 <_strtod_l+0xbc0>)
 8010a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a04:	f7f0 f89a 	bl	8000b3c <__aeabi_dcmplt>
 8010a08:	e798      	b.n	801093c <_strtod_l+0xac4>
 8010a0a:	2300      	movs	r3, #0
 8010a0c:	930e      	str	r3, [sp, #56]	@ 0x38
 8010a0e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8010a10:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010a12:	6013      	str	r3, [r2, #0]
 8010a14:	f7ff ba6d 	b.w	800fef2 <_strtod_l+0x7a>
 8010a18:	2a65      	cmp	r2, #101	@ 0x65
 8010a1a:	f43f ab68 	beq.w	80100ee <_strtod_l+0x276>
 8010a1e:	2a45      	cmp	r2, #69	@ 0x45
 8010a20:	f43f ab65 	beq.w	80100ee <_strtod_l+0x276>
 8010a24:	2301      	movs	r3, #1
 8010a26:	f7ff bba0 	b.w	801016a <_strtod_l+0x2f2>
 8010a2a:	bf00      	nop
 8010a2c:	f3af 8000 	nop.w
 8010a30:	ffc00000 	.word	0xffc00000
 8010a34:	41dfffff 	.word	0x41dfffff
 8010a38:	94a03595 	.word	0x94a03595
 8010a3c:	3fcfffff 	.word	0x3fcfffff

08010a40 <_strtod_r>:
 8010a40:	4b01      	ldr	r3, [pc, #4]	@ (8010a48 <_strtod_r+0x8>)
 8010a42:	f7ff ba19 	b.w	800fe78 <_strtod_l>
 8010a46:	bf00      	nop
 8010a48:	20000084 	.word	0x20000084

08010a4c <strtod>:
 8010a4c:	460a      	mov	r2, r1
 8010a4e:	4601      	mov	r1, r0
 8010a50:	4802      	ldr	r0, [pc, #8]	@ (8010a5c <strtod+0x10>)
 8010a52:	4b03      	ldr	r3, [pc, #12]	@ (8010a60 <strtod+0x14>)
 8010a54:	6800      	ldr	r0, [r0, #0]
 8010a56:	f7ff ba0f 	b.w	800fe78 <_strtod_l>
 8010a5a:	bf00      	nop
 8010a5c:	200001f0 	.word	0x200001f0
 8010a60:	20000084 	.word	0x20000084

08010a64 <__cvt>:
 8010a64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010a68:	ec57 6b10 	vmov	r6, r7, d0
 8010a6c:	2f00      	cmp	r7, #0
 8010a6e:	460c      	mov	r4, r1
 8010a70:	4619      	mov	r1, r3
 8010a72:	463b      	mov	r3, r7
 8010a74:	bfbb      	ittet	lt
 8010a76:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8010a7a:	461f      	movlt	r7, r3
 8010a7c:	2300      	movge	r3, #0
 8010a7e:	232d      	movlt	r3, #45	@ 0x2d
 8010a80:	700b      	strb	r3, [r1, #0]
 8010a82:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010a84:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8010a88:	4691      	mov	r9, r2
 8010a8a:	f023 0820 	bic.w	r8, r3, #32
 8010a8e:	bfbc      	itt	lt
 8010a90:	4632      	movlt	r2, r6
 8010a92:	4616      	movlt	r6, r2
 8010a94:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010a98:	d005      	beq.n	8010aa6 <__cvt+0x42>
 8010a9a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8010a9e:	d100      	bne.n	8010aa2 <__cvt+0x3e>
 8010aa0:	3401      	adds	r4, #1
 8010aa2:	2102      	movs	r1, #2
 8010aa4:	e000      	b.n	8010aa8 <__cvt+0x44>
 8010aa6:	2103      	movs	r1, #3
 8010aa8:	ab03      	add	r3, sp, #12
 8010aaa:	9301      	str	r3, [sp, #4]
 8010aac:	ab02      	add	r3, sp, #8
 8010aae:	9300      	str	r3, [sp, #0]
 8010ab0:	ec47 6b10 	vmov	d0, r6, r7
 8010ab4:	4653      	mov	r3, sl
 8010ab6:	4622      	mov	r2, r4
 8010ab8:	f001 f8ee 	bl	8011c98 <_dtoa_r>
 8010abc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8010ac0:	4605      	mov	r5, r0
 8010ac2:	d119      	bne.n	8010af8 <__cvt+0x94>
 8010ac4:	f019 0f01 	tst.w	r9, #1
 8010ac8:	d00e      	beq.n	8010ae8 <__cvt+0x84>
 8010aca:	eb00 0904 	add.w	r9, r0, r4
 8010ace:	2200      	movs	r2, #0
 8010ad0:	2300      	movs	r3, #0
 8010ad2:	4630      	mov	r0, r6
 8010ad4:	4639      	mov	r1, r7
 8010ad6:	f7f0 f827 	bl	8000b28 <__aeabi_dcmpeq>
 8010ada:	b108      	cbz	r0, 8010ae0 <__cvt+0x7c>
 8010adc:	f8cd 900c 	str.w	r9, [sp, #12]
 8010ae0:	2230      	movs	r2, #48	@ 0x30
 8010ae2:	9b03      	ldr	r3, [sp, #12]
 8010ae4:	454b      	cmp	r3, r9
 8010ae6:	d31e      	bcc.n	8010b26 <__cvt+0xc2>
 8010ae8:	9b03      	ldr	r3, [sp, #12]
 8010aea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010aec:	1b5b      	subs	r3, r3, r5
 8010aee:	4628      	mov	r0, r5
 8010af0:	6013      	str	r3, [r2, #0]
 8010af2:	b004      	add	sp, #16
 8010af4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010af8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010afc:	eb00 0904 	add.w	r9, r0, r4
 8010b00:	d1e5      	bne.n	8010ace <__cvt+0x6a>
 8010b02:	7803      	ldrb	r3, [r0, #0]
 8010b04:	2b30      	cmp	r3, #48	@ 0x30
 8010b06:	d10a      	bne.n	8010b1e <__cvt+0xba>
 8010b08:	2200      	movs	r2, #0
 8010b0a:	2300      	movs	r3, #0
 8010b0c:	4630      	mov	r0, r6
 8010b0e:	4639      	mov	r1, r7
 8010b10:	f7f0 f80a 	bl	8000b28 <__aeabi_dcmpeq>
 8010b14:	b918      	cbnz	r0, 8010b1e <__cvt+0xba>
 8010b16:	f1c4 0401 	rsb	r4, r4, #1
 8010b1a:	f8ca 4000 	str.w	r4, [sl]
 8010b1e:	f8da 3000 	ldr.w	r3, [sl]
 8010b22:	4499      	add	r9, r3
 8010b24:	e7d3      	b.n	8010ace <__cvt+0x6a>
 8010b26:	1c59      	adds	r1, r3, #1
 8010b28:	9103      	str	r1, [sp, #12]
 8010b2a:	701a      	strb	r2, [r3, #0]
 8010b2c:	e7d9      	b.n	8010ae2 <__cvt+0x7e>

08010b2e <__exponent>:
 8010b2e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010b30:	2900      	cmp	r1, #0
 8010b32:	bfba      	itte	lt
 8010b34:	4249      	neglt	r1, r1
 8010b36:	232d      	movlt	r3, #45	@ 0x2d
 8010b38:	232b      	movge	r3, #43	@ 0x2b
 8010b3a:	2909      	cmp	r1, #9
 8010b3c:	7002      	strb	r2, [r0, #0]
 8010b3e:	7043      	strb	r3, [r0, #1]
 8010b40:	dd29      	ble.n	8010b96 <__exponent+0x68>
 8010b42:	f10d 0307 	add.w	r3, sp, #7
 8010b46:	461d      	mov	r5, r3
 8010b48:	270a      	movs	r7, #10
 8010b4a:	461a      	mov	r2, r3
 8010b4c:	fbb1 f6f7 	udiv	r6, r1, r7
 8010b50:	fb07 1416 	mls	r4, r7, r6, r1
 8010b54:	3430      	adds	r4, #48	@ 0x30
 8010b56:	f802 4c01 	strb.w	r4, [r2, #-1]
 8010b5a:	460c      	mov	r4, r1
 8010b5c:	2c63      	cmp	r4, #99	@ 0x63
 8010b5e:	f103 33ff 	add.w	r3, r3, #4294967295
 8010b62:	4631      	mov	r1, r6
 8010b64:	dcf1      	bgt.n	8010b4a <__exponent+0x1c>
 8010b66:	3130      	adds	r1, #48	@ 0x30
 8010b68:	1e94      	subs	r4, r2, #2
 8010b6a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8010b6e:	1c41      	adds	r1, r0, #1
 8010b70:	4623      	mov	r3, r4
 8010b72:	42ab      	cmp	r3, r5
 8010b74:	d30a      	bcc.n	8010b8c <__exponent+0x5e>
 8010b76:	f10d 0309 	add.w	r3, sp, #9
 8010b7a:	1a9b      	subs	r3, r3, r2
 8010b7c:	42ac      	cmp	r4, r5
 8010b7e:	bf88      	it	hi
 8010b80:	2300      	movhi	r3, #0
 8010b82:	3302      	adds	r3, #2
 8010b84:	4403      	add	r3, r0
 8010b86:	1a18      	subs	r0, r3, r0
 8010b88:	b003      	add	sp, #12
 8010b8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010b8c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8010b90:	f801 6f01 	strb.w	r6, [r1, #1]!
 8010b94:	e7ed      	b.n	8010b72 <__exponent+0x44>
 8010b96:	2330      	movs	r3, #48	@ 0x30
 8010b98:	3130      	adds	r1, #48	@ 0x30
 8010b9a:	7083      	strb	r3, [r0, #2]
 8010b9c:	70c1      	strb	r1, [r0, #3]
 8010b9e:	1d03      	adds	r3, r0, #4
 8010ba0:	e7f1      	b.n	8010b86 <__exponent+0x58>
	...

08010ba4 <_printf_float>:
 8010ba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ba8:	b08d      	sub	sp, #52	@ 0x34
 8010baa:	460c      	mov	r4, r1
 8010bac:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8010bb0:	4616      	mov	r6, r2
 8010bb2:	461f      	mov	r7, r3
 8010bb4:	4605      	mov	r5, r0
 8010bb6:	f000 ff4f 	bl	8011a58 <_localeconv_r>
 8010bba:	6803      	ldr	r3, [r0, #0]
 8010bbc:	9304      	str	r3, [sp, #16]
 8010bbe:	4618      	mov	r0, r3
 8010bc0:	f7ef fb86 	bl	80002d0 <strlen>
 8010bc4:	2300      	movs	r3, #0
 8010bc6:	930a      	str	r3, [sp, #40]	@ 0x28
 8010bc8:	f8d8 3000 	ldr.w	r3, [r8]
 8010bcc:	9005      	str	r0, [sp, #20]
 8010bce:	3307      	adds	r3, #7
 8010bd0:	f023 0307 	bic.w	r3, r3, #7
 8010bd4:	f103 0208 	add.w	r2, r3, #8
 8010bd8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8010bdc:	f8d4 b000 	ldr.w	fp, [r4]
 8010be0:	f8c8 2000 	str.w	r2, [r8]
 8010be4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010be8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8010bec:	9307      	str	r3, [sp, #28]
 8010bee:	f8cd 8018 	str.w	r8, [sp, #24]
 8010bf2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8010bf6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010bfa:	4b9c      	ldr	r3, [pc, #624]	@ (8010e6c <_printf_float+0x2c8>)
 8010bfc:	f04f 32ff 	mov.w	r2, #4294967295
 8010c00:	f7ef ffc4 	bl	8000b8c <__aeabi_dcmpun>
 8010c04:	bb70      	cbnz	r0, 8010c64 <_printf_float+0xc0>
 8010c06:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010c0a:	4b98      	ldr	r3, [pc, #608]	@ (8010e6c <_printf_float+0x2c8>)
 8010c0c:	f04f 32ff 	mov.w	r2, #4294967295
 8010c10:	f7ef ff9e 	bl	8000b50 <__aeabi_dcmple>
 8010c14:	bb30      	cbnz	r0, 8010c64 <_printf_float+0xc0>
 8010c16:	2200      	movs	r2, #0
 8010c18:	2300      	movs	r3, #0
 8010c1a:	4640      	mov	r0, r8
 8010c1c:	4649      	mov	r1, r9
 8010c1e:	f7ef ff8d 	bl	8000b3c <__aeabi_dcmplt>
 8010c22:	b110      	cbz	r0, 8010c2a <_printf_float+0x86>
 8010c24:	232d      	movs	r3, #45	@ 0x2d
 8010c26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010c2a:	4a91      	ldr	r2, [pc, #580]	@ (8010e70 <_printf_float+0x2cc>)
 8010c2c:	4b91      	ldr	r3, [pc, #580]	@ (8010e74 <_printf_float+0x2d0>)
 8010c2e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8010c32:	bf8c      	ite	hi
 8010c34:	4690      	movhi	r8, r2
 8010c36:	4698      	movls	r8, r3
 8010c38:	2303      	movs	r3, #3
 8010c3a:	6123      	str	r3, [r4, #16]
 8010c3c:	f02b 0304 	bic.w	r3, fp, #4
 8010c40:	6023      	str	r3, [r4, #0]
 8010c42:	f04f 0900 	mov.w	r9, #0
 8010c46:	9700      	str	r7, [sp, #0]
 8010c48:	4633      	mov	r3, r6
 8010c4a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8010c4c:	4621      	mov	r1, r4
 8010c4e:	4628      	mov	r0, r5
 8010c50:	f000 f9d2 	bl	8010ff8 <_printf_common>
 8010c54:	3001      	adds	r0, #1
 8010c56:	f040 808d 	bne.w	8010d74 <_printf_float+0x1d0>
 8010c5a:	f04f 30ff 	mov.w	r0, #4294967295
 8010c5e:	b00d      	add	sp, #52	@ 0x34
 8010c60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c64:	4642      	mov	r2, r8
 8010c66:	464b      	mov	r3, r9
 8010c68:	4640      	mov	r0, r8
 8010c6a:	4649      	mov	r1, r9
 8010c6c:	f7ef ff8e 	bl	8000b8c <__aeabi_dcmpun>
 8010c70:	b140      	cbz	r0, 8010c84 <_printf_float+0xe0>
 8010c72:	464b      	mov	r3, r9
 8010c74:	2b00      	cmp	r3, #0
 8010c76:	bfbc      	itt	lt
 8010c78:	232d      	movlt	r3, #45	@ 0x2d
 8010c7a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8010c7e:	4a7e      	ldr	r2, [pc, #504]	@ (8010e78 <_printf_float+0x2d4>)
 8010c80:	4b7e      	ldr	r3, [pc, #504]	@ (8010e7c <_printf_float+0x2d8>)
 8010c82:	e7d4      	b.n	8010c2e <_printf_float+0x8a>
 8010c84:	6863      	ldr	r3, [r4, #4]
 8010c86:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8010c8a:	9206      	str	r2, [sp, #24]
 8010c8c:	1c5a      	adds	r2, r3, #1
 8010c8e:	d13b      	bne.n	8010d08 <_printf_float+0x164>
 8010c90:	2306      	movs	r3, #6
 8010c92:	6063      	str	r3, [r4, #4]
 8010c94:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8010c98:	2300      	movs	r3, #0
 8010c9a:	6022      	str	r2, [r4, #0]
 8010c9c:	9303      	str	r3, [sp, #12]
 8010c9e:	ab0a      	add	r3, sp, #40	@ 0x28
 8010ca0:	e9cd a301 	strd	sl, r3, [sp, #4]
 8010ca4:	ab09      	add	r3, sp, #36	@ 0x24
 8010ca6:	9300      	str	r3, [sp, #0]
 8010ca8:	6861      	ldr	r1, [r4, #4]
 8010caa:	ec49 8b10 	vmov	d0, r8, r9
 8010cae:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8010cb2:	4628      	mov	r0, r5
 8010cb4:	f7ff fed6 	bl	8010a64 <__cvt>
 8010cb8:	9b06      	ldr	r3, [sp, #24]
 8010cba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010cbc:	2b47      	cmp	r3, #71	@ 0x47
 8010cbe:	4680      	mov	r8, r0
 8010cc0:	d129      	bne.n	8010d16 <_printf_float+0x172>
 8010cc2:	1cc8      	adds	r0, r1, #3
 8010cc4:	db02      	blt.n	8010ccc <_printf_float+0x128>
 8010cc6:	6863      	ldr	r3, [r4, #4]
 8010cc8:	4299      	cmp	r1, r3
 8010cca:	dd41      	ble.n	8010d50 <_printf_float+0x1ac>
 8010ccc:	f1aa 0a02 	sub.w	sl, sl, #2
 8010cd0:	fa5f fa8a 	uxtb.w	sl, sl
 8010cd4:	3901      	subs	r1, #1
 8010cd6:	4652      	mov	r2, sl
 8010cd8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8010cdc:	9109      	str	r1, [sp, #36]	@ 0x24
 8010cde:	f7ff ff26 	bl	8010b2e <__exponent>
 8010ce2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010ce4:	1813      	adds	r3, r2, r0
 8010ce6:	2a01      	cmp	r2, #1
 8010ce8:	4681      	mov	r9, r0
 8010cea:	6123      	str	r3, [r4, #16]
 8010cec:	dc02      	bgt.n	8010cf4 <_printf_float+0x150>
 8010cee:	6822      	ldr	r2, [r4, #0]
 8010cf0:	07d2      	lsls	r2, r2, #31
 8010cf2:	d501      	bpl.n	8010cf8 <_printf_float+0x154>
 8010cf4:	3301      	adds	r3, #1
 8010cf6:	6123      	str	r3, [r4, #16]
 8010cf8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8010cfc:	2b00      	cmp	r3, #0
 8010cfe:	d0a2      	beq.n	8010c46 <_printf_float+0xa2>
 8010d00:	232d      	movs	r3, #45	@ 0x2d
 8010d02:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010d06:	e79e      	b.n	8010c46 <_printf_float+0xa2>
 8010d08:	9a06      	ldr	r2, [sp, #24]
 8010d0a:	2a47      	cmp	r2, #71	@ 0x47
 8010d0c:	d1c2      	bne.n	8010c94 <_printf_float+0xf0>
 8010d0e:	2b00      	cmp	r3, #0
 8010d10:	d1c0      	bne.n	8010c94 <_printf_float+0xf0>
 8010d12:	2301      	movs	r3, #1
 8010d14:	e7bd      	b.n	8010c92 <_printf_float+0xee>
 8010d16:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8010d1a:	d9db      	bls.n	8010cd4 <_printf_float+0x130>
 8010d1c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8010d20:	d118      	bne.n	8010d54 <_printf_float+0x1b0>
 8010d22:	2900      	cmp	r1, #0
 8010d24:	6863      	ldr	r3, [r4, #4]
 8010d26:	dd0b      	ble.n	8010d40 <_printf_float+0x19c>
 8010d28:	6121      	str	r1, [r4, #16]
 8010d2a:	b913      	cbnz	r3, 8010d32 <_printf_float+0x18e>
 8010d2c:	6822      	ldr	r2, [r4, #0]
 8010d2e:	07d0      	lsls	r0, r2, #31
 8010d30:	d502      	bpl.n	8010d38 <_printf_float+0x194>
 8010d32:	3301      	adds	r3, #1
 8010d34:	440b      	add	r3, r1
 8010d36:	6123      	str	r3, [r4, #16]
 8010d38:	65a1      	str	r1, [r4, #88]	@ 0x58
 8010d3a:	f04f 0900 	mov.w	r9, #0
 8010d3e:	e7db      	b.n	8010cf8 <_printf_float+0x154>
 8010d40:	b913      	cbnz	r3, 8010d48 <_printf_float+0x1a4>
 8010d42:	6822      	ldr	r2, [r4, #0]
 8010d44:	07d2      	lsls	r2, r2, #31
 8010d46:	d501      	bpl.n	8010d4c <_printf_float+0x1a8>
 8010d48:	3302      	adds	r3, #2
 8010d4a:	e7f4      	b.n	8010d36 <_printf_float+0x192>
 8010d4c:	2301      	movs	r3, #1
 8010d4e:	e7f2      	b.n	8010d36 <_printf_float+0x192>
 8010d50:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8010d54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010d56:	4299      	cmp	r1, r3
 8010d58:	db05      	blt.n	8010d66 <_printf_float+0x1c2>
 8010d5a:	6823      	ldr	r3, [r4, #0]
 8010d5c:	6121      	str	r1, [r4, #16]
 8010d5e:	07d8      	lsls	r0, r3, #31
 8010d60:	d5ea      	bpl.n	8010d38 <_printf_float+0x194>
 8010d62:	1c4b      	adds	r3, r1, #1
 8010d64:	e7e7      	b.n	8010d36 <_printf_float+0x192>
 8010d66:	2900      	cmp	r1, #0
 8010d68:	bfd4      	ite	le
 8010d6a:	f1c1 0202 	rsble	r2, r1, #2
 8010d6e:	2201      	movgt	r2, #1
 8010d70:	4413      	add	r3, r2
 8010d72:	e7e0      	b.n	8010d36 <_printf_float+0x192>
 8010d74:	6823      	ldr	r3, [r4, #0]
 8010d76:	055a      	lsls	r2, r3, #21
 8010d78:	d407      	bmi.n	8010d8a <_printf_float+0x1e6>
 8010d7a:	6923      	ldr	r3, [r4, #16]
 8010d7c:	4642      	mov	r2, r8
 8010d7e:	4631      	mov	r1, r6
 8010d80:	4628      	mov	r0, r5
 8010d82:	47b8      	blx	r7
 8010d84:	3001      	adds	r0, #1
 8010d86:	d12b      	bne.n	8010de0 <_printf_float+0x23c>
 8010d88:	e767      	b.n	8010c5a <_printf_float+0xb6>
 8010d8a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8010d8e:	f240 80dd 	bls.w	8010f4c <_printf_float+0x3a8>
 8010d92:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010d96:	2200      	movs	r2, #0
 8010d98:	2300      	movs	r3, #0
 8010d9a:	f7ef fec5 	bl	8000b28 <__aeabi_dcmpeq>
 8010d9e:	2800      	cmp	r0, #0
 8010da0:	d033      	beq.n	8010e0a <_printf_float+0x266>
 8010da2:	4a37      	ldr	r2, [pc, #220]	@ (8010e80 <_printf_float+0x2dc>)
 8010da4:	2301      	movs	r3, #1
 8010da6:	4631      	mov	r1, r6
 8010da8:	4628      	mov	r0, r5
 8010daa:	47b8      	blx	r7
 8010dac:	3001      	adds	r0, #1
 8010dae:	f43f af54 	beq.w	8010c5a <_printf_float+0xb6>
 8010db2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8010db6:	4543      	cmp	r3, r8
 8010db8:	db02      	blt.n	8010dc0 <_printf_float+0x21c>
 8010dba:	6823      	ldr	r3, [r4, #0]
 8010dbc:	07d8      	lsls	r0, r3, #31
 8010dbe:	d50f      	bpl.n	8010de0 <_printf_float+0x23c>
 8010dc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010dc4:	4631      	mov	r1, r6
 8010dc6:	4628      	mov	r0, r5
 8010dc8:	47b8      	blx	r7
 8010dca:	3001      	adds	r0, #1
 8010dcc:	f43f af45 	beq.w	8010c5a <_printf_float+0xb6>
 8010dd0:	f04f 0900 	mov.w	r9, #0
 8010dd4:	f108 38ff 	add.w	r8, r8, #4294967295
 8010dd8:	f104 0a1a 	add.w	sl, r4, #26
 8010ddc:	45c8      	cmp	r8, r9
 8010dde:	dc09      	bgt.n	8010df4 <_printf_float+0x250>
 8010de0:	6823      	ldr	r3, [r4, #0]
 8010de2:	079b      	lsls	r3, r3, #30
 8010de4:	f100 8103 	bmi.w	8010fee <_printf_float+0x44a>
 8010de8:	68e0      	ldr	r0, [r4, #12]
 8010dea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010dec:	4298      	cmp	r0, r3
 8010dee:	bfb8      	it	lt
 8010df0:	4618      	movlt	r0, r3
 8010df2:	e734      	b.n	8010c5e <_printf_float+0xba>
 8010df4:	2301      	movs	r3, #1
 8010df6:	4652      	mov	r2, sl
 8010df8:	4631      	mov	r1, r6
 8010dfa:	4628      	mov	r0, r5
 8010dfc:	47b8      	blx	r7
 8010dfe:	3001      	adds	r0, #1
 8010e00:	f43f af2b 	beq.w	8010c5a <_printf_float+0xb6>
 8010e04:	f109 0901 	add.w	r9, r9, #1
 8010e08:	e7e8      	b.n	8010ddc <_printf_float+0x238>
 8010e0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010e0c:	2b00      	cmp	r3, #0
 8010e0e:	dc39      	bgt.n	8010e84 <_printf_float+0x2e0>
 8010e10:	4a1b      	ldr	r2, [pc, #108]	@ (8010e80 <_printf_float+0x2dc>)
 8010e12:	2301      	movs	r3, #1
 8010e14:	4631      	mov	r1, r6
 8010e16:	4628      	mov	r0, r5
 8010e18:	47b8      	blx	r7
 8010e1a:	3001      	adds	r0, #1
 8010e1c:	f43f af1d 	beq.w	8010c5a <_printf_float+0xb6>
 8010e20:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8010e24:	ea59 0303 	orrs.w	r3, r9, r3
 8010e28:	d102      	bne.n	8010e30 <_printf_float+0x28c>
 8010e2a:	6823      	ldr	r3, [r4, #0]
 8010e2c:	07d9      	lsls	r1, r3, #31
 8010e2e:	d5d7      	bpl.n	8010de0 <_printf_float+0x23c>
 8010e30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010e34:	4631      	mov	r1, r6
 8010e36:	4628      	mov	r0, r5
 8010e38:	47b8      	blx	r7
 8010e3a:	3001      	adds	r0, #1
 8010e3c:	f43f af0d 	beq.w	8010c5a <_printf_float+0xb6>
 8010e40:	f04f 0a00 	mov.w	sl, #0
 8010e44:	f104 0b1a 	add.w	fp, r4, #26
 8010e48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010e4a:	425b      	negs	r3, r3
 8010e4c:	4553      	cmp	r3, sl
 8010e4e:	dc01      	bgt.n	8010e54 <_printf_float+0x2b0>
 8010e50:	464b      	mov	r3, r9
 8010e52:	e793      	b.n	8010d7c <_printf_float+0x1d8>
 8010e54:	2301      	movs	r3, #1
 8010e56:	465a      	mov	r2, fp
 8010e58:	4631      	mov	r1, r6
 8010e5a:	4628      	mov	r0, r5
 8010e5c:	47b8      	blx	r7
 8010e5e:	3001      	adds	r0, #1
 8010e60:	f43f aefb 	beq.w	8010c5a <_printf_float+0xb6>
 8010e64:	f10a 0a01 	add.w	sl, sl, #1
 8010e68:	e7ee      	b.n	8010e48 <_printf_float+0x2a4>
 8010e6a:	bf00      	nop
 8010e6c:	7fefffff 	.word	0x7fefffff
 8010e70:	08015e86 	.word	0x08015e86
 8010e74:	08015e82 	.word	0x08015e82
 8010e78:	08015e8e 	.word	0x08015e8e
 8010e7c:	08015e8a 	.word	0x08015e8a
 8010e80:	08015e92 	.word	0x08015e92
 8010e84:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010e86:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010e8a:	4553      	cmp	r3, sl
 8010e8c:	bfa8      	it	ge
 8010e8e:	4653      	movge	r3, sl
 8010e90:	2b00      	cmp	r3, #0
 8010e92:	4699      	mov	r9, r3
 8010e94:	dc36      	bgt.n	8010f04 <_printf_float+0x360>
 8010e96:	f04f 0b00 	mov.w	fp, #0
 8010e9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010e9e:	f104 021a 	add.w	r2, r4, #26
 8010ea2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010ea4:	9306      	str	r3, [sp, #24]
 8010ea6:	eba3 0309 	sub.w	r3, r3, r9
 8010eaa:	455b      	cmp	r3, fp
 8010eac:	dc31      	bgt.n	8010f12 <_printf_float+0x36e>
 8010eae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010eb0:	459a      	cmp	sl, r3
 8010eb2:	dc3a      	bgt.n	8010f2a <_printf_float+0x386>
 8010eb4:	6823      	ldr	r3, [r4, #0]
 8010eb6:	07da      	lsls	r2, r3, #31
 8010eb8:	d437      	bmi.n	8010f2a <_printf_float+0x386>
 8010eba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010ebc:	ebaa 0903 	sub.w	r9, sl, r3
 8010ec0:	9b06      	ldr	r3, [sp, #24]
 8010ec2:	ebaa 0303 	sub.w	r3, sl, r3
 8010ec6:	4599      	cmp	r9, r3
 8010ec8:	bfa8      	it	ge
 8010eca:	4699      	movge	r9, r3
 8010ecc:	f1b9 0f00 	cmp.w	r9, #0
 8010ed0:	dc33      	bgt.n	8010f3a <_printf_float+0x396>
 8010ed2:	f04f 0800 	mov.w	r8, #0
 8010ed6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010eda:	f104 0b1a 	add.w	fp, r4, #26
 8010ede:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010ee0:	ebaa 0303 	sub.w	r3, sl, r3
 8010ee4:	eba3 0309 	sub.w	r3, r3, r9
 8010ee8:	4543      	cmp	r3, r8
 8010eea:	f77f af79 	ble.w	8010de0 <_printf_float+0x23c>
 8010eee:	2301      	movs	r3, #1
 8010ef0:	465a      	mov	r2, fp
 8010ef2:	4631      	mov	r1, r6
 8010ef4:	4628      	mov	r0, r5
 8010ef6:	47b8      	blx	r7
 8010ef8:	3001      	adds	r0, #1
 8010efa:	f43f aeae 	beq.w	8010c5a <_printf_float+0xb6>
 8010efe:	f108 0801 	add.w	r8, r8, #1
 8010f02:	e7ec      	b.n	8010ede <_printf_float+0x33a>
 8010f04:	4642      	mov	r2, r8
 8010f06:	4631      	mov	r1, r6
 8010f08:	4628      	mov	r0, r5
 8010f0a:	47b8      	blx	r7
 8010f0c:	3001      	adds	r0, #1
 8010f0e:	d1c2      	bne.n	8010e96 <_printf_float+0x2f2>
 8010f10:	e6a3      	b.n	8010c5a <_printf_float+0xb6>
 8010f12:	2301      	movs	r3, #1
 8010f14:	4631      	mov	r1, r6
 8010f16:	4628      	mov	r0, r5
 8010f18:	9206      	str	r2, [sp, #24]
 8010f1a:	47b8      	blx	r7
 8010f1c:	3001      	adds	r0, #1
 8010f1e:	f43f ae9c 	beq.w	8010c5a <_printf_float+0xb6>
 8010f22:	9a06      	ldr	r2, [sp, #24]
 8010f24:	f10b 0b01 	add.w	fp, fp, #1
 8010f28:	e7bb      	b.n	8010ea2 <_printf_float+0x2fe>
 8010f2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010f2e:	4631      	mov	r1, r6
 8010f30:	4628      	mov	r0, r5
 8010f32:	47b8      	blx	r7
 8010f34:	3001      	adds	r0, #1
 8010f36:	d1c0      	bne.n	8010eba <_printf_float+0x316>
 8010f38:	e68f      	b.n	8010c5a <_printf_float+0xb6>
 8010f3a:	9a06      	ldr	r2, [sp, #24]
 8010f3c:	464b      	mov	r3, r9
 8010f3e:	4442      	add	r2, r8
 8010f40:	4631      	mov	r1, r6
 8010f42:	4628      	mov	r0, r5
 8010f44:	47b8      	blx	r7
 8010f46:	3001      	adds	r0, #1
 8010f48:	d1c3      	bne.n	8010ed2 <_printf_float+0x32e>
 8010f4a:	e686      	b.n	8010c5a <_printf_float+0xb6>
 8010f4c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010f50:	f1ba 0f01 	cmp.w	sl, #1
 8010f54:	dc01      	bgt.n	8010f5a <_printf_float+0x3b6>
 8010f56:	07db      	lsls	r3, r3, #31
 8010f58:	d536      	bpl.n	8010fc8 <_printf_float+0x424>
 8010f5a:	2301      	movs	r3, #1
 8010f5c:	4642      	mov	r2, r8
 8010f5e:	4631      	mov	r1, r6
 8010f60:	4628      	mov	r0, r5
 8010f62:	47b8      	blx	r7
 8010f64:	3001      	adds	r0, #1
 8010f66:	f43f ae78 	beq.w	8010c5a <_printf_float+0xb6>
 8010f6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010f6e:	4631      	mov	r1, r6
 8010f70:	4628      	mov	r0, r5
 8010f72:	47b8      	blx	r7
 8010f74:	3001      	adds	r0, #1
 8010f76:	f43f ae70 	beq.w	8010c5a <_printf_float+0xb6>
 8010f7a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010f7e:	2200      	movs	r2, #0
 8010f80:	2300      	movs	r3, #0
 8010f82:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010f86:	f7ef fdcf 	bl	8000b28 <__aeabi_dcmpeq>
 8010f8a:	b9c0      	cbnz	r0, 8010fbe <_printf_float+0x41a>
 8010f8c:	4653      	mov	r3, sl
 8010f8e:	f108 0201 	add.w	r2, r8, #1
 8010f92:	4631      	mov	r1, r6
 8010f94:	4628      	mov	r0, r5
 8010f96:	47b8      	blx	r7
 8010f98:	3001      	adds	r0, #1
 8010f9a:	d10c      	bne.n	8010fb6 <_printf_float+0x412>
 8010f9c:	e65d      	b.n	8010c5a <_printf_float+0xb6>
 8010f9e:	2301      	movs	r3, #1
 8010fa0:	465a      	mov	r2, fp
 8010fa2:	4631      	mov	r1, r6
 8010fa4:	4628      	mov	r0, r5
 8010fa6:	47b8      	blx	r7
 8010fa8:	3001      	adds	r0, #1
 8010faa:	f43f ae56 	beq.w	8010c5a <_printf_float+0xb6>
 8010fae:	f108 0801 	add.w	r8, r8, #1
 8010fb2:	45d0      	cmp	r8, sl
 8010fb4:	dbf3      	blt.n	8010f9e <_printf_float+0x3fa>
 8010fb6:	464b      	mov	r3, r9
 8010fb8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8010fbc:	e6df      	b.n	8010d7e <_printf_float+0x1da>
 8010fbe:	f04f 0800 	mov.w	r8, #0
 8010fc2:	f104 0b1a 	add.w	fp, r4, #26
 8010fc6:	e7f4      	b.n	8010fb2 <_printf_float+0x40e>
 8010fc8:	2301      	movs	r3, #1
 8010fca:	4642      	mov	r2, r8
 8010fcc:	e7e1      	b.n	8010f92 <_printf_float+0x3ee>
 8010fce:	2301      	movs	r3, #1
 8010fd0:	464a      	mov	r2, r9
 8010fd2:	4631      	mov	r1, r6
 8010fd4:	4628      	mov	r0, r5
 8010fd6:	47b8      	blx	r7
 8010fd8:	3001      	adds	r0, #1
 8010fda:	f43f ae3e 	beq.w	8010c5a <_printf_float+0xb6>
 8010fde:	f108 0801 	add.w	r8, r8, #1
 8010fe2:	68e3      	ldr	r3, [r4, #12]
 8010fe4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010fe6:	1a5b      	subs	r3, r3, r1
 8010fe8:	4543      	cmp	r3, r8
 8010fea:	dcf0      	bgt.n	8010fce <_printf_float+0x42a>
 8010fec:	e6fc      	b.n	8010de8 <_printf_float+0x244>
 8010fee:	f04f 0800 	mov.w	r8, #0
 8010ff2:	f104 0919 	add.w	r9, r4, #25
 8010ff6:	e7f4      	b.n	8010fe2 <_printf_float+0x43e>

08010ff8 <_printf_common>:
 8010ff8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010ffc:	4616      	mov	r6, r2
 8010ffe:	4698      	mov	r8, r3
 8011000:	688a      	ldr	r2, [r1, #8]
 8011002:	690b      	ldr	r3, [r1, #16]
 8011004:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011008:	4293      	cmp	r3, r2
 801100a:	bfb8      	it	lt
 801100c:	4613      	movlt	r3, r2
 801100e:	6033      	str	r3, [r6, #0]
 8011010:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011014:	4607      	mov	r7, r0
 8011016:	460c      	mov	r4, r1
 8011018:	b10a      	cbz	r2, 801101e <_printf_common+0x26>
 801101a:	3301      	adds	r3, #1
 801101c:	6033      	str	r3, [r6, #0]
 801101e:	6823      	ldr	r3, [r4, #0]
 8011020:	0699      	lsls	r1, r3, #26
 8011022:	bf42      	ittt	mi
 8011024:	6833      	ldrmi	r3, [r6, #0]
 8011026:	3302      	addmi	r3, #2
 8011028:	6033      	strmi	r3, [r6, #0]
 801102a:	6825      	ldr	r5, [r4, #0]
 801102c:	f015 0506 	ands.w	r5, r5, #6
 8011030:	d106      	bne.n	8011040 <_printf_common+0x48>
 8011032:	f104 0a19 	add.w	sl, r4, #25
 8011036:	68e3      	ldr	r3, [r4, #12]
 8011038:	6832      	ldr	r2, [r6, #0]
 801103a:	1a9b      	subs	r3, r3, r2
 801103c:	42ab      	cmp	r3, r5
 801103e:	dc26      	bgt.n	801108e <_printf_common+0x96>
 8011040:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011044:	6822      	ldr	r2, [r4, #0]
 8011046:	3b00      	subs	r3, #0
 8011048:	bf18      	it	ne
 801104a:	2301      	movne	r3, #1
 801104c:	0692      	lsls	r2, r2, #26
 801104e:	d42b      	bmi.n	80110a8 <_printf_common+0xb0>
 8011050:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011054:	4641      	mov	r1, r8
 8011056:	4638      	mov	r0, r7
 8011058:	47c8      	blx	r9
 801105a:	3001      	adds	r0, #1
 801105c:	d01e      	beq.n	801109c <_printf_common+0xa4>
 801105e:	6823      	ldr	r3, [r4, #0]
 8011060:	6922      	ldr	r2, [r4, #16]
 8011062:	f003 0306 	and.w	r3, r3, #6
 8011066:	2b04      	cmp	r3, #4
 8011068:	bf02      	ittt	eq
 801106a:	68e5      	ldreq	r5, [r4, #12]
 801106c:	6833      	ldreq	r3, [r6, #0]
 801106e:	1aed      	subeq	r5, r5, r3
 8011070:	68a3      	ldr	r3, [r4, #8]
 8011072:	bf0c      	ite	eq
 8011074:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011078:	2500      	movne	r5, #0
 801107a:	4293      	cmp	r3, r2
 801107c:	bfc4      	itt	gt
 801107e:	1a9b      	subgt	r3, r3, r2
 8011080:	18ed      	addgt	r5, r5, r3
 8011082:	2600      	movs	r6, #0
 8011084:	341a      	adds	r4, #26
 8011086:	42b5      	cmp	r5, r6
 8011088:	d11a      	bne.n	80110c0 <_printf_common+0xc8>
 801108a:	2000      	movs	r0, #0
 801108c:	e008      	b.n	80110a0 <_printf_common+0xa8>
 801108e:	2301      	movs	r3, #1
 8011090:	4652      	mov	r2, sl
 8011092:	4641      	mov	r1, r8
 8011094:	4638      	mov	r0, r7
 8011096:	47c8      	blx	r9
 8011098:	3001      	adds	r0, #1
 801109a:	d103      	bne.n	80110a4 <_printf_common+0xac>
 801109c:	f04f 30ff 	mov.w	r0, #4294967295
 80110a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80110a4:	3501      	adds	r5, #1
 80110a6:	e7c6      	b.n	8011036 <_printf_common+0x3e>
 80110a8:	18e1      	adds	r1, r4, r3
 80110aa:	1c5a      	adds	r2, r3, #1
 80110ac:	2030      	movs	r0, #48	@ 0x30
 80110ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80110b2:	4422      	add	r2, r4
 80110b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80110b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80110bc:	3302      	adds	r3, #2
 80110be:	e7c7      	b.n	8011050 <_printf_common+0x58>
 80110c0:	2301      	movs	r3, #1
 80110c2:	4622      	mov	r2, r4
 80110c4:	4641      	mov	r1, r8
 80110c6:	4638      	mov	r0, r7
 80110c8:	47c8      	blx	r9
 80110ca:	3001      	adds	r0, #1
 80110cc:	d0e6      	beq.n	801109c <_printf_common+0xa4>
 80110ce:	3601      	adds	r6, #1
 80110d0:	e7d9      	b.n	8011086 <_printf_common+0x8e>
	...

080110d4 <_printf_i>:
 80110d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80110d8:	7e0f      	ldrb	r7, [r1, #24]
 80110da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80110dc:	2f78      	cmp	r7, #120	@ 0x78
 80110de:	4691      	mov	r9, r2
 80110e0:	4680      	mov	r8, r0
 80110e2:	460c      	mov	r4, r1
 80110e4:	469a      	mov	sl, r3
 80110e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80110ea:	d807      	bhi.n	80110fc <_printf_i+0x28>
 80110ec:	2f62      	cmp	r7, #98	@ 0x62
 80110ee:	d80a      	bhi.n	8011106 <_printf_i+0x32>
 80110f0:	2f00      	cmp	r7, #0
 80110f2:	f000 80d1 	beq.w	8011298 <_printf_i+0x1c4>
 80110f6:	2f58      	cmp	r7, #88	@ 0x58
 80110f8:	f000 80b8 	beq.w	801126c <_printf_i+0x198>
 80110fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011100:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011104:	e03a      	b.n	801117c <_printf_i+0xa8>
 8011106:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801110a:	2b15      	cmp	r3, #21
 801110c:	d8f6      	bhi.n	80110fc <_printf_i+0x28>
 801110e:	a101      	add	r1, pc, #4	@ (adr r1, 8011114 <_printf_i+0x40>)
 8011110:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011114:	0801116d 	.word	0x0801116d
 8011118:	08011181 	.word	0x08011181
 801111c:	080110fd 	.word	0x080110fd
 8011120:	080110fd 	.word	0x080110fd
 8011124:	080110fd 	.word	0x080110fd
 8011128:	080110fd 	.word	0x080110fd
 801112c:	08011181 	.word	0x08011181
 8011130:	080110fd 	.word	0x080110fd
 8011134:	080110fd 	.word	0x080110fd
 8011138:	080110fd 	.word	0x080110fd
 801113c:	080110fd 	.word	0x080110fd
 8011140:	0801127f 	.word	0x0801127f
 8011144:	080111ab 	.word	0x080111ab
 8011148:	08011239 	.word	0x08011239
 801114c:	080110fd 	.word	0x080110fd
 8011150:	080110fd 	.word	0x080110fd
 8011154:	080112a1 	.word	0x080112a1
 8011158:	080110fd 	.word	0x080110fd
 801115c:	080111ab 	.word	0x080111ab
 8011160:	080110fd 	.word	0x080110fd
 8011164:	080110fd 	.word	0x080110fd
 8011168:	08011241 	.word	0x08011241
 801116c:	6833      	ldr	r3, [r6, #0]
 801116e:	1d1a      	adds	r2, r3, #4
 8011170:	681b      	ldr	r3, [r3, #0]
 8011172:	6032      	str	r2, [r6, #0]
 8011174:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011178:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801117c:	2301      	movs	r3, #1
 801117e:	e09c      	b.n	80112ba <_printf_i+0x1e6>
 8011180:	6833      	ldr	r3, [r6, #0]
 8011182:	6820      	ldr	r0, [r4, #0]
 8011184:	1d19      	adds	r1, r3, #4
 8011186:	6031      	str	r1, [r6, #0]
 8011188:	0606      	lsls	r6, r0, #24
 801118a:	d501      	bpl.n	8011190 <_printf_i+0xbc>
 801118c:	681d      	ldr	r5, [r3, #0]
 801118e:	e003      	b.n	8011198 <_printf_i+0xc4>
 8011190:	0645      	lsls	r5, r0, #25
 8011192:	d5fb      	bpl.n	801118c <_printf_i+0xb8>
 8011194:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011198:	2d00      	cmp	r5, #0
 801119a:	da03      	bge.n	80111a4 <_printf_i+0xd0>
 801119c:	232d      	movs	r3, #45	@ 0x2d
 801119e:	426d      	negs	r5, r5
 80111a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80111a4:	4858      	ldr	r0, [pc, #352]	@ (8011308 <_printf_i+0x234>)
 80111a6:	230a      	movs	r3, #10
 80111a8:	e011      	b.n	80111ce <_printf_i+0xfa>
 80111aa:	6821      	ldr	r1, [r4, #0]
 80111ac:	6833      	ldr	r3, [r6, #0]
 80111ae:	0608      	lsls	r0, r1, #24
 80111b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80111b4:	d402      	bmi.n	80111bc <_printf_i+0xe8>
 80111b6:	0649      	lsls	r1, r1, #25
 80111b8:	bf48      	it	mi
 80111ba:	b2ad      	uxthmi	r5, r5
 80111bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80111be:	4852      	ldr	r0, [pc, #328]	@ (8011308 <_printf_i+0x234>)
 80111c0:	6033      	str	r3, [r6, #0]
 80111c2:	bf14      	ite	ne
 80111c4:	230a      	movne	r3, #10
 80111c6:	2308      	moveq	r3, #8
 80111c8:	2100      	movs	r1, #0
 80111ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80111ce:	6866      	ldr	r6, [r4, #4]
 80111d0:	60a6      	str	r6, [r4, #8]
 80111d2:	2e00      	cmp	r6, #0
 80111d4:	db05      	blt.n	80111e2 <_printf_i+0x10e>
 80111d6:	6821      	ldr	r1, [r4, #0]
 80111d8:	432e      	orrs	r6, r5
 80111da:	f021 0104 	bic.w	r1, r1, #4
 80111de:	6021      	str	r1, [r4, #0]
 80111e0:	d04b      	beq.n	801127a <_printf_i+0x1a6>
 80111e2:	4616      	mov	r6, r2
 80111e4:	fbb5 f1f3 	udiv	r1, r5, r3
 80111e8:	fb03 5711 	mls	r7, r3, r1, r5
 80111ec:	5dc7      	ldrb	r7, [r0, r7]
 80111ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80111f2:	462f      	mov	r7, r5
 80111f4:	42bb      	cmp	r3, r7
 80111f6:	460d      	mov	r5, r1
 80111f8:	d9f4      	bls.n	80111e4 <_printf_i+0x110>
 80111fa:	2b08      	cmp	r3, #8
 80111fc:	d10b      	bne.n	8011216 <_printf_i+0x142>
 80111fe:	6823      	ldr	r3, [r4, #0]
 8011200:	07df      	lsls	r7, r3, #31
 8011202:	d508      	bpl.n	8011216 <_printf_i+0x142>
 8011204:	6923      	ldr	r3, [r4, #16]
 8011206:	6861      	ldr	r1, [r4, #4]
 8011208:	4299      	cmp	r1, r3
 801120a:	bfde      	ittt	le
 801120c:	2330      	movle	r3, #48	@ 0x30
 801120e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011212:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011216:	1b92      	subs	r2, r2, r6
 8011218:	6122      	str	r2, [r4, #16]
 801121a:	f8cd a000 	str.w	sl, [sp]
 801121e:	464b      	mov	r3, r9
 8011220:	aa03      	add	r2, sp, #12
 8011222:	4621      	mov	r1, r4
 8011224:	4640      	mov	r0, r8
 8011226:	f7ff fee7 	bl	8010ff8 <_printf_common>
 801122a:	3001      	adds	r0, #1
 801122c:	d14a      	bne.n	80112c4 <_printf_i+0x1f0>
 801122e:	f04f 30ff 	mov.w	r0, #4294967295
 8011232:	b004      	add	sp, #16
 8011234:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011238:	6823      	ldr	r3, [r4, #0]
 801123a:	f043 0320 	orr.w	r3, r3, #32
 801123e:	6023      	str	r3, [r4, #0]
 8011240:	4832      	ldr	r0, [pc, #200]	@ (801130c <_printf_i+0x238>)
 8011242:	2778      	movs	r7, #120	@ 0x78
 8011244:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011248:	6823      	ldr	r3, [r4, #0]
 801124a:	6831      	ldr	r1, [r6, #0]
 801124c:	061f      	lsls	r7, r3, #24
 801124e:	f851 5b04 	ldr.w	r5, [r1], #4
 8011252:	d402      	bmi.n	801125a <_printf_i+0x186>
 8011254:	065f      	lsls	r7, r3, #25
 8011256:	bf48      	it	mi
 8011258:	b2ad      	uxthmi	r5, r5
 801125a:	6031      	str	r1, [r6, #0]
 801125c:	07d9      	lsls	r1, r3, #31
 801125e:	bf44      	itt	mi
 8011260:	f043 0320 	orrmi.w	r3, r3, #32
 8011264:	6023      	strmi	r3, [r4, #0]
 8011266:	b11d      	cbz	r5, 8011270 <_printf_i+0x19c>
 8011268:	2310      	movs	r3, #16
 801126a:	e7ad      	b.n	80111c8 <_printf_i+0xf4>
 801126c:	4826      	ldr	r0, [pc, #152]	@ (8011308 <_printf_i+0x234>)
 801126e:	e7e9      	b.n	8011244 <_printf_i+0x170>
 8011270:	6823      	ldr	r3, [r4, #0]
 8011272:	f023 0320 	bic.w	r3, r3, #32
 8011276:	6023      	str	r3, [r4, #0]
 8011278:	e7f6      	b.n	8011268 <_printf_i+0x194>
 801127a:	4616      	mov	r6, r2
 801127c:	e7bd      	b.n	80111fa <_printf_i+0x126>
 801127e:	6833      	ldr	r3, [r6, #0]
 8011280:	6825      	ldr	r5, [r4, #0]
 8011282:	6961      	ldr	r1, [r4, #20]
 8011284:	1d18      	adds	r0, r3, #4
 8011286:	6030      	str	r0, [r6, #0]
 8011288:	062e      	lsls	r6, r5, #24
 801128a:	681b      	ldr	r3, [r3, #0]
 801128c:	d501      	bpl.n	8011292 <_printf_i+0x1be>
 801128e:	6019      	str	r1, [r3, #0]
 8011290:	e002      	b.n	8011298 <_printf_i+0x1c4>
 8011292:	0668      	lsls	r0, r5, #25
 8011294:	d5fb      	bpl.n	801128e <_printf_i+0x1ba>
 8011296:	8019      	strh	r1, [r3, #0]
 8011298:	2300      	movs	r3, #0
 801129a:	6123      	str	r3, [r4, #16]
 801129c:	4616      	mov	r6, r2
 801129e:	e7bc      	b.n	801121a <_printf_i+0x146>
 80112a0:	6833      	ldr	r3, [r6, #0]
 80112a2:	1d1a      	adds	r2, r3, #4
 80112a4:	6032      	str	r2, [r6, #0]
 80112a6:	681e      	ldr	r6, [r3, #0]
 80112a8:	6862      	ldr	r2, [r4, #4]
 80112aa:	2100      	movs	r1, #0
 80112ac:	4630      	mov	r0, r6
 80112ae:	f7ee ffbf 	bl	8000230 <memchr>
 80112b2:	b108      	cbz	r0, 80112b8 <_printf_i+0x1e4>
 80112b4:	1b80      	subs	r0, r0, r6
 80112b6:	6060      	str	r0, [r4, #4]
 80112b8:	6863      	ldr	r3, [r4, #4]
 80112ba:	6123      	str	r3, [r4, #16]
 80112bc:	2300      	movs	r3, #0
 80112be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80112c2:	e7aa      	b.n	801121a <_printf_i+0x146>
 80112c4:	6923      	ldr	r3, [r4, #16]
 80112c6:	4632      	mov	r2, r6
 80112c8:	4649      	mov	r1, r9
 80112ca:	4640      	mov	r0, r8
 80112cc:	47d0      	blx	sl
 80112ce:	3001      	adds	r0, #1
 80112d0:	d0ad      	beq.n	801122e <_printf_i+0x15a>
 80112d2:	6823      	ldr	r3, [r4, #0]
 80112d4:	079b      	lsls	r3, r3, #30
 80112d6:	d413      	bmi.n	8011300 <_printf_i+0x22c>
 80112d8:	68e0      	ldr	r0, [r4, #12]
 80112da:	9b03      	ldr	r3, [sp, #12]
 80112dc:	4298      	cmp	r0, r3
 80112de:	bfb8      	it	lt
 80112e0:	4618      	movlt	r0, r3
 80112e2:	e7a6      	b.n	8011232 <_printf_i+0x15e>
 80112e4:	2301      	movs	r3, #1
 80112e6:	4632      	mov	r2, r6
 80112e8:	4649      	mov	r1, r9
 80112ea:	4640      	mov	r0, r8
 80112ec:	47d0      	blx	sl
 80112ee:	3001      	adds	r0, #1
 80112f0:	d09d      	beq.n	801122e <_printf_i+0x15a>
 80112f2:	3501      	adds	r5, #1
 80112f4:	68e3      	ldr	r3, [r4, #12]
 80112f6:	9903      	ldr	r1, [sp, #12]
 80112f8:	1a5b      	subs	r3, r3, r1
 80112fa:	42ab      	cmp	r3, r5
 80112fc:	dcf2      	bgt.n	80112e4 <_printf_i+0x210>
 80112fe:	e7eb      	b.n	80112d8 <_printf_i+0x204>
 8011300:	2500      	movs	r5, #0
 8011302:	f104 0619 	add.w	r6, r4, #25
 8011306:	e7f5      	b.n	80112f4 <_printf_i+0x220>
 8011308:	08015e94 	.word	0x08015e94
 801130c:	08015ea5 	.word	0x08015ea5

08011310 <_scanf_float>:
 8011310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011314:	b087      	sub	sp, #28
 8011316:	4691      	mov	r9, r2
 8011318:	9303      	str	r3, [sp, #12]
 801131a:	688b      	ldr	r3, [r1, #8]
 801131c:	1e5a      	subs	r2, r3, #1
 801131e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8011322:	bf81      	itttt	hi
 8011324:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8011328:	eb03 0b05 	addhi.w	fp, r3, r5
 801132c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8011330:	608b      	strhi	r3, [r1, #8]
 8011332:	680b      	ldr	r3, [r1, #0]
 8011334:	460a      	mov	r2, r1
 8011336:	f04f 0500 	mov.w	r5, #0
 801133a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 801133e:	f842 3b1c 	str.w	r3, [r2], #28
 8011342:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8011346:	4680      	mov	r8, r0
 8011348:	460c      	mov	r4, r1
 801134a:	bf98      	it	ls
 801134c:	f04f 0b00 	movls.w	fp, #0
 8011350:	9201      	str	r2, [sp, #4]
 8011352:	4616      	mov	r6, r2
 8011354:	46aa      	mov	sl, r5
 8011356:	462f      	mov	r7, r5
 8011358:	9502      	str	r5, [sp, #8]
 801135a:	68a2      	ldr	r2, [r4, #8]
 801135c:	b15a      	cbz	r2, 8011376 <_scanf_float+0x66>
 801135e:	f8d9 3000 	ldr.w	r3, [r9]
 8011362:	781b      	ldrb	r3, [r3, #0]
 8011364:	2b4e      	cmp	r3, #78	@ 0x4e
 8011366:	d863      	bhi.n	8011430 <_scanf_float+0x120>
 8011368:	2b40      	cmp	r3, #64	@ 0x40
 801136a:	d83b      	bhi.n	80113e4 <_scanf_float+0xd4>
 801136c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8011370:	b2c8      	uxtb	r0, r1
 8011372:	280e      	cmp	r0, #14
 8011374:	d939      	bls.n	80113ea <_scanf_float+0xda>
 8011376:	b11f      	cbz	r7, 8011380 <_scanf_float+0x70>
 8011378:	6823      	ldr	r3, [r4, #0]
 801137a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801137e:	6023      	str	r3, [r4, #0]
 8011380:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011384:	f1ba 0f01 	cmp.w	sl, #1
 8011388:	f200 8114 	bhi.w	80115b4 <_scanf_float+0x2a4>
 801138c:	9b01      	ldr	r3, [sp, #4]
 801138e:	429e      	cmp	r6, r3
 8011390:	f200 8105 	bhi.w	801159e <_scanf_float+0x28e>
 8011394:	2001      	movs	r0, #1
 8011396:	b007      	add	sp, #28
 8011398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801139c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80113a0:	2a0d      	cmp	r2, #13
 80113a2:	d8e8      	bhi.n	8011376 <_scanf_float+0x66>
 80113a4:	a101      	add	r1, pc, #4	@ (adr r1, 80113ac <_scanf_float+0x9c>)
 80113a6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80113aa:	bf00      	nop
 80113ac:	080114f5 	.word	0x080114f5
 80113b0:	08011377 	.word	0x08011377
 80113b4:	08011377 	.word	0x08011377
 80113b8:	08011377 	.word	0x08011377
 80113bc:	08011551 	.word	0x08011551
 80113c0:	0801152b 	.word	0x0801152b
 80113c4:	08011377 	.word	0x08011377
 80113c8:	08011377 	.word	0x08011377
 80113cc:	08011503 	.word	0x08011503
 80113d0:	08011377 	.word	0x08011377
 80113d4:	08011377 	.word	0x08011377
 80113d8:	08011377 	.word	0x08011377
 80113dc:	08011377 	.word	0x08011377
 80113e0:	080114bf 	.word	0x080114bf
 80113e4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80113e8:	e7da      	b.n	80113a0 <_scanf_float+0x90>
 80113ea:	290e      	cmp	r1, #14
 80113ec:	d8c3      	bhi.n	8011376 <_scanf_float+0x66>
 80113ee:	a001      	add	r0, pc, #4	@ (adr r0, 80113f4 <_scanf_float+0xe4>)
 80113f0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80113f4:	080114af 	.word	0x080114af
 80113f8:	08011377 	.word	0x08011377
 80113fc:	080114af 	.word	0x080114af
 8011400:	0801153f 	.word	0x0801153f
 8011404:	08011377 	.word	0x08011377
 8011408:	08011451 	.word	0x08011451
 801140c:	08011495 	.word	0x08011495
 8011410:	08011495 	.word	0x08011495
 8011414:	08011495 	.word	0x08011495
 8011418:	08011495 	.word	0x08011495
 801141c:	08011495 	.word	0x08011495
 8011420:	08011495 	.word	0x08011495
 8011424:	08011495 	.word	0x08011495
 8011428:	08011495 	.word	0x08011495
 801142c:	08011495 	.word	0x08011495
 8011430:	2b6e      	cmp	r3, #110	@ 0x6e
 8011432:	d809      	bhi.n	8011448 <_scanf_float+0x138>
 8011434:	2b60      	cmp	r3, #96	@ 0x60
 8011436:	d8b1      	bhi.n	801139c <_scanf_float+0x8c>
 8011438:	2b54      	cmp	r3, #84	@ 0x54
 801143a:	d07b      	beq.n	8011534 <_scanf_float+0x224>
 801143c:	2b59      	cmp	r3, #89	@ 0x59
 801143e:	d19a      	bne.n	8011376 <_scanf_float+0x66>
 8011440:	2d07      	cmp	r5, #7
 8011442:	d198      	bne.n	8011376 <_scanf_float+0x66>
 8011444:	2508      	movs	r5, #8
 8011446:	e02f      	b.n	80114a8 <_scanf_float+0x198>
 8011448:	2b74      	cmp	r3, #116	@ 0x74
 801144a:	d073      	beq.n	8011534 <_scanf_float+0x224>
 801144c:	2b79      	cmp	r3, #121	@ 0x79
 801144e:	e7f6      	b.n	801143e <_scanf_float+0x12e>
 8011450:	6821      	ldr	r1, [r4, #0]
 8011452:	05c8      	lsls	r0, r1, #23
 8011454:	d51e      	bpl.n	8011494 <_scanf_float+0x184>
 8011456:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801145a:	6021      	str	r1, [r4, #0]
 801145c:	3701      	adds	r7, #1
 801145e:	f1bb 0f00 	cmp.w	fp, #0
 8011462:	d003      	beq.n	801146c <_scanf_float+0x15c>
 8011464:	3201      	adds	r2, #1
 8011466:	f10b 3bff 	add.w	fp, fp, #4294967295
 801146a:	60a2      	str	r2, [r4, #8]
 801146c:	68a3      	ldr	r3, [r4, #8]
 801146e:	3b01      	subs	r3, #1
 8011470:	60a3      	str	r3, [r4, #8]
 8011472:	6923      	ldr	r3, [r4, #16]
 8011474:	3301      	adds	r3, #1
 8011476:	6123      	str	r3, [r4, #16]
 8011478:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801147c:	3b01      	subs	r3, #1
 801147e:	2b00      	cmp	r3, #0
 8011480:	f8c9 3004 	str.w	r3, [r9, #4]
 8011484:	f340 8082 	ble.w	801158c <_scanf_float+0x27c>
 8011488:	f8d9 3000 	ldr.w	r3, [r9]
 801148c:	3301      	adds	r3, #1
 801148e:	f8c9 3000 	str.w	r3, [r9]
 8011492:	e762      	b.n	801135a <_scanf_float+0x4a>
 8011494:	eb1a 0105 	adds.w	r1, sl, r5
 8011498:	f47f af6d 	bne.w	8011376 <_scanf_float+0x66>
 801149c:	6822      	ldr	r2, [r4, #0]
 801149e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80114a2:	6022      	str	r2, [r4, #0]
 80114a4:	460d      	mov	r5, r1
 80114a6:	468a      	mov	sl, r1
 80114a8:	f806 3b01 	strb.w	r3, [r6], #1
 80114ac:	e7de      	b.n	801146c <_scanf_float+0x15c>
 80114ae:	6822      	ldr	r2, [r4, #0]
 80114b0:	0610      	lsls	r0, r2, #24
 80114b2:	f57f af60 	bpl.w	8011376 <_scanf_float+0x66>
 80114b6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80114ba:	6022      	str	r2, [r4, #0]
 80114bc:	e7f4      	b.n	80114a8 <_scanf_float+0x198>
 80114be:	f1ba 0f00 	cmp.w	sl, #0
 80114c2:	d10c      	bne.n	80114de <_scanf_float+0x1ce>
 80114c4:	b977      	cbnz	r7, 80114e4 <_scanf_float+0x1d4>
 80114c6:	6822      	ldr	r2, [r4, #0]
 80114c8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80114cc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80114d0:	d108      	bne.n	80114e4 <_scanf_float+0x1d4>
 80114d2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80114d6:	6022      	str	r2, [r4, #0]
 80114d8:	f04f 0a01 	mov.w	sl, #1
 80114dc:	e7e4      	b.n	80114a8 <_scanf_float+0x198>
 80114de:	f1ba 0f02 	cmp.w	sl, #2
 80114e2:	d050      	beq.n	8011586 <_scanf_float+0x276>
 80114e4:	2d01      	cmp	r5, #1
 80114e6:	d002      	beq.n	80114ee <_scanf_float+0x1de>
 80114e8:	2d04      	cmp	r5, #4
 80114ea:	f47f af44 	bne.w	8011376 <_scanf_float+0x66>
 80114ee:	3501      	adds	r5, #1
 80114f0:	b2ed      	uxtb	r5, r5
 80114f2:	e7d9      	b.n	80114a8 <_scanf_float+0x198>
 80114f4:	f1ba 0f01 	cmp.w	sl, #1
 80114f8:	f47f af3d 	bne.w	8011376 <_scanf_float+0x66>
 80114fc:	f04f 0a02 	mov.w	sl, #2
 8011500:	e7d2      	b.n	80114a8 <_scanf_float+0x198>
 8011502:	b975      	cbnz	r5, 8011522 <_scanf_float+0x212>
 8011504:	2f00      	cmp	r7, #0
 8011506:	f47f af37 	bne.w	8011378 <_scanf_float+0x68>
 801150a:	6822      	ldr	r2, [r4, #0]
 801150c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8011510:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8011514:	f040 8103 	bne.w	801171e <_scanf_float+0x40e>
 8011518:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801151c:	6022      	str	r2, [r4, #0]
 801151e:	2501      	movs	r5, #1
 8011520:	e7c2      	b.n	80114a8 <_scanf_float+0x198>
 8011522:	2d03      	cmp	r5, #3
 8011524:	d0e3      	beq.n	80114ee <_scanf_float+0x1de>
 8011526:	2d05      	cmp	r5, #5
 8011528:	e7df      	b.n	80114ea <_scanf_float+0x1da>
 801152a:	2d02      	cmp	r5, #2
 801152c:	f47f af23 	bne.w	8011376 <_scanf_float+0x66>
 8011530:	2503      	movs	r5, #3
 8011532:	e7b9      	b.n	80114a8 <_scanf_float+0x198>
 8011534:	2d06      	cmp	r5, #6
 8011536:	f47f af1e 	bne.w	8011376 <_scanf_float+0x66>
 801153a:	2507      	movs	r5, #7
 801153c:	e7b4      	b.n	80114a8 <_scanf_float+0x198>
 801153e:	6822      	ldr	r2, [r4, #0]
 8011540:	0591      	lsls	r1, r2, #22
 8011542:	f57f af18 	bpl.w	8011376 <_scanf_float+0x66>
 8011546:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 801154a:	6022      	str	r2, [r4, #0]
 801154c:	9702      	str	r7, [sp, #8]
 801154e:	e7ab      	b.n	80114a8 <_scanf_float+0x198>
 8011550:	6822      	ldr	r2, [r4, #0]
 8011552:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8011556:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801155a:	d005      	beq.n	8011568 <_scanf_float+0x258>
 801155c:	0550      	lsls	r0, r2, #21
 801155e:	f57f af0a 	bpl.w	8011376 <_scanf_float+0x66>
 8011562:	2f00      	cmp	r7, #0
 8011564:	f000 80db 	beq.w	801171e <_scanf_float+0x40e>
 8011568:	0591      	lsls	r1, r2, #22
 801156a:	bf58      	it	pl
 801156c:	9902      	ldrpl	r1, [sp, #8]
 801156e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8011572:	bf58      	it	pl
 8011574:	1a79      	subpl	r1, r7, r1
 8011576:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 801157a:	bf58      	it	pl
 801157c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8011580:	6022      	str	r2, [r4, #0]
 8011582:	2700      	movs	r7, #0
 8011584:	e790      	b.n	80114a8 <_scanf_float+0x198>
 8011586:	f04f 0a03 	mov.w	sl, #3
 801158a:	e78d      	b.n	80114a8 <_scanf_float+0x198>
 801158c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8011590:	4649      	mov	r1, r9
 8011592:	4640      	mov	r0, r8
 8011594:	4798      	blx	r3
 8011596:	2800      	cmp	r0, #0
 8011598:	f43f aedf 	beq.w	801135a <_scanf_float+0x4a>
 801159c:	e6eb      	b.n	8011376 <_scanf_float+0x66>
 801159e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80115a2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80115a6:	464a      	mov	r2, r9
 80115a8:	4640      	mov	r0, r8
 80115aa:	4798      	blx	r3
 80115ac:	6923      	ldr	r3, [r4, #16]
 80115ae:	3b01      	subs	r3, #1
 80115b0:	6123      	str	r3, [r4, #16]
 80115b2:	e6eb      	b.n	801138c <_scanf_float+0x7c>
 80115b4:	1e6b      	subs	r3, r5, #1
 80115b6:	2b06      	cmp	r3, #6
 80115b8:	d824      	bhi.n	8011604 <_scanf_float+0x2f4>
 80115ba:	2d02      	cmp	r5, #2
 80115bc:	d836      	bhi.n	801162c <_scanf_float+0x31c>
 80115be:	9b01      	ldr	r3, [sp, #4]
 80115c0:	429e      	cmp	r6, r3
 80115c2:	f67f aee7 	bls.w	8011394 <_scanf_float+0x84>
 80115c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80115ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80115ce:	464a      	mov	r2, r9
 80115d0:	4640      	mov	r0, r8
 80115d2:	4798      	blx	r3
 80115d4:	6923      	ldr	r3, [r4, #16]
 80115d6:	3b01      	subs	r3, #1
 80115d8:	6123      	str	r3, [r4, #16]
 80115da:	e7f0      	b.n	80115be <_scanf_float+0x2ae>
 80115dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80115e0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80115e4:	464a      	mov	r2, r9
 80115e6:	4640      	mov	r0, r8
 80115e8:	4798      	blx	r3
 80115ea:	6923      	ldr	r3, [r4, #16]
 80115ec:	3b01      	subs	r3, #1
 80115ee:	6123      	str	r3, [r4, #16]
 80115f0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80115f4:	fa5f fa8a 	uxtb.w	sl, sl
 80115f8:	f1ba 0f02 	cmp.w	sl, #2
 80115fc:	d1ee      	bne.n	80115dc <_scanf_float+0x2cc>
 80115fe:	3d03      	subs	r5, #3
 8011600:	b2ed      	uxtb	r5, r5
 8011602:	1b76      	subs	r6, r6, r5
 8011604:	6823      	ldr	r3, [r4, #0]
 8011606:	05da      	lsls	r2, r3, #23
 8011608:	d530      	bpl.n	801166c <_scanf_float+0x35c>
 801160a:	055b      	lsls	r3, r3, #21
 801160c:	d511      	bpl.n	8011632 <_scanf_float+0x322>
 801160e:	9b01      	ldr	r3, [sp, #4]
 8011610:	429e      	cmp	r6, r3
 8011612:	f67f aebf 	bls.w	8011394 <_scanf_float+0x84>
 8011616:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801161a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801161e:	464a      	mov	r2, r9
 8011620:	4640      	mov	r0, r8
 8011622:	4798      	blx	r3
 8011624:	6923      	ldr	r3, [r4, #16]
 8011626:	3b01      	subs	r3, #1
 8011628:	6123      	str	r3, [r4, #16]
 801162a:	e7f0      	b.n	801160e <_scanf_float+0x2fe>
 801162c:	46aa      	mov	sl, r5
 801162e:	46b3      	mov	fp, r6
 8011630:	e7de      	b.n	80115f0 <_scanf_float+0x2e0>
 8011632:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8011636:	6923      	ldr	r3, [r4, #16]
 8011638:	2965      	cmp	r1, #101	@ 0x65
 801163a:	f103 33ff 	add.w	r3, r3, #4294967295
 801163e:	f106 35ff 	add.w	r5, r6, #4294967295
 8011642:	6123      	str	r3, [r4, #16]
 8011644:	d00c      	beq.n	8011660 <_scanf_float+0x350>
 8011646:	2945      	cmp	r1, #69	@ 0x45
 8011648:	d00a      	beq.n	8011660 <_scanf_float+0x350>
 801164a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801164e:	464a      	mov	r2, r9
 8011650:	4640      	mov	r0, r8
 8011652:	4798      	blx	r3
 8011654:	6923      	ldr	r3, [r4, #16]
 8011656:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801165a:	3b01      	subs	r3, #1
 801165c:	1eb5      	subs	r5, r6, #2
 801165e:	6123      	str	r3, [r4, #16]
 8011660:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011664:	464a      	mov	r2, r9
 8011666:	4640      	mov	r0, r8
 8011668:	4798      	blx	r3
 801166a:	462e      	mov	r6, r5
 801166c:	6822      	ldr	r2, [r4, #0]
 801166e:	f012 0210 	ands.w	r2, r2, #16
 8011672:	d001      	beq.n	8011678 <_scanf_float+0x368>
 8011674:	2000      	movs	r0, #0
 8011676:	e68e      	b.n	8011396 <_scanf_float+0x86>
 8011678:	7032      	strb	r2, [r6, #0]
 801167a:	6823      	ldr	r3, [r4, #0]
 801167c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8011680:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011684:	d125      	bne.n	80116d2 <_scanf_float+0x3c2>
 8011686:	9b02      	ldr	r3, [sp, #8]
 8011688:	429f      	cmp	r7, r3
 801168a:	d00a      	beq.n	80116a2 <_scanf_float+0x392>
 801168c:	1bda      	subs	r2, r3, r7
 801168e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8011692:	429e      	cmp	r6, r3
 8011694:	bf28      	it	cs
 8011696:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801169a:	4922      	ldr	r1, [pc, #136]	@ (8011724 <_scanf_float+0x414>)
 801169c:	4630      	mov	r0, r6
 801169e:	f000 f93d 	bl	801191c <siprintf>
 80116a2:	9901      	ldr	r1, [sp, #4]
 80116a4:	2200      	movs	r2, #0
 80116a6:	4640      	mov	r0, r8
 80116a8:	f7ff f9ca 	bl	8010a40 <_strtod_r>
 80116ac:	9b03      	ldr	r3, [sp, #12]
 80116ae:	6821      	ldr	r1, [r4, #0]
 80116b0:	681b      	ldr	r3, [r3, #0]
 80116b2:	f011 0f02 	tst.w	r1, #2
 80116b6:	ec57 6b10 	vmov	r6, r7, d0
 80116ba:	f103 0204 	add.w	r2, r3, #4
 80116be:	d015      	beq.n	80116ec <_scanf_float+0x3dc>
 80116c0:	9903      	ldr	r1, [sp, #12]
 80116c2:	600a      	str	r2, [r1, #0]
 80116c4:	681b      	ldr	r3, [r3, #0]
 80116c6:	e9c3 6700 	strd	r6, r7, [r3]
 80116ca:	68e3      	ldr	r3, [r4, #12]
 80116cc:	3301      	adds	r3, #1
 80116ce:	60e3      	str	r3, [r4, #12]
 80116d0:	e7d0      	b.n	8011674 <_scanf_float+0x364>
 80116d2:	9b04      	ldr	r3, [sp, #16]
 80116d4:	2b00      	cmp	r3, #0
 80116d6:	d0e4      	beq.n	80116a2 <_scanf_float+0x392>
 80116d8:	9905      	ldr	r1, [sp, #20]
 80116da:	230a      	movs	r3, #10
 80116dc:	3101      	adds	r1, #1
 80116de:	4640      	mov	r0, r8
 80116e0:	f002 fa1a 	bl	8013b18 <_strtol_r>
 80116e4:	9b04      	ldr	r3, [sp, #16]
 80116e6:	9e05      	ldr	r6, [sp, #20]
 80116e8:	1ac2      	subs	r2, r0, r3
 80116ea:	e7d0      	b.n	801168e <_scanf_float+0x37e>
 80116ec:	f011 0f04 	tst.w	r1, #4
 80116f0:	9903      	ldr	r1, [sp, #12]
 80116f2:	600a      	str	r2, [r1, #0]
 80116f4:	d1e6      	bne.n	80116c4 <_scanf_float+0x3b4>
 80116f6:	681d      	ldr	r5, [r3, #0]
 80116f8:	4632      	mov	r2, r6
 80116fa:	463b      	mov	r3, r7
 80116fc:	4630      	mov	r0, r6
 80116fe:	4639      	mov	r1, r7
 8011700:	f7ef fa44 	bl	8000b8c <__aeabi_dcmpun>
 8011704:	b128      	cbz	r0, 8011712 <_scanf_float+0x402>
 8011706:	4808      	ldr	r0, [pc, #32]	@ (8011728 <_scanf_float+0x418>)
 8011708:	f000 fa36 	bl	8011b78 <nanf>
 801170c:	ed85 0a00 	vstr	s0, [r5]
 8011710:	e7db      	b.n	80116ca <_scanf_float+0x3ba>
 8011712:	4630      	mov	r0, r6
 8011714:	4639      	mov	r1, r7
 8011716:	f7ef fa97 	bl	8000c48 <__aeabi_d2f>
 801171a:	6028      	str	r0, [r5, #0]
 801171c:	e7d5      	b.n	80116ca <_scanf_float+0x3ba>
 801171e:	2700      	movs	r7, #0
 8011720:	e62e      	b.n	8011380 <_scanf_float+0x70>
 8011722:	bf00      	nop
 8011724:	08015eb6 	.word	0x08015eb6
 8011728:	08016055 	.word	0x08016055

0801172c <std>:
 801172c:	2300      	movs	r3, #0
 801172e:	b510      	push	{r4, lr}
 8011730:	4604      	mov	r4, r0
 8011732:	e9c0 3300 	strd	r3, r3, [r0]
 8011736:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801173a:	6083      	str	r3, [r0, #8]
 801173c:	8181      	strh	r1, [r0, #12]
 801173e:	6643      	str	r3, [r0, #100]	@ 0x64
 8011740:	81c2      	strh	r2, [r0, #14]
 8011742:	6183      	str	r3, [r0, #24]
 8011744:	4619      	mov	r1, r3
 8011746:	2208      	movs	r2, #8
 8011748:	305c      	adds	r0, #92	@ 0x5c
 801174a:	f000 f94c 	bl	80119e6 <memset>
 801174e:	4b0d      	ldr	r3, [pc, #52]	@ (8011784 <std+0x58>)
 8011750:	6263      	str	r3, [r4, #36]	@ 0x24
 8011752:	4b0d      	ldr	r3, [pc, #52]	@ (8011788 <std+0x5c>)
 8011754:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011756:	4b0d      	ldr	r3, [pc, #52]	@ (801178c <std+0x60>)
 8011758:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801175a:	4b0d      	ldr	r3, [pc, #52]	@ (8011790 <std+0x64>)
 801175c:	6323      	str	r3, [r4, #48]	@ 0x30
 801175e:	4b0d      	ldr	r3, [pc, #52]	@ (8011794 <std+0x68>)
 8011760:	6224      	str	r4, [r4, #32]
 8011762:	429c      	cmp	r4, r3
 8011764:	d006      	beq.n	8011774 <std+0x48>
 8011766:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801176a:	4294      	cmp	r4, r2
 801176c:	d002      	beq.n	8011774 <std+0x48>
 801176e:	33d0      	adds	r3, #208	@ 0xd0
 8011770:	429c      	cmp	r4, r3
 8011772:	d105      	bne.n	8011780 <std+0x54>
 8011774:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011778:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801177c:	f000 b9e0 	b.w	8011b40 <__retarget_lock_init_recursive>
 8011780:	bd10      	pop	{r4, pc}
 8011782:	bf00      	nop
 8011784:	08011961 	.word	0x08011961
 8011788:	08011983 	.word	0x08011983
 801178c:	080119bb 	.word	0x080119bb
 8011790:	080119df 	.word	0x080119df
 8011794:	200054ac 	.word	0x200054ac

08011798 <stdio_exit_handler>:
 8011798:	4a02      	ldr	r2, [pc, #8]	@ (80117a4 <stdio_exit_handler+0xc>)
 801179a:	4903      	ldr	r1, [pc, #12]	@ (80117a8 <stdio_exit_handler+0x10>)
 801179c:	4803      	ldr	r0, [pc, #12]	@ (80117ac <stdio_exit_handler+0x14>)
 801179e:	f000 b869 	b.w	8011874 <_fwalk_sglue>
 80117a2:	bf00      	nop
 80117a4:	20000078 	.word	0x20000078
 80117a8:	08013eed 	.word	0x08013eed
 80117ac:	200001f4 	.word	0x200001f4

080117b0 <cleanup_stdio>:
 80117b0:	6841      	ldr	r1, [r0, #4]
 80117b2:	4b0c      	ldr	r3, [pc, #48]	@ (80117e4 <cleanup_stdio+0x34>)
 80117b4:	4299      	cmp	r1, r3
 80117b6:	b510      	push	{r4, lr}
 80117b8:	4604      	mov	r4, r0
 80117ba:	d001      	beq.n	80117c0 <cleanup_stdio+0x10>
 80117bc:	f002 fb96 	bl	8013eec <_fflush_r>
 80117c0:	68a1      	ldr	r1, [r4, #8]
 80117c2:	4b09      	ldr	r3, [pc, #36]	@ (80117e8 <cleanup_stdio+0x38>)
 80117c4:	4299      	cmp	r1, r3
 80117c6:	d002      	beq.n	80117ce <cleanup_stdio+0x1e>
 80117c8:	4620      	mov	r0, r4
 80117ca:	f002 fb8f 	bl	8013eec <_fflush_r>
 80117ce:	68e1      	ldr	r1, [r4, #12]
 80117d0:	4b06      	ldr	r3, [pc, #24]	@ (80117ec <cleanup_stdio+0x3c>)
 80117d2:	4299      	cmp	r1, r3
 80117d4:	d004      	beq.n	80117e0 <cleanup_stdio+0x30>
 80117d6:	4620      	mov	r0, r4
 80117d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80117dc:	f002 bb86 	b.w	8013eec <_fflush_r>
 80117e0:	bd10      	pop	{r4, pc}
 80117e2:	bf00      	nop
 80117e4:	200054ac 	.word	0x200054ac
 80117e8:	20005514 	.word	0x20005514
 80117ec:	2000557c 	.word	0x2000557c

080117f0 <global_stdio_init.part.0>:
 80117f0:	b510      	push	{r4, lr}
 80117f2:	4b0b      	ldr	r3, [pc, #44]	@ (8011820 <global_stdio_init.part.0+0x30>)
 80117f4:	4c0b      	ldr	r4, [pc, #44]	@ (8011824 <global_stdio_init.part.0+0x34>)
 80117f6:	4a0c      	ldr	r2, [pc, #48]	@ (8011828 <global_stdio_init.part.0+0x38>)
 80117f8:	601a      	str	r2, [r3, #0]
 80117fa:	4620      	mov	r0, r4
 80117fc:	2200      	movs	r2, #0
 80117fe:	2104      	movs	r1, #4
 8011800:	f7ff ff94 	bl	801172c <std>
 8011804:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011808:	2201      	movs	r2, #1
 801180a:	2109      	movs	r1, #9
 801180c:	f7ff ff8e 	bl	801172c <std>
 8011810:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011814:	2202      	movs	r2, #2
 8011816:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801181a:	2112      	movs	r1, #18
 801181c:	f7ff bf86 	b.w	801172c <std>
 8011820:	200055e4 	.word	0x200055e4
 8011824:	200054ac 	.word	0x200054ac
 8011828:	08011799 	.word	0x08011799

0801182c <__sfp_lock_acquire>:
 801182c:	4801      	ldr	r0, [pc, #4]	@ (8011834 <__sfp_lock_acquire+0x8>)
 801182e:	f000 b988 	b.w	8011b42 <__retarget_lock_acquire_recursive>
 8011832:	bf00      	nop
 8011834:	200055ed 	.word	0x200055ed

08011838 <__sfp_lock_release>:
 8011838:	4801      	ldr	r0, [pc, #4]	@ (8011840 <__sfp_lock_release+0x8>)
 801183a:	f000 b983 	b.w	8011b44 <__retarget_lock_release_recursive>
 801183e:	bf00      	nop
 8011840:	200055ed 	.word	0x200055ed

08011844 <__sinit>:
 8011844:	b510      	push	{r4, lr}
 8011846:	4604      	mov	r4, r0
 8011848:	f7ff fff0 	bl	801182c <__sfp_lock_acquire>
 801184c:	6a23      	ldr	r3, [r4, #32]
 801184e:	b11b      	cbz	r3, 8011858 <__sinit+0x14>
 8011850:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011854:	f7ff bff0 	b.w	8011838 <__sfp_lock_release>
 8011858:	4b04      	ldr	r3, [pc, #16]	@ (801186c <__sinit+0x28>)
 801185a:	6223      	str	r3, [r4, #32]
 801185c:	4b04      	ldr	r3, [pc, #16]	@ (8011870 <__sinit+0x2c>)
 801185e:	681b      	ldr	r3, [r3, #0]
 8011860:	2b00      	cmp	r3, #0
 8011862:	d1f5      	bne.n	8011850 <__sinit+0xc>
 8011864:	f7ff ffc4 	bl	80117f0 <global_stdio_init.part.0>
 8011868:	e7f2      	b.n	8011850 <__sinit+0xc>
 801186a:	bf00      	nop
 801186c:	080117b1 	.word	0x080117b1
 8011870:	200055e4 	.word	0x200055e4

08011874 <_fwalk_sglue>:
 8011874:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011878:	4607      	mov	r7, r0
 801187a:	4688      	mov	r8, r1
 801187c:	4614      	mov	r4, r2
 801187e:	2600      	movs	r6, #0
 8011880:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011884:	f1b9 0901 	subs.w	r9, r9, #1
 8011888:	d505      	bpl.n	8011896 <_fwalk_sglue+0x22>
 801188a:	6824      	ldr	r4, [r4, #0]
 801188c:	2c00      	cmp	r4, #0
 801188e:	d1f7      	bne.n	8011880 <_fwalk_sglue+0xc>
 8011890:	4630      	mov	r0, r6
 8011892:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011896:	89ab      	ldrh	r3, [r5, #12]
 8011898:	2b01      	cmp	r3, #1
 801189a:	d907      	bls.n	80118ac <_fwalk_sglue+0x38>
 801189c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80118a0:	3301      	adds	r3, #1
 80118a2:	d003      	beq.n	80118ac <_fwalk_sglue+0x38>
 80118a4:	4629      	mov	r1, r5
 80118a6:	4638      	mov	r0, r7
 80118a8:	47c0      	blx	r8
 80118aa:	4306      	orrs	r6, r0
 80118ac:	3568      	adds	r5, #104	@ 0x68
 80118ae:	e7e9      	b.n	8011884 <_fwalk_sglue+0x10>

080118b0 <sniprintf>:
 80118b0:	b40c      	push	{r2, r3}
 80118b2:	b530      	push	{r4, r5, lr}
 80118b4:	4b18      	ldr	r3, [pc, #96]	@ (8011918 <sniprintf+0x68>)
 80118b6:	1e0c      	subs	r4, r1, #0
 80118b8:	681d      	ldr	r5, [r3, #0]
 80118ba:	b09d      	sub	sp, #116	@ 0x74
 80118bc:	da08      	bge.n	80118d0 <sniprintf+0x20>
 80118be:	238b      	movs	r3, #139	@ 0x8b
 80118c0:	602b      	str	r3, [r5, #0]
 80118c2:	f04f 30ff 	mov.w	r0, #4294967295
 80118c6:	b01d      	add	sp, #116	@ 0x74
 80118c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80118cc:	b002      	add	sp, #8
 80118ce:	4770      	bx	lr
 80118d0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80118d4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80118d8:	f04f 0300 	mov.w	r3, #0
 80118dc:	931b      	str	r3, [sp, #108]	@ 0x6c
 80118de:	bf14      	ite	ne
 80118e0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80118e4:	4623      	moveq	r3, r4
 80118e6:	9304      	str	r3, [sp, #16]
 80118e8:	9307      	str	r3, [sp, #28]
 80118ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80118ee:	9002      	str	r0, [sp, #8]
 80118f0:	9006      	str	r0, [sp, #24]
 80118f2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80118f6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80118f8:	ab21      	add	r3, sp, #132	@ 0x84
 80118fa:	a902      	add	r1, sp, #8
 80118fc:	4628      	mov	r0, r5
 80118fe:	9301      	str	r3, [sp, #4]
 8011900:	f002 f974 	bl	8013bec <_svfiprintf_r>
 8011904:	1c43      	adds	r3, r0, #1
 8011906:	bfbc      	itt	lt
 8011908:	238b      	movlt	r3, #139	@ 0x8b
 801190a:	602b      	strlt	r3, [r5, #0]
 801190c:	2c00      	cmp	r4, #0
 801190e:	d0da      	beq.n	80118c6 <sniprintf+0x16>
 8011910:	9b02      	ldr	r3, [sp, #8]
 8011912:	2200      	movs	r2, #0
 8011914:	701a      	strb	r2, [r3, #0]
 8011916:	e7d6      	b.n	80118c6 <sniprintf+0x16>
 8011918:	200001f0 	.word	0x200001f0

0801191c <siprintf>:
 801191c:	b40e      	push	{r1, r2, r3}
 801191e:	b510      	push	{r4, lr}
 8011920:	b09d      	sub	sp, #116	@ 0x74
 8011922:	ab1f      	add	r3, sp, #124	@ 0x7c
 8011924:	9002      	str	r0, [sp, #8]
 8011926:	9006      	str	r0, [sp, #24]
 8011928:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801192c:	480a      	ldr	r0, [pc, #40]	@ (8011958 <siprintf+0x3c>)
 801192e:	9107      	str	r1, [sp, #28]
 8011930:	9104      	str	r1, [sp, #16]
 8011932:	490a      	ldr	r1, [pc, #40]	@ (801195c <siprintf+0x40>)
 8011934:	f853 2b04 	ldr.w	r2, [r3], #4
 8011938:	9105      	str	r1, [sp, #20]
 801193a:	2400      	movs	r4, #0
 801193c:	a902      	add	r1, sp, #8
 801193e:	6800      	ldr	r0, [r0, #0]
 8011940:	9301      	str	r3, [sp, #4]
 8011942:	941b      	str	r4, [sp, #108]	@ 0x6c
 8011944:	f002 f952 	bl	8013bec <_svfiprintf_r>
 8011948:	9b02      	ldr	r3, [sp, #8]
 801194a:	701c      	strb	r4, [r3, #0]
 801194c:	b01d      	add	sp, #116	@ 0x74
 801194e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011952:	b003      	add	sp, #12
 8011954:	4770      	bx	lr
 8011956:	bf00      	nop
 8011958:	200001f0 	.word	0x200001f0
 801195c:	ffff0208 	.word	0xffff0208

08011960 <__sread>:
 8011960:	b510      	push	{r4, lr}
 8011962:	460c      	mov	r4, r1
 8011964:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011968:	f000 f89c 	bl	8011aa4 <_read_r>
 801196c:	2800      	cmp	r0, #0
 801196e:	bfab      	itete	ge
 8011970:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8011972:	89a3      	ldrhlt	r3, [r4, #12]
 8011974:	181b      	addge	r3, r3, r0
 8011976:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801197a:	bfac      	ite	ge
 801197c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801197e:	81a3      	strhlt	r3, [r4, #12]
 8011980:	bd10      	pop	{r4, pc}

08011982 <__swrite>:
 8011982:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011986:	461f      	mov	r7, r3
 8011988:	898b      	ldrh	r3, [r1, #12]
 801198a:	05db      	lsls	r3, r3, #23
 801198c:	4605      	mov	r5, r0
 801198e:	460c      	mov	r4, r1
 8011990:	4616      	mov	r6, r2
 8011992:	d505      	bpl.n	80119a0 <__swrite+0x1e>
 8011994:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011998:	2302      	movs	r3, #2
 801199a:	2200      	movs	r2, #0
 801199c:	f000 f870 	bl	8011a80 <_lseek_r>
 80119a0:	89a3      	ldrh	r3, [r4, #12]
 80119a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80119a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80119aa:	81a3      	strh	r3, [r4, #12]
 80119ac:	4632      	mov	r2, r6
 80119ae:	463b      	mov	r3, r7
 80119b0:	4628      	mov	r0, r5
 80119b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80119b6:	f000 b887 	b.w	8011ac8 <_write_r>

080119ba <__sseek>:
 80119ba:	b510      	push	{r4, lr}
 80119bc:	460c      	mov	r4, r1
 80119be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80119c2:	f000 f85d 	bl	8011a80 <_lseek_r>
 80119c6:	1c43      	adds	r3, r0, #1
 80119c8:	89a3      	ldrh	r3, [r4, #12]
 80119ca:	bf15      	itete	ne
 80119cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80119ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80119d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80119d6:	81a3      	strheq	r3, [r4, #12]
 80119d8:	bf18      	it	ne
 80119da:	81a3      	strhne	r3, [r4, #12]
 80119dc:	bd10      	pop	{r4, pc}

080119de <__sclose>:
 80119de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80119e2:	f000 b83d 	b.w	8011a60 <_close_r>

080119e6 <memset>:
 80119e6:	4402      	add	r2, r0
 80119e8:	4603      	mov	r3, r0
 80119ea:	4293      	cmp	r3, r2
 80119ec:	d100      	bne.n	80119f0 <memset+0xa>
 80119ee:	4770      	bx	lr
 80119f0:	f803 1b01 	strb.w	r1, [r3], #1
 80119f4:	e7f9      	b.n	80119ea <memset+0x4>

080119f6 <strncmp>:
 80119f6:	b510      	push	{r4, lr}
 80119f8:	b16a      	cbz	r2, 8011a16 <strncmp+0x20>
 80119fa:	3901      	subs	r1, #1
 80119fc:	1884      	adds	r4, r0, r2
 80119fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011a02:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8011a06:	429a      	cmp	r2, r3
 8011a08:	d103      	bne.n	8011a12 <strncmp+0x1c>
 8011a0a:	42a0      	cmp	r0, r4
 8011a0c:	d001      	beq.n	8011a12 <strncmp+0x1c>
 8011a0e:	2a00      	cmp	r2, #0
 8011a10:	d1f5      	bne.n	80119fe <strncmp+0x8>
 8011a12:	1ad0      	subs	r0, r2, r3
 8011a14:	bd10      	pop	{r4, pc}
 8011a16:	4610      	mov	r0, r2
 8011a18:	e7fc      	b.n	8011a14 <strncmp+0x1e>

08011a1a <strncpy>:
 8011a1a:	b510      	push	{r4, lr}
 8011a1c:	3901      	subs	r1, #1
 8011a1e:	4603      	mov	r3, r0
 8011a20:	b132      	cbz	r2, 8011a30 <strncpy+0x16>
 8011a22:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8011a26:	f803 4b01 	strb.w	r4, [r3], #1
 8011a2a:	3a01      	subs	r2, #1
 8011a2c:	2c00      	cmp	r4, #0
 8011a2e:	d1f7      	bne.n	8011a20 <strncpy+0x6>
 8011a30:	441a      	add	r2, r3
 8011a32:	2100      	movs	r1, #0
 8011a34:	4293      	cmp	r3, r2
 8011a36:	d100      	bne.n	8011a3a <strncpy+0x20>
 8011a38:	bd10      	pop	{r4, pc}
 8011a3a:	f803 1b01 	strb.w	r1, [r3], #1
 8011a3e:	e7f9      	b.n	8011a34 <strncpy+0x1a>

08011a40 <strnlen>:
 8011a40:	b510      	push	{r4, lr}
 8011a42:	4602      	mov	r2, r0
 8011a44:	4401      	add	r1, r0
 8011a46:	428a      	cmp	r2, r1
 8011a48:	4613      	mov	r3, r2
 8011a4a:	d003      	beq.n	8011a54 <strnlen+0x14>
 8011a4c:	781c      	ldrb	r4, [r3, #0]
 8011a4e:	3201      	adds	r2, #1
 8011a50:	2c00      	cmp	r4, #0
 8011a52:	d1f8      	bne.n	8011a46 <strnlen+0x6>
 8011a54:	1a18      	subs	r0, r3, r0
 8011a56:	bd10      	pop	{r4, pc}

08011a58 <_localeconv_r>:
 8011a58:	4800      	ldr	r0, [pc, #0]	@ (8011a5c <_localeconv_r+0x4>)
 8011a5a:	4770      	bx	lr
 8011a5c:	20000174 	.word	0x20000174

08011a60 <_close_r>:
 8011a60:	b538      	push	{r3, r4, r5, lr}
 8011a62:	4d06      	ldr	r5, [pc, #24]	@ (8011a7c <_close_r+0x1c>)
 8011a64:	2300      	movs	r3, #0
 8011a66:	4604      	mov	r4, r0
 8011a68:	4608      	mov	r0, r1
 8011a6a:	602b      	str	r3, [r5, #0]
 8011a6c:	f7f4 ffb2 	bl	80069d4 <_close>
 8011a70:	1c43      	adds	r3, r0, #1
 8011a72:	d102      	bne.n	8011a7a <_close_r+0x1a>
 8011a74:	682b      	ldr	r3, [r5, #0]
 8011a76:	b103      	cbz	r3, 8011a7a <_close_r+0x1a>
 8011a78:	6023      	str	r3, [r4, #0]
 8011a7a:	bd38      	pop	{r3, r4, r5, pc}
 8011a7c:	200055e8 	.word	0x200055e8

08011a80 <_lseek_r>:
 8011a80:	b538      	push	{r3, r4, r5, lr}
 8011a82:	4d07      	ldr	r5, [pc, #28]	@ (8011aa0 <_lseek_r+0x20>)
 8011a84:	4604      	mov	r4, r0
 8011a86:	4608      	mov	r0, r1
 8011a88:	4611      	mov	r1, r2
 8011a8a:	2200      	movs	r2, #0
 8011a8c:	602a      	str	r2, [r5, #0]
 8011a8e:	461a      	mov	r2, r3
 8011a90:	f7f4 ffc7 	bl	8006a22 <_lseek>
 8011a94:	1c43      	adds	r3, r0, #1
 8011a96:	d102      	bne.n	8011a9e <_lseek_r+0x1e>
 8011a98:	682b      	ldr	r3, [r5, #0]
 8011a9a:	b103      	cbz	r3, 8011a9e <_lseek_r+0x1e>
 8011a9c:	6023      	str	r3, [r4, #0]
 8011a9e:	bd38      	pop	{r3, r4, r5, pc}
 8011aa0:	200055e8 	.word	0x200055e8

08011aa4 <_read_r>:
 8011aa4:	b538      	push	{r3, r4, r5, lr}
 8011aa6:	4d07      	ldr	r5, [pc, #28]	@ (8011ac4 <_read_r+0x20>)
 8011aa8:	4604      	mov	r4, r0
 8011aaa:	4608      	mov	r0, r1
 8011aac:	4611      	mov	r1, r2
 8011aae:	2200      	movs	r2, #0
 8011ab0:	602a      	str	r2, [r5, #0]
 8011ab2:	461a      	mov	r2, r3
 8011ab4:	f7f4 ff55 	bl	8006962 <_read>
 8011ab8:	1c43      	adds	r3, r0, #1
 8011aba:	d102      	bne.n	8011ac2 <_read_r+0x1e>
 8011abc:	682b      	ldr	r3, [r5, #0]
 8011abe:	b103      	cbz	r3, 8011ac2 <_read_r+0x1e>
 8011ac0:	6023      	str	r3, [r4, #0]
 8011ac2:	bd38      	pop	{r3, r4, r5, pc}
 8011ac4:	200055e8 	.word	0x200055e8

08011ac8 <_write_r>:
 8011ac8:	b538      	push	{r3, r4, r5, lr}
 8011aca:	4d07      	ldr	r5, [pc, #28]	@ (8011ae8 <_write_r+0x20>)
 8011acc:	4604      	mov	r4, r0
 8011ace:	4608      	mov	r0, r1
 8011ad0:	4611      	mov	r1, r2
 8011ad2:	2200      	movs	r2, #0
 8011ad4:	602a      	str	r2, [r5, #0]
 8011ad6:	461a      	mov	r2, r3
 8011ad8:	f7f4 ff60 	bl	800699c <_write>
 8011adc:	1c43      	adds	r3, r0, #1
 8011ade:	d102      	bne.n	8011ae6 <_write_r+0x1e>
 8011ae0:	682b      	ldr	r3, [r5, #0]
 8011ae2:	b103      	cbz	r3, 8011ae6 <_write_r+0x1e>
 8011ae4:	6023      	str	r3, [r4, #0]
 8011ae6:	bd38      	pop	{r3, r4, r5, pc}
 8011ae8:	200055e8 	.word	0x200055e8

08011aec <__errno>:
 8011aec:	4b01      	ldr	r3, [pc, #4]	@ (8011af4 <__errno+0x8>)
 8011aee:	6818      	ldr	r0, [r3, #0]
 8011af0:	4770      	bx	lr
 8011af2:	bf00      	nop
 8011af4:	200001f0 	.word	0x200001f0

08011af8 <__libc_init_array>:
 8011af8:	b570      	push	{r4, r5, r6, lr}
 8011afa:	4d0d      	ldr	r5, [pc, #52]	@ (8011b30 <__libc_init_array+0x38>)
 8011afc:	4c0d      	ldr	r4, [pc, #52]	@ (8011b34 <__libc_init_array+0x3c>)
 8011afe:	1b64      	subs	r4, r4, r5
 8011b00:	10a4      	asrs	r4, r4, #2
 8011b02:	2600      	movs	r6, #0
 8011b04:	42a6      	cmp	r6, r4
 8011b06:	d109      	bne.n	8011b1c <__libc_init_array+0x24>
 8011b08:	4d0b      	ldr	r5, [pc, #44]	@ (8011b38 <__libc_init_array+0x40>)
 8011b0a:	4c0c      	ldr	r4, [pc, #48]	@ (8011b3c <__libc_init_array+0x44>)
 8011b0c:	f003 ff4c 	bl	80159a8 <_init>
 8011b10:	1b64      	subs	r4, r4, r5
 8011b12:	10a4      	asrs	r4, r4, #2
 8011b14:	2600      	movs	r6, #0
 8011b16:	42a6      	cmp	r6, r4
 8011b18:	d105      	bne.n	8011b26 <__libc_init_array+0x2e>
 8011b1a:	bd70      	pop	{r4, r5, r6, pc}
 8011b1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8011b20:	4798      	blx	r3
 8011b22:	3601      	adds	r6, #1
 8011b24:	e7ee      	b.n	8011b04 <__libc_init_array+0xc>
 8011b26:	f855 3b04 	ldr.w	r3, [r5], #4
 8011b2a:	4798      	blx	r3
 8011b2c:	3601      	adds	r6, #1
 8011b2e:	e7f2      	b.n	8011b16 <__libc_init_array+0x1e>
 8011b30:	08016360 	.word	0x08016360
 8011b34:	08016360 	.word	0x08016360
 8011b38:	08016360 	.word	0x08016360
 8011b3c:	08016364 	.word	0x08016364

08011b40 <__retarget_lock_init_recursive>:
 8011b40:	4770      	bx	lr

08011b42 <__retarget_lock_acquire_recursive>:
 8011b42:	4770      	bx	lr

08011b44 <__retarget_lock_release_recursive>:
 8011b44:	4770      	bx	lr

08011b46 <memcpy>:
 8011b46:	440a      	add	r2, r1
 8011b48:	4291      	cmp	r1, r2
 8011b4a:	f100 33ff 	add.w	r3, r0, #4294967295
 8011b4e:	d100      	bne.n	8011b52 <memcpy+0xc>
 8011b50:	4770      	bx	lr
 8011b52:	b510      	push	{r4, lr}
 8011b54:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011b58:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011b5c:	4291      	cmp	r1, r2
 8011b5e:	d1f9      	bne.n	8011b54 <memcpy+0xe>
 8011b60:	bd10      	pop	{r4, pc}
 8011b62:	0000      	movs	r0, r0
 8011b64:	0000      	movs	r0, r0
	...

08011b68 <nan>:
 8011b68:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8011b70 <nan+0x8>
 8011b6c:	4770      	bx	lr
 8011b6e:	bf00      	nop
 8011b70:	00000000 	.word	0x00000000
 8011b74:	7ff80000 	.word	0x7ff80000

08011b78 <nanf>:
 8011b78:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8011b80 <nanf+0x8>
 8011b7c:	4770      	bx	lr
 8011b7e:	bf00      	nop
 8011b80:	7fc00000 	.word	0x7fc00000

08011b84 <quorem>:
 8011b84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b88:	6903      	ldr	r3, [r0, #16]
 8011b8a:	690c      	ldr	r4, [r1, #16]
 8011b8c:	42a3      	cmp	r3, r4
 8011b8e:	4607      	mov	r7, r0
 8011b90:	db7e      	blt.n	8011c90 <quorem+0x10c>
 8011b92:	3c01      	subs	r4, #1
 8011b94:	f101 0814 	add.w	r8, r1, #20
 8011b98:	00a3      	lsls	r3, r4, #2
 8011b9a:	f100 0514 	add.w	r5, r0, #20
 8011b9e:	9300      	str	r3, [sp, #0]
 8011ba0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011ba4:	9301      	str	r3, [sp, #4]
 8011ba6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011baa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011bae:	3301      	adds	r3, #1
 8011bb0:	429a      	cmp	r2, r3
 8011bb2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011bb6:	fbb2 f6f3 	udiv	r6, r2, r3
 8011bba:	d32e      	bcc.n	8011c1a <quorem+0x96>
 8011bbc:	f04f 0a00 	mov.w	sl, #0
 8011bc0:	46c4      	mov	ip, r8
 8011bc2:	46ae      	mov	lr, r5
 8011bc4:	46d3      	mov	fp, sl
 8011bc6:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011bca:	b298      	uxth	r0, r3
 8011bcc:	fb06 a000 	mla	r0, r6, r0, sl
 8011bd0:	0c02      	lsrs	r2, r0, #16
 8011bd2:	0c1b      	lsrs	r3, r3, #16
 8011bd4:	fb06 2303 	mla	r3, r6, r3, r2
 8011bd8:	f8de 2000 	ldr.w	r2, [lr]
 8011bdc:	b280      	uxth	r0, r0
 8011bde:	b292      	uxth	r2, r2
 8011be0:	1a12      	subs	r2, r2, r0
 8011be2:	445a      	add	r2, fp
 8011be4:	f8de 0000 	ldr.w	r0, [lr]
 8011be8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011bec:	b29b      	uxth	r3, r3
 8011bee:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8011bf2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8011bf6:	b292      	uxth	r2, r2
 8011bf8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8011bfc:	45e1      	cmp	r9, ip
 8011bfe:	f84e 2b04 	str.w	r2, [lr], #4
 8011c02:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8011c06:	d2de      	bcs.n	8011bc6 <quorem+0x42>
 8011c08:	9b00      	ldr	r3, [sp, #0]
 8011c0a:	58eb      	ldr	r3, [r5, r3]
 8011c0c:	b92b      	cbnz	r3, 8011c1a <quorem+0x96>
 8011c0e:	9b01      	ldr	r3, [sp, #4]
 8011c10:	3b04      	subs	r3, #4
 8011c12:	429d      	cmp	r5, r3
 8011c14:	461a      	mov	r2, r3
 8011c16:	d32f      	bcc.n	8011c78 <quorem+0xf4>
 8011c18:	613c      	str	r4, [r7, #16]
 8011c1a:	4638      	mov	r0, r7
 8011c1c:	f001 fd14 	bl	8013648 <__mcmp>
 8011c20:	2800      	cmp	r0, #0
 8011c22:	db25      	blt.n	8011c70 <quorem+0xec>
 8011c24:	4629      	mov	r1, r5
 8011c26:	2000      	movs	r0, #0
 8011c28:	f858 2b04 	ldr.w	r2, [r8], #4
 8011c2c:	f8d1 c000 	ldr.w	ip, [r1]
 8011c30:	fa1f fe82 	uxth.w	lr, r2
 8011c34:	fa1f f38c 	uxth.w	r3, ip
 8011c38:	eba3 030e 	sub.w	r3, r3, lr
 8011c3c:	4403      	add	r3, r0
 8011c3e:	0c12      	lsrs	r2, r2, #16
 8011c40:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8011c44:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8011c48:	b29b      	uxth	r3, r3
 8011c4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011c4e:	45c1      	cmp	r9, r8
 8011c50:	f841 3b04 	str.w	r3, [r1], #4
 8011c54:	ea4f 4022 	mov.w	r0, r2, asr #16
 8011c58:	d2e6      	bcs.n	8011c28 <quorem+0xa4>
 8011c5a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011c5e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011c62:	b922      	cbnz	r2, 8011c6e <quorem+0xea>
 8011c64:	3b04      	subs	r3, #4
 8011c66:	429d      	cmp	r5, r3
 8011c68:	461a      	mov	r2, r3
 8011c6a:	d30b      	bcc.n	8011c84 <quorem+0x100>
 8011c6c:	613c      	str	r4, [r7, #16]
 8011c6e:	3601      	adds	r6, #1
 8011c70:	4630      	mov	r0, r6
 8011c72:	b003      	add	sp, #12
 8011c74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c78:	6812      	ldr	r2, [r2, #0]
 8011c7a:	3b04      	subs	r3, #4
 8011c7c:	2a00      	cmp	r2, #0
 8011c7e:	d1cb      	bne.n	8011c18 <quorem+0x94>
 8011c80:	3c01      	subs	r4, #1
 8011c82:	e7c6      	b.n	8011c12 <quorem+0x8e>
 8011c84:	6812      	ldr	r2, [r2, #0]
 8011c86:	3b04      	subs	r3, #4
 8011c88:	2a00      	cmp	r2, #0
 8011c8a:	d1ef      	bne.n	8011c6c <quorem+0xe8>
 8011c8c:	3c01      	subs	r4, #1
 8011c8e:	e7ea      	b.n	8011c66 <quorem+0xe2>
 8011c90:	2000      	movs	r0, #0
 8011c92:	e7ee      	b.n	8011c72 <quorem+0xee>
 8011c94:	0000      	movs	r0, r0
	...

08011c98 <_dtoa_r>:
 8011c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c9c:	69c7      	ldr	r7, [r0, #28]
 8011c9e:	b097      	sub	sp, #92	@ 0x5c
 8011ca0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8011ca4:	ec55 4b10 	vmov	r4, r5, d0
 8011ca8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8011caa:	9107      	str	r1, [sp, #28]
 8011cac:	4681      	mov	r9, r0
 8011cae:	920c      	str	r2, [sp, #48]	@ 0x30
 8011cb0:	9311      	str	r3, [sp, #68]	@ 0x44
 8011cb2:	b97f      	cbnz	r7, 8011cd4 <_dtoa_r+0x3c>
 8011cb4:	2010      	movs	r0, #16
 8011cb6:	f001 f943 	bl	8012f40 <malloc>
 8011cba:	4602      	mov	r2, r0
 8011cbc:	f8c9 001c 	str.w	r0, [r9, #28]
 8011cc0:	b920      	cbnz	r0, 8011ccc <_dtoa_r+0x34>
 8011cc2:	4ba9      	ldr	r3, [pc, #676]	@ (8011f68 <_dtoa_r+0x2d0>)
 8011cc4:	21ef      	movs	r1, #239	@ 0xef
 8011cc6:	48a9      	ldr	r0, [pc, #676]	@ (8011f6c <_dtoa_r+0x2d4>)
 8011cc8:	f002 f962 	bl	8013f90 <__assert_func>
 8011ccc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8011cd0:	6007      	str	r7, [r0, #0]
 8011cd2:	60c7      	str	r7, [r0, #12]
 8011cd4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011cd8:	6819      	ldr	r1, [r3, #0]
 8011cda:	b159      	cbz	r1, 8011cf4 <_dtoa_r+0x5c>
 8011cdc:	685a      	ldr	r2, [r3, #4]
 8011cde:	604a      	str	r2, [r1, #4]
 8011ce0:	2301      	movs	r3, #1
 8011ce2:	4093      	lsls	r3, r2
 8011ce4:	608b      	str	r3, [r1, #8]
 8011ce6:	4648      	mov	r0, r9
 8011ce8:	f001 fa32 	bl	8013150 <_Bfree>
 8011cec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011cf0:	2200      	movs	r2, #0
 8011cf2:	601a      	str	r2, [r3, #0]
 8011cf4:	1e2b      	subs	r3, r5, #0
 8011cf6:	bfb9      	ittee	lt
 8011cf8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8011cfc:	9305      	strlt	r3, [sp, #20]
 8011cfe:	2300      	movge	r3, #0
 8011d00:	6033      	strge	r3, [r6, #0]
 8011d02:	9f05      	ldr	r7, [sp, #20]
 8011d04:	4b9a      	ldr	r3, [pc, #616]	@ (8011f70 <_dtoa_r+0x2d8>)
 8011d06:	bfbc      	itt	lt
 8011d08:	2201      	movlt	r2, #1
 8011d0a:	6032      	strlt	r2, [r6, #0]
 8011d0c:	43bb      	bics	r3, r7
 8011d0e:	d112      	bne.n	8011d36 <_dtoa_r+0x9e>
 8011d10:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011d12:	f242 730f 	movw	r3, #9999	@ 0x270f
 8011d16:	6013      	str	r3, [r2, #0]
 8011d18:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011d1c:	4323      	orrs	r3, r4
 8011d1e:	f000 855a 	beq.w	80127d6 <_dtoa_r+0xb3e>
 8011d22:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011d24:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8011f84 <_dtoa_r+0x2ec>
 8011d28:	2b00      	cmp	r3, #0
 8011d2a:	f000 855c 	beq.w	80127e6 <_dtoa_r+0xb4e>
 8011d2e:	f10a 0303 	add.w	r3, sl, #3
 8011d32:	f000 bd56 	b.w	80127e2 <_dtoa_r+0xb4a>
 8011d36:	ed9d 7b04 	vldr	d7, [sp, #16]
 8011d3a:	2200      	movs	r2, #0
 8011d3c:	ec51 0b17 	vmov	r0, r1, d7
 8011d40:	2300      	movs	r3, #0
 8011d42:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8011d46:	f7ee feef 	bl	8000b28 <__aeabi_dcmpeq>
 8011d4a:	4680      	mov	r8, r0
 8011d4c:	b158      	cbz	r0, 8011d66 <_dtoa_r+0xce>
 8011d4e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011d50:	2301      	movs	r3, #1
 8011d52:	6013      	str	r3, [r2, #0]
 8011d54:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011d56:	b113      	cbz	r3, 8011d5e <_dtoa_r+0xc6>
 8011d58:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8011d5a:	4b86      	ldr	r3, [pc, #536]	@ (8011f74 <_dtoa_r+0x2dc>)
 8011d5c:	6013      	str	r3, [r2, #0]
 8011d5e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8011f88 <_dtoa_r+0x2f0>
 8011d62:	f000 bd40 	b.w	80127e6 <_dtoa_r+0xb4e>
 8011d66:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8011d6a:	aa14      	add	r2, sp, #80	@ 0x50
 8011d6c:	a915      	add	r1, sp, #84	@ 0x54
 8011d6e:	4648      	mov	r0, r9
 8011d70:	f001 fd8a 	bl	8013888 <__d2b>
 8011d74:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8011d78:	9002      	str	r0, [sp, #8]
 8011d7a:	2e00      	cmp	r6, #0
 8011d7c:	d078      	beq.n	8011e70 <_dtoa_r+0x1d8>
 8011d7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011d80:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8011d84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011d88:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011d8c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8011d90:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8011d94:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8011d98:	4619      	mov	r1, r3
 8011d9a:	2200      	movs	r2, #0
 8011d9c:	4b76      	ldr	r3, [pc, #472]	@ (8011f78 <_dtoa_r+0x2e0>)
 8011d9e:	f7ee faa3 	bl	80002e8 <__aeabi_dsub>
 8011da2:	a36b      	add	r3, pc, #428	@ (adr r3, 8011f50 <_dtoa_r+0x2b8>)
 8011da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011da8:	f7ee fc56 	bl	8000658 <__aeabi_dmul>
 8011dac:	a36a      	add	r3, pc, #424	@ (adr r3, 8011f58 <_dtoa_r+0x2c0>)
 8011dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011db2:	f7ee fa9b 	bl	80002ec <__adddf3>
 8011db6:	4604      	mov	r4, r0
 8011db8:	4630      	mov	r0, r6
 8011dba:	460d      	mov	r5, r1
 8011dbc:	f7ee fbe2 	bl	8000584 <__aeabi_i2d>
 8011dc0:	a367      	add	r3, pc, #412	@ (adr r3, 8011f60 <_dtoa_r+0x2c8>)
 8011dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011dc6:	f7ee fc47 	bl	8000658 <__aeabi_dmul>
 8011dca:	4602      	mov	r2, r0
 8011dcc:	460b      	mov	r3, r1
 8011dce:	4620      	mov	r0, r4
 8011dd0:	4629      	mov	r1, r5
 8011dd2:	f7ee fa8b 	bl	80002ec <__adddf3>
 8011dd6:	4604      	mov	r4, r0
 8011dd8:	460d      	mov	r5, r1
 8011dda:	f7ee feed 	bl	8000bb8 <__aeabi_d2iz>
 8011dde:	2200      	movs	r2, #0
 8011de0:	4607      	mov	r7, r0
 8011de2:	2300      	movs	r3, #0
 8011de4:	4620      	mov	r0, r4
 8011de6:	4629      	mov	r1, r5
 8011de8:	f7ee fea8 	bl	8000b3c <__aeabi_dcmplt>
 8011dec:	b140      	cbz	r0, 8011e00 <_dtoa_r+0x168>
 8011dee:	4638      	mov	r0, r7
 8011df0:	f7ee fbc8 	bl	8000584 <__aeabi_i2d>
 8011df4:	4622      	mov	r2, r4
 8011df6:	462b      	mov	r3, r5
 8011df8:	f7ee fe96 	bl	8000b28 <__aeabi_dcmpeq>
 8011dfc:	b900      	cbnz	r0, 8011e00 <_dtoa_r+0x168>
 8011dfe:	3f01      	subs	r7, #1
 8011e00:	2f16      	cmp	r7, #22
 8011e02:	d852      	bhi.n	8011eaa <_dtoa_r+0x212>
 8011e04:	4b5d      	ldr	r3, [pc, #372]	@ (8011f7c <_dtoa_r+0x2e4>)
 8011e06:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011e12:	f7ee fe93 	bl	8000b3c <__aeabi_dcmplt>
 8011e16:	2800      	cmp	r0, #0
 8011e18:	d049      	beq.n	8011eae <_dtoa_r+0x216>
 8011e1a:	3f01      	subs	r7, #1
 8011e1c:	2300      	movs	r3, #0
 8011e1e:	9310      	str	r3, [sp, #64]	@ 0x40
 8011e20:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011e22:	1b9b      	subs	r3, r3, r6
 8011e24:	1e5a      	subs	r2, r3, #1
 8011e26:	bf45      	ittet	mi
 8011e28:	f1c3 0301 	rsbmi	r3, r3, #1
 8011e2c:	9300      	strmi	r3, [sp, #0]
 8011e2e:	2300      	movpl	r3, #0
 8011e30:	2300      	movmi	r3, #0
 8011e32:	9206      	str	r2, [sp, #24]
 8011e34:	bf54      	ite	pl
 8011e36:	9300      	strpl	r3, [sp, #0]
 8011e38:	9306      	strmi	r3, [sp, #24]
 8011e3a:	2f00      	cmp	r7, #0
 8011e3c:	db39      	blt.n	8011eb2 <_dtoa_r+0x21a>
 8011e3e:	9b06      	ldr	r3, [sp, #24]
 8011e40:	970d      	str	r7, [sp, #52]	@ 0x34
 8011e42:	443b      	add	r3, r7
 8011e44:	9306      	str	r3, [sp, #24]
 8011e46:	2300      	movs	r3, #0
 8011e48:	9308      	str	r3, [sp, #32]
 8011e4a:	9b07      	ldr	r3, [sp, #28]
 8011e4c:	2b09      	cmp	r3, #9
 8011e4e:	d863      	bhi.n	8011f18 <_dtoa_r+0x280>
 8011e50:	2b05      	cmp	r3, #5
 8011e52:	bfc4      	itt	gt
 8011e54:	3b04      	subgt	r3, #4
 8011e56:	9307      	strgt	r3, [sp, #28]
 8011e58:	9b07      	ldr	r3, [sp, #28]
 8011e5a:	f1a3 0302 	sub.w	r3, r3, #2
 8011e5e:	bfcc      	ite	gt
 8011e60:	2400      	movgt	r4, #0
 8011e62:	2401      	movle	r4, #1
 8011e64:	2b03      	cmp	r3, #3
 8011e66:	d863      	bhi.n	8011f30 <_dtoa_r+0x298>
 8011e68:	e8df f003 	tbb	[pc, r3]
 8011e6c:	2b375452 	.word	0x2b375452
 8011e70:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8011e74:	441e      	add	r6, r3
 8011e76:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8011e7a:	2b20      	cmp	r3, #32
 8011e7c:	bfc1      	itttt	gt
 8011e7e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8011e82:	409f      	lslgt	r7, r3
 8011e84:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8011e88:	fa24 f303 	lsrgt.w	r3, r4, r3
 8011e8c:	bfd6      	itet	le
 8011e8e:	f1c3 0320 	rsble	r3, r3, #32
 8011e92:	ea47 0003 	orrgt.w	r0, r7, r3
 8011e96:	fa04 f003 	lslle.w	r0, r4, r3
 8011e9a:	f7ee fb63 	bl	8000564 <__aeabi_ui2d>
 8011e9e:	2201      	movs	r2, #1
 8011ea0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8011ea4:	3e01      	subs	r6, #1
 8011ea6:	9212      	str	r2, [sp, #72]	@ 0x48
 8011ea8:	e776      	b.n	8011d98 <_dtoa_r+0x100>
 8011eaa:	2301      	movs	r3, #1
 8011eac:	e7b7      	b.n	8011e1e <_dtoa_r+0x186>
 8011eae:	9010      	str	r0, [sp, #64]	@ 0x40
 8011eb0:	e7b6      	b.n	8011e20 <_dtoa_r+0x188>
 8011eb2:	9b00      	ldr	r3, [sp, #0]
 8011eb4:	1bdb      	subs	r3, r3, r7
 8011eb6:	9300      	str	r3, [sp, #0]
 8011eb8:	427b      	negs	r3, r7
 8011eba:	9308      	str	r3, [sp, #32]
 8011ebc:	2300      	movs	r3, #0
 8011ebe:	930d      	str	r3, [sp, #52]	@ 0x34
 8011ec0:	e7c3      	b.n	8011e4a <_dtoa_r+0x1b2>
 8011ec2:	2301      	movs	r3, #1
 8011ec4:	9309      	str	r3, [sp, #36]	@ 0x24
 8011ec6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011ec8:	eb07 0b03 	add.w	fp, r7, r3
 8011ecc:	f10b 0301 	add.w	r3, fp, #1
 8011ed0:	2b01      	cmp	r3, #1
 8011ed2:	9303      	str	r3, [sp, #12]
 8011ed4:	bfb8      	it	lt
 8011ed6:	2301      	movlt	r3, #1
 8011ed8:	e006      	b.n	8011ee8 <_dtoa_r+0x250>
 8011eda:	2301      	movs	r3, #1
 8011edc:	9309      	str	r3, [sp, #36]	@ 0x24
 8011ede:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011ee0:	2b00      	cmp	r3, #0
 8011ee2:	dd28      	ble.n	8011f36 <_dtoa_r+0x29e>
 8011ee4:	469b      	mov	fp, r3
 8011ee6:	9303      	str	r3, [sp, #12]
 8011ee8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8011eec:	2100      	movs	r1, #0
 8011eee:	2204      	movs	r2, #4
 8011ef0:	f102 0514 	add.w	r5, r2, #20
 8011ef4:	429d      	cmp	r5, r3
 8011ef6:	d926      	bls.n	8011f46 <_dtoa_r+0x2ae>
 8011ef8:	6041      	str	r1, [r0, #4]
 8011efa:	4648      	mov	r0, r9
 8011efc:	f001 f8e8 	bl	80130d0 <_Balloc>
 8011f00:	4682      	mov	sl, r0
 8011f02:	2800      	cmp	r0, #0
 8011f04:	d142      	bne.n	8011f8c <_dtoa_r+0x2f4>
 8011f06:	4b1e      	ldr	r3, [pc, #120]	@ (8011f80 <_dtoa_r+0x2e8>)
 8011f08:	4602      	mov	r2, r0
 8011f0a:	f240 11af 	movw	r1, #431	@ 0x1af
 8011f0e:	e6da      	b.n	8011cc6 <_dtoa_r+0x2e>
 8011f10:	2300      	movs	r3, #0
 8011f12:	e7e3      	b.n	8011edc <_dtoa_r+0x244>
 8011f14:	2300      	movs	r3, #0
 8011f16:	e7d5      	b.n	8011ec4 <_dtoa_r+0x22c>
 8011f18:	2401      	movs	r4, #1
 8011f1a:	2300      	movs	r3, #0
 8011f1c:	9307      	str	r3, [sp, #28]
 8011f1e:	9409      	str	r4, [sp, #36]	@ 0x24
 8011f20:	f04f 3bff 	mov.w	fp, #4294967295
 8011f24:	2200      	movs	r2, #0
 8011f26:	f8cd b00c 	str.w	fp, [sp, #12]
 8011f2a:	2312      	movs	r3, #18
 8011f2c:	920c      	str	r2, [sp, #48]	@ 0x30
 8011f2e:	e7db      	b.n	8011ee8 <_dtoa_r+0x250>
 8011f30:	2301      	movs	r3, #1
 8011f32:	9309      	str	r3, [sp, #36]	@ 0x24
 8011f34:	e7f4      	b.n	8011f20 <_dtoa_r+0x288>
 8011f36:	f04f 0b01 	mov.w	fp, #1
 8011f3a:	f8cd b00c 	str.w	fp, [sp, #12]
 8011f3e:	465b      	mov	r3, fp
 8011f40:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8011f44:	e7d0      	b.n	8011ee8 <_dtoa_r+0x250>
 8011f46:	3101      	adds	r1, #1
 8011f48:	0052      	lsls	r2, r2, #1
 8011f4a:	e7d1      	b.n	8011ef0 <_dtoa_r+0x258>
 8011f4c:	f3af 8000 	nop.w
 8011f50:	636f4361 	.word	0x636f4361
 8011f54:	3fd287a7 	.word	0x3fd287a7
 8011f58:	8b60c8b3 	.word	0x8b60c8b3
 8011f5c:	3fc68a28 	.word	0x3fc68a28
 8011f60:	509f79fb 	.word	0x509f79fb
 8011f64:	3fd34413 	.word	0x3fd34413
 8011f68:	08015ed0 	.word	0x08015ed0
 8011f6c:	08015ee7 	.word	0x08015ee7
 8011f70:	7ff00000 	.word	0x7ff00000
 8011f74:	08015e93 	.word	0x08015e93
 8011f78:	3ff80000 	.word	0x3ff80000
 8011f7c:	080161e0 	.word	0x080161e0
 8011f80:	08015f3f 	.word	0x08015f3f
 8011f84:	08015ecc 	.word	0x08015ecc
 8011f88:	08015e92 	.word	0x08015e92
 8011f8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011f90:	6018      	str	r0, [r3, #0]
 8011f92:	9b03      	ldr	r3, [sp, #12]
 8011f94:	2b0e      	cmp	r3, #14
 8011f96:	f200 80a1 	bhi.w	80120dc <_dtoa_r+0x444>
 8011f9a:	2c00      	cmp	r4, #0
 8011f9c:	f000 809e 	beq.w	80120dc <_dtoa_r+0x444>
 8011fa0:	2f00      	cmp	r7, #0
 8011fa2:	dd33      	ble.n	801200c <_dtoa_r+0x374>
 8011fa4:	4b9c      	ldr	r3, [pc, #624]	@ (8012218 <_dtoa_r+0x580>)
 8011fa6:	f007 020f 	and.w	r2, r7, #15
 8011faa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011fae:	ed93 7b00 	vldr	d7, [r3]
 8011fb2:	05f8      	lsls	r0, r7, #23
 8011fb4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8011fb8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8011fbc:	d516      	bpl.n	8011fec <_dtoa_r+0x354>
 8011fbe:	4b97      	ldr	r3, [pc, #604]	@ (801221c <_dtoa_r+0x584>)
 8011fc0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011fc4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011fc8:	f7ee fc70 	bl	80008ac <__aeabi_ddiv>
 8011fcc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011fd0:	f004 040f 	and.w	r4, r4, #15
 8011fd4:	2603      	movs	r6, #3
 8011fd6:	4d91      	ldr	r5, [pc, #580]	@ (801221c <_dtoa_r+0x584>)
 8011fd8:	b954      	cbnz	r4, 8011ff0 <_dtoa_r+0x358>
 8011fda:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011fde:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011fe2:	f7ee fc63 	bl	80008ac <__aeabi_ddiv>
 8011fe6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011fea:	e028      	b.n	801203e <_dtoa_r+0x3a6>
 8011fec:	2602      	movs	r6, #2
 8011fee:	e7f2      	b.n	8011fd6 <_dtoa_r+0x33e>
 8011ff0:	07e1      	lsls	r1, r4, #31
 8011ff2:	d508      	bpl.n	8012006 <_dtoa_r+0x36e>
 8011ff4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011ff8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011ffc:	f7ee fb2c 	bl	8000658 <__aeabi_dmul>
 8012000:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012004:	3601      	adds	r6, #1
 8012006:	1064      	asrs	r4, r4, #1
 8012008:	3508      	adds	r5, #8
 801200a:	e7e5      	b.n	8011fd8 <_dtoa_r+0x340>
 801200c:	f000 80af 	beq.w	801216e <_dtoa_r+0x4d6>
 8012010:	427c      	negs	r4, r7
 8012012:	4b81      	ldr	r3, [pc, #516]	@ (8012218 <_dtoa_r+0x580>)
 8012014:	4d81      	ldr	r5, [pc, #516]	@ (801221c <_dtoa_r+0x584>)
 8012016:	f004 020f 	and.w	r2, r4, #15
 801201a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801201e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012022:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012026:	f7ee fb17 	bl	8000658 <__aeabi_dmul>
 801202a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801202e:	1124      	asrs	r4, r4, #4
 8012030:	2300      	movs	r3, #0
 8012032:	2602      	movs	r6, #2
 8012034:	2c00      	cmp	r4, #0
 8012036:	f040 808f 	bne.w	8012158 <_dtoa_r+0x4c0>
 801203a:	2b00      	cmp	r3, #0
 801203c:	d1d3      	bne.n	8011fe6 <_dtoa_r+0x34e>
 801203e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012040:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012044:	2b00      	cmp	r3, #0
 8012046:	f000 8094 	beq.w	8012172 <_dtoa_r+0x4da>
 801204a:	4b75      	ldr	r3, [pc, #468]	@ (8012220 <_dtoa_r+0x588>)
 801204c:	2200      	movs	r2, #0
 801204e:	4620      	mov	r0, r4
 8012050:	4629      	mov	r1, r5
 8012052:	f7ee fd73 	bl	8000b3c <__aeabi_dcmplt>
 8012056:	2800      	cmp	r0, #0
 8012058:	f000 808b 	beq.w	8012172 <_dtoa_r+0x4da>
 801205c:	9b03      	ldr	r3, [sp, #12]
 801205e:	2b00      	cmp	r3, #0
 8012060:	f000 8087 	beq.w	8012172 <_dtoa_r+0x4da>
 8012064:	f1bb 0f00 	cmp.w	fp, #0
 8012068:	dd34      	ble.n	80120d4 <_dtoa_r+0x43c>
 801206a:	4620      	mov	r0, r4
 801206c:	4b6d      	ldr	r3, [pc, #436]	@ (8012224 <_dtoa_r+0x58c>)
 801206e:	2200      	movs	r2, #0
 8012070:	4629      	mov	r1, r5
 8012072:	f7ee faf1 	bl	8000658 <__aeabi_dmul>
 8012076:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801207a:	f107 38ff 	add.w	r8, r7, #4294967295
 801207e:	3601      	adds	r6, #1
 8012080:	465c      	mov	r4, fp
 8012082:	4630      	mov	r0, r6
 8012084:	f7ee fa7e 	bl	8000584 <__aeabi_i2d>
 8012088:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801208c:	f7ee fae4 	bl	8000658 <__aeabi_dmul>
 8012090:	4b65      	ldr	r3, [pc, #404]	@ (8012228 <_dtoa_r+0x590>)
 8012092:	2200      	movs	r2, #0
 8012094:	f7ee f92a 	bl	80002ec <__adddf3>
 8012098:	4605      	mov	r5, r0
 801209a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801209e:	2c00      	cmp	r4, #0
 80120a0:	d16a      	bne.n	8012178 <_dtoa_r+0x4e0>
 80120a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80120a6:	4b61      	ldr	r3, [pc, #388]	@ (801222c <_dtoa_r+0x594>)
 80120a8:	2200      	movs	r2, #0
 80120aa:	f7ee f91d 	bl	80002e8 <__aeabi_dsub>
 80120ae:	4602      	mov	r2, r0
 80120b0:	460b      	mov	r3, r1
 80120b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80120b6:	462a      	mov	r2, r5
 80120b8:	4633      	mov	r3, r6
 80120ba:	f7ee fd5d 	bl	8000b78 <__aeabi_dcmpgt>
 80120be:	2800      	cmp	r0, #0
 80120c0:	f040 8298 	bne.w	80125f4 <_dtoa_r+0x95c>
 80120c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80120c8:	462a      	mov	r2, r5
 80120ca:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80120ce:	f7ee fd35 	bl	8000b3c <__aeabi_dcmplt>
 80120d2:	bb38      	cbnz	r0, 8012124 <_dtoa_r+0x48c>
 80120d4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80120d8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80120dc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80120de:	2b00      	cmp	r3, #0
 80120e0:	f2c0 8157 	blt.w	8012392 <_dtoa_r+0x6fa>
 80120e4:	2f0e      	cmp	r7, #14
 80120e6:	f300 8154 	bgt.w	8012392 <_dtoa_r+0x6fa>
 80120ea:	4b4b      	ldr	r3, [pc, #300]	@ (8012218 <_dtoa_r+0x580>)
 80120ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80120f0:	ed93 7b00 	vldr	d7, [r3]
 80120f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80120f6:	2b00      	cmp	r3, #0
 80120f8:	ed8d 7b00 	vstr	d7, [sp]
 80120fc:	f280 80e5 	bge.w	80122ca <_dtoa_r+0x632>
 8012100:	9b03      	ldr	r3, [sp, #12]
 8012102:	2b00      	cmp	r3, #0
 8012104:	f300 80e1 	bgt.w	80122ca <_dtoa_r+0x632>
 8012108:	d10c      	bne.n	8012124 <_dtoa_r+0x48c>
 801210a:	4b48      	ldr	r3, [pc, #288]	@ (801222c <_dtoa_r+0x594>)
 801210c:	2200      	movs	r2, #0
 801210e:	ec51 0b17 	vmov	r0, r1, d7
 8012112:	f7ee faa1 	bl	8000658 <__aeabi_dmul>
 8012116:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801211a:	f7ee fd23 	bl	8000b64 <__aeabi_dcmpge>
 801211e:	2800      	cmp	r0, #0
 8012120:	f000 8266 	beq.w	80125f0 <_dtoa_r+0x958>
 8012124:	2400      	movs	r4, #0
 8012126:	4625      	mov	r5, r4
 8012128:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801212a:	4656      	mov	r6, sl
 801212c:	ea6f 0803 	mvn.w	r8, r3
 8012130:	2700      	movs	r7, #0
 8012132:	4621      	mov	r1, r4
 8012134:	4648      	mov	r0, r9
 8012136:	f001 f80b 	bl	8013150 <_Bfree>
 801213a:	2d00      	cmp	r5, #0
 801213c:	f000 80bd 	beq.w	80122ba <_dtoa_r+0x622>
 8012140:	b12f      	cbz	r7, 801214e <_dtoa_r+0x4b6>
 8012142:	42af      	cmp	r7, r5
 8012144:	d003      	beq.n	801214e <_dtoa_r+0x4b6>
 8012146:	4639      	mov	r1, r7
 8012148:	4648      	mov	r0, r9
 801214a:	f001 f801 	bl	8013150 <_Bfree>
 801214e:	4629      	mov	r1, r5
 8012150:	4648      	mov	r0, r9
 8012152:	f000 fffd 	bl	8013150 <_Bfree>
 8012156:	e0b0      	b.n	80122ba <_dtoa_r+0x622>
 8012158:	07e2      	lsls	r2, r4, #31
 801215a:	d505      	bpl.n	8012168 <_dtoa_r+0x4d0>
 801215c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012160:	f7ee fa7a 	bl	8000658 <__aeabi_dmul>
 8012164:	3601      	adds	r6, #1
 8012166:	2301      	movs	r3, #1
 8012168:	1064      	asrs	r4, r4, #1
 801216a:	3508      	adds	r5, #8
 801216c:	e762      	b.n	8012034 <_dtoa_r+0x39c>
 801216e:	2602      	movs	r6, #2
 8012170:	e765      	b.n	801203e <_dtoa_r+0x3a6>
 8012172:	9c03      	ldr	r4, [sp, #12]
 8012174:	46b8      	mov	r8, r7
 8012176:	e784      	b.n	8012082 <_dtoa_r+0x3ea>
 8012178:	4b27      	ldr	r3, [pc, #156]	@ (8012218 <_dtoa_r+0x580>)
 801217a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801217c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012180:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012184:	4454      	add	r4, sl
 8012186:	2900      	cmp	r1, #0
 8012188:	d054      	beq.n	8012234 <_dtoa_r+0x59c>
 801218a:	4929      	ldr	r1, [pc, #164]	@ (8012230 <_dtoa_r+0x598>)
 801218c:	2000      	movs	r0, #0
 801218e:	f7ee fb8d 	bl	80008ac <__aeabi_ddiv>
 8012192:	4633      	mov	r3, r6
 8012194:	462a      	mov	r2, r5
 8012196:	f7ee f8a7 	bl	80002e8 <__aeabi_dsub>
 801219a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801219e:	4656      	mov	r6, sl
 80121a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80121a4:	f7ee fd08 	bl	8000bb8 <__aeabi_d2iz>
 80121a8:	4605      	mov	r5, r0
 80121aa:	f7ee f9eb 	bl	8000584 <__aeabi_i2d>
 80121ae:	4602      	mov	r2, r0
 80121b0:	460b      	mov	r3, r1
 80121b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80121b6:	f7ee f897 	bl	80002e8 <__aeabi_dsub>
 80121ba:	3530      	adds	r5, #48	@ 0x30
 80121bc:	4602      	mov	r2, r0
 80121be:	460b      	mov	r3, r1
 80121c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80121c4:	f806 5b01 	strb.w	r5, [r6], #1
 80121c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80121cc:	f7ee fcb6 	bl	8000b3c <__aeabi_dcmplt>
 80121d0:	2800      	cmp	r0, #0
 80121d2:	d172      	bne.n	80122ba <_dtoa_r+0x622>
 80121d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80121d8:	4911      	ldr	r1, [pc, #68]	@ (8012220 <_dtoa_r+0x588>)
 80121da:	2000      	movs	r0, #0
 80121dc:	f7ee f884 	bl	80002e8 <__aeabi_dsub>
 80121e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80121e4:	f7ee fcaa 	bl	8000b3c <__aeabi_dcmplt>
 80121e8:	2800      	cmp	r0, #0
 80121ea:	f040 80b4 	bne.w	8012356 <_dtoa_r+0x6be>
 80121ee:	42a6      	cmp	r6, r4
 80121f0:	f43f af70 	beq.w	80120d4 <_dtoa_r+0x43c>
 80121f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80121f8:	4b0a      	ldr	r3, [pc, #40]	@ (8012224 <_dtoa_r+0x58c>)
 80121fa:	2200      	movs	r2, #0
 80121fc:	f7ee fa2c 	bl	8000658 <__aeabi_dmul>
 8012200:	4b08      	ldr	r3, [pc, #32]	@ (8012224 <_dtoa_r+0x58c>)
 8012202:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012206:	2200      	movs	r2, #0
 8012208:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801220c:	f7ee fa24 	bl	8000658 <__aeabi_dmul>
 8012210:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012214:	e7c4      	b.n	80121a0 <_dtoa_r+0x508>
 8012216:	bf00      	nop
 8012218:	080161e0 	.word	0x080161e0
 801221c:	080161b8 	.word	0x080161b8
 8012220:	3ff00000 	.word	0x3ff00000
 8012224:	40240000 	.word	0x40240000
 8012228:	401c0000 	.word	0x401c0000
 801222c:	40140000 	.word	0x40140000
 8012230:	3fe00000 	.word	0x3fe00000
 8012234:	4631      	mov	r1, r6
 8012236:	4628      	mov	r0, r5
 8012238:	f7ee fa0e 	bl	8000658 <__aeabi_dmul>
 801223c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012240:	9413      	str	r4, [sp, #76]	@ 0x4c
 8012242:	4656      	mov	r6, sl
 8012244:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012248:	f7ee fcb6 	bl	8000bb8 <__aeabi_d2iz>
 801224c:	4605      	mov	r5, r0
 801224e:	f7ee f999 	bl	8000584 <__aeabi_i2d>
 8012252:	4602      	mov	r2, r0
 8012254:	460b      	mov	r3, r1
 8012256:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801225a:	f7ee f845 	bl	80002e8 <__aeabi_dsub>
 801225e:	3530      	adds	r5, #48	@ 0x30
 8012260:	f806 5b01 	strb.w	r5, [r6], #1
 8012264:	4602      	mov	r2, r0
 8012266:	460b      	mov	r3, r1
 8012268:	42a6      	cmp	r6, r4
 801226a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801226e:	f04f 0200 	mov.w	r2, #0
 8012272:	d124      	bne.n	80122be <_dtoa_r+0x626>
 8012274:	4baf      	ldr	r3, [pc, #700]	@ (8012534 <_dtoa_r+0x89c>)
 8012276:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801227a:	f7ee f837 	bl	80002ec <__adddf3>
 801227e:	4602      	mov	r2, r0
 8012280:	460b      	mov	r3, r1
 8012282:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012286:	f7ee fc77 	bl	8000b78 <__aeabi_dcmpgt>
 801228a:	2800      	cmp	r0, #0
 801228c:	d163      	bne.n	8012356 <_dtoa_r+0x6be>
 801228e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012292:	49a8      	ldr	r1, [pc, #672]	@ (8012534 <_dtoa_r+0x89c>)
 8012294:	2000      	movs	r0, #0
 8012296:	f7ee f827 	bl	80002e8 <__aeabi_dsub>
 801229a:	4602      	mov	r2, r0
 801229c:	460b      	mov	r3, r1
 801229e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80122a2:	f7ee fc4b 	bl	8000b3c <__aeabi_dcmplt>
 80122a6:	2800      	cmp	r0, #0
 80122a8:	f43f af14 	beq.w	80120d4 <_dtoa_r+0x43c>
 80122ac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80122ae:	1e73      	subs	r3, r6, #1
 80122b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80122b2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80122b6:	2b30      	cmp	r3, #48	@ 0x30
 80122b8:	d0f8      	beq.n	80122ac <_dtoa_r+0x614>
 80122ba:	4647      	mov	r7, r8
 80122bc:	e03b      	b.n	8012336 <_dtoa_r+0x69e>
 80122be:	4b9e      	ldr	r3, [pc, #632]	@ (8012538 <_dtoa_r+0x8a0>)
 80122c0:	f7ee f9ca 	bl	8000658 <__aeabi_dmul>
 80122c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80122c8:	e7bc      	b.n	8012244 <_dtoa_r+0x5ac>
 80122ca:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80122ce:	4656      	mov	r6, sl
 80122d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80122d4:	4620      	mov	r0, r4
 80122d6:	4629      	mov	r1, r5
 80122d8:	f7ee fae8 	bl	80008ac <__aeabi_ddiv>
 80122dc:	f7ee fc6c 	bl	8000bb8 <__aeabi_d2iz>
 80122e0:	4680      	mov	r8, r0
 80122e2:	f7ee f94f 	bl	8000584 <__aeabi_i2d>
 80122e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80122ea:	f7ee f9b5 	bl	8000658 <__aeabi_dmul>
 80122ee:	4602      	mov	r2, r0
 80122f0:	460b      	mov	r3, r1
 80122f2:	4620      	mov	r0, r4
 80122f4:	4629      	mov	r1, r5
 80122f6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80122fa:	f7ed fff5 	bl	80002e8 <__aeabi_dsub>
 80122fe:	f806 4b01 	strb.w	r4, [r6], #1
 8012302:	9d03      	ldr	r5, [sp, #12]
 8012304:	eba6 040a 	sub.w	r4, r6, sl
 8012308:	42a5      	cmp	r5, r4
 801230a:	4602      	mov	r2, r0
 801230c:	460b      	mov	r3, r1
 801230e:	d133      	bne.n	8012378 <_dtoa_r+0x6e0>
 8012310:	f7ed ffec 	bl	80002ec <__adddf3>
 8012314:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012318:	4604      	mov	r4, r0
 801231a:	460d      	mov	r5, r1
 801231c:	f7ee fc2c 	bl	8000b78 <__aeabi_dcmpgt>
 8012320:	b9c0      	cbnz	r0, 8012354 <_dtoa_r+0x6bc>
 8012322:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012326:	4620      	mov	r0, r4
 8012328:	4629      	mov	r1, r5
 801232a:	f7ee fbfd 	bl	8000b28 <__aeabi_dcmpeq>
 801232e:	b110      	cbz	r0, 8012336 <_dtoa_r+0x69e>
 8012330:	f018 0f01 	tst.w	r8, #1
 8012334:	d10e      	bne.n	8012354 <_dtoa_r+0x6bc>
 8012336:	9902      	ldr	r1, [sp, #8]
 8012338:	4648      	mov	r0, r9
 801233a:	f000 ff09 	bl	8013150 <_Bfree>
 801233e:	2300      	movs	r3, #0
 8012340:	7033      	strb	r3, [r6, #0]
 8012342:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012344:	3701      	adds	r7, #1
 8012346:	601f      	str	r7, [r3, #0]
 8012348:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801234a:	2b00      	cmp	r3, #0
 801234c:	f000 824b 	beq.w	80127e6 <_dtoa_r+0xb4e>
 8012350:	601e      	str	r6, [r3, #0]
 8012352:	e248      	b.n	80127e6 <_dtoa_r+0xb4e>
 8012354:	46b8      	mov	r8, r7
 8012356:	4633      	mov	r3, r6
 8012358:	461e      	mov	r6, r3
 801235a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801235e:	2a39      	cmp	r2, #57	@ 0x39
 8012360:	d106      	bne.n	8012370 <_dtoa_r+0x6d8>
 8012362:	459a      	cmp	sl, r3
 8012364:	d1f8      	bne.n	8012358 <_dtoa_r+0x6c0>
 8012366:	2230      	movs	r2, #48	@ 0x30
 8012368:	f108 0801 	add.w	r8, r8, #1
 801236c:	f88a 2000 	strb.w	r2, [sl]
 8012370:	781a      	ldrb	r2, [r3, #0]
 8012372:	3201      	adds	r2, #1
 8012374:	701a      	strb	r2, [r3, #0]
 8012376:	e7a0      	b.n	80122ba <_dtoa_r+0x622>
 8012378:	4b6f      	ldr	r3, [pc, #444]	@ (8012538 <_dtoa_r+0x8a0>)
 801237a:	2200      	movs	r2, #0
 801237c:	f7ee f96c 	bl	8000658 <__aeabi_dmul>
 8012380:	2200      	movs	r2, #0
 8012382:	2300      	movs	r3, #0
 8012384:	4604      	mov	r4, r0
 8012386:	460d      	mov	r5, r1
 8012388:	f7ee fbce 	bl	8000b28 <__aeabi_dcmpeq>
 801238c:	2800      	cmp	r0, #0
 801238e:	d09f      	beq.n	80122d0 <_dtoa_r+0x638>
 8012390:	e7d1      	b.n	8012336 <_dtoa_r+0x69e>
 8012392:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012394:	2a00      	cmp	r2, #0
 8012396:	f000 80ea 	beq.w	801256e <_dtoa_r+0x8d6>
 801239a:	9a07      	ldr	r2, [sp, #28]
 801239c:	2a01      	cmp	r2, #1
 801239e:	f300 80cd 	bgt.w	801253c <_dtoa_r+0x8a4>
 80123a2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80123a4:	2a00      	cmp	r2, #0
 80123a6:	f000 80c1 	beq.w	801252c <_dtoa_r+0x894>
 80123aa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80123ae:	9c08      	ldr	r4, [sp, #32]
 80123b0:	9e00      	ldr	r6, [sp, #0]
 80123b2:	9a00      	ldr	r2, [sp, #0]
 80123b4:	441a      	add	r2, r3
 80123b6:	9200      	str	r2, [sp, #0]
 80123b8:	9a06      	ldr	r2, [sp, #24]
 80123ba:	2101      	movs	r1, #1
 80123bc:	441a      	add	r2, r3
 80123be:	4648      	mov	r0, r9
 80123c0:	9206      	str	r2, [sp, #24]
 80123c2:	f000 ffc3 	bl	801334c <__i2b>
 80123c6:	4605      	mov	r5, r0
 80123c8:	b166      	cbz	r6, 80123e4 <_dtoa_r+0x74c>
 80123ca:	9b06      	ldr	r3, [sp, #24]
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	dd09      	ble.n	80123e4 <_dtoa_r+0x74c>
 80123d0:	42b3      	cmp	r3, r6
 80123d2:	9a00      	ldr	r2, [sp, #0]
 80123d4:	bfa8      	it	ge
 80123d6:	4633      	movge	r3, r6
 80123d8:	1ad2      	subs	r2, r2, r3
 80123da:	9200      	str	r2, [sp, #0]
 80123dc:	9a06      	ldr	r2, [sp, #24]
 80123de:	1af6      	subs	r6, r6, r3
 80123e0:	1ad3      	subs	r3, r2, r3
 80123e2:	9306      	str	r3, [sp, #24]
 80123e4:	9b08      	ldr	r3, [sp, #32]
 80123e6:	b30b      	cbz	r3, 801242c <_dtoa_r+0x794>
 80123e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80123ea:	2b00      	cmp	r3, #0
 80123ec:	f000 80c6 	beq.w	801257c <_dtoa_r+0x8e4>
 80123f0:	2c00      	cmp	r4, #0
 80123f2:	f000 80c0 	beq.w	8012576 <_dtoa_r+0x8de>
 80123f6:	4629      	mov	r1, r5
 80123f8:	4622      	mov	r2, r4
 80123fa:	4648      	mov	r0, r9
 80123fc:	f001 f85e 	bl	80134bc <__pow5mult>
 8012400:	9a02      	ldr	r2, [sp, #8]
 8012402:	4601      	mov	r1, r0
 8012404:	4605      	mov	r5, r0
 8012406:	4648      	mov	r0, r9
 8012408:	f000 ffb6 	bl	8013378 <__multiply>
 801240c:	9902      	ldr	r1, [sp, #8]
 801240e:	4680      	mov	r8, r0
 8012410:	4648      	mov	r0, r9
 8012412:	f000 fe9d 	bl	8013150 <_Bfree>
 8012416:	9b08      	ldr	r3, [sp, #32]
 8012418:	1b1b      	subs	r3, r3, r4
 801241a:	9308      	str	r3, [sp, #32]
 801241c:	f000 80b1 	beq.w	8012582 <_dtoa_r+0x8ea>
 8012420:	9a08      	ldr	r2, [sp, #32]
 8012422:	4641      	mov	r1, r8
 8012424:	4648      	mov	r0, r9
 8012426:	f001 f849 	bl	80134bc <__pow5mult>
 801242a:	9002      	str	r0, [sp, #8]
 801242c:	2101      	movs	r1, #1
 801242e:	4648      	mov	r0, r9
 8012430:	f000 ff8c 	bl	801334c <__i2b>
 8012434:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012436:	4604      	mov	r4, r0
 8012438:	2b00      	cmp	r3, #0
 801243a:	f000 81d8 	beq.w	80127ee <_dtoa_r+0xb56>
 801243e:	461a      	mov	r2, r3
 8012440:	4601      	mov	r1, r0
 8012442:	4648      	mov	r0, r9
 8012444:	f001 f83a 	bl	80134bc <__pow5mult>
 8012448:	9b07      	ldr	r3, [sp, #28]
 801244a:	2b01      	cmp	r3, #1
 801244c:	4604      	mov	r4, r0
 801244e:	f300 809f 	bgt.w	8012590 <_dtoa_r+0x8f8>
 8012452:	9b04      	ldr	r3, [sp, #16]
 8012454:	2b00      	cmp	r3, #0
 8012456:	f040 8097 	bne.w	8012588 <_dtoa_r+0x8f0>
 801245a:	9b05      	ldr	r3, [sp, #20]
 801245c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012460:	2b00      	cmp	r3, #0
 8012462:	f040 8093 	bne.w	801258c <_dtoa_r+0x8f4>
 8012466:	9b05      	ldr	r3, [sp, #20]
 8012468:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801246c:	0d1b      	lsrs	r3, r3, #20
 801246e:	051b      	lsls	r3, r3, #20
 8012470:	b133      	cbz	r3, 8012480 <_dtoa_r+0x7e8>
 8012472:	9b00      	ldr	r3, [sp, #0]
 8012474:	3301      	adds	r3, #1
 8012476:	9300      	str	r3, [sp, #0]
 8012478:	9b06      	ldr	r3, [sp, #24]
 801247a:	3301      	adds	r3, #1
 801247c:	9306      	str	r3, [sp, #24]
 801247e:	2301      	movs	r3, #1
 8012480:	9308      	str	r3, [sp, #32]
 8012482:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012484:	2b00      	cmp	r3, #0
 8012486:	f000 81b8 	beq.w	80127fa <_dtoa_r+0xb62>
 801248a:	6923      	ldr	r3, [r4, #16]
 801248c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012490:	6918      	ldr	r0, [r3, #16]
 8012492:	f000 ff0f 	bl	80132b4 <__hi0bits>
 8012496:	f1c0 0020 	rsb	r0, r0, #32
 801249a:	9b06      	ldr	r3, [sp, #24]
 801249c:	4418      	add	r0, r3
 801249e:	f010 001f 	ands.w	r0, r0, #31
 80124a2:	f000 8082 	beq.w	80125aa <_dtoa_r+0x912>
 80124a6:	f1c0 0320 	rsb	r3, r0, #32
 80124aa:	2b04      	cmp	r3, #4
 80124ac:	dd73      	ble.n	8012596 <_dtoa_r+0x8fe>
 80124ae:	9b00      	ldr	r3, [sp, #0]
 80124b0:	f1c0 001c 	rsb	r0, r0, #28
 80124b4:	4403      	add	r3, r0
 80124b6:	9300      	str	r3, [sp, #0]
 80124b8:	9b06      	ldr	r3, [sp, #24]
 80124ba:	4403      	add	r3, r0
 80124bc:	4406      	add	r6, r0
 80124be:	9306      	str	r3, [sp, #24]
 80124c0:	9b00      	ldr	r3, [sp, #0]
 80124c2:	2b00      	cmp	r3, #0
 80124c4:	dd05      	ble.n	80124d2 <_dtoa_r+0x83a>
 80124c6:	9902      	ldr	r1, [sp, #8]
 80124c8:	461a      	mov	r2, r3
 80124ca:	4648      	mov	r0, r9
 80124cc:	f001 f850 	bl	8013570 <__lshift>
 80124d0:	9002      	str	r0, [sp, #8]
 80124d2:	9b06      	ldr	r3, [sp, #24]
 80124d4:	2b00      	cmp	r3, #0
 80124d6:	dd05      	ble.n	80124e4 <_dtoa_r+0x84c>
 80124d8:	4621      	mov	r1, r4
 80124da:	461a      	mov	r2, r3
 80124dc:	4648      	mov	r0, r9
 80124de:	f001 f847 	bl	8013570 <__lshift>
 80124e2:	4604      	mov	r4, r0
 80124e4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80124e6:	2b00      	cmp	r3, #0
 80124e8:	d061      	beq.n	80125ae <_dtoa_r+0x916>
 80124ea:	9802      	ldr	r0, [sp, #8]
 80124ec:	4621      	mov	r1, r4
 80124ee:	f001 f8ab 	bl	8013648 <__mcmp>
 80124f2:	2800      	cmp	r0, #0
 80124f4:	da5b      	bge.n	80125ae <_dtoa_r+0x916>
 80124f6:	2300      	movs	r3, #0
 80124f8:	9902      	ldr	r1, [sp, #8]
 80124fa:	220a      	movs	r2, #10
 80124fc:	4648      	mov	r0, r9
 80124fe:	f000 fe49 	bl	8013194 <__multadd>
 8012502:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012504:	9002      	str	r0, [sp, #8]
 8012506:	f107 38ff 	add.w	r8, r7, #4294967295
 801250a:	2b00      	cmp	r3, #0
 801250c:	f000 8177 	beq.w	80127fe <_dtoa_r+0xb66>
 8012510:	4629      	mov	r1, r5
 8012512:	2300      	movs	r3, #0
 8012514:	220a      	movs	r2, #10
 8012516:	4648      	mov	r0, r9
 8012518:	f000 fe3c 	bl	8013194 <__multadd>
 801251c:	f1bb 0f00 	cmp.w	fp, #0
 8012520:	4605      	mov	r5, r0
 8012522:	dc6f      	bgt.n	8012604 <_dtoa_r+0x96c>
 8012524:	9b07      	ldr	r3, [sp, #28]
 8012526:	2b02      	cmp	r3, #2
 8012528:	dc49      	bgt.n	80125be <_dtoa_r+0x926>
 801252a:	e06b      	b.n	8012604 <_dtoa_r+0x96c>
 801252c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801252e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8012532:	e73c      	b.n	80123ae <_dtoa_r+0x716>
 8012534:	3fe00000 	.word	0x3fe00000
 8012538:	40240000 	.word	0x40240000
 801253c:	9b03      	ldr	r3, [sp, #12]
 801253e:	1e5c      	subs	r4, r3, #1
 8012540:	9b08      	ldr	r3, [sp, #32]
 8012542:	42a3      	cmp	r3, r4
 8012544:	db09      	blt.n	801255a <_dtoa_r+0x8c2>
 8012546:	1b1c      	subs	r4, r3, r4
 8012548:	9b03      	ldr	r3, [sp, #12]
 801254a:	2b00      	cmp	r3, #0
 801254c:	f6bf af30 	bge.w	80123b0 <_dtoa_r+0x718>
 8012550:	9b00      	ldr	r3, [sp, #0]
 8012552:	9a03      	ldr	r2, [sp, #12]
 8012554:	1a9e      	subs	r6, r3, r2
 8012556:	2300      	movs	r3, #0
 8012558:	e72b      	b.n	80123b2 <_dtoa_r+0x71a>
 801255a:	9b08      	ldr	r3, [sp, #32]
 801255c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801255e:	9408      	str	r4, [sp, #32]
 8012560:	1ae3      	subs	r3, r4, r3
 8012562:	441a      	add	r2, r3
 8012564:	9e00      	ldr	r6, [sp, #0]
 8012566:	9b03      	ldr	r3, [sp, #12]
 8012568:	920d      	str	r2, [sp, #52]	@ 0x34
 801256a:	2400      	movs	r4, #0
 801256c:	e721      	b.n	80123b2 <_dtoa_r+0x71a>
 801256e:	9c08      	ldr	r4, [sp, #32]
 8012570:	9e00      	ldr	r6, [sp, #0]
 8012572:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8012574:	e728      	b.n	80123c8 <_dtoa_r+0x730>
 8012576:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801257a:	e751      	b.n	8012420 <_dtoa_r+0x788>
 801257c:	9a08      	ldr	r2, [sp, #32]
 801257e:	9902      	ldr	r1, [sp, #8]
 8012580:	e750      	b.n	8012424 <_dtoa_r+0x78c>
 8012582:	f8cd 8008 	str.w	r8, [sp, #8]
 8012586:	e751      	b.n	801242c <_dtoa_r+0x794>
 8012588:	2300      	movs	r3, #0
 801258a:	e779      	b.n	8012480 <_dtoa_r+0x7e8>
 801258c:	9b04      	ldr	r3, [sp, #16]
 801258e:	e777      	b.n	8012480 <_dtoa_r+0x7e8>
 8012590:	2300      	movs	r3, #0
 8012592:	9308      	str	r3, [sp, #32]
 8012594:	e779      	b.n	801248a <_dtoa_r+0x7f2>
 8012596:	d093      	beq.n	80124c0 <_dtoa_r+0x828>
 8012598:	9a00      	ldr	r2, [sp, #0]
 801259a:	331c      	adds	r3, #28
 801259c:	441a      	add	r2, r3
 801259e:	9200      	str	r2, [sp, #0]
 80125a0:	9a06      	ldr	r2, [sp, #24]
 80125a2:	441a      	add	r2, r3
 80125a4:	441e      	add	r6, r3
 80125a6:	9206      	str	r2, [sp, #24]
 80125a8:	e78a      	b.n	80124c0 <_dtoa_r+0x828>
 80125aa:	4603      	mov	r3, r0
 80125ac:	e7f4      	b.n	8012598 <_dtoa_r+0x900>
 80125ae:	9b03      	ldr	r3, [sp, #12]
 80125b0:	2b00      	cmp	r3, #0
 80125b2:	46b8      	mov	r8, r7
 80125b4:	dc20      	bgt.n	80125f8 <_dtoa_r+0x960>
 80125b6:	469b      	mov	fp, r3
 80125b8:	9b07      	ldr	r3, [sp, #28]
 80125ba:	2b02      	cmp	r3, #2
 80125bc:	dd1e      	ble.n	80125fc <_dtoa_r+0x964>
 80125be:	f1bb 0f00 	cmp.w	fp, #0
 80125c2:	f47f adb1 	bne.w	8012128 <_dtoa_r+0x490>
 80125c6:	4621      	mov	r1, r4
 80125c8:	465b      	mov	r3, fp
 80125ca:	2205      	movs	r2, #5
 80125cc:	4648      	mov	r0, r9
 80125ce:	f000 fde1 	bl	8013194 <__multadd>
 80125d2:	4601      	mov	r1, r0
 80125d4:	4604      	mov	r4, r0
 80125d6:	9802      	ldr	r0, [sp, #8]
 80125d8:	f001 f836 	bl	8013648 <__mcmp>
 80125dc:	2800      	cmp	r0, #0
 80125de:	f77f ada3 	ble.w	8012128 <_dtoa_r+0x490>
 80125e2:	4656      	mov	r6, sl
 80125e4:	2331      	movs	r3, #49	@ 0x31
 80125e6:	f806 3b01 	strb.w	r3, [r6], #1
 80125ea:	f108 0801 	add.w	r8, r8, #1
 80125ee:	e59f      	b.n	8012130 <_dtoa_r+0x498>
 80125f0:	9c03      	ldr	r4, [sp, #12]
 80125f2:	46b8      	mov	r8, r7
 80125f4:	4625      	mov	r5, r4
 80125f6:	e7f4      	b.n	80125e2 <_dtoa_r+0x94a>
 80125f8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80125fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80125fe:	2b00      	cmp	r3, #0
 8012600:	f000 8101 	beq.w	8012806 <_dtoa_r+0xb6e>
 8012604:	2e00      	cmp	r6, #0
 8012606:	dd05      	ble.n	8012614 <_dtoa_r+0x97c>
 8012608:	4629      	mov	r1, r5
 801260a:	4632      	mov	r2, r6
 801260c:	4648      	mov	r0, r9
 801260e:	f000 ffaf 	bl	8013570 <__lshift>
 8012612:	4605      	mov	r5, r0
 8012614:	9b08      	ldr	r3, [sp, #32]
 8012616:	2b00      	cmp	r3, #0
 8012618:	d05c      	beq.n	80126d4 <_dtoa_r+0xa3c>
 801261a:	6869      	ldr	r1, [r5, #4]
 801261c:	4648      	mov	r0, r9
 801261e:	f000 fd57 	bl	80130d0 <_Balloc>
 8012622:	4606      	mov	r6, r0
 8012624:	b928      	cbnz	r0, 8012632 <_dtoa_r+0x99a>
 8012626:	4b82      	ldr	r3, [pc, #520]	@ (8012830 <_dtoa_r+0xb98>)
 8012628:	4602      	mov	r2, r0
 801262a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801262e:	f7ff bb4a 	b.w	8011cc6 <_dtoa_r+0x2e>
 8012632:	692a      	ldr	r2, [r5, #16]
 8012634:	3202      	adds	r2, #2
 8012636:	0092      	lsls	r2, r2, #2
 8012638:	f105 010c 	add.w	r1, r5, #12
 801263c:	300c      	adds	r0, #12
 801263e:	f7ff fa82 	bl	8011b46 <memcpy>
 8012642:	2201      	movs	r2, #1
 8012644:	4631      	mov	r1, r6
 8012646:	4648      	mov	r0, r9
 8012648:	f000 ff92 	bl	8013570 <__lshift>
 801264c:	f10a 0301 	add.w	r3, sl, #1
 8012650:	9300      	str	r3, [sp, #0]
 8012652:	eb0a 030b 	add.w	r3, sl, fp
 8012656:	9308      	str	r3, [sp, #32]
 8012658:	9b04      	ldr	r3, [sp, #16]
 801265a:	f003 0301 	and.w	r3, r3, #1
 801265e:	462f      	mov	r7, r5
 8012660:	9306      	str	r3, [sp, #24]
 8012662:	4605      	mov	r5, r0
 8012664:	9b00      	ldr	r3, [sp, #0]
 8012666:	9802      	ldr	r0, [sp, #8]
 8012668:	4621      	mov	r1, r4
 801266a:	f103 3bff 	add.w	fp, r3, #4294967295
 801266e:	f7ff fa89 	bl	8011b84 <quorem>
 8012672:	4603      	mov	r3, r0
 8012674:	3330      	adds	r3, #48	@ 0x30
 8012676:	9003      	str	r0, [sp, #12]
 8012678:	4639      	mov	r1, r7
 801267a:	9802      	ldr	r0, [sp, #8]
 801267c:	9309      	str	r3, [sp, #36]	@ 0x24
 801267e:	f000 ffe3 	bl	8013648 <__mcmp>
 8012682:	462a      	mov	r2, r5
 8012684:	9004      	str	r0, [sp, #16]
 8012686:	4621      	mov	r1, r4
 8012688:	4648      	mov	r0, r9
 801268a:	f000 fff9 	bl	8013680 <__mdiff>
 801268e:	68c2      	ldr	r2, [r0, #12]
 8012690:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012692:	4606      	mov	r6, r0
 8012694:	bb02      	cbnz	r2, 80126d8 <_dtoa_r+0xa40>
 8012696:	4601      	mov	r1, r0
 8012698:	9802      	ldr	r0, [sp, #8]
 801269a:	f000 ffd5 	bl	8013648 <__mcmp>
 801269e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80126a0:	4602      	mov	r2, r0
 80126a2:	4631      	mov	r1, r6
 80126a4:	4648      	mov	r0, r9
 80126a6:	920c      	str	r2, [sp, #48]	@ 0x30
 80126a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80126aa:	f000 fd51 	bl	8013150 <_Bfree>
 80126ae:	9b07      	ldr	r3, [sp, #28]
 80126b0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80126b2:	9e00      	ldr	r6, [sp, #0]
 80126b4:	ea42 0103 	orr.w	r1, r2, r3
 80126b8:	9b06      	ldr	r3, [sp, #24]
 80126ba:	4319      	orrs	r1, r3
 80126bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80126be:	d10d      	bne.n	80126dc <_dtoa_r+0xa44>
 80126c0:	2b39      	cmp	r3, #57	@ 0x39
 80126c2:	d027      	beq.n	8012714 <_dtoa_r+0xa7c>
 80126c4:	9a04      	ldr	r2, [sp, #16]
 80126c6:	2a00      	cmp	r2, #0
 80126c8:	dd01      	ble.n	80126ce <_dtoa_r+0xa36>
 80126ca:	9b03      	ldr	r3, [sp, #12]
 80126cc:	3331      	adds	r3, #49	@ 0x31
 80126ce:	f88b 3000 	strb.w	r3, [fp]
 80126d2:	e52e      	b.n	8012132 <_dtoa_r+0x49a>
 80126d4:	4628      	mov	r0, r5
 80126d6:	e7b9      	b.n	801264c <_dtoa_r+0x9b4>
 80126d8:	2201      	movs	r2, #1
 80126da:	e7e2      	b.n	80126a2 <_dtoa_r+0xa0a>
 80126dc:	9904      	ldr	r1, [sp, #16]
 80126de:	2900      	cmp	r1, #0
 80126e0:	db04      	blt.n	80126ec <_dtoa_r+0xa54>
 80126e2:	9807      	ldr	r0, [sp, #28]
 80126e4:	4301      	orrs	r1, r0
 80126e6:	9806      	ldr	r0, [sp, #24]
 80126e8:	4301      	orrs	r1, r0
 80126ea:	d120      	bne.n	801272e <_dtoa_r+0xa96>
 80126ec:	2a00      	cmp	r2, #0
 80126ee:	ddee      	ble.n	80126ce <_dtoa_r+0xa36>
 80126f0:	9902      	ldr	r1, [sp, #8]
 80126f2:	9300      	str	r3, [sp, #0]
 80126f4:	2201      	movs	r2, #1
 80126f6:	4648      	mov	r0, r9
 80126f8:	f000 ff3a 	bl	8013570 <__lshift>
 80126fc:	4621      	mov	r1, r4
 80126fe:	9002      	str	r0, [sp, #8]
 8012700:	f000 ffa2 	bl	8013648 <__mcmp>
 8012704:	2800      	cmp	r0, #0
 8012706:	9b00      	ldr	r3, [sp, #0]
 8012708:	dc02      	bgt.n	8012710 <_dtoa_r+0xa78>
 801270a:	d1e0      	bne.n	80126ce <_dtoa_r+0xa36>
 801270c:	07da      	lsls	r2, r3, #31
 801270e:	d5de      	bpl.n	80126ce <_dtoa_r+0xa36>
 8012710:	2b39      	cmp	r3, #57	@ 0x39
 8012712:	d1da      	bne.n	80126ca <_dtoa_r+0xa32>
 8012714:	2339      	movs	r3, #57	@ 0x39
 8012716:	f88b 3000 	strb.w	r3, [fp]
 801271a:	4633      	mov	r3, r6
 801271c:	461e      	mov	r6, r3
 801271e:	3b01      	subs	r3, #1
 8012720:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8012724:	2a39      	cmp	r2, #57	@ 0x39
 8012726:	d04e      	beq.n	80127c6 <_dtoa_r+0xb2e>
 8012728:	3201      	adds	r2, #1
 801272a:	701a      	strb	r2, [r3, #0]
 801272c:	e501      	b.n	8012132 <_dtoa_r+0x49a>
 801272e:	2a00      	cmp	r2, #0
 8012730:	dd03      	ble.n	801273a <_dtoa_r+0xaa2>
 8012732:	2b39      	cmp	r3, #57	@ 0x39
 8012734:	d0ee      	beq.n	8012714 <_dtoa_r+0xa7c>
 8012736:	3301      	adds	r3, #1
 8012738:	e7c9      	b.n	80126ce <_dtoa_r+0xa36>
 801273a:	9a00      	ldr	r2, [sp, #0]
 801273c:	9908      	ldr	r1, [sp, #32]
 801273e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8012742:	428a      	cmp	r2, r1
 8012744:	d028      	beq.n	8012798 <_dtoa_r+0xb00>
 8012746:	9902      	ldr	r1, [sp, #8]
 8012748:	2300      	movs	r3, #0
 801274a:	220a      	movs	r2, #10
 801274c:	4648      	mov	r0, r9
 801274e:	f000 fd21 	bl	8013194 <__multadd>
 8012752:	42af      	cmp	r7, r5
 8012754:	9002      	str	r0, [sp, #8]
 8012756:	f04f 0300 	mov.w	r3, #0
 801275a:	f04f 020a 	mov.w	r2, #10
 801275e:	4639      	mov	r1, r7
 8012760:	4648      	mov	r0, r9
 8012762:	d107      	bne.n	8012774 <_dtoa_r+0xadc>
 8012764:	f000 fd16 	bl	8013194 <__multadd>
 8012768:	4607      	mov	r7, r0
 801276a:	4605      	mov	r5, r0
 801276c:	9b00      	ldr	r3, [sp, #0]
 801276e:	3301      	adds	r3, #1
 8012770:	9300      	str	r3, [sp, #0]
 8012772:	e777      	b.n	8012664 <_dtoa_r+0x9cc>
 8012774:	f000 fd0e 	bl	8013194 <__multadd>
 8012778:	4629      	mov	r1, r5
 801277a:	4607      	mov	r7, r0
 801277c:	2300      	movs	r3, #0
 801277e:	220a      	movs	r2, #10
 8012780:	4648      	mov	r0, r9
 8012782:	f000 fd07 	bl	8013194 <__multadd>
 8012786:	4605      	mov	r5, r0
 8012788:	e7f0      	b.n	801276c <_dtoa_r+0xad4>
 801278a:	f1bb 0f00 	cmp.w	fp, #0
 801278e:	bfcc      	ite	gt
 8012790:	465e      	movgt	r6, fp
 8012792:	2601      	movle	r6, #1
 8012794:	4456      	add	r6, sl
 8012796:	2700      	movs	r7, #0
 8012798:	9902      	ldr	r1, [sp, #8]
 801279a:	9300      	str	r3, [sp, #0]
 801279c:	2201      	movs	r2, #1
 801279e:	4648      	mov	r0, r9
 80127a0:	f000 fee6 	bl	8013570 <__lshift>
 80127a4:	4621      	mov	r1, r4
 80127a6:	9002      	str	r0, [sp, #8]
 80127a8:	f000 ff4e 	bl	8013648 <__mcmp>
 80127ac:	2800      	cmp	r0, #0
 80127ae:	dcb4      	bgt.n	801271a <_dtoa_r+0xa82>
 80127b0:	d102      	bne.n	80127b8 <_dtoa_r+0xb20>
 80127b2:	9b00      	ldr	r3, [sp, #0]
 80127b4:	07db      	lsls	r3, r3, #31
 80127b6:	d4b0      	bmi.n	801271a <_dtoa_r+0xa82>
 80127b8:	4633      	mov	r3, r6
 80127ba:	461e      	mov	r6, r3
 80127bc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80127c0:	2a30      	cmp	r2, #48	@ 0x30
 80127c2:	d0fa      	beq.n	80127ba <_dtoa_r+0xb22>
 80127c4:	e4b5      	b.n	8012132 <_dtoa_r+0x49a>
 80127c6:	459a      	cmp	sl, r3
 80127c8:	d1a8      	bne.n	801271c <_dtoa_r+0xa84>
 80127ca:	2331      	movs	r3, #49	@ 0x31
 80127cc:	f108 0801 	add.w	r8, r8, #1
 80127d0:	f88a 3000 	strb.w	r3, [sl]
 80127d4:	e4ad      	b.n	8012132 <_dtoa_r+0x49a>
 80127d6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80127d8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8012834 <_dtoa_r+0xb9c>
 80127dc:	b11b      	cbz	r3, 80127e6 <_dtoa_r+0xb4e>
 80127de:	f10a 0308 	add.w	r3, sl, #8
 80127e2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80127e4:	6013      	str	r3, [r2, #0]
 80127e6:	4650      	mov	r0, sl
 80127e8:	b017      	add	sp, #92	@ 0x5c
 80127ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80127ee:	9b07      	ldr	r3, [sp, #28]
 80127f0:	2b01      	cmp	r3, #1
 80127f2:	f77f ae2e 	ble.w	8012452 <_dtoa_r+0x7ba>
 80127f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80127f8:	9308      	str	r3, [sp, #32]
 80127fa:	2001      	movs	r0, #1
 80127fc:	e64d      	b.n	801249a <_dtoa_r+0x802>
 80127fe:	f1bb 0f00 	cmp.w	fp, #0
 8012802:	f77f aed9 	ble.w	80125b8 <_dtoa_r+0x920>
 8012806:	4656      	mov	r6, sl
 8012808:	9802      	ldr	r0, [sp, #8]
 801280a:	4621      	mov	r1, r4
 801280c:	f7ff f9ba 	bl	8011b84 <quorem>
 8012810:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8012814:	f806 3b01 	strb.w	r3, [r6], #1
 8012818:	eba6 020a 	sub.w	r2, r6, sl
 801281c:	4593      	cmp	fp, r2
 801281e:	ddb4      	ble.n	801278a <_dtoa_r+0xaf2>
 8012820:	9902      	ldr	r1, [sp, #8]
 8012822:	2300      	movs	r3, #0
 8012824:	220a      	movs	r2, #10
 8012826:	4648      	mov	r0, r9
 8012828:	f000 fcb4 	bl	8013194 <__multadd>
 801282c:	9002      	str	r0, [sp, #8]
 801282e:	e7eb      	b.n	8012808 <_dtoa_r+0xb70>
 8012830:	08015f3f 	.word	0x08015f3f
 8012834:	08015ec3 	.word	0x08015ec3

08012838 <_free_r>:
 8012838:	b538      	push	{r3, r4, r5, lr}
 801283a:	4605      	mov	r5, r0
 801283c:	2900      	cmp	r1, #0
 801283e:	d041      	beq.n	80128c4 <_free_r+0x8c>
 8012840:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012844:	1f0c      	subs	r4, r1, #4
 8012846:	2b00      	cmp	r3, #0
 8012848:	bfb8      	it	lt
 801284a:	18e4      	addlt	r4, r4, r3
 801284c:	f000 fc34 	bl	80130b8 <__malloc_lock>
 8012850:	4a1d      	ldr	r2, [pc, #116]	@ (80128c8 <_free_r+0x90>)
 8012852:	6813      	ldr	r3, [r2, #0]
 8012854:	b933      	cbnz	r3, 8012864 <_free_r+0x2c>
 8012856:	6063      	str	r3, [r4, #4]
 8012858:	6014      	str	r4, [r2, #0]
 801285a:	4628      	mov	r0, r5
 801285c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012860:	f000 bc30 	b.w	80130c4 <__malloc_unlock>
 8012864:	42a3      	cmp	r3, r4
 8012866:	d908      	bls.n	801287a <_free_r+0x42>
 8012868:	6820      	ldr	r0, [r4, #0]
 801286a:	1821      	adds	r1, r4, r0
 801286c:	428b      	cmp	r3, r1
 801286e:	bf01      	itttt	eq
 8012870:	6819      	ldreq	r1, [r3, #0]
 8012872:	685b      	ldreq	r3, [r3, #4]
 8012874:	1809      	addeq	r1, r1, r0
 8012876:	6021      	streq	r1, [r4, #0]
 8012878:	e7ed      	b.n	8012856 <_free_r+0x1e>
 801287a:	461a      	mov	r2, r3
 801287c:	685b      	ldr	r3, [r3, #4]
 801287e:	b10b      	cbz	r3, 8012884 <_free_r+0x4c>
 8012880:	42a3      	cmp	r3, r4
 8012882:	d9fa      	bls.n	801287a <_free_r+0x42>
 8012884:	6811      	ldr	r1, [r2, #0]
 8012886:	1850      	adds	r0, r2, r1
 8012888:	42a0      	cmp	r0, r4
 801288a:	d10b      	bne.n	80128a4 <_free_r+0x6c>
 801288c:	6820      	ldr	r0, [r4, #0]
 801288e:	4401      	add	r1, r0
 8012890:	1850      	adds	r0, r2, r1
 8012892:	4283      	cmp	r3, r0
 8012894:	6011      	str	r1, [r2, #0]
 8012896:	d1e0      	bne.n	801285a <_free_r+0x22>
 8012898:	6818      	ldr	r0, [r3, #0]
 801289a:	685b      	ldr	r3, [r3, #4]
 801289c:	6053      	str	r3, [r2, #4]
 801289e:	4408      	add	r0, r1
 80128a0:	6010      	str	r0, [r2, #0]
 80128a2:	e7da      	b.n	801285a <_free_r+0x22>
 80128a4:	d902      	bls.n	80128ac <_free_r+0x74>
 80128a6:	230c      	movs	r3, #12
 80128a8:	602b      	str	r3, [r5, #0]
 80128aa:	e7d6      	b.n	801285a <_free_r+0x22>
 80128ac:	6820      	ldr	r0, [r4, #0]
 80128ae:	1821      	adds	r1, r4, r0
 80128b0:	428b      	cmp	r3, r1
 80128b2:	bf04      	itt	eq
 80128b4:	6819      	ldreq	r1, [r3, #0]
 80128b6:	685b      	ldreq	r3, [r3, #4]
 80128b8:	6063      	str	r3, [r4, #4]
 80128ba:	bf04      	itt	eq
 80128bc:	1809      	addeq	r1, r1, r0
 80128be:	6021      	streq	r1, [r4, #0]
 80128c0:	6054      	str	r4, [r2, #4]
 80128c2:	e7ca      	b.n	801285a <_free_r+0x22>
 80128c4:	bd38      	pop	{r3, r4, r5, pc}
 80128c6:	bf00      	nop
 80128c8:	200055f4 	.word	0x200055f4

080128cc <rshift>:
 80128cc:	6903      	ldr	r3, [r0, #16]
 80128ce:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80128d2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80128d6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80128da:	f100 0414 	add.w	r4, r0, #20
 80128de:	dd45      	ble.n	801296c <rshift+0xa0>
 80128e0:	f011 011f 	ands.w	r1, r1, #31
 80128e4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80128e8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80128ec:	d10c      	bne.n	8012908 <rshift+0x3c>
 80128ee:	f100 0710 	add.w	r7, r0, #16
 80128f2:	4629      	mov	r1, r5
 80128f4:	42b1      	cmp	r1, r6
 80128f6:	d334      	bcc.n	8012962 <rshift+0x96>
 80128f8:	1a9b      	subs	r3, r3, r2
 80128fa:	009b      	lsls	r3, r3, #2
 80128fc:	1eea      	subs	r2, r5, #3
 80128fe:	4296      	cmp	r6, r2
 8012900:	bf38      	it	cc
 8012902:	2300      	movcc	r3, #0
 8012904:	4423      	add	r3, r4
 8012906:	e015      	b.n	8012934 <rshift+0x68>
 8012908:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801290c:	f1c1 0820 	rsb	r8, r1, #32
 8012910:	40cf      	lsrs	r7, r1
 8012912:	f105 0e04 	add.w	lr, r5, #4
 8012916:	46a1      	mov	r9, r4
 8012918:	4576      	cmp	r6, lr
 801291a:	46f4      	mov	ip, lr
 801291c:	d815      	bhi.n	801294a <rshift+0x7e>
 801291e:	1a9a      	subs	r2, r3, r2
 8012920:	0092      	lsls	r2, r2, #2
 8012922:	3a04      	subs	r2, #4
 8012924:	3501      	adds	r5, #1
 8012926:	42ae      	cmp	r6, r5
 8012928:	bf38      	it	cc
 801292a:	2200      	movcc	r2, #0
 801292c:	18a3      	adds	r3, r4, r2
 801292e:	50a7      	str	r7, [r4, r2]
 8012930:	b107      	cbz	r7, 8012934 <rshift+0x68>
 8012932:	3304      	adds	r3, #4
 8012934:	1b1a      	subs	r2, r3, r4
 8012936:	42a3      	cmp	r3, r4
 8012938:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801293c:	bf08      	it	eq
 801293e:	2300      	moveq	r3, #0
 8012940:	6102      	str	r2, [r0, #16]
 8012942:	bf08      	it	eq
 8012944:	6143      	streq	r3, [r0, #20]
 8012946:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801294a:	f8dc c000 	ldr.w	ip, [ip]
 801294e:	fa0c fc08 	lsl.w	ip, ip, r8
 8012952:	ea4c 0707 	orr.w	r7, ip, r7
 8012956:	f849 7b04 	str.w	r7, [r9], #4
 801295a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801295e:	40cf      	lsrs	r7, r1
 8012960:	e7da      	b.n	8012918 <rshift+0x4c>
 8012962:	f851 cb04 	ldr.w	ip, [r1], #4
 8012966:	f847 cf04 	str.w	ip, [r7, #4]!
 801296a:	e7c3      	b.n	80128f4 <rshift+0x28>
 801296c:	4623      	mov	r3, r4
 801296e:	e7e1      	b.n	8012934 <rshift+0x68>

08012970 <__hexdig_fun>:
 8012970:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8012974:	2b09      	cmp	r3, #9
 8012976:	d802      	bhi.n	801297e <__hexdig_fun+0xe>
 8012978:	3820      	subs	r0, #32
 801297a:	b2c0      	uxtb	r0, r0
 801297c:	4770      	bx	lr
 801297e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8012982:	2b05      	cmp	r3, #5
 8012984:	d801      	bhi.n	801298a <__hexdig_fun+0x1a>
 8012986:	3847      	subs	r0, #71	@ 0x47
 8012988:	e7f7      	b.n	801297a <__hexdig_fun+0xa>
 801298a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801298e:	2b05      	cmp	r3, #5
 8012990:	d801      	bhi.n	8012996 <__hexdig_fun+0x26>
 8012992:	3827      	subs	r0, #39	@ 0x27
 8012994:	e7f1      	b.n	801297a <__hexdig_fun+0xa>
 8012996:	2000      	movs	r0, #0
 8012998:	4770      	bx	lr
	...

0801299c <__gethex>:
 801299c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80129a0:	b085      	sub	sp, #20
 80129a2:	468a      	mov	sl, r1
 80129a4:	9302      	str	r3, [sp, #8]
 80129a6:	680b      	ldr	r3, [r1, #0]
 80129a8:	9001      	str	r0, [sp, #4]
 80129aa:	4690      	mov	r8, r2
 80129ac:	1c9c      	adds	r4, r3, #2
 80129ae:	46a1      	mov	r9, r4
 80129b0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80129b4:	2830      	cmp	r0, #48	@ 0x30
 80129b6:	d0fa      	beq.n	80129ae <__gethex+0x12>
 80129b8:	eba9 0303 	sub.w	r3, r9, r3
 80129bc:	f1a3 0b02 	sub.w	fp, r3, #2
 80129c0:	f7ff ffd6 	bl	8012970 <__hexdig_fun>
 80129c4:	4605      	mov	r5, r0
 80129c6:	2800      	cmp	r0, #0
 80129c8:	d168      	bne.n	8012a9c <__gethex+0x100>
 80129ca:	49a0      	ldr	r1, [pc, #640]	@ (8012c4c <__gethex+0x2b0>)
 80129cc:	2201      	movs	r2, #1
 80129ce:	4648      	mov	r0, r9
 80129d0:	f7ff f811 	bl	80119f6 <strncmp>
 80129d4:	4607      	mov	r7, r0
 80129d6:	2800      	cmp	r0, #0
 80129d8:	d167      	bne.n	8012aaa <__gethex+0x10e>
 80129da:	f899 0001 	ldrb.w	r0, [r9, #1]
 80129de:	4626      	mov	r6, r4
 80129e0:	f7ff ffc6 	bl	8012970 <__hexdig_fun>
 80129e4:	2800      	cmp	r0, #0
 80129e6:	d062      	beq.n	8012aae <__gethex+0x112>
 80129e8:	4623      	mov	r3, r4
 80129ea:	7818      	ldrb	r0, [r3, #0]
 80129ec:	2830      	cmp	r0, #48	@ 0x30
 80129ee:	4699      	mov	r9, r3
 80129f0:	f103 0301 	add.w	r3, r3, #1
 80129f4:	d0f9      	beq.n	80129ea <__gethex+0x4e>
 80129f6:	f7ff ffbb 	bl	8012970 <__hexdig_fun>
 80129fa:	fab0 f580 	clz	r5, r0
 80129fe:	096d      	lsrs	r5, r5, #5
 8012a00:	f04f 0b01 	mov.w	fp, #1
 8012a04:	464a      	mov	r2, r9
 8012a06:	4616      	mov	r6, r2
 8012a08:	3201      	adds	r2, #1
 8012a0a:	7830      	ldrb	r0, [r6, #0]
 8012a0c:	f7ff ffb0 	bl	8012970 <__hexdig_fun>
 8012a10:	2800      	cmp	r0, #0
 8012a12:	d1f8      	bne.n	8012a06 <__gethex+0x6a>
 8012a14:	498d      	ldr	r1, [pc, #564]	@ (8012c4c <__gethex+0x2b0>)
 8012a16:	2201      	movs	r2, #1
 8012a18:	4630      	mov	r0, r6
 8012a1a:	f7fe ffec 	bl	80119f6 <strncmp>
 8012a1e:	2800      	cmp	r0, #0
 8012a20:	d13f      	bne.n	8012aa2 <__gethex+0x106>
 8012a22:	b944      	cbnz	r4, 8012a36 <__gethex+0x9a>
 8012a24:	1c74      	adds	r4, r6, #1
 8012a26:	4622      	mov	r2, r4
 8012a28:	4616      	mov	r6, r2
 8012a2a:	3201      	adds	r2, #1
 8012a2c:	7830      	ldrb	r0, [r6, #0]
 8012a2e:	f7ff ff9f 	bl	8012970 <__hexdig_fun>
 8012a32:	2800      	cmp	r0, #0
 8012a34:	d1f8      	bne.n	8012a28 <__gethex+0x8c>
 8012a36:	1ba4      	subs	r4, r4, r6
 8012a38:	00a7      	lsls	r7, r4, #2
 8012a3a:	7833      	ldrb	r3, [r6, #0]
 8012a3c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8012a40:	2b50      	cmp	r3, #80	@ 0x50
 8012a42:	d13e      	bne.n	8012ac2 <__gethex+0x126>
 8012a44:	7873      	ldrb	r3, [r6, #1]
 8012a46:	2b2b      	cmp	r3, #43	@ 0x2b
 8012a48:	d033      	beq.n	8012ab2 <__gethex+0x116>
 8012a4a:	2b2d      	cmp	r3, #45	@ 0x2d
 8012a4c:	d034      	beq.n	8012ab8 <__gethex+0x11c>
 8012a4e:	1c71      	adds	r1, r6, #1
 8012a50:	2400      	movs	r4, #0
 8012a52:	7808      	ldrb	r0, [r1, #0]
 8012a54:	f7ff ff8c 	bl	8012970 <__hexdig_fun>
 8012a58:	1e43      	subs	r3, r0, #1
 8012a5a:	b2db      	uxtb	r3, r3
 8012a5c:	2b18      	cmp	r3, #24
 8012a5e:	d830      	bhi.n	8012ac2 <__gethex+0x126>
 8012a60:	f1a0 0210 	sub.w	r2, r0, #16
 8012a64:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8012a68:	f7ff ff82 	bl	8012970 <__hexdig_fun>
 8012a6c:	f100 3cff 	add.w	ip, r0, #4294967295
 8012a70:	fa5f fc8c 	uxtb.w	ip, ip
 8012a74:	f1bc 0f18 	cmp.w	ip, #24
 8012a78:	f04f 030a 	mov.w	r3, #10
 8012a7c:	d91e      	bls.n	8012abc <__gethex+0x120>
 8012a7e:	b104      	cbz	r4, 8012a82 <__gethex+0xe6>
 8012a80:	4252      	negs	r2, r2
 8012a82:	4417      	add	r7, r2
 8012a84:	f8ca 1000 	str.w	r1, [sl]
 8012a88:	b1ed      	cbz	r5, 8012ac6 <__gethex+0x12a>
 8012a8a:	f1bb 0f00 	cmp.w	fp, #0
 8012a8e:	bf0c      	ite	eq
 8012a90:	2506      	moveq	r5, #6
 8012a92:	2500      	movne	r5, #0
 8012a94:	4628      	mov	r0, r5
 8012a96:	b005      	add	sp, #20
 8012a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a9c:	2500      	movs	r5, #0
 8012a9e:	462c      	mov	r4, r5
 8012aa0:	e7b0      	b.n	8012a04 <__gethex+0x68>
 8012aa2:	2c00      	cmp	r4, #0
 8012aa4:	d1c7      	bne.n	8012a36 <__gethex+0x9a>
 8012aa6:	4627      	mov	r7, r4
 8012aa8:	e7c7      	b.n	8012a3a <__gethex+0x9e>
 8012aaa:	464e      	mov	r6, r9
 8012aac:	462f      	mov	r7, r5
 8012aae:	2501      	movs	r5, #1
 8012ab0:	e7c3      	b.n	8012a3a <__gethex+0x9e>
 8012ab2:	2400      	movs	r4, #0
 8012ab4:	1cb1      	adds	r1, r6, #2
 8012ab6:	e7cc      	b.n	8012a52 <__gethex+0xb6>
 8012ab8:	2401      	movs	r4, #1
 8012aba:	e7fb      	b.n	8012ab4 <__gethex+0x118>
 8012abc:	fb03 0002 	mla	r0, r3, r2, r0
 8012ac0:	e7ce      	b.n	8012a60 <__gethex+0xc4>
 8012ac2:	4631      	mov	r1, r6
 8012ac4:	e7de      	b.n	8012a84 <__gethex+0xe8>
 8012ac6:	eba6 0309 	sub.w	r3, r6, r9
 8012aca:	3b01      	subs	r3, #1
 8012acc:	4629      	mov	r1, r5
 8012ace:	2b07      	cmp	r3, #7
 8012ad0:	dc0a      	bgt.n	8012ae8 <__gethex+0x14c>
 8012ad2:	9801      	ldr	r0, [sp, #4]
 8012ad4:	f000 fafc 	bl	80130d0 <_Balloc>
 8012ad8:	4604      	mov	r4, r0
 8012ada:	b940      	cbnz	r0, 8012aee <__gethex+0x152>
 8012adc:	4b5c      	ldr	r3, [pc, #368]	@ (8012c50 <__gethex+0x2b4>)
 8012ade:	4602      	mov	r2, r0
 8012ae0:	21e4      	movs	r1, #228	@ 0xe4
 8012ae2:	485c      	ldr	r0, [pc, #368]	@ (8012c54 <__gethex+0x2b8>)
 8012ae4:	f001 fa54 	bl	8013f90 <__assert_func>
 8012ae8:	3101      	adds	r1, #1
 8012aea:	105b      	asrs	r3, r3, #1
 8012aec:	e7ef      	b.n	8012ace <__gethex+0x132>
 8012aee:	f100 0a14 	add.w	sl, r0, #20
 8012af2:	2300      	movs	r3, #0
 8012af4:	4655      	mov	r5, sl
 8012af6:	469b      	mov	fp, r3
 8012af8:	45b1      	cmp	r9, r6
 8012afa:	d337      	bcc.n	8012b6c <__gethex+0x1d0>
 8012afc:	f845 bb04 	str.w	fp, [r5], #4
 8012b00:	eba5 050a 	sub.w	r5, r5, sl
 8012b04:	10ad      	asrs	r5, r5, #2
 8012b06:	6125      	str	r5, [r4, #16]
 8012b08:	4658      	mov	r0, fp
 8012b0a:	f000 fbd3 	bl	80132b4 <__hi0bits>
 8012b0e:	016d      	lsls	r5, r5, #5
 8012b10:	f8d8 6000 	ldr.w	r6, [r8]
 8012b14:	1a2d      	subs	r5, r5, r0
 8012b16:	42b5      	cmp	r5, r6
 8012b18:	dd54      	ble.n	8012bc4 <__gethex+0x228>
 8012b1a:	1bad      	subs	r5, r5, r6
 8012b1c:	4629      	mov	r1, r5
 8012b1e:	4620      	mov	r0, r4
 8012b20:	f000 ff5f 	bl	80139e2 <__any_on>
 8012b24:	4681      	mov	r9, r0
 8012b26:	b178      	cbz	r0, 8012b48 <__gethex+0x1ac>
 8012b28:	1e6b      	subs	r3, r5, #1
 8012b2a:	1159      	asrs	r1, r3, #5
 8012b2c:	f003 021f 	and.w	r2, r3, #31
 8012b30:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8012b34:	f04f 0901 	mov.w	r9, #1
 8012b38:	fa09 f202 	lsl.w	r2, r9, r2
 8012b3c:	420a      	tst	r2, r1
 8012b3e:	d003      	beq.n	8012b48 <__gethex+0x1ac>
 8012b40:	454b      	cmp	r3, r9
 8012b42:	dc36      	bgt.n	8012bb2 <__gethex+0x216>
 8012b44:	f04f 0902 	mov.w	r9, #2
 8012b48:	4629      	mov	r1, r5
 8012b4a:	4620      	mov	r0, r4
 8012b4c:	f7ff febe 	bl	80128cc <rshift>
 8012b50:	442f      	add	r7, r5
 8012b52:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012b56:	42bb      	cmp	r3, r7
 8012b58:	da42      	bge.n	8012be0 <__gethex+0x244>
 8012b5a:	9801      	ldr	r0, [sp, #4]
 8012b5c:	4621      	mov	r1, r4
 8012b5e:	f000 faf7 	bl	8013150 <_Bfree>
 8012b62:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012b64:	2300      	movs	r3, #0
 8012b66:	6013      	str	r3, [r2, #0]
 8012b68:	25a3      	movs	r5, #163	@ 0xa3
 8012b6a:	e793      	b.n	8012a94 <__gethex+0xf8>
 8012b6c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8012b70:	2a2e      	cmp	r2, #46	@ 0x2e
 8012b72:	d012      	beq.n	8012b9a <__gethex+0x1fe>
 8012b74:	2b20      	cmp	r3, #32
 8012b76:	d104      	bne.n	8012b82 <__gethex+0x1e6>
 8012b78:	f845 bb04 	str.w	fp, [r5], #4
 8012b7c:	f04f 0b00 	mov.w	fp, #0
 8012b80:	465b      	mov	r3, fp
 8012b82:	7830      	ldrb	r0, [r6, #0]
 8012b84:	9303      	str	r3, [sp, #12]
 8012b86:	f7ff fef3 	bl	8012970 <__hexdig_fun>
 8012b8a:	9b03      	ldr	r3, [sp, #12]
 8012b8c:	f000 000f 	and.w	r0, r0, #15
 8012b90:	4098      	lsls	r0, r3
 8012b92:	ea4b 0b00 	orr.w	fp, fp, r0
 8012b96:	3304      	adds	r3, #4
 8012b98:	e7ae      	b.n	8012af8 <__gethex+0x15c>
 8012b9a:	45b1      	cmp	r9, r6
 8012b9c:	d8ea      	bhi.n	8012b74 <__gethex+0x1d8>
 8012b9e:	492b      	ldr	r1, [pc, #172]	@ (8012c4c <__gethex+0x2b0>)
 8012ba0:	9303      	str	r3, [sp, #12]
 8012ba2:	2201      	movs	r2, #1
 8012ba4:	4630      	mov	r0, r6
 8012ba6:	f7fe ff26 	bl	80119f6 <strncmp>
 8012baa:	9b03      	ldr	r3, [sp, #12]
 8012bac:	2800      	cmp	r0, #0
 8012bae:	d1e1      	bne.n	8012b74 <__gethex+0x1d8>
 8012bb0:	e7a2      	b.n	8012af8 <__gethex+0x15c>
 8012bb2:	1ea9      	subs	r1, r5, #2
 8012bb4:	4620      	mov	r0, r4
 8012bb6:	f000 ff14 	bl	80139e2 <__any_on>
 8012bba:	2800      	cmp	r0, #0
 8012bbc:	d0c2      	beq.n	8012b44 <__gethex+0x1a8>
 8012bbe:	f04f 0903 	mov.w	r9, #3
 8012bc2:	e7c1      	b.n	8012b48 <__gethex+0x1ac>
 8012bc4:	da09      	bge.n	8012bda <__gethex+0x23e>
 8012bc6:	1b75      	subs	r5, r6, r5
 8012bc8:	4621      	mov	r1, r4
 8012bca:	9801      	ldr	r0, [sp, #4]
 8012bcc:	462a      	mov	r2, r5
 8012bce:	f000 fccf 	bl	8013570 <__lshift>
 8012bd2:	1b7f      	subs	r7, r7, r5
 8012bd4:	4604      	mov	r4, r0
 8012bd6:	f100 0a14 	add.w	sl, r0, #20
 8012bda:	f04f 0900 	mov.w	r9, #0
 8012bde:	e7b8      	b.n	8012b52 <__gethex+0x1b6>
 8012be0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8012be4:	42bd      	cmp	r5, r7
 8012be6:	dd6f      	ble.n	8012cc8 <__gethex+0x32c>
 8012be8:	1bed      	subs	r5, r5, r7
 8012bea:	42ae      	cmp	r6, r5
 8012bec:	dc34      	bgt.n	8012c58 <__gethex+0x2bc>
 8012bee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8012bf2:	2b02      	cmp	r3, #2
 8012bf4:	d022      	beq.n	8012c3c <__gethex+0x2a0>
 8012bf6:	2b03      	cmp	r3, #3
 8012bf8:	d024      	beq.n	8012c44 <__gethex+0x2a8>
 8012bfa:	2b01      	cmp	r3, #1
 8012bfc:	d115      	bne.n	8012c2a <__gethex+0x28e>
 8012bfe:	42ae      	cmp	r6, r5
 8012c00:	d113      	bne.n	8012c2a <__gethex+0x28e>
 8012c02:	2e01      	cmp	r6, #1
 8012c04:	d10b      	bne.n	8012c1e <__gethex+0x282>
 8012c06:	9a02      	ldr	r2, [sp, #8]
 8012c08:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8012c0c:	6013      	str	r3, [r2, #0]
 8012c0e:	2301      	movs	r3, #1
 8012c10:	6123      	str	r3, [r4, #16]
 8012c12:	f8ca 3000 	str.w	r3, [sl]
 8012c16:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012c18:	2562      	movs	r5, #98	@ 0x62
 8012c1a:	601c      	str	r4, [r3, #0]
 8012c1c:	e73a      	b.n	8012a94 <__gethex+0xf8>
 8012c1e:	1e71      	subs	r1, r6, #1
 8012c20:	4620      	mov	r0, r4
 8012c22:	f000 fede 	bl	80139e2 <__any_on>
 8012c26:	2800      	cmp	r0, #0
 8012c28:	d1ed      	bne.n	8012c06 <__gethex+0x26a>
 8012c2a:	9801      	ldr	r0, [sp, #4]
 8012c2c:	4621      	mov	r1, r4
 8012c2e:	f000 fa8f 	bl	8013150 <_Bfree>
 8012c32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012c34:	2300      	movs	r3, #0
 8012c36:	6013      	str	r3, [r2, #0]
 8012c38:	2550      	movs	r5, #80	@ 0x50
 8012c3a:	e72b      	b.n	8012a94 <__gethex+0xf8>
 8012c3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012c3e:	2b00      	cmp	r3, #0
 8012c40:	d1f3      	bne.n	8012c2a <__gethex+0x28e>
 8012c42:	e7e0      	b.n	8012c06 <__gethex+0x26a>
 8012c44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012c46:	2b00      	cmp	r3, #0
 8012c48:	d1dd      	bne.n	8012c06 <__gethex+0x26a>
 8012c4a:	e7ee      	b.n	8012c2a <__gethex+0x28e>
 8012c4c:	08015e80 	.word	0x08015e80
 8012c50:	08015f3f 	.word	0x08015f3f
 8012c54:	08015f50 	.word	0x08015f50
 8012c58:	1e6f      	subs	r7, r5, #1
 8012c5a:	f1b9 0f00 	cmp.w	r9, #0
 8012c5e:	d130      	bne.n	8012cc2 <__gethex+0x326>
 8012c60:	b127      	cbz	r7, 8012c6c <__gethex+0x2d0>
 8012c62:	4639      	mov	r1, r7
 8012c64:	4620      	mov	r0, r4
 8012c66:	f000 febc 	bl	80139e2 <__any_on>
 8012c6a:	4681      	mov	r9, r0
 8012c6c:	117a      	asrs	r2, r7, #5
 8012c6e:	2301      	movs	r3, #1
 8012c70:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8012c74:	f007 071f 	and.w	r7, r7, #31
 8012c78:	40bb      	lsls	r3, r7
 8012c7a:	4213      	tst	r3, r2
 8012c7c:	4629      	mov	r1, r5
 8012c7e:	4620      	mov	r0, r4
 8012c80:	bf18      	it	ne
 8012c82:	f049 0902 	orrne.w	r9, r9, #2
 8012c86:	f7ff fe21 	bl	80128cc <rshift>
 8012c8a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8012c8e:	1b76      	subs	r6, r6, r5
 8012c90:	2502      	movs	r5, #2
 8012c92:	f1b9 0f00 	cmp.w	r9, #0
 8012c96:	d047      	beq.n	8012d28 <__gethex+0x38c>
 8012c98:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8012c9c:	2b02      	cmp	r3, #2
 8012c9e:	d015      	beq.n	8012ccc <__gethex+0x330>
 8012ca0:	2b03      	cmp	r3, #3
 8012ca2:	d017      	beq.n	8012cd4 <__gethex+0x338>
 8012ca4:	2b01      	cmp	r3, #1
 8012ca6:	d109      	bne.n	8012cbc <__gethex+0x320>
 8012ca8:	f019 0f02 	tst.w	r9, #2
 8012cac:	d006      	beq.n	8012cbc <__gethex+0x320>
 8012cae:	f8da 3000 	ldr.w	r3, [sl]
 8012cb2:	ea49 0903 	orr.w	r9, r9, r3
 8012cb6:	f019 0f01 	tst.w	r9, #1
 8012cba:	d10e      	bne.n	8012cda <__gethex+0x33e>
 8012cbc:	f045 0510 	orr.w	r5, r5, #16
 8012cc0:	e032      	b.n	8012d28 <__gethex+0x38c>
 8012cc2:	f04f 0901 	mov.w	r9, #1
 8012cc6:	e7d1      	b.n	8012c6c <__gethex+0x2d0>
 8012cc8:	2501      	movs	r5, #1
 8012cca:	e7e2      	b.n	8012c92 <__gethex+0x2f6>
 8012ccc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012cce:	f1c3 0301 	rsb	r3, r3, #1
 8012cd2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8012cd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012cd6:	2b00      	cmp	r3, #0
 8012cd8:	d0f0      	beq.n	8012cbc <__gethex+0x320>
 8012cda:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8012cde:	f104 0314 	add.w	r3, r4, #20
 8012ce2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8012ce6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8012cea:	f04f 0c00 	mov.w	ip, #0
 8012cee:	4618      	mov	r0, r3
 8012cf0:	f853 2b04 	ldr.w	r2, [r3], #4
 8012cf4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8012cf8:	d01b      	beq.n	8012d32 <__gethex+0x396>
 8012cfa:	3201      	adds	r2, #1
 8012cfc:	6002      	str	r2, [r0, #0]
 8012cfe:	2d02      	cmp	r5, #2
 8012d00:	f104 0314 	add.w	r3, r4, #20
 8012d04:	d13c      	bne.n	8012d80 <__gethex+0x3e4>
 8012d06:	f8d8 2000 	ldr.w	r2, [r8]
 8012d0a:	3a01      	subs	r2, #1
 8012d0c:	42b2      	cmp	r2, r6
 8012d0e:	d109      	bne.n	8012d24 <__gethex+0x388>
 8012d10:	1171      	asrs	r1, r6, #5
 8012d12:	2201      	movs	r2, #1
 8012d14:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012d18:	f006 061f 	and.w	r6, r6, #31
 8012d1c:	fa02 f606 	lsl.w	r6, r2, r6
 8012d20:	421e      	tst	r6, r3
 8012d22:	d13a      	bne.n	8012d9a <__gethex+0x3fe>
 8012d24:	f045 0520 	orr.w	r5, r5, #32
 8012d28:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012d2a:	601c      	str	r4, [r3, #0]
 8012d2c:	9b02      	ldr	r3, [sp, #8]
 8012d2e:	601f      	str	r7, [r3, #0]
 8012d30:	e6b0      	b.n	8012a94 <__gethex+0xf8>
 8012d32:	4299      	cmp	r1, r3
 8012d34:	f843 cc04 	str.w	ip, [r3, #-4]
 8012d38:	d8d9      	bhi.n	8012cee <__gethex+0x352>
 8012d3a:	68a3      	ldr	r3, [r4, #8]
 8012d3c:	459b      	cmp	fp, r3
 8012d3e:	db17      	blt.n	8012d70 <__gethex+0x3d4>
 8012d40:	6861      	ldr	r1, [r4, #4]
 8012d42:	9801      	ldr	r0, [sp, #4]
 8012d44:	3101      	adds	r1, #1
 8012d46:	f000 f9c3 	bl	80130d0 <_Balloc>
 8012d4a:	4681      	mov	r9, r0
 8012d4c:	b918      	cbnz	r0, 8012d56 <__gethex+0x3ba>
 8012d4e:	4b1a      	ldr	r3, [pc, #104]	@ (8012db8 <__gethex+0x41c>)
 8012d50:	4602      	mov	r2, r0
 8012d52:	2184      	movs	r1, #132	@ 0x84
 8012d54:	e6c5      	b.n	8012ae2 <__gethex+0x146>
 8012d56:	6922      	ldr	r2, [r4, #16]
 8012d58:	3202      	adds	r2, #2
 8012d5a:	f104 010c 	add.w	r1, r4, #12
 8012d5e:	0092      	lsls	r2, r2, #2
 8012d60:	300c      	adds	r0, #12
 8012d62:	f7fe fef0 	bl	8011b46 <memcpy>
 8012d66:	4621      	mov	r1, r4
 8012d68:	9801      	ldr	r0, [sp, #4]
 8012d6a:	f000 f9f1 	bl	8013150 <_Bfree>
 8012d6e:	464c      	mov	r4, r9
 8012d70:	6923      	ldr	r3, [r4, #16]
 8012d72:	1c5a      	adds	r2, r3, #1
 8012d74:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012d78:	6122      	str	r2, [r4, #16]
 8012d7a:	2201      	movs	r2, #1
 8012d7c:	615a      	str	r2, [r3, #20]
 8012d7e:	e7be      	b.n	8012cfe <__gethex+0x362>
 8012d80:	6922      	ldr	r2, [r4, #16]
 8012d82:	455a      	cmp	r2, fp
 8012d84:	dd0b      	ble.n	8012d9e <__gethex+0x402>
 8012d86:	2101      	movs	r1, #1
 8012d88:	4620      	mov	r0, r4
 8012d8a:	f7ff fd9f 	bl	80128cc <rshift>
 8012d8e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012d92:	3701      	adds	r7, #1
 8012d94:	42bb      	cmp	r3, r7
 8012d96:	f6ff aee0 	blt.w	8012b5a <__gethex+0x1be>
 8012d9a:	2501      	movs	r5, #1
 8012d9c:	e7c2      	b.n	8012d24 <__gethex+0x388>
 8012d9e:	f016 061f 	ands.w	r6, r6, #31
 8012da2:	d0fa      	beq.n	8012d9a <__gethex+0x3fe>
 8012da4:	4453      	add	r3, sl
 8012da6:	f1c6 0620 	rsb	r6, r6, #32
 8012daa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8012dae:	f000 fa81 	bl	80132b4 <__hi0bits>
 8012db2:	42b0      	cmp	r0, r6
 8012db4:	dbe7      	blt.n	8012d86 <__gethex+0x3ea>
 8012db6:	e7f0      	b.n	8012d9a <__gethex+0x3fe>
 8012db8:	08015f3f 	.word	0x08015f3f

08012dbc <L_shift>:
 8012dbc:	f1c2 0208 	rsb	r2, r2, #8
 8012dc0:	0092      	lsls	r2, r2, #2
 8012dc2:	b570      	push	{r4, r5, r6, lr}
 8012dc4:	f1c2 0620 	rsb	r6, r2, #32
 8012dc8:	6843      	ldr	r3, [r0, #4]
 8012dca:	6804      	ldr	r4, [r0, #0]
 8012dcc:	fa03 f506 	lsl.w	r5, r3, r6
 8012dd0:	432c      	orrs	r4, r5
 8012dd2:	40d3      	lsrs	r3, r2
 8012dd4:	6004      	str	r4, [r0, #0]
 8012dd6:	f840 3f04 	str.w	r3, [r0, #4]!
 8012dda:	4288      	cmp	r0, r1
 8012ddc:	d3f4      	bcc.n	8012dc8 <L_shift+0xc>
 8012dde:	bd70      	pop	{r4, r5, r6, pc}

08012de0 <__match>:
 8012de0:	b530      	push	{r4, r5, lr}
 8012de2:	6803      	ldr	r3, [r0, #0]
 8012de4:	3301      	adds	r3, #1
 8012de6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012dea:	b914      	cbnz	r4, 8012df2 <__match+0x12>
 8012dec:	6003      	str	r3, [r0, #0]
 8012dee:	2001      	movs	r0, #1
 8012df0:	bd30      	pop	{r4, r5, pc}
 8012df2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012df6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8012dfa:	2d19      	cmp	r5, #25
 8012dfc:	bf98      	it	ls
 8012dfe:	3220      	addls	r2, #32
 8012e00:	42a2      	cmp	r2, r4
 8012e02:	d0f0      	beq.n	8012de6 <__match+0x6>
 8012e04:	2000      	movs	r0, #0
 8012e06:	e7f3      	b.n	8012df0 <__match+0x10>

08012e08 <__hexnan>:
 8012e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e0c:	680b      	ldr	r3, [r1, #0]
 8012e0e:	6801      	ldr	r1, [r0, #0]
 8012e10:	115e      	asrs	r6, r3, #5
 8012e12:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8012e16:	f013 031f 	ands.w	r3, r3, #31
 8012e1a:	b087      	sub	sp, #28
 8012e1c:	bf18      	it	ne
 8012e1e:	3604      	addne	r6, #4
 8012e20:	2500      	movs	r5, #0
 8012e22:	1f37      	subs	r7, r6, #4
 8012e24:	4682      	mov	sl, r0
 8012e26:	4690      	mov	r8, r2
 8012e28:	9301      	str	r3, [sp, #4]
 8012e2a:	f846 5c04 	str.w	r5, [r6, #-4]
 8012e2e:	46b9      	mov	r9, r7
 8012e30:	463c      	mov	r4, r7
 8012e32:	9502      	str	r5, [sp, #8]
 8012e34:	46ab      	mov	fp, r5
 8012e36:	784a      	ldrb	r2, [r1, #1]
 8012e38:	1c4b      	adds	r3, r1, #1
 8012e3a:	9303      	str	r3, [sp, #12]
 8012e3c:	b342      	cbz	r2, 8012e90 <__hexnan+0x88>
 8012e3e:	4610      	mov	r0, r2
 8012e40:	9105      	str	r1, [sp, #20]
 8012e42:	9204      	str	r2, [sp, #16]
 8012e44:	f7ff fd94 	bl	8012970 <__hexdig_fun>
 8012e48:	2800      	cmp	r0, #0
 8012e4a:	d151      	bne.n	8012ef0 <__hexnan+0xe8>
 8012e4c:	9a04      	ldr	r2, [sp, #16]
 8012e4e:	9905      	ldr	r1, [sp, #20]
 8012e50:	2a20      	cmp	r2, #32
 8012e52:	d818      	bhi.n	8012e86 <__hexnan+0x7e>
 8012e54:	9b02      	ldr	r3, [sp, #8]
 8012e56:	459b      	cmp	fp, r3
 8012e58:	dd13      	ble.n	8012e82 <__hexnan+0x7a>
 8012e5a:	454c      	cmp	r4, r9
 8012e5c:	d206      	bcs.n	8012e6c <__hexnan+0x64>
 8012e5e:	2d07      	cmp	r5, #7
 8012e60:	dc04      	bgt.n	8012e6c <__hexnan+0x64>
 8012e62:	462a      	mov	r2, r5
 8012e64:	4649      	mov	r1, r9
 8012e66:	4620      	mov	r0, r4
 8012e68:	f7ff ffa8 	bl	8012dbc <L_shift>
 8012e6c:	4544      	cmp	r4, r8
 8012e6e:	d952      	bls.n	8012f16 <__hexnan+0x10e>
 8012e70:	2300      	movs	r3, #0
 8012e72:	f1a4 0904 	sub.w	r9, r4, #4
 8012e76:	f844 3c04 	str.w	r3, [r4, #-4]
 8012e7a:	f8cd b008 	str.w	fp, [sp, #8]
 8012e7e:	464c      	mov	r4, r9
 8012e80:	461d      	mov	r5, r3
 8012e82:	9903      	ldr	r1, [sp, #12]
 8012e84:	e7d7      	b.n	8012e36 <__hexnan+0x2e>
 8012e86:	2a29      	cmp	r2, #41	@ 0x29
 8012e88:	d157      	bne.n	8012f3a <__hexnan+0x132>
 8012e8a:	3102      	adds	r1, #2
 8012e8c:	f8ca 1000 	str.w	r1, [sl]
 8012e90:	f1bb 0f00 	cmp.w	fp, #0
 8012e94:	d051      	beq.n	8012f3a <__hexnan+0x132>
 8012e96:	454c      	cmp	r4, r9
 8012e98:	d206      	bcs.n	8012ea8 <__hexnan+0xa0>
 8012e9a:	2d07      	cmp	r5, #7
 8012e9c:	dc04      	bgt.n	8012ea8 <__hexnan+0xa0>
 8012e9e:	462a      	mov	r2, r5
 8012ea0:	4649      	mov	r1, r9
 8012ea2:	4620      	mov	r0, r4
 8012ea4:	f7ff ff8a 	bl	8012dbc <L_shift>
 8012ea8:	4544      	cmp	r4, r8
 8012eaa:	d936      	bls.n	8012f1a <__hexnan+0x112>
 8012eac:	f1a8 0204 	sub.w	r2, r8, #4
 8012eb0:	4623      	mov	r3, r4
 8012eb2:	f853 1b04 	ldr.w	r1, [r3], #4
 8012eb6:	f842 1f04 	str.w	r1, [r2, #4]!
 8012eba:	429f      	cmp	r7, r3
 8012ebc:	d2f9      	bcs.n	8012eb2 <__hexnan+0xaa>
 8012ebe:	1b3b      	subs	r3, r7, r4
 8012ec0:	f023 0303 	bic.w	r3, r3, #3
 8012ec4:	3304      	adds	r3, #4
 8012ec6:	3401      	adds	r4, #1
 8012ec8:	3e03      	subs	r6, #3
 8012eca:	42b4      	cmp	r4, r6
 8012ecc:	bf88      	it	hi
 8012ece:	2304      	movhi	r3, #4
 8012ed0:	4443      	add	r3, r8
 8012ed2:	2200      	movs	r2, #0
 8012ed4:	f843 2b04 	str.w	r2, [r3], #4
 8012ed8:	429f      	cmp	r7, r3
 8012eda:	d2fb      	bcs.n	8012ed4 <__hexnan+0xcc>
 8012edc:	683b      	ldr	r3, [r7, #0]
 8012ede:	b91b      	cbnz	r3, 8012ee8 <__hexnan+0xe0>
 8012ee0:	4547      	cmp	r7, r8
 8012ee2:	d128      	bne.n	8012f36 <__hexnan+0x12e>
 8012ee4:	2301      	movs	r3, #1
 8012ee6:	603b      	str	r3, [r7, #0]
 8012ee8:	2005      	movs	r0, #5
 8012eea:	b007      	add	sp, #28
 8012eec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ef0:	3501      	adds	r5, #1
 8012ef2:	2d08      	cmp	r5, #8
 8012ef4:	f10b 0b01 	add.w	fp, fp, #1
 8012ef8:	dd06      	ble.n	8012f08 <__hexnan+0x100>
 8012efa:	4544      	cmp	r4, r8
 8012efc:	d9c1      	bls.n	8012e82 <__hexnan+0x7a>
 8012efe:	2300      	movs	r3, #0
 8012f00:	f844 3c04 	str.w	r3, [r4, #-4]
 8012f04:	2501      	movs	r5, #1
 8012f06:	3c04      	subs	r4, #4
 8012f08:	6822      	ldr	r2, [r4, #0]
 8012f0a:	f000 000f 	and.w	r0, r0, #15
 8012f0e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8012f12:	6020      	str	r0, [r4, #0]
 8012f14:	e7b5      	b.n	8012e82 <__hexnan+0x7a>
 8012f16:	2508      	movs	r5, #8
 8012f18:	e7b3      	b.n	8012e82 <__hexnan+0x7a>
 8012f1a:	9b01      	ldr	r3, [sp, #4]
 8012f1c:	2b00      	cmp	r3, #0
 8012f1e:	d0dd      	beq.n	8012edc <__hexnan+0xd4>
 8012f20:	f1c3 0320 	rsb	r3, r3, #32
 8012f24:	f04f 32ff 	mov.w	r2, #4294967295
 8012f28:	40da      	lsrs	r2, r3
 8012f2a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8012f2e:	4013      	ands	r3, r2
 8012f30:	f846 3c04 	str.w	r3, [r6, #-4]
 8012f34:	e7d2      	b.n	8012edc <__hexnan+0xd4>
 8012f36:	3f04      	subs	r7, #4
 8012f38:	e7d0      	b.n	8012edc <__hexnan+0xd4>
 8012f3a:	2004      	movs	r0, #4
 8012f3c:	e7d5      	b.n	8012eea <__hexnan+0xe2>
	...

08012f40 <malloc>:
 8012f40:	4b02      	ldr	r3, [pc, #8]	@ (8012f4c <malloc+0xc>)
 8012f42:	4601      	mov	r1, r0
 8012f44:	6818      	ldr	r0, [r3, #0]
 8012f46:	f000 b825 	b.w	8012f94 <_malloc_r>
 8012f4a:	bf00      	nop
 8012f4c:	200001f0 	.word	0x200001f0

08012f50 <sbrk_aligned>:
 8012f50:	b570      	push	{r4, r5, r6, lr}
 8012f52:	4e0f      	ldr	r6, [pc, #60]	@ (8012f90 <sbrk_aligned+0x40>)
 8012f54:	460c      	mov	r4, r1
 8012f56:	6831      	ldr	r1, [r6, #0]
 8012f58:	4605      	mov	r5, r0
 8012f5a:	b911      	cbnz	r1, 8012f62 <sbrk_aligned+0x12>
 8012f5c:	f001 f808 	bl	8013f70 <_sbrk_r>
 8012f60:	6030      	str	r0, [r6, #0]
 8012f62:	4621      	mov	r1, r4
 8012f64:	4628      	mov	r0, r5
 8012f66:	f001 f803 	bl	8013f70 <_sbrk_r>
 8012f6a:	1c43      	adds	r3, r0, #1
 8012f6c:	d103      	bne.n	8012f76 <sbrk_aligned+0x26>
 8012f6e:	f04f 34ff 	mov.w	r4, #4294967295
 8012f72:	4620      	mov	r0, r4
 8012f74:	bd70      	pop	{r4, r5, r6, pc}
 8012f76:	1cc4      	adds	r4, r0, #3
 8012f78:	f024 0403 	bic.w	r4, r4, #3
 8012f7c:	42a0      	cmp	r0, r4
 8012f7e:	d0f8      	beq.n	8012f72 <sbrk_aligned+0x22>
 8012f80:	1a21      	subs	r1, r4, r0
 8012f82:	4628      	mov	r0, r5
 8012f84:	f000 fff4 	bl	8013f70 <_sbrk_r>
 8012f88:	3001      	adds	r0, #1
 8012f8a:	d1f2      	bne.n	8012f72 <sbrk_aligned+0x22>
 8012f8c:	e7ef      	b.n	8012f6e <sbrk_aligned+0x1e>
 8012f8e:	bf00      	nop
 8012f90:	200055f0 	.word	0x200055f0

08012f94 <_malloc_r>:
 8012f94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012f98:	1ccd      	adds	r5, r1, #3
 8012f9a:	f025 0503 	bic.w	r5, r5, #3
 8012f9e:	3508      	adds	r5, #8
 8012fa0:	2d0c      	cmp	r5, #12
 8012fa2:	bf38      	it	cc
 8012fa4:	250c      	movcc	r5, #12
 8012fa6:	2d00      	cmp	r5, #0
 8012fa8:	4606      	mov	r6, r0
 8012faa:	db01      	blt.n	8012fb0 <_malloc_r+0x1c>
 8012fac:	42a9      	cmp	r1, r5
 8012fae:	d904      	bls.n	8012fba <_malloc_r+0x26>
 8012fb0:	230c      	movs	r3, #12
 8012fb2:	6033      	str	r3, [r6, #0]
 8012fb4:	2000      	movs	r0, #0
 8012fb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012fba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013090 <_malloc_r+0xfc>
 8012fbe:	f000 f87b 	bl	80130b8 <__malloc_lock>
 8012fc2:	f8d8 3000 	ldr.w	r3, [r8]
 8012fc6:	461c      	mov	r4, r3
 8012fc8:	bb44      	cbnz	r4, 801301c <_malloc_r+0x88>
 8012fca:	4629      	mov	r1, r5
 8012fcc:	4630      	mov	r0, r6
 8012fce:	f7ff ffbf 	bl	8012f50 <sbrk_aligned>
 8012fd2:	1c43      	adds	r3, r0, #1
 8012fd4:	4604      	mov	r4, r0
 8012fd6:	d158      	bne.n	801308a <_malloc_r+0xf6>
 8012fd8:	f8d8 4000 	ldr.w	r4, [r8]
 8012fdc:	4627      	mov	r7, r4
 8012fde:	2f00      	cmp	r7, #0
 8012fe0:	d143      	bne.n	801306a <_malloc_r+0xd6>
 8012fe2:	2c00      	cmp	r4, #0
 8012fe4:	d04b      	beq.n	801307e <_malloc_r+0xea>
 8012fe6:	6823      	ldr	r3, [r4, #0]
 8012fe8:	4639      	mov	r1, r7
 8012fea:	4630      	mov	r0, r6
 8012fec:	eb04 0903 	add.w	r9, r4, r3
 8012ff0:	f000 ffbe 	bl	8013f70 <_sbrk_r>
 8012ff4:	4581      	cmp	r9, r0
 8012ff6:	d142      	bne.n	801307e <_malloc_r+0xea>
 8012ff8:	6821      	ldr	r1, [r4, #0]
 8012ffa:	1a6d      	subs	r5, r5, r1
 8012ffc:	4629      	mov	r1, r5
 8012ffe:	4630      	mov	r0, r6
 8013000:	f7ff ffa6 	bl	8012f50 <sbrk_aligned>
 8013004:	3001      	adds	r0, #1
 8013006:	d03a      	beq.n	801307e <_malloc_r+0xea>
 8013008:	6823      	ldr	r3, [r4, #0]
 801300a:	442b      	add	r3, r5
 801300c:	6023      	str	r3, [r4, #0]
 801300e:	f8d8 3000 	ldr.w	r3, [r8]
 8013012:	685a      	ldr	r2, [r3, #4]
 8013014:	bb62      	cbnz	r2, 8013070 <_malloc_r+0xdc>
 8013016:	f8c8 7000 	str.w	r7, [r8]
 801301a:	e00f      	b.n	801303c <_malloc_r+0xa8>
 801301c:	6822      	ldr	r2, [r4, #0]
 801301e:	1b52      	subs	r2, r2, r5
 8013020:	d420      	bmi.n	8013064 <_malloc_r+0xd0>
 8013022:	2a0b      	cmp	r2, #11
 8013024:	d917      	bls.n	8013056 <_malloc_r+0xc2>
 8013026:	1961      	adds	r1, r4, r5
 8013028:	42a3      	cmp	r3, r4
 801302a:	6025      	str	r5, [r4, #0]
 801302c:	bf18      	it	ne
 801302e:	6059      	strne	r1, [r3, #4]
 8013030:	6863      	ldr	r3, [r4, #4]
 8013032:	bf08      	it	eq
 8013034:	f8c8 1000 	streq.w	r1, [r8]
 8013038:	5162      	str	r2, [r4, r5]
 801303a:	604b      	str	r3, [r1, #4]
 801303c:	4630      	mov	r0, r6
 801303e:	f000 f841 	bl	80130c4 <__malloc_unlock>
 8013042:	f104 000b 	add.w	r0, r4, #11
 8013046:	1d23      	adds	r3, r4, #4
 8013048:	f020 0007 	bic.w	r0, r0, #7
 801304c:	1ac2      	subs	r2, r0, r3
 801304e:	bf1c      	itt	ne
 8013050:	1a1b      	subne	r3, r3, r0
 8013052:	50a3      	strne	r3, [r4, r2]
 8013054:	e7af      	b.n	8012fb6 <_malloc_r+0x22>
 8013056:	6862      	ldr	r2, [r4, #4]
 8013058:	42a3      	cmp	r3, r4
 801305a:	bf0c      	ite	eq
 801305c:	f8c8 2000 	streq.w	r2, [r8]
 8013060:	605a      	strne	r2, [r3, #4]
 8013062:	e7eb      	b.n	801303c <_malloc_r+0xa8>
 8013064:	4623      	mov	r3, r4
 8013066:	6864      	ldr	r4, [r4, #4]
 8013068:	e7ae      	b.n	8012fc8 <_malloc_r+0x34>
 801306a:	463c      	mov	r4, r7
 801306c:	687f      	ldr	r7, [r7, #4]
 801306e:	e7b6      	b.n	8012fde <_malloc_r+0x4a>
 8013070:	461a      	mov	r2, r3
 8013072:	685b      	ldr	r3, [r3, #4]
 8013074:	42a3      	cmp	r3, r4
 8013076:	d1fb      	bne.n	8013070 <_malloc_r+0xdc>
 8013078:	2300      	movs	r3, #0
 801307a:	6053      	str	r3, [r2, #4]
 801307c:	e7de      	b.n	801303c <_malloc_r+0xa8>
 801307e:	230c      	movs	r3, #12
 8013080:	6033      	str	r3, [r6, #0]
 8013082:	4630      	mov	r0, r6
 8013084:	f000 f81e 	bl	80130c4 <__malloc_unlock>
 8013088:	e794      	b.n	8012fb4 <_malloc_r+0x20>
 801308a:	6005      	str	r5, [r0, #0]
 801308c:	e7d6      	b.n	801303c <_malloc_r+0xa8>
 801308e:	bf00      	nop
 8013090:	200055f4 	.word	0x200055f4

08013094 <__ascii_mbtowc>:
 8013094:	b082      	sub	sp, #8
 8013096:	b901      	cbnz	r1, 801309a <__ascii_mbtowc+0x6>
 8013098:	a901      	add	r1, sp, #4
 801309a:	b142      	cbz	r2, 80130ae <__ascii_mbtowc+0x1a>
 801309c:	b14b      	cbz	r3, 80130b2 <__ascii_mbtowc+0x1e>
 801309e:	7813      	ldrb	r3, [r2, #0]
 80130a0:	600b      	str	r3, [r1, #0]
 80130a2:	7812      	ldrb	r2, [r2, #0]
 80130a4:	1e10      	subs	r0, r2, #0
 80130a6:	bf18      	it	ne
 80130a8:	2001      	movne	r0, #1
 80130aa:	b002      	add	sp, #8
 80130ac:	4770      	bx	lr
 80130ae:	4610      	mov	r0, r2
 80130b0:	e7fb      	b.n	80130aa <__ascii_mbtowc+0x16>
 80130b2:	f06f 0001 	mvn.w	r0, #1
 80130b6:	e7f8      	b.n	80130aa <__ascii_mbtowc+0x16>

080130b8 <__malloc_lock>:
 80130b8:	4801      	ldr	r0, [pc, #4]	@ (80130c0 <__malloc_lock+0x8>)
 80130ba:	f7fe bd42 	b.w	8011b42 <__retarget_lock_acquire_recursive>
 80130be:	bf00      	nop
 80130c0:	200055ec 	.word	0x200055ec

080130c4 <__malloc_unlock>:
 80130c4:	4801      	ldr	r0, [pc, #4]	@ (80130cc <__malloc_unlock+0x8>)
 80130c6:	f7fe bd3d 	b.w	8011b44 <__retarget_lock_release_recursive>
 80130ca:	bf00      	nop
 80130cc:	200055ec 	.word	0x200055ec

080130d0 <_Balloc>:
 80130d0:	b570      	push	{r4, r5, r6, lr}
 80130d2:	69c6      	ldr	r6, [r0, #28]
 80130d4:	4604      	mov	r4, r0
 80130d6:	460d      	mov	r5, r1
 80130d8:	b976      	cbnz	r6, 80130f8 <_Balloc+0x28>
 80130da:	2010      	movs	r0, #16
 80130dc:	f7ff ff30 	bl	8012f40 <malloc>
 80130e0:	4602      	mov	r2, r0
 80130e2:	61e0      	str	r0, [r4, #28]
 80130e4:	b920      	cbnz	r0, 80130f0 <_Balloc+0x20>
 80130e6:	4b18      	ldr	r3, [pc, #96]	@ (8013148 <_Balloc+0x78>)
 80130e8:	4818      	ldr	r0, [pc, #96]	@ (801314c <_Balloc+0x7c>)
 80130ea:	216b      	movs	r1, #107	@ 0x6b
 80130ec:	f000 ff50 	bl	8013f90 <__assert_func>
 80130f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80130f4:	6006      	str	r6, [r0, #0]
 80130f6:	60c6      	str	r6, [r0, #12]
 80130f8:	69e6      	ldr	r6, [r4, #28]
 80130fa:	68f3      	ldr	r3, [r6, #12]
 80130fc:	b183      	cbz	r3, 8013120 <_Balloc+0x50>
 80130fe:	69e3      	ldr	r3, [r4, #28]
 8013100:	68db      	ldr	r3, [r3, #12]
 8013102:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013106:	b9b8      	cbnz	r0, 8013138 <_Balloc+0x68>
 8013108:	2101      	movs	r1, #1
 801310a:	fa01 f605 	lsl.w	r6, r1, r5
 801310e:	1d72      	adds	r2, r6, #5
 8013110:	0092      	lsls	r2, r2, #2
 8013112:	4620      	mov	r0, r4
 8013114:	f000 ff5a 	bl	8013fcc <_calloc_r>
 8013118:	b160      	cbz	r0, 8013134 <_Balloc+0x64>
 801311a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801311e:	e00e      	b.n	801313e <_Balloc+0x6e>
 8013120:	2221      	movs	r2, #33	@ 0x21
 8013122:	2104      	movs	r1, #4
 8013124:	4620      	mov	r0, r4
 8013126:	f000 ff51 	bl	8013fcc <_calloc_r>
 801312a:	69e3      	ldr	r3, [r4, #28]
 801312c:	60f0      	str	r0, [r6, #12]
 801312e:	68db      	ldr	r3, [r3, #12]
 8013130:	2b00      	cmp	r3, #0
 8013132:	d1e4      	bne.n	80130fe <_Balloc+0x2e>
 8013134:	2000      	movs	r0, #0
 8013136:	bd70      	pop	{r4, r5, r6, pc}
 8013138:	6802      	ldr	r2, [r0, #0]
 801313a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801313e:	2300      	movs	r3, #0
 8013140:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013144:	e7f7      	b.n	8013136 <_Balloc+0x66>
 8013146:	bf00      	nop
 8013148:	08015ed0 	.word	0x08015ed0
 801314c:	08015fb0 	.word	0x08015fb0

08013150 <_Bfree>:
 8013150:	b570      	push	{r4, r5, r6, lr}
 8013152:	69c6      	ldr	r6, [r0, #28]
 8013154:	4605      	mov	r5, r0
 8013156:	460c      	mov	r4, r1
 8013158:	b976      	cbnz	r6, 8013178 <_Bfree+0x28>
 801315a:	2010      	movs	r0, #16
 801315c:	f7ff fef0 	bl	8012f40 <malloc>
 8013160:	4602      	mov	r2, r0
 8013162:	61e8      	str	r0, [r5, #28]
 8013164:	b920      	cbnz	r0, 8013170 <_Bfree+0x20>
 8013166:	4b09      	ldr	r3, [pc, #36]	@ (801318c <_Bfree+0x3c>)
 8013168:	4809      	ldr	r0, [pc, #36]	@ (8013190 <_Bfree+0x40>)
 801316a:	218f      	movs	r1, #143	@ 0x8f
 801316c:	f000 ff10 	bl	8013f90 <__assert_func>
 8013170:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013174:	6006      	str	r6, [r0, #0]
 8013176:	60c6      	str	r6, [r0, #12]
 8013178:	b13c      	cbz	r4, 801318a <_Bfree+0x3a>
 801317a:	69eb      	ldr	r3, [r5, #28]
 801317c:	6862      	ldr	r2, [r4, #4]
 801317e:	68db      	ldr	r3, [r3, #12]
 8013180:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013184:	6021      	str	r1, [r4, #0]
 8013186:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801318a:	bd70      	pop	{r4, r5, r6, pc}
 801318c:	08015ed0 	.word	0x08015ed0
 8013190:	08015fb0 	.word	0x08015fb0

08013194 <__multadd>:
 8013194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013198:	690d      	ldr	r5, [r1, #16]
 801319a:	4607      	mov	r7, r0
 801319c:	460c      	mov	r4, r1
 801319e:	461e      	mov	r6, r3
 80131a0:	f101 0c14 	add.w	ip, r1, #20
 80131a4:	2000      	movs	r0, #0
 80131a6:	f8dc 3000 	ldr.w	r3, [ip]
 80131aa:	b299      	uxth	r1, r3
 80131ac:	fb02 6101 	mla	r1, r2, r1, r6
 80131b0:	0c1e      	lsrs	r6, r3, #16
 80131b2:	0c0b      	lsrs	r3, r1, #16
 80131b4:	fb02 3306 	mla	r3, r2, r6, r3
 80131b8:	b289      	uxth	r1, r1
 80131ba:	3001      	adds	r0, #1
 80131bc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80131c0:	4285      	cmp	r5, r0
 80131c2:	f84c 1b04 	str.w	r1, [ip], #4
 80131c6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80131ca:	dcec      	bgt.n	80131a6 <__multadd+0x12>
 80131cc:	b30e      	cbz	r6, 8013212 <__multadd+0x7e>
 80131ce:	68a3      	ldr	r3, [r4, #8]
 80131d0:	42ab      	cmp	r3, r5
 80131d2:	dc19      	bgt.n	8013208 <__multadd+0x74>
 80131d4:	6861      	ldr	r1, [r4, #4]
 80131d6:	4638      	mov	r0, r7
 80131d8:	3101      	adds	r1, #1
 80131da:	f7ff ff79 	bl	80130d0 <_Balloc>
 80131de:	4680      	mov	r8, r0
 80131e0:	b928      	cbnz	r0, 80131ee <__multadd+0x5a>
 80131e2:	4602      	mov	r2, r0
 80131e4:	4b0c      	ldr	r3, [pc, #48]	@ (8013218 <__multadd+0x84>)
 80131e6:	480d      	ldr	r0, [pc, #52]	@ (801321c <__multadd+0x88>)
 80131e8:	21ba      	movs	r1, #186	@ 0xba
 80131ea:	f000 fed1 	bl	8013f90 <__assert_func>
 80131ee:	6922      	ldr	r2, [r4, #16]
 80131f0:	3202      	adds	r2, #2
 80131f2:	f104 010c 	add.w	r1, r4, #12
 80131f6:	0092      	lsls	r2, r2, #2
 80131f8:	300c      	adds	r0, #12
 80131fa:	f7fe fca4 	bl	8011b46 <memcpy>
 80131fe:	4621      	mov	r1, r4
 8013200:	4638      	mov	r0, r7
 8013202:	f7ff ffa5 	bl	8013150 <_Bfree>
 8013206:	4644      	mov	r4, r8
 8013208:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801320c:	3501      	adds	r5, #1
 801320e:	615e      	str	r6, [r3, #20]
 8013210:	6125      	str	r5, [r4, #16]
 8013212:	4620      	mov	r0, r4
 8013214:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013218:	08015f3f 	.word	0x08015f3f
 801321c:	08015fb0 	.word	0x08015fb0

08013220 <__s2b>:
 8013220:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013224:	460c      	mov	r4, r1
 8013226:	4615      	mov	r5, r2
 8013228:	461f      	mov	r7, r3
 801322a:	2209      	movs	r2, #9
 801322c:	3308      	adds	r3, #8
 801322e:	4606      	mov	r6, r0
 8013230:	fb93 f3f2 	sdiv	r3, r3, r2
 8013234:	2100      	movs	r1, #0
 8013236:	2201      	movs	r2, #1
 8013238:	429a      	cmp	r2, r3
 801323a:	db09      	blt.n	8013250 <__s2b+0x30>
 801323c:	4630      	mov	r0, r6
 801323e:	f7ff ff47 	bl	80130d0 <_Balloc>
 8013242:	b940      	cbnz	r0, 8013256 <__s2b+0x36>
 8013244:	4602      	mov	r2, r0
 8013246:	4b19      	ldr	r3, [pc, #100]	@ (80132ac <__s2b+0x8c>)
 8013248:	4819      	ldr	r0, [pc, #100]	@ (80132b0 <__s2b+0x90>)
 801324a:	21d3      	movs	r1, #211	@ 0xd3
 801324c:	f000 fea0 	bl	8013f90 <__assert_func>
 8013250:	0052      	lsls	r2, r2, #1
 8013252:	3101      	adds	r1, #1
 8013254:	e7f0      	b.n	8013238 <__s2b+0x18>
 8013256:	9b08      	ldr	r3, [sp, #32]
 8013258:	6143      	str	r3, [r0, #20]
 801325a:	2d09      	cmp	r5, #9
 801325c:	f04f 0301 	mov.w	r3, #1
 8013260:	6103      	str	r3, [r0, #16]
 8013262:	dd16      	ble.n	8013292 <__s2b+0x72>
 8013264:	f104 0909 	add.w	r9, r4, #9
 8013268:	46c8      	mov	r8, r9
 801326a:	442c      	add	r4, r5
 801326c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8013270:	4601      	mov	r1, r0
 8013272:	3b30      	subs	r3, #48	@ 0x30
 8013274:	220a      	movs	r2, #10
 8013276:	4630      	mov	r0, r6
 8013278:	f7ff ff8c 	bl	8013194 <__multadd>
 801327c:	45a0      	cmp	r8, r4
 801327e:	d1f5      	bne.n	801326c <__s2b+0x4c>
 8013280:	f1a5 0408 	sub.w	r4, r5, #8
 8013284:	444c      	add	r4, r9
 8013286:	1b2d      	subs	r5, r5, r4
 8013288:	1963      	adds	r3, r4, r5
 801328a:	42bb      	cmp	r3, r7
 801328c:	db04      	blt.n	8013298 <__s2b+0x78>
 801328e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013292:	340a      	adds	r4, #10
 8013294:	2509      	movs	r5, #9
 8013296:	e7f6      	b.n	8013286 <__s2b+0x66>
 8013298:	f814 3b01 	ldrb.w	r3, [r4], #1
 801329c:	4601      	mov	r1, r0
 801329e:	3b30      	subs	r3, #48	@ 0x30
 80132a0:	220a      	movs	r2, #10
 80132a2:	4630      	mov	r0, r6
 80132a4:	f7ff ff76 	bl	8013194 <__multadd>
 80132a8:	e7ee      	b.n	8013288 <__s2b+0x68>
 80132aa:	bf00      	nop
 80132ac:	08015f3f 	.word	0x08015f3f
 80132b0:	08015fb0 	.word	0x08015fb0

080132b4 <__hi0bits>:
 80132b4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80132b8:	4603      	mov	r3, r0
 80132ba:	bf36      	itet	cc
 80132bc:	0403      	lslcc	r3, r0, #16
 80132be:	2000      	movcs	r0, #0
 80132c0:	2010      	movcc	r0, #16
 80132c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80132c6:	bf3c      	itt	cc
 80132c8:	021b      	lslcc	r3, r3, #8
 80132ca:	3008      	addcc	r0, #8
 80132cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80132d0:	bf3c      	itt	cc
 80132d2:	011b      	lslcc	r3, r3, #4
 80132d4:	3004      	addcc	r0, #4
 80132d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80132da:	bf3c      	itt	cc
 80132dc:	009b      	lslcc	r3, r3, #2
 80132de:	3002      	addcc	r0, #2
 80132e0:	2b00      	cmp	r3, #0
 80132e2:	db05      	blt.n	80132f0 <__hi0bits+0x3c>
 80132e4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80132e8:	f100 0001 	add.w	r0, r0, #1
 80132ec:	bf08      	it	eq
 80132ee:	2020      	moveq	r0, #32
 80132f0:	4770      	bx	lr

080132f2 <__lo0bits>:
 80132f2:	6803      	ldr	r3, [r0, #0]
 80132f4:	4602      	mov	r2, r0
 80132f6:	f013 0007 	ands.w	r0, r3, #7
 80132fa:	d00b      	beq.n	8013314 <__lo0bits+0x22>
 80132fc:	07d9      	lsls	r1, r3, #31
 80132fe:	d421      	bmi.n	8013344 <__lo0bits+0x52>
 8013300:	0798      	lsls	r0, r3, #30
 8013302:	bf49      	itett	mi
 8013304:	085b      	lsrmi	r3, r3, #1
 8013306:	089b      	lsrpl	r3, r3, #2
 8013308:	2001      	movmi	r0, #1
 801330a:	6013      	strmi	r3, [r2, #0]
 801330c:	bf5c      	itt	pl
 801330e:	6013      	strpl	r3, [r2, #0]
 8013310:	2002      	movpl	r0, #2
 8013312:	4770      	bx	lr
 8013314:	b299      	uxth	r1, r3
 8013316:	b909      	cbnz	r1, 801331c <__lo0bits+0x2a>
 8013318:	0c1b      	lsrs	r3, r3, #16
 801331a:	2010      	movs	r0, #16
 801331c:	b2d9      	uxtb	r1, r3
 801331e:	b909      	cbnz	r1, 8013324 <__lo0bits+0x32>
 8013320:	3008      	adds	r0, #8
 8013322:	0a1b      	lsrs	r3, r3, #8
 8013324:	0719      	lsls	r1, r3, #28
 8013326:	bf04      	itt	eq
 8013328:	091b      	lsreq	r3, r3, #4
 801332a:	3004      	addeq	r0, #4
 801332c:	0799      	lsls	r1, r3, #30
 801332e:	bf04      	itt	eq
 8013330:	089b      	lsreq	r3, r3, #2
 8013332:	3002      	addeq	r0, #2
 8013334:	07d9      	lsls	r1, r3, #31
 8013336:	d403      	bmi.n	8013340 <__lo0bits+0x4e>
 8013338:	085b      	lsrs	r3, r3, #1
 801333a:	f100 0001 	add.w	r0, r0, #1
 801333e:	d003      	beq.n	8013348 <__lo0bits+0x56>
 8013340:	6013      	str	r3, [r2, #0]
 8013342:	4770      	bx	lr
 8013344:	2000      	movs	r0, #0
 8013346:	4770      	bx	lr
 8013348:	2020      	movs	r0, #32
 801334a:	4770      	bx	lr

0801334c <__i2b>:
 801334c:	b510      	push	{r4, lr}
 801334e:	460c      	mov	r4, r1
 8013350:	2101      	movs	r1, #1
 8013352:	f7ff febd 	bl	80130d0 <_Balloc>
 8013356:	4602      	mov	r2, r0
 8013358:	b928      	cbnz	r0, 8013366 <__i2b+0x1a>
 801335a:	4b05      	ldr	r3, [pc, #20]	@ (8013370 <__i2b+0x24>)
 801335c:	4805      	ldr	r0, [pc, #20]	@ (8013374 <__i2b+0x28>)
 801335e:	f240 1145 	movw	r1, #325	@ 0x145
 8013362:	f000 fe15 	bl	8013f90 <__assert_func>
 8013366:	2301      	movs	r3, #1
 8013368:	6144      	str	r4, [r0, #20]
 801336a:	6103      	str	r3, [r0, #16]
 801336c:	bd10      	pop	{r4, pc}
 801336e:	bf00      	nop
 8013370:	08015f3f 	.word	0x08015f3f
 8013374:	08015fb0 	.word	0x08015fb0

08013378 <__multiply>:
 8013378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801337c:	4617      	mov	r7, r2
 801337e:	690a      	ldr	r2, [r1, #16]
 8013380:	693b      	ldr	r3, [r7, #16]
 8013382:	429a      	cmp	r2, r3
 8013384:	bfa8      	it	ge
 8013386:	463b      	movge	r3, r7
 8013388:	4689      	mov	r9, r1
 801338a:	bfa4      	itt	ge
 801338c:	460f      	movge	r7, r1
 801338e:	4699      	movge	r9, r3
 8013390:	693d      	ldr	r5, [r7, #16]
 8013392:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013396:	68bb      	ldr	r3, [r7, #8]
 8013398:	6879      	ldr	r1, [r7, #4]
 801339a:	eb05 060a 	add.w	r6, r5, sl
 801339e:	42b3      	cmp	r3, r6
 80133a0:	b085      	sub	sp, #20
 80133a2:	bfb8      	it	lt
 80133a4:	3101      	addlt	r1, #1
 80133a6:	f7ff fe93 	bl	80130d0 <_Balloc>
 80133aa:	b930      	cbnz	r0, 80133ba <__multiply+0x42>
 80133ac:	4602      	mov	r2, r0
 80133ae:	4b41      	ldr	r3, [pc, #260]	@ (80134b4 <__multiply+0x13c>)
 80133b0:	4841      	ldr	r0, [pc, #260]	@ (80134b8 <__multiply+0x140>)
 80133b2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80133b6:	f000 fdeb 	bl	8013f90 <__assert_func>
 80133ba:	f100 0414 	add.w	r4, r0, #20
 80133be:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80133c2:	4623      	mov	r3, r4
 80133c4:	2200      	movs	r2, #0
 80133c6:	4573      	cmp	r3, lr
 80133c8:	d320      	bcc.n	801340c <__multiply+0x94>
 80133ca:	f107 0814 	add.w	r8, r7, #20
 80133ce:	f109 0114 	add.w	r1, r9, #20
 80133d2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80133d6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80133da:	9302      	str	r3, [sp, #8]
 80133dc:	1beb      	subs	r3, r5, r7
 80133de:	3b15      	subs	r3, #21
 80133e0:	f023 0303 	bic.w	r3, r3, #3
 80133e4:	3304      	adds	r3, #4
 80133e6:	3715      	adds	r7, #21
 80133e8:	42bd      	cmp	r5, r7
 80133ea:	bf38      	it	cc
 80133ec:	2304      	movcc	r3, #4
 80133ee:	9301      	str	r3, [sp, #4]
 80133f0:	9b02      	ldr	r3, [sp, #8]
 80133f2:	9103      	str	r1, [sp, #12]
 80133f4:	428b      	cmp	r3, r1
 80133f6:	d80c      	bhi.n	8013412 <__multiply+0x9a>
 80133f8:	2e00      	cmp	r6, #0
 80133fa:	dd03      	ble.n	8013404 <__multiply+0x8c>
 80133fc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8013400:	2b00      	cmp	r3, #0
 8013402:	d055      	beq.n	80134b0 <__multiply+0x138>
 8013404:	6106      	str	r6, [r0, #16]
 8013406:	b005      	add	sp, #20
 8013408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801340c:	f843 2b04 	str.w	r2, [r3], #4
 8013410:	e7d9      	b.n	80133c6 <__multiply+0x4e>
 8013412:	f8b1 a000 	ldrh.w	sl, [r1]
 8013416:	f1ba 0f00 	cmp.w	sl, #0
 801341a:	d01f      	beq.n	801345c <__multiply+0xe4>
 801341c:	46c4      	mov	ip, r8
 801341e:	46a1      	mov	r9, r4
 8013420:	2700      	movs	r7, #0
 8013422:	f85c 2b04 	ldr.w	r2, [ip], #4
 8013426:	f8d9 3000 	ldr.w	r3, [r9]
 801342a:	fa1f fb82 	uxth.w	fp, r2
 801342e:	b29b      	uxth	r3, r3
 8013430:	fb0a 330b 	mla	r3, sl, fp, r3
 8013434:	443b      	add	r3, r7
 8013436:	f8d9 7000 	ldr.w	r7, [r9]
 801343a:	0c12      	lsrs	r2, r2, #16
 801343c:	0c3f      	lsrs	r7, r7, #16
 801343e:	fb0a 7202 	mla	r2, sl, r2, r7
 8013442:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8013446:	b29b      	uxth	r3, r3
 8013448:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801344c:	4565      	cmp	r5, ip
 801344e:	f849 3b04 	str.w	r3, [r9], #4
 8013452:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8013456:	d8e4      	bhi.n	8013422 <__multiply+0xaa>
 8013458:	9b01      	ldr	r3, [sp, #4]
 801345a:	50e7      	str	r7, [r4, r3]
 801345c:	9b03      	ldr	r3, [sp, #12]
 801345e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013462:	3104      	adds	r1, #4
 8013464:	f1b9 0f00 	cmp.w	r9, #0
 8013468:	d020      	beq.n	80134ac <__multiply+0x134>
 801346a:	6823      	ldr	r3, [r4, #0]
 801346c:	4647      	mov	r7, r8
 801346e:	46a4      	mov	ip, r4
 8013470:	f04f 0a00 	mov.w	sl, #0
 8013474:	f8b7 b000 	ldrh.w	fp, [r7]
 8013478:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801347c:	fb09 220b 	mla	r2, r9, fp, r2
 8013480:	4452      	add	r2, sl
 8013482:	b29b      	uxth	r3, r3
 8013484:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013488:	f84c 3b04 	str.w	r3, [ip], #4
 801348c:	f857 3b04 	ldr.w	r3, [r7], #4
 8013490:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013494:	f8bc 3000 	ldrh.w	r3, [ip]
 8013498:	fb09 330a 	mla	r3, r9, sl, r3
 801349c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80134a0:	42bd      	cmp	r5, r7
 80134a2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80134a6:	d8e5      	bhi.n	8013474 <__multiply+0xfc>
 80134a8:	9a01      	ldr	r2, [sp, #4]
 80134aa:	50a3      	str	r3, [r4, r2]
 80134ac:	3404      	adds	r4, #4
 80134ae:	e79f      	b.n	80133f0 <__multiply+0x78>
 80134b0:	3e01      	subs	r6, #1
 80134b2:	e7a1      	b.n	80133f8 <__multiply+0x80>
 80134b4:	08015f3f 	.word	0x08015f3f
 80134b8:	08015fb0 	.word	0x08015fb0

080134bc <__pow5mult>:
 80134bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80134c0:	4615      	mov	r5, r2
 80134c2:	f012 0203 	ands.w	r2, r2, #3
 80134c6:	4607      	mov	r7, r0
 80134c8:	460e      	mov	r6, r1
 80134ca:	d007      	beq.n	80134dc <__pow5mult+0x20>
 80134cc:	4c25      	ldr	r4, [pc, #148]	@ (8013564 <__pow5mult+0xa8>)
 80134ce:	3a01      	subs	r2, #1
 80134d0:	2300      	movs	r3, #0
 80134d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80134d6:	f7ff fe5d 	bl	8013194 <__multadd>
 80134da:	4606      	mov	r6, r0
 80134dc:	10ad      	asrs	r5, r5, #2
 80134de:	d03d      	beq.n	801355c <__pow5mult+0xa0>
 80134e0:	69fc      	ldr	r4, [r7, #28]
 80134e2:	b97c      	cbnz	r4, 8013504 <__pow5mult+0x48>
 80134e4:	2010      	movs	r0, #16
 80134e6:	f7ff fd2b 	bl	8012f40 <malloc>
 80134ea:	4602      	mov	r2, r0
 80134ec:	61f8      	str	r0, [r7, #28]
 80134ee:	b928      	cbnz	r0, 80134fc <__pow5mult+0x40>
 80134f0:	4b1d      	ldr	r3, [pc, #116]	@ (8013568 <__pow5mult+0xac>)
 80134f2:	481e      	ldr	r0, [pc, #120]	@ (801356c <__pow5mult+0xb0>)
 80134f4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80134f8:	f000 fd4a 	bl	8013f90 <__assert_func>
 80134fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013500:	6004      	str	r4, [r0, #0]
 8013502:	60c4      	str	r4, [r0, #12]
 8013504:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013508:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801350c:	b94c      	cbnz	r4, 8013522 <__pow5mult+0x66>
 801350e:	f240 2171 	movw	r1, #625	@ 0x271
 8013512:	4638      	mov	r0, r7
 8013514:	f7ff ff1a 	bl	801334c <__i2b>
 8013518:	2300      	movs	r3, #0
 801351a:	f8c8 0008 	str.w	r0, [r8, #8]
 801351e:	4604      	mov	r4, r0
 8013520:	6003      	str	r3, [r0, #0]
 8013522:	f04f 0900 	mov.w	r9, #0
 8013526:	07eb      	lsls	r3, r5, #31
 8013528:	d50a      	bpl.n	8013540 <__pow5mult+0x84>
 801352a:	4631      	mov	r1, r6
 801352c:	4622      	mov	r2, r4
 801352e:	4638      	mov	r0, r7
 8013530:	f7ff ff22 	bl	8013378 <__multiply>
 8013534:	4631      	mov	r1, r6
 8013536:	4680      	mov	r8, r0
 8013538:	4638      	mov	r0, r7
 801353a:	f7ff fe09 	bl	8013150 <_Bfree>
 801353e:	4646      	mov	r6, r8
 8013540:	106d      	asrs	r5, r5, #1
 8013542:	d00b      	beq.n	801355c <__pow5mult+0xa0>
 8013544:	6820      	ldr	r0, [r4, #0]
 8013546:	b938      	cbnz	r0, 8013558 <__pow5mult+0x9c>
 8013548:	4622      	mov	r2, r4
 801354a:	4621      	mov	r1, r4
 801354c:	4638      	mov	r0, r7
 801354e:	f7ff ff13 	bl	8013378 <__multiply>
 8013552:	6020      	str	r0, [r4, #0]
 8013554:	f8c0 9000 	str.w	r9, [r0]
 8013558:	4604      	mov	r4, r0
 801355a:	e7e4      	b.n	8013526 <__pow5mult+0x6a>
 801355c:	4630      	mov	r0, r6
 801355e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013562:	bf00      	nop
 8013564:	080161ac 	.word	0x080161ac
 8013568:	08015ed0 	.word	0x08015ed0
 801356c:	08015fb0 	.word	0x08015fb0

08013570 <__lshift>:
 8013570:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013574:	460c      	mov	r4, r1
 8013576:	6849      	ldr	r1, [r1, #4]
 8013578:	6923      	ldr	r3, [r4, #16]
 801357a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801357e:	68a3      	ldr	r3, [r4, #8]
 8013580:	4607      	mov	r7, r0
 8013582:	4691      	mov	r9, r2
 8013584:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013588:	f108 0601 	add.w	r6, r8, #1
 801358c:	42b3      	cmp	r3, r6
 801358e:	db0b      	blt.n	80135a8 <__lshift+0x38>
 8013590:	4638      	mov	r0, r7
 8013592:	f7ff fd9d 	bl	80130d0 <_Balloc>
 8013596:	4605      	mov	r5, r0
 8013598:	b948      	cbnz	r0, 80135ae <__lshift+0x3e>
 801359a:	4602      	mov	r2, r0
 801359c:	4b28      	ldr	r3, [pc, #160]	@ (8013640 <__lshift+0xd0>)
 801359e:	4829      	ldr	r0, [pc, #164]	@ (8013644 <__lshift+0xd4>)
 80135a0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80135a4:	f000 fcf4 	bl	8013f90 <__assert_func>
 80135a8:	3101      	adds	r1, #1
 80135aa:	005b      	lsls	r3, r3, #1
 80135ac:	e7ee      	b.n	801358c <__lshift+0x1c>
 80135ae:	2300      	movs	r3, #0
 80135b0:	f100 0114 	add.w	r1, r0, #20
 80135b4:	f100 0210 	add.w	r2, r0, #16
 80135b8:	4618      	mov	r0, r3
 80135ba:	4553      	cmp	r3, sl
 80135bc:	db33      	blt.n	8013626 <__lshift+0xb6>
 80135be:	6920      	ldr	r0, [r4, #16]
 80135c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80135c4:	f104 0314 	add.w	r3, r4, #20
 80135c8:	f019 091f 	ands.w	r9, r9, #31
 80135cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80135d0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80135d4:	d02b      	beq.n	801362e <__lshift+0xbe>
 80135d6:	f1c9 0e20 	rsb	lr, r9, #32
 80135da:	468a      	mov	sl, r1
 80135dc:	2200      	movs	r2, #0
 80135de:	6818      	ldr	r0, [r3, #0]
 80135e0:	fa00 f009 	lsl.w	r0, r0, r9
 80135e4:	4310      	orrs	r0, r2
 80135e6:	f84a 0b04 	str.w	r0, [sl], #4
 80135ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80135ee:	459c      	cmp	ip, r3
 80135f0:	fa22 f20e 	lsr.w	r2, r2, lr
 80135f4:	d8f3      	bhi.n	80135de <__lshift+0x6e>
 80135f6:	ebac 0304 	sub.w	r3, ip, r4
 80135fa:	3b15      	subs	r3, #21
 80135fc:	f023 0303 	bic.w	r3, r3, #3
 8013600:	3304      	adds	r3, #4
 8013602:	f104 0015 	add.w	r0, r4, #21
 8013606:	4560      	cmp	r0, ip
 8013608:	bf88      	it	hi
 801360a:	2304      	movhi	r3, #4
 801360c:	50ca      	str	r2, [r1, r3]
 801360e:	b10a      	cbz	r2, 8013614 <__lshift+0xa4>
 8013610:	f108 0602 	add.w	r6, r8, #2
 8013614:	3e01      	subs	r6, #1
 8013616:	4638      	mov	r0, r7
 8013618:	612e      	str	r6, [r5, #16]
 801361a:	4621      	mov	r1, r4
 801361c:	f7ff fd98 	bl	8013150 <_Bfree>
 8013620:	4628      	mov	r0, r5
 8013622:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013626:	f842 0f04 	str.w	r0, [r2, #4]!
 801362a:	3301      	adds	r3, #1
 801362c:	e7c5      	b.n	80135ba <__lshift+0x4a>
 801362e:	3904      	subs	r1, #4
 8013630:	f853 2b04 	ldr.w	r2, [r3], #4
 8013634:	f841 2f04 	str.w	r2, [r1, #4]!
 8013638:	459c      	cmp	ip, r3
 801363a:	d8f9      	bhi.n	8013630 <__lshift+0xc0>
 801363c:	e7ea      	b.n	8013614 <__lshift+0xa4>
 801363e:	bf00      	nop
 8013640:	08015f3f 	.word	0x08015f3f
 8013644:	08015fb0 	.word	0x08015fb0

08013648 <__mcmp>:
 8013648:	690a      	ldr	r2, [r1, #16]
 801364a:	4603      	mov	r3, r0
 801364c:	6900      	ldr	r0, [r0, #16]
 801364e:	1a80      	subs	r0, r0, r2
 8013650:	b530      	push	{r4, r5, lr}
 8013652:	d10e      	bne.n	8013672 <__mcmp+0x2a>
 8013654:	3314      	adds	r3, #20
 8013656:	3114      	adds	r1, #20
 8013658:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801365c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013660:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013664:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013668:	4295      	cmp	r5, r2
 801366a:	d003      	beq.n	8013674 <__mcmp+0x2c>
 801366c:	d205      	bcs.n	801367a <__mcmp+0x32>
 801366e:	f04f 30ff 	mov.w	r0, #4294967295
 8013672:	bd30      	pop	{r4, r5, pc}
 8013674:	42a3      	cmp	r3, r4
 8013676:	d3f3      	bcc.n	8013660 <__mcmp+0x18>
 8013678:	e7fb      	b.n	8013672 <__mcmp+0x2a>
 801367a:	2001      	movs	r0, #1
 801367c:	e7f9      	b.n	8013672 <__mcmp+0x2a>
	...

08013680 <__mdiff>:
 8013680:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013684:	4689      	mov	r9, r1
 8013686:	4606      	mov	r6, r0
 8013688:	4611      	mov	r1, r2
 801368a:	4648      	mov	r0, r9
 801368c:	4614      	mov	r4, r2
 801368e:	f7ff ffdb 	bl	8013648 <__mcmp>
 8013692:	1e05      	subs	r5, r0, #0
 8013694:	d112      	bne.n	80136bc <__mdiff+0x3c>
 8013696:	4629      	mov	r1, r5
 8013698:	4630      	mov	r0, r6
 801369a:	f7ff fd19 	bl	80130d0 <_Balloc>
 801369e:	4602      	mov	r2, r0
 80136a0:	b928      	cbnz	r0, 80136ae <__mdiff+0x2e>
 80136a2:	4b3f      	ldr	r3, [pc, #252]	@ (80137a0 <__mdiff+0x120>)
 80136a4:	f240 2137 	movw	r1, #567	@ 0x237
 80136a8:	483e      	ldr	r0, [pc, #248]	@ (80137a4 <__mdiff+0x124>)
 80136aa:	f000 fc71 	bl	8013f90 <__assert_func>
 80136ae:	2301      	movs	r3, #1
 80136b0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80136b4:	4610      	mov	r0, r2
 80136b6:	b003      	add	sp, #12
 80136b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80136bc:	bfbc      	itt	lt
 80136be:	464b      	movlt	r3, r9
 80136c0:	46a1      	movlt	r9, r4
 80136c2:	4630      	mov	r0, r6
 80136c4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80136c8:	bfba      	itte	lt
 80136ca:	461c      	movlt	r4, r3
 80136cc:	2501      	movlt	r5, #1
 80136ce:	2500      	movge	r5, #0
 80136d0:	f7ff fcfe 	bl	80130d0 <_Balloc>
 80136d4:	4602      	mov	r2, r0
 80136d6:	b918      	cbnz	r0, 80136e0 <__mdiff+0x60>
 80136d8:	4b31      	ldr	r3, [pc, #196]	@ (80137a0 <__mdiff+0x120>)
 80136da:	f240 2145 	movw	r1, #581	@ 0x245
 80136de:	e7e3      	b.n	80136a8 <__mdiff+0x28>
 80136e0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80136e4:	6926      	ldr	r6, [r4, #16]
 80136e6:	60c5      	str	r5, [r0, #12]
 80136e8:	f109 0310 	add.w	r3, r9, #16
 80136ec:	f109 0514 	add.w	r5, r9, #20
 80136f0:	f104 0e14 	add.w	lr, r4, #20
 80136f4:	f100 0b14 	add.w	fp, r0, #20
 80136f8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80136fc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013700:	9301      	str	r3, [sp, #4]
 8013702:	46d9      	mov	r9, fp
 8013704:	f04f 0c00 	mov.w	ip, #0
 8013708:	9b01      	ldr	r3, [sp, #4]
 801370a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801370e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013712:	9301      	str	r3, [sp, #4]
 8013714:	fa1f f38a 	uxth.w	r3, sl
 8013718:	4619      	mov	r1, r3
 801371a:	b283      	uxth	r3, r0
 801371c:	1acb      	subs	r3, r1, r3
 801371e:	0c00      	lsrs	r0, r0, #16
 8013720:	4463      	add	r3, ip
 8013722:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8013726:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801372a:	b29b      	uxth	r3, r3
 801372c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013730:	4576      	cmp	r6, lr
 8013732:	f849 3b04 	str.w	r3, [r9], #4
 8013736:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801373a:	d8e5      	bhi.n	8013708 <__mdiff+0x88>
 801373c:	1b33      	subs	r3, r6, r4
 801373e:	3b15      	subs	r3, #21
 8013740:	f023 0303 	bic.w	r3, r3, #3
 8013744:	3415      	adds	r4, #21
 8013746:	3304      	adds	r3, #4
 8013748:	42a6      	cmp	r6, r4
 801374a:	bf38      	it	cc
 801374c:	2304      	movcc	r3, #4
 801374e:	441d      	add	r5, r3
 8013750:	445b      	add	r3, fp
 8013752:	461e      	mov	r6, r3
 8013754:	462c      	mov	r4, r5
 8013756:	4544      	cmp	r4, r8
 8013758:	d30e      	bcc.n	8013778 <__mdiff+0xf8>
 801375a:	f108 0103 	add.w	r1, r8, #3
 801375e:	1b49      	subs	r1, r1, r5
 8013760:	f021 0103 	bic.w	r1, r1, #3
 8013764:	3d03      	subs	r5, #3
 8013766:	45a8      	cmp	r8, r5
 8013768:	bf38      	it	cc
 801376a:	2100      	movcc	r1, #0
 801376c:	440b      	add	r3, r1
 801376e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013772:	b191      	cbz	r1, 801379a <__mdiff+0x11a>
 8013774:	6117      	str	r7, [r2, #16]
 8013776:	e79d      	b.n	80136b4 <__mdiff+0x34>
 8013778:	f854 1b04 	ldr.w	r1, [r4], #4
 801377c:	46e6      	mov	lr, ip
 801377e:	0c08      	lsrs	r0, r1, #16
 8013780:	fa1c fc81 	uxtah	ip, ip, r1
 8013784:	4471      	add	r1, lr
 8013786:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801378a:	b289      	uxth	r1, r1
 801378c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8013790:	f846 1b04 	str.w	r1, [r6], #4
 8013794:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013798:	e7dd      	b.n	8013756 <__mdiff+0xd6>
 801379a:	3f01      	subs	r7, #1
 801379c:	e7e7      	b.n	801376e <__mdiff+0xee>
 801379e:	bf00      	nop
 80137a0:	08015f3f 	.word	0x08015f3f
 80137a4:	08015fb0 	.word	0x08015fb0

080137a8 <__ulp>:
 80137a8:	b082      	sub	sp, #8
 80137aa:	ed8d 0b00 	vstr	d0, [sp]
 80137ae:	9a01      	ldr	r2, [sp, #4]
 80137b0:	4b0f      	ldr	r3, [pc, #60]	@ (80137f0 <__ulp+0x48>)
 80137b2:	4013      	ands	r3, r2
 80137b4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80137b8:	2b00      	cmp	r3, #0
 80137ba:	dc08      	bgt.n	80137ce <__ulp+0x26>
 80137bc:	425b      	negs	r3, r3
 80137be:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80137c2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80137c6:	da04      	bge.n	80137d2 <__ulp+0x2a>
 80137c8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80137cc:	4113      	asrs	r3, r2
 80137ce:	2200      	movs	r2, #0
 80137d0:	e008      	b.n	80137e4 <__ulp+0x3c>
 80137d2:	f1a2 0314 	sub.w	r3, r2, #20
 80137d6:	2b1e      	cmp	r3, #30
 80137d8:	bfda      	itte	le
 80137da:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80137de:	40da      	lsrle	r2, r3
 80137e0:	2201      	movgt	r2, #1
 80137e2:	2300      	movs	r3, #0
 80137e4:	4619      	mov	r1, r3
 80137e6:	4610      	mov	r0, r2
 80137e8:	ec41 0b10 	vmov	d0, r0, r1
 80137ec:	b002      	add	sp, #8
 80137ee:	4770      	bx	lr
 80137f0:	7ff00000 	.word	0x7ff00000

080137f4 <__b2d>:
 80137f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80137f8:	6906      	ldr	r6, [r0, #16]
 80137fa:	f100 0814 	add.w	r8, r0, #20
 80137fe:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8013802:	1f37      	subs	r7, r6, #4
 8013804:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8013808:	4610      	mov	r0, r2
 801380a:	f7ff fd53 	bl	80132b4 <__hi0bits>
 801380e:	f1c0 0320 	rsb	r3, r0, #32
 8013812:	280a      	cmp	r0, #10
 8013814:	600b      	str	r3, [r1, #0]
 8013816:	491b      	ldr	r1, [pc, #108]	@ (8013884 <__b2d+0x90>)
 8013818:	dc15      	bgt.n	8013846 <__b2d+0x52>
 801381a:	f1c0 0c0b 	rsb	ip, r0, #11
 801381e:	fa22 f30c 	lsr.w	r3, r2, ip
 8013822:	45b8      	cmp	r8, r7
 8013824:	ea43 0501 	orr.w	r5, r3, r1
 8013828:	bf34      	ite	cc
 801382a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801382e:	2300      	movcs	r3, #0
 8013830:	3015      	adds	r0, #21
 8013832:	fa02 f000 	lsl.w	r0, r2, r0
 8013836:	fa23 f30c 	lsr.w	r3, r3, ip
 801383a:	4303      	orrs	r3, r0
 801383c:	461c      	mov	r4, r3
 801383e:	ec45 4b10 	vmov	d0, r4, r5
 8013842:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013846:	45b8      	cmp	r8, r7
 8013848:	bf3a      	itte	cc
 801384a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801384e:	f1a6 0708 	subcc.w	r7, r6, #8
 8013852:	2300      	movcs	r3, #0
 8013854:	380b      	subs	r0, #11
 8013856:	d012      	beq.n	801387e <__b2d+0x8a>
 8013858:	f1c0 0120 	rsb	r1, r0, #32
 801385c:	fa23 f401 	lsr.w	r4, r3, r1
 8013860:	4082      	lsls	r2, r0
 8013862:	4322      	orrs	r2, r4
 8013864:	4547      	cmp	r7, r8
 8013866:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801386a:	bf8c      	ite	hi
 801386c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8013870:	2200      	movls	r2, #0
 8013872:	4083      	lsls	r3, r0
 8013874:	40ca      	lsrs	r2, r1
 8013876:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801387a:	4313      	orrs	r3, r2
 801387c:	e7de      	b.n	801383c <__b2d+0x48>
 801387e:	ea42 0501 	orr.w	r5, r2, r1
 8013882:	e7db      	b.n	801383c <__b2d+0x48>
 8013884:	3ff00000 	.word	0x3ff00000

08013888 <__d2b>:
 8013888:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801388c:	460f      	mov	r7, r1
 801388e:	2101      	movs	r1, #1
 8013890:	ec59 8b10 	vmov	r8, r9, d0
 8013894:	4616      	mov	r6, r2
 8013896:	f7ff fc1b 	bl	80130d0 <_Balloc>
 801389a:	4604      	mov	r4, r0
 801389c:	b930      	cbnz	r0, 80138ac <__d2b+0x24>
 801389e:	4602      	mov	r2, r0
 80138a0:	4b23      	ldr	r3, [pc, #140]	@ (8013930 <__d2b+0xa8>)
 80138a2:	4824      	ldr	r0, [pc, #144]	@ (8013934 <__d2b+0xac>)
 80138a4:	f240 310f 	movw	r1, #783	@ 0x30f
 80138a8:	f000 fb72 	bl	8013f90 <__assert_func>
 80138ac:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80138b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80138b4:	b10d      	cbz	r5, 80138ba <__d2b+0x32>
 80138b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80138ba:	9301      	str	r3, [sp, #4]
 80138bc:	f1b8 0300 	subs.w	r3, r8, #0
 80138c0:	d023      	beq.n	801390a <__d2b+0x82>
 80138c2:	4668      	mov	r0, sp
 80138c4:	9300      	str	r3, [sp, #0]
 80138c6:	f7ff fd14 	bl	80132f2 <__lo0bits>
 80138ca:	e9dd 1200 	ldrd	r1, r2, [sp]
 80138ce:	b1d0      	cbz	r0, 8013906 <__d2b+0x7e>
 80138d0:	f1c0 0320 	rsb	r3, r0, #32
 80138d4:	fa02 f303 	lsl.w	r3, r2, r3
 80138d8:	430b      	orrs	r3, r1
 80138da:	40c2      	lsrs	r2, r0
 80138dc:	6163      	str	r3, [r4, #20]
 80138de:	9201      	str	r2, [sp, #4]
 80138e0:	9b01      	ldr	r3, [sp, #4]
 80138e2:	61a3      	str	r3, [r4, #24]
 80138e4:	2b00      	cmp	r3, #0
 80138e6:	bf0c      	ite	eq
 80138e8:	2201      	moveq	r2, #1
 80138ea:	2202      	movne	r2, #2
 80138ec:	6122      	str	r2, [r4, #16]
 80138ee:	b1a5      	cbz	r5, 801391a <__d2b+0x92>
 80138f0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80138f4:	4405      	add	r5, r0
 80138f6:	603d      	str	r5, [r7, #0]
 80138f8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80138fc:	6030      	str	r0, [r6, #0]
 80138fe:	4620      	mov	r0, r4
 8013900:	b003      	add	sp, #12
 8013902:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013906:	6161      	str	r1, [r4, #20]
 8013908:	e7ea      	b.n	80138e0 <__d2b+0x58>
 801390a:	a801      	add	r0, sp, #4
 801390c:	f7ff fcf1 	bl	80132f2 <__lo0bits>
 8013910:	9b01      	ldr	r3, [sp, #4]
 8013912:	6163      	str	r3, [r4, #20]
 8013914:	3020      	adds	r0, #32
 8013916:	2201      	movs	r2, #1
 8013918:	e7e8      	b.n	80138ec <__d2b+0x64>
 801391a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801391e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8013922:	6038      	str	r0, [r7, #0]
 8013924:	6918      	ldr	r0, [r3, #16]
 8013926:	f7ff fcc5 	bl	80132b4 <__hi0bits>
 801392a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801392e:	e7e5      	b.n	80138fc <__d2b+0x74>
 8013930:	08015f3f 	.word	0x08015f3f
 8013934:	08015fb0 	.word	0x08015fb0

08013938 <__ratio>:
 8013938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801393c:	b085      	sub	sp, #20
 801393e:	e9cd 1000 	strd	r1, r0, [sp]
 8013942:	a902      	add	r1, sp, #8
 8013944:	f7ff ff56 	bl	80137f4 <__b2d>
 8013948:	9800      	ldr	r0, [sp, #0]
 801394a:	a903      	add	r1, sp, #12
 801394c:	ec55 4b10 	vmov	r4, r5, d0
 8013950:	f7ff ff50 	bl	80137f4 <__b2d>
 8013954:	9b01      	ldr	r3, [sp, #4]
 8013956:	6919      	ldr	r1, [r3, #16]
 8013958:	9b00      	ldr	r3, [sp, #0]
 801395a:	691b      	ldr	r3, [r3, #16]
 801395c:	1ac9      	subs	r1, r1, r3
 801395e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8013962:	1a9b      	subs	r3, r3, r2
 8013964:	ec5b ab10 	vmov	sl, fp, d0
 8013968:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 801396c:	2b00      	cmp	r3, #0
 801396e:	bfce      	itee	gt
 8013970:	462a      	movgt	r2, r5
 8013972:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8013976:	465a      	movle	r2, fp
 8013978:	462f      	mov	r7, r5
 801397a:	46d9      	mov	r9, fp
 801397c:	bfcc      	ite	gt
 801397e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8013982:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8013986:	464b      	mov	r3, r9
 8013988:	4652      	mov	r2, sl
 801398a:	4620      	mov	r0, r4
 801398c:	4639      	mov	r1, r7
 801398e:	f7ec ff8d 	bl	80008ac <__aeabi_ddiv>
 8013992:	ec41 0b10 	vmov	d0, r0, r1
 8013996:	b005      	add	sp, #20
 8013998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801399c <__copybits>:
 801399c:	3901      	subs	r1, #1
 801399e:	b570      	push	{r4, r5, r6, lr}
 80139a0:	1149      	asrs	r1, r1, #5
 80139a2:	6914      	ldr	r4, [r2, #16]
 80139a4:	3101      	adds	r1, #1
 80139a6:	f102 0314 	add.w	r3, r2, #20
 80139aa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80139ae:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80139b2:	1f05      	subs	r5, r0, #4
 80139b4:	42a3      	cmp	r3, r4
 80139b6:	d30c      	bcc.n	80139d2 <__copybits+0x36>
 80139b8:	1aa3      	subs	r3, r4, r2
 80139ba:	3b11      	subs	r3, #17
 80139bc:	f023 0303 	bic.w	r3, r3, #3
 80139c0:	3211      	adds	r2, #17
 80139c2:	42a2      	cmp	r2, r4
 80139c4:	bf88      	it	hi
 80139c6:	2300      	movhi	r3, #0
 80139c8:	4418      	add	r0, r3
 80139ca:	2300      	movs	r3, #0
 80139cc:	4288      	cmp	r0, r1
 80139ce:	d305      	bcc.n	80139dc <__copybits+0x40>
 80139d0:	bd70      	pop	{r4, r5, r6, pc}
 80139d2:	f853 6b04 	ldr.w	r6, [r3], #4
 80139d6:	f845 6f04 	str.w	r6, [r5, #4]!
 80139da:	e7eb      	b.n	80139b4 <__copybits+0x18>
 80139dc:	f840 3b04 	str.w	r3, [r0], #4
 80139e0:	e7f4      	b.n	80139cc <__copybits+0x30>

080139e2 <__any_on>:
 80139e2:	f100 0214 	add.w	r2, r0, #20
 80139e6:	6900      	ldr	r0, [r0, #16]
 80139e8:	114b      	asrs	r3, r1, #5
 80139ea:	4298      	cmp	r0, r3
 80139ec:	b510      	push	{r4, lr}
 80139ee:	db11      	blt.n	8013a14 <__any_on+0x32>
 80139f0:	dd0a      	ble.n	8013a08 <__any_on+0x26>
 80139f2:	f011 011f 	ands.w	r1, r1, #31
 80139f6:	d007      	beq.n	8013a08 <__any_on+0x26>
 80139f8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80139fc:	fa24 f001 	lsr.w	r0, r4, r1
 8013a00:	fa00 f101 	lsl.w	r1, r0, r1
 8013a04:	428c      	cmp	r4, r1
 8013a06:	d10b      	bne.n	8013a20 <__any_on+0x3e>
 8013a08:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8013a0c:	4293      	cmp	r3, r2
 8013a0e:	d803      	bhi.n	8013a18 <__any_on+0x36>
 8013a10:	2000      	movs	r0, #0
 8013a12:	bd10      	pop	{r4, pc}
 8013a14:	4603      	mov	r3, r0
 8013a16:	e7f7      	b.n	8013a08 <__any_on+0x26>
 8013a18:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013a1c:	2900      	cmp	r1, #0
 8013a1e:	d0f5      	beq.n	8013a0c <__any_on+0x2a>
 8013a20:	2001      	movs	r0, #1
 8013a22:	e7f6      	b.n	8013a12 <__any_on+0x30>

08013a24 <_strtol_l.isra.0>:
 8013a24:	2b24      	cmp	r3, #36	@ 0x24
 8013a26:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013a2a:	4686      	mov	lr, r0
 8013a2c:	4690      	mov	r8, r2
 8013a2e:	d801      	bhi.n	8013a34 <_strtol_l.isra.0+0x10>
 8013a30:	2b01      	cmp	r3, #1
 8013a32:	d106      	bne.n	8013a42 <_strtol_l.isra.0+0x1e>
 8013a34:	f7fe f85a 	bl	8011aec <__errno>
 8013a38:	2316      	movs	r3, #22
 8013a3a:	6003      	str	r3, [r0, #0]
 8013a3c:	2000      	movs	r0, #0
 8013a3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013a42:	4834      	ldr	r0, [pc, #208]	@ (8013b14 <_strtol_l.isra.0+0xf0>)
 8013a44:	460d      	mov	r5, r1
 8013a46:	462a      	mov	r2, r5
 8013a48:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013a4c:	5d06      	ldrb	r6, [r0, r4]
 8013a4e:	f016 0608 	ands.w	r6, r6, #8
 8013a52:	d1f8      	bne.n	8013a46 <_strtol_l.isra.0+0x22>
 8013a54:	2c2d      	cmp	r4, #45	@ 0x2d
 8013a56:	d110      	bne.n	8013a7a <_strtol_l.isra.0+0x56>
 8013a58:	782c      	ldrb	r4, [r5, #0]
 8013a5a:	2601      	movs	r6, #1
 8013a5c:	1c95      	adds	r5, r2, #2
 8013a5e:	f033 0210 	bics.w	r2, r3, #16
 8013a62:	d115      	bne.n	8013a90 <_strtol_l.isra.0+0x6c>
 8013a64:	2c30      	cmp	r4, #48	@ 0x30
 8013a66:	d10d      	bne.n	8013a84 <_strtol_l.isra.0+0x60>
 8013a68:	782a      	ldrb	r2, [r5, #0]
 8013a6a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8013a6e:	2a58      	cmp	r2, #88	@ 0x58
 8013a70:	d108      	bne.n	8013a84 <_strtol_l.isra.0+0x60>
 8013a72:	786c      	ldrb	r4, [r5, #1]
 8013a74:	3502      	adds	r5, #2
 8013a76:	2310      	movs	r3, #16
 8013a78:	e00a      	b.n	8013a90 <_strtol_l.isra.0+0x6c>
 8013a7a:	2c2b      	cmp	r4, #43	@ 0x2b
 8013a7c:	bf04      	itt	eq
 8013a7e:	782c      	ldrbeq	r4, [r5, #0]
 8013a80:	1c95      	addeq	r5, r2, #2
 8013a82:	e7ec      	b.n	8013a5e <_strtol_l.isra.0+0x3a>
 8013a84:	2b00      	cmp	r3, #0
 8013a86:	d1f6      	bne.n	8013a76 <_strtol_l.isra.0+0x52>
 8013a88:	2c30      	cmp	r4, #48	@ 0x30
 8013a8a:	bf14      	ite	ne
 8013a8c:	230a      	movne	r3, #10
 8013a8e:	2308      	moveq	r3, #8
 8013a90:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8013a94:	f10c 3cff 	add.w	ip, ip, #4294967295
 8013a98:	2200      	movs	r2, #0
 8013a9a:	fbbc f9f3 	udiv	r9, ip, r3
 8013a9e:	4610      	mov	r0, r2
 8013aa0:	fb03 ca19 	mls	sl, r3, r9, ip
 8013aa4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8013aa8:	2f09      	cmp	r7, #9
 8013aaa:	d80f      	bhi.n	8013acc <_strtol_l.isra.0+0xa8>
 8013aac:	463c      	mov	r4, r7
 8013aae:	42a3      	cmp	r3, r4
 8013ab0:	dd1b      	ble.n	8013aea <_strtol_l.isra.0+0xc6>
 8013ab2:	1c57      	adds	r7, r2, #1
 8013ab4:	d007      	beq.n	8013ac6 <_strtol_l.isra.0+0xa2>
 8013ab6:	4581      	cmp	r9, r0
 8013ab8:	d314      	bcc.n	8013ae4 <_strtol_l.isra.0+0xc0>
 8013aba:	d101      	bne.n	8013ac0 <_strtol_l.isra.0+0x9c>
 8013abc:	45a2      	cmp	sl, r4
 8013abe:	db11      	blt.n	8013ae4 <_strtol_l.isra.0+0xc0>
 8013ac0:	fb00 4003 	mla	r0, r0, r3, r4
 8013ac4:	2201      	movs	r2, #1
 8013ac6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013aca:	e7eb      	b.n	8013aa4 <_strtol_l.isra.0+0x80>
 8013acc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8013ad0:	2f19      	cmp	r7, #25
 8013ad2:	d801      	bhi.n	8013ad8 <_strtol_l.isra.0+0xb4>
 8013ad4:	3c37      	subs	r4, #55	@ 0x37
 8013ad6:	e7ea      	b.n	8013aae <_strtol_l.isra.0+0x8a>
 8013ad8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8013adc:	2f19      	cmp	r7, #25
 8013ade:	d804      	bhi.n	8013aea <_strtol_l.isra.0+0xc6>
 8013ae0:	3c57      	subs	r4, #87	@ 0x57
 8013ae2:	e7e4      	b.n	8013aae <_strtol_l.isra.0+0x8a>
 8013ae4:	f04f 32ff 	mov.w	r2, #4294967295
 8013ae8:	e7ed      	b.n	8013ac6 <_strtol_l.isra.0+0xa2>
 8013aea:	1c53      	adds	r3, r2, #1
 8013aec:	d108      	bne.n	8013b00 <_strtol_l.isra.0+0xdc>
 8013aee:	2322      	movs	r3, #34	@ 0x22
 8013af0:	f8ce 3000 	str.w	r3, [lr]
 8013af4:	4660      	mov	r0, ip
 8013af6:	f1b8 0f00 	cmp.w	r8, #0
 8013afa:	d0a0      	beq.n	8013a3e <_strtol_l.isra.0+0x1a>
 8013afc:	1e69      	subs	r1, r5, #1
 8013afe:	e006      	b.n	8013b0e <_strtol_l.isra.0+0xea>
 8013b00:	b106      	cbz	r6, 8013b04 <_strtol_l.isra.0+0xe0>
 8013b02:	4240      	negs	r0, r0
 8013b04:	f1b8 0f00 	cmp.w	r8, #0
 8013b08:	d099      	beq.n	8013a3e <_strtol_l.isra.0+0x1a>
 8013b0a:	2a00      	cmp	r2, #0
 8013b0c:	d1f6      	bne.n	8013afc <_strtol_l.isra.0+0xd8>
 8013b0e:	f8c8 1000 	str.w	r1, [r8]
 8013b12:	e794      	b.n	8013a3e <_strtol_l.isra.0+0x1a>
 8013b14:	080160a9 	.word	0x080160a9

08013b18 <_strtol_r>:
 8013b18:	f7ff bf84 	b.w	8013a24 <_strtol_l.isra.0>

08013b1c <__ascii_wctomb>:
 8013b1c:	4603      	mov	r3, r0
 8013b1e:	4608      	mov	r0, r1
 8013b20:	b141      	cbz	r1, 8013b34 <__ascii_wctomb+0x18>
 8013b22:	2aff      	cmp	r2, #255	@ 0xff
 8013b24:	d904      	bls.n	8013b30 <__ascii_wctomb+0x14>
 8013b26:	228a      	movs	r2, #138	@ 0x8a
 8013b28:	601a      	str	r2, [r3, #0]
 8013b2a:	f04f 30ff 	mov.w	r0, #4294967295
 8013b2e:	4770      	bx	lr
 8013b30:	700a      	strb	r2, [r1, #0]
 8013b32:	2001      	movs	r0, #1
 8013b34:	4770      	bx	lr

08013b36 <__ssputs_r>:
 8013b36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013b3a:	688e      	ldr	r6, [r1, #8]
 8013b3c:	461f      	mov	r7, r3
 8013b3e:	42be      	cmp	r6, r7
 8013b40:	680b      	ldr	r3, [r1, #0]
 8013b42:	4682      	mov	sl, r0
 8013b44:	460c      	mov	r4, r1
 8013b46:	4690      	mov	r8, r2
 8013b48:	d82d      	bhi.n	8013ba6 <__ssputs_r+0x70>
 8013b4a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013b4e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8013b52:	d026      	beq.n	8013ba2 <__ssputs_r+0x6c>
 8013b54:	6965      	ldr	r5, [r4, #20]
 8013b56:	6909      	ldr	r1, [r1, #16]
 8013b58:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013b5c:	eba3 0901 	sub.w	r9, r3, r1
 8013b60:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013b64:	1c7b      	adds	r3, r7, #1
 8013b66:	444b      	add	r3, r9
 8013b68:	106d      	asrs	r5, r5, #1
 8013b6a:	429d      	cmp	r5, r3
 8013b6c:	bf38      	it	cc
 8013b6e:	461d      	movcc	r5, r3
 8013b70:	0553      	lsls	r3, r2, #21
 8013b72:	d527      	bpl.n	8013bc4 <__ssputs_r+0x8e>
 8013b74:	4629      	mov	r1, r5
 8013b76:	f7ff fa0d 	bl	8012f94 <_malloc_r>
 8013b7a:	4606      	mov	r6, r0
 8013b7c:	b360      	cbz	r0, 8013bd8 <__ssputs_r+0xa2>
 8013b7e:	6921      	ldr	r1, [r4, #16]
 8013b80:	464a      	mov	r2, r9
 8013b82:	f7fd ffe0 	bl	8011b46 <memcpy>
 8013b86:	89a3      	ldrh	r3, [r4, #12]
 8013b88:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8013b8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013b90:	81a3      	strh	r3, [r4, #12]
 8013b92:	6126      	str	r6, [r4, #16]
 8013b94:	6165      	str	r5, [r4, #20]
 8013b96:	444e      	add	r6, r9
 8013b98:	eba5 0509 	sub.w	r5, r5, r9
 8013b9c:	6026      	str	r6, [r4, #0]
 8013b9e:	60a5      	str	r5, [r4, #8]
 8013ba0:	463e      	mov	r6, r7
 8013ba2:	42be      	cmp	r6, r7
 8013ba4:	d900      	bls.n	8013ba8 <__ssputs_r+0x72>
 8013ba6:	463e      	mov	r6, r7
 8013ba8:	6820      	ldr	r0, [r4, #0]
 8013baa:	4632      	mov	r2, r6
 8013bac:	4641      	mov	r1, r8
 8013bae:	f000 f9c5 	bl	8013f3c <memmove>
 8013bb2:	68a3      	ldr	r3, [r4, #8]
 8013bb4:	1b9b      	subs	r3, r3, r6
 8013bb6:	60a3      	str	r3, [r4, #8]
 8013bb8:	6823      	ldr	r3, [r4, #0]
 8013bba:	4433      	add	r3, r6
 8013bbc:	6023      	str	r3, [r4, #0]
 8013bbe:	2000      	movs	r0, #0
 8013bc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013bc4:	462a      	mov	r2, r5
 8013bc6:	f000 fa15 	bl	8013ff4 <_realloc_r>
 8013bca:	4606      	mov	r6, r0
 8013bcc:	2800      	cmp	r0, #0
 8013bce:	d1e0      	bne.n	8013b92 <__ssputs_r+0x5c>
 8013bd0:	6921      	ldr	r1, [r4, #16]
 8013bd2:	4650      	mov	r0, sl
 8013bd4:	f7fe fe30 	bl	8012838 <_free_r>
 8013bd8:	230c      	movs	r3, #12
 8013bda:	f8ca 3000 	str.w	r3, [sl]
 8013bde:	89a3      	ldrh	r3, [r4, #12]
 8013be0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013be4:	81a3      	strh	r3, [r4, #12]
 8013be6:	f04f 30ff 	mov.w	r0, #4294967295
 8013bea:	e7e9      	b.n	8013bc0 <__ssputs_r+0x8a>

08013bec <_svfiprintf_r>:
 8013bec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013bf0:	4698      	mov	r8, r3
 8013bf2:	898b      	ldrh	r3, [r1, #12]
 8013bf4:	061b      	lsls	r3, r3, #24
 8013bf6:	b09d      	sub	sp, #116	@ 0x74
 8013bf8:	4607      	mov	r7, r0
 8013bfa:	460d      	mov	r5, r1
 8013bfc:	4614      	mov	r4, r2
 8013bfe:	d510      	bpl.n	8013c22 <_svfiprintf_r+0x36>
 8013c00:	690b      	ldr	r3, [r1, #16]
 8013c02:	b973      	cbnz	r3, 8013c22 <_svfiprintf_r+0x36>
 8013c04:	2140      	movs	r1, #64	@ 0x40
 8013c06:	f7ff f9c5 	bl	8012f94 <_malloc_r>
 8013c0a:	6028      	str	r0, [r5, #0]
 8013c0c:	6128      	str	r0, [r5, #16]
 8013c0e:	b930      	cbnz	r0, 8013c1e <_svfiprintf_r+0x32>
 8013c10:	230c      	movs	r3, #12
 8013c12:	603b      	str	r3, [r7, #0]
 8013c14:	f04f 30ff 	mov.w	r0, #4294967295
 8013c18:	b01d      	add	sp, #116	@ 0x74
 8013c1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c1e:	2340      	movs	r3, #64	@ 0x40
 8013c20:	616b      	str	r3, [r5, #20]
 8013c22:	2300      	movs	r3, #0
 8013c24:	9309      	str	r3, [sp, #36]	@ 0x24
 8013c26:	2320      	movs	r3, #32
 8013c28:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013c2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8013c30:	2330      	movs	r3, #48	@ 0x30
 8013c32:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8013dd0 <_svfiprintf_r+0x1e4>
 8013c36:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013c3a:	f04f 0901 	mov.w	r9, #1
 8013c3e:	4623      	mov	r3, r4
 8013c40:	469a      	mov	sl, r3
 8013c42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013c46:	b10a      	cbz	r2, 8013c4c <_svfiprintf_r+0x60>
 8013c48:	2a25      	cmp	r2, #37	@ 0x25
 8013c4a:	d1f9      	bne.n	8013c40 <_svfiprintf_r+0x54>
 8013c4c:	ebba 0b04 	subs.w	fp, sl, r4
 8013c50:	d00b      	beq.n	8013c6a <_svfiprintf_r+0x7e>
 8013c52:	465b      	mov	r3, fp
 8013c54:	4622      	mov	r2, r4
 8013c56:	4629      	mov	r1, r5
 8013c58:	4638      	mov	r0, r7
 8013c5a:	f7ff ff6c 	bl	8013b36 <__ssputs_r>
 8013c5e:	3001      	adds	r0, #1
 8013c60:	f000 80a7 	beq.w	8013db2 <_svfiprintf_r+0x1c6>
 8013c64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013c66:	445a      	add	r2, fp
 8013c68:	9209      	str	r2, [sp, #36]	@ 0x24
 8013c6a:	f89a 3000 	ldrb.w	r3, [sl]
 8013c6e:	2b00      	cmp	r3, #0
 8013c70:	f000 809f 	beq.w	8013db2 <_svfiprintf_r+0x1c6>
 8013c74:	2300      	movs	r3, #0
 8013c76:	f04f 32ff 	mov.w	r2, #4294967295
 8013c7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013c7e:	f10a 0a01 	add.w	sl, sl, #1
 8013c82:	9304      	str	r3, [sp, #16]
 8013c84:	9307      	str	r3, [sp, #28]
 8013c86:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013c8a:	931a      	str	r3, [sp, #104]	@ 0x68
 8013c8c:	4654      	mov	r4, sl
 8013c8e:	2205      	movs	r2, #5
 8013c90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013c94:	484e      	ldr	r0, [pc, #312]	@ (8013dd0 <_svfiprintf_r+0x1e4>)
 8013c96:	f7ec facb 	bl	8000230 <memchr>
 8013c9a:	9a04      	ldr	r2, [sp, #16]
 8013c9c:	b9d8      	cbnz	r0, 8013cd6 <_svfiprintf_r+0xea>
 8013c9e:	06d0      	lsls	r0, r2, #27
 8013ca0:	bf44      	itt	mi
 8013ca2:	2320      	movmi	r3, #32
 8013ca4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013ca8:	0711      	lsls	r1, r2, #28
 8013caa:	bf44      	itt	mi
 8013cac:	232b      	movmi	r3, #43	@ 0x2b
 8013cae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013cb2:	f89a 3000 	ldrb.w	r3, [sl]
 8013cb6:	2b2a      	cmp	r3, #42	@ 0x2a
 8013cb8:	d015      	beq.n	8013ce6 <_svfiprintf_r+0xfa>
 8013cba:	9a07      	ldr	r2, [sp, #28]
 8013cbc:	4654      	mov	r4, sl
 8013cbe:	2000      	movs	r0, #0
 8013cc0:	f04f 0c0a 	mov.w	ip, #10
 8013cc4:	4621      	mov	r1, r4
 8013cc6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013cca:	3b30      	subs	r3, #48	@ 0x30
 8013ccc:	2b09      	cmp	r3, #9
 8013cce:	d94b      	bls.n	8013d68 <_svfiprintf_r+0x17c>
 8013cd0:	b1b0      	cbz	r0, 8013d00 <_svfiprintf_r+0x114>
 8013cd2:	9207      	str	r2, [sp, #28]
 8013cd4:	e014      	b.n	8013d00 <_svfiprintf_r+0x114>
 8013cd6:	eba0 0308 	sub.w	r3, r0, r8
 8013cda:	fa09 f303 	lsl.w	r3, r9, r3
 8013cde:	4313      	orrs	r3, r2
 8013ce0:	9304      	str	r3, [sp, #16]
 8013ce2:	46a2      	mov	sl, r4
 8013ce4:	e7d2      	b.n	8013c8c <_svfiprintf_r+0xa0>
 8013ce6:	9b03      	ldr	r3, [sp, #12]
 8013ce8:	1d19      	adds	r1, r3, #4
 8013cea:	681b      	ldr	r3, [r3, #0]
 8013cec:	9103      	str	r1, [sp, #12]
 8013cee:	2b00      	cmp	r3, #0
 8013cf0:	bfbb      	ittet	lt
 8013cf2:	425b      	neglt	r3, r3
 8013cf4:	f042 0202 	orrlt.w	r2, r2, #2
 8013cf8:	9307      	strge	r3, [sp, #28]
 8013cfa:	9307      	strlt	r3, [sp, #28]
 8013cfc:	bfb8      	it	lt
 8013cfe:	9204      	strlt	r2, [sp, #16]
 8013d00:	7823      	ldrb	r3, [r4, #0]
 8013d02:	2b2e      	cmp	r3, #46	@ 0x2e
 8013d04:	d10a      	bne.n	8013d1c <_svfiprintf_r+0x130>
 8013d06:	7863      	ldrb	r3, [r4, #1]
 8013d08:	2b2a      	cmp	r3, #42	@ 0x2a
 8013d0a:	d132      	bne.n	8013d72 <_svfiprintf_r+0x186>
 8013d0c:	9b03      	ldr	r3, [sp, #12]
 8013d0e:	1d1a      	adds	r2, r3, #4
 8013d10:	681b      	ldr	r3, [r3, #0]
 8013d12:	9203      	str	r2, [sp, #12]
 8013d14:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013d18:	3402      	adds	r4, #2
 8013d1a:	9305      	str	r3, [sp, #20]
 8013d1c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8013de0 <_svfiprintf_r+0x1f4>
 8013d20:	7821      	ldrb	r1, [r4, #0]
 8013d22:	2203      	movs	r2, #3
 8013d24:	4650      	mov	r0, sl
 8013d26:	f7ec fa83 	bl	8000230 <memchr>
 8013d2a:	b138      	cbz	r0, 8013d3c <_svfiprintf_r+0x150>
 8013d2c:	9b04      	ldr	r3, [sp, #16]
 8013d2e:	eba0 000a 	sub.w	r0, r0, sl
 8013d32:	2240      	movs	r2, #64	@ 0x40
 8013d34:	4082      	lsls	r2, r0
 8013d36:	4313      	orrs	r3, r2
 8013d38:	3401      	adds	r4, #1
 8013d3a:	9304      	str	r3, [sp, #16]
 8013d3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013d40:	4824      	ldr	r0, [pc, #144]	@ (8013dd4 <_svfiprintf_r+0x1e8>)
 8013d42:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013d46:	2206      	movs	r2, #6
 8013d48:	f7ec fa72 	bl	8000230 <memchr>
 8013d4c:	2800      	cmp	r0, #0
 8013d4e:	d036      	beq.n	8013dbe <_svfiprintf_r+0x1d2>
 8013d50:	4b21      	ldr	r3, [pc, #132]	@ (8013dd8 <_svfiprintf_r+0x1ec>)
 8013d52:	bb1b      	cbnz	r3, 8013d9c <_svfiprintf_r+0x1b0>
 8013d54:	9b03      	ldr	r3, [sp, #12]
 8013d56:	3307      	adds	r3, #7
 8013d58:	f023 0307 	bic.w	r3, r3, #7
 8013d5c:	3308      	adds	r3, #8
 8013d5e:	9303      	str	r3, [sp, #12]
 8013d60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013d62:	4433      	add	r3, r6
 8013d64:	9309      	str	r3, [sp, #36]	@ 0x24
 8013d66:	e76a      	b.n	8013c3e <_svfiprintf_r+0x52>
 8013d68:	fb0c 3202 	mla	r2, ip, r2, r3
 8013d6c:	460c      	mov	r4, r1
 8013d6e:	2001      	movs	r0, #1
 8013d70:	e7a8      	b.n	8013cc4 <_svfiprintf_r+0xd8>
 8013d72:	2300      	movs	r3, #0
 8013d74:	3401      	adds	r4, #1
 8013d76:	9305      	str	r3, [sp, #20]
 8013d78:	4619      	mov	r1, r3
 8013d7a:	f04f 0c0a 	mov.w	ip, #10
 8013d7e:	4620      	mov	r0, r4
 8013d80:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013d84:	3a30      	subs	r2, #48	@ 0x30
 8013d86:	2a09      	cmp	r2, #9
 8013d88:	d903      	bls.n	8013d92 <_svfiprintf_r+0x1a6>
 8013d8a:	2b00      	cmp	r3, #0
 8013d8c:	d0c6      	beq.n	8013d1c <_svfiprintf_r+0x130>
 8013d8e:	9105      	str	r1, [sp, #20]
 8013d90:	e7c4      	b.n	8013d1c <_svfiprintf_r+0x130>
 8013d92:	fb0c 2101 	mla	r1, ip, r1, r2
 8013d96:	4604      	mov	r4, r0
 8013d98:	2301      	movs	r3, #1
 8013d9a:	e7f0      	b.n	8013d7e <_svfiprintf_r+0x192>
 8013d9c:	ab03      	add	r3, sp, #12
 8013d9e:	9300      	str	r3, [sp, #0]
 8013da0:	462a      	mov	r2, r5
 8013da2:	4b0e      	ldr	r3, [pc, #56]	@ (8013ddc <_svfiprintf_r+0x1f0>)
 8013da4:	a904      	add	r1, sp, #16
 8013da6:	4638      	mov	r0, r7
 8013da8:	f7fc fefc 	bl	8010ba4 <_printf_float>
 8013dac:	1c42      	adds	r2, r0, #1
 8013dae:	4606      	mov	r6, r0
 8013db0:	d1d6      	bne.n	8013d60 <_svfiprintf_r+0x174>
 8013db2:	89ab      	ldrh	r3, [r5, #12]
 8013db4:	065b      	lsls	r3, r3, #25
 8013db6:	f53f af2d 	bmi.w	8013c14 <_svfiprintf_r+0x28>
 8013dba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013dbc:	e72c      	b.n	8013c18 <_svfiprintf_r+0x2c>
 8013dbe:	ab03      	add	r3, sp, #12
 8013dc0:	9300      	str	r3, [sp, #0]
 8013dc2:	462a      	mov	r2, r5
 8013dc4:	4b05      	ldr	r3, [pc, #20]	@ (8013ddc <_svfiprintf_r+0x1f0>)
 8013dc6:	a904      	add	r1, sp, #16
 8013dc8:	4638      	mov	r0, r7
 8013dca:	f7fd f983 	bl	80110d4 <_printf_i>
 8013dce:	e7ed      	b.n	8013dac <_svfiprintf_r+0x1c0>
 8013dd0:	08016009 	.word	0x08016009
 8013dd4:	08016013 	.word	0x08016013
 8013dd8:	08010ba5 	.word	0x08010ba5
 8013ddc:	08013b37 	.word	0x08013b37
 8013de0:	0801600f 	.word	0x0801600f

08013de4 <__sflush_r>:
 8013de4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013de8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013dec:	0716      	lsls	r6, r2, #28
 8013dee:	4605      	mov	r5, r0
 8013df0:	460c      	mov	r4, r1
 8013df2:	d454      	bmi.n	8013e9e <__sflush_r+0xba>
 8013df4:	684b      	ldr	r3, [r1, #4]
 8013df6:	2b00      	cmp	r3, #0
 8013df8:	dc02      	bgt.n	8013e00 <__sflush_r+0x1c>
 8013dfa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8013dfc:	2b00      	cmp	r3, #0
 8013dfe:	dd48      	ble.n	8013e92 <__sflush_r+0xae>
 8013e00:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013e02:	2e00      	cmp	r6, #0
 8013e04:	d045      	beq.n	8013e92 <__sflush_r+0xae>
 8013e06:	2300      	movs	r3, #0
 8013e08:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8013e0c:	682f      	ldr	r7, [r5, #0]
 8013e0e:	6a21      	ldr	r1, [r4, #32]
 8013e10:	602b      	str	r3, [r5, #0]
 8013e12:	d030      	beq.n	8013e76 <__sflush_r+0x92>
 8013e14:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8013e16:	89a3      	ldrh	r3, [r4, #12]
 8013e18:	0759      	lsls	r1, r3, #29
 8013e1a:	d505      	bpl.n	8013e28 <__sflush_r+0x44>
 8013e1c:	6863      	ldr	r3, [r4, #4]
 8013e1e:	1ad2      	subs	r2, r2, r3
 8013e20:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013e22:	b10b      	cbz	r3, 8013e28 <__sflush_r+0x44>
 8013e24:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8013e26:	1ad2      	subs	r2, r2, r3
 8013e28:	2300      	movs	r3, #0
 8013e2a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013e2c:	6a21      	ldr	r1, [r4, #32]
 8013e2e:	4628      	mov	r0, r5
 8013e30:	47b0      	blx	r6
 8013e32:	1c43      	adds	r3, r0, #1
 8013e34:	89a3      	ldrh	r3, [r4, #12]
 8013e36:	d106      	bne.n	8013e46 <__sflush_r+0x62>
 8013e38:	6829      	ldr	r1, [r5, #0]
 8013e3a:	291d      	cmp	r1, #29
 8013e3c:	d82b      	bhi.n	8013e96 <__sflush_r+0xb2>
 8013e3e:	4a2a      	ldr	r2, [pc, #168]	@ (8013ee8 <__sflush_r+0x104>)
 8013e40:	40ca      	lsrs	r2, r1
 8013e42:	07d6      	lsls	r6, r2, #31
 8013e44:	d527      	bpl.n	8013e96 <__sflush_r+0xb2>
 8013e46:	2200      	movs	r2, #0
 8013e48:	6062      	str	r2, [r4, #4]
 8013e4a:	04d9      	lsls	r1, r3, #19
 8013e4c:	6922      	ldr	r2, [r4, #16]
 8013e4e:	6022      	str	r2, [r4, #0]
 8013e50:	d504      	bpl.n	8013e5c <__sflush_r+0x78>
 8013e52:	1c42      	adds	r2, r0, #1
 8013e54:	d101      	bne.n	8013e5a <__sflush_r+0x76>
 8013e56:	682b      	ldr	r3, [r5, #0]
 8013e58:	b903      	cbnz	r3, 8013e5c <__sflush_r+0x78>
 8013e5a:	6560      	str	r0, [r4, #84]	@ 0x54
 8013e5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013e5e:	602f      	str	r7, [r5, #0]
 8013e60:	b1b9      	cbz	r1, 8013e92 <__sflush_r+0xae>
 8013e62:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013e66:	4299      	cmp	r1, r3
 8013e68:	d002      	beq.n	8013e70 <__sflush_r+0x8c>
 8013e6a:	4628      	mov	r0, r5
 8013e6c:	f7fe fce4 	bl	8012838 <_free_r>
 8013e70:	2300      	movs	r3, #0
 8013e72:	6363      	str	r3, [r4, #52]	@ 0x34
 8013e74:	e00d      	b.n	8013e92 <__sflush_r+0xae>
 8013e76:	2301      	movs	r3, #1
 8013e78:	4628      	mov	r0, r5
 8013e7a:	47b0      	blx	r6
 8013e7c:	4602      	mov	r2, r0
 8013e7e:	1c50      	adds	r0, r2, #1
 8013e80:	d1c9      	bne.n	8013e16 <__sflush_r+0x32>
 8013e82:	682b      	ldr	r3, [r5, #0]
 8013e84:	2b00      	cmp	r3, #0
 8013e86:	d0c6      	beq.n	8013e16 <__sflush_r+0x32>
 8013e88:	2b1d      	cmp	r3, #29
 8013e8a:	d001      	beq.n	8013e90 <__sflush_r+0xac>
 8013e8c:	2b16      	cmp	r3, #22
 8013e8e:	d11e      	bne.n	8013ece <__sflush_r+0xea>
 8013e90:	602f      	str	r7, [r5, #0]
 8013e92:	2000      	movs	r0, #0
 8013e94:	e022      	b.n	8013edc <__sflush_r+0xf8>
 8013e96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013e9a:	b21b      	sxth	r3, r3
 8013e9c:	e01b      	b.n	8013ed6 <__sflush_r+0xf2>
 8013e9e:	690f      	ldr	r7, [r1, #16]
 8013ea0:	2f00      	cmp	r7, #0
 8013ea2:	d0f6      	beq.n	8013e92 <__sflush_r+0xae>
 8013ea4:	0793      	lsls	r3, r2, #30
 8013ea6:	680e      	ldr	r6, [r1, #0]
 8013ea8:	bf08      	it	eq
 8013eaa:	694b      	ldreq	r3, [r1, #20]
 8013eac:	600f      	str	r7, [r1, #0]
 8013eae:	bf18      	it	ne
 8013eb0:	2300      	movne	r3, #0
 8013eb2:	eba6 0807 	sub.w	r8, r6, r7
 8013eb6:	608b      	str	r3, [r1, #8]
 8013eb8:	f1b8 0f00 	cmp.w	r8, #0
 8013ebc:	dde9      	ble.n	8013e92 <__sflush_r+0xae>
 8013ebe:	6a21      	ldr	r1, [r4, #32]
 8013ec0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8013ec2:	4643      	mov	r3, r8
 8013ec4:	463a      	mov	r2, r7
 8013ec6:	4628      	mov	r0, r5
 8013ec8:	47b0      	blx	r6
 8013eca:	2800      	cmp	r0, #0
 8013ecc:	dc08      	bgt.n	8013ee0 <__sflush_r+0xfc>
 8013ece:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013ed2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013ed6:	81a3      	strh	r3, [r4, #12]
 8013ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8013edc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ee0:	4407      	add	r7, r0
 8013ee2:	eba8 0800 	sub.w	r8, r8, r0
 8013ee6:	e7e7      	b.n	8013eb8 <__sflush_r+0xd4>
 8013ee8:	20400001 	.word	0x20400001

08013eec <_fflush_r>:
 8013eec:	b538      	push	{r3, r4, r5, lr}
 8013eee:	690b      	ldr	r3, [r1, #16]
 8013ef0:	4605      	mov	r5, r0
 8013ef2:	460c      	mov	r4, r1
 8013ef4:	b913      	cbnz	r3, 8013efc <_fflush_r+0x10>
 8013ef6:	2500      	movs	r5, #0
 8013ef8:	4628      	mov	r0, r5
 8013efa:	bd38      	pop	{r3, r4, r5, pc}
 8013efc:	b118      	cbz	r0, 8013f06 <_fflush_r+0x1a>
 8013efe:	6a03      	ldr	r3, [r0, #32]
 8013f00:	b90b      	cbnz	r3, 8013f06 <_fflush_r+0x1a>
 8013f02:	f7fd fc9f 	bl	8011844 <__sinit>
 8013f06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013f0a:	2b00      	cmp	r3, #0
 8013f0c:	d0f3      	beq.n	8013ef6 <_fflush_r+0xa>
 8013f0e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013f10:	07d0      	lsls	r0, r2, #31
 8013f12:	d404      	bmi.n	8013f1e <_fflush_r+0x32>
 8013f14:	0599      	lsls	r1, r3, #22
 8013f16:	d402      	bmi.n	8013f1e <_fflush_r+0x32>
 8013f18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013f1a:	f7fd fe12 	bl	8011b42 <__retarget_lock_acquire_recursive>
 8013f1e:	4628      	mov	r0, r5
 8013f20:	4621      	mov	r1, r4
 8013f22:	f7ff ff5f 	bl	8013de4 <__sflush_r>
 8013f26:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013f28:	07da      	lsls	r2, r3, #31
 8013f2a:	4605      	mov	r5, r0
 8013f2c:	d4e4      	bmi.n	8013ef8 <_fflush_r+0xc>
 8013f2e:	89a3      	ldrh	r3, [r4, #12]
 8013f30:	059b      	lsls	r3, r3, #22
 8013f32:	d4e1      	bmi.n	8013ef8 <_fflush_r+0xc>
 8013f34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013f36:	f7fd fe05 	bl	8011b44 <__retarget_lock_release_recursive>
 8013f3a:	e7dd      	b.n	8013ef8 <_fflush_r+0xc>

08013f3c <memmove>:
 8013f3c:	4288      	cmp	r0, r1
 8013f3e:	b510      	push	{r4, lr}
 8013f40:	eb01 0402 	add.w	r4, r1, r2
 8013f44:	d902      	bls.n	8013f4c <memmove+0x10>
 8013f46:	4284      	cmp	r4, r0
 8013f48:	4623      	mov	r3, r4
 8013f4a:	d807      	bhi.n	8013f5c <memmove+0x20>
 8013f4c:	1e43      	subs	r3, r0, #1
 8013f4e:	42a1      	cmp	r1, r4
 8013f50:	d008      	beq.n	8013f64 <memmove+0x28>
 8013f52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013f56:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013f5a:	e7f8      	b.n	8013f4e <memmove+0x12>
 8013f5c:	4402      	add	r2, r0
 8013f5e:	4601      	mov	r1, r0
 8013f60:	428a      	cmp	r2, r1
 8013f62:	d100      	bne.n	8013f66 <memmove+0x2a>
 8013f64:	bd10      	pop	{r4, pc}
 8013f66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013f6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013f6e:	e7f7      	b.n	8013f60 <memmove+0x24>

08013f70 <_sbrk_r>:
 8013f70:	b538      	push	{r3, r4, r5, lr}
 8013f72:	4d06      	ldr	r5, [pc, #24]	@ (8013f8c <_sbrk_r+0x1c>)
 8013f74:	2300      	movs	r3, #0
 8013f76:	4604      	mov	r4, r0
 8013f78:	4608      	mov	r0, r1
 8013f7a:	602b      	str	r3, [r5, #0]
 8013f7c:	f7f2 fd5e 	bl	8006a3c <_sbrk>
 8013f80:	1c43      	adds	r3, r0, #1
 8013f82:	d102      	bne.n	8013f8a <_sbrk_r+0x1a>
 8013f84:	682b      	ldr	r3, [r5, #0]
 8013f86:	b103      	cbz	r3, 8013f8a <_sbrk_r+0x1a>
 8013f88:	6023      	str	r3, [r4, #0]
 8013f8a:	bd38      	pop	{r3, r4, r5, pc}
 8013f8c:	200055e8 	.word	0x200055e8

08013f90 <__assert_func>:
 8013f90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013f92:	4614      	mov	r4, r2
 8013f94:	461a      	mov	r2, r3
 8013f96:	4b09      	ldr	r3, [pc, #36]	@ (8013fbc <__assert_func+0x2c>)
 8013f98:	681b      	ldr	r3, [r3, #0]
 8013f9a:	4605      	mov	r5, r0
 8013f9c:	68d8      	ldr	r0, [r3, #12]
 8013f9e:	b14c      	cbz	r4, 8013fb4 <__assert_func+0x24>
 8013fa0:	4b07      	ldr	r3, [pc, #28]	@ (8013fc0 <__assert_func+0x30>)
 8013fa2:	9100      	str	r1, [sp, #0]
 8013fa4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013fa8:	4906      	ldr	r1, [pc, #24]	@ (8013fc4 <__assert_func+0x34>)
 8013faa:	462b      	mov	r3, r5
 8013fac:	f000 f850 	bl	8014050 <fiprintf>
 8013fb0:	f000 f860 	bl	8014074 <abort>
 8013fb4:	4b04      	ldr	r3, [pc, #16]	@ (8013fc8 <__assert_func+0x38>)
 8013fb6:	461c      	mov	r4, r3
 8013fb8:	e7f3      	b.n	8013fa2 <__assert_func+0x12>
 8013fba:	bf00      	nop
 8013fbc:	200001f0 	.word	0x200001f0
 8013fc0:	0801601a 	.word	0x0801601a
 8013fc4:	08016027 	.word	0x08016027
 8013fc8:	08016055 	.word	0x08016055

08013fcc <_calloc_r>:
 8013fcc:	b570      	push	{r4, r5, r6, lr}
 8013fce:	fba1 5402 	umull	r5, r4, r1, r2
 8013fd2:	b934      	cbnz	r4, 8013fe2 <_calloc_r+0x16>
 8013fd4:	4629      	mov	r1, r5
 8013fd6:	f7fe ffdd 	bl	8012f94 <_malloc_r>
 8013fda:	4606      	mov	r6, r0
 8013fdc:	b928      	cbnz	r0, 8013fea <_calloc_r+0x1e>
 8013fde:	4630      	mov	r0, r6
 8013fe0:	bd70      	pop	{r4, r5, r6, pc}
 8013fe2:	220c      	movs	r2, #12
 8013fe4:	6002      	str	r2, [r0, #0]
 8013fe6:	2600      	movs	r6, #0
 8013fe8:	e7f9      	b.n	8013fde <_calloc_r+0x12>
 8013fea:	462a      	mov	r2, r5
 8013fec:	4621      	mov	r1, r4
 8013fee:	f7fd fcfa 	bl	80119e6 <memset>
 8013ff2:	e7f4      	b.n	8013fde <_calloc_r+0x12>

08013ff4 <_realloc_r>:
 8013ff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ff8:	4607      	mov	r7, r0
 8013ffa:	4614      	mov	r4, r2
 8013ffc:	460d      	mov	r5, r1
 8013ffe:	b921      	cbnz	r1, 801400a <_realloc_r+0x16>
 8014000:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014004:	4611      	mov	r1, r2
 8014006:	f7fe bfc5 	b.w	8012f94 <_malloc_r>
 801400a:	b92a      	cbnz	r2, 8014018 <_realloc_r+0x24>
 801400c:	f7fe fc14 	bl	8012838 <_free_r>
 8014010:	4625      	mov	r5, r4
 8014012:	4628      	mov	r0, r5
 8014014:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014018:	f000 f833 	bl	8014082 <_malloc_usable_size_r>
 801401c:	4284      	cmp	r4, r0
 801401e:	4606      	mov	r6, r0
 8014020:	d802      	bhi.n	8014028 <_realloc_r+0x34>
 8014022:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8014026:	d8f4      	bhi.n	8014012 <_realloc_r+0x1e>
 8014028:	4621      	mov	r1, r4
 801402a:	4638      	mov	r0, r7
 801402c:	f7fe ffb2 	bl	8012f94 <_malloc_r>
 8014030:	4680      	mov	r8, r0
 8014032:	b908      	cbnz	r0, 8014038 <_realloc_r+0x44>
 8014034:	4645      	mov	r5, r8
 8014036:	e7ec      	b.n	8014012 <_realloc_r+0x1e>
 8014038:	42b4      	cmp	r4, r6
 801403a:	4622      	mov	r2, r4
 801403c:	4629      	mov	r1, r5
 801403e:	bf28      	it	cs
 8014040:	4632      	movcs	r2, r6
 8014042:	f7fd fd80 	bl	8011b46 <memcpy>
 8014046:	4629      	mov	r1, r5
 8014048:	4638      	mov	r0, r7
 801404a:	f7fe fbf5 	bl	8012838 <_free_r>
 801404e:	e7f1      	b.n	8014034 <_realloc_r+0x40>

08014050 <fiprintf>:
 8014050:	b40e      	push	{r1, r2, r3}
 8014052:	b503      	push	{r0, r1, lr}
 8014054:	4601      	mov	r1, r0
 8014056:	ab03      	add	r3, sp, #12
 8014058:	4805      	ldr	r0, [pc, #20]	@ (8014070 <fiprintf+0x20>)
 801405a:	f853 2b04 	ldr.w	r2, [r3], #4
 801405e:	6800      	ldr	r0, [r0, #0]
 8014060:	9301      	str	r3, [sp, #4]
 8014062:	f000 f83f 	bl	80140e4 <_vfiprintf_r>
 8014066:	b002      	add	sp, #8
 8014068:	f85d eb04 	ldr.w	lr, [sp], #4
 801406c:	b003      	add	sp, #12
 801406e:	4770      	bx	lr
 8014070:	200001f0 	.word	0x200001f0

08014074 <abort>:
 8014074:	b508      	push	{r3, lr}
 8014076:	2006      	movs	r0, #6
 8014078:	f000 fa08 	bl	801448c <raise>
 801407c:	2001      	movs	r0, #1
 801407e:	f7f2 fc65 	bl	800694c <_exit>

08014082 <_malloc_usable_size_r>:
 8014082:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014086:	1f18      	subs	r0, r3, #4
 8014088:	2b00      	cmp	r3, #0
 801408a:	bfbc      	itt	lt
 801408c:	580b      	ldrlt	r3, [r1, r0]
 801408e:	18c0      	addlt	r0, r0, r3
 8014090:	4770      	bx	lr

08014092 <__sfputc_r>:
 8014092:	6893      	ldr	r3, [r2, #8]
 8014094:	3b01      	subs	r3, #1
 8014096:	2b00      	cmp	r3, #0
 8014098:	b410      	push	{r4}
 801409a:	6093      	str	r3, [r2, #8]
 801409c:	da08      	bge.n	80140b0 <__sfputc_r+0x1e>
 801409e:	6994      	ldr	r4, [r2, #24]
 80140a0:	42a3      	cmp	r3, r4
 80140a2:	db01      	blt.n	80140a8 <__sfputc_r+0x16>
 80140a4:	290a      	cmp	r1, #10
 80140a6:	d103      	bne.n	80140b0 <__sfputc_r+0x1e>
 80140a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80140ac:	f000 b932 	b.w	8014314 <__swbuf_r>
 80140b0:	6813      	ldr	r3, [r2, #0]
 80140b2:	1c58      	adds	r0, r3, #1
 80140b4:	6010      	str	r0, [r2, #0]
 80140b6:	7019      	strb	r1, [r3, #0]
 80140b8:	4608      	mov	r0, r1
 80140ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80140be:	4770      	bx	lr

080140c0 <__sfputs_r>:
 80140c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80140c2:	4606      	mov	r6, r0
 80140c4:	460f      	mov	r7, r1
 80140c6:	4614      	mov	r4, r2
 80140c8:	18d5      	adds	r5, r2, r3
 80140ca:	42ac      	cmp	r4, r5
 80140cc:	d101      	bne.n	80140d2 <__sfputs_r+0x12>
 80140ce:	2000      	movs	r0, #0
 80140d0:	e007      	b.n	80140e2 <__sfputs_r+0x22>
 80140d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80140d6:	463a      	mov	r2, r7
 80140d8:	4630      	mov	r0, r6
 80140da:	f7ff ffda 	bl	8014092 <__sfputc_r>
 80140de:	1c43      	adds	r3, r0, #1
 80140e0:	d1f3      	bne.n	80140ca <__sfputs_r+0xa>
 80140e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080140e4 <_vfiprintf_r>:
 80140e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80140e8:	460d      	mov	r5, r1
 80140ea:	b09d      	sub	sp, #116	@ 0x74
 80140ec:	4614      	mov	r4, r2
 80140ee:	4698      	mov	r8, r3
 80140f0:	4606      	mov	r6, r0
 80140f2:	b118      	cbz	r0, 80140fc <_vfiprintf_r+0x18>
 80140f4:	6a03      	ldr	r3, [r0, #32]
 80140f6:	b90b      	cbnz	r3, 80140fc <_vfiprintf_r+0x18>
 80140f8:	f7fd fba4 	bl	8011844 <__sinit>
 80140fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80140fe:	07d9      	lsls	r1, r3, #31
 8014100:	d405      	bmi.n	801410e <_vfiprintf_r+0x2a>
 8014102:	89ab      	ldrh	r3, [r5, #12]
 8014104:	059a      	lsls	r2, r3, #22
 8014106:	d402      	bmi.n	801410e <_vfiprintf_r+0x2a>
 8014108:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801410a:	f7fd fd1a 	bl	8011b42 <__retarget_lock_acquire_recursive>
 801410e:	89ab      	ldrh	r3, [r5, #12]
 8014110:	071b      	lsls	r3, r3, #28
 8014112:	d501      	bpl.n	8014118 <_vfiprintf_r+0x34>
 8014114:	692b      	ldr	r3, [r5, #16]
 8014116:	b99b      	cbnz	r3, 8014140 <_vfiprintf_r+0x5c>
 8014118:	4629      	mov	r1, r5
 801411a:	4630      	mov	r0, r6
 801411c:	f000 f938 	bl	8014390 <__swsetup_r>
 8014120:	b170      	cbz	r0, 8014140 <_vfiprintf_r+0x5c>
 8014122:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014124:	07dc      	lsls	r4, r3, #31
 8014126:	d504      	bpl.n	8014132 <_vfiprintf_r+0x4e>
 8014128:	f04f 30ff 	mov.w	r0, #4294967295
 801412c:	b01d      	add	sp, #116	@ 0x74
 801412e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014132:	89ab      	ldrh	r3, [r5, #12]
 8014134:	0598      	lsls	r0, r3, #22
 8014136:	d4f7      	bmi.n	8014128 <_vfiprintf_r+0x44>
 8014138:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801413a:	f7fd fd03 	bl	8011b44 <__retarget_lock_release_recursive>
 801413e:	e7f3      	b.n	8014128 <_vfiprintf_r+0x44>
 8014140:	2300      	movs	r3, #0
 8014142:	9309      	str	r3, [sp, #36]	@ 0x24
 8014144:	2320      	movs	r3, #32
 8014146:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801414a:	f8cd 800c 	str.w	r8, [sp, #12]
 801414e:	2330      	movs	r3, #48	@ 0x30
 8014150:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8014300 <_vfiprintf_r+0x21c>
 8014154:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014158:	f04f 0901 	mov.w	r9, #1
 801415c:	4623      	mov	r3, r4
 801415e:	469a      	mov	sl, r3
 8014160:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014164:	b10a      	cbz	r2, 801416a <_vfiprintf_r+0x86>
 8014166:	2a25      	cmp	r2, #37	@ 0x25
 8014168:	d1f9      	bne.n	801415e <_vfiprintf_r+0x7a>
 801416a:	ebba 0b04 	subs.w	fp, sl, r4
 801416e:	d00b      	beq.n	8014188 <_vfiprintf_r+0xa4>
 8014170:	465b      	mov	r3, fp
 8014172:	4622      	mov	r2, r4
 8014174:	4629      	mov	r1, r5
 8014176:	4630      	mov	r0, r6
 8014178:	f7ff ffa2 	bl	80140c0 <__sfputs_r>
 801417c:	3001      	adds	r0, #1
 801417e:	f000 80a7 	beq.w	80142d0 <_vfiprintf_r+0x1ec>
 8014182:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014184:	445a      	add	r2, fp
 8014186:	9209      	str	r2, [sp, #36]	@ 0x24
 8014188:	f89a 3000 	ldrb.w	r3, [sl]
 801418c:	2b00      	cmp	r3, #0
 801418e:	f000 809f 	beq.w	80142d0 <_vfiprintf_r+0x1ec>
 8014192:	2300      	movs	r3, #0
 8014194:	f04f 32ff 	mov.w	r2, #4294967295
 8014198:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801419c:	f10a 0a01 	add.w	sl, sl, #1
 80141a0:	9304      	str	r3, [sp, #16]
 80141a2:	9307      	str	r3, [sp, #28]
 80141a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80141a8:	931a      	str	r3, [sp, #104]	@ 0x68
 80141aa:	4654      	mov	r4, sl
 80141ac:	2205      	movs	r2, #5
 80141ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80141b2:	4853      	ldr	r0, [pc, #332]	@ (8014300 <_vfiprintf_r+0x21c>)
 80141b4:	f7ec f83c 	bl	8000230 <memchr>
 80141b8:	9a04      	ldr	r2, [sp, #16]
 80141ba:	b9d8      	cbnz	r0, 80141f4 <_vfiprintf_r+0x110>
 80141bc:	06d1      	lsls	r1, r2, #27
 80141be:	bf44      	itt	mi
 80141c0:	2320      	movmi	r3, #32
 80141c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80141c6:	0713      	lsls	r3, r2, #28
 80141c8:	bf44      	itt	mi
 80141ca:	232b      	movmi	r3, #43	@ 0x2b
 80141cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80141d0:	f89a 3000 	ldrb.w	r3, [sl]
 80141d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80141d6:	d015      	beq.n	8014204 <_vfiprintf_r+0x120>
 80141d8:	9a07      	ldr	r2, [sp, #28]
 80141da:	4654      	mov	r4, sl
 80141dc:	2000      	movs	r0, #0
 80141de:	f04f 0c0a 	mov.w	ip, #10
 80141e2:	4621      	mov	r1, r4
 80141e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80141e8:	3b30      	subs	r3, #48	@ 0x30
 80141ea:	2b09      	cmp	r3, #9
 80141ec:	d94b      	bls.n	8014286 <_vfiprintf_r+0x1a2>
 80141ee:	b1b0      	cbz	r0, 801421e <_vfiprintf_r+0x13a>
 80141f0:	9207      	str	r2, [sp, #28]
 80141f2:	e014      	b.n	801421e <_vfiprintf_r+0x13a>
 80141f4:	eba0 0308 	sub.w	r3, r0, r8
 80141f8:	fa09 f303 	lsl.w	r3, r9, r3
 80141fc:	4313      	orrs	r3, r2
 80141fe:	9304      	str	r3, [sp, #16]
 8014200:	46a2      	mov	sl, r4
 8014202:	e7d2      	b.n	80141aa <_vfiprintf_r+0xc6>
 8014204:	9b03      	ldr	r3, [sp, #12]
 8014206:	1d19      	adds	r1, r3, #4
 8014208:	681b      	ldr	r3, [r3, #0]
 801420a:	9103      	str	r1, [sp, #12]
 801420c:	2b00      	cmp	r3, #0
 801420e:	bfbb      	ittet	lt
 8014210:	425b      	neglt	r3, r3
 8014212:	f042 0202 	orrlt.w	r2, r2, #2
 8014216:	9307      	strge	r3, [sp, #28]
 8014218:	9307      	strlt	r3, [sp, #28]
 801421a:	bfb8      	it	lt
 801421c:	9204      	strlt	r2, [sp, #16]
 801421e:	7823      	ldrb	r3, [r4, #0]
 8014220:	2b2e      	cmp	r3, #46	@ 0x2e
 8014222:	d10a      	bne.n	801423a <_vfiprintf_r+0x156>
 8014224:	7863      	ldrb	r3, [r4, #1]
 8014226:	2b2a      	cmp	r3, #42	@ 0x2a
 8014228:	d132      	bne.n	8014290 <_vfiprintf_r+0x1ac>
 801422a:	9b03      	ldr	r3, [sp, #12]
 801422c:	1d1a      	adds	r2, r3, #4
 801422e:	681b      	ldr	r3, [r3, #0]
 8014230:	9203      	str	r2, [sp, #12]
 8014232:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014236:	3402      	adds	r4, #2
 8014238:	9305      	str	r3, [sp, #20]
 801423a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8014310 <_vfiprintf_r+0x22c>
 801423e:	7821      	ldrb	r1, [r4, #0]
 8014240:	2203      	movs	r2, #3
 8014242:	4650      	mov	r0, sl
 8014244:	f7eb fff4 	bl	8000230 <memchr>
 8014248:	b138      	cbz	r0, 801425a <_vfiprintf_r+0x176>
 801424a:	9b04      	ldr	r3, [sp, #16]
 801424c:	eba0 000a 	sub.w	r0, r0, sl
 8014250:	2240      	movs	r2, #64	@ 0x40
 8014252:	4082      	lsls	r2, r0
 8014254:	4313      	orrs	r3, r2
 8014256:	3401      	adds	r4, #1
 8014258:	9304      	str	r3, [sp, #16]
 801425a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801425e:	4829      	ldr	r0, [pc, #164]	@ (8014304 <_vfiprintf_r+0x220>)
 8014260:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014264:	2206      	movs	r2, #6
 8014266:	f7eb ffe3 	bl	8000230 <memchr>
 801426a:	2800      	cmp	r0, #0
 801426c:	d03f      	beq.n	80142ee <_vfiprintf_r+0x20a>
 801426e:	4b26      	ldr	r3, [pc, #152]	@ (8014308 <_vfiprintf_r+0x224>)
 8014270:	bb1b      	cbnz	r3, 80142ba <_vfiprintf_r+0x1d6>
 8014272:	9b03      	ldr	r3, [sp, #12]
 8014274:	3307      	adds	r3, #7
 8014276:	f023 0307 	bic.w	r3, r3, #7
 801427a:	3308      	adds	r3, #8
 801427c:	9303      	str	r3, [sp, #12]
 801427e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014280:	443b      	add	r3, r7
 8014282:	9309      	str	r3, [sp, #36]	@ 0x24
 8014284:	e76a      	b.n	801415c <_vfiprintf_r+0x78>
 8014286:	fb0c 3202 	mla	r2, ip, r2, r3
 801428a:	460c      	mov	r4, r1
 801428c:	2001      	movs	r0, #1
 801428e:	e7a8      	b.n	80141e2 <_vfiprintf_r+0xfe>
 8014290:	2300      	movs	r3, #0
 8014292:	3401      	adds	r4, #1
 8014294:	9305      	str	r3, [sp, #20]
 8014296:	4619      	mov	r1, r3
 8014298:	f04f 0c0a 	mov.w	ip, #10
 801429c:	4620      	mov	r0, r4
 801429e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80142a2:	3a30      	subs	r2, #48	@ 0x30
 80142a4:	2a09      	cmp	r2, #9
 80142a6:	d903      	bls.n	80142b0 <_vfiprintf_r+0x1cc>
 80142a8:	2b00      	cmp	r3, #0
 80142aa:	d0c6      	beq.n	801423a <_vfiprintf_r+0x156>
 80142ac:	9105      	str	r1, [sp, #20]
 80142ae:	e7c4      	b.n	801423a <_vfiprintf_r+0x156>
 80142b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80142b4:	4604      	mov	r4, r0
 80142b6:	2301      	movs	r3, #1
 80142b8:	e7f0      	b.n	801429c <_vfiprintf_r+0x1b8>
 80142ba:	ab03      	add	r3, sp, #12
 80142bc:	9300      	str	r3, [sp, #0]
 80142be:	462a      	mov	r2, r5
 80142c0:	4b12      	ldr	r3, [pc, #72]	@ (801430c <_vfiprintf_r+0x228>)
 80142c2:	a904      	add	r1, sp, #16
 80142c4:	4630      	mov	r0, r6
 80142c6:	f7fc fc6d 	bl	8010ba4 <_printf_float>
 80142ca:	4607      	mov	r7, r0
 80142cc:	1c78      	adds	r0, r7, #1
 80142ce:	d1d6      	bne.n	801427e <_vfiprintf_r+0x19a>
 80142d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80142d2:	07d9      	lsls	r1, r3, #31
 80142d4:	d405      	bmi.n	80142e2 <_vfiprintf_r+0x1fe>
 80142d6:	89ab      	ldrh	r3, [r5, #12]
 80142d8:	059a      	lsls	r2, r3, #22
 80142da:	d402      	bmi.n	80142e2 <_vfiprintf_r+0x1fe>
 80142dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80142de:	f7fd fc31 	bl	8011b44 <__retarget_lock_release_recursive>
 80142e2:	89ab      	ldrh	r3, [r5, #12]
 80142e4:	065b      	lsls	r3, r3, #25
 80142e6:	f53f af1f 	bmi.w	8014128 <_vfiprintf_r+0x44>
 80142ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80142ec:	e71e      	b.n	801412c <_vfiprintf_r+0x48>
 80142ee:	ab03      	add	r3, sp, #12
 80142f0:	9300      	str	r3, [sp, #0]
 80142f2:	462a      	mov	r2, r5
 80142f4:	4b05      	ldr	r3, [pc, #20]	@ (801430c <_vfiprintf_r+0x228>)
 80142f6:	a904      	add	r1, sp, #16
 80142f8:	4630      	mov	r0, r6
 80142fa:	f7fc feeb 	bl	80110d4 <_printf_i>
 80142fe:	e7e4      	b.n	80142ca <_vfiprintf_r+0x1e6>
 8014300:	08016009 	.word	0x08016009
 8014304:	08016013 	.word	0x08016013
 8014308:	08010ba5 	.word	0x08010ba5
 801430c:	080140c1 	.word	0x080140c1
 8014310:	0801600f 	.word	0x0801600f

08014314 <__swbuf_r>:
 8014314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014316:	460e      	mov	r6, r1
 8014318:	4614      	mov	r4, r2
 801431a:	4605      	mov	r5, r0
 801431c:	b118      	cbz	r0, 8014326 <__swbuf_r+0x12>
 801431e:	6a03      	ldr	r3, [r0, #32]
 8014320:	b90b      	cbnz	r3, 8014326 <__swbuf_r+0x12>
 8014322:	f7fd fa8f 	bl	8011844 <__sinit>
 8014326:	69a3      	ldr	r3, [r4, #24]
 8014328:	60a3      	str	r3, [r4, #8]
 801432a:	89a3      	ldrh	r3, [r4, #12]
 801432c:	071a      	lsls	r2, r3, #28
 801432e:	d501      	bpl.n	8014334 <__swbuf_r+0x20>
 8014330:	6923      	ldr	r3, [r4, #16]
 8014332:	b943      	cbnz	r3, 8014346 <__swbuf_r+0x32>
 8014334:	4621      	mov	r1, r4
 8014336:	4628      	mov	r0, r5
 8014338:	f000 f82a 	bl	8014390 <__swsetup_r>
 801433c:	b118      	cbz	r0, 8014346 <__swbuf_r+0x32>
 801433e:	f04f 37ff 	mov.w	r7, #4294967295
 8014342:	4638      	mov	r0, r7
 8014344:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014346:	6823      	ldr	r3, [r4, #0]
 8014348:	6922      	ldr	r2, [r4, #16]
 801434a:	1a98      	subs	r0, r3, r2
 801434c:	6963      	ldr	r3, [r4, #20]
 801434e:	b2f6      	uxtb	r6, r6
 8014350:	4283      	cmp	r3, r0
 8014352:	4637      	mov	r7, r6
 8014354:	dc05      	bgt.n	8014362 <__swbuf_r+0x4e>
 8014356:	4621      	mov	r1, r4
 8014358:	4628      	mov	r0, r5
 801435a:	f7ff fdc7 	bl	8013eec <_fflush_r>
 801435e:	2800      	cmp	r0, #0
 8014360:	d1ed      	bne.n	801433e <__swbuf_r+0x2a>
 8014362:	68a3      	ldr	r3, [r4, #8]
 8014364:	3b01      	subs	r3, #1
 8014366:	60a3      	str	r3, [r4, #8]
 8014368:	6823      	ldr	r3, [r4, #0]
 801436a:	1c5a      	adds	r2, r3, #1
 801436c:	6022      	str	r2, [r4, #0]
 801436e:	701e      	strb	r6, [r3, #0]
 8014370:	6962      	ldr	r2, [r4, #20]
 8014372:	1c43      	adds	r3, r0, #1
 8014374:	429a      	cmp	r2, r3
 8014376:	d004      	beq.n	8014382 <__swbuf_r+0x6e>
 8014378:	89a3      	ldrh	r3, [r4, #12]
 801437a:	07db      	lsls	r3, r3, #31
 801437c:	d5e1      	bpl.n	8014342 <__swbuf_r+0x2e>
 801437e:	2e0a      	cmp	r6, #10
 8014380:	d1df      	bne.n	8014342 <__swbuf_r+0x2e>
 8014382:	4621      	mov	r1, r4
 8014384:	4628      	mov	r0, r5
 8014386:	f7ff fdb1 	bl	8013eec <_fflush_r>
 801438a:	2800      	cmp	r0, #0
 801438c:	d0d9      	beq.n	8014342 <__swbuf_r+0x2e>
 801438e:	e7d6      	b.n	801433e <__swbuf_r+0x2a>

08014390 <__swsetup_r>:
 8014390:	b538      	push	{r3, r4, r5, lr}
 8014392:	4b29      	ldr	r3, [pc, #164]	@ (8014438 <__swsetup_r+0xa8>)
 8014394:	4605      	mov	r5, r0
 8014396:	6818      	ldr	r0, [r3, #0]
 8014398:	460c      	mov	r4, r1
 801439a:	b118      	cbz	r0, 80143a4 <__swsetup_r+0x14>
 801439c:	6a03      	ldr	r3, [r0, #32]
 801439e:	b90b      	cbnz	r3, 80143a4 <__swsetup_r+0x14>
 80143a0:	f7fd fa50 	bl	8011844 <__sinit>
 80143a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80143a8:	0719      	lsls	r1, r3, #28
 80143aa:	d422      	bmi.n	80143f2 <__swsetup_r+0x62>
 80143ac:	06da      	lsls	r2, r3, #27
 80143ae:	d407      	bmi.n	80143c0 <__swsetup_r+0x30>
 80143b0:	2209      	movs	r2, #9
 80143b2:	602a      	str	r2, [r5, #0]
 80143b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80143b8:	81a3      	strh	r3, [r4, #12]
 80143ba:	f04f 30ff 	mov.w	r0, #4294967295
 80143be:	e033      	b.n	8014428 <__swsetup_r+0x98>
 80143c0:	0758      	lsls	r0, r3, #29
 80143c2:	d512      	bpl.n	80143ea <__swsetup_r+0x5a>
 80143c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80143c6:	b141      	cbz	r1, 80143da <__swsetup_r+0x4a>
 80143c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80143cc:	4299      	cmp	r1, r3
 80143ce:	d002      	beq.n	80143d6 <__swsetup_r+0x46>
 80143d0:	4628      	mov	r0, r5
 80143d2:	f7fe fa31 	bl	8012838 <_free_r>
 80143d6:	2300      	movs	r3, #0
 80143d8:	6363      	str	r3, [r4, #52]	@ 0x34
 80143da:	89a3      	ldrh	r3, [r4, #12]
 80143dc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80143e0:	81a3      	strh	r3, [r4, #12]
 80143e2:	2300      	movs	r3, #0
 80143e4:	6063      	str	r3, [r4, #4]
 80143e6:	6923      	ldr	r3, [r4, #16]
 80143e8:	6023      	str	r3, [r4, #0]
 80143ea:	89a3      	ldrh	r3, [r4, #12]
 80143ec:	f043 0308 	orr.w	r3, r3, #8
 80143f0:	81a3      	strh	r3, [r4, #12]
 80143f2:	6923      	ldr	r3, [r4, #16]
 80143f4:	b94b      	cbnz	r3, 801440a <__swsetup_r+0x7a>
 80143f6:	89a3      	ldrh	r3, [r4, #12]
 80143f8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80143fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014400:	d003      	beq.n	801440a <__swsetup_r+0x7a>
 8014402:	4621      	mov	r1, r4
 8014404:	4628      	mov	r0, r5
 8014406:	f000 f883 	bl	8014510 <__smakebuf_r>
 801440a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801440e:	f013 0201 	ands.w	r2, r3, #1
 8014412:	d00a      	beq.n	801442a <__swsetup_r+0x9a>
 8014414:	2200      	movs	r2, #0
 8014416:	60a2      	str	r2, [r4, #8]
 8014418:	6962      	ldr	r2, [r4, #20]
 801441a:	4252      	negs	r2, r2
 801441c:	61a2      	str	r2, [r4, #24]
 801441e:	6922      	ldr	r2, [r4, #16]
 8014420:	b942      	cbnz	r2, 8014434 <__swsetup_r+0xa4>
 8014422:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8014426:	d1c5      	bne.n	80143b4 <__swsetup_r+0x24>
 8014428:	bd38      	pop	{r3, r4, r5, pc}
 801442a:	0799      	lsls	r1, r3, #30
 801442c:	bf58      	it	pl
 801442e:	6962      	ldrpl	r2, [r4, #20]
 8014430:	60a2      	str	r2, [r4, #8]
 8014432:	e7f4      	b.n	801441e <__swsetup_r+0x8e>
 8014434:	2000      	movs	r0, #0
 8014436:	e7f7      	b.n	8014428 <__swsetup_r+0x98>
 8014438:	200001f0 	.word	0x200001f0

0801443c <_raise_r>:
 801443c:	291f      	cmp	r1, #31
 801443e:	b538      	push	{r3, r4, r5, lr}
 8014440:	4605      	mov	r5, r0
 8014442:	460c      	mov	r4, r1
 8014444:	d904      	bls.n	8014450 <_raise_r+0x14>
 8014446:	2316      	movs	r3, #22
 8014448:	6003      	str	r3, [r0, #0]
 801444a:	f04f 30ff 	mov.w	r0, #4294967295
 801444e:	bd38      	pop	{r3, r4, r5, pc}
 8014450:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8014452:	b112      	cbz	r2, 801445a <_raise_r+0x1e>
 8014454:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014458:	b94b      	cbnz	r3, 801446e <_raise_r+0x32>
 801445a:	4628      	mov	r0, r5
 801445c:	f000 f830 	bl	80144c0 <_getpid_r>
 8014460:	4622      	mov	r2, r4
 8014462:	4601      	mov	r1, r0
 8014464:	4628      	mov	r0, r5
 8014466:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801446a:	f000 b817 	b.w	801449c <_kill_r>
 801446e:	2b01      	cmp	r3, #1
 8014470:	d00a      	beq.n	8014488 <_raise_r+0x4c>
 8014472:	1c59      	adds	r1, r3, #1
 8014474:	d103      	bne.n	801447e <_raise_r+0x42>
 8014476:	2316      	movs	r3, #22
 8014478:	6003      	str	r3, [r0, #0]
 801447a:	2001      	movs	r0, #1
 801447c:	e7e7      	b.n	801444e <_raise_r+0x12>
 801447e:	2100      	movs	r1, #0
 8014480:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8014484:	4620      	mov	r0, r4
 8014486:	4798      	blx	r3
 8014488:	2000      	movs	r0, #0
 801448a:	e7e0      	b.n	801444e <_raise_r+0x12>

0801448c <raise>:
 801448c:	4b02      	ldr	r3, [pc, #8]	@ (8014498 <raise+0xc>)
 801448e:	4601      	mov	r1, r0
 8014490:	6818      	ldr	r0, [r3, #0]
 8014492:	f7ff bfd3 	b.w	801443c <_raise_r>
 8014496:	bf00      	nop
 8014498:	200001f0 	.word	0x200001f0

0801449c <_kill_r>:
 801449c:	b538      	push	{r3, r4, r5, lr}
 801449e:	4d07      	ldr	r5, [pc, #28]	@ (80144bc <_kill_r+0x20>)
 80144a0:	2300      	movs	r3, #0
 80144a2:	4604      	mov	r4, r0
 80144a4:	4608      	mov	r0, r1
 80144a6:	4611      	mov	r1, r2
 80144a8:	602b      	str	r3, [r5, #0]
 80144aa:	f7f2 fa3f 	bl	800692c <_kill>
 80144ae:	1c43      	adds	r3, r0, #1
 80144b0:	d102      	bne.n	80144b8 <_kill_r+0x1c>
 80144b2:	682b      	ldr	r3, [r5, #0]
 80144b4:	b103      	cbz	r3, 80144b8 <_kill_r+0x1c>
 80144b6:	6023      	str	r3, [r4, #0]
 80144b8:	bd38      	pop	{r3, r4, r5, pc}
 80144ba:	bf00      	nop
 80144bc:	200055e8 	.word	0x200055e8

080144c0 <_getpid_r>:
 80144c0:	f7f2 ba2c 	b.w	800691c <_getpid>

080144c4 <__swhatbuf_r>:
 80144c4:	b570      	push	{r4, r5, r6, lr}
 80144c6:	460c      	mov	r4, r1
 80144c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80144cc:	2900      	cmp	r1, #0
 80144ce:	b096      	sub	sp, #88	@ 0x58
 80144d0:	4615      	mov	r5, r2
 80144d2:	461e      	mov	r6, r3
 80144d4:	da0d      	bge.n	80144f2 <__swhatbuf_r+0x2e>
 80144d6:	89a3      	ldrh	r3, [r4, #12]
 80144d8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80144dc:	f04f 0100 	mov.w	r1, #0
 80144e0:	bf14      	ite	ne
 80144e2:	2340      	movne	r3, #64	@ 0x40
 80144e4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80144e8:	2000      	movs	r0, #0
 80144ea:	6031      	str	r1, [r6, #0]
 80144ec:	602b      	str	r3, [r5, #0]
 80144ee:	b016      	add	sp, #88	@ 0x58
 80144f0:	bd70      	pop	{r4, r5, r6, pc}
 80144f2:	466a      	mov	r2, sp
 80144f4:	f000 f848 	bl	8014588 <_fstat_r>
 80144f8:	2800      	cmp	r0, #0
 80144fa:	dbec      	blt.n	80144d6 <__swhatbuf_r+0x12>
 80144fc:	9901      	ldr	r1, [sp, #4]
 80144fe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8014502:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8014506:	4259      	negs	r1, r3
 8014508:	4159      	adcs	r1, r3
 801450a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801450e:	e7eb      	b.n	80144e8 <__swhatbuf_r+0x24>

08014510 <__smakebuf_r>:
 8014510:	898b      	ldrh	r3, [r1, #12]
 8014512:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014514:	079d      	lsls	r5, r3, #30
 8014516:	4606      	mov	r6, r0
 8014518:	460c      	mov	r4, r1
 801451a:	d507      	bpl.n	801452c <__smakebuf_r+0x1c>
 801451c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8014520:	6023      	str	r3, [r4, #0]
 8014522:	6123      	str	r3, [r4, #16]
 8014524:	2301      	movs	r3, #1
 8014526:	6163      	str	r3, [r4, #20]
 8014528:	b003      	add	sp, #12
 801452a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801452c:	ab01      	add	r3, sp, #4
 801452e:	466a      	mov	r2, sp
 8014530:	f7ff ffc8 	bl	80144c4 <__swhatbuf_r>
 8014534:	9f00      	ldr	r7, [sp, #0]
 8014536:	4605      	mov	r5, r0
 8014538:	4639      	mov	r1, r7
 801453a:	4630      	mov	r0, r6
 801453c:	f7fe fd2a 	bl	8012f94 <_malloc_r>
 8014540:	b948      	cbnz	r0, 8014556 <__smakebuf_r+0x46>
 8014542:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014546:	059a      	lsls	r2, r3, #22
 8014548:	d4ee      	bmi.n	8014528 <__smakebuf_r+0x18>
 801454a:	f023 0303 	bic.w	r3, r3, #3
 801454e:	f043 0302 	orr.w	r3, r3, #2
 8014552:	81a3      	strh	r3, [r4, #12]
 8014554:	e7e2      	b.n	801451c <__smakebuf_r+0xc>
 8014556:	89a3      	ldrh	r3, [r4, #12]
 8014558:	6020      	str	r0, [r4, #0]
 801455a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801455e:	81a3      	strh	r3, [r4, #12]
 8014560:	9b01      	ldr	r3, [sp, #4]
 8014562:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8014566:	b15b      	cbz	r3, 8014580 <__smakebuf_r+0x70>
 8014568:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801456c:	4630      	mov	r0, r6
 801456e:	f000 f81d 	bl	80145ac <_isatty_r>
 8014572:	b128      	cbz	r0, 8014580 <__smakebuf_r+0x70>
 8014574:	89a3      	ldrh	r3, [r4, #12]
 8014576:	f023 0303 	bic.w	r3, r3, #3
 801457a:	f043 0301 	orr.w	r3, r3, #1
 801457e:	81a3      	strh	r3, [r4, #12]
 8014580:	89a3      	ldrh	r3, [r4, #12]
 8014582:	431d      	orrs	r5, r3
 8014584:	81a5      	strh	r5, [r4, #12]
 8014586:	e7cf      	b.n	8014528 <__smakebuf_r+0x18>

08014588 <_fstat_r>:
 8014588:	b538      	push	{r3, r4, r5, lr}
 801458a:	4d07      	ldr	r5, [pc, #28]	@ (80145a8 <_fstat_r+0x20>)
 801458c:	2300      	movs	r3, #0
 801458e:	4604      	mov	r4, r0
 8014590:	4608      	mov	r0, r1
 8014592:	4611      	mov	r1, r2
 8014594:	602b      	str	r3, [r5, #0]
 8014596:	f7f2 fa29 	bl	80069ec <_fstat>
 801459a:	1c43      	adds	r3, r0, #1
 801459c:	d102      	bne.n	80145a4 <_fstat_r+0x1c>
 801459e:	682b      	ldr	r3, [r5, #0]
 80145a0:	b103      	cbz	r3, 80145a4 <_fstat_r+0x1c>
 80145a2:	6023      	str	r3, [r4, #0]
 80145a4:	bd38      	pop	{r3, r4, r5, pc}
 80145a6:	bf00      	nop
 80145a8:	200055e8 	.word	0x200055e8

080145ac <_isatty_r>:
 80145ac:	b538      	push	{r3, r4, r5, lr}
 80145ae:	4d06      	ldr	r5, [pc, #24]	@ (80145c8 <_isatty_r+0x1c>)
 80145b0:	2300      	movs	r3, #0
 80145b2:	4604      	mov	r4, r0
 80145b4:	4608      	mov	r0, r1
 80145b6:	602b      	str	r3, [r5, #0]
 80145b8:	f7f2 fa28 	bl	8006a0c <_isatty>
 80145bc:	1c43      	adds	r3, r0, #1
 80145be:	d102      	bne.n	80145c6 <_isatty_r+0x1a>
 80145c0:	682b      	ldr	r3, [r5, #0]
 80145c2:	b103      	cbz	r3, 80145c6 <_isatty_r+0x1a>
 80145c4:	6023      	str	r3, [r4, #0]
 80145c6:	bd38      	pop	{r3, r4, r5, pc}
 80145c8:	200055e8 	.word	0x200055e8

080145cc <atan2>:
 80145cc:	f000 b980 	b.w	80148d0 <__ieee754_atan2>

080145d0 <pow>:
 80145d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80145d2:	ed2d 8b02 	vpush	{d8}
 80145d6:	eeb0 8a40 	vmov.f32	s16, s0
 80145da:	eef0 8a60 	vmov.f32	s17, s1
 80145de:	ec55 4b11 	vmov	r4, r5, d1
 80145e2:	f000 fa3d 	bl	8014a60 <__ieee754_pow>
 80145e6:	4622      	mov	r2, r4
 80145e8:	462b      	mov	r3, r5
 80145ea:	4620      	mov	r0, r4
 80145ec:	4629      	mov	r1, r5
 80145ee:	ec57 6b10 	vmov	r6, r7, d0
 80145f2:	f7ec facb 	bl	8000b8c <__aeabi_dcmpun>
 80145f6:	2800      	cmp	r0, #0
 80145f8:	d13b      	bne.n	8014672 <pow+0xa2>
 80145fa:	ec51 0b18 	vmov	r0, r1, d8
 80145fe:	2200      	movs	r2, #0
 8014600:	2300      	movs	r3, #0
 8014602:	f7ec fa91 	bl	8000b28 <__aeabi_dcmpeq>
 8014606:	b1b8      	cbz	r0, 8014638 <pow+0x68>
 8014608:	2200      	movs	r2, #0
 801460a:	2300      	movs	r3, #0
 801460c:	4620      	mov	r0, r4
 801460e:	4629      	mov	r1, r5
 8014610:	f7ec fa8a 	bl	8000b28 <__aeabi_dcmpeq>
 8014614:	2800      	cmp	r0, #0
 8014616:	d146      	bne.n	80146a6 <pow+0xd6>
 8014618:	ec45 4b10 	vmov	d0, r4, r5
 801461c:	f000 f874 	bl	8014708 <finite>
 8014620:	b338      	cbz	r0, 8014672 <pow+0xa2>
 8014622:	2200      	movs	r2, #0
 8014624:	2300      	movs	r3, #0
 8014626:	4620      	mov	r0, r4
 8014628:	4629      	mov	r1, r5
 801462a:	f7ec fa87 	bl	8000b3c <__aeabi_dcmplt>
 801462e:	b300      	cbz	r0, 8014672 <pow+0xa2>
 8014630:	f7fd fa5c 	bl	8011aec <__errno>
 8014634:	2322      	movs	r3, #34	@ 0x22
 8014636:	e01b      	b.n	8014670 <pow+0xa0>
 8014638:	ec47 6b10 	vmov	d0, r6, r7
 801463c:	f000 f864 	bl	8014708 <finite>
 8014640:	b9e0      	cbnz	r0, 801467c <pow+0xac>
 8014642:	eeb0 0a48 	vmov.f32	s0, s16
 8014646:	eef0 0a68 	vmov.f32	s1, s17
 801464a:	f000 f85d 	bl	8014708 <finite>
 801464e:	b1a8      	cbz	r0, 801467c <pow+0xac>
 8014650:	ec45 4b10 	vmov	d0, r4, r5
 8014654:	f000 f858 	bl	8014708 <finite>
 8014658:	b180      	cbz	r0, 801467c <pow+0xac>
 801465a:	4632      	mov	r2, r6
 801465c:	463b      	mov	r3, r7
 801465e:	4630      	mov	r0, r6
 8014660:	4639      	mov	r1, r7
 8014662:	f7ec fa93 	bl	8000b8c <__aeabi_dcmpun>
 8014666:	2800      	cmp	r0, #0
 8014668:	d0e2      	beq.n	8014630 <pow+0x60>
 801466a:	f7fd fa3f 	bl	8011aec <__errno>
 801466e:	2321      	movs	r3, #33	@ 0x21
 8014670:	6003      	str	r3, [r0, #0]
 8014672:	ecbd 8b02 	vpop	{d8}
 8014676:	ec47 6b10 	vmov	d0, r6, r7
 801467a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801467c:	2200      	movs	r2, #0
 801467e:	2300      	movs	r3, #0
 8014680:	4630      	mov	r0, r6
 8014682:	4639      	mov	r1, r7
 8014684:	f7ec fa50 	bl	8000b28 <__aeabi_dcmpeq>
 8014688:	2800      	cmp	r0, #0
 801468a:	d0f2      	beq.n	8014672 <pow+0xa2>
 801468c:	eeb0 0a48 	vmov.f32	s0, s16
 8014690:	eef0 0a68 	vmov.f32	s1, s17
 8014694:	f000 f838 	bl	8014708 <finite>
 8014698:	2800      	cmp	r0, #0
 801469a:	d0ea      	beq.n	8014672 <pow+0xa2>
 801469c:	ec45 4b10 	vmov	d0, r4, r5
 80146a0:	f000 f832 	bl	8014708 <finite>
 80146a4:	e7c3      	b.n	801462e <pow+0x5e>
 80146a6:	4f01      	ldr	r7, [pc, #4]	@ (80146ac <pow+0xdc>)
 80146a8:	2600      	movs	r6, #0
 80146aa:	e7e2      	b.n	8014672 <pow+0xa2>
 80146ac:	3ff00000 	.word	0x3ff00000

080146b0 <sqrt>:
 80146b0:	b538      	push	{r3, r4, r5, lr}
 80146b2:	ed2d 8b02 	vpush	{d8}
 80146b6:	ec55 4b10 	vmov	r4, r5, d0
 80146ba:	f000 f831 	bl	8014720 <__ieee754_sqrt>
 80146be:	4622      	mov	r2, r4
 80146c0:	462b      	mov	r3, r5
 80146c2:	4620      	mov	r0, r4
 80146c4:	4629      	mov	r1, r5
 80146c6:	eeb0 8a40 	vmov.f32	s16, s0
 80146ca:	eef0 8a60 	vmov.f32	s17, s1
 80146ce:	f7ec fa5d 	bl	8000b8c <__aeabi_dcmpun>
 80146d2:	b990      	cbnz	r0, 80146fa <sqrt+0x4a>
 80146d4:	2200      	movs	r2, #0
 80146d6:	2300      	movs	r3, #0
 80146d8:	4620      	mov	r0, r4
 80146da:	4629      	mov	r1, r5
 80146dc:	f7ec fa2e 	bl	8000b3c <__aeabi_dcmplt>
 80146e0:	b158      	cbz	r0, 80146fa <sqrt+0x4a>
 80146e2:	f7fd fa03 	bl	8011aec <__errno>
 80146e6:	2321      	movs	r3, #33	@ 0x21
 80146e8:	6003      	str	r3, [r0, #0]
 80146ea:	2200      	movs	r2, #0
 80146ec:	2300      	movs	r3, #0
 80146ee:	4610      	mov	r0, r2
 80146f0:	4619      	mov	r1, r3
 80146f2:	f7ec f8db 	bl	80008ac <__aeabi_ddiv>
 80146f6:	ec41 0b18 	vmov	d8, r0, r1
 80146fa:	eeb0 0a48 	vmov.f32	s0, s16
 80146fe:	eef0 0a68 	vmov.f32	s1, s17
 8014702:	ecbd 8b02 	vpop	{d8}
 8014706:	bd38      	pop	{r3, r4, r5, pc}

08014708 <finite>:
 8014708:	b082      	sub	sp, #8
 801470a:	ed8d 0b00 	vstr	d0, [sp]
 801470e:	9801      	ldr	r0, [sp, #4]
 8014710:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8014714:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8014718:	0fc0      	lsrs	r0, r0, #31
 801471a:	b002      	add	sp, #8
 801471c:	4770      	bx	lr
	...

08014720 <__ieee754_sqrt>:
 8014720:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014724:	4a66      	ldr	r2, [pc, #408]	@ (80148c0 <__ieee754_sqrt+0x1a0>)
 8014726:	ec55 4b10 	vmov	r4, r5, d0
 801472a:	43aa      	bics	r2, r5
 801472c:	462b      	mov	r3, r5
 801472e:	4621      	mov	r1, r4
 8014730:	d110      	bne.n	8014754 <__ieee754_sqrt+0x34>
 8014732:	4622      	mov	r2, r4
 8014734:	4620      	mov	r0, r4
 8014736:	4629      	mov	r1, r5
 8014738:	f7eb ff8e 	bl	8000658 <__aeabi_dmul>
 801473c:	4602      	mov	r2, r0
 801473e:	460b      	mov	r3, r1
 8014740:	4620      	mov	r0, r4
 8014742:	4629      	mov	r1, r5
 8014744:	f7eb fdd2 	bl	80002ec <__adddf3>
 8014748:	4604      	mov	r4, r0
 801474a:	460d      	mov	r5, r1
 801474c:	ec45 4b10 	vmov	d0, r4, r5
 8014750:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014754:	2d00      	cmp	r5, #0
 8014756:	dc0e      	bgt.n	8014776 <__ieee754_sqrt+0x56>
 8014758:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801475c:	4322      	orrs	r2, r4
 801475e:	d0f5      	beq.n	801474c <__ieee754_sqrt+0x2c>
 8014760:	b19d      	cbz	r5, 801478a <__ieee754_sqrt+0x6a>
 8014762:	4622      	mov	r2, r4
 8014764:	4620      	mov	r0, r4
 8014766:	4629      	mov	r1, r5
 8014768:	f7eb fdbe 	bl	80002e8 <__aeabi_dsub>
 801476c:	4602      	mov	r2, r0
 801476e:	460b      	mov	r3, r1
 8014770:	f7ec f89c 	bl	80008ac <__aeabi_ddiv>
 8014774:	e7e8      	b.n	8014748 <__ieee754_sqrt+0x28>
 8014776:	152a      	asrs	r2, r5, #20
 8014778:	d115      	bne.n	80147a6 <__ieee754_sqrt+0x86>
 801477a:	2000      	movs	r0, #0
 801477c:	e009      	b.n	8014792 <__ieee754_sqrt+0x72>
 801477e:	0acb      	lsrs	r3, r1, #11
 8014780:	3a15      	subs	r2, #21
 8014782:	0549      	lsls	r1, r1, #21
 8014784:	2b00      	cmp	r3, #0
 8014786:	d0fa      	beq.n	801477e <__ieee754_sqrt+0x5e>
 8014788:	e7f7      	b.n	801477a <__ieee754_sqrt+0x5a>
 801478a:	462a      	mov	r2, r5
 801478c:	e7fa      	b.n	8014784 <__ieee754_sqrt+0x64>
 801478e:	005b      	lsls	r3, r3, #1
 8014790:	3001      	adds	r0, #1
 8014792:	02dc      	lsls	r4, r3, #11
 8014794:	d5fb      	bpl.n	801478e <__ieee754_sqrt+0x6e>
 8014796:	1e44      	subs	r4, r0, #1
 8014798:	1b12      	subs	r2, r2, r4
 801479a:	f1c0 0420 	rsb	r4, r0, #32
 801479e:	fa21 f404 	lsr.w	r4, r1, r4
 80147a2:	4323      	orrs	r3, r4
 80147a4:	4081      	lsls	r1, r0
 80147a6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80147aa:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 80147ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80147b2:	07d2      	lsls	r2, r2, #31
 80147b4:	bf5c      	itt	pl
 80147b6:	005b      	lslpl	r3, r3, #1
 80147b8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 80147bc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80147c0:	bf58      	it	pl
 80147c2:	0049      	lslpl	r1, r1, #1
 80147c4:	2600      	movs	r6, #0
 80147c6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 80147ca:	107f      	asrs	r7, r7, #1
 80147cc:	0049      	lsls	r1, r1, #1
 80147ce:	2016      	movs	r0, #22
 80147d0:	4632      	mov	r2, r6
 80147d2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80147d6:	1915      	adds	r5, r2, r4
 80147d8:	429d      	cmp	r5, r3
 80147da:	bfde      	ittt	le
 80147dc:	192a      	addle	r2, r5, r4
 80147de:	1b5b      	suble	r3, r3, r5
 80147e0:	1936      	addle	r6, r6, r4
 80147e2:	0fcd      	lsrs	r5, r1, #31
 80147e4:	3801      	subs	r0, #1
 80147e6:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80147ea:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80147ee:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80147f2:	d1f0      	bne.n	80147d6 <__ieee754_sqrt+0xb6>
 80147f4:	4605      	mov	r5, r0
 80147f6:	2420      	movs	r4, #32
 80147f8:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80147fc:	4293      	cmp	r3, r2
 80147fe:	eb0c 0e00 	add.w	lr, ip, r0
 8014802:	dc02      	bgt.n	801480a <__ieee754_sqrt+0xea>
 8014804:	d113      	bne.n	801482e <__ieee754_sqrt+0x10e>
 8014806:	458e      	cmp	lr, r1
 8014808:	d811      	bhi.n	801482e <__ieee754_sqrt+0x10e>
 801480a:	f1be 0f00 	cmp.w	lr, #0
 801480e:	eb0e 000c 	add.w	r0, lr, ip
 8014812:	da3f      	bge.n	8014894 <__ieee754_sqrt+0x174>
 8014814:	2800      	cmp	r0, #0
 8014816:	db3d      	blt.n	8014894 <__ieee754_sqrt+0x174>
 8014818:	f102 0801 	add.w	r8, r2, #1
 801481c:	1a9b      	subs	r3, r3, r2
 801481e:	458e      	cmp	lr, r1
 8014820:	bf88      	it	hi
 8014822:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8014826:	eba1 010e 	sub.w	r1, r1, lr
 801482a:	4465      	add	r5, ip
 801482c:	4642      	mov	r2, r8
 801482e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8014832:	3c01      	subs	r4, #1
 8014834:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8014838:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801483c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8014840:	d1dc      	bne.n	80147fc <__ieee754_sqrt+0xdc>
 8014842:	4319      	orrs	r1, r3
 8014844:	d01b      	beq.n	801487e <__ieee754_sqrt+0x15e>
 8014846:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 80148c4 <__ieee754_sqrt+0x1a4>
 801484a:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 80148c8 <__ieee754_sqrt+0x1a8>
 801484e:	e9da 0100 	ldrd	r0, r1, [sl]
 8014852:	e9db 2300 	ldrd	r2, r3, [fp]
 8014856:	f7eb fd47 	bl	80002e8 <__aeabi_dsub>
 801485a:	e9da 8900 	ldrd	r8, r9, [sl]
 801485e:	4602      	mov	r2, r0
 8014860:	460b      	mov	r3, r1
 8014862:	4640      	mov	r0, r8
 8014864:	4649      	mov	r1, r9
 8014866:	f7ec f973 	bl	8000b50 <__aeabi_dcmple>
 801486a:	b140      	cbz	r0, 801487e <__ieee754_sqrt+0x15e>
 801486c:	f1b5 3fff 	cmp.w	r5, #4294967295
 8014870:	e9da 0100 	ldrd	r0, r1, [sl]
 8014874:	e9db 2300 	ldrd	r2, r3, [fp]
 8014878:	d10e      	bne.n	8014898 <__ieee754_sqrt+0x178>
 801487a:	3601      	adds	r6, #1
 801487c:	4625      	mov	r5, r4
 801487e:	1073      	asrs	r3, r6, #1
 8014880:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8014884:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8014888:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 801488c:	086b      	lsrs	r3, r5, #1
 801488e:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8014892:	e759      	b.n	8014748 <__ieee754_sqrt+0x28>
 8014894:	4690      	mov	r8, r2
 8014896:	e7c1      	b.n	801481c <__ieee754_sqrt+0xfc>
 8014898:	f7eb fd28 	bl	80002ec <__adddf3>
 801489c:	e9da 8900 	ldrd	r8, r9, [sl]
 80148a0:	4602      	mov	r2, r0
 80148a2:	460b      	mov	r3, r1
 80148a4:	4640      	mov	r0, r8
 80148a6:	4649      	mov	r1, r9
 80148a8:	f7ec f948 	bl	8000b3c <__aeabi_dcmplt>
 80148ac:	b120      	cbz	r0, 80148b8 <__ieee754_sqrt+0x198>
 80148ae:	1cab      	adds	r3, r5, #2
 80148b0:	bf08      	it	eq
 80148b2:	3601      	addeq	r6, #1
 80148b4:	3502      	adds	r5, #2
 80148b6:	e7e2      	b.n	801487e <__ieee754_sqrt+0x15e>
 80148b8:	1c6b      	adds	r3, r5, #1
 80148ba:	f023 0501 	bic.w	r5, r3, #1
 80148be:	e7de      	b.n	801487e <__ieee754_sqrt+0x15e>
 80148c0:	7ff00000 	.word	0x7ff00000
 80148c4:	080162b0 	.word	0x080162b0
 80148c8:	080162a8 	.word	0x080162a8
 80148cc:	00000000 	.word	0x00000000

080148d0 <__ieee754_atan2>:
 80148d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80148d4:	ec57 6b11 	vmov	r6, r7, d1
 80148d8:	4273      	negs	r3, r6
 80148da:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8014a58 <__ieee754_atan2+0x188>
 80148de:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 80148e2:	4333      	orrs	r3, r6
 80148e4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 80148e8:	4543      	cmp	r3, r8
 80148ea:	ec51 0b10 	vmov	r0, r1, d0
 80148ee:	4635      	mov	r5, r6
 80148f0:	d809      	bhi.n	8014906 <__ieee754_atan2+0x36>
 80148f2:	4244      	negs	r4, r0
 80148f4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80148f8:	4304      	orrs	r4, r0
 80148fa:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 80148fe:	4544      	cmp	r4, r8
 8014900:	468e      	mov	lr, r1
 8014902:	4681      	mov	r9, r0
 8014904:	d907      	bls.n	8014916 <__ieee754_atan2+0x46>
 8014906:	4632      	mov	r2, r6
 8014908:	463b      	mov	r3, r7
 801490a:	f7eb fcef 	bl	80002ec <__adddf3>
 801490e:	ec41 0b10 	vmov	d0, r0, r1
 8014912:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014916:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 801491a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 801491e:	4334      	orrs	r4, r6
 8014920:	d103      	bne.n	801492a <__ieee754_atan2+0x5a>
 8014922:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014926:	f000 bde7 	b.w	80154f8 <atan>
 801492a:	17bc      	asrs	r4, r7, #30
 801492c:	f004 0402 	and.w	r4, r4, #2
 8014930:	ea53 0909 	orrs.w	r9, r3, r9
 8014934:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8014938:	d107      	bne.n	801494a <__ieee754_atan2+0x7a>
 801493a:	2c02      	cmp	r4, #2
 801493c:	d05f      	beq.n	80149fe <__ieee754_atan2+0x12e>
 801493e:	2c03      	cmp	r4, #3
 8014940:	d1e5      	bne.n	801490e <__ieee754_atan2+0x3e>
 8014942:	a143      	add	r1, pc, #268	@ (adr r1, 8014a50 <__ieee754_atan2+0x180>)
 8014944:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014948:	e7e1      	b.n	801490e <__ieee754_atan2+0x3e>
 801494a:	4315      	orrs	r5, r2
 801494c:	d106      	bne.n	801495c <__ieee754_atan2+0x8c>
 801494e:	f1be 0f00 	cmp.w	lr, #0
 8014952:	db5f      	blt.n	8014a14 <__ieee754_atan2+0x144>
 8014954:	a136      	add	r1, pc, #216	@ (adr r1, 8014a30 <__ieee754_atan2+0x160>)
 8014956:	e9d1 0100 	ldrd	r0, r1, [r1]
 801495a:	e7d8      	b.n	801490e <__ieee754_atan2+0x3e>
 801495c:	4542      	cmp	r2, r8
 801495e:	d10f      	bne.n	8014980 <__ieee754_atan2+0xb0>
 8014960:	4293      	cmp	r3, r2
 8014962:	f104 34ff 	add.w	r4, r4, #4294967295
 8014966:	d107      	bne.n	8014978 <__ieee754_atan2+0xa8>
 8014968:	2c02      	cmp	r4, #2
 801496a:	d84c      	bhi.n	8014a06 <__ieee754_atan2+0x136>
 801496c:	4b36      	ldr	r3, [pc, #216]	@ (8014a48 <__ieee754_atan2+0x178>)
 801496e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014972:	e9d3 0100 	ldrd	r0, r1, [r3]
 8014976:	e7ca      	b.n	801490e <__ieee754_atan2+0x3e>
 8014978:	2c02      	cmp	r4, #2
 801497a:	d848      	bhi.n	8014a0e <__ieee754_atan2+0x13e>
 801497c:	4b33      	ldr	r3, [pc, #204]	@ (8014a4c <__ieee754_atan2+0x17c>)
 801497e:	e7f6      	b.n	801496e <__ieee754_atan2+0x9e>
 8014980:	4543      	cmp	r3, r8
 8014982:	d0e4      	beq.n	801494e <__ieee754_atan2+0x7e>
 8014984:	1a9b      	subs	r3, r3, r2
 8014986:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 801498a:	ea4f 5223 	mov.w	r2, r3, asr #20
 801498e:	da1e      	bge.n	80149ce <__ieee754_atan2+0xfe>
 8014990:	2f00      	cmp	r7, #0
 8014992:	da01      	bge.n	8014998 <__ieee754_atan2+0xc8>
 8014994:	323c      	adds	r2, #60	@ 0x3c
 8014996:	db1e      	blt.n	80149d6 <__ieee754_atan2+0x106>
 8014998:	4632      	mov	r2, r6
 801499a:	463b      	mov	r3, r7
 801499c:	f7eb ff86 	bl	80008ac <__aeabi_ddiv>
 80149a0:	ec41 0b10 	vmov	d0, r0, r1
 80149a4:	f000 ff40 	bl	8015828 <fabs>
 80149a8:	f000 fda6 	bl	80154f8 <atan>
 80149ac:	ec51 0b10 	vmov	r0, r1, d0
 80149b0:	2c01      	cmp	r4, #1
 80149b2:	d013      	beq.n	80149dc <__ieee754_atan2+0x10c>
 80149b4:	2c02      	cmp	r4, #2
 80149b6:	d015      	beq.n	80149e4 <__ieee754_atan2+0x114>
 80149b8:	2c00      	cmp	r4, #0
 80149ba:	d0a8      	beq.n	801490e <__ieee754_atan2+0x3e>
 80149bc:	a318      	add	r3, pc, #96	@ (adr r3, 8014a20 <__ieee754_atan2+0x150>)
 80149be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149c2:	f7eb fc91 	bl	80002e8 <__aeabi_dsub>
 80149c6:	a318      	add	r3, pc, #96	@ (adr r3, 8014a28 <__ieee754_atan2+0x158>)
 80149c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149cc:	e014      	b.n	80149f8 <__ieee754_atan2+0x128>
 80149ce:	a118      	add	r1, pc, #96	@ (adr r1, 8014a30 <__ieee754_atan2+0x160>)
 80149d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80149d4:	e7ec      	b.n	80149b0 <__ieee754_atan2+0xe0>
 80149d6:	2000      	movs	r0, #0
 80149d8:	2100      	movs	r1, #0
 80149da:	e7e9      	b.n	80149b0 <__ieee754_atan2+0xe0>
 80149dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80149e0:	4619      	mov	r1, r3
 80149e2:	e794      	b.n	801490e <__ieee754_atan2+0x3e>
 80149e4:	a30e      	add	r3, pc, #56	@ (adr r3, 8014a20 <__ieee754_atan2+0x150>)
 80149e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149ea:	f7eb fc7d 	bl	80002e8 <__aeabi_dsub>
 80149ee:	4602      	mov	r2, r0
 80149f0:	460b      	mov	r3, r1
 80149f2:	a10d      	add	r1, pc, #52	@ (adr r1, 8014a28 <__ieee754_atan2+0x158>)
 80149f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80149f8:	f7eb fc76 	bl	80002e8 <__aeabi_dsub>
 80149fc:	e787      	b.n	801490e <__ieee754_atan2+0x3e>
 80149fe:	a10a      	add	r1, pc, #40	@ (adr r1, 8014a28 <__ieee754_atan2+0x158>)
 8014a00:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014a04:	e783      	b.n	801490e <__ieee754_atan2+0x3e>
 8014a06:	a10c      	add	r1, pc, #48	@ (adr r1, 8014a38 <__ieee754_atan2+0x168>)
 8014a08:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014a0c:	e77f      	b.n	801490e <__ieee754_atan2+0x3e>
 8014a0e:	2000      	movs	r0, #0
 8014a10:	2100      	movs	r1, #0
 8014a12:	e77c      	b.n	801490e <__ieee754_atan2+0x3e>
 8014a14:	a10a      	add	r1, pc, #40	@ (adr r1, 8014a40 <__ieee754_atan2+0x170>)
 8014a16:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014a1a:	e778      	b.n	801490e <__ieee754_atan2+0x3e>
 8014a1c:	f3af 8000 	nop.w
 8014a20:	33145c07 	.word	0x33145c07
 8014a24:	3ca1a626 	.word	0x3ca1a626
 8014a28:	54442d18 	.word	0x54442d18
 8014a2c:	400921fb 	.word	0x400921fb
 8014a30:	54442d18 	.word	0x54442d18
 8014a34:	3ff921fb 	.word	0x3ff921fb
 8014a38:	54442d18 	.word	0x54442d18
 8014a3c:	3fe921fb 	.word	0x3fe921fb
 8014a40:	54442d18 	.word	0x54442d18
 8014a44:	bff921fb 	.word	0xbff921fb
 8014a48:	080162d0 	.word	0x080162d0
 8014a4c:	080162b8 	.word	0x080162b8
 8014a50:	54442d18 	.word	0x54442d18
 8014a54:	c00921fb 	.word	0xc00921fb
 8014a58:	7ff00000 	.word	0x7ff00000
 8014a5c:	00000000 	.word	0x00000000

08014a60 <__ieee754_pow>:
 8014a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014a64:	b091      	sub	sp, #68	@ 0x44
 8014a66:	ed8d 1b00 	vstr	d1, [sp]
 8014a6a:	e9dd 1900 	ldrd	r1, r9, [sp]
 8014a6e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8014a72:	ea5a 0001 	orrs.w	r0, sl, r1
 8014a76:	ec57 6b10 	vmov	r6, r7, d0
 8014a7a:	d113      	bne.n	8014aa4 <__ieee754_pow+0x44>
 8014a7c:	19b3      	adds	r3, r6, r6
 8014a7e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8014a82:	4152      	adcs	r2, r2
 8014a84:	4298      	cmp	r0, r3
 8014a86:	4b9a      	ldr	r3, [pc, #616]	@ (8014cf0 <__ieee754_pow+0x290>)
 8014a88:	4193      	sbcs	r3, r2
 8014a8a:	f080 84ee 	bcs.w	801546a <__ieee754_pow+0xa0a>
 8014a8e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014a92:	4630      	mov	r0, r6
 8014a94:	4639      	mov	r1, r7
 8014a96:	f7eb fc29 	bl	80002ec <__adddf3>
 8014a9a:	ec41 0b10 	vmov	d0, r0, r1
 8014a9e:	b011      	add	sp, #68	@ 0x44
 8014aa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014aa4:	4a93      	ldr	r2, [pc, #588]	@ (8014cf4 <__ieee754_pow+0x294>)
 8014aa6:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 8014aaa:	4295      	cmp	r5, r2
 8014aac:	46b8      	mov	r8, r7
 8014aae:	4633      	mov	r3, r6
 8014ab0:	d80a      	bhi.n	8014ac8 <__ieee754_pow+0x68>
 8014ab2:	d104      	bne.n	8014abe <__ieee754_pow+0x5e>
 8014ab4:	2e00      	cmp	r6, #0
 8014ab6:	d1ea      	bne.n	8014a8e <__ieee754_pow+0x2e>
 8014ab8:	45aa      	cmp	sl, r5
 8014aba:	d8e8      	bhi.n	8014a8e <__ieee754_pow+0x2e>
 8014abc:	e001      	b.n	8014ac2 <__ieee754_pow+0x62>
 8014abe:	4592      	cmp	sl, r2
 8014ac0:	d802      	bhi.n	8014ac8 <__ieee754_pow+0x68>
 8014ac2:	4592      	cmp	sl, r2
 8014ac4:	d10f      	bne.n	8014ae6 <__ieee754_pow+0x86>
 8014ac6:	b171      	cbz	r1, 8014ae6 <__ieee754_pow+0x86>
 8014ac8:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8014acc:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8014ad0:	ea58 0803 	orrs.w	r8, r8, r3
 8014ad4:	d1db      	bne.n	8014a8e <__ieee754_pow+0x2e>
 8014ad6:	e9dd 3200 	ldrd	r3, r2, [sp]
 8014ada:	18db      	adds	r3, r3, r3
 8014adc:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8014ae0:	4152      	adcs	r2, r2
 8014ae2:	4598      	cmp	r8, r3
 8014ae4:	e7cf      	b.n	8014a86 <__ieee754_pow+0x26>
 8014ae6:	f1b8 0f00 	cmp.w	r8, #0
 8014aea:	46ab      	mov	fp, r5
 8014aec:	da43      	bge.n	8014b76 <__ieee754_pow+0x116>
 8014aee:	4a82      	ldr	r2, [pc, #520]	@ (8014cf8 <__ieee754_pow+0x298>)
 8014af0:	4592      	cmp	sl, r2
 8014af2:	d856      	bhi.n	8014ba2 <__ieee754_pow+0x142>
 8014af4:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8014af8:	4592      	cmp	sl, r2
 8014afa:	f240 84c5 	bls.w	8015488 <__ieee754_pow+0xa28>
 8014afe:	ea4f 522a 	mov.w	r2, sl, asr #20
 8014b02:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8014b06:	2a14      	cmp	r2, #20
 8014b08:	dd18      	ble.n	8014b3c <__ieee754_pow+0xdc>
 8014b0a:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8014b0e:	fa21 f402 	lsr.w	r4, r1, r2
 8014b12:	fa04 f202 	lsl.w	r2, r4, r2
 8014b16:	428a      	cmp	r2, r1
 8014b18:	f040 84b6 	bne.w	8015488 <__ieee754_pow+0xa28>
 8014b1c:	f004 0401 	and.w	r4, r4, #1
 8014b20:	f1c4 0402 	rsb	r4, r4, #2
 8014b24:	2900      	cmp	r1, #0
 8014b26:	d159      	bne.n	8014bdc <__ieee754_pow+0x17c>
 8014b28:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8014b2c:	d148      	bne.n	8014bc0 <__ieee754_pow+0x160>
 8014b2e:	4632      	mov	r2, r6
 8014b30:	463b      	mov	r3, r7
 8014b32:	4630      	mov	r0, r6
 8014b34:	4639      	mov	r1, r7
 8014b36:	f7eb fd8f 	bl	8000658 <__aeabi_dmul>
 8014b3a:	e7ae      	b.n	8014a9a <__ieee754_pow+0x3a>
 8014b3c:	2900      	cmp	r1, #0
 8014b3e:	d14c      	bne.n	8014bda <__ieee754_pow+0x17a>
 8014b40:	f1c2 0214 	rsb	r2, r2, #20
 8014b44:	fa4a f402 	asr.w	r4, sl, r2
 8014b48:	fa04 f202 	lsl.w	r2, r4, r2
 8014b4c:	4552      	cmp	r2, sl
 8014b4e:	f040 8498 	bne.w	8015482 <__ieee754_pow+0xa22>
 8014b52:	f004 0401 	and.w	r4, r4, #1
 8014b56:	f1c4 0402 	rsb	r4, r4, #2
 8014b5a:	4a68      	ldr	r2, [pc, #416]	@ (8014cfc <__ieee754_pow+0x29c>)
 8014b5c:	4592      	cmp	sl, r2
 8014b5e:	d1e3      	bne.n	8014b28 <__ieee754_pow+0xc8>
 8014b60:	f1b9 0f00 	cmp.w	r9, #0
 8014b64:	f280 8489 	bge.w	801547a <__ieee754_pow+0xa1a>
 8014b68:	4964      	ldr	r1, [pc, #400]	@ (8014cfc <__ieee754_pow+0x29c>)
 8014b6a:	4632      	mov	r2, r6
 8014b6c:	463b      	mov	r3, r7
 8014b6e:	2000      	movs	r0, #0
 8014b70:	f7eb fe9c 	bl	80008ac <__aeabi_ddiv>
 8014b74:	e791      	b.n	8014a9a <__ieee754_pow+0x3a>
 8014b76:	2400      	movs	r4, #0
 8014b78:	bb81      	cbnz	r1, 8014bdc <__ieee754_pow+0x17c>
 8014b7a:	4a5e      	ldr	r2, [pc, #376]	@ (8014cf4 <__ieee754_pow+0x294>)
 8014b7c:	4592      	cmp	sl, r2
 8014b7e:	d1ec      	bne.n	8014b5a <__ieee754_pow+0xfa>
 8014b80:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 8014b84:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8014b88:	431a      	orrs	r2, r3
 8014b8a:	f000 846e 	beq.w	801546a <__ieee754_pow+0xa0a>
 8014b8e:	4b5c      	ldr	r3, [pc, #368]	@ (8014d00 <__ieee754_pow+0x2a0>)
 8014b90:	429d      	cmp	r5, r3
 8014b92:	d908      	bls.n	8014ba6 <__ieee754_pow+0x146>
 8014b94:	f1b9 0f00 	cmp.w	r9, #0
 8014b98:	f280 846b 	bge.w	8015472 <__ieee754_pow+0xa12>
 8014b9c:	2000      	movs	r0, #0
 8014b9e:	2100      	movs	r1, #0
 8014ba0:	e77b      	b.n	8014a9a <__ieee754_pow+0x3a>
 8014ba2:	2402      	movs	r4, #2
 8014ba4:	e7e8      	b.n	8014b78 <__ieee754_pow+0x118>
 8014ba6:	f1b9 0f00 	cmp.w	r9, #0
 8014baa:	f04f 0000 	mov.w	r0, #0
 8014bae:	f04f 0100 	mov.w	r1, #0
 8014bb2:	f6bf af72 	bge.w	8014a9a <__ieee754_pow+0x3a>
 8014bb6:	e9dd 0300 	ldrd	r0, r3, [sp]
 8014bba:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8014bbe:	e76c      	b.n	8014a9a <__ieee754_pow+0x3a>
 8014bc0:	4a50      	ldr	r2, [pc, #320]	@ (8014d04 <__ieee754_pow+0x2a4>)
 8014bc2:	4591      	cmp	r9, r2
 8014bc4:	d10a      	bne.n	8014bdc <__ieee754_pow+0x17c>
 8014bc6:	f1b8 0f00 	cmp.w	r8, #0
 8014bca:	db07      	blt.n	8014bdc <__ieee754_pow+0x17c>
 8014bcc:	ec47 6b10 	vmov	d0, r6, r7
 8014bd0:	b011      	add	sp, #68	@ 0x44
 8014bd2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014bd6:	f7ff bda3 	b.w	8014720 <__ieee754_sqrt>
 8014bda:	2400      	movs	r4, #0
 8014bdc:	ec47 6b10 	vmov	d0, r6, r7
 8014be0:	9302      	str	r3, [sp, #8]
 8014be2:	f000 fe21 	bl	8015828 <fabs>
 8014be6:	9b02      	ldr	r3, [sp, #8]
 8014be8:	ec51 0b10 	vmov	r0, r1, d0
 8014bec:	bb43      	cbnz	r3, 8014c40 <__ieee754_pow+0x1e0>
 8014bee:	4b43      	ldr	r3, [pc, #268]	@ (8014cfc <__ieee754_pow+0x29c>)
 8014bf0:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 8014bf4:	429a      	cmp	r2, r3
 8014bf6:	d000      	beq.n	8014bfa <__ieee754_pow+0x19a>
 8014bf8:	bb15      	cbnz	r5, 8014c40 <__ieee754_pow+0x1e0>
 8014bfa:	f1b9 0f00 	cmp.w	r9, #0
 8014bfe:	da05      	bge.n	8014c0c <__ieee754_pow+0x1ac>
 8014c00:	4602      	mov	r2, r0
 8014c02:	460b      	mov	r3, r1
 8014c04:	2000      	movs	r0, #0
 8014c06:	493d      	ldr	r1, [pc, #244]	@ (8014cfc <__ieee754_pow+0x29c>)
 8014c08:	f7eb fe50 	bl	80008ac <__aeabi_ddiv>
 8014c0c:	f1b8 0f00 	cmp.w	r8, #0
 8014c10:	f6bf af43 	bge.w	8014a9a <__ieee754_pow+0x3a>
 8014c14:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8014c18:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8014c1c:	4325      	orrs	r5, r4
 8014c1e:	d108      	bne.n	8014c32 <__ieee754_pow+0x1d2>
 8014c20:	4602      	mov	r2, r0
 8014c22:	460b      	mov	r3, r1
 8014c24:	4610      	mov	r0, r2
 8014c26:	4619      	mov	r1, r3
 8014c28:	f7eb fb5e 	bl	80002e8 <__aeabi_dsub>
 8014c2c:	4602      	mov	r2, r0
 8014c2e:	460b      	mov	r3, r1
 8014c30:	e79e      	b.n	8014b70 <__ieee754_pow+0x110>
 8014c32:	2c01      	cmp	r4, #1
 8014c34:	f47f af31 	bne.w	8014a9a <__ieee754_pow+0x3a>
 8014c38:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014c3c:	4619      	mov	r1, r3
 8014c3e:	e72c      	b.n	8014a9a <__ieee754_pow+0x3a>
 8014c40:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8014c44:	3b01      	subs	r3, #1
 8014c46:	ea53 0204 	orrs.w	r2, r3, r4
 8014c4a:	d102      	bne.n	8014c52 <__ieee754_pow+0x1f2>
 8014c4c:	4632      	mov	r2, r6
 8014c4e:	463b      	mov	r3, r7
 8014c50:	e7e8      	b.n	8014c24 <__ieee754_pow+0x1c4>
 8014c52:	3c01      	subs	r4, #1
 8014c54:	431c      	orrs	r4, r3
 8014c56:	d016      	beq.n	8014c86 <__ieee754_pow+0x226>
 8014c58:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8014ce0 <__ieee754_pow+0x280>
 8014c5c:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8014c60:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014c64:	f240 8110 	bls.w	8014e88 <__ieee754_pow+0x428>
 8014c68:	4b27      	ldr	r3, [pc, #156]	@ (8014d08 <__ieee754_pow+0x2a8>)
 8014c6a:	459a      	cmp	sl, r3
 8014c6c:	4b24      	ldr	r3, [pc, #144]	@ (8014d00 <__ieee754_pow+0x2a0>)
 8014c6e:	d916      	bls.n	8014c9e <__ieee754_pow+0x23e>
 8014c70:	429d      	cmp	r5, r3
 8014c72:	d80b      	bhi.n	8014c8c <__ieee754_pow+0x22c>
 8014c74:	f1b9 0f00 	cmp.w	r9, #0
 8014c78:	da0b      	bge.n	8014c92 <__ieee754_pow+0x232>
 8014c7a:	2000      	movs	r0, #0
 8014c7c:	b011      	add	sp, #68	@ 0x44
 8014c7e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c82:	f000 be89 	b.w	8015998 <__math_oflow>
 8014c86:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 8014ce8 <__ieee754_pow+0x288>
 8014c8a:	e7e7      	b.n	8014c5c <__ieee754_pow+0x1fc>
 8014c8c:	f1b9 0f00 	cmp.w	r9, #0
 8014c90:	dcf3      	bgt.n	8014c7a <__ieee754_pow+0x21a>
 8014c92:	2000      	movs	r0, #0
 8014c94:	b011      	add	sp, #68	@ 0x44
 8014c96:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c9a:	f000 be75 	b.w	8015988 <__math_uflow>
 8014c9e:	429d      	cmp	r5, r3
 8014ca0:	d20c      	bcs.n	8014cbc <__ieee754_pow+0x25c>
 8014ca2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014ca6:	2200      	movs	r2, #0
 8014ca8:	2300      	movs	r3, #0
 8014caa:	f7eb ff47 	bl	8000b3c <__aeabi_dcmplt>
 8014cae:	3800      	subs	r0, #0
 8014cb0:	bf18      	it	ne
 8014cb2:	2001      	movne	r0, #1
 8014cb4:	f1b9 0f00 	cmp.w	r9, #0
 8014cb8:	daec      	bge.n	8014c94 <__ieee754_pow+0x234>
 8014cba:	e7df      	b.n	8014c7c <__ieee754_pow+0x21c>
 8014cbc:	4b0f      	ldr	r3, [pc, #60]	@ (8014cfc <__ieee754_pow+0x29c>)
 8014cbe:	429d      	cmp	r5, r3
 8014cc0:	f04f 0200 	mov.w	r2, #0
 8014cc4:	d922      	bls.n	8014d0c <__ieee754_pow+0x2ac>
 8014cc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014cca:	2300      	movs	r3, #0
 8014ccc:	f7eb ff36 	bl	8000b3c <__aeabi_dcmplt>
 8014cd0:	3800      	subs	r0, #0
 8014cd2:	bf18      	it	ne
 8014cd4:	2001      	movne	r0, #1
 8014cd6:	f1b9 0f00 	cmp.w	r9, #0
 8014cda:	dccf      	bgt.n	8014c7c <__ieee754_pow+0x21c>
 8014cdc:	e7da      	b.n	8014c94 <__ieee754_pow+0x234>
 8014cde:	bf00      	nop
 8014ce0:	00000000 	.word	0x00000000
 8014ce4:	3ff00000 	.word	0x3ff00000
 8014ce8:	00000000 	.word	0x00000000
 8014cec:	bff00000 	.word	0xbff00000
 8014cf0:	fff00000 	.word	0xfff00000
 8014cf4:	7ff00000 	.word	0x7ff00000
 8014cf8:	433fffff 	.word	0x433fffff
 8014cfc:	3ff00000 	.word	0x3ff00000
 8014d00:	3fefffff 	.word	0x3fefffff
 8014d04:	3fe00000 	.word	0x3fe00000
 8014d08:	43f00000 	.word	0x43f00000
 8014d0c:	4b5a      	ldr	r3, [pc, #360]	@ (8014e78 <__ieee754_pow+0x418>)
 8014d0e:	f7eb faeb 	bl	80002e8 <__aeabi_dsub>
 8014d12:	a351      	add	r3, pc, #324	@ (adr r3, 8014e58 <__ieee754_pow+0x3f8>)
 8014d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d18:	4604      	mov	r4, r0
 8014d1a:	460d      	mov	r5, r1
 8014d1c:	f7eb fc9c 	bl	8000658 <__aeabi_dmul>
 8014d20:	a34f      	add	r3, pc, #316	@ (adr r3, 8014e60 <__ieee754_pow+0x400>)
 8014d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d26:	4606      	mov	r6, r0
 8014d28:	460f      	mov	r7, r1
 8014d2a:	4620      	mov	r0, r4
 8014d2c:	4629      	mov	r1, r5
 8014d2e:	f7eb fc93 	bl	8000658 <__aeabi_dmul>
 8014d32:	4b52      	ldr	r3, [pc, #328]	@ (8014e7c <__ieee754_pow+0x41c>)
 8014d34:	4682      	mov	sl, r0
 8014d36:	468b      	mov	fp, r1
 8014d38:	2200      	movs	r2, #0
 8014d3a:	4620      	mov	r0, r4
 8014d3c:	4629      	mov	r1, r5
 8014d3e:	f7eb fc8b 	bl	8000658 <__aeabi_dmul>
 8014d42:	4602      	mov	r2, r0
 8014d44:	460b      	mov	r3, r1
 8014d46:	a148      	add	r1, pc, #288	@ (adr r1, 8014e68 <__ieee754_pow+0x408>)
 8014d48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014d4c:	f7eb facc 	bl	80002e8 <__aeabi_dsub>
 8014d50:	4622      	mov	r2, r4
 8014d52:	462b      	mov	r3, r5
 8014d54:	f7eb fc80 	bl	8000658 <__aeabi_dmul>
 8014d58:	4602      	mov	r2, r0
 8014d5a:	460b      	mov	r3, r1
 8014d5c:	2000      	movs	r0, #0
 8014d5e:	4948      	ldr	r1, [pc, #288]	@ (8014e80 <__ieee754_pow+0x420>)
 8014d60:	f7eb fac2 	bl	80002e8 <__aeabi_dsub>
 8014d64:	4622      	mov	r2, r4
 8014d66:	4680      	mov	r8, r0
 8014d68:	4689      	mov	r9, r1
 8014d6a:	462b      	mov	r3, r5
 8014d6c:	4620      	mov	r0, r4
 8014d6e:	4629      	mov	r1, r5
 8014d70:	f7eb fc72 	bl	8000658 <__aeabi_dmul>
 8014d74:	4602      	mov	r2, r0
 8014d76:	460b      	mov	r3, r1
 8014d78:	4640      	mov	r0, r8
 8014d7a:	4649      	mov	r1, r9
 8014d7c:	f7eb fc6c 	bl	8000658 <__aeabi_dmul>
 8014d80:	a33b      	add	r3, pc, #236	@ (adr r3, 8014e70 <__ieee754_pow+0x410>)
 8014d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d86:	f7eb fc67 	bl	8000658 <__aeabi_dmul>
 8014d8a:	4602      	mov	r2, r0
 8014d8c:	460b      	mov	r3, r1
 8014d8e:	4650      	mov	r0, sl
 8014d90:	4659      	mov	r1, fp
 8014d92:	f7eb faa9 	bl	80002e8 <__aeabi_dsub>
 8014d96:	4602      	mov	r2, r0
 8014d98:	460b      	mov	r3, r1
 8014d9a:	4680      	mov	r8, r0
 8014d9c:	4689      	mov	r9, r1
 8014d9e:	4630      	mov	r0, r6
 8014da0:	4639      	mov	r1, r7
 8014da2:	f7eb faa3 	bl	80002ec <__adddf3>
 8014da6:	2400      	movs	r4, #0
 8014da8:	4632      	mov	r2, r6
 8014daa:	463b      	mov	r3, r7
 8014dac:	4620      	mov	r0, r4
 8014dae:	460d      	mov	r5, r1
 8014db0:	f7eb fa9a 	bl	80002e8 <__aeabi_dsub>
 8014db4:	4602      	mov	r2, r0
 8014db6:	460b      	mov	r3, r1
 8014db8:	4640      	mov	r0, r8
 8014dba:	4649      	mov	r1, r9
 8014dbc:	f7eb fa94 	bl	80002e8 <__aeabi_dsub>
 8014dc0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014dc4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014dc8:	2300      	movs	r3, #0
 8014dca:	9304      	str	r3, [sp, #16]
 8014dcc:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8014dd0:	4606      	mov	r6, r0
 8014dd2:	460f      	mov	r7, r1
 8014dd4:	465b      	mov	r3, fp
 8014dd6:	4652      	mov	r2, sl
 8014dd8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014ddc:	f7eb fa84 	bl	80002e8 <__aeabi_dsub>
 8014de0:	4622      	mov	r2, r4
 8014de2:	462b      	mov	r3, r5
 8014de4:	f7eb fc38 	bl	8000658 <__aeabi_dmul>
 8014de8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014dec:	4680      	mov	r8, r0
 8014dee:	4689      	mov	r9, r1
 8014df0:	4630      	mov	r0, r6
 8014df2:	4639      	mov	r1, r7
 8014df4:	f7eb fc30 	bl	8000658 <__aeabi_dmul>
 8014df8:	4602      	mov	r2, r0
 8014dfa:	460b      	mov	r3, r1
 8014dfc:	4640      	mov	r0, r8
 8014dfe:	4649      	mov	r1, r9
 8014e00:	f7eb fa74 	bl	80002ec <__adddf3>
 8014e04:	465b      	mov	r3, fp
 8014e06:	4606      	mov	r6, r0
 8014e08:	460f      	mov	r7, r1
 8014e0a:	4652      	mov	r2, sl
 8014e0c:	4620      	mov	r0, r4
 8014e0e:	4629      	mov	r1, r5
 8014e10:	f7eb fc22 	bl	8000658 <__aeabi_dmul>
 8014e14:	460b      	mov	r3, r1
 8014e16:	4602      	mov	r2, r0
 8014e18:	4680      	mov	r8, r0
 8014e1a:	4689      	mov	r9, r1
 8014e1c:	4630      	mov	r0, r6
 8014e1e:	4639      	mov	r1, r7
 8014e20:	f7eb fa64 	bl	80002ec <__adddf3>
 8014e24:	4b17      	ldr	r3, [pc, #92]	@ (8014e84 <__ieee754_pow+0x424>)
 8014e26:	4299      	cmp	r1, r3
 8014e28:	4604      	mov	r4, r0
 8014e2a:	460d      	mov	r5, r1
 8014e2c:	468b      	mov	fp, r1
 8014e2e:	f340 820b 	ble.w	8015248 <__ieee754_pow+0x7e8>
 8014e32:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8014e36:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8014e3a:	4303      	orrs	r3, r0
 8014e3c:	f000 81ea 	beq.w	8015214 <__ieee754_pow+0x7b4>
 8014e40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014e44:	2200      	movs	r2, #0
 8014e46:	2300      	movs	r3, #0
 8014e48:	f7eb fe78 	bl	8000b3c <__aeabi_dcmplt>
 8014e4c:	3800      	subs	r0, #0
 8014e4e:	bf18      	it	ne
 8014e50:	2001      	movne	r0, #1
 8014e52:	e713      	b.n	8014c7c <__ieee754_pow+0x21c>
 8014e54:	f3af 8000 	nop.w
 8014e58:	60000000 	.word	0x60000000
 8014e5c:	3ff71547 	.word	0x3ff71547
 8014e60:	f85ddf44 	.word	0xf85ddf44
 8014e64:	3e54ae0b 	.word	0x3e54ae0b
 8014e68:	55555555 	.word	0x55555555
 8014e6c:	3fd55555 	.word	0x3fd55555
 8014e70:	652b82fe 	.word	0x652b82fe
 8014e74:	3ff71547 	.word	0x3ff71547
 8014e78:	3ff00000 	.word	0x3ff00000
 8014e7c:	3fd00000 	.word	0x3fd00000
 8014e80:	3fe00000 	.word	0x3fe00000
 8014e84:	408fffff 	.word	0x408fffff
 8014e88:	4bd5      	ldr	r3, [pc, #852]	@ (80151e0 <__ieee754_pow+0x780>)
 8014e8a:	ea08 0303 	and.w	r3, r8, r3
 8014e8e:	2200      	movs	r2, #0
 8014e90:	b92b      	cbnz	r3, 8014e9e <__ieee754_pow+0x43e>
 8014e92:	4bd4      	ldr	r3, [pc, #848]	@ (80151e4 <__ieee754_pow+0x784>)
 8014e94:	f7eb fbe0 	bl	8000658 <__aeabi_dmul>
 8014e98:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8014e9c:	468b      	mov	fp, r1
 8014e9e:	ea4f 532b 	mov.w	r3, fp, asr #20
 8014ea2:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8014ea6:	4413      	add	r3, r2
 8014ea8:	930a      	str	r3, [sp, #40]	@ 0x28
 8014eaa:	4bcf      	ldr	r3, [pc, #828]	@ (80151e8 <__ieee754_pow+0x788>)
 8014eac:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8014eb0:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8014eb4:	459b      	cmp	fp, r3
 8014eb6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8014eba:	dd08      	ble.n	8014ece <__ieee754_pow+0x46e>
 8014ebc:	4bcb      	ldr	r3, [pc, #812]	@ (80151ec <__ieee754_pow+0x78c>)
 8014ebe:	459b      	cmp	fp, r3
 8014ec0:	f340 81a5 	ble.w	801520e <__ieee754_pow+0x7ae>
 8014ec4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014ec6:	3301      	adds	r3, #1
 8014ec8:	930a      	str	r3, [sp, #40]	@ 0x28
 8014eca:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8014ece:	f04f 0a00 	mov.w	sl, #0
 8014ed2:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8014ed6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014ed8:	4bc5      	ldr	r3, [pc, #788]	@ (80151f0 <__ieee754_pow+0x790>)
 8014eda:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8014ede:	ed93 7b00 	vldr	d7, [r3]
 8014ee2:	4629      	mov	r1, r5
 8014ee4:	ec53 2b17 	vmov	r2, r3, d7
 8014ee8:	ed8d 7b06 	vstr	d7, [sp, #24]
 8014eec:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8014ef0:	f7eb f9fa 	bl	80002e8 <__aeabi_dsub>
 8014ef4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014ef8:	4606      	mov	r6, r0
 8014efa:	460f      	mov	r7, r1
 8014efc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014f00:	f7eb f9f4 	bl	80002ec <__adddf3>
 8014f04:	4602      	mov	r2, r0
 8014f06:	460b      	mov	r3, r1
 8014f08:	2000      	movs	r0, #0
 8014f0a:	49ba      	ldr	r1, [pc, #744]	@ (80151f4 <__ieee754_pow+0x794>)
 8014f0c:	f7eb fcce 	bl	80008ac <__aeabi_ddiv>
 8014f10:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8014f14:	4602      	mov	r2, r0
 8014f16:	460b      	mov	r3, r1
 8014f18:	4630      	mov	r0, r6
 8014f1a:	4639      	mov	r1, r7
 8014f1c:	f7eb fb9c 	bl	8000658 <__aeabi_dmul>
 8014f20:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014f24:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8014f28:	106d      	asrs	r5, r5, #1
 8014f2a:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8014f2e:	f04f 0b00 	mov.w	fp, #0
 8014f32:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8014f36:	4661      	mov	r1, ip
 8014f38:	2200      	movs	r2, #0
 8014f3a:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8014f3e:	4658      	mov	r0, fp
 8014f40:	46e1      	mov	r9, ip
 8014f42:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8014f46:	4614      	mov	r4, r2
 8014f48:	461d      	mov	r5, r3
 8014f4a:	f7eb fb85 	bl	8000658 <__aeabi_dmul>
 8014f4e:	4602      	mov	r2, r0
 8014f50:	460b      	mov	r3, r1
 8014f52:	4630      	mov	r0, r6
 8014f54:	4639      	mov	r1, r7
 8014f56:	f7eb f9c7 	bl	80002e8 <__aeabi_dsub>
 8014f5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014f5e:	4606      	mov	r6, r0
 8014f60:	460f      	mov	r7, r1
 8014f62:	4620      	mov	r0, r4
 8014f64:	4629      	mov	r1, r5
 8014f66:	f7eb f9bf 	bl	80002e8 <__aeabi_dsub>
 8014f6a:	4602      	mov	r2, r0
 8014f6c:	460b      	mov	r3, r1
 8014f6e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014f72:	f7eb f9b9 	bl	80002e8 <__aeabi_dsub>
 8014f76:	465a      	mov	r2, fp
 8014f78:	464b      	mov	r3, r9
 8014f7a:	f7eb fb6d 	bl	8000658 <__aeabi_dmul>
 8014f7e:	4602      	mov	r2, r0
 8014f80:	460b      	mov	r3, r1
 8014f82:	4630      	mov	r0, r6
 8014f84:	4639      	mov	r1, r7
 8014f86:	f7eb f9af 	bl	80002e8 <__aeabi_dsub>
 8014f8a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8014f8e:	f7eb fb63 	bl	8000658 <__aeabi_dmul>
 8014f92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014f96:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8014f9a:	4610      	mov	r0, r2
 8014f9c:	4619      	mov	r1, r3
 8014f9e:	f7eb fb5b 	bl	8000658 <__aeabi_dmul>
 8014fa2:	a37d      	add	r3, pc, #500	@ (adr r3, 8015198 <__ieee754_pow+0x738>)
 8014fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fa8:	4604      	mov	r4, r0
 8014faa:	460d      	mov	r5, r1
 8014fac:	f7eb fb54 	bl	8000658 <__aeabi_dmul>
 8014fb0:	a37b      	add	r3, pc, #492	@ (adr r3, 80151a0 <__ieee754_pow+0x740>)
 8014fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fb6:	f7eb f999 	bl	80002ec <__adddf3>
 8014fba:	4622      	mov	r2, r4
 8014fbc:	462b      	mov	r3, r5
 8014fbe:	f7eb fb4b 	bl	8000658 <__aeabi_dmul>
 8014fc2:	a379      	add	r3, pc, #484	@ (adr r3, 80151a8 <__ieee754_pow+0x748>)
 8014fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fc8:	f7eb f990 	bl	80002ec <__adddf3>
 8014fcc:	4622      	mov	r2, r4
 8014fce:	462b      	mov	r3, r5
 8014fd0:	f7eb fb42 	bl	8000658 <__aeabi_dmul>
 8014fd4:	a376      	add	r3, pc, #472	@ (adr r3, 80151b0 <__ieee754_pow+0x750>)
 8014fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fda:	f7eb f987 	bl	80002ec <__adddf3>
 8014fde:	4622      	mov	r2, r4
 8014fe0:	462b      	mov	r3, r5
 8014fe2:	f7eb fb39 	bl	8000658 <__aeabi_dmul>
 8014fe6:	a374      	add	r3, pc, #464	@ (adr r3, 80151b8 <__ieee754_pow+0x758>)
 8014fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fec:	f7eb f97e 	bl	80002ec <__adddf3>
 8014ff0:	4622      	mov	r2, r4
 8014ff2:	462b      	mov	r3, r5
 8014ff4:	f7eb fb30 	bl	8000658 <__aeabi_dmul>
 8014ff8:	a371      	add	r3, pc, #452	@ (adr r3, 80151c0 <__ieee754_pow+0x760>)
 8014ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ffe:	f7eb f975 	bl	80002ec <__adddf3>
 8015002:	4622      	mov	r2, r4
 8015004:	4606      	mov	r6, r0
 8015006:	460f      	mov	r7, r1
 8015008:	462b      	mov	r3, r5
 801500a:	4620      	mov	r0, r4
 801500c:	4629      	mov	r1, r5
 801500e:	f7eb fb23 	bl	8000658 <__aeabi_dmul>
 8015012:	4602      	mov	r2, r0
 8015014:	460b      	mov	r3, r1
 8015016:	4630      	mov	r0, r6
 8015018:	4639      	mov	r1, r7
 801501a:	f7eb fb1d 	bl	8000658 <__aeabi_dmul>
 801501e:	465a      	mov	r2, fp
 8015020:	4604      	mov	r4, r0
 8015022:	460d      	mov	r5, r1
 8015024:	464b      	mov	r3, r9
 8015026:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801502a:	f7eb f95f 	bl	80002ec <__adddf3>
 801502e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8015032:	f7eb fb11 	bl	8000658 <__aeabi_dmul>
 8015036:	4622      	mov	r2, r4
 8015038:	462b      	mov	r3, r5
 801503a:	f7eb f957 	bl	80002ec <__adddf3>
 801503e:	465a      	mov	r2, fp
 8015040:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8015044:	464b      	mov	r3, r9
 8015046:	4658      	mov	r0, fp
 8015048:	4649      	mov	r1, r9
 801504a:	f7eb fb05 	bl	8000658 <__aeabi_dmul>
 801504e:	4b6a      	ldr	r3, [pc, #424]	@ (80151f8 <__ieee754_pow+0x798>)
 8015050:	2200      	movs	r2, #0
 8015052:	4606      	mov	r6, r0
 8015054:	460f      	mov	r7, r1
 8015056:	f7eb f949 	bl	80002ec <__adddf3>
 801505a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801505e:	f7eb f945 	bl	80002ec <__adddf3>
 8015062:	46d8      	mov	r8, fp
 8015064:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8015068:	460d      	mov	r5, r1
 801506a:	465a      	mov	r2, fp
 801506c:	460b      	mov	r3, r1
 801506e:	4640      	mov	r0, r8
 8015070:	4649      	mov	r1, r9
 8015072:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8015076:	f7eb faef 	bl	8000658 <__aeabi_dmul>
 801507a:	465c      	mov	r4, fp
 801507c:	4680      	mov	r8, r0
 801507e:	4689      	mov	r9, r1
 8015080:	4b5d      	ldr	r3, [pc, #372]	@ (80151f8 <__ieee754_pow+0x798>)
 8015082:	2200      	movs	r2, #0
 8015084:	4620      	mov	r0, r4
 8015086:	4629      	mov	r1, r5
 8015088:	f7eb f92e 	bl	80002e8 <__aeabi_dsub>
 801508c:	4632      	mov	r2, r6
 801508e:	463b      	mov	r3, r7
 8015090:	f7eb f92a 	bl	80002e8 <__aeabi_dsub>
 8015094:	4602      	mov	r2, r0
 8015096:	460b      	mov	r3, r1
 8015098:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801509c:	f7eb f924 	bl	80002e8 <__aeabi_dsub>
 80150a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80150a4:	f7eb fad8 	bl	8000658 <__aeabi_dmul>
 80150a8:	4622      	mov	r2, r4
 80150aa:	4606      	mov	r6, r0
 80150ac:	460f      	mov	r7, r1
 80150ae:	462b      	mov	r3, r5
 80150b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80150b4:	f7eb fad0 	bl	8000658 <__aeabi_dmul>
 80150b8:	4602      	mov	r2, r0
 80150ba:	460b      	mov	r3, r1
 80150bc:	4630      	mov	r0, r6
 80150be:	4639      	mov	r1, r7
 80150c0:	f7eb f914 	bl	80002ec <__adddf3>
 80150c4:	4606      	mov	r6, r0
 80150c6:	460f      	mov	r7, r1
 80150c8:	4602      	mov	r2, r0
 80150ca:	460b      	mov	r3, r1
 80150cc:	4640      	mov	r0, r8
 80150ce:	4649      	mov	r1, r9
 80150d0:	f7eb f90c 	bl	80002ec <__adddf3>
 80150d4:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 80150d8:	a33b      	add	r3, pc, #236	@ (adr r3, 80151c8 <__ieee754_pow+0x768>)
 80150da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150de:	4658      	mov	r0, fp
 80150e0:	e9cd bc08 	strd	fp, ip, [sp, #32]
 80150e4:	460d      	mov	r5, r1
 80150e6:	f7eb fab7 	bl	8000658 <__aeabi_dmul>
 80150ea:	465c      	mov	r4, fp
 80150ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80150f0:	4642      	mov	r2, r8
 80150f2:	464b      	mov	r3, r9
 80150f4:	4620      	mov	r0, r4
 80150f6:	4629      	mov	r1, r5
 80150f8:	f7eb f8f6 	bl	80002e8 <__aeabi_dsub>
 80150fc:	4602      	mov	r2, r0
 80150fe:	460b      	mov	r3, r1
 8015100:	4630      	mov	r0, r6
 8015102:	4639      	mov	r1, r7
 8015104:	f7eb f8f0 	bl	80002e8 <__aeabi_dsub>
 8015108:	a331      	add	r3, pc, #196	@ (adr r3, 80151d0 <__ieee754_pow+0x770>)
 801510a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801510e:	f7eb faa3 	bl	8000658 <__aeabi_dmul>
 8015112:	a331      	add	r3, pc, #196	@ (adr r3, 80151d8 <__ieee754_pow+0x778>)
 8015114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015118:	4606      	mov	r6, r0
 801511a:	460f      	mov	r7, r1
 801511c:	4620      	mov	r0, r4
 801511e:	4629      	mov	r1, r5
 8015120:	f7eb fa9a 	bl	8000658 <__aeabi_dmul>
 8015124:	4602      	mov	r2, r0
 8015126:	460b      	mov	r3, r1
 8015128:	4630      	mov	r0, r6
 801512a:	4639      	mov	r1, r7
 801512c:	f7eb f8de 	bl	80002ec <__adddf3>
 8015130:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8015132:	4b32      	ldr	r3, [pc, #200]	@ (80151fc <__ieee754_pow+0x79c>)
 8015134:	4413      	add	r3, r2
 8015136:	e9d3 2300 	ldrd	r2, r3, [r3]
 801513a:	f7eb f8d7 	bl	80002ec <__adddf3>
 801513e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8015142:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8015144:	f7eb fa1e 	bl	8000584 <__aeabi_i2d>
 8015148:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801514a:	4b2d      	ldr	r3, [pc, #180]	@ (8015200 <__ieee754_pow+0x7a0>)
 801514c:	4413      	add	r3, r2
 801514e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8015152:	4606      	mov	r6, r0
 8015154:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8015158:	460f      	mov	r7, r1
 801515a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801515e:	f7eb f8c5 	bl	80002ec <__adddf3>
 8015162:	4642      	mov	r2, r8
 8015164:	464b      	mov	r3, r9
 8015166:	f7eb f8c1 	bl	80002ec <__adddf3>
 801516a:	4632      	mov	r2, r6
 801516c:	463b      	mov	r3, r7
 801516e:	f7eb f8bd 	bl	80002ec <__adddf3>
 8015172:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8015176:	4632      	mov	r2, r6
 8015178:	463b      	mov	r3, r7
 801517a:	4658      	mov	r0, fp
 801517c:	460d      	mov	r5, r1
 801517e:	f7eb f8b3 	bl	80002e8 <__aeabi_dsub>
 8015182:	4642      	mov	r2, r8
 8015184:	464b      	mov	r3, r9
 8015186:	f7eb f8af 	bl	80002e8 <__aeabi_dsub>
 801518a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801518e:	f7eb f8ab 	bl	80002e8 <__aeabi_dsub>
 8015192:	465c      	mov	r4, fp
 8015194:	e036      	b.n	8015204 <__ieee754_pow+0x7a4>
 8015196:	bf00      	nop
 8015198:	4a454eef 	.word	0x4a454eef
 801519c:	3fca7e28 	.word	0x3fca7e28
 80151a0:	93c9db65 	.word	0x93c9db65
 80151a4:	3fcd864a 	.word	0x3fcd864a
 80151a8:	a91d4101 	.word	0xa91d4101
 80151ac:	3fd17460 	.word	0x3fd17460
 80151b0:	518f264d 	.word	0x518f264d
 80151b4:	3fd55555 	.word	0x3fd55555
 80151b8:	db6fabff 	.word	0xdb6fabff
 80151bc:	3fdb6db6 	.word	0x3fdb6db6
 80151c0:	33333303 	.word	0x33333303
 80151c4:	3fe33333 	.word	0x3fe33333
 80151c8:	e0000000 	.word	0xe0000000
 80151cc:	3feec709 	.word	0x3feec709
 80151d0:	dc3a03fd 	.word	0xdc3a03fd
 80151d4:	3feec709 	.word	0x3feec709
 80151d8:	145b01f5 	.word	0x145b01f5
 80151dc:	be3e2fe0 	.word	0xbe3e2fe0
 80151e0:	7ff00000 	.word	0x7ff00000
 80151e4:	43400000 	.word	0x43400000
 80151e8:	0003988e 	.word	0x0003988e
 80151ec:	000bb679 	.word	0x000bb679
 80151f0:	08016308 	.word	0x08016308
 80151f4:	3ff00000 	.word	0x3ff00000
 80151f8:	40080000 	.word	0x40080000
 80151fc:	080162e8 	.word	0x080162e8
 8015200:	080162f8 	.word	0x080162f8
 8015204:	4602      	mov	r2, r0
 8015206:	460b      	mov	r3, r1
 8015208:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801520c:	e5d6      	b.n	8014dbc <__ieee754_pow+0x35c>
 801520e:	f04f 0a01 	mov.w	sl, #1
 8015212:	e65e      	b.n	8014ed2 <__ieee754_pow+0x472>
 8015214:	a3b5      	add	r3, pc, #724	@ (adr r3, 80154ec <__ieee754_pow+0xa8c>)
 8015216:	e9d3 2300 	ldrd	r2, r3, [r3]
 801521a:	4630      	mov	r0, r6
 801521c:	4639      	mov	r1, r7
 801521e:	f7eb f865 	bl	80002ec <__adddf3>
 8015222:	4642      	mov	r2, r8
 8015224:	e9cd 0100 	strd	r0, r1, [sp]
 8015228:	464b      	mov	r3, r9
 801522a:	4620      	mov	r0, r4
 801522c:	4629      	mov	r1, r5
 801522e:	f7eb f85b 	bl	80002e8 <__aeabi_dsub>
 8015232:	4602      	mov	r2, r0
 8015234:	460b      	mov	r3, r1
 8015236:	e9dd 0100 	ldrd	r0, r1, [sp]
 801523a:	f7eb fc9d 	bl	8000b78 <__aeabi_dcmpgt>
 801523e:	2800      	cmp	r0, #0
 8015240:	f47f adfe 	bne.w	8014e40 <__ieee754_pow+0x3e0>
 8015244:	4ba2      	ldr	r3, [pc, #648]	@ (80154d0 <__ieee754_pow+0xa70>)
 8015246:	e022      	b.n	801528e <__ieee754_pow+0x82e>
 8015248:	4ca2      	ldr	r4, [pc, #648]	@ (80154d4 <__ieee754_pow+0xa74>)
 801524a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801524e:	42a3      	cmp	r3, r4
 8015250:	d919      	bls.n	8015286 <__ieee754_pow+0x826>
 8015252:	4ba1      	ldr	r3, [pc, #644]	@ (80154d8 <__ieee754_pow+0xa78>)
 8015254:	440b      	add	r3, r1
 8015256:	4303      	orrs	r3, r0
 8015258:	d009      	beq.n	801526e <__ieee754_pow+0x80e>
 801525a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801525e:	2200      	movs	r2, #0
 8015260:	2300      	movs	r3, #0
 8015262:	f7eb fc6b 	bl	8000b3c <__aeabi_dcmplt>
 8015266:	3800      	subs	r0, #0
 8015268:	bf18      	it	ne
 801526a:	2001      	movne	r0, #1
 801526c:	e512      	b.n	8014c94 <__ieee754_pow+0x234>
 801526e:	4642      	mov	r2, r8
 8015270:	464b      	mov	r3, r9
 8015272:	f7eb f839 	bl	80002e8 <__aeabi_dsub>
 8015276:	4632      	mov	r2, r6
 8015278:	463b      	mov	r3, r7
 801527a:	f7eb fc73 	bl	8000b64 <__aeabi_dcmpge>
 801527e:	2800      	cmp	r0, #0
 8015280:	d1eb      	bne.n	801525a <__ieee754_pow+0x7fa>
 8015282:	4b96      	ldr	r3, [pc, #600]	@ (80154dc <__ieee754_pow+0xa7c>)
 8015284:	e003      	b.n	801528e <__ieee754_pow+0x82e>
 8015286:	4a96      	ldr	r2, [pc, #600]	@ (80154e0 <__ieee754_pow+0xa80>)
 8015288:	4293      	cmp	r3, r2
 801528a:	f240 80e7 	bls.w	801545c <__ieee754_pow+0x9fc>
 801528e:	151b      	asrs	r3, r3, #20
 8015290:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 8015294:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 8015298:	fa4a fa03 	asr.w	sl, sl, r3
 801529c:	44da      	add	sl, fp
 801529e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 80152a2:	4890      	ldr	r0, [pc, #576]	@ (80154e4 <__ieee754_pow+0xa84>)
 80152a4:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 80152a8:	4108      	asrs	r0, r1
 80152aa:	ea00 030a 	and.w	r3, r0, sl
 80152ae:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 80152b2:	f1c1 0114 	rsb	r1, r1, #20
 80152b6:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 80152ba:	fa4a fa01 	asr.w	sl, sl, r1
 80152be:	f1bb 0f00 	cmp.w	fp, #0
 80152c2:	4640      	mov	r0, r8
 80152c4:	4649      	mov	r1, r9
 80152c6:	f04f 0200 	mov.w	r2, #0
 80152ca:	bfb8      	it	lt
 80152cc:	f1ca 0a00 	rsblt	sl, sl, #0
 80152d0:	f7eb f80a 	bl	80002e8 <__aeabi_dsub>
 80152d4:	4680      	mov	r8, r0
 80152d6:	4689      	mov	r9, r1
 80152d8:	4632      	mov	r2, r6
 80152da:	463b      	mov	r3, r7
 80152dc:	4640      	mov	r0, r8
 80152de:	4649      	mov	r1, r9
 80152e0:	f7eb f804 	bl	80002ec <__adddf3>
 80152e4:	2400      	movs	r4, #0
 80152e6:	a36a      	add	r3, pc, #424	@ (adr r3, 8015490 <__ieee754_pow+0xa30>)
 80152e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80152ec:	4620      	mov	r0, r4
 80152ee:	460d      	mov	r5, r1
 80152f0:	f7eb f9b2 	bl	8000658 <__aeabi_dmul>
 80152f4:	4642      	mov	r2, r8
 80152f6:	e9cd 0100 	strd	r0, r1, [sp]
 80152fa:	464b      	mov	r3, r9
 80152fc:	4620      	mov	r0, r4
 80152fe:	4629      	mov	r1, r5
 8015300:	f7ea fff2 	bl	80002e8 <__aeabi_dsub>
 8015304:	4602      	mov	r2, r0
 8015306:	460b      	mov	r3, r1
 8015308:	4630      	mov	r0, r6
 801530a:	4639      	mov	r1, r7
 801530c:	f7ea ffec 	bl	80002e8 <__aeabi_dsub>
 8015310:	a361      	add	r3, pc, #388	@ (adr r3, 8015498 <__ieee754_pow+0xa38>)
 8015312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015316:	f7eb f99f 	bl	8000658 <__aeabi_dmul>
 801531a:	a361      	add	r3, pc, #388	@ (adr r3, 80154a0 <__ieee754_pow+0xa40>)
 801531c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015320:	4680      	mov	r8, r0
 8015322:	4689      	mov	r9, r1
 8015324:	4620      	mov	r0, r4
 8015326:	4629      	mov	r1, r5
 8015328:	f7eb f996 	bl	8000658 <__aeabi_dmul>
 801532c:	4602      	mov	r2, r0
 801532e:	460b      	mov	r3, r1
 8015330:	4640      	mov	r0, r8
 8015332:	4649      	mov	r1, r9
 8015334:	f7ea ffda 	bl	80002ec <__adddf3>
 8015338:	4604      	mov	r4, r0
 801533a:	460d      	mov	r5, r1
 801533c:	4602      	mov	r2, r0
 801533e:	460b      	mov	r3, r1
 8015340:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015344:	f7ea ffd2 	bl	80002ec <__adddf3>
 8015348:	e9dd 2300 	ldrd	r2, r3, [sp]
 801534c:	4680      	mov	r8, r0
 801534e:	4689      	mov	r9, r1
 8015350:	f7ea ffca 	bl	80002e8 <__aeabi_dsub>
 8015354:	4602      	mov	r2, r0
 8015356:	460b      	mov	r3, r1
 8015358:	4620      	mov	r0, r4
 801535a:	4629      	mov	r1, r5
 801535c:	f7ea ffc4 	bl	80002e8 <__aeabi_dsub>
 8015360:	4642      	mov	r2, r8
 8015362:	4606      	mov	r6, r0
 8015364:	460f      	mov	r7, r1
 8015366:	464b      	mov	r3, r9
 8015368:	4640      	mov	r0, r8
 801536a:	4649      	mov	r1, r9
 801536c:	f7eb f974 	bl	8000658 <__aeabi_dmul>
 8015370:	a34d      	add	r3, pc, #308	@ (adr r3, 80154a8 <__ieee754_pow+0xa48>)
 8015372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015376:	4604      	mov	r4, r0
 8015378:	460d      	mov	r5, r1
 801537a:	f7eb f96d 	bl	8000658 <__aeabi_dmul>
 801537e:	a34c      	add	r3, pc, #304	@ (adr r3, 80154b0 <__ieee754_pow+0xa50>)
 8015380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015384:	f7ea ffb0 	bl	80002e8 <__aeabi_dsub>
 8015388:	4622      	mov	r2, r4
 801538a:	462b      	mov	r3, r5
 801538c:	f7eb f964 	bl	8000658 <__aeabi_dmul>
 8015390:	a349      	add	r3, pc, #292	@ (adr r3, 80154b8 <__ieee754_pow+0xa58>)
 8015392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015396:	f7ea ffa9 	bl	80002ec <__adddf3>
 801539a:	4622      	mov	r2, r4
 801539c:	462b      	mov	r3, r5
 801539e:	f7eb f95b 	bl	8000658 <__aeabi_dmul>
 80153a2:	a347      	add	r3, pc, #284	@ (adr r3, 80154c0 <__ieee754_pow+0xa60>)
 80153a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80153a8:	f7ea ff9e 	bl	80002e8 <__aeabi_dsub>
 80153ac:	4622      	mov	r2, r4
 80153ae:	462b      	mov	r3, r5
 80153b0:	f7eb f952 	bl	8000658 <__aeabi_dmul>
 80153b4:	a344      	add	r3, pc, #272	@ (adr r3, 80154c8 <__ieee754_pow+0xa68>)
 80153b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80153ba:	f7ea ff97 	bl	80002ec <__adddf3>
 80153be:	4622      	mov	r2, r4
 80153c0:	462b      	mov	r3, r5
 80153c2:	f7eb f949 	bl	8000658 <__aeabi_dmul>
 80153c6:	4602      	mov	r2, r0
 80153c8:	460b      	mov	r3, r1
 80153ca:	4640      	mov	r0, r8
 80153cc:	4649      	mov	r1, r9
 80153ce:	f7ea ff8b 	bl	80002e8 <__aeabi_dsub>
 80153d2:	4604      	mov	r4, r0
 80153d4:	460d      	mov	r5, r1
 80153d6:	4602      	mov	r2, r0
 80153d8:	460b      	mov	r3, r1
 80153da:	4640      	mov	r0, r8
 80153dc:	4649      	mov	r1, r9
 80153de:	f7eb f93b 	bl	8000658 <__aeabi_dmul>
 80153e2:	2200      	movs	r2, #0
 80153e4:	e9cd 0100 	strd	r0, r1, [sp]
 80153e8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80153ec:	4620      	mov	r0, r4
 80153ee:	4629      	mov	r1, r5
 80153f0:	f7ea ff7a 	bl	80002e8 <__aeabi_dsub>
 80153f4:	4602      	mov	r2, r0
 80153f6:	460b      	mov	r3, r1
 80153f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80153fc:	f7eb fa56 	bl	80008ac <__aeabi_ddiv>
 8015400:	4632      	mov	r2, r6
 8015402:	4604      	mov	r4, r0
 8015404:	460d      	mov	r5, r1
 8015406:	463b      	mov	r3, r7
 8015408:	4640      	mov	r0, r8
 801540a:	4649      	mov	r1, r9
 801540c:	f7eb f924 	bl	8000658 <__aeabi_dmul>
 8015410:	4632      	mov	r2, r6
 8015412:	463b      	mov	r3, r7
 8015414:	f7ea ff6a 	bl	80002ec <__adddf3>
 8015418:	4602      	mov	r2, r0
 801541a:	460b      	mov	r3, r1
 801541c:	4620      	mov	r0, r4
 801541e:	4629      	mov	r1, r5
 8015420:	f7ea ff62 	bl	80002e8 <__aeabi_dsub>
 8015424:	4642      	mov	r2, r8
 8015426:	464b      	mov	r3, r9
 8015428:	f7ea ff5e 	bl	80002e8 <__aeabi_dsub>
 801542c:	460b      	mov	r3, r1
 801542e:	4602      	mov	r2, r0
 8015430:	492d      	ldr	r1, [pc, #180]	@ (80154e8 <__ieee754_pow+0xa88>)
 8015432:	2000      	movs	r0, #0
 8015434:	f7ea ff58 	bl	80002e8 <__aeabi_dsub>
 8015438:	ec41 0b10 	vmov	d0, r0, r1
 801543c:	ee10 3a90 	vmov	r3, s1
 8015440:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8015444:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8015448:	da0b      	bge.n	8015462 <__ieee754_pow+0xa02>
 801544a:	4650      	mov	r0, sl
 801544c:	f000 f9f4 	bl	8015838 <scalbn>
 8015450:	ec51 0b10 	vmov	r0, r1, d0
 8015454:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015458:	f7ff bb6d 	b.w	8014b36 <__ieee754_pow+0xd6>
 801545c:	f8dd a010 	ldr.w	sl, [sp, #16]
 8015460:	e73a      	b.n	80152d8 <__ieee754_pow+0x878>
 8015462:	ec51 0b10 	vmov	r0, r1, d0
 8015466:	4619      	mov	r1, r3
 8015468:	e7f4      	b.n	8015454 <__ieee754_pow+0x9f4>
 801546a:	491f      	ldr	r1, [pc, #124]	@ (80154e8 <__ieee754_pow+0xa88>)
 801546c:	2000      	movs	r0, #0
 801546e:	f7ff bb14 	b.w	8014a9a <__ieee754_pow+0x3a>
 8015472:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015476:	f7ff bb10 	b.w	8014a9a <__ieee754_pow+0x3a>
 801547a:	4630      	mov	r0, r6
 801547c:	4639      	mov	r1, r7
 801547e:	f7ff bb0c 	b.w	8014a9a <__ieee754_pow+0x3a>
 8015482:	460c      	mov	r4, r1
 8015484:	f7ff bb69 	b.w	8014b5a <__ieee754_pow+0xfa>
 8015488:	2400      	movs	r4, #0
 801548a:	f7ff bb4b 	b.w	8014b24 <__ieee754_pow+0xc4>
 801548e:	bf00      	nop
 8015490:	00000000 	.word	0x00000000
 8015494:	3fe62e43 	.word	0x3fe62e43
 8015498:	fefa39ef 	.word	0xfefa39ef
 801549c:	3fe62e42 	.word	0x3fe62e42
 80154a0:	0ca86c39 	.word	0x0ca86c39
 80154a4:	be205c61 	.word	0xbe205c61
 80154a8:	72bea4d0 	.word	0x72bea4d0
 80154ac:	3e663769 	.word	0x3e663769
 80154b0:	c5d26bf1 	.word	0xc5d26bf1
 80154b4:	3ebbbd41 	.word	0x3ebbbd41
 80154b8:	af25de2c 	.word	0xaf25de2c
 80154bc:	3f11566a 	.word	0x3f11566a
 80154c0:	16bebd93 	.word	0x16bebd93
 80154c4:	3f66c16c 	.word	0x3f66c16c
 80154c8:	5555553e 	.word	0x5555553e
 80154cc:	3fc55555 	.word	0x3fc55555
 80154d0:	40900000 	.word	0x40900000
 80154d4:	4090cbff 	.word	0x4090cbff
 80154d8:	3f6f3400 	.word	0x3f6f3400
 80154dc:	4090cc00 	.word	0x4090cc00
 80154e0:	3fe00000 	.word	0x3fe00000
 80154e4:	fff00000 	.word	0xfff00000
 80154e8:	3ff00000 	.word	0x3ff00000
 80154ec:	652b82fe 	.word	0x652b82fe
 80154f0:	3c971547 	.word	0x3c971547
 80154f4:	00000000 	.word	0x00000000

080154f8 <atan>:
 80154f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80154fc:	ec55 4b10 	vmov	r4, r5, d0
 8015500:	4bbf      	ldr	r3, [pc, #764]	@ (8015800 <atan+0x308>)
 8015502:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8015506:	429e      	cmp	r6, r3
 8015508:	46ab      	mov	fp, r5
 801550a:	d918      	bls.n	801553e <atan+0x46>
 801550c:	4bbd      	ldr	r3, [pc, #756]	@ (8015804 <atan+0x30c>)
 801550e:	429e      	cmp	r6, r3
 8015510:	d801      	bhi.n	8015516 <atan+0x1e>
 8015512:	d109      	bne.n	8015528 <atan+0x30>
 8015514:	b144      	cbz	r4, 8015528 <atan+0x30>
 8015516:	4622      	mov	r2, r4
 8015518:	462b      	mov	r3, r5
 801551a:	4620      	mov	r0, r4
 801551c:	4629      	mov	r1, r5
 801551e:	f7ea fee5 	bl	80002ec <__adddf3>
 8015522:	4604      	mov	r4, r0
 8015524:	460d      	mov	r5, r1
 8015526:	e006      	b.n	8015536 <atan+0x3e>
 8015528:	f1bb 0f00 	cmp.w	fp, #0
 801552c:	f340 812b 	ble.w	8015786 <atan+0x28e>
 8015530:	a597      	add	r5, pc, #604	@ (adr r5, 8015790 <atan+0x298>)
 8015532:	e9d5 4500 	ldrd	r4, r5, [r5]
 8015536:	ec45 4b10 	vmov	d0, r4, r5
 801553a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801553e:	4bb2      	ldr	r3, [pc, #712]	@ (8015808 <atan+0x310>)
 8015540:	429e      	cmp	r6, r3
 8015542:	d813      	bhi.n	801556c <atan+0x74>
 8015544:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8015548:	429e      	cmp	r6, r3
 801554a:	d80c      	bhi.n	8015566 <atan+0x6e>
 801554c:	a392      	add	r3, pc, #584	@ (adr r3, 8015798 <atan+0x2a0>)
 801554e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015552:	4620      	mov	r0, r4
 8015554:	4629      	mov	r1, r5
 8015556:	f7ea fec9 	bl	80002ec <__adddf3>
 801555a:	4bac      	ldr	r3, [pc, #688]	@ (801580c <atan+0x314>)
 801555c:	2200      	movs	r2, #0
 801555e:	f7eb fb0b 	bl	8000b78 <__aeabi_dcmpgt>
 8015562:	2800      	cmp	r0, #0
 8015564:	d1e7      	bne.n	8015536 <atan+0x3e>
 8015566:	f04f 3aff 	mov.w	sl, #4294967295
 801556a:	e029      	b.n	80155c0 <atan+0xc8>
 801556c:	f000 f95c 	bl	8015828 <fabs>
 8015570:	4ba7      	ldr	r3, [pc, #668]	@ (8015810 <atan+0x318>)
 8015572:	429e      	cmp	r6, r3
 8015574:	ec55 4b10 	vmov	r4, r5, d0
 8015578:	f200 80bc 	bhi.w	80156f4 <atan+0x1fc>
 801557c:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8015580:	429e      	cmp	r6, r3
 8015582:	f200 809e 	bhi.w	80156c2 <atan+0x1ca>
 8015586:	4622      	mov	r2, r4
 8015588:	462b      	mov	r3, r5
 801558a:	4620      	mov	r0, r4
 801558c:	4629      	mov	r1, r5
 801558e:	f7ea fead 	bl	80002ec <__adddf3>
 8015592:	4b9e      	ldr	r3, [pc, #632]	@ (801580c <atan+0x314>)
 8015594:	2200      	movs	r2, #0
 8015596:	f7ea fea7 	bl	80002e8 <__aeabi_dsub>
 801559a:	2200      	movs	r2, #0
 801559c:	4606      	mov	r6, r0
 801559e:	460f      	mov	r7, r1
 80155a0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80155a4:	4620      	mov	r0, r4
 80155a6:	4629      	mov	r1, r5
 80155a8:	f7ea fea0 	bl	80002ec <__adddf3>
 80155ac:	4602      	mov	r2, r0
 80155ae:	460b      	mov	r3, r1
 80155b0:	4630      	mov	r0, r6
 80155b2:	4639      	mov	r1, r7
 80155b4:	f7eb f97a 	bl	80008ac <__aeabi_ddiv>
 80155b8:	f04f 0a00 	mov.w	sl, #0
 80155bc:	4604      	mov	r4, r0
 80155be:	460d      	mov	r5, r1
 80155c0:	4622      	mov	r2, r4
 80155c2:	462b      	mov	r3, r5
 80155c4:	4620      	mov	r0, r4
 80155c6:	4629      	mov	r1, r5
 80155c8:	f7eb f846 	bl	8000658 <__aeabi_dmul>
 80155cc:	4602      	mov	r2, r0
 80155ce:	460b      	mov	r3, r1
 80155d0:	4680      	mov	r8, r0
 80155d2:	4689      	mov	r9, r1
 80155d4:	f7eb f840 	bl	8000658 <__aeabi_dmul>
 80155d8:	a371      	add	r3, pc, #452	@ (adr r3, 80157a0 <atan+0x2a8>)
 80155da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155de:	4606      	mov	r6, r0
 80155e0:	460f      	mov	r7, r1
 80155e2:	f7eb f839 	bl	8000658 <__aeabi_dmul>
 80155e6:	a370      	add	r3, pc, #448	@ (adr r3, 80157a8 <atan+0x2b0>)
 80155e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155ec:	f7ea fe7e 	bl	80002ec <__adddf3>
 80155f0:	4632      	mov	r2, r6
 80155f2:	463b      	mov	r3, r7
 80155f4:	f7eb f830 	bl	8000658 <__aeabi_dmul>
 80155f8:	a36d      	add	r3, pc, #436	@ (adr r3, 80157b0 <atan+0x2b8>)
 80155fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155fe:	f7ea fe75 	bl	80002ec <__adddf3>
 8015602:	4632      	mov	r2, r6
 8015604:	463b      	mov	r3, r7
 8015606:	f7eb f827 	bl	8000658 <__aeabi_dmul>
 801560a:	a36b      	add	r3, pc, #428	@ (adr r3, 80157b8 <atan+0x2c0>)
 801560c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015610:	f7ea fe6c 	bl	80002ec <__adddf3>
 8015614:	4632      	mov	r2, r6
 8015616:	463b      	mov	r3, r7
 8015618:	f7eb f81e 	bl	8000658 <__aeabi_dmul>
 801561c:	a368      	add	r3, pc, #416	@ (adr r3, 80157c0 <atan+0x2c8>)
 801561e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015622:	f7ea fe63 	bl	80002ec <__adddf3>
 8015626:	4632      	mov	r2, r6
 8015628:	463b      	mov	r3, r7
 801562a:	f7eb f815 	bl	8000658 <__aeabi_dmul>
 801562e:	a366      	add	r3, pc, #408	@ (adr r3, 80157c8 <atan+0x2d0>)
 8015630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015634:	f7ea fe5a 	bl	80002ec <__adddf3>
 8015638:	4642      	mov	r2, r8
 801563a:	464b      	mov	r3, r9
 801563c:	f7eb f80c 	bl	8000658 <__aeabi_dmul>
 8015640:	a363      	add	r3, pc, #396	@ (adr r3, 80157d0 <atan+0x2d8>)
 8015642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015646:	4680      	mov	r8, r0
 8015648:	4689      	mov	r9, r1
 801564a:	4630      	mov	r0, r6
 801564c:	4639      	mov	r1, r7
 801564e:	f7eb f803 	bl	8000658 <__aeabi_dmul>
 8015652:	a361      	add	r3, pc, #388	@ (adr r3, 80157d8 <atan+0x2e0>)
 8015654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015658:	f7ea fe46 	bl	80002e8 <__aeabi_dsub>
 801565c:	4632      	mov	r2, r6
 801565e:	463b      	mov	r3, r7
 8015660:	f7ea fffa 	bl	8000658 <__aeabi_dmul>
 8015664:	a35e      	add	r3, pc, #376	@ (adr r3, 80157e0 <atan+0x2e8>)
 8015666:	e9d3 2300 	ldrd	r2, r3, [r3]
 801566a:	f7ea fe3d 	bl	80002e8 <__aeabi_dsub>
 801566e:	4632      	mov	r2, r6
 8015670:	463b      	mov	r3, r7
 8015672:	f7ea fff1 	bl	8000658 <__aeabi_dmul>
 8015676:	a35c      	add	r3, pc, #368	@ (adr r3, 80157e8 <atan+0x2f0>)
 8015678:	e9d3 2300 	ldrd	r2, r3, [r3]
 801567c:	f7ea fe34 	bl	80002e8 <__aeabi_dsub>
 8015680:	4632      	mov	r2, r6
 8015682:	463b      	mov	r3, r7
 8015684:	f7ea ffe8 	bl	8000658 <__aeabi_dmul>
 8015688:	a359      	add	r3, pc, #356	@ (adr r3, 80157f0 <atan+0x2f8>)
 801568a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801568e:	f7ea fe2b 	bl	80002e8 <__aeabi_dsub>
 8015692:	4632      	mov	r2, r6
 8015694:	463b      	mov	r3, r7
 8015696:	f7ea ffdf 	bl	8000658 <__aeabi_dmul>
 801569a:	4602      	mov	r2, r0
 801569c:	460b      	mov	r3, r1
 801569e:	4640      	mov	r0, r8
 80156a0:	4649      	mov	r1, r9
 80156a2:	f7ea fe23 	bl	80002ec <__adddf3>
 80156a6:	4622      	mov	r2, r4
 80156a8:	462b      	mov	r3, r5
 80156aa:	f7ea ffd5 	bl	8000658 <__aeabi_dmul>
 80156ae:	f1ba 3fff 	cmp.w	sl, #4294967295
 80156b2:	4602      	mov	r2, r0
 80156b4:	460b      	mov	r3, r1
 80156b6:	d148      	bne.n	801574a <atan+0x252>
 80156b8:	4620      	mov	r0, r4
 80156ba:	4629      	mov	r1, r5
 80156bc:	f7ea fe14 	bl	80002e8 <__aeabi_dsub>
 80156c0:	e72f      	b.n	8015522 <atan+0x2a>
 80156c2:	4b52      	ldr	r3, [pc, #328]	@ (801580c <atan+0x314>)
 80156c4:	2200      	movs	r2, #0
 80156c6:	4620      	mov	r0, r4
 80156c8:	4629      	mov	r1, r5
 80156ca:	f7ea fe0d 	bl	80002e8 <__aeabi_dsub>
 80156ce:	4b4f      	ldr	r3, [pc, #316]	@ (801580c <atan+0x314>)
 80156d0:	4606      	mov	r6, r0
 80156d2:	460f      	mov	r7, r1
 80156d4:	2200      	movs	r2, #0
 80156d6:	4620      	mov	r0, r4
 80156d8:	4629      	mov	r1, r5
 80156da:	f7ea fe07 	bl	80002ec <__adddf3>
 80156de:	4602      	mov	r2, r0
 80156e0:	460b      	mov	r3, r1
 80156e2:	4630      	mov	r0, r6
 80156e4:	4639      	mov	r1, r7
 80156e6:	f7eb f8e1 	bl	80008ac <__aeabi_ddiv>
 80156ea:	f04f 0a01 	mov.w	sl, #1
 80156ee:	4604      	mov	r4, r0
 80156f0:	460d      	mov	r5, r1
 80156f2:	e765      	b.n	80155c0 <atan+0xc8>
 80156f4:	4b47      	ldr	r3, [pc, #284]	@ (8015814 <atan+0x31c>)
 80156f6:	429e      	cmp	r6, r3
 80156f8:	d21c      	bcs.n	8015734 <atan+0x23c>
 80156fa:	4b47      	ldr	r3, [pc, #284]	@ (8015818 <atan+0x320>)
 80156fc:	2200      	movs	r2, #0
 80156fe:	4620      	mov	r0, r4
 8015700:	4629      	mov	r1, r5
 8015702:	f7ea fdf1 	bl	80002e8 <__aeabi_dsub>
 8015706:	4b44      	ldr	r3, [pc, #272]	@ (8015818 <atan+0x320>)
 8015708:	4606      	mov	r6, r0
 801570a:	460f      	mov	r7, r1
 801570c:	2200      	movs	r2, #0
 801570e:	4620      	mov	r0, r4
 8015710:	4629      	mov	r1, r5
 8015712:	f7ea ffa1 	bl	8000658 <__aeabi_dmul>
 8015716:	4b3d      	ldr	r3, [pc, #244]	@ (801580c <atan+0x314>)
 8015718:	2200      	movs	r2, #0
 801571a:	f7ea fde7 	bl	80002ec <__adddf3>
 801571e:	4602      	mov	r2, r0
 8015720:	460b      	mov	r3, r1
 8015722:	4630      	mov	r0, r6
 8015724:	4639      	mov	r1, r7
 8015726:	f7eb f8c1 	bl	80008ac <__aeabi_ddiv>
 801572a:	f04f 0a02 	mov.w	sl, #2
 801572e:	4604      	mov	r4, r0
 8015730:	460d      	mov	r5, r1
 8015732:	e745      	b.n	80155c0 <atan+0xc8>
 8015734:	4622      	mov	r2, r4
 8015736:	462b      	mov	r3, r5
 8015738:	4938      	ldr	r1, [pc, #224]	@ (801581c <atan+0x324>)
 801573a:	2000      	movs	r0, #0
 801573c:	f7eb f8b6 	bl	80008ac <__aeabi_ddiv>
 8015740:	f04f 0a03 	mov.w	sl, #3
 8015744:	4604      	mov	r4, r0
 8015746:	460d      	mov	r5, r1
 8015748:	e73a      	b.n	80155c0 <atan+0xc8>
 801574a:	4b35      	ldr	r3, [pc, #212]	@ (8015820 <atan+0x328>)
 801574c:	4e35      	ldr	r6, [pc, #212]	@ (8015824 <atan+0x32c>)
 801574e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8015752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015756:	f7ea fdc7 	bl	80002e8 <__aeabi_dsub>
 801575a:	4622      	mov	r2, r4
 801575c:	462b      	mov	r3, r5
 801575e:	f7ea fdc3 	bl	80002e8 <__aeabi_dsub>
 8015762:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8015766:	4602      	mov	r2, r0
 8015768:	460b      	mov	r3, r1
 801576a:	e9d6 0100 	ldrd	r0, r1, [r6]
 801576e:	f7ea fdbb 	bl	80002e8 <__aeabi_dsub>
 8015772:	f1bb 0f00 	cmp.w	fp, #0
 8015776:	4604      	mov	r4, r0
 8015778:	460d      	mov	r5, r1
 801577a:	f6bf aedc 	bge.w	8015536 <atan+0x3e>
 801577e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8015782:	461d      	mov	r5, r3
 8015784:	e6d7      	b.n	8015536 <atan+0x3e>
 8015786:	a51c      	add	r5, pc, #112	@ (adr r5, 80157f8 <atan+0x300>)
 8015788:	e9d5 4500 	ldrd	r4, r5, [r5]
 801578c:	e6d3      	b.n	8015536 <atan+0x3e>
 801578e:	bf00      	nop
 8015790:	54442d18 	.word	0x54442d18
 8015794:	3ff921fb 	.word	0x3ff921fb
 8015798:	8800759c 	.word	0x8800759c
 801579c:	7e37e43c 	.word	0x7e37e43c
 80157a0:	e322da11 	.word	0xe322da11
 80157a4:	3f90ad3a 	.word	0x3f90ad3a
 80157a8:	24760deb 	.word	0x24760deb
 80157ac:	3fa97b4b 	.word	0x3fa97b4b
 80157b0:	a0d03d51 	.word	0xa0d03d51
 80157b4:	3fb10d66 	.word	0x3fb10d66
 80157b8:	c54c206e 	.word	0xc54c206e
 80157bc:	3fb745cd 	.word	0x3fb745cd
 80157c0:	920083ff 	.word	0x920083ff
 80157c4:	3fc24924 	.word	0x3fc24924
 80157c8:	5555550d 	.word	0x5555550d
 80157cc:	3fd55555 	.word	0x3fd55555
 80157d0:	2c6a6c2f 	.word	0x2c6a6c2f
 80157d4:	bfa2b444 	.word	0xbfa2b444
 80157d8:	52defd9a 	.word	0x52defd9a
 80157dc:	3fadde2d 	.word	0x3fadde2d
 80157e0:	af749a6d 	.word	0xaf749a6d
 80157e4:	3fb3b0f2 	.word	0x3fb3b0f2
 80157e8:	fe231671 	.word	0xfe231671
 80157ec:	3fbc71c6 	.word	0x3fbc71c6
 80157f0:	9998ebc4 	.word	0x9998ebc4
 80157f4:	3fc99999 	.word	0x3fc99999
 80157f8:	54442d18 	.word	0x54442d18
 80157fc:	bff921fb 	.word	0xbff921fb
 8015800:	440fffff 	.word	0x440fffff
 8015804:	7ff00000 	.word	0x7ff00000
 8015808:	3fdbffff 	.word	0x3fdbffff
 801580c:	3ff00000 	.word	0x3ff00000
 8015810:	3ff2ffff 	.word	0x3ff2ffff
 8015814:	40038000 	.word	0x40038000
 8015818:	3ff80000 	.word	0x3ff80000
 801581c:	bff00000 	.word	0xbff00000
 8015820:	08016318 	.word	0x08016318
 8015824:	08016338 	.word	0x08016338

08015828 <fabs>:
 8015828:	ec51 0b10 	vmov	r0, r1, d0
 801582c:	4602      	mov	r2, r0
 801582e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8015832:	ec43 2b10 	vmov	d0, r2, r3
 8015836:	4770      	bx	lr

08015838 <scalbn>:
 8015838:	b570      	push	{r4, r5, r6, lr}
 801583a:	ec55 4b10 	vmov	r4, r5, d0
 801583e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8015842:	4606      	mov	r6, r0
 8015844:	462b      	mov	r3, r5
 8015846:	b991      	cbnz	r1, 801586e <scalbn+0x36>
 8015848:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801584c:	4323      	orrs	r3, r4
 801584e:	d03b      	beq.n	80158c8 <scalbn+0x90>
 8015850:	4b33      	ldr	r3, [pc, #204]	@ (8015920 <scalbn+0xe8>)
 8015852:	4620      	mov	r0, r4
 8015854:	4629      	mov	r1, r5
 8015856:	2200      	movs	r2, #0
 8015858:	f7ea fefe 	bl	8000658 <__aeabi_dmul>
 801585c:	4b31      	ldr	r3, [pc, #196]	@ (8015924 <scalbn+0xec>)
 801585e:	429e      	cmp	r6, r3
 8015860:	4604      	mov	r4, r0
 8015862:	460d      	mov	r5, r1
 8015864:	da0f      	bge.n	8015886 <scalbn+0x4e>
 8015866:	a326      	add	r3, pc, #152	@ (adr r3, 8015900 <scalbn+0xc8>)
 8015868:	e9d3 2300 	ldrd	r2, r3, [r3]
 801586c:	e01e      	b.n	80158ac <scalbn+0x74>
 801586e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8015872:	4291      	cmp	r1, r2
 8015874:	d10b      	bne.n	801588e <scalbn+0x56>
 8015876:	4622      	mov	r2, r4
 8015878:	4620      	mov	r0, r4
 801587a:	4629      	mov	r1, r5
 801587c:	f7ea fd36 	bl	80002ec <__adddf3>
 8015880:	4604      	mov	r4, r0
 8015882:	460d      	mov	r5, r1
 8015884:	e020      	b.n	80158c8 <scalbn+0x90>
 8015886:	460b      	mov	r3, r1
 8015888:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801588c:	3936      	subs	r1, #54	@ 0x36
 801588e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8015892:	4296      	cmp	r6, r2
 8015894:	dd0d      	ble.n	80158b2 <scalbn+0x7a>
 8015896:	2d00      	cmp	r5, #0
 8015898:	a11b      	add	r1, pc, #108	@ (adr r1, 8015908 <scalbn+0xd0>)
 801589a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801589e:	da02      	bge.n	80158a6 <scalbn+0x6e>
 80158a0:	a11b      	add	r1, pc, #108	@ (adr r1, 8015910 <scalbn+0xd8>)
 80158a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80158a6:	a318      	add	r3, pc, #96	@ (adr r3, 8015908 <scalbn+0xd0>)
 80158a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80158ac:	f7ea fed4 	bl	8000658 <__aeabi_dmul>
 80158b0:	e7e6      	b.n	8015880 <scalbn+0x48>
 80158b2:	1872      	adds	r2, r6, r1
 80158b4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80158b8:	428a      	cmp	r2, r1
 80158ba:	dcec      	bgt.n	8015896 <scalbn+0x5e>
 80158bc:	2a00      	cmp	r2, #0
 80158be:	dd06      	ble.n	80158ce <scalbn+0x96>
 80158c0:	f36f 531e 	bfc	r3, #20, #11
 80158c4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80158c8:	ec45 4b10 	vmov	d0, r4, r5
 80158cc:	bd70      	pop	{r4, r5, r6, pc}
 80158ce:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80158d2:	da08      	bge.n	80158e6 <scalbn+0xae>
 80158d4:	2d00      	cmp	r5, #0
 80158d6:	a10a      	add	r1, pc, #40	@ (adr r1, 8015900 <scalbn+0xc8>)
 80158d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80158dc:	dac3      	bge.n	8015866 <scalbn+0x2e>
 80158de:	a10e      	add	r1, pc, #56	@ (adr r1, 8015918 <scalbn+0xe0>)
 80158e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80158e4:	e7bf      	b.n	8015866 <scalbn+0x2e>
 80158e6:	3236      	adds	r2, #54	@ 0x36
 80158e8:	f36f 531e 	bfc	r3, #20, #11
 80158ec:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80158f0:	4620      	mov	r0, r4
 80158f2:	4b0d      	ldr	r3, [pc, #52]	@ (8015928 <scalbn+0xf0>)
 80158f4:	4629      	mov	r1, r5
 80158f6:	2200      	movs	r2, #0
 80158f8:	e7d8      	b.n	80158ac <scalbn+0x74>
 80158fa:	bf00      	nop
 80158fc:	f3af 8000 	nop.w
 8015900:	c2f8f359 	.word	0xc2f8f359
 8015904:	01a56e1f 	.word	0x01a56e1f
 8015908:	8800759c 	.word	0x8800759c
 801590c:	7e37e43c 	.word	0x7e37e43c
 8015910:	8800759c 	.word	0x8800759c
 8015914:	fe37e43c 	.word	0xfe37e43c
 8015918:	c2f8f359 	.word	0xc2f8f359
 801591c:	81a56e1f 	.word	0x81a56e1f
 8015920:	43500000 	.word	0x43500000
 8015924:	ffff3cb0 	.word	0xffff3cb0
 8015928:	3c900000 	.word	0x3c900000

0801592c <with_errno>:
 801592c:	b510      	push	{r4, lr}
 801592e:	ed2d 8b02 	vpush	{d8}
 8015932:	eeb0 8a40 	vmov.f32	s16, s0
 8015936:	eef0 8a60 	vmov.f32	s17, s1
 801593a:	4604      	mov	r4, r0
 801593c:	f7fc f8d6 	bl	8011aec <__errno>
 8015940:	eeb0 0a48 	vmov.f32	s0, s16
 8015944:	eef0 0a68 	vmov.f32	s1, s17
 8015948:	ecbd 8b02 	vpop	{d8}
 801594c:	6004      	str	r4, [r0, #0]
 801594e:	bd10      	pop	{r4, pc}

08015950 <xflow>:
 8015950:	4603      	mov	r3, r0
 8015952:	b507      	push	{r0, r1, r2, lr}
 8015954:	ec51 0b10 	vmov	r0, r1, d0
 8015958:	b183      	cbz	r3, 801597c <xflow+0x2c>
 801595a:	4602      	mov	r2, r0
 801595c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8015960:	e9cd 2300 	strd	r2, r3, [sp]
 8015964:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015968:	f7ea fe76 	bl	8000658 <__aeabi_dmul>
 801596c:	ec41 0b10 	vmov	d0, r0, r1
 8015970:	2022      	movs	r0, #34	@ 0x22
 8015972:	b003      	add	sp, #12
 8015974:	f85d eb04 	ldr.w	lr, [sp], #4
 8015978:	f7ff bfd8 	b.w	801592c <with_errno>
 801597c:	4602      	mov	r2, r0
 801597e:	460b      	mov	r3, r1
 8015980:	e7ee      	b.n	8015960 <xflow+0x10>
 8015982:	0000      	movs	r0, r0
 8015984:	0000      	movs	r0, r0
	...

08015988 <__math_uflow>:
 8015988:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8015990 <__math_uflow+0x8>
 801598c:	f7ff bfe0 	b.w	8015950 <xflow>
 8015990:	00000000 	.word	0x00000000
 8015994:	10000000 	.word	0x10000000

08015998 <__math_oflow>:
 8015998:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80159a0 <__math_oflow+0x8>
 801599c:	f7ff bfd8 	b.w	8015950 <xflow>
 80159a0:	00000000 	.word	0x00000000
 80159a4:	70000000 	.word	0x70000000

080159a8 <_init>:
 80159a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80159aa:	bf00      	nop
 80159ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80159ae:	bc08      	pop	{r3}
 80159b0:	469e      	mov	lr, r3
 80159b2:	4770      	bx	lr

080159b4 <_fini>:
 80159b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80159b6:	bf00      	nop
 80159b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80159ba:	bc08      	pop	{r3}
 80159bc:	469e      	mov	lr, r3
 80159be:	4770      	bx	lr
