module minority(input logic a, b, c, 
           output logic       y);
  assign y = ((~a)*(~b)) + ~a*~c + ~c*~b;
endmodule
