
L1-Hardware-Project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000ada  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000006c  00800060  00000ada  00000b4e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .comment      0000005c  00000000  00000000  00000bba  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000c18  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000208  00000000  00000000  00000c54  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002f6a  00000000  00000000  00000e5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000fb9  00000000  00000000  00003dc6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000e9a  00000000  00000000  00004d7f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000003d0  00000000  00000000  00005c1c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000643  00000000  00000000  00005fec  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000008b9  00000000  00000000  0000662f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000170  00000000  00000000  00006ee8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	ea ed       	ldi	r30, 0xDA	; 218
  68:	fa e0       	ldi	r31, 0x0A	; 10
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	ac 3c       	cpi	r26, 0xCC	; 204
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	20 e0       	ldi	r18, 0x00	; 0
  78:	ac ec       	ldi	r26, 0xCC	; 204
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	ac 3c       	cpi	r26, 0xCC	; 204
  82:	b2 07       	cpc	r27, r18
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 49 00 	call	0x92	; 0x92 <main>
  8a:	0c 94 6b 05 	jmp	0xad6	; 0xad6 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <main>:

#include "src/defines.h"

int main(void) {
	
	sys_init();
  92:	0e 94 4e 00 	call	0x9c	; 0x9c <sys_init>
	
	while(1) {
		
		sys_loop();
  96:	0e 94 7c 00 	call	0xf8	; 0xf8 <sys_loop>
  9a:	fd cf       	rjmp	.-6      	; 0x96 <main+0x4>

0000009c <sys_init>:

#include "defines.h"


void sys_init(void) {
	I2C_master_init();
  9c:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <I2C_master_init>
	LCD_init();
  a0:	0e 94 91 01 	call	0x322	; 0x322 <LCD_init>

	LCD_clear_msg("Group 47 Master");
  a4:	84 e6       	ldi	r24, 0x64	; 100
  a6:	90 e0       	ldi	r25, 0x00	; 0
  a8:	0e 94 c9 01 	call	0x392	; 0x392 <LCD_clear_msg>
	LCD_line_2();
  ac:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <LCD_line_2>
	LCD_msg("Initializing....");
  b0:	84 e7       	ldi	r24, 0x74	; 116
  b2:	90 e0       	ldi	r25, 0x00	; 0
  b4:	0e 94 b3 01 	call	0x366	; 0x366 <LCD_msg>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  b8:	8f e1       	ldi	r24, 0x1F	; 31
  ba:	9e e4       	ldi	r25, 0x4E	; 78
  bc:	01 97       	sbiw	r24, 0x01	; 1
  be:	f1 f7       	brne	.-4      	; 0xbc <sys_init+0x20>
  c0:	00 c0       	rjmp	.+0      	; 0xc2 <sys_init+0x26>
  c2:	00 00       	nop
	_delay_ms(10);

	ADC_int();
  c4:	0e 94 d7 00 	call	0x1ae	; 0x1ae <ADC_int>

	joystick_init();
  c8:	0e 94 12 01 	call	0x224	; 0x224 <joystick_init>


	LCD_line_2();
  cc:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <LCD_line_2>
	LCD_msg("Init Completed.");
  d0:	85 e8       	ldi	r24, 0x85	; 133
  d2:	90 e0       	ldi	r25, 0x00	; 0
  d4:	0e 94 b3 01 	call	0x366	; 0x366 <LCD_msg>
  d8:	9f ef       	ldi	r25, 0xFF	; 255
  da:	24 e3       	ldi	r18, 0x34	; 52
  dc:	8c e0       	ldi	r24, 0x0C	; 12
  de:	91 50       	subi	r25, 0x01	; 1
  e0:	20 40       	sbci	r18, 0x00	; 0
  e2:	80 40       	sbci	r24, 0x00	; 0
  e4:	e1 f7       	brne	.-8      	; 0xde <sys_init+0x42>
  e6:	00 c0       	rjmp	.+0      	; 0xe8 <sys_init+0x4c>
  e8:	00 00       	nop
	_delay_ms(500);

	LCD_line_2();
  ea:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <LCD_line_2>
	LCD_msg("Running         ");
  ee:	85 e9       	ldi	r24, 0x95	; 149
  f0:	90 e0       	ldi	r25, 0x00	; 0
  f2:	0e 94 b3 01 	call	0x366	; 0x366 <LCD_msg>
  f6:	08 95       	ret

000000f8 <sys_loop>:
 */ 

#include "defines.h"


void sys_loop(void) {
  f8:	df 92       	push	r13
  fa:	ef 92       	push	r14
  fc:	ff 92       	push	r15
  fe:	0f 93       	push	r16
 100:	1f 93       	push	r17
 102:	cf 93       	push	r28
 104:	df 93       	push	r29
 106:	cd b7       	in	r28, 0x3d	; 61
 108:	de b7       	in	r29, 0x3e	; 62
 10a:	64 97       	sbiw	r28, 0x14	; 20
 10c:	0f b6       	in	r0, 0x3f	; 63
 10e:	f8 94       	cli
 110:	de bf       	out	0x3e, r29	; 62
 112:	0f be       	out	0x3f, r0	; 63
 114:	cd bf       	out	0x3d, r28	; 61
	char text[20];
	
	uint8_t left_right = get_joystick_left_right();
 116:	0e 94 23 01 	call	0x246	; 0x246 <get_joystick_left_right>
 11a:	d8 2e       	mov	r13, r24
	uint8_t forward_backward = get_joystick_forward_backward();
 11c:	0e 94 2a 01 	call	0x254	; 0x254 <get_joystick_forward_backward>
 120:	18 2f       	mov	r17, r24
	
	LCD_line_1();
 122:	0e 94 e5 01 	call	0x3ca	; 0x3ca <LCD_line_1>
	LCD_msg("Forward : ");
 126:	86 ea       	ldi	r24, 0xA6	; 166
 128:	90 e0       	ldi	r25, 0x00	; 0
 12a:	0e 94 b3 01 	call	0x366	; 0x366 <LCD_msg>
	sprintf(text, "%d", forward_backward);
 12e:	1f 92       	push	r1
 130:	1f 93       	push	r17
 132:	0f 2e       	mov	r0, r31
 134:	f1 eb       	ldi	r31, 0xB1	; 177
 136:	ef 2e       	mov	r14, r31
 138:	f0 e0       	ldi	r31, 0x00	; 0
 13a:	ff 2e       	mov	r15, r31
 13c:	f0 2d       	mov	r31, r0
 13e:	ff 92       	push	r15
 140:	ef 92       	push	r14
 142:	8e 01       	movw	r16, r28
 144:	0f 5f       	subi	r16, 0xFF	; 255
 146:	1f 4f       	sbci	r17, 0xFF	; 255
 148:	1f 93       	push	r17
 14a:	0f 93       	push	r16
 14c:	0e 94 81 02 	call	0x502	; 0x502 <sprintf>
	LCD_msg(text);
 150:	c8 01       	movw	r24, r16
 152:	0e 94 b3 01 	call	0x366	; 0x366 <LCD_msg>
	LCD_msg("           ");
 156:	84 eb       	ldi	r24, 0xB4	; 180
 158:	90 e0       	ldi	r25, 0x00	; 0
 15a:	0e 94 b3 01 	call	0x366	; 0x366 <LCD_msg>
	
	LCD_line_2();
 15e:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <LCD_line_2>
	LCD_msg("Right   : ");
 162:	80 ec       	ldi	r24, 0xC0	; 192
 164:	90 e0       	ldi	r25, 0x00	; 0
 166:	0e 94 b3 01 	call	0x366	; 0x366 <LCD_msg>
	sprintf(text, "%d", left_right);
 16a:	1f 92       	push	r1
 16c:	df 92       	push	r13
 16e:	ff 92       	push	r15
 170:	ef 92       	push	r14
 172:	1f 93       	push	r17
 174:	0f 93       	push	r16
 176:	0e 94 81 02 	call	0x502	; 0x502 <sprintf>
	LCD_msg(text);
 17a:	c8 01       	movw	r24, r16
 17c:	0e 94 b3 01 	call	0x366	; 0x366 <LCD_msg>
	LCD_msg("           ");
 180:	84 eb       	ldi	r24, 0xB4	; 180
 182:	90 e0       	ldi	r25, 0x00	; 0
 184:	0e 94 b3 01 	call	0x366	; 0x366 <LCD_msg>
}
 188:	0f b6       	in	r0, 0x3f	; 63
 18a:	f8 94       	cli
 18c:	de bf       	out	0x3e, r29	; 62
 18e:	0f be       	out	0x3f, r0	; 63
 190:	cd bf       	out	0x3d, r28	; 61
 192:	64 96       	adiw	r28, 0x14	; 20
 194:	0f b6       	in	r0, 0x3f	; 63
 196:	f8 94       	cli
 198:	de bf       	out	0x3e, r29	; 62
 19a:	0f be       	out	0x3f, r0	; 63
 19c:	cd bf       	out	0x3d, r28	; 61
 19e:	df 91       	pop	r29
 1a0:	cf 91       	pop	r28
 1a2:	1f 91       	pop	r17
 1a4:	0f 91       	pop	r16
 1a6:	ff 90       	pop	r15
 1a8:	ef 90       	pop	r14
 1aa:	df 90       	pop	r13
 1ac:	08 95       	ret

000001ae <ADC_int>:
 *	- None
 * Return
 *	- None
 */
void ADC_int(void) {
	ADCSRA = (1 << ADEN); // Enable pin; Enable ADC conversion
 1ae:	80 e8       	ldi	r24, 0x80	; 128
 1b0:	86 b9       	out	0x06, r24	; 6
	ADCSRA |= (1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0); // Set prescaler select bit; Division Factor 64
 1b2:	86 b1       	in	r24, 0x06	; 6
 1b4:	87 60       	ori	r24, 0x07	; 7
 1b6:	86 b9       	out	0x06, r24	; 6
	
	ADMUX = (0 << REFS1) | (1 << REFS0); // Reference voltage selection; Select AVCC pin
 1b8:	80 e4       	ldi	r24, 0x40	; 64
 1ba:	87 b9       	out	0x07, r24	; 7
	ADMUX = (0 << ADLAR); // ADC Left Adjust Result; Set to Right-Justified
 1bc:	17 b8       	out	0x07, r1	; 7
 1be:	08 95       	ret

000001c0 <ADC_read>:
 * Return
 *	- (int) - Value of the pin 0 or 255.
 */
int ADC_read(Pin pin) {
	// Change Configuration
	ADMUX = (1 << ADLAR); // ADC Left Adjust Result; Set to Left-Justified
 1c0:	20 e2       	ldi	r18, 0x20	; 32
 1c2:	27 b9       	out	0x07, r18	; 7
	
	if (pin.port != 'A') { // A port is the only port ADC accessible.
 1c4:	91 34       	cpi	r25, 0x41	; 65
 1c6:	79 f4       	brne	.+30     	; 0x1e6 <ADC_read+0x26>
		return 0;
	}
	
	ADMUX &= 0xE0; // Clean multiplexer bits
 1c8:	97 b1       	in	r25, 0x07	; 7
 1ca:	90 7e       	andi	r25, 0xE0	; 224
 1cc:	97 b9       	out	0x07, r25	; 7
	ADMUX |= pin.pin; // Set input channel
 1ce:	97 b1       	in	r25, 0x07	; 7
 1d0:	89 2b       	or	r24, r25
 1d2:	87 b9       	out	0x07, r24	; 7
	
	ADCSRA |= (1 << ADSC); // ADC Start Conversion
 1d4:	86 b1       	in	r24, 0x06	; 6
 1d6:	80 64       	ori	r24, 0x40	; 64
 1d8:	86 b9       	out	0x06, r24	; 6
	
	uint8_t adif = (1 << ADIF); // Get value of ADC Interrupt Flag
	while((ADCSRA & adif) == 0); // Wait until ADC Interrupt Flag to be 1
 1da:	34 9b       	sbis	0x06, 4	; 6
 1dc:	fe cf       	rjmp	.-4      	; 0x1da <ADC_read+0x1a>
	
	int val = ADCH; // Read value
 1de:	85 b1       	in	r24, 0x05	; 5
	
	// Change Configuration back to previous
	ADMUX = (0 << ADLAR); // ADC Left Adjust Result; Set to Right-Justified
 1e0:	17 b8       	out	0x07, r1	; 7
	
	return val;
 1e2:	90 e0       	ldi	r25, 0x00	; 0
 1e4:	08 95       	ret
int ADC_read(Pin pin) {
	// Change Configuration
	ADMUX = (1 << ADLAR); // ADC Left Adjust Result; Set to Left-Justified
	
	if (pin.port != 'A') { // A port is the only port ADC accessible.
		return 0;
 1e6:	80 e0       	ldi	r24, 0x00	; 0
 1e8:	90 e0       	ldi	r25, 0x00	; 0
	
	// Change Configuration back to previous
	ADMUX = (0 << ADLAR); // ADC Left Adjust Result; Set to Right-Justified
	
	return val;
}
 1ea:	08 95       	ret

000001ec <I2C_wait_to_process>:

#include "../defines.h"


void I2C_wait_to_process() {
	while ((TWCR & (1 << TWINT)) == 0);
 1ec:	06 b6       	in	r0, 0x36	; 54
 1ee:	07 fe       	sbrs	r0, 7
 1f0:	fd cf       	rjmp	.-6      	; 0x1ec <I2C_wait_to_process>
}
 1f2:	08 95       	ret

000001f4 <I2C_master_init>:
/************************************************************************/
/* Master                                                               */
/************************************************************************/

void I2C_master_init() {
	TWBR = 0x62;		// Baud rate is set by calculating
 1f4:	82 e6       	ldi	r24, 0x62	; 98
 1f6:	80 b9       	out	0x00, r24	; 0
	TWCR = (1 << TWEN);	// Enable I2C
 1f8:	84 e0       	ldi	r24, 0x04	; 4
 1fa:	86 bf       	out	0x36, r24	; 54
	TWSR = 0x00;		// Pre-scaler set to 1
 1fc:	11 b8       	out	0x01, r1	; 1
 1fe:	08 95       	ret

00000200 <I2C_start>:
}

//Start condition
void I2C_start() {
	TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWSTA);	//start condition
 200:	84 ea       	ldi	r24, 0xA4	; 164
 202:	86 bf       	out	0x36, r24	; 54
	I2C_wait_to_process();
 204:	0e 94 f6 00 	call	0x1ec	; 0x1ec <I2C_wait_to_process>
 208:	08 95       	ret

0000020a <I2C_write>:
}

//I2C stop condition
void I2C_write(unsigned char x) {
	TWDR = x;						//Move value to I2C
 20a:	83 b9       	out	0x03, r24	; 3
	TWCR = (1 << TWINT) | (1 << TWEN);	//Enable I2C and clear interrupt
 20c:	84 e8       	ldi	r24, 0x84	; 132
 20e:	86 bf       	out	0x36, r24	; 54
	I2C_wait_to_process();
 210:	0e 94 f6 00 	call	0x1ec	; 0x1ec <I2C_wait_to_process>
 214:	08 95       	ret

00000216 <I2C_select_slave>:
}

void I2C_select_slave(unsigned char address, int mode) {
	I2C_write(address + mode);
 216:	86 0f       	add	r24, r22
 218:	0e 94 05 01 	call	0x20a	; 0x20a <I2C_write>
 21c:	08 95       	ret

0000021e <I2C_stop>:
}

void I2C_stop() {
	TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWSTO);
 21e:	84 e9       	ldi	r24, 0x94	; 148
 220:	86 bf       	out	0x36, r24	; 54
 222:	08 95       	ret

00000224 <joystick_init>:
#include "../defines.h"


void joystick_init(void) {
	
	pin_mode(A1, INPUT);	// Left / Right
 224:	60 e0       	ldi	r22, 0x00	; 0
 226:	70 e0       	ldi	r23, 0x00	; 0
 228:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <A1>
 22c:	90 91 63 00 	lds	r25, 0x0063	; 0x800063 <A1+0x1>
 230:	0e 94 1c 02 	call	0x438	; 0x438 <pin_mode>
	pin_mode(A2, INPUT);	// Forward / Backward
 234:	60 e0       	ldi	r22, 0x00	; 0
 236:	70 e0       	ldi	r23, 0x00	; 0
 238:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 23c:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 240:	0e 94 1c 02 	call	0x438	; 0x438 <pin_mode>
 244:	08 95       	ret

00000246 <get_joystick_left_right>:

/* 
 * Get turn
 */
uint8_t get_joystick_left_right() {
	return ADC_read(A1);
 246:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <A1>
 24a:	90 91 63 00 	lds	r25, 0x0063	; 0x800063 <A1+0x1>
 24e:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <ADC_read>
}
 252:	08 95       	ret

00000254 <get_joystick_forward_backward>:

/* 
 * Get forward and backward speed
 */
uint8_t get_joystick_forward_backward() {
	return ADC_read(A2);
 254:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 258:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 25c:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <ADC_read>
}
 260:	08 95       	ret

00000262 <toggle>:
	I2C_select_slave(LCD_ADDRESS, WRITE);
	
	LCD_cmd(0x01);
	LCD_cmd(0x80);
	
	I2C_stop();
 262:	83 b1       	in	r24, 0x03	; 3
 264:	82 60       	ori	r24, 0x02	; 2
 266:	0e 94 05 01 	call	0x20a	; 0x20a <I2C_write>
 26a:	83 b1       	in	r24, 0x03	; 3
 26c:	8d 7f       	andi	r24, 0xFD	; 253
 26e:	0e 94 05 01 	call	0x20a	; 0x20a <I2C_write>
 272:	08 95       	ret

00000274 <LCD_cmd_hf>:
 274:	cf 93       	push	r28
 276:	c8 2f       	mov	r28, r24
 278:	83 b1       	in	r24, 0x03	; 3
 27a:	8e 7f       	andi	r24, 0xFE	; 254
 27c:	0e 94 05 01 	call	0x20a	; 0x20a <I2C_write>
 280:	83 b1       	in	r24, 0x03	; 3
 282:	8f 70       	andi	r24, 0x0F	; 15
 284:	0e 94 05 01 	call	0x20a	; 0x20a <I2C_write>
 288:	83 b1       	in	r24, 0x03	; 3
 28a:	c0 7f       	andi	r28, 0xF0	; 240
 28c:	8c 2b       	or	r24, r28
 28e:	0e 94 05 01 	call	0x20a	; 0x20a <I2C_write>
 292:	0e 94 31 01 	call	0x262	; 0x262 <toggle>
 296:	cf 91       	pop	r28
 298:	08 95       	ret

0000029a <LCD_cmd>:
 29a:	cf 93       	push	r28
 29c:	c8 2f       	mov	r28, r24
 29e:	83 b1       	in	r24, 0x03	; 3
 2a0:	8e 7f       	andi	r24, 0xFE	; 254
 2a2:	0e 94 05 01 	call	0x20a	; 0x20a <I2C_write>
 2a6:	83 b1       	in	r24, 0x03	; 3
 2a8:	8f 70       	andi	r24, 0x0F	; 15
 2aa:	0e 94 05 01 	call	0x20a	; 0x20a <I2C_write>
 2ae:	83 b1       	in	r24, 0x03	; 3
 2b0:	9c 2f       	mov	r25, r28
 2b2:	90 7f       	andi	r25, 0xF0	; 240
 2b4:	89 2b       	or	r24, r25
 2b6:	0e 94 05 01 	call	0x20a	; 0x20a <I2C_write>
 2ba:	0e 94 31 01 	call	0x262	; 0x262 <toggle>
 2be:	83 b1       	in	r24, 0x03	; 3
 2c0:	8f 70       	andi	r24, 0x0F	; 15
 2c2:	0e 94 05 01 	call	0x20a	; 0x20a <I2C_write>
 2c6:	23 b1       	in	r18, 0x03	; 3
 2c8:	30 e1       	ldi	r19, 0x10	; 16
 2ca:	c3 9f       	mul	r28, r19
 2cc:	c0 01       	movw	r24, r0
 2ce:	11 24       	eor	r1, r1
 2d0:	82 2b       	or	r24, r18
 2d2:	0e 94 05 01 	call	0x20a	; 0x20a <I2C_write>
 2d6:	0e 94 31 01 	call	0x262	; 0x262 <toggle>
 2da:	cf 91       	pop	r28
 2dc:	08 95       	ret

000002de <LCD_dwr>:
 2de:	cf 93       	push	r28
 2e0:	c8 2f       	mov	r28, r24
 2e2:	83 b1       	in	r24, 0x03	; 3
 2e4:	81 60       	ori	r24, 0x01	; 1
 2e6:	0e 94 05 01 	call	0x20a	; 0x20a <I2C_write>
 2ea:	83 b1       	in	r24, 0x03	; 3
 2ec:	8f 70       	andi	r24, 0x0F	; 15
 2ee:	0e 94 05 01 	call	0x20a	; 0x20a <I2C_write>
 2f2:	83 b1       	in	r24, 0x03	; 3
 2f4:	9c 2f       	mov	r25, r28
 2f6:	90 7f       	andi	r25, 0xF0	; 240
 2f8:	89 2b       	or	r24, r25
 2fa:	0e 94 05 01 	call	0x20a	; 0x20a <I2C_write>
 2fe:	0e 94 31 01 	call	0x262	; 0x262 <toggle>
 302:	83 b1       	in	r24, 0x03	; 3
 304:	8f 70       	andi	r24, 0x0F	; 15
 306:	0e 94 05 01 	call	0x20a	; 0x20a <I2C_write>
 30a:	23 b1       	in	r18, 0x03	; 3
 30c:	30 e1       	ldi	r19, 0x10	; 16
 30e:	c3 9f       	mul	r28, r19
 310:	c0 01       	movw	r24, r0
 312:	11 24       	eor	r1, r1
 314:	82 2b       	or	r24, r18
 316:	0e 94 05 01 	call	0x20a	; 0x20a <I2C_write>
 31a:	0e 94 31 01 	call	0x262	; 0x262 <toggle>
 31e:	cf 91       	pop	r28
 320:	08 95       	ret

00000322 <LCD_init>:
 322:	0e 94 00 01 	call	0x200	; 0x200 <I2C_start>
 326:	60 e0       	ldi	r22, 0x00	; 0
 328:	70 e0       	ldi	r23, 0x00	; 0
 32a:	80 e7       	ldi	r24, 0x70	; 112
 32c:	0e 94 0b 01 	call	0x216	; 0x216 <I2C_select_slave>
 330:	80 e3       	ldi	r24, 0x30	; 48
 332:	0e 94 3a 01 	call	0x274	; 0x274 <LCD_cmd_hf>
 336:	80 e3       	ldi	r24, 0x30	; 48
 338:	0e 94 3a 01 	call	0x274	; 0x274 <LCD_cmd_hf>
 33c:	80 e2       	ldi	r24, 0x20	; 32
 33e:	0e 94 3a 01 	call	0x274	; 0x274 <LCD_cmd_hf>
 342:	88 e2       	ldi	r24, 0x28	; 40
 344:	0e 94 4d 01 	call	0x29a	; 0x29a <LCD_cmd>
 348:	8c e0       	ldi	r24, 0x0C	; 12
 34a:	0e 94 4d 01 	call	0x29a	; 0x29a <LCD_cmd>
 34e:	81 e0       	ldi	r24, 0x01	; 1
 350:	0e 94 4d 01 	call	0x29a	; 0x29a <LCD_cmd>
 354:	86 e0       	ldi	r24, 0x06	; 6
 356:	0e 94 4d 01 	call	0x29a	; 0x29a <LCD_cmd>
 35a:	80 e8       	ldi	r24, 0x80	; 128
 35c:	0e 94 4d 01 	call	0x29a	; 0x29a <LCD_cmd>
 360:	0e 94 0f 01 	call	0x21e	; 0x21e <I2C_stop>
 364:	08 95       	ret

00000366 <LCD_msg>:
 366:	cf 93       	push	r28
 368:	df 93       	push	r29
 36a:	ec 01       	movw	r28, r24
 36c:	0e 94 00 01 	call	0x200	; 0x200 <I2C_start>
 370:	60 e0       	ldi	r22, 0x00	; 0
 372:	70 e0       	ldi	r23, 0x00	; 0
 374:	80 e7       	ldi	r24, 0x70	; 112
 376:	0e 94 0b 01 	call	0x216	; 0x216 <I2C_select_slave>
 37a:	03 c0       	rjmp	.+6      	; 0x382 <LCD_msg+0x1c>
 37c:	21 96       	adiw	r28, 0x01	; 1
 37e:	0e 94 6f 01 	call	0x2de	; 0x2de <LCD_dwr>
 382:	88 81       	ld	r24, Y
 384:	81 11       	cpse	r24, r1
 386:	fa cf       	rjmp	.-12     	; 0x37c <LCD_msg+0x16>
 388:	0e 94 0f 01 	call	0x21e	; 0x21e <I2C_stop>
 38c:	df 91       	pop	r29
 38e:	cf 91       	pop	r28
 390:	08 95       	ret

00000392 <LCD_clear_msg>:
 392:	cf 93       	push	r28
 394:	df 93       	push	r29
 396:	ec 01       	movw	r28, r24
 398:	0e 94 00 01 	call	0x200	; 0x200 <I2C_start>
 39c:	60 e0       	ldi	r22, 0x00	; 0
 39e:	70 e0       	ldi	r23, 0x00	; 0
 3a0:	80 e7       	ldi	r24, 0x70	; 112
 3a2:	0e 94 0b 01 	call	0x216	; 0x216 <I2C_select_slave>
 3a6:	81 e0       	ldi	r24, 0x01	; 1
 3a8:	0e 94 4d 01 	call	0x29a	; 0x29a <LCD_cmd>
 3ac:	80 e8       	ldi	r24, 0x80	; 128
 3ae:	0e 94 4d 01 	call	0x29a	; 0x29a <LCD_cmd>
 3b2:	03 c0       	rjmp	.+6      	; 0x3ba <LCD_clear_msg+0x28>
 3b4:	21 96       	adiw	r28, 0x01	; 1
 3b6:	0e 94 6f 01 	call	0x2de	; 0x2de <LCD_dwr>
 3ba:	88 81       	ld	r24, Y
 3bc:	81 11       	cpse	r24, r1
 3be:	fa cf       	rjmp	.-12     	; 0x3b4 <LCD_clear_msg+0x22>
 3c0:	0e 94 0f 01 	call	0x21e	; 0x21e <I2C_stop>
 3c4:	df 91       	pop	r29
 3c6:	cf 91       	pop	r28
 3c8:	08 95       	ret

000003ca <LCD_line_1>:
}

void LCD_line_1() {
	I2C_start();
 3ca:	0e 94 00 01 	call	0x200	; 0x200 <I2C_start>
	I2C_select_slave(LCD_ADDRESS, WRITE);
 3ce:	60 e0       	ldi	r22, 0x00	; 0
 3d0:	70 e0       	ldi	r23, 0x00	; 0
 3d2:	80 e7       	ldi	r24, 0x70	; 112
 3d4:	0e 94 0b 01 	call	0x216	; 0x216 <I2C_select_slave>
	
	LCD_cmd(0x80);
 3d8:	80 e8       	ldi	r24, 0x80	; 128
 3da:	0e 94 4d 01 	call	0x29a	; 0x29a <LCD_cmd>
	
	I2C_stop();
 3de:	0e 94 0f 01 	call	0x21e	; 0x21e <I2C_stop>
 3e2:	08 95       	ret

000003e4 <LCD_line_2>:
}

void LCD_line_2() {
	I2C_start();
 3e4:	0e 94 00 01 	call	0x200	; 0x200 <I2C_start>
	I2C_select_slave(LCD_ADDRESS, WRITE);
 3e8:	60 e0       	ldi	r22, 0x00	; 0
 3ea:	70 e0       	ldi	r23, 0x00	; 0
 3ec:	80 e7       	ldi	r24, 0x70	; 112
 3ee:	0e 94 0b 01 	call	0x216	; 0x216 <I2C_select_slave>
	
	LCD_cmd(0xC0);
 3f2:	80 ec       	ldi	r24, 0xC0	; 192
 3f4:	0e 94 4d 01 	call	0x29a	; 0x29a <LCD_cmd>
	
	I2C_stop();
 3f8:	0e 94 0f 01 	call	0x21e	; 0x21e <I2C_stop>
 3fc:	08 95       	ret

000003fe <select_register>:
 * Parameter
 *	- Registers according to ports (A, B, C, D)
 * Return
 *	- Pointer of selected register.
 */
volatile uint8_t* select_register(char portChar, volatile uint8_t* A, volatile uint8_t* B, volatile uint8_t* C, volatile uint8_t* D) {
 3fe:	0f 93       	push	r16
 400:	1f 93       	push	r17
	switch(portChar) { // Select register
 402:	82 34       	cpi	r24, 0x42	; 66
 404:	59 f0       	breq	.+22     	; 0x41c <__EEPROM_REGION_LENGTH__+0x1c>
 406:	18 f4       	brcc	.+6      	; 0x40e <__EEPROM_REGION_LENGTH__+0xe>
 408:	81 34       	cpi	r24, 0x41	; 65
 40a:	89 f0       	breq	.+34     	; 0x42e <__EEPROM_REGION_LENGTH__+0x2e>
 40c:	04 c0       	rjmp	.+8      	; 0x416 <__EEPROM_REGION_LENGTH__+0x16>
 40e:	83 34       	cpi	r24, 0x43	; 67
 410:	41 f0       	breq	.+16     	; 0x422 <__EEPROM_REGION_LENGTH__+0x22>
 412:	84 34       	cpi	r24, 0x44	; 68
 414:	49 f0       	breq	.+18     	; 0x428 <__EEPROM_REGION_LENGTH__+0x28>
			// PORT D
			return D;
			break;
		default:
			// Error
			return NULL;
 416:	80 e0       	ldi	r24, 0x00	; 0
 418:	90 e0       	ldi	r25, 0x00	; 0
 41a:	0b c0       	rjmp	.+22     	; 0x432 <__EEPROM_REGION_LENGTH__+0x32>
			// PORT A
			return A;
			break;
		case 'B':
			// PORT B
			return B;
 41c:	84 2f       	mov	r24, r20
 41e:	95 2f       	mov	r25, r21
 420:	08 c0       	rjmp	.+16     	; 0x432 <__EEPROM_REGION_LENGTH__+0x32>
			break;
		case 'C':
			// PORT C
			return C;
 422:	82 2f       	mov	r24, r18
 424:	93 2f       	mov	r25, r19
 426:	05 c0       	rjmp	.+10     	; 0x432 <__EEPROM_REGION_LENGTH__+0x32>
			break;
		case 'D':
			// PORT D
			return D;
 428:	80 2f       	mov	r24, r16
 42a:	91 2f       	mov	r25, r17
 42c:	02 c0       	rjmp	.+4      	; 0x432 <__EEPROM_REGION_LENGTH__+0x32>
 */
volatile uint8_t* select_register(char portChar, volatile uint8_t* A, volatile uint8_t* B, volatile uint8_t* C, volatile uint8_t* D) {
	switch(portChar) { // Select register
		case 'A':
			// PORT A
			return A;
 42e:	86 2f       	mov	r24, r22
 430:	97 2f       	mov	r25, r23
			break;
		default:
			// Error
			return NULL;
	}
}
 432:	1f 91       	pop	r17
 434:	0f 91       	pop	r16
 436:	08 95       	ret

00000438 <pin_mode>:
 *	- pin (string) - Input pin eg: A1, B4
 *	- mode (int) - 0 for output, 1 for input (INPUT, OUTPUT, INPUT_PULLUP)
 * Return
 *	- (int) - 0 if no errors.
 */
int pin_mode(Pin pin, int mode) {
 438:	cf 92       	push	r12
 43a:	df 92       	push	r13
 43c:	ef 92       	push	r14
 43e:	ff 92       	push	r15
 440:	0f 93       	push	r16
 442:	1f 93       	push	r17
 444:	cf 93       	push	r28
 446:	df 93       	push	r29
 448:	c8 2e       	mov	r12, r24
 44a:	d9 2e       	mov	r13, r25
 44c:	eb 01       	movw	r28, r22
	volatile uint8_t *regi = select_register(pin.port, &DDRA, &DDRB, &DDRC, &DDRD); // Select DDR according to pin
 44e:	01 e3       	ldi	r16, 0x31	; 49
 450:	10 e0       	ldi	r17, 0x00	; 0
 452:	24 e3       	ldi	r18, 0x34	; 52
 454:	30 e0       	ldi	r19, 0x00	; 0
 456:	47 e3       	ldi	r20, 0x37	; 55
 458:	50 e0       	ldi	r21, 0x00	; 0
 45a:	6a e3       	ldi	r22, 0x3A	; 58
 45c:	70 e0       	ldi	r23, 0x00	; 0
 45e:	89 2f       	mov	r24, r25
 460:	0e 94 ff 01 	call	0x3fe	; 0x3fe <select_register>
 464:	7c 01       	movw	r14, r24
	
	if (mode == 0) { // Check input or output
 466:	20 97       	sbiw	r28, 0x00	; 0
 468:	79 f4       	brne	.+30     	; 0x488 <pin_mode+0x50>
		*regi &= ~(1 << pin.pin); // Set pin as Input pin
 46a:	dc 01       	movw	r26, r24
 46c:	2c 91       	ld	r18, X
 46e:	81 e0       	ldi	r24, 0x01	; 1
 470:	90 e0       	ldi	r25, 0x00	; 0
 472:	02 c0       	rjmp	.+4      	; 0x478 <pin_mode+0x40>
 474:	88 0f       	add	r24, r24
 476:	99 1f       	adc	r25, r25
 478:	ca 94       	dec	r12
 47a:	e2 f7       	brpl	.-8      	; 0x474 <pin_mode+0x3c>
 47c:	80 95       	com	r24
 47e:	82 23       	and	r24, r18
 480:	8c 93       	st	X, r24
		*regi &= ~(1 << pin.pin); // Set pin as Input pin
		*_regi |= (1 << pin.pin); // Set pin as Input Pull up
	} else {
		return -1; // Return Error
	}
	return 0;
 482:	80 e0       	ldi	r24, 0x00	; 0
 484:	90 e0       	ldi	r25, 0x00	; 0
 486:	34 c0       	rjmp	.+104    	; 0x4f0 <pin_mode+0xb8>
int pin_mode(Pin pin, int mode) {
	volatile uint8_t *regi = select_register(pin.port, &DDRA, &DDRB, &DDRC, &DDRD); // Select DDR according to pin
	
	if (mode == 0) { // Check input or output
		*regi &= ~(1 << pin.pin); // Set pin as Input pin
	} else if (mode == 1) {
 488:	c1 30       	cpi	r28, 0x01	; 1
 48a:	d1 05       	cpc	r29, r1
 48c:	71 f4       	brne	.+28     	; 0x4aa <pin_mode+0x72>
		*regi |= (1 << pin.pin); // Set pin as Output pin
 48e:	fc 01       	movw	r30, r24
 490:	20 81       	ld	r18, Z
 492:	81 e0       	ldi	r24, 0x01	; 1
 494:	90 e0       	ldi	r25, 0x00	; 0
 496:	02 c0       	rjmp	.+4      	; 0x49c <pin_mode+0x64>
 498:	88 0f       	add	r24, r24
 49a:	99 1f       	adc	r25, r25
 49c:	ca 94       	dec	r12
 49e:	e2 f7       	brpl	.-8      	; 0x498 <pin_mode+0x60>
 4a0:	82 2b       	or	r24, r18
 4a2:	80 83       	st	Z, r24
		*regi &= ~(1 << pin.pin); // Set pin as Input pin
		*_regi |= (1 << pin.pin); // Set pin as Input Pull up
	} else {
		return -1; // Return Error
	}
	return 0;
 4a4:	80 e0       	ldi	r24, 0x00	; 0
 4a6:	90 e0       	ldi	r25, 0x00	; 0
 4a8:	23 c0       	rjmp	.+70     	; 0x4f0 <pin_mode+0xb8>
	
	if (mode == 0) { // Check input or output
		*regi &= ~(1 << pin.pin); // Set pin as Input pin
	} else if (mode == 1) {
		*regi |= (1 << pin.pin); // Set pin as Output pin
	} else if (mode == 2){
 4aa:	22 97       	sbiw	r28, 0x02	; 2
 4ac:	f9 f4       	brne	.+62     	; 0x4ec <pin_mode+0xb4>
		volatile uint8_t *_regi = select_register(pin.port, &PORTA, &PORTB, &PORTC, &PORTD);
 4ae:	02 e3       	ldi	r16, 0x32	; 50
 4b0:	10 e0       	ldi	r17, 0x00	; 0
 4b2:	25 e3       	ldi	r18, 0x35	; 53
 4b4:	30 e0       	ldi	r19, 0x00	; 0
 4b6:	48 e3       	ldi	r20, 0x38	; 56
 4b8:	50 e0       	ldi	r21, 0x00	; 0
 4ba:	6b e3       	ldi	r22, 0x3B	; 59
 4bc:	70 e0       	ldi	r23, 0x00	; 0
 4be:	8d 2d       	mov	r24, r13
 4c0:	0e 94 ff 01 	call	0x3fe	; 0x3fe <select_register>
 4c4:	fc 01       	movw	r30, r24
		*regi &= ~(1 << pin.pin); // Set pin as Input pin
 4c6:	d7 01       	movw	r26, r14
 4c8:	9c 91       	ld	r25, X
 4ca:	21 e0       	ldi	r18, 0x01	; 1
 4cc:	30 e0       	ldi	r19, 0x00	; 0
 4ce:	02 c0       	rjmp	.+4      	; 0x4d4 <pin_mode+0x9c>
 4d0:	22 0f       	add	r18, r18
 4d2:	33 1f       	adc	r19, r19
 4d4:	ca 94       	dec	r12
 4d6:	e2 f7       	brpl	.-8      	; 0x4d0 <pin_mode+0x98>
 4d8:	82 2f       	mov	r24, r18
 4da:	80 95       	com	r24
 4dc:	98 23       	and	r25, r24
 4de:	9c 93       	st	X, r25
		*_regi |= (1 << pin.pin); // Set pin as Input Pull up
 4e0:	80 81       	ld	r24, Z
 4e2:	28 2b       	or	r18, r24
 4e4:	20 83       	st	Z, r18
	} else {
		return -1; // Return Error
	}
	return 0;
 4e6:	80 e0       	ldi	r24, 0x00	; 0
 4e8:	90 e0       	ldi	r25, 0x00	; 0
 4ea:	02 c0       	rjmp	.+4      	; 0x4f0 <pin_mode+0xb8>
	} else if (mode == 2){
		volatile uint8_t *_regi = select_register(pin.port, &PORTA, &PORTB, &PORTC, &PORTD);
		*regi &= ~(1 << pin.pin); // Set pin as Input pin
		*_regi |= (1 << pin.pin); // Set pin as Input Pull up
	} else {
		return -1; // Return Error
 4ec:	8f ef       	ldi	r24, 0xFF	; 255
 4ee:	9f ef       	ldi	r25, 0xFF	; 255
	}
	return 0;
}
 4f0:	df 91       	pop	r29
 4f2:	cf 91       	pop	r28
 4f4:	1f 91       	pop	r17
 4f6:	0f 91       	pop	r16
 4f8:	ff 90       	pop	r15
 4fa:	ef 90       	pop	r14
 4fc:	df 90       	pop	r13
 4fe:	cf 90       	pop	r12
 500:	08 95       	ret

00000502 <sprintf>:
 502:	ae e0       	ldi	r26, 0x0E	; 14
 504:	b0 e0       	ldi	r27, 0x00	; 0
 506:	e7 e8       	ldi	r30, 0x87	; 135
 508:	f2 e0       	ldi	r31, 0x02	; 2
 50a:	0c 94 42 05 	jmp	0xa84	; 0xa84 <__prologue_saves__+0x1c>
 50e:	0d 89       	ldd	r16, Y+21	; 0x15
 510:	1e 89       	ldd	r17, Y+22	; 0x16
 512:	86 e0       	ldi	r24, 0x06	; 6
 514:	8c 83       	std	Y+4, r24	; 0x04
 516:	1a 83       	std	Y+2, r17	; 0x02
 518:	09 83       	std	Y+1, r16	; 0x01
 51a:	8f ef       	ldi	r24, 0xFF	; 255
 51c:	9f e7       	ldi	r25, 0x7F	; 127
 51e:	9e 83       	std	Y+6, r25	; 0x06
 520:	8d 83       	std	Y+5, r24	; 0x05
 522:	ae 01       	movw	r20, r28
 524:	47 5e       	subi	r20, 0xE7	; 231
 526:	5f 4f       	sbci	r21, 0xFF	; 255
 528:	6f 89       	ldd	r22, Y+23	; 0x17
 52a:	78 8d       	ldd	r23, Y+24	; 0x18
 52c:	ce 01       	movw	r24, r28
 52e:	01 96       	adiw	r24, 0x01	; 1
 530:	0e 94 a3 02 	call	0x546	; 0x546 <vfprintf>
 534:	ef 81       	ldd	r30, Y+7	; 0x07
 536:	f8 85       	ldd	r31, Y+8	; 0x08
 538:	e0 0f       	add	r30, r16
 53a:	f1 1f       	adc	r31, r17
 53c:	10 82       	st	Z, r1
 53e:	2e 96       	adiw	r28, 0x0e	; 14
 540:	e4 e0       	ldi	r30, 0x04	; 4
 542:	0c 94 5e 05 	jmp	0xabc	; 0xabc <__epilogue_restores__+0x1c>

00000546 <vfprintf>:
 546:	ab e0       	ldi	r26, 0x0B	; 11
 548:	b0 e0       	ldi	r27, 0x00	; 0
 54a:	e9 ea       	ldi	r30, 0xA9	; 169
 54c:	f2 e0       	ldi	r31, 0x02	; 2
 54e:	0c 94 34 05 	jmp	0xa68	; 0xa68 <__prologue_saves__>
 552:	6c 01       	movw	r12, r24
 554:	7b 01       	movw	r14, r22
 556:	8a 01       	movw	r16, r20
 558:	fc 01       	movw	r30, r24
 55a:	17 82       	std	Z+7, r1	; 0x07
 55c:	16 82       	std	Z+6, r1	; 0x06
 55e:	83 81       	ldd	r24, Z+3	; 0x03
 560:	81 ff       	sbrs	r24, 1
 562:	cc c1       	rjmp	.+920    	; 0x8fc <__stack+0x9d>
 564:	ce 01       	movw	r24, r28
 566:	01 96       	adiw	r24, 0x01	; 1
 568:	3c 01       	movw	r6, r24
 56a:	f6 01       	movw	r30, r12
 56c:	93 81       	ldd	r25, Z+3	; 0x03
 56e:	f7 01       	movw	r30, r14
 570:	93 fd       	sbrc	r25, 3
 572:	85 91       	lpm	r24, Z+
 574:	93 ff       	sbrs	r25, 3
 576:	81 91       	ld	r24, Z+
 578:	7f 01       	movw	r14, r30
 57a:	88 23       	and	r24, r24
 57c:	09 f4       	brne	.+2      	; 0x580 <vfprintf+0x3a>
 57e:	ba c1       	rjmp	.+884    	; 0x8f4 <__stack+0x95>
 580:	85 32       	cpi	r24, 0x25	; 37
 582:	39 f4       	brne	.+14     	; 0x592 <vfprintf+0x4c>
 584:	93 fd       	sbrc	r25, 3
 586:	85 91       	lpm	r24, Z+
 588:	93 ff       	sbrs	r25, 3
 58a:	81 91       	ld	r24, Z+
 58c:	7f 01       	movw	r14, r30
 58e:	85 32       	cpi	r24, 0x25	; 37
 590:	29 f4       	brne	.+10     	; 0x59c <vfprintf+0x56>
 592:	b6 01       	movw	r22, r12
 594:	90 e0       	ldi	r25, 0x00	; 0
 596:	0e 94 9a 04 	call	0x934	; 0x934 <fputc>
 59a:	e7 cf       	rjmp	.-50     	; 0x56a <vfprintf+0x24>
 59c:	91 2c       	mov	r9, r1
 59e:	21 2c       	mov	r2, r1
 5a0:	31 2c       	mov	r3, r1
 5a2:	ff e1       	ldi	r31, 0x1F	; 31
 5a4:	f3 15       	cp	r31, r3
 5a6:	d8 f0       	brcs	.+54     	; 0x5de <vfprintf+0x98>
 5a8:	8b 32       	cpi	r24, 0x2B	; 43
 5aa:	79 f0       	breq	.+30     	; 0x5ca <vfprintf+0x84>
 5ac:	38 f4       	brcc	.+14     	; 0x5bc <vfprintf+0x76>
 5ae:	80 32       	cpi	r24, 0x20	; 32
 5b0:	79 f0       	breq	.+30     	; 0x5d0 <vfprintf+0x8a>
 5b2:	83 32       	cpi	r24, 0x23	; 35
 5b4:	a1 f4       	brne	.+40     	; 0x5de <vfprintf+0x98>
 5b6:	23 2d       	mov	r18, r3
 5b8:	20 61       	ori	r18, 0x10	; 16
 5ba:	1d c0       	rjmp	.+58     	; 0x5f6 <vfprintf+0xb0>
 5bc:	8d 32       	cpi	r24, 0x2D	; 45
 5be:	61 f0       	breq	.+24     	; 0x5d8 <vfprintf+0x92>
 5c0:	80 33       	cpi	r24, 0x30	; 48
 5c2:	69 f4       	brne	.+26     	; 0x5de <vfprintf+0x98>
 5c4:	23 2d       	mov	r18, r3
 5c6:	21 60       	ori	r18, 0x01	; 1
 5c8:	16 c0       	rjmp	.+44     	; 0x5f6 <vfprintf+0xb0>
 5ca:	83 2d       	mov	r24, r3
 5cc:	82 60       	ori	r24, 0x02	; 2
 5ce:	38 2e       	mov	r3, r24
 5d0:	e3 2d       	mov	r30, r3
 5d2:	e4 60       	ori	r30, 0x04	; 4
 5d4:	3e 2e       	mov	r3, r30
 5d6:	2a c0       	rjmp	.+84     	; 0x62c <vfprintf+0xe6>
 5d8:	f3 2d       	mov	r31, r3
 5da:	f8 60       	ori	r31, 0x08	; 8
 5dc:	1d c0       	rjmp	.+58     	; 0x618 <vfprintf+0xd2>
 5de:	37 fc       	sbrc	r3, 7
 5e0:	2d c0       	rjmp	.+90     	; 0x63c <vfprintf+0xf6>
 5e2:	20 ed       	ldi	r18, 0xD0	; 208
 5e4:	28 0f       	add	r18, r24
 5e6:	2a 30       	cpi	r18, 0x0A	; 10
 5e8:	40 f0       	brcs	.+16     	; 0x5fa <vfprintf+0xb4>
 5ea:	8e 32       	cpi	r24, 0x2E	; 46
 5ec:	b9 f4       	brne	.+46     	; 0x61c <vfprintf+0xd6>
 5ee:	36 fc       	sbrc	r3, 6
 5f0:	81 c1       	rjmp	.+770    	; 0x8f4 <__stack+0x95>
 5f2:	23 2d       	mov	r18, r3
 5f4:	20 64       	ori	r18, 0x40	; 64
 5f6:	32 2e       	mov	r3, r18
 5f8:	19 c0       	rjmp	.+50     	; 0x62c <vfprintf+0xe6>
 5fa:	36 fe       	sbrs	r3, 6
 5fc:	06 c0       	rjmp	.+12     	; 0x60a <vfprintf+0xc4>
 5fe:	8a e0       	ldi	r24, 0x0A	; 10
 600:	98 9e       	mul	r9, r24
 602:	20 0d       	add	r18, r0
 604:	11 24       	eor	r1, r1
 606:	92 2e       	mov	r9, r18
 608:	11 c0       	rjmp	.+34     	; 0x62c <vfprintf+0xe6>
 60a:	ea e0       	ldi	r30, 0x0A	; 10
 60c:	2e 9e       	mul	r2, r30
 60e:	20 0d       	add	r18, r0
 610:	11 24       	eor	r1, r1
 612:	22 2e       	mov	r2, r18
 614:	f3 2d       	mov	r31, r3
 616:	f0 62       	ori	r31, 0x20	; 32
 618:	3f 2e       	mov	r3, r31
 61a:	08 c0       	rjmp	.+16     	; 0x62c <vfprintf+0xe6>
 61c:	8c 36       	cpi	r24, 0x6C	; 108
 61e:	21 f4       	brne	.+8      	; 0x628 <vfprintf+0xe2>
 620:	83 2d       	mov	r24, r3
 622:	80 68       	ori	r24, 0x80	; 128
 624:	38 2e       	mov	r3, r24
 626:	02 c0       	rjmp	.+4      	; 0x62c <vfprintf+0xe6>
 628:	88 36       	cpi	r24, 0x68	; 104
 62a:	41 f4       	brne	.+16     	; 0x63c <vfprintf+0xf6>
 62c:	f7 01       	movw	r30, r14
 62e:	93 fd       	sbrc	r25, 3
 630:	85 91       	lpm	r24, Z+
 632:	93 ff       	sbrs	r25, 3
 634:	81 91       	ld	r24, Z+
 636:	7f 01       	movw	r14, r30
 638:	81 11       	cpse	r24, r1
 63a:	b3 cf       	rjmp	.-154    	; 0x5a2 <vfprintf+0x5c>
 63c:	98 2f       	mov	r25, r24
 63e:	9f 7d       	andi	r25, 0xDF	; 223
 640:	95 54       	subi	r25, 0x45	; 69
 642:	93 30       	cpi	r25, 0x03	; 3
 644:	28 f4       	brcc	.+10     	; 0x650 <vfprintf+0x10a>
 646:	0c 5f       	subi	r16, 0xFC	; 252
 648:	1f 4f       	sbci	r17, 0xFF	; 255
 64a:	9f e3       	ldi	r25, 0x3F	; 63
 64c:	99 83       	std	Y+1, r25	; 0x01
 64e:	0d c0       	rjmp	.+26     	; 0x66a <vfprintf+0x124>
 650:	83 36       	cpi	r24, 0x63	; 99
 652:	31 f0       	breq	.+12     	; 0x660 <vfprintf+0x11a>
 654:	83 37       	cpi	r24, 0x73	; 115
 656:	71 f0       	breq	.+28     	; 0x674 <vfprintf+0x12e>
 658:	83 35       	cpi	r24, 0x53	; 83
 65a:	09 f0       	breq	.+2      	; 0x65e <vfprintf+0x118>
 65c:	59 c0       	rjmp	.+178    	; 0x710 <vfprintf+0x1ca>
 65e:	21 c0       	rjmp	.+66     	; 0x6a2 <vfprintf+0x15c>
 660:	f8 01       	movw	r30, r16
 662:	80 81       	ld	r24, Z
 664:	89 83       	std	Y+1, r24	; 0x01
 666:	0e 5f       	subi	r16, 0xFE	; 254
 668:	1f 4f       	sbci	r17, 0xFF	; 255
 66a:	88 24       	eor	r8, r8
 66c:	83 94       	inc	r8
 66e:	91 2c       	mov	r9, r1
 670:	53 01       	movw	r10, r6
 672:	13 c0       	rjmp	.+38     	; 0x69a <vfprintf+0x154>
 674:	28 01       	movw	r4, r16
 676:	f2 e0       	ldi	r31, 0x02	; 2
 678:	4f 0e       	add	r4, r31
 67a:	51 1c       	adc	r5, r1
 67c:	f8 01       	movw	r30, r16
 67e:	a0 80       	ld	r10, Z
 680:	b1 80       	ldd	r11, Z+1	; 0x01
 682:	36 fe       	sbrs	r3, 6
 684:	03 c0       	rjmp	.+6      	; 0x68c <vfprintf+0x146>
 686:	69 2d       	mov	r22, r9
 688:	70 e0       	ldi	r23, 0x00	; 0
 68a:	02 c0       	rjmp	.+4      	; 0x690 <vfprintf+0x14a>
 68c:	6f ef       	ldi	r22, 0xFF	; 255
 68e:	7f ef       	ldi	r23, 0xFF	; 255
 690:	c5 01       	movw	r24, r10
 692:	0e 94 8f 04 	call	0x91e	; 0x91e <strnlen>
 696:	4c 01       	movw	r8, r24
 698:	82 01       	movw	r16, r4
 69a:	f3 2d       	mov	r31, r3
 69c:	ff 77       	andi	r31, 0x7F	; 127
 69e:	3f 2e       	mov	r3, r31
 6a0:	16 c0       	rjmp	.+44     	; 0x6ce <vfprintf+0x188>
 6a2:	28 01       	movw	r4, r16
 6a4:	22 e0       	ldi	r18, 0x02	; 2
 6a6:	42 0e       	add	r4, r18
 6a8:	51 1c       	adc	r5, r1
 6aa:	f8 01       	movw	r30, r16
 6ac:	a0 80       	ld	r10, Z
 6ae:	b1 80       	ldd	r11, Z+1	; 0x01
 6b0:	36 fe       	sbrs	r3, 6
 6b2:	03 c0       	rjmp	.+6      	; 0x6ba <vfprintf+0x174>
 6b4:	69 2d       	mov	r22, r9
 6b6:	70 e0       	ldi	r23, 0x00	; 0
 6b8:	02 c0       	rjmp	.+4      	; 0x6be <vfprintf+0x178>
 6ba:	6f ef       	ldi	r22, 0xFF	; 255
 6bc:	7f ef       	ldi	r23, 0xFF	; 255
 6be:	c5 01       	movw	r24, r10
 6c0:	0e 94 84 04 	call	0x908	; 0x908 <strnlen_P>
 6c4:	4c 01       	movw	r8, r24
 6c6:	f3 2d       	mov	r31, r3
 6c8:	f0 68       	ori	r31, 0x80	; 128
 6ca:	3f 2e       	mov	r3, r31
 6cc:	82 01       	movw	r16, r4
 6ce:	33 fc       	sbrc	r3, 3
 6d0:	1b c0       	rjmp	.+54     	; 0x708 <vfprintf+0x1c2>
 6d2:	82 2d       	mov	r24, r2
 6d4:	90 e0       	ldi	r25, 0x00	; 0
 6d6:	88 16       	cp	r8, r24
 6d8:	99 06       	cpc	r9, r25
 6da:	b0 f4       	brcc	.+44     	; 0x708 <vfprintf+0x1c2>
 6dc:	b6 01       	movw	r22, r12
 6de:	80 e2       	ldi	r24, 0x20	; 32
 6e0:	90 e0       	ldi	r25, 0x00	; 0
 6e2:	0e 94 9a 04 	call	0x934	; 0x934 <fputc>
 6e6:	2a 94       	dec	r2
 6e8:	f4 cf       	rjmp	.-24     	; 0x6d2 <vfprintf+0x18c>
 6ea:	f5 01       	movw	r30, r10
 6ec:	37 fc       	sbrc	r3, 7
 6ee:	85 91       	lpm	r24, Z+
 6f0:	37 fe       	sbrs	r3, 7
 6f2:	81 91       	ld	r24, Z+
 6f4:	5f 01       	movw	r10, r30
 6f6:	b6 01       	movw	r22, r12
 6f8:	90 e0       	ldi	r25, 0x00	; 0
 6fa:	0e 94 9a 04 	call	0x934	; 0x934 <fputc>
 6fe:	21 10       	cpse	r2, r1
 700:	2a 94       	dec	r2
 702:	21 e0       	ldi	r18, 0x01	; 1
 704:	82 1a       	sub	r8, r18
 706:	91 08       	sbc	r9, r1
 708:	81 14       	cp	r8, r1
 70a:	91 04       	cpc	r9, r1
 70c:	71 f7       	brne	.-36     	; 0x6ea <vfprintf+0x1a4>
 70e:	e8 c0       	rjmp	.+464    	; 0x8e0 <__stack+0x81>
 710:	84 36       	cpi	r24, 0x64	; 100
 712:	11 f0       	breq	.+4      	; 0x718 <vfprintf+0x1d2>
 714:	89 36       	cpi	r24, 0x69	; 105
 716:	41 f5       	brne	.+80     	; 0x768 <vfprintf+0x222>
 718:	f8 01       	movw	r30, r16
 71a:	37 fe       	sbrs	r3, 7
 71c:	07 c0       	rjmp	.+14     	; 0x72c <vfprintf+0x1e6>
 71e:	60 81       	ld	r22, Z
 720:	71 81       	ldd	r23, Z+1	; 0x01
 722:	82 81       	ldd	r24, Z+2	; 0x02
 724:	93 81       	ldd	r25, Z+3	; 0x03
 726:	0c 5f       	subi	r16, 0xFC	; 252
 728:	1f 4f       	sbci	r17, 0xFF	; 255
 72a:	08 c0       	rjmp	.+16     	; 0x73c <vfprintf+0x1f6>
 72c:	60 81       	ld	r22, Z
 72e:	71 81       	ldd	r23, Z+1	; 0x01
 730:	07 2e       	mov	r0, r23
 732:	00 0c       	add	r0, r0
 734:	88 0b       	sbc	r24, r24
 736:	99 0b       	sbc	r25, r25
 738:	0e 5f       	subi	r16, 0xFE	; 254
 73a:	1f 4f       	sbci	r17, 0xFF	; 255
 73c:	f3 2d       	mov	r31, r3
 73e:	ff 76       	andi	r31, 0x6F	; 111
 740:	3f 2e       	mov	r3, r31
 742:	97 ff       	sbrs	r25, 7
 744:	09 c0       	rjmp	.+18     	; 0x758 <vfprintf+0x212>
 746:	90 95       	com	r25
 748:	80 95       	com	r24
 74a:	70 95       	com	r23
 74c:	61 95       	neg	r22
 74e:	7f 4f       	sbci	r23, 0xFF	; 255
 750:	8f 4f       	sbci	r24, 0xFF	; 255
 752:	9f 4f       	sbci	r25, 0xFF	; 255
 754:	f0 68       	ori	r31, 0x80	; 128
 756:	3f 2e       	mov	r3, r31
 758:	2a e0       	ldi	r18, 0x0A	; 10
 75a:	30 e0       	ldi	r19, 0x00	; 0
 75c:	a3 01       	movw	r20, r6
 75e:	0e 94 d6 04 	call	0x9ac	; 0x9ac <__ultoa_invert>
 762:	88 2e       	mov	r8, r24
 764:	86 18       	sub	r8, r6
 766:	45 c0       	rjmp	.+138    	; 0x7f2 <vfprintf+0x2ac>
 768:	85 37       	cpi	r24, 0x75	; 117
 76a:	31 f4       	brne	.+12     	; 0x778 <vfprintf+0x232>
 76c:	23 2d       	mov	r18, r3
 76e:	2f 7e       	andi	r18, 0xEF	; 239
 770:	b2 2e       	mov	r11, r18
 772:	2a e0       	ldi	r18, 0x0A	; 10
 774:	30 e0       	ldi	r19, 0x00	; 0
 776:	25 c0       	rjmp	.+74     	; 0x7c2 <vfprintf+0x27c>
 778:	93 2d       	mov	r25, r3
 77a:	99 7f       	andi	r25, 0xF9	; 249
 77c:	b9 2e       	mov	r11, r25
 77e:	8f 36       	cpi	r24, 0x6F	; 111
 780:	c1 f0       	breq	.+48     	; 0x7b2 <vfprintf+0x26c>
 782:	18 f4       	brcc	.+6      	; 0x78a <vfprintf+0x244>
 784:	88 35       	cpi	r24, 0x58	; 88
 786:	79 f0       	breq	.+30     	; 0x7a6 <vfprintf+0x260>
 788:	b5 c0       	rjmp	.+362    	; 0x8f4 <__stack+0x95>
 78a:	80 37       	cpi	r24, 0x70	; 112
 78c:	19 f0       	breq	.+6      	; 0x794 <vfprintf+0x24e>
 78e:	88 37       	cpi	r24, 0x78	; 120
 790:	21 f0       	breq	.+8      	; 0x79a <vfprintf+0x254>
 792:	b0 c0       	rjmp	.+352    	; 0x8f4 <__stack+0x95>
 794:	e9 2f       	mov	r30, r25
 796:	e0 61       	ori	r30, 0x10	; 16
 798:	be 2e       	mov	r11, r30
 79a:	b4 fe       	sbrs	r11, 4
 79c:	0d c0       	rjmp	.+26     	; 0x7b8 <vfprintf+0x272>
 79e:	fb 2d       	mov	r31, r11
 7a0:	f4 60       	ori	r31, 0x04	; 4
 7a2:	bf 2e       	mov	r11, r31
 7a4:	09 c0       	rjmp	.+18     	; 0x7b8 <vfprintf+0x272>
 7a6:	34 fe       	sbrs	r3, 4
 7a8:	0a c0       	rjmp	.+20     	; 0x7be <vfprintf+0x278>
 7aa:	29 2f       	mov	r18, r25
 7ac:	26 60       	ori	r18, 0x06	; 6
 7ae:	b2 2e       	mov	r11, r18
 7b0:	06 c0       	rjmp	.+12     	; 0x7be <vfprintf+0x278>
 7b2:	28 e0       	ldi	r18, 0x08	; 8
 7b4:	30 e0       	ldi	r19, 0x00	; 0
 7b6:	05 c0       	rjmp	.+10     	; 0x7c2 <vfprintf+0x27c>
 7b8:	20 e1       	ldi	r18, 0x10	; 16
 7ba:	30 e0       	ldi	r19, 0x00	; 0
 7bc:	02 c0       	rjmp	.+4      	; 0x7c2 <vfprintf+0x27c>
 7be:	20 e1       	ldi	r18, 0x10	; 16
 7c0:	32 e0       	ldi	r19, 0x02	; 2
 7c2:	f8 01       	movw	r30, r16
 7c4:	b7 fe       	sbrs	r11, 7
 7c6:	07 c0       	rjmp	.+14     	; 0x7d6 <vfprintf+0x290>
 7c8:	60 81       	ld	r22, Z
 7ca:	71 81       	ldd	r23, Z+1	; 0x01
 7cc:	82 81       	ldd	r24, Z+2	; 0x02
 7ce:	93 81       	ldd	r25, Z+3	; 0x03
 7d0:	0c 5f       	subi	r16, 0xFC	; 252
 7d2:	1f 4f       	sbci	r17, 0xFF	; 255
 7d4:	06 c0       	rjmp	.+12     	; 0x7e2 <vfprintf+0x29c>
 7d6:	60 81       	ld	r22, Z
 7d8:	71 81       	ldd	r23, Z+1	; 0x01
 7da:	80 e0       	ldi	r24, 0x00	; 0
 7dc:	90 e0       	ldi	r25, 0x00	; 0
 7de:	0e 5f       	subi	r16, 0xFE	; 254
 7e0:	1f 4f       	sbci	r17, 0xFF	; 255
 7e2:	a3 01       	movw	r20, r6
 7e4:	0e 94 d6 04 	call	0x9ac	; 0x9ac <__ultoa_invert>
 7e8:	88 2e       	mov	r8, r24
 7ea:	86 18       	sub	r8, r6
 7ec:	fb 2d       	mov	r31, r11
 7ee:	ff 77       	andi	r31, 0x7F	; 127
 7f0:	3f 2e       	mov	r3, r31
 7f2:	36 fe       	sbrs	r3, 6
 7f4:	0d c0       	rjmp	.+26     	; 0x810 <__DATA_REGION_LENGTH__+0x10>
 7f6:	23 2d       	mov	r18, r3
 7f8:	2e 7f       	andi	r18, 0xFE	; 254
 7fa:	a2 2e       	mov	r10, r18
 7fc:	89 14       	cp	r8, r9
 7fe:	58 f4       	brcc	.+22     	; 0x816 <__DATA_REGION_LENGTH__+0x16>
 800:	34 fe       	sbrs	r3, 4
 802:	0b c0       	rjmp	.+22     	; 0x81a <__DATA_REGION_LENGTH__+0x1a>
 804:	32 fc       	sbrc	r3, 2
 806:	09 c0       	rjmp	.+18     	; 0x81a <__DATA_REGION_LENGTH__+0x1a>
 808:	83 2d       	mov	r24, r3
 80a:	8e 7e       	andi	r24, 0xEE	; 238
 80c:	a8 2e       	mov	r10, r24
 80e:	05 c0       	rjmp	.+10     	; 0x81a <__DATA_REGION_LENGTH__+0x1a>
 810:	b8 2c       	mov	r11, r8
 812:	a3 2c       	mov	r10, r3
 814:	03 c0       	rjmp	.+6      	; 0x81c <__DATA_REGION_LENGTH__+0x1c>
 816:	b8 2c       	mov	r11, r8
 818:	01 c0       	rjmp	.+2      	; 0x81c <__DATA_REGION_LENGTH__+0x1c>
 81a:	b9 2c       	mov	r11, r9
 81c:	a4 fe       	sbrs	r10, 4
 81e:	0f c0       	rjmp	.+30     	; 0x83e <__DATA_REGION_LENGTH__+0x3e>
 820:	fe 01       	movw	r30, r28
 822:	e8 0d       	add	r30, r8
 824:	f1 1d       	adc	r31, r1
 826:	80 81       	ld	r24, Z
 828:	80 33       	cpi	r24, 0x30	; 48
 82a:	21 f4       	brne	.+8      	; 0x834 <__DATA_REGION_LENGTH__+0x34>
 82c:	9a 2d       	mov	r25, r10
 82e:	99 7e       	andi	r25, 0xE9	; 233
 830:	a9 2e       	mov	r10, r25
 832:	09 c0       	rjmp	.+18     	; 0x846 <__DATA_REGION_LENGTH__+0x46>
 834:	a2 fe       	sbrs	r10, 2
 836:	06 c0       	rjmp	.+12     	; 0x844 <__DATA_REGION_LENGTH__+0x44>
 838:	b3 94       	inc	r11
 83a:	b3 94       	inc	r11
 83c:	04 c0       	rjmp	.+8      	; 0x846 <__DATA_REGION_LENGTH__+0x46>
 83e:	8a 2d       	mov	r24, r10
 840:	86 78       	andi	r24, 0x86	; 134
 842:	09 f0       	breq	.+2      	; 0x846 <__DATA_REGION_LENGTH__+0x46>
 844:	b3 94       	inc	r11
 846:	a3 fc       	sbrc	r10, 3
 848:	11 c0       	rjmp	.+34     	; 0x86c <__stack+0xd>
 84a:	a0 fe       	sbrs	r10, 0
 84c:	06 c0       	rjmp	.+12     	; 0x85a <__DATA_REGION_LENGTH__+0x5a>
 84e:	b2 14       	cp	r11, r2
 850:	88 f4       	brcc	.+34     	; 0x874 <__stack+0x15>
 852:	28 0c       	add	r2, r8
 854:	92 2c       	mov	r9, r2
 856:	9b 18       	sub	r9, r11
 858:	0e c0       	rjmp	.+28     	; 0x876 <__stack+0x17>
 85a:	b2 14       	cp	r11, r2
 85c:	60 f4       	brcc	.+24     	; 0x876 <__stack+0x17>
 85e:	b6 01       	movw	r22, r12
 860:	80 e2       	ldi	r24, 0x20	; 32
 862:	90 e0       	ldi	r25, 0x00	; 0
 864:	0e 94 9a 04 	call	0x934	; 0x934 <fputc>
 868:	b3 94       	inc	r11
 86a:	f7 cf       	rjmp	.-18     	; 0x85a <__DATA_REGION_LENGTH__+0x5a>
 86c:	b2 14       	cp	r11, r2
 86e:	18 f4       	brcc	.+6      	; 0x876 <__stack+0x17>
 870:	2b 18       	sub	r2, r11
 872:	02 c0       	rjmp	.+4      	; 0x878 <__stack+0x19>
 874:	98 2c       	mov	r9, r8
 876:	21 2c       	mov	r2, r1
 878:	a4 fe       	sbrs	r10, 4
 87a:	10 c0       	rjmp	.+32     	; 0x89c <__stack+0x3d>
 87c:	b6 01       	movw	r22, r12
 87e:	80 e3       	ldi	r24, 0x30	; 48
 880:	90 e0       	ldi	r25, 0x00	; 0
 882:	0e 94 9a 04 	call	0x934	; 0x934 <fputc>
 886:	a2 fe       	sbrs	r10, 2
 888:	17 c0       	rjmp	.+46     	; 0x8b8 <__stack+0x59>
 88a:	a1 fc       	sbrc	r10, 1
 88c:	03 c0       	rjmp	.+6      	; 0x894 <__stack+0x35>
 88e:	88 e7       	ldi	r24, 0x78	; 120
 890:	90 e0       	ldi	r25, 0x00	; 0
 892:	02 c0       	rjmp	.+4      	; 0x898 <__stack+0x39>
 894:	88 e5       	ldi	r24, 0x58	; 88
 896:	90 e0       	ldi	r25, 0x00	; 0
 898:	b6 01       	movw	r22, r12
 89a:	0c c0       	rjmp	.+24     	; 0x8b4 <__stack+0x55>
 89c:	8a 2d       	mov	r24, r10
 89e:	86 78       	andi	r24, 0x86	; 134
 8a0:	59 f0       	breq	.+22     	; 0x8b8 <__stack+0x59>
 8a2:	a1 fe       	sbrs	r10, 1
 8a4:	02 c0       	rjmp	.+4      	; 0x8aa <__stack+0x4b>
 8a6:	8b e2       	ldi	r24, 0x2B	; 43
 8a8:	01 c0       	rjmp	.+2      	; 0x8ac <__stack+0x4d>
 8aa:	80 e2       	ldi	r24, 0x20	; 32
 8ac:	a7 fc       	sbrc	r10, 7
 8ae:	8d e2       	ldi	r24, 0x2D	; 45
 8b0:	b6 01       	movw	r22, r12
 8b2:	90 e0       	ldi	r25, 0x00	; 0
 8b4:	0e 94 9a 04 	call	0x934	; 0x934 <fputc>
 8b8:	89 14       	cp	r8, r9
 8ba:	38 f4       	brcc	.+14     	; 0x8ca <__stack+0x6b>
 8bc:	b6 01       	movw	r22, r12
 8be:	80 e3       	ldi	r24, 0x30	; 48
 8c0:	90 e0       	ldi	r25, 0x00	; 0
 8c2:	0e 94 9a 04 	call	0x934	; 0x934 <fputc>
 8c6:	9a 94       	dec	r9
 8c8:	f7 cf       	rjmp	.-18     	; 0x8b8 <__stack+0x59>
 8ca:	8a 94       	dec	r8
 8cc:	f3 01       	movw	r30, r6
 8ce:	e8 0d       	add	r30, r8
 8d0:	f1 1d       	adc	r31, r1
 8d2:	80 81       	ld	r24, Z
 8d4:	b6 01       	movw	r22, r12
 8d6:	90 e0       	ldi	r25, 0x00	; 0
 8d8:	0e 94 9a 04 	call	0x934	; 0x934 <fputc>
 8dc:	81 10       	cpse	r8, r1
 8de:	f5 cf       	rjmp	.-22     	; 0x8ca <__stack+0x6b>
 8e0:	22 20       	and	r2, r2
 8e2:	09 f4       	brne	.+2      	; 0x8e6 <__stack+0x87>
 8e4:	42 ce       	rjmp	.-892    	; 0x56a <vfprintf+0x24>
 8e6:	b6 01       	movw	r22, r12
 8e8:	80 e2       	ldi	r24, 0x20	; 32
 8ea:	90 e0       	ldi	r25, 0x00	; 0
 8ec:	0e 94 9a 04 	call	0x934	; 0x934 <fputc>
 8f0:	2a 94       	dec	r2
 8f2:	f6 cf       	rjmp	.-20     	; 0x8e0 <__stack+0x81>
 8f4:	f6 01       	movw	r30, r12
 8f6:	86 81       	ldd	r24, Z+6	; 0x06
 8f8:	97 81       	ldd	r25, Z+7	; 0x07
 8fa:	02 c0       	rjmp	.+4      	; 0x900 <__stack+0xa1>
 8fc:	8f ef       	ldi	r24, 0xFF	; 255
 8fe:	9f ef       	ldi	r25, 0xFF	; 255
 900:	2b 96       	adiw	r28, 0x0b	; 11
 902:	e2 e1       	ldi	r30, 0x12	; 18
 904:	0c 94 50 05 	jmp	0xaa0	; 0xaa0 <__epilogue_restores__>

00000908 <strnlen_P>:
 908:	fc 01       	movw	r30, r24
 90a:	05 90       	lpm	r0, Z+
 90c:	61 50       	subi	r22, 0x01	; 1
 90e:	70 40       	sbci	r23, 0x00	; 0
 910:	01 10       	cpse	r0, r1
 912:	d8 f7       	brcc	.-10     	; 0x90a <strnlen_P+0x2>
 914:	80 95       	com	r24
 916:	90 95       	com	r25
 918:	8e 0f       	add	r24, r30
 91a:	9f 1f       	adc	r25, r31
 91c:	08 95       	ret

0000091e <strnlen>:
 91e:	fc 01       	movw	r30, r24
 920:	61 50       	subi	r22, 0x01	; 1
 922:	70 40       	sbci	r23, 0x00	; 0
 924:	01 90       	ld	r0, Z+
 926:	01 10       	cpse	r0, r1
 928:	d8 f7       	brcc	.-10     	; 0x920 <strnlen+0x2>
 92a:	80 95       	com	r24
 92c:	90 95       	com	r25
 92e:	8e 0f       	add	r24, r30
 930:	9f 1f       	adc	r25, r31
 932:	08 95       	ret

00000934 <fputc>:
 934:	0f 93       	push	r16
 936:	1f 93       	push	r17
 938:	cf 93       	push	r28
 93a:	df 93       	push	r29
 93c:	fb 01       	movw	r30, r22
 93e:	23 81       	ldd	r18, Z+3	; 0x03
 940:	21 fd       	sbrc	r18, 1
 942:	03 c0       	rjmp	.+6      	; 0x94a <fputc+0x16>
 944:	8f ef       	ldi	r24, 0xFF	; 255
 946:	9f ef       	ldi	r25, 0xFF	; 255
 948:	2c c0       	rjmp	.+88     	; 0x9a2 <fputc+0x6e>
 94a:	22 ff       	sbrs	r18, 2
 94c:	16 c0       	rjmp	.+44     	; 0x97a <fputc+0x46>
 94e:	46 81       	ldd	r20, Z+6	; 0x06
 950:	57 81       	ldd	r21, Z+7	; 0x07
 952:	24 81       	ldd	r18, Z+4	; 0x04
 954:	35 81       	ldd	r19, Z+5	; 0x05
 956:	42 17       	cp	r20, r18
 958:	53 07       	cpc	r21, r19
 95a:	44 f4       	brge	.+16     	; 0x96c <fputc+0x38>
 95c:	a0 81       	ld	r26, Z
 95e:	b1 81       	ldd	r27, Z+1	; 0x01
 960:	9d 01       	movw	r18, r26
 962:	2f 5f       	subi	r18, 0xFF	; 255
 964:	3f 4f       	sbci	r19, 0xFF	; 255
 966:	31 83       	std	Z+1, r19	; 0x01
 968:	20 83       	st	Z, r18
 96a:	8c 93       	st	X, r24
 96c:	26 81       	ldd	r18, Z+6	; 0x06
 96e:	37 81       	ldd	r19, Z+7	; 0x07
 970:	2f 5f       	subi	r18, 0xFF	; 255
 972:	3f 4f       	sbci	r19, 0xFF	; 255
 974:	37 83       	std	Z+7, r19	; 0x07
 976:	26 83       	std	Z+6, r18	; 0x06
 978:	14 c0       	rjmp	.+40     	; 0x9a2 <fputc+0x6e>
 97a:	8b 01       	movw	r16, r22
 97c:	ec 01       	movw	r28, r24
 97e:	fb 01       	movw	r30, r22
 980:	00 84       	ldd	r0, Z+8	; 0x08
 982:	f1 85       	ldd	r31, Z+9	; 0x09
 984:	e0 2d       	mov	r30, r0
 986:	09 95       	icall
 988:	89 2b       	or	r24, r25
 98a:	e1 f6       	brne	.-72     	; 0x944 <fputc+0x10>
 98c:	d8 01       	movw	r26, r16
 98e:	16 96       	adiw	r26, 0x06	; 6
 990:	8d 91       	ld	r24, X+
 992:	9c 91       	ld	r25, X
 994:	17 97       	sbiw	r26, 0x07	; 7
 996:	01 96       	adiw	r24, 0x01	; 1
 998:	17 96       	adiw	r26, 0x07	; 7
 99a:	9c 93       	st	X, r25
 99c:	8e 93       	st	-X, r24
 99e:	16 97       	sbiw	r26, 0x06	; 6
 9a0:	ce 01       	movw	r24, r28
 9a2:	df 91       	pop	r29
 9a4:	cf 91       	pop	r28
 9a6:	1f 91       	pop	r17
 9a8:	0f 91       	pop	r16
 9aa:	08 95       	ret

000009ac <__ultoa_invert>:
 9ac:	fa 01       	movw	r30, r20
 9ae:	aa 27       	eor	r26, r26
 9b0:	28 30       	cpi	r18, 0x08	; 8
 9b2:	51 f1       	breq	.+84     	; 0xa08 <__ultoa_invert+0x5c>
 9b4:	20 31       	cpi	r18, 0x10	; 16
 9b6:	81 f1       	breq	.+96     	; 0xa18 <__ultoa_invert+0x6c>
 9b8:	e8 94       	clt
 9ba:	6f 93       	push	r22
 9bc:	6e 7f       	andi	r22, 0xFE	; 254
 9be:	6e 5f       	subi	r22, 0xFE	; 254
 9c0:	7f 4f       	sbci	r23, 0xFF	; 255
 9c2:	8f 4f       	sbci	r24, 0xFF	; 255
 9c4:	9f 4f       	sbci	r25, 0xFF	; 255
 9c6:	af 4f       	sbci	r26, 0xFF	; 255
 9c8:	b1 e0       	ldi	r27, 0x01	; 1
 9ca:	3e d0       	rcall	.+124    	; 0xa48 <__ultoa_invert+0x9c>
 9cc:	b4 e0       	ldi	r27, 0x04	; 4
 9ce:	3c d0       	rcall	.+120    	; 0xa48 <__ultoa_invert+0x9c>
 9d0:	67 0f       	add	r22, r23
 9d2:	78 1f       	adc	r23, r24
 9d4:	89 1f       	adc	r24, r25
 9d6:	9a 1f       	adc	r25, r26
 9d8:	a1 1d       	adc	r26, r1
 9da:	68 0f       	add	r22, r24
 9dc:	79 1f       	adc	r23, r25
 9de:	8a 1f       	adc	r24, r26
 9e0:	91 1d       	adc	r25, r1
 9e2:	a1 1d       	adc	r26, r1
 9e4:	6a 0f       	add	r22, r26
 9e6:	71 1d       	adc	r23, r1
 9e8:	81 1d       	adc	r24, r1
 9ea:	91 1d       	adc	r25, r1
 9ec:	a1 1d       	adc	r26, r1
 9ee:	20 d0       	rcall	.+64     	; 0xa30 <__ultoa_invert+0x84>
 9f0:	09 f4       	brne	.+2      	; 0x9f4 <__ultoa_invert+0x48>
 9f2:	68 94       	set
 9f4:	3f 91       	pop	r19
 9f6:	2a e0       	ldi	r18, 0x0A	; 10
 9f8:	26 9f       	mul	r18, r22
 9fa:	11 24       	eor	r1, r1
 9fc:	30 19       	sub	r19, r0
 9fe:	30 5d       	subi	r19, 0xD0	; 208
 a00:	31 93       	st	Z+, r19
 a02:	de f6       	brtc	.-74     	; 0x9ba <__ultoa_invert+0xe>
 a04:	cf 01       	movw	r24, r30
 a06:	08 95       	ret
 a08:	46 2f       	mov	r20, r22
 a0a:	47 70       	andi	r20, 0x07	; 7
 a0c:	40 5d       	subi	r20, 0xD0	; 208
 a0e:	41 93       	st	Z+, r20
 a10:	b3 e0       	ldi	r27, 0x03	; 3
 a12:	0f d0       	rcall	.+30     	; 0xa32 <__ultoa_invert+0x86>
 a14:	c9 f7       	brne	.-14     	; 0xa08 <__ultoa_invert+0x5c>
 a16:	f6 cf       	rjmp	.-20     	; 0xa04 <__ultoa_invert+0x58>
 a18:	46 2f       	mov	r20, r22
 a1a:	4f 70       	andi	r20, 0x0F	; 15
 a1c:	40 5d       	subi	r20, 0xD0	; 208
 a1e:	4a 33       	cpi	r20, 0x3A	; 58
 a20:	18 f0       	brcs	.+6      	; 0xa28 <__ultoa_invert+0x7c>
 a22:	49 5d       	subi	r20, 0xD9	; 217
 a24:	31 fd       	sbrc	r19, 1
 a26:	40 52       	subi	r20, 0x20	; 32
 a28:	41 93       	st	Z+, r20
 a2a:	02 d0       	rcall	.+4      	; 0xa30 <__ultoa_invert+0x84>
 a2c:	a9 f7       	brne	.-22     	; 0xa18 <__ultoa_invert+0x6c>
 a2e:	ea cf       	rjmp	.-44     	; 0xa04 <__ultoa_invert+0x58>
 a30:	b4 e0       	ldi	r27, 0x04	; 4
 a32:	a6 95       	lsr	r26
 a34:	97 95       	ror	r25
 a36:	87 95       	ror	r24
 a38:	77 95       	ror	r23
 a3a:	67 95       	ror	r22
 a3c:	ba 95       	dec	r27
 a3e:	c9 f7       	brne	.-14     	; 0xa32 <__ultoa_invert+0x86>
 a40:	00 97       	sbiw	r24, 0x00	; 0
 a42:	61 05       	cpc	r22, r1
 a44:	71 05       	cpc	r23, r1
 a46:	08 95       	ret
 a48:	9b 01       	movw	r18, r22
 a4a:	ac 01       	movw	r20, r24
 a4c:	0a 2e       	mov	r0, r26
 a4e:	06 94       	lsr	r0
 a50:	57 95       	ror	r21
 a52:	47 95       	ror	r20
 a54:	37 95       	ror	r19
 a56:	27 95       	ror	r18
 a58:	ba 95       	dec	r27
 a5a:	c9 f7       	brne	.-14     	; 0xa4e <__ultoa_invert+0xa2>
 a5c:	62 0f       	add	r22, r18
 a5e:	73 1f       	adc	r23, r19
 a60:	84 1f       	adc	r24, r20
 a62:	95 1f       	adc	r25, r21
 a64:	a0 1d       	adc	r26, r0
 a66:	08 95       	ret

00000a68 <__prologue_saves__>:
 a68:	2f 92       	push	r2
 a6a:	3f 92       	push	r3
 a6c:	4f 92       	push	r4
 a6e:	5f 92       	push	r5
 a70:	6f 92       	push	r6
 a72:	7f 92       	push	r7
 a74:	8f 92       	push	r8
 a76:	9f 92       	push	r9
 a78:	af 92       	push	r10
 a7a:	bf 92       	push	r11
 a7c:	cf 92       	push	r12
 a7e:	df 92       	push	r13
 a80:	ef 92       	push	r14
 a82:	ff 92       	push	r15
 a84:	0f 93       	push	r16
 a86:	1f 93       	push	r17
 a88:	cf 93       	push	r28
 a8a:	df 93       	push	r29
 a8c:	cd b7       	in	r28, 0x3d	; 61
 a8e:	de b7       	in	r29, 0x3e	; 62
 a90:	ca 1b       	sub	r28, r26
 a92:	db 0b       	sbc	r29, r27
 a94:	0f b6       	in	r0, 0x3f	; 63
 a96:	f8 94       	cli
 a98:	de bf       	out	0x3e, r29	; 62
 a9a:	0f be       	out	0x3f, r0	; 63
 a9c:	cd bf       	out	0x3d, r28	; 61
 a9e:	09 94       	ijmp

00000aa0 <__epilogue_restores__>:
 aa0:	2a 88       	ldd	r2, Y+18	; 0x12
 aa2:	39 88       	ldd	r3, Y+17	; 0x11
 aa4:	48 88       	ldd	r4, Y+16	; 0x10
 aa6:	5f 84       	ldd	r5, Y+15	; 0x0f
 aa8:	6e 84       	ldd	r6, Y+14	; 0x0e
 aaa:	7d 84       	ldd	r7, Y+13	; 0x0d
 aac:	8c 84       	ldd	r8, Y+12	; 0x0c
 aae:	9b 84       	ldd	r9, Y+11	; 0x0b
 ab0:	aa 84       	ldd	r10, Y+10	; 0x0a
 ab2:	b9 84       	ldd	r11, Y+9	; 0x09
 ab4:	c8 84       	ldd	r12, Y+8	; 0x08
 ab6:	df 80       	ldd	r13, Y+7	; 0x07
 ab8:	ee 80       	ldd	r14, Y+6	; 0x06
 aba:	fd 80       	ldd	r15, Y+5	; 0x05
 abc:	0c 81       	ldd	r16, Y+4	; 0x04
 abe:	1b 81       	ldd	r17, Y+3	; 0x03
 ac0:	aa 81       	ldd	r26, Y+2	; 0x02
 ac2:	b9 81       	ldd	r27, Y+1	; 0x01
 ac4:	ce 0f       	add	r28, r30
 ac6:	d1 1d       	adc	r29, r1
 ac8:	0f b6       	in	r0, 0x3f	; 63
 aca:	f8 94       	cli
 acc:	de bf       	out	0x3e, r29	; 62
 ace:	0f be       	out	0x3f, r0	; 63
 ad0:	cd bf       	out	0x3d, r28	; 61
 ad2:	ed 01       	movw	r28, r26
 ad4:	08 95       	ret

00000ad6 <_exit>:
 ad6:	f8 94       	cli

00000ad8 <__stop_program>:
 ad8:	ff cf       	rjmp	.-2      	; 0xad8 <__stop_program>
