<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Joe\dev\brus16\gowin\impl\gwsynthesis\gowin.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Joe\dev\brus16\gowin\src\gowin.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Oct 15 23:36:31 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>25180</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>10123</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>16</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.000
<td>0.000</td>
<td>7.937</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.683</td>
<td>25.200
<td>0.000</td>
<td>19.841</td>
<td>rPLL/rpll_inst/CLKOUT</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td style="color: #FF0000;" class = "error">21.489(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of rPLL/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-105.578</td>
<td>16</td>
</tr>
<tr>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.852</td>
<td>vga_controller/vpos_0_s0/Q</td>
<td>rgb_reg_6_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>46.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.851</td>
<td>vga_controller/vpos_0_s0/Q</td>
<td>rgb_reg_8_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>46.134</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.844</td>
<td>vga_controller/vpos_0_s0/Q</td>
<td>rgb_reg_2_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>46.126</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.836</td>
<td>vga_controller/vpos_0_s0/Q</td>
<td>rgb_reg_9_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>46.118</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.832</td>
<td>vga_controller/vpos_0_s0/Q</td>
<td>rgb_reg_13_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>46.114</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.799</td>
<td>vga_controller/vpos_0_s0/Q</td>
<td>rgb_reg_11_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>46.081</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.787</td>
<td>vga_controller/vpos_0_s0/Q</td>
<td>rgb_reg_1_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>46.069</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-6.757</td>
<td>vga_controller/vpos_0_s0/Q</td>
<td>rgb_reg_7_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>46.040</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-6.728</td>
<td>vga_controller/vpos_0_s0/Q</td>
<td>rgb_reg_12_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>46.010</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-6.707</td>
<td>vga_controller/vpos_0_s0/Q</td>
<td>rgb_reg_0_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>45.989</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-6.703</td>
<td>vga_controller/vpos_0_s0/Q</td>
<td>rgb_reg_14_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>45.986</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-6.703</td>
<td>vga_controller/vpos_0_s0/Q</td>
<td>rgb_reg_15_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>45.986</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-6.695</td>
<td>vga_controller/vpos_0_s0/Q</td>
<td>rgb_reg_3_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>45.978</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-6.244</td>
<td>vga_controller/vpos_0_s0/Q</td>
<td>rgb_reg_10_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>45.526</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-5.643</td>
<td>vga_controller/vpos_0_s0/Q</td>
<td>rgb_reg_5_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>44.926</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-5.598</td>
<td>vga_controller/vpos_0_s0/Q</td>
<td>rgb_reg_4_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>44.880</td>
</tr>
<tr>
<td>17</td>
<td>2.408</td>
<td>cpu/sp_1_s2/Q</td>
<td>cpu/stack/data_data_0_0_s/DI[8]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>37.231</td>
</tr>
<tr>
<td>18</td>
<td>2.566</td>
<td>cpu/sp_1_s2/Q</td>
<td>cpu/stack/data_data_2_2_s/DI[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>37.073</td>
</tr>
<tr>
<td>19</td>
<td>2.953</td>
<td>cpu/sp_1_s2/Q</td>
<td>cpu/stack/data_data_3_1_s/DI[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>36.686</td>
</tr>
<tr>
<td>20</td>
<td>3.535</td>
<td>cpu/sp_1_s2/Q</td>
<td>cpu/stack/data_data_1_2_s/DI[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>36.104</td>
</tr>
<tr>
<td>21</td>
<td>3.535</td>
<td>cpu/sp_1_s2/Q</td>
<td>cpu/stack/data_data_0_2_s/DI[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>36.104</td>
</tr>
<tr>
<td>22</td>
<td>3.685</td>
<td>cpu/sp_1_s2/Q</td>
<td>cpu/stack/data_data_0_0_s/DI[10]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>35.954</td>
</tr>
<tr>
<td>23</td>
<td>3.812</td>
<td>cpu/sp_1_s2/Q</td>
<td>cpu/stack/data_data_0_0_s/DI[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>35.828</td>
</tr>
<tr>
<td>24</td>
<td>3.871</td>
<td>cpu/sp_1_s2/Q</td>
<td>cpu/stack/data_data_3_1_s/DI[2]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>35.769</td>
</tr>
<tr>
<td>25</td>
<td>3.950</td>
<td>cpu/sp_1_s2/Q</td>
<td>cpu/stack/data_data_3_1_s/DI[3]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>35.689</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.552</td>
<td>hdmi/encode_r/o_tmds_8_s0/Q</td>
<td>hdmi/ser_c2/D8</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>2</td>
<td>0.555</td>
<td>hdmi/encode_r/enc10_6_s0/Q</td>
<td>hdmi/encode_b/enc11_0_s12/DI[2]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>3</td>
<td>0.555</td>
<td>hdmi/encode_r/enc10_4_s0/Q</td>
<td>hdmi/encode_b/enc11_0_s12/DI[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>4</td>
<td>0.555</td>
<td>hdmi/encode_b/enc10_7_s0/Q</td>
<td>hdmi/encode_b/enc11_0_s8/DI[3]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>5</td>
<td>0.558</td>
<td>hdmi/encode_r/enc10_1_s0/Q</td>
<td>hdmi/encode_r/tpb11_1_s0/RESET</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>6</td>
<td>0.558</td>
<td>hdmi/encode_g/enc10_3_s0/Q</td>
<td>hdmi/encode_g/tpb11_3_s0/RESET</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>7</td>
<td>0.558</td>
<td>hdmi/encode_b/rst0_s0/Q</td>
<td>hdmi/encode_b/den1_s0/RESET</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>8</td>
<td>0.558</td>
<td>hdmi/encode_b/rst0_s0/Q</td>
<td>hdmi/encode_b/ctl1_1_s0/RESET</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>9</td>
<td>0.559</td>
<td>hdmi/encode_g/enc10_2_s0/Q</td>
<td>hdmi/encode_b/enc11_0_s9/DI[2]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>10</td>
<td>0.560</td>
<td>hdmi/encode_r/dat3_3_s0/Q</td>
<td>hdmi/encode_r/par4_1_s0/SET</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>11</td>
<td>0.567</td>
<td>gpu/state_0_s0/Q</td>
<td>gpu/state_1_s1/CE</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.579</td>
</tr>
<tr>
<td>12</td>
<td>0.570</td>
<td>hdmi/encode_r/eon15_2_s0/Q</td>
<td>hdmi/encode_r/eon16_2_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>13</td>
<td>0.570</td>
<td>hdmi/encode_r/n96_s/Q</td>
<td>hdmi/encode_r/eon13_3_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>14</td>
<td>0.570</td>
<td>hdmi/encode_r/tpa10_2_s0/Q</td>
<td>hdmi/encode_r/tpa11_2_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>15</td>
<td>0.570</td>
<td>hdmi/encode_r/enc8_0_s0/Q</td>
<td>hdmi/encode_r/enc9_0_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>16</td>
<td>0.570</td>
<td>hdmi/encode_r/enc7_0_s0/Q</td>
<td>hdmi/encode_r/enc8_0_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>17</td>
<td>0.570</td>
<td>hdmi/encode_r/enc7_3_s0/Q</td>
<td>hdmi/encode_r/enc8_3_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>18</td>
<td>0.570</td>
<td>hdmi/encode_r/enc7_7_s0/Q</td>
<td>hdmi/encode_r/enc8_7_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>19</td>
<td>0.570</td>
<td>hdmi/encode_r/enc6_3_s0/Q</td>
<td>hdmi/encode_r/enc7_3_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>20</td>
<td>0.570</td>
<td>hdmi/encode_r/enc6_5_s0/Q</td>
<td>hdmi/encode_r/enc7_5_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>21</td>
<td>0.570</td>
<td>hdmi/encode_r/enc6_7_s0/Q</td>
<td>hdmi/encode_r/enc7_7_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>22</td>
<td>0.570</td>
<td>hdmi/encode_r/dat4_6_s0/Q</td>
<td>hdmi/encode_r/dat5_6_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>23</td>
<td>0.570</td>
<td>hdmi/encode_g/eon15_2_s0/Q</td>
<td>hdmi/encode_g/eon16_2_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>24</td>
<td>0.570</td>
<td>hdmi/encode_g/enc7_1_s0/Q</td>
<td>hdmi/encode_g/enc8_1_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>25</td>
<td>0.570</td>
<td>hdmi/encode_g/enc6_1_s0/Q</td>
<td>hdmi/encode_g/enc7_1_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>vsync_reg_s0</td>
</tr>
<tr>
<td>2</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>rgb_reg_15_s0</td>
</tr>
<tr>
<td>3</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>rgb_reg_11_s0</td>
</tr>
<tr>
<td>4</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>rgb_reg_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>vga_controller/vpos_9_s0</td>
</tr>
<tr>
<td>6</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>cpu/fp_7_s1</td>
</tr>
<tr>
<td>7</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>memory/data_data_0_3_s</td>
</tr>
<tr>
<td>8</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>gpu/mem0/data[60]_5_s0</td>
</tr>
<tr>
<td>9</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>gpu/mem0/data[44]_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>gpu/mem0/data[12]_5_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_controller/vpos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>vga_controller/vpos_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R24C40[0][A]</td>
<td style=" font-weight:bold;">vga_controller/vpos_0_s0/Q</td>
</tr>
<tr>
<td>23.446</td>
<td>22.416</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[0][B]</td>
<td>gpu/[37].comp/n7_s33/CIN</td>
</tr>
<tr>
<td>23.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s33/COUT</td>
</tr>
<tr>
<td>23.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][A]</td>
<td>gpu/[37].comp/n7_s34/CIN</td>
</tr>
<tr>
<td>23.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s34/COUT</td>
</tr>
<tr>
<td>23.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][B]</td>
<td>gpu/[37].comp/n7_s35/CIN</td>
</tr>
<tr>
<td>23.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s35/COUT</td>
</tr>
<tr>
<td>23.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][A]</td>
<td>gpu/[37].comp/n7_s36/CIN</td>
</tr>
<tr>
<td>23.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s36/COUT</td>
</tr>
<tr>
<td>23.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][B]</td>
<td>gpu/[37].comp/n7_s37/CIN</td>
</tr>
<tr>
<td>23.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s37/COUT</td>
</tr>
<tr>
<td>23.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][A]</td>
<td>gpu/[37].comp/n7_s38/CIN</td>
</tr>
<tr>
<td>23.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s38/COUT</td>
</tr>
<tr>
<td>23.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][B]</td>
<td>gpu/[37].comp/n7_s39/CIN</td>
</tr>
<tr>
<td>23.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s39/COUT</td>
</tr>
<tr>
<td>23.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][A]</td>
<td>gpu/[37].comp/n7_s40/CIN</td>
</tr>
<tr>
<td>23.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s40/COUT</td>
</tr>
<tr>
<td>23.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][B]</td>
<td>gpu/[37].comp/n7_s41/CIN</td>
</tr>
<tr>
<td>23.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s41/COUT</td>
</tr>
<tr>
<td>23.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[2][A]</td>
<td>gpu/[37].comp/n7_s42/CIN</td>
</tr>
<tr>
<td>24.013</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s42/COUT</td>
</tr>
<tr>
<td>24.960</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s21/I3</td>
</tr>
<tr>
<td>25.585</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s21/F</td>
</tr>
<tr>
<td>26.004</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s8/I2</td>
</tr>
<tr>
<td>26.826</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s8/F</td>
</tr>
<tr>
<td>28.279</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s1/I1</td>
</tr>
<tr>
<td>28.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s1/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>gpu/btree_mux/layer2/layer2_flags_9_s/I1</td>
</tr>
<tr>
<td>30.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_flags_9_s/F</td>
</tr>
<tr>
<td>30.836</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s0/I0</td>
</tr>
<tr>
<td>31.868</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s0/F</td>
</tr>
<tr>
<td>34.148</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s/I1</td>
</tr>
<tr>
<td>34.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s/F</td>
</tr>
<tr>
<td>37.048</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][B]</td>
<td>gpu/btree_mux/layer6/rect_idx_1_s0/S0</td>
</tr>
<tr>
<td>37.550</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C18[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer6/rect_idx_1_s0/O</td>
</tr>
<tr>
<td>40.828</td>
<td>3.278</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C14</td>
<td>gpu/mem4/rect_colors[0]_rect_colors[0]_3_1_s/RAD[1]</td>
</tr>
<tr>
<td>41.109</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_rect_colors[0]_3_1_s/DO[2]</td>
</tr>
<tr>
<td>41.895</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[3][A]</td>
<td>gpu/mem4/rect_colors[0]_DOL_20_G[1]_s0/I1</td>
</tr>
<tr>
<td>42.994</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C15[3][A]</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_DOL_20_G[1]_s0/F</td>
</tr>
<tr>
<td>46.081</td>
<td>3.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>gpu/pixel_color_6_s0/I2</td>
</tr>
<tr>
<td>46.707</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" background: #97FFFF;">gpu/pixel_color_6_s0/F</td>
</tr>
<tr>
<td>46.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" font-weight:bold;">rgb_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>rgb_reg_6_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>rgb_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.905, 17.134%; route: 37.772, 81.872%; tC2Q: 0.458, 0.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_controller/vpos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>vga_controller/vpos_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R24C40[0][A]</td>
<td style=" font-weight:bold;">vga_controller/vpos_0_s0/Q</td>
</tr>
<tr>
<td>23.446</td>
<td>22.416</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[0][B]</td>
<td>gpu/[37].comp/n7_s33/CIN</td>
</tr>
<tr>
<td>23.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s33/COUT</td>
</tr>
<tr>
<td>23.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][A]</td>
<td>gpu/[37].comp/n7_s34/CIN</td>
</tr>
<tr>
<td>23.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s34/COUT</td>
</tr>
<tr>
<td>23.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][B]</td>
<td>gpu/[37].comp/n7_s35/CIN</td>
</tr>
<tr>
<td>23.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s35/COUT</td>
</tr>
<tr>
<td>23.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][A]</td>
<td>gpu/[37].comp/n7_s36/CIN</td>
</tr>
<tr>
<td>23.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s36/COUT</td>
</tr>
<tr>
<td>23.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][B]</td>
<td>gpu/[37].comp/n7_s37/CIN</td>
</tr>
<tr>
<td>23.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s37/COUT</td>
</tr>
<tr>
<td>23.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][A]</td>
<td>gpu/[37].comp/n7_s38/CIN</td>
</tr>
<tr>
<td>23.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s38/COUT</td>
</tr>
<tr>
<td>23.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][B]</td>
<td>gpu/[37].comp/n7_s39/CIN</td>
</tr>
<tr>
<td>23.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s39/COUT</td>
</tr>
<tr>
<td>23.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][A]</td>
<td>gpu/[37].comp/n7_s40/CIN</td>
</tr>
<tr>
<td>23.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s40/COUT</td>
</tr>
<tr>
<td>23.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][B]</td>
<td>gpu/[37].comp/n7_s41/CIN</td>
</tr>
<tr>
<td>23.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s41/COUT</td>
</tr>
<tr>
<td>23.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[2][A]</td>
<td>gpu/[37].comp/n7_s42/CIN</td>
</tr>
<tr>
<td>24.013</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s42/COUT</td>
</tr>
<tr>
<td>24.960</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s21/I3</td>
</tr>
<tr>
<td>25.585</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s21/F</td>
</tr>
<tr>
<td>26.004</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s8/I2</td>
</tr>
<tr>
<td>26.826</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s8/F</td>
</tr>
<tr>
<td>28.279</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s1/I1</td>
</tr>
<tr>
<td>28.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s1/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>gpu/btree_mux/layer2/layer2_flags_9_s/I1</td>
</tr>
<tr>
<td>30.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_flags_9_s/F</td>
</tr>
<tr>
<td>30.836</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s0/I0</td>
</tr>
<tr>
<td>31.868</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s0/F</td>
</tr>
<tr>
<td>34.148</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s/I1</td>
</tr>
<tr>
<td>34.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s/F</td>
</tr>
<tr>
<td>37.048</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][B]</td>
<td>gpu/btree_mux/layer6/rect_idx_1_s0/S0</td>
</tr>
<tr>
<td>37.550</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C18[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer6/rect_idx_1_s0/O</td>
</tr>
<tr>
<td>40.687</td>
<td>3.137</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C14</td>
<td>gpu/mem4/rect_colors[0]_rect_colors[0]_3_2_s/RAD[1]</td>
</tr>
<tr>
<td>40.946</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_rect_colors[0]_3_2_s/DO[0]</td>
</tr>
<tr>
<td>42.399</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[3][A]</td>
<td>gpu/mem4/rect_colors[0]_DOL_26_G[1]_s0/I1</td>
</tr>
<tr>
<td>43.498</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C19[3][A]</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_DOL_26_G[1]_s0/F</td>
</tr>
<tr>
<td>46.080</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>gpu/pixel_color_8_s0/I2</td>
</tr>
<tr>
<td>46.706</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">gpu/pixel_color_8_s0/F</td>
</tr>
<tr>
<td>46.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td style=" font-weight:bold;">rgb_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>rgb_reg_8_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>rgb_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.883, 17.088%; route: 37.792, 81.919%; tC2Q: 0.458, 0.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_controller/vpos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>vga_controller/vpos_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R24C40[0][A]</td>
<td style=" font-weight:bold;">vga_controller/vpos_0_s0/Q</td>
</tr>
<tr>
<td>23.446</td>
<td>22.416</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[0][B]</td>
<td>gpu/[37].comp/n7_s33/CIN</td>
</tr>
<tr>
<td>23.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s33/COUT</td>
</tr>
<tr>
<td>23.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][A]</td>
<td>gpu/[37].comp/n7_s34/CIN</td>
</tr>
<tr>
<td>23.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s34/COUT</td>
</tr>
<tr>
<td>23.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][B]</td>
<td>gpu/[37].comp/n7_s35/CIN</td>
</tr>
<tr>
<td>23.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s35/COUT</td>
</tr>
<tr>
<td>23.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][A]</td>
<td>gpu/[37].comp/n7_s36/CIN</td>
</tr>
<tr>
<td>23.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s36/COUT</td>
</tr>
<tr>
<td>23.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][B]</td>
<td>gpu/[37].comp/n7_s37/CIN</td>
</tr>
<tr>
<td>23.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s37/COUT</td>
</tr>
<tr>
<td>23.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][A]</td>
<td>gpu/[37].comp/n7_s38/CIN</td>
</tr>
<tr>
<td>23.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s38/COUT</td>
</tr>
<tr>
<td>23.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][B]</td>
<td>gpu/[37].comp/n7_s39/CIN</td>
</tr>
<tr>
<td>23.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s39/COUT</td>
</tr>
<tr>
<td>23.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][A]</td>
<td>gpu/[37].comp/n7_s40/CIN</td>
</tr>
<tr>
<td>23.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s40/COUT</td>
</tr>
<tr>
<td>23.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][B]</td>
<td>gpu/[37].comp/n7_s41/CIN</td>
</tr>
<tr>
<td>23.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s41/COUT</td>
</tr>
<tr>
<td>23.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[2][A]</td>
<td>gpu/[37].comp/n7_s42/CIN</td>
</tr>
<tr>
<td>24.013</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s42/COUT</td>
</tr>
<tr>
<td>24.960</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s21/I3</td>
</tr>
<tr>
<td>25.585</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s21/F</td>
</tr>
<tr>
<td>26.004</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s8/I2</td>
</tr>
<tr>
<td>26.826</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s8/F</td>
</tr>
<tr>
<td>28.279</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s1/I1</td>
</tr>
<tr>
<td>28.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s1/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>gpu/btree_mux/layer2/layer2_flags_9_s/I1</td>
</tr>
<tr>
<td>30.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_flags_9_s/F</td>
</tr>
<tr>
<td>30.836</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s0/I0</td>
</tr>
<tr>
<td>31.868</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s0/F</td>
</tr>
<tr>
<td>34.148</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s/I1</td>
</tr>
<tr>
<td>34.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s/F</td>
</tr>
<tr>
<td>37.048</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][B]</td>
<td>gpu/btree_mux/layer6/rect_idx_1_s0/S0</td>
</tr>
<tr>
<td>37.550</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C18[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer6/rect_idx_1_s0/O</td>
</tr>
<tr>
<td>40.671</td>
<td>3.121</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C15</td>
<td>gpu/mem4/rect_colors[0]_rect_colors[0]_1_0_s/RAD[1]</td>
</tr>
<tr>
<td>40.952</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C15</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_rect_colors[0]_1_0_s/DO[2]</td>
</tr>
<tr>
<td>41.371</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>gpu/mem4/rect_colors[0]_DOL_8_G[1]_s0/I0</td>
</tr>
<tr>
<td>42.470</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_DOL_8_G[1]_s0/F</td>
</tr>
<tr>
<td>45.877</td>
<td>3.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td>gpu/pixel_color_2_s0/I2</td>
</tr>
<tr>
<td>46.699</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td style=" background: #97FFFF;">gpu/pixel_color_2_s0/F</td>
</tr>
<tr>
<td>46.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td style=" font-weight:bold;">rgb_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td>rgb_reg_2_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C36[1][B]</td>
<td>rgb_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.101, 17.562%; route: 37.567, 81.444%; tC2Q: 0.458, 0.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_controller/vpos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>vga_controller/vpos_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R24C40[0][A]</td>
<td style=" font-weight:bold;">vga_controller/vpos_0_s0/Q</td>
</tr>
<tr>
<td>23.446</td>
<td>22.416</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[0][B]</td>
<td>gpu/[37].comp/n7_s33/CIN</td>
</tr>
<tr>
<td>23.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s33/COUT</td>
</tr>
<tr>
<td>23.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][A]</td>
<td>gpu/[37].comp/n7_s34/CIN</td>
</tr>
<tr>
<td>23.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s34/COUT</td>
</tr>
<tr>
<td>23.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][B]</td>
<td>gpu/[37].comp/n7_s35/CIN</td>
</tr>
<tr>
<td>23.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s35/COUT</td>
</tr>
<tr>
<td>23.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][A]</td>
<td>gpu/[37].comp/n7_s36/CIN</td>
</tr>
<tr>
<td>23.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s36/COUT</td>
</tr>
<tr>
<td>23.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][B]</td>
<td>gpu/[37].comp/n7_s37/CIN</td>
</tr>
<tr>
<td>23.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s37/COUT</td>
</tr>
<tr>
<td>23.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][A]</td>
<td>gpu/[37].comp/n7_s38/CIN</td>
</tr>
<tr>
<td>23.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s38/COUT</td>
</tr>
<tr>
<td>23.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][B]</td>
<td>gpu/[37].comp/n7_s39/CIN</td>
</tr>
<tr>
<td>23.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s39/COUT</td>
</tr>
<tr>
<td>23.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][A]</td>
<td>gpu/[37].comp/n7_s40/CIN</td>
</tr>
<tr>
<td>23.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s40/COUT</td>
</tr>
<tr>
<td>23.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][B]</td>
<td>gpu/[37].comp/n7_s41/CIN</td>
</tr>
<tr>
<td>23.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s41/COUT</td>
</tr>
<tr>
<td>23.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[2][A]</td>
<td>gpu/[37].comp/n7_s42/CIN</td>
</tr>
<tr>
<td>24.013</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s42/COUT</td>
</tr>
<tr>
<td>24.960</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s21/I3</td>
</tr>
<tr>
<td>25.585</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s21/F</td>
</tr>
<tr>
<td>26.004</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s8/I2</td>
</tr>
<tr>
<td>26.826</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s8/F</td>
</tr>
<tr>
<td>28.279</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s1/I1</td>
</tr>
<tr>
<td>28.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s1/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>gpu/btree_mux/layer2/layer2_flags_9_s/I1</td>
</tr>
<tr>
<td>30.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_flags_9_s/F</td>
</tr>
<tr>
<td>30.836</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s0/I0</td>
</tr>
<tr>
<td>31.868</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s0/F</td>
</tr>
<tr>
<td>34.148</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s/I1</td>
</tr>
<tr>
<td>34.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s/F</td>
</tr>
<tr>
<td>37.048</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][B]</td>
<td>gpu/btree_mux/layer6/rect_idx_1_s0/S0</td>
</tr>
<tr>
<td>37.550</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C18[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer6/rect_idx_1_s0/O</td>
</tr>
<tr>
<td>40.687</td>
<td>3.137</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C14</td>
<td>gpu/mem4/rect_colors[0]_rect_colors[0]_3_2_s/RAD[1]</td>
</tr>
<tr>
<td>40.946</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_rect_colors[0]_3_2_s/DO[1]</td>
</tr>
<tr>
<td>42.399</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[3][B]</td>
<td>gpu/mem4/rect_colors[0]_DOL_29_G[1]_s0/I1</td>
</tr>
<tr>
<td>43.431</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C19[3][B]</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_DOL_29_G[1]_s0/F</td>
</tr>
<tr>
<td>45.869</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td>gpu/pixel_color_9_s0/I2</td>
</tr>
<tr>
<td>46.691</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td style=" background: #97FFFF;">gpu/pixel_color_9_s0/F</td>
</tr>
<tr>
<td>46.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td style=" font-weight:bold;">rgb_reg_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td>rgb_reg_9_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C36[2][A]</td>
<td>rgb_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.012, 17.373%; route: 37.648, 81.633%; tC2Q: 0.458, 0.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.832</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_controller/vpos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>vga_controller/vpos_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R24C40[0][A]</td>
<td style=" font-weight:bold;">vga_controller/vpos_0_s0/Q</td>
</tr>
<tr>
<td>23.446</td>
<td>22.416</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[0][B]</td>
<td>gpu/[37].comp/n7_s33/CIN</td>
</tr>
<tr>
<td>23.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s33/COUT</td>
</tr>
<tr>
<td>23.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][A]</td>
<td>gpu/[37].comp/n7_s34/CIN</td>
</tr>
<tr>
<td>23.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s34/COUT</td>
</tr>
<tr>
<td>23.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][B]</td>
<td>gpu/[37].comp/n7_s35/CIN</td>
</tr>
<tr>
<td>23.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s35/COUT</td>
</tr>
<tr>
<td>23.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][A]</td>
<td>gpu/[37].comp/n7_s36/CIN</td>
</tr>
<tr>
<td>23.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s36/COUT</td>
</tr>
<tr>
<td>23.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][B]</td>
<td>gpu/[37].comp/n7_s37/CIN</td>
</tr>
<tr>
<td>23.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s37/COUT</td>
</tr>
<tr>
<td>23.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][A]</td>
<td>gpu/[37].comp/n7_s38/CIN</td>
</tr>
<tr>
<td>23.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s38/COUT</td>
</tr>
<tr>
<td>23.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][B]</td>
<td>gpu/[37].comp/n7_s39/CIN</td>
</tr>
<tr>
<td>23.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s39/COUT</td>
</tr>
<tr>
<td>23.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][A]</td>
<td>gpu/[37].comp/n7_s40/CIN</td>
</tr>
<tr>
<td>23.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s40/COUT</td>
</tr>
<tr>
<td>23.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][B]</td>
<td>gpu/[37].comp/n7_s41/CIN</td>
</tr>
<tr>
<td>23.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s41/COUT</td>
</tr>
<tr>
<td>23.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[2][A]</td>
<td>gpu/[37].comp/n7_s42/CIN</td>
</tr>
<tr>
<td>24.013</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s42/COUT</td>
</tr>
<tr>
<td>24.960</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s21/I3</td>
</tr>
<tr>
<td>25.585</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s21/F</td>
</tr>
<tr>
<td>26.004</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s8/I2</td>
</tr>
<tr>
<td>26.826</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s8/F</td>
</tr>
<tr>
<td>28.279</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s1/I1</td>
</tr>
<tr>
<td>28.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s1/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>gpu/btree_mux/layer2/layer2_flags_9_s/I1</td>
</tr>
<tr>
<td>30.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_flags_9_s/F</td>
</tr>
<tr>
<td>30.836</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s0/I0</td>
</tr>
<tr>
<td>31.868</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s0/F</td>
</tr>
<tr>
<td>34.148</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s/I1</td>
</tr>
<tr>
<td>34.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s/F</td>
</tr>
<tr>
<td>36.244</td>
<td>1.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>gpu/btree_mux/layer6/rect_idx_2_s0/S0</td>
</tr>
<tr>
<td>36.746</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C20[2][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer6/rect_idx_2_s0/O</td>
</tr>
<tr>
<td>41.057</td>
<td>4.311</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C13</td>
<td>gpu/mem4/rect_colors[0]_rect_colors[0]_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>41.316</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_rect_colors[0]_0_3_s/DO[1]</td>
</tr>
<tr>
<td>42.940</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][A]</td>
<td>gpu/mem4/rect_colors[0]_DOL_40_G[1]_s0/I0</td>
</tr>
<tr>
<td>43.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][A]</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_DOL_40_G[1]_s0/F</td>
</tr>
<tr>
<td>45.865</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][B]</td>
<td>gpu/pixel_color_13_s0/I1</td>
</tr>
<tr>
<td>46.687</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][B]</td>
<td style=" background: #97FFFF;">gpu/pixel_color_13_s0/F</td>
</tr>
<tr>
<td>46.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][B]</td>
<td style=" font-weight:bold;">rgb_reg_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][B]</td>
<td>rgb_reg_13_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C35[1][B]</td>
<td>rgb_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.802, 16.919%; route: 37.854, 82.087%; tC2Q: 0.458, 0.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_controller/vpos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>vga_controller/vpos_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R24C40[0][A]</td>
<td style=" font-weight:bold;">vga_controller/vpos_0_s0/Q</td>
</tr>
<tr>
<td>23.446</td>
<td>22.416</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[0][B]</td>
<td>gpu/[37].comp/n7_s33/CIN</td>
</tr>
<tr>
<td>23.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s33/COUT</td>
</tr>
<tr>
<td>23.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][A]</td>
<td>gpu/[37].comp/n7_s34/CIN</td>
</tr>
<tr>
<td>23.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s34/COUT</td>
</tr>
<tr>
<td>23.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][B]</td>
<td>gpu/[37].comp/n7_s35/CIN</td>
</tr>
<tr>
<td>23.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s35/COUT</td>
</tr>
<tr>
<td>23.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][A]</td>
<td>gpu/[37].comp/n7_s36/CIN</td>
</tr>
<tr>
<td>23.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s36/COUT</td>
</tr>
<tr>
<td>23.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][B]</td>
<td>gpu/[37].comp/n7_s37/CIN</td>
</tr>
<tr>
<td>23.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s37/COUT</td>
</tr>
<tr>
<td>23.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][A]</td>
<td>gpu/[37].comp/n7_s38/CIN</td>
</tr>
<tr>
<td>23.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s38/COUT</td>
</tr>
<tr>
<td>23.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][B]</td>
<td>gpu/[37].comp/n7_s39/CIN</td>
</tr>
<tr>
<td>23.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s39/COUT</td>
</tr>
<tr>
<td>23.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][A]</td>
<td>gpu/[37].comp/n7_s40/CIN</td>
</tr>
<tr>
<td>23.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s40/COUT</td>
</tr>
<tr>
<td>23.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][B]</td>
<td>gpu/[37].comp/n7_s41/CIN</td>
</tr>
<tr>
<td>23.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s41/COUT</td>
</tr>
<tr>
<td>23.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[2][A]</td>
<td>gpu/[37].comp/n7_s42/CIN</td>
</tr>
<tr>
<td>24.013</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s42/COUT</td>
</tr>
<tr>
<td>24.960</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s21/I3</td>
</tr>
<tr>
<td>25.585</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s21/F</td>
</tr>
<tr>
<td>26.004</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s8/I2</td>
</tr>
<tr>
<td>26.826</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s8/F</td>
</tr>
<tr>
<td>28.279</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s1/I1</td>
</tr>
<tr>
<td>28.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s1/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>gpu/btree_mux/layer2/layer2_flags_9_s/I1</td>
</tr>
<tr>
<td>30.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_flags_9_s/F</td>
</tr>
<tr>
<td>30.836</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s0/I0</td>
</tr>
<tr>
<td>31.868</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s0/F</td>
</tr>
<tr>
<td>34.148</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s/I1</td>
</tr>
<tr>
<td>34.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s/F</td>
</tr>
<tr>
<td>37.048</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][B]</td>
<td>gpu/btree_mux/layer6/rect_idx_1_s0/S0</td>
</tr>
<tr>
<td>37.550</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C18[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer6/rect_idx_1_s0/O</td>
</tr>
<tr>
<td>40.687</td>
<td>3.137</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C14</td>
<td>gpu/mem4/rect_colors[0]_rect_colors[0]_3_2_s/RAD[1]</td>
</tr>
<tr>
<td>40.946</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_rect_colors[0]_3_2_s/DO[3]</td>
</tr>
<tr>
<td>42.085</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[3][B]</td>
<td>gpu/mem4/rect_colors[0]_DOL_35_G[1]_s0/I1</td>
</tr>
<tr>
<td>43.184</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C20[3][B]</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_DOL_35_G[1]_s0/F</td>
</tr>
<tr>
<td>45.621</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>gpu/pixel_color_11_s0/I2</td>
</tr>
<tr>
<td>46.653</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">gpu/pixel_color_11_s0/F</td>
</tr>
<tr>
<td>46.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">rgb_reg_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>rgb_reg_11_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>rgb_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.289, 17.988%; route: 37.334, 81.017%; tC2Q: 0.458, 0.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_controller/vpos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>vga_controller/vpos_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R24C40[0][A]</td>
<td style=" font-weight:bold;">vga_controller/vpos_0_s0/Q</td>
</tr>
<tr>
<td>23.446</td>
<td>22.416</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[0][B]</td>
<td>gpu/[37].comp/n7_s33/CIN</td>
</tr>
<tr>
<td>23.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s33/COUT</td>
</tr>
<tr>
<td>23.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][A]</td>
<td>gpu/[37].comp/n7_s34/CIN</td>
</tr>
<tr>
<td>23.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s34/COUT</td>
</tr>
<tr>
<td>23.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][B]</td>
<td>gpu/[37].comp/n7_s35/CIN</td>
</tr>
<tr>
<td>23.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s35/COUT</td>
</tr>
<tr>
<td>23.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][A]</td>
<td>gpu/[37].comp/n7_s36/CIN</td>
</tr>
<tr>
<td>23.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s36/COUT</td>
</tr>
<tr>
<td>23.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][B]</td>
<td>gpu/[37].comp/n7_s37/CIN</td>
</tr>
<tr>
<td>23.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s37/COUT</td>
</tr>
<tr>
<td>23.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][A]</td>
<td>gpu/[37].comp/n7_s38/CIN</td>
</tr>
<tr>
<td>23.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s38/COUT</td>
</tr>
<tr>
<td>23.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][B]</td>
<td>gpu/[37].comp/n7_s39/CIN</td>
</tr>
<tr>
<td>23.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s39/COUT</td>
</tr>
<tr>
<td>23.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][A]</td>
<td>gpu/[37].comp/n7_s40/CIN</td>
</tr>
<tr>
<td>23.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s40/COUT</td>
</tr>
<tr>
<td>23.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][B]</td>
<td>gpu/[37].comp/n7_s41/CIN</td>
</tr>
<tr>
<td>23.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s41/COUT</td>
</tr>
<tr>
<td>23.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[2][A]</td>
<td>gpu/[37].comp/n7_s42/CIN</td>
</tr>
<tr>
<td>24.013</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s42/COUT</td>
</tr>
<tr>
<td>24.960</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s21/I3</td>
</tr>
<tr>
<td>25.585</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s21/F</td>
</tr>
<tr>
<td>26.004</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s8/I2</td>
</tr>
<tr>
<td>26.826</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s8/F</td>
</tr>
<tr>
<td>28.279</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s1/I1</td>
</tr>
<tr>
<td>28.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s1/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>gpu/btree_mux/layer2/layer2_flags_9_s/I1</td>
</tr>
<tr>
<td>30.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_flags_9_s/F</td>
</tr>
<tr>
<td>30.836</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s0/I0</td>
</tr>
<tr>
<td>31.868</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s0/F</td>
</tr>
<tr>
<td>34.148</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s/I1</td>
</tr>
<tr>
<td>34.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s/F</td>
</tr>
<tr>
<td>37.048</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][B]</td>
<td>gpu/btree_mux/layer6/rect_idx_1_s0/S0</td>
</tr>
<tr>
<td>37.550</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C18[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer6/rect_idx_1_s0/O</td>
</tr>
<tr>
<td>40.187</td>
<td>2.637</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C13</td>
<td>gpu/mem4/rect_colors[0]_rect_colors[0]_3_0_s/RAD[1]</td>
</tr>
<tr>
<td>40.468</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C13</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_rect_colors[0]_3_0_s/DO[1]</td>
</tr>
<tr>
<td>41.588</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[3][A]</td>
<td>gpu/mem4/rect_colors[0]_DOL_5_G[1]_s0/I1</td>
</tr>
<tr>
<td>42.620</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C16[3][A]</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_DOL_5_G[1]_s0/F</td>
</tr>
<tr>
<td>45.542</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td>gpu/pixel_color_1_s0/I2</td>
</tr>
<tr>
<td>46.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" background: #97FFFF;">gpu/pixel_color_1_s0/F</td>
</tr>
<tr>
<td>46.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" font-weight:bold;">rgb_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td>rgb_reg_1_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C36[0][A]</td>
<td>rgb_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.311, 18.040%; route: 37.300, 80.965%; tC2Q: 0.458, 0.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_controller/vpos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>vga_controller/vpos_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R24C40[0][A]</td>
<td style=" font-weight:bold;">vga_controller/vpos_0_s0/Q</td>
</tr>
<tr>
<td>23.446</td>
<td>22.416</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[0][B]</td>
<td>gpu/[37].comp/n7_s33/CIN</td>
</tr>
<tr>
<td>23.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s33/COUT</td>
</tr>
<tr>
<td>23.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][A]</td>
<td>gpu/[37].comp/n7_s34/CIN</td>
</tr>
<tr>
<td>23.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s34/COUT</td>
</tr>
<tr>
<td>23.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][B]</td>
<td>gpu/[37].comp/n7_s35/CIN</td>
</tr>
<tr>
<td>23.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s35/COUT</td>
</tr>
<tr>
<td>23.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][A]</td>
<td>gpu/[37].comp/n7_s36/CIN</td>
</tr>
<tr>
<td>23.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s36/COUT</td>
</tr>
<tr>
<td>23.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][B]</td>
<td>gpu/[37].comp/n7_s37/CIN</td>
</tr>
<tr>
<td>23.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s37/COUT</td>
</tr>
<tr>
<td>23.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][A]</td>
<td>gpu/[37].comp/n7_s38/CIN</td>
</tr>
<tr>
<td>23.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s38/COUT</td>
</tr>
<tr>
<td>23.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][B]</td>
<td>gpu/[37].comp/n7_s39/CIN</td>
</tr>
<tr>
<td>23.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s39/COUT</td>
</tr>
<tr>
<td>23.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][A]</td>
<td>gpu/[37].comp/n7_s40/CIN</td>
</tr>
<tr>
<td>23.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s40/COUT</td>
</tr>
<tr>
<td>23.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][B]</td>
<td>gpu/[37].comp/n7_s41/CIN</td>
</tr>
<tr>
<td>23.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s41/COUT</td>
</tr>
<tr>
<td>23.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[2][A]</td>
<td>gpu/[37].comp/n7_s42/CIN</td>
</tr>
<tr>
<td>24.013</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s42/COUT</td>
</tr>
<tr>
<td>24.960</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s21/I3</td>
</tr>
<tr>
<td>25.585</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s21/F</td>
</tr>
<tr>
<td>26.004</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s8/I2</td>
</tr>
<tr>
<td>26.826</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s8/F</td>
</tr>
<tr>
<td>28.279</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s1/I1</td>
</tr>
<tr>
<td>28.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s1/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>gpu/btree_mux/layer2/layer2_flags_9_s/I1</td>
</tr>
<tr>
<td>30.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_flags_9_s/F</td>
</tr>
<tr>
<td>30.836</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s0/I0</td>
</tr>
<tr>
<td>31.868</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s0/F</td>
</tr>
<tr>
<td>34.148</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s/I1</td>
</tr>
<tr>
<td>34.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s/F</td>
</tr>
<tr>
<td>37.048</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][B]</td>
<td>gpu/btree_mux/layer6/rect_idx_1_s0/S0</td>
</tr>
<tr>
<td>37.550</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C18[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer6/rect_idx_1_s0/O</td>
</tr>
<tr>
<td>41.516</td>
<td>3.966</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C15</td>
<td>gpu/mem4/rect_colors[0]_rect_colors[0]_1_1_s/RAD[1]</td>
</tr>
<tr>
<td>41.797</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_rect_colors[0]_1_1_s/DO[3]</td>
</tr>
<tr>
<td>42.216</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[3][B]</td>
<td>gpu/mem4/rect_colors[0]_DOL_23_G[1]_s0/I0</td>
</tr>
<tr>
<td>43.038</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C15[3][B]</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_DOL_23_G[1]_s0/F</td>
</tr>
<tr>
<td>45.790</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[2][A]</td>
<td>gpu/pixel_color_7_s0/I2</td>
</tr>
<tr>
<td>46.612</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C35[2][A]</td>
<td style=" background: #97FFFF;">gpu/pixel_color_7_s0/F</td>
</tr>
<tr>
<td>46.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[2][A]</td>
<td style=" font-weight:bold;">rgb_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][A]</td>
<td>rgb_reg_7_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C35[2][A]</td>
<td>rgb_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.824, 16.994%; route: 37.757, 82.011%; tC2Q: 0.458, 0.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_controller/vpos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>vga_controller/vpos_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R24C40[0][A]</td>
<td style=" font-weight:bold;">vga_controller/vpos_0_s0/Q</td>
</tr>
<tr>
<td>23.446</td>
<td>22.416</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[0][B]</td>
<td>gpu/[37].comp/n7_s33/CIN</td>
</tr>
<tr>
<td>23.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s33/COUT</td>
</tr>
<tr>
<td>23.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][A]</td>
<td>gpu/[37].comp/n7_s34/CIN</td>
</tr>
<tr>
<td>23.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s34/COUT</td>
</tr>
<tr>
<td>23.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][B]</td>
<td>gpu/[37].comp/n7_s35/CIN</td>
</tr>
<tr>
<td>23.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s35/COUT</td>
</tr>
<tr>
<td>23.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][A]</td>
<td>gpu/[37].comp/n7_s36/CIN</td>
</tr>
<tr>
<td>23.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s36/COUT</td>
</tr>
<tr>
<td>23.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][B]</td>
<td>gpu/[37].comp/n7_s37/CIN</td>
</tr>
<tr>
<td>23.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s37/COUT</td>
</tr>
<tr>
<td>23.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][A]</td>
<td>gpu/[37].comp/n7_s38/CIN</td>
</tr>
<tr>
<td>23.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s38/COUT</td>
</tr>
<tr>
<td>23.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][B]</td>
<td>gpu/[37].comp/n7_s39/CIN</td>
</tr>
<tr>
<td>23.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s39/COUT</td>
</tr>
<tr>
<td>23.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][A]</td>
<td>gpu/[37].comp/n7_s40/CIN</td>
</tr>
<tr>
<td>23.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s40/COUT</td>
</tr>
<tr>
<td>23.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][B]</td>
<td>gpu/[37].comp/n7_s41/CIN</td>
</tr>
<tr>
<td>23.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s41/COUT</td>
</tr>
<tr>
<td>23.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[2][A]</td>
<td>gpu/[37].comp/n7_s42/CIN</td>
</tr>
<tr>
<td>24.013</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s42/COUT</td>
</tr>
<tr>
<td>24.960</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s21/I3</td>
</tr>
<tr>
<td>25.585</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s21/F</td>
</tr>
<tr>
<td>26.004</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s8/I2</td>
</tr>
<tr>
<td>26.826</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s8/F</td>
</tr>
<tr>
<td>28.279</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s1/I1</td>
</tr>
<tr>
<td>28.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s1/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>gpu/btree_mux/layer2/layer2_flags_9_s/I1</td>
</tr>
<tr>
<td>30.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_flags_9_s/F</td>
</tr>
<tr>
<td>30.836</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s0/I0</td>
</tr>
<tr>
<td>31.868</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s0/F</td>
</tr>
<tr>
<td>34.148</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s/I1</td>
</tr>
<tr>
<td>34.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s/F</td>
</tr>
<tr>
<td>36.244</td>
<td>1.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>gpu/btree_mux/layer6/rect_idx_2_s0/S0</td>
</tr>
<tr>
<td>36.746</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C20[2][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer6/rect_idx_2_s0/O</td>
</tr>
<tr>
<td>41.057</td>
<td>4.311</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C13</td>
<td>gpu/mem4/rect_colors[0]_rect_colors[0]_0_3_s/RAD[2]</td>
</tr>
<tr>
<td>41.316</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_rect_colors[0]_0_3_s/DO[0]</td>
</tr>
<tr>
<td>42.940</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[3][B]</td>
<td>gpu/mem4/rect_colors[0]_DOL_37_G[1]_s0/I0</td>
</tr>
<tr>
<td>43.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C23[3][B]</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_DOL_37_G[1]_s0/F</td>
</tr>
<tr>
<td>45.550</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>gpu/pixel_color_12_s0/I1</td>
</tr>
<tr>
<td>46.582</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">gpu/pixel_color_12_s0/F</td>
</tr>
<tr>
<td>46.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">rgb_reg_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>rgb_reg_12_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>rgb_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.012, 17.414%; route: 37.540, 81.590%; tC2Q: 0.458, 0.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_controller/vpos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>vga_controller/vpos_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R24C40[0][A]</td>
<td style=" font-weight:bold;">vga_controller/vpos_0_s0/Q</td>
</tr>
<tr>
<td>23.446</td>
<td>22.416</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[0][B]</td>
<td>gpu/[37].comp/n7_s33/CIN</td>
</tr>
<tr>
<td>23.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s33/COUT</td>
</tr>
<tr>
<td>23.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][A]</td>
<td>gpu/[37].comp/n7_s34/CIN</td>
</tr>
<tr>
<td>23.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s34/COUT</td>
</tr>
<tr>
<td>23.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][B]</td>
<td>gpu/[37].comp/n7_s35/CIN</td>
</tr>
<tr>
<td>23.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s35/COUT</td>
</tr>
<tr>
<td>23.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][A]</td>
<td>gpu/[37].comp/n7_s36/CIN</td>
</tr>
<tr>
<td>23.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s36/COUT</td>
</tr>
<tr>
<td>23.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][B]</td>
<td>gpu/[37].comp/n7_s37/CIN</td>
</tr>
<tr>
<td>23.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s37/COUT</td>
</tr>
<tr>
<td>23.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][A]</td>
<td>gpu/[37].comp/n7_s38/CIN</td>
</tr>
<tr>
<td>23.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s38/COUT</td>
</tr>
<tr>
<td>23.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][B]</td>
<td>gpu/[37].comp/n7_s39/CIN</td>
</tr>
<tr>
<td>23.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s39/COUT</td>
</tr>
<tr>
<td>23.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][A]</td>
<td>gpu/[37].comp/n7_s40/CIN</td>
</tr>
<tr>
<td>23.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s40/COUT</td>
</tr>
<tr>
<td>23.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][B]</td>
<td>gpu/[37].comp/n7_s41/CIN</td>
</tr>
<tr>
<td>23.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s41/COUT</td>
</tr>
<tr>
<td>23.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[2][A]</td>
<td>gpu/[37].comp/n7_s42/CIN</td>
</tr>
<tr>
<td>24.013</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s42/COUT</td>
</tr>
<tr>
<td>24.960</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s21/I3</td>
</tr>
<tr>
<td>25.585</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s21/F</td>
</tr>
<tr>
<td>26.004</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s8/I2</td>
</tr>
<tr>
<td>26.826</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s8/F</td>
</tr>
<tr>
<td>28.279</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s1/I1</td>
</tr>
<tr>
<td>28.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s1/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>gpu/btree_mux/layer2/layer2_flags_9_s/I1</td>
</tr>
<tr>
<td>30.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_flags_9_s/F</td>
</tr>
<tr>
<td>30.836</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s0/I0</td>
</tr>
<tr>
<td>31.868</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s0/F</td>
</tr>
<tr>
<td>34.148</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s/I1</td>
</tr>
<tr>
<td>34.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s/F</td>
</tr>
<tr>
<td>37.048</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][B]</td>
<td>gpu/btree_mux/layer6/rect_idx_1_s0/S0</td>
</tr>
<tr>
<td>37.550</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C18[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer6/rect_idx_1_s0/O</td>
</tr>
<tr>
<td>40.187</td>
<td>2.637</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C13</td>
<td>gpu/mem4/rect_colors[0]_rect_colors[0]_3_0_s/RAD[1]</td>
</tr>
<tr>
<td>40.446</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C13</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_rect_colors[0]_3_0_s/DO[0]</td>
</tr>
<tr>
<td>41.267</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>gpu/mem4/rect_colors[0]_DOL_2_G[1]_s0/I1</td>
</tr>
<tr>
<td>42.299</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_DOL_2_G[1]_s0/F</td>
</tr>
<tr>
<td>45.529</td>
<td>3.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td>gpu/pixel_color_0_s14/I2</td>
</tr>
<tr>
<td>46.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td style=" background: #97FFFF;">gpu/pixel_color_0_s14/F</td>
</tr>
<tr>
<td>46.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td style=" font-weight:bold;">rgb_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td>rgb_reg_0_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C36[0][B]</td>
<td>rgb_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.222, 17.878%; route: 37.309, 81.125%; tC2Q: 0.458, 0.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_controller/vpos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>vga_controller/vpos_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R24C40[0][A]</td>
<td style=" font-weight:bold;">vga_controller/vpos_0_s0/Q</td>
</tr>
<tr>
<td>23.446</td>
<td>22.416</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[0][B]</td>
<td>gpu/[37].comp/n7_s33/CIN</td>
</tr>
<tr>
<td>23.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s33/COUT</td>
</tr>
<tr>
<td>23.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][A]</td>
<td>gpu/[37].comp/n7_s34/CIN</td>
</tr>
<tr>
<td>23.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s34/COUT</td>
</tr>
<tr>
<td>23.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][B]</td>
<td>gpu/[37].comp/n7_s35/CIN</td>
</tr>
<tr>
<td>23.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s35/COUT</td>
</tr>
<tr>
<td>23.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][A]</td>
<td>gpu/[37].comp/n7_s36/CIN</td>
</tr>
<tr>
<td>23.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s36/COUT</td>
</tr>
<tr>
<td>23.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][B]</td>
<td>gpu/[37].comp/n7_s37/CIN</td>
</tr>
<tr>
<td>23.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s37/COUT</td>
</tr>
<tr>
<td>23.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][A]</td>
<td>gpu/[37].comp/n7_s38/CIN</td>
</tr>
<tr>
<td>23.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s38/COUT</td>
</tr>
<tr>
<td>23.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][B]</td>
<td>gpu/[37].comp/n7_s39/CIN</td>
</tr>
<tr>
<td>23.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s39/COUT</td>
</tr>
<tr>
<td>23.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][A]</td>
<td>gpu/[37].comp/n7_s40/CIN</td>
</tr>
<tr>
<td>23.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s40/COUT</td>
</tr>
<tr>
<td>23.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][B]</td>
<td>gpu/[37].comp/n7_s41/CIN</td>
</tr>
<tr>
<td>23.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s41/COUT</td>
</tr>
<tr>
<td>23.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[2][A]</td>
<td>gpu/[37].comp/n7_s42/CIN</td>
</tr>
<tr>
<td>24.013</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s42/COUT</td>
</tr>
<tr>
<td>24.960</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s21/I3</td>
</tr>
<tr>
<td>25.585</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s21/F</td>
</tr>
<tr>
<td>26.004</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s8/I2</td>
</tr>
<tr>
<td>26.826</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s8/F</td>
</tr>
<tr>
<td>28.279</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s1/I1</td>
</tr>
<tr>
<td>28.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s1/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>gpu/btree_mux/layer2/layer2_flags_9_s/I1</td>
</tr>
<tr>
<td>30.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_flags_9_s/F</td>
</tr>
<tr>
<td>30.836</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s0/I0</td>
</tr>
<tr>
<td>31.868</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s0/F</td>
</tr>
<tr>
<td>34.148</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s/I1</td>
</tr>
<tr>
<td>34.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s/F</td>
</tr>
<tr>
<td>37.048</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][B]</td>
<td>gpu/btree_mux/layer6/rect_idx_1_s0/S0</td>
</tr>
<tr>
<td>37.550</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C18[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer6/rect_idx_1_s0/O</td>
</tr>
<tr>
<td>42.017</td>
<td>4.467</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C24</td>
<td>gpu/mem4/rect_colors[0]_rect_colors[0]_3_3_s/RAD[1]</td>
</tr>
<tr>
<td>42.276</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_rect_colors[0]_3_3_s/DO[2]</td>
</tr>
<tr>
<td>43.565</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[3][A]</td>
<td>gpu/mem4/rect_colors[0]_DOL_44_G[1]_s0/I1</td>
</tr>
<tr>
<td>44.597</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C21[3][A]</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_DOL_44_G[1]_s0/F</td>
</tr>
<tr>
<td>45.736</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>gpu/pixel_color_14_s0/I2</td>
</tr>
<tr>
<td>46.558</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td style=" background: #97FFFF;">gpu/pixel_color_14_s0/F</td>
</tr>
<tr>
<td>46.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td style=" font-weight:bold;">rgb_reg_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>rgb_reg_14_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>rgb_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.012, 17.423%; route: 37.515, 81.580%; tC2Q: 0.458, 0.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_controller/vpos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_reg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>vga_controller/vpos_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R24C40[0][A]</td>
<td style=" font-weight:bold;">vga_controller/vpos_0_s0/Q</td>
</tr>
<tr>
<td>23.446</td>
<td>22.416</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[0][B]</td>
<td>gpu/[37].comp/n7_s33/CIN</td>
</tr>
<tr>
<td>23.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s33/COUT</td>
</tr>
<tr>
<td>23.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][A]</td>
<td>gpu/[37].comp/n7_s34/CIN</td>
</tr>
<tr>
<td>23.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s34/COUT</td>
</tr>
<tr>
<td>23.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][B]</td>
<td>gpu/[37].comp/n7_s35/CIN</td>
</tr>
<tr>
<td>23.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s35/COUT</td>
</tr>
<tr>
<td>23.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][A]</td>
<td>gpu/[37].comp/n7_s36/CIN</td>
</tr>
<tr>
<td>23.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s36/COUT</td>
</tr>
<tr>
<td>23.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][B]</td>
<td>gpu/[37].comp/n7_s37/CIN</td>
</tr>
<tr>
<td>23.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s37/COUT</td>
</tr>
<tr>
<td>23.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][A]</td>
<td>gpu/[37].comp/n7_s38/CIN</td>
</tr>
<tr>
<td>23.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s38/COUT</td>
</tr>
<tr>
<td>23.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][B]</td>
<td>gpu/[37].comp/n7_s39/CIN</td>
</tr>
<tr>
<td>23.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s39/COUT</td>
</tr>
<tr>
<td>23.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][A]</td>
<td>gpu/[37].comp/n7_s40/CIN</td>
</tr>
<tr>
<td>23.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s40/COUT</td>
</tr>
<tr>
<td>23.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][B]</td>
<td>gpu/[37].comp/n7_s41/CIN</td>
</tr>
<tr>
<td>23.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s41/COUT</td>
</tr>
<tr>
<td>23.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[2][A]</td>
<td>gpu/[37].comp/n7_s42/CIN</td>
</tr>
<tr>
<td>24.013</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s42/COUT</td>
</tr>
<tr>
<td>24.960</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s21/I3</td>
</tr>
<tr>
<td>25.585</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s21/F</td>
</tr>
<tr>
<td>26.004</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s8/I2</td>
</tr>
<tr>
<td>26.826</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s8/F</td>
</tr>
<tr>
<td>28.279</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s1/I1</td>
</tr>
<tr>
<td>28.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s1/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>gpu/btree_mux/layer2/layer2_flags_9_s/I1</td>
</tr>
<tr>
<td>30.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_flags_9_s/F</td>
</tr>
<tr>
<td>30.836</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s0/I0</td>
</tr>
<tr>
<td>31.868</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s0/F</td>
</tr>
<tr>
<td>34.148</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s/I1</td>
</tr>
<tr>
<td>34.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s/F</td>
</tr>
<tr>
<td>37.048</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][B]</td>
<td>gpu/btree_mux/layer6/rect_idx_1_s0/S0</td>
</tr>
<tr>
<td>37.550</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C18[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer6/rect_idx_1_s0/O</td>
</tr>
<tr>
<td>42.017</td>
<td>4.467</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C24</td>
<td>gpu/mem4/rect_colors[0]_rect_colors[0]_3_3_s/RAD[1]</td>
</tr>
<tr>
<td>42.276</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_rect_colors[0]_3_3_s/DO[3]</td>
</tr>
<tr>
<td>43.565</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[3][B]</td>
<td>gpu/mem4/rect_colors[0]_DOL_47_G[1]_s0/I1</td>
</tr>
<tr>
<td>44.387</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C21[3][B]</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_DOL_47_G[1]_s0/F</td>
</tr>
<tr>
<td>45.526</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>gpu/pixel_color_15_s0/I2</td>
</tr>
<tr>
<td>46.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">gpu/pixel_color_15_s0/F</td>
</tr>
<tr>
<td>46.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" font-weight:bold;">rgb_reg_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>rgb_reg_15_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>rgb_reg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.012, 17.423%; route: 37.515, 81.580%; tC2Q: 0.458, 0.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.695</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_controller/vpos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>vga_controller/vpos_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R24C40[0][A]</td>
<td style=" font-weight:bold;">vga_controller/vpos_0_s0/Q</td>
</tr>
<tr>
<td>23.446</td>
<td>22.416</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[0][B]</td>
<td>gpu/[37].comp/n7_s33/CIN</td>
</tr>
<tr>
<td>23.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s33/COUT</td>
</tr>
<tr>
<td>23.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][A]</td>
<td>gpu/[37].comp/n7_s34/CIN</td>
</tr>
<tr>
<td>23.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s34/COUT</td>
</tr>
<tr>
<td>23.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][B]</td>
<td>gpu/[37].comp/n7_s35/CIN</td>
</tr>
<tr>
<td>23.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s35/COUT</td>
</tr>
<tr>
<td>23.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][A]</td>
<td>gpu/[37].comp/n7_s36/CIN</td>
</tr>
<tr>
<td>23.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s36/COUT</td>
</tr>
<tr>
<td>23.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][B]</td>
<td>gpu/[37].comp/n7_s37/CIN</td>
</tr>
<tr>
<td>23.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s37/COUT</td>
</tr>
<tr>
<td>23.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][A]</td>
<td>gpu/[37].comp/n7_s38/CIN</td>
</tr>
<tr>
<td>23.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s38/COUT</td>
</tr>
<tr>
<td>23.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][B]</td>
<td>gpu/[37].comp/n7_s39/CIN</td>
</tr>
<tr>
<td>23.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s39/COUT</td>
</tr>
<tr>
<td>23.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][A]</td>
<td>gpu/[37].comp/n7_s40/CIN</td>
</tr>
<tr>
<td>23.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s40/COUT</td>
</tr>
<tr>
<td>23.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][B]</td>
<td>gpu/[37].comp/n7_s41/CIN</td>
</tr>
<tr>
<td>23.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s41/COUT</td>
</tr>
<tr>
<td>23.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[2][A]</td>
<td>gpu/[37].comp/n7_s42/CIN</td>
</tr>
<tr>
<td>24.013</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s42/COUT</td>
</tr>
<tr>
<td>24.960</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s21/I3</td>
</tr>
<tr>
<td>25.585</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s21/F</td>
</tr>
<tr>
<td>26.004</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s8/I2</td>
</tr>
<tr>
<td>26.826</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s8/F</td>
</tr>
<tr>
<td>28.279</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s1/I1</td>
</tr>
<tr>
<td>28.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s1/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>gpu/btree_mux/layer2/layer2_flags_9_s/I1</td>
</tr>
<tr>
<td>30.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_flags_9_s/F</td>
</tr>
<tr>
<td>30.836</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s0/I0</td>
</tr>
<tr>
<td>31.868</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s0/F</td>
</tr>
<tr>
<td>34.148</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s/I1</td>
</tr>
<tr>
<td>34.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s/F</td>
</tr>
<tr>
<td>37.048</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][B]</td>
<td>gpu/btree_mux/layer6/rect_idx_1_s0/S0</td>
</tr>
<tr>
<td>37.550</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C18[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer6/rect_idx_1_s0/O</td>
</tr>
<tr>
<td>40.671</td>
<td>3.121</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C15</td>
<td>gpu/mem4/rect_colors[0]_rect_colors[0]_1_0_s/RAD[1]</td>
</tr>
<tr>
<td>40.952</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C15</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_rect_colors[0]_1_0_s/DO[3]</td>
</tr>
<tr>
<td>41.739</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[3][A]</td>
<td>gpu/mem4/rect_colors[0]_DOL_11_G[1]_s0/I0</td>
</tr>
<tr>
<td>42.365</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C14[3][A]</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_DOL_11_G[1]_s0/F</td>
</tr>
<tr>
<td>45.451</td>
<td>3.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td>gpu/pixel_color_3_s0/I2</td>
</tr>
<tr>
<td>46.550</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td style=" background: #97FFFF;">gpu/pixel_color_3_s0/F</td>
</tr>
<tr>
<td>46.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td style=" font-weight:bold;">rgb_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td>rgb_reg_3_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C36[1][A]</td>
<td>rgb_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.905, 17.193%; route: 37.615, 81.811%; tC2Q: 0.458, 0.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_controller/vpos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>vga_controller/vpos_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R24C40[0][A]</td>
<td style=" font-weight:bold;">vga_controller/vpos_0_s0/Q</td>
</tr>
<tr>
<td>23.446</td>
<td>22.416</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[0][B]</td>
<td>gpu/[37].comp/n7_s33/CIN</td>
</tr>
<tr>
<td>23.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s33/COUT</td>
</tr>
<tr>
<td>23.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][A]</td>
<td>gpu/[37].comp/n7_s34/CIN</td>
</tr>
<tr>
<td>23.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s34/COUT</td>
</tr>
<tr>
<td>23.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][B]</td>
<td>gpu/[37].comp/n7_s35/CIN</td>
</tr>
<tr>
<td>23.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s35/COUT</td>
</tr>
<tr>
<td>23.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][A]</td>
<td>gpu/[37].comp/n7_s36/CIN</td>
</tr>
<tr>
<td>23.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s36/COUT</td>
</tr>
<tr>
<td>23.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][B]</td>
<td>gpu/[37].comp/n7_s37/CIN</td>
</tr>
<tr>
<td>23.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s37/COUT</td>
</tr>
<tr>
<td>23.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][A]</td>
<td>gpu/[37].comp/n7_s38/CIN</td>
</tr>
<tr>
<td>23.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s38/COUT</td>
</tr>
<tr>
<td>23.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][B]</td>
<td>gpu/[37].comp/n7_s39/CIN</td>
</tr>
<tr>
<td>23.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s39/COUT</td>
</tr>
<tr>
<td>23.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][A]</td>
<td>gpu/[37].comp/n7_s40/CIN</td>
</tr>
<tr>
<td>23.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s40/COUT</td>
</tr>
<tr>
<td>23.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][B]</td>
<td>gpu/[37].comp/n7_s41/CIN</td>
</tr>
<tr>
<td>23.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s41/COUT</td>
</tr>
<tr>
<td>23.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[2][A]</td>
<td>gpu/[37].comp/n7_s42/CIN</td>
</tr>
<tr>
<td>24.013</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s42/COUT</td>
</tr>
<tr>
<td>24.960</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s21/I3</td>
</tr>
<tr>
<td>25.585</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s21/F</td>
</tr>
<tr>
<td>26.004</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s8/I2</td>
</tr>
<tr>
<td>26.826</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s8/F</td>
</tr>
<tr>
<td>28.279</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s1/I1</td>
</tr>
<tr>
<td>28.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s1/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>gpu/btree_mux/layer2/layer2_flags_9_s/I1</td>
</tr>
<tr>
<td>30.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_flags_9_s/F</td>
</tr>
<tr>
<td>30.836</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s0/I0</td>
</tr>
<tr>
<td>31.868</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s0/F</td>
</tr>
<tr>
<td>34.148</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s/I1</td>
</tr>
<tr>
<td>34.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s/F</td>
</tr>
<tr>
<td>37.048</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>gpu/btree_mux/layer6/rect_idx_0_s20/S0</td>
</tr>
<tr>
<td>37.550</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer6/rect_idx_0_s20/O</td>
</tr>
<tr>
<td>40.830</td>
<td>3.280</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C23</td>
<td>gpu/mem4/rect_colors[0]_rect_colors[0]_2_2_s/RAD[0]</td>
</tr>
<tr>
<td>41.111</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C23</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_rect_colors[0]_2_2_s/DO[2]</td>
</tr>
<tr>
<td>41.530</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>gpu/mem4/rect_colors[0]_DOL_31_G[1]_s0/I1</td>
</tr>
<tr>
<td>42.629</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_DOL_31_G[1]_s0/F</td>
</tr>
<tr>
<td>45.066</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>gpu/pixel_color_10_s0/I1</td>
</tr>
<tr>
<td>46.098</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">gpu/pixel_color_10_s0/F</td>
</tr>
<tr>
<td>46.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td style=" font-weight:bold;">rgb_reg_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>rgb_reg_10_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>rgb_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.311, 18.255%; route: 36.757, 80.738%; tC2Q: 0.458, 1.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.643</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_controller/vpos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>vga_controller/vpos_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R24C40[0][A]</td>
<td style=" font-weight:bold;">vga_controller/vpos_0_s0/Q</td>
</tr>
<tr>
<td>23.446</td>
<td>22.416</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[0][B]</td>
<td>gpu/[37].comp/n7_s33/CIN</td>
</tr>
<tr>
<td>23.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s33/COUT</td>
</tr>
<tr>
<td>23.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][A]</td>
<td>gpu/[37].comp/n7_s34/CIN</td>
</tr>
<tr>
<td>23.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s34/COUT</td>
</tr>
<tr>
<td>23.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][B]</td>
<td>gpu/[37].comp/n7_s35/CIN</td>
</tr>
<tr>
<td>23.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s35/COUT</td>
</tr>
<tr>
<td>23.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][A]</td>
<td>gpu/[37].comp/n7_s36/CIN</td>
</tr>
<tr>
<td>23.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s36/COUT</td>
</tr>
<tr>
<td>23.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][B]</td>
<td>gpu/[37].comp/n7_s37/CIN</td>
</tr>
<tr>
<td>23.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s37/COUT</td>
</tr>
<tr>
<td>23.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][A]</td>
<td>gpu/[37].comp/n7_s38/CIN</td>
</tr>
<tr>
<td>23.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s38/COUT</td>
</tr>
<tr>
<td>23.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][B]</td>
<td>gpu/[37].comp/n7_s39/CIN</td>
</tr>
<tr>
<td>23.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s39/COUT</td>
</tr>
<tr>
<td>23.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][A]</td>
<td>gpu/[37].comp/n7_s40/CIN</td>
</tr>
<tr>
<td>23.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s40/COUT</td>
</tr>
<tr>
<td>23.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][B]</td>
<td>gpu/[37].comp/n7_s41/CIN</td>
</tr>
<tr>
<td>23.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s41/COUT</td>
</tr>
<tr>
<td>23.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[2][A]</td>
<td>gpu/[37].comp/n7_s42/CIN</td>
</tr>
<tr>
<td>24.013</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s42/COUT</td>
</tr>
<tr>
<td>24.960</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s21/I3</td>
</tr>
<tr>
<td>25.585</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s21/F</td>
</tr>
<tr>
<td>26.004</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s8/I2</td>
</tr>
<tr>
<td>26.826</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s8/F</td>
</tr>
<tr>
<td>28.279</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s1/I1</td>
</tr>
<tr>
<td>28.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s1/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>gpu/btree_mux/layer2/layer2_flags_9_s/I1</td>
</tr>
<tr>
<td>30.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_flags_9_s/F</td>
</tr>
<tr>
<td>30.836</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s0/I0</td>
</tr>
<tr>
<td>31.868</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s0/F</td>
</tr>
<tr>
<td>34.148</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s/I1</td>
</tr>
<tr>
<td>34.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s/F</td>
</tr>
<tr>
<td>37.048</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][B]</td>
<td>gpu/btree_mux/layer6/rect_idx_1_s0/S0</td>
</tr>
<tr>
<td>37.550</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C18[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer6/rect_idx_1_s0/O</td>
</tr>
<tr>
<td>41.516</td>
<td>3.966</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C15</td>
<td>gpu/mem4/rect_colors[0]_rect_colors[0]_1_1_s/RAD[1]</td>
</tr>
<tr>
<td>41.797</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_rect_colors[0]_1_1_s/DO[1]</td>
</tr>
<tr>
<td>42.216</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>gpu/mem4/rect_colors[0]_DOL_17_G[1]_s0/I0</td>
</tr>
<tr>
<td>43.248</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_DOL_17_G[1]_s0/F</td>
</tr>
<tr>
<td>44.872</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[2][B]</td>
<td>gpu/pixel_color_5_s0/I2</td>
</tr>
<tr>
<td>45.498</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C23[2][B]</td>
<td style=" background: #97FFFF;">gpu/pixel_color_5_s0/F</td>
</tr>
<tr>
<td>45.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[2][B]</td>
<td style=" font-weight:bold;">rgb_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[2][B]</td>
<td>rgb_reg_5_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C23[2][B]</td>
<td>rgb_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.838, 17.446%; route: 36.629, 81.534%; tC2Q: 0.458, 1.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_controller/vpos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>vga_controller/vpos_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R24C40[0][A]</td>
<td style=" font-weight:bold;">vga_controller/vpos_0_s0/Q</td>
</tr>
<tr>
<td>23.446</td>
<td>22.416</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[0][B]</td>
<td>gpu/[37].comp/n7_s33/CIN</td>
</tr>
<tr>
<td>23.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s33/COUT</td>
</tr>
<tr>
<td>23.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][A]</td>
<td>gpu/[37].comp/n7_s34/CIN</td>
</tr>
<tr>
<td>23.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s34/COUT</td>
</tr>
<tr>
<td>23.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][B]</td>
<td>gpu/[37].comp/n7_s35/CIN</td>
</tr>
<tr>
<td>23.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s35/COUT</td>
</tr>
<tr>
<td>23.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][A]</td>
<td>gpu/[37].comp/n7_s36/CIN</td>
</tr>
<tr>
<td>23.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s36/COUT</td>
</tr>
<tr>
<td>23.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][B]</td>
<td>gpu/[37].comp/n7_s37/CIN</td>
</tr>
<tr>
<td>23.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s37/COUT</td>
</tr>
<tr>
<td>23.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][A]</td>
<td>gpu/[37].comp/n7_s38/CIN</td>
</tr>
<tr>
<td>23.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s38/COUT</td>
</tr>
<tr>
<td>23.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][B]</td>
<td>gpu/[37].comp/n7_s39/CIN</td>
</tr>
<tr>
<td>23.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s39/COUT</td>
</tr>
<tr>
<td>23.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][A]</td>
<td>gpu/[37].comp/n7_s40/CIN</td>
</tr>
<tr>
<td>23.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s40/COUT</td>
</tr>
<tr>
<td>23.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][B]</td>
<td>gpu/[37].comp/n7_s41/CIN</td>
</tr>
<tr>
<td>23.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][B]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s41/COUT</td>
</tr>
<tr>
<td>23.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[2][A]</td>
<td>gpu/[37].comp/n7_s42/CIN</td>
</tr>
<tr>
<td>24.013</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">gpu/[37].comp/n7_s42/COUT</td>
</tr>
<tr>
<td>24.960</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s21/I3</td>
</tr>
<tr>
<td>25.585</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s21/F</td>
</tr>
<tr>
<td>26.004</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s8/I2</td>
</tr>
<tr>
<td>26.826</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s8/F</td>
</tr>
<tr>
<td>28.279</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>gpu/btree_mux/layer2/layer2_data[9]_0_s1/I1</td>
</tr>
<tr>
<td>28.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_data[9]_0_s1/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>gpu/btree_mux/layer2/layer2_flags_9_s/I1</td>
</tr>
<tr>
<td>30.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer2/layer2_flags_9_s/F</td>
</tr>
<tr>
<td>30.836</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s0/I0</td>
</tr>
<tr>
<td>31.868</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s0/F</td>
</tr>
<tr>
<td>34.148</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>gpu/btree_mux/layer5/layer5_flags_1_s/I1</td>
</tr>
<tr>
<td>34.774</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer5/layer5_flags_1_s/F</td>
</tr>
<tr>
<td>37.048</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][B]</td>
<td>gpu/btree_mux/layer6/rect_idx_1_s0/S0</td>
</tr>
<tr>
<td>37.550</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C18[1][B]</td>
<td style=" background: #97FFFF;">gpu/btree_mux/layer6/rect_idx_1_s0/O</td>
</tr>
<tr>
<td>41.516</td>
<td>3.966</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C15</td>
<td>gpu/mem4/rect_colors[0]_rect_colors[0]_1_1_s/RAD[1]</td>
</tr>
<tr>
<td>41.797</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_rect_colors[0]_1_1_s/DO[0]</td>
</tr>
<tr>
<td>42.216</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[3][B]</td>
<td>gpu/mem4/rect_colors[0]_DOL_14_G[1]_s0/I0</td>
</tr>
<tr>
<td>42.842</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C14[3][B]</td>
<td style=" background: #97FFFF;">gpu/mem4/rect_colors[0]_DOL_14_G[1]_s0/F</td>
</tr>
<tr>
<td>44.630</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[2][A]</td>
<td>gpu/pixel_color_4_s0/I2</td>
</tr>
<tr>
<td>45.452</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C23[2][A]</td>
<td style=" background: #97FFFF;">gpu/pixel_color_4_s0/F</td>
</tr>
<tr>
<td>45.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[2][A]</td>
<td style=" font-weight:bold;">rgb_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[2][A]</td>
<td>rgb_reg_4_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C23[2][A]</td>
<td>rgb_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.628, 16.996%; route: 36.794, 81.983%; tC2Q: 0.458, 1.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][B]</td>
<td>cpu/sp_1_s2/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R21C46[0][B]</td>
<td style=" font-weight:bold;">cpu/sp_1_s2/Q</td>
</tr>
<tr>
<td>2.352</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>cpu/sp_minus_1_2_s5/I0</td>
</tr>
<tr>
<td>3.451</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">cpu/sp_minus_1_2_s5/F</td>
</tr>
<tr>
<td>7.257</td>
<td>3.806</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>cpu/stack/data_data_1_2_s/RAD[2]</td>
</tr>
<tr>
<td>7.516</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_1_2_s/DO[1]</td>
</tr>
<tr>
<td>8.805</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>cpu/stack/data_DOL_27_G[0]_s2/I0</td>
</tr>
<tr>
<td>9.837</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">cpu/stack/data_DOL_27_G[0]_s2/F</td>
</tr>
<tr>
<td>9.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>cpu/stack/data_DOL_27_G[0]_s0/I1</td>
</tr>
<tr>
<td>9.986</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack/data_DOL_27_G[0]_s0/O</td>
</tr>
<tr>
<td>14.872</td>
<td>4.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>cpu/cpu_mem_dout_9_s/I0</td>
</tr>
<tr>
<td>15.971</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_9_s/F</td>
</tr>
<tr>
<td>18.725</td>
<td>2.753</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C42[2][A]</td>
<td>cpu/alu/n127_s0/I0</td>
</tr>
<tr>
<td>19.683</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n127_s0/COUT</td>
</tr>
<tr>
<td>19.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C42[2][B]</td>
<td>cpu/alu/n128_s0/CIN</td>
</tr>
<tr>
<td>19.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n128_s0/COUT</td>
</tr>
<tr>
<td>19.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][A]</td>
<td>cpu/alu/n129_s0/CIN</td>
</tr>
<tr>
<td>19.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n129_s0/COUT</td>
</tr>
<tr>
<td>19.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][B]</td>
<td>cpu/alu/n130_s0/CIN</td>
</tr>
<tr>
<td>19.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n130_s0/COUT</td>
</tr>
<tr>
<td>19.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][A]</td>
<td>cpu/alu/n131_s0/CIN</td>
</tr>
<tr>
<td>19.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n131_s0/COUT</td>
</tr>
<tr>
<td>19.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][B]</td>
<td>cpu/alu/n132_s0/CIN</td>
</tr>
<tr>
<td>19.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n132_s0/COUT</td>
</tr>
<tr>
<td>19.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][A]</td>
<td>cpu/alu/n133_s0/CIN</td>
</tr>
<tr>
<td>20.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n133_s0/COUT</td>
</tr>
<tr>
<td>21.392</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[3][B]</td>
<td>cpu/stack_top_new_15_s82/I1</td>
</tr>
<tr>
<td>22.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s82/F</td>
</tr>
<tr>
<td>22.981</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td>cpu/stack_top_new_15_s64/I2</td>
</tr>
<tr>
<td>24.042</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s64/F</td>
</tr>
<tr>
<td>24.461</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td>cpu/stack_top_new_15_s47/I1</td>
</tr>
<tr>
<td>25.493</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R17C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s47/F</td>
</tr>
<tr>
<td>26.324</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>cpu/stack_top_new_8_s18/I2</td>
</tr>
<tr>
<td>27.146</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_8_s18/F</td>
</tr>
<tr>
<td>28.605</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[1][B]</td>
<td>cpu/stack_top_new_8_s14/I2</td>
</tr>
<tr>
<td>29.637</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_8_s14/F</td>
</tr>
<tr>
<td>31.096</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td>cpu/stack_top_new_8_s11/I3</td>
</tr>
<tr>
<td>31.918</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_8_s11/F</td>
</tr>
<tr>
<td>31.924</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[1][B]</td>
<td>cpu/stack_top_new_8_s10/I3</td>
</tr>
<tr>
<td>32.549</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_8_s10/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[3][A]</td>
<td>cpu/stack_top_new_8_s8/I3</td>
</tr>
<tr>
<td>34.067</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R15C46[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_8_s8/F</td>
</tr>
<tr>
<td>37.803</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">cpu/stack/data_data_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>cpu/stack/data_data_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>cpu/stack/data_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.530, 33.655%; route: 24.243, 65.114%; tC2Q: 0.458, 1.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_data_2_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][B]</td>
<td>cpu/sp_1_s2/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R21C46[0][B]</td>
<td style=" font-weight:bold;">cpu/sp_1_s2/Q</td>
</tr>
<tr>
<td>2.352</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>cpu/sp_minus_1_2_s5/I0</td>
</tr>
<tr>
<td>3.451</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">cpu/sp_minus_1_2_s5/F</td>
</tr>
<tr>
<td>7.257</td>
<td>3.806</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>cpu/stack/data_data_1_2_s/RAD[2]</td>
</tr>
<tr>
<td>7.516</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_1_2_s/DO[1]</td>
</tr>
<tr>
<td>8.805</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>cpu/stack/data_DOL_27_G[0]_s2/I0</td>
</tr>
<tr>
<td>9.837</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">cpu/stack/data_DOL_27_G[0]_s2/F</td>
</tr>
<tr>
<td>9.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>cpu/stack/data_DOL_27_G[0]_s0/I1</td>
</tr>
<tr>
<td>9.986</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack/data_DOL_27_G[0]_s0/O</td>
</tr>
<tr>
<td>14.872</td>
<td>4.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>cpu/cpu_mem_dout_9_s/I0</td>
</tr>
<tr>
<td>15.971</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_9_s/F</td>
</tr>
<tr>
<td>18.725</td>
<td>2.753</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C42[2][A]</td>
<td>cpu/alu/n127_s0/I0</td>
</tr>
<tr>
<td>19.683</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n127_s0/COUT</td>
</tr>
<tr>
<td>19.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C42[2][B]</td>
<td>cpu/alu/n128_s0/CIN</td>
</tr>
<tr>
<td>19.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n128_s0/COUT</td>
</tr>
<tr>
<td>19.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][A]</td>
<td>cpu/alu/n129_s0/CIN</td>
</tr>
<tr>
<td>19.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n129_s0/COUT</td>
</tr>
<tr>
<td>19.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][B]</td>
<td>cpu/alu/n130_s0/CIN</td>
</tr>
<tr>
<td>19.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n130_s0/COUT</td>
</tr>
<tr>
<td>19.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][A]</td>
<td>cpu/alu/n131_s0/CIN</td>
</tr>
<tr>
<td>19.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n131_s0/COUT</td>
</tr>
<tr>
<td>19.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][B]</td>
<td>cpu/alu/n132_s0/CIN</td>
</tr>
<tr>
<td>19.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n132_s0/COUT</td>
</tr>
<tr>
<td>19.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][A]</td>
<td>cpu/alu/n133_s0/CIN</td>
</tr>
<tr>
<td>20.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n133_s0/COUT</td>
</tr>
<tr>
<td>21.392</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[3][B]</td>
<td>cpu/stack_top_new_15_s82/I1</td>
</tr>
<tr>
<td>22.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s82/F</td>
</tr>
<tr>
<td>22.981</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td>cpu/stack_top_new_15_s64/I2</td>
</tr>
<tr>
<td>24.042</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s64/F</td>
</tr>
<tr>
<td>24.461</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td>cpu/stack_top_new_15_s47/I1</td>
</tr>
<tr>
<td>25.493</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R17C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s47/F</td>
</tr>
<tr>
<td>26.324</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>cpu/stack_top_new_8_s18/I2</td>
</tr>
<tr>
<td>27.146</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_8_s18/F</td>
</tr>
<tr>
<td>28.605</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[1][B]</td>
<td>cpu/stack_top_new_8_s14/I2</td>
</tr>
<tr>
<td>29.637</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_8_s14/F</td>
</tr>
<tr>
<td>31.096</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td>cpu/stack_top_new_8_s11/I3</td>
</tr>
<tr>
<td>31.918</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_8_s11/F</td>
</tr>
<tr>
<td>31.924</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[1][B]</td>
<td>cpu/stack_top_new_8_s10/I3</td>
</tr>
<tr>
<td>32.549</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_8_s10/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[3][A]</td>
<td>cpu/stack_top_new_8_s8/I3</td>
</tr>
<tr>
<td>34.067</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R15C46[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_8_s8/F</td>
</tr>
<tr>
<td>37.645</td>
<td>3.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42</td>
<td style=" font-weight:bold;">cpu/stack/data_data_2_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42</td>
<td>cpu/stack/data_data_2_2_s/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C42</td>
<td>cpu/stack/data_data_2_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.530, 33.799%; route: 24.084, 64.965%; tC2Q: 0.458, 1.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_data_3_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][B]</td>
<td>cpu/sp_1_s2/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R21C46[0][B]</td>
<td style=" font-weight:bold;">cpu/sp_1_s2/Q</td>
</tr>
<tr>
<td>2.352</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>cpu/sp_minus_1_2_s5/I0</td>
</tr>
<tr>
<td>3.451</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">cpu/sp_minus_1_2_s5/F</td>
</tr>
<tr>
<td>7.257</td>
<td>3.806</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>cpu/stack/data_data_1_2_s/RAD[2]</td>
</tr>
<tr>
<td>7.516</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_1_2_s/DO[1]</td>
</tr>
<tr>
<td>8.805</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>cpu/stack/data_DOL_27_G[0]_s2/I0</td>
</tr>
<tr>
<td>9.837</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">cpu/stack/data_DOL_27_G[0]_s2/F</td>
</tr>
<tr>
<td>9.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>cpu/stack/data_DOL_27_G[0]_s0/I1</td>
</tr>
<tr>
<td>9.986</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack/data_DOL_27_G[0]_s0/O</td>
</tr>
<tr>
<td>14.872</td>
<td>4.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>cpu/cpu_mem_dout_9_s/I0</td>
</tr>
<tr>
<td>15.971</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_9_s/F</td>
</tr>
<tr>
<td>18.725</td>
<td>2.753</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C42[2][A]</td>
<td>cpu/alu/n127_s0/I0</td>
</tr>
<tr>
<td>19.683</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n127_s0/COUT</td>
</tr>
<tr>
<td>19.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C42[2][B]</td>
<td>cpu/alu/n128_s0/CIN</td>
</tr>
<tr>
<td>19.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n128_s0/COUT</td>
</tr>
<tr>
<td>19.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][A]</td>
<td>cpu/alu/n129_s0/CIN</td>
</tr>
<tr>
<td>19.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n129_s0/COUT</td>
</tr>
<tr>
<td>19.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][B]</td>
<td>cpu/alu/n130_s0/CIN</td>
</tr>
<tr>
<td>19.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n130_s0/COUT</td>
</tr>
<tr>
<td>19.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][A]</td>
<td>cpu/alu/n131_s0/CIN</td>
</tr>
<tr>
<td>19.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n131_s0/COUT</td>
</tr>
<tr>
<td>19.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][B]</td>
<td>cpu/alu/n132_s0/CIN</td>
</tr>
<tr>
<td>19.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n132_s0/COUT</td>
</tr>
<tr>
<td>19.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][A]</td>
<td>cpu/alu/n133_s0/CIN</td>
</tr>
<tr>
<td>20.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n133_s0/COUT</td>
</tr>
<tr>
<td>21.392</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[3][B]</td>
<td>cpu/stack_top_new_15_s82/I1</td>
</tr>
<tr>
<td>22.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s82/F</td>
</tr>
<tr>
<td>22.981</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td>cpu/stack_top_new_15_s64/I2</td>
</tr>
<tr>
<td>24.042</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s64/F</td>
</tr>
<tr>
<td>24.461</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td>cpu/stack_top_new_15_s47/I1</td>
</tr>
<tr>
<td>25.493</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R17C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s47/F</td>
</tr>
<tr>
<td>28.608</td>
<td>3.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>cpu/stack_top_new_5_s15/I0</td>
</tr>
<tr>
<td>29.430</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_5_s15/F</td>
</tr>
<tr>
<td>29.435</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[3][A]</td>
<td>cpu/stack_top_new_5_s12/I3</td>
</tr>
<tr>
<td>30.461</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_5_s12/F</td>
</tr>
<tr>
<td>30.880</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td>cpu/stack_top_new_5_s10/I3</td>
</tr>
<tr>
<td>31.506</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_5_s10/F</td>
</tr>
<tr>
<td>31.511</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[2][A]</td>
<td>cpu/stack_top_new_5_s8/I3</td>
</tr>
<tr>
<td>32.543</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C39[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_5_s8/F</td>
</tr>
<tr>
<td>37.258</td>
<td>4.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45</td>
<td style=" font-weight:bold;">cpu/stack/data_data_3_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45</td>
<td>cpu/stack/data_data_3_1_s/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C45</td>
<td>cpu/stack/data_data_3_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.636, 31.718%; route: 24.592, 67.033%; tC2Q: 0.458, 1.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_data_1_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][B]</td>
<td>cpu/sp_1_s2/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R21C46[0][B]</td>
<td style=" font-weight:bold;">cpu/sp_1_s2/Q</td>
</tr>
<tr>
<td>2.352</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>cpu/sp_minus_1_2_s5/I0</td>
</tr>
<tr>
<td>3.451</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">cpu/sp_minus_1_2_s5/F</td>
</tr>
<tr>
<td>7.257</td>
<td>3.806</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>cpu/stack/data_data_1_2_s/RAD[2]</td>
</tr>
<tr>
<td>7.516</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_1_2_s/DO[1]</td>
</tr>
<tr>
<td>8.805</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>cpu/stack/data_DOL_27_G[0]_s2/I0</td>
</tr>
<tr>
<td>9.837</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">cpu/stack/data_DOL_27_G[0]_s2/F</td>
</tr>
<tr>
<td>9.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>cpu/stack/data_DOL_27_G[0]_s0/I1</td>
</tr>
<tr>
<td>9.986</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack/data_DOL_27_G[0]_s0/O</td>
</tr>
<tr>
<td>14.872</td>
<td>4.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>cpu/cpu_mem_dout_9_s/I0</td>
</tr>
<tr>
<td>15.971</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_9_s/F</td>
</tr>
<tr>
<td>18.725</td>
<td>2.753</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C42[2][A]</td>
<td>cpu/alu/n127_s0/I0</td>
</tr>
<tr>
<td>19.683</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n127_s0/COUT</td>
</tr>
<tr>
<td>19.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C42[2][B]</td>
<td>cpu/alu/n128_s0/CIN</td>
</tr>
<tr>
<td>19.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n128_s0/COUT</td>
</tr>
<tr>
<td>19.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][A]</td>
<td>cpu/alu/n129_s0/CIN</td>
</tr>
<tr>
<td>19.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n129_s0/COUT</td>
</tr>
<tr>
<td>19.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][B]</td>
<td>cpu/alu/n130_s0/CIN</td>
</tr>
<tr>
<td>19.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n130_s0/COUT</td>
</tr>
<tr>
<td>19.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][A]</td>
<td>cpu/alu/n131_s0/CIN</td>
</tr>
<tr>
<td>19.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n131_s0/COUT</td>
</tr>
<tr>
<td>19.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][B]</td>
<td>cpu/alu/n132_s0/CIN</td>
</tr>
<tr>
<td>19.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n132_s0/COUT</td>
</tr>
<tr>
<td>19.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][A]</td>
<td>cpu/alu/n133_s0/CIN</td>
</tr>
<tr>
<td>20.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n133_s0/COUT</td>
</tr>
<tr>
<td>21.392</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[3][B]</td>
<td>cpu/stack_top_new_15_s82/I1</td>
</tr>
<tr>
<td>22.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s82/F</td>
</tr>
<tr>
<td>22.981</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td>cpu/stack_top_new_15_s64/I2</td>
</tr>
<tr>
<td>24.042</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s64/F</td>
</tr>
<tr>
<td>24.461</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td>cpu/stack_top_new_15_s47/I1</td>
</tr>
<tr>
<td>25.493</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R17C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s47/F</td>
</tr>
<tr>
<td>26.324</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>cpu/stack_top_new_8_s18/I2</td>
</tr>
<tr>
<td>27.146</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_8_s18/F</td>
</tr>
<tr>
<td>28.605</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[1][B]</td>
<td>cpu/stack_top_new_8_s14/I2</td>
</tr>
<tr>
<td>29.637</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_8_s14/F</td>
</tr>
<tr>
<td>31.096</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td>cpu/stack_top_new_8_s11/I3</td>
</tr>
<tr>
<td>31.918</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_8_s11/F</td>
</tr>
<tr>
<td>31.924</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[1][B]</td>
<td>cpu/stack_top_new_8_s10/I3</td>
</tr>
<tr>
<td>32.549</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_8_s10/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[3][A]</td>
<td>cpu/stack_top_new_8_s8/I3</td>
</tr>
<tr>
<td>34.067</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R15C46[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_8_s8/F</td>
</tr>
<tr>
<td>36.676</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" font-weight:bold;">cpu/stack/data_data_1_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42</td>
<td>cpu/stack/data_data_1_2_s/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C42</td>
<td>cpu/stack/data_data_1_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.530, 34.706%; route: 23.115, 64.025%; tC2Q: 0.458, 1.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_data_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][B]</td>
<td>cpu/sp_1_s2/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R21C46[0][B]</td>
<td style=" font-weight:bold;">cpu/sp_1_s2/Q</td>
</tr>
<tr>
<td>2.352</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>cpu/sp_minus_1_2_s5/I0</td>
</tr>
<tr>
<td>3.451</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">cpu/sp_minus_1_2_s5/F</td>
</tr>
<tr>
<td>7.257</td>
<td>3.806</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>cpu/stack/data_data_1_2_s/RAD[2]</td>
</tr>
<tr>
<td>7.516</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_1_2_s/DO[1]</td>
</tr>
<tr>
<td>8.805</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>cpu/stack/data_DOL_27_G[0]_s2/I0</td>
</tr>
<tr>
<td>9.837</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">cpu/stack/data_DOL_27_G[0]_s2/F</td>
</tr>
<tr>
<td>9.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>cpu/stack/data_DOL_27_G[0]_s0/I1</td>
</tr>
<tr>
<td>9.986</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack/data_DOL_27_G[0]_s0/O</td>
</tr>
<tr>
<td>14.872</td>
<td>4.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>cpu/cpu_mem_dout_9_s/I0</td>
</tr>
<tr>
<td>15.971</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_9_s/F</td>
</tr>
<tr>
<td>18.725</td>
<td>2.753</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C42[2][A]</td>
<td>cpu/alu/n127_s0/I0</td>
</tr>
<tr>
<td>19.683</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n127_s0/COUT</td>
</tr>
<tr>
<td>19.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C42[2][B]</td>
<td>cpu/alu/n128_s0/CIN</td>
</tr>
<tr>
<td>19.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n128_s0/COUT</td>
</tr>
<tr>
<td>19.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][A]</td>
<td>cpu/alu/n129_s0/CIN</td>
</tr>
<tr>
<td>19.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n129_s0/COUT</td>
</tr>
<tr>
<td>19.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][B]</td>
<td>cpu/alu/n130_s0/CIN</td>
</tr>
<tr>
<td>19.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n130_s0/COUT</td>
</tr>
<tr>
<td>19.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][A]</td>
<td>cpu/alu/n131_s0/CIN</td>
</tr>
<tr>
<td>19.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n131_s0/COUT</td>
</tr>
<tr>
<td>19.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][B]</td>
<td>cpu/alu/n132_s0/CIN</td>
</tr>
<tr>
<td>19.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n132_s0/COUT</td>
</tr>
<tr>
<td>19.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][A]</td>
<td>cpu/alu/n133_s0/CIN</td>
</tr>
<tr>
<td>20.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n133_s0/COUT</td>
</tr>
<tr>
<td>21.392</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[3][B]</td>
<td>cpu/stack_top_new_15_s82/I1</td>
</tr>
<tr>
<td>22.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s82/F</td>
</tr>
<tr>
<td>22.981</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td>cpu/stack_top_new_15_s64/I2</td>
</tr>
<tr>
<td>24.042</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s64/F</td>
</tr>
<tr>
<td>24.461</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td>cpu/stack_top_new_15_s47/I1</td>
</tr>
<tr>
<td>25.493</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R17C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s47/F</td>
</tr>
<tr>
<td>26.324</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>cpu/stack_top_new_8_s18/I2</td>
</tr>
<tr>
<td>27.146</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_8_s18/F</td>
</tr>
<tr>
<td>28.605</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[1][B]</td>
<td>cpu/stack_top_new_8_s14/I2</td>
</tr>
<tr>
<td>29.637</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_8_s14/F</td>
</tr>
<tr>
<td>31.096</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td>cpu/stack_top_new_8_s11/I3</td>
</tr>
<tr>
<td>31.918</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_8_s11/F</td>
</tr>
<tr>
<td>31.924</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[1][B]</td>
<td>cpu/stack_top_new_8_s10/I3</td>
</tr>
<tr>
<td>32.549</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_8_s10/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[3][A]</td>
<td>cpu/stack_top_new_8_s8/I3</td>
</tr>
<tr>
<td>34.067</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R15C46[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_8_s8/F</td>
</tr>
<tr>
<td>36.676</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45</td>
<td style=" font-weight:bold;">cpu/stack/data_data_0_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45</td>
<td>cpu/stack/data_data_0_2_s/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C45</td>
<td>cpu/stack/data_data_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.530, 34.706%; route: 23.115, 64.025%; tC2Q: 0.458, 1.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][B]</td>
<td>cpu/sp_1_s2/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R21C46[0][B]</td>
<td style=" font-weight:bold;">cpu/sp_1_s2/Q</td>
</tr>
<tr>
<td>2.352</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>cpu/sp_minus_1_2_s5/I0</td>
</tr>
<tr>
<td>3.451</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">cpu/sp_minus_1_2_s5/F</td>
</tr>
<tr>
<td>7.257</td>
<td>3.806</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>cpu/stack/data_data_1_2_s/RAD[2]</td>
</tr>
<tr>
<td>7.516</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_1_2_s/DO[1]</td>
</tr>
<tr>
<td>8.805</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>cpu/stack/data_DOL_27_G[0]_s2/I0</td>
</tr>
<tr>
<td>9.837</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">cpu/stack/data_DOL_27_G[0]_s2/F</td>
</tr>
<tr>
<td>9.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>cpu/stack/data_DOL_27_G[0]_s0/I1</td>
</tr>
<tr>
<td>9.986</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack/data_DOL_27_G[0]_s0/O</td>
</tr>
<tr>
<td>14.872</td>
<td>4.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>cpu/cpu_mem_dout_9_s/I0</td>
</tr>
<tr>
<td>15.971</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_9_s/F</td>
</tr>
<tr>
<td>18.725</td>
<td>2.753</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C42[2][A]</td>
<td>cpu/alu/n127_s0/I0</td>
</tr>
<tr>
<td>19.683</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n127_s0/COUT</td>
</tr>
<tr>
<td>19.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C42[2][B]</td>
<td>cpu/alu/n128_s0/CIN</td>
</tr>
<tr>
<td>19.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n128_s0/COUT</td>
</tr>
<tr>
<td>19.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][A]</td>
<td>cpu/alu/n129_s0/CIN</td>
</tr>
<tr>
<td>19.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n129_s0/COUT</td>
</tr>
<tr>
<td>19.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][B]</td>
<td>cpu/alu/n130_s0/CIN</td>
</tr>
<tr>
<td>19.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n130_s0/COUT</td>
</tr>
<tr>
<td>19.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][A]</td>
<td>cpu/alu/n131_s0/CIN</td>
</tr>
<tr>
<td>19.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n131_s0/COUT</td>
</tr>
<tr>
<td>19.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][B]</td>
<td>cpu/alu/n132_s0/CIN</td>
</tr>
<tr>
<td>19.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n132_s0/COUT</td>
</tr>
<tr>
<td>19.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][A]</td>
<td>cpu/alu/n133_s0/CIN</td>
</tr>
<tr>
<td>20.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n133_s0/COUT</td>
</tr>
<tr>
<td>21.392</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[3][B]</td>
<td>cpu/stack_top_new_15_s82/I1</td>
</tr>
<tr>
<td>22.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s82/F</td>
</tr>
<tr>
<td>22.981</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td>cpu/stack_top_new_15_s64/I2</td>
</tr>
<tr>
<td>24.042</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s64/F</td>
</tr>
<tr>
<td>24.461</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td>cpu/stack_top_new_15_s47/I1</td>
</tr>
<tr>
<td>25.493</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R17C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s47/F</td>
</tr>
<tr>
<td>27.942</td>
<td>2.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[2][B]</td>
<td>cpu/stack_top_new_10_s14/I0</td>
</tr>
<tr>
<td>29.003</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_10_s14/F</td>
</tr>
<tr>
<td>29.422</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>cpu/stack_top_new_10_s11/I3</td>
</tr>
<tr>
<td>30.244</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_10_s11/F</td>
</tr>
<tr>
<td>31.049</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[3][B]</td>
<td>cpu/stack_top_new_10_s9/I3</td>
</tr>
<tr>
<td>32.081</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_10_s9/F</td>
</tr>
<tr>
<td>32.086</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[3][A]</td>
<td>cpu/stack_top_new_10_s7/I3</td>
</tr>
<tr>
<td>33.118</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C42[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_10_s7/F</td>
</tr>
<tr>
<td>36.526</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">cpu/stack/data_data_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>cpu/stack/data_data_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>cpu/stack/data_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.077, 33.591%; route: 23.418, 65.135%; tC2Q: 0.458, 1.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.812</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][B]</td>
<td>cpu/sp_1_s2/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R21C46[0][B]</td>
<td style=" font-weight:bold;">cpu/sp_1_s2/Q</td>
</tr>
<tr>
<td>2.352</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>cpu/sp_minus_1_2_s5/I0</td>
</tr>
<tr>
<td>3.451</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">cpu/sp_minus_1_2_s5/F</td>
</tr>
<tr>
<td>7.257</td>
<td>3.806</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>cpu/stack/data_data_1_2_s/RAD[2]</td>
</tr>
<tr>
<td>7.516</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_1_2_s/DO[1]</td>
</tr>
<tr>
<td>8.805</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>cpu/stack/data_DOL_27_G[0]_s2/I0</td>
</tr>
<tr>
<td>9.837</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">cpu/stack/data_DOL_27_G[0]_s2/F</td>
</tr>
<tr>
<td>9.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>cpu/stack/data_DOL_27_G[0]_s0/I1</td>
</tr>
<tr>
<td>9.986</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack/data_DOL_27_G[0]_s0/O</td>
</tr>
<tr>
<td>14.872</td>
<td>4.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>cpu/cpu_mem_dout_9_s/I0</td>
</tr>
<tr>
<td>15.971</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_9_s/F</td>
</tr>
<tr>
<td>18.725</td>
<td>2.753</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C42[2][A]</td>
<td>cpu/alu/n127_s0/I0</td>
</tr>
<tr>
<td>19.683</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n127_s0/COUT</td>
</tr>
<tr>
<td>19.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C42[2][B]</td>
<td>cpu/alu/n128_s0/CIN</td>
</tr>
<tr>
<td>19.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n128_s0/COUT</td>
</tr>
<tr>
<td>19.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][A]</td>
<td>cpu/alu/n129_s0/CIN</td>
</tr>
<tr>
<td>19.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n129_s0/COUT</td>
</tr>
<tr>
<td>19.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][B]</td>
<td>cpu/alu/n130_s0/CIN</td>
</tr>
<tr>
<td>19.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n130_s0/COUT</td>
</tr>
<tr>
<td>19.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][A]</td>
<td>cpu/alu/n131_s0/CIN</td>
</tr>
<tr>
<td>19.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n131_s0/COUT</td>
</tr>
<tr>
<td>19.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][B]</td>
<td>cpu/alu/n132_s0/CIN</td>
</tr>
<tr>
<td>19.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n132_s0/COUT</td>
</tr>
<tr>
<td>19.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][A]</td>
<td>cpu/alu/n133_s0/CIN</td>
</tr>
<tr>
<td>20.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n133_s0/COUT</td>
</tr>
<tr>
<td>21.392</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[3][B]</td>
<td>cpu/stack_top_new_15_s82/I1</td>
</tr>
<tr>
<td>22.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s82/F</td>
</tr>
<tr>
<td>22.981</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td>cpu/stack_top_new_15_s64/I2</td>
</tr>
<tr>
<td>24.042</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s64/F</td>
</tr>
<tr>
<td>24.461</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td>cpu/stack_top_new_15_s47/I1</td>
</tr>
<tr>
<td>25.493</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R17C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s47/F</td>
</tr>
<tr>
<td>27.621</td>
<td>2.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>cpu/stack_top_new_0_s15/I0</td>
</tr>
<tr>
<td>28.653</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_0_s15/F</td>
</tr>
<tr>
<td>28.659</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C45[2][B]</td>
<td>cpu/stack_top_new_0_s12/I3</td>
</tr>
<tr>
<td>29.481</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C45[2][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_0_s12/F</td>
</tr>
<tr>
<td>30.455</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][A]</td>
<td>cpu/stack_top_new_0_s10/I3</td>
</tr>
<tr>
<td>31.487</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_0_s10/F</td>
</tr>
<tr>
<td>31.493</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td>cpu/stack_top_new_0_s8/I3</td>
</tr>
<tr>
<td>32.315</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C46[2][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_0_s8/F</td>
</tr>
<tr>
<td>36.400</td>
<td>4.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">cpu/stack/data_data_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>cpu/stack/data_data_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>cpu/stack/data_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.838, 33.042%; route: 23.531, 65.679%; tC2Q: 0.458, 1.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_data_3_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][B]</td>
<td>cpu/sp_1_s2/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R21C46[0][B]</td>
<td style=" font-weight:bold;">cpu/sp_1_s2/Q</td>
</tr>
<tr>
<td>2.352</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>cpu/sp_minus_1_2_s5/I0</td>
</tr>
<tr>
<td>3.451</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">cpu/sp_minus_1_2_s5/F</td>
</tr>
<tr>
<td>7.257</td>
<td>3.806</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>cpu/stack/data_data_1_2_s/RAD[2]</td>
</tr>
<tr>
<td>7.516</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_1_2_s/DO[1]</td>
</tr>
<tr>
<td>8.805</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>cpu/stack/data_DOL_27_G[0]_s2/I0</td>
</tr>
<tr>
<td>9.837</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">cpu/stack/data_DOL_27_G[0]_s2/F</td>
</tr>
<tr>
<td>9.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>cpu/stack/data_DOL_27_G[0]_s0/I1</td>
</tr>
<tr>
<td>9.986</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack/data_DOL_27_G[0]_s0/O</td>
</tr>
<tr>
<td>14.872</td>
<td>4.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>cpu/cpu_mem_dout_9_s/I0</td>
</tr>
<tr>
<td>15.971</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_9_s/F</td>
</tr>
<tr>
<td>18.725</td>
<td>2.753</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C42[2][A]</td>
<td>cpu/alu/n127_s0/I0</td>
</tr>
<tr>
<td>19.683</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n127_s0/COUT</td>
</tr>
<tr>
<td>19.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C42[2][B]</td>
<td>cpu/alu/n128_s0/CIN</td>
</tr>
<tr>
<td>19.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n128_s0/COUT</td>
</tr>
<tr>
<td>19.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][A]</td>
<td>cpu/alu/n129_s0/CIN</td>
</tr>
<tr>
<td>19.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n129_s0/COUT</td>
</tr>
<tr>
<td>19.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][B]</td>
<td>cpu/alu/n130_s0/CIN</td>
</tr>
<tr>
<td>19.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n130_s0/COUT</td>
</tr>
<tr>
<td>19.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][A]</td>
<td>cpu/alu/n131_s0/CIN</td>
</tr>
<tr>
<td>19.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n131_s0/COUT</td>
</tr>
<tr>
<td>19.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][B]</td>
<td>cpu/alu/n132_s0/CIN</td>
</tr>
<tr>
<td>19.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n132_s0/COUT</td>
</tr>
<tr>
<td>19.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][A]</td>
<td>cpu/alu/n133_s0/CIN</td>
</tr>
<tr>
<td>20.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n133_s0/COUT</td>
</tr>
<tr>
<td>21.392</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[3][B]</td>
<td>cpu/stack_top_new_15_s82/I1</td>
</tr>
<tr>
<td>22.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s82/F</td>
</tr>
<tr>
<td>22.981</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td>cpu/stack_top_new_15_s64/I2</td>
</tr>
<tr>
<td>24.042</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s64/F</td>
</tr>
<tr>
<td>24.461</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td>cpu/stack_top_new_15_s47/I1</td>
</tr>
<tr>
<td>25.493</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R17C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s47/F</td>
</tr>
<tr>
<td>28.608</td>
<td>3.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td>cpu/stack_top_new_6_s15/I0</td>
</tr>
<tr>
<td>29.640</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_6_s15/F</td>
</tr>
<tr>
<td>29.645</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>cpu/stack_top_new_6_s12/I3</td>
</tr>
<tr>
<td>30.706</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_6_s12/F</td>
</tr>
<tr>
<td>31.125</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>cpu/stack_top_new_6_s10/I3</td>
</tr>
<tr>
<td>31.947</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_6_s10/F</td>
</tr>
<tr>
<td>31.952</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[1][A]</td>
<td>cpu/stack_top_new_6_s8/I3</td>
</tr>
<tr>
<td>32.774</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C39[1][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_6_s8/F</td>
</tr>
<tr>
<td>36.341</td>
<td>3.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45</td>
<td style=" font-weight:bold;">cpu/stack/data_data_3_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45</td>
<td>cpu/stack/data_data_3_1_s/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C45</td>
<td>cpu/stack/data_data_3_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.867, 33.178%; route: 23.443, 65.541%; tC2Q: 0.458, 1.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_data_3_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][B]</td>
<td>cpu/sp_1_s2/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R21C46[0][B]</td>
<td style=" font-weight:bold;">cpu/sp_1_s2/Q</td>
</tr>
<tr>
<td>2.352</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>cpu/sp_minus_1_2_s5/I0</td>
</tr>
<tr>
<td>3.451</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">cpu/sp_minus_1_2_s5/F</td>
</tr>
<tr>
<td>7.257</td>
<td>3.806</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>cpu/stack/data_data_1_2_s/RAD[2]</td>
</tr>
<tr>
<td>7.516</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">cpu/stack/data_data_1_2_s/DO[1]</td>
</tr>
<tr>
<td>8.805</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>cpu/stack/data_DOL_27_G[0]_s2/I0</td>
</tr>
<tr>
<td>9.837</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">cpu/stack/data_DOL_27_G[0]_s2/F</td>
</tr>
<tr>
<td>9.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>cpu/stack/data_DOL_27_G[0]_s0/I1</td>
</tr>
<tr>
<td>9.986</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C46[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack/data_DOL_27_G[0]_s0/O</td>
</tr>
<tr>
<td>14.872</td>
<td>4.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>cpu/cpu_mem_dout_9_s/I0</td>
</tr>
<tr>
<td>15.971</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_mem_dout_9_s/F</td>
</tr>
<tr>
<td>18.725</td>
<td>2.753</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C42[2][A]</td>
<td>cpu/alu/n127_s0/I0</td>
</tr>
<tr>
<td>19.683</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n127_s0/COUT</td>
</tr>
<tr>
<td>19.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C42[2][B]</td>
<td>cpu/alu/n128_s0/CIN</td>
</tr>
<tr>
<td>19.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n128_s0/COUT</td>
</tr>
<tr>
<td>19.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][A]</td>
<td>cpu/alu/n129_s0/CIN</td>
</tr>
<tr>
<td>19.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[0][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n129_s0/COUT</td>
</tr>
<tr>
<td>19.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][B]</td>
<td>cpu/alu/n130_s0/CIN</td>
</tr>
<tr>
<td>19.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n130_s0/COUT</td>
</tr>
<tr>
<td>19.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][A]</td>
<td>cpu/alu/n131_s0/CIN</td>
</tr>
<tr>
<td>19.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n131_s0/COUT</td>
</tr>
<tr>
<td>19.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][B]</td>
<td>cpu/alu/n132_s0/CIN</td>
</tr>
<tr>
<td>19.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/alu/n132_s0/COUT</td>
</tr>
<tr>
<td>19.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][A]</td>
<td>cpu/alu/n133_s0/CIN</td>
</tr>
<tr>
<td>20.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td style=" background: #97FFFF;">cpu/alu/n133_s0/COUT</td>
</tr>
<tr>
<td>21.392</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[3][B]</td>
<td>cpu/stack_top_new_15_s82/I1</td>
</tr>
<tr>
<td>22.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s82/F</td>
</tr>
<tr>
<td>22.981</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td>cpu/stack_top_new_15_s64/I2</td>
</tr>
<tr>
<td>24.042</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s64/F</td>
</tr>
<tr>
<td>24.461</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[2][A]</td>
<td>cpu/stack_top_new_15_s47/I1</td>
</tr>
<tr>
<td>25.493</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R17C42[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_15_s47/F</td>
</tr>
<tr>
<td>27.624</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[2][A]</td>
<td>cpu/stack_top_new_7_s17/I0</td>
</tr>
<tr>
<td>28.723</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C40[2][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_7_s17/F</td>
</tr>
<tr>
<td>28.729</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[2][B]</td>
<td>cpu/stack_top_new_7_s12/I3</td>
</tr>
<tr>
<td>29.551</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C40[2][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_7_s12/F</td>
</tr>
<tr>
<td>29.556</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>cpu/stack_top_new_7_s10/I3</td>
</tr>
<tr>
<td>30.588</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_7_s10/F</td>
</tr>
<tr>
<td>30.594</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][B]</td>
<td>cpu/stack_top_new_7_s8/I3</td>
</tr>
<tr>
<td>31.416</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C40[3][B]</td>
<td style=" background: #97FFFF;">cpu/stack_top_new_7_s8/F</td>
</tr>
<tr>
<td>36.261</td>
<td>4.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45</td>
<td style=" font-weight:bold;">cpu/stack/data_data_3_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45</td>
<td>cpu/stack/data_data_3_1_s/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C45</td>
<td>cpu/stack/data_data_3_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.905, 33.358%; route: 23.325, 65.358%; tC2Q: 0.458, 1.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_r/o_tmds_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/ser_c2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[1][B]</td>
<td>hdmi/encode_r/o_tmds_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C38[1][B]</td>
<td style=" font-weight:bold;">hdmi/encode_r/o_tmds_8_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">hdmi/ser_c2/D8</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi/ser_c2/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi/ser_c2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_r/enc10_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_b/enc11_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][B]</td>
<td>hdmi/encode_r/enc10_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C42[0][B]</td>
<td style=" font-weight:bold;">hdmi/encode_r/enc10_6_s0/Q</td>
</tr>
<tr>
<td>1.081</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41</td>
<td style=" font-weight:bold;">hdmi/encode_b/enc11_0_s12/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41</td>
<td>hdmi/encode_b/enc11_0_s12/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C41</td>
<td>hdmi/encode_b/enc11_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_r/enc10_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_b/enc11_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>hdmi/encode_r/enc10_4_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C42[0][A]</td>
<td style=" font-weight:bold;">hdmi/encode_r/enc10_4_s0/Q</td>
</tr>
<tr>
<td>1.081</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41</td>
<td style=" font-weight:bold;">hdmi/encode_b/enc11_0_s12/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41</td>
<td>hdmi/encode_b/enc11_0_s12/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C41</td>
<td>hdmi/encode_b/enc11_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_b/enc10_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_b/enc11_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[0][B]</td>
<td>hdmi/encode_b/enc10_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C43[0][B]</td>
<td style=" font-weight:bold;">hdmi/encode_b/enc10_7_s0/Q</td>
</tr>
<tr>
<td>1.081</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43</td>
<td style=" font-weight:bold;">hdmi/encode_b/enc11_0_s8/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43</td>
<td>hdmi/encode_b/enc11_0_s8/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C43</td>
<td>hdmi/encode_b/enc11_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_r/enc10_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_r/tpb11_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>hdmi/encode_r/enc10_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C41[1][A]</td>
<td style=" font-weight:bold;">hdmi/encode_r/enc10_1_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td style=" font-weight:bold;">hdmi/encode_r/tpb11_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>hdmi/encode_r/tpb11_1_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>hdmi/encode_r/tpb11_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_g/enc10_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_g/tpb11_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][B]</td>
<td>hdmi/encode_g/enc10_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C42[0][B]</td>
<td style=" font-weight:bold;">hdmi/encode_g/enc10_3_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[1][A]</td>
<td style=" font-weight:bold;">hdmi/encode_g/tpb11_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[1][A]</td>
<td>hdmi/encode_g/tpb11_3_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C42[1][A]</td>
<td>hdmi/encode_g/tpb11_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_b/rst0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_b/den1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td>hdmi/encode_b/rst0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C44[0][A]</td>
<td style=" font-weight:bold;">hdmi/encode_b/rst0_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[1][A]</td>
<td style=" font-weight:bold;">hdmi/encode_b/den1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[1][A]</td>
<td>hdmi/encode_b/den1_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C44[1][A]</td>
<td>hdmi/encode_b/den1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_b/rst0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_b/ctl1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td>hdmi/encode_b/rst0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C44[0][A]</td>
<td style=" font-weight:bold;">hdmi/encode_b/rst0_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[1][B]</td>
<td style=" font-weight:bold;">hdmi/encode_b/ctl1_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[1][B]</td>
<td>hdmi/encode_b/ctl1_1_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C44[1][B]</td>
<td>hdmi/encode_b/ctl1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_g/enc10_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_b/enc11_0_s9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td>hdmi/encode_g/enc10_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C43[1][A]</td>
<td style=" font-weight:bold;">hdmi/encode_g/enc10_2_s0/Q</td>
</tr>
<tr>
<td>1.085</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44</td>
<td style=" font-weight:bold;">hdmi/encode_b/enc11_0_s9/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44</td>
<td>hdmi/encode_b/enc11_0_s9/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C44</td>
<td>hdmi/encode_b/enc11_0_s9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.685%; tC2Q: 0.333, 58.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_r/dat3_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_r/par4_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td>hdmi/encode_r/dat3_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C39[1][B]</td>
<td style=" font-weight:bold;">hdmi/encode_r/dat3_3_s0/Q</td>
</tr>
<tr>
<td>1.085</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" font-weight:bold;">hdmi/encode_r/par4_1_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td>hdmi/encode_r/par4_1_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C39[2][A]</td>
<td>hdmi/encode_r/par4_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][A]</td>
<td>gpu/state_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R2C14[2][A]</td>
<td style=" font-weight:bold;">gpu/state_0_s0/Q</td>
</tr>
<tr>
<td>1.093</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" font-weight:bold;">gpu/state_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>gpu/state_1_s1/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>gpu/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 42.477%; tC2Q: 0.333, 57.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_r/eon15_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_r/eon16_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[0][A]</td>
<td>hdmi/encode_r/eon15_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C40[0][A]</td>
<td style=" font-weight:bold;">hdmi/encode_r/eon15_2_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[1][A]</td>
<td style=" font-weight:bold;">hdmi/encode_r/eon16_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[1][A]</td>
<td>hdmi/encode_r/eon16_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C40[1][A]</td>
<td>hdmi/encode_r/eon16_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_r/n96_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_r/eon13_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td>hdmi/encode_r/n96_s/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" font-weight:bold;">hdmi/encode_r/n96_s/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td style=" font-weight:bold;">hdmi/encode_r/eon13_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td>hdmi/encode_r/eon13_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C38[0][A]</td>
<td>hdmi/encode_r/eon13_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_r/tpa10_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_r/tpa11_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td>hdmi/encode_r/tpa10_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" font-weight:bold;">hdmi/encode_r/tpa10_2_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" font-weight:bold;">hdmi/encode_r/tpa11_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>hdmi/encode_r/tpa11_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>hdmi/encode_r/tpa11_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_r/enc8_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_r/enc9_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>hdmi/encode_r/enc8_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td style=" font-weight:bold;">hdmi/encode_r/enc8_0_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][A]</td>
<td style=" font-weight:bold;">hdmi/encode_r/enc9_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][A]</td>
<td>hdmi/encode_r/enc9_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C43[1][A]</td>
<td>hdmi/encode_r/enc9_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_r/enc7_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_r/enc8_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>hdmi/encode_r/enc7_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">hdmi/encode_r/enc7_0_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td style=" font-weight:bold;">hdmi/encode_r/enc8_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>hdmi/encode_r/enc8_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>hdmi/encode_r/enc8_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_r/enc7_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_r/enc8_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td>hdmi/encode_r/enc7_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td style=" font-weight:bold;">hdmi/encode_r/enc7_3_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[2][B]</td>
<td style=" font-weight:bold;">hdmi/encode_r/enc8_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[2][B]</td>
<td>hdmi/encode_r/enc8_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C42[2][B]</td>
<td>hdmi/encode_r/enc8_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_r/enc7_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_r/enc8_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td>hdmi/encode_r/enc7_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td style=" font-weight:bold;">hdmi/encode_r/enc7_7_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][B]</td>
<td style=" font-weight:bold;">hdmi/encode_r/enc8_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][B]</td>
<td>hdmi/encode_r/enc8_7_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C43[0][B]</td>
<td>hdmi/encode_r/enc8_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_r/enc6_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_r/enc7_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>hdmi/encode_r/enc6_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">hdmi/encode_r/enc6_3_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td style=" font-weight:bold;">hdmi/encode_r/enc7_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td>hdmi/encode_r/enc7_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C42[1][A]</td>
<td>hdmi/encode_r/enc7_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_r/enc6_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_r/enc7_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>hdmi/encode_r/enc6_5_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td style=" font-weight:bold;">hdmi/encode_r/enc6_5_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" font-weight:bold;">hdmi/encode_r/enc7_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>hdmi/encode_r/enc7_5_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>hdmi/encode_r/enc7_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_r/enc6_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_r/enc7_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>hdmi/encode_r/enc6_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" font-weight:bold;">hdmi/encode_r/enc6_7_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td style=" font-weight:bold;">hdmi/encode_r/enc7_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td>hdmi/encode_r/enc7_7_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C43[2][A]</td>
<td>hdmi/encode_r/enc7_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_r/dat4_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_r/dat5_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[2][B]</td>
<td>hdmi/encode_r/dat4_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C42[2][B]</td>
<td style=" font-weight:bold;">hdmi/encode_r/dat4_6_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[2][A]</td>
<td style=" font-weight:bold;">hdmi/encode_r/dat5_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[2][A]</td>
<td>hdmi/encode_r/dat5_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C42[2][A]</td>
<td>hdmi/encode_r/dat5_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_g/eon15_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_g/eon16_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][B]</td>
<td>hdmi/encode_g/eon15_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][B]</td>
<td style=" font-weight:bold;">hdmi/encode_g/eon15_2_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][A]</td>
<td style=" font-weight:bold;">hdmi/encode_g/eon16_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][A]</td>
<td>hdmi/encode_g/eon16_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C44[0][A]</td>
<td>hdmi/encode_g/eon16_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_g/enc7_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_g/enc8_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[1][A]</td>
<td>hdmi/encode_g/enc7_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C43[1][A]</td>
<td style=" font-weight:bold;">hdmi/encode_g/enc7_1_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[0][B]</td>
<td style=" font-weight:bold;">hdmi/encode_g/enc8_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[0][B]</td>
<td>hdmi/encode_g/enc8_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C43[0][B]</td>
<td>hdmi/encode_g/enc8_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/encode_g/enc6_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/encode_g/enc7_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[1][B]</td>
<td>hdmi/encode_g/enc6_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C43[1][B]</td>
<td style=" font-weight:bold;">hdmi/encode_g/enc6_1_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[1][A]</td>
<td style=" font-weight:bold;">hdmi/encode_g/enc7_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>4840</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[1][A]</td>
<td>hdmi/encode_g/enc7_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C43[1][A]</td>
<td>hdmi/encode_g/enc7_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>vsync_reg_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>vsync_reg_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>vsync_reg_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>rgb_reg_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_reg_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_reg_15_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>rgb_reg_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_reg_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_reg_11_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>rgb_reg_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_reg_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_reg_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>vga_controller/vpos_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>vga_controller/vpos_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>vga_controller/vpos_9_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu/fp_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/fp_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/fp_7_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>memory/data_data_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>memory/data_data_0_3_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>memory/data_data_0_3_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>gpu/mem0/data[60]_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>gpu/mem0/data[60]_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>gpu/mem0/data[60]_5_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>gpu/mem0/data[44]_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>gpu/mem0/data[44]_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>gpu/mem0/data[44]_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>gpu/mem0/data[12]_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>gpu/mem0/data[12]_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>gpu/mem0/data[12]_5_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>4840</td>
<td>system_clk</td>
<td>-6.852</td>
<td>0.257</td>
</tr>
<tr>
<td>1077</td>
<td>gpu/rect_counter[0]</td>
<td>11.736</td>
<td>10.226</td>
</tr>
<tr>
<td>564</td>
<td>gpu/rect_counter[1]</td>
<td>14.168</td>
<td>10.459</td>
</tr>
<tr>
<td>398</td>
<td>gpu/rect_counter[3]</td>
<td>9.888</td>
<td>13.087</td>
</tr>
<tr>
<td>324</td>
<td>gpu/rect_counter[4]</td>
<td>13.657</td>
<td>10.811</td>
</tr>
<tr>
<td>307</td>
<td>gpu/rect_counter[2]</td>
<td>14.149</td>
<td>11.098</td>
</tr>
<tr>
<td>291</td>
<td>gpu/rect_counter[5]</td>
<td>19.285</td>
<td>12.231</td>
</tr>
<tr>
<td>134</td>
<td>gpu_data[0]</td>
<td>11.628</td>
<td>15.922</td>
</tr>
<tr>
<td>134</td>
<td>gpu_data[1]</td>
<td>12.480</td>
<td>12.596</td>
</tr>
<tr>
<td>134</td>
<td>gpu_data[2]</td>
<td>11.878</td>
<td>14.776</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C34</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C35</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C22</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C21</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R22C14</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
