#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jan 14 18:24:33 2023
# Process ID: 9000
# Current directory: F:/Desktop/B-FILES/TEST-06_AXI/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8924 F:\Desktop\B-FILES\TEST-06_AXI\project_1\project_1.xpr
# Log file: F:/Desktop/B-FILES/TEST-06_AXI/project_1/vivado.log
# Journal file: F:/Desktop/B-FILES/TEST-06_AXI/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desktop/B-FILES/TEST-06_AXI/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/ProgramFile/vivado18/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 776.359 ; gain = 157.973
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 12
[Sat Jan 14 18:31:14 2023] Launched synth_1...
Run output will be captured here: F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/ProgramFile/vivado18/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/ProgramFile/vivado18/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6a6cc86eb7cb44b1a050678906eabf74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/S00_AXI
Time resolution is 1 ps
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan 14 18:32:05 2023...
