/m2_ssd/Workspace/Git/tieovi/hdl/i2c/rtl/i2c_master.sv
/m2_ssd/Workspace/Git/tieovi/hdl/i2c/rtl/#i2c_master.sv#
/home/tieovi/Dropbox/Org/UVM_Intro.org
/home/tieovi/Dropbox/Org/#UVM_Intro.org#
/home/tieovi/.config/awesome/rc.lua
/home/tieovi/.config/awesome/#rc.lua#
/home/tieovi/.emacs
/home/tieovi/#.emacs#
/home/tieovi/Org/eCRPI_Info.org
/home/tieovi/Org/#eCRPI_Info.org#
/home/tieovi/Org/Ethernet.org
/home/tieovi/Org/#Ethernet.org#
/m2_ssd/Workspace/Git/hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v
/m2_ssd/Workspace/Git/hdl/library/jesd204/axi_jesd204_common/#jesd204_up_common.v#
/m2_ssd/Workspace/Git/hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v
/m2_ssd/Workspace/Git/hdl/library/jesd204/axi_jesd204_tx/#axi_jesd204_tx.v#
/m2_ssd/Workspace/Git/tieovi/hdl/i2c/tb/i2c_master_tb.sv
/m2_ssd/Workspace/Git/tieovi/hdl/i2c/tb/#i2c_master_tb.sv#
/usr/share/awesome/themes/default/theme.lua
/usr/share/awesome/themes/default/#theme.lua#
/m2_ssd/Workspace/Git/hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl_64b.v
/m2_ssd/Workspace/Git/hdl/library/jesd204/jesd204_rx/#jesd204_rx_ctrl_64b.v#
/m2_ssd/Workspace/Git/hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v
/m2_ssd/Workspace/Git/hdl/library/jesd204/jesd204_rx/#jesd204_rx_ctrl.v#
/m2_ssd/Workspace/Git/hdl/library/jesd204/jesd204_rx/error_monitor.v
/m2_ssd/Workspace/Git/hdl/library/jesd204/jesd204_rx/#error_monitor.v#
/m2_ssd/Workspace/Git/hdl/library/jesd204/jesd204_rx/elastic_buffer.v
/m2_ssd/Workspace/Git/hdl/library/jesd204/jesd204_rx/#elastic_buffer.v#
/m2_ssd/Workspace/FPGA/JESD204/jesd204_v2018/jesd204_v2018.srcs/sources_1/bd/jesd204_top/hdl/jesd204_top_wrapper.v
/m2_ssd/Workspace/FPGA/JESD204/jesd204_v2018/jesd204_v2018.srcs/sources_1/bd/jesd204_top/hdl/#jesd204_top_wrapper.v#
/m2_ssd/Workspace/Git/tieovi/hdl/common_sim/clock_reset_gen.v
/m2_ssd/Workspace/Git/tieovi/hdl/common_sim/#clock_reset_gen.v#
/home/tieovi/Git/SystemVerilog/SHA256/rtl/sha256_main_calvar.v
/home/tieovi/Git/SystemVerilog/SHA256/rtl/#sha256_main_calvar.v#
/home/tieovi/Git/SystemVerilog/SHA256/rtl/sha256_main_calhash.v
/home/tieovi/Git/SystemVerilog/SHA256/rtl/#sha256_main_calhash.v#
/home/tieovi/Git/SystemVerilog/SHA256/bench_sv/sha256_test.svh
/home/tieovi/Git/SystemVerilog/SHA256/bench_sv/#sha256_test.svh#
/home/tieovi/Git/SystemVerilog/SHA256/bench_sv/sha256_tb_top.sv
/home/tieovi/Git/SystemVerilog/SHA256/bench_sv/#sha256_tb_top.sv#
/home/tieovi/Git/SystemVerilog/SHA256/bench_sv/sha256_drv.svh
/home/tieovi/Git/SystemVerilog/SHA256/bench_sv/#sha256_drv.svh#
/home/tieovi/Git/SystemVerilog/SHA256/bench_sv/sha256_chk.svh
/home/tieovi/Git/SystemVerilog/SHA256/bench_sv/#sha256_chk.svh#
/m2_ssd/Workspace/Git/tieovi/hdl/bench/fifo_async/tb/fifo_async_unit_test.sv
/m2_ssd/Workspace/Git/tieovi/hdl/bench/fifo_async/tb/#fifo_async_unit_test.sv#
/m2_ssd/Workspace/Git/tieovi/hdl/common/fifo_async.v
/m2_ssd/Workspace/Git/tieovi/hdl/common/#fifo_async.v#
/m2_ssd/Workspace/Git/tieovi/hdl/common/bin2gray.v
/m2_ssd/Workspace/Git/tieovi/hdl/common/#bin2gray.v#
/m2_ssd/Workspace/Git/tieovi/hdl/common/counter.v
/m2_ssd/Workspace/Git/tieovi/hdl/common/#counter.v#
/m2_ssd/Workspace/Git/tieovi/hdl/i2c/rtl/i2c_master.v
/m2_ssd/Workspace/Git/tieovi/hdl/i2c/rtl/#i2c_master.v#
